
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001abd0  08000138  08000138  00010138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e9c  0801ad08  0801ad08  0002ad08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801bba4  0801bba4  0003012c  2**0
                  CONTENTS
  4 .ARM          00000008  0801bba4  0801bba4  0002bba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801bbac  0801bbac  0003012c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801bbac  0801bbac  0002bbac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801bbb0  0801bbb0  0002bbb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000012c  20000000  0801bbb4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001714  2000012c  0801bce0  0003012c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001840  0801bce0  00031840  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0003012c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00061c9f  00000000  00000000  00030156  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000b4f3  00000000  00000000  00091df5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000035d0  00000000  00000000  0009d2e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000031c8  00000000  00000000  000a08b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028393  00000000  00000000  000a3a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003e860  00000000  00000000  000cbe13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ccf63  00000000  00000000  0010a673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001d75d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000de70  00000000  00000000  001d762c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000012c 	.word	0x2000012c
 8000154:	00000000 	.word	0x00000000
 8000158:	0801acf0 	.word	0x0801acf0

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000130 	.word	0x20000130
 8000174:	0801acf0 	.word	0x0801acf0

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	; 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_frsub>:
 8000660:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000664:	e002      	b.n	800066c <__addsf3>
 8000666:	bf00      	nop

08000668 <__aeabi_fsub>:
 8000668:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800066c <__addsf3>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	bf1f      	itttt	ne
 8000670:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000674:	ea92 0f03 	teqne	r2, r3
 8000678:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800067c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000680:	d06a      	beq.n	8000758 <__addsf3+0xec>
 8000682:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000686:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800068a:	bfc1      	itttt	gt
 800068c:	18d2      	addgt	r2, r2, r3
 800068e:	4041      	eorgt	r1, r0
 8000690:	4048      	eorgt	r0, r1
 8000692:	4041      	eorgt	r1, r0
 8000694:	bfb8      	it	lt
 8000696:	425b      	neglt	r3, r3
 8000698:	2b19      	cmp	r3, #25
 800069a:	bf88      	it	hi
 800069c:	4770      	bxhi	lr
 800069e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80006aa:	bf18      	it	ne
 80006ac:	4240      	negne	r0, r0
 80006ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006b2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80006b6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80006ba:	bf18      	it	ne
 80006bc:	4249      	negne	r1, r1
 80006be:	ea92 0f03 	teq	r2, r3
 80006c2:	d03f      	beq.n	8000744 <__addsf3+0xd8>
 80006c4:	f1a2 0201 	sub.w	r2, r2, #1
 80006c8:	fa41 fc03 	asr.w	ip, r1, r3
 80006cc:	eb10 000c 	adds.w	r0, r0, ip
 80006d0:	f1c3 0320 	rsb	r3, r3, #32
 80006d4:	fa01 f103 	lsl.w	r1, r1, r3
 80006d8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006dc:	d502      	bpl.n	80006e4 <__addsf3+0x78>
 80006de:	4249      	negs	r1, r1
 80006e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006e8:	d313      	bcc.n	8000712 <__addsf3+0xa6>
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ee:	d306      	bcc.n	80006fe <__addsf3+0x92>
 80006f0:	0840      	lsrs	r0, r0, #1
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	f102 0201 	add.w	r2, r2, #1
 80006fa:	2afe      	cmp	r2, #254	; 0xfe
 80006fc:	d251      	bcs.n	80007a2 <__addsf3+0x136>
 80006fe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000702:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000706:	bf08      	it	eq
 8000708:	f020 0001 	biceq.w	r0, r0, #1
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	4770      	bx	lr
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	eb40 0000 	adc.w	r0, r0, r0
 8000718:	3a01      	subs	r2, #1
 800071a:	bf28      	it	cs
 800071c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000720:	d2ed      	bcs.n	80006fe <__addsf3+0x92>
 8000722:	fab0 fc80 	clz	ip, r0
 8000726:	f1ac 0c08 	sub.w	ip, ip, #8
 800072a:	ebb2 020c 	subs.w	r2, r2, ip
 800072e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000732:	bfaa      	itet	ge
 8000734:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000738:	4252      	neglt	r2, r2
 800073a:	4318      	orrge	r0, r3
 800073c:	bfbc      	itt	lt
 800073e:	40d0      	lsrlt	r0, r2
 8000740:	4318      	orrlt	r0, r3
 8000742:	4770      	bx	lr
 8000744:	f092 0f00 	teq	r2, #0
 8000748:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800074c:	bf06      	itte	eq
 800074e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000752:	3201      	addeq	r2, #1
 8000754:	3b01      	subne	r3, #1
 8000756:	e7b5      	b.n	80006c4 <__addsf3+0x58>
 8000758:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800075c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000760:	bf18      	it	ne
 8000762:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000766:	d021      	beq.n	80007ac <__addsf3+0x140>
 8000768:	ea92 0f03 	teq	r2, r3
 800076c:	d004      	beq.n	8000778 <__addsf3+0x10c>
 800076e:	f092 0f00 	teq	r2, #0
 8000772:	bf08      	it	eq
 8000774:	4608      	moveq	r0, r1
 8000776:	4770      	bx	lr
 8000778:	ea90 0f01 	teq	r0, r1
 800077c:	bf1c      	itt	ne
 800077e:	2000      	movne	r0, #0
 8000780:	4770      	bxne	lr
 8000782:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000786:	d104      	bne.n	8000792 <__addsf3+0x126>
 8000788:	0040      	lsls	r0, r0, #1
 800078a:	bf28      	it	cs
 800078c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000790:	4770      	bx	lr
 8000792:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000796:	bf3c      	itt	cc
 8000798:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800079c:	4770      	bxcc	lr
 800079e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007a2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80007a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007aa:	4770      	bx	lr
 80007ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b0:	bf16      	itet	ne
 80007b2:	4608      	movne	r0, r1
 80007b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b8:	4601      	movne	r1, r0
 80007ba:	0242      	lsls	r2, r0, #9
 80007bc:	bf06      	itte	eq
 80007be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007c2:	ea90 0f01 	teqeq	r0, r1
 80007c6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80007ca:	4770      	bx	lr

080007cc <__aeabi_ui2f>:
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	e004      	b.n	80007dc <__aeabi_i2f+0x8>
 80007d2:	bf00      	nop

080007d4 <__aeabi_i2f>:
 80007d4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	ea5f 0c00 	movs.w	ip, r0
 80007e0:	bf08      	it	eq
 80007e2:	4770      	bxeq	lr
 80007e4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007e8:	4601      	mov	r1, r0
 80007ea:	f04f 0000 	mov.w	r0, #0
 80007ee:	e01c      	b.n	800082a <__aeabi_l2f+0x2a>

080007f0 <__aeabi_ul2f>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e00a      	b.n	8000814 <__aeabi_l2f+0x14>
 80007fe:	bf00      	nop

08000800 <__aeabi_l2f>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800080c:	d502      	bpl.n	8000814 <__aeabi_l2f+0x14>
 800080e:	4240      	negs	r0, r0
 8000810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000814:	ea5f 0c01 	movs.w	ip, r1
 8000818:	bf02      	ittt	eq
 800081a:	4684      	moveq	ip, r0
 800081c:	4601      	moveq	r1, r0
 800081e:	2000      	moveq	r0, #0
 8000820:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000824:	bf08      	it	eq
 8000826:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800082a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800082e:	fabc f28c 	clz	r2, ip
 8000832:	3a08      	subs	r2, #8
 8000834:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000838:	db10      	blt.n	800085c <__aeabi_l2f+0x5c>
 800083a:	fa01 fc02 	lsl.w	ip, r1, r2
 800083e:	4463      	add	r3, ip
 8000840:	fa00 fc02 	lsl.w	ip, r0, r2
 8000844:	f1c2 0220 	rsb	r2, r2, #32
 8000848:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800084c:	fa20 f202 	lsr.w	r2, r0, r2
 8000850:	eb43 0002 	adc.w	r0, r3, r2
 8000854:	bf08      	it	eq
 8000856:	f020 0001 	biceq.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	f102 0220 	add.w	r2, r2, #32
 8000860:	fa01 fc02 	lsl.w	ip, r1, r2
 8000864:	f1c2 0220 	rsb	r2, r2, #32
 8000868:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800086c:	fa21 f202 	lsr.w	r2, r1, r2
 8000870:	eb43 0002 	adc.w	r0, r3, r2
 8000874:	bf08      	it	eq
 8000876:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800087a:	4770      	bx	lr

0800087c <__aeabi_fmul>:
 800087c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000880:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000884:	bf1e      	ittt	ne
 8000886:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800088a:	ea92 0f0c 	teqne	r2, ip
 800088e:	ea93 0f0c 	teqne	r3, ip
 8000892:	d06f      	beq.n	8000974 <__aeabi_fmul+0xf8>
 8000894:	441a      	add	r2, r3
 8000896:	ea80 0c01 	eor.w	ip, r0, r1
 800089a:	0240      	lsls	r0, r0, #9
 800089c:	bf18      	it	ne
 800089e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80008a2:	d01e      	beq.n	80008e2 <__aeabi_fmul+0x66>
 80008a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80008a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80008ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80008b0:	fba0 3101 	umull	r3, r1, r0, r1
 80008b4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80008b8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80008bc:	bf3e      	ittt	cc
 80008be:	0049      	lslcc	r1, r1, #1
 80008c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80008c4:	005b      	lslcc	r3, r3, #1
 80008c6:	ea40 0001 	orr.w	r0, r0, r1
 80008ca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80008ce:	2afd      	cmp	r2, #253	; 0xfd
 80008d0:	d81d      	bhi.n	800090e <__aeabi_fmul+0x92>
 80008d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80008d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008da:	bf08      	it	eq
 80008dc:	f020 0001 	biceq.w	r0, r0, #1
 80008e0:	4770      	bx	lr
 80008e2:	f090 0f00 	teq	r0, #0
 80008e6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008ea:	bf08      	it	eq
 80008ec:	0249      	lsleq	r1, r1, #9
 80008ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008f6:	3a7f      	subs	r2, #127	; 0x7f
 80008f8:	bfc2      	ittt	gt
 80008fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80008fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000902:	4770      	bxgt	lr
 8000904:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000908:	f04f 0300 	mov.w	r3, #0
 800090c:	3a01      	subs	r2, #1
 800090e:	dc5d      	bgt.n	80009cc <__aeabi_fmul+0x150>
 8000910:	f112 0f19 	cmn.w	r2, #25
 8000914:	bfdc      	itt	le
 8000916:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800091a:	4770      	bxle	lr
 800091c:	f1c2 0200 	rsb	r2, r2, #0
 8000920:	0041      	lsls	r1, r0, #1
 8000922:	fa21 f102 	lsr.w	r1, r1, r2
 8000926:	f1c2 0220 	rsb	r2, r2, #32
 800092a:	fa00 fc02 	lsl.w	ip, r0, r2
 800092e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000932:	f140 0000 	adc.w	r0, r0, #0
 8000936:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800093a:	bf08      	it	eq
 800093c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000940:	4770      	bx	lr
 8000942:	f092 0f00 	teq	r2, #0
 8000946:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800094a:	bf02      	ittt	eq
 800094c:	0040      	lsleq	r0, r0, #1
 800094e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000952:	3a01      	subeq	r2, #1
 8000954:	d0f9      	beq.n	800094a <__aeabi_fmul+0xce>
 8000956:	ea40 000c 	orr.w	r0, r0, ip
 800095a:	f093 0f00 	teq	r3, #0
 800095e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000962:	bf02      	ittt	eq
 8000964:	0049      	lsleq	r1, r1, #1
 8000966:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800096a:	3b01      	subeq	r3, #1
 800096c:	d0f9      	beq.n	8000962 <__aeabi_fmul+0xe6>
 800096e:	ea41 010c 	orr.w	r1, r1, ip
 8000972:	e78f      	b.n	8000894 <__aeabi_fmul+0x18>
 8000974:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	bf18      	it	ne
 800097e:	ea93 0f0c 	teqne	r3, ip
 8000982:	d00a      	beq.n	800099a <__aeabi_fmul+0x11e>
 8000984:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000988:	bf18      	it	ne
 800098a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800098e:	d1d8      	bne.n	8000942 <__aeabi_fmul+0xc6>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000998:	4770      	bx	lr
 800099a:	f090 0f00 	teq	r0, #0
 800099e:	bf17      	itett	ne
 80009a0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80009a4:	4608      	moveq	r0, r1
 80009a6:	f091 0f00 	teqne	r1, #0
 80009aa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80009ae:	d014      	beq.n	80009da <__aeabi_fmul+0x15e>
 80009b0:	ea92 0f0c 	teq	r2, ip
 80009b4:	d101      	bne.n	80009ba <__aeabi_fmul+0x13e>
 80009b6:	0242      	lsls	r2, r0, #9
 80009b8:	d10f      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009ba:	ea93 0f0c 	teq	r3, ip
 80009be:	d103      	bne.n	80009c8 <__aeabi_fmul+0x14c>
 80009c0:	024b      	lsls	r3, r1, #9
 80009c2:	bf18      	it	ne
 80009c4:	4608      	movne	r0, r1
 80009c6:	d108      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009c8:	ea80 0001 	eor.w	r0, r0, r1
 80009cc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80009d0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d8:	4770      	bx	lr
 80009da:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009de:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009e2:	4770      	bx	lr

080009e4 <__aeabi_fdiv>:
 80009e4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009ec:	bf1e      	ittt	ne
 80009ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009f2:	ea92 0f0c 	teqne	r2, ip
 80009f6:	ea93 0f0c 	teqne	r3, ip
 80009fa:	d069      	beq.n	8000ad0 <__aeabi_fdiv+0xec>
 80009fc:	eba2 0203 	sub.w	r2, r2, r3
 8000a00:	ea80 0c01 	eor.w	ip, r0, r1
 8000a04:	0249      	lsls	r1, r1, #9
 8000a06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000a0a:	d037      	beq.n	8000a7c <__aeabi_fdiv+0x98>
 8000a0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000a10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000a14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000a18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	bf38      	it	cc
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000a26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	bf24      	itt	cs
 8000a2e:	1a5b      	subcs	r3, r3, r1
 8000a30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a38:	bf24      	itt	cs
 8000a3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a46:	bf24      	itt	cs
 8000a48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a54:	bf24      	itt	cs
 8000a56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a5e:	011b      	lsls	r3, r3, #4
 8000a60:	bf18      	it	ne
 8000a62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a66:	d1e0      	bne.n	8000a2a <__aeabi_fdiv+0x46>
 8000a68:	2afd      	cmp	r2, #253	; 0xfd
 8000a6a:	f63f af50 	bhi.w	800090e <__aeabi_fmul+0x92>
 8000a6e:	428b      	cmp	r3, r1
 8000a70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a84:	327f      	adds	r2, #127	; 0x7f
 8000a86:	bfc2      	ittt	gt
 8000a88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a90:	4770      	bxgt	lr
 8000a92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a96:	f04f 0300 	mov.w	r3, #0
 8000a9a:	3a01      	subs	r2, #1
 8000a9c:	e737      	b.n	800090e <__aeabi_fmul+0x92>
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fdiv+0xc2>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fdiv+0xda>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e795      	b.n	80009fc <__aeabi_fdiv+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	d108      	bne.n	8000aec <__aeabi_fdiv+0x108>
 8000ada:	0242      	lsls	r2, r0, #9
 8000adc:	f47f af7d 	bne.w	80009da <__aeabi_fmul+0x15e>
 8000ae0:	ea93 0f0c 	teq	r3, ip
 8000ae4:	f47f af70 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000ae8:	4608      	mov	r0, r1
 8000aea:	e776      	b.n	80009da <__aeabi_fmul+0x15e>
 8000aec:	ea93 0f0c 	teq	r3, ip
 8000af0:	d104      	bne.n	8000afc <__aeabi_fdiv+0x118>
 8000af2:	024b      	lsls	r3, r1, #9
 8000af4:	f43f af4c 	beq.w	8000990 <__aeabi_fmul+0x114>
 8000af8:	4608      	mov	r0, r1
 8000afa:	e76e      	b.n	80009da <__aeabi_fmul+0x15e>
 8000afc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000b00:	bf18      	it	ne
 8000b02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000b06:	d1ca      	bne.n	8000a9e <__aeabi_fdiv+0xba>
 8000b08:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000b0c:	f47f af5c 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000b10:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000b14:	f47f af3c 	bne.w	8000990 <__aeabi_fmul+0x114>
 8000b18:	e75f      	b.n	80009da <__aeabi_fmul+0x15e>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_f2uiz>:
 8000b1c:	0042      	lsls	r2, r0, #1
 8000b1e:	d20e      	bcs.n	8000b3e <__aeabi_f2uiz+0x22>
 8000b20:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000b24:	d30b      	bcc.n	8000b3e <__aeabi_f2uiz+0x22>
 8000b26:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000b2a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b2e:	d409      	bmi.n	8000b44 <__aeabi_f2uiz+0x28>
 8000b30:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b38:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3c:	4770      	bx	lr
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	4770      	bx	lr
 8000b44:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000b48:	d101      	bne.n	8000b4e <__aeabi_f2uiz+0x32>
 8000b4a:	0242      	lsls	r2, r0, #9
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_f2uiz+0x38>
 8000b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop

08000b5c <__aeabi_uldivmod>:
 8000b5c:	b953      	cbnz	r3, 8000b74 <__aeabi_uldivmod+0x18>
 8000b5e:	b94a      	cbnz	r2, 8000b74 <__aeabi_uldivmod+0x18>
 8000b60:	2900      	cmp	r1, #0
 8000b62:	bf08      	it	eq
 8000b64:	2800      	cmpeq	r0, #0
 8000b66:	bf1c      	itt	ne
 8000b68:	f04f 31ff 	movne.w	r1, #4294967295
 8000b6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b70:	f000 b96c 	b.w	8000e4c <__aeabi_idiv0>
 8000b74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b7c:	f000 f806 	bl	8000b8c <__udivmoddi4>
 8000b80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b88:	b004      	add	sp, #16
 8000b8a:	4770      	bx	lr

08000b8c <__udivmoddi4>:
 8000b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b90:	9e08      	ldr	r6, [sp, #32]
 8000b92:	460d      	mov	r5, r1
 8000b94:	4604      	mov	r4, r0
 8000b96:	468e      	mov	lr, r1
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	f040 8082 	bne.w	8000ca2 <__udivmoddi4+0x116>
 8000b9e:	428a      	cmp	r2, r1
 8000ba0:	4617      	mov	r7, r2
 8000ba2:	d946      	bls.n	8000c32 <__udivmoddi4+0xa6>
 8000ba4:	fab2 f282 	clz	r2, r2
 8000ba8:	b14a      	cbz	r2, 8000bbe <__udivmoddi4+0x32>
 8000baa:	f1c2 0120 	rsb	r1, r2, #32
 8000bae:	fa05 f302 	lsl.w	r3, r5, r2
 8000bb2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bb6:	4097      	lsls	r7, r2
 8000bb8:	ea41 0e03 	orr.w	lr, r1, r3
 8000bbc:	4094      	lsls	r4, r2
 8000bbe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bc2:	0c23      	lsrs	r3, r4, #16
 8000bc4:	fbbe fcf8 	udiv	ip, lr, r8
 8000bc8:	b2b9      	uxth	r1, r7
 8000bca:	fb08 ee1c 	mls	lr, r8, ip, lr
 8000bce:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000bd2:	fb0c f001 	mul.w	r0, ip, r1
 8000bd6:	4298      	cmp	r0, r3
 8000bd8:	d90a      	bls.n	8000bf0 <__udivmoddi4+0x64>
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000be0:	f080 8116 	bcs.w	8000e10 <__udivmoddi4+0x284>
 8000be4:	4298      	cmp	r0, r3
 8000be6:	f240 8113 	bls.w	8000e10 <__udivmoddi4+0x284>
 8000bea:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bee:	443b      	add	r3, r7
 8000bf0:	1a1b      	subs	r3, r3, r0
 8000bf2:	b2a4      	uxth	r4, r4
 8000bf4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf8:	fb08 3310 	mls	r3, r8, r0, r3
 8000bfc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c00:	fb00 f101 	mul.w	r1, r0, r1
 8000c04:	42a1      	cmp	r1, r4
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x90>
 8000c08:	193c      	adds	r4, r7, r4
 8000c0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c0e:	f080 8101 	bcs.w	8000e14 <__udivmoddi4+0x288>
 8000c12:	42a1      	cmp	r1, r4
 8000c14:	f240 80fe 	bls.w	8000e14 <__udivmoddi4+0x288>
 8000c18:	3802      	subs	r0, #2
 8000c1a:	443c      	add	r4, r7
 8000c1c:	1a64      	subs	r4, r4, r1
 8000c1e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c22:	2100      	movs	r1, #0
 8000c24:	b11e      	cbz	r6, 8000c2e <__udivmoddi4+0xa2>
 8000c26:	40d4      	lsrs	r4, r2
 8000c28:	2300      	movs	r3, #0
 8000c2a:	e9c6 4300 	strd	r4, r3, [r6]
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	b902      	cbnz	r2, 8000c36 <__udivmoddi4+0xaa>
 8000c34:	deff      	udf	#255	; 0xff
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	2a00      	cmp	r2, #0
 8000c3c:	d14f      	bne.n	8000cde <__udivmoddi4+0x152>
 8000c3e:	1bcb      	subs	r3, r1, r7
 8000c40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c44:	fa1f f887 	uxth.w	r8, r7
 8000c48:	2101      	movs	r1, #1
 8000c4a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c4e:	0c25      	lsrs	r5, r4, #16
 8000c50:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c54:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c58:	fb08 f30c 	mul.w	r3, r8, ip
 8000c5c:	42ab      	cmp	r3, r5
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0xe4>
 8000c60:	197d      	adds	r5, r7, r5
 8000c62:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0xe2>
 8000c68:	42ab      	cmp	r3, r5
 8000c6a:	f200 80e7 	bhi.w	8000e3c <__udivmoddi4+0x2b0>
 8000c6e:	4684      	mov	ip, r0
 8000c70:	1aed      	subs	r5, r5, r3
 8000c72:	b2a3      	uxth	r3, r4
 8000c74:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c78:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c7c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c80:	fb08 f800 	mul.w	r8, r8, r0
 8000c84:	45a0      	cmp	r8, r4
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0x10c>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x10a>
 8000c90:	45a0      	cmp	r8, r4
 8000c92:	f200 80d7 	bhi.w	8000e44 <__udivmoddi4+0x2b8>
 8000c96:	4618      	mov	r0, r3
 8000c98:	eba4 0408 	sub.w	r4, r4, r8
 8000c9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ca0:	e7c0      	b.n	8000c24 <__udivmoddi4+0x98>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x12c>
 8000ca6:	2e00      	cmp	r6, #0
 8000ca8:	f000 80af 	beq.w	8000e0a <__udivmoddi4+0x27e>
 8000cac:	2100      	movs	r1, #0
 8000cae:	e9c6 0500 	strd	r0, r5, [r6]
 8000cb2:	4608      	mov	r0, r1
 8000cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb8:	fab3 f183 	clz	r1, r3
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	d14b      	bne.n	8000d58 <__udivmoddi4+0x1cc>
 8000cc0:	42ab      	cmp	r3, r5
 8000cc2:	d302      	bcc.n	8000cca <__udivmoddi4+0x13e>
 8000cc4:	4282      	cmp	r2, r0
 8000cc6:	f200 80b7 	bhi.w	8000e38 <__udivmoddi4+0x2ac>
 8000cca:	1a84      	subs	r4, r0, r2
 8000ccc:	eb65 0303 	sbc.w	r3, r5, r3
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	469e      	mov	lr, r3
 8000cd4:	2e00      	cmp	r6, #0
 8000cd6:	d0aa      	beq.n	8000c2e <__udivmoddi4+0xa2>
 8000cd8:	e9c6 4e00 	strd	r4, lr, [r6]
 8000cdc:	e7a7      	b.n	8000c2e <__udivmoddi4+0xa2>
 8000cde:	f1c2 0c20 	rsb	ip, r2, #32
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	4097      	lsls	r7, r2
 8000ce8:	fa20 f00c 	lsr.w	r0, r0, ip
 8000cec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf0:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000cf4:	4318      	orrs	r0, r3
 8000cf6:	fbbc f1fe 	udiv	r1, ip, lr
 8000cfa:	0c05      	lsrs	r5, r0, #16
 8000cfc:	fb0e cc11 	mls	ip, lr, r1, ip
 8000d00:	fa1f f887 	uxth.w	r8, r7
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	fb01 f308 	mul.w	r3, r1, r8
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x19c>
 8000d14:	197d      	adds	r5, r7, r5
 8000d16:	f101 3cff 	add.w	ip, r1, #4294967295
 8000d1a:	f080 808b 	bcs.w	8000e34 <__udivmoddi4+0x2a8>
 8000d1e:	42ab      	cmp	r3, r5
 8000d20:	f240 8088 	bls.w	8000e34 <__udivmoddi4+0x2a8>
 8000d24:	3902      	subs	r1, #2
 8000d26:	443d      	add	r5, r7
 8000d28:	1aeb      	subs	r3, r5, r3
 8000d2a:	b285      	uxth	r5, r0
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d38:	fb00 f308 	mul.w	r3, r0, r8
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d907      	bls.n	8000d50 <__udivmoddi4+0x1c4>
 8000d40:	197d      	adds	r5, r7, r5
 8000d42:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d46:	d271      	bcs.n	8000e2c <__udivmoddi4+0x2a0>
 8000d48:	42ab      	cmp	r3, r5
 8000d4a:	d96f      	bls.n	8000e2c <__udivmoddi4+0x2a0>
 8000d4c:	3802      	subs	r0, #2
 8000d4e:	443d      	add	r5, r7
 8000d50:	1aeb      	subs	r3, r5, r3
 8000d52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d56:	e778      	b.n	8000c4a <__udivmoddi4+0xbe>
 8000d58:	f1c1 0c20 	rsb	ip, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f70c 	lsr.w	r7, r2, ip
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 f40c 	lsr.w	r4, r0, ip
 8000d68:	fa05 f301 	lsl.w	r3, r5, r1
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa25 f50c 	lsr.w	r5, r5, ip
 8000d74:	431c      	orrs	r4, r3
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbb5 f9fe 	udiv	r9, r5, lr
 8000d7c:	fa1f f887 	uxth.w	r8, r7
 8000d80:	fb0e 5519 	mls	r5, lr, r9, r5
 8000d84:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8000d88:	fb09 fa08 	mul.w	sl, r9, r8
 8000d8c:	45aa      	cmp	sl, r5
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	fa00 f301 	lsl.w	r3, r0, r1
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x21e>
 8000d98:	197d      	adds	r5, r7, r5
 8000d9a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d9e:	d247      	bcs.n	8000e30 <__udivmoddi4+0x2a4>
 8000da0:	45aa      	cmp	sl, r5
 8000da2:	d945      	bls.n	8000e30 <__udivmoddi4+0x2a4>
 8000da4:	f1a9 0902 	sub.w	r9, r9, #2
 8000da8:	443d      	add	r5, r7
 8000daa:	eba5 050a 	sub.w	r5, r5, sl
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000db4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000db8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dbc:	fb00 f808 	mul.w	r8, r0, r8
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x248>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dca:	d22d      	bcs.n	8000e28 <__udivmoddi4+0x29c>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	d92b      	bls.n	8000e28 <__udivmoddi4+0x29c>
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	443c      	add	r4, r7
 8000dd4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd8:	eba4 0408 	sub.w	r4, r4, r8
 8000ddc:	fba0 8902 	umull	r8, r9, r0, r2
 8000de0:	454c      	cmp	r4, r9
 8000de2:	46c6      	mov	lr, r8
 8000de4:	464d      	mov	r5, r9
 8000de6:	d319      	bcc.n	8000e1c <__udivmoddi4+0x290>
 8000de8:	d016      	beq.n	8000e18 <__udivmoddi4+0x28c>
 8000dea:	b15e      	cbz	r6, 8000e04 <__udivmoddi4+0x278>
 8000dec:	ebb3 020e 	subs.w	r2, r3, lr
 8000df0:	eb64 0405 	sbc.w	r4, r4, r5
 8000df4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000df8:	40ca      	lsrs	r2, r1
 8000dfa:	ea4c 0202 	orr.w	r2, ip, r2
 8000dfe:	40cc      	lsrs	r4, r1
 8000e00:	e9c6 2400 	strd	r2, r4, [r6]
 8000e04:	2100      	movs	r1, #0
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	4631      	mov	r1, r6
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	e70e      	b.n	8000c2e <__udivmoddi4+0xa2>
 8000e10:	46ac      	mov	ip, r5
 8000e12:	e6ed      	b.n	8000bf0 <__udivmoddi4+0x64>
 8000e14:	4618      	mov	r0, r3
 8000e16:	e701      	b.n	8000c1c <__udivmoddi4+0x90>
 8000e18:	4543      	cmp	r3, r8
 8000e1a:	d2e6      	bcs.n	8000dea <__udivmoddi4+0x25e>
 8000e1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e20:	eb69 0507 	sbc.w	r5, r9, r7
 8000e24:	3801      	subs	r0, #1
 8000e26:	e7e0      	b.n	8000dea <__udivmoddi4+0x25e>
 8000e28:	4628      	mov	r0, r5
 8000e2a:	e7d3      	b.n	8000dd4 <__udivmoddi4+0x248>
 8000e2c:	4660      	mov	r0, ip
 8000e2e:	e78f      	b.n	8000d50 <__udivmoddi4+0x1c4>
 8000e30:	4681      	mov	r9, r0
 8000e32:	e7ba      	b.n	8000daa <__udivmoddi4+0x21e>
 8000e34:	4661      	mov	r1, ip
 8000e36:	e777      	b.n	8000d28 <__udivmoddi4+0x19c>
 8000e38:	4608      	mov	r0, r1
 8000e3a:	e74b      	b.n	8000cd4 <__udivmoddi4+0x148>
 8000e3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e40:	443d      	add	r5, r7
 8000e42:	e715      	b.n	8000c70 <__udivmoddi4+0xe4>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	e726      	b.n	8000c98 <__udivmoddi4+0x10c>
 8000e4a:	bf00      	nop

08000e4c <__aeabi_idiv0>:
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <Sensor_Init>:
	return pressure;
}



void Sensor_Init(void){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0


		APP_LOG(TS_OFF, VLEVEL_M, "Sensor_Init------------------------\r\n")
 8000e54:	4b04      	ldr	r3, [pc, #16]	; (8000e68 <Sensor_Init+0x18>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	2100      	movs	r1, #0
 8000e5a:	2002      	movs	r0, #2
 8000e5c:	f019 fc20 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
		I2C_id();
 8000e60:	f000 f8b2 	bl	8000fc8 <I2C_id>

	return;
 8000e64:	bf00      	nop
}
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	0801ad08 	.word	0x0801ad08

08000e6c <Sensor_Data>:


void Sensor_Data(void){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af02      	add	r7, sp, #8


	APP_LOG(TS_OFF, VLEVEL_M, "Sensor_Data--------------------------\r\n");
 8000e72:	4b37      	ldr	r3, [pc, #220]	; (8000f50 <Sensor_Data+0xe4>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	2100      	movs	r1, #0
 8000e78:	2002      	movs	r0, #2
 8000e7a:	f019 fc11 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>

	stmdev_ctx_t dev_ctx;

	/* Initialize mems driver interface */
	dev_ctx.write_reg = platform_write;
 8000e7e:	4b35      	ldr	r3, [pc, #212]	; (8000f54 <Sensor_Data+0xe8>)
 8000e80:	607b      	str	r3, [r7, #4]
	dev_ctx.read_reg = platform_read;
 8000e82:	4b35      	ldr	r3, [pc, #212]	; (8000f58 <Sensor_Data+0xec>)
 8000e84:	60bb      	str	r3, [r7, #8]
	dev_ctx.handle = &hi2c2;
 8000e86:	4b35      	ldr	r3, [pc, #212]	; (8000f5c <Sensor_Data+0xf0>)
 8000e88:	60fb      	str	r3, [r7, #12]


	Sensor_Init();
 8000e8a:	f7ff ffe1 	bl	8000e50 <Sensor_Init>
//    platform_init();

    /* Wait sensor boot time */

//    platform_delay(BOOT_TIME);
	HAL_Delay(50);
 8000e8e:	2032      	movs	r0, #50	; 0x32
 8000e90:	f001 f8a5 	bl	8001fde <HAL_Delay>

	uint8_t reg[3];
	reg[0]=0x1;
 8000e94:	2301      	movs	r3, #1
 8000e96:	703b      	strb	r3, [r7, #0]
	reg[1]=0x1;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	707b      	strb	r3, [r7, #1]
	reg[2]=0x1;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	70bb      	strb	r3, [r7, #2]
//	uint8_t whoamI;
//
//    APP_LOG(TS_OFF, VLEVEL_M, "Who Am I:%x\r\n",whoamI);


		I2C_id();
 8000ea0:	f000 f892 	bl	8000fc8 <I2C_id>


		lps22hh_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f000 fa49 	bl	8001340 <lps22hh_reset_set>
		do {
		lps22hh_reset_get(&dev_ctx, &rst);									// software reset
 8000eae:	1d3b      	adds	r3, r7, #4
 8000eb0:	492b      	ldr	r1, [pc, #172]	; (8000f60 <Sensor_Data+0xf4>)
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 fa6a 	bl	800138c <lps22hh_reset_get>
		} while (rst);
 8000eb8:	4b29      	ldr	r3, [pc, #164]	; (8000f60 <Sensor_Data+0xf4>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d1f6      	bne.n	8000eae <Sensor_Data+0x42>





		HAL_Delay(50);
 8000ec0:	2032      	movs	r0, #50	; 0x32
 8000ec2:	f001 f88c 	bl	8001fde <HAL_Delay>
		/* Check device ID */
		whoamI = 0;
 8000ec6:	4b27      	ldr	r3, [pc, #156]	; (8000f64 <Sensor_Data+0xf8>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	701a      	strb	r2, [r3, #0]
		lps22hh_device_id_get(&dev_ctx, &whoamI);
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	4925      	ldr	r1, [pc, #148]	; (8000f64 <Sensor_Data+0xf8>)
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 fa24 	bl	800131e <lps22hh_device_id_get>
		APP_LOG(TS_OFF, VLEVEL_M, "Sensor_Data -> WhoAmI: %x\r\n",whoamI);
 8000ed6:	4b23      	ldr	r3, [pc, #140]	; (8000f64 <Sensor_Data+0xf8>)
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	9300      	str	r3, [sp, #0]
 8000edc:	4b22      	ldr	r3, [pc, #136]	; (8000f68 <Sensor_Data+0xfc>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	2002      	movs	r0, #2
 8000ee4:	f019 fbdc 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>


		/* Enable Block Data Update */
		  lps22hh_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);			// BDU bit set
 8000ee8:	1d3b      	adds	r3, r7, #4
 8000eea:	2101      	movs	r1, #1
 8000eec:	4618      	mov	r0, r3
 8000eee:	f000 f979 	bl	80011e4 <lps22hh_block_data_update_set>
		  /* Set Output Data Rate */
		  lps22hh_data_rate_set(&dev_ctx, LPS22HH_POWER_DOWN);				// one-shot mode enabled
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f000 f99a 	bl	8001230 <lps22hh_data_rate_set>




	    do {
	    	HAL_Delay(1000);
 8000efc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f00:	f001 f86d 	bl	8001fde <HAL_Delay>
//	    	lps22hh_one_shoot_trigger_set(&dev_ctx, PROPERTY_ENABLE);		// one-shot mode triggered
	    	one_shot_trigger();
 8000f04:	f000 f838 	bl	8000f78 <one_shot_trigger>
 8000f08:	4b18      	ldr	r3, [pc, #96]	; (8000f6c <Sensor_Data+0x100>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]

//	    	ret =  platform_read(&hi2c2, LPS22HH_PRESS_OUT_XL, reg, 3);


			memset(&data_raw_pressure, 0x00, sizeof(int32_t));
			lps22hh_pressure_raw_get(&dev_ctx, &data_raw_pressure);
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	4916      	ldr	r1, [pc, #88]	; (8000f6c <Sensor_Data+0x100>)
 8000f12:	4618      	mov	r0, r3
 8000f14:	f000 f9da 	bl	80012cc <lps22hh_pressure_raw_get>
//			APP_LOG(TS_OFF, VLEVEL_M, "raw pressure:%x\r\n", data_raw_pressure);
//			APP_LOG(TS_OFF, VLEVEL_M, "raw als decimaal:%d\r\n", data_raw_pressure);
			pressure_hPa = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 8000f18:	4b14      	ldr	r3, [pc, #80]	; (8000f6c <Sensor_Data+0x100>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f000 f94f 	bl	80011c0 <lps22hh_from_lsb_to_hpa>
 8000f22:	4603      	mov	r3, r0
 8000f24:	4a12      	ldr	r2, [pc, #72]	; (8000f70 <Sensor_Data+0x104>)
 8000f26:	6013      	str	r3, [r2, #0]
//			APP_LOG(TS_OFF, VLEVEL_M, "pressure [hPa]:%d\r\n", pressure_hPa);
	      APP_LOG(TS_OFF, VLEVEL_M, "pressure [hPa]:%f\r\n", (float)(pressure_hPa));
 8000f28:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <Sensor_Data+0x104>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fa8f 	bl	8000450 <__aeabi_f2d>
 8000f32:	4602      	mov	r2, r0
 8000f34:	460b      	mov	r3, r1
 8000f36:	e9cd 2300 	strd	r2, r3, [sp]
 8000f3a:	4b0e      	ldr	r3, [pc, #56]	; (8000f74 <Sensor_Data+0x108>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	2100      	movs	r1, #0
 8000f40:	2002      	movs	r0, #2
 8000f42:	f019 fbad 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
	      */




	  return;
 8000f46:	bf00      	nop
	  }
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	0801ad30 	.word	0x0801ad30
 8000f54:	0800100d 	.word	0x0800100d
 8000f58:	080010e5 	.word	0x080010e5
 8000f5c:	20001608 	.word	0x20001608
 8000f60:	20000151 	.word	0x20000151
 8000f64:	20000150 	.word	0x20000150
 8000f68:	0801ad58 	.word	0x0801ad58
 8000f6c:	20000148 	.word	0x20000148
 8000f70:	2000014c 	.word	0x2000014c
 8000f74:	0801ad74 	.word	0x0801ad74

08000f78 <one_shot_trigger>:
    var[0]=0x14;
    ret=platform_write(&hi2c2, CTRL_REG2, var, 1);
    return;
}

void one_shot_trigger(void){
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef ret;
    uint8_t var[1];
  	static const uint8_t CTRL_REG2 = 0x11;				// register
    var[0]=0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	713b      	strb	r3, [r7, #4]

    ret=platform_read(&hi2c2, CTRL_REG2, var, 1);
 8000f82:	4b0f      	ldr	r3, [pc, #60]	; (8000fc0 <one_shot_trigger+0x48>)
 8000f84:	7819      	ldrb	r1, [r3, #0]
 8000f86:	1d3a      	adds	r2, r7, #4
 8000f88:	2301      	movs	r3, #1
 8000f8a:	480e      	ldr	r0, [pc, #56]	; (8000fc4 <one_shot_trigger+0x4c>)
 8000f8c:	f000 f8aa 	bl	80010e4 <platform_read>
 8000f90:	4603      	mov	r3, r0
 8000f92:	71fb      	strb	r3, [r7, #7]
    if (ret == HAL_OK)
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d10e      	bne.n	8000fb8 <one_shot_trigger+0x40>
    {
    	var[0]=var[0] | (uint8_t) 1;
 8000f9a:	793b      	ldrb	r3, [r7, #4]
 8000f9c:	f043 0301 	orr.w	r3, r3, #1
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	713b      	strb	r3, [r7, #4]
		ret=platform_write(&hi2c2, CTRL_REG2, var, 1);
 8000fa4:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <one_shot_trigger+0x48>)
 8000fa6:	7819      	ldrb	r1, [r3, #0]
 8000fa8:	1d3a      	adds	r2, r7, #4
 8000faa:	2301      	movs	r3, #1
 8000fac:	4805      	ldr	r0, [pc, #20]	; (8000fc4 <one_shot_trigger+0x4c>)
 8000fae:	f000 f82d 	bl	800100c <platform_write>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
    }


    return;
 8000fb6:	bf00      	nop
 8000fb8:	bf00      	nop
}
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	0801b5d7 	.word	0x0801b5d7
 8000fc4:	20001608 	.word	0x20001608

08000fc8 <I2C_id>:


void I2C_id(void){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af02      	add	r7, sp, #8

  	static const uint8_t WhoAmI = 0x0F;				// register
    HAL_StatusTypeDef ret;
    ret=8;
 8000fce:	2308      	movs	r3, #8
 8000fd0:	71fb      	strb	r3, [r7, #7]
    uint8_t var[1];
    var[0]=0x0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	713b      	strb	r3, [r7, #4]

//    ret=platform_write(&hi2c2, CTRL_REG2, var, 1);
    ret=platform_read(&hi2c2, WhoAmI, var, 1);
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <I2C_id+0x38>)
 8000fd8:	7819      	ldrb	r1, [r3, #0]
 8000fda:	1d3a      	adds	r2, r7, #4
 8000fdc:	2301      	movs	r3, #1
 8000fde:	4809      	ldr	r0, [pc, #36]	; (8001004 <I2C_id+0x3c>)
 8000fe0:	f000 f880 	bl	80010e4 <platform_read>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	71fb      	strb	r3, [r7, #7]

	APP_LOG(TS_OFF, VLEVEL_M, "WhoAmI ID: 0x%X\n",var[0]);
 8000fe8:	793b      	ldrb	r3, [r7, #4]
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	4b06      	ldr	r3, [pc, #24]	; (8001008 <I2C_id+0x40>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	2002      	movs	r0, #2
 8000ff4:	f019 fb54 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
//    */
//
////    APP_LOG(TS_OFF, VLEVEL_M, "lengte van buf:%x\n",z);
//	APP_LOG(TS_OFF, VLEVEL_M, "id2: %X\n",buf[0]);

	 return;
 8000ff8:	bf00      	nop
}
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	0801b5d8 	.word	0x0801b5d8
 8001004:	20001608 	.word	0x20001608
 8001008:	0801adb4 	.word	0x0801adb4

0800100c <platform_write>:


static int32_t platform_write(void *handle, uint8_t Reg, const uint8_t *Bufp, uint16_t len){
 800100c:	b5b0      	push	{r4, r5, r7, lr}
 800100e:	b08a      	sub	sp, #40	; 0x28
 8001010:	af02      	add	r7, sp, #8
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	461a      	mov	r2, r3
 8001018:	460b      	mov	r3, r1
 800101a:	72fb      	strb	r3, [r7, #11]
 800101c:	4613      	mov	r3, r2
 800101e:	813b      	strh	r3, [r7, #8]
 8001020:	466b      	mov	r3, sp
 8001022:	461d      	mov	r5, r3
//    if (len>0){
//		for (int i=0; i<len; i++){
//			message[i]=Bufp[i];
//		}
//    }
    uint8_t buffer[len+1];
 8001024:	893b      	ldrh	r3, [r7, #8]
 8001026:	1c5c      	adds	r4, r3, #1
 8001028:	1e63      	subs	r3, r4, #1
 800102a:	61bb      	str	r3, [r7, #24]
 800102c:	4623      	mov	r3, r4
 800102e:	4618      	mov	r0, r3
 8001030:	f04f 0100 	mov.w	r1, #0
 8001034:	f04f 0200 	mov.w	r2, #0
 8001038:	f04f 0300 	mov.w	r3, #0
 800103c:	00cb      	lsls	r3, r1, #3
 800103e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001042:	00c2      	lsls	r2, r0, #3
 8001044:	4623      	mov	r3, r4
 8001046:	4618      	mov	r0, r3
 8001048:	f04f 0100 	mov.w	r1, #0
 800104c:	f04f 0200 	mov.w	r2, #0
 8001050:	f04f 0300 	mov.w	r3, #0
 8001054:	00cb      	lsls	r3, r1, #3
 8001056:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800105a:	00c2      	lsls	r2, r0, #3
 800105c:	4623      	mov	r3, r4
 800105e:	3307      	adds	r3, #7
 8001060:	08db      	lsrs	r3, r3, #3
 8001062:	00db      	lsls	r3, r3, #3
 8001064:	ebad 0d03 	sub.w	sp, sp, r3
 8001068:	ab02      	add	r3, sp, #8
 800106a:	3300      	adds	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
    if (len>0){
 800106e:	893b      	ldrh	r3, [r7, #8]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d013      	beq.n	800109c <platform_write+0x90>
		for (int i=1;i<(len+1);i++){
 8001074:	2301      	movs	r3, #1
 8001076:	61fb      	str	r3, [r7, #28]
 8001078:	e00c      	b.n	8001094 <platform_write+0x88>
			buffer[i]=Bufp[i-1];
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	3b01      	subs	r3, #1
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	4413      	add	r3, r2
 8001082:	7819      	ldrb	r1, [r3, #0]
 8001084:	697a      	ldr	r2, [r7, #20]
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	4413      	add	r3, r2
 800108a:	460a      	mov	r2, r1
 800108c:	701a      	strb	r2, [r3, #0]
		for (int i=1;i<(len+1);i++){
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	3301      	adds	r3, #1
 8001092:	61fb      	str	r3, [r7, #28]
 8001094:	893b      	ldrh	r3, [r7, #8]
 8001096:	69fa      	ldr	r2, [r7, #28]
 8001098:	429a      	cmp	r2, r3
 800109a:	ddee      	ble.n	800107a <platform_write+0x6e>
			}}
	buffer[0]=Reg;
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	7afa      	ldrb	r2, [r7, #11]
 80010a0:	701a      	strb	r2, [r3, #0]
//    	if(arg[x]){
//    		z++;
//    }
//    }

	ret=HAL_I2C_Master_Transmit(&hi2c2, addr_write, buffer, (len+1), 1000);
 80010a2:	23ba      	movs	r3, #186	; 0xba
 80010a4:	b299      	uxth	r1, r3
 80010a6:	697a      	ldr	r2, [r7, #20]
 80010a8:	893b      	ldrh	r3, [r7, #8]
 80010aa:	3301      	adds	r3, #1
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010b2:	9000      	str	r0, [sp, #0]
 80010b4:	4809      	ldr	r0, [pc, #36]	; (80010dc <platform_write+0xd0>)
 80010b6:	f003 ffc1 	bl	800503c <HAL_I2C_Master_Transmit>
 80010ba:	4603      	mov	r3, r0
 80010bc:	74fb      	strb	r3, [r7, #19]

	if (ret){
 80010be:	7cfb      	ldrb	r3, [r7, #19]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d005      	beq.n	80010d0 <platform_write+0xc4>
		  APP_LOG(TS_OFF, VLEVEL_M, "Er ging iets mis (write)!\n");
 80010c4:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <platform_write+0xd4>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	2100      	movs	r1, #0
 80010ca:	2002      	movs	r0, #2
 80010cc:	f019 fae8 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
	}
	return ret;
 80010d0:	7cfb      	ldrb	r3, [r7, #19]
 80010d2:	46ad      	mov	sp, r5
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3720      	adds	r7, #32
 80010d8:	46bd      	mov	sp, r7
 80010da:	bdb0      	pop	{r4, r5, r7, pc}
 80010dc:	20001608 	.word	0x20001608
 80010e0:	0801adc8 	.word	0x0801adc8

080010e4 <platform_read>:



static int32_t platform_read(void *handle, uint8_t Reg, uint8_t *Bufp, uint16_t len){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af02      	add	r7, sp, #8
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	607a      	str	r2, [r7, #4]
 80010ee:	461a      	mov	r2, r3
 80010f0:	460b      	mov	r3, r1
 80010f2:	72fb      	strb	r3, [r7, #11]
 80010f4:	4613      	mov	r3, r2
 80010f6:	813b      	strh	r3, [r7, #8]
//int32_t platform_read(void *handle, uint8_t Reg, uint8_t *Bufp, uint16_t len){

    HAL_StatusTypeDef ret;
    uint8_t reg[1];
    reg[0]=Reg;
 80010f8:	7afb      	ldrb	r3, [r7, #11]
 80010fa:	753b      	strb	r3, [r7, #20]

	ret=HAL_I2C_Master_Transmit(&hi2c2, addr_write, reg, 1, 1000);
 80010fc:	23ba      	movs	r3, #186	; 0xba
 80010fe:	b299      	uxth	r1, r3
 8001100:	f107 0214 	add.w	r2, r7, #20
 8001104:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	2301      	movs	r3, #1
 800110c:	4812      	ldr	r0, [pc, #72]	; (8001158 <platform_read+0x74>)
 800110e:	f003 ff95 	bl	800503c <HAL_I2C_Master_Transmit>
 8001112:	4603      	mov	r3, r0
 8001114:	75fb      	strb	r3, [r7, #23]
	if(len>0 && !ret){
 8001116:	893b      	ldrh	r3, [r7, #8]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d00f      	beq.n	800113c <platform_read+0x58>
 800111c:	7dfb      	ldrb	r3, [r7, #23]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d10c      	bne.n	800113c <platform_read+0x58>
		ret=HAL_I2C_Master_Receive(&hi2c2, addr_read, Bufp, len, 1000);
 8001122:	23bb      	movs	r3, #187	; 0xbb
 8001124:	b299      	uxth	r1, r3
 8001126:	893b      	ldrh	r3, [r7, #8]
 8001128:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800112c:	9200      	str	r2, [sp, #0]
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	4809      	ldr	r0, [pc, #36]	; (8001158 <platform_read+0x74>)
 8001132:	f004 f877 	bl	8005224 <HAL_I2C_Master_Receive>
 8001136:	4603      	mov	r3, r0
 8001138:	75fb      	strb	r3, [r7, #23]
 800113a:	e008      	b.n	800114e <platform_read+0x6a>
	}
	else if(ret){
 800113c:	7dfb      	ldrb	r3, [r7, #23]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d005      	beq.n	800114e <platform_read+0x6a>
	  APP_LOG(TS_OFF, VLEVEL_M, "Kan geen verbinding maken met de sensor (read)!\n");
 8001142:	4b06      	ldr	r3, [pc, #24]	; (800115c <platform_read+0x78>)
 8001144:	2200      	movs	r2, #0
 8001146:	2100      	movs	r1, #0
 8001148:	2002      	movs	r0, #2
 800114a:	f019 faa9 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
	}
	return ret;
 800114e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3718      	adds	r7, #24
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20001608 	.word	0x20001608
 800115c:	0801ade4 	.word	0x0801ade4

08001160 <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	b087      	sub	sp, #28
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	607a      	str	r2, [r7, #4]
 800116a:	461a      	mov	r2, r3
 800116c:	460b      	mov	r3, r1
 800116e:	72fb      	strb	r3, [r7, #11]
 8001170:	4613      	mov	r3, r2
 8001172:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	685c      	ldr	r4, [r3, #4]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	6898      	ldr	r0, [r3, #8]
 800117c:	893b      	ldrh	r3, [r7, #8]
 800117e:	7af9      	ldrb	r1, [r7, #11]
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	47a0      	blx	r4
 8001184:	6178      	str	r0, [r7, #20]

  return ret;
 8001186:	697b      	ldr	r3, [r7, #20]
}
 8001188:	4618      	mov	r0, r3
 800118a:	371c      	adds	r7, #28
 800118c:	46bd      	mov	sp, r7
 800118e:	bd90      	pop	{r4, r7, pc}

08001190 <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8001190:	b590      	push	{r4, r7, lr}
 8001192:	b087      	sub	sp, #28
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	607a      	str	r2, [r7, #4]
 800119a:	461a      	mov	r2, r3
 800119c:	460b      	mov	r3, r1
 800119e:	72fb      	strb	r3, [r7, #11]
 80011a0:	4613      	mov	r3, r2
 80011a2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	681c      	ldr	r4, [r3, #0]
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	6898      	ldr	r0, [r3, #8]
 80011ac:	893b      	ldrh	r3, [r7, #8]
 80011ae:	7af9      	ldrb	r1, [r7, #11]
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	47a0      	blx	r4
 80011b4:	6178      	str	r0, [r7, #20]

  return ret;
 80011b6:	697b      	ldr	r3, [r7, #20]
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	371c      	adds	r7, #28
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd90      	pop	{r4, r7, pc}

080011c0 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff faff 	bl	80007cc <__aeabi_ui2f>
 80011ce:	4603      	mov	r3, r0
 80011d0:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff fc05 	bl	80009e4 <__aeabi_fdiv>
 80011da:	4603      	mov	r3, r0
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80011f0:	f107 0208 	add.w	r2, r7, #8
 80011f4:	2301      	movs	r3, #1
 80011f6:	2110      	movs	r1, #16
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff ffb1 	bl	8001160 <lps22hh_read_reg>
 80011fe:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d10f      	bne.n	8001226 <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8001206:	78fb      	ldrb	r3, [r7, #3]
 8001208:	f003 0301 	and.w	r3, r3, #1
 800120c:	b2da      	uxtb	r2, r3
 800120e:	7a3b      	ldrb	r3, [r7, #8]
 8001210:	f362 0341 	bfi	r3, r2, #1, #1
 8001214:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8001216:	f107 0208 	add.w	r2, r7, #8
 800121a:	2301      	movs	r3, #1
 800121c:	2110      	movs	r1, #16
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff ffb6 	bl	8001190 <lps22hh_write_reg>
 8001224:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001226:	68fb      	ldr	r3, [r7, #12]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3710      	adds	r7, #16
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 800123c:	f107 0210 	add.w	r2, r7, #16
 8001240:	2301      	movs	r3, #1
 8001242:	2110      	movs	r1, #16
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff ff8b 	bl	8001160 <lps22hh_read_reg>
 800124a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d107      	bne.n	8001262 <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8001252:	f107 020c 	add.w	r2, r7, #12
 8001256:	2301      	movs	r3, #1
 8001258:	2111      	movs	r1, #17
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ff80 	bl	8001160 <lps22hh_read_reg>
 8001260:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d10f      	bne.n	8001288 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 8001268:	78fb      	ldrb	r3, [r7, #3]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	b2da      	uxtb	r2, r3
 8001270:	7c3b      	ldrb	r3, [r7, #16]
 8001272:	f362 1306 	bfi	r3, r2, #4, #3
 8001276:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001278:	f107 0210 	add.w	r2, r7, #16
 800127c:	2301      	movs	r3, #1
 800127e:	2110      	movs	r1, #16
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7ff ff85 	bl	8001190 <lps22hh_write_reg>
 8001286:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d119      	bne.n	80012c2 <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 800128e:	78fb      	ldrb	r3, [r7, #3]
 8001290:	091b      	lsrs	r3, r3, #4
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	b2da      	uxtb	r2, r3
 8001298:	7b3b      	ldrb	r3, [r7, #12]
 800129a:	f362 0341 	bfi	r3, r2, #1, #1
 800129e:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 80012a0:	78fb      	ldrb	r3, [r7, #3]
 80012a2:	08db      	lsrs	r3, r3, #3
 80012a4:	f003 0301 	and.w	r3, r3, #1
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	7b3b      	ldrb	r3, [r7, #12]
 80012ac:	f362 0300 	bfi	r3, r2, #0, #1
 80012b0:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 80012b2:	f107 020c 	add.w	r2, r7, #12
 80012b6:	2301      	movs	r3, #1
 80012b8:	2111      	movs	r1, #17
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f7ff ff68 	bl	8001190 <lps22hh_write_reg>
 80012c0:	6178      	str	r0, [r7, #20]
  }

  return ret;
 80012c2:	697b      	ldr	r3, [r7, #20]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3718      	adds	r7, #24
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 80012d6:	f107 0208 	add.w	r2, r7, #8
 80012da:	2303      	movs	r3, #3
 80012dc:	2128      	movs	r1, #40	; 0x28
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f7ff ff3e 	bl	8001160 <lps22hh_read_reg>
 80012e4:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 80012e6:	7abb      	ldrb	r3, [r7, #10]
 80012e8:	461a      	mov	r2, r3
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	021b      	lsls	r3, r3, #8
 80012f4:	7a7a      	ldrb	r2, [r7, #9]
 80012f6:	441a      	add	r2, r3
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	021b      	lsls	r3, r3, #8
 8001302:	7a3a      	ldrb	r2, [r7, #8]
 8001304:	441a      	add	r2, r3
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	021a      	lsls	r2, r3, #8
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	601a      	str	r2, [r3, #0]

  return ret;
 8001314:	68fb      	ldr	r3, [r7, #12]
}
 8001316:	4618      	mov	r0, r3
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b084      	sub	sp, #16
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
 8001326:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 8001328:	2301      	movs	r3, #1
 800132a:	683a      	ldr	r2, [r7, #0]
 800132c:	210f      	movs	r1, #15
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f7ff ff16 	bl	8001160 <lps22hh_read_reg>
 8001334:	60f8      	str	r0, [r7, #12]

  return ret;
 8001336:	68fb      	ldr	r3, [r7, #12]
}
 8001338:	4618      	mov	r0, r3
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	460b      	mov	r3, r1
 800134a:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 800134c:	f107 0208 	add.w	r2, r7, #8
 8001350:	2301      	movs	r3, #1
 8001352:	2111      	movs	r1, #17
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f7ff ff03 	bl	8001160 <lps22hh_read_reg>
 800135a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10f      	bne.n	8001382 <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 8001362:	78fb      	ldrb	r3, [r7, #3]
 8001364:	f003 0301 	and.w	r3, r3, #1
 8001368:	b2da      	uxtb	r2, r3
 800136a:	7a3b      	ldrb	r3, [r7, #8]
 800136c:	f362 0382 	bfi	r3, r2, #2, #1
 8001370:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8001372:	f107 0208 	add.w	r2, r7, #8
 8001376:	2301      	movs	r3, #1
 8001378:	2111      	movs	r1, #17
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f7ff ff08 	bl	8001190 <lps22hh_write_reg>
 8001380:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001382:	68fb      	ldr	r3, [r7, #12]
}
 8001384:	4618      	mov	r0, r3
 8001386:	3710      	adds	r7, #16
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8001396:	f107 0208 	add.w	r2, r7, #8
 800139a:	2301      	movs	r3, #1
 800139c:	2111      	movs	r1, #17
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff fede 	bl	8001160 <lps22hh_read_reg>
 80013a4:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 80013a6:	7a3b      	ldrb	r3, [r7, #8]
 80013a8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	461a      	mov	r2, r3
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	701a      	strb	r2, [r3, #0]

  return ret;
 80013b4:	68fb      	ldr	r3, [r7, #12]
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80013be:	b480      	push	{r7}
 80013c0:	b085      	sub	sp, #20
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80013c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80013cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80013d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4013      	ands	r3, r2
 80013e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013e2:	68fb      	ldr	r3, [r7, #12]
}
 80013e4:	bf00      	nop
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr

080013ee <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80013f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	43db      	mvns	r3, r3
 8001400:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001404:	4013      	ands	r3, r2
 8001406:	660b      	str	r3, [r1, #96]	; 0x60
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
	...

08001414 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8001418:	4b23      	ldr	r3, [pc, #140]	; (80014a8 <MX_ADC_Init+0x94>)
 800141a:	4a24      	ldr	r2, [pc, #144]	; (80014ac <MX_ADC_Init+0x98>)
 800141c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800141e:	4b22      	ldr	r3, [pc, #136]	; (80014a8 <MX_ADC_Init+0x94>)
 8001420:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001424:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001426:	4b20      	ldr	r3, [pc, #128]	; (80014a8 <MX_ADC_Init+0x94>)
 8001428:	2200      	movs	r2, #0
 800142a:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800142c:	4b1e      	ldr	r3, [pc, #120]	; (80014a8 <MX_ADC_Init+0x94>)
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001432:	4b1d      	ldr	r3, [pc, #116]	; (80014a8 <MX_ADC_Init+0x94>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001438:	4b1b      	ldr	r3, [pc, #108]	; (80014a8 <MX_ADC_Init+0x94>)
 800143a:	2204      	movs	r2, #4
 800143c:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800143e:	4b1a      	ldr	r3, [pc, #104]	; (80014a8 <MX_ADC_Init+0x94>)
 8001440:	2200      	movs	r2, #0
 8001442:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001444:	4b18      	ldr	r3, [pc, #96]	; (80014a8 <MX_ADC_Init+0x94>)
 8001446:	2200      	movs	r2, #0
 8001448:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800144a:	4b17      	ldr	r3, [pc, #92]	; (80014a8 <MX_ADC_Init+0x94>)
 800144c:	2200      	movs	r2, #0
 800144e:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8001450:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <MX_ADC_Init+0x94>)
 8001452:	2201      	movs	r2, #1
 8001454:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001456:	4b14      	ldr	r3, [pc, #80]	; (80014a8 <MX_ADC_Init+0x94>)
 8001458:	2200      	movs	r2, #0
 800145a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800145e:	4b12      	ldr	r3, [pc, #72]	; (80014a8 <MX_ADC_Init+0x94>)
 8001460:	2200      	movs	r2, #0
 8001462:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001464:	4b10      	ldr	r3, [pc, #64]	; (80014a8 <MX_ADC_Init+0x94>)
 8001466:	2200      	movs	r2, #0
 8001468:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 800146a:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <MX_ADC_Init+0x94>)
 800146c:	2200      	movs	r2, #0
 800146e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001472:	4b0d      	ldr	r3, [pc, #52]	; (80014a8 <MX_ADC_Init+0x94>)
 8001474:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001478:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800147a:	4b0b      	ldr	r3, [pc, #44]	; (80014a8 <MX_ADC_Init+0x94>)
 800147c:	2207      	movs	r2, #7
 800147e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001480:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <MX_ADC_Init+0x94>)
 8001482:	2207      	movs	r2, #7
 8001484:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8001486:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <MX_ADC_Init+0x94>)
 8001488:	2200      	movs	r2, #0
 800148a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800148e:	4b06      	ldr	r3, [pc, #24]	; (80014a8 <MX_ADC_Init+0x94>)
 8001490:	2200      	movs	r2, #0
 8001492:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001494:	4804      	ldr	r0, [pc, #16]	; (80014a8 <MX_ADC_Init+0x94>)
 8001496:	f001 ff45 	bl	8003324 <HAL_ADC_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 80014a0:	f000 faa6 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80014a4:	bf00      	nop
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	200015a4 	.word	0x200015a4
 80014ac:	40012400 	.word	0x40012400

080014b0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a05      	ldr	r2, [pc, #20]	; (80014d4 <HAL_ADC_MspInit+0x24>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d103      	bne.n	80014ca <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80014c2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014c6:	f7ff ff7a 	bl	80013be <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40012400 	.word	0x40012400

080014d8 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a05      	ldr	r2, [pc, #20]	; (80014fc <HAL_ADC_MspDeInit+0x24>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d103      	bne.n	80014f2 <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 80014ea:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014ee:	f7ff ff7e 	bl	80013ee <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80014f2:	bf00      	nop
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40012400 	.word	0x40012400

08001500 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8001504:	4b03      	ldr	r3, [pc, #12]	; (8001514 <SYS_InitMeasurement+0x14>)
 8001506:	4a04      	ldr	r2, [pc, #16]	; (8001518 <SYS_InitMeasurement+0x18>)
 8001508:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 800150a:	bf00      	nop
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	200015a4 	.word	0x200015a4
 8001518:	40012400 	.word	0x40012400

0800151c <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 8001526:	2300      	movs	r3, #0
 8001528:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 800152a:	f000 f871 	bl	8001610 <SYS_GetBatteryLevel>
 800152e:	4603      	mov	r3, r0
 8001530:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 8001532:	4830      	ldr	r0, [pc, #192]	; (80015f4 <SYS_GetTemperatureLevel+0xd8>)
 8001534:	f000 f8a0 	bl	8001678 <ADC_ReadChannels>
 8001538:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 800153a:	4b2f      	ldr	r3, [pc, #188]	; (80015f8 <SYS_GetTemperatureLevel+0xdc>)
 800153c:	881a      	ldrh	r2, [r3, #0]
 800153e:	4b2f      	ldr	r3, [pc, #188]	; (80015fc <SYS_GetTemperatureLevel+0xe0>)
 8001540:	881b      	ldrh	r3, [r3, #0]
 8001542:	429a      	cmp	r2, r3
 8001544:	d026      	beq.n	8001594 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8001546:	4b2c      	ldr	r3, [pc, #176]	; (80015f8 <SYS_GetTemperatureLevel+0xdc>)
 8001548:	881a      	ldrh	r2, [r3, #0]
 800154a:	4b2c      	ldr	r3, [pc, #176]	; (80015fc <SYS_GetTemperatureLevel+0xe0>)
 800154c:	881b      	ldrh	r3, [r3, #0]
 800154e:	429a      	cmp	r2, r3
 8001550:	d01c      	beq.n	800158c <SYS_GetTemperatureLevel+0x70>
 8001552:	88fb      	ldrh	r3, [r7, #6]
 8001554:	68ba      	ldr	r2, [r7, #8]
 8001556:	fb02 f303 	mul.w	r3, r2, r3
 800155a:	089b      	lsrs	r3, r3, #2
 800155c:	4a28      	ldr	r2, [pc, #160]	; (8001600 <SYS_GetTemperatureLevel+0xe4>)
 800155e:	fba2 2303 	umull	r2, r3, r2, r3
 8001562:	095b      	lsrs	r3, r3, #5
 8001564:	461a      	mov	r2, r3
 8001566:	4b25      	ldr	r3, [pc, #148]	; (80015fc <SYS_GetTemperatureLevel+0xe0>)
 8001568:	881b      	ldrh	r3, [r3, #0]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2264      	movs	r2, #100	; 0x64
 800156e:	fb02 f203 	mul.w	r2, r2, r3
 8001572:	4b21      	ldr	r3, [pc, #132]	; (80015f8 <SYS_GetTemperatureLevel+0xdc>)
 8001574:	881b      	ldrh	r3, [r3, #0]
 8001576:	4619      	mov	r1, r3
 8001578:	4b20      	ldr	r3, [pc, #128]	; (80015fc <SYS_GetTemperatureLevel+0xe0>)
 800157a:	881b      	ldrh	r3, [r3, #0]
 800157c:	1acb      	subs	r3, r1, r3
 800157e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001582:	b29b      	uxth	r3, r3
 8001584:	331e      	adds	r3, #30
 8001586:	b29b      	uxth	r3, r3
 8001588:	b21b      	sxth	r3, r3
 800158a:	e001      	b.n	8001590 <SYS_GetTemperatureLevel+0x74>
 800158c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001590:	81fb      	strh	r3, [r7, #14]
 8001592:	e01c      	b.n	80015ce <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8001594:	88fb      	ldrh	r3, [r7, #6]
 8001596:	68ba      	ldr	r2, [r7, #8]
 8001598:	fb02 f203 	mul.w	r2, r2, r3
 800159c:	4b19      	ldr	r3, [pc, #100]	; (8001604 <SYS_GetTemperatureLevel+0xe8>)
 800159e:	fba3 1302 	umull	r1, r3, r3, r2
 80015a2:	1ad2      	subs	r2, r2, r3
 80015a4:	0852      	lsrs	r2, r2, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	0adb      	lsrs	r3, r3, #11
 80015aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015ae:	fb02 f303 	mul.w	r3, r2, r3
 80015b2:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 80015b6:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 80015ba:	4a13      	ldr	r2, [pc, #76]	; (8001608 <SYS_GetTemperatureLevel+0xec>)
 80015bc:	fb82 1203 	smull	r1, r2, r2, r3
 80015c0:	1292      	asrs	r2, r2, #10
 80015c2:	17db      	asrs	r3, r3, #31
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	331e      	adds	r3, #30
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 80015ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015d2:	9300      	str	r3, [sp, #0]
 80015d4:	4b0d      	ldr	r3, [pc, #52]	; (800160c <SYS_GetTemperatureLevel+0xf0>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	2100      	movs	r1, #0
 80015da:	2001      	movs	r0, #1
 80015dc:	f019 f860 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 80015e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015e4:	021b      	lsls	r3, r3, #8
 80015e6:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 80015e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3710      	adds	r7, #16
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	b0001000 	.word	0xb0001000
 80015f8:	1fff75c8 	.word	0x1fff75c8
 80015fc:	1fff75a8 	.word	0x1fff75a8
 8001600:	09ee009f 	.word	0x09ee009f
 8001604:	00100101 	.word	0x00100101
 8001608:	68db8bad 	.word	0x68db8bad
 800160c:	0801ae18 	.word	0x0801ae18

08001610 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 8001616:	2300      	movs	r3, #0
 8001618:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800161e:	4813      	ldr	r0, [pc, #76]	; (800166c <SYS_GetBatteryLevel+0x5c>)
 8001620:	f000 f82a 	bl	8001678 <ADC_ReadChannels>
 8001624:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d102      	bne.n	8001632 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 800162c:	2300      	movs	r3, #0
 800162e:	80fb      	strh	r3, [r7, #6]
 8001630:	e016      	b.n	8001660 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 8001632:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <SYS_GetBatteryLevel+0x60>)
 8001634:	881b      	ldrh	r3, [r3, #0]
 8001636:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800163a:	4293      	cmp	r3, r2
 800163c:	d00b      	beq.n	8001656 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 800163e:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <SYS_GetBatteryLevel+0x60>)
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	461a      	mov	r2, r3
 8001644:	f640 43e4 	movw	r3, #3300	; 0xce4
 8001648:	fb03 f202 	mul.w	r2, r3, r2
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001652:	80fb      	strh	r3, [r7, #6]
 8001654:	e004      	b.n	8001660 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8001656:	4a07      	ldr	r2, [pc, #28]	; (8001674 <SYS_GetBatteryLevel+0x64>)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	fbb2 f3f3 	udiv	r3, r2, r3
 800165e:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8001660:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 8001662:	4618      	mov	r0, r3
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	b4002000 	.word	0xb4002000
 8001670:	1fff75aa 	.word	0x1fff75aa
 8001674:	004c08d8 	.word	0x004c08d8

08001678 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001684:	f107 0308 	add.w	r3, r7, #8
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8001690:	f7ff fec0 	bl	8001414 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001694:	481a      	ldr	r0, [pc, #104]	; (8001700 <ADC_ReadChannels+0x88>)
 8001696:	f002 fc2b 	bl	8003ef0 <HAL_ADCEx_Calibration_Start>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 80016a0:	f000 f9a6 	bl	80019f0 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80016ac:	2300      	movs	r3, #0
 80016ae:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80016b0:	f107 0308 	add.w	r3, r7, #8
 80016b4:	4619      	mov	r1, r3
 80016b6:	4812      	ldr	r0, [pc, #72]	; (8001700 <ADC_ReadChannels+0x88>)
 80016b8:	f002 f992 	bl	80039e0 <HAL_ADC_ConfigChannel>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 80016c2:	f000 f995 	bl	80019f0 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 80016c6:	480e      	ldr	r0, [pc, #56]	; (8001700 <ADC_ReadChannels+0x88>)
 80016c8:	f002 f86e 	bl	80037a8 <HAL_ADC_Start>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 80016d2:	f000 f98d 	bl	80019f0 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80016d6:	f04f 31ff 	mov.w	r1, #4294967295
 80016da:	4809      	ldr	r0, [pc, #36]	; (8001700 <ADC_ReadChannels+0x88>)
 80016dc:	f002 f8dc 	bl	8003898 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 80016e0:	4807      	ldr	r0, [pc, #28]	; (8001700 <ADC_ReadChannels+0x88>)
 80016e2:	f002 f8a7 	bl	8003834 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 80016e6:	4806      	ldr	r0, [pc, #24]	; (8001700 <ADC_ReadChannels+0x88>)
 80016e8:	f002 f96d 	bl	80039c6 <HAL_ADC_GetValue>
 80016ec:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 80016ee:	4804      	ldr	r0, [pc, #16]	; (8001700 <ADC_ReadChannels+0x88>)
 80016f0:	f001 ffde 	bl	80036b0 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 80016f4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3718      	adds	r7, #24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200015a4 	.word	0x200015a4

08001704 <LL_AHB1_GRP1_EnableClock>:
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800170c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001710:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001712:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4313      	orrs	r3, r2
 800171a:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800171c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001720:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4013      	ands	r3, r2
 8001726:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001728:	68fb      	ldr	r3, [r7, #12]
}
 800172a:	bf00      	nop
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr

08001734 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001738:	2004      	movs	r0, #4
 800173a:	f7ff ffe3 	bl	8001704 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800173e:	2001      	movs	r0, #1
 8001740:	f7ff ffe0 	bl	8001704 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8001744:	2200      	movs	r2, #0
 8001746:	2102      	movs	r1, #2
 8001748:	200b      	movs	r0, #11
 800174a:	f002 fd24 	bl	8004196 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800174e:	200b      	movs	r0, #11
 8001750:	f002 fd3b 	bl	80041ca <HAL_NVIC_EnableIRQ>

}
 8001754:	bf00      	nop
 8001756:	bd80      	pop	{r7, pc}

08001758 <LL_AHB2_GRP1_EnableClock>:
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001760:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001764:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001766:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4313      	orrs	r3, r2
 800176e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001770:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001774:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4013      	ands	r3, r2
 800177a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800177c:	68fb      	ldr	r3, [r7, #12]
}
 800177e:	bf00      	nop
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr

08001788 <LL_APB1_GRP1_EnableClock>:
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001790:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001794:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001796:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4313      	orrs	r3, r2
 800179e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80017a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017a4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4013      	ands	r3, r2
 80017aa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017ac:	68fb      	ldr	r3, [r7, #12]
}
 80017ae:	bf00      	nop
 80017b0:	3714      	adds	r7, #20
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bc80      	pop	{r7}
 80017b6:	4770      	bx	lr

080017b8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80017bc:	4b1b      	ldr	r3, [pc, #108]	; (800182c <MX_I2C2_Init+0x74>)
 80017be:	4a1c      	ldr	r2, [pc, #112]	; (8001830 <MX_I2C2_Init+0x78>)
 80017c0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 80017c2:	4b1a      	ldr	r3, [pc, #104]	; (800182c <MX_I2C2_Init+0x74>)
 80017c4:	4a1b      	ldr	r2, [pc, #108]	; (8001834 <MX_I2C2_Init+0x7c>)
 80017c6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80017c8:	4b18      	ldr	r3, [pc, #96]	; (800182c <MX_I2C2_Init+0x74>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017ce:	4b17      	ldr	r3, [pc, #92]	; (800182c <MX_I2C2_Init+0x74>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017d4:	4b15      	ldr	r3, [pc, #84]	; (800182c <MX_I2C2_Init+0x74>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80017da:	4b14      	ldr	r3, [pc, #80]	; (800182c <MX_I2C2_Init+0x74>)
 80017dc:	2200      	movs	r2, #0
 80017de:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017e0:	4b12      	ldr	r3, [pc, #72]	; (800182c <MX_I2C2_Init+0x74>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017e6:	4b11      	ldr	r3, [pc, #68]	; (800182c <MX_I2C2_Init+0x74>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017ec:	4b0f      	ldr	r3, [pc, #60]	; (800182c <MX_I2C2_Init+0x74>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80017f2:	480e      	ldr	r0, [pc, #56]	; (800182c <MX_I2C2_Init+0x74>)
 80017f4:	f003 fb92 	bl	8004f1c <HAL_I2C_Init>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80017fe:	f000 f8f7 	bl	80019f0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001802:	2100      	movs	r1, #0
 8001804:	4809      	ldr	r0, [pc, #36]	; (800182c <MX_I2C2_Init+0x74>)
 8001806:	f003 fff1 	bl	80057ec <HAL_I2CEx_ConfigAnalogFilter>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001810:	f000 f8ee 	bl	80019f0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001814:	2100      	movs	r1, #0
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <MX_I2C2_Init+0x74>)
 8001818:	f004 f832 	bl	8005880 <HAL_I2CEx_ConfigDigitalFilter>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001822:	f000 f8e5 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20001608 	.word	0x20001608
 8001830:	40005800 	.word	0x40005800
 8001834:	20303e5d 	.word	0x20303e5d

08001838 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b096      	sub	sp, #88	; 0x58
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001840:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
 800184e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001850:	f107 030c 	add.w	r3, r7, #12
 8001854:	2238      	movs	r2, #56	; 0x38
 8001856:	2100      	movs	r1, #0
 8001858:	4618      	mov	r0, r3
 800185a:	f019 f9bf 	bl	801abdc <memset>
  if(i2cHandle->Instance==I2C2)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a21      	ldr	r2, [pc, #132]	; (80018e8 <HAL_I2C_MspInit+0xb0>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d13b      	bne.n	80018e0 <HAL_I2C_MspInit+0xa8>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001868:	2380      	movs	r3, #128	; 0x80
 800186a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800186c:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8001870:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001872:	f107 030c 	add.w	r3, r7, #12
 8001876:	4618      	mov	r0, r3
 8001878:	f005 fa38 	bl	8006cec <HAL_RCCEx_PeriphCLKConfig>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001882:	f000 f8b5 	bl	80019f0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001886:	2001      	movs	r0, #1
 8001888:	f7ff ff66 	bl	8001758 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188c:	2002      	movs	r0, #2
 800188e:	f7ff ff63 	bl	8001758 <LL_AHB2_GRP1_EnableClock>
    /**I2C2 GPIO Configuration
    PA15     ------> I2C2_SDA
    PB15     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001896:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001898:	2312      	movs	r3, #18
 800189a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a0:	2300      	movs	r3, #0
 80018a2:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018a4:	2304      	movs	r3, #4
 80018a6:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80018ac:	4619      	mov	r1, r3
 80018ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b2:	f003 f8bd 	bl	8004a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80018b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018ba:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018bc:	2312      	movs	r3, #18
 80018be:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c4:	2300      	movs	r3, #0
 80018c6:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018c8:	2304      	movs	r3, #4
 80018ca:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018cc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80018d0:	4619      	mov	r1, r3
 80018d2:	4806      	ldr	r0, [pc, #24]	; (80018ec <HAL_I2C_MspInit+0xb4>)
 80018d4:	f003 f8ac 	bl	8004a30 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80018d8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80018dc:	f7ff ff54 	bl	8001788 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80018e0:	bf00      	nop
 80018e2:	3758      	adds	r7, #88	; 0x58
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40005800 	.word	0x40005800
 80018ec:	48000400 	.word	0x48000400

080018f0 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80018f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001900:	f023 0218 	bic.w	r2, r3, #24
 8001904:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	4313      	orrs	r3, r2
 800190c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr

0800191a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800191e:	f001 fb35 	bl	8002f8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001922:	f000 f80b 	bl	800193c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_LoRaWAN_Init();
 8001926:	f008 fc75 	bl	800a214 <MX_LoRaWAN_Init>
  MX_I2C2_Init();
 800192a:	f7ff ff45 	bl	80017b8 <MX_I2C2_Init>
    /* USER CODE END WHILE */
//    MX_LoRaWAN_Process();

    /* USER CODE BEGIN 3 */

	  Sensor_Data();
 800192e:	f7ff fa9d 	bl	8000e6c <Sensor_Data>

	  HAL_Delay(2000);
 8001932:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001936:	f000 fb52 	bl	8001fde <HAL_Delay>
	  Sensor_Data();
 800193a:	e7f8      	b.n	800192e <main+0x14>

0800193c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b09a      	sub	sp, #104	; 0x68
 8001940:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001942:	f107 0320 	add.w	r3, r7, #32
 8001946:	2248      	movs	r2, #72	; 0x48
 8001948:	2100      	movs	r1, #0
 800194a:	4618      	mov	r0, r3
 800194c:	f019 f946 	bl	801abdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001950:	f107 0308 	add.w	r3, r7, #8
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]
 8001960:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001962:	f003 ffd9 	bl	8005918 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001966:	2000      	movs	r0, #0
 8001968:	f7ff ffc2 	bl	80018f0 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800196c:	4b1f      	ldr	r3, [pc, #124]	; (80019ec <SystemClock_Config+0xb0>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001974:	4a1d      	ldr	r2, [pc, #116]	; (80019ec <SystemClock_Config+0xb0>)
 8001976:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800197a:	6013      	str	r3, [r2, #0]
 800197c:	4b1b      	ldr	r3, [pc, #108]	; (80019ec <SystemClock_Config+0xb0>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001988:	2324      	movs	r3, #36	; 0x24
 800198a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800198c:	2381      	movs	r3, #129	; 0x81
 800198e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001990:	2301      	movs	r3, #1
 8001992:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001994:	2300      	movs	r3, #0
 8001996:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001998:	23b0      	movs	r3, #176	; 0xb0
 800199a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800199c:	2300      	movs	r3, #0
 800199e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019a0:	f107 0320 	add.w	r3, r7, #32
 80019a4:	4618      	mov	r0, r3
 80019a6:	f004 fa61 	bl	8005e6c <HAL_RCC_OscConfig>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80019b0:	f000 f81e 	bl	80019f0 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80019b4:	234f      	movs	r3, #79	; 0x4f
 80019b6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80019b8:	2300      	movs	r3, #0
 80019ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019bc:	2300      	movs	r3, #0
 80019be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019c0:	2300      	movs	r3, #0
 80019c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019c4:	2300      	movs	r3, #0
 80019c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80019c8:	2300      	movs	r3, #0
 80019ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019cc:	f107 0308 	add.w	r3, r7, #8
 80019d0:	2102      	movs	r1, #2
 80019d2:	4618      	mov	r0, r3
 80019d4:	f004 fde4 	bl	80065a0 <HAL_RCC_ClockConfig>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80019de:	f000 f807 	bl	80019f0 <Error_Handler>
  }
}
 80019e2:	bf00      	nop
 80019e4:	3768      	adds	r7, #104	; 0x68
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	58000400 	.word	0x58000400

080019f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f4:	b672      	cpsid	i
}
 80019f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019f8:	e7fe      	b.n	80019f8 <Error_Handler+0x8>

080019fa <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80019fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a12:	bf00      	nop
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr

08001a1a <LL_APB1_GRP1_EnableClock>:
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	b085      	sub	sp, #20
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001a22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a26:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001a32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a36:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
}
 8001a40:	bf00      	nop
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr
	...

08001a4c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08c      	sub	sp, #48	; 0x30
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001a52:	1d3b      	adds	r3, r7, #4
 8001a54:	222c      	movs	r2, #44	; 0x2c
 8001a56:	2100      	movs	r1, #0
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f019 f8bf 	bl	801abdc <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a5e:	4b22      	ldr	r3, [pc, #136]	; (8001ae8 <MX_RTC_Init+0x9c>)
 8001a60:	4a22      	ldr	r2, [pc, #136]	; (8001aec <MX_RTC_Init+0xa0>)
 8001a62:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001a64:	4b20      	ldr	r3, [pc, #128]	; (8001ae8 <MX_RTC_Init+0x9c>)
 8001a66:	221f      	movs	r2, #31
 8001a68:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001a6a:	4b1f      	ldr	r3, [pc, #124]	; (8001ae8 <MX_RTC_Init+0x9c>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001a70:	4b1d      	ldr	r3, [pc, #116]	; (8001ae8 <MX_RTC_Init+0x9c>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001a76:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <MX_RTC_Init+0x9c>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a7c:	4b1a      	ldr	r3, [pc, #104]	; (8001ae8 <MX_RTC_Init+0x9c>)
 8001a7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a82:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001a84:	4b18      	ldr	r3, [pc, #96]	; (8001ae8 <MX_RTC_Init+0x9c>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001a8a:	4b17      	ldr	r3, [pc, #92]	; (8001ae8 <MX_RTC_Init+0x9c>)
 8001a8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a90:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a92:	4815      	ldr	r0, [pc, #84]	; (8001ae8 <MX_RTC_Init+0x9c>)
 8001a94:	f005 fa44 	bl	8006f20 <HAL_RTC_Init>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001a9e:	f7ff ffa7 	bl	80019f0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001aa2:	4811      	ldr	r0, [pc, #68]	; (8001ae8 <MX_RTC_Init+0x9c>)
 8001aa4:	f005 fd32 	bl	800750c <HAL_RTCEx_SetSSRU_IT>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001aae:	f7ff ff9f 	bl	80019f0 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001abe:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001ac2:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001ac4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	2200      	movs	r2, #0
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4805      	ldr	r0, [pc, #20]	; (8001ae8 <MX_RTC_Init+0x9c>)
 8001ad2:	f005 fa9f 	bl	8007014 <HAL_RTC_SetAlarm_IT>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001adc:	f7ff ff88 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001ae0:	bf00      	nop
 8001ae2:	3730      	adds	r7, #48	; 0x30
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20001654 	.word	0x20001654
 8001aec:	40002800 	.word	0x40002800

08001af0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b090      	sub	sp, #64	; 0x40
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001af8:	f107 0308 	add.w	r3, r7, #8
 8001afc:	2238      	movs	r2, #56	; 0x38
 8001afe:	2100      	movs	r1, #0
 8001b00:	4618      	mov	r0, r3
 8001b02:	f019 f86b 	bl	801abdc <memset>
  if(rtcHandle->Instance==RTC)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a16      	ldr	r2, [pc, #88]	; (8001b64 <HAL_RTC_MspInit+0x74>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d125      	bne.n	8001b5c <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001b10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b14:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001b16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b1a:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b1c:	f107 0308 	add.w	r3, r7, #8
 8001b20:	4618      	mov	r0, r3
 8001b22:	f005 f8e3 	bl	8006cec <HAL_RCCEx_PeriphCLKConfig>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001b2c:	f7ff ff60 	bl	80019f0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001b30:	f7ff ff63 	bl	80019fa <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001b34:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001b38:	f7ff ff6f 	bl	8001a1a <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2100      	movs	r1, #0
 8001b40:	2002      	movs	r0, #2
 8001b42:	f002 fb28 	bl	8004196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001b46:	2002      	movs	r0, #2
 8001b48:	f002 fb3f 	bl	80041ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	2100      	movs	r1, #0
 8001b50:	202a      	movs	r0, #42	; 0x2a
 8001b52:	f002 fb20 	bl	8004196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001b56:	202a      	movs	r0, #42	; 0x2a
 8001b58:	f002 fb37 	bl	80041ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001b5c:	bf00      	nop
 8001b5e:	3740      	adds	r7, #64	; 0x40
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40002800 	.word	0x40002800

08001b68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bc80      	pop	{r7}
 8001b72:	4770      	bx	lr

08001b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b78:	e7fe      	b.n	8001b78 <NMI_Handler+0x4>

08001b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7e:	e7fe      	b.n	8001b7e <HardFault_Handler+0x4>

08001b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b84:	e7fe      	b.n	8001b84 <MemManage_Handler+0x4>

08001b86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b8a:	e7fe      	b.n	8001b8a <BusFault_Handler+0x4>

08001b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b90:	e7fe      	b.n	8001b90 <UsageFault_Handler+0x4>

08001b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b92:	b480      	push	{r7}
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr

08001b9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bc80      	pop	{r7}
 8001ba8:	4770      	bx	lr

08001baa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001baa:	b480      	push	{r7}
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr

08001bb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bc80      	pop	{r7}
 8001bc0:	4770      	bx	lr
	...

08001bc4 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001bc8:	4802      	ldr	r0, [pc, #8]	; (8001bd4 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001bca:	f005 fcdb 	bl	8007584 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20001654 	.word	0x20001654

08001bd8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001bdc:	4802      	ldr	r0, [pc, #8]	; (8001be8 <DMA1_Channel1_IRQHandler+0x10>)
 8001bde:	f002 fd8b 	bl	80046f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20001698 	.word	0x20001698

08001bec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001bf0:	4802      	ldr	r0, [pc, #8]	; (8001bfc <USART1_IRQHandler+0x10>)
 8001bf2:	f006 fb27 	bl	8008244 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	200016f8 	.word	0x200016f8

08001c00 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 8001c04:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c08:	f003 f970 	bl	8004eec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001c14:	4802      	ldr	r0, [pc, #8]	; (8001c20 <RTC_Alarm_IRQHandler+0x10>)
 8001c16:	f005 fb65 	bl	80072e4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20001654 	.word	0x20001654

08001c24 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001c28:	4802      	ldr	r0, [pc, #8]	; (8001c34 <SUBGHZ_Radio_IRQHandler+0x10>)
 8001c2a:	f006 f813 	bl	8007c54 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	2000168c 	.word	0x2000168c

08001c38 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001c40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c44:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001c46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001c50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c54:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
}
 8001c5e:	bf00      	nop
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bc80      	pop	{r7}
 8001c66:	4770      	bx	lr

08001c68 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <MX_SUBGHZ_Init+0x20>)
 8001c6e:	2208      	movs	r2, #8
 8001c70:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001c72:	4805      	ldr	r0, [pc, #20]	; (8001c88 <MX_SUBGHZ_Init+0x20>)
 8001c74:	f005 fd72 	bl	800775c <HAL_SUBGHZ_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001c7e:	f7ff feb7 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	2000168c 	.word	0x2000168c

08001c8c <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001c94:	2001      	movs	r0, #1
 8001c96:	f7ff ffcf 	bl	8001c38 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	2032      	movs	r0, #50	; 0x32
 8001ca0:	f002 fa79 	bl	8004196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001ca4:	2032      	movs	r0, #50	; 0x32
 8001ca6:	f002 fa90 	bl	80041ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001caa:	bf00      	nop
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001cba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001cc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	608b      	str	r3, [r1, #8]
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001cdc:	4b02      	ldr	r3, [pc, #8]	; (8001ce8 <LL_FLASH_GetUDN+0x10>)
 8001cde:	681b      	ldr	r3, [r3, #0]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr
 8001ce8:	1fff7580 	.word	0x1fff7580

08001cec <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001cf0:	4b03      	ldr	r3, [pc, #12]	; (8001d00 <LL_FLASH_GetDeviceID+0x14>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	b2db      	uxtb	r3, r3
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	1fff7584 	.word	0x1fff7584

08001d04 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001d08:	4b03      	ldr	r3, [pc, #12]	; (8001d18 <LL_FLASH_GetSTCompanyID+0x14>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	0a1b      	lsrs	r3, r3, #8
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	1fff7584 	.word	0x1fff7584

08001d1c <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001d20:	2000      	movs	r0, #0
 8001d22:	f7ff ffc6 	bl	8001cb2 <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8001d26:	f018 f9fd 	bl	801a124 <UTIL_TIMER_Init>

  /* Debug config : disable serial wires and DbgMcu pins settings */
  DBG_Disable();
 8001d2a:	f000 f991 	bl	8002050 <DBG_Disable>

  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_ProbesInit();
 8001d2e:	f000 f9b1 	bl	8002094 <DBG_ProbesInit>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001d32:	f018 fc87 	bl	801a644 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001d36:	480b      	ldr	r0, [pc, #44]	; (8001d64 <SystemApp_Init+0x48>)
 8001d38:	f018 fd34 	bl	801a7a4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001d3c:	2002      	movs	r0, #2
 8001d3e:	f018 fd3f 	bl	801a7c0 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001d42:	f7ff fbdd 	bl	8001500 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8001d46:	f000 fa6f 	bl	8002228 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001d4a:	f017 fcf1 	bl	8019730 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001d4e:	2101      	movs	r1, #1
 8001d50:	2001      	movs	r0, #1
 8001d52:	f017 fd2d 	bl	80197b0 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001d56:	2101      	movs	r1, #1
 8001d58:	2001      	movs	r0, #1
 8001d5a:	f017 fcf9 	bl	8019750 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	08001f31 	.word	0x08001f31

08001d68 <GetBatteryLevel>:

  /* USER CODE END UTIL_SEQ_Idle_2 */
}

uint8_t GetBatteryLevel(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001d72:	f7ff fc4d 	bl	8001610 <SYS_GetBatteryLevel>
 8001d76:	4603      	mov	r3, r0
 8001d78:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001d7a:	88bb      	ldrh	r3, [r7, #4]
 8001d7c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d902      	bls.n	8001d8a <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8001d84:	23fe      	movs	r3, #254	; 0xfe
 8001d86:	71fb      	strb	r3, [r7, #7]
 8001d88:	e014      	b.n	8001db4 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001d8a:	88bb      	ldrh	r3, [r7, #4]
 8001d8c:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001d90:	d202      	bcs.n	8001d98 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8001d92:	2300      	movs	r3, #0
 8001d94:	71fb      	strb	r3, [r7, #7]
 8001d96:	e00d      	b.n	8001db4 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001d98:	88bb      	ldrh	r3, [r7, #4]
 8001d9a:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8001d9e:	461a      	mov	r2, r3
 8001da0:	4613      	mov	r3, r2
 8001da2:	01db      	lsls	r3, r3, #7
 8001da4:	1a9b      	subs	r3, r3, r2
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b09      	ldr	r3, [pc, #36]	; (8001dd0 <GetBatteryLevel+0x68>)
 8001dac:	fba3 2302 	umull	r2, r3, r3, r2
 8001db0:	09db      	lsrs	r3, r3, #7
 8001db2:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <GetBatteryLevel+0x6c>)
 8001dba:	2201      	movs	r2, #1
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	2002      	movs	r0, #2
 8001dc0:	f018 fc6e 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	1b4e81b5 	.word	0x1b4e81b5
 8001dd4:	0801ae24 	.word	0x0801ae24

08001dd8 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 8001dde:	2300      	movs	r3, #0
 8001de0:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 8001de2:	f7ff fb9b 	bl	800151c <SYS_GetTemperatureLevel>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	da00      	bge.n	8001dee <GetTemperatureLevel+0x16>
 8001dec:	33ff      	adds	r3, #255	; 0xff
 8001dee:	121b      	asrs	r3, r3, #8
 8001df0:	b21b      	sxth	r3, r3
 8001df2:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001df4:	88fb      	ldrh	r3, [r7, #6]
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8001dfe:	b590      	push	{r4, r7, lr}
 8001e00:	b087      	sub	sp, #28
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001e0a:	f7ff ff65 	bl	8001cd8 <LL_FLASH_GetUDN>
 8001e0e:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e16:	d138      	bne.n	8001e8a <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001e18:	f001 f8d8 	bl	8002fcc <HAL_GetUIDw0>
 8001e1c:	4604      	mov	r4, r0
 8001e1e:	f001 f8e9 	bl	8002ff4 <HAL_GetUIDw2>
 8001e22:	4603      	mov	r3, r0
 8001e24:	4423      	add	r3, r4
 8001e26:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001e28:	f001 f8da 	bl	8002fe0 <HAL_GetUIDw1>
 8001e2c:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	0e1a      	lsrs	r2, r3, #24
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3307      	adds	r3, #7
 8001e36:	b2d2      	uxtb	r2, r2
 8001e38:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	0c1a      	lsrs	r2, r3, #16
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	3306      	adds	r3, #6
 8001e42:	b2d2      	uxtb	r2, r2
 8001e44:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	0a1a      	lsrs	r2, r3, #8
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	3305      	adds	r3, #5
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	3304      	adds	r3, #4
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	b2d2      	uxtb	r2, r2
 8001e5a:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	0e1a      	lsrs	r2, r3, #24
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3303      	adds	r3, #3
 8001e64:	b2d2      	uxtb	r2, r2
 8001e66:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	0c1a      	lsrs	r2, r3, #16
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3302      	adds	r3, #2
 8001e70:	b2d2      	uxtb	r2, r2
 8001e72:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	0a1a      	lsrs	r2, r3, #8
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	b2d2      	uxtb	r2, r2
 8001e7e:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	b2da      	uxtb	r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8001e88:	e031      	b.n	8001eee <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	3307      	adds	r3, #7
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	0a1a      	lsrs	r2, r3, #8
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	3306      	adds	r3, #6
 8001e9c:	b2d2      	uxtb	r2, r2
 8001e9e:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	0c1a      	lsrs	r2, r3, #16
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	3305      	adds	r3, #5
 8001ea8:	b2d2      	uxtb	r2, r2
 8001eaa:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	0e1a      	lsrs	r2, r3, #24
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3304      	adds	r3, #4
 8001eb4:	b2d2      	uxtb	r2, r2
 8001eb6:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8001eb8:	f7ff ff18 	bl	8001cec <LL_FLASH_GetDeviceID>
 8001ebc:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	3303      	adds	r3, #3
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	b2d2      	uxtb	r2, r2
 8001ec6:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8001ec8:	f7ff ff1c 	bl	8001d04 <LL_FLASH_GetSTCompanyID>
 8001ecc:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	3302      	adds	r3, #2
 8001ed2:	697a      	ldr	r2, [r7, #20]
 8001ed4:	b2d2      	uxtb	r2, r2
 8001ed6:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	0a1a      	lsrs	r2, r3, #8
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	b2d2      	uxtb	r2, r2
 8001ee2:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	0c1b      	lsrs	r3, r3, #16
 8001ee8:	b2da      	uxtb	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	701a      	strb	r2, [r3, #0]
}
 8001eee:	bf00      	nop
 8001ef0:	371c      	adds	r7, #28
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd90      	pop	{r4, r7, pc}

08001ef6 <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8001ef6:	b590      	push	{r4, r7, lr}
 8001ef8:	b083      	sub	sp, #12
 8001efa:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8001efc:	2300      	movs	r3, #0
 8001efe:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8001f00:	f7ff feea 	bl	8001cd8 <LL_FLASH_GetUDN>
 8001f04:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f0c:	d10b      	bne.n	8001f26 <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8001f0e:	f001 f85d 	bl	8002fcc <HAL_GetUIDw0>
 8001f12:	4604      	mov	r4, r0
 8001f14:	f001 f864 	bl	8002fe0 <HAL_GetUIDw1>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	405c      	eors	r4, r3
 8001f1c:	f001 f86a 	bl	8002ff4 <HAL_GetUIDw2>
 8001f20:	4603      	mov	r3, r0
 8001f22:	4063      	eors	r3, r4
 8001f24:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8001f26:	687b      	ldr	r3, [r7, #4]

}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd90      	pop	{r4, r7, pc}

08001f30 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af02      	add	r7, sp, #8
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8001f3a:	f107 0308 	add.w	r3, r7, #8
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f017 fd40 	bl	80199c4 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001f4a:	9200      	str	r2, [sp, #0]
 8001f4c:	4a07      	ldr	r2, [pc, #28]	; (8001f6c <TimestampNow+0x3c>)
 8001f4e:	2110      	movs	r1, #16
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f000 f81d 	bl	8001f90 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7fe f90e 	bl	8000178 <strlen>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8001f64:	bf00      	nop
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	0801ae30 	.word	0x0801ae30

08001f70 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001f74:	2101      	movs	r1, #1
 8001f76:	2002      	movs	r0, #2
 8001f78:	f017 fbea 	bl	8019750 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8001f7c:	bf00      	nop
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8001f84:	2100      	movs	r1, #0
 8001f86:	2002      	movs	r0, #2
 8001f88:	f017 fbe2 	bl	8019750 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8001f8c:	bf00      	nop
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8001f90:	b40c      	push	{r2, r3}
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b084      	sub	sp, #16
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
 8001f9a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8001f9c:	f107 031c 	add.w	r3, r7, #28
 8001fa0:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001fa2:	6839      	ldr	r1, [r7, #0]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f017 fedf 	bl	8019d6c <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8001fae:	bf00      	nop
 8001fb0:	3710      	adds	r7, #16
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001fb8:	b002      	add	sp, #8
 8001fba:	4770      	bx	lr

08001fbc <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr

08001fd0 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8001fd4:	f000 f9f0 	bl	80023b8 <TIMER_IF_GetTimerValue>
 8001fd8:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b082      	sub	sp, #8
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f000 fa65 	bl	80024b8 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <LL_AHB2_GRP1_EnableClock>:
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	b085      	sub	sp, #20
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ffe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002002:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002004:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4313      	orrs	r3, r2
 800200c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800200e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002012:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4013      	ands	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800201a:	68fb      	ldr	r3, [r7, #12]
}
 800201c:	bf00      	nop
 800201e:	3714      	adds	r7, #20
 8002020:	46bd      	mov	sp, r7
 8002022:	bc80      	pop	{r7}
 8002024:	4770      	bx	lr
	...

08002028 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002030:	4b06      	ldr	r3, [pc, #24]	; (800204c <LL_EXTI_EnableIT_32_63+0x24>)
 8002032:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002036:	4905      	ldr	r1, [pc, #20]	; (800204c <LL_EXTI_EnableIT_32_63+0x24>)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4313      	orrs	r3, r2
 800203c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	bc80      	pop	{r7}
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	58000800 	.word	0x58000800

08002050 <DBG_Disable>:

/**
  * @brief Disable debugger (serial wires pins)
  */
void DBG_Disable(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  /* Disabled HAL_DBGMCU_  */
  DBG_ConfigForLpm(0);
 8002054:	2000      	movs	r0, #0
 8002056:	f000 f802 	bl	800205e <DBG_ConfigForLpm>

  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}

0800205e <DBG_ConfigForLpm>:
/**
  * @brief Config debugger when working in Low Power Mode
  * @note  When in Dual Core DbgMcu pins should be better disable only after Cm0 is started
  */
void DBG_ConfigForLpm(uint8_t enableDbg)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b084      	sub	sp, #16
 8002062:	af00      	add	r7, sp, #0
 8002064:	4603      	mov	r3, r0
 8002066:	71fb      	strb	r3, [r7, #7]
  uint8_t enable_dbg = enableDbg;
 8002068:	79fb      	ldrb	r3, [r7, #7]
 800206a:	73fb      	strb	r3, [r7, #15]
  enable_dbg = 0;
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  if (enable_dbg == 1)
 800206c:	7bfb      	ldrb	r3, [r7, #15]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d106      	bne.n	8002080 <DBG_ConfigForLpm+0x22>
  {
    HAL_DBGMCU_EnableDBGSleepMode();
 8002072:	f000 ffc9 	bl	8003008 <HAL_DBGMCU_EnableDBGSleepMode>
    HAL_DBGMCU_EnableDBGStopMode();
 8002076:	f000 ffd3 	bl	8003020 <HAL_DBGMCU_EnableDBGStopMode>
    HAL_DBGMCU_EnableDBGStandbyMode();
 800207a:	f000 ffdd 	bl	8003038 <HAL_DBGMCU_EnableDBGStandbyMode>
  }

  /* USER CODE BEGIN DBG_ConfigForLpm_Last */

  /* USER CODE END DBG_ConfigForLpm_Last */
}
 800207e:	e005      	b.n	800208c <DBG_ConfigForLpm+0x2e>
    HAL_DBGMCU_DisableDBGSleepMode();
 8002080:	f000 ffc8 	bl	8003014 <HAL_DBGMCU_DisableDBGSleepMode>
    HAL_DBGMCU_DisableDBGStopMode();
 8002084:	f000 ffd2 	bl	800302c <HAL_DBGMCU_DisableDBGStopMode>
    HAL_DBGMCU_DisableDBGStandbyMode();
 8002088:	f000 ffdc 	bl	8003044 <HAL_DBGMCU_DisableDBGStandbyMode>
}
 800208c:	bf00      	nop
 800208e:	3710      	adds	r7, #16
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <DBG_ProbesInit>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
void DBG_ProbesInit(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
  /* USER CODE END DBG_ProbesInit_1 */

  /* SW probes */

#if defined (PROBE_PINS_ENABLED) && ( PROBE_PINS_ENABLED == 1 )
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 800209a:	1d3b      	adds	r3, r7, #4
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	611a      	str	r2, [r3, #16]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 80020a8:	2301      	movs	r3, #1
 80020aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_PULLUP;
 80020ac:	2301      	movs	r3, #1
 80020ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b0:	2303      	movs	r3, #3
 80020b2:	613b      	str	r3, [r7, #16]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
 80020b4:	2001      	movs	r0, #1
 80020b6:	f7ff ff9e 	bl	8001ff6 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE2_CLK_ENABLE();
 80020ba:	2002      	movs	r0, #2
 80020bc:	f7ff ff9b 	bl	8001ff6 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE3_CLK_ENABLE();
 80020c0:	2002      	movs	r0, #2
 80020c2:	f7ff ff98 	bl	8001ff6 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE4_CLK_ENABLE();
 80020c6:	2002      	movs	r0, #2
 80020c8:	f7ff ff95 	bl	8001ff6 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 80020cc:	2301      	movs	r3, #1
 80020ce:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 80020d0:	1d3b      	adds	r3, r7, #4
 80020d2:	4619      	mov	r1, r3
 80020d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d8:	f002 fcaa 	bl	8004a30 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 80020dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020e0:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 80020e2:	1d3b      	adds	r3, r7, #4
 80020e4:	4619      	mov	r1, r3
 80020e6:	483a      	ldr	r0, [pc, #232]	; (80021d0 <DBG_ProbesInit+0x13c>)
 80020e8:	f002 fca2 	bl	8004a30 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE3_PIN;
 80020ec:	2308      	movs	r3, #8
 80020ee:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE3_PORT, &GPIO_InitStruct);
 80020f0:	1d3b      	adds	r3, r7, #4
 80020f2:	4619      	mov	r1, r3
 80020f4:	4836      	ldr	r0, [pc, #216]	; (80021d0 <DBG_ProbesInit+0x13c>)
 80020f6:	f002 fc9b 	bl	8004a30 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE4_PIN;
 80020fa:	2310      	movs	r3, #16
 80020fc:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE4_PORT, &GPIO_InitStruct);
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	4619      	mov	r1, r3
 8002102:	4833      	ldr	r0, [pc, #204]	; (80021d0 <DBG_ProbesInit+0x13c>)
 8002104:	f002 fc94 	bl	8004a30 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8002108:	2200      	movs	r2, #0
 800210a:	2101      	movs	r1, #1
 800210c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002110:	f002 febc 	bl	8004e8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8002114:	2200      	movs	r2, #0
 8002116:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800211a:	482d      	ldr	r0, [pc, #180]	; (80021d0 <DBG_ProbesInit+0x13c>)
 800211c:	f002 feb6 	bl	8004e8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE3_PORT, PROBE_LINE3_PIN, GPIO_PIN_RESET);
 8002120:	2200      	movs	r2, #0
 8002122:	2108      	movs	r1, #8
 8002124:	482a      	ldr	r0, [pc, #168]	; (80021d0 <DBG_ProbesInit+0x13c>)
 8002126:	f002 feb1 	bl	8004e8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE4_PORT, PROBE_LINE4_PIN, GPIO_PIN_RESET);
 800212a:	2200      	movs	r2, #0
 800212c:	2110      	movs	r1, #16
 800212e:	4828      	ldr	r0, [pc, #160]	; (80021d0 <DBG_ProbesInit+0x13c>)
 8002130:	f002 feac 	bl	8004e8c <HAL_GPIO_WritePin>

  /* USER CODE END DBG_ProbesInit_2 */
  /* HW alternate functions for monitoring RF */

  /* Configure the GPIO pin */
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8002134:	2303      	movs	r3, #3
 8002136:	613b      	str	r3, [r7, #16]

  /*spi dbg*/
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 8002138:	2302      	movs	r3, #2
 800213a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7);
 8002140:	23f0      	movs	r3, #240	; 0xf0
 8002142:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF13_DEBUG_SUBGHZSPI;
 8002144:	230d      	movs	r3, #13
 8002146:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002148:	2001      	movs	r0, #1
 800214a:	f7ff ff54 	bl	8001ff6 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214e:	1d3b      	adds	r3, r7, #4
 8002150:	4619      	mov	r1, r3
 8002152:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002156:	f002 fc6b 	bl	8004a30 <HAL_GPIO_Init>

  /* Busy */
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 800215a:	2302      	movs	r3, #2
 800215c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 800215e:	2300      	movs	r3, #0
 8002160:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_12);
 8002162:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002166:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF6_RF_BUSY;
 8002168:	2306      	movs	r3, #6
 800216a:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 800216c:	2001      	movs	r0, #1
 800216e:	f7ff ff42 	bl	8001ff6 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002172:	1d3b      	adds	r3, r7, #4
 8002174:	4619      	mov	r1, r3
 8002176:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800217a:	f002 fc59 	bl	8004a30 <HAL_GPIO_Init>

  /* LDO_rdy & BUCK_rdy (SMPS) */
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 800217e:	2302      	movs	r3, #2
 8002180:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8002182:	2300      	movs	r3, #0
 8002184:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_2);
 8002186:	2304      	movs	r3, #4
 8002188:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF13_DEBUG_RF;
 800218a:	230d      	movs	r3, #13
 800218c:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800218e:	2002      	movs	r0, #2
 8002190:	f7ff ff31 	bl	8001ff6 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002194:	1d3b      	adds	r3, r7, #4
 8002196:	4619      	mov	r1, r3
 8002198:	480d      	ldr	r0, [pc, #52]	; (80021d0 <DBG_ProbesInit+0x13c>)
 800219a:	f002 fc49 	bl	8004a30 <HAL_GPIO_Init>

  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 800219e:	2302      	movs	r3, #2
 80021a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_4);
 80021a6:	2310      	movs	r3, #16
 80021a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF13_DEBUG_RF;
 80021aa:	230d      	movs	r3, #13
 80021ac:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ae:	2002      	movs	r0, #2
 80021b0:	f7ff ff21 	bl	8001ff6 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b4:	1d3b      	adds	r3, r7, #4
 80021b6:	4619      	mov	r1, r3
 80021b8:	4805      	ldr	r0, [pc, #20]	; (80021d0 <DBG_ProbesInit+0x13c>)
 80021ba:	f002 fc39 	bl	8004a30 <HAL_GPIO_Init>
  /* USER CODE END DBG_ProbesInit_3 */

#if defined(CORE_CM4)
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 80021be:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80021c2:	f7ff ff31 	bl	8002028 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM4 */

  /* USER CODE BEGIN DBG_ProbesInit_Last */

  /* USER CODE END DBG_ProbesInit_Last */
}
 80021c6:	bf00      	nop
 80021c8:	3718      	adds	r7, #24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	48000400 	.word	0x48000400

080021d4 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t  EnvSensors_Read(sensor_t *sensor_data)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 80021dc:	4b0d      	ldr	r3, [pc, #52]	; (8002214 <EnvSensors_Read+0x40>)
 80021de:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 80021e0:	4b0d      	ldr	r3, [pc, #52]	; (8002218 <EnvSensors_Read+0x44>)
 80021e2:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 80021e4:	4b0d      	ldr	r3, [pc, #52]	; (800221c <EnvSensors_Read+0x48>)
 80021e6:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	697a      	ldr	r2, [r7, #20]
 80021ec:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a08      	ldr	r2, [pc, #32]	; (8002220 <EnvSensors_Read+0x4c>)
 80021fe:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a08      	ldr	r2, [pc, #32]	; (8002224 <EnvSensors_Read+0x50>)
 8002204:	611a      	str	r2, [r3, #16]

  return 0;
 8002206:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 8002208:	4618      	mov	r0, r3
 800220a:	371c      	adds	r7, #28
 800220c:	46bd      	mov	sp, r7
 800220e:	bc80      	pop	{r7}
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	42480000 	.word	0x42480000
 8002218:	41900000 	.word	0x41900000
 800221c:	447a0000 	.word	0x447a0000
 8002220:	003e090d 	.word	0x003e090d
 8002224:	000503ab 	.word	0x000503ab

08002228 <EnvSensors_Init>:

int32_t  EnvSensors_Init(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 800222c:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
}
 800222e:	4618      	mov	r0, r3
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr

08002236 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002236:	b480      	push	{r7}
 8002238:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 800223a:	bf00      	nop
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr

08002242 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8002242:	b480      	push	{r7}
 8002244:	b083      	sub	sp, #12
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	689b      	ldr	r3, [r3, #8]
}
 800224e:	4618      	mov	r0, r3
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr

08002258 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800225e:	2300      	movs	r3, #0
 8002260:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8002262:	4b14      	ldr	r3, [pc, #80]	; (80022b4 <TIMER_IF_Init+0x5c>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	f083 0301 	eor.w	r3, r3, #1
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b00      	cmp	r3, #0
 800226e:	d01b      	beq.n	80022a8 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002270:	4b11      	ldr	r3, [pc, #68]	; (80022b8 <TIMER_IF_Init+0x60>)
 8002272:	f04f 32ff 	mov.w	r2, #4294967295
 8002276:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002278:	f7ff fbe8 	bl	8001a4c <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 800227c:	f000 f856 	bl	800232c <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002280:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002284:	480c      	ldr	r0, [pc, #48]	; (80022b8 <TIMER_IF_Init+0x60>)
 8002286:	f004 ffd1 	bl	800722c <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800228a:	4b0b      	ldr	r3, [pc, #44]	; (80022b8 <TIMER_IF_Init+0x60>)
 800228c:	f04f 32ff 	mov.w	r2, #4294967295
 8002290:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002292:	4809      	ldr	r0, [pc, #36]	; (80022b8 <TIMER_IF_Init+0x60>)
 8002294:	f005 f908 	bl	80074a8 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002298:	2000      	movs	r0, #0
 800229a:	f000 f9cf 	bl	800263c <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800229e:	f000 f85f 	bl	8002360 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 80022a2:	4b04      	ldr	r3, [pc, #16]	; (80022b4 <TIMER_IF_Init+0x5c>)
 80022a4:	2201      	movs	r2, #1
 80022a6:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 80022a8:	79fb      	ldrb	r3, [r7, #7]
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	20000152 	.word	0x20000152
 80022b8:	20001654 	.word	0x20001654

080022bc <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b08e      	sub	sp, #56	; 0x38
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80022c4:	2300      	movs	r3, #0
 80022c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80022ca:	f107 0308 	add.w	r3, r7, #8
 80022ce:	222c      	movs	r2, #44	; 0x2c
 80022d0:	2100      	movs	r1, #0
 80022d2:	4618      	mov	r0, r3
 80022d4:	f018 fc82 	bl	801abdc <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80022d8:	f000 f828 	bl	800232c <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80022dc:	4b11      	ldr	r3, [pc, #68]	; (8002324 <TIMER_IF_StartTimer+0x68>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	4413      	add	r3, r2
 80022e4:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80022e6:	2300      	movs	r3, #0
 80022e8:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	43db      	mvns	r3, r3
 80022ee:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80022f0:	2300      	movs	r3, #0
 80022f2:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80022f4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80022f8:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80022fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022fe:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002300:	f107 0308 	add.w	r3, r7, #8
 8002304:	2201      	movs	r2, #1
 8002306:	4619      	mov	r1, r3
 8002308:	4807      	ldr	r0, [pc, #28]	; (8002328 <TIMER_IF_StartTimer+0x6c>)
 800230a:	f004 fe83 	bl	8007014 <HAL_RTC_SetAlarm_IT>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8002314:	f7ff fb6c 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8002318:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800231c:	4618      	mov	r0, r3
 800231e:	3738      	adds	r7, #56	; 0x38
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	20000154 	.word	0x20000154
 8002328:	20001654 	.word	0x20001654

0800232c <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002332:	2300      	movs	r3, #0
 8002334:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002336:	4b08      	ldr	r3, [pc, #32]	; (8002358 <TIMER_IF_StopTimer+0x2c>)
 8002338:	2201      	movs	r2, #1
 800233a:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800233c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002340:	4806      	ldr	r0, [pc, #24]	; (800235c <TIMER_IF_StopTimer+0x30>)
 8002342:	f004 ff73 	bl	800722c <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002346:	4b05      	ldr	r3, [pc, #20]	; (800235c <TIMER_IF_StopTimer+0x30>)
 8002348:	f04f 32ff 	mov.w	r2, #4294967295
 800234c:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 800234e:	79fb      	ldrb	r3, [r7, #7]
}
 8002350:	4618      	mov	r0, r3
 8002352:	3708      	adds	r7, #8
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40002800 	.word	0x40002800
 800235c:	20001654 	.word	0x20001654

08002360 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002364:	f000 f98a 	bl	800267c <GetTimerTicks>
 8002368:	4603      	mov	r3, r0
 800236a:	4a03      	ldr	r2, [pc, #12]	; (8002378 <TIMER_IF_SetTimerContext+0x18>)
 800236c:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800236e:	4b02      	ldr	r3, [pc, #8]	; (8002378 <TIMER_IF_SetTimerContext+0x18>)
 8002370:	681b      	ldr	r3, [r3, #0]
}
 8002372:	4618      	mov	r0, r3
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000154 	.word	0x20000154

0800237c <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002380:	4b02      	ldr	r3, [pc, #8]	; (800238c <TIMER_IF_GetTimerContext+0x10>)
 8002382:	681b      	ldr	r3, [r3, #0]
}
 8002384:	4618      	mov	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr
 800238c:	20000154 	.word	0x20000154

08002390 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002396:	2300      	movs	r3, #0
 8002398:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 800239a:	f000 f96f 	bl	800267c <GetTimerTicks>
 800239e:	4602      	mov	r2, r0
 80023a0:	4b04      	ldr	r3, [pc, #16]	; (80023b4 <TIMER_IF_GetTimerElapsedTime+0x24>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 80023a8:	687b      	ldr	r3, [r7, #4]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	20000154 	.word	0x20000154

080023b8 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80023be:	2300      	movs	r3, #0
 80023c0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 80023c2:	4b06      	ldr	r3, [pc, #24]	; (80023dc <TIMER_IF_GetTimerValue+0x24>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d002      	beq.n	80023d0 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 80023ca:	f000 f957 	bl	800267c <GetTimerTicks>
 80023ce:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 80023d0:	687b      	ldr	r3, [r7, #4]
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	20000152 	.word	0x20000152

080023e0 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 80023ea:	2303      	movs	r3, #3
 80023ec:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 80023ee:	687b      	ldr	r3, [r7, #4]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bc80      	pop	{r7}
 80023f8:	4770      	bx	lr

080023fa <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80023fa:	b5b0      	push	{r4, r5, r7, lr}
 80023fc:	b084      	sub	sp, #16
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002402:	2300      	movs	r3, #0
 8002404:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	461a      	mov	r2, r3
 800240a:	f04f 0300 	mov.w	r3, #0
 800240e:	0d95      	lsrs	r5, r2, #22
 8002410:	0294      	lsls	r4, r2, #10
 8002412:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002416:	f04f 0300 	mov.w	r3, #0
 800241a:	4620      	mov	r0, r4
 800241c:	4629      	mov	r1, r5
 800241e:	f7fe fb9d 	bl	8000b5c <__aeabi_uldivmod>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4613      	mov	r3, r2
 8002428:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 800242a:	68fb      	ldr	r3, [r7, #12]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bdb0      	pop	{r4, r5, r7, pc}

08002434 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002434:	b4b0      	push	{r4, r5, r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4618      	mov	r0, r3
 8002444:	f04f 0100 	mov.w	r1, #0
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	f04f 0400 	mov.w	r4, #0
 8002450:	f04f 0500 	mov.w	r5, #0
 8002454:	015d      	lsls	r5, r3, #5
 8002456:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 800245a:	0154      	lsls	r4, r2, #5
 800245c:	4622      	mov	r2, r4
 800245e:	462b      	mov	r3, r5
 8002460:	1a12      	subs	r2, r2, r0
 8002462:	eb63 0301 	sbc.w	r3, r3, r1
 8002466:	f04f 0400 	mov.w	r4, #0
 800246a:	f04f 0500 	mov.w	r5, #0
 800246e:	009d      	lsls	r5, r3, #2
 8002470:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8002474:	0094      	lsls	r4, r2, #2
 8002476:	4622      	mov	r2, r4
 8002478:	462b      	mov	r3, r5
 800247a:	1812      	adds	r2, r2, r0
 800247c:	eb41 0303 	adc.w	r3, r1, r3
 8002480:	f04f 0000 	mov.w	r0, #0
 8002484:	f04f 0100 	mov.w	r1, #0
 8002488:	00d9      	lsls	r1, r3, #3
 800248a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800248e:	00d0      	lsls	r0, r2, #3
 8002490:	4602      	mov	r2, r0
 8002492:	460b      	mov	r3, r1
 8002494:	4610      	mov	r0, r2
 8002496:	4619      	mov	r1, r3
 8002498:	f04f 0200 	mov.w	r2, #0
 800249c:	f04f 0300 	mov.w	r3, #0
 80024a0:	0a82      	lsrs	r2, r0, #10
 80024a2:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80024a6:	0a8b      	lsrs	r3, r1, #10
 80024a8:	4613      	mov	r3, r2
 80024aa:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 80024ac:	68fb      	ldr	r3, [r7, #12]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3714      	adds	r7, #20
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bcb0      	pop	{r4, r5, r7}
 80024b6:	4770      	bx	lr

080024b8 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7ff ff9a 	bl	80023fa <TIMER_IF_Convert_ms2Tick>
 80024c6:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 80024c8:	f000 f8d8 	bl	800267c <GetTimerTicks>
 80024cc:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80024ce:	e000      	b.n	80024d2 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 80024d0:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80024d2:	f000 f8d3 	bl	800267c <GetTimerTicks>
 80024d6:	4602      	mov	r2, r0
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	68fa      	ldr	r2, [r7, #12]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d8f6      	bhi.n	80024d0 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 80024e2:	bf00      	nop
 80024e4:	bf00      	nop
 80024e6:	3710      	adds	r7, #16
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 80024f4:	f017 ff64 	bl	801a3c0 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 80024f8:	bf00      	nop
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002508:	f000 f8a8 	bl	800265c <TIMER_IF_BkUp_Read_MSBticks>
 800250c:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	3301      	adds	r3, #1
 8002512:	4618      	mov	r0, r3
 8002514:	f000 f892 	bl	800263c <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002518:	bf00      	nop
 800251a:	3710      	adds	r7, #16
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}

08002520 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002520:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002524:	b088      	sub	sp, #32
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]
  uint32_t seconds = 0;
 800252a:	2300      	movs	r3, #0
 800252c:	61fb      	str	r3, [r7, #28]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 800252e:	f000 f8a5 	bl	800267c <GetTimerTicks>
 8002532:	61b8      	str	r0, [r7, #24]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002534:	f000 f892 	bl	800265c <TIMER_IF_BkUp_Read_MSBticks>
 8002538:	6178      	str	r0, [r7, #20]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	4618      	mov	r0, r3
 800253e:	f04f 0100 	mov.w	r1, #0
 8002542:	f04f 0200 	mov.w	r2, #0
 8002546:	f04f 0300 	mov.w	r3, #0
 800254a:	0003      	movs	r3, r0
 800254c:	2200      	movs	r2, #0
 800254e:	69b9      	ldr	r1, [r7, #24]
 8002550:	4608      	mov	r0, r1
 8002552:	f04f 0100 	mov.w	r1, #0
 8002556:	eb12 0800 	adds.w	r8, r2, r0
 800255a:	eb43 0901 	adc.w	r9, r3, r1
 800255e:	e9c7 8902 	strd	r8, r9, [r7, #8]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002562:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002566:	f04f 0200 	mov.w	r2, #0
 800256a:	f04f 0300 	mov.w	r3, #0
 800256e:	0a82      	lsrs	r2, r0, #10
 8002570:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002574:	0a8b      	lsrs	r3, r1, #10
 8002576:	4613      	mov	r3, r2
 8002578:	61fb      	str	r3, [r7, #28]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	461a      	mov	r2, r3
 800257e:	f04f 0300 	mov.w	r3, #0
 8002582:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8002586:	f04f 0100 	mov.w	r1, #0
 800258a:	ea02 0400 	and.w	r4, r2, r0
 800258e:	ea03 0501 	and.w	r5, r3, r1
 8002592:	e9c7 4502 	strd	r4, r5, [r7, #8]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff ff4b 	bl	8002434 <TIMER_IF_Convert_Tick2ms>
 800259e:	4603      	mov	r3, r0
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 80025a6:	69fb      	ldr	r3, [r7, #28]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3720      	adds	r7, #32
 80025ac:	46bd      	mov	sp, r7
 80025ae:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080025b4 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	2100      	movs	r1, #0
 80025c0:	4803      	ldr	r0, [pc, #12]	; (80025d0 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 80025c2:	f005 f803 	bl	80075cc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20001654 	.word	0x20001654

080025d4 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	2101      	movs	r1, #1
 80025e0:	4803      	ldr	r0, [pc, #12]	; (80025f0 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 80025e2:	f004 fff3 	bl	80075cc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20001654 	.word	0x20001654

080025f4 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80025fa:	2300      	movs	r3, #0
 80025fc:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 80025fe:	2100      	movs	r1, #0
 8002600:	4804      	ldr	r0, [pc, #16]	; (8002614 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002602:	f004 fffb 	bl	80075fc <HAL_RTCEx_BKUPRead>
 8002606:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002608:	687b      	ldr	r3, [r7, #4]
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20001654 	.word	0x20001654

08002618 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800261e:	2300      	movs	r3, #0
 8002620:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002622:	2101      	movs	r1, #1
 8002624:	4804      	ldr	r0, [pc, #16]	; (8002638 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002626:	f004 ffe9 	bl	80075fc <HAL_RTCEx_BKUPRead>
 800262a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 800262c:	687b      	ldr	r3, [r7, #4]
}
 800262e:	4618      	mov	r0, r3
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20001654 	.word	0x20001654

0800263c <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	2102      	movs	r1, #2
 8002648:	4803      	ldr	r0, [pc, #12]	; (8002658 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 800264a:	f004 ffbf 	bl	80075cc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20001654 	.word	0x20001654

0800265c <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002662:	2102      	movs	r1, #2
 8002664:	4804      	ldr	r0, [pc, #16]	; (8002678 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002666:	f004 ffc9 	bl	80075fc <HAL_RTCEx_BKUPRead>
 800266a:	6078      	str	r0, [r7, #4]
  return MSBticks;
 800266c:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20001654 	.word	0x20001654

0800267c <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8002680:	4803      	ldr	r0, [pc, #12]	; (8002690 <GetTimerTicks+0x14>)
 8002682:	f7ff fdde 	bl	8002242 <LL_RTC_TIME_GetSubSecond>
 8002686:	4603      	mov	r3, r0
 8002688:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 800268a:	4618      	mov	r0, r3
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	40002800 	.word	0x40002800

08002694 <LL_AHB2_GRP1_EnableClock>:
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800269c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80026a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80026ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4013      	ands	r3, r2
 80026b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026b8:	68fb      	ldr	r3, [r7, #12]
}
 80026ba:	bf00      	nop
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr

080026c4 <LL_APB2_GRP1_EnableClock>:
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80026cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026d0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4313      	orrs	r3, r2
 80026da:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80026dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026e0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4013      	ands	r3, r2
 80026e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026e8:	68fb      	ldr	r3, [r7, #12]
}
 80026ea:	bf00      	nop
 80026ec:	3714      	adds	r7, #20
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr

080026f4 <LL_APB2_GRP1_DisableClock>:
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80026fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002700:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	43db      	mvns	r3, r3
 8002706:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800270a:	4013      	ands	r3, r2
 800270c:	660b      	str	r3, [r1, #96]	; 0x60
}
 800270e:	bf00      	nop
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	bc80      	pop	{r7}
 8002716:	4770      	bx	lr

08002718 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800271c:	4b22      	ldr	r3, [pc, #136]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 800271e:	4a23      	ldr	r2, [pc, #140]	; (80027ac <MX_USART1_UART_Init+0x94>)
 8002720:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002722:	4b21      	ldr	r3, [pc, #132]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 8002724:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002728:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800272a:	4b1f      	ldr	r3, [pc, #124]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 800272c:	2200      	movs	r2, #0
 800272e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002730:	4b1d      	ldr	r3, [pc, #116]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002736:	4b1c      	ldr	r3, [pc, #112]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 8002738:	2200      	movs	r2, #0
 800273a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800273c:	4b1a      	ldr	r3, [pc, #104]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 800273e:	220c      	movs	r2, #12
 8002740:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002742:	4b19      	ldr	r3, [pc, #100]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 8002744:	2200      	movs	r2, #0
 8002746:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002748:	4b17      	ldr	r3, [pc, #92]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 800274a:	2200      	movs	r2, #0
 800274c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800274e:	4b16      	ldr	r3, [pc, #88]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 8002750:	2200      	movs	r2, #0
 8002752:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002754:	4b14      	ldr	r3, [pc, #80]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 8002756:	2200      	movs	r2, #0
 8002758:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800275a:	4b13      	ldr	r3, [pc, #76]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 800275c:	2200      	movs	r2, #0
 800275e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002760:	4811      	ldr	r0, [pc, #68]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 8002762:	f005 fc36 	bl	8007fd2 <HAL_UART_Init>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800276c:	f7ff f940 	bl	80019f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002770:	2100      	movs	r1, #0
 8002772:	480d      	ldr	r0, [pc, #52]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 8002774:	f007 fc63 	bl	800a03e <HAL_UARTEx_SetTxFifoThreshold>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800277e:	f7ff f937 	bl	80019f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002782:	2100      	movs	r1, #0
 8002784:	4808      	ldr	r0, [pc, #32]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 8002786:	f007 fc98 	bl	800a0ba <HAL_UARTEx_SetRxFifoThreshold>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002790:	f7ff f92e 	bl	80019f0 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8002794:	4804      	ldr	r0, [pc, #16]	; (80027a8 <MX_USART1_UART_Init+0x90>)
 8002796:	f007 fc17 	bl	8009fc8 <HAL_UARTEx_EnableFifoMode>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80027a0:	f7ff f926 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027a4:	bf00      	nop
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	200016f8 	.word	0x200016f8
 80027ac:	40013800 	.word	0x40013800

080027b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b096      	sub	sp, #88	; 0x58
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]
 80027c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027c8:	f107 030c 	add.w	r3, r7, #12
 80027cc:	2238      	movs	r2, #56	; 0x38
 80027ce:	2100      	movs	r1, #0
 80027d0:	4618      	mov	r0, r3
 80027d2:	f018 fa03 	bl	801abdc <memset>
  if(uartHandle->Instance==USART1)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a2f      	ldr	r2, [pc, #188]	; (8002898 <HAL_UART_MspInit+0xe8>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d156      	bne.n	800288e <HAL_UART_MspInit+0xde>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80027e0:	2301      	movs	r3, #1
 80027e2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80027e4:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80027e8:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027ea:	f107 030c 	add.w	r3, r7, #12
 80027ee:	4618      	mov	r0, r3
 80027f0:	f004 fa7c 	bl	8006cec <HAL_RCCEx_PeriphCLKConfig>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80027fa:	f7ff f8f9 	bl	80019f0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027fe:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002802:	f7ff ff5f 	bl	80026c4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002806:	2002      	movs	r0, #2
 8002808:	f7ff ff44 	bl	8002694 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 800280c:	23c0      	movs	r3, #192	; 0xc0
 800280e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002810:	2302      	movs	r3, #2
 8002812:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002814:	2300      	movs	r3, #0
 8002816:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002818:	2303      	movs	r3, #3
 800281a:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800281c:	2307      	movs	r3, #7
 800281e:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002820:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002824:	4619      	mov	r1, r3
 8002826:	481d      	ldr	r0, [pc, #116]	; (800289c <HAL_UART_MspInit+0xec>)
 8002828:	f002 f902 	bl	8004a30 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 800282c:	4b1c      	ldr	r3, [pc, #112]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 800282e:	4a1d      	ldr	r2, [pc, #116]	; (80028a4 <HAL_UART_MspInit+0xf4>)
 8002830:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002832:	4b1b      	ldr	r3, [pc, #108]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 8002834:	2212      	movs	r2, #18
 8002836:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002838:	4b19      	ldr	r3, [pc, #100]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 800283a:	2210      	movs	r2, #16
 800283c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800283e:	4b18      	ldr	r3, [pc, #96]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 8002840:	2200      	movs	r2, #0
 8002842:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002844:	4b16      	ldr	r3, [pc, #88]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 8002846:	2280      	movs	r2, #128	; 0x80
 8002848:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800284a:	4b15      	ldr	r3, [pc, #84]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 800284c:	2200      	movs	r2, #0
 800284e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002850:	4b13      	ldr	r3, [pc, #76]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 8002852:	2200      	movs	r2, #0
 8002854:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002856:	4b12      	ldr	r3, [pc, #72]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 8002858:	2200      	movs	r2, #0
 800285a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800285c:	4b10      	ldr	r3, [pc, #64]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 800285e:	2200      	movs	r2, #0
 8002860:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002862:	480f      	ldr	r0, [pc, #60]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 8002864:	f001 fcce 	bl	8004204 <HAL_DMA_Init>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800286e:	f7ff f8bf 	bl	80019f0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a0a      	ldr	r2, [pc, #40]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 8002876:	679a      	str	r2, [r3, #120]	; 0x78
 8002878:	4a09      	ldr	r2, [pc, #36]	; (80028a0 <HAL_UART_MspInit+0xf0>)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 800287e:	2200      	movs	r2, #0
 8002880:	2102      	movs	r1, #2
 8002882:	2024      	movs	r0, #36	; 0x24
 8002884:	f001 fc87 	bl	8004196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002888:	2024      	movs	r0, #36	; 0x24
 800288a:	f001 fc9e 	bl	80041ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800288e:	bf00      	nop
 8002890:	3758      	adds	r7, #88	; 0x58
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	40013800 	.word	0x40013800
 800289c:	48000400 	.word	0x48000400
 80028a0:	20001698 	.word	0x20001698
 80028a4:	40020008 	.word	0x40020008

080028a8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0b      	ldr	r2, [pc, #44]	; (80028e4 <HAL_UART_MspDeInit+0x3c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d10f      	bne.n	80028da <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80028ba:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80028be:	f7ff ff19 	bl	80026f4 <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 80028c2:	21c0      	movs	r1, #192	; 0xc0
 80028c4:	4808      	ldr	r0, [pc, #32]	; (80028e8 <HAL_UART_MspDeInit+0x40>)
 80028c6:	f002 fa13 	bl	8004cf0 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80028ce:	4618      	mov	r0, r3
 80028d0:	f001 fd40 	bl	8004354 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80028d4:	2024      	movs	r0, #36	; 0x24
 80028d6:	f001 fc86 	bl	80041e6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 80028da:	bf00      	nop
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40013800 	.word	0x40013800
 80028e8:	48000400 	.word	0x48000400

080028ec <LL_APB2_GRP1_ForceReset>:
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 80028f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4313      	orrs	r3, r2
 8002902:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	bc80      	pop	{r7}
 800290c:	4770      	bx	lr

0800290e <LL_APB2_GRP1_ReleaseReset>:
{
 800290e:	b480      	push	{r7}
 8002910:	b083      	sub	sp, #12
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8002916:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800291a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	43db      	mvns	r3, r3
 8002920:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002924:	4013      	ands	r3, r2
 8002926:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr
	...

08002934 <LL_EXTI_EnableIT_0_31>:
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800293c:	4b06      	ldr	r3, [pc, #24]	; (8002958 <LL_EXTI_EnableIT_0_31+0x24>)
 800293e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002942:	4905      	ldr	r1, [pc, #20]	; (8002958 <LL_EXTI_EnableIT_0_31+0x24>)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4313      	orrs	r3, r2
 8002948:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	58000800 	.word	0x58000800

0800295c <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002964:	4a07      	ldr	r2, [pc, #28]	; (8002984 <vcom_Init+0x28>)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 800296a:	f7fe fee3 	bl	8001734 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800296e:	f7ff fed3 	bl	8002718 <MX_USART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_26);
 8002972:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002976:	f7ff ffdd 	bl	8002934 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 800297a:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 800297c:	4618      	mov	r0, r3
 800297e:	3708      	adds	r7, #8
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	20000158 	.word	0x20000158

08002988 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART1_FORCE_RESET();
 800298c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002990:	f7ff ffac 	bl	80028ec <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_USART1_RELEASE_RESET();
 8002994:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002998:	f7ff ffb9 	bl	800290e <LL_APB2_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 800299c:	4804      	ldr	r0, [pc, #16]	; (80029b0 <vcom_DeInit+0x28>)
 800299e:	f7ff ff83 	bl	80028a8 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80029a2:	200f      	movs	r0, #15
 80029a4:	f001 fc1f 	bl	80041e6 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 80029a8:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	200016f8 	.word	0x200016f8

080029b4 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 80029c0:	887b      	ldrh	r3, [r7, #2]
 80029c2:	461a      	mov	r2, r3
 80029c4:	6879      	ldr	r1, [r7, #4]
 80029c6:	4804      	ldr	r0, [pc, #16]	; (80029d8 <vcom_Trace_DMA+0x24>)
 80029c8:	f005 fbaa 	bl	8008120 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 80029cc:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	200016f8 	.word	0x200016f8

080029dc <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 80029e4:	4a19      	ldr	r2, [pc, #100]	; (8002a4c <vcom_ReceiveInit+0x70>)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80029ea:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80029ee:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 80029f0:	f107 0308 	add.w	r3, r7, #8
 80029f4:	e893 0006 	ldmia.w	r3, {r1, r2}
 80029f8:	4815      	ldr	r0, [pc, #84]	; (8002a50 <vcom_ReceiveInit+0x74>)
 80029fa:	f007 fa58 	bl	8009eae <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 80029fe:	bf00      	nop
 8002a00:	4b13      	ldr	r3, [pc, #76]	; (8002a50 <vcom_ReceiveInit+0x74>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	69db      	ldr	r3, [r3, #28]
 8002a06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a0e:	d0f7      	beq.n	8002a00 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8002a10:	bf00      	nop
 8002a12:	4b0f      	ldr	r3, [pc, #60]	; (8002a50 <vcom_ReceiveInit+0x74>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	69db      	ldr	r3, [r3, #28]
 8002a18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a20:	d1f7      	bne.n	8002a12 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8002a22:	4b0b      	ldr	r3, [pc, #44]	; (8002a50 <vcom_ReceiveInit+0x74>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	4b09      	ldr	r3, [pc, #36]	; (8002a50 <vcom_ReceiveInit+0x74>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002a30:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 8002a32:	4807      	ldr	r0, [pc, #28]	; (8002a50 <vcom_ReceiveInit+0x74>)
 8002a34:	f007 fa96 	bl	8009f64 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 8002a38:	2201      	movs	r2, #1
 8002a3a:	4906      	ldr	r1, [pc, #24]	; (8002a54 <vcom_ReceiveInit+0x78>)
 8002a3c:	4804      	ldr	r0, [pc, #16]	; (8002a50 <vcom_ReceiveInit+0x74>)
 8002a3e:	f005 fb19 	bl	8008074 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002a42:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3710      	adds	r7, #16
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	2000015c 	.word	0x2000015c
 8002a50:	200016f8 	.word	0x200016f8
 8002a54:	20001788 	.word	0x20001788

08002a58 <HAL_UART_TxCpltCallback>:

  /* USER CODE END vcom_Resume_2 */
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart1)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8002a60:	4b03      	ldr	r3, [pc, #12]	; (8002a70 <HAL_UART_TxCpltCallback+0x18>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2000      	movs	r0, #0
 8002a66:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002a68:	bf00      	nop
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	20000158 	.word	0x20000158

08002a74 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart1)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart1->ErrorCode))
 8002a7c:	4b0b      	ldr	r3, [pc, #44]	; (8002aac <HAL_UART_RxCpltCallback+0x38>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d00a      	beq.n	8002a9a <HAL_UART_RxCpltCallback+0x26>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d105      	bne.n	8002a9a <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8002a8e:	4b07      	ldr	r3, [pc, #28]	; (8002aac <HAL_UART_RxCpltCallback+0x38>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2200      	movs	r2, #0
 8002a94:	2101      	movs	r1, #1
 8002a96:	4806      	ldr	r0, [pc, #24]	; (8002ab0 <HAL_UART_RxCpltCallback+0x3c>)
 8002a98:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart1, &charRx, 1);
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	4904      	ldr	r1, [pc, #16]	; (8002ab0 <HAL_UART_RxCpltCallback+0x3c>)
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f005 fae8 	bl	8008074 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002aa4:	bf00      	nop
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	2000015c 	.word	0x2000015c
 8002ab0:	20001788 	.word	0x20001788

08002ab4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002ab4:	480d      	ldr	r0, [pc, #52]	; (8002aec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002ab6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ab8:	f7ff fbbd 	bl	8002236 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002abc:	480c      	ldr	r0, [pc, #48]	; (8002af0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002abe:	490d      	ldr	r1, [pc, #52]	; (8002af4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ac0:	4a0d      	ldr	r2, [pc, #52]	; (8002af8 <LoopForever+0xe>)
  movs r3, #0
 8002ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ac4:	e002      	b.n	8002acc <LoopCopyDataInit>

08002ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aca:	3304      	adds	r3, #4

08002acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ad0:	d3f9      	bcc.n	8002ac6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ad2:	4a0a      	ldr	r2, [pc, #40]	; (8002afc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ad4:	4c0a      	ldr	r4, [pc, #40]	; (8002b00 <LoopForever+0x16>)
  movs r3, #0
 8002ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ad8:	e001      	b.n	8002ade <LoopFillZerobss>

08002ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002adc:	3204      	adds	r2, #4

08002ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ae0:	d3fb      	bcc.n	8002ada <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002ae2:	f018 f857 	bl	801ab94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002ae6:	f7fe ff18 	bl	800191a <main>

08002aea <LoopForever>:

LoopForever:
    b LoopForever
 8002aea:	e7fe      	b.n	8002aea <LoopForever>
  ldr   r0, =_estack
 8002aec:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002af0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002af4:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 8002af8:	0801bbb4 	.word	0x0801bbb4
  ldr r2, =_sbss
 8002afc:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 8002b00:	20001840 	.word	0x20001840

08002b04 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b04:	e7fe      	b.n	8002b04 <ADC_IRQHandler>

08002b06 <LL_AHB2_GRP1_EnableClock>:
{
 8002b06:	b480      	push	{r7}
 8002b08:	b085      	sub	sp, #20
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002b0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002b14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002b1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4013      	ands	r3, r2
 8002b28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
}
 8002b2c:	bf00      	nop
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
	...

08002b38 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b088      	sub	sp, #32
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002b42:	f107 030c 	add.w	r3, r7, #12
 8002b46:	2200      	movs	r2, #0
 8002b48:	601a      	str	r2, [r3, #0]
 8002b4a:	605a      	str	r2, [r3, #4]
 8002b4c:	609a      	str	r2, [r3, #8]
 8002b4e:	60da      	str	r2, [r3, #12]
 8002b50:	611a      	str	r2, [r3, #16]
  
  if (LED_PIN[Led] == GPIO_PIN_All) {
 8002b52:	79fb      	ldrb	r3, [r7, #7]
 8002b54:	4a18      	ldr	r2, [pc, #96]	; (8002bb8 <BSP_LED_Init+0x80>)
 8002b56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d101      	bne.n	8002b66 <BSP_LED_Init+0x2e>
	  // unsupported pin
	  return BSP_ERROR_NONE;
 8002b62:	2300      	movs	r3, #0
 8002b64:	e024      	b.n	8002bb0 <BSP_LED_Init+0x78>
  }

  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8002b66:	2002      	movs	r0, #2
 8002b68:	f7ff ffcd 	bl	8002b06 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN[Led];
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	4a12      	ldr	r2, [pc, #72]	; (8002bb8 <BSP_LED_Init+0x80>)
 8002b70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b74:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8002b76:	2301      	movs	r3, #1
 8002b78:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8002b82:	79fb      	ldrb	r3, [r7, #7]
 8002b84:	4a0d      	ldr	r2, [pc, #52]	; (8002bbc <BSP_LED_Init+0x84>)
 8002b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b8a:	f107 020c 	add.w	r2, r7, #12
 8002b8e:	4611      	mov	r1, r2
 8002b90:	4618      	mov	r0, r3
 8002b92:	f001 ff4d 	bl	8004a30 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8002b96:	79fb      	ldrb	r3, [r7, #7]
 8002b98:	4a08      	ldr	r2, [pc, #32]	; (8002bbc <BSP_LED_Init+0x84>)
 8002b9a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	4a05      	ldr	r2, [pc, #20]	; (8002bb8 <BSP_LED_Init+0x80>)
 8002ba2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	4619      	mov	r1, r3
 8002baa:	f002 f96f 	bl	8004e8c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3720      	adds	r7, #32
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	0801b6cc 	.word	0x0801b6cc
 8002bbc:	20000004 	.word	0x20000004

08002bc0 <BSP_LED_On>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	71fb      	strb	r3, [r7, #7]

  if (LED_PIN[Led] == GPIO_PIN_All) {
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	4a0c      	ldr	r2, [pc, #48]	; (8002c00 <BSP_LED_On+0x40>)
 8002bce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002bd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d101      	bne.n	8002bde <BSP_LED_On+0x1e>
	// unsupported pin
	return BSP_ERROR_NONE;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	e00c      	b.n	8002bf8 <BSP_LED_On+0x38>
  }

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	4a08      	ldr	r2, [pc, #32]	; (8002c04 <BSP_LED_On+0x44>)
 8002be2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	4a05      	ldr	r2, [pc, #20]	; (8002c00 <BSP_LED_On+0x40>)
 8002bea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	f002 f94b 	bl	8004e8c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	0801b6cc 	.word	0x0801b6cc
 8002c04:	20000004 	.word	0x20000004

08002c08 <BSP_LED_Off>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	71fb      	strb	r3, [r7, #7]

  if (LED_PIN[Led] == GPIO_PIN_All) {
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	4a0c      	ldr	r2, [pc, #48]	; (8002c48 <BSP_LED_Off+0x40>)
 8002c16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d101      	bne.n	8002c26 <BSP_LED_Off+0x1e>
	// unsupported pin
	return BSP_ERROR_NONE;
 8002c22:	2300      	movs	r3, #0
 8002c24:	e00c      	b.n	8002c40 <BSP_LED_Off+0x38>
  }

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	4a08      	ldr	r2, [pc, #32]	; (8002c4c <BSP_LED_Off+0x44>)
 8002c2a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002c2e:	79fb      	ldrb	r3, [r7, #7]
 8002c30:	4a05      	ldr	r2, [pc, #20]	; (8002c48 <BSP_LED_Off+0x40>)
 8002c32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c36:	2201      	movs	r2, #1
 8002c38:	4619      	mov	r1, r3
 8002c3a:	f002 f927 	bl	8004e8c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3708      	adds	r7, #8
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	0801b6cc 	.word	0x0801b6cc
 8002c4c:	20000004 	.word	0x20000004

08002c50 <BSP_LED_Toggle>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	4603      	mov	r3, r0
 8002c58:	71fb      	strb	r3, [r7, #7]
  if (LED_PIN[Led] == GPIO_PIN_All) {
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	4a0c      	ldr	r2, [pc, #48]	; (8002c90 <BSP_LED_Toggle+0x40>)
 8002c5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d101      	bne.n	8002c6e <BSP_LED_Toggle+0x1e>
	// unsupported pin
	return BSP_ERROR_NONE;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	e00c      	b.n	8002c88 <BSP_LED_Toggle+0x38>
  }

  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
 8002c70:	4a08      	ldr	r2, [pc, #32]	; (8002c94 <BSP_LED_Toggle+0x44>)
 8002c72:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002c76:	79fb      	ldrb	r3, [r7, #7]
 8002c78:	4905      	ldr	r1, [pc, #20]	; (8002c90 <BSP_LED_Toggle+0x40>)
 8002c7a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002c7e:	4619      	mov	r1, r3
 8002c80:	4610      	mov	r0, r2
 8002c82:	f002 f91a 	bl	8004eba <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	0801b6cc 	.word	0x0801b6cc
 8002c94:	20000004 	.word	0x20000004

08002c98 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b088      	sub	sp, #32
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	460a      	mov	r2, r1
 8002ca2:	71fb      	strb	r3, [r7, #7]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 8002ca8:	f107 030c 	add.w	r3, r7, #12
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	605a      	str	r2, [r3, #4]
 8002cb2:	609a      	str	r2, [r3, #8]
 8002cb4:	60da      	str	r2, [r3, #12]
 8002cb6:	611a      	str	r2, [r3, #16]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_SW1_EXTI_Callback, NULL, NULL};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_SWx_IT_PRIORITY, BSP_BUTTON_SWx_IT_PRIORITY, BSP_BUTTON_SWx_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_SW1_EXTI_LINE, BUTTON_SW2_EXTI_LINE, BUTTON_SW3_EXTI_LINE};

  if (button_callback[Button] == NULL) {
 8002cb8:	79fb      	ldrb	r3, [r7, #7]
 8002cba:	4a30      	ldr	r2, [pc, #192]	; (8002d7c <BSP_PB_Init+0xe4>)
 8002cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d101      	bne.n	8002cc8 <BSP_PB_Init+0x30>
	  return BSP_ERROR_NONE;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	e055      	b.n	8002d74 <BSP_PB_Init+0xdc>
  }

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8002cc8:	79fb      	ldrb	r3, [r7, #7]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d102      	bne.n	8002cd4 <BSP_PB_Init+0x3c>
 8002cce:	2002      	movs	r0, #2
 8002cd0:	f7ff ff19 	bl	8002b06 <LL_AHB2_GRP1_EnableClock>
  
  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8002cd4:	79fb      	ldrb	r3, [r7, #7]
 8002cd6:	4a2a      	ldr	r2, [pc, #168]	; (8002d80 <BSP_PB_Init+0xe8>)
 8002cd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cdc:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8002ce6:	79bb      	ldrb	r3, [r7, #6]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d10c      	bne.n	8002d06 <BSP_PB_Init+0x6e>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002cec:	2300      	movs	r3, #0
 8002cee:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	4a24      	ldr	r2, [pc, #144]	; (8002d84 <BSP_PB_Init+0xec>)
 8002cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cf8:	f107 020c 	add.w	r2, r7, #12
 8002cfc:	4611      	mov	r1, r2
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f001 fe96 	bl	8004a30 <HAL_GPIO_Init>
 8002d04:	e035      	b.n	8002d72 <BSP_PB_Init+0xda>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8002d06:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002d0a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002d0c:	79fb      	ldrb	r3, [r7, #7]
 8002d0e:	4a1d      	ldr	r2, [pc, #116]	; (8002d84 <BSP_PB_Init+0xec>)
 8002d10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d14:	f107 020c 	add.w	r2, r7, #12
 8002d18:	4611      	mov	r1, r2
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f001 fe88 	bl	8004a30 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 8002d20:	79fb      	ldrb	r3, [r7, #7]
 8002d22:	00db      	lsls	r3, r3, #3
 8002d24:	4a18      	ldr	r2, [pc, #96]	; (8002d88 <BSP_PB_Init+0xf0>)
 8002d26:	441a      	add	r2, r3
 8002d28:	79fb      	ldrb	r3, [r7, #7]
 8002d2a:	4918      	ldr	r1, [pc, #96]	; (8002d8c <BSP_PB_Init+0xf4>)
 8002d2c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002d30:	4619      	mov	r1, r3
 8002d32:	4610      	mov	r0, r2
 8002d34:	f001 fe69 	bl	8004a0a <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	00db      	lsls	r3, r3, #3
 8002d3c:	4a12      	ldr	r2, [pc, #72]	; (8002d88 <BSP_PB_Init+0xf0>)
 8002d3e:	1898      	adds	r0, r3, r2
 8002d40:	79fb      	ldrb	r3, [r7, #7]
 8002d42:	4a0e      	ldr	r2, [pc, #56]	; (8002d7c <BSP_PB_Init+0xe4>)
 8002d44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d48:	461a      	mov	r2, r3
 8002d4a:	2100      	movs	r1, #0
 8002d4c:	f001 fe44 	bl	80049d8 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	4a0f      	ldr	r2, [pc, #60]	; (8002d90 <BSP_PB_Init+0xf8>)
 8002d54:	56d0      	ldrsb	r0, [r2, r3]
 8002d56:	79fb      	ldrb	r3, [r7, #7]
 8002d58:	4a0e      	ldr	r2, [pc, #56]	; (8002d94 <BSP_PB_Init+0xfc>)
 8002d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	4619      	mov	r1, r3
 8002d62:	f001 fa18 	bl	8004196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002d66:	79fb      	ldrb	r3, [r7, #7]
 8002d68:	4a09      	ldr	r2, [pc, #36]	; (8002d90 <BSP_PB_Init+0xf8>)
 8002d6a:	56d3      	ldrsb	r3, [r2, r3]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f001 fa2c 	bl	80041ca <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3720      	adds	r7, #32
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	2000001c 	.word	0x2000001c
 8002d80:	0801b6d4 	.word	0x0801b6d4
 8002d84:	20000010 	.word	0x20000010
 8002d88:	2000178c 	.word	0x2000178c
 8002d8c:	0801b6e0 	.word	0x0801b6e0
 8002d90:	0801b6dc 	.word	0x0801b6dc
 8002d94:	20000028 	.word	0x20000028

08002d98 <BSP_PB_Callback>:
  *           @arg BUTTON_SW2
  *           @arg BUTTON_SW3
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002da2:	bf00      	nop
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr

08002dac <BUTTON_SW1_EXTI_Callback>:
/**
  * @brief  Button SW1 EXTI line detection callback.
  * @retval None
  */
static void BUTTON_SW1_EXTI_Callback(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_SW1);
 8002db0:	2000      	movs	r0, #0
 8002db2:	f7ff fff1 	bl	8002d98 <BSP_PB_Callback>
}
 8002db6:	bf00      	nop
 8002db8:	bd80      	pop	{r7, pc}

08002dba <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b086      	sub	sp, #24
 8002dbe:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002dc0:	1d3b      	adds	r3, r7, #4
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	601a      	str	r2, [r3, #0]
 8002dc6:	605a      	str	r2, [r3, #4]
 8002dc8:	609a      	str	r2, [r3, #8]
 8002dca:	60da      	str	r2, [r3, #12]
 8002dcc:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002dce:	2310      	movs	r3, #16
 8002dd0:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002dde:	1d3b      	adds	r3, r7, #4
 8002de0:	4619      	mov	r1, r3
 8002de2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002de6:	f001 fe23 	bl	8004a30 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002dea:	2320      	movs	r3, #32
 8002dec:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002dee:	1d3b      	adds	r3, r7, #4
 8002df0:	4619      	mov	r1, r3
 8002df2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002df6:	f001 fe1b 	bl	8004a30 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	2120      	movs	r1, #32
 8002dfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e02:	f002 f843 	bl	8004e8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002e06:	2200      	movs	r2, #0
 8002e08:	2110      	movs	r1, #16
 8002e0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e0e:	f002 f83d 	bl	8004e8c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3718      	adds	r7, #24
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8002e26:	79fb      	ldrb	r3, [r7, #7]
 8002e28:	2b03      	cmp	r3, #3
 8002e2a:	d83f      	bhi.n	8002eac <BSP_RADIO_ConfigRFSwitch+0x90>
 8002e2c:	a201      	add	r2, pc, #4	; (adr r2, 8002e34 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8002e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e32:	bf00      	nop
 8002e34:	08002e45 	.word	0x08002e45
 8002e38:	08002e5f 	.word	0x08002e5f
 8002e3c:	08002e79 	.word	0x08002e79
 8002e40:	08002e93 	.word	0x08002e93
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002e44:	2200      	movs	r2, #0
 8002e46:	2110      	movs	r1, #16
 8002e48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e4c:	f002 f81e 	bl	8004e8c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002e50:	2200      	movs	r2, #0
 8002e52:	2120      	movs	r1, #32
 8002e54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e58:	f002 f818 	bl	8004e8c <HAL_GPIO_WritePin>
      break;      
 8002e5c:	e027      	b.n	8002eae <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002e5e:	2201      	movs	r2, #1
 8002e60:	2110      	movs	r1, #16
 8002e62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e66:	f002 f811 	bl	8004e8c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	2120      	movs	r1, #32
 8002e6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e72:	f002 f80b 	bl	8004e8c <HAL_GPIO_WritePin>
      break;
 8002e76:	e01a      	b.n	8002eae <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002e78:	2201      	movs	r2, #1
 8002e7a:	2110      	movs	r1, #16
 8002e7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e80:	f002 f804 	bl	8004e8c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002e84:	2201      	movs	r2, #1
 8002e86:	2120      	movs	r1, #32
 8002e88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e8c:	f001 fffe 	bl	8004e8c <HAL_GPIO_WritePin>
      break;
 8002e90:	e00d      	b.n	8002eae <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002e92:	2200      	movs	r2, #0
 8002e94:	2110      	movs	r1, #16
 8002e96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e9a:	f001 fff7 	bl	8004e8c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	2120      	movs	r1, #32
 8002ea2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ea6:	f001 fff1 	bl	8004e8c <HAL_GPIO_WritePin>
      break;
 8002eaa:	e000      	b.n	8002eae <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8002eac:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8002ebc:	2302      	movs	r3, #2
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bc80      	pop	{r7}
 8002ec4:	4770      	bx	lr

08002ec6 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8002eca:	2301      	movs	r3, #1
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bc80      	pop	{r7}
 8002ed2:	4770      	bx	lr

08002ed4 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8002ed8:	2301      	movs	r3, #1
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bc80      	pop	{r7}
 8002ee0:	4770      	bx	lr
	...

08002ee4 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002ee8:	4b04      	ldr	r3, [pc, #16]	; (8002efc <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	4a03      	ldr	r2, [pc, #12]	; (8002efc <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8002eee:	f043 0301 	orr.w	r3, r3, #1
 8002ef2:	6053      	str	r3, [r2, #4]
}
 8002ef4:	bf00      	nop
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bc80      	pop	{r7}
 8002efa:	4770      	bx	lr
 8002efc:	e0042000 	.word	0xe0042000

08002f00 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002f04:	4b04      	ldr	r3, [pc, #16]	; (8002f18 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	4a03      	ldr	r2, [pc, #12]	; (8002f18 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002f0a:	f023 0301 	bic.w	r3, r3, #1
 8002f0e:	6053      	str	r3, [r2, #4]
}
 8002f10:	bf00      	nop
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bc80      	pop	{r7}
 8002f16:	4770      	bx	lr
 8002f18:	e0042000 	.word	0xe0042000

08002f1c <LL_DBGMCU_EnableDBGStopMode>:
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002f20:	4b04      	ldr	r3, [pc, #16]	; (8002f34 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	4a03      	ldr	r2, [pc, #12]	; (8002f34 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8002f26:	f043 0302 	orr.w	r3, r3, #2
 8002f2a:	6053      	str	r3, [r2, #4]
}
 8002f2c:	bf00      	nop
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bc80      	pop	{r7}
 8002f32:	4770      	bx	lr
 8002f34:	e0042000 	.word	0xe0042000

08002f38 <LL_DBGMCU_DisableDBGStopMode>:
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002f3c:	4b04      	ldr	r3, [pc, #16]	; (8002f50 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	4a03      	ldr	r2, [pc, #12]	; (8002f50 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002f42:	f023 0302 	bic.w	r3, r3, #2
 8002f46:	6053      	str	r3, [r2, #4]
}
 8002f48:	bf00      	nop
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr
 8002f50:	e0042000 	.word	0xe0042000

08002f54 <LL_DBGMCU_EnableDBGStandbyMode>:
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002f58:	4b04      	ldr	r3, [pc, #16]	; (8002f6c <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	4a03      	ldr	r2, [pc, #12]	; (8002f6c <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8002f5e:	f043 0304 	orr.w	r3, r3, #4
 8002f62:	6053      	str	r3, [r2, #4]
}
 8002f64:	bf00      	nop
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bc80      	pop	{r7}
 8002f6a:	4770      	bx	lr
 8002f6c:	e0042000 	.word	0xe0042000

08002f70 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002f74:	4b04      	ldr	r3, [pc, #16]	; (8002f88 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	4a03      	ldr	r2, [pc, #12]	; (8002f88 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002f7a:	f023 0304 	bic.w	r3, r3, #4
 8002f7e:	6053      	str	r3, [r2, #4]
}
 8002f80:	bf00      	nop
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bc80      	pop	{r7}
 8002f86:	4770      	bx	lr
 8002f88:	e0042000 	.word	0xe0042000

08002f8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f92:	2300      	movs	r3, #0
 8002f94:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f96:	2003      	movs	r0, #3
 8002f98:	f001 f8f2 	bl	8004180 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002f9c:	f003 fcc4 	bl	8006928 <HAL_RCC_GetHCLKFreq>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	4a09      	ldr	r2, [pc, #36]	; (8002fc8 <HAL_Init+0x3c>)
 8002fa4:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002fa6:	200f      	movs	r0, #15
 8002fa8:	f7ff f808 	bl	8001fbc <HAL_InitTick>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d002      	beq.n	8002fb8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	71fb      	strb	r3, [r7, #7]
 8002fb6:	e001      	b.n	8002fbc <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002fb8:	f7fe fdd6 	bl	8001b68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002fbc:	79fb      	ldrb	r3, [r7, #7]
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	20000000 	.word	0x20000000

08002fcc <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002fd0:	4b02      	ldr	r3, [pc, #8]	; (8002fdc <HAL_GetUIDw0+0x10>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bc80      	pop	{r7}
 8002fda:	4770      	bx	lr
 8002fdc:	1fff7590 	.word	0x1fff7590

08002fe0 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002fe4:	4b02      	ldr	r3, [pc, #8]	; (8002ff0 <HAL_GetUIDw1+0x10>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bc80      	pop	{r7}
 8002fee:	4770      	bx	lr
 8002ff0:	1fff7594 	.word	0x1fff7594

08002ff4 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002ff8:	4b02      	ldr	r3, [pc, #8]	; (8003004 <HAL_GetUIDw2+0x10>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bc80      	pop	{r7}
 8003002:	4770      	bx	lr
 8003004:	1fff7598 	.word	0x1fff7598

08003008 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 800300c:	f7ff ff6a 	bl	8002ee4 <LL_DBGMCU_EnableDBGSleepMode>
}
 8003010:	bf00      	nop
 8003012:	bd80      	pop	{r7, pc}

08003014 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8003018:	f7ff ff72 	bl	8002f00 <LL_DBGMCU_DisableDBGSleepMode>
}
 800301c:	bf00      	nop
 800301e:	bd80      	pop	{r7, pc}

08003020 <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8003024:	f7ff ff7a 	bl	8002f1c <LL_DBGMCU_EnableDBGStopMode>
}
 8003028:	bf00      	nop
 800302a:	bd80      	pop	{r7, pc}

0800302c <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8003030:	f7ff ff82 	bl	8002f38 <LL_DBGMCU_DisableDBGStopMode>
}
 8003034:	bf00      	nop
 8003036:	bd80      	pop	{r7, pc}

08003038 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 800303c:	f7ff ff8a 	bl	8002f54 <LL_DBGMCU_EnableDBGStandbyMode>
}
 8003040:	bf00      	nop
 8003042:	bd80      	pop	{r7, pc}

08003044 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8003048:	f7ff ff92 	bl	8002f70 <LL_DBGMCU_DisableDBGStandbyMode>
}
 800304c:	bf00      	nop
 800304e:	bd80      	pop	{r7, pc}

08003050 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	431a      	orrs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	601a      	str	r2, [r3, #0]
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	bc80      	pop	{r7}
 8003072:	4770      	bx	lr

08003074 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003084:	4618      	mov	r0, r3
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	bc80      	pop	{r7}
 800308c:	4770      	bx	lr

0800308e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800308e:	b480      	push	{r7}
 8003090:	b085      	sub	sp, #20
 8003092:	af00      	add	r7, sp, #0
 8003094:	60f8      	str	r0, [r7, #12]
 8003096:	60b9      	str	r1, [r7, #8]
 8003098:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	695a      	ldr	r2, [r3, #20]
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	f003 0304 	and.w	r3, r3, #4
 80030a4:	2107      	movs	r1, #7
 80030a6:	fa01 f303 	lsl.w	r3, r1, r3
 80030aa:	43db      	mvns	r3, r3
 80030ac:	401a      	ands	r2, r3
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	fa01 f303 	lsl.w	r3, r1, r3
 80030ba:	431a      	orrs	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80030c0:	bf00      	nop
 80030c2:	3714      	adds	r7, #20
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr

080030ca <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80030ca:	b480      	push	{r7}
 80030cc:	b083      	sub	sp, #12
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80030de:	2301      	movs	r3, #1
 80030e0:	e000      	b.n	80030e4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bc80      	pop	{r7}
 80030ec:	4770      	bx	lr

080030ee <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80030ee:	b480      	push	{r7}
 80030f0:	b085      	sub	sp, #20
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	60f8      	str	r0, [r7, #12]
 80030f6:	60b9      	str	r1, [r7, #8]
 80030f8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	f003 031f 	and.w	r3, r3, #31
 8003104:	210f      	movs	r1, #15
 8003106:	fa01 f303 	lsl.w	r3, r1, r3
 800310a:	43db      	mvns	r3, r3
 800310c:	401a      	ands	r2, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	0e9b      	lsrs	r3, r3, #26
 8003112:	f003 010f 	and.w	r1, r3, #15
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	f003 031f 	and.w	r3, r3, #31
 800311c:	fa01 f303 	lsl.w	r3, r1, r3
 8003120:	431a      	orrs	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	bc80      	pop	{r7}
 800312e:	4770      	bx	lr

08003130 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003144:	431a      	orrs	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	629a      	str	r2, [r3, #40]	; 0x28
}
 800314a:	bf00      	nop
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	bc80      	pop	{r7}
 8003152:	4770      	bx	lr

08003154 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003168:	43db      	mvns	r3, r3
 800316a:	401a      	ands	r2, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	bc80      	pop	{r7}
 8003178:	4770      	bx	lr

0800317a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800317a:	b480      	push	{r7}
 800317c:	b085      	sub	sp, #20
 800317e:	af00      	add	r7, sp, #0
 8003180:	60f8      	str	r0, [r7, #12]
 8003182:	60b9      	str	r1, [r7, #8]
 8003184:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	695a      	ldr	r2, [r3, #20]
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	021b      	lsls	r3, r3, #8
 800318e:	43db      	mvns	r3, r3
 8003190:	401a      	ands	r2, r3
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	0219      	lsls	r1, r3, #8
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	400b      	ands	r3, r1
 800319a:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 800319e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031a2:	431a      	orrs	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80031a8:	bf00      	nop
 80031aa:	3714      	adds	r7, #20
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr

080031b2 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b083      	sub	sp, #12
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80031c2:	f023 0317 	bic.w	r3, r3, #23
 80031c6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80031ce:	bf00      	nop
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bc80      	pop	{r7}
 80031d6:	4770      	bx	lr

080031d8 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80031e8:	f023 0317 	bic.w	r3, r3, #23
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6093      	str	r3, [r2, #8]
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bc80      	pop	{r7}
 80031f8:	4770      	bx	lr

080031fa <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80031fa:	b480      	push	{r7}
 80031fc:	b083      	sub	sp, #12
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800320a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800320e:	d101      	bne.n	8003214 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003210:	2301      	movs	r3, #1
 8003212:	e000      	b.n	8003216 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	bc80      	pop	{r7}
 800321e:	4770      	bx	lr

08003220 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003230:	f023 0317 	bic.w	r3, r3, #23
 8003234:	f043 0201 	orr.w	r2, r3, #1
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr

08003246 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003246:	b480      	push	{r7}
 8003248:	b083      	sub	sp, #12
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003256:	f023 0317 	bic.w	r3, r3, #23
 800325a:	f043 0202 	orr.w	r2, r3, #2
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003262:	bf00      	nop
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	bc80      	pop	{r7}
 800326a:	4770      	bx	lr

0800326c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b01      	cmp	r3, #1
 800327e:	d101      	bne.n	8003284 <LL_ADC_IsEnabled+0x18>
 8003280:	2301      	movs	r3, #1
 8003282:	e000      	b.n	8003286 <LL_ADC_IsEnabled+0x1a>
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	bc80      	pop	{r7}
 800328e:	4770      	bx	lr

08003290 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f003 0302 	and.w	r3, r3, #2
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d101      	bne.n	80032a8 <LL_ADC_IsDisableOngoing+0x18>
 80032a4:	2301      	movs	r3, #1
 80032a6:	e000      	b.n	80032aa <LL_ADC_IsDisableOngoing+0x1a>
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr

080032b4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80032c4:	f023 0317 	bic.w	r3, r3, #23
 80032c8:	f043 0204 	orr.w	r2, r3, #4
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc80      	pop	{r7}
 80032d8:	4770      	bx	lr

080032da <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80032da:	b480      	push	{r7}
 80032dc:	b083      	sub	sp, #12
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80032ea:	f023 0317 	bic.w	r3, r3, #23
 80032ee:	f043 0210 	orr.w	r2, r3, #16
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80032f6:	bf00      	nop
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bc80      	pop	{r7}
 80032fe:	4770      	bx	lr

08003300 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b04      	cmp	r3, #4
 8003312:	d101      	bne.n	8003318 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003314:	2301      	movs	r3, #1
 8003316:	e000      	b.n	800331a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	bc80      	pop	{r7}
 8003322:	4770      	bx	lr

08003324 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800332c:	2300      	movs	r3, #0
 800332e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8003330:	2300      	movs	r3, #0
 8003332:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003334:	2300      	movs	r3, #0
 8003336:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003338:	2300      	movs	r3, #0
 800333a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e1ae      	b.n	80036a4 <HAL_ADC_Init+0x380>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	691b      	ldr	r3, [r3, #16]
 800334a:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003350:	2b00      	cmp	r3, #0
 8003352:	d109      	bne.n	8003368 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f7fe f8ab 	bl	80014b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff ff44 	bl	80031fa <LL_ADC_IsInternalRegulatorEnabled>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d115      	bne.n	80033a4 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff ff18 	bl	80031b2 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003382:	4b9b      	ldr	r3, [pc, #620]	; (80035f0 <HAL_ADC_Init+0x2cc>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	099b      	lsrs	r3, r3, #6
 8003388:	4a9a      	ldr	r2, [pc, #616]	; (80035f4 <HAL_ADC_Init+0x2d0>)
 800338a:	fba2 2303 	umull	r2, r3, r2, r3
 800338e:	099b      	lsrs	r3, r3, #6
 8003390:	3301      	adds	r3, #1
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003396:	e002      	b.n	800339e <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	3b01      	subs	r3, #1
 800339c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d1f9      	bne.n	8003398 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7ff ff26 	bl	80031fa <LL_ADC_IsInternalRegulatorEnabled>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d10d      	bne.n	80033d0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b8:	f043 0210 	orr.w	r2, r3, #16
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c4:	f043 0201 	orr.w	r2, r3, #1
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff ff93 	bl	8003300 <LL_ADC_REG_IsConversionOngoing>
 80033da:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e0:	f003 0310 	and.w	r3, r3, #16
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	f040 8154 	bne.w	8003692 <HAL_ADC_Init+0x36e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	f040 8150 	bne.w	8003692 <HAL_ADC_Init+0x36e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80033fa:	f043 0202 	orr.w	r2, r3, #2
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff ff30 	bl	800326c <LL_ADC_IsEnabled>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d14f      	bne.n	80034b2 <HAL_ADC_Init+0x18e>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	f023 0118 	bic.w	r1, r3, #24
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003434:	4313      	orrs	r3, r2
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	4313      	orrs	r3, r2
 800343a:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003442:	2b01      	cmp	r3, #1
 8003444:	d111      	bne.n	800346a <HAL_ADC_Init+0x146>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003452:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003458:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800345e:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	4313      	orrs	r3, r2
 8003464:	f043 0301 	orr.w	r3, r3, #1
 8003468:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	691a      	ldr	r2, [r3, #16]
 8003470:	4b61      	ldr	r3, [pc, #388]	; (80035f8 <HAL_ADC_Init+0x2d4>)
 8003472:	4013      	ands	r3, r2
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6812      	ldr	r2, [r2, #0]
 8003478:	6979      	ldr	r1, [r7, #20]
 800347a:	430b      	orrs	r3, r1
 800347c:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003486:	d014      	beq.n	80034b2 <HAL_ADC_Init+0x18e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800348c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003490:	d00f      	beq.n	80034b2 <HAL_ADC_Init+0x18e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003496:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800349a:	d00a      	beq.n	80034b2 <HAL_ADC_Init+0x18e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 800349c:	4b57      	ldr	r3, [pc, #348]	; (80035fc <HAL_ADC_Init+0x2d8>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80034ac:	4953      	ldr	r1, [pc, #332]	; (80035fc <HAL_ADC_Init+0x2d8>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	7e1b      	ldrb	r3, [r3, #24]
 80034b6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	7e5b      	ldrb	r3, [r3, #25]
 80034bc:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80034be:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	7e9b      	ldrb	r3, [r3, #26]
 80034c4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80034c6:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80034cc:	2a00      	cmp	r2, #0
 80034ce:	d002      	beq.n	80034d6 <HAL_ADC_Init+0x1b2>
 80034d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80034d4:	e000      	b.n	80034d8 <HAL_ADC_Init+0x1b4>
 80034d6:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80034d8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80034de:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	da04      	bge.n	80034f2 <HAL_ADC_Init+0x1ce>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034f0:	e001      	b.n	80034f6 <HAL_ADC_Init+0x1d2>
 80034f2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 80034f6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80034fe:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003500:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	4313      	orrs	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d114      	bne.n	800353c <HAL_ADC_Init+0x218>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	7e9b      	ldrb	r3, [r3, #26]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d104      	bne.n	8003524 <HAL_ADC_Init+0x200>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003520:	61bb      	str	r3, [r7, #24]
 8003522:	e00b      	b.n	800353c <HAL_ADC_Init+0x218>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003528:	f043 0220 	orr.w	r2, r3, #32
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003534:	f043 0201 	orr.w	r2, r3, #1
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003540:	2b00      	cmp	r3, #0
 8003542:	d009      	beq.n	8003558 <HAL_ADC_Init+0x234>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003548:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003550:	4313      	orrs	r3, r2
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	4313      	orrs	r3, r2
 8003556:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8003562:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6812      	ldr	r2, [r2, #0]
 800356a:	69b9      	ldr	r1, [r7, #24]
 800356c:	430b      	orrs	r3, r1
 800356e:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	691a      	ldr	r2, [r3, #16]
 8003576:	4b22      	ldr	r3, [pc, #136]	; (8003600 <HAL_ADC_Init+0x2dc>)
 8003578:	4013      	ands	r3, r2
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	6812      	ldr	r2, [r2, #0]
 800357e:	6979      	ldr	r1, [r7, #20]
 8003580:	430b      	orrs	r3, r1
 8003582:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6818      	ldr	r0, [r3, #0]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800358c:	461a      	mov	r2, r3
 800358e:	2100      	movs	r1, #0
 8003590:	f7ff fd7d 	bl	800308e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6818      	ldr	r0, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800359c:	461a      	mov	r2, r3
 800359e:	4919      	ldr	r1, [pc, #100]	; (8003604 <HAL_ADC_Init+0x2e0>)
 80035a0:	f7ff fd75 	bl	800308e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	691b      	ldr	r3, [r3, #16]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d108      	bne.n	80035be <HAL_ADC_Init+0x29a>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f062 020f 	orn	r2, r2, #15
 80035ba:	629a      	str	r2, [r3, #40]	; 0x28
 80035bc:	e044      	b.n	8003648 <HAL_ADC_Init+0x324>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80035c6:	d13f      	bne.n	8003648 <HAL_ADC_Init+0x324>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80035c8:	2300      	movs	r3, #0
 80035ca:	613b      	str	r3, [r7, #16]
 80035cc:	e00c      	b.n	80035e8 <HAL_ADC_Init+0x2c4>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	fa22 f303 	lsr.w	r3, r2, r3
 80035da:	f003 030f 	and.w	r3, r3, #15
 80035de:	2b0f      	cmp	r3, #15
 80035e0:	d012      	beq.n	8003608 <HAL_ADC_Init+0x2e4>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	3301      	adds	r3, #1
 80035e6:	613b      	str	r3, [r7, #16]
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	2b07      	cmp	r3, #7
 80035ec:	d9ef      	bls.n	80035ce <HAL_ADC_Init+0x2aa>
 80035ee:	e00c      	b.n	800360a <HAL_ADC_Init+0x2e6>
 80035f0:	20000000 	.word	0x20000000
 80035f4:	053e2d63 	.word	0x053e2d63
 80035f8:	1ffffc02 	.word	0x1ffffc02
 80035fc:	40012708 	.word	0x40012708
 8003600:	dffffc02 	.word	0xdffffc02
 8003604:	03ffff04 	.word	0x03ffff04
            ADC_CHSELR_SQ1)
        {
          break;
 8003608:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d108      	bne.n	8003622 <HAL_ADC_Init+0x2fe>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f062 020f 	orn	r2, r2, #15
 800361e:	629a      	str	r2, [r3, #40]	; 0x28
 8003620:	e012      	b.n	8003648 <HAL_ADC_Init+0x324>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	69db      	ldr	r3, [r3, #28]
 800362c:	3b01      	subs	r3, #1
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	f003 031c 	and.w	r3, r3, #28
 8003634:	f06f 020f 	mvn.w	r2, #15
 8003638:	fa02 f103 	lsl.w	r1, r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	430a      	orrs	r2, r1
 8003646:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68da      	ldr	r2, [r3, #12]
 800364e:	4b17      	ldr	r3, [pc, #92]	; (80036ac <HAL_ADC_Init+0x388>)
 8003650:	4013      	ands	r3, r2
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	429a      	cmp	r2, r3
 8003656:	d10b      	bne.n	8003670 <HAL_ADC_Init+0x34c>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003662:	f023 0303 	bic.w	r3, r3, #3
 8003666:	f043 0201 	orr.w	r2, r3, #1
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800366e:	e018      	b.n	80036a2 <HAL_ADC_Init+0x37e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003674:	f023 0312 	bic.w	r3, r3, #18
 8003678:	f043 0210 	orr.w	r2, r3, #16
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003684:	f043 0201 	orr.w	r2, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003690:	e007      	b.n	80036a2 <HAL_ADC_Init+0x37e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003696:	f043 0210 	orr.w	r2, r3, #16
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 80036a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3720      	adds	r7, #32
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	833fffe7 	.word	0x833fffe7

080036b0 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e06a      	b.n	8003798 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c6:	f043 0202 	orr.w	r2, r3, #2
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 fabe 	bl	8003c50 <ADC_ConversionStop>
 80036d4:	4603      	mov	r3, r0
 80036d6:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80036d8:	7bfb      	ldrb	r3, [r7, #15]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10f      	bne.n	80036fe <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f000 fb82 	bl	8003de8 <ADC_Disable>
 80036e4:	4603      	mov	r3, r0
 80036e6:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80036e8:	7bfb      	ldrb	r3, [r7, #15]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d102      	bne.n	80036f4 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7ff fd6d 	bl	80031d8 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6812      	ldr	r2, [r2, #0]
 8003708:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 800370c:	f023 0303 	bic.w	r3, r3, #3
 8003710:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f240 329f 	movw	r2, #927	; 0x39f
 800371a:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68d9      	ldr	r1, [r3, #12]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	4b1e      	ldr	r3, [pc, #120]	; (80037a0 <HAL_ADC_DeInit+0xf0>)
 8003728:	400b      	ands	r3, r1
 800372a:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	691a      	ldr	r2, [r3, #16]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800373a:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	695a      	ldr	r2, [r3, #20]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 0207 	bic.w	r2, r2, #7
 800374a:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6a1a      	ldr	r2, [r3, #32]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 800375a:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2200      	movs	r2, #0
 8003768:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800376a:	4b0e      	ldr	r3, [pc, #56]	; (80037a4 <HAL_ADC_DeInit+0xf4>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a0d      	ldr	r2, [pc, #52]	; (80037a4 <HAL_ADC_DeInit+0xf4>)
 8003770:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8003774:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7fd feae 	bl	80014d8 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	659a      	str	r2, [r3, #88]	; 0x58

  __HAL_UNLOCK(hadc);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8003796:	7bfb      	ldrb	r3, [r7, #15]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3710      	adds	r7, #16
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	833e0200 	.word	0x833e0200
 80037a4:	40012708 	.word	0x40012708

080037a8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7ff fda3 	bl	8003300 <LL_ADC_REG_IsConversionOngoing>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d132      	bne.n	8003826 <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d101      	bne.n	80037ce <HAL_ADC_Start+0x26>
 80037ca:	2302      	movs	r3, #2
 80037cc:	e02e      	b.n	800382c <HAL_ADC_Start+0x84>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 fa80 	bl	8003cdc <ADC_Enable>
 80037dc:	4603      	mov	r3, r0
 80037de:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80037e0:	7bfb      	ldrb	r3, [r7, #15]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d11a      	bne.n	800381c <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80037ee:	f023 0301 	bic.w	r3, r3, #1
 80037f2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	221c      	movs	r2, #28
 8003806:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4618      	mov	r0, r3
 8003816:	f7ff fd4d 	bl	80032b4 <LL_ADC_REG_StartConversion>
 800381a:	e006      	b.n	800382a <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003824:	e001      	b.n	800382a <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003826:	2302      	movs	r3, #2
 8003828:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 800382a:	7bfb      	ldrb	r3, [r7, #15]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3710      	adds	r7, #16
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}

08003834 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003842:	2b01      	cmp	r3, #1
 8003844:	d101      	bne.n	800384a <HAL_ADC_Stop+0x16>
 8003846:	2302      	movs	r3, #2
 8003848:	e022      	b.n	8003890 <HAL_ADC_Stop+0x5c>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 f9fc 	bl	8003c50 <ADC_ConversionStop>
 8003858:	4603      	mov	r3, r0
 800385a:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800385c:	7bfb      	ldrb	r3, [r7, #15]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d111      	bne.n	8003886 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f000 fac0 	bl	8003de8 <ADC_Disable>
 8003868:	4603      	mov	r3, r0
 800386a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800386c:	7bfb      	ldrb	r3, [r7, #15]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d109      	bne.n	8003886 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003876:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800387a:	f023 0301 	bic.w	r3, r3, #1
 800387e:	f043 0201 	orr.w	r2, r3, #1
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 800388e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	2b08      	cmp	r3, #8
 80038a8:	d102      	bne.n	80038b0 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80038aa:	2308      	movs	r3, #8
 80038ac:	60fb      	str	r3, [r7, #12]
 80038ae:	e010      	b.n	80038d2 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d007      	beq.n	80038ce <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c2:	f043 0220 	orr.w	r2, r3, #32
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e077      	b.n	80039be <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80038ce:	2304      	movs	r3, #4
 80038d0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80038d2:	f7fe fb7d 	bl	8001fd0 <HAL_GetTick>
 80038d6:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80038d8:	e021      	b.n	800391e <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e0:	d01d      	beq.n	800391e <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80038e2:	f7fe fb75 	bl	8001fd0 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	683a      	ldr	r2, [r7, #0]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d302      	bcc.n	80038f8 <HAL_ADC_PollForConversion+0x60>
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d112      	bne.n	800391e <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	4013      	ands	r3, r2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d10b      	bne.n	800391e <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800390a:	f043 0204 	orr.w	r2, r3, #4
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e04f      	b.n	80039be <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	4013      	ands	r3, r2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d0d6      	beq.n	80038da <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003930:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4618      	mov	r0, r3
 800393e:	f7ff fbc4 	bl	80030ca <LL_ADC_REG_IsTriggerSourceSWStart>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d031      	beq.n	80039ac <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	7e9b      	ldrb	r3, [r3, #26]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d12d      	bne.n	80039ac <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0308 	and.w	r3, r3, #8
 800395a:	2b08      	cmp	r3, #8
 800395c:	d126      	bne.n	80039ac <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4618      	mov	r0, r3
 8003964:	f7ff fccc 	bl	8003300 <LL_ADC_REG_IsConversionOngoing>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d112      	bne.n	8003994 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f022 020c 	bic.w	r2, r2, #12
 800397c:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003982:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003986:	f023 0301 	bic.w	r3, r3, #1
 800398a:	f043 0201 	orr.w	r2, r3, #1
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	659a      	str	r2, [r3, #88]	; 0x58
 8003992:	e00b      	b.n	80039ac <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003998:	f043 0220 	orr.w	r2, r3, #32
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a4:	f043 0201 	orr.w	r2, r3, #1
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	7e1b      	ldrb	r3, [r3, #24]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d103      	bne.n	80039bc <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	220c      	movs	r2, #12
 80039ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039bc:	2300      	movs	r3, #0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b083      	sub	sp, #12
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	bc80      	pop	{r7}
 80039dc:	4770      	bx	lr
	...

080039e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b088      	sub	sp, #32
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039ea:	2300      	movs	r3, #0
 80039ec:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80039ee:	2300      	movs	r3, #0
 80039f0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d101      	bne.n	8003a08 <HAL_ADC_ConfigChannel+0x28>
 8003a04:	2302      	movs	r3, #2
 8003a06:	e110      	b.n	8003c2a <HAL_ADC_ConfigChannel+0x24a>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7ff fc73 	bl	8003300 <LL_ADC_REG_IsConversionOngoing>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	f040 80f7 	bne.w	8003c10 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	f000 80b1 	beq.w	8003b8e <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	691b      	ldr	r3, [r3, #16]
 8003a30:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a34:	d004      	beq.n	8003a40 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003a3a:	4a7e      	ldr	r2, [pc, #504]	; (8003c34 <HAL_ADC_ConfigChannel+0x254>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d108      	bne.n	8003a52 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4619      	mov	r1, r3
 8003a4a:	4610      	mov	r0, r2
 8003a4c:	f7ff fb70 	bl	8003130 <LL_ADC_REG_SetSequencerChAdd>
 8003a50:	e041      	b.n	8003ad6 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f003 031f 	and.w	r3, r3, #31
 8003a5e:	210f      	movs	r1, #15
 8003a60:	fa01 f303 	lsl.w	r3, r1, r3
 8003a64:	43db      	mvns	r3, r3
 8003a66:	401a      	ands	r2, r3
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d105      	bne.n	8003a80 <HAL_ADC_ConfigChannel+0xa0>
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	0e9b      	lsrs	r3, r3, #26
 8003a7a:	f003 031f 	and.w	r3, r3, #31
 8003a7e:	e011      	b.n	8003aa4 <HAL_ADC_ConfigChannel+0xc4>
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	fa93 f3a3 	rbit	r3, r3
 8003a8c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d101      	bne.n	8003a9c <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8003a98:	2320      	movs	r3, #32
 8003a9a:	e003      	b.n	8003aa4 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	fab3 f383 	clz	r3, r3
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	6839      	ldr	r1, [r7, #0]
 8003aa6:	6849      	ldr	r1, [r1, #4]
 8003aa8:	f001 011f 	and.w	r1, r1, #31
 8003aac:	408b      	lsls	r3, r1
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	089b      	lsrs	r3, r3, #2
 8003aba:	1c5a      	adds	r2, r3, #1
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	69db      	ldr	r3, [r3, #28]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d808      	bhi.n	8003ad6 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6818      	ldr	r0, [r3, #0]
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	6859      	ldr	r1, [r3, #4]
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	f7ff fb0c 	bl	80030ee <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6818      	ldr	r0, [r3, #0]
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	6819      	ldr	r1, [r3, #0]
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	f7ff fb49 	bl	800317a <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f280 8097 	bge.w	8003c20 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003af2:	4851      	ldr	r0, [pc, #324]	; (8003c38 <HAL_ADC_ConfigChannel+0x258>)
 8003af4:	f7ff fabe 	bl	8003074 <LL_ADC_GetCommonPathInternalCh>
 8003af8:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a4f      	ldr	r2, [pc, #316]	; (8003c3c <HAL_ADC_ConfigChannel+0x25c>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d120      	bne.n	8003b46 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d11b      	bne.n	8003b46 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b14:	4619      	mov	r1, r3
 8003b16:	4848      	ldr	r0, [pc, #288]	; (8003c38 <HAL_ADC_ConfigChannel+0x258>)
 8003b18:	f7ff fa9a 	bl	8003050 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b1c:	4b48      	ldr	r3, [pc, #288]	; (8003c40 <HAL_ADC_ConfigChannel+0x260>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	099b      	lsrs	r3, r3, #6
 8003b22:	4a48      	ldr	r2, [pc, #288]	; (8003c44 <HAL_ADC_ConfigChannel+0x264>)
 8003b24:	fba2 2303 	umull	r2, r3, r2, r3
 8003b28:	099b      	lsrs	r3, r3, #6
 8003b2a:	1c5a      	adds	r2, r3, #1
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	4413      	add	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003b36:	e002      	b.n	8003b3e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1f9      	bne.n	8003b38 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003b44:	e06c      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a3f      	ldr	r2, [pc, #252]	; (8003c48 <HAL_ADC_ConfigChannel+0x268>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d10c      	bne.n	8003b6a <HAL_ADC_ConfigChannel+0x18a>
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d107      	bne.n	8003b6a <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b60:	4619      	mov	r1, r3
 8003b62:	4835      	ldr	r0, [pc, #212]	; (8003c38 <HAL_ADC_ConfigChannel+0x258>)
 8003b64:	f7ff fa74 	bl	8003050 <LL_ADC_SetCommonPathInternalCh>
 8003b68:	e05a      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a37      	ldr	r2, [pc, #220]	; (8003c4c <HAL_ADC_ConfigChannel+0x26c>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d155      	bne.n	8003c20 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d150      	bne.n	8003c20 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b84:	4619      	mov	r1, r3
 8003b86:	482c      	ldr	r0, [pc, #176]	; (8003c38 <HAL_ADC_ConfigChannel+0x258>)
 8003b88:	f7ff fa62 	bl	8003050 <LL_ADC_SetCommonPathInternalCh>
 8003b8c:	e048      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b96:	d004      	beq.n	8003ba2 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003b9c:	4a25      	ldr	r2, [pc, #148]	; (8003c34 <HAL_ADC_ConfigChannel+0x254>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d107      	bne.n	8003bb2 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4619      	mov	r1, r3
 8003bac:	4610      	mov	r0, r2
 8003bae:	f7ff fad1 	bl	8003154 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	da32      	bge.n	8003c20 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003bba:	481f      	ldr	r0, [pc, #124]	; (8003c38 <HAL_ADC_ConfigChannel+0x258>)
 8003bbc:	f7ff fa5a 	bl	8003074 <LL_ADC_GetCommonPathInternalCh>
 8003bc0:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a1d      	ldr	r2, [pc, #116]	; (8003c3c <HAL_ADC_ConfigChannel+0x25c>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d107      	bne.n	8003bdc <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	4818      	ldr	r0, [pc, #96]	; (8003c38 <HAL_ADC_ConfigChannel+0x258>)
 8003bd6:	f7ff fa3b 	bl	8003050 <LL_ADC_SetCommonPathInternalCh>
 8003bda:	e021      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a19      	ldr	r2, [pc, #100]	; (8003c48 <HAL_ADC_ConfigChannel+0x268>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d107      	bne.n	8003bf6 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003bec:	4619      	mov	r1, r3
 8003bee:	4812      	ldr	r0, [pc, #72]	; (8003c38 <HAL_ADC_ConfigChannel+0x258>)
 8003bf0:	f7ff fa2e 	bl	8003050 <LL_ADC_SetCommonPathInternalCh>
 8003bf4:	e014      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a14      	ldr	r2, [pc, #80]	; (8003c4c <HAL_ADC_ConfigChannel+0x26c>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d10f      	bne.n	8003c20 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003c06:	4619      	mov	r1, r3
 8003c08:	480b      	ldr	r0, [pc, #44]	; (8003c38 <HAL_ADC_ConfigChannel+0x258>)
 8003c0a:	f7ff fa21 	bl	8003050 <LL_ADC_SetCommonPathInternalCh>
 8003c0e:	e007      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c14:	f043 0220 	orr.w	r2, r3, #32
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8003c28:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3720      	adds	r7, #32
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	80000004 	.word	0x80000004
 8003c38:	40012708 	.word	0x40012708
 8003c3c:	b0001000 	.word	0xb0001000
 8003c40:	20000000 	.word	0x20000000
 8003c44:	053e2d63 	.word	0x053e2d63
 8003c48:	b8004000 	.word	0xb8004000
 8003c4c:	b4002000 	.word	0xb4002000

08003c50 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7ff fb4f 	bl	8003300 <LL_ADC_REG_IsConversionOngoing>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d033      	beq.n	8003cd0 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7ff fb0f 	bl	8003290 <LL_ADC_IsDisableOngoing>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d104      	bne.n	8003c82 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7ff fb2c 	bl	80032da <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c82:	f7fe f9a5 	bl	8001fd0 <HAL_GetTick>
 8003c86:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003c88:	e01b      	b.n	8003cc2 <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003c8a:	f7fe f9a1 	bl	8001fd0 <HAL_GetTick>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d914      	bls.n	8003cc2 <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f003 0304 	and.w	r3, r3, #4
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d00d      	beq.n	8003cc2 <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003caa:	f043 0210 	orr.w	r2, r3, #16
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb6:	f043 0201 	orr.w	r2, r3, #1
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e007      	b.n	8003cd2 <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f003 0304 	and.w	r3, r3, #4
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1dc      	bne.n	8003c8a <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7ff fabd 	bl	800326c <LL_ADC_IsEnabled>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d169      	bne.n	8003dcc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	689a      	ldr	r2, [r3, #8]
 8003cfe:	4b36      	ldr	r3, [pc, #216]	; (8003dd8 <ADC_Enable+0xfc>)
 8003d00:	4013      	ands	r3, r2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00d      	beq.n	8003d22 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d0a:	f043 0210 	orr.w	r2, r3, #16
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d16:	f043 0201 	orr.w	r2, r3, #1
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e055      	b.n	8003dce <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7ff fa7a 	bl	8003220 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003d2c:	482b      	ldr	r0, [pc, #172]	; (8003ddc <ADC_Enable+0x100>)
 8003d2e:	f7ff f9a1 	bl	8003074 <LL_ADC_GetCommonPathInternalCh>
 8003d32:	4603      	mov	r3, r0
 8003d34:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00f      	beq.n	8003d5c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d3c:	4b28      	ldr	r3, [pc, #160]	; (8003de0 <ADC_Enable+0x104>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	099b      	lsrs	r3, r3, #6
 8003d42:	4a28      	ldr	r2, [pc, #160]	; (8003de4 <ADC_Enable+0x108>)
 8003d44:	fba2 2303 	umull	r2, r3, r2, r3
 8003d48:	099b      	lsrs	r3, r3, #6
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003d4e:	e002      	b.n	8003d56 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	3b01      	subs	r3, #1
 8003d54:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1f9      	bne.n	8003d50 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	7e5b      	ldrb	r3, [r3, #25]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d033      	beq.n	8003dcc <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003d64:	f7fe f934 	bl	8001fd0 <HAL_GetTick>
 8003d68:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d6a:	e028      	b.n	8003dbe <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7ff fa7b 	bl	800326c <LL_ADC_IsEnabled>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d104      	bne.n	8003d86 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7ff fa4d 	bl	8003220 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003d86:	f7fe f923 	bl	8001fd0 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d914      	bls.n	8003dbe <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0301 	and.w	r3, r3, #1
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d00d      	beq.n	8003dbe <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da6:	f043 0210 	orr.w	r2, r3, #16
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db2:	f043 0201 	orr.w	r2, r3, #1
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e007      	b.n	8003dce <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0301 	and.w	r3, r3, #1
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d1cf      	bne.n	8003d6c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3710      	adds	r7, #16
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	80000017 	.word	0x80000017
 8003ddc:	40012708 	.word	0x40012708
 8003de0:	20000000 	.word	0x20000000
 8003de4:	053e2d63 	.word	0x053e2d63

08003de8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7ff fa4b 	bl	8003290 <LL_ADC_IsDisableOngoing>
 8003dfa:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4618      	mov	r0, r3
 8003e02:	f7ff fa33 	bl	800326c <LL_ADC_IsEnabled>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d047      	beq.n	8003e9c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d144      	bne.n	8003e9c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	f003 0305 	and.w	r3, r3, #5
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d10c      	bne.n	8003e3a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7ff fa0e 	bl	8003246 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2203      	movs	r2, #3
 8003e30:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003e32:	f7fe f8cd 	bl	8001fd0 <HAL_GetTick>
 8003e36:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003e38:	e029      	b.n	8003e8e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3e:	f043 0210 	orr.w	r2, r3, #16
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e4a:	f043 0201 	orr.w	r2, r3, #1
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e023      	b.n	8003e9e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003e56:	f7fe f8bb 	bl	8001fd0 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d914      	bls.n	8003e8e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00d      	beq.n	8003e8e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e76:	f043 0210 	orr.w	r2, r3, #16
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e82:	f043 0201 	orr.w	r2, r3, #1
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e007      	b.n	8003e9e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	f003 0301 	and.w	r3, r3, #1
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1dc      	bne.n	8003e56 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3710      	adds	r7, #16
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}

08003ea6 <LL_ADC_IsEnabled>:
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b083      	sub	sp, #12
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d101      	bne.n	8003ebe <LL_ADC_IsEnabled+0x18>
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e000      	b.n	8003ec0 <LL_ADC_IsEnabled+0x1a>
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bc80      	pop	{r7}
 8003ec8:	4770      	bx	lr

08003eca <LL_ADC_IsCalibrationOnGoing>:
{
 8003eca:	b480      	push	{r7}
 8003ecc:	b083      	sub	sp, #12
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003eda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003ede:	d101      	bne.n	8003ee4 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e000      	b.n	8003ee6 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bc80      	pop	{r7}
 8003eee:	4770      	bx	lr

08003ef0 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_adc_dma_transfer; /* Note: Variable not declared as volatile because register read is already declared as volatile */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d101      	bne.n	8003f0a <HAL_ADCEx_Calibration_Start+0x1a>
 8003f06:	2302      	movs	r3, #2
 8003f08:	e068      	b.n	8003fdc <HAL_ADCEx_Calibration_Start+0xec>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7ff ff68 	bl	8003de8 <ADC_Disable>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7ff ffc0 	bl	8003ea6 <LL_ADC_IsEnabled>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d14c      	bne.n	8003fc6 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f30:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003f34:	f043 0202 	orr.w	r2, r3, #2
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68da      	ldr	r2, [r3, #12]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f022 0203 	bic.w	r2, r2, #3
 8003f56:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689a      	ldr	r2, [r3, #8]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003f66:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003f68:	e014      	b.n	8003f94 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8003f76:	d30d      	bcc.n	8003f94 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f7c:	f023 0312 	bic.w	r3, r3, #18
 8003f80:	f043 0210 	orr.w	r2, r3, #16
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        __HAL_UNLOCK(hadc);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e023      	b.n	8003fdc <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7ff ff96 	bl	8003eca <LL_ADC_IsCalibrationOnGoing>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d1e2      	bne.n	8003f6a <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68d9      	ldr	r1, [r3, #12]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fb8:	f023 0303 	bic.w	r3, r3, #3
 8003fbc:	f043 0201 	orr.w	r2, r3, #1
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	659a      	str	r2, [r3, #88]	; 0x58
 8003fc4:	e005      	b.n	8003fd2 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fca:	f043 0210 	orr.w	r2, r3, #16
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8003fda:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3718      	adds	r7, #24
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f003 0307 	and.w	r3, r3, #7
 8003ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ff4:	4b0c      	ldr	r3, [pc, #48]	; (8004028 <__NVIC_SetPriorityGrouping+0x44>)
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004000:	4013      	ands	r3, r2
 8004002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800400c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004010:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004016:	4a04      	ldr	r2, [pc, #16]	; (8004028 <__NVIC_SetPriorityGrouping+0x44>)
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	60d3      	str	r3, [r2, #12]
}
 800401c:	bf00      	nop
 800401e:	3714      	adds	r7, #20
 8004020:	46bd      	mov	sp, r7
 8004022:	bc80      	pop	{r7}
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	e000ed00 	.word	0xe000ed00

0800402c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004030:	4b04      	ldr	r3, [pc, #16]	; (8004044 <__NVIC_GetPriorityGrouping+0x18>)
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	0a1b      	lsrs	r3, r3, #8
 8004036:	f003 0307 	and.w	r3, r3, #7
}
 800403a:	4618      	mov	r0, r3
 800403c:	46bd      	mov	sp, r7
 800403e:	bc80      	pop	{r7}
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	e000ed00 	.word	0xe000ed00

08004048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	4603      	mov	r3, r0
 8004050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004056:	2b00      	cmp	r3, #0
 8004058:	db0b      	blt.n	8004072 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800405a:	79fb      	ldrb	r3, [r7, #7]
 800405c:	f003 021f 	and.w	r2, r3, #31
 8004060:	4906      	ldr	r1, [pc, #24]	; (800407c <__NVIC_EnableIRQ+0x34>)
 8004062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004066:	095b      	lsrs	r3, r3, #5
 8004068:	2001      	movs	r0, #1
 800406a:	fa00 f202 	lsl.w	r2, r0, r2
 800406e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004072:	bf00      	nop
 8004074:	370c      	adds	r7, #12
 8004076:	46bd      	mov	sp, r7
 8004078:	bc80      	pop	{r7}
 800407a:	4770      	bx	lr
 800407c:	e000e100 	.word	0xe000e100

08004080 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	4603      	mov	r3, r0
 8004088:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800408a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800408e:	2b00      	cmp	r3, #0
 8004090:	db12      	blt.n	80040b8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004092:	79fb      	ldrb	r3, [r7, #7]
 8004094:	f003 021f 	and.w	r2, r3, #31
 8004098:	490a      	ldr	r1, [pc, #40]	; (80040c4 <__NVIC_DisableIRQ+0x44>)
 800409a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800409e:	095b      	lsrs	r3, r3, #5
 80040a0:	2001      	movs	r0, #1
 80040a2:	fa00 f202 	lsl.w	r2, r0, r2
 80040a6:	3320      	adds	r3, #32
 80040a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80040ac:	f3bf 8f4f 	dsb	sy
}
 80040b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80040b2:	f3bf 8f6f 	isb	sy
}
 80040b6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	bc80      	pop	{r7}
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	e000e100 	.word	0xe000e100

080040c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	4603      	mov	r3, r0
 80040d0:	6039      	str	r1, [r7, #0]
 80040d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	db0a      	blt.n	80040f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	b2da      	uxtb	r2, r3
 80040e0:	490c      	ldr	r1, [pc, #48]	; (8004114 <__NVIC_SetPriority+0x4c>)
 80040e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040e6:	0112      	lsls	r2, r2, #4
 80040e8:	b2d2      	uxtb	r2, r2
 80040ea:	440b      	add	r3, r1
 80040ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040f0:	e00a      	b.n	8004108 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	b2da      	uxtb	r2, r3
 80040f6:	4908      	ldr	r1, [pc, #32]	; (8004118 <__NVIC_SetPriority+0x50>)
 80040f8:	79fb      	ldrb	r3, [r7, #7]
 80040fa:	f003 030f 	and.w	r3, r3, #15
 80040fe:	3b04      	subs	r3, #4
 8004100:	0112      	lsls	r2, r2, #4
 8004102:	b2d2      	uxtb	r2, r2
 8004104:	440b      	add	r3, r1
 8004106:	761a      	strb	r2, [r3, #24]
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	bc80      	pop	{r7}
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	e000e100 	.word	0xe000e100
 8004118:	e000ed00 	.word	0xe000ed00

0800411c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800411c:	b480      	push	{r7}
 800411e:	b089      	sub	sp, #36	; 0x24
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f003 0307 	and.w	r3, r3, #7
 800412e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	f1c3 0307 	rsb	r3, r3, #7
 8004136:	2b04      	cmp	r3, #4
 8004138:	bf28      	it	cs
 800413a:	2304      	movcs	r3, #4
 800413c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	3304      	adds	r3, #4
 8004142:	2b06      	cmp	r3, #6
 8004144:	d902      	bls.n	800414c <NVIC_EncodePriority+0x30>
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	3b03      	subs	r3, #3
 800414a:	e000      	b.n	800414e <NVIC_EncodePriority+0x32>
 800414c:	2300      	movs	r3, #0
 800414e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004150:	f04f 32ff 	mov.w	r2, #4294967295
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	fa02 f303 	lsl.w	r3, r2, r3
 800415a:	43da      	mvns	r2, r3
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	401a      	ands	r2, r3
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004164:	f04f 31ff 	mov.w	r1, #4294967295
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	fa01 f303 	lsl.w	r3, r1, r3
 800416e:	43d9      	mvns	r1, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004174:	4313      	orrs	r3, r2
         );
}
 8004176:	4618      	mov	r0, r3
 8004178:	3724      	adds	r7, #36	; 0x24
 800417a:	46bd      	mov	sp, r7
 800417c:	bc80      	pop	{r7}
 800417e:	4770      	bx	lr

08004180 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f7ff ff2b 	bl	8003fe4 <__NVIC_SetPriorityGrouping>
}
 800418e:	bf00      	nop
 8004190:	3708      	adds	r7, #8
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b086      	sub	sp, #24
 800419a:	af00      	add	r7, sp, #0
 800419c:	4603      	mov	r3, r0
 800419e:	60b9      	str	r1, [r7, #8]
 80041a0:	607a      	str	r2, [r7, #4]
 80041a2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80041a4:	f7ff ff42 	bl	800402c <__NVIC_GetPriorityGrouping>
 80041a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	68b9      	ldr	r1, [r7, #8]
 80041ae:	6978      	ldr	r0, [r7, #20]
 80041b0:	f7ff ffb4 	bl	800411c <NVIC_EncodePriority>
 80041b4:	4602      	mov	r2, r0
 80041b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041ba:	4611      	mov	r1, r2
 80041bc:	4618      	mov	r0, r3
 80041be:	f7ff ff83 	bl	80040c8 <__NVIC_SetPriority>
}
 80041c2:	bf00      	nop
 80041c4:	3718      	adds	r7, #24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b082      	sub	sp, #8
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	4603      	mov	r3, r0
 80041d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d8:	4618      	mov	r0, r3
 80041da:	f7ff ff35 	bl	8004048 <__NVIC_EnableIRQ>
}
 80041de:	bf00      	nop
 80041e0:	3708      	adds	r7, #8
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b082      	sub	sp, #8
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	4603      	mov	r3, r0
 80041ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80041f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7ff ff43 	bl	8004080 <__NVIC_DisableIRQ>
}
 80041fa:	bf00      	nop
 80041fc:	3708      	adds	r7, #8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
	...

08004204 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e08e      	b.n	8004334 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	461a      	mov	r2, r3
 800421c:	4b47      	ldr	r3, [pc, #284]	; (800433c <HAL_DMA_Init+0x138>)
 800421e:	429a      	cmp	r2, r3
 8004220:	d80f      	bhi.n	8004242 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	461a      	mov	r2, r3
 8004228:	4b45      	ldr	r3, [pc, #276]	; (8004340 <HAL_DMA_Init+0x13c>)
 800422a:	4413      	add	r3, r2
 800422c:	4a45      	ldr	r2, [pc, #276]	; (8004344 <HAL_DMA_Init+0x140>)
 800422e:	fba2 2303 	umull	r2, r3, r2, r3
 8004232:	091b      	lsrs	r3, r3, #4
 8004234:	009a      	lsls	r2, r3, #2
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a42      	ldr	r2, [pc, #264]	; (8004348 <HAL_DMA_Init+0x144>)
 800423e:	641a      	str	r2, [r3, #64]	; 0x40
 8004240:	e00e      	b.n	8004260 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	461a      	mov	r2, r3
 8004248:	4b40      	ldr	r3, [pc, #256]	; (800434c <HAL_DMA_Init+0x148>)
 800424a:	4413      	add	r3, r2
 800424c:	4a3d      	ldr	r2, [pc, #244]	; (8004344 <HAL_DMA_Init+0x140>)
 800424e:	fba2 2303 	umull	r2, r3, r2, r3
 8004252:	091b      	lsrs	r3, r3, #4
 8004254:	009a      	lsls	r2, r3, #2
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a3c      	ldr	r2, [pc, #240]	; (8004350 <HAL_DMA_Init+0x14c>)
 800425e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	6812      	ldr	r2, [r2, #0]
 8004272:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004276:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800427a:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6819      	ldr	r1, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	689a      	ldr	r2, [r3, #8]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	431a      	orrs	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	431a      	orrs	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	431a      	orrs	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	431a      	orrs	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	69db      	ldr	r3, [r3, #28]
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a1b      	ldr	r3, [r3, #32]
 80042a8:	431a      	orrs	r2, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 fb24 	bl	8004900 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042c0:	d102      	bne.n	80042c8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685a      	ldr	r2, [r3, #4]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042d0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80042d4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80042de:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d010      	beq.n	800430a <HAL_DMA_Init+0x106>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	2b04      	cmp	r3, #4
 80042ee:	d80c      	bhi.n	800430a <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f000 fb4d 	bl	8004990 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042fa:	2200      	movs	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004306:	605a      	str	r2, [r3, #4]
 8004308:	e008      	b.n	800431c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2201      	movs	r2, #1
 8004326:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	3708      	adds	r7, #8
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40020407 	.word	0x40020407
 8004340:	bffdfff8 	.word	0xbffdfff8
 8004344:	cccccccd 	.word	0xcccccccd
 8004348:	40020000 	.word	0x40020000
 800434c:	bffdfbf8 	.word	0xbffdfbf8
 8004350:	40020400 	.word	0x40020400

08004354 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d101      	bne.n	8004366 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e07b      	b.n	800445e <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 0201 	bic.w	r2, r2, #1
 8004374:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	461a      	mov	r2, r3
 800437c:	4b3a      	ldr	r3, [pc, #232]	; (8004468 <HAL_DMA_DeInit+0x114>)
 800437e:	429a      	cmp	r2, r3
 8004380:	d80f      	bhi.n	80043a2 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	461a      	mov	r2, r3
 8004388:	4b38      	ldr	r3, [pc, #224]	; (800446c <HAL_DMA_DeInit+0x118>)
 800438a:	4413      	add	r3, r2
 800438c:	4a38      	ldr	r2, [pc, #224]	; (8004470 <HAL_DMA_DeInit+0x11c>)
 800438e:	fba2 2303 	umull	r2, r3, r2, r3
 8004392:	091b      	lsrs	r3, r3, #4
 8004394:	009a      	lsls	r2, r3, #2
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a35      	ldr	r2, [pc, #212]	; (8004474 <HAL_DMA_DeInit+0x120>)
 800439e:	641a      	str	r2, [r3, #64]	; 0x40
 80043a0:	e00e      	b.n	80043c0 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	461a      	mov	r2, r3
 80043a8:	4b33      	ldr	r3, [pc, #204]	; (8004478 <HAL_DMA_DeInit+0x124>)
 80043aa:	4413      	add	r3, r2
 80043ac:	4a30      	ldr	r2, [pc, #192]	; (8004470 <HAL_DMA_DeInit+0x11c>)
 80043ae:	fba2 2303 	umull	r2, r3, r2, r3
 80043b2:	091b      	lsrs	r3, r3, #4
 80043b4:	009a      	lsls	r2, r3, #2
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a2f      	ldr	r2, [pc, #188]	; (800447c <HAL_DMA_DeInit+0x128>)
 80043be:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2200      	movs	r2, #0
 80043c6:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043cc:	f003 021c 	and.w	r2, r3, #28
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d4:	2101      	movs	r1, #1
 80043d6:	fa01 f202 	lsl.w	r2, r1, r2
 80043da:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f000 fa8f 	bl	8004900 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043e6:	2200      	movs	r2, #0
 80043e8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80043f2:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d00f      	beq.n	800441c <HAL_DMA_DeInit+0xc8>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	2b04      	cmp	r3, #4
 8004402:	d80b      	bhi.n	800441c <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f000 fac3 	bl	8004990 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800440e:	2200      	movs	r2, #0
 8004410:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800441a:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	4618      	mov	r0, r3
 8004460:	3708      	adds	r7, #8
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	40020407 	.word	0x40020407
 800446c:	bffdfff8 	.word	0xbffdfff8
 8004470:	cccccccd 	.word	0xcccccccd
 8004474:	40020000 	.word	0x40020000
 8004478:	bffdfbf8 	.word	0xbffdfbf8
 800447c:	40020400 	.word	0x40020400

08004480 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
 800448c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800448e:	2300      	movs	r3, #0
 8004490:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004498:	2b01      	cmp	r3, #1
 800449a:	d101      	bne.n	80044a0 <HAL_DMA_Start_IT+0x20>
 800449c:	2302      	movs	r3, #2
 800449e:	e069      	b.n	8004574 <HAL_DMA_Start_IT+0xf4>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d155      	bne.n	8004560 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2202      	movs	r2, #2
 80044b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f022 0201 	bic.w	r2, r2, #1
 80044d0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	68b9      	ldr	r1, [r7, #8]
 80044d8:	68f8      	ldr	r0, [r7, #12]
 80044da:	f000 f9d3 	bl	8004884 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d008      	beq.n	80044f8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f042 020e 	orr.w	r2, r2, #14
 80044f4:	601a      	str	r2, [r3, #0]
 80044f6:	e00f      	b.n	8004518 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f022 0204 	bic.w	r2, r2, #4
 8004506:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f042 020a 	orr.w	r2, r2, #10
 8004516:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d007      	beq.n	8004536 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004530:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004534:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453a:	2b00      	cmp	r3, #0
 800453c:	d007      	beq.n	800454e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004548:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800454c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f042 0201 	orr.w	r2, r2, #1
 800455c:	601a      	str	r2, [r3, #0]
 800455e:	e008      	b.n	8004572 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2280      	movs	r2, #128	; 0x80
 8004564:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004572:	7dfb      	ldrb	r3, [r7, #23]
}
 8004574:	4618      	mov	r0, r3
 8004576:	3718      	adds	r7, #24
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e04f      	b.n	800462e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b02      	cmp	r3, #2
 8004598:	d008      	beq.n	80045ac <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2204      	movs	r2, #4
 800459e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e040      	b.n	800462e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f022 020e 	bic.w	r2, r2, #14
 80045ba:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045c6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f022 0201 	bic.w	r2, r2, #1
 80045da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e0:	f003 021c 	and.w	r2, r3, #28
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e8:	2101      	movs	r1, #1
 80045ea:	fa01 f202 	lsl.w	r2, r1, r2
 80045ee:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80045f8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00c      	beq.n	800461c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800460c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004610:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800461a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	bc80      	pop	{r7}
 8004636:	4770      	bx	lr

08004638 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004640:	2300      	movs	r3, #0
 8004642:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800464a:	b2db      	uxtb	r3, r3
 800464c:	2b02      	cmp	r3, #2
 800464e:	d005      	beq.n	800465c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2204      	movs	r2, #4
 8004654:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	73fb      	strb	r3, [r7, #15]
 800465a:	e047      	b.n	80046ec <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f022 020e 	bic.w	r2, r2, #14
 800466a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 0201 	bic.w	r2, r2, #1
 800467a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004686:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800468a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004690:	f003 021c 	and.w	r2, r3, #28
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004698:	2101      	movs	r1, #1
 800469a:	fa01 f202 	lsl.w	r2, r1, r2
 800469e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80046a8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00c      	beq.n	80046cc <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046c0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80046ca:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d003      	beq.n	80046ec <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	4798      	blx	r3
    }
  }
  return status;
 80046ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3710      	adds	r7, #16
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
	...

080046f8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004714:	f003 031c 	and.w	r3, r3, #28
 8004718:	2204      	movs	r2, #4
 800471a:	409a      	lsls	r2, r3
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	4013      	ands	r3, r2
 8004720:	2b00      	cmp	r3, #0
 8004722:	d027      	beq.n	8004774 <HAL_DMA_IRQHandler+0x7c>
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	f003 0304 	and.w	r3, r3, #4
 800472a:	2b00      	cmp	r3, #0
 800472c:	d022      	beq.n	8004774 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0320 	and.w	r3, r3, #32
 8004738:	2b00      	cmp	r3, #0
 800473a:	d107      	bne.n	800474c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0204 	bic.w	r2, r2, #4
 800474a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004750:	f003 021c 	and.w	r2, r3, #28
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004758:	2104      	movs	r1, #4
 800475a:	fa01 f202 	lsl.w	r2, r1, r2
 800475e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 8081 	beq.w	800486c <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004772:	e07b      	b.n	800486c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004778:	f003 031c 	and.w	r3, r3, #28
 800477c:	2202      	movs	r2, #2
 800477e:	409a      	lsls	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	4013      	ands	r3, r2
 8004784:	2b00      	cmp	r3, #0
 8004786:	d03d      	beq.n	8004804 <HAL_DMA_IRQHandler+0x10c>
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	2b00      	cmp	r3, #0
 8004790:	d038      	beq.n	8004804 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0320 	and.w	r3, r3, #32
 800479c:	2b00      	cmp	r3, #0
 800479e:	d10b      	bne.n	80047b8 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f022 020a 	bic.w	r2, r2, #10
 80047ae:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	461a      	mov	r2, r3
 80047be:	4b2e      	ldr	r3, [pc, #184]	; (8004878 <HAL_DMA_IRQHandler+0x180>)
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d909      	bls.n	80047d8 <HAL_DMA_IRQHandler+0xe0>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c8:	f003 031c 	and.w	r3, r3, #28
 80047cc:	4a2b      	ldr	r2, [pc, #172]	; (800487c <HAL_DMA_IRQHandler+0x184>)
 80047ce:	2102      	movs	r1, #2
 80047d0:	fa01 f303 	lsl.w	r3, r1, r3
 80047d4:	6053      	str	r3, [r2, #4]
 80047d6:	e008      	b.n	80047ea <HAL_DMA_IRQHandler+0xf2>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047dc:	f003 031c 	and.w	r3, r3, #28
 80047e0:	4a27      	ldr	r2, [pc, #156]	; (8004880 <HAL_DMA_IRQHandler+0x188>)
 80047e2:	2102      	movs	r1, #2
 80047e4:	fa01 f303 	lsl.w	r3, r1, r3
 80047e8:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d038      	beq.n	800486c <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004802:	e033      	b.n	800486c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004808:	f003 031c 	and.w	r3, r3, #28
 800480c:	2208      	movs	r2, #8
 800480e:	409a      	lsls	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4013      	ands	r3, r2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d02a      	beq.n	800486e <HAL_DMA_IRQHandler+0x176>
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f003 0308 	and.w	r3, r3, #8
 800481e:	2b00      	cmp	r3, #0
 8004820:	d025      	beq.n	800486e <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f022 020e 	bic.w	r2, r2, #14
 8004830:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004836:	f003 021c 	and.w	r2, r3, #28
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483e:	2101      	movs	r1, #1
 8004840:	fa01 f202 	lsl.w	r2, r1, r2
 8004844:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004860:	2b00      	cmp	r3, #0
 8004862:	d004      	beq.n	800486e <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800486c:	bf00      	nop
 800486e:	bf00      	nop
}
 8004870:	3710      	adds	r7, #16
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	40020080 	.word	0x40020080
 800487c:	40020400 	.word	0x40020400
 8004880:	40020000 	.word	0x40020000

08004884 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
 8004890:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800489a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d004      	beq.n	80048ae <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80048ac:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048b2:	f003 021c 	and.w	r2, r3, #28
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ba:	2101      	movs	r1, #1
 80048bc:	fa01 f202 	lsl.w	r2, r1, r2
 80048c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	683a      	ldr	r2, [r7, #0]
 80048c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	2b10      	cmp	r3, #16
 80048d0:	d108      	bne.n	80048e4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	68ba      	ldr	r2, [r7, #8]
 80048e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80048e2:	e007      	b.n	80048f4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68ba      	ldr	r2, [r7, #8]
 80048ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	60da      	str	r2, [r3, #12]
}
 80048f4:	bf00      	nop
 80048f6:	3714      	adds	r7, #20
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bc80      	pop	{r7}
 80048fc:	4770      	bx	lr
	...

08004900 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	461a      	mov	r2, r3
 800490e:	4b1c      	ldr	r3, [pc, #112]	; (8004980 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8004910:	429a      	cmp	r2, r3
 8004912:	d813      	bhi.n	800493c <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004918:	089b      	lsrs	r3, r3, #2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004920:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	b2db      	uxtb	r3, r3
 800492e:	3b08      	subs	r3, #8
 8004930:	4a14      	ldr	r2, [pc, #80]	; (8004984 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004932:	fba2 2303 	umull	r2, r3, r2, r3
 8004936:	091b      	lsrs	r3, r3, #4
 8004938:	60fb      	str	r3, [r7, #12]
 800493a:	e011      	b.n	8004960 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004940:	089b      	lsrs	r3, r3, #2
 8004942:	009a      	lsls	r2, r3, #2
 8004944:	4b10      	ldr	r3, [pc, #64]	; (8004988 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8004946:	4413      	add	r3, r2
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	b2db      	uxtb	r3, r3
 8004952:	3b08      	subs	r3, #8
 8004954:	4a0b      	ldr	r2, [pc, #44]	; (8004984 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004956:	fba2 2303 	umull	r2, r3, r2, r3
 800495a:	091b      	lsrs	r3, r3, #4
 800495c:	3307      	adds	r3, #7
 800495e:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a0a      	ldr	r2, [pc, #40]	; (800498c <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8004964:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f003 031f 	and.w	r3, r3, #31
 800496c:	2201      	movs	r2, #1
 800496e:	409a      	lsls	r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004974:	bf00      	nop
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	bc80      	pop	{r7}
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	40020407 	.word	0x40020407
 8004984:	cccccccd 	.word	0xcccccccd
 8004988:	4002081c 	.word	0x4002081c
 800498c:	40020880 	.word	0x40020880

08004990 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049a0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	4b0a      	ldr	r3, [pc, #40]	; (80049d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80049a6:	4413      	add	r3, r2
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	461a      	mov	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a08      	ldr	r2, [pc, #32]	; (80049d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80049b4:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	3b01      	subs	r3, #1
 80049ba:	f003 0303 	and.w	r3, r3, #3
 80049be:	2201      	movs	r2, #1
 80049c0:	409a      	lsls	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80049c6:	bf00      	nop
 80049c8:	3714      	adds	r7, #20
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bc80      	pop	{r7}
 80049ce:	4770      	bx	lr
 80049d0:	1000823f 	.word	0x1000823f
 80049d4:	40020940 	.word	0x40020940

080049d8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80049d8:	b480      	push	{r7}
 80049da:	b087      	sub	sp, #28
 80049dc:	af00      	add	r7, sp, #0
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	460b      	mov	r3, r1
 80049e2:	607a      	str	r2, [r7, #4]
 80049e4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80049e6:	2300      	movs	r3, #0
 80049e8:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80049ea:	7afb      	ldrb	r3, [r7, #11]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d103      	bne.n	80049f8 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	605a      	str	r2, [r3, #4]
      break;
 80049f6:	e002      	b.n	80049fe <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	75fb      	strb	r3, [r7, #23]
      break;
 80049fc:	bf00      	nop
  }

  return status;
 80049fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	371c      	adds	r7, #28
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bc80      	pop	{r7}
 8004a08:	4770      	bx	lr

08004a0a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
 8004a12:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d101      	bne.n	8004a1e <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e003      	b.n	8004a26 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	683a      	ldr	r2, [r7, #0]
 8004a22:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004a24:	2300      	movs	r3, #0
  }
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bc80      	pop	{r7}
 8004a2e:	4770      	bx	lr

08004a30 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b087      	sub	sp, #28
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a3e:	e140      	b.n	8004cc2 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	2101      	movs	r1, #1
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	fa01 f303 	lsl.w	r3, r1, r3
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	f000 8132 	beq.w	8004cbc <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f003 0303 	and.w	r3, r3, #3
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d005      	beq.n	8004a70 <HAL_GPIO_Init+0x40>
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	f003 0303 	and.w	r3, r3, #3
 8004a6c:	2b02      	cmp	r3, #2
 8004a6e:	d130      	bne.n	8004ad2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	005b      	lsls	r3, r3, #1
 8004a7a:	2203      	movs	r2, #3
 8004a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a80:	43db      	mvns	r3, r3
 8004a82:	693a      	ldr	r2, [r7, #16]
 8004a84:	4013      	ands	r3, r2
 8004a86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	68da      	ldr	r2, [r3, #12]
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	005b      	lsls	r3, r3, #1
 8004a90:	fa02 f303 	lsl.w	r3, r2, r3
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004aae:	43db      	mvns	r3, r3
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	091b      	lsrs	r3, r3, #4
 8004abc:	f003 0201 	and.w	r2, r3, #1
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f003 0303 	and.w	r3, r3, #3
 8004ada:	2b03      	cmp	r3, #3
 8004adc:	d017      	beq.n	8004b0e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	005b      	lsls	r3, r3, #1
 8004ae8:	2203      	movs	r2, #3
 8004aea:	fa02 f303 	lsl.w	r3, r2, r3
 8004aee:	43db      	mvns	r3, r3
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	4013      	ands	r3, r2
 8004af4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	005b      	lsls	r3, r3, #1
 8004afe:	fa02 f303 	lsl.w	r3, r2, r3
 8004b02:	693a      	ldr	r2, [r7, #16]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	693a      	ldr	r2, [r7, #16]
 8004b0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f003 0303 	and.w	r3, r3, #3
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d123      	bne.n	8004b62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	08da      	lsrs	r2, r3, #3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	3208      	adds	r2, #8
 8004b22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	f003 0307 	and.w	r3, r3, #7
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	220f      	movs	r2, #15
 8004b32:	fa02 f303 	lsl.w	r3, r2, r3
 8004b36:	43db      	mvns	r3, r3
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	691a      	ldr	r2, [r3, #16]
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f003 0307 	and.w	r3, r3, #7
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4e:	693a      	ldr	r2, [r7, #16]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	08da      	lsrs	r2, r3, #3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3208      	adds	r2, #8
 8004b5c:	6939      	ldr	r1, [r7, #16]
 8004b5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	005b      	lsls	r3, r3, #1
 8004b6c:	2203      	movs	r2, #3
 8004b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b72:	43db      	mvns	r3, r3
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	4013      	ands	r3, r2
 8004b78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	f003 0203 	and.w	r2, r3, #3
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	005b      	lsls	r3, r3, #1
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	693a      	ldr	r2, [r7, #16]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	693a      	ldr	r2, [r7, #16]
 8004b94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	f000 808c 	beq.w	8004cbc <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004ba4:	4a4e      	ldr	r2, [pc, #312]	; (8004ce0 <HAL_GPIO_Init+0x2b0>)
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	089b      	lsrs	r3, r3, #2
 8004baa:	3302      	adds	r3, #2
 8004bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f003 0303 	and.w	r3, r3, #3
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	2207      	movs	r2, #7
 8004bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc0:	43db      	mvns	r3, r3
 8004bc2:	693a      	ldr	r2, [r7, #16]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004bce:	d00d      	beq.n	8004bec <HAL_GPIO_Init+0x1bc>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a44      	ldr	r2, [pc, #272]	; (8004ce4 <HAL_GPIO_Init+0x2b4>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d007      	beq.n	8004be8 <HAL_GPIO_Init+0x1b8>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a43      	ldr	r2, [pc, #268]	; (8004ce8 <HAL_GPIO_Init+0x2b8>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d101      	bne.n	8004be4 <HAL_GPIO_Init+0x1b4>
 8004be0:	2302      	movs	r3, #2
 8004be2:	e004      	b.n	8004bee <HAL_GPIO_Init+0x1be>
 8004be4:	2307      	movs	r3, #7
 8004be6:	e002      	b.n	8004bee <HAL_GPIO_Init+0x1be>
 8004be8:	2301      	movs	r3, #1
 8004bea:	e000      	b.n	8004bee <HAL_GPIO_Init+0x1be>
 8004bec:	2300      	movs	r3, #0
 8004bee:	697a      	ldr	r2, [r7, #20]
 8004bf0:	f002 0203 	and.w	r2, r2, #3
 8004bf4:	0092      	lsls	r2, r2, #2
 8004bf6:	4093      	lsls	r3, r2
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004bfe:	4938      	ldr	r1, [pc, #224]	; (8004ce0 <HAL_GPIO_Init+0x2b0>)
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	089b      	lsrs	r3, r3, #2
 8004c04:	3302      	adds	r3, #2
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004c0c:	4b37      	ldr	r3, [pc, #220]	; (8004cec <HAL_GPIO_Init+0x2bc>)
 8004c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c12:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	43db      	mvns	r3, r3
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d003      	beq.n	8004c32 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8004c2a:	693a      	ldr	r2, [r7, #16]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8004c32:	4a2e      	ldr	r2, [pc, #184]	; (8004cec <HAL_GPIO_Init+0x2bc>)
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8004c3a:	4b2c      	ldr	r3, [pc, #176]	; (8004cec <HAL_GPIO_Init+0x2bc>)
 8004c3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c40:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	43db      	mvns	r3, r3
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4013      	ands	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d003      	beq.n	8004c60 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004c58:	693a      	ldr	r2, [r7, #16]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8004c60:	4a22      	ldr	r2, [pc, #136]	; (8004cec <HAL_GPIO_Init+0x2bc>)
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004c68:	4b20      	ldr	r3, [pc, #128]	; (8004cec <HAL_GPIO_Init+0x2bc>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	43db      	mvns	r3, r3
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	4013      	ands	r3, r2
 8004c76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d003      	beq.n	8004c8c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004c8c:	4a17      	ldr	r2, [pc, #92]	; (8004cec <HAL_GPIO_Init+0x2bc>)
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004c92:	4b16      	ldr	r3, [pc, #88]	; (8004cec <HAL_GPIO_Init+0x2bc>)
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	43db      	mvns	r3, r3
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d003      	beq.n	8004cb6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004cae:	693a      	ldr	r2, [r7, #16]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004cb6:	4a0d      	ldr	r2, [pc, #52]	; (8004cec <HAL_GPIO_Init+0x2bc>)
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f47f aeb7 	bne.w	8004a40 <HAL_GPIO_Init+0x10>
  }
}
 8004cd2:	bf00      	nop
 8004cd4:	bf00      	nop
 8004cd6:	371c      	adds	r7, #28
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bc80      	pop	{r7}
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	40010000 	.word	0x40010000
 8004ce4:	48000400 	.word	0x48000400
 8004ce8:	48000800 	.word	0x48000800
 8004cec:	58000800 	.word	0x58000800

08004cf0 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b087      	sub	sp, #28
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004cfe:	e0af      	b.n	8004e60 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004d00:	2201      	movs	r2, #1
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	fa02 f303 	lsl.w	r3, r2, r3
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f000 80a2 	beq.w	8004e5a <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004d16:	4a59      	ldr	r2, [pc, #356]	; (8004e7c <HAL_GPIO_DeInit+0x18c>)
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	089b      	lsrs	r3, r3, #2
 8004d1c:	3302      	adds	r3, #2
 8004d1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d22:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	2207      	movs	r2, #7
 8004d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	4013      	ands	r3, r2
 8004d36:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004d3e:	d00d      	beq.n	8004d5c <HAL_GPIO_DeInit+0x6c>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a4f      	ldr	r2, [pc, #316]	; (8004e80 <HAL_GPIO_DeInit+0x190>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d007      	beq.n	8004d58 <HAL_GPIO_DeInit+0x68>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a4e      	ldr	r2, [pc, #312]	; (8004e84 <HAL_GPIO_DeInit+0x194>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d101      	bne.n	8004d54 <HAL_GPIO_DeInit+0x64>
 8004d50:	2302      	movs	r3, #2
 8004d52:	e004      	b.n	8004d5e <HAL_GPIO_DeInit+0x6e>
 8004d54:	2307      	movs	r3, #7
 8004d56:	e002      	b.n	8004d5e <HAL_GPIO_DeInit+0x6e>
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e000      	b.n	8004d5e <HAL_GPIO_DeInit+0x6e>
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	f002 0203 	and.w	r2, r2, #3
 8004d64:	0092      	lsls	r2, r2, #2
 8004d66:	4093      	lsls	r3, r2
 8004d68:	68fa      	ldr	r2, [r7, #12]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d136      	bne.n	8004ddc <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8004d6e:	4b46      	ldr	r3, [pc, #280]	; (8004e88 <HAL_GPIO_DeInit+0x198>)
 8004d70:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	43db      	mvns	r3, r3
 8004d78:	4943      	ldr	r1, [pc, #268]	; (8004e88 <HAL_GPIO_DeInit+0x198>)
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004d80:	4b41      	ldr	r3, [pc, #260]	; (8004e88 <HAL_GPIO_DeInit+0x198>)
 8004d82:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	43db      	mvns	r3, r3
 8004d8a:	493f      	ldr	r1, [pc, #252]	; (8004e88 <HAL_GPIO_DeInit+0x198>)
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8004d92:	4b3d      	ldr	r3, [pc, #244]	; (8004e88 <HAL_GPIO_DeInit+0x198>)
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	43db      	mvns	r3, r3
 8004d9a:	493b      	ldr	r1, [pc, #236]	; (8004e88 <HAL_GPIO_DeInit+0x198>)
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004da0:	4b39      	ldr	r3, [pc, #228]	; (8004e88 <HAL_GPIO_DeInit+0x198>)
 8004da2:	685a      	ldr	r2, [r3, #4]
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	43db      	mvns	r3, r3
 8004da8:	4937      	ldr	r1, [pc, #220]	; (8004e88 <HAL_GPIO_DeInit+0x198>)
 8004daa:	4013      	ands	r3, r2
 8004dac:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f003 0303 	and.w	r3, r3, #3
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	2207      	movs	r2, #7
 8004db8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dbc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004dbe:	4a2f      	ldr	r2, [pc, #188]	; (8004e7c <HAL_GPIO_DeInit+0x18c>)
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	089b      	lsrs	r3, r3, #2
 8004dc4:	3302      	adds	r3, #2
 8004dc6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	43da      	mvns	r2, r3
 8004dce:	482b      	ldr	r0, [pc, #172]	; (8004e7c <HAL_GPIO_DeInit+0x18c>)
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	089b      	lsrs	r3, r3, #2
 8004dd4:	400a      	ands	r2, r1
 8004dd6:	3302      	adds	r3, #2
 8004dd8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	005b      	lsls	r3, r3, #1
 8004de4:	2103      	movs	r1, #3
 8004de6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dea:	431a      	orrs	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	08da      	lsrs	r2, r3, #3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	3208      	adds	r2, #8
 8004df8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f003 0307 	and.w	r3, r3, #7
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	220f      	movs	r2, #15
 8004e06:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0a:	43db      	mvns	r3, r3
 8004e0c:	697a      	ldr	r2, [r7, #20]
 8004e0e:	08d2      	lsrs	r2, r2, #3
 8004e10:	4019      	ands	r1, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	3208      	adds	r2, #8
 8004e16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	689a      	ldr	r2, [r3, #8]
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	005b      	lsls	r3, r3, #1
 8004e22:	2103      	movs	r1, #3
 8004e24:	fa01 f303 	lsl.w	r3, r1, r3
 8004e28:	43db      	mvns	r3, r3
 8004e2a:	401a      	ands	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685a      	ldr	r2, [r3, #4]
 8004e34:	2101      	movs	r1, #1
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	fa01 f303 	lsl.w	r3, r1, r3
 8004e3c:	43db      	mvns	r3, r3
 8004e3e:	401a      	ands	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	68da      	ldr	r2, [r3, #12]
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	2103      	movs	r1, #3
 8004e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8004e52:	43db      	mvns	r3, r3
 8004e54:	401a      	ands	r2, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004e60:	683a      	ldr	r2, [r7, #0]
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	fa22 f303 	lsr.w	r3, r2, r3
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	f47f af49 	bne.w	8004d00 <HAL_GPIO_DeInit+0x10>
  }
}
 8004e6e:	bf00      	nop
 8004e70:	bf00      	nop
 8004e72:	371c      	adds	r7, #28
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bc80      	pop	{r7}
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	40010000 	.word	0x40010000
 8004e80:	48000400 	.word	0x48000400
 8004e84:	48000800 	.word	0x48000800
 8004e88:	58000800 	.word	0x58000800

08004e8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	460b      	mov	r3, r1
 8004e96:	807b      	strh	r3, [r7, #2]
 8004e98:	4613      	mov	r3, r2
 8004e9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e9c:	787b      	ldrb	r3, [r7, #1]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d003      	beq.n	8004eaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ea2:	887a      	ldrh	r2, [r7, #2]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ea8:	e002      	b.n	8004eb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004eaa:	887a      	ldrh	r2, [r7, #2]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bc80      	pop	{r7}
 8004eb8:	4770      	bx	lr

08004eba <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004eba:	b480      	push	{r7}
 8004ebc:	b085      	sub	sp, #20
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ecc:	887a      	ldrh	r2, [r7, #2]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	041a      	lsls	r2, r3, #16
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	43d9      	mvns	r1, r3
 8004ed8:	887b      	ldrh	r3, [r7, #2]
 8004eda:	400b      	ands	r3, r1
 8004edc:	431a      	orrs	r2, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	619a      	str	r2, [r3, #24]
}
 8004ee2:	bf00      	nop
 8004ee4:	3714      	adds	r7, #20
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bc80      	pop	{r7}
 8004eea:	4770      	bx	lr

08004eec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004ef6:	4b08      	ldr	r3, [pc, #32]	; (8004f18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ef8:	68da      	ldr	r2, [r3, #12]
 8004efa:	88fb      	ldrh	r3, [r7, #6]
 8004efc:	4013      	ands	r3, r2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d006      	beq.n	8004f10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004f02:	4a05      	ldr	r2, [pc, #20]	; (8004f18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004f04:	88fb      	ldrh	r3, [r7, #6]
 8004f06:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004f08:	88fb      	ldrh	r3, [r7, #6]
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f005 fa54 	bl	800a3b8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004f10:	bf00      	nop
 8004f12:	3708      	adds	r7, #8
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	58000800 	.word	0x58000800

08004f1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e081      	b.n	8005032 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d106      	bne.n	8004f48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f7fc fc78 	bl	8001838 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2224      	movs	r2, #36	; 0x24
 8004f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 0201 	bic.w	r2, r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004f6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	689a      	ldr	r2, [r3, #8]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d107      	bne.n	8004f96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	689a      	ldr	r2, [r3, #8]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f92:	609a      	str	r2, [r3, #8]
 8004f94:	e006      	b.n	8004fa4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	689a      	ldr	r2, [r3, #8]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004fa2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d104      	bne.n	8004fb6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004fb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6812      	ldr	r2, [r2, #0]
 8004fc0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004fc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004fc8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68da      	ldr	r2, [r3, #12]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004fd8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	691a      	ldr	r2, [r3, #16]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	69d9      	ldr	r1, [r3, #28]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a1a      	ldr	r2, [r3, #32]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	430a      	orrs	r2, r1
 8005002:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f042 0201 	orr.w	r2, r2, #1
 8005012:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2220      	movs	r2, #32
 800501e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3708      	adds	r7, #8
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
	...

0800503c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b088      	sub	sp, #32
 8005040:	af02      	add	r7, sp, #8
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	607a      	str	r2, [r7, #4]
 8005046:	461a      	mov	r2, r3
 8005048:	460b      	mov	r3, r1
 800504a:	817b      	strh	r3, [r7, #10]
 800504c:	4613      	mov	r3, r2
 800504e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b20      	cmp	r3, #32
 800505a:	f040 80da 	bne.w	8005212 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005064:	2b01      	cmp	r3, #1
 8005066:	d101      	bne.n	800506c <HAL_I2C_Master_Transmit+0x30>
 8005068:	2302      	movs	r3, #2
 800506a:	e0d3      	b.n	8005214 <HAL_I2C_Master_Transmit+0x1d8>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005074:	f7fc ffac 	bl	8001fd0 <HAL_GetTick>
 8005078:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	9300      	str	r3, [sp, #0]
 800507e:	2319      	movs	r3, #25
 8005080:	2201      	movs	r2, #1
 8005082:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 f9e5 	bl	8005456 <I2C_WaitOnFlagUntilTimeout>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e0be      	b.n	8005214 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2221      	movs	r2, #33	; 0x21
 800509a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2210      	movs	r2, #16
 80050a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2200      	movs	r2, #0
 80050aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	893a      	ldrh	r2, [r7, #8]
 80050b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	2bff      	cmp	r3, #255	; 0xff
 80050c6:	d90e      	bls.n	80050e6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	22ff      	movs	r2, #255	; 0xff
 80050cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d2:	b2da      	uxtb	r2, r3
 80050d4:	8979      	ldrh	r1, [r7, #10]
 80050d6:	4b51      	ldr	r3, [pc, #324]	; (800521c <HAL_I2C_Master_Transmit+0x1e0>)
 80050d8:	9300      	str	r3, [sp, #0]
 80050da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	f000 fb58 	bl	8005794 <I2C_TransferConfig>
 80050e4:	e06c      	b.n	80051c0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050f4:	b2da      	uxtb	r2, r3
 80050f6:	8979      	ldrh	r1, [r7, #10]
 80050f8:	4b48      	ldr	r3, [pc, #288]	; (800521c <HAL_I2C_Master_Transmit+0x1e0>)
 80050fa:	9300      	str	r3, [sp, #0]
 80050fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f000 fb47 	bl	8005794 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005106:	e05b      	b.n	80051c0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005108:	697a      	ldr	r2, [r7, #20]
 800510a:	6a39      	ldr	r1, [r7, #32]
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 f9e2 	bl	80054d6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e07b      	b.n	8005214 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005120:	781a      	ldrb	r2, [r3, #0]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512c:	1c5a      	adds	r2, r3, #1
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005136:	b29b      	uxth	r3, r3
 8005138:	3b01      	subs	r3, #1
 800513a:	b29a      	uxth	r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005144:	3b01      	subs	r3, #1
 8005146:	b29a      	uxth	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005150:	b29b      	uxth	r3, r3
 8005152:	2b00      	cmp	r3, #0
 8005154:	d034      	beq.n	80051c0 <HAL_I2C_Master_Transmit+0x184>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800515a:	2b00      	cmp	r3, #0
 800515c:	d130      	bne.n	80051c0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	9300      	str	r3, [sp, #0]
 8005162:	6a3b      	ldr	r3, [r7, #32]
 8005164:	2200      	movs	r2, #0
 8005166:	2180      	movs	r1, #128	; 0x80
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f000 f974 	bl	8005456 <I2C_WaitOnFlagUntilTimeout>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d001      	beq.n	8005178 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e04d      	b.n	8005214 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800517c:	b29b      	uxth	r3, r3
 800517e:	2bff      	cmp	r3, #255	; 0xff
 8005180:	d90e      	bls.n	80051a0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	22ff      	movs	r2, #255	; 0xff
 8005186:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800518c:	b2da      	uxtb	r2, r3
 800518e:	8979      	ldrh	r1, [r7, #10]
 8005190:	2300      	movs	r3, #0
 8005192:	9300      	str	r3, [sp, #0]
 8005194:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f000 fafb 	bl	8005794 <I2C_TransferConfig>
 800519e:	e00f      	b.n	80051c0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ae:	b2da      	uxtb	r2, r3
 80051b0:	8979      	ldrh	r1, [r7, #10]
 80051b2:	2300      	movs	r3, #0
 80051b4:	9300      	str	r3, [sp, #0]
 80051b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f000 faea 	bl	8005794 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d19e      	bne.n	8005108 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051ca:	697a      	ldr	r2, [r7, #20]
 80051cc:	6a39      	ldr	r1, [r7, #32]
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f000 f9c1 	bl	8005556 <I2C_WaitOnSTOPFlagUntilTimeout>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e01a      	b.n	8005214 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2220      	movs	r2, #32
 80051e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	6859      	ldr	r1, [r3, #4]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	4b0b      	ldr	r3, [pc, #44]	; (8005220 <HAL_I2C_Master_Transmit+0x1e4>)
 80051f2:	400b      	ands	r3, r1
 80051f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2220      	movs	r2, #32
 80051fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800520e:	2300      	movs	r3, #0
 8005210:	e000      	b.n	8005214 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005212:	2302      	movs	r3, #2
  }
}
 8005214:	4618      	mov	r0, r3
 8005216:	3718      	adds	r7, #24
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	80002000 	.word	0x80002000
 8005220:	fe00e800 	.word	0xfe00e800

08005224 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b088      	sub	sp, #32
 8005228:	af02      	add	r7, sp, #8
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	607a      	str	r2, [r7, #4]
 800522e:	461a      	mov	r2, r3
 8005230:	460b      	mov	r3, r1
 8005232:	817b      	strh	r3, [r7, #10]
 8005234:	4613      	mov	r3, r2
 8005236:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800523e:	b2db      	uxtb	r3, r3
 8005240:	2b20      	cmp	r3, #32
 8005242:	f040 80db 	bne.w	80053fc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800524c:	2b01      	cmp	r3, #1
 800524e:	d101      	bne.n	8005254 <HAL_I2C_Master_Receive+0x30>
 8005250:	2302      	movs	r3, #2
 8005252:	e0d4      	b.n	80053fe <HAL_I2C_Master_Receive+0x1da>
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800525c:	f7fc feb8 	bl	8001fd0 <HAL_GetTick>
 8005260:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	2319      	movs	r3, #25
 8005268:	2201      	movs	r2, #1
 800526a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f000 f8f1 	bl	8005456 <I2C_WaitOnFlagUntilTimeout>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e0bf      	b.n	80053fe <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2222      	movs	r2, #34	; 0x22
 8005282:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2210      	movs	r2, #16
 800528a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2200      	movs	r2, #0
 8005292:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	893a      	ldrh	r2, [r7, #8]
 800529e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	2bff      	cmp	r3, #255	; 0xff
 80052ae:	d90e      	bls.n	80052ce <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	22ff      	movs	r2, #255	; 0xff
 80052b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	8979      	ldrh	r1, [r7, #10]
 80052be:	4b52      	ldr	r3, [pc, #328]	; (8005408 <HAL_I2C_Master_Receive+0x1e4>)
 80052c0:	9300      	str	r3, [sp, #0]
 80052c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80052c6:	68f8      	ldr	r0, [r7, #12]
 80052c8:	f000 fa64 	bl	8005794 <I2C_TransferConfig>
 80052cc:	e06d      	b.n	80053aa <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052dc:	b2da      	uxtb	r2, r3
 80052de:	8979      	ldrh	r1, [r7, #10]
 80052e0:	4b49      	ldr	r3, [pc, #292]	; (8005408 <HAL_I2C_Master_Receive+0x1e4>)
 80052e2:	9300      	str	r3, [sp, #0]
 80052e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f000 fa53 	bl	8005794 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80052ee:	e05c      	b.n	80053aa <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	6a39      	ldr	r1, [r7, #32]
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 f96b 	bl	80055d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d001      	beq.n	8005304 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e07c      	b.n	80053fe <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530e:	b2d2      	uxtb	r2, r2
 8005310:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005316:	1c5a      	adds	r2, r3, #1
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005320:	3b01      	subs	r3, #1
 8005322:	b29a      	uxth	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800532c:	b29b      	uxth	r3, r3
 800532e:	3b01      	subs	r3, #1
 8005330:	b29a      	uxth	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800533a:	b29b      	uxth	r3, r3
 800533c:	2b00      	cmp	r3, #0
 800533e:	d034      	beq.n	80053aa <HAL_I2C_Master_Receive+0x186>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005344:	2b00      	cmp	r3, #0
 8005346:	d130      	bne.n	80053aa <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	9300      	str	r3, [sp, #0]
 800534c:	6a3b      	ldr	r3, [r7, #32]
 800534e:	2200      	movs	r2, #0
 8005350:	2180      	movs	r1, #128	; 0x80
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f000 f87f 	bl	8005456 <I2C_WaitOnFlagUntilTimeout>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e04d      	b.n	80053fe <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005366:	b29b      	uxth	r3, r3
 8005368:	2bff      	cmp	r3, #255	; 0xff
 800536a:	d90e      	bls.n	800538a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	22ff      	movs	r2, #255	; 0xff
 8005370:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005376:	b2da      	uxtb	r2, r3
 8005378:	8979      	ldrh	r1, [r7, #10]
 800537a:	2300      	movs	r3, #0
 800537c:	9300      	str	r3, [sp, #0]
 800537e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005382:	68f8      	ldr	r0, [r7, #12]
 8005384:	f000 fa06 	bl	8005794 <I2C_TransferConfig>
 8005388:	e00f      	b.n	80053aa <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800538e:	b29a      	uxth	r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005398:	b2da      	uxtb	r2, r3
 800539a:	8979      	ldrh	r1, [r7, #10]
 800539c:	2300      	movs	r3, #0
 800539e:	9300      	str	r3, [sp, #0]
 80053a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053a4:	68f8      	ldr	r0, [r7, #12]
 80053a6:	f000 f9f5 	bl	8005794 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d19d      	bne.n	80052f0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053b4:	697a      	ldr	r2, [r7, #20]
 80053b6:	6a39      	ldr	r1, [r7, #32]
 80053b8:	68f8      	ldr	r0, [r7, #12]
 80053ba:	f000 f8cc 	bl	8005556 <I2C_WaitOnSTOPFlagUntilTimeout>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e01a      	b.n	80053fe <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2220      	movs	r2, #32
 80053ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6859      	ldr	r1, [r3, #4]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	4b0c      	ldr	r3, [pc, #48]	; (800540c <HAL_I2C_Master_Receive+0x1e8>)
 80053dc:	400b      	ands	r3, r1
 80053de:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2220      	movs	r2, #32
 80053e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80053f8:	2300      	movs	r3, #0
 80053fa:	e000      	b.n	80053fe <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80053fc:	2302      	movs	r3, #2
  }
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3718      	adds	r7, #24
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	80002400 	.word	0x80002400
 800540c:	fe00e800 	.word	0xfe00e800

08005410 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005410:	b480      	push	{r7}
 8005412:	b083      	sub	sp, #12
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b02      	cmp	r3, #2
 8005424:	d103      	bne.n	800542e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2200      	movs	r2, #0
 800542c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	699b      	ldr	r3, [r3, #24]
 8005434:	f003 0301 	and.w	r3, r3, #1
 8005438:	2b01      	cmp	r3, #1
 800543a:	d007      	beq.n	800544c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	699a      	ldr	r2, [r3, #24]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f042 0201 	orr.w	r2, r2, #1
 800544a:	619a      	str	r2, [r3, #24]
  }
}
 800544c:	bf00      	nop
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	bc80      	pop	{r7}
 8005454:	4770      	bx	lr

08005456 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005456:	b580      	push	{r7, lr}
 8005458:	b084      	sub	sp, #16
 800545a:	af00      	add	r7, sp, #0
 800545c:	60f8      	str	r0, [r7, #12]
 800545e:	60b9      	str	r1, [r7, #8]
 8005460:	603b      	str	r3, [r7, #0]
 8005462:	4613      	mov	r3, r2
 8005464:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005466:	e022      	b.n	80054ae <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800546e:	d01e      	beq.n	80054ae <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005470:	f7fc fdae 	bl	8001fd0 <HAL_GetTick>
 8005474:	4602      	mov	r2, r0
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	683a      	ldr	r2, [r7, #0]
 800547c:	429a      	cmp	r2, r3
 800547e:	d302      	bcc.n	8005486 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d113      	bne.n	80054ae <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800548a:	f043 0220 	orr.w	r2, r3, #32
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2220      	movs	r2, #32
 8005496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e00f      	b.n	80054ce <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	699a      	ldr	r2, [r3, #24]
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	4013      	ands	r3, r2
 80054b8:	68ba      	ldr	r2, [r7, #8]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	bf0c      	ite	eq
 80054be:	2301      	moveq	r3, #1
 80054c0:	2300      	movne	r3, #0
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	461a      	mov	r2, r3
 80054c6:	79fb      	ldrb	r3, [r7, #7]
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d0cd      	beq.n	8005468 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80054cc:	2300      	movs	r3, #0
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3710      	adds	r7, #16
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}

080054d6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80054d6:	b580      	push	{r7, lr}
 80054d8:	b084      	sub	sp, #16
 80054da:	af00      	add	r7, sp, #0
 80054dc:	60f8      	str	r0, [r7, #12]
 80054de:	60b9      	str	r1, [r7, #8]
 80054e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80054e2:	e02c      	b.n	800553e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	68b9      	ldr	r1, [r7, #8]
 80054e8:	68f8      	ldr	r0, [r7, #12]
 80054ea:	f000 f8dd 	bl	80056a8 <I2C_IsAcknowledgeFailed>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e02a      	b.n	800554e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054fe:	d01e      	beq.n	800553e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005500:	f7fc fd66 	bl	8001fd0 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	429a      	cmp	r2, r3
 800550e:	d302      	bcc.n	8005516 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d113      	bne.n	800553e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800551a:	f043 0220 	orr.w	r2, r3, #32
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2220      	movs	r2, #32
 8005526:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e007      	b.n	800554e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	f003 0302 	and.w	r3, r3, #2
 8005548:	2b02      	cmp	r3, #2
 800554a:	d1cb      	bne.n	80054e4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3710      	adds	r7, #16
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}

08005556 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005556:	b580      	push	{r7, lr}
 8005558:	b084      	sub	sp, #16
 800555a:	af00      	add	r7, sp, #0
 800555c:	60f8      	str	r0, [r7, #12]
 800555e:	60b9      	str	r1, [r7, #8]
 8005560:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005562:	e028      	b.n	80055b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	68b9      	ldr	r1, [r7, #8]
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f000 f89d 	bl	80056a8 <I2C_IsAcknowledgeFailed>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d001      	beq.n	8005578 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e026      	b.n	80055c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005578:	f7fc fd2a 	bl	8001fd0 <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	68ba      	ldr	r2, [r7, #8]
 8005584:	429a      	cmp	r2, r3
 8005586:	d302      	bcc.n	800558e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d113      	bne.n	80055b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005592:	f043 0220 	orr.w	r2, r3, #32
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2220      	movs	r2, #32
 800559e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e007      	b.n	80055c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	699b      	ldr	r3, [r3, #24]
 80055bc:	f003 0320 	and.w	r3, r3, #32
 80055c0:	2b20      	cmp	r3, #32
 80055c2:	d1cf      	bne.n	8005564 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3710      	adds	r7, #16
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
	...

080055d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b084      	sub	sp, #16
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055dc:	e055      	b.n	800568a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	68b9      	ldr	r1, [r7, #8]
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f000 f860 	bl	80056a8 <I2C_IsAcknowledgeFailed>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d001      	beq.n	80055f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e053      	b.n	800569a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	f003 0320 	and.w	r3, r3, #32
 80055fc:	2b20      	cmp	r3, #32
 80055fe:	d129      	bne.n	8005654 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	699b      	ldr	r3, [r3, #24]
 8005606:	f003 0304 	and.w	r3, r3, #4
 800560a:	2b04      	cmp	r3, #4
 800560c:	d105      	bne.n	800561a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005612:	2b00      	cmp	r3, #0
 8005614:	d001      	beq.n	800561a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005616:	2300      	movs	r3, #0
 8005618:	e03f      	b.n	800569a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2220      	movs	r2, #32
 8005620:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	6859      	ldr	r1, [r3, #4]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	4b1d      	ldr	r3, [pc, #116]	; (80056a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800562e:	400b      	ands	r3, r1
 8005630:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2220      	movs	r2, #32
 800563c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e022      	b.n	800569a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005654:	f7fc fcbc 	bl	8001fd0 <HAL_GetTick>
 8005658:	4602      	mov	r2, r0
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	68ba      	ldr	r2, [r7, #8]
 8005660:	429a      	cmp	r2, r3
 8005662:	d302      	bcc.n	800566a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10f      	bne.n	800568a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800566e:	f043 0220 	orr.w	r2, r3, #32
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2220      	movs	r2, #32
 800567a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e007      	b.n	800569a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	699b      	ldr	r3, [r3, #24]
 8005690:	f003 0304 	and.w	r3, r3, #4
 8005694:	2b04      	cmp	r3, #4
 8005696:	d1a2      	bne.n	80055de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	fe00e800 	.word	0xfe00e800

080056a8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	f003 0310 	and.w	r3, r3, #16
 80056be:	2b10      	cmp	r3, #16
 80056c0:	d161      	bne.n	8005786 <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80056d0:	d02b      	beq.n	800572a <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685a      	ldr	r2, [r3, #4]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056e0:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056e2:	e022      	b.n	800572a <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ea:	d01e      	beq.n	800572a <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056ec:	f7fc fc70 	bl	8001fd0 <HAL_GetTick>
 80056f0:	4602      	mov	r2, r0
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	68ba      	ldr	r2, [r7, #8]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d302      	bcc.n	8005702 <I2C_IsAcknowledgeFailed+0x5a>
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d113      	bne.n	800572a <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005706:	f043 0220 	orr.w	r2, r3, #32
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2220      	movs	r2, #32
 8005712:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e02e      	b.n	8005788 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	f003 0320 	and.w	r3, r3, #32
 8005734:	2b20      	cmp	r3, #32
 8005736:	d1d5      	bne.n	80056e4 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2210      	movs	r2, #16
 800573e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2220      	movs	r2, #32
 8005746:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005748:	68f8      	ldr	r0, [r7, #12]
 800574a:	f7ff fe61 	bl	8005410 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	6859      	ldr	r1, [r3, #4]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	4b0d      	ldr	r3, [pc, #52]	; (8005790 <I2C_IsAcknowledgeFailed+0xe8>)
 800575a:	400b      	ands	r3, r1
 800575c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005762:	f043 0204 	orr.w	r2, r3, #4
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2220      	movs	r2, #32
 800576e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e000      	b.n	8005788 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8005786:	2300      	movs	r3, #0
}
 8005788:	4618      	mov	r0, r3
 800578a:	3710      	adds	r7, #16
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}
 8005790:	fe00e800 	.word	0xfe00e800

08005794 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	607b      	str	r3, [r7, #4]
 800579e:	460b      	mov	r3, r1
 80057a0:	817b      	strh	r3, [r7, #10]
 80057a2:	4613      	mov	r3, r2
 80057a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	69bb      	ldr	r3, [r7, #24]
 80057ae:	0d5b      	lsrs	r3, r3, #21
 80057b0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80057b4:	4b0c      	ldr	r3, [pc, #48]	; (80057e8 <I2C_TransferConfig+0x54>)
 80057b6:	430b      	orrs	r3, r1
 80057b8:	43db      	mvns	r3, r3
 80057ba:	ea02 0103 	and.w	r1, r2, r3
 80057be:	897b      	ldrh	r3, [r7, #10]
 80057c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80057c4:	7a7b      	ldrb	r3, [r7, #9]
 80057c6:	041b      	lsls	r3, r3, #16
 80057c8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80057cc:	431a      	orrs	r2, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	431a      	orrs	r2, r3
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	431a      	orrs	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	430a      	orrs	r2, r1
 80057dc:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80057de:	bf00      	nop
 80057e0:	3714      	adds	r7, #20
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bc80      	pop	{r7}
 80057e6:	4770      	bx	lr
 80057e8:	03ff63ff 	.word	0x03ff63ff

080057ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b20      	cmp	r3, #32
 8005800:	d138      	bne.n	8005874 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005808:	2b01      	cmp	r3, #1
 800580a:	d101      	bne.n	8005810 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800580c:	2302      	movs	r3, #2
 800580e:	e032      	b.n	8005876 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2224      	movs	r2, #36	; 0x24
 800581c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 0201 	bic.w	r2, r2, #1
 800582e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800583e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6819      	ldr	r1, [r3, #0]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	683a      	ldr	r2, [r7, #0]
 800584c:	430a      	orrs	r2, r1
 800584e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f042 0201 	orr.w	r2, r2, #1
 800585e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2220      	movs	r2, #32
 8005864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005870:	2300      	movs	r3, #0
 8005872:	e000      	b.n	8005876 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005874:	2302      	movs	r3, #2
  }
}
 8005876:	4618      	mov	r0, r3
 8005878:	370c      	adds	r7, #12
 800587a:	46bd      	mov	sp, r7
 800587c:	bc80      	pop	{r7}
 800587e:	4770      	bx	lr

08005880 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005880:	b480      	push	{r7}
 8005882:	b085      	sub	sp, #20
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005890:	b2db      	uxtb	r3, r3
 8005892:	2b20      	cmp	r3, #32
 8005894:	d139      	bne.n	800590a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800589c:	2b01      	cmp	r3, #1
 800589e:	d101      	bne.n	80058a4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80058a0:	2302      	movs	r3, #2
 80058a2:	e033      	b.n	800590c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2224      	movs	r2, #36	; 0x24
 80058b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 0201 	bic.w	r2, r2, #1
 80058c2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80058d2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	021b      	lsls	r3, r3, #8
 80058d8:	68fa      	ldr	r2, [r7, #12]
 80058da:	4313      	orrs	r3, r2
 80058dc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f042 0201 	orr.w	r2, r2, #1
 80058f4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2220      	movs	r2, #32
 80058fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	e000      	b.n	800590c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800590a:	2302      	movs	r3, #2
  }
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	bc80      	pop	{r7}
 8005914:	4770      	bx	lr
	...

08005918 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005918:	b480      	push	{r7}
 800591a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800591c:	4b04      	ldr	r3, [pc, #16]	; (8005930 <HAL_PWR_EnableBkUpAccess+0x18>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a03      	ldr	r2, [pc, #12]	; (8005930 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005922:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005926:	6013      	str	r3, [r2, #0]
}
 8005928:	bf00      	nop
 800592a:	46bd      	mov	sp, r7
 800592c:	bc80      	pop	{r7}
 800592e:	4770      	bx	lr
 8005930:	58000400 	.word	0x58000400

08005934 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005934:	b480      	push	{r7}
 8005936:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005938:	4b03      	ldr	r3, [pc, #12]	; (8005948 <HAL_PWREx_GetVoltageRange+0x14>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8005940:	4618      	mov	r0, r3
 8005942:	46bd      	mov	sp, r7
 8005944:	bc80      	pop	{r7}
 8005946:	4770      	bx	lr
 8005948:	58000400 	.word	0x58000400

0800594c <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 800594c:	b480      	push	{r7}
 800594e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005950:	4b06      	ldr	r3, [pc, #24]	; (800596c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005958:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800595c:	d101      	bne.n	8005962 <LL_PWR_IsEnabledBkUpAccess+0x16>
 800595e:	2301      	movs	r3, #1
 8005960:	e000      	b.n	8005964 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005962:	2300      	movs	r3, #0
}
 8005964:	4618      	mov	r0, r3
 8005966:	46bd      	mov	sp, r7
 8005968:	bc80      	pop	{r7}
 800596a:	4770      	bx	lr
 800596c:	58000400 	.word	0x58000400

08005970 <LL_RCC_HSE_EnableTcxo>:
{
 8005970:	b480      	push	{r7}
 8005972:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005974:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800597e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005982:	6013      	str	r3, [r2, #0]
}
 8005984:	bf00      	nop
 8005986:	46bd      	mov	sp, r7
 8005988:	bc80      	pop	{r7}
 800598a:	4770      	bx	lr

0800598c <LL_RCC_HSE_DisableTcxo>:
{
 800598c:	b480      	push	{r7}
 800598e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005990:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800599a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800599e:	6013      	str	r3, [r2, #0]
}
 80059a0:	bf00      	nop
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bc80      	pop	{r7}
 80059a6:	4770      	bx	lr

080059a8 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80059a8:	b480      	push	{r7}
 80059aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80059ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059ba:	d101      	bne.n	80059c0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80059bc:	2301      	movs	r3, #1
 80059be:	e000      	b.n	80059c2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bc80      	pop	{r7}
 80059c8:	4770      	bx	lr

080059ca <LL_RCC_HSE_Enable>:
{
 80059ca:	b480      	push	{r7}
 80059cc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80059ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059dc:	6013      	str	r3, [r2, #0]
}
 80059de:	bf00      	nop
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bc80      	pop	{r7}
 80059e4:	4770      	bx	lr

080059e6 <LL_RCC_HSE_Disable>:
{
 80059e6:	b480      	push	{r7}
 80059e8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80059ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059f8:	6013      	str	r3, [r2, #0]
}
 80059fa:	bf00      	nop
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bc80      	pop	{r7}
 8005a00:	4770      	bx	lr

08005a02 <LL_RCC_HSE_IsReady>:
{
 8005a02:	b480      	push	{r7}
 8005a04:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005a06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a14:	d101      	bne.n	8005a1a <LL_RCC_HSE_IsReady+0x18>
 8005a16:	2301      	movs	r3, #1
 8005a18:	e000      	b.n	8005a1c <LL_RCC_HSE_IsReady+0x1a>
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bc80      	pop	{r7}
 8005a22:	4770      	bx	lr

08005a24 <LL_RCC_HSI_Enable>:
{
 8005a24:	b480      	push	{r7}
 8005a26:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005a28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a36:	6013      	str	r3, [r2, #0]
}
 8005a38:	bf00      	nop
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bc80      	pop	{r7}
 8005a3e:	4770      	bx	lr

08005a40 <LL_RCC_HSI_Disable>:
{
 8005a40:	b480      	push	{r7}
 8005a42:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005a44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a52:	6013      	str	r3, [r2, #0]
}
 8005a54:	bf00      	nop
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bc80      	pop	{r7}
 8005a5a:	4770      	bx	lr

08005a5c <LL_RCC_HSI_IsReady>:
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005a60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a6e:	d101      	bne.n	8005a74 <LL_RCC_HSI_IsReady+0x18>
 8005a70:	2301      	movs	r3, #1
 8005a72:	e000      	b.n	8005a76 <LL_RCC_HSI_IsReady+0x1a>
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bc80      	pop	{r7}
 8005a7c:	4770      	bx	lr

08005a7e <LL_RCC_HSI_SetCalibTrimming>:
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b083      	sub	sp, #12
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005a86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	061b      	lsls	r3, r3, #24
 8005a94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	604b      	str	r3, [r1, #4]
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bc80      	pop	{r7}
 8005aa4:	4770      	bx	lr

08005aa6 <LL_RCC_LSE_IsReady>:
{
 8005aa6:	b480      	push	{r7}
 8005aa8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005aaa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ab2:	f003 0302 	and.w	r3, r3, #2
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d101      	bne.n	8005abe <LL_RCC_LSE_IsReady+0x18>
 8005aba:	2301      	movs	r3, #1
 8005abc:	e000      	b.n	8005ac0 <LL_RCC_LSE_IsReady+0x1a>
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bc80      	pop	{r7}
 8005ac6:	4770      	bx	lr

08005ac8 <LL_RCC_LSI_Enable>:
{
 8005ac8:	b480      	push	{r7}
 8005aca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005acc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ad0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ad4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ad8:	f043 0301 	orr.w	r3, r3, #1
 8005adc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005ae0:	bf00      	nop
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bc80      	pop	{r7}
 8005ae6:	4770      	bx	lr

08005ae8 <LL_RCC_LSI_Disable>:
{
 8005ae8:	b480      	push	{r7}
 8005aea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005aec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005af0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005af4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005af8:	f023 0301 	bic.w	r3, r3, #1
 8005afc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005b00:	bf00      	nop
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bc80      	pop	{r7}
 8005b06:	4770      	bx	lr

08005b08 <LL_RCC_LSI_IsReady>:
{
 8005b08:	b480      	push	{r7}
 8005b0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005b0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b14:	f003 0302 	and.w	r3, r3, #2
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d101      	bne.n	8005b20 <LL_RCC_LSI_IsReady+0x18>
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e000      	b.n	8005b22 <LL_RCC_LSI_IsReady+0x1a>
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bc80      	pop	{r7}
 8005b28:	4770      	bx	lr

08005b2a <LL_RCC_MSI_Enable>:
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005b2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b38:	f043 0301 	orr.w	r3, r3, #1
 8005b3c:	6013      	str	r3, [r2, #0]
}
 8005b3e:	bf00      	nop
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bc80      	pop	{r7}
 8005b44:	4770      	bx	lr

08005b46 <LL_RCC_MSI_Disable>:
{
 8005b46:	b480      	push	{r7}
 8005b48:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005b4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b54:	f023 0301 	bic.w	r3, r3, #1
 8005b58:	6013      	str	r3, [r2, #0]
}
 8005b5a:	bf00      	nop
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bc80      	pop	{r7}
 8005b60:	4770      	bx	lr

08005b62 <LL_RCC_MSI_IsReady>:
{
 8005b62:	b480      	push	{r7}
 8005b64:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005b66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0302 	and.w	r3, r3, #2
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d101      	bne.n	8005b78 <LL_RCC_MSI_IsReady+0x16>
 8005b74:	2301      	movs	r3, #1
 8005b76:	e000      	b.n	8005b7a <LL_RCC_MSI_IsReady+0x18>
 8005b78:	2300      	movs	r3, #0
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bc80      	pop	{r7}
 8005b80:	4770      	bx	lr

08005b82 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005b82:	b480      	push	{r7}
 8005b84:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005b86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 0308 	and.w	r3, r3, #8
 8005b90:	2b08      	cmp	r3, #8
 8005b92:	d101      	bne.n	8005b98 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005b94:	2301      	movs	r3, #1
 8005b96:	e000      	b.n	8005b9a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bc80      	pop	{r7}
 8005ba0:	4770      	bx	lr

08005ba2 <LL_RCC_MSI_GetRange>:
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005ba6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bc80      	pop	{r7}
 8005bb6:	4770      	bx	lr

08005bb8 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005bb8:	b480      	push	{r7}
 8005bba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005bbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bc4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bc80      	pop	{r7}
 8005bce:	4770      	bx	lr

08005bd0 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005bd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	021b      	lsls	r3, r3, #8
 8005be6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005bea:	4313      	orrs	r3, r2
 8005bec:	604b      	str	r3, [r1, #4]
}
 8005bee:	bf00      	nop
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bc80      	pop	{r7}
 8005bf6:	4770      	bx	lr

08005bf8 <LL_RCC_SetSysClkSource>:
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005c00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f023 0203 	bic.w	r2, r3, #3
 8005c0a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	608b      	str	r3, [r1, #8]
}
 8005c14:	bf00      	nop
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bc80      	pop	{r7}
 8005c1c:	4770      	bx	lr

08005c1e <LL_RCC_GetSysClkSource>:
{
 8005c1e:	b480      	push	{r7}
 8005c20:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005c22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f003 030c 	and.w	r3, r3, #12
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bc80      	pop	{r7}
 8005c32:	4770      	bx	lr

08005c34 <LL_RCC_SetAHBPrescaler>:
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005c3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	608b      	str	r3, [r1, #8]
}
 8005c50:	bf00      	nop
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bc80      	pop	{r7}
 8005c58:	4770      	bx	lr

08005c5a <LL_RCC_SetAHB3Prescaler>:
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	b083      	sub	sp, #12
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005c62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c66:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005c6a:	f023 020f 	bic.w	r2, r3, #15
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	091b      	lsrs	r3, r3, #4
 8005c72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c76:	4313      	orrs	r3, r2
 8005c78:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bc80      	pop	{r7}
 8005c84:	4770      	bx	lr

08005c86 <LL_RCC_SetAPB1Prescaler>:
{
 8005c86:	b480      	push	{r7}
 8005c88:	b083      	sub	sp, #12
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005c8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005c98:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	608b      	str	r3, [r1, #8]
}
 8005ca2:	bf00      	nop
 8005ca4:	370c      	adds	r7, #12
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bc80      	pop	{r7}
 8005caa:	4770      	bx	lr

08005cac <LL_RCC_SetAPB2Prescaler>:
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005cb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005cbe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	608b      	str	r3, [r1, #8]
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bc80      	pop	{r7}
 8005cd0:	4770      	bx	lr

08005cd2 <LL_RCC_GetAHBPrescaler>:
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005cd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bc80      	pop	{r7}
 8005ce6:	4770      	bx	lr

08005ce8 <LL_RCC_GetAHB3Prescaler>:
{
 8005ce8:	b480      	push	{r7}
 8005cea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005cec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cf0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005cf4:	011b      	lsls	r3, r3, #4
 8005cf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bc80      	pop	{r7}
 8005d00:	4770      	bx	lr

08005d02 <LL_RCC_GetAPB1Prescaler>:
{
 8005d02:	b480      	push	{r7}
 8005d04:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005d06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bc80      	pop	{r7}
 8005d16:	4770      	bx	lr

08005d18 <LL_RCC_GetAPB2Prescaler>:
{
 8005d18:	b480      	push	{r7}
 8005d1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005d1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bc80      	pop	{r7}
 8005d2c:	4770      	bx	lr

08005d2e <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005d2e:	b480      	push	{r7}
 8005d30:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005d32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d40:	6013      	str	r3, [r2, #0]
}
 8005d42:	bf00      	nop
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bc80      	pop	{r7}
 8005d48:	4770      	bx	lr

08005d4a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005d4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d5c:	6013      	str	r3, [r2, #0]
}
 8005d5e:	bf00      	nop
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bc80      	pop	{r7}
 8005d64:	4770      	bx	lr

08005d66 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005d66:	b480      	push	{r7}
 8005d68:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005d6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d74:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005d78:	d101      	bne.n	8005d7e <LL_RCC_PLL_IsReady+0x18>
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e000      	b.n	8005d80 <LL_RCC_PLL_IsReady+0x1a>
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bc80      	pop	{r7}
 8005d86:	4770      	bx	lr

08005d88 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005d8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	0a1b      	lsrs	r3, r3, #8
 8005d94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bc80      	pop	{r7}
 8005d9e:	4770      	bx	lr

08005da0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005da0:	b480      	push	{r7}
 8005da2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005da4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bc80      	pop	{r7}
 8005db4:	4770      	bx	lr

08005db6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005db6:	b480      	push	{r7}
 8005db8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005dba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bc80      	pop	{r7}
 8005dca:	4770      	bx	lr

08005dcc <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005dd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	f003 0303 	and.w	r3, r3, #3
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bc80      	pop	{r7}
 8005de0:	4770      	bx	lr

08005de2 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005de2:	b480      	push	{r7}
 8005de4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005de6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005df0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005df4:	d101      	bne.n	8005dfa <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005df6:	2301      	movs	r3, #1
 8005df8:	e000      	b.n	8005dfc <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005dfa:	2300      	movs	r3, #0
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bc80      	pop	{r7}
 8005e02:	4770      	bx	lr

08005e04 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005e04:	b480      	push	{r7}
 8005e06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005e08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e0c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005e10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e18:	d101      	bne.n	8005e1e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e000      	b.n	8005e20 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bc80      	pop	{r7}
 8005e26:	4770      	bx	lr

08005e28 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005e2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e36:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005e3a:	d101      	bne.n	8005e40 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e000      	b.n	8005e42 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bc80      	pop	{r7}
 8005e48:	4770      	bx	lr

08005e4a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005e4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e58:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005e5c:	d101      	bne.n	8005e62 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e000      	b.n	8005e64 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bc80      	pop	{r7}
 8005e6a:	4770      	bx	lr

08005e6c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b088      	sub	sp, #32
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d101      	bne.n	8005e7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e38a      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e7e:	f7ff fece 	bl	8005c1e <LL_RCC_GetSysClkSource>
 8005e82:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e84:	f7ff ffa2 	bl	8005dcc <LL_RCC_PLL_GetMainSource>
 8005e88:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0320 	and.w	r3, r3, #32
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	f000 80c9 	beq.w	800602a <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d005      	beq.n	8005eaa <HAL_RCC_OscConfig+0x3e>
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	2b0c      	cmp	r3, #12
 8005ea2:	d17b      	bne.n	8005f9c <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d178      	bne.n	8005f9c <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005eaa:	f7ff fe5a 	bl	8005b62 <LL_RCC_MSI_IsReady>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d005      	beq.n	8005ec0 <HAL_RCC_OscConfig+0x54>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6a1b      	ldr	r3, [r3, #32]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d101      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e369      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ec4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 0308 	and.w	r3, r3, #8
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d005      	beq.n	8005ede <HAL_RCC_OscConfig+0x72>
 8005ed2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005edc:	e006      	b.n	8005eec <HAL_RCC_OscConfig+0x80>
 8005ede:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ee6:	091b      	lsrs	r3, r3, #4
 8005ee8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d222      	bcs.n	8005f36 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f000 fd4f 	bl	8006998 <RCC_SetFlashLatencyFromMSIRange>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d001      	beq.n	8005f04 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e347      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f0e:	f043 0308 	orr.w	r3, r3, #8
 8005f12:	6013      	str	r3, [r2, #0]
 8005f14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f26:	4313      	orrs	r3, r2
 8005f28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7ff fe4e 	bl	8005bd0 <LL_RCC_MSI_SetCalibTrimming>
 8005f34:	e021      	b.n	8005f7a <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f40:	f043 0308 	orr.w	r3, r3, #8
 8005f44:	6013      	str	r3, [r2, #0]
 8005f46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f54:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f60:	4618      	mov	r0, r3
 8005f62:	f7ff fe35 	bl	8005bd0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f000 fd14 	bl	8006998 <RCC_SetFlashLatencyFromMSIRange>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d001      	beq.n	8005f7a <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	e30c      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005f7a:	f000 fcd5 	bl	8006928 <HAL_RCC_GetHCLKFreq>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	4ab4      	ldr	r2, [pc, #720]	; (8006254 <HAL_RCC_OscConfig+0x3e8>)
 8005f82:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005f84:	4bb4      	ldr	r3, [pc, #720]	; (8006258 <HAL_RCC_OscConfig+0x3ec>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f7fc f817 	bl	8001fbc <HAL_InitTick>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8005f92:	7cfb      	ldrb	r3, [r7, #19]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d047      	beq.n	8006028 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8005f98:	7cfb      	ldrb	r3, [r7, #19]
 8005f9a:	e2fb      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6a1b      	ldr	r3, [r3, #32]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d02c      	beq.n	8005ffe <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005fa4:	f7ff fdc1 	bl	8005b2a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005fa8:	f7fc f812 	bl	8001fd0 <HAL_GetTick>
 8005fac:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8005fae:	e008      	b.n	8005fc2 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005fb0:	f7fc f80e 	bl	8001fd0 <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d901      	bls.n	8005fc2 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e2e8      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 8005fc2:	f7ff fdce 	bl	8005b62 <LL_RCC_MSI_IsReady>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d0f1      	beq.n	8005fb0 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005fcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005fd6:	f043 0308 	orr.w	r3, r3, #8
 8005fda:	6013      	str	r3, [r2, #0]
 8005fdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f7ff fdea 	bl	8005bd0 <LL_RCC_MSI_SetCalibTrimming>
 8005ffc:	e015      	b.n	800602a <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005ffe:	f7ff fda2 	bl	8005b46 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006002:	f7fb ffe5 	bl	8001fd0 <HAL_GetTick>
 8006006:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006008:	e008      	b.n	800601c <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800600a:	f7fb ffe1 	bl	8001fd0 <HAL_GetTick>
 800600e:	4602      	mov	r2, r0
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	1ad3      	subs	r3, r2, r3
 8006014:	2b02      	cmp	r3, #2
 8006016:	d901      	bls.n	800601c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e2bb      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 800601c:	f7ff fda1 	bl	8005b62 <LL_RCC_MSI_IsReady>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1f1      	bne.n	800600a <HAL_RCC_OscConfig+0x19e>
 8006026:	e000      	b.n	800602a <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006028:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 0301 	and.w	r3, r3, #1
 8006032:	2b00      	cmp	r3, #0
 8006034:	d05f      	beq.n	80060f6 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	2b08      	cmp	r3, #8
 800603a:	d005      	beq.n	8006048 <HAL_RCC_OscConfig+0x1dc>
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	2b0c      	cmp	r3, #12
 8006040:	d10d      	bne.n	800605e <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006042:	69bb      	ldr	r3, [r7, #24]
 8006044:	2b03      	cmp	r3, #3
 8006046:	d10a      	bne.n	800605e <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006048:	f7ff fcdb 	bl	8005a02 <LL_RCC_HSE_IsReady>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d050      	beq.n	80060f4 <HAL_RCC_OscConfig+0x288>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d14c      	bne.n	80060f4 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e29a      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800605e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006070:	4313      	orrs	r3, r2
 8006072:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800607c:	d102      	bne.n	8006084 <HAL_RCC_OscConfig+0x218>
 800607e:	f7ff fca4 	bl	80059ca <LL_RCC_HSE_Enable>
 8006082:	e00d      	b.n	80060a0 <HAL_RCC_OscConfig+0x234>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800608c:	d104      	bne.n	8006098 <HAL_RCC_OscConfig+0x22c>
 800608e:	f7ff fc6f 	bl	8005970 <LL_RCC_HSE_EnableTcxo>
 8006092:	f7ff fc9a 	bl	80059ca <LL_RCC_HSE_Enable>
 8006096:	e003      	b.n	80060a0 <HAL_RCC_OscConfig+0x234>
 8006098:	f7ff fca5 	bl	80059e6 <LL_RCC_HSE_Disable>
 800609c:	f7ff fc76 	bl	800598c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d012      	beq.n	80060ce <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060a8:	f7fb ff92 	bl	8001fd0 <HAL_GetTick>
 80060ac:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80060ae:	e008      	b.n	80060c2 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060b0:	f7fb ff8e 	bl	8001fd0 <HAL_GetTick>
 80060b4:	4602      	mov	r2, r0
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	2b64      	cmp	r3, #100	; 0x64
 80060bc:	d901      	bls.n	80060c2 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80060be:	2303      	movs	r3, #3
 80060c0:	e268      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 80060c2:	f7ff fc9e 	bl	8005a02 <LL_RCC_HSE_IsReady>
 80060c6:	4603      	mov	r3, r0
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d0f1      	beq.n	80060b0 <HAL_RCC_OscConfig+0x244>
 80060cc:	e013      	b.n	80060f6 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ce:	f7fb ff7f 	bl	8001fd0 <HAL_GetTick>
 80060d2:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80060d4:	e008      	b.n	80060e8 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060d6:	f7fb ff7b 	bl	8001fd0 <HAL_GetTick>
 80060da:	4602      	mov	r2, r0
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	2b64      	cmp	r3, #100	; 0x64
 80060e2:	d901      	bls.n	80060e8 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 80060e4:	2303      	movs	r3, #3
 80060e6:	e255      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 80060e8:	f7ff fc8b 	bl	8005a02 <LL_RCC_HSE_IsReady>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d1f1      	bne.n	80060d6 <HAL_RCC_OscConfig+0x26a>
 80060f2:	e000      	b.n	80060f6 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060f4:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d04b      	beq.n	800619a <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	2b04      	cmp	r3, #4
 8006106:	d005      	beq.n	8006114 <HAL_RCC_OscConfig+0x2a8>
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	2b0c      	cmp	r3, #12
 800610c:	d113      	bne.n	8006136 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	2b02      	cmp	r3, #2
 8006112:	d110      	bne.n	8006136 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006114:	f7ff fca2 	bl	8005a5c <LL_RCC_HSI_IsReady>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d005      	beq.n	800612a <HAL_RCC_OscConfig+0x2be>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e234      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	695b      	ldr	r3, [r3, #20]
 800612e:	4618      	mov	r0, r3
 8006130:	f7ff fca5 	bl	8005a7e <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006134:	e031      	b.n	800619a <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d019      	beq.n	8006172 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800613e:	f7ff fc71 	bl	8005a24 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006142:	f7fb ff45 	bl	8001fd0 <HAL_GetTick>
 8006146:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006148:	e008      	b.n	800615c <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800614a:	f7fb ff41 	bl	8001fd0 <HAL_GetTick>
 800614e:	4602      	mov	r2, r0
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	1ad3      	subs	r3, r2, r3
 8006154:	2b02      	cmp	r3, #2
 8006156:	d901      	bls.n	800615c <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8006158:	2303      	movs	r3, #3
 800615a:	e21b      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 800615c:	f7ff fc7e 	bl	8005a5c <LL_RCC_HSI_IsReady>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d0f1      	beq.n	800614a <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	4618      	mov	r0, r3
 800616c:	f7ff fc87 	bl	8005a7e <LL_RCC_HSI_SetCalibTrimming>
 8006170:	e013      	b.n	800619a <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006172:	f7ff fc65 	bl	8005a40 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006176:	f7fb ff2b 	bl	8001fd0 <HAL_GetTick>
 800617a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800617c:	e008      	b.n	8006190 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800617e:	f7fb ff27 	bl	8001fd0 <HAL_GetTick>
 8006182:	4602      	mov	r2, r0
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	1ad3      	subs	r3, r2, r3
 8006188:	2b02      	cmp	r3, #2
 800618a:	d901      	bls.n	8006190 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 800618c:	2303      	movs	r3, #3
 800618e:	e201      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006190:	f7ff fc64 	bl	8005a5c <LL_RCC_HSI_IsReady>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1f1      	bne.n	800617e <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0308 	and.w	r3, r3, #8
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d06e      	beq.n	8006284 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d056      	beq.n	800625c <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 80061ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80061b6:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	69da      	ldr	r2, [r3, #28]
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f003 0310 	and.w	r3, r3, #16
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d031      	beq.n	800622a <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f003 0302 	and.w	r3, r3, #2
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d006      	beq.n	80061de <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d101      	bne.n	80061de <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e1da      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f003 0301 	and.w	r3, r3, #1
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d013      	beq.n	8006210 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 80061e8:	f7ff fc7e 	bl	8005ae8 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80061ec:	f7fb fef0 	bl	8001fd0 <HAL_GetTick>
 80061f0:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80061f2:	e008      	b.n	8006206 <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061f4:	f7fb feec 	bl	8001fd0 <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	2b11      	cmp	r3, #17
 8006200:	d901      	bls.n	8006206 <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e1c6      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 8006206:	f7ff fc7f 	bl	8005b08 <LL_RCC_LSI_IsReady>
 800620a:	4603      	mov	r3, r0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d1f1      	bne.n	80061f4 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8006210:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006214:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006218:	f023 0210 	bic.w	r2, r3, #16
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	69db      	ldr	r3, [r3, #28]
 8006220:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006224:	4313      	orrs	r3, r2
 8006226:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800622a:	f7ff fc4d 	bl	8005ac8 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800622e:	f7fb fecf 	bl	8001fd0 <HAL_GetTick>
 8006232:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8006234:	e008      	b.n	8006248 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006236:	f7fb fecb 	bl	8001fd0 <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	2b11      	cmp	r3, #17
 8006242:	d901      	bls.n	8006248 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e1a5      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8006248:	f7ff fc5e 	bl	8005b08 <LL_RCC_LSI_IsReady>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d0f1      	beq.n	8006236 <HAL_RCC_OscConfig+0x3ca>
 8006252:	e017      	b.n	8006284 <HAL_RCC_OscConfig+0x418>
 8006254:	20000000 	.word	0x20000000
 8006258:	20000034 	.word	0x20000034
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800625c:	f7ff fc44 	bl	8005ae8 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006260:	f7fb feb6 	bl	8001fd0 <HAL_GetTick>
 8006264:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006266:	e008      	b.n	800627a <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006268:	f7fb feb2 	bl	8001fd0 <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	2b11      	cmp	r3, #17
 8006274:	d901      	bls.n	800627a <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8006276:	2303      	movs	r3, #3
 8006278:	e18c      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 800627a:	f7ff fc45 	bl	8005b08 <LL_RCC_LSI_IsReady>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d1f1      	bne.n	8006268 <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0304 	and.w	r3, r3, #4
 800628c:	2b00      	cmp	r3, #0
 800628e:	f000 80d8 	beq.w	8006442 <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006292:	f7ff fb5b 	bl	800594c <LL_PWR_IsEnabledBkUpAccess>
 8006296:	4603      	mov	r3, r0
 8006298:	2b00      	cmp	r3, #0
 800629a:	d113      	bne.n	80062c4 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800629c:	f7ff fb3c 	bl	8005918 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062a0:	f7fb fe96 	bl	8001fd0 <HAL_GetTick>
 80062a4:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80062a6:	e008      	b.n	80062ba <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062a8:	f7fb fe92 	bl	8001fd0 <HAL_GetTick>
 80062ac:	4602      	mov	r2, r0
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	1ad3      	subs	r3, r2, r3
 80062b2:	2b02      	cmp	r3, #2
 80062b4:	d901      	bls.n	80062ba <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e16c      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80062ba:	f7ff fb47 	bl	800594c <LL_PWR_IsEnabledBkUpAccess>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d0f1      	beq.n	80062a8 <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d07b      	beq.n	80063c4 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	2b85      	cmp	r3, #133	; 0x85
 80062d2:	d003      	beq.n	80062dc <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	2b05      	cmp	r3, #5
 80062da:	d109      	bne.n	80062f0 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80062dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80062e8:	f043 0304 	orr.w	r3, r3, #4
 80062ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062f0:	f7fb fe6e 	bl	8001fd0 <HAL_GetTick>
 80062f4:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80062f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006302:	f043 0301 	orr.w	r3, r3, #1
 8006306:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800630a:	e00a      	b.n	8006322 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800630c:	f7fb fe60 	bl	8001fd0 <HAL_GetTick>
 8006310:	4602      	mov	r2, r0
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	f241 3288 	movw	r2, #5000	; 0x1388
 800631a:	4293      	cmp	r3, r2
 800631c:	d901      	bls.n	8006322 <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e138      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006322:	f7ff fbc0 	bl	8005aa6 <LL_RCC_LSE_IsReady>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d0ef      	beq.n	800630c <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	2b81      	cmp	r3, #129	; 0x81
 8006332:	d003      	beq.n	800633c <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	2b85      	cmp	r3, #133	; 0x85
 800633a:	d121      	bne.n	8006380 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800633c:	f7fb fe48 	bl	8001fd0 <HAL_GetTick>
 8006340:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006342:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800634a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800634e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006352:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006356:	e00a      	b.n	800636e <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006358:	f7fb fe3a 	bl	8001fd0 <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	f241 3288 	movw	r2, #5000	; 0x1388
 8006366:	4293      	cmp	r3, r2
 8006368:	d901      	bls.n	800636e <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e112      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800636e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006372:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006376:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800637a:	2b00      	cmp	r3, #0
 800637c:	d0ec      	beq.n	8006358 <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800637e:	e060      	b.n	8006442 <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006380:	f7fb fe26 	bl	8001fd0 <HAL_GetTick>
 8006384:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006386:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800638a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800638e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006392:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006396:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800639a:	e00a      	b.n	80063b2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800639c:	f7fb fe18 	bl	8001fd0 <HAL_GetTick>
 80063a0:	4602      	mov	r2, r0
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d901      	bls.n	80063b2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	e0f0      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80063b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d1ec      	bne.n	800639c <HAL_RCC_OscConfig+0x530>
 80063c2:	e03e      	b.n	8006442 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063c4:	f7fb fe04 	bl	8001fd0 <HAL_GetTick>
 80063c8:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80063ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80063d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80063de:	e00a      	b.n	80063f6 <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063e0:	f7fb fdf6 	bl	8001fd0 <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d901      	bls.n	80063f6 <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	e0ce      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80063f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006402:	2b00      	cmp	r3, #0
 8006404:	d1ec      	bne.n	80063e0 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006406:	f7fb fde3 	bl	8001fd0 <HAL_GetTick>
 800640a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800640c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006410:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006414:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006418:	f023 0301 	bic.w	r3, r3, #1
 800641c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006420:	e00a      	b.n	8006438 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006422:	f7fb fdd5 	bl	8001fd0 <HAL_GetTick>
 8006426:	4602      	mov	r2, r0
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	1ad3      	subs	r3, r2, r3
 800642c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006430:	4293      	cmp	r3, r2
 8006432:	d901      	bls.n	8006438 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8006434:	2303      	movs	r3, #3
 8006436:	e0ad      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8006438:	f7ff fb35 	bl	8005aa6 <LL_RCC_LSE_IsReady>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d1ef      	bne.n	8006422 <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006446:	2b00      	cmp	r3, #0
 8006448:	f000 80a3 	beq.w	8006592 <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	2b0c      	cmp	r3, #12
 8006450:	d076      	beq.n	8006540 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006456:	2b02      	cmp	r3, #2
 8006458:	d14b      	bne.n	80064f2 <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800645a:	f7ff fc76 	bl	8005d4a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800645e:	f7fb fdb7 	bl	8001fd0 <HAL_GetTick>
 8006462:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006464:	e008      	b.n	8006478 <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006466:	f7fb fdb3 	bl	8001fd0 <HAL_GetTick>
 800646a:	4602      	mov	r2, r0
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	2b0a      	cmp	r3, #10
 8006472:	d901      	bls.n	8006478 <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8006474:	2303      	movs	r3, #3
 8006476:	e08d      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006478:	f7ff fc75 	bl	8005d66 <LL_RCC_PLL_IsReady>
 800647c:	4603      	mov	r3, r0
 800647e:	2b00      	cmp	r3, #0
 8006480:	d1f1      	bne.n	8006466 <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006482:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006486:	68da      	ldr	r2, [r3, #12]
 8006488:	4b44      	ldr	r3, [pc, #272]	; (800659c <HAL_RCC_OscConfig+0x730>)
 800648a:	4013      	ands	r3, r2
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006494:	4311      	orrs	r1, r2
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800649a:	0212      	lsls	r2, r2, #8
 800649c:	4311      	orrs	r1, r2
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80064a2:	4311      	orrs	r1, r2
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80064a8:	4311      	orrs	r1, r2
 80064aa:	687a      	ldr	r2, [r7, #4]
 80064ac:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80064ae:	430a      	orrs	r2, r1
 80064b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80064b4:	4313      	orrs	r3, r2
 80064b6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064b8:	f7ff fc39 	bl	8005d2e <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80064bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80064c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064cc:	f7fb fd80 	bl	8001fd0 <HAL_GetTick>
 80064d0:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80064d2:	e008      	b.n	80064e6 <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064d4:	f7fb fd7c 	bl	8001fd0 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	2b0a      	cmp	r3, #10
 80064e0:	d901      	bls.n	80064e6 <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e056      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 80064e6:	f7ff fc3e 	bl	8005d66 <LL_RCC_PLL_IsReady>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d0f1      	beq.n	80064d4 <HAL_RCC_OscConfig+0x668>
 80064f0:	e04f      	b.n	8006592 <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064f2:	f7ff fc2a 	bl	8005d4a <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80064f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006500:	f023 0303 	bic.w	r3, r3, #3
 8006504:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8006506:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006510:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8006514:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006518:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800651a:	f7fb fd59 	bl	8001fd0 <HAL_GetTick>
 800651e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006520:	e008      	b.n	8006534 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006522:	f7fb fd55 	bl	8001fd0 <HAL_GetTick>
 8006526:	4602      	mov	r2, r0
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	2b0a      	cmp	r3, #10
 800652e:	d901      	bls.n	8006534 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8006530:	2303      	movs	r3, #3
 8006532:	e02f      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006534:	f7ff fc17 	bl	8005d66 <LL_RCC_PLL_IsReady>
 8006538:	4603      	mov	r3, r0
 800653a:	2b00      	cmp	r3, #0
 800653c:	d1f1      	bne.n	8006522 <HAL_RCC_OscConfig+0x6b6>
 800653e:	e028      	b.n	8006592 <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006544:	2b01      	cmp	r3, #1
 8006546:	d101      	bne.n	800654c <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e023      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800654c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	f003 0203 	and.w	r2, r3, #3
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800655e:	429a      	cmp	r2, r3
 8006560:	d115      	bne.n	800658e <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800656c:	429a      	cmp	r2, r3
 800656e:	d10e      	bne.n	800658e <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800657a:	021b      	lsls	r3, r3, #8
 800657c:	429a      	cmp	r2, r3
 800657e:	d106      	bne.n	800658e <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800658a:	429a      	cmp	r2, r3
 800658c:	d001      	beq.n	8006592 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e000      	b.n	8006594 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	3720      	adds	r7, #32
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}
 800659c:	11c1808c 	.word	0x11c1808c

080065a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d101      	bne.n	80065b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e10f      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80065b4:	4b89      	ldr	r3, [pc, #548]	; (80067dc <HAL_RCC_ClockConfig+0x23c>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 0307 	and.w	r3, r3, #7
 80065bc:	683a      	ldr	r2, [r7, #0]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d91b      	bls.n	80065fa <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065c2:	4b86      	ldr	r3, [pc, #536]	; (80067dc <HAL_RCC_ClockConfig+0x23c>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f023 0207 	bic.w	r2, r3, #7
 80065ca:	4984      	ldr	r1, [pc, #528]	; (80067dc <HAL_RCC_ClockConfig+0x23c>)
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065d2:	f7fb fcfd 	bl	8001fd0 <HAL_GetTick>
 80065d6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065d8:	e008      	b.n	80065ec <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80065da:	f7fb fcf9 	bl	8001fd0 <HAL_GetTick>
 80065de:	4602      	mov	r2, r0
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	2b02      	cmp	r3, #2
 80065e6:	d901      	bls.n	80065ec <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80065e8:	2303      	movs	r3, #3
 80065ea:	e0f3      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065ec:	4b7b      	ldr	r3, [pc, #492]	; (80067dc <HAL_RCC_ClockConfig+0x23c>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 0307 	and.w	r3, r3, #7
 80065f4:	683a      	ldr	r2, [r7, #0]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d1ef      	bne.n	80065da <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 0302 	and.w	r3, r3, #2
 8006602:	2b00      	cmp	r3, #0
 8006604:	d016      	beq.n	8006634 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	4618      	mov	r0, r3
 800660c:	f7ff fb12 	bl	8005c34 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006610:	f7fb fcde 	bl	8001fd0 <HAL_GetTick>
 8006614:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006616:	e008      	b.n	800662a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006618:	f7fb fcda 	bl	8001fd0 <HAL_GetTick>
 800661c:	4602      	mov	r2, r0
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	2b02      	cmp	r3, #2
 8006624:	d901      	bls.n	800662a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e0d4      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800662a:	f7ff fbda 	bl	8005de2 <LL_RCC_IsActiveFlag_HPRE>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d0f1      	beq.n	8006618 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800663c:	2b00      	cmp	r3, #0
 800663e:	d016      	beq.n	800666e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	695b      	ldr	r3, [r3, #20]
 8006644:	4618      	mov	r0, r3
 8006646:	f7ff fb08 	bl	8005c5a <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800664a:	f7fb fcc1 	bl	8001fd0 <HAL_GetTick>
 800664e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006650:	e008      	b.n	8006664 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006652:	f7fb fcbd 	bl	8001fd0 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	2b02      	cmp	r3, #2
 800665e:	d901      	bls.n	8006664 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	e0b7      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006664:	f7ff fbce 	bl	8005e04 <LL_RCC_IsActiveFlag_SHDHPRE>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d0f1      	beq.n	8006652 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 0304 	and.w	r3, r3, #4
 8006676:	2b00      	cmp	r3, #0
 8006678:	d016      	beq.n	80066a8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	4618      	mov	r0, r3
 8006680:	f7ff fb01 	bl	8005c86 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006684:	f7fb fca4 	bl	8001fd0 <HAL_GetTick>
 8006688:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800668a:	e008      	b.n	800669e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800668c:	f7fb fca0 	bl	8001fd0 <HAL_GetTick>
 8006690:	4602      	mov	r2, r0
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	2b02      	cmp	r3, #2
 8006698:	d901      	bls.n	800669e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e09a      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800669e:	f7ff fbc3 	bl	8005e28 <LL_RCC_IsActiveFlag_PPRE1>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d0f1      	beq.n	800668c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0308 	and.w	r3, r3, #8
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d017      	beq.n	80066e4 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	00db      	lsls	r3, r3, #3
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7ff faf6 	bl	8005cac <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80066c0:	f7fb fc86 	bl	8001fd0 <HAL_GetTick>
 80066c4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80066c6:	e008      	b.n	80066da <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80066c8:	f7fb fc82 	bl	8001fd0 <HAL_GetTick>
 80066cc:	4602      	mov	r2, r0
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	2b02      	cmp	r3, #2
 80066d4:	d901      	bls.n	80066da <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 80066d6:	2303      	movs	r3, #3
 80066d8:	e07c      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80066da:	f7ff fbb6 	bl	8005e4a <LL_RCC_IsActiveFlag_PPRE2>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d0f1      	beq.n	80066c8 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0301 	and.w	r3, r3, #1
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d043      	beq.n	8006778 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d106      	bne.n	8006706 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80066f8:	f7ff f983 	bl	8005a02 <LL_RCC_HSE_IsReady>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d11e      	bne.n	8006740 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	e066      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	2b03      	cmp	r3, #3
 800670c:	d106      	bne.n	800671c <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800670e:	f7ff fb2a 	bl	8005d66 <LL_RCC_PLL_IsReady>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d113      	bne.n	8006740 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	e05b      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d106      	bne.n	8006732 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006724:	f7ff fa1d 	bl	8005b62 <LL_RCC_MSI_IsReady>
 8006728:	4603      	mov	r3, r0
 800672a:	2b00      	cmp	r3, #0
 800672c:	d108      	bne.n	8006740 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e050      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006732:	f7ff f993 	bl	8005a5c <LL_RCC_HSI_IsReady>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d101      	bne.n	8006740 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e049      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	4618      	mov	r0, r3
 8006746:	f7ff fa57 	bl	8005bf8 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800674a:	f7fb fc41 	bl	8001fd0 <HAL_GetTick>
 800674e:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006750:	e00a      	b.n	8006768 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006752:	f7fb fc3d 	bl	8001fd0 <HAL_GetTick>
 8006756:	4602      	mov	r2, r0
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	1ad3      	subs	r3, r2, r3
 800675c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006760:	4293      	cmp	r3, r2
 8006762:	d901      	bls.n	8006768 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	e035      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006768:	f7ff fa59 	bl	8005c1e <LL_RCC_GetSysClkSource>
 800676c:	4602      	mov	r2, r0
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	429a      	cmp	r2, r3
 8006776:	d1ec      	bne.n	8006752 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006778:	4b18      	ldr	r3, [pc, #96]	; (80067dc <HAL_RCC_ClockConfig+0x23c>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 0307 	and.w	r3, r3, #7
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	429a      	cmp	r2, r3
 8006784:	d21b      	bcs.n	80067be <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006786:	4b15      	ldr	r3, [pc, #84]	; (80067dc <HAL_RCC_ClockConfig+0x23c>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f023 0207 	bic.w	r2, r3, #7
 800678e:	4913      	ldr	r1, [pc, #76]	; (80067dc <HAL_RCC_ClockConfig+0x23c>)
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	4313      	orrs	r3, r2
 8006794:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006796:	f7fb fc1b 	bl	8001fd0 <HAL_GetTick>
 800679a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800679c:	e008      	b.n	80067b0 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800679e:	f7fb fc17 	bl	8001fd0 <HAL_GetTick>
 80067a2:	4602      	mov	r2, r0
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	1ad3      	subs	r3, r2, r3
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d901      	bls.n	80067b0 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e011      	b.n	80067d4 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067b0:	4b0a      	ldr	r3, [pc, #40]	; (80067dc <HAL_RCC_ClockConfig+0x23c>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 0307 	and.w	r3, r3, #7
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d1ef      	bne.n	800679e <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80067be:	f000 f8b3 	bl	8006928 <HAL_RCC_GetHCLKFreq>
 80067c2:	4603      	mov	r3, r0
 80067c4:	4a06      	ldr	r2, [pc, #24]	; (80067e0 <HAL_RCC_ClockConfig+0x240>)
 80067c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80067c8:	4b06      	ldr	r3, [pc, #24]	; (80067e4 <HAL_RCC_ClockConfig+0x244>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4618      	mov	r0, r3
 80067ce:	f7fb fbf5 	bl	8001fbc <HAL_InitTick>
 80067d2:	4603      	mov	r3, r0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}
 80067dc:	58004000 	.word	0x58004000
 80067e0:	20000000 	.word	0x20000000
 80067e4:	20000034 	.word	0x20000034

080067e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80067e8:	b590      	push	{r4, r7, lr}
 80067ea:	b087      	sub	sp, #28
 80067ec:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80067ee:	2300      	movs	r3, #0
 80067f0:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80067f2:	2300      	movs	r3, #0
 80067f4:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80067f6:	f7ff fa12 	bl	8005c1e <LL_RCC_GetSysClkSource>
 80067fa:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80067fc:	f7ff fae6 	bl	8005dcc <LL_RCC_PLL_GetMainSource>
 8006800:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d005      	beq.n	8006814 <HAL_RCC_GetSysClockFreq+0x2c>
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	2b0c      	cmp	r3, #12
 800680c:	d139      	bne.n	8006882 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2b01      	cmp	r3, #1
 8006812:	d136      	bne.n	8006882 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006814:	f7ff f9b5 	bl	8005b82 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006818:	4603      	mov	r3, r0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d115      	bne.n	800684a <HAL_RCC_GetSysClockFreq+0x62>
 800681e:	f7ff f9b0 	bl	8005b82 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006822:	4603      	mov	r3, r0
 8006824:	2b01      	cmp	r3, #1
 8006826:	d106      	bne.n	8006836 <HAL_RCC_GetSysClockFreq+0x4e>
 8006828:	f7ff f9bb 	bl	8005ba2 <LL_RCC_MSI_GetRange>
 800682c:	4603      	mov	r3, r0
 800682e:	0a1b      	lsrs	r3, r3, #8
 8006830:	f003 030f 	and.w	r3, r3, #15
 8006834:	e005      	b.n	8006842 <HAL_RCC_GetSysClockFreq+0x5a>
 8006836:	f7ff f9bf 	bl	8005bb8 <LL_RCC_MSI_GetRangeAfterStandby>
 800683a:	4603      	mov	r3, r0
 800683c:	0a1b      	lsrs	r3, r3, #8
 800683e:	f003 030f 	and.w	r3, r3, #15
 8006842:	4a36      	ldr	r2, [pc, #216]	; (800691c <HAL_RCC_GetSysClockFreq+0x134>)
 8006844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006848:	e014      	b.n	8006874 <HAL_RCC_GetSysClockFreq+0x8c>
 800684a:	f7ff f99a 	bl	8005b82 <LL_RCC_MSI_IsEnabledRangeSelect>
 800684e:	4603      	mov	r3, r0
 8006850:	2b01      	cmp	r3, #1
 8006852:	d106      	bne.n	8006862 <HAL_RCC_GetSysClockFreq+0x7a>
 8006854:	f7ff f9a5 	bl	8005ba2 <LL_RCC_MSI_GetRange>
 8006858:	4603      	mov	r3, r0
 800685a:	091b      	lsrs	r3, r3, #4
 800685c:	f003 030f 	and.w	r3, r3, #15
 8006860:	e005      	b.n	800686e <HAL_RCC_GetSysClockFreq+0x86>
 8006862:	f7ff f9a9 	bl	8005bb8 <LL_RCC_MSI_GetRangeAfterStandby>
 8006866:	4603      	mov	r3, r0
 8006868:	091b      	lsrs	r3, r3, #4
 800686a:	f003 030f 	and.w	r3, r3, #15
 800686e:	4a2b      	ldr	r2, [pc, #172]	; (800691c <HAL_RCC_GetSysClockFreq+0x134>)
 8006870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006874:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d115      	bne.n	80068a8 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006880:	e012      	b.n	80068a8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	2b04      	cmp	r3, #4
 8006886:	d102      	bne.n	800688e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006888:	4b25      	ldr	r3, [pc, #148]	; (8006920 <HAL_RCC_GetSysClockFreq+0x138>)
 800688a:	617b      	str	r3, [r7, #20]
 800688c:	e00c      	b.n	80068a8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	2b08      	cmp	r3, #8
 8006892:	d109      	bne.n	80068a8 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006894:	f7ff f888 	bl	80059a8 <LL_RCC_HSE_IsEnabledDiv2>
 8006898:	4603      	mov	r3, r0
 800689a:	2b01      	cmp	r3, #1
 800689c:	d102      	bne.n	80068a4 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800689e:	4b20      	ldr	r3, [pc, #128]	; (8006920 <HAL_RCC_GetSysClockFreq+0x138>)
 80068a0:	617b      	str	r3, [r7, #20]
 80068a2:	e001      	b.n	80068a8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80068a4:	4b1f      	ldr	r3, [pc, #124]	; (8006924 <HAL_RCC_GetSysClockFreq+0x13c>)
 80068a6:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80068a8:	f7ff f9b9 	bl	8005c1e <LL_RCC_GetSysClkSource>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b0c      	cmp	r3, #12
 80068b0:	d12f      	bne.n	8006912 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80068b2:	f7ff fa8b 	bl	8005dcc <LL_RCC_PLL_GetMainSource>
 80068b6:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d003      	beq.n	80068c6 <HAL_RCC_GetSysClockFreq+0xde>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2b03      	cmp	r3, #3
 80068c2:	d003      	beq.n	80068cc <HAL_RCC_GetSysClockFreq+0xe4>
 80068c4:	e00d      	b.n	80068e2 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80068c6:	4b16      	ldr	r3, [pc, #88]	; (8006920 <HAL_RCC_GetSysClockFreq+0x138>)
 80068c8:	60fb      	str	r3, [r7, #12]
        break;
 80068ca:	e00d      	b.n	80068e8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80068cc:	f7ff f86c 	bl	80059a8 <LL_RCC_HSE_IsEnabledDiv2>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d102      	bne.n	80068dc <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80068d6:	4b12      	ldr	r3, [pc, #72]	; (8006920 <HAL_RCC_GetSysClockFreq+0x138>)
 80068d8:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80068da:	e005      	b.n	80068e8 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80068dc:	4b11      	ldr	r3, [pc, #68]	; (8006924 <HAL_RCC_GetSysClockFreq+0x13c>)
 80068de:	60fb      	str	r3, [r7, #12]
        break;
 80068e0:	e002      	b.n	80068e8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	60fb      	str	r3, [r7, #12]
        break;
 80068e6:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80068e8:	f7ff fa4e 	bl	8005d88 <LL_RCC_PLL_GetN>
 80068ec:	4602      	mov	r2, r0
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	fb03 f402 	mul.w	r4, r3, r2
 80068f4:	f7ff fa5f 	bl	8005db6 <LL_RCC_PLL_GetDivider>
 80068f8:	4603      	mov	r3, r0
 80068fa:	091b      	lsrs	r3, r3, #4
 80068fc:	3301      	adds	r3, #1
 80068fe:	fbb4 f4f3 	udiv	r4, r4, r3
 8006902:	f7ff fa4d 	bl	8005da0 <LL_RCC_PLL_GetR>
 8006906:	4603      	mov	r3, r0
 8006908:	0f5b      	lsrs	r3, r3, #29
 800690a:	3301      	adds	r3, #1
 800690c:	fbb4 f3f3 	udiv	r3, r4, r3
 8006910:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006912:	697b      	ldr	r3, [r7, #20]
}
 8006914:	4618      	mov	r0, r3
 8006916:	371c      	adds	r7, #28
 8006918:	46bd      	mov	sp, r7
 800691a:	bd90      	pop	{r4, r7, pc}
 800691c:	0801b63c 	.word	0x0801b63c
 8006920:	00f42400 	.word	0x00f42400
 8006924:	01e84800 	.word	0x01e84800

08006928 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006928:	b598      	push	{r3, r4, r7, lr}
 800692a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800692c:	f7ff ff5c 	bl	80067e8 <HAL_RCC_GetSysClockFreq>
 8006930:	4604      	mov	r4, r0
 8006932:	f7ff f9ce 	bl	8005cd2 <LL_RCC_GetAHBPrescaler>
 8006936:	4603      	mov	r3, r0
 8006938:	091b      	lsrs	r3, r3, #4
 800693a:	f003 030f 	and.w	r3, r3, #15
 800693e:	4a03      	ldr	r2, [pc, #12]	; (800694c <HAL_RCC_GetHCLKFreq+0x24>)
 8006940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006944:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006948:	4618      	mov	r0, r3
 800694a:	bd98      	pop	{r3, r4, r7, pc}
 800694c:	0801b5dc 	.word	0x0801b5dc

08006950 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006950:	b598      	push	{r3, r4, r7, lr}
 8006952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006954:	f7ff ffe8 	bl	8006928 <HAL_RCC_GetHCLKFreq>
 8006958:	4604      	mov	r4, r0
 800695a:	f7ff f9d2 	bl	8005d02 <LL_RCC_GetAPB1Prescaler>
 800695e:	4603      	mov	r3, r0
 8006960:	0a1b      	lsrs	r3, r3, #8
 8006962:	4a03      	ldr	r2, [pc, #12]	; (8006970 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006968:	fa24 f303 	lsr.w	r3, r4, r3
}
 800696c:	4618      	mov	r0, r3
 800696e:	bd98      	pop	{r3, r4, r7, pc}
 8006970:	0801b61c 	.word	0x0801b61c

08006974 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006974:	b598      	push	{r3, r4, r7, lr}
 8006976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006978:	f7ff ffd6 	bl	8006928 <HAL_RCC_GetHCLKFreq>
 800697c:	4604      	mov	r4, r0
 800697e:	f7ff f9cb 	bl	8005d18 <LL_RCC_GetAPB2Prescaler>
 8006982:	4603      	mov	r3, r0
 8006984:	0adb      	lsrs	r3, r3, #11
 8006986:	4a03      	ldr	r2, [pc, #12]	; (8006994 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800698c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006990:	4618      	mov	r0, r3
 8006992:	bd98      	pop	{r3, r4, r7, pc}
 8006994:	0801b61c 	.word	0x0801b61c

08006998 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006998:	b590      	push	{r4, r7, lr}
 800699a:	b085      	sub	sp, #20
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	091b      	lsrs	r3, r3, #4
 80069a4:	f003 030f 	and.w	r3, r3, #15
 80069a8:	4a10      	ldr	r2, [pc, #64]	; (80069ec <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80069aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069ae:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80069b0:	f7ff f99a 	bl	8005ce8 <LL_RCC_GetAHB3Prescaler>
 80069b4:	4603      	mov	r3, r0
 80069b6:	091b      	lsrs	r3, r3, #4
 80069b8:	f003 030f 	and.w	r3, r3, #15
 80069bc:	4a0c      	ldr	r2, [pc, #48]	; (80069f0 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 80069be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80069c8:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	4a09      	ldr	r2, [pc, #36]	; (80069f4 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80069ce:	fba2 2303 	umull	r2, r3, r2, r3
 80069d2:	0c9c      	lsrs	r4, r3, #18
 80069d4:	f7fe ffae 	bl	8005934 <HAL_PWREx_GetVoltageRange>
 80069d8:	4603      	mov	r3, r0
 80069da:	4619      	mov	r1, r3
 80069dc:	4620      	mov	r0, r4
 80069de:	f000 f80b 	bl	80069f8 <RCC_SetFlashLatency>
 80069e2:	4603      	mov	r3, r0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3714      	adds	r7, #20
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd90      	pop	{r4, r7, pc}
 80069ec:	0801b63c 	.word	0x0801b63c
 80069f0:	0801b5dc 	.word	0x0801b5dc
 80069f4:	431bde83 	.word	0x431bde83

080069f8 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b08e      	sub	sp, #56	; 0x38
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
 8006a00:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006a02:	4a3c      	ldr	r2, [pc, #240]	; (8006af4 <RCC_SetFlashLatency+0xfc>)
 8006a04:	f107 0320 	add.w	r3, r7, #32
 8006a08:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006a0c:	6018      	str	r0, [r3, #0]
 8006a0e:	3304      	adds	r3, #4
 8006a10:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006a12:	4a39      	ldr	r2, [pc, #228]	; (8006af8 <RCC_SetFlashLatency+0x100>)
 8006a14:	f107 0318 	add.w	r3, r7, #24
 8006a18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006a1c:	6018      	str	r0, [r3, #0]
 8006a1e:	3304      	adds	r3, #4
 8006a20:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006a22:	4a36      	ldr	r2, [pc, #216]	; (8006afc <RCC_SetFlashLatency+0x104>)
 8006a24:	f107 030c 	add.w	r3, r7, #12
 8006a28:	ca07      	ldmia	r2, {r0, r1, r2}
 8006a2a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006a2e:	2300      	movs	r3, #0
 8006a30:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a38:	d11d      	bne.n	8006a76 <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	633b      	str	r3, [r7, #48]	; 0x30
 8006a3e:	e016      	b.n	8006a6e <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a42:	005b      	lsls	r3, r3, #1
 8006a44:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006a48:	4413      	add	r3, r2
 8006a4a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d808      	bhi.n	8006a68 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006a5e:	4413      	add	r3, r2
 8006a60:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006a64:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a66:	e023      	b.n	8006ab0 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	633b      	str	r3, [r7, #48]	; 0x30
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a70:	2b02      	cmp	r3, #2
 8006a72:	d9e5      	bls.n	8006a40 <RCC_SetFlashLatency+0x48>
 8006a74:	e01c      	b.n	8006ab0 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006a76:	2300      	movs	r3, #0
 8006a78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a7a:	e016      	b.n	8006aaa <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a7e:	005b      	lsls	r3, r3, #1
 8006a80:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006a84:	4413      	add	r3, r2
 8006a86:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d808      	bhi.n	8006aa4 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006a9a:	4413      	add	r3, r2
 8006a9c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006aa0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006aa2:	e005      	b.n	8006ab0 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aac:	2b02      	cmp	r3, #2
 8006aae:	d9e5      	bls.n	8006a7c <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006ab0:	4b13      	ldr	r3, [pc, #76]	; (8006b00 <RCC_SetFlashLatency+0x108>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f023 0207 	bic.w	r2, r3, #7
 8006ab8:	4911      	ldr	r1, [pc, #68]	; (8006b00 <RCC_SetFlashLatency+0x108>)
 8006aba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006abc:	4313      	orrs	r3, r2
 8006abe:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006ac0:	f7fb fa86 	bl	8001fd0 <HAL_GetTick>
 8006ac4:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006ac6:	e008      	b.n	8006ada <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006ac8:	f7fb fa82 	bl	8001fd0 <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d901      	bls.n	8006ada <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	e007      	b.n	8006aea <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006ada:	4b09      	ldr	r3, [pc, #36]	; (8006b00 <RCC_SetFlashLatency+0x108>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0307 	and.w	r3, r3, #7
 8006ae2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d1ef      	bne.n	8006ac8 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 8006ae8:	2300      	movs	r3, #0
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3738      	adds	r7, #56	; 0x38
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	0801ae3c 	.word	0x0801ae3c
 8006af8:	0801ae44 	.word	0x0801ae44
 8006afc:	0801ae4c 	.word	0x0801ae4c
 8006b00:	58004000 	.word	0x58004000

08006b04 <LL_RCC_LSE_IsReady>:
{
 8006b04:	b480      	push	{r7}
 8006b06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006b08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b10:	f003 0302 	and.w	r3, r3, #2
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d101      	bne.n	8006b1c <LL_RCC_LSE_IsReady+0x18>
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e000      	b.n	8006b1e <LL_RCC_LSE_IsReady+0x1a>
 8006b1c:	2300      	movs	r3, #0
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bc80      	pop	{r7}
 8006b24:	4770      	bx	lr

08006b26 <LL_RCC_SetUSARTClockSource>:
{
 8006b26:	b480      	push	{r7}
 8006b28:	b083      	sub	sp, #12
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006b2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b32:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	0c1b      	lsrs	r3, r3, #16
 8006b3a:	43db      	mvns	r3, r3
 8006b3c:	401a      	ands	r2, r3
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006b46:	4313      	orrs	r3, r2
 8006b48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006b4c:	bf00      	nop
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bc80      	pop	{r7}
 8006b54:	4770      	bx	lr

08006b56 <LL_RCC_SetI2SClockSource>:
{
 8006b56:	b480      	push	{r7}
 8006b58:	b083      	sub	sp, #12
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006b5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b66:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006b6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006b76:	bf00      	nop
 8006b78:	370c      	adds	r7, #12
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bc80      	pop	{r7}
 8006b7e:	4770      	bx	lr

08006b80 <LL_RCC_SetLPUARTClockSource>:
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006b88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b90:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006b94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bc80      	pop	{r7}
 8006ba8:	4770      	bx	lr

08006baa <LL_RCC_SetI2CClockSource>:
{
 8006baa:	b480      	push	{r7}
 8006bac:	b083      	sub	sp, #12
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006bb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bb6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	091b      	lsrs	r3, r3, #4
 8006bbe:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006bc2:	43db      	mvns	r3, r3
 8006bc4:	401a      	ands	r2, r3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	011b      	lsls	r3, r3, #4
 8006bca:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006bce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006bd8:	bf00      	nop
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bc80      	pop	{r7}
 8006be0:	4770      	bx	lr

08006be2 <LL_RCC_SetLPTIMClockSource>:
{
 8006be2:	b480      	push	{r7}
 8006be4:	b083      	sub	sp, #12
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006bea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bee:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	0c1b      	lsrs	r3, r3, #16
 8006bf6:	041b      	lsls	r3, r3, #16
 8006bf8:	43db      	mvns	r3, r3
 8006bfa:	401a      	ands	r2, r3
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	041b      	lsls	r3, r3, #16
 8006c00:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006c04:	4313      	orrs	r3, r2
 8006c06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006c0a:	bf00      	nop
 8006c0c:	370c      	adds	r7, #12
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bc80      	pop	{r7}
 8006c12:	4770      	bx	lr

08006c14 <LL_RCC_SetRNGClockSource>:
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006c1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c24:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006c28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006c34:	bf00      	nop
 8006c36:	370c      	adds	r7, #12
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bc80      	pop	{r7}
 8006c3c:	4770      	bx	lr

08006c3e <LL_RCC_SetADCClockSource>:
{
 8006c3e:	b480      	push	{r7}
 8006c40:	b083      	sub	sp, #12
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006c46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c4e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006c52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006c5e:	bf00      	nop
 8006c60:	370c      	adds	r7, #12
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bc80      	pop	{r7}
 8006c66:	4770      	bx	lr

08006c68 <LL_RCC_SetRTCClockSource>:
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006c70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c7c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bc80      	pop	{r7}
 8006c90:	4770      	bx	lr

08006c92 <LL_RCC_GetRTCClockSource>:
{
 8006c92:	b480      	push	{r7}
 8006c94:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006c96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bc80      	pop	{r7}
 8006ca8:	4770      	bx	lr

08006caa <LL_RCC_ForceBackupDomainReset>:
{
 8006caa:	b480      	push	{r7}
 8006cac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006cae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cb6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006cba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006cc2:	bf00      	nop
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bc80      	pop	{r7}
 8006cc8:	4770      	bx	lr

08006cca <LL_RCC_ReleaseBackupDomainReset>:
{
 8006cca:	b480      	push	{r7}
 8006ccc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006cce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cd6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006cda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006ce2:	bf00      	nop
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bc80      	pop	{r7}
 8006ce8:	4770      	bx	lr
	...

08006cec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d058      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006d0c:	f7fe fe04 	bl	8005918 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d10:	f7fb f95e 	bl	8001fd0 <HAL_GetTick>
 8006d14:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006d16:	e009      	b.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d18:	f7fb f95a 	bl	8001fd0 <HAL_GetTick>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	2b02      	cmp	r3, #2
 8006d24:	d902      	bls.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	74fb      	strb	r3, [r7, #19]
        break;
 8006d2a:	e006      	b.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006d2c:	4b7b      	ldr	r3, [pc, #492]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d38:	d1ee      	bne.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8006d3a:	7cfb      	ldrb	r3, [r7, #19]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d13c      	bne.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8006d40:	f7ff ffa7 	bl	8006c92 <LL_RCC_GetRTCClockSource>
 8006d44:	4602      	mov	r2, r0
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d00f      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006d4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d5a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006d5c:	f7ff ffa5 	bl	8006caa <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006d60:	f7ff ffb3 	bl	8006cca <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006d64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	f003 0302 	and.w	r3, r3, #2
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d014      	beq.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d78:	f7fb f92a 	bl	8001fd0 <HAL_GetTick>
 8006d7c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8006d7e:	e00b      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d80:	f7fb f926 	bl	8001fd0 <HAL_GetTick>
 8006d84:	4602      	mov	r2, r0
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d902      	bls.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8006d92:	2303      	movs	r3, #3
 8006d94:	74fb      	strb	r3, [r7, #19]
            break;
 8006d96:	e004      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8006d98:	f7ff feb4 	bl	8006b04 <LL_RCC_LSE_IsReady>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d1ee      	bne.n	8006d80 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8006da2:	7cfb      	ldrb	r3, [r7, #19]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d105      	bne.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7ff ff5b 	bl	8006c68 <LL_RCC_SetRTCClockSource>
 8006db2:	e004      	b.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006db4:	7cfb      	ldrb	r3, [r7, #19]
 8006db6:	74bb      	strb	r3, [r7, #18]
 8006db8:	e001      	b.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dba:	7cfb      	ldrb	r3, [r7, #19]
 8006dbc:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f003 0301 	and.w	r3, r3, #1
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d004      	beq.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff fea9 	bl	8006b26 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 0302 	and.w	r3, r3, #2
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d004      	beq.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	4618      	mov	r0, r3
 8006de6:	f7ff fe9e 	bl	8006b26 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 0320 	and.w	r3, r3, #32
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d004      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	691b      	ldr	r3, [r3, #16]
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7ff fec0 	bl	8006b80 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d004      	beq.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a1b      	ldr	r3, [r3, #32]
 8006e10:	4618      	mov	r0, r3
 8006e12:	f7ff fee6 	bl	8006be2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d004      	beq.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e26:	4618      	mov	r0, r3
 8006e28:	f7ff fedb 	bl	8006be2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d004      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f7ff fed0 	bl	8006be2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d004      	beq.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	695b      	ldr	r3, [r3, #20]
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7ff fea9 	bl	8006baa <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d004      	beq.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	699b      	ldr	r3, [r3, #24]
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f7ff fe9e 	bl	8006baa <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d004      	beq.n	8006e84 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	69db      	ldr	r3, [r3, #28]
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7ff fe93 	bl	8006baa <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 0310 	and.w	r3, r3, #16
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d011      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7ff fe5e 	bl	8006b56 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ea2:	d107      	bne.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006ea4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006eae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006eb2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d010      	beq.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7ff fea5 	bl	8006c14 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d107      	bne.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006ed2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ed6:	68db      	ldr	r3, [r3, #12]
 8006ed8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006edc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006ee0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d011      	beq.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7ff fea3 	bl	8006c3e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006efc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f00:	d107      	bne.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006f02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f10:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8006f12:	7cbb      	ldrb	r3, [r7, #18]
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3718      	adds	r7, #24
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}
 8006f1c:	58000400 	.word	0x58000400

08006f20 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d068      	beq.n	8007004 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d106      	bne.n	8006f4c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f7fa fdd2 	bl	8001af0 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2202      	movs	r2, #2
 8006f50:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f54:	4b2e      	ldr	r3, [pc, #184]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006f56:	22ca      	movs	r2, #202	; 0xca
 8006f58:	625a      	str	r2, [r3, #36]	; 0x24
 8006f5a:	4b2d      	ldr	r3, [pc, #180]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006f5c:	2253      	movs	r2, #83	; 0x53
 8006f5e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 fa0f 	bl	8007384 <RTC_EnterInitMode>
 8006f66:	4603      	mov	r3, r0
 8006f68:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8006f6a:	7bfb      	ldrb	r3, [r7, #15]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d13f      	bne.n	8006ff0 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8006f70:	4b27      	ldr	r3, [pc, #156]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006f72:	699b      	ldr	r3, [r3, #24]
 8006f74:	4a26      	ldr	r2, [pc, #152]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006f76:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8006f7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f7e:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8006f80:	4b23      	ldr	r3, [pc, #140]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006f82:	699a      	ldr	r2, [r3, #24]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6859      	ldr	r1, [r3, #4]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	4319      	orrs	r1, r3
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	699b      	ldr	r3, [r3, #24]
 8006f92:	430b      	orrs	r3, r1
 8006f94:	491e      	ldr	r1, [pc, #120]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006f96:	4313      	orrs	r3, r2
 8006f98:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	68da      	ldr	r2, [r3, #12]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	041b      	lsls	r3, r3, #16
 8006fa4:	491a      	ldr	r1, [pc, #104]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8006faa:	4b19      	ldr	r3, [pc, #100]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fba:	430b      	orrs	r3, r1
 8006fbc:	4914      	ldr	r1, [pc, #80]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 fa12 	bl	80073ec <RTC_ExitInitMode>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8006fcc:	7bfb      	ldrb	r3, [r7, #15]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d10e      	bne.n	8006ff0 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 8006fd2:	4b0f      	ldr	r3, [pc, #60]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006fd4:	699b      	ldr	r3, [r3, #24]
 8006fd6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a19      	ldr	r1, [r3, #32]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	69db      	ldr	r3, [r3, #28]
 8006fe2:	4319      	orrs	r1, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	695b      	ldr	r3, [r3, #20]
 8006fe8:	430b      	orrs	r3, r1
 8006fea:	4909      	ldr	r1, [pc, #36]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006fec:	4313      	orrs	r3, r2
 8006fee:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ff0:	4b07      	ldr	r3, [pc, #28]	; (8007010 <HAL_RTC_Init+0xf0>)
 8006ff2:	22ff      	movs	r2, #255	; 0xff
 8006ff4:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 8006ff6:	7bfb      	ldrb	r3, [r7, #15]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d103      	bne.n	8007004 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8007004:	7bfb      	ldrb	r3, [r7, #15]
}
 8007006:	4618      	mov	r0, r3
 8007008:	3710      	adds	r7, #16
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	40002800 	.word	0x40002800

08007014 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007014:	b590      	push	{r4, r7, lr}
 8007016:	b087      	sub	sp, #28
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8007020:	2300      	movs	r3, #0
 8007022:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800702a:	2b01      	cmp	r3, #1
 800702c:	d101      	bne.n	8007032 <HAL_RTC_SetAlarm_IT+0x1e>
 800702e:	2302      	movs	r3, #2
 8007030:	e0f3      	b.n	800721a <HAL_RTC_SetAlarm_IT+0x206>
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2201      	movs	r2, #1
 8007036:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2202      	movs	r2, #2
 800703e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8007042:	4b78      	ldr	r3, [pc, #480]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800704a:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007052:	d06a      	beq.n	800712a <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d13a      	bne.n	80070d0 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800705a:	4b72      	ldr	r3, [pc, #456]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007062:	2b00      	cmp	r3, #0
 8007064:	d102      	bne.n	800706c <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	2200      	movs	r2, #0
 800706a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	695b      	ldr	r3, [r3, #20]
 8007070:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	4618      	mov	r0, r3
 800707a:	f000 f9f5 	bl	8007468 <RTC_ByteToBcd2>
 800707e:	4603      	mov	r3, r0
 8007080:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	785b      	ldrb	r3, [r3, #1]
 8007086:	4618      	mov	r0, r3
 8007088:	f000 f9ee 	bl	8007468 <RTC_ByteToBcd2>
 800708c:	4603      	mov	r3, r0
 800708e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007090:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	789b      	ldrb	r3, [r3, #2]
 8007096:	4618      	mov	r0, r3
 8007098:	f000 f9e6 	bl	8007468 <RTC_ByteToBcd2>
 800709c:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800709e:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	78db      	ldrb	r3, [r3, #3]
 80070a6:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80070a8:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80070b2:	4618      	mov	r0, r3
 80070b4:	f000 f9d8 	bl	8007468 <RTC_ByteToBcd2>
 80070b8:	4603      	mov	r3, r0
 80070ba:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80070bc:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80070c4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80070ca:	4313      	orrs	r3, r2
 80070cc:	617b      	str	r3, [r7, #20]
 80070ce:	e02c      	b.n	800712a <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	695b      	ldr	r3, [r3, #20]
 80070d4:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 80070d8:	d00d      	beq.n	80070f6 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	695b      	ldr	r3, [r3, #20]
 80070de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80070e2:	d008      	beq.n	80070f6 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80070e4:	4b4f      	ldr	r3, [pc, #316]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 80070e6:	699b      	ldr	r3, [r3, #24]
 80070e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d102      	bne.n	80070f6 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	2200      	movs	r2, #0
 80070f4:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	781b      	ldrb	r3, [r3, #0]
 80070fa:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	785b      	ldrb	r3, [r3, #1]
 8007100:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007102:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007104:	68ba      	ldr	r2, [r7, #8]
 8007106:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007108:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	78db      	ldrb	r3, [r3, #3]
 800710e:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007110:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007118:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800711a:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007120:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007126:	4313      	orrs	r3, r2
 8007128:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800712a:	4b3e      	ldr	r3, [pc, #248]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 800712c:	22ca      	movs	r2, #202	; 0xca
 800712e:	625a      	str	r2, [r3, #36]	; 0x24
 8007130:	4b3c      	ldr	r3, [pc, #240]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 8007132:	2253      	movs	r2, #83	; 0x53
 8007134:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800713a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800713e:	d12c      	bne.n	800719a <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007140:	4b38      	ldr	r3, [pc, #224]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	4a37      	ldr	r2, [pc, #220]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 8007146:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800714a:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800714c:	4b35      	ldr	r3, [pc, #212]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 800714e:	2201      	movs	r2, #1
 8007150:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007158:	d107      	bne.n	800716a <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	699a      	ldr	r2, [r3, #24]
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	69db      	ldr	r3, [r3, #28]
 8007162:	4930      	ldr	r1, [pc, #192]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 8007164:	4313      	orrs	r3, r2
 8007166:	644b      	str	r3, [r1, #68]	; 0x44
 8007168:	e006      	b.n	8007178 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800716a:	4a2e      	ldr	r2, [pc, #184]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8007170:	4a2c      	ldr	r2, [pc, #176]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	699b      	ldr	r3, [r3, #24]
 8007176:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8007178:	4a2a      	ldr	r2, [pc, #168]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007184:	f043 0201 	orr.w	r2, r3, #1
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800718c:	4b25      	ldr	r3, [pc, #148]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 800718e:	699b      	ldr	r3, [r3, #24]
 8007190:	4a24      	ldr	r2, [pc, #144]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 8007192:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 8007196:	6193      	str	r3, [r2, #24]
 8007198:	e02b      	b.n	80071f2 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800719a:	4b22      	ldr	r3, [pc, #136]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 800719c:	699b      	ldr	r3, [r3, #24]
 800719e:	4a21      	ldr	r2, [pc, #132]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 80071a0:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80071a4:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80071a6:	4b1f      	ldr	r3, [pc, #124]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 80071a8:	2202      	movs	r2, #2
 80071aa:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071b2:	d107      	bne.n	80071c4 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	699a      	ldr	r2, [r3, #24]
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	69db      	ldr	r3, [r3, #28]
 80071bc:	4919      	ldr	r1, [pc, #100]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 80071be:	4313      	orrs	r3, r2
 80071c0:	64cb      	str	r3, [r1, #76]	; 0x4c
 80071c2:	e006      	b.n	80071d2 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80071c4:	4a17      	ldr	r2, [pc, #92]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80071ca:	4a16      	ldr	r2, [pc, #88]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80071d2:	4a14      	ldr	r2, [pc, #80]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071de:	f043 0202 	orr.w	r2, r3, #2
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80071e6:	4b0f      	ldr	r3, [pc, #60]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 80071e8:	699b      	ldr	r3, [r3, #24]
 80071ea:	4a0e      	ldr	r2, [pc, #56]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 80071ec:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 80071f0:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80071f2:	4b0d      	ldr	r3, [pc, #52]	; (8007228 <HAL_RTC_SetAlarm_IT+0x214>)
 80071f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071f8:	4a0b      	ldr	r2, [pc, #44]	; (8007228 <HAL_RTC_SetAlarm_IT+0x214>)
 80071fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071fe:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007202:	4b08      	ldr	r3, [pc, #32]	; (8007224 <HAL_RTC_SetAlarm_IT+0x210>)
 8007204:	22ff      	movs	r2, #255	; 0xff
 8007206:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2201      	movs	r2, #1
 800720c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2200      	movs	r2, #0
 8007214:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	371c      	adds	r7, #28
 800721e:	46bd      	mov	sp, r7
 8007220:	bd90      	pop	{r4, r7, pc}
 8007222:	bf00      	nop
 8007224:	40002800 	.word	0x40002800
 8007228:	58000800 	.word	0x58000800

0800722c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800723c:	2b01      	cmp	r3, #1
 800723e:	d101      	bne.n	8007244 <HAL_RTC_DeactivateAlarm+0x18>
 8007240:	2302      	movs	r3, #2
 8007242:	e048      	b.n	80072d6 <HAL_RTC_DeactivateAlarm+0xaa>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2202      	movs	r2, #2
 8007250:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007254:	4b22      	ldr	r3, [pc, #136]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007256:	22ca      	movs	r2, #202	; 0xca
 8007258:	625a      	str	r2, [r3, #36]	; 0x24
 800725a:	4b21      	ldr	r3, [pc, #132]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800725c:	2253      	movs	r2, #83	; 0x53
 800725e:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007266:	d115      	bne.n	8007294 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007268:	4b1d      	ldr	r3, [pc, #116]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800726a:	699b      	ldr	r3, [r3, #24]
 800726c:	4a1c      	ldr	r2, [pc, #112]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800726e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007272:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8007274:	4b1a      	ldr	r3, [pc, #104]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007278:	4a19      	ldr	r2, [pc, #100]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800727a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800727e:	6453      	str	r3, [r2, #68]	; 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007284:	f023 0201 	bic.w	r2, r3, #1
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800728c:	4b14      	ldr	r3, [pc, #80]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800728e:	2201      	movs	r2, #1
 8007290:	65da      	str	r2, [r3, #92]	; 0x5c
 8007292:	e014      	b.n	80072be <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007294:	4b12      	ldr	r3, [pc, #72]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007296:	699b      	ldr	r3, [r3, #24]
 8007298:	4a11      	ldr	r2, [pc, #68]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800729a:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800729e:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80072a0:	4b0f      	ldr	r3, [pc, #60]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 80072a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072a4:	4a0e      	ldr	r2, [pc, #56]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 80072a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80072aa:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072b0:	f023 0202 	bic.w	r2, r3, #2
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80072b8:	4b09      	ldr	r3, [pc, #36]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 80072ba:	2202      	movs	r2, #2
 80072bc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072be:	4b08      	ldr	r3, [pc, #32]	; (80072e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 80072c0:	22ff      	movs	r2, #255	; 0xff
 80072c2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	370c      	adds	r7, #12
 80072da:	46bd      	mov	sp, r7
 80072dc:	bc80      	pop	{r7}
 80072de:	4770      	bx	lr
 80072e0:	40002800 	.word	0x40002800

080072e4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80072ec:	4b11      	ldr	r3, [pc, #68]	; (8007334 <HAL_RTC_AlarmIRQHandler+0x50>)
 80072ee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072f4:	4013      	ands	r3, r2
 80072f6:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f003 0301 	and.w	r3, r3, #1
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d005      	beq.n	800730e <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007302:	4b0c      	ldr	r3, [pc, #48]	; (8007334 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007304:	2201      	movs	r2, #1
 8007306:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f7fb f8ef 	bl	80024ec <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f003 0302 	and.w	r3, r3, #2
 8007314:	2b00      	cmp	r3, #0
 8007316:	d005      	beq.n	8007324 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007318:	4b06      	ldr	r3, [pc, #24]	; (8007334 <HAL_RTC_AlarmIRQHandler+0x50>)
 800731a:	2202      	movs	r2, #2
 800731c:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f000 f94a 	bl	80075b8 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800732c:	bf00      	nop
 800732e:	3710      	adds	r7, #16
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	40002800 	.word	0x40002800

08007338 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b084      	sub	sp, #16
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8007340:	4b0f      	ldr	r3, [pc, #60]	; (8007380 <HAL_RTC_WaitForSynchro+0x48>)
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	4a0e      	ldr	r2, [pc, #56]	; (8007380 <HAL_RTC_WaitForSynchro+0x48>)
 8007346:	f023 0320 	bic.w	r3, r3, #32
 800734a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800734c:	f7fa fe40 	bl	8001fd0 <HAL_GetTick>
 8007350:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007352:	e009      	b.n	8007368 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007354:	f7fa fe3c 	bl	8001fd0 <HAL_GetTick>
 8007358:	4602      	mov	r2, r0
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	1ad3      	subs	r3, r2, r3
 800735e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007362:	d901      	bls.n	8007368 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007364:	2303      	movs	r3, #3
 8007366:	e006      	b.n	8007376 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007368:	4b05      	ldr	r3, [pc, #20]	; (8007380 <HAL_RTC_WaitForSynchro+0x48>)
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	f003 0320 	and.w	r3, r3, #32
 8007370:	2b00      	cmp	r3, #0
 8007372:	d0ef      	beq.n	8007354 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007374:	2300      	movs	r3, #0
}
 8007376:	4618      	mov	r0, r3
 8007378:	3710      	adds	r7, #16
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}
 800737e:	bf00      	nop
 8007380:	40002800 	.word	0x40002800

08007384 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800738c:	2300      	movs	r3, #0
 800738e:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007390:	4b15      	ldr	r3, [pc, #84]	; (80073e8 <RTC_EnterInitMode+0x64>)
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007398:	2b00      	cmp	r3, #0
 800739a:	d120      	bne.n	80073de <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800739c:	4b12      	ldr	r3, [pc, #72]	; (80073e8 <RTC_EnterInitMode+0x64>)
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	4a11      	ldr	r2, [pc, #68]	; (80073e8 <RTC_EnterInitMode+0x64>)
 80073a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073a6:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80073a8:	f7fa fe12 	bl	8001fd0 <HAL_GetTick>
 80073ac:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80073ae:	e00d      	b.n	80073cc <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80073b0:	f7fa fe0e 	bl	8001fd0 <HAL_GetTick>
 80073b4:	4602      	mov	r2, r0
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073be:	d905      	bls.n	80073cc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80073c0:	2303      	movs	r3, #3
 80073c2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2203      	movs	r2, #3
 80073c8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80073cc:	4b06      	ldr	r3, [pc, #24]	; (80073e8 <RTC_EnterInitMode+0x64>)
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d102      	bne.n	80073de <RTC_EnterInitMode+0x5a>
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
 80073da:	2b03      	cmp	r3, #3
 80073dc:	d1e8      	bne.n	80073b0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80073de:	7bfb      	ldrb	r3, [r7, #15]
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3710      	adds	r7, #16
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	40002800 	.word	0x40002800

080073ec <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073f4:	2300      	movs	r3, #0
 80073f6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80073f8:	4b1a      	ldr	r3, [pc, #104]	; (8007464 <RTC_ExitInitMode+0x78>)
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	4a19      	ldr	r2, [pc, #100]	; (8007464 <RTC_ExitInitMode+0x78>)
 80073fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007402:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007404:	4b17      	ldr	r3, [pc, #92]	; (8007464 <RTC_ExitInitMode+0x78>)
 8007406:	699b      	ldr	r3, [r3, #24]
 8007408:	f003 0320 	and.w	r3, r3, #32
 800740c:	2b00      	cmp	r3, #0
 800740e:	d10c      	bne.n	800742a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f7ff ff91 	bl	8007338 <HAL_RTC_WaitForSynchro>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d01e      	beq.n	800745a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2203      	movs	r2, #3
 8007420:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8007424:	2303      	movs	r3, #3
 8007426:	73fb      	strb	r3, [r7, #15]
 8007428:	e017      	b.n	800745a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800742a:	4b0e      	ldr	r3, [pc, #56]	; (8007464 <RTC_ExitInitMode+0x78>)
 800742c:	699b      	ldr	r3, [r3, #24]
 800742e:	4a0d      	ldr	r2, [pc, #52]	; (8007464 <RTC_ExitInitMode+0x78>)
 8007430:	f023 0320 	bic.w	r3, r3, #32
 8007434:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f7ff ff7e 	bl	8007338 <HAL_RTC_WaitForSynchro>
 800743c:	4603      	mov	r3, r0
 800743e:	2b00      	cmp	r3, #0
 8007440:	d005      	beq.n	800744e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2203      	movs	r2, #3
 8007446:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800744a:	2303      	movs	r3, #3
 800744c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800744e:	4b05      	ldr	r3, [pc, #20]	; (8007464 <RTC_ExitInitMode+0x78>)
 8007450:	699b      	ldr	r3, [r3, #24]
 8007452:	4a04      	ldr	r2, [pc, #16]	; (8007464 <RTC_ExitInitMode+0x78>)
 8007454:	f043 0320 	orr.w	r3, r3, #32
 8007458:	6193      	str	r3, [r2, #24]
  }

  return status;
 800745a:	7bfb      	ldrb	r3, [r7, #15]
}
 800745c:	4618      	mov	r0, r3
 800745e:	3710      	adds	r7, #16
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}
 8007464:	40002800 	.word	0x40002800

08007468 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007468:	b480      	push	{r7}
 800746a:	b085      	sub	sp, #20
 800746c:	af00      	add	r7, sp, #0
 800746e:	4603      	mov	r3, r0
 8007470:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007472:	2300      	movs	r3, #0
 8007474:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8007476:	79fb      	ldrb	r3, [r7, #7]
 8007478:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800747a:	e005      	b.n	8007488 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	3301      	adds	r3, #1
 8007480:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007482:	7afb      	ldrb	r3, [r7, #11]
 8007484:	3b0a      	subs	r3, #10
 8007486:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007488:	7afb      	ldrb	r3, [r7, #11]
 800748a:	2b09      	cmp	r3, #9
 800748c:	d8f6      	bhi.n	800747c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	b2db      	uxtb	r3, r3
 8007492:	011b      	lsls	r3, r3, #4
 8007494:	b2da      	uxtb	r2, r3
 8007496:	7afb      	ldrb	r3, [r7, #11]
 8007498:	4313      	orrs	r3, r2
 800749a:	b2db      	uxtb	r3, r3
}
 800749c:	4618      	mov	r0, r3
 800749e:	3714      	adds	r7, #20
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bc80      	pop	{r7}
 80074a4:	4770      	bx	lr
	...

080074a8 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80074b6:	2b01      	cmp	r3, #1
 80074b8:	d101      	bne.n	80074be <HAL_RTCEx_EnableBypassShadow+0x16>
 80074ba:	2302      	movs	r3, #2
 80074bc:	e01f      	b.n	80074fe <HAL_RTCEx_EnableBypassShadow+0x56>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2202      	movs	r2, #2
 80074ca:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80074ce:	4b0e      	ldr	r3, [pc, #56]	; (8007508 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80074d0:	22ca      	movs	r2, #202	; 0xca
 80074d2:	625a      	str	r2, [r3, #36]	; 0x24
 80074d4:	4b0c      	ldr	r3, [pc, #48]	; (8007508 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80074d6:	2253      	movs	r2, #83	; 0x53
 80074d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80074da:	4b0b      	ldr	r3, [pc, #44]	; (8007508 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80074dc:	699b      	ldr	r3, [r3, #24]
 80074de:	4a0a      	ldr	r2, [pc, #40]	; (8007508 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80074e0:	f043 0320 	orr.w	r3, r3, #32
 80074e4:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074e6:	4b08      	ldr	r3, [pc, #32]	; (8007508 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80074e8:	22ff      	movs	r2, #255	; 0xff
 80074ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2201      	movs	r2, #1
 80074f0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80074fc:	2300      	movs	r3, #0
}
 80074fe:	4618      	mov	r0, r3
 8007500:	370c      	adds	r7, #12
 8007502:	46bd      	mov	sp, r7
 8007504:	bc80      	pop	{r7}
 8007506:	4770      	bx	lr
 8007508:	40002800 	.word	0x40002800

0800750c <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800751a:	2b01      	cmp	r3, #1
 800751c:	d101      	bne.n	8007522 <HAL_RTCEx_SetSSRU_IT+0x16>
 800751e:	2302      	movs	r3, #2
 8007520:	e027      	b.n	8007572 <HAL_RTCEx_SetSSRU_IT+0x66>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2202      	movs	r2, #2
 800752e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007532:	4b12      	ldr	r3, [pc, #72]	; (800757c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007534:	22ca      	movs	r2, #202	; 0xca
 8007536:	625a      	str	r2, [r3, #36]	; 0x24
 8007538:	4b10      	ldr	r3, [pc, #64]	; (800757c <HAL_RTCEx_SetSSRU_IT+0x70>)
 800753a:	2253      	movs	r2, #83	; 0x53
 800753c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800753e:	4b0f      	ldr	r3, [pc, #60]	; (800757c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007540:	699b      	ldr	r3, [r3, #24]
 8007542:	4a0e      	ldr	r2, [pc, #56]	; (800757c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007548:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800754a:	4b0d      	ldr	r3, [pc, #52]	; (8007580 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800754c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007550:	4a0b      	ldr	r2, [pc, #44]	; (8007580 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007552:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007556:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800755a:	4b08      	ldr	r3, [pc, #32]	; (800757c <HAL_RTCEx_SetSSRU_IT+0x70>)
 800755c:	22ff      	movs	r2, #255	; 0xff
 800755e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007570:	2300      	movs	r3, #0
}
 8007572:	4618      	mov	r0, r3
 8007574:	370c      	adds	r7, #12
 8007576:	46bd      	mov	sp, r7
 8007578:	bc80      	pop	{r7}
 800757a:	4770      	bx	lr
 800757c:	40002800 	.word	0x40002800
 8007580:	58000800 	.word	0x58000800

08007584 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b082      	sub	sp, #8
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800758c:	4b09      	ldr	r3, [pc, #36]	; (80075b4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800758e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007594:	2b00      	cmp	r3, #0
 8007596:	d005      	beq.n	80075a4 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007598:	4b06      	ldr	r3, [pc, #24]	; (80075b4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800759a:	2240      	movs	r2, #64	; 0x40
 800759c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f7fa ffae 	bl	8002500 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2201      	movs	r2, #1
 80075a8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80075ac:	bf00      	nop
 80075ae:	3708      	adds	r7, #8
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	40002800 	.word	0x40002800

080075b8 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80075c0:	bf00      	nop
 80075c2:	370c      	adds	r7, #12
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bc80      	pop	{r7}
 80075c8:	4770      	bx	lr
	...

080075cc <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b087      	sub	sp, #28
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80075d8:	4b07      	ldr	r3, [pc, #28]	; (80075f8 <HAL_RTCEx_BKUPWrite+0x2c>)
 80075da:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	697a      	ldr	r2, [r7, #20]
 80075e2:	4413      	add	r3, r2
 80075e4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	601a      	str	r2, [r3, #0]
}
 80075ec:	bf00      	nop
 80075ee:	371c      	adds	r7, #28
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bc80      	pop	{r7}
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	4000b100 	.word	0x4000b100

080075fc <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007606:	4b07      	ldr	r3, [pc, #28]	; (8007624 <HAL_RTCEx_BKUPRead+0x28>)
 8007608:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	68fa      	ldr	r2, [r7, #12]
 8007610:	4413      	add	r3, r2
 8007612:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
}
 8007618:	4618      	mov	r0, r3
 800761a:	3714      	adds	r7, #20
 800761c:	46bd      	mov	sp, r7
 800761e:	bc80      	pop	{r7}
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	4000b100 	.word	0x4000b100

08007628 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8007630:	4b06      	ldr	r3, [pc, #24]	; (800764c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007638:	4904      	ldr	r1, [pc, #16]	; (800764c <LL_PWR_SetRadioBusyTrigger+0x24>)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	4313      	orrs	r3, r2
 800763e:	608b      	str	r3, [r1, #8]
}
 8007640:	bf00      	nop
 8007642:	370c      	adds	r7, #12
 8007644:	46bd      	mov	sp, r7
 8007646:	bc80      	pop	{r7}
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	58000400 	.word	0x58000400

08007650 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8007650:	b480      	push	{r7}
 8007652:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007654:	4b05      	ldr	r3, [pc, #20]	; (800766c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800765a:	4a04      	ldr	r2, [pc, #16]	; (800766c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800765c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007660:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007664:	bf00      	nop
 8007666:	46bd      	mov	sp, r7
 8007668:	bc80      	pop	{r7}
 800766a:	4770      	bx	lr
 800766c:	58000400 	.word	0x58000400

08007670 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8007670:	b480      	push	{r7}
 8007672:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007674:	4b05      	ldr	r3, [pc, #20]	; (800768c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800767a:	4a04      	ldr	r2, [pc, #16]	; (800768c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800767c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007680:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007684:	bf00      	nop
 8007686:	46bd      	mov	sp, r7
 8007688:	bc80      	pop	{r7}
 800768a:	4770      	bx	lr
 800768c:	58000400 	.word	0x58000400

08007690 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8007690:	b480      	push	{r7}
 8007692:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007694:	4b03      	ldr	r3, [pc, #12]	; (80076a4 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8007696:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800769a:	619a      	str	r2, [r3, #24]
}
 800769c:	bf00      	nop
 800769e:	46bd      	mov	sp, r7
 80076a0:	bc80      	pop	{r7}
 80076a2:	4770      	bx	lr
 80076a4:	58000400 	.word	0x58000400

080076a8 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 80076a8:	b480      	push	{r7}
 80076aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80076ac:	4b06      	ldr	r3, [pc, #24]	; (80076c8 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80076ae:	695b      	ldr	r3, [r3, #20]
 80076b0:	f003 0302 	and.w	r3, r3, #2
 80076b4:	2b02      	cmp	r3, #2
 80076b6:	d101      	bne.n	80076bc <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80076b8:	2301      	movs	r3, #1
 80076ba:	e000      	b.n	80076be <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bc80      	pop	{r7}
 80076c4:	4770      	bx	lr
 80076c6:	bf00      	nop
 80076c8:	58000400 	.word	0x58000400

080076cc <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 80076cc:	b480      	push	{r7}
 80076ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80076d0:	4b06      	ldr	r3, [pc, #24]	; (80076ec <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80076d2:	695b      	ldr	r3, [r3, #20]
 80076d4:	f003 0304 	and.w	r3, r3, #4
 80076d8:	2b04      	cmp	r3, #4
 80076da:	d101      	bne.n	80076e0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80076dc:	2301      	movs	r3, #1
 80076de:	e000      	b.n	80076e2 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bc80      	pop	{r7}
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	58000400 	.word	0x58000400

080076f0 <LL_RCC_RF_DisableReset>:
{
 80076f0:	b480      	push	{r7}
 80076f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80076f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80076f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80076fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007700:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007704:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8007708:	bf00      	nop
 800770a:	46bd      	mov	sp, r7
 800770c:	bc80      	pop	{r7}
 800770e:	4770      	bx	lr

08007710 <LL_RCC_IsRFUnderReset>:
{
 8007710:	b480      	push	{r7}
 8007712:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8007714:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007718:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800771c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007720:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007724:	d101      	bne.n	800772a <LL_RCC_IsRFUnderReset+0x1a>
 8007726:	2301      	movs	r3, #1
 8007728:	e000      	b.n	800772c <LL_RCC_IsRFUnderReset+0x1c>
 800772a:	2300      	movs	r3, #0
}
 800772c:	4618      	mov	r0, r3
 800772e:	46bd      	mov	sp, r7
 8007730:	bc80      	pop	{r7}
 8007732:	4770      	bx	lr

08007734 <LL_EXTI_EnableIT_32_63>:
{
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800773c:	4b06      	ldr	r3, [pc, #24]	; (8007758 <LL_EXTI_EnableIT_32_63+0x24>)
 800773e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007742:	4905      	ldr	r1, [pc, #20]	; (8007758 <LL_EXTI_EnableIT_32_63+0x24>)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4313      	orrs	r3, r2
 8007748:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800774c:	bf00      	nop
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	bc80      	pop	{r7}
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop
 8007758:	58000800 	.word	0x58000800

0800775c <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d103      	bne.n	8007772 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	73fb      	strb	r3, [r7, #15]
    return status;
 800776e:	7bfb      	ldrb	r3, [r7, #15]
 8007770:	e04b      	b.n	800780a <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8007772:	2300      	movs	r3, #0
 8007774:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	799b      	ldrb	r3, [r3, #6]
 800777a:	b2db      	uxtb	r3, r3
 800777c:	2b00      	cmp	r3, #0
 800777e:	d105      	bne.n	800778c <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2200      	movs	r2, #0
 8007784:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f7fa fa80 	bl	8001c8c <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2202      	movs	r2, #2
 8007790:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8007792:	f7ff ffad 	bl	80076f0 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007796:	4b1f      	ldr	r3, [pc, #124]	; (8007814 <HAL_SUBGHZ_Init+0xb8>)
 8007798:	681a      	ldr	r2, [r3, #0]
 800779a:	4613      	mov	r3, r2
 800779c:	00db      	lsls	r3, r3, #3
 800779e:	1a9b      	subs	r3, r3, r2
 80077a0:	009b      	lsls	r3, r3, #2
 80077a2:	0cdb      	lsrs	r3, r3, #19
 80077a4:	2264      	movs	r2, #100	; 0x64
 80077a6:	fb02 f303 	mul.w	r3, r2, r3
 80077aa:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d105      	bne.n	80077be <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2201      	movs	r2, #1
 80077ba:	609a      	str	r2, [r3, #8]
      break;
 80077bc:	e007      	b.n	80077ce <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	3b01      	subs	r3, #1
 80077c2:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 80077c4:	f7ff ffa4 	bl	8007710 <LL_RCC_IsRFUnderReset>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1ee      	bne.n	80077ac <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 80077ce:	f7ff ff3f 	bl	8007650 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 80077d2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80077d6:	f7ff ffad 	bl	8007734 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80077da:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80077de:	f7ff ff23 	bl	8007628 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80077e2:	f7ff ff55 	bl	8007690 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80077e6:	7bfb      	ldrb	r3, [r7, #15]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d10a      	bne.n	8007802 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 faad 	bl	8007d50 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2201      	movs	r2, #1
 80077fa:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2201      	movs	r2, #1
 8007806:	719a      	strb	r2, [r3, #6]

  return status;
 8007808:	7bfb      	ldrb	r3, [r7, #15]
}
 800780a:	4618      	mov	r0, r3
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
 8007812:	bf00      	nop
 8007814:	20000000 	.word	0x20000000

08007818 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b086      	sub	sp, #24
 800781c:	af00      	add	r7, sp, #0
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	607a      	str	r2, [r7, #4]
 8007822:	461a      	mov	r2, r3
 8007824:	460b      	mov	r3, r1
 8007826:	817b      	strh	r3, [r7, #10]
 8007828:	4613      	mov	r3, r2
 800782a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	799b      	ldrb	r3, [r3, #6]
 8007830:	b2db      	uxtb	r3, r3
 8007832:	2b01      	cmp	r3, #1
 8007834:	d14a      	bne.n	80078cc <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	795b      	ldrb	r3, [r3, #5]
 800783a:	2b01      	cmp	r3, #1
 800783c:	d101      	bne.n	8007842 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800783e:	2302      	movs	r3, #2
 8007840:	e045      	b.n	80078ce <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2201      	movs	r2, #1
 8007846:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2202      	movs	r2, #2
 800784c:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800784e:	68f8      	ldr	r0, [r7, #12]
 8007850:	f000 fb4c 	bl	8007eec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007854:	f7ff ff0c 	bl	8007670 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007858:	210d      	movs	r1, #13
 800785a:	68f8      	ldr	r0, [r7, #12]
 800785c:	f000 fa98 	bl	8007d90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007860:	897b      	ldrh	r3, [r7, #10]
 8007862:	0a1b      	lsrs	r3, r3, #8
 8007864:	b29b      	uxth	r3, r3
 8007866:	b2db      	uxtb	r3, r3
 8007868:	4619      	mov	r1, r3
 800786a:	68f8      	ldr	r0, [r7, #12]
 800786c:	f000 fa90 	bl	8007d90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007870:	897b      	ldrh	r3, [r7, #10]
 8007872:	b2db      	uxtb	r3, r3
 8007874:	4619      	mov	r1, r3
 8007876:	68f8      	ldr	r0, [r7, #12]
 8007878:	f000 fa8a 	bl	8007d90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800787c:	2300      	movs	r3, #0
 800787e:	82bb      	strh	r3, [r7, #20]
 8007880:	e00a      	b.n	8007898 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007882:	8abb      	ldrh	r3, [r7, #20]
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	4413      	add	r3, r2
 8007888:	781b      	ldrb	r3, [r3, #0]
 800788a:	4619      	mov	r1, r3
 800788c:	68f8      	ldr	r0, [r7, #12]
 800788e:	f000 fa7f 	bl	8007d90 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007892:	8abb      	ldrh	r3, [r7, #20]
 8007894:	3301      	adds	r3, #1
 8007896:	82bb      	strh	r3, [r7, #20]
 8007898:	8aba      	ldrh	r2, [r7, #20]
 800789a:	893b      	ldrh	r3, [r7, #8]
 800789c:	429a      	cmp	r2, r3
 800789e:	d3f0      	bcc.n	8007882 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80078a0:	f7ff fed6 	bl	8007650 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	f000 fb45 	bl	8007f34 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d002      	beq.n	80078b8 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	75fb      	strb	r3, [r7, #23]
 80078b6:	e001      	b.n	80078bc <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80078b8:	2300      	movs	r3, #0
 80078ba:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2201      	movs	r2, #1
 80078c0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2200      	movs	r2, #0
 80078c6:	715a      	strb	r2, [r3, #5]

    return status;
 80078c8:	7dfb      	ldrb	r3, [r7, #23]
 80078ca:	e000      	b.n	80078ce <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80078cc:	2302      	movs	r3, #2
  }
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3718      	adds	r7, #24
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b088      	sub	sp, #32
 80078da:	af00      	add	r7, sp, #0
 80078dc:	60f8      	str	r0, [r7, #12]
 80078de:	607a      	str	r2, [r7, #4]
 80078e0:	461a      	mov	r2, r3
 80078e2:	460b      	mov	r3, r1
 80078e4:	817b      	strh	r3, [r7, #10]
 80078e6:	4613      	mov	r3, r2
 80078e8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	799b      	ldrb	r3, [r3, #6]
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d14a      	bne.n	800798e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	795b      	ldrb	r3, [r3, #5]
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d101      	bne.n	8007904 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007900:	2302      	movs	r3, #2
 8007902:	e045      	b.n	8007990 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2201      	movs	r2, #1
 8007908:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800790a:	68f8      	ldr	r0, [r7, #12]
 800790c:	f000 faee 	bl	8007eec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007910:	f7ff feae 	bl	8007670 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007914:	211d      	movs	r1, #29
 8007916:	68f8      	ldr	r0, [r7, #12]
 8007918:	f000 fa3a 	bl	8007d90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800791c:	897b      	ldrh	r3, [r7, #10]
 800791e:	0a1b      	lsrs	r3, r3, #8
 8007920:	b29b      	uxth	r3, r3
 8007922:	b2db      	uxtb	r3, r3
 8007924:	4619      	mov	r1, r3
 8007926:	68f8      	ldr	r0, [r7, #12]
 8007928:	f000 fa32 	bl	8007d90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800792c:	897b      	ldrh	r3, [r7, #10]
 800792e:	b2db      	uxtb	r3, r3
 8007930:	4619      	mov	r1, r3
 8007932:	68f8      	ldr	r0, [r7, #12]
 8007934:	f000 fa2c 	bl	8007d90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007938:	2100      	movs	r1, #0
 800793a:	68f8      	ldr	r0, [r7, #12]
 800793c:	f000 fa28 	bl	8007d90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007940:	2300      	movs	r3, #0
 8007942:	82fb      	strh	r3, [r7, #22]
 8007944:	e009      	b.n	800795a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007946:	69b9      	ldr	r1, [r7, #24]
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f000 fa77 	bl	8007e3c <SUBGHZSPI_Receive>
      pData++;
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	3301      	adds	r3, #1
 8007952:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007954:	8afb      	ldrh	r3, [r7, #22]
 8007956:	3301      	adds	r3, #1
 8007958:	82fb      	strh	r3, [r7, #22]
 800795a:	8afa      	ldrh	r2, [r7, #22]
 800795c:	893b      	ldrh	r3, [r7, #8]
 800795e:	429a      	cmp	r2, r3
 8007960:	d3f1      	bcc.n	8007946 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007962:	f7ff fe75 	bl	8007650 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007966:	68f8      	ldr	r0, [r7, #12]
 8007968:	f000 fae4 	bl	8007f34 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d002      	beq.n	800797a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007974:	2301      	movs	r3, #1
 8007976:	77fb      	strb	r3, [r7, #31]
 8007978:	e001      	b.n	800797e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800797a:	2300      	movs	r3, #0
 800797c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2201      	movs	r2, #1
 8007982:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2200      	movs	r2, #0
 8007988:	715a      	strb	r2, [r3, #5]

    return status;
 800798a:	7ffb      	ldrb	r3, [r7, #31]
 800798c:	e000      	b.n	8007990 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800798e:	2302      	movs	r3, #2
  }
}
 8007990:	4618      	mov	r0, r3
 8007992:	3720      	adds	r7, #32
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b086      	sub	sp, #24
 800799c:	af00      	add	r7, sp, #0
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	607a      	str	r2, [r7, #4]
 80079a2:	461a      	mov	r2, r3
 80079a4:	460b      	mov	r3, r1
 80079a6:	72fb      	strb	r3, [r7, #11]
 80079a8:	4613      	mov	r3, r2
 80079aa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	799b      	ldrb	r3, [r3, #6]
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d14a      	bne.n	8007a4c <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	795b      	ldrb	r3, [r3, #5]
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d101      	bne.n	80079c2 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80079be:	2302      	movs	r3, #2
 80079c0:	e045      	b.n	8007a4e <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2201      	movs	r2, #1
 80079c6:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f000 fa8f 	bl	8007eec <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80079ce:	7afb      	ldrb	r3, [r7, #11]
 80079d0:	2b84      	cmp	r3, #132	; 0x84
 80079d2:	d002      	beq.n	80079da <HAL_SUBGHZ_ExecSetCmd+0x42>
 80079d4:	7afb      	ldrb	r3, [r7, #11]
 80079d6:	2b94      	cmp	r3, #148	; 0x94
 80079d8:	d103      	bne.n	80079e2 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2201      	movs	r2, #1
 80079de:	711a      	strb	r2, [r3, #4]
 80079e0:	e002      	b.n	80079e8 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2200      	movs	r2, #0
 80079e6:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80079e8:	f7ff fe42 	bl	8007670 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80079ec:	7afb      	ldrb	r3, [r7, #11]
 80079ee:	4619      	mov	r1, r3
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	f000 f9cd 	bl	8007d90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80079f6:	2300      	movs	r3, #0
 80079f8:	82bb      	strh	r3, [r7, #20]
 80079fa:	e00a      	b.n	8007a12 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80079fc:	8abb      	ldrh	r3, [r7, #20]
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	4413      	add	r3, r2
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	4619      	mov	r1, r3
 8007a06:	68f8      	ldr	r0, [r7, #12]
 8007a08:	f000 f9c2 	bl	8007d90 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007a0c:	8abb      	ldrh	r3, [r7, #20]
 8007a0e:	3301      	adds	r3, #1
 8007a10:	82bb      	strh	r3, [r7, #20]
 8007a12:	8aba      	ldrh	r2, [r7, #20]
 8007a14:	893b      	ldrh	r3, [r7, #8]
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d3f0      	bcc.n	80079fc <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007a1a:	f7ff fe19 	bl	8007650 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007a1e:	7afb      	ldrb	r3, [r7, #11]
 8007a20:	2b84      	cmp	r3, #132	; 0x84
 8007a22:	d002      	beq.n	8007a2a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007a24:	68f8      	ldr	r0, [r7, #12]
 8007a26:	f000 fa85 	bl	8007f34 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d002      	beq.n	8007a38 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	75fb      	strb	r3, [r7, #23]
 8007a36:	e001      	b.n	8007a3c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2200      	movs	r2, #0
 8007a46:	715a      	strb	r2, [r3, #5]

    return status;
 8007a48:	7dfb      	ldrb	r3, [r7, #23]
 8007a4a:	e000      	b.n	8007a4e <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007a4c:	2302      	movs	r3, #2
  }
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3718      	adds	r7, #24
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}

08007a56 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007a56:	b580      	push	{r7, lr}
 8007a58:	b088      	sub	sp, #32
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	60f8      	str	r0, [r7, #12]
 8007a5e:	607a      	str	r2, [r7, #4]
 8007a60:	461a      	mov	r2, r3
 8007a62:	460b      	mov	r3, r1
 8007a64:	72fb      	strb	r3, [r7, #11]
 8007a66:	4613      	mov	r3, r2
 8007a68:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	799b      	ldrb	r3, [r3, #6]
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d13d      	bne.n	8007af4 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	795b      	ldrb	r3, [r3, #5]
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d101      	bne.n	8007a84 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007a80:	2302      	movs	r3, #2
 8007a82:	e038      	b.n	8007af6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2201      	movs	r2, #1
 8007a88:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007a8a:	68f8      	ldr	r0, [r7, #12]
 8007a8c:	f000 fa2e 	bl	8007eec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007a90:	f7ff fdee 	bl	8007670 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007a94:	7afb      	ldrb	r3, [r7, #11]
 8007a96:	4619      	mov	r1, r3
 8007a98:	68f8      	ldr	r0, [r7, #12]
 8007a9a:	f000 f979 	bl	8007d90 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007a9e:	2100      	movs	r1, #0
 8007aa0:	68f8      	ldr	r0, [r7, #12]
 8007aa2:	f000 f975 	bl	8007d90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	82fb      	strh	r3, [r7, #22]
 8007aaa:	e009      	b.n	8007ac0 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007aac:	69b9      	ldr	r1, [r7, #24]
 8007aae:	68f8      	ldr	r0, [r7, #12]
 8007ab0:	f000 f9c4 	bl	8007e3c <SUBGHZSPI_Receive>
      pData++;
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007aba:	8afb      	ldrh	r3, [r7, #22]
 8007abc:	3301      	adds	r3, #1
 8007abe:	82fb      	strh	r3, [r7, #22]
 8007ac0:	8afa      	ldrh	r2, [r7, #22]
 8007ac2:	893b      	ldrh	r3, [r7, #8]
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d3f1      	bcc.n	8007aac <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007ac8:	f7ff fdc2 	bl	8007650 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007acc:	68f8      	ldr	r0, [r7, #12]
 8007ace:	f000 fa31 	bl	8007f34 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d002      	beq.n	8007ae0 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	77fb      	strb	r3, [r7, #31]
 8007ade:	e001      	b.n	8007ae4 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2200      	movs	r2, #0
 8007aee:	715a      	strb	r2, [r3, #5]

    return status;
 8007af0:	7ffb      	ldrb	r3, [r7, #31]
 8007af2:	e000      	b.n	8007af6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007af4:	2302      	movs	r3, #2
  }
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3720      	adds	r7, #32
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}

08007afe <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007afe:	b580      	push	{r7, lr}
 8007b00:	b086      	sub	sp, #24
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	60f8      	str	r0, [r7, #12]
 8007b06:	607a      	str	r2, [r7, #4]
 8007b08:	461a      	mov	r2, r3
 8007b0a:	460b      	mov	r3, r1
 8007b0c:	72fb      	strb	r3, [r7, #11]
 8007b0e:	4613      	mov	r3, r2
 8007b10:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	799b      	ldrb	r3, [r3, #6]
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d13e      	bne.n	8007b9a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	795b      	ldrb	r3, [r3, #5]
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d101      	bne.n	8007b28 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007b24:	2302      	movs	r3, #2
 8007b26:	e039      	b.n	8007b9c <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007b2e:	68f8      	ldr	r0, [r7, #12]
 8007b30:	f000 f9dc 	bl	8007eec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007b34:	f7ff fd9c 	bl	8007670 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007b38:	210e      	movs	r1, #14
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	f000 f928 	bl	8007d90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007b40:	7afb      	ldrb	r3, [r7, #11]
 8007b42:	4619      	mov	r1, r3
 8007b44:	68f8      	ldr	r0, [r7, #12]
 8007b46:	f000 f923 	bl	8007d90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	82bb      	strh	r3, [r7, #20]
 8007b4e:	e00a      	b.n	8007b66 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007b50:	8abb      	ldrh	r3, [r7, #20]
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	4413      	add	r3, r2
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	4619      	mov	r1, r3
 8007b5a:	68f8      	ldr	r0, [r7, #12]
 8007b5c:	f000 f918 	bl	8007d90 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007b60:	8abb      	ldrh	r3, [r7, #20]
 8007b62:	3301      	adds	r3, #1
 8007b64:	82bb      	strh	r3, [r7, #20]
 8007b66:	8aba      	ldrh	r2, [r7, #20]
 8007b68:	893b      	ldrh	r3, [r7, #8]
 8007b6a:	429a      	cmp	r2, r3
 8007b6c:	d3f0      	bcc.n	8007b50 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007b6e:	f7ff fd6f 	bl	8007650 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f000 f9de 	bl	8007f34 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d002      	beq.n	8007b86 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	75fb      	strb	r3, [r7, #23]
 8007b84:	e001      	b.n	8007b8a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8007b86:	2300      	movs	r3, #0
 8007b88:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2200      	movs	r2, #0
 8007b94:	715a      	strb	r2, [r3, #5]

    return status;
 8007b96:	7dfb      	ldrb	r3, [r7, #23]
 8007b98:	e000      	b.n	8007b9c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007b9a:	2302      	movs	r3, #2
  }
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3718      	adds	r7, #24
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b088      	sub	sp, #32
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	607a      	str	r2, [r7, #4]
 8007bae:	461a      	mov	r2, r3
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	72fb      	strb	r3, [r7, #11]
 8007bb4:	4613      	mov	r3, r2
 8007bb6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	799b      	ldrb	r3, [r3, #6]
 8007bc0:	b2db      	uxtb	r3, r3
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d141      	bne.n	8007c4a <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	795b      	ldrb	r3, [r3, #5]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d101      	bne.n	8007bd2 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8007bce:	2302      	movs	r3, #2
 8007bd0:	e03c      	b.n	8007c4c <HAL_SUBGHZ_ReadBuffer+0xa8>
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007bd8:	68f8      	ldr	r0, [r7, #12]
 8007bda:	f000 f987 	bl	8007eec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007bde:	f7ff fd47 	bl	8007670 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007be2:	211e      	movs	r1, #30
 8007be4:	68f8      	ldr	r0, [r7, #12]
 8007be6:	f000 f8d3 	bl	8007d90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007bea:	7afb      	ldrb	r3, [r7, #11]
 8007bec:	4619      	mov	r1, r3
 8007bee:	68f8      	ldr	r0, [r7, #12]
 8007bf0:	f000 f8ce 	bl	8007d90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007bf4:	2100      	movs	r1, #0
 8007bf6:	68f8      	ldr	r0, [r7, #12]
 8007bf8:	f000 f8ca 	bl	8007d90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	82fb      	strh	r3, [r7, #22]
 8007c00:	e009      	b.n	8007c16 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007c02:	69b9      	ldr	r1, [r7, #24]
 8007c04:	68f8      	ldr	r0, [r7, #12]
 8007c06:	f000 f919 	bl	8007e3c <SUBGHZSPI_Receive>
      pData++;
 8007c0a:	69bb      	ldr	r3, [r7, #24]
 8007c0c:	3301      	adds	r3, #1
 8007c0e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007c10:	8afb      	ldrh	r3, [r7, #22]
 8007c12:	3301      	adds	r3, #1
 8007c14:	82fb      	strh	r3, [r7, #22]
 8007c16:	8afa      	ldrh	r2, [r7, #22]
 8007c18:	893b      	ldrh	r3, [r7, #8]
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d3f1      	bcc.n	8007c02 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007c1e:	f7ff fd17 	bl	8007650 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007c22:	68f8      	ldr	r0, [r7, #12]
 8007c24:	f000 f986 	bl	8007f34 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	689b      	ldr	r3, [r3, #8]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d002      	beq.n	8007c36 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	77fb      	strb	r3, [r7, #31]
 8007c34:	e001      	b.n	8007c3a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007c36:	2300      	movs	r3, #0
 8007c38:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2200      	movs	r2, #0
 8007c44:	715a      	strb	r2, [r3, #5]

    return status;
 8007c46:	7ffb      	ldrb	r3, [r7, #31]
 8007c48:	e000      	b.n	8007c4c <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007c4a:	2302      	movs	r3, #2
  }
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3720      	adds	r7, #32
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 8007c60:	f107 020c 	add.w	r2, r7, #12
 8007c64:	2302      	movs	r3, #2
 8007c66:	2112      	movs	r1, #18
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f7ff fef4 	bl	8007a56 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 8007c6e:	7b3b      	ldrb	r3, [r7, #12]
 8007c70:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 8007c72:	89fb      	ldrh	r3, [r7, #14]
 8007c74:	021b      	lsls	r3, r3, #8
 8007c76:	b21a      	sxth	r2, r3
 8007c78:	7b7b      	ldrb	r3, [r7, #13]
 8007c7a:	b21b      	sxth	r3, r3
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	b21b      	sxth	r3, r3
 8007c80:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8007c82:	89fb      	ldrh	r3, [r7, #14]
 8007c84:	f003 0301 	and.w	r3, r3, #1
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d002      	beq.n	8007c92 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f011 fb81 	bl	8019394 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8007c92:	89fb      	ldrh	r3, [r7, #14]
 8007c94:	085b      	lsrs	r3, r3, #1
 8007c96:	f003 0301 	and.w	r3, r3, #1
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d002      	beq.n	8007ca4 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f011 fb86 	bl	80193b0 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8007ca4:	89fb      	ldrh	r3, [r7, #14]
 8007ca6:	089b      	lsrs	r3, r3, #2
 8007ca8:	f003 0301 	and.w	r3, r3, #1
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d002      	beq.n	8007cb6 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f011 fbd5 	bl	8019460 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007cb6:	89fb      	ldrh	r3, [r7, #14]
 8007cb8:	08db      	lsrs	r3, r3, #3
 8007cba:	f003 0301 	and.w	r3, r3, #1
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d002      	beq.n	8007cc8 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	f011 fbda 	bl	801947c <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007cc8:	89fb      	ldrh	r3, [r7, #14]
 8007cca:	091b      	lsrs	r3, r3, #4
 8007ccc:	f003 0301 	and.w	r3, r3, #1
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d002      	beq.n	8007cda <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f011 fbdf 	bl	8019498 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8007cda:	89fb      	ldrh	r3, [r7, #14]
 8007cdc:	095b      	lsrs	r3, r3, #5
 8007cde:	f003 0301 	and.w	r3, r3, #1
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d002      	beq.n	8007cec <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f011 fbac 	bl	8019444 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8007cec:	89fb      	ldrh	r3, [r7, #14]
 8007cee:	099b      	lsrs	r3, r3, #6
 8007cf0:	f003 0301 	and.w	r3, r3, #1
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d002      	beq.n	8007cfe <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f011 fb67 	bl	80193cc <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8007cfe:	89fb      	ldrh	r3, [r7, #14]
 8007d00:	09db      	lsrs	r3, r3, #7
 8007d02:	f003 0301 	and.w	r3, r3, #1
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00e      	beq.n	8007d28 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8007d0a:	89fb      	ldrh	r3, [r7, #14]
 8007d0c:	0a1b      	lsrs	r3, r3, #8
 8007d0e:	f003 0301 	and.w	r3, r3, #1
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d004      	beq.n	8007d20 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8007d16:	2101      	movs	r1, #1
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f011 fb65 	bl	80193e8 <HAL_SUBGHZ_CADStatusCallback>
 8007d1e:	e003      	b.n	8007d28 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8007d20:	2100      	movs	r1, #0
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f011 fb60 	bl	80193e8 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007d28:	89fb      	ldrh	r3, [r7, #14]
 8007d2a:	0a5b      	lsrs	r3, r3, #9
 8007d2c:	f003 0301 	and.w	r3, r3, #1
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d002      	beq.n	8007d3a <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f011 fb75 	bl	8019424 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8007d3a:	f107 020c 	add.w	r2, r7, #12
 8007d3e:	2302      	movs	r3, #2
 8007d40:	2102      	movs	r1, #2
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f7ff fe28 	bl	8007998 <HAL_SUBGHZ_ExecSetCmd>
}
 8007d48:	bf00      	nop
 8007d4a:	3710      	adds	r7, #16
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007d58:	4b0c      	ldr	r3, [pc, #48]	; (8007d8c <SUBGHZSPI_Init+0x3c>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a0b      	ldr	r2, [pc, #44]	; (8007d8c <SUBGHZSPI_Init+0x3c>)
 8007d5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d62:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8007d64:	4a09      	ldr	r2, [pc, #36]	; (8007d8c <SUBGHZSPI_Init+0x3c>)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8007d6c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8007d6e:	4b07      	ldr	r3, [pc, #28]	; (8007d8c <SUBGHZSPI_Init+0x3c>)
 8007d70:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8007d74:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007d76:	4b05      	ldr	r3, [pc, #20]	; (8007d8c <SUBGHZSPI_Init+0x3c>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a04      	ldr	r2, [pc, #16]	; (8007d8c <SUBGHZSPI_Init+0x3c>)
 8007d7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d80:	6013      	str	r3, [r2, #0]
}
 8007d82:	bf00      	nop
 8007d84:	370c      	adds	r7, #12
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bc80      	pop	{r7}
 8007d8a:	4770      	bx	lr
 8007d8c:	58010000 	.word	0x58010000

08007d90 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b087      	sub	sp, #28
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	460b      	mov	r3, r1
 8007d9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007da0:	4b23      	ldr	r3, [pc, #140]	; (8007e30 <SUBGHZSPI_Transmit+0xa0>)
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	4613      	mov	r3, r2
 8007da6:	00db      	lsls	r3, r3, #3
 8007da8:	1a9b      	subs	r3, r3, r2
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	0cdb      	lsrs	r3, r3, #19
 8007dae:	2264      	movs	r2, #100	; 0x64
 8007db0:	fb02 f303 	mul.w	r3, r2, r3
 8007db4:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d105      	bne.n	8007dc8 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	609a      	str	r2, [r3, #8]
      break;
 8007dc6:	e008      	b.n	8007dda <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007dce:	4b19      	ldr	r3, [pc, #100]	; (8007e34 <SUBGHZSPI_Transmit+0xa4>)
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	f003 0302 	and.w	r3, r3, #2
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	d1ed      	bne.n	8007db6 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007dda:	4b17      	ldr	r3, [pc, #92]	; (8007e38 <SUBGHZSPI_Transmit+0xa8>)
 8007ddc:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	78fa      	ldrb	r2, [r7, #3]
 8007de2:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007de4:	4b12      	ldr	r3, [pc, #72]	; (8007e30 <SUBGHZSPI_Transmit+0xa0>)
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	4613      	mov	r3, r2
 8007dea:	00db      	lsls	r3, r3, #3
 8007dec:	1a9b      	subs	r3, r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	0cdb      	lsrs	r3, r3, #19
 8007df2:	2264      	movs	r2, #100	; 0x64
 8007df4:	fb02 f303 	mul.w	r3, r2, r3
 8007df8:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d105      	bne.n	8007e0c <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8007e00:	2301      	movs	r3, #1
 8007e02:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2201      	movs	r2, #1
 8007e08:	609a      	str	r2, [r3, #8]
      break;
 8007e0a:	e008      	b.n	8007e1e <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	3b01      	subs	r3, #1
 8007e10:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007e12:	4b08      	ldr	r3, [pc, #32]	; (8007e34 <SUBGHZSPI_Transmit+0xa4>)
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	f003 0301 	and.w	r3, r3, #1
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	d1ed      	bne.n	8007dfa <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8007e1e:	4b05      	ldr	r3, [pc, #20]	; (8007e34 <SUBGHZSPI_Transmit+0xa4>)
 8007e20:	68db      	ldr	r3, [r3, #12]

  return status;
 8007e22:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	371c      	adds	r7, #28
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bc80      	pop	{r7}
 8007e2c:	4770      	bx	lr
 8007e2e:	bf00      	nop
 8007e30:	20000000 	.word	0x20000000
 8007e34:	58010000 	.word	0x58010000
 8007e38:	5801000c 	.word	0x5801000c

08007e3c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b087      	sub	sp, #28
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e46:	2300      	movs	r3, #0
 8007e48:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007e4a:	4b25      	ldr	r3, [pc, #148]	; (8007ee0 <SUBGHZSPI_Receive+0xa4>)
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	4613      	mov	r3, r2
 8007e50:	00db      	lsls	r3, r3, #3
 8007e52:	1a9b      	subs	r3, r3, r2
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	0cdb      	lsrs	r3, r3, #19
 8007e58:	2264      	movs	r2, #100	; 0x64
 8007e5a:	fb02 f303 	mul.w	r3, r2, r3
 8007e5e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d105      	bne.n	8007e72 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8007e66:	2301      	movs	r3, #1
 8007e68:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	609a      	str	r2, [r3, #8]
      break;
 8007e70:	e008      	b.n	8007e84 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	3b01      	subs	r3, #1
 8007e76:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007e78:	4b1a      	ldr	r3, [pc, #104]	; (8007ee4 <SUBGHZSPI_Receive+0xa8>)
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f003 0302 	and.w	r3, r3, #2
 8007e80:	2b02      	cmp	r3, #2
 8007e82:	d1ed      	bne.n	8007e60 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007e84:	4b18      	ldr	r3, [pc, #96]	; (8007ee8 <SUBGHZSPI_Receive+0xac>)
 8007e86:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	22ff      	movs	r2, #255	; 0xff
 8007e8c:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007e8e:	4b14      	ldr	r3, [pc, #80]	; (8007ee0 <SUBGHZSPI_Receive+0xa4>)
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	4613      	mov	r3, r2
 8007e94:	00db      	lsls	r3, r3, #3
 8007e96:	1a9b      	subs	r3, r3, r2
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	0cdb      	lsrs	r3, r3, #19
 8007e9c:	2264      	movs	r2, #100	; 0x64
 8007e9e:	fb02 f303 	mul.w	r3, r2, r3
 8007ea2:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d105      	bne.n	8007eb6 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	609a      	str	r2, [r3, #8]
      break;
 8007eb4:	e008      	b.n	8007ec8 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	3b01      	subs	r3, #1
 8007eba:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007ebc:	4b09      	ldr	r3, [pc, #36]	; (8007ee4 <SUBGHZSPI_Receive+0xa8>)
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	f003 0301 	and.w	r3, r3, #1
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d1ed      	bne.n	8007ea4 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8007ec8:	4b06      	ldr	r3, [pc, #24]	; (8007ee4 <SUBGHZSPI_Receive+0xa8>)
 8007eca:	68db      	ldr	r3, [r3, #12]
 8007ecc:	b2da      	uxtb	r2, r3
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	701a      	strb	r2, [r3, #0]

  return status;
 8007ed2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	371c      	adds	r7, #28
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bc80      	pop	{r7}
 8007edc:	4770      	bx	lr
 8007ede:	bf00      	nop
 8007ee0:	20000000 	.word	0x20000000
 8007ee4:	58010000 	.word	0x58010000
 8007ee8:	5801000c 	.word	0x5801000c

08007eec <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b084      	sub	sp, #16
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	791b      	ldrb	r3, [r3, #4]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d111      	bne.n	8007f20 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8007efc:	4b0c      	ldr	r3, [pc, #48]	; (8007f30 <SUBGHZ_CheckDeviceReady+0x44>)
 8007efe:	681a      	ldr	r2, [r3, #0]
 8007f00:	4613      	mov	r3, r2
 8007f02:	005b      	lsls	r3, r3, #1
 8007f04:	4413      	add	r3, r2
 8007f06:	00db      	lsls	r3, r3, #3
 8007f08:	0c1b      	lsrs	r3, r3, #16
 8007f0a:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007f0c:	f7ff fbb0 	bl	8007670 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	3b01      	subs	r3, #1
 8007f14:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d1f9      	bne.n	8007f10 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007f1c:	f7ff fb98 	bl	8007650 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f000 f807 	bl	8007f34 <SUBGHZ_WaitOnBusy>
 8007f26:	4603      	mov	r3, r0
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3710      	adds	r7, #16
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}
 8007f30:	20000000 	.word	0x20000000

08007f34 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b086      	sub	sp, #24
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8007f40:	4b12      	ldr	r3, [pc, #72]	; (8007f8c <SUBGHZ_WaitOnBusy+0x58>)
 8007f42:	681a      	ldr	r2, [r3, #0]
 8007f44:	4613      	mov	r3, r2
 8007f46:	005b      	lsls	r3, r3, #1
 8007f48:	4413      	add	r3, r2
 8007f4a:	00db      	lsls	r3, r3, #3
 8007f4c:	0d1b      	lsrs	r3, r3, #20
 8007f4e:	2264      	movs	r2, #100	; 0x64
 8007f50:	fb02 f303 	mul.w	r3, r2, r3
 8007f54:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8007f56:	f7ff fbb9 	bl	80076cc <LL_PWR_IsActiveFlag_RFBUSYMS>
 8007f5a:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d105      	bne.n	8007f6e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2202      	movs	r2, #2
 8007f6a:	609a      	str	r2, [r3, #8]
      break;
 8007f6c:	e009      	b.n	8007f82 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	3b01      	subs	r3, #1
 8007f72:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8007f74:	f7ff fb98 	bl	80076a8 <LL_PWR_IsActiveFlag_RFBUSYS>
 8007f78:	4602      	mov	r2, r0
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	4013      	ands	r3, r2
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d0e9      	beq.n	8007f56 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8007f82:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3718      	adds	r7, #24
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}
 8007f8c:	20000000 	.word	0x20000000

08007f90 <LL_RCC_GetUSARTClockSource>:
{
 8007f90:	b480      	push	{r7}
 8007f92:	b083      	sub	sp, #12
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8007f98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f9c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	401a      	ands	r2, r3
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	041b      	lsls	r3, r3, #16
 8007fa8:	4313      	orrs	r3, r2
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	370c      	adds	r7, #12
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bc80      	pop	{r7}
 8007fb2:	4770      	bx	lr

08007fb4 <LL_RCC_GetLPUARTClockSource>:
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007fbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007fc0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	4013      	ands	r3, r2
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bc80      	pop	{r7}
 8007fd0:	4770      	bx	lr

08007fd2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b082      	sub	sp, #8
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d101      	bne.n	8007fe4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e042      	b.n	800806a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d106      	bne.n	8007ffc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f7fa fbda 	bl	80027b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2224      	movs	r2, #36	; 0x24
 8008000:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f022 0201 	bic.w	r2, r2, #1
 8008012:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f000 fc4b 	bl	80088b0 <UART_SetConfig>
 800801a:	4603      	mov	r3, r0
 800801c:	2b01      	cmp	r3, #1
 800801e:	d101      	bne.n	8008024 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e022      	b.n	800806a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008028:	2b00      	cmp	r3, #0
 800802a:	d002      	beq.n	8008032 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 fe8f 	bl	8008d50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	685a      	ldr	r2, [r3, #4]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008040:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	689a      	ldr	r2, [r3, #8]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008050:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	681a      	ldr	r2, [r3, #0]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f042 0201 	orr.w	r2, r2, #1
 8008060:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 ff15 	bl	8008e92 <UART_CheckIdleState>
 8008068:	4603      	mov	r3, r0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3708      	adds	r7, #8
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
	...

08008074 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b08a      	sub	sp, #40	; 0x28
 8008078:	af00      	add	r7, sp, #0
 800807a:	60f8      	str	r0, [r7, #12]
 800807c:	60b9      	str	r1, [r7, #8]
 800807e:	4613      	mov	r3, r2
 8008080:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008088:	2b20      	cmp	r3, #32
 800808a:	d142      	bne.n	8008112 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d002      	beq.n	8008098 <HAL_UART_Receive_IT+0x24>
 8008092:	88fb      	ldrh	r3, [r7, #6]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d101      	bne.n	800809c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008098:	2301      	movs	r3, #1
 800809a:	e03b      	b.n	8008114 <HAL_UART_Receive_IT+0xa0>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d101      	bne.n	80080aa <HAL_UART_Receive_IT+0x36>
 80080a6:	2302      	movs	r3, #2
 80080a8:	e034      	b.n	8008114 <HAL_UART_Receive_IT+0xa0>
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2201      	movs	r2, #1
 80080ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2200      	movs	r2, #0
 80080b6:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a17      	ldr	r2, [pc, #92]	; (800811c <HAL_UART_Receive_IT+0xa8>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d01f      	beq.n	8008102 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d018      	beq.n	8008102 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	e853 3f00 	ldrex	r3, [r3]
 80080dc:	613b      	str	r3, [r7, #16]
   return(result);
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80080e4:	627b      	str	r3, [r7, #36]	; 0x24
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	461a      	mov	r2, r3
 80080ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ee:	623b      	str	r3, [r7, #32]
 80080f0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f2:	69f9      	ldr	r1, [r7, #28]
 80080f4:	6a3a      	ldr	r2, [r7, #32]
 80080f6:	e841 2300 	strex	r3, r2, [r1]
 80080fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80080fc:	69bb      	ldr	r3, [r7, #24]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d1e6      	bne.n	80080d0 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8008102:	88fb      	ldrh	r3, [r7, #6]
 8008104:	461a      	mov	r2, r3
 8008106:	68b9      	ldr	r1, [r7, #8]
 8008108:	68f8      	ldr	r0, [r7, #12]
 800810a:	f000 ffd5 	bl	80090b8 <UART_Start_Receive_IT>
 800810e:	4603      	mov	r3, r0
 8008110:	e000      	b.n	8008114 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008112:	2302      	movs	r3, #2
  }
}
 8008114:	4618      	mov	r0, r3
 8008116:	3728      	adds	r7, #40	; 0x28
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}
 800811c:	40008000 	.word	0x40008000

08008120 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b08a      	sub	sp, #40	; 0x28
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	4613      	mov	r3, r2
 800812c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008134:	2b20      	cmp	r3, #32
 8008136:	d17a      	bne.n	800822e <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d002      	beq.n	8008144 <HAL_UART_Transmit_DMA+0x24>
 800813e:	88fb      	ldrh	r3, [r7, #6]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d101      	bne.n	8008148 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008144:	2301      	movs	r3, #1
 8008146:	e073      	b.n	8008230 <HAL_UART_Transmit_DMA+0x110>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800814e:	2b01      	cmp	r3, #1
 8008150:	d101      	bne.n	8008156 <HAL_UART_Transmit_DMA+0x36>
 8008152:	2302      	movs	r3, #2
 8008154:	e06c      	b.n	8008230 <HAL_UART_Transmit_DMA+0x110>
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2201      	movs	r2, #1
 800815a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	68ba      	ldr	r2, [r7, #8]
 8008162:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	88fa      	ldrh	r2, [r7, #6]
 8008168:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	88fa      	ldrh	r2, [r7, #6]
 8008170:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2200      	movs	r2, #0
 8008178:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2221      	movs	r2, #33	; 0x21
 8008180:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008188:	2b00      	cmp	r3, #0
 800818a:	d02c      	beq.n	80081e6 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008190:	4a29      	ldr	r2, [pc, #164]	; (8008238 <HAL_UART_Transmit_DMA+0x118>)
 8008192:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008198:	4a28      	ldr	r2, [pc, #160]	; (800823c <HAL_UART_Transmit_DMA+0x11c>)
 800819a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081a0:	4a27      	ldr	r2, [pc, #156]	; (8008240 <HAL_UART_Transmit_DMA+0x120>)
 80081a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081a8:	2200      	movs	r2, #0
 80081aa:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081b4:	4619      	mov	r1, r3
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	3328      	adds	r3, #40	; 0x28
 80081bc:	461a      	mov	r2, r3
 80081be:	88fb      	ldrh	r3, [r7, #6]
 80081c0:	f7fc f95e 	bl	8004480 <HAL_DMA_Start_IT>
 80081c4:	4603      	mov	r3, r0
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00d      	beq.n	80081e6 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2210      	movs	r2, #16
 80081ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2200      	movs	r2, #0
 80081d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2220      	movs	r2, #32
 80081de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	e024      	b.n	8008230 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	2240      	movs	r2, #64	; 0x40
 80081ec:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	3308      	adds	r3, #8
 80081fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	e853 3f00 	ldrex	r3, [r3]
 8008204:	613b      	str	r3, [r7, #16]
   return(result);
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800820c:	627b      	str	r3, [r7, #36]	; 0x24
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	3308      	adds	r3, #8
 8008214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008216:	623a      	str	r2, [r7, #32]
 8008218:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821a:	69f9      	ldr	r1, [r7, #28]
 800821c:	6a3a      	ldr	r2, [r7, #32]
 800821e:	e841 2300 	strex	r3, r2, [r1]
 8008222:	61bb      	str	r3, [r7, #24]
   return(result);
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d1e5      	bne.n	80081f6 <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800822a:	2300      	movs	r3, #0
 800822c:	e000      	b.n	8008230 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800822e:	2302      	movs	r3, #2
  }
}
 8008230:	4618      	mov	r0, r3
 8008232:	3728      	adds	r7, #40	; 0x28
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}
 8008238:	08009407 	.word	0x08009407
 800823c:	080094a1 	.word	0x080094a1
 8008240:	080094bd 	.word	0x080094bd

08008244 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b0ba      	sub	sp, #232	; 0xe8
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	69db      	ldr	r3, [r3, #28]
 8008252:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800826a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800826e:	f640 030f 	movw	r3, #2063	; 0x80f
 8008272:	4013      	ands	r3, r2
 8008274:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008278:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800827c:	2b00      	cmp	r3, #0
 800827e:	d11b      	bne.n	80082b8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008284:	f003 0320 	and.w	r3, r3, #32
 8008288:	2b00      	cmp	r3, #0
 800828a:	d015      	beq.n	80082b8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800828c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008290:	f003 0320 	and.w	r3, r3, #32
 8008294:	2b00      	cmp	r3, #0
 8008296:	d105      	bne.n	80082a4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008298:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800829c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d009      	beq.n	80082b8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f000 82d6 	beq.w	800885a <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	4798      	blx	r3
      }
      return;
 80082b6:	e2d0      	b.n	800885a <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80082b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80082bc:	2b00      	cmp	r3, #0
 80082be:	f000 811f 	beq.w	8008500 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80082c2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80082c6:	4b8b      	ldr	r3, [pc, #556]	; (80084f4 <HAL_UART_IRQHandler+0x2b0>)
 80082c8:	4013      	ands	r3, r2
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d106      	bne.n	80082dc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80082ce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80082d2:	4b89      	ldr	r3, [pc, #548]	; (80084f8 <HAL_UART_IRQHandler+0x2b4>)
 80082d4:	4013      	ands	r3, r2
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	f000 8112 	beq.w	8008500 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80082dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082e0:	f003 0301 	and.w	r3, r3, #1
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d011      	beq.n	800830c <HAL_UART_IRQHandler+0xc8>
 80082e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d00b      	beq.n	800830c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2201      	movs	r2, #1
 80082fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008302:	f043 0201 	orr.w	r2, r3, #1
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800830c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008310:	f003 0302 	and.w	r3, r3, #2
 8008314:	2b00      	cmp	r3, #0
 8008316:	d011      	beq.n	800833c <HAL_UART_IRQHandler+0xf8>
 8008318:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800831c:	f003 0301 	and.w	r3, r3, #1
 8008320:	2b00      	cmp	r3, #0
 8008322:	d00b      	beq.n	800833c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	2202      	movs	r2, #2
 800832a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008332:	f043 0204 	orr.w	r2, r3, #4
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800833c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008340:	f003 0304 	and.w	r3, r3, #4
 8008344:	2b00      	cmp	r3, #0
 8008346:	d011      	beq.n	800836c <HAL_UART_IRQHandler+0x128>
 8008348:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800834c:	f003 0301 	and.w	r3, r3, #1
 8008350:	2b00      	cmp	r3, #0
 8008352:	d00b      	beq.n	800836c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	2204      	movs	r2, #4
 800835a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008362:	f043 0202 	orr.w	r2, r3, #2
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800836c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008370:	f003 0308 	and.w	r3, r3, #8
 8008374:	2b00      	cmp	r3, #0
 8008376:	d017      	beq.n	80083a8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800837c:	f003 0320 	and.w	r3, r3, #32
 8008380:	2b00      	cmp	r3, #0
 8008382:	d105      	bne.n	8008390 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008384:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8008388:	4b5a      	ldr	r3, [pc, #360]	; (80084f4 <HAL_UART_IRQHandler+0x2b0>)
 800838a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800838c:	2b00      	cmp	r3, #0
 800838e:	d00b      	beq.n	80083a8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	2208      	movs	r2, #8
 8008396:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800839e:	f043 0208 	orr.w	r2, r3, #8
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80083a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d012      	beq.n	80083da <HAL_UART_IRQHandler+0x196>
 80083b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d00c      	beq.n	80083da <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80083c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083d0:	f043 0220 	orr.w	r2, r3, #32
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 823c 	beq.w	800885e <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80083e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ea:	f003 0320 	and.w	r3, r3, #32
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d013      	beq.n	800841a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80083f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083f6:	f003 0320 	and.w	r3, r3, #32
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d105      	bne.n	800840a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80083fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008406:	2b00      	cmp	r3, #0
 8008408:	d007      	beq.n	800841a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800840e:	2b00      	cmp	r3, #0
 8008410:	d003      	beq.n	800841a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008420:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	689b      	ldr	r3, [r3, #8]
 800842a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800842e:	2b40      	cmp	r3, #64	; 0x40
 8008430:	d005      	beq.n	800843e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008432:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008436:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800843a:	2b00      	cmp	r3, #0
 800843c:	d04f      	beq.n	80084de <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 ff7c 	bl	800933c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800844e:	2b40      	cmp	r3, #64	; 0x40
 8008450:	d141      	bne.n	80084d6 <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	3308      	adds	r3, #8
 8008458:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008460:	e853 3f00 	ldrex	r3, [r3]
 8008464:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008468:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800846c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008470:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	3308      	adds	r3, #8
 800847a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800847e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008482:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008486:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800848a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800848e:	e841 2300 	strex	r3, r2, [r1]
 8008492:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008496:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800849a:	2b00      	cmp	r3, #0
 800849c:	d1d9      	bne.n	8008452 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d013      	beq.n	80084ce <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084aa:	4a14      	ldr	r2, [pc, #80]	; (80084fc <HAL_UART_IRQHandler+0x2b8>)
 80084ac:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084b2:	4618      	mov	r0, r3
 80084b4:	f7fc f8c0 	bl	8004638 <HAL_DMA_Abort_IT>
 80084b8:	4603      	mov	r3, r0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d017      	beq.n	80084ee <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80084c8:	4610      	mov	r0, r2
 80084ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084cc:	e00f      	b.n	80084ee <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f000 f9d9 	bl	8008886 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084d4:	e00b      	b.n	80084ee <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 f9d5 	bl	8008886 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084dc:	e007      	b.n	80084ee <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f000 f9d1 	bl	8008886 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2200      	movs	r2, #0
 80084e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80084ec:	e1b7      	b.n	800885e <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084ee:	bf00      	nop
    return;
 80084f0:	e1b5      	b.n	800885e <HAL_UART_IRQHandler+0x61a>
 80084f2:	bf00      	nop
 80084f4:	10000001 	.word	0x10000001
 80084f8:	04000120 	.word	0x04000120
 80084fc:	0800953d 	.word	0x0800953d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008504:	2b01      	cmp	r3, #1
 8008506:	f040 814a 	bne.w	800879e <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800850a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800850e:	f003 0310 	and.w	r3, r3, #16
 8008512:	2b00      	cmp	r3, #0
 8008514:	f000 8143 	beq.w	800879e <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8008518:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800851c:	f003 0310 	and.w	r3, r3, #16
 8008520:	2b00      	cmp	r3, #0
 8008522:	f000 813c 	beq.w	800879e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	2210      	movs	r2, #16
 800852c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	689b      	ldr	r3, [r3, #8]
 8008534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008538:	2b40      	cmp	r3, #64	; 0x40
 800853a:	f040 80b5 	bne.w	80086a8 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if (  (nb_remaining_rx_data > 0U)
 800854a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800854e:	2b00      	cmp	r3, #0
 8008550:	f000 8187 	beq.w	8008862 <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800855a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800855e:	429a      	cmp	r2, r3
 8008560:	f080 817f 	bcs.w	8008862 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800856a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f003 0320 	and.w	r3, r3, #32
 800857a:	2b00      	cmp	r3, #0
 800857c:	f040 8086 	bne.w	800868c <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008588:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800858c:	e853 3f00 	ldrex	r3, [r3]
 8008590:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008594:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008598:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800859c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	461a      	mov	r2, r3
 80085a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80085aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80085ae:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80085b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80085ba:	e841 2300 	strex	r3, r2, [r1]
 80085be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80085c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d1da      	bne.n	8008580 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	3308      	adds	r3, #8
 80085d0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085d4:	e853 3f00 	ldrex	r3, [r3]
 80085d8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80085da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80085dc:	f023 0301 	bic.w	r3, r3, #1
 80085e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	3308      	adds	r3, #8
 80085ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80085ee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80085f2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80085f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80085fa:	e841 2300 	strex	r3, r2, [r1]
 80085fe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008600:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1e1      	bne.n	80085ca <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	3308      	adds	r3, #8
 800860c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800860e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008610:	e853 3f00 	ldrex	r3, [r3]
 8008614:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008616:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008618:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800861c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	3308      	adds	r3, #8
 8008626:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800862a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800862c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008630:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008632:	e841 2300 	strex	r3, r2, [r1]
 8008636:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008638:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800863a:	2b00      	cmp	r3, #0
 800863c:	d1e3      	bne.n	8008606 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2220      	movs	r2, #32
 8008642:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008652:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008654:	e853 3f00 	ldrex	r3, [r3]
 8008658:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800865a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800865c:	f023 0310 	bic.w	r3, r3, #16
 8008660:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	461a      	mov	r2, r3
 800866a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800866e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008670:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008672:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008674:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008676:	e841 2300 	strex	r3, r2, [r1]
 800867a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800867c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800867e:	2b00      	cmp	r3, #0
 8008680:	d1e4      	bne.n	800864c <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008686:	4618      	mov	r0, r3
 8008688:	f7fb ff78 	bl	800457c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008698:	b29b      	uxth	r3, r3
 800869a:	1ad3      	subs	r3, r2, r3
 800869c:	b29b      	uxth	r3, r3
 800869e:	4619      	mov	r1, r3
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f000 f8f9 	bl	8008898 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80086a6:	e0dc      	b.n	8008862 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086b4:	b29b      	uxth	r3, r3
 80086b6:	1ad3      	subs	r3, r2, r3
 80086b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if (  (huart->RxXferCount > 0U)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f000 80ce 	beq.w	8008866 <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 80086ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	f000 80c9 	beq.w	8008866 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086dc:	e853 3f00 	ldrex	r3, [r3]
 80086e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80086e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80086e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	461a      	mov	r2, r3
 80086f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80086f6:	647b      	str	r3, [r7, #68]	; 0x44
 80086f8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80086fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80086fe:	e841 2300 	strex	r3, r2, [r1]
 8008702:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008704:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008706:	2b00      	cmp	r3, #0
 8008708:	d1e4      	bne.n	80086d4 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	3308      	adds	r3, #8
 8008710:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008714:	e853 3f00 	ldrex	r3, [r3]
 8008718:	623b      	str	r3, [r7, #32]
   return(result);
 800871a:	6a3b      	ldr	r3, [r7, #32]
 800871c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008720:	f023 0301 	bic.w	r3, r3, #1
 8008724:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	3308      	adds	r3, #8
 800872e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008732:	633a      	str	r2, [r7, #48]	; 0x30
 8008734:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008736:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008738:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800873a:	e841 2300 	strex	r3, r2, [r1]
 800873e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1e1      	bne.n	800870a <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2220      	movs	r2, #32
 800874a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	e853 3f00 	ldrex	r3, [r3]
 8008766:	60fb      	str	r3, [r7, #12]
   return(result);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f023 0310 	bic.w	r3, r3, #16
 800876e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	461a      	mov	r2, r3
 8008778:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800877c:	61fb      	str	r3, [r7, #28]
 800877e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008780:	69b9      	ldr	r1, [r7, #24]
 8008782:	69fa      	ldr	r2, [r7, #28]
 8008784:	e841 2300 	strex	r3, r2, [r1]
 8008788:	617b      	str	r3, [r7, #20]
   return(result);
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d1e4      	bne.n	800875a <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008790:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008794:	4619      	mov	r1, r3
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 f87e 	bl	8008898 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800879c:	e063      	b.n	8008866 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800879e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00e      	beq.n	80087c8 <HAL_UART_IRQHandler+0x584>
 80087aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80087ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d008      	beq.n	80087c8 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80087be:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f001 fb59 	bl	8009e78 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80087c6:	e051      	b.n	800886c <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80087c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d014      	beq.n	80087fe <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80087d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d105      	bne.n	80087ec <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80087e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80087e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d008      	beq.n	80087fe <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d03a      	beq.n	800886a <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	4798      	blx	r3
    }
    return;
 80087fc:	e035      	b.n	800886a <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80087fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008806:	2b00      	cmp	r3, #0
 8008808:	d009      	beq.n	800881e <HAL_UART_IRQHandler+0x5da>
 800880a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800880e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008812:	2b00      	cmp	r3, #0
 8008814:	d003      	beq.n	800881e <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f000 fea6 	bl	8009568 <UART_EndTransmit_IT>
    return;
 800881c:	e026      	b.n	800886c <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800881e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008822:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008826:	2b00      	cmp	r3, #0
 8008828:	d009      	beq.n	800883e <HAL_UART_IRQHandler+0x5fa>
 800882a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800882e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008832:	2b00      	cmp	r3, #0
 8008834:	d003      	beq.n	800883e <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f001 fb30 	bl	8009e9c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800883c:	e016      	b.n	800886c <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800883e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008842:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008846:	2b00      	cmp	r3, #0
 8008848:	d010      	beq.n	800886c <HAL_UART_IRQHandler+0x628>
 800884a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800884e:	2b00      	cmp	r3, #0
 8008850:	da0c      	bge.n	800886c <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f001 fb19 	bl	8009e8a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008858:	e008      	b.n	800886c <HAL_UART_IRQHandler+0x628>
      return;
 800885a:	bf00      	nop
 800885c:	e006      	b.n	800886c <HAL_UART_IRQHandler+0x628>
    return;
 800885e:	bf00      	nop
 8008860:	e004      	b.n	800886c <HAL_UART_IRQHandler+0x628>
      return;
 8008862:	bf00      	nop
 8008864:	e002      	b.n	800886c <HAL_UART_IRQHandler+0x628>
      return;
 8008866:	bf00      	nop
 8008868:	e000      	b.n	800886c <HAL_UART_IRQHandler+0x628>
    return;
 800886a:	bf00      	nop
  }
}
 800886c:	37e8      	adds	r7, #232	; 0xe8
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop

08008874 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008874:	b480      	push	{r7}
 8008876:	b083      	sub	sp, #12
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800887c:	bf00      	nop
 800887e:	370c      	adds	r7, #12
 8008880:	46bd      	mov	sp, r7
 8008882:	bc80      	pop	{r7}
 8008884:	4770      	bx	lr

08008886 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008886:	b480      	push	{r7}
 8008888:	b083      	sub	sp, #12
 800888a:	af00      	add	r7, sp, #0
 800888c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800888e:	bf00      	nop
 8008890:	370c      	adds	r7, #12
 8008892:	46bd      	mov	sp, r7
 8008894:	bc80      	pop	{r7}
 8008896:	4770      	bx	lr

08008898 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008898:	b480      	push	{r7}
 800889a:	b083      	sub	sp, #12
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
 80088a0:	460b      	mov	r3, r1
 80088a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80088a4:	bf00      	nop
 80088a6:	370c      	adds	r7, #12
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bc80      	pop	{r7}
 80088ac:	4770      	bx	lr
	...

080088b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088b0:	b5b0      	push	{r4, r5, r7, lr}
 80088b2:	b088      	sub	sp, #32
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80088b8:	2300      	movs	r3, #0
 80088ba:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	689a      	ldr	r2, [r3, #8]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	691b      	ldr	r3, [r3, #16]
 80088c4:	431a      	orrs	r2, r3
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	695b      	ldr	r3, [r3, #20]
 80088ca:	431a      	orrs	r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	69db      	ldr	r3, [r3, #28]
 80088d0:	4313      	orrs	r3, r2
 80088d2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	4bab      	ldr	r3, [pc, #684]	; (8008b88 <UART_SetConfig+0x2d8>)
 80088dc:	4013      	ands	r3, r2
 80088de:	687a      	ldr	r2, [r7, #4]
 80088e0:	6812      	ldr	r2, [r2, #0]
 80088e2:	69f9      	ldr	r1, [r7, #28]
 80088e4:	430b      	orrs	r3, r1
 80088e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	68da      	ldr	r2, [r3, #12]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	430a      	orrs	r2, r1
 80088fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	699b      	ldr	r3, [r3, #24]
 8008902:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4aa0      	ldr	r2, [pc, #640]	; (8008b8c <UART_SetConfig+0x2dc>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d004      	beq.n	8008918 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a1b      	ldr	r3, [r3, #32]
 8008912:	69fa      	ldr	r2, [r7, #28]
 8008914:	4313      	orrs	r3, r2
 8008916:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	689b      	ldr	r3, [r3, #8]
 800891e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008922:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008926:	687a      	ldr	r2, [r7, #4]
 8008928:	6812      	ldr	r2, [r2, #0]
 800892a:	69f9      	ldr	r1, [r7, #28]
 800892c:	430b      	orrs	r3, r1
 800892e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008936:	f023 010f 	bic.w	r1, r3, #15
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	430a      	orrs	r2, r1
 8008944:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a91      	ldr	r2, [pc, #580]	; (8008b90 <UART_SetConfig+0x2e0>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d122      	bne.n	8008996 <UART_SetConfig+0xe6>
 8008950:	2003      	movs	r0, #3
 8008952:	f7ff fb1d 	bl	8007f90 <LL_RCC_GetUSARTClockSource>
 8008956:	4603      	mov	r3, r0
 8008958:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800895c:	2b03      	cmp	r3, #3
 800895e:	d817      	bhi.n	8008990 <UART_SetConfig+0xe0>
 8008960:	a201      	add	r2, pc, #4	; (adr r2, 8008968 <UART_SetConfig+0xb8>)
 8008962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008966:	bf00      	nop
 8008968:	08008979 	.word	0x08008979
 800896c:	08008985 	.word	0x08008985
 8008970:	0800897f 	.word	0x0800897f
 8008974:	0800898b 	.word	0x0800898b
 8008978:	2301      	movs	r3, #1
 800897a:	76fb      	strb	r3, [r7, #27]
 800897c:	e072      	b.n	8008a64 <UART_SetConfig+0x1b4>
 800897e:	2302      	movs	r3, #2
 8008980:	76fb      	strb	r3, [r7, #27]
 8008982:	e06f      	b.n	8008a64 <UART_SetConfig+0x1b4>
 8008984:	2304      	movs	r3, #4
 8008986:	76fb      	strb	r3, [r7, #27]
 8008988:	e06c      	b.n	8008a64 <UART_SetConfig+0x1b4>
 800898a:	2308      	movs	r3, #8
 800898c:	76fb      	strb	r3, [r7, #27]
 800898e:	e069      	b.n	8008a64 <UART_SetConfig+0x1b4>
 8008990:	2310      	movs	r3, #16
 8008992:	76fb      	strb	r3, [r7, #27]
 8008994:	e066      	b.n	8008a64 <UART_SetConfig+0x1b4>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a7e      	ldr	r2, [pc, #504]	; (8008b94 <UART_SetConfig+0x2e4>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d134      	bne.n	8008a0a <UART_SetConfig+0x15a>
 80089a0:	200c      	movs	r0, #12
 80089a2:	f7ff faf5 	bl	8007f90 <LL_RCC_GetUSARTClockSource>
 80089a6:	4603      	mov	r3, r0
 80089a8:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80089ac:	2b0c      	cmp	r3, #12
 80089ae:	d829      	bhi.n	8008a04 <UART_SetConfig+0x154>
 80089b0:	a201      	add	r2, pc, #4	; (adr r2, 80089b8 <UART_SetConfig+0x108>)
 80089b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b6:	bf00      	nop
 80089b8:	080089ed 	.word	0x080089ed
 80089bc:	08008a05 	.word	0x08008a05
 80089c0:	08008a05 	.word	0x08008a05
 80089c4:	08008a05 	.word	0x08008a05
 80089c8:	080089f9 	.word	0x080089f9
 80089cc:	08008a05 	.word	0x08008a05
 80089d0:	08008a05 	.word	0x08008a05
 80089d4:	08008a05 	.word	0x08008a05
 80089d8:	080089f3 	.word	0x080089f3
 80089dc:	08008a05 	.word	0x08008a05
 80089e0:	08008a05 	.word	0x08008a05
 80089e4:	08008a05 	.word	0x08008a05
 80089e8:	080089ff 	.word	0x080089ff
 80089ec:	2300      	movs	r3, #0
 80089ee:	76fb      	strb	r3, [r7, #27]
 80089f0:	e038      	b.n	8008a64 <UART_SetConfig+0x1b4>
 80089f2:	2302      	movs	r3, #2
 80089f4:	76fb      	strb	r3, [r7, #27]
 80089f6:	e035      	b.n	8008a64 <UART_SetConfig+0x1b4>
 80089f8:	2304      	movs	r3, #4
 80089fa:	76fb      	strb	r3, [r7, #27]
 80089fc:	e032      	b.n	8008a64 <UART_SetConfig+0x1b4>
 80089fe:	2308      	movs	r3, #8
 8008a00:	76fb      	strb	r3, [r7, #27]
 8008a02:	e02f      	b.n	8008a64 <UART_SetConfig+0x1b4>
 8008a04:	2310      	movs	r3, #16
 8008a06:	76fb      	strb	r3, [r7, #27]
 8008a08:	e02c      	b.n	8008a64 <UART_SetConfig+0x1b4>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4a5f      	ldr	r2, [pc, #380]	; (8008b8c <UART_SetConfig+0x2dc>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d125      	bne.n	8008a60 <UART_SetConfig+0x1b0>
 8008a14:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8008a18:	f7ff facc 	bl	8007fb4 <LL_RCC_GetLPUARTClockSource>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008a22:	d017      	beq.n	8008a54 <UART_SetConfig+0x1a4>
 8008a24:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008a28:	d817      	bhi.n	8008a5a <UART_SetConfig+0x1aa>
 8008a2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a2e:	d00b      	beq.n	8008a48 <UART_SetConfig+0x198>
 8008a30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a34:	d811      	bhi.n	8008a5a <UART_SetConfig+0x1aa>
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d003      	beq.n	8008a42 <UART_SetConfig+0x192>
 8008a3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a3e:	d006      	beq.n	8008a4e <UART_SetConfig+0x19e>
 8008a40:	e00b      	b.n	8008a5a <UART_SetConfig+0x1aa>
 8008a42:	2300      	movs	r3, #0
 8008a44:	76fb      	strb	r3, [r7, #27]
 8008a46:	e00d      	b.n	8008a64 <UART_SetConfig+0x1b4>
 8008a48:	2302      	movs	r3, #2
 8008a4a:	76fb      	strb	r3, [r7, #27]
 8008a4c:	e00a      	b.n	8008a64 <UART_SetConfig+0x1b4>
 8008a4e:	2304      	movs	r3, #4
 8008a50:	76fb      	strb	r3, [r7, #27]
 8008a52:	e007      	b.n	8008a64 <UART_SetConfig+0x1b4>
 8008a54:	2308      	movs	r3, #8
 8008a56:	76fb      	strb	r3, [r7, #27]
 8008a58:	e004      	b.n	8008a64 <UART_SetConfig+0x1b4>
 8008a5a:	2310      	movs	r3, #16
 8008a5c:	76fb      	strb	r3, [r7, #27]
 8008a5e:	e001      	b.n	8008a64 <UART_SetConfig+0x1b4>
 8008a60:	2310      	movs	r3, #16
 8008a62:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a48      	ldr	r2, [pc, #288]	; (8008b8c <UART_SetConfig+0x2dc>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	f040 8098 	bne.w	8008ba0 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008a70:	7efb      	ldrb	r3, [r7, #27]
 8008a72:	2b08      	cmp	r3, #8
 8008a74:	d823      	bhi.n	8008abe <UART_SetConfig+0x20e>
 8008a76:	a201      	add	r2, pc, #4	; (adr r2, 8008a7c <UART_SetConfig+0x1cc>)
 8008a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a7c:	08008aa1 	.word	0x08008aa1
 8008a80:	08008abf 	.word	0x08008abf
 8008a84:	08008aa9 	.word	0x08008aa9
 8008a88:	08008abf 	.word	0x08008abf
 8008a8c:	08008aaf 	.word	0x08008aaf
 8008a90:	08008abf 	.word	0x08008abf
 8008a94:	08008abf 	.word	0x08008abf
 8008a98:	08008abf 	.word	0x08008abf
 8008a9c:	08008ab7 	.word	0x08008ab7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008aa0:	f7fd ff56 	bl	8006950 <HAL_RCC_GetPCLK1Freq>
 8008aa4:	6178      	str	r0, [r7, #20]
        break;
 8008aa6:	e00f      	b.n	8008ac8 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008aa8:	4b3b      	ldr	r3, [pc, #236]	; (8008b98 <UART_SetConfig+0x2e8>)
 8008aaa:	617b      	str	r3, [r7, #20]
        break;
 8008aac:	e00c      	b.n	8008ac8 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008aae:	f7fd fe9b 	bl	80067e8 <HAL_RCC_GetSysClockFreq>
 8008ab2:	6178      	str	r0, [r7, #20]
        break;
 8008ab4:	e008      	b.n	8008ac8 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ab6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008aba:	617b      	str	r3, [r7, #20]
        break;
 8008abc:	e004      	b.n	8008ac8 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	76bb      	strb	r3, [r7, #26]
        break;
 8008ac6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f000 8128 	beq.w	8008d20 <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ad4:	4a31      	ldr	r2, [pc, #196]	; (8008b9c <UART_SetConfig+0x2ec>)
 8008ad6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ada:	461a      	mov	r2, r3
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ae2:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	685a      	ldr	r2, [r3, #4]
 8008ae8:	4613      	mov	r3, r2
 8008aea:	005b      	lsls	r3, r3, #1
 8008aec:	4413      	add	r3, r2
 8008aee:	68ba      	ldr	r2, [r7, #8]
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d305      	bcc.n	8008b00 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008afa:	68ba      	ldr	r2, [r7, #8]
 8008afc:	429a      	cmp	r2, r3
 8008afe:	d902      	bls.n	8008b06 <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 8008b00:	2301      	movs	r3, #1
 8008b02:	76bb      	strb	r3, [r7, #26]
 8008b04:	e10c      	b.n	8008d20 <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f04f 0100 	mov.w	r1, #0
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b12:	4a22      	ldr	r2, [pc, #136]	; (8008b9c <UART_SetConfig+0x2ec>)
 8008b14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b18:	b29a      	uxth	r2, r3
 8008b1a:	f04f 0300 	mov.w	r3, #0
 8008b1e:	f7f8 f81d 	bl	8000b5c <__aeabi_uldivmod>
 8008b22:	4602      	mov	r2, r0
 8008b24:	460b      	mov	r3, r1
 8008b26:	4610      	mov	r0, r2
 8008b28:	4619      	mov	r1, r3
 8008b2a:	f04f 0200 	mov.w	r2, #0
 8008b2e:	f04f 0300 	mov.w	r3, #0
 8008b32:	020b      	lsls	r3, r1, #8
 8008b34:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008b38:	0202      	lsls	r2, r0, #8
 8008b3a:	6879      	ldr	r1, [r7, #4]
 8008b3c:	6849      	ldr	r1, [r1, #4]
 8008b3e:	0849      	lsrs	r1, r1, #1
 8008b40:	4608      	mov	r0, r1
 8008b42:	f04f 0100 	mov.w	r1, #0
 8008b46:	1814      	adds	r4, r2, r0
 8008b48:	eb43 0501 	adc.w	r5, r3, r1
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	685b      	ldr	r3, [r3, #4]
 8008b50:	461a      	mov	r2, r3
 8008b52:	f04f 0300 	mov.w	r3, #0
 8008b56:	4620      	mov	r0, r4
 8008b58:	4629      	mov	r1, r5
 8008b5a:	f7f7 ffff 	bl	8000b5c <__aeabi_uldivmod>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	460b      	mov	r3, r1
 8008b62:	4613      	mov	r3, r2
 8008b64:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b6c:	d308      	bcc.n	8008b80 <UART_SetConfig+0x2d0>
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b74:	d204      	bcs.n	8008b80 <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	693a      	ldr	r2, [r7, #16]
 8008b7c:	60da      	str	r2, [r3, #12]
 8008b7e:	e0cf      	b.n	8008d20 <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 8008b80:	2301      	movs	r3, #1
 8008b82:	76bb      	strb	r3, [r7, #26]
 8008b84:	e0cc      	b.n	8008d20 <UART_SetConfig+0x470>
 8008b86:	bf00      	nop
 8008b88:	cfff69f3 	.word	0xcfff69f3
 8008b8c:	40008000 	.word	0x40008000
 8008b90:	40013800 	.word	0x40013800
 8008b94:	40004400 	.word	0x40004400
 8008b98:	00f42400 	.word	0x00f42400
 8008b9c:	0801b6ec 	.word	0x0801b6ec
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	69db      	ldr	r3, [r3, #28]
 8008ba4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ba8:	d165      	bne.n	8008c76 <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 8008baa:	7efb      	ldrb	r3, [r7, #27]
 8008bac:	2b08      	cmp	r3, #8
 8008bae:	d828      	bhi.n	8008c02 <UART_SetConfig+0x352>
 8008bb0:	a201      	add	r2, pc, #4	; (adr r2, 8008bb8 <UART_SetConfig+0x308>)
 8008bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bb6:	bf00      	nop
 8008bb8:	08008bdd 	.word	0x08008bdd
 8008bbc:	08008be5 	.word	0x08008be5
 8008bc0:	08008bed 	.word	0x08008bed
 8008bc4:	08008c03 	.word	0x08008c03
 8008bc8:	08008bf3 	.word	0x08008bf3
 8008bcc:	08008c03 	.word	0x08008c03
 8008bd0:	08008c03 	.word	0x08008c03
 8008bd4:	08008c03 	.word	0x08008c03
 8008bd8:	08008bfb 	.word	0x08008bfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bdc:	f7fd feb8 	bl	8006950 <HAL_RCC_GetPCLK1Freq>
 8008be0:	6178      	str	r0, [r7, #20]
        break;
 8008be2:	e013      	b.n	8008c0c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008be4:	f7fd fec6 	bl	8006974 <HAL_RCC_GetPCLK2Freq>
 8008be8:	6178      	str	r0, [r7, #20]
        break;
 8008bea:	e00f      	b.n	8008c0c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008bec:	4b56      	ldr	r3, [pc, #344]	; (8008d48 <UART_SetConfig+0x498>)
 8008bee:	617b      	str	r3, [r7, #20]
        break;
 8008bf0:	e00c      	b.n	8008c0c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008bf2:	f7fd fdf9 	bl	80067e8 <HAL_RCC_GetSysClockFreq>
 8008bf6:	6178      	str	r0, [r7, #20]
        break;
 8008bf8:	e008      	b.n	8008c0c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008bfe:	617b      	str	r3, [r7, #20]
        break;
 8008c00:	e004      	b.n	8008c0c <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8008c02:	2300      	movs	r3, #0
 8008c04:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008c06:	2301      	movs	r3, #1
 8008c08:	76bb      	strb	r3, [r7, #26]
        break;
 8008c0a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	f000 8086 	beq.w	8008d20 <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c18:	4a4c      	ldr	r2, [pc, #304]	; (8008d4c <UART_SetConfig+0x49c>)
 8008c1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c1e:	461a      	mov	r2, r3
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c26:	005a      	lsls	r2, r3, #1
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	685b      	ldr	r3, [r3, #4]
 8008c2c:	085b      	lsrs	r3, r3, #1
 8008c2e:	441a      	add	r2, r3
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c38:	b29b      	uxth	r3, r3
 8008c3a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	2b0f      	cmp	r3, #15
 8008c40:	d916      	bls.n	8008c70 <UART_SetConfig+0x3c0>
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c48:	d212      	bcs.n	8008c70 <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008c4a:	693b      	ldr	r3, [r7, #16]
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	f023 030f 	bic.w	r3, r3, #15
 8008c52:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	085b      	lsrs	r3, r3, #1
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	f003 0307 	and.w	r3, r3, #7
 8008c5e:	b29a      	uxth	r2, r3
 8008c60:	89fb      	ldrh	r3, [r7, #14]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	89fa      	ldrh	r2, [r7, #14]
 8008c6c:	60da      	str	r2, [r3, #12]
 8008c6e:	e057      	b.n	8008d20 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8008c70:	2301      	movs	r3, #1
 8008c72:	76bb      	strb	r3, [r7, #26]
 8008c74:	e054      	b.n	8008d20 <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008c76:	7efb      	ldrb	r3, [r7, #27]
 8008c78:	2b08      	cmp	r3, #8
 8008c7a:	d828      	bhi.n	8008cce <UART_SetConfig+0x41e>
 8008c7c:	a201      	add	r2, pc, #4	; (adr r2, 8008c84 <UART_SetConfig+0x3d4>)
 8008c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c82:	bf00      	nop
 8008c84:	08008ca9 	.word	0x08008ca9
 8008c88:	08008cb1 	.word	0x08008cb1
 8008c8c:	08008cb9 	.word	0x08008cb9
 8008c90:	08008ccf 	.word	0x08008ccf
 8008c94:	08008cbf 	.word	0x08008cbf
 8008c98:	08008ccf 	.word	0x08008ccf
 8008c9c:	08008ccf 	.word	0x08008ccf
 8008ca0:	08008ccf 	.word	0x08008ccf
 8008ca4:	08008cc7 	.word	0x08008cc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ca8:	f7fd fe52 	bl	8006950 <HAL_RCC_GetPCLK1Freq>
 8008cac:	6178      	str	r0, [r7, #20]
        break;
 8008cae:	e013      	b.n	8008cd8 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008cb0:	f7fd fe60 	bl	8006974 <HAL_RCC_GetPCLK2Freq>
 8008cb4:	6178      	str	r0, [r7, #20]
        break;
 8008cb6:	e00f      	b.n	8008cd8 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008cb8:	4b23      	ldr	r3, [pc, #140]	; (8008d48 <UART_SetConfig+0x498>)
 8008cba:	617b      	str	r3, [r7, #20]
        break;
 8008cbc:	e00c      	b.n	8008cd8 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008cbe:	f7fd fd93 	bl	80067e8 <HAL_RCC_GetSysClockFreq>
 8008cc2:	6178      	str	r0, [r7, #20]
        break;
 8008cc4:	e008      	b.n	8008cd8 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008cc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008cca:	617b      	str	r3, [r7, #20]
        break;
 8008ccc:	e004      	b.n	8008cd8 <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	76bb      	strb	r3, [r7, #26]
        break;
 8008cd6:	bf00      	nop
    }

    if (pclk != 0U)
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d020      	beq.n	8008d20 <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce2:	4a1a      	ldr	r2, [pc, #104]	; (8008d4c <UART_SetConfig+0x49c>)
 8008ce4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ce8:	461a      	mov	r2, r3
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	fbb3 f2f2 	udiv	r2, r3, r2
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	085b      	lsrs	r3, r3, #1
 8008cf6:	441a      	add	r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	2b0f      	cmp	r3, #15
 8008d08:	d908      	bls.n	8008d1c <UART_SetConfig+0x46c>
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d10:	d204      	bcs.n	8008d1c <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	693a      	ldr	r2, [r7, #16]
 8008d18:	60da      	str	r2, [r3, #12]
 8008d1a:	e001      	b.n	8008d20 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008d3c:	7ebb      	ldrb	r3, [r7, #26]
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3720      	adds	r7, #32
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bdb0      	pop	{r4, r5, r7, pc}
 8008d46:	bf00      	nop
 8008d48:	00f42400 	.word	0x00f42400
 8008d4c:	0801b6ec 	.word	0x0801b6ec

08008d50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b083      	sub	sp, #12
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d5c:	f003 0301 	and.w	r3, r3, #1
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d00a      	beq.n	8008d7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	430a      	orrs	r2, r1
 8008d78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d7e:	f003 0302 	and.w	r3, r3, #2
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d00a      	beq.n	8008d9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	430a      	orrs	r2, r1
 8008d9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008da0:	f003 0304 	and.w	r3, r3, #4
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d00a      	beq.n	8008dbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	430a      	orrs	r2, r1
 8008dbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dc2:	f003 0308 	and.w	r3, r3, #8
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d00a      	beq.n	8008de0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	430a      	orrs	r2, r1
 8008dde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008de4:	f003 0310 	and.w	r3, r3, #16
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d00a      	beq.n	8008e02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	430a      	orrs	r2, r1
 8008e00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e06:	f003 0320 	and.w	r3, r3, #32
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d00a      	beq.n	8008e24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	689b      	ldr	r3, [r3, #8]
 8008e14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	430a      	orrs	r2, r1
 8008e22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d01a      	beq.n	8008e66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	685b      	ldr	r3, [r3, #4]
 8008e36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	430a      	orrs	r2, r1
 8008e44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e4e:	d10a      	bne.n	8008e66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	685b      	ldr	r3, [r3, #4]
 8008e56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	430a      	orrs	r2, r1
 8008e64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d00a      	beq.n	8008e88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	430a      	orrs	r2, r1
 8008e86:	605a      	str	r2, [r3, #4]
  }
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bc80      	pop	{r7}
 8008e90:	4770      	bx	lr

08008e92 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b086      	sub	sp, #24
 8008e96:	af02      	add	r7, sp, #8
 8008e98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ea2:	f7f9 f895 	bl	8001fd0 <HAL_GetTick>
 8008ea6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f003 0308 	and.w	r3, r3, #8
 8008eb2:	2b08      	cmp	r3, #8
 8008eb4:	d10e      	bne.n	8008ed4 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008eb6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008eba:	9300      	str	r3, [sp, #0]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 f82f 	bl	8008f28 <UART_WaitOnFlagUntilTimeout>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d001      	beq.n	8008ed4 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ed0:	2303      	movs	r3, #3
 8008ed2:	e025      	b.n	8008f20 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f003 0304 	and.w	r3, r3, #4
 8008ede:	2b04      	cmp	r3, #4
 8008ee0:	d10e      	bne.n	8008f00 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ee2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ee6:	9300      	str	r3, [sp, #0]
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2200      	movs	r2, #0
 8008eec:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f000 f819 	bl	8008f28 <UART_WaitOnFlagUntilTimeout>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d001      	beq.n	8008f00 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008efc:	2303      	movs	r3, #3
 8008efe:	e00f      	b.n	8008f20 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2220      	movs	r2, #32
 8008f04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2220      	movs	r2, #32
 8008f0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2200      	movs	r2, #0
 8008f14:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008f1e:	2300      	movs	r3, #0
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3710      	adds	r7, #16
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}

08008f28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b09c      	sub	sp, #112	; 0x70
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	60f8      	str	r0, [r7, #12]
 8008f30:	60b9      	str	r1, [r7, #8]
 8008f32:	603b      	str	r3, [r7, #0]
 8008f34:	4613      	mov	r3, r2
 8008f36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f38:	e0a9      	b.n	800908e <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f40:	f000 80a5 	beq.w	800908e <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f44:	f7f9 f844 	bl	8001fd0 <HAL_GetTick>
 8008f48:	4602      	mov	r2, r0
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	1ad3      	subs	r3, r2, r3
 8008f4e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d302      	bcc.n	8008f5a <UART_WaitOnFlagUntilTimeout+0x32>
 8008f54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d140      	bne.n	8008fdc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008f62:	e853 3f00 	ldrex	r3, [r3]
 8008f66:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008f68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f6a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008f6e:	667b      	str	r3, [r7, #100]	; 0x64
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	461a      	mov	r2, r3
 8008f76:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f78:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008f7a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f7c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008f7e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008f80:	e841 2300 	strex	r3, r2, [r1]
 8008f84:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008f86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d1e6      	bne.n	8008f5a <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	3308      	adds	r3, #8
 8008f92:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f96:	e853 3f00 	ldrex	r3, [r3]
 8008f9a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f9e:	f023 0301 	bic.w	r3, r3, #1
 8008fa2:	663b      	str	r3, [r7, #96]	; 0x60
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	3308      	adds	r3, #8
 8008faa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008fac:	64ba      	str	r2, [r7, #72]	; 0x48
 8008fae:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008fb2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008fb4:	e841 2300 	strex	r3, r2, [r1]
 8008fb8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008fba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d1e5      	bne.n	8008f8c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2220      	movs	r2, #32
 8008fc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2220      	movs	r2, #32
 8008fcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008fd8:	2303      	movs	r3, #3
 8008fda:	e069      	b.n	80090b0 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f003 0304 	and.w	r3, r3, #4
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d051      	beq.n	800908e <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	69db      	ldr	r3, [r3, #28]
 8008ff0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ff4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ff8:	d149      	bne.n	800908e <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009002:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800900c:	e853 3f00 	ldrex	r3, [r3]
 8009010:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009014:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009018:	66fb      	str	r3, [r7, #108]	; 0x6c
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	461a      	mov	r2, r3
 8009020:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009022:	637b      	str	r3, [r7, #52]	; 0x34
 8009024:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009026:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009028:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800902a:	e841 2300 	strex	r3, r2, [r1]
 800902e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1e6      	bne.n	8009004 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	3308      	adds	r3, #8
 800903c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	e853 3f00 	ldrex	r3, [r3]
 8009044:	613b      	str	r3, [r7, #16]
   return(result);
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	f023 0301 	bic.w	r3, r3, #1
 800904c:	66bb      	str	r3, [r7, #104]	; 0x68
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	3308      	adds	r3, #8
 8009054:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009056:	623a      	str	r2, [r7, #32]
 8009058:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800905a:	69f9      	ldr	r1, [r7, #28]
 800905c:	6a3a      	ldr	r2, [r7, #32]
 800905e:	e841 2300 	strex	r3, r2, [r1]
 8009062:	61bb      	str	r3, [r7, #24]
   return(result);
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d1e5      	bne.n	8009036 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2220      	movs	r2, #32
 800906e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2220      	movs	r2, #32
 8009076:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2220      	movs	r2, #32
 800907e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2200      	movs	r2, #0
 8009086:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800908a:	2303      	movs	r3, #3
 800908c:	e010      	b.n	80090b0 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	69da      	ldr	r2, [r3, #28]
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	4013      	ands	r3, r2
 8009098:	68ba      	ldr	r2, [r7, #8]
 800909a:	429a      	cmp	r2, r3
 800909c:	bf0c      	ite	eq
 800909e:	2301      	moveq	r3, #1
 80090a0:	2300      	movne	r3, #0
 80090a2:	b2db      	uxtb	r3, r3
 80090a4:	461a      	mov	r2, r3
 80090a6:	79fb      	ldrb	r3, [r7, #7]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	f43f af46 	beq.w	8008f3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80090ae:	2300      	movs	r3, #0
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3770      	adds	r7, #112	; 0x70
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b09d      	sub	sp, #116	; 0x74
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	4613      	mov	r3, r2
 80090c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	68ba      	ldr	r2, [r7, #8]
 80090ca:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	88fa      	ldrh	r2, [r7, #6]
 80090d0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	88fa      	ldrh	r2, [r7, #6]
 80090d8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	2200      	movs	r2, #0
 80090e0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	689b      	ldr	r3, [r3, #8]
 80090e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090ea:	d10e      	bne.n	800910a <UART_Start_Receive_IT+0x52>
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	691b      	ldr	r3, [r3, #16]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d105      	bne.n	8009100 <UART_Start_Receive_IT+0x48>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80090fa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80090fe:	e02d      	b.n	800915c <UART_Start_Receive_IT+0xa4>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	22ff      	movs	r2, #255	; 0xff
 8009104:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009108:	e028      	b.n	800915c <UART_Start_Receive_IT+0xa4>
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d10d      	bne.n	800912e <UART_Start_Receive_IT+0x76>
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	691b      	ldr	r3, [r3, #16]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d104      	bne.n	8009124 <UART_Start_Receive_IT+0x6c>
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	22ff      	movs	r2, #255	; 0xff
 800911e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009122:	e01b      	b.n	800915c <UART_Start_Receive_IT+0xa4>
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	227f      	movs	r2, #127	; 0x7f
 8009128:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800912c:	e016      	b.n	800915c <UART_Start_Receive_IT+0xa4>
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	689b      	ldr	r3, [r3, #8]
 8009132:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009136:	d10d      	bne.n	8009154 <UART_Start_Receive_IT+0x9c>
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	691b      	ldr	r3, [r3, #16]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d104      	bne.n	800914a <UART_Start_Receive_IT+0x92>
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	227f      	movs	r2, #127	; 0x7f
 8009144:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009148:	e008      	b.n	800915c <UART_Start_Receive_IT+0xa4>
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	223f      	movs	r2, #63	; 0x3f
 800914e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009152:	e003      	b.n	800915c <UART_Start_Receive_IT+0xa4>
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2200      	movs	r2, #0
 8009158:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2200      	movs	r2, #0
 8009160:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	2222      	movs	r2, #34	; 0x22
 8009168:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	3308      	adds	r3, #8
 8009172:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009174:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009176:	e853 3f00 	ldrex	r3, [r3]
 800917a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800917c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800917e:	f043 0301 	orr.w	r3, r3, #1
 8009182:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	3308      	adds	r3, #8
 800918a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800918c:	65fa      	str	r2, [r7, #92]	; 0x5c
 800918e:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009190:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009192:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009194:	e841 2300 	strex	r3, r2, [r1]
 8009198:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800919a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800919c:	2b00      	cmp	r3, #0
 800919e:	d1e5      	bne.n	800916c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80091a8:	d14d      	bne.n	8009246 <UART_Start_Receive_IT+0x18e>
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80091b0:	88fa      	ldrh	r2, [r7, #6]
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d347      	bcc.n	8009246 <UART_Start_Receive_IT+0x18e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	689b      	ldr	r3, [r3, #8]
 80091ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091be:	d107      	bne.n	80091d0 <UART_Start_Receive_IT+0x118>
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	691b      	ldr	r3, [r3, #16]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d103      	bne.n	80091d0 <UART_Start_Receive_IT+0x118>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	4a38      	ldr	r2, [pc, #224]	; (80092ac <UART_Start_Receive_IT+0x1f4>)
 80091cc:	671a      	str	r2, [r3, #112]	; 0x70
 80091ce:	e002      	b.n	80091d6 <UART_Start_Receive_IT+0x11e>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	4a37      	ldr	r2, [pc, #220]	; (80092b0 <UART_Start_Receive_IT+0x1f8>)
 80091d4:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2200      	movs	r2, #0
 80091da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091e6:	e853 3f00 	ldrex	r3, [r3]
 80091ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80091ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80091f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	461a      	mov	r2, r3
 80091fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80091fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80091fe:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009200:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009202:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009204:	e841 2300 	strex	r3, r2, [r1]
 8009208:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800920a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800920c:	2b00      	cmp	r3, #0
 800920e:	d1e6      	bne.n	80091de <UART_Start_Receive_IT+0x126>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	3308      	adds	r3, #8
 8009216:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800921a:	e853 3f00 	ldrex	r3, [r3]
 800921e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009222:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009226:	667b      	str	r3, [r7, #100]	; 0x64
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	3308      	adds	r3, #8
 800922e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009230:	637a      	str	r2, [r7, #52]	; 0x34
 8009232:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009234:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009236:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009238:	e841 2300 	strex	r3, r2, [r1]
 800923c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800923e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009240:	2b00      	cmp	r3, #0
 8009242:	d1e5      	bne.n	8009210 <UART_Start_Receive_IT+0x158>
 8009244:	e02c      	b.n	80092a0 <UART_Start_Receive_IT+0x1e8>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	689b      	ldr	r3, [r3, #8]
 800924a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800924e:	d107      	bne.n	8009260 <UART_Start_Receive_IT+0x1a8>
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	691b      	ldr	r3, [r3, #16]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d103      	bne.n	8009260 <UART_Start_Receive_IT+0x1a8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	4a16      	ldr	r2, [pc, #88]	; (80092b4 <UART_Start_Receive_IT+0x1fc>)
 800925c:	671a      	str	r2, [r3, #112]	; 0x70
 800925e:	e002      	b.n	8009266 <UART_Start_Receive_IT+0x1ae>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	4a15      	ldr	r2, [pc, #84]	; (80092b8 <UART_Start_Receive_IT+0x200>)
 8009264:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	2200      	movs	r2, #0
 800926a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	e853 3f00 	ldrex	r3, [r3]
 800927a:	613b      	str	r3, [r7, #16]
   return(result);
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8009282:	663b      	str	r3, [r7, #96]	; 0x60
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	461a      	mov	r2, r3
 800928a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800928c:	623b      	str	r3, [r7, #32]
 800928e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009290:	69f9      	ldr	r1, [r7, #28]
 8009292:	6a3a      	ldr	r2, [r7, #32]
 8009294:	e841 2300 	strex	r3, r2, [r1]
 8009298:	61bb      	str	r3, [r7, #24]
   return(result);
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d1e6      	bne.n	800926e <UART_Start_Receive_IT+0x1b6>
  }
  return HAL_OK;
 80092a0:	2300      	movs	r3, #0
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3774      	adds	r7, #116	; 0x74
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bc80      	pop	{r7}
 80092aa:	4770      	bx	lr
 80092ac:	08009b79 	.word	0x08009b79
 80092b0:	08009881 	.word	0x08009881
 80092b4:	0800971f 	.word	0x0800971f
 80092b8:	080095bf 	.word	0x080095bf

080092bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80092bc:	b480      	push	{r7}
 80092be:	b08f      	sub	sp, #60	; 0x3c
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ca:	6a3b      	ldr	r3, [r7, #32]
 80092cc:	e853 3f00 	ldrex	r3, [r3]
 80092d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80092d2:	69fb      	ldr	r3, [r7, #28]
 80092d4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80092d8:	637b      	str	r3, [r7, #52]	; 0x34
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	461a      	mov	r2, r3
 80092e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092e4:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80092e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80092ea:	e841 2300 	strex	r3, r2, [r1]
 80092ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80092f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d1e6      	bne.n	80092c4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	3308      	adds	r3, #8
 80092fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	e853 3f00 	ldrex	r3, [r3]
 8009304:	60bb      	str	r3, [r7, #8]
   return(result);
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800930c:	633b      	str	r3, [r7, #48]	; 0x30
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	3308      	adds	r3, #8
 8009314:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009316:	61ba      	str	r2, [r7, #24]
 8009318:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800931a:	6979      	ldr	r1, [r7, #20]
 800931c:	69ba      	ldr	r2, [r7, #24]
 800931e:	e841 2300 	strex	r3, r2, [r1]
 8009322:	613b      	str	r3, [r7, #16]
   return(result);
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d1e5      	bne.n	80092f6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2220      	movs	r2, #32
 800932e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8009332:	bf00      	nop
 8009334:	373c      	adds	r7, #60	; 0x3c
 8009336:	46bd      	mov	sp, r7
 8009338:	bc80      	pop	{r7}
 800933a:	4770      	bx	lr

0800933c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800933c:	b480      	push	{r7}
 800933e:	b095      	sub	sp, #84	; 0x54
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800934a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800934c:	e853 3f00 	ldrex	r3, [r3]
 8009350:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009354:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009358:	64fb      	str	r3, [r7, #76]	; 0x4c
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	461a      	mov	r2, r3
 8009360:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009362:	643b      	str	r3, [r7, #64]	; 0x40
 8009364:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009366:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009368:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800936a:	e841 2300 	strex	r3, r2, [r1]
 800936e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009372:	2b00      	cmp	r3, #0
 8009374:	d1e6      	bne.n	8009344 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	3308      	adds	r3, #8
 800937c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800937e:	6a3b      	ldr	r3, [r7, #32]
 8009380:	e853 3f00 	ldrex	r3, [r3]
 8009384:	61fb      	str	r3, [r7, #28]
   return(result);
 8009386:	69fb      	ldr	r3, [r7, #28]
 8009388:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800938c:	f023 0301 	bic.w	r3, r3, #1
 8009390:	64bb      	str	r3, [r7, #72]	; 0x48
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	3308      	adds	r3, #8
 8009398:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800939a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800939c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800939e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093a2:	e841 2300 	strex	r3, r2, [r1]
 80093a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80093a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d1e3      	bne.n	8009376 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093b2:	2b01      	cmp	r3, #1
 80093b4:	d118      	bne.n	80093e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	e853 3f00 	ldrex	r3, [r3]
 80093c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	f023 0310 	bic.w	r3, r3, #16
 80093ca:	647b      	str	r3, [r7, #68]	; 0x44
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	461a      	mov	r2, r3
 80093d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80093d4:	61bb      	str	r3, [r7, #24]
 80093d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d8:	6979      	ldr	r1, [r7, #20]
 80093da:	69ba      	ldr	r2, [r7, #24]
 80093dc:	e841 2300 	strex	r3, r2, [r1]
 80093e0:	613b      	str	r3, [r7, #16]
   return(result);
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d1e6      	bne.n	80093b6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2220      	movs	r2, #32
 80093ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2200      	movs	r2, #0
 80093f4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2200      	movs	r2, #0
 80093fa:	671a      	str	r2, [r3, #112]	; 0x70
}
 80093fc:	bf00      	nop
 80093fe:	3754      	adds	r7, #84	; 0x54
 8009400:	46bd      	mov	sp, r7
 8009402:	bc80      	pop	{r7}
 8009404:	4770      	bx	lr

08009406 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009406:	b580      	push	{r7, lr}
 8009408:	b090      	sub	sp, #64	; 0x40
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009412:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f003 0320 	and.w	r3, r3, #32
 800941e:	2b00      	cmp	r3, #0
 8009420:	d137      	bne.n	8009492 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8009422:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009424:	2200      	movs	r2, #0
 8009426:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800942a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	3308      	adds	r3, #8
 8009430:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009434:	e853 3f00 	ldrex	r3, [r3]
 8009438:	623b      	str	r3, [r7, #32]
   return(result);
 800943a:	6a3b      	ldr	r3, [r7, #32]
 800943c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009440:	63bb      	str	r3, [r7, #56]	; 0x38
 8009442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	3308      	adds	r3, #8
 8009448:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800944a:	633a      	str	r2, [r7, #48]	; 0x30
 800944c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800944e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009450:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009452:	e841 2300 	strex	r3, r2, [r1]
 8009456:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800945a:	2b00      	cmp	r3, #0
 800945c:	d1e5      	bne.n	800942a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800945e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	e853 3f00 	ldrex	r3, [r3]
 800946a:	60fb      	str	r3, [r7, #12]
   return(result);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009472:	637b      	str	r3, [r7, #52]	; 0x34
 8009474:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	461a      	mov	r2, r3
 800947a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800947c:	61fb      	str	r3, [r7, #28]
 800947e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009480:	69b9      	ldr	r1, [r7, #24]
 8009482:	69fa      	ldr	r2, [r7, #28]
 8009484:	e841 2300 	strex	r3, r2, [r1]
 8009488:	617b      	str	r3, [r7, #20]
   return(result);
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d1e6      	bne.n	800945e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009490:	e002      	b.n	8009498 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009492:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009494:	f7f9 fae0 	bl	8002a58 <HAL_UART_TxCpltCallback>
}
 8009498:	bf00      	nop
 800949a:	3740      	adds	r7, #64	; 0x40
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b084      	sub	sp, #16
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094ac:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80094ae:	68f8      	ldr	r0, [r7, #12]
 80094b0:	f7ff f9e0 	bl	8008874 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094b4:	bf00      	nop
 80094b6:	3710      	adds	r7, #16
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}

080094bc <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b086      	sub	sp, #24
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094c8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80094d0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094d8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	689b      	ldr	r3, [r3, #8]
 80094e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094e4:	2b80      	cmp	r3, #128	; 0x80
 80094e6:	d109      	bne.n	80094fc <UART_DMAError+0x40>
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	2b21      	cmp	r3, #33	; 0x21
 80094ec:	d106      	bne.n	80094fc <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	2200      	movs	r2, #0
 80094f2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80094f6:	6978      	ldr	r0, [r7, #20]
 80094f8:	f7ff fee0 	bl	80092bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009506:	2b40      	cmp	r3, #64	; 0x40
 8009508:	d109      	bne.n	800951e <UART_DMAError+0x62>
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2b22      	cmp	r3, #34	; 0x22
 800950e:	d106      	bne.n	800951e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	2200      	movs	r2, #0
 8009514:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8009518:	6978      	ldr	r0, [r7, #20]
 800951a:	f7ff ff0f 	bl	800933c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009524:	f043 0210 	orr.w	r2, r3, #16
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800952e:	6978      	ldr	r0, [r7, #20]
 8009530:	f7ff f9a9 	bl	8008886 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009534:	bf00      	nop
 8009536:	3718      	adds	r7, #24
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b084      	sub	sp, #16
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009548:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2200      	movs	r2, #0
 800954e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2200      	movs	r2, #0
 8009556:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800955a:	68f8      	ldr	r0, [r7, #12]
 800955c:	f7ff f993 	bl	8008886 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009560:	bf00      	nop
 8009562:	3710      	adds	r7, #16
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b088      	sub	sp, #32
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	e853 3f00 	ldrex	r3, [r3]
 800957c:	60bb      	str	r3, [r7, #8]
   return(result);
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009584:	61fb      	str	r3, [r7, #28]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	461a      	mov	r2, r3
 800958c:	69fb      	ldr	r3, [r7, #28]
 800958e:	61bb      	str	r3, [r7, #24]
 8009590:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009592:	6979      	ldr	r1, [r7, #20]
 8009594:	69ba      	ldr	r2, [r7, #24]
 8009596:	e841 2300 	strex	r3, r2, [r1]
 800959a:	613b      	str	r3, [r7, #16]
   return(result);
 800959c:	693b      	ldr	r3, [r7, #16]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d1e6      	bne.n	8009570 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2220      	movs	r2, #32
 80095a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2200      	movs	r2, #0
 80095ae:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f7f9 fa51 	bl	8002a58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80095b6:	bf00      	nop
 80095b8:	3720      	adds	r7, #32
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}

080095be <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80095be:	b580      	push	{r7, lr}
 80095c0:	b096      	sub	sp, #88	; 0x58
 80095c2:	af00      	add	r7, sp, #0
 80095c4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80095cc:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095d6:	2b22      	cmp	r3, #34	; 0x22
 80095d8:	f040 8095 	bne.w	8009706 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80095e6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80095ea:	b2d9      	uxtb	r1, r3
 80095ec:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80095f0:	b2da      	uxtb	r2, r3
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095f6:	400a      	ands	r2, r1
 80095f8:	b2d2      	uxtb	r2, r2
 80095fa:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009600:	1c5a      	adds	r2, r3, #1
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800960c:	b29b      	uxth	r3, r3
 800960e:	3b01      	subs	r3, #1
 8009610:	b29a      	uxth	r2, r3
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800961e:	b29b      	uxth	r3, r3
 8009620:	2b00      	cmp	r3, #0
 8009622:	d178      	bne.n	8009716 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800962a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800962c:	e853 3f00 	ldrex	r3, [r3]
 8009630:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009632:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009634:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009638:	653b      	str	r3, [r7, #80]	; 0x50
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	461a      	mov	r2, r3
 8009640:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009642:	647b      	str	r3, [r7, #68]	; 0x44
 8009644:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009646:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009648:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800964a:	e841 2300 	strex	r3, r2, [r1]
 800964e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009652:	2b00      	cmp	r3, #0
 8009654:	d1e6      	bne.n	8009624 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	3308      	adds	r3, #8
 800965c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800965e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009660:	e853 3f00 	ldrex	r3, [r3]
 8009664:	623b      	str	r3, [r7, #32]
   return(result);
 8009666:	6a3b      	ldr	r3, [r7, #32]
 8009668:	f023 0301 	bic.w	r3, r3, #1
 800966c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	3308      	adds	r3, #8
 8009674:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009676:	633a      	str	r2, [r7, #48]	; 0x30
 8009678:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800967a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800967c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800967e:	e841 2300 	strex	r3, r2, [r1]
 8009682:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009686:	2b00      	cmp	r3, #0
 8009688:	d1e5      	bne.n	8009656 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2220      	movs	r2, #32
 800968e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2200      	movs	r2, #0
 8009696:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800969c:	2b01      	cmp	r3, #1
 800969e:	d12e      	bne.n	80096fe <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2200      	movs	r2, #0
 80096a4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	e853 3f00 	ldrex	r3, [r3]
 80096b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f023 0310 	bic.w	r3, r3, #16
 80096ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	461a      	mov	r2, r3
 80096c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096c4:	61fb      	str	r3, [r7, #28]
 80096c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096c8:	69b9      	ldr	r1, [r7, #24]
 80096ca:	69fa      	ldr	r2, [r7, #28]
 80096cc:	e841 2300 	strex	r3, r2, [r1]
 80096d0:	617b      	str	r3, [r7, #20]
   return(result);
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d1e6      	bne.n	80096a6 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	69db      	ldr	r3, [r3, #28]
 80096de:	f003 0310 	and.w	r3, r3, #16
 80096e2:	2b10      	cmp	r3, #16
 80096e4:	d103      	bne.n	80096ee <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	2210      	movs	r2, #16
 80096ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80096f4:	4619      	mov	r1, r3
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f7ff f8ce 	bl	8008898 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80096fc:	e00b      	b.n	8009716 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f7f9 f9b8 	bl	8002a74 <HAL_UART_RxCpltCallback>
}
 8009704:	e007      	b.n	8009716 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	699a      	ldr	r2, [r3, #24]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f042 0208 	orr.w	r2, r2, #8
 8009714:	619a      	str	r2, [r3, #24]
}
 8009716:	bf00      	nop
 8009718:	3758      	adds	r7, #88	; 0x58
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}

0800971e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800971e:	b580      	push	{r7, lr}
 8009720:	b096      	sub	sp, #88	; 0x58
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800972c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009736:	2b22      	cmp	r3, #34	; 0x22
 8009738:	f040 8095 	bne.w	8009866 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009742:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800974a:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800974c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8009750:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009754:	4013      	ands	r3, r2
 8009756:	b29a      	uxth	r2, r3
 8009758:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800975a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009760:	1c9a      	adds	r2, r3, #2
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800976c:	b29b      	uxth	r3, r3
 800976e:	3b01      	subs	r3, #1
 8009770:	b29a      	uxth	r2, r3
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800977e:	b29b      	uxth	r3, r3
 8009780:	2b00      	cmp	r3, #0
 8009782:	d178      	bne.n	8009876 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800978a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800978c:	e853 3f00 	ldrex	r3, [r3]
 8009790:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009794:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009798:	64fb      	str	r3, [r7, #76]	; 0x4c
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	461a      	mov	r2, r3
 80097a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80097a2:	643b      	str	r3, [r7, #64]	; 0x40
 80097a4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80097a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80097aa:	e841 2300 	strex	r3, r2, [r1]
 80097ae:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80097b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d1e6      	bne.n	8009784 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	3308      	adds	r3, #8
 80097bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097be:	6a3b      	ldr	r3, [r7, #32]
 80097c0:	e853 3f00 	ldrex	r3, [r3]
 80097c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80097c6:	69fb      	ldr	r3, [r7, #28]
 80097c8:	f023 0301 	bic.w	r3, r3, #1
 80097cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	3308      	adds	r3, #8
 80097d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80097d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80097d8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80097dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80097de:	e841 2300 	strex	r3, r2, [r1]
 80097e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80097e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d1e5      	bne.n	80097b6 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2220      	movs	r2, #32
 80097ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2200      	movs	r2, #0
 80097f6:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097fc:	2b01      	cmp	r3, #1
 80097fe:	d12e      	bne.n	800985e <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2200      	movs	r2, #0
 8009804:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	e853 3f00 	ldrex	r3, [r3]
 8009812:	60bb      	str	r3, [r7, #8]
   return(result);
 8009814:	68bb      	ldr	r3, [r7, #8]
 8009816:	f023 0310 	bic.w	r3, r3, #16
 800981a:	647b      	str	r3, [r7, #68]	; 0x44
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	461a      	mov	r2, r3
 8009822:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009824:	61bb      	str	r3, [r7, #24]
 8009826:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009828:	6979      	ldr	r1, [r7, #20]
 800982a:	69ba      	ldr	r2, [r7, #24]
 800982c:	e841 2300 	strex	r3, r2, [r1]
 8009830:	613b      	str	r3, [r7, #16]
   return(result);
 8009832:	693b      	ldr	r3, [r7, #16]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d1e6      	bne.n	8009806 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	69db      	ldr	r3, [r3, #28]
 800983e:	f003 0310 	and.w	r3, r3, #16
 8009842:	2b10      	cmp	r3, #16
 8009844:	d103      	bne.n	800984e <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	2210      	movs	r2, #16
 800984c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009854:	4619      	mov	r1, r3
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f7ff f81e 	bl	8008898 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800985c:	e00b      	b.n	8009876 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f7f9 f908 	bl	8002a74 <HAL_UART_RxCpltCallback>
}
 8009864:	e007      	b.n	8009876 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	699a      	ldr	r2, [r3, #24]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f042 0208 	orr.w	r2, r2, #8
 8009874:	619a      	str	r2, [r3, #24]
}
 8009876:	bf00      	nop
 8009878:	3758      	adds	r7, #88	; 0x58
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
	...

08009880 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b0a6      	sub	sp, #152	; 0x98
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800988e:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	69db      	ldr	r3, [r3, #28]
 8009898:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	689b      	ldr	r3, [r3, #8]
 80098ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098b6:	2b22      	cmp	r3, #34	; 0x22
 80098b8:	f040 814f 	bne.w	8009b5a <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80098c2:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80098c6:	e0f6      	b.n	8009ab6 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ce:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80098d2:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80098d6:	b2d9      	uxtb	r1, r3
 80098d8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80098dc:	b2da      	uxtb	r2, r3
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098e2:	400a      	ands	r2, r1
 80098e4:	b2d2      	uxtb	r2, r2
 80098e6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098ec:	1c5a      	adds	r2, r3, #1
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80098f8:	b29b      	uxth	r3, r3
 80098fa:	3b01      	subs	r3, #1
 80098fc:	b29a      	uxth	r2, r3
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	69db      	ldr	r3, [r3, #28]
 800990a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800990e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009912:	f003 0307 	and.w	r3, r3, #7
 8009916:	2b00      	cmp	r3, #0
 8009918:	d053      	beq.n	80099c2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800991a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800991e:	f003 0301 	and.w	r3, r3, #1
 8009922:	2b00      	cmp	r3, #0
 8009924:	d011      	beq.n	800994a <UART_RxISR_8BIT_FIFOEN+0xca>
 8009926:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800992a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800992e:	2b00      	cmp	r3, #0
 8009930:	d00b      	beq.n	800994a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	2201      	movs	r2, #1
 8009938:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009940:	f043 0201 	orr.w	r2, r3, #1
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800994a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800994e:	f003 0302 	and.w	r3, r3, #2
 8009952:	2b00      	cmp	r3, #0
 8009954:	d011      	beq.n	800997a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009956:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800995a:	f003 0301 	and.w	r3, r3, #1
 800995e:	2b00      	cmp	r3, #0
 8009960:	d00b      	beq.n	800997a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	2202      	movs	r2, #2
 8009968:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009970:	f043 0204 	orr.w	r2, r3, #4
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800997a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800997e:	f003 0304 	and.w	r3, r3, #4
 8009982:	2b00      	cmp	r3, #0
 8009984:	d011      	beq.n	80099aa <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009986:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800998a:	f003 0301 	and.w	r3, r3, #1
 800998e:	2b00      	cmp	r3, #0
 8009990:	d00b      	beq.n	80099aa <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	2204      	movs	r2, #4
 8009998:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80099a0:	f043 0202 	orr.w	r2, r3, #2
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d006      	beq.n	80099c2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f7fe ff66 	bl	8008886 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2200      	movs	r2, #0
 80099be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d173      	bne.n	8009ab6 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80099d6:	e853 3f00 	ldrex	r3, [r3]
 80099da:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80099dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80099de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	461a      	mov	r2, r3
 80099ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80099f0:	66bb      	str	r3, [r7, #104]	; 0x68
 80099f2:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80099f6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80099f8:	e841 2300 	strex	r3, r2, [r1]
 80099fc:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80099fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d1e4      	bne.n	80099ce <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	3308      	adds	r3, #8
 8009a0a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a0e:	e853 3f00 	ldrex	r3, [r3]
 8009a12:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009a14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009a16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a1a:	f023 0301 	bic.w	r3, r3, #1
 8009a1e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	3308      	adds	r3, #8
 8009a26:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009a28:	657a      	str	r2, [r7, #84]	; 0x54
 8009a2a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a2c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009a2e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009a30:	e841 2300 	strex	r3, r2, [r1]
 8009a34:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009a36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d1e3      	bne.n	8009a04 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2220      	movs	r2, #32
 8009a40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2200      	movs	r2, #0
 8009a48:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	d12e      	bne.n	8009ab0 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2200      	movs	r2, #0
 8009a56:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a60:	e853 3f00 	ldrex	r3, [r3]
 8009a64:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a68:	f023 0310 	bic.w	r3, r3, #16
 8009a6c:	67bb      	str	r3, [r7, #120]	; 0x78
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	461a      	mov	r2, r3
 8009a74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a76:	643b      	str	r3, [r7, #64]	; 0x40
 8009a78:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009a7c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a7e:	e841 2300 	strex	r3, r2, [r1]
 8009a82:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d1e6      	bne.n	8009a58 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	69db      	ldr	r3, [r3, #28]
 8009a90:	f003 0310 	and.w	r3, r3, #16
 8009a94:	2b10      	cmp	r3, #16
 8009a96:	d103      	bne.n	8009aa0 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	2210      	movs	r2, #16
 8009a9e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f7fe fef5 	bl	8008898 <HAL_UARTEx_RxEventCallback>
 8009aae:	e002      	b.n	8009ab6 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f7f8 ffdf 	bl	8002a74 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009ab6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d006      	beq.n	8009acc <UART_RxISR_8BIT_FIFOEN+0x24c>
 8009abe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009ac2:	f003 0320 	and.w	r3, r3, #32
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	f47f aefe 	bne.w	80098c8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009ad2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009ad6:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d045      	beq.n	8009b6a <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009ae4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d23e      	bcs.n	8009b6a <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	3308      	adds	r3, #8
 8009af2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af4:	6a3b      	ldr	r3, [r7, #32]
 8009af6:	e853 3f00 	ldrex	r3, [r3]
 8009afa:	61fb      	str	r3, [r7, #28]
   return(result);
 8009afc:	69fb      	ldr	r3, [r7, #28]
 8009afe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b02:	673b      	str	r3, [r7, #112]	; 0x70
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	3308      	adds	r3, #8
 8009b0a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009b0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009b0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009b12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b14:	e841 2300 	strex	r3, r2, [r1]
 8009b18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d1e5      	bne.n	8009aec <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	4a14      	ldr	r2, [pc, #80]	; (8009b74 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8009b24:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	e853 3f00 	ldrex	r3, [r3]
 8009b32:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b34:	68bb      	ldr	r3, [r7, #8]
 8009b36:	f043 0320 	orr.w	r3, r3, #32
 8009b3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	461a      	mov	r2, r3
 8009b42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b44:	61bb      	str	r3, [r7, #24]
 8009b46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b48:	6979      	ldr	r1, [r7, #20]
 8009b4a:	69ba      	ldr	r2, [r7, #24]
 8009b4c:	e841 2300 	strex	r3, r2, [r1]
 8009b50:	613b      	str	r3, [r7, #16]
   return(result);
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d1e6      	bne.n	8009b26 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b58:	e007      	b.n	8009b6a <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	699a      	ldr	r2, [r3, #24]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f042 0208 	orr.w	r2, r2, #8
 8009b68:	619a      	str	r2, [r3, #24]
}
 8009b6a:	bf00      	nop
 8009b6c:	3798      	adds	r7, #152	; 0x98
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
 8009b72:	bf00      	nop
 8009b74:	080095bf 	.word	0x080095bf

08009b78 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b0a8      	sub	sp, #160	; 0xa0
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009b86:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	69db      	ldr	r3, [r3, #28]
 8009b90:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	689b      	ldr	r3, [r3, #8]
 8009ba4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bae:	2b22      	cmp	r3, #34	; 0x22
 8009bb0:	f040 8153 	bne.w	8009e5a <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009bba:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009bbe:	e0fa      	b.n	8009db6 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bc6:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8009bd2:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8009bd6:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009bda:	4013      	ands	r3, r2
 8009bdc:	b29a      	uxth	r2, r3
 8009bde:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009be2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009be8:	1c9a      	adds	r2, r3, #2
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009bf4:	b29b      	uxth	r3, r3
 8009bf6:	3b01      	subs	r3, #1
 8009bf8:	b29a      	uxth	r2, r3
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	69db      	ldr	r3, [r3, #28]
 8009c06:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009c0a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c0e:	f003 0307 	and.w	r3, r3, #7
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d053      	beq.n	8009cbe <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009c16:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c1a:	f003 0301 	and.w	r3, r3, #1
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d011      	beq.n	8009c46 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009c22:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d00b      	beq.n	8009c46 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	2201      	movs	r2, #1
 8009c34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c3c:	f043 0201 	orr.w	r2, r3, #1
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c46:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c4a:	f003 0302 	and.w	r3, r3, #2
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d011      	beq.n	8009c76 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009c52:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009c56:	f003 0301 	and.w	r3, r3, #1
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d00b      	beq.n	8009c76 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	2202      	movs	r2, #2
 8009c64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c6c:	f043 0204 	orr.w	r2, r3, #4
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c76:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c7a:	f003 0304 	and.w	r3, r3, #4
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d011      	beq.n	8009ca6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009c82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009c86:	f003 0301 	and.w	r3, r3, #1
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d00b      	beq.n	8009ca6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	2204      	movs	r2, #4
 8009c94:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c9c:	f043 0202 	orr.w	r2, r3, #2
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d006      	beq.n	8009cbe <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f7fe fde8 	bl	8008886 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2200      	movs	r2, #0
 8009cba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d175      	bne.n	8009db6 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009cd2:	e853 3f00 	ldrex	r3, [r3]
 8009cd6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009cd8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009cda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009cde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	461a      	mov	r2, r3
 8009ce8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009cec:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009cee:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cf0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009cf2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009cf4:	e841 2300 	strex	r3, r2, [r1]
 8009cf8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009cfa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d1e4      	bne.n	8009cca <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	3308      	adds	r3, #8
 8009d06:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d0a:	e853 3f00 	ldrex	r3, [r3]
 8009d0e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009d10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d16:	f023 0301 	bic.w	r3, r3, #1
 8009d1a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	3308      	adds	r3, #8
 8009d24:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009d28:	65ba      	str	r2, [r7, #88]	; 0x58
 8009d2a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d2c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009d2e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009d30:	e841 2300 	strex	r3, r2, [r1]
 8009d34:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009d36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d1e1      	bne.n	8009d00 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2220      	movs	r2, #32
 8009d40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	d12e      	bne.n	8009db0 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2200      	movs	r2, #0
 8009d56:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d60:	e853 3f00 	ldrex	r3, [r3]
 8009d64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d68:	f023 0310 	bic.w	r3, r3, #16
 8009d6c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	461a      	mov	r2, r3
 8009d74:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009d76:	647b      	str	r3, [r7, #68]	; 0x44
 8009d78:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d7a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009d7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d7e:	e841 2300 	strex	r3, r2, [r1]
 8009d82:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009d84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d1e6      	bne.n	8009d58 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	69db      	ldr	r3, [r3, #28]
 8009d90:	f003 0310 	and.w	r3, r3, #16
 8009d94:	2b10      	cmp	r3, #16
 8009d96:	d103      	bne.n	8009da0 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2210      	movs	r2, #16
 8009d9e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009da6:	4619      	mov	r1, r3
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f7fe fd75 	bl	8008898 <HAL_UARTEx_RxEventCallback>
 8009dae:	e002      	b.n	8009db6 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f7f8 fe5f 	bl	8002a74 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009db6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d006      	beq.n	8009dcc <UART_RxISR_16BIT_FIFOEN+0x254>
 8009dbe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009dc2:	f003 0320 	and.w	r3, r3, #32
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	f47f aefa 	bne.w	8009bc0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009dd2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009dd6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d045      	beq.n	8009e6a <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009de4:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8009de8:	429a      	cmp	r2, r3
 8009dea:	d23e      	bcs.n	8009e6a <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	3308      	adds	r3, #8
 8009df2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df6:	e853 3f00 	ldrex	r3, [r3]
 8009dfa:	623b      	str	r3, [r7, #32]
   return(result);
 8009dfc:	6a3b      	ldr	r3, [r7, #32]
 8009dfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e02:	677b      	str	r3, [r7, #116]	; 0x74
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	3308      	adds	r3, #8
 8009e0a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009e0c:	633a      	str	r2, [r7, #48]	; 0x30
 8009e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e10:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e14:	e841 2300 	strex	r3, r2, [r1]
 8009e18:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d1e5      	bne.n	8009dec <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	4a14      	ldr	r2, [pc, #80]	; (8009e74 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8009e24:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	e853 3f00 	ldrex	r3, [r3]
 8009e32:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	f043 0320 	orr.w	r3, r3, #32
 8009e3a:	673b      	str	r3, [r7, #112]	; 0x70
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	461a      	mov	r2, r3
 8009e42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009e44:	61fb      	str	r3, [r7, #28]
 8009e46:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e48:	69b9      	ldr	r1, [r7, #24]
 8009e4a:	69fa      	ldr	r2, [r7, #28]
 8009e4c:	e841 2300 	strex	r3, r2, [r1]
 8009e50:	617b      	str	r3, [r7, #20]
   return(result);
 8009e52:	697b      	ldr	r3, [r7, #20]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d1e6      	bne.n	8009e26 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009e58:	e007      	b.n	8009e6a <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	699a      	ldr	r2, [r3, #24]
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f042 0208 	orr.w	r2, r2, #8
 8009e68:	619a      	str	r2, [r3, #24]
}
 8009e6a:	bf00      	nop
 8009e6c:	37a0      	adds	r7, #160	; 0xa0
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}
 8009e72:	bf00      	nop
 8009e74:	0800971f 	.word	0x0800971f

08009e78 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b083      	sub	sp, #12
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009e80:	bf00      	nop
 8009e82:	370c      	adds	r7, #12
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bc80      	pop	{r7}
 8009e88:	4770      	bx	lr

08009e8a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b083      	sub	sp, #12
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009e92:	bf00      	nop
 8009e94:	370c      	adds	r7, #12
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bc80      	pop	{r7}
 8009e9a:	4770      	bx	lr

08009e9c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b083      	sub	sp, #12
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009ea4:	bf00      	nop
 8009ea6:	370c      	adds	r7, #12
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bc80      	pop	{r7}
 8009eac:	4770      	bx	lr

08009eae <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8009eae:	b580      	push	{r7, lr}
 8009eb0:	b088      	sub	sp, #32
 8009eb2:	af02      	add	r7, sp, #8
 8009eb4:	60f8      	str	r0, [r7, #12]
 8009eb6:	1d3b      	adds	r3, r7, #4
 8009eb8:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009ec6:	2b01      	cmp	r3, #1
 8009ec8:	d101      	bne.n	8009ece <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8009eca:	2302      	movs	r3, #2
 8009ecc:	e046      	b.n	8009f5c <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	2201      	movs	r2, #1
 8009ed2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	2224      	movs	r2, #36	; 0x24
 8009eda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	681a      	ldr	r2, [r3, #0]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f022 0201 	bic.w	r2, r2, #1
 8009eec:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	689b      	ldr	r3, [r3, #8]
 8009ef4:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8009ef8:	687a      	ldr	r2, [r7, #4]
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	430a      	orrs	r2, r1
 8009f00:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d105      	bne.n	8009f14 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8009f08:	1d3b      	adds	r3, r7, #4
 8009f0a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009f0e:	68f8      	ldr	r0, [r7, #12]
 8009f10:	f000 f911 	bl	800a136 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	681a      	ldr	r2, [r3, #0]
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f042 0201 	orr.w	r2, r2, #1
 8009f22:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f24:	f7f8 f854 	bl	8001fd0 <HAL_GetTick>
 8009f28:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f2a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009f2e:	9300      	str	r3, [sp, #0]
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	2200      	movs	r2, #0
 8009f34:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009f38:	68f8      	ldr	r0, [r7, #12]
 8009f3a:	f7fe fff5 	bl	8008f28 <UART_WaitOnFlagUntilTimeout>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d002      	beq.n	8009f4a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8009f44:	2303      	movs	r3, #3
 8009f46:	75fb      	strb	r3, [r7, #23]
 8009f48:	e003      	b.n	8009f52 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2220      	movs	r2, #32
 8009f4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2200      	movs	r2, #0
 8009f56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 8009f5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3718      	adds	r7, #24
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b089      	sub	sp, #36	; 0x24
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	d101      	bne.n	8009f7a <HAL_UARTEx_EnableStopMode+0x16>
 8009f76:	2302      	movs	r3, #2
 8009f78:	e021      	b.n	8009fbe <HAL_UARTEx_EnableStopMode+0x5a>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	e853 3f00 	ldrex	r3, [r3]
 8009f8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	f043 0302 	orr.w	r3, r3, #2
 8009f96:	61fb      	str	r3, [r7, #28]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	461a      	mov	r2, r3
 8009f9e:	69fb      	ldr	r3, [r7, #28]
 8009fa0:	61bb      	str	r3, [r7, #24]
 8009fa2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa4:	6979      	ldr	r1, [r7, #20]
 8009fa6:	69ba      	ldr	r2, [r7, #24]
 8009fa8:	e841 2300 	strex	r3, r2, [r1]
 8009fac:	613b      	str	r3, [r7, #16]
   return(result);
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d1e6      	bne.n	8009f82 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009fbc:	2300      	movs	r3, #0
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3724      	adds	r7, #36	; 0x24
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bc80      	pop	{r7}
 8009fc6:	4770      	bx	lr

08009fc8 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b084      	sub	sp, #16
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d101      	bne.n	8009fde <HAL_UARTEx_EnableFifoMode+0x16>
 8009fda:	2302      	movs	r3, #2
 8009fdc:	e02b      	b.n	800a036 <HAL_UARTEx_EnableFifoMode+0x6e>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2201      	movs	r2, #1
 8009fe2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2224      	movs	r2, #36	; 0x24
 8009fea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	681a      	ldr	r2, [r3, #0]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f022 0201 	bic.w	r2, r2, #1
 800a004:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a00c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800a014:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	68fa      	ldr	r2, [r7, #12]
 800a01c:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f000 f8ac 	bl	800a17c <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2220      	movs	r2, #32
 800a028:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2200      	movs	r2, #0
 800a030:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	3710      	adds	r7, #16
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a03e:	b580      	push	{r7, lr}
 800a040:	b084      	sub	sp, #16
 800a042:	af00      	add	r7, sp, #0
 800a044:	6078      	str	r0, [r7, #4]
 800a046:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a04e:	2b01      	cmp	r3, #1
 800a050:	d101      	bne.n	800a056 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a052:	2302      	movs	r3, #2
 800a054:	e02d      	b.n	800a0b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2201      	movs	r2, #1
 800a05a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2224      	movs	r2, #36	; 0x24
 800a062:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	681a      	ldr	r2, [r3, #0]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f022 0201 	bic.w	r2, r2, #1
 800a07c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	689b      	ldr	r3, [r3, #8]
 800a084:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	683a      	ldr	r2, [r7, #0]
 800a08e:	430a      	orrs	r2, r1
 800a090:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 f872 	bl	800a17c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68fa      	ldr	r2, [r7, #12]
 800a09e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2220      	movs	r2, #32
 800a0a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a0b0:	2300      	movs	r3, #0
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}

0800a0ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b084      	sub	sp, #16
 800a0be:	af00      	add	r7, sp, #0
 800a0c0:	6078      	str	r0, [r7, #4]
 800a0c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a0ca:	2b01      	cmp	r3, #1
 800a0cc:	d101      	bne.n	800a0d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0ce:	2302      	movs	r3, #2
 800a0d0:	e02d      	b.n	800a12e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2201      	movs	r2, #1
 800a0d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2224      	movs	r2, #36	; 0x24
 800a0de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	681a      	ldr	r2, [r3, #0]
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f022 0201 	bic.w	r2, r2, #1
 800a0f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	689b      	ldr	r3, [r3, #8]
 800a100:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	683a      	ldr	r2, [r7, #0]
 800a10a:	430a      	orrs	r2, r1
 800a10c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f000 f834 	bl	800a17c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	68fa      	ldr	r2, [r7, #12]
 800a11a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2220      	movs	r2, #32
 800a120:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2200      	movs	r2, #0
 800a128:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a12c:	2300      	movs	r3, #0
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3710      	adds	r7, #16
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}

0800a136 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a136:	b480      	push	{r7}
 800a138:	b085      	sub	sp, #20
 800a13a:	af00      	add	r7, sp, #0
 800a13c:	60f8      	str	r0, [r7, #12]
 800a13e:	1d3b      	adds	r3, r7, #4
 800a140:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	f023 0210 	bic.w	r2, r3, #16
 800a14e:	893b      	ldrh	r3, [r7, #8]
 800a150:	4619      	mov	r1, r3
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	430a      	orrs	r2, r1
 800a158:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	685b      	ldr	r3, [r3, #4]
 800a160:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800a164:	7abb      	ldrb	r3, [r7, #10]
 800a166:	061a      	lsls	r2, r3, #24
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	430a      	orrs	r2, r1
 800a16e:	605a      	str	r2, [r3, #4]
}
 800a170:	bf00      	nop
 800a172:	3714      	adds	r7, #20
 800a174:	46bd      	mov	sp, r7
 800a176:	bc80      	pop	{r7}
 800a178:	4770      	bx	lr
	...

0800a17c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b085      	sub	sp, #20
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d108      	bne.n	800a19e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2201      	movs	r2, #1
 800a190:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2201      	movs	r2, #1
 800a198:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a19c:	e031      	b.n	800a202 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a19e:	2308      	movs	r3, #8
 800a1a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a1a2:	2308      	movs	r3, #8
 800a1a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	689b      	ldr	r3, [r3, #8]
 800a1ac:	0e5b      	lsrs	r3, r3, #25
 800a1ae:	b2db      	uxtb	r3, r3
 800a1b0:	f003 0307 	and.w	r3, r3, #7
 800a1b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	689b      	ldr	r3, [r3, #8]
 800a1bc:	0f5b      	lsrs	r3, r3, #29
 800a1be:	b2db      	uxtb	r3, r3
 800a1c0:	f003 0307 	and.w	r3, r3, #7
 800a1c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1c6:	7bbb      	ldrb	r3, [r7, #14]
 800a1c8:	7b3a      	ldrb	r2, [r7, #12]
 800a1ca:	4910      	ldr	r1, [pc, #64]	; (800a20c <UARTEx_SetNbDataToProcess+0x90>)
 800a1cc:	5c8a      	ldrb	r2, [r1, r2]
 800a1ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a1d2:	7b3a      	ldrb	r2, [r7, #12]
 800a1d4:	490e      	ldr	r1, [pc, #56]	; (800a210 <UARTEx_SetNbDataToProcess+0x94>)
 800a1d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1dc:	b29a      	uxth	r2, r3
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1e4:	7bfb      	ldrb	r3, [r7, #15]
 800a1e6:	7b7a      	ldrb	r2, [r7, #13]
 800a1e8:	4908      	ldr	r1, [pc, #32]	; (800a20c <UARTEx_SetNbDataToProcess+0x90>)
 800a1ea:	5c8a      	ldrb	r2, [r1, r2]
 800a1ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1f0:	7b7a      	ldrb	r2, [r7, #13]
 800a1f2:	4907      	ldr	r1, [pc, #28]	; (800a210 <UARTEx_SetNbDataToProcess+0x94>)
 800a1f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1f6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1fa:	b29a      	uxth	r2, r3
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a202:	bf00      	nop
 800a204:	3714      	adds	r7, #20
 800a206:	46bd      	mov	sp, r7
 800a208:	bc80      	pop	{r7}
 800a20a:	4770      	bx	lr
 800a20c:	0801b704 	.word	0x0801b704
 800a210:	0801b70c 	.word	0x0801b70c

0800a214 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a218:	f7f7 fd80 	bl	8001d1c <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800a21c:	f000 f802 	bl	800a224 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800a220:	bf00      	nop
 800a222:	bd80      	pop	{r7, pc}

0800a224 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b084      	sub	sp, #16
 800a228:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_1 */

  BSP_LED_Init(LED_BLUE);
 800a22a:	2000      	movs	r0, #0
 800a22c:	f7f8 fc84 	bl	8002b38 <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
 800a230:	2001      	movs	r0, #1
 800a232:	f7f8 fc81 	bl	8002b38 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800a236:	2002      	movs	r0, #2
 800a238:	f7f8 fc7e 	bl	8002b38 <BSP_LED_Init>
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 800a23c:	2101      	movs	r1, #1
 800a23e:	2001      	movs	r0, #1
 800a240:	f7f8 fd2a 	bl	8002c98 <BSP_PB_Init>

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 800a244:	2300      	movs	r3, #0
 800a246:	9302      	str	r3, [sp, #8]
 800a248:	2301      	movs	r3, #1
 800a24a:	9301      	str	r3, [sp, #4]
 800a24c:	2301      	movs	r3, #1
 800a24e:	9300      	str	r3, [sp, #0]
 800a250:	4b46      	ldr	r3, [pc, #280]	; (800a36c <LoRaWAN_Init+0x148>)
 800a252:	2200      	movs	r2, #0
 800a254:	2100      	movs	r1, #0
 800a256:	2002      	movs	r0, #2
 800a258:	f010 fa22 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 800a25c:	2300      	movs	r3, #0
 800a25e:	9302      	str	r3, [sp, #8]
 800a260:	2303      	movs	r3, #3
 800a262:	9301      	str	r3, [sp, #4]
 800a264:	2302      	movs	r3, #2
 800a266:	9300      	str	r3, [sp, #0]
 800a268:	4b41      	ldr	r3, [pc, #260]	; (800a370 <LoRaWAN_Init+0x14c>)
 800a26a:	2200      	movs	r2, #0
 800a26c:	2100      	movs	r1, #0
 800a26e:	2002      	movs	r0, #2
 800a270:	f010 fa16 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 800a274:	2300      	movs	r3, #0
 800a276:	9302      	str	r3, [sp, #8]
 800a278:	2301      	movs	r3, #1
 800a27a:	9301      	str	r3, [sp, #4]
 800a27c:	2301      	movs	r3, #1
 800a27e:	9300      	str	r3, [sp, #0]
 800a280:	4b3c      	ldr	r3, [pc, #240]	; (800a374 <LoRaWAN_Init+0x150>)
 800a282:	2200      	movs	r2, #0
 800a284:	2100      	movs	r1, #0
 800a286:	2002      	movs	r0, #2
 800a288:	f010 fa0a 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800a28c:	2300      	movs	r3, #0
 800a28e:	9300      	str	r3, [sp, #0]
 800a290:	4b39      	ldr	r3, [pc, #228]	; (800a378 <LoRaWAN_Init+0x154>)
 800a292:	2200      	movs	r2, #0
 800a294:	f04f 31ff 	mov.w	r1, #4294967295
 800a298:	4838      	ldr	r0, [pc, #224]	; (800a37c <LoRaWAN_Init+0x158>)
 800a29a:	f00f ff53 	bl	801a144 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800a29e:	2300      	movs	r3, #0
 800a2a0:	9300      	str	r3, [sp, #0]
 800a2a2:	4b37      	ldr	r3, [pc, #220]	; (800a380 <LoRaWAN_Init+0x15c>)
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	f04f 31ff 	mov.w	r1, #4294967295
 800a2aa:	4836      	ldr	r0, [pc, #216]	; (800a384 <LoRaWAN_Init+0x160>)
 800a2ac:	f00f ff4a 	bl	801a144 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	9300      	str	r3, [sp, #0]
 800a2b4:	4b34      	ldr	r3, [pc, #208]	; (800a388 <LoRaWAN_Init+0x164>)
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	f04f 31ff 	mov.w	r1, #4294967295
 800a2bc:	4833      	ldr	r0, [pc, #204]	; (800a38c <LoRaWAN_Init+0x168>)
 800a2be:	f00f ff41 	bl	801a144 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 800a2c2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a2c6:	482d      	ldr	r0, [pc, #180]	; (800a37c <LoRaWAN_Init+0x158>)
 800a2c8:	f010 f850 	bl	801a36c <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 800a2cc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a2d0:	482c      	ldr	r0, [pc, #176]	; (800a384 <LoRaWAN_Init+0x160>)
 800a2d2:	f010 f84b 	bl	801a36c <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 800a2d6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a2da:	482c      	ldr	r0, [pc, #176]	; (800a38c <LoRaWAN_Init+0x168>)
 800a2dc:	f010 f846 	bl	801a36c <UTIL_TIMER_SetPeriod>

//================================================================================================================================


  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_ApplicatieInit), UTIL_SEQ_RFU, Sensor_Init);
 800a2e0:	4a2b      	ldr	r2, [pc, #172]	; (800a390 <LoRaWAN_Init+0x16c>)
 800a2e2:	2100      	movs	r1, #0
 800a2e4:	2004      	movs	r0, #4
 800a2e6:	f00f fe97 	bl	801a018 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_ApplicatieData), UTIL_SEQ_RFU, Sensor_Data);
 800a2ea:	4a2a      	ldr	r2, [pc, #168]	; (800a394 <LoRaWAN_Init+0x170>)
 800a2ec:	2100      	movs	r1, #0
 800a2ee:	2008      	movs	r0, #8
 800a2f0:	f00f fe92 	bl	801a018 <UTIL_SEQ_RegTask>
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_ApplicatieInit), CFG_SEQ_Prio_0);
 800a2f4:	2100      	movs	r1, #0
 800a2f6:	2004      	movs	r0, #4
 800a2f8:	f00f feb0 	bl	801a05c <UTIL_SEQ_SetTask>



  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800a2fc:	4a26      	ldr	r2, [pc, #152]	; (800a398 <LoRaWAN_Init+0x174>)
 800a2fe:	2100      	movs	r1, #0
 800a300:	2001      	movs	r0, #1
 800a302:	f00f fe89 	bl	801a018 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800a306:	4a25      	ldr	r2, [pc, #148]	; (800a39c <LoRaWAN_Init+0x178>)
 800a308:	2100      	movs	r1, #0
 800a30a:	2002      	movs	r0, #2
 800a30c:	f00f fe84 	bl	801a018 <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800a310:	f000 fb1e 	bl	800a950 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 800a314:	4822      	ldr	r0, [pc, #136]	; (800a3a0 <LoRaWAN_Init+0x17c>)
 800a316:	f001 ff95 	bl	800c244 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800a31a:	4822      	ldr	r0, [pc, #136]	; (800a3a4 <LoRaWAN_Init+0x180>)
 800a31c:	f001 ffde 	bl	800c2dc <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800a320:	481a      	ldr	r0, [pc, #104]	; (800a38c <LoRaWAN_Init+0x168>)
 800a322:	f00f ff45 	bl	801a1b0 <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType);
 800a326:	4b20      	ldr	r3, [pc, #128]	; (800a3a8 <LoRaWAN_Init+0x184>)
 800a328:	781b      	ldrb	r3, [r3, #0]
 800a32a:	4618      	mov	r0, r3
 800a32c:	f002 f90c 	bl	800c548 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800a330:	4b1e      	ldr	r3, [pc, #120]	; (800a3ac <LoRaWAN_Init+0x188>)
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d111      	bne.n	800a35c <LoRaWAN_Init+0x138>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800a338:	2300      	movs	r3, #0
 800a33a:	9300      	str	r3, [sp, #0]
 800a33c:	4b1c      	ldr	r3, [pc, #112]	; (800a3b0 <LoRaWAN_Init+0x18c>)
 800a33e:	2200      	movs	r2, #0
 800a340:	f04f 31ff 	mov.w	r1, #4294967295
 800a344:	481b      	ldr	r0, [pc, #108]	; (800a3b4 <LoRaWAN_Init+0x190>)
 800a346:	f00f fefd 	bl	801a144 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 800a34a:	f247 5130 	movw	r1, #30000	; 0x7530
 800a34e:	4819      	ldr	r0, [pc, #100]	; (800a3b4 <LoRaWAN_Init+0x190>)
 800a350:	f010 f80c 	bl	801a36c <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800a354:	4817      	ldr	r0, [pc, #92]	; (800a3b4 <LoRaWAN_Init+0x190>)
 800a356:	f00f ff2b 	bl	801a1b0 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800a35a:	e003      	b.n	800a364 <LoRaWAN_Init+0x140>
    BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 800a35c:	2101      	movs	r1, #1
 800a35e:	2000      	movs	r0, #0
 800a360:	f7f8 fc9a 	bl	8002c98 <BSP_PB_Init>
}
 800a364:	bf00      	nop
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}
 800a36a:	bf00      	nop
 800a36c:	0801ae58 	.word	0x0801ae58
 800a370:	0801ae78 	.word	0x0801ae78
 800a374:	0801ae98 	.word	0x0801ae98
 800a378:	0800a7c1 	.word	0x0800a7c1
 800a37c:	20000270 	.word	0x20000270
 800a380:	0800a7d7 	.word	0x0800a7d7
 800a384:	20000288 	.word	0x20000288
 800a388:	0800a7ed 	.word	0x0800a7ed
 800a38c:	200002a0 	.word	0x200002a0
 800a390:	08000e51 	.word	0x08000e51
 800a394:	08000e6d 	.word	0x08000e6d
 800a398:	0800c535 	.word	0x0800c535
 800a39c:	0800a531 	.word	0x0800a531
 800a3a0:	2000003c 	.word	0x2000003c
 800a3a4:	20000070 	.word	0x20000070
 800a3a8:	20000038 	.word	0x20000038
 800a3ac:	20000160 	.word	0x20000160
 800a3b0:	0800a79d 	.word	0x0800a79d
 800a3b4:	20000164 	.word	0x20000164

0800a3b8 <HAL_GPIO_EXTI_Callback>:
/* If users wants to go through the BSP, stm32wlxx_it.c should be updated  */
/* in the USER CODE SESSION of the correspondent EXTIn_IRQHandler() */
/* to call the BSP_PB_IRQHandler() or the HAL_EXTI_IRQHandler(&H_EXTI_n);. */
/* Then the below HAL_GPIO_EXTI_Callback() can be replaced by BSP callback */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b082      	sub	sp, #8
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	4603      	mov	r3, r0
 800a3c0:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800a3c2:	88fb      	ldrh	r3, [r7, #6]
 800a3c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a3c8:	d007      	beq.n	800a3da <HAL_GPIO_EXTI_Callback+0x22>
 800a3ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a3ce:	dc09      	bgt.n	800a3e4 <HAL_GPIO_EXTI_Callback+0x2c>
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	d009      	beq.n	800a3e8 <HAL_GPIO_EXTI_Callback+0x30>
 800a3d4:	2b40      	cmp	r3, #64	; 0x40
 800a3d6:	d009      	beq.n	800a3ec <HAL_GPIO_EXTI_Callback+0x34>
    case  BUTTON_SW2_PIN:
      break;
    case  BUTTON_SW3_PIN:
      break;
    default:
      break;
 800a3d8:	e004      	b.n	800a3e4 <HAL_GPIO_EXTI_Callback+0x2c>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a3da:	2100      	movs	r1, #0
 800a3dc:	2002      	movs	r0, #2
 800a3de:	f00f fe3d 	bl	801a05c <UTIL_SEQ_SetTask>
      break;
 800a3e2:	e004      	b.n	800a3ee <HAL_GPIO_EXTI_Callback+0x36>
      break;
 800a3e4:	bf00      	nop
 800a3e6:	e002      	b.n	800a3ee <HAL_GPIO_EXTI_Callback+0x36>
      break;
 800a3e8:	bf00      	nop
 800a3ea:	e000      	b.n	800a3ee <HAL_GPIO_EXTI_Callback+0x36>
      break;
 800a3ec:	bf00      	nop
  }
}
 800a3ee:	bf00      	nop
 800a3f0:	3708      	adds	r7, #8
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}
	...

0800a3f8 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800a3f8:	b5b0      	push	{r4, r5, r7, lr}
 800a3fa:	b088      	sub	sp, #32
 800a3fc:	af06      	add	r7, sp, #24
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  if ((appData != NULL) || (params != NULL))
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d102      	bne.n	800a40e <OnRxData+0x16>
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d078      	beq.n	800a500 <OnRxData+0x108>
  {
    BSP_LED_On(LED_BLUE) ;
 800a40e:	2000      	movs	r0, #0
 800a410:	f7f8 fbd6 	bl	8002bc0 <BSP_LED_On>

    UTIL_TIMER_Start(&RxLedTimer);
 800a414:	483f      	ldr	r0, [pc, #252]	; (800a514 <OnRxData+0x11c>)
 800a416:	f00f fecb 	bl	801a1b0 <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 800a41a:	4b3f      	ldr	r3, [pc, #252]	; (800a518 <OnRxData+0x120>)
 800a41c:	2200      	movs	r2, #0
 800a41e:	2100      	movs	r1, #0
 800a420:	2002      	movs	r0, #2
 800a422:	f010 f93d 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	689b      	ldr	r3, [r3, #8]
 800a42a:	683a      	ldr	r2, [r7, #0]
 800a42c:	f992 200c 	ldrsb.w	r2, [r2, #12]
 800a430:	4611      	mov	r1, r2
 800a432:	4a3a      	ldr	r2, [pc, #232]	; (800a51c <OnRxData+0x124>)
 800a434:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800a438:	6879      	ldr	r1, [r7, #4]
 800a43a:	7809      	ldrb	r1, [r1, #0]
 800a43c:	4608      	mov	r0, r1
 800a43e:	6839      	ldr	r1, [r7, #0]
 800a440:	f991 1002 	ldrsb.w	r1, [r1, #2]
 800a444:	460c      	mov	r4, r1
 800a446:	6839      	ldr	r1, [r7, #0]
 800a448:	f991 1003 	ldrsb.w	r1, [r1, #3]
 800a44c:	460d      	mov	r5, r1
 800a44e:	6839      	ldr	r1, [r7, #0]
 800a450:	f991 1004 	ldrsb.w	r1, [r1, #4]
 800a454:	9105      	str	r1, [sp, #20]
 800a456:	9504      	str	r5, [sp, #16]
 800a458:	9403      	str	r4, [sp, #12]
 800a45a:	9002      	str	r0, [sp, #8]
 800a45c:	9201      	str	r2, [sp, #4]
 800a45e:	9300      	str	r3, [sp, #0]
 800a460:	4b2f      	ldr	r3, [pc, #188]	; (800a520 <OnRxData+0x128>)
 800a462:	2200      	movs	r2, #0
 800a464:	2100      	movs	r1, #0
 800a466:	2003      	movs	r0, #3
 800a468:	f010 f91a 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	2b02      	cmp	r3, #2
 800a472:	d021      	beq.n	800a4b8 <OnRxData+0xc0>
 800a474:	2b03      	cmp	r3, #3
 800a476:	d145      	bne.n	800a504 <OnRxData+0x10c>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	785b      	ldrb	r3, [r3, #1]
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d117      	bne.n	800a4b0 <OnRxData+0xb8>
        {
          switch (appData->Buffer[0])
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	781b      	ldrb	r3, [r3, #0]
 800a486:	2b02      	cmp	r3, #2
 800a488:	d00e      	beq.n	800a4a8 <OnRxData+0xb0>
 800a48a:	2b02      	cmp	r3, #2
 800a48c:	dc12      	bgt.n	800a4b4 <OnRxData+0xbc>
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d002      	beq.n	800a498 <OnRxData+0xa0>
 800a492:	2b01      	cmp	r3, #1
 800a494:	d004      	beq.n	800a4a0 <OnRxData+0xa8>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 800a496:	e00d      	b.n	800a4b4 <OnRxData+0xbc>
              LmHandlerRequestClass(CLASS_A);
 800a498:	2000      	movs	r0, #0
 800a49a:	f002 f9b7 	bl	800c80c <LmHandlerRequestClass>
              break;
 800a49e:	e00a      	b.n	800a4b6 <OnRxData+0xbe>
              LmHandlerRequestClass(CLASS_B);
 800a4a0:	2001      	movs	r0, #1
 800a4a2:	f002 f9b3 	bl	800c80c <LmHandlerRequestClass>
              break;
 800a4a6:	e006      	b.n	800a4b6 <OnRxData+0xbe>
              LmHandlerRequestClass(CLASS_C);
 800a4a8:	2002      	movs	r0, #2
 800a4aa:	f002 f9af 	bl	800c80c <LmHandlerRequestClass>
              break;
 800a4ae:	e002      	b.n	800a4b6 <OnRxData+0xbe>
          }
        }
 800a4b0:	bf00      	nop
 800a4b2:	e02a      	b.n	800a50a <OnRxData+0x112>
              break;
 800a4b4:	bf00      	nop
        break;
 800a4b6:	e028      	b.n	800a50a <OnRxData+0x112>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	785b      	ldrb	r3, [r3, #1]
 800a4bc:	2b01      	cmp	r3, #1
 800a4be:	d123      	bne.n	800a508 <OnRxData+0x110>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	781b      	ldrb	r3, [r3, #0]
 800a4c6:	f003 0301 	and.w	r3, r3, #1
 800a4ca:	b2da      	uxtb	r2, r3
 800a4cc:	4b15      	ldr	r3, [pc, #84]	; (800a524 <OnRxData+0x12c>)
 800a4ce:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 800a4d0:	4b14      	ldr	r3, [pc, #80]	; (800a524 <OnRxData+0x12c>)
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d109      	bne.n	800a4ec <OnRxData+0xf4>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 800a4d8:	4b13      	ldr	r3, [pc, #76]	; (800a528 <OnRxData+0x130>)
 800a4da:	2200      	movs	r2, #0
 800a4dc:	2100      	movs	r1, #0
 800a4de:	2003      	movs	r0, #3
 800a4e0:	f010 f8de 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
            BSP_LED_Off(LED_RED) ;
 800a4e4:	2002      	movs	r0, #2
 800a4e6:	f7f8 fb8f 	bl	8002c08 <BSP_LED_Off>
          {
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
            BSP_LED_On(LED_RED) ;
          }
        }
        break;
 800a4ea:	e00d      	b.n	800a508 <OnRxData+0x110>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800a4ec:	4b0f      	ldr	r3, [pc, #60]	; (800a52c <OnRxData+0x134>)
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	2100      	movs	r1, #0
 800a4f2:	2003      	movs	r0, #3
 800a4f4:	f010 f8d4 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
            BSP_LED_On(LED_RED) ;
 800a4f8:	2002      	movs	r0, #2
 800a4fa:	f7f8 fb61 	bl	8002bc0 <BSP_LED_On>
        break;
 800a4fe:	e003      	b.n	800a508 <OnRxData+0x110>

      default:

        break;
    }
  }
 800a500:	bf00      	nop
 800a502:	e002      	b.n	800a50a <OnRxData+0x112>
        break;
 800a504:	bf00      	nop
 800a506:	e000      	b.n	800a50a <OnRxData+0x112>
        break;
 800a508:	bf00      	nop
  /* USER CODE END OnRxData_1 */
}
 800a50a:	bf00      	nop
 800a50c:	3708      	adds	r7, #8
 800a50e:	46bd      	mov	sp, r7
 800a510:	bdb0      	pop	{r4, r5, r7, pc}
 800a512:	bf00      	nop
 800a514:	20000288 	.word	0x20000288
 800a518:	0801aeb8 	.word	0x0801aeb8
 800a51c:	20000088 	.word	0x20000088
 800a520:	0801aeec 	.word	0x0801aeec
 800a524:	2000026e 	.word	0x2000026e
 800a528:	0801af34 	.word	0x0801af34
 800a52c:	0801af40 	.word	0x0801af40

0800a530 <SendTxData>:

static void SendTxData(void)
{
 800a530:	b590      	push	{r4, r7, lr}
 800a532:	b091      	sub	sp, #68	; 0x44
 800a534:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SendTxData_1 */
  uint16_t pressure = 0;
 800a536:	2300      	movs	r3, #0
 800a538:	867b      	strh	r3, [r7, #50]	; 0x32
  int16_t temperature = 0;
 800a53a:	2300      	movs	r3, #0
 800a53c:	863b      	strh	r3, [r7, #48]	; 0x30
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 800a53e:	2300      	movs	r3, #0
 800a540:	607b      	str	r3, [r7, #4]

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else
  uint16_t humidity = 0;
 800a542:	2300      	movs	r3, #0
 800a544:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t i = 0;
 800a546:	2300      	movs	r3, #0
 800a548:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t latitude = 0;
 800a54a:	2300      	movs	r3, #0
 800a54c:	62bb      	str	r3, [r7, #40]	; 0x28
  int32_t longitude = 0;
 800a54e:	2300      	movs	r3, #0
 800a550:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t altitudeGps = 0;
 800a552:	2300      	movs	r3, #0
 800a554:	847b      	strh	r3, [r7, #34]	; 0x22
#endif /* CAYENNE_LPP */

  EnvSensors_Read(&sensor_data);
 800a556:	f107 0308 	add.w	r3, r7, #8
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7f7 fe3a 	bl	80021d4 <EnvSensors_Read>
  temperature = (SYS_GetTemperatureLevel() >> 8);
 800a560:	f7f6 ffdc 	bl	800151c <SYS_GetTemperatureLevel>
 800a564:	4603      	mov	r3, r0
 800a566:	121b      	asrs	r3, r3, #8
 800a568:	863b      	strh	r3, [r7, #48]	; 0x30
  pressure    = (uint16_t)(sensor_data.pressure * 100 / 10);      /* in hPa / 10 */
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	4983      	ldr	r1, [pc, #524]	; (800a77c <SendTxData+0x24c>)
 800a56e:	4618      	mov	r0, r3
 800a570:	f7f6 f984 	bl	800087c <__aeabi_fmul>
 800a574:	4603      	mov	r3, r0
 800a576:	4982      	ldr	r1, [pc, #520]	; (800a780 <SendTxData+0x250>)
 800a578:	4618      	mov	r0, r3
 800a57a:	f7f6 fa33 	bl	80009e4 <__aeabi_fdiv>
 800a57e:	4603      	mov	r3, r0
 800a580:	4618      	mov	r0, r3
 800a582:	f7f6 facb 	bl	8000b1c <__aeabi_f2uiz>
 800a586:	4603      	mov	r3, r0
 800a588:	867b      	strh	r3, [r7, #50]	; 0x32

  AppData.Port = LORAWAN_USER_APP_PORT;
 800a58a:	4b7e      	ldr	r3, [pc, #504]	; (800a784 <SendTxData+0x254>)
 800a58c:	2202      	movs	r2, #2
 800a58e:	701a      	strb	r2, [r3, #0]
  }

  CayenneLppCopy(AppData.Buffer);
  AppData.BufferSize = CayenneLppGetSize();
#else  /* not CAYENNE_LPP */
  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	497b      	ldr	r1, [pc, #492]	; (800a780 <SendTxData+0x250>)
 800a594:	4618      	mov	r0, r3
 800a596:	f7f6 f971 	bl	800087c <__aeabi_fmul>
 800a59a:	4603      	mov	r3, r0
 800a59c:	4618      	mov	r0, r3
 800a59e:	f7f6 fabd 	bl	8000b1c <__aeabi_f2uiz>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	85fb      	strh	r3, [r7, #46]	; 0x2e

  AppData.Buffer[i++] = AppLedStateOn;
 800a5a6:	4b77      	ldr	r3, [pc, #476]	; (800a784 <SendTxData+0x254>)
 800a5a8:	685a      	ldr	r2, [r3, #4]
 800a5aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5ac:	1c59      	adds	r1, r3, #1
 800a5ae:	6379      	str	r1, [r7, #52]	; 0x34
 800a5b0:	4413      	add	r3, r2
 800a5b2:	4a75      	ldr	r2, [pc, #468]	; (800a788 <SendTxData+0x258>)
 800a5b4:	7812      	ldrb	r2, [r2, #0]
 800a5b6:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 800a5b8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800a5ba:	0a1b      	lsrs	r3, r3, #8
 800a5bc:	b298      	uxth	r0, r3
 800a5be:	4b71      	ldr	r3, [pc, #452]	; (800a784 <SendTxData+0x254>)
 800a5c0:	685a      	ldr	r2, [r3, #4]
 800a5c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5c4:	1c59      	adds	r1, r3, #1
 800a5c6:	6379      	str	r1, [r7, #52]	; 0x34
 800a5c8:	4413      	add	r3, r2
 800a5ca:	b2c2      	uxtb	r2, r0
 800a5cc:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 800a5ce:	4b6d      	ldr	r3, [pc, #436]	; (800a784 <SendTxData+0x254>)
 800a5d0:	685a      	ldr	r2, [r3, #4]
 800a5d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5d4:	1c59      	adds	r1, r3, #1
 800a5d6:	6379      	str	r1, [r7, #52]	; 0x34
 800a5d8:	4413      	add	r3, r2
 800a5da:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800a5dc:	b2d2      	uxtb	r2, r2
 800a5de:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 800a5e0:	4b68      	ldr	r3, [pc, #416]	; (800a784 <SendTxData+0x254>)
 800a5e2:	685a      	ldr	r2, [r3, #4]
 800a5e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5e6:	1c59      	adds	r1, r3, #1
 800a5e8:	6379      	str	r1, [r7, #52]	; 0x34
 800a5ea:	4413      	add	r3, r2
 800a5ec:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800a5ee:	b2d2      	uxtb	r2, r2
 800a5f0:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 800a5f2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a5f4:	0a1b      	lsrs	r3, r3, #8
 800a5f6:	b298      	uxth	r0, r3
 800a5f8:	4b62      	ldr	r3, [pc, #392]	; (800a784 <SendTxData+0x254>)
 800a5fa:	685a      	ldr	r2, [r3, #4]
 800a5fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5fe:	1c59      	adds	r1, r3, #1
 800a600:	6379      	str	r1, [r7, #52]	; 0x34
 800a602:	4413      	add	r3, r2
 800a604:	b2c2      	uxtb	r2, r0
 800a606:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 800a608:	4b5e      	ldr	r3, [pc, #376]	; (800a784 <SendTxData+0x254>)
 800a60a:	685a      	ldr	r2, [r3, #4]
 800a60c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a60e:	1c59      	adds	r1, r3, #1
 800a610:	6379      	str	r1, [r7, #52]	; 0x34
 800a612:	4413      	add	r3, r2
 800a614:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a616:	b2d2      	uxtb	r2, r2
 800a618:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 800a61a:	4b5c      	ldr	r3, [pc, #368]	; (800a78c <SendTxData+0x25c>)
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	2b08      	cmp	r3, #8
 800a620:	d007      	beq.n	800a632 <SendTxData+0x102>
 800a622:	4b5a      	ldr	r3, [pc, #360]	; (800a78c <SendTxData+0x25c>)
 800a624:	781b      	ldrb	r3, [r3, #0]
 800a626:	2b01      	cmp	r3, #1
 800a628:	d003      	beq.n	800a632 <SendTxData+0x102>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 800a62a:	4b58      	ldr	r3, [pc, #352]	; (800a78c <SendTxData+0x25c>)
 800a62c:	781b      	ldrb	r3, [r3, #0]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d120      	bne.n	800a674 <SendTxData+0x144>
  {
    AppData.Buffer[i++] = 0;
 800a632:	4b54      	ldr	r3, [pc, #336]	; (800a784 <SendTxData+0x254>)
 800a634:	685a      	ldr	r2, [r3, #4]
 800a636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a638:	1c59      	adds	r1, r3, #1
 800a63a:	6379      	str	r1, [r7, #52]	; 0x34
 800a63c:	4413      	add	r3, r2
 800a63e:	2200      	movs	r2, #0
 800a640:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a642:	4b50      	ldr	r3, [pc, #320]	; (800a784 <SendTxData+0x254>)
 800a644:	685a      	ldr	r2, [r3, #4]
 800a646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a648:	1c59      	adds	r1, r3, #1
 800a64a:	6379      	str	r1, [r7, #52]	; 0x34
 800a64c:	4413      	add	r3, r2
 800a64e:	2200      	movs	r2, #0
 800a650:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a652:	4b4c      	ldr	r3, [pc, #304]	; (800a784 <SendTxData+0x254>)
 800a654:	685a      	ldr	r2, [r3, #4]
 800a656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a658:	1c59      	adds	r1, r3, #1
 800a65a:	6379      	str	r1, [r7, #52]	; 0x34
 800a65c:	4413      	add	r3, r2
 800a65e:	2200      	movs	r2, #0
 800a660:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a662:	4b48      	ldr	r3, [pc, #288]	; (800a784 <SendTxData+0x254>)
 800a664:	685a      	ldr	r2, [r3, #4]
 800a666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a668:	1c59      	adds	r1, r3, #1
 800a66a:	6379      	str	r1, [r7, #52]	; 0x34
 800a66c:	4413      	add	r3, r2
 800a66e:	2200      	movs	r2, #0
 800a670:	701a      	strb	r2, [r3, #0]
 800a672:	e05b      	b.n	800a72c <SendTxData+0x1fc>
  }
  else
  {
    latitude = sensor_data.latitude;
 800a674:	697b      	ldr	r3, [r7, #20]
 800a676:	62bb      	str	r3, [r7, #40]	; 0x28
    longitude = sensor_data.longitude;
 800a678:	69bb      	ldr	r3, [r7, #24]
 800a67a:	627b      	str	r3, [r7, #36]	; 0x24

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 800a67c:	4b41      	ldr	r3, [pc, #260]	; (800a784 <SendTxData+0x254>)
 800a67e:	685a      	ldr	r2, [r3, #4]
 800a680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a682:	1c59      	adds	r1, r3, #1
 800a684:	6379      	str	r1, [r7, #52]	; 0x34
 800a686:	18d4      	adds	r4, r2, r3
 800a688:	f7f7 fb6e 	bl	8001d68 <GetBatteryLevel>
 800a68c:	4603      	mov	r3, r0
 800a68e:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 800a690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a692:	1418      	asrs	r0, r3, #16
 800a694:	4b3b      	ldr	r3, [pc, #236]	; (800a784 <SendTxData+0x254>)
 800a696:	685a      	ldr	r2, [r3, #4]
 800a698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a69a:	1c59      	adds	r1, r3, #1
 800a69c:	6379      	str	r1, [r7, #52]	; 0x34
 800a69e:	4413      	add	r3, r2
 800a6a0:	b2c2      	uxtb	r2, r0
 800a6a2:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 800a6a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6a6:	1218      	asrs	r0, r3, #8
 800a6a8:	4b36      	ldr	r3, [pc, #216]	; (800a784 <SendTxData+0x254>)
 800a6aa:	685a      	ldr	r2, [r3, #4]
 800a6ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6ae:	1c59      	adds	r1, r3, #1
 800a6b0:	6379      	str	r1, [r7, #52]	; 0x34
 800a6b2:	4413      	add	r3, r2
 800a6b4:	b2c2      	uxtb	r2, r0
 800a6b6:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 800a6b8:	4b32      	ldr	r3, [pc, #200]	; (800a784 <SendTxData+0x254>)
 800a6ba:	685a      	ldr	r2, [r3, #4]
 800a6bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6be:	1c59      	adds	r1, r3, #1
 800a6c0:	6379      	str	r1, [r7, #52]	; 0x34
 800a6c2:	4413      	add	r3, r2
 800a6c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a6c6:	b2d2      	uxtb	r2, r2
 800a6c8:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 800a6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6cc:	1418      	asrs	r0, r3, #16
 800a6ce:	4b2d      	ldr	r3, [pc, #180]	; (800a784 <SendTxData+0x254>)
 800a6d0:	685a      	ldr	r2, [r3, #4]
 800a6d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6d4:	1c59      	adds	r1, r3, #1
 800a6d6:	6379      	str	r1, [r7, #52]	; 0x34
 800a6d8:	4413      	add	r3, r2
 800a6da:	b2c2      	uxtb	r2, r0
 800a6dc:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 800a6de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6e0:	1218      	asrs	r0, r3, #8
 800a6e2:	4b28      	ldr	r3, [pc, #160]	; (800a784 <SendTxData+0x254>)
 800a6e4:	685a      	ldr	r2, [r3, #4]
 800a6e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6e8:	1c59      	adds	r1, r3, #1
 800a6ea:	6379      	str	r1, [r7, #52]	; 0x34
 800a6ec:	4413      	add	r3, r2
 800a6ee:	b2c2      	uxtb	r2, r0
 800a6f0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 800a6f2:	4b24      	ldr	r3, [pc, #144]	; (800a784 <SendTxData+0x254>)
 800a6f4:	685a      	ldr	r2, [r3, #4]
 800a6f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6f8:	1c59      	adds	r1, r3, #1
 800a6fa:	6379      	str	r1, [r7, #52]	; 0x34
 800a6fc:	4413      	add	r3, r2
 800a6fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a700:	b2d2      	uxtb	r2, r2
 800a702:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 800a704:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a706:	0a1b      	lsrs	r3, r3, #8
 800a708:	b298      	uxth	r0, r3
 800a70a:	4b1e      	ldr	r3, [pc, #120]	; (800a784 <SendTxData+0x254>)
 800a70c:	685a      	ldr	r2, [r3, #4]
 800a70e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a710:	1c59      	adds	r1, r3, #1
 800a712:	6379      	str	r1, [r7, #52]	; 0x34
 800a714:	4413      	add	r3, r2
 800a716:	b2c2      	uxtb	r2, r0
 800a718:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 800a71a:	4b1a      	ldr	r3, [pc, #104]	; (800a784 <SendTxData+0x254>)
 800a71c:	685a      	ldr	r2, [r3, #4]
 800a71e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a720:	1c59      	adds	r1, r3, #1
 800a722:	6379      	str	r1, [r7, #52]	; 0x34
 800a724:	4413      	add	r3, r2
 800a726:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800a728:	b2d2      	uxtb	r2, r2
 800a72a:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 800a72c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a72e:	b2da      	uxtb	r2, r3
 800a730:	4b14      	ldr	r3, [pc, #80]	; (800a784 <SendTxData+0x254>)
 800a732:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 800a734:	1d3a      	adds	r2, r7, #4
 800a736:	2300      	movs	r3, #0
 800a738:	2100      	movs	r1, #0
 800a73a:	4812      	ldr	r0, [pc, #72]	; (800a784 <SendTxData+0x254>)
 800a73c:	f001 ff7a 	bl	800c634 <LmHandlerSend>
 800a740:	4603      	mov	r3, r0
 800a742:	2b00      	cmp	r3, #0
 800a744:	d106      	bne.n	800a754 <SendTxData+0x224>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800a746:	4b12      	ldr	r3, [pc, #72]	; (800a790 <SendTxData+0x260>)
 800a748:	2201      	movs	r2, #1
 800a74a:	2100      	movs	r1, #0
 800a74c:	2001      	movs	r0, #1
 800a74e:	f00f ffa7 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
  {
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }

  /* USER CODE END SendTxData_1 */
}
 800a752:	e00e      	b.n	800a772 <SendTxData+0x242>
  else if (nextTxIn > 0)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d00b      	beq.n	800a772 <SendTxData+0x242>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	4a0d      	ldr	r2, [pc, #52]	; (800a794 <SendTxData+0x264>)
 800a75e:	fba2 2303 	umull	r2, r3, r2, r3
 800a762:	099b      	lsrs	r3, r3, #6
 800a764:	9300      	str	r3, [sp, #0]
 800a766:	4b0c      	ldr	r3, [pc, #48]	; (800a798 <SendTxData+0x268>)
 800a768:	2201      	movs	r2, #1
 800a76a:	2100      	movs	r1, #0
 800a76c:	2001      	movs	r0, #1
 800a76e:	f00f ff97 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
}
 800a772:	bf00      	nop
 800a774:	373c      	adds	r7, #60	; 0x3c
 800a776:	46bd      	mov	sp, r7
 800a778:	bd90      	pop	{r4, r7, pc}
 800a77a:	bf00      	nop
 800a77c:	42c80000 	.word	0x42c80000
 800a780:	41200000 	.word	0x41200000
 800a784:	20000080 	.word	0x20000080
 800a788:	2000026e 	.word	0x2000026e
 800a78c:	20000070 	.word	0x20000070
 800a790:	0801af4c 	.word	0x0801af4c
 800a794:	10624dd3 	.word	0x10624dd3
 800a798:	0801af5c 	.word	0x0801af5c

0800a79c <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b082      	sub	sp, #8
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a7a4:	2100      	movs	r1, #0
 800a7a6:	2002      	movs	r0, #2
 800a7a8:	f00f fc58 	bl	801a05c <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800a7ac:	4803      	ldr	r0, [pc, #12]	; (800a7bc <OnTxTimerEvent+0x20>)
 800a7ae:	f00f fcff 	bl	801a1b0 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800a7b2:	bf00      	nop
 800a7b4:	3708      	adds	r7, #8
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}
 800a7ba:	bf00      	nop
 800a7bc:	20000164 	.word	0x20000164

0800a7c0 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b082      	sub	sp, #8
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
  BSP_LED_Off(LED_GREEN) ;
 800a7c8:	2001      	movs	r0, #1
 800a7ca:	f7f8 fa1d 	bl	8002c08 <BSP_LED_Off>
}
 800a7ce:	bf00      	nop
 800a7d0:	3708      	adds	r7, #8
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}

0800a7d6 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800a7d6:	b580      	push	{r7, lr}
 800a7d8:	b082      	sub	sp, #8
 800a7da:	af00      	add	r7, sp, #0
 800a7dc:	6078      	str	r0, [r7, #4]
  BSP_LED_Off(LED_BLUE) ;
 800a7de:	2000      	movs	r0, #0
 800a7e0:	f7f8 fa12 	bl	8002c08 <BSP_LED_Off>
}
 800a7e4:	bf00      	nop
 800a7e6:	3708      	adds	r7, #8
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b082      	sub	sp, #8
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  BSP_LED_Toggle(LED_RED) ;
 800a7f4:	2002      	movs	r0, #2
 800a7f6:	f7f8 fa2b 	bl	8002c50 <BSP_LED_Toggle>
}
 800a7fa:	bf00      	nop
 800a7fc:	3708      	adds	r7, #8
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}
	...

0800a804 <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b086      	sub	sp, #24
 800a808:	af04      	add	r7, sp, #16
 800a80a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d044      	beq.n	800a89c <OnTxData+0x98>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	781b      	ldrb	r3, [r3, #0]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d040      	beq.n	800a89c <OnTxData+0x98>
    {
      BSP_LED_On(LED_GREEN) ;
 800a81a:	2001      	movs	r0, #1
 800a81c:	f7f8 f9d0 	bl	8002bc0 <BSP_LED_On>
      UTIL_TIMER_Start(&TxLedTimer);
 800a820:	4820      	ldr	r0, [pc, #128]	; (800a8a4 <OnTxData+0xa0>)
 800a822:	f00f fcc5 	bl	801a1b0 <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800a826:	4b20      	ldr	r3, [pc, #128]	; (800a8a8 <OnTxData+0xa4>)
 800a828:	2200      	movs	r2, #0
 800a82a:	2100      	movs	r1, #0
 800a82c:	2002      	movs	r0, #2
 800a82e:	f00f ff37 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	689b      	ldr	r3, [r3, #8]
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	7b12      	ldrb	r2, [r2, #12]
 800a83a:	4611      	mov	r1, r2
 800a83c:	687a      	ldr	r2, [r7, #4]
 800a83e:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800a842:	4610      	mov	r0, r2
 800a844:	687a      	ldr	r2, [r7, #4]
 800a846:	f992 2014 	ldrsb.w	r2, [r2, #20]
 800a84a:	9203      	str	r2, [sp, #12]
 800a84c:	9002      	str	r0, [sp, #8]
 800a84e:	9101      	str	r1, [sp, #4]
 800a850:	9300      	str	r3, [sp, #0]
 800a852:	4b16      	ldr	r3, [pc, #88]	; (800a8ac <OnTxData+0xa8>)
 800a854:	2200      	movs	r2, #0
 800a856:	2100      	movs	r1, #0
 800a858:	2003      	movs	r0, #3
 800a85a:	f00f ff21 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800a85e:	4b14      	ldr	r3, [pc, #80]	; (800a8b0 <OnTxData+0xac>)
 800a860:	2200      	movs	r2, #0
 800a862:	2100      	movs	r1, #0
 800a864:	2003      	movs	r0, #3
 800a866:	f00f ff1b 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	789b      	ldrb	r3, [r3, #2]
 800a86e:	2b01      	cmp	r3, #1
 800a870:	d10e      	bne.n	800a890 <OnTxData+0x8c>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	78db      	ldrb	r3, [r3, #3]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d001      	beq.n	800a87e <OnTxData+0x7a>
 800a87a:	4b0e      	ldr	r3, [pc, #56]	; (800a8b4 <OnTxData+0xb0>)
 800a87c:	e000      	b.n	800a880 <OnTxData+0x7c>
 800a87e:	4b0e      	ldr	r3, [pc, #56]	; (800a8b8 <OnTxData+0xb4>)
 800a880:	9300      	str	r3, [sp, #0]
 800a882:	4b0e      	ldr	r3, [pc, #56]	; (800a8bc <OnTxData+0xb8>)
 800a884:	2200      	movs	r2, #0
 800a886:	2100      	movs	r1, #0
 800a888:	2003      	movs	r0, #3
 800a88a:	f00f ff09 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800a88e:	e005      	b.n	800a89c <OnTxData+0x98>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800a890:	4b0b      	ldr	r3, [pc, #44]	; (800a8c0 <OnTxData+0xbc>)
 800a892:	2200      	movs	r2, #0
 800a894:	2100      	movs	r1, #0
 800a896:	2003      	movs	r0, #3
 800a898:	f00f ff02 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
}
 800a89c:	bf00      	nop
 800a89e:	3708      	adds	r7, #8
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	bd80      	pop	{r7, pc}
 800a8a4:	20000270 	.word	0x20000270
 800a8a8:	0801af7c 	.word	0x0801af7c
 800a8ac:	0801afb0 	.word	0x0801afb0
 800a8b0:	0801afe4 	.word	0x0801afe4
 800a8b4:	0801aff4 	.word	0x0801aff4
 800a8b8:	0801aff8 	.word	0x0801aff8
 800a8bc:	0801b000 	.word	0x0801b000
 800a8c0:	0801b014 	.word	0x0801b014

0800a8c4 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b082      	sub	sp, #8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d028      	beq.n	800a924 <OnJoinRequest+0x60>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d11d      	bne.n	800a918 <OnJoinRequest+0x54>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 800a8dc:	4813      	ldr	r0, [pc, #76]	; (800a92c <OnJoinRequest+0x68>)
 800a8de:	f00f fcd5 	bl	801a28c <UTIL_TIMER_Stop>
      BSP_LED_Off(LED_RED) ;
 800a8e2:	2002      	movs	r0, #2
 800a8e4:	f7f8 f990 	bl	8002c08 <BSP_LED_Off>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800a8e8:	4b11      	ldr	r3, [pc, #68]	; (800a930 <OnJoinRequest+0x6c>)
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	2100      	movs	r1, #0
 800a8ee:	2002      	movs	r0, #2
 800a8f0:	f00f fed6 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	789b      	ldrb	r3, [r3, #2]
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d106      	bne.n	800a90a <OnJoinRequest+0x46>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800a8fc:	4b0d      	ldr	r3, [pc, #52]	; (800a934 <OnJoinRequest+0x70>)
 800a8fe:	2200      	movs	r2, #0
 800a900:	2100      	movs	r1, #0
 800a902:	2002      	movs	r0, #2
 800a904:	f00f fecc 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
    {
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800a908:	e00c      	b.n	800a924 <OnJoinRequest+0x60>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800a90a:	4b0b      	ldr	r3, [pc, #44]	; (800a938 <OnJoinRequest+0x74>)
 800a90c:	2200      	movs	r2, #0
 800a90e:	2100      	movs	r1, #0
 800a910:	2002      	movs	r0, #2
 800a912:	f00f fec5 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
}
 800a916:	e005      	b.n	800a924 <OnJoinRequest+0x60>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800a918:	4b08      	ldr	r3, [pc, #32]	; (800a93c <OnJoinRequest+0x78>)
 800a91a:	2200      	movs	r2, #0
 800a91c:	2100      	movs	r1, #0
 800a91e:	2002      	movs	r0, #2
 800a920:	f00f febe 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
}
 800a924:	bf00      	nop
 800a926:	3708      	adds	r7, #8
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}
 800a92c:	200002a0 	.word	0x200002a0
 800a930:	0801b024 	.word	0x0801b024
 800a934:	0801b03c 	.word	0x0801b03c
 800a938:	0801b05c 	.word	0x0801b05c
 800a93c:	0801b07c 	.word	0x0801b07c

0800a940 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800a944:	2100      	movs	r1, #0
 800a946:	2001      	movs	r0, #1
 800a948:	f00f fb88 	bl	801a05c <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800a94c:	bf00      	nop
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 800a954:	4b15      	ldr	r3, [pc, #84]	; (800a9ac <LoraInfo_Init+0x5c>)
 800a956:	2200      	movs	r2, #0
 800a958:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800a95a:	4b14      	ldr	r3, [pc, #80]	; (800a9ac <LoraInfo_Init+0x5c>)
 800a95c:	2200      	movs	r2, #0
 800a95e:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800a960:	4b12      	ldr	r3, [pc, #72]	; (800a9ac <LoraInfo_Init+0x5c>)
 800a962:	2200      	movs	r2, #0
 800a964:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800a966:	4b11      	ldr	r3, [pc, #68]	; (800a9ac <LoraInfo_Init+0x5c>)
 800a968:	2200      	movs	r2, #0
 800a96a:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 800a96c:	4b0f      	ldr	r3, [pc, #60]	; (800a9ac <LoraInfo_Init+0x5c>)
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	f043 0320 	orr.w	r3, r3, #32
 800a974:	4a0d      	ldr	r2, [pc, #52]	; (800a9ac <LoraInfo_Init+0x5c>)
 800a976:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800a978:	4b0c      	ldr	r3, [pc, #48]	; (800a9ac <LoraInfo_Init+0x5c>)
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d10c      	bne.n	800a99a <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800a980:	4b0b      	ldr	r3, [pc, #44]	; (800a9b0 <LoraInfo_Init+0x60>)
 800a982:	2200      	movs	r2, #0
 800a984:	2100      	movs	r1, #0
 800a986:	2000      	movs	r0, #0
 800a988:	f00f fe8a 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800a98c:	bf00      	nop
 800a98e:	f00f fe75 	bl	801a67c <UTIL_ADV_TRACE_IsBufferEmpty>
 800a992:	4603      	mov	r3, r0
 800a994:	2b01      	cmp	r3, #1
 800a996:	d1fa      	bne.n	800a98e <LoraInfo_Init+0x3e>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800a998:	e7fe      	b.n	800a998 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800a99a:	4b04      	ldr	r3, [pc, #16]	; (800a9ac <LoraInfo_Init+0x5c>)
 800a99c:	2200      	movs	r2, #0
 800a99e:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 800a9a0:	4b02      	ldr	r3, [pc, #8]	; (800a9ac <LoraInfo_Init+0x5c>)
 800a9a2:	2203      	movs	r2, #3
 800a9a4:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALIZATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800a9a6:	bf00      	nop
 800a9a8:	bd80      	pop	{r7, pc}
 800a9aa:	bf00      	nop
 800a9ac:	200002b8 	.word	0x200002b8
 800a9b0:	0801b0d4 	.word	0x0801b0d4

0800a9b4 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800a9b4:	b480      	push	{r7}
 800a9b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800a9b8:	4b02      	ldr	r3, [pc, #8]	; (800a9c4 <LoraInfo_GetPtr+0x10>)
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bc80      	pop	{r7}
 800a9c0:	4770      	bx	lr
 800a9c2:	bf00      	nop
 800a9c4:	200002b8 	.word	0x200002b8

0800a9c8 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_Init();
 800a9cc:	f7f8 f9f5 	bl	8002dba <BSP_RADIO_Init>
 800a9d0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	bd80      	pop	{r7, pc}

0800a9d6 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800a9d6:	b580      	push	{r7, lr}
 800a9d8:	b082      	sub	sp, #8
 800a9da:	af00      	add	r7, sp, #0
 800a9dc:	4603      	mov	r3, r0
 800a9de:	71fb      	strb	r3, [r7, #7]
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800a9e0:	79fb      	ldrb	r3, [r7, #7]
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7f8 fa1a 	bl	8002e1c <BSP_RADIO_ConfigRFSwitch>
 800a9e8:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3708      	adds	r7, #8
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}

0800a9f2 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800a9f2:	b580      	push	{r7, lr}
 800a9f4:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_GetTxConfig();
 800a9f6:	f7f8 fa5f 	bl	8002eb8 <BSP_RADIO_GetTxConfig>
 800a9fa:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	bd80      	pop	{r7, pc}

0800aa00 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_IsTCXO();
 800aa04:	f7f8 fa5f 	bl	8002ec6 <BSP_RADIO_IsTCXO>
 800aa08:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	bd80      	pop	{r7, pc}

0800aa0e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800aa0e:	b580      	push	{r7, lr}
 800aa10:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_IsDCDC();
 800aa12:	f7f8 fa5f 	bl	8002ed4 <BSP_RADIO_IsDCDC>
 800aa16:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800aa18:	4618      	mov	r0, r3
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b082      	sub	sp, #8
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	33f1      	adds	r3, #241	; 0xf1
 800aa28:	2210      	movs	r2, #16
 800aa2a:	2100      	movs	r1, #0
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f00b fd57 	bl	80164e0 <memset1>
    ctx->M_n = 0;
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	2200      	movs	r2, #0
 800aa36:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	22f0      	movs	r2, #240	; 0xf0
 800aa3e:	2100      	movs	r1, #0
 800aa40:	4618      	mov	r0, r3
 800aa42:	f00b fd4d 	bl	80164e0 <memset1>
}
 800aa46:	bf00      	nop
 800aa48:	3708      	adds	r7, #8
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}

0800aa4e <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800aa4e:	b580      	push	{r7, lr}
 800aa50:	b082      	sub	sp, #8
 800aa52:	af00      	add	r7, sp, #0
 800aa54:	6078      	str	r0, [r7, #4]
 800aa56:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	461a      	mov	r2, r3
 800aa5c:	2110      	movs	r1, #16
 800aa5e:	6838      	ldr	r0, [r7, #0]
 800aa60:	f000 fe60 	bl	800b724 <lorawan_aes_set_key>
}
 800aa64:	bf00      	nop
 800aa66:	3708      	adds	r7, #8
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}

0800aa6c <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b08c      	sub	sp, #48	; 0x30
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	60f8      	str	r0, [r7, #12]
 800aa74:	60b9      	str	r1, [r7, #8]
 800aa76:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	f000 80a1 	beq.w	800abc6 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800aa8a:	f1c3 0310 	rsb	r3, r3, #16
 800aa8e:	687a      	ldr	r2, [r7, #4]
 800aa90:	4293      	cmp	r3, r2
 800aa92:	bf28      	it	cs
 800aa94:	4613      	movcs	r3, r2
 800aa96:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f203 1201 	addw	r2, r3, #257	; 0x101
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800aaa4:	4413      	add	r3, r2
 800aaa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaa8:	b292      	uxth	r2, r2
 800aaaa:	68b9      	ldr	r1, [r7, #8]
 800aaac:	4618      	mov	r0, r3
 800aaae:	f00b fcdc 	bl	801646a <memcpy1>
        ctx->M_n += mlen;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800aab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaba:	441a      	add	r2, r3
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800aac8:	2b0f      	cmp	r3, #15
 800aaca:	f240 808d 	bls.w	800abe8 <AES_CMAC_Update+0x17c>
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aad2:	429a      	cmp	r2, r3
 800aad4:	f000 8088 	beq.w	800abe8 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800aad8:	2300      	movs	r3, #0
 800aada:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aadc:	e015      	b.n	800ab0a <AES_CMAC_Update+0x9e>
 800aade:	68fa      	ldr	r2, [r7, #12]
 800aae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aae2:	4413      	add	r3, r2
 800aae4:	33f1      	adds	r3, #241	; 0xf1
 800aae6:	781a      	ldrb	r2, [r3, #0]
 800aae8:	68f9      	ldr	r1, [r7, #12]
 800aaea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaec:	440b      	add	r3, r1
 800aaee:	f203 1301 	addw	r3, r3, #257	; 0x101
 800aaf2:	781b      	ldrb	r3, [r3, #0]
 800aaf4:	4053      	eors	r3, r2
 800aaf6:	b2d9      	uxtb	r1, r3
 800aaf8:	68fa      	ldr	r2, [r7, #12]
 800aafa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aafc:	4413      	add	r3, r2
 800aafe:	33f1      	adds	r3, #241	; 0xf1
 800ab00:	460a      	mov	r2, r1
 800ab02:	701a      	strb	r2, [r3, #0]
 800ab04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab06:	3301      	adds	r3, #1
 800ab08:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ab0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab0c:	2b0f      	cmp	r3, #15
 800ab0e:	dde6      	ble.n	800aade <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800ab16:	f107 0314 	add.w	r3, r7, #20
 800ab1a:	2210      	movs	r2, #16
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	f00b fca4 	bl	801646a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800ab22:	68fa      	ldr	r2, [r7, #12]
 800ab24:	f107 0114 	add.w	r1, r7, #20
 800ab28:	f107 0314 	add.w	r3, r7, #20
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	f000 fed7 	bl	800b8e0 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	33f1      	adds	r3, #241	; 0xf1
 800ab36:	f107 0114 	add.w	r1, r7, #20
 800ab3a:	2210      	movs	r2, #16
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	f00b fc94 	bl	801646a <memcpy1>

        data += mlen;
 800ab42:	68ba      	ldr	r2, [r7, #8]
 800ab44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab46:	4413      	add	r3, r2
 800ab48:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800ab4a:	687a      	ldr	r2, [r7, #4]
 800ab4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab4e:	1ad3      	subs	r3, r2, r3
 800ab50:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800ab52:	e038      	b.n	800abc6 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800ab54:	2300      	movs	r3, #0
 800ab56:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab58:	e013      	b.n	800ab82 <AES_CMAC_Update+0x116>
 800ab5a:	68fa      	ldr	r2, [r7, #12]
 800ab5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab5e:	4413      	add	r3, r2
 800ab60:	33f1      	adds	r3, #241	; 0xf1
 800ab62:	781a      	ldrb	r2, [r3, #0]
 800ab64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab66:	68b9      	ldr	r1, [r7, #8]
 800ab68:	440b      	add	r3, r1
 800ab6a:	781b      	ldrb	r3, [r3, #0]
 800ab6c:	4053      	eors	r3, r2
 800ab6e:	b2d9      	uxtb	r1, r3
 800ab70:	68fa      	ldr	r2, [r7, #12]
 800ab72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab74:	4413      	add	r3, r2
 800ab76:	33f1      	adds	r3, #241	; 0xf1
 800ab78:	460a      	mov	r2, r1
 800ab7a:	701a      	strb	r2, [r3, #0]
 800ab7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab7e:	3301      	adds	r3, #1
 800ab80:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab84:	2b0f      	cmp	r3, #15
 800ab86:	dde8      	ble.n	800ab5a <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800ab8e:	f107 0314 	add.w	r3, r7, #20
 800ab92:	2210      	movs	r2, #16
 800ab94:	4618      	mov	r0, r3
 800ab96:	f00b fc68 	bl	801646a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800ab9a:	68fa      	ldr	r2, [r7, #12]
 800ab9c:	f107 0114 	add.w	r1, r7, #20
 800aba0:	f107 0314 	add.w	r3, r7, #20
 800aba4:	4618      	mov	r0, r3
 800aba6:	f000 fe9b 	bl	800b8e0 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	33f1      	adds	r3, #241	; 0xf1
 800abae:	f107 0114 	add.w	r1, r7, #20
 800abb2:	2210      	movs	r2, #16
 800abb4:	4618      	mov	r0, r3
 800abb6:	f00b fc58 	bl	801646a <memcpy1>

        data += 16;
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	3310      	adds	r3, #16
 800abbe:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	3b10      	subs	r3, #16
 800abc4:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2b10      	cmp	r3, #16
 800abca:	d8c3      	bhi.n	800ab54 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	f203 1301 	addw	r3, r3, #257	; 0x101
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	b292      	uxth	r2, r2
 800abd6:	68b9      	ldr	r1, [r7, #8]
 800abd8:	4618      	mov	r0, r3
 800abda:	f00b fc46 	bl	801646a <memcpy1>
    ctx->M_n = len;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	687a      	ldr	r2, [r7, #4]
 800abe2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800abe6:	e000      	b.n	800abea <AES_CMAC_Update+0x17e>
            return;
 800abe8:	bf00      	nop
}
 800abea:	3730      	adds	r7, #48	; 0x30
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b092      	sub	sp, #72	; 0x48
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
 800abf8:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800abfa:	f107 031c 	add.w	r3, r7, #28
 800abfe:	2210      	movs	r2, #16
 800ac00:	2100      	movs	r1, #0
 800ac02:	4618      	mov	r0, r3
 800ac04:	f00b fc6c 	bl	80164e0 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800ac08:	683a      	ldr	r2, [r7, #0]
 800ac0a:	f107 011c 	add.w	r1, r7, #28
 800ac0e:	f107 031c 	add.w	r3, r7, #28
 800ac12:	4618      	mov	r0, r3
 800ac14:	f000 fe64 	bl	800b8e0 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800ac18:	7f3b      	ldrb	r3, [r7, #28]
 800ac1a:	b25b      	sxtb	r3, r3
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	da31      	bge.n	800ac84 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 800ac20:	2300      	movs	r3, #0
 800ac22:	647b      	str	r3, [r7, #68]	; 0x44
 800ac24:	e01c      	b.n	800ac60 <AES_CMAC_Final+0x70>
 800ac26:	f107 021c 	add.w	r2, r7, #28
 800ac2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac2c:	4413      	add	r3, r2
 800ac2e:	781b      	ldrb	r3, [r3, #0]
 800ac30:	005b      	lsls	r3, r3, #1
 800ac32:	b25a      	sxtb	r2, r3
 800ac34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac36:	3301      	adds	r3, #1
 800ac38:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800ac3c:	440b      	add	r3, r1
 800ac3e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800ac42:	09db      	lsrs	r3, r3, #7
 800ac44:	b2db      	uxtb	r3, r3
 800ac46:	b25b      	sxtb	r3, r3
 800ac48:	4313      	orrs	r3, r2
 800ac4a:	b25b      	sxtb	r3, r3
 800ac4c:	b2d9      	uxtb	r1, r3
 800ac4e:	f107 021c 	add.w	r2, r7, #28
 800ac52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac54:	4413      	add	r3, r2
 800ac56:	460a      	mov	r2, r1
 800ac58:	701a      	strb	r2, [r3, #0]
 800ac5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac5c:	3301      	adds	r3, #1
 800ac5e:	647b      	str	r3, [r7, #68]	; 0x44
 800ac60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac62:	2b0e      	cmp	r3, #14
 800ac64:	dddf      	ble.n	800ac26 <AES_CMAC_Final+0x36>
 800ac66:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ac6a:	005b      	lsls	r3, r3, #1
 800ac6c:	b2db      	uxtb	r3, r3
 800ac6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 800ac72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ac76:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800ac7a:	43db      	mvns	r3, r3
 800ac7c:	b2db      	uxtb	r3, r3
 800ac7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ac82:	e028      	b.n	800acd6 <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800ac84:	2300      	movs	r3, #0
 800ac86:	643b      	str	r3, [r7, #64]	; 0x40
 800ac88:	e01c      	b.n	800acc4 <AES_CMAC_Final+0xd4>
 800ac8a:	f107 021c 	add.w	r2, r7, #28
 800ac8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac90:	4413      	add	r3, r2
 800ac92:	781b      	ldrb	r3, [r3, #0]
 800ac94:	005b      	lsls	r3, r3, #1
 800ac96:	b25a      	sxtb	r2, r3
 800ac98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac9a:	3301      	adds	r3, #1
 800ac9c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800aca0:	440b      	add	r3, r1
 800aca2:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800aca6:	09db      	lsrs	r3, r3, #7
 800aca8:	b2db      	uxtb	r3, r3
 800acaa:	b25b      	sxtb	r3, r3
 800acac:	4313      	orrs	r3, r2
 800acae:	b25b      	sxtb	r3, r3
 800acb0:	b2d9      	uxtb	r1, r3
 800acb2:	f107 021c 	add.w	r2, r7, #28
 800acb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800acb8:	4413      	add	r3, r2
 800acba:	460a      	mov	r2, r1
 800acbc:	701a      	strb	r2, [r3, #0]
 800acbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800acc0:	3301      	adds	r3, #1
 800acc2:	643b      	str	r3, [r7, #64]	; 0x40
 800acc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800acc6:	2b0e      	cmp	r3, #14
 800acc8:	dddf      	ble.n	800ac8a <AES_CMAC_Final+0x9a>
 800acca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800acce:	005b      	lsls	r3, r3, #1
 800acd0:	b2db      	uxtb	r3, r3
 800acd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800acdc:	2b10      	cmp	r3, #16
 800acde:	d11d      	bne.n	800ad1c <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800ace0:	2300      	movs	r3, #0
 800ace2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ace4:	e016      	b.n	800ad14 <AES_CMAC_Final+0x124>
 800ace6:	683a      	ldr	r2, [r7, #0]
 800ace8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acea:	4413      	add	r3, r2
 800acec:	f203 1301 	addw	r3, r3, #257	; 0x101
 800acf0:	781a      	ldrb	r2, [r3, #0]
 800acf2:	f107 011c 	add.w	r1, r7, #28
 800acf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acf8:	440b      	add	r3, r1
 800acfa:	781b      	ldrb	r3, [r3, #0]
 800acfc:	4053      	eors	r3, r2
 800acfe:	b2d9      	uxtb	r1, r3
 800ad00:	683a      	ldr	r2, [r7, #0]
 800ad02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad04:	4413      	add	r3, r2
 800ad06:	f203 1301 	addw	r3, r3, #257	; 0x101
 800ad0a:	460a      	mov	r2, r1
 800ad0c:	701a      	strb	r2, [r3, #0]
 800ad0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad10:	3301      	adds	r3, #1
 800ad12:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad16:	2b0f      	cmp	r3, #15
 800ad18:	dde5      	ble.n	800ace6 <AES_CMAC_Final+0xf6>
 800ad1a:	e098      	b.n	800ae4e <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800ad1c:	7f3b      	ldrb	r3, [r7, #28]
 800ad1e:	b25b      	sxtb	r3, r3
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	da31      	bge.n	800ad88 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 800ad24:	2300      	movs	r3, #0
 800ad26:	63bb      	str	r3, [r7, #56]	; 0x38
 800ad28:	e01c      	b.n	800ad64 <AES_CMAC_Final+0x174>
 800ad2a:	f107 021c 	add.w	r2, r7, #28
 800ad2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad30:	4413      	add	r3, r2
 800ad32:	781b      	ldrb	r3, [r3, #0]
 800ad34:	005b      	lsls	r3, r3, #1
 800ad36:	b25a      	sxtb	r2, r3
 800ad38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad3a:	3301      	adds	r3, #1
 800ad3c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800ad40:	440b      	add	r3, r1
 800ad42:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800ad46:	09db      	lsrs	r3, r3, #7
 800ad48:	b2db      	uxtb	r3, r3
 800ad4a:	b25b      	sxtb	r3, r3
 800ad4c:	4313      	orrs	r3, r2
 800ad4e:	b25b      	sxtb	r3, r3
 800ad50:	b2d9      	uxtb	r1, r3
 800ad52:	f107 021c 	add.w	r2, r7, #28
 800ad56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad58:	4413      	add	r3, r2
 800ad5a:	460a      	mov	r2, r1
 800ad5c:	701a      	strb	r2, [r3, #0]
 800ad5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad60:	3301      	adds	r3, #1
 800ad62:	63bb      	str	r3, [r7, #56]	; 0x38
 800ad64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad66:	2b0e      	cmp	r3, #14
 800ad68:	dddf      	ble.n	800ad2a <AES_CMAC_Final+0x13a>
 800ad6a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ad6e:	005b      	lsls	r3, r3, #1
 800ad70:	b2db      	uxtb	r3, r3
 800ad72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 800ad76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ad7a:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800ad7e:	43db      	mvns	r3, r3
 800ad80:	b2db      	uxtb	r3, r3
 800ad82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ad86:	e028      	b.n	800adda <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800ad88:	2300      	movs	r3, #0
 800ad8a:	637b      	str	r3, [r7, #52]	; 0x34
 800ad8c:	e01c      	b.n	800adc8 <AES_CMAC_Final+0x1d8>
 800ad8e:	f107 021c 	add.w	r2, r7, #28
 800ad92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad94:	4413      	add	r3, r2
 800ad96:	781b      	ldrb	r3, [r3, #0]
 800ad98:	005b      	lsls	r3, r3, #1
 800ad9a:	b25a      	sxtb	r2, r3
 800ad9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad9e:	3301      	adds	r3, #1
 800ada0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800ada4:	440b      	add	r3, r1
 800ada6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800adaa:	09db      	lsrs	r3, r3, #7
 800adac:	b2db      	uxtb	r3, r3
 800adae:	b25b      	sxtb	r3, r3
 800adb0:	4313      	orrs	r3, r2
 800adb2:	b25b      	sxtb	r3, r3
 800adb4:	b2d9      	uxtb	r1, r3
 800adb6:	f107 021c 	add.w	r2, r7, #28
 800adba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adbc:	4413      	add	r3, r2
 800adbe:	460a      	mov	r2, r1
 800adc0:	701a      	strb	r2, [r3, #0]
 800adc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adc4:	3301      	adds	r3, #1
 800adc6:	637b      	str	r3, [r7, #52]	; 0x34
 800adc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adca:	2b0e      	cmp	r3, #14
 800adcc:	dddf      	ble.n	800ad8e <AES_CMAC_Final+0x19e>
 800adce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800add2:	005b      	lsls	r3, r3, #1
 800add4:	b2db      	uxtb	r3, r3
 800add6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800ade0:	683a      	ldr	r2, [r7, #0]
 800ade2:	4413      	add	r3, r2
 800ade4:	2280      	movs	r2, #128	; 0x80
 800ade6:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800adea:	e007      	b.n	800adfc <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800adf2:	683a      	ldr	r2, [r7, #0]
 800adf4:	4413      	add	r3, r2
 800adf6:	2200      	movs	r2, #0
 800adf8:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800ae02:	1c5a      	adds	r2, r3, #1
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800ae10:	2b0f      	cmp	r3, #15
 800ae12:	d9eb      	bls.n	800adec <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800ae14:	2300      	movs	r3, #0
 800ae16:	633b      	str	r3, [r7, #48]	; 0x30
 800ae18:	e016      	b.n	800ae48 <AES_CMAC_Final+0x258>
 800ae1a:	683a      	ldr	r2, [r7, #0]
 800ae1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae1e:	4413      	add	r3, r2
 800ae20:	f203 1301 	addw	r3, r3, #257	; 0x101
 800ae24:	781a      	ldrb	r2, [r3, #0]
 800ae26:	f107 011c 	add.w	r1, r7, #28
 800ae2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae2c:	440b      	add	r3, r1
 800ae2e:	781b      	ldrb	r3, [r3, #0]
 800ae30:	4053      	eors	r3, r2
 800ae32:	b2d9      	uxtb	r1, r3
 800ae34:	683a      	ldr	r2, [r7, #0]
 800ae36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae38:	4413      	add	r3, r2
 800ae3a:	f203 1301 	addw	r3, r3, #257	; 0x101
 800ae3e:	460a      	mov	r2, r1
 800ae40:	701a      	strb	r2, [r3, #0]
 800ae42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae44:	3301      	adds	r3, #1
 800ae46:	633b      	str	r3, [r7, #48]	; 0x30
 800ae48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae4a:	2b0f      	cmp	r3, #15
 800ae4c:	dde5      	ble.n	800ae1a <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800ae4e:	2300      	movs	r3, #0
 800ae50:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ae52:	e015      	b.n	800ae80 <AES_CMAC_Final+0x290>
 800ae54:	683a      	ldr	r2, [r7, #0]
 800ae56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae58:	4413      	add	r3, r2
 800ae5a:	33f1      	adds	r3, #241	; 0xf1
 800ae5c:	781a      	ldrb	r2, [r3, #0]
 800ae5e:	6839      	ldr	r1, [r7, #0]
 800ae60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae62:	440b      	add	r3, r1
 800ae64:	f203 1301 	addw	r3, r3, #257	; 0x101
 800ae68:	781b      	ldrb	r3, [r3, #0]
 800ae6a:	4053      	eors	r3, r2
 800ae6c:	b2d9      	uxtb	r1, r3
 800ae6e:	683a      	ldr	r2, [r7, #0]
 800ae70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae72:	4413      	add	r3, r2
 800ae74:	33f1      	adds	r3, #241	; 0xf1
 800ae76:	460a      	mov	r2, r1
 800ae78:	701a      	strb	r2, [r3, #0]
 800ae7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae7c:	3301      	adds	r3, #1
 800ae7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ae80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae82:	2b0f      	cmp	r3, #15
 800ae84:	dde6      	ble.n	800ae54 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800ae8c:	f107 030c 	add.w	r3, r7, #12
 800ae90:	2210      	movs	r2, #16
 800ae92:	4618      	mov	r0, r3
 800ae94:	f00b fae9 	bl	801646a <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800ae98:	683a      	ldr	r2, [r7, #0]
 800ae9a:	f107 030c 	add.w	r3, r7, #12
 800ae9e:	6879      	ldr	r1, [r7, #4]
 800aea0:	4618      	mov	r0, r3
 800aea2:	f000 fd1d 	bl	800b8e0 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800aea6:	f107 031c 	add.w	r3, r7, #28
 800aeaa:	2210      	movs	r2, #16
 800aeac:	2100      	movs	r1, #0
 800aeae:	4618      	mov	r0, r3
 800aeb0:	f00b fb16 	bl	80164e0 <memset1>
}
 800aeb4:	bf00      	nop
 800aeb6:	3748      	adds	r7, #72	; 0x48
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800aebc:	b480      	push	{r7}
 800aebe:	b083      	sub	sp, #12
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
 800aec4:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	781a      	ldrb	r2, [r3, #0]
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	3301      	adds	r3, #1
 800aed2:	683a      	ldr	r2, [r7, #0]
 800aed4:	7852      	ldrb	r2, [r2, #1]
 800aed6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	3302      	adds	r3, #2
 800aedc:	683a      	ldr	r2, [r7, #0]
 800aede:	7892      	ldrb	r2, [r2, #2]
 800aee0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	3303      	adds	r3, #3
 800aee6:	683a      	ldr	r2, [r7, #0]
 800aee8:	78d2      	ldrb	r2, [r2, #3]
 800aeea:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	3304      	adds	r3, #4
 800aef0:	683a      	ldr	r2, [r7, #0]
 800aef2:	7912      	ldrb	r2, [r2, #4]
 800aef4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	3305      	adds	r3, #5
 800aefa:	683a      	ldr	r2, [r7, #0]
 800aefc:	7952      	ldrb	r2, [r2, #5]
 800aefe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	3306      	adds	r3, #6
 800af04:	683a      	ldr	r2, [r7, #0]
 800af06:	7992      	ldrb	r2, [r2, #6]
 800af08:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	3307      	adds	r3, #7
 800af0e:	683a      	ldr	r2, [r7, #0]
 800af10:	79d2      	ldrb	r2, [r2, #7]
 800af12:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	3308      	adds	r3, #8
 800af18:	683a      	ldr	r2, [r7, #0]
 800af1a:	7a12      	ldrb	r2, [r2, #8]
 800af1c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	3309      	adds	r3, #9
 800af22:	683a      	ldr	r2, [r7, #0]
 800af24:	7a52      	ldrb	r2, [r2, #9]
 800af26:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	330a      	adds	r3, #10
 800af2c:	683a      	ldr	r2, [r7, #0]
 800af2e:	7a92      	ldrb	r2, [r2, #10]
 800af30:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	330b      	adds	r3, #11
 800af36:	683a      	ldr	r2, [r7, #0]
 800af38:	7ad2      	ldrb	r2, [r2, #11]
 800af3a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	330c      	adds	r3, #12
 800af40:	683a      	ldr	r2, [r7, #0]
 800af42:	7b12      	ldrb	r2, [r2, #12]
 800af44:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	330d      	adds	r3, #13
 800af4a:	683a      	ldr	r2, [r7, #0]
 800af4c:	7b52      	ldrb	r2, [r2, #13]
 800af4e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	330e      	adds	r3, #14
 800af54:	683a      	ldr	r2, [r7, #0]
 800af56:	7b92      	ldrb	r2, [r2, #14]
 800af58:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	330f      	adds	r3, #15
 800af5e:	683a      	ldr	r2, [r7, #0]
 800af60:	7bd2      	ldrb	r2, [r2, #15]
 800af62:	701a      	strb	r2, [r3, #0]
#endif
}
 800af64:	bf00      	nop
 800af66:	370c      	adds	r7, #12
 800af68:	46bd      	mov	sp, r7
 800af6a:	bc80      	pop	{r7}
 800af6c:	4770      	bx	lr

0800af6e <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800af6e:	b480      	push	{r7}
 800af70:	b085      	sub	sp, #20
 800af72:	af00      	add	r7, sp, #0
 800af74:	60f8      	str	r0, [r7, #12]
 800af76:	60b9      	str	r1, [r7, #8]
 800af78:	4613      	mov	r3, r2
 800af7a:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800af7c:	e007      	b.n	800af8e <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800af7e:	68ba      	ldr	r2, [r7, #8]
 800af80:	1c53      	adds	r3, r2, #1
 800af82:	60bb      	str	r3, [r7, #8]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	1c59      	adds	r1, r3, #1
 800af88:	60f9      	str	r1, [r7, #12]
 800af8a:	7812      	ldrb	r2, [r2, #0]
 800af8c:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800af8e:	79fb      	ldrb	r3, [r7, #7]
 800af90:	1e5a      	subs	r2, r3, #1
 800af92:	71fa      	strb	r2, [r7, #7]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d1f2      	bne.n	800af7e <copy_block_nn+0x10>
}
 800af98:	bf00      	nop
 800af9a:	bf00      	nop
 800af9c:	3714      	adds	r7, #20
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bc80      	pop	{r7}
 800afa2:	4770      	bx	lr

0800afa4 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800afa4:	b480      	push	{r7}
 800afa6:	b083      	sub	sp, #12
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	781a      	ldrb	r2, [r3, #0]
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	781b      	ldrb	r3, [r3, #0]
 800afb6:	4053      	eors	r3, r2
 800afb8:	b2da      	uxtb	r2, r3
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	3301      	adds	r3, #1
 800afc2:	7819      	ldrb	r1, [r3, #0]
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	3301      	adds	r3, #1
 800afc8:	781a      	ldrb	r2, [r3, #0]
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	3301      	adds	r3, #1
 800afce:	404a      	eors	r2, r1
 800afd0:	b2d2      	uxtb	r2, r2
 800afd2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	3302      	adds	r3, #2
 800afd8:	7819      	ldrb	r1, [r3, #0]
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	3302      	adds	r3, #2
 800afde:	781a      	ldrb	r2, [r3, #0]
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	3302      	adds	r3, #2
 800afe4:	404a      	eors	r2, r1
 800afe6:	b2d2      	uxtb	r2, r2
 800afe8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	3303      	adds	r3, #3
 800afee:	7819      	ldrb	r1, [r3, #0]
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	3303      	adds	r3, #3
 800aff4:	781a      	ldrb	r2, [r3, #0]
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	3303      	adds	r3, #3
 800affa:	404a      	eors	r2, r1
 800affc:	b2d2      	uxtb	r2, r2
 800affe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	3304      	adds	r3, #4
 800b004:	7819      	ldrb	r1, [r3, #0]
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	3304      	adds	r3, #4
 800b00a:	781a      	ldrb	r2, [r3, #0]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	3304      	adds	r3, #4
 800b010:	404a      	eors	r2, r1
 800b012:	b2d2      	uxtb	r2, r2
 800b014:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	3305      	adds	r3, #5
 800b01a:	7819      	ldrb	r1, [r3, #0]
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	3305      	adds	r3, #5
 800b020:	781a      	ldrb	r2, [r3, #0]
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	3305      	adds	r3, #5
 800b026:	404a      	eors	r2, r1
 800b028:	b2d2      	uxtb	r2, r2
 800b02a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	3306      	adds	r3, #6
 800b030:	7819      	ldrb	r1, [r3, #0]
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	3306      	adds	r3, #6
 800b036:	781a      	ldrb	r2, [r3, #0]
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	3306      	adds	r3, #6
 800b03c:	404a      	eors	r2, r1
 800b03e:	b2d2      	uxtb	r2, r2
 800b040:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	3307      	adds	r3, #7
 800b046:	7819      	ldrb	r1, [r3, #0]
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	3307      	adds	r3, #7
 800b04c:	781a      	ldrb	r2, [r3, #0]
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	3307      	adds	r3, #7
 800b052:	404a      	eors	r2, r1
 800b054:	b2d2      	uxtb	r2, r2
 800b056:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	3308      	adds	r3, #8
 800b05c:	7819      	ldrb	r1, [r3, #0]
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	3308      	adds	r3, #8
 800b062:	781a      	ldrb	r2, [r3, #0]
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	3308      	adds	r3, #8
 800b068:	404a      	eors	r2, r1
 800b06a:	b2d2      	uxtb	r2, r2
 800b06c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	3309      	adds	r3, #9
 800b072:	7819      	ldrb	r1, [r3, #0]
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	3309      	adds	r3, #9
 800b078:	781a      	ldrb	r2, [r3, #0]
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	3309      	adds	r3, #9
 800b07e:	404a      	eors	r2, r1
 800b080:	b2d2      	uxtb	r2, r2
 800b082:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	330a      	adds	r3, #10
 800b088:	7819      	ldrb	r1, [r3, #0]
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	330a      	adds	r3, #10
 800b08e:	781a      	ldrb	r2, [r3, #0]
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	330a      	adds	r3, #10
 800b094:	404a      	eors	r2, r1
 800b096:	b2d2      	uxtb	r2, r2
 800b098:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	330b      	adds	r3, #11
 800b09e:	7819      	ldrb	r1, [r3, #0]
 800b0a0:	683b      	ldr	r3, [r7, #0]
 800b0a2:	330b      	adds	r3, #11
 800b0a4:	781a      	ldrb	r2, [r3, #0]
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	330b      	adds	r3, #11
 800b0aa:	404a      	eors	r2, r1
 800b0ac:	b2d2      	uxtb	r2, r2
 800b0ae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	330c      	adds	r3, #12
 800b0b4:	7819      	ldrb	r1, [r3, #0]
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	330c      	adds	r3, #12
 800b0ba:	781a      	ldrb	r2, [r3, #0]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	330c      	adds	r3, #12
 800b0c0:	404a      	eors	r2, r1
 800b0c2:	b2d2      	uxtb	r2, r2
 800b0c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	330d      	adds	r3, #13
 800b0ca:	7819      	ldrb	r1, [r3, #0]
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	330d      	adds	r3, #13
 800b0d0:	781a      	ldrb	r2, [r3, #0]
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	330d      	adds	r3, #13
 800b0d6:	404a      	eors	r2, r1
 800b0d8:	b2d2      	uxtb	r2, r2
 800b0da:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	330e      	adds	r3, #14
 800b0e0:	7819      	ldrb	r1, [r3, #0]
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	330e      	adds	r3, #14
 800b0e6:	781a      	ldrb	r2, [r3, #0]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	330e      	adds	r3, #14
 800b0ec:	404a      	eors	r2, r1
 800b0ee:	b2d2      	uxtb	r2, r2
 800b0f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	330f      	adds	r3, #15
 800b0f6:	7819      	ldrb	r1, [r3, #0]
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	330f      	adds	r3, #15
 800b0fc:	781a      	ldrb	r2, [r3, #0]
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	330f      	adds	r3, #15
 800b102:	404a      	eors	r2, r1
 800b104:	b2d2      	uxtb	r2, r2
 800b106:	701a      	strb	r2, [r3, #0]
#endif
}
 800b108:	bf00      	nop
 800b10a:	370c      	adds	r7, #12
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bc80      	pop	{r7}
 800b110:	4770      	bx	lr

0800b112 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800b112:	b480      	push	{r7}
 800b114:	b085      	sub	sp, #20
 800b116:	af00      	add	r7, sp, #0
 800b118:	60f8      	str	r0, [r7, #12]
 800b11a:	60b9      	str	r1, [r7, #8]
 800b11c:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800b11e:	68bb      	ldr	r3, [r7, #8]
 800b120:	781a      	ldrb	r2, [r3, #0]
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	781b      	ldrb	r3, [r3, #0]
 800b126:	4053      	eors	r3, r2
 800b128:	b2da      	uxtb	r2, r3
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800b12e:	68bb      	ldr	r3, [r7, #8]
 800b130:	3301      	adds	r3, #1
 800b132:	7819      	ldrb	r1, [r3, #0]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	3301      	adds	r3, #1
 800b138:	781a      	ldrb	r2, [r3, #0]
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	3301      	adds	r3, #1
 800b13e:	404a      	eors	r2, r1
 800b140:	b2d2      	uxtb	r2, r2
 800b142:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800b144:	68bb      	ldr	r3, [r7, #8]
 800b146:	3302      	adds	r3, #2
 800b148:	7819      	ldrb	r1, [r3, #0]
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	3302      	adds	r3, #2
 800b14e:	781a      	ldrb	r2, [r3, #0]
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	3302      	adds	r3, #2
 800b154:	404a      	eors	r2, r1
 800b156:	b2d2      	uxtb	r2, r2
 800b158:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	3303      	adds	r3, #3
 800b15e:	7819      	ldrb	r1, [r3, #0]
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	3303      	adds	r3, #3
 800b164:	781a      	ldrb	r2, [r3, #0]
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	3303      	adds	r3, #3
 800b16a:	404a      	eors	r2, r1
 800b16c:	b2d2      	uxtb	r2, r2
 800b16e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	3304      	adds	r3, #4
 800b174:	7819      	ldrb	r1, [r3, #0]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	3304      	adds	r3, #4
 800b17a:	781a      	ldrb	r2, [r3, #0]
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	3304      	adds	r3, #4
 800b180:	404a      	eors	r2, r1
 800b182:	b2d2      	uxtb	r2, r2
 800b184:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	3305      	adds	r3, #5
 800b18a:	7819      	ldrb	r1, [r3, #0]
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	3305      	adds	r3, #5
 800b190:	781a      	ldrb	r2, [r3, #0]
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	3305      	adds	r3, #5
 800b196:	404a      	eors	r2, r1
 800b198:	b2d2      	uxtb	r2, r2
 800b19a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	3306      	adds	r3, #6
 800b1a0:	7819      	ldrb	r1, [r3, #0]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	3306      	adds	r3, #6
 800b1a6:	781a      	ldrb	r2, [r3, #0]
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	3306      	adds	r3, #6
 800b1ac:	404a      	eors	r2, r1
 800b1ae:	b2d2      	uxtb	r2, r2
 800b1b0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	3307      	adds	r3, #7
 800b1b6:	7819      	ldrb	r1, [r3, #0]
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	3307      	adds	r3, #7
 800b1bc:	781a      	ldrb	r2, [r3, #0]
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	3307      	adds	r3, #7
 800b1c2:	404a      	eors	r2, r1
 800b1c4:	b2d2      	uxtb	r2, r2
 800b1c6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	3308      	adds	r3, #8
 800b1cc:	7819      	ldrb	r1, [r3, #0]
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	3308      	adds	r3, #8
 800b1d2:	781a      	ldrb	r2, [r3, #0]
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	3308      	adds	r3, #8
 800b1d8:	404a      	eors	r2, r1
 800b1da:	b2d2      	uxtb	r2, r2
 800b1dc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	3309      	adds	r3, #9
 800b1e2:	7819      	ldrb	r1, [r3, #0]
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	3309      	adds	r3, #9
 800b1e8:	781a      	ldrb	r2, [r3, #0]
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	3309      	adds	r3, #9
 800b1ee:	404a      	eors	r2, r1
 800b1f0:	b2d2      	uxtb	r2, r2
 800b1f2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	330a      	adds	r3, #10
 800b1f8:	7819      	ldrb	r1, [r3, #0]
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	330a      	adds	r3, #10
 800b1fe:	781a      	ldrb	r2, [r3, #0]
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	330a      	adds	r3, #10
 800b204:	404a      	eors	r2, r1
 800b206:	b2d2      	uxtb	r2, r2
 800b208:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	330b      	adds	r3, #11
 800b20e:	7819      	ldrb	r1, [r3, #0]
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	330b      	adds	r3, #11
 800b214:	781a      	ldrb	r2, [r3, #0]
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	330b      	adds	r3, #11
 800b21a:	404a      	eors	r2, r1
 800b21c:	b2d2      	uxtb	r2, r2
 800b21e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	330c      	adds	r3, #12
 800b224:	7819      	ldrb	r1, [r3, #0]
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	330c      	adds	r3, #12
 800b22a:	781a      	ldrb	r2, [r3, #0]
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	330c      	adds	r3, #12
 800b230:	404a      	eors	r2, r1
 800b232:	b2d2      	uxtb	r2, r2
 800b234:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	330d      	adds	r3, #13
 800b23a:	7819      	ldrb	r1, [r3, #0]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	330d      	adds	r3, #13
 800b240:	781a      	ldrb	r2, [r3, #0]
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	330d      	adds	r3, #13
 800b246:	404a      	eors	r2, r1
 800b248:	b2d2      	uxtb	r2, r2
 800b24a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	330e      	adds	r3, #14
 800b250:	7819      	ldrb	r1, [r3, #0]
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	330e      	adds	r3, #14
 800b256:	781a      	ldrb	r2, [r3, #0]
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	330e      	adds	r3, #14
 800b25c:	404a      	eors	r2, r1
 800b25e:	b2d2      	uxtb	r2, r2
 800b260:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	330f      	adds	r3, #15
 800b266:	7819      	ldrb	r1, [r3, #0]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	330f      	adds	r3, #15
 800b26c:	781a      	ldrb	r2, [r3, #0]
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	330f      	adds	r3, #15
 800b272:	404a      	eors	r2, r1
 800b274:	b2d2      	uxtb	r2, r2
 800b276:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800b278:	bf00      	nop
 800b27a:	3714      	adds	r7, #20
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bc80      	pop	{r7}
 800b280:	4770      	bx	lr

0800b282 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800b282:	b580      	push	{r7, lr}
 800b284:	b082      	sub	sp, #8
 800b286:	af00      	add	r7, sp, #0
 800b288:	6078      	str	r0, [r7, #4]
 800b28a:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800b28c:	6839      	ldr	r1, [r7, #0]
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f7ff fe88 	bl	800afa4 <xor_block>
}
 800b294:	bf00      	nop
 800b296:	3708      	adds	r7, #8
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}

0800b29c <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800b29c:	b480      	push	{r7}
 800b29e:	b085      	sub	sp, #20
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	781b      	ldrb	r3, [r3, #0]
 800b2a8:	461a      	mov	r2, r3
 800b2aa:	4b48      	ldr	r3, [pc, #288]	; (800b3cc <shift_sub_rows+0x130>)
 800b2ac:	5c9a      	ldrb	r2, [r3, r2]
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	701a      	strb	r2, [r3, #0]
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	3304      	adds	r3, #4
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	3304      	adds	r3, #4
 800b2be:	4a43      	ldr	r2, [pc, #268]	; (800b3cc <shift_sub_rows+0x130>)
 800b2c0:	5c52      	ldrb	r2, [r2, r1]
 800b2c2:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	3308      	adds	r3, #8
 800b2c8:	781b      	ldrb	r3, [r3, #0]
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	3308      	adds	r3, #8
 800b2d0:	4a3e      	ldr	r2, [pc, #248]	; (800b3cc <shift_sub_rows+0x130>)
 800b2d2:	5c52      	ldrb	r2, [r2, r1]
 800b2d4:	701a      	strb	r2, [r3, #0]
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	330c      	adds	r3, #12
 800b2da:	781b      	ldrb	r3, [r3, #0]
 800b2dc:	4619      	mov	r1, r3
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	330c      	adds	r3, #12
 800b2e2:	4a3a      	ldr	r2, [pc, #232]	; (800b3cc <shift_sub_rows+0x130>)
 800b2e4:	5c52      	ldrb	r2, [r2, r1]
 800b2e6:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	785b      	ldrb	r3, [r3, #1]
 800b2ec:	73fb      	strb	r3, [r7, #15]
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	3305      	adds	r3, #5
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	4619      	mov	r1, r3
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	3301      	adds	r3, #1
 800b2fa:	4a34      	ldr	r2, [pc, #208]	; (800b3cc <shift_sub_rows+0x130>)
 800b2fc:	5c52      	ldrb	r2, [r2, r1]
 800b2fe:	701a      	strb	r2, [r3, #0]
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	3309      	adds	r3, #9
 800b304:	781b      	ldrb	r3, [r3, #0]
 800b306:	4619      	mov	r1, r3
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	3305      	adds	r3, #5
 800b30c:	4a2f      	ldr	r2, [pc, #188]	; (800b3cc <shift_sub_rows+0x130>)
 800b30e:	5c52      	ldrb	r2, [r2, r1]
 800b310:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	330d      	adds	r3, #13
 800b316:	781b      	ldrb	r3, [r3, #0]
 800b318:	4619      	mov	r1, r3
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	3309      	adds	r3, #9
 800b31e:	4a2b      	ldr	r2, [pc, #172]	; (800b3cc <shift_sub_rows+0x130>)
 800b320:	5c52      	ldrb	r2, [r2, r1]
 800b322:	701a      	strb	r2, [r3, #0]
 800b324:	7bfa      	ldrb	r2, [r7, #15]
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	330d      	adds	r3, #13
 800b32a:	4928      	ldr	r1, [pc, #160]	; (800b3cc <shift_sub_rows+0x130>)
 800b32c:	5c8a      	ldrb	r2, [r1, r2]
 800b32e:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	789b      	ldrb	r3, [r3, #2]
 800b334:	73fb      	strb	r3, [r7, #15]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	330a      	adds	r3, #10
 800b33a:	781b      	ldrb	r3, [r3, #0]
 800b33c:	4619      	mov	r1, r3
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	3302      	adds	r3, #2
 800b342:	4a22      	ldr	r2, [pc, #136]	; (800b3cc <shift_sub_rows+0x130>)
 800b344:	5c52      	ldrb	r2, [r2, r1]
 800b346:	701a      	strb	r2, [r3, #0]
 800b348:	7bfa      	ldrb	r2, [r7, #15]
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	330a      	adds	r3, #10
 800b34e:	491f      	ldr	r1, [pc, #124]	; (800b3cc <shift_sub_rows+0x130>)
 800b350:	5c8a      	ldrb	r2, [r1, r2]
 800b352:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	799b      	ldrb	r3, [r3, #6]
 800b358:	73fb      	strb	r3, [r7, #15]
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	330e      	adds	r3, #14
 800b35e:	781b      	ldrb	r3, [r3, #0]
 800b360:	4619      	mov	r1, r3
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	3306      	adds	r3, #6
 800b366:	4a19      	ldr	r2, [pc, #100]	; (800b3cc <shift_sub_rows+0x130>)
 800b368:	5c52      	ldrb	r2, [r2, r1]
 800b36a:	701a      	strb	r2, [r3, #0]
 800b36c:	7bfa      	ldrb	r2, [r7, #15]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	330e      	adds	r3, #14
 800b372:	4916      	ldr	r1, [pc, #88]	; (800b3cc <shift_sub_rows+0x130>)
 800b374:	5c8a      	ldrb	r2, [r1, r2]
 800b376:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	7bdb      	ldrb	r3, [r3, #15]
 800b37c:	73fb      	strb	r3, [r7, #15]
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	330b      	adds	r3, #11
 800b382:	781b      	ldrb	r3, [r3, #0]
 800b384:	4619      	mov	r1, r3
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	330f      	adds	r3, #15
 800b38a:	4a10      	ldr	r2, [pc, #64]	; (800b3cc <shift_sub_rows+0x130>)
 800b38c:	5c52      	ldrb	r2, [r2, r1]
 800b38e:	701a      	strb	r2, [r3, #0]
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	3307      	adds	r3, #7
 800b394:	781b      	ldrb	r3, [r3, #0]
 800b396:	4619      	mov	r1, r3
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	330b      	adds	r3, #11
 800b39c:	4a0b      	ldr	r2, [pc, #44]	; (800b3cc <shift_sub_rows+0x130>)
 800b39e:	5c52      	ldrb	r2, [r2, r1]
 800b3a0:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	3303      	adds	r3, #3
 800b3a6:	781b      	ldrb	r3, [r3, #0]
 800b3a8:	4619      	mov	r1, r3
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	3307      	adds	r3, #7
 800b3ae:	4a07      	ldr	r2, [pc, #28]	; (800b3cc <shift_sub_rows+0x130>)
 800b3b0:	5c52      	ldrb	r2, [r2, r1]
 800b3b2:	701a      	strb	r2, [r3, #0]
 800b3b4:	7bfa      	ldrb	r2, [r7, #15]
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	3303      	adds	r3, #3
 800b3ba:	4904      	ldr	r1, [pc, #16]	; (800b3cc <shift_sub_rows+0x130>)
 800b3bc:	5c8a      	ldrb	r2, [r1, r2]
 800b3be:	701a      	strb	r2, [r3, #0]
}
 800b3c0:	bf00      	nop
 800b3c2:	3714      	adds	r7, #20
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	bc80      	pop	{r7}
 800b3c8:	4770      	bx	lr
 800b3ca:	bf00      	nop
 800b3cc:	0801b714 	.word	0x0801b714

0800b3d0 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b086      	sub	sp, #24
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800b3d8:	f107 0308 	add.w	r3, r7, #8
 800b3dc:	6879      	ldr	r1, [r7, #4]
 800b3de:	4618      	mov	r0, r3
 800b3e0:	f7ff fd6c 	bl	800aebc <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800b3e4:	7a3b      	ldrb	r3, [r7, #8]
 800b3e6:	461a      	mov	r2, r3
 800b3e8:	4b9a      	ldr	r3, [pc, #616]	; (800b654 <mix_sub_columns+0x284>)
 800b3ea:	5c9a      	ldrb	r2, [r3, r2]
 800b3ec:	7b7b      	ldrb	r3, [r7, #13]
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	4b99      	ldr	r3, [pc, #612]	; (800b658 <mix_sub_columns+0x288>)
 800b3f2:	5c5b      	ldrb	r3, [r3, r1]
 800b3f4:	4053      	eors	r3, r2
 800b3f6:	b2da      	uxtb	r2, r3
 800b3f8:	7cbb      	ldrb	r3, [r7, #18]
 800b3fa:	4619      	mov	r1, r3
 800b3fc:	4b97      	ldr	r3, [pc, #604]	; (800b65c <mix_sub_columns+0x28c>)
 800b3fe:	5c5b      	ldrb	r3, [r3, r1]
 800b400:	4053      	eors	r3, r2
 800b402:	b2da      	uxtb	r2, r3
 800b404:	7dfb      	ldrb	r3, [r7, #23]
 800b406:	4619      	mov	r1, r3
 800b408:	4b94      	ldr	r3, [pc, #592]	; (800b65c <mix_sub_columns+0x28c>)
 800b40a:	5c5b      	ldrb	r3, [r3, r1]
 800b40c:	4053      	eors	r3, r2
 800b40e:	b2da      	uxtb	r2, r3
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800b414:	7a3b      	ldrb	r3, [r7, #8]
 800b416:	461a      	mov	r2, r3
 800b418:	4b90      	ldr	r3, [pc, #576]	; (800b65c <mix_sub_columns+0x28c>)
 800b41a:	5c9a      	ldrb	r2, [r3, r2]
 800b41c:	7b7b      	ldrb	r3, [r7, #13]
 800b41e:	4619      	mov	r1, r3
 800b420:	4b8c      	ldr	r3, [pc, #560]	; (800b654 <mix_sub_columns+0x284>)
 800b422:	5c5b      	ldrb	r3, [r3, r1]
 800b424:	4053      	eors	r3, r2
 800b426:	b2da      	uxtb	r2, r3
 800b428:	7cbb      	ldrb	r3, [r7, #18]
 800b42a:	4619      	mov	r1, r3
 800b42c:	4b8a      	ldr	r3, [pc, #552]	; (800b658 <mix_sub_columns+0x288>)
 800b42e:	5c5b      	ldrb	r3, [r3, r1]
 800b430:	4053      	eors	r3, r2
 800b432:	b2d9      	uxtb	r1, r3
 800b434:	7dfb      	ldrb	r3, [r7, #23]
 800b436:	461a      	mov	r2, r3
 800b438:	4b88      	ldr	r3, [pc, #544]	; (800b65c <mix_sub_columns+0x28c>)
 800b43a:	5c9a      	ldrb	r2, [r3, r2]
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	3301      	adds	r3, #1
 800b440:	404a      	eors	r2, r1
 800b442:	b2d2      	uxtb	r2, r2
 800b444:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800b446:	7a3b      	ldrb	r3, [r7, #8]
 800b448:	461a      	mov	r2, r3
 800b44a:	4b84      	ldr	r3, [pc, #528]	; (800b65c <mix_sub_columns+0x28c>)
 800b44c:	5c9a      	ldrb	r2, [r3, r2]
 800b44e:	7b7b      	ldrb	r3, [r7, #13]
 800b450:	4619      	mov	r1, r3
 800b452:	4b82      	ldr	r3, [pc, #520]	; (800b65c <mix_sub_columns+0x28c>)
 800b454:	5c5b      	ldrb	r3, [r3, r1]
 800b456:	4053      	eors	r3, r2
 800b458:	b2da      	uxtb	r2, r3
 800b45a:	7cbb      	ldrb	r3, [r7, #18]
 800b45c:	4619      	mov	r1, r3
 800b45e:	4b7d      	ldr	r3, [pc, #500]	; (800b654 <mix_sub_columns+0x284>)
 800b460:	5c5b      	ldrb	r3, [r3, r1]
 800b462:	4053      	eors	r3, r2
 800b464:	b2d9      	uxtb	r1, r3
 800b466:	7dfb      	ldrb	r3, [r7, #23]
 800b468:	461a      	mov	r2, r3
 800b46a:	4b7b      	ldr	r3, [pc, #492]	; (800b658 <mix_sub_columns+0x288>)
 800b46c:	5c9a      	ldrb	r2, [r3, r2]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	3302      	adds	r3, #2
 800b472:	404a      	eors	r2, r1
 800b474:	b2d2      	uxtb	r2, r2
 800b476:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800b478:	7a3b      	ldrb	r3, [r7, #8]
 800b47a:	461a      	mov	r2, r3
 800b47c:	4b76      	ldr	r3, [pc, #472]	; (800b658 <mix_sub_columns+0x288>)
 800b47e:	5c9a      	ldrb	r2, [r3, r2]
 800b480:	7b7b      	ldrb	r3, [r7, #13]
 800b482:	4619      	mov	r1, r3
 800b484:	4b75      	ldr	r3, [pc, #468]	; (800b65c <mix_sub_columns+0x28c>)
 800b486:	5c5b      	ldrb	r3, [r3, r1]
 800b488:	4053      	eors	r3, r2
 800b48a:	b2da      	uxtb	r2, r3
 800b48c:	7cbb      	ldrb	r3, [r7, #18]
 800b48e:	4619      	mov	r1, r3
 800b490:	4b72      	ldr	r3, [pc, #456]	; (800b65c <mix_sub_columns+0x28c>)
 800b492:	5c5b      	ldrb	r3, [r3, r1]
 800b494:	4053      	eors	r3, r2
 800b496:	b2d9      	uxtb	r1, r3
 800b498:	7dfb      	ldrb	r3, [r7, #23]
 800b49a:	461a      	mov	r2, r3
 800b49c:	4b6d      	ldr	r3, [pc, #436]	; (800b654 <mix_sub_columns+0x284>)
 800b49e:	5c9a      	ldrb	r2, [r3, r2]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	3303      	adds	r3, #3
 800b4a4:	404a      	eors	r2, r1
 800b4a6:	b2d2      	uxtb	r2, r2
 800b4a8:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800b4aa:	7b3b      	ldrb	r3, [r7, #12]
 800b4ac:	461a      	mov	r2, r3
 800b4ae:	4b69      	ldr	r3, [pc, #420]	; (800b654 <mix_sub_columns+0x284>)
 800b4b0:	5c9a      	ldrb	r2, [r3, r2]
 800b4b2:	7c7b      	ldrb	r3, [r7, #17]
 800b4b4:	4619      	mov	r1, r3
 800b4b6:	4b68      	ldr	r3, [pc, #416]	; (800b658 <mix_sub_columns+0x288>)
 800b4b8:	5c5b      	ldrb	r3, [r3, r1]
 800b4ba:	4053      	eors	r3, r2
 800b4bc:	b2da      	uxtb	r2, r3
 800b4be:	7dbb      	ldrb	r3, [r7, #22]
 800b4c0:	4619      	mov	r1, r3
 800b4c2:	4b66      	ldr	r3, [pc, #408]	; (800b65c <mix_sub_columns+0x28c>)
 800b4c4:	5c5b      	ldrb	r3, [r3, r1]
 800b4c6:	4053      	eors	r3, r2
 800b4c8:	b2d9      	uxtb	r1, r3
 800b4ca:	7afb      	ldrb	r3, [r7, #11]
 800b4cc:	461a      	mov	r2, r3
 800b4ce:	4b63      	ldr	r3, [pc, #396]	; (800b65c <mix_sub_columns+0x28c>)
 800b4d0:	5c9a      	ldrb	r2, [r3, r2]
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	3304      	adds	r3, #4
 800b4d6:	404a      	eors	r2, r1
 800b4d8:	b2d2      	uxtb	r2, r2
 800b4da:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800b4dc:	7b3b      	ldrb	r3, [r7, #12]
 800b4de:	461a      	mov	r2, r3
 800b4e0:	4b5e      	ldr	r3, [pc, #376]	; (800b65c <mix_sub_columns+0x28c>)
 800b4e2:	5c9a      	ldrb	r2, [r3, r2]
 800b4e4:	7c7b      	ldrb	r3, [r7, #17]
 800b4e6:	4619      	mov	r1, r3
 800b4e8:	4b5a      	ldr	r3, [pc, #360]	; (800b654 <mix_sub_columns+0x284>)
 800b4ea:	5c5b      	ldrb	r3, [r3, r1]
 800b4ec:	4053      	eors	r3, r2
 800b4ee:	b2da      	uxtb	r2, r3
 800b4f0:	7dbb      	ldrb	r3, [r7, #22]
 800b4f2:	4619      	mov	r1, r3
 800b4f4:	4b58      	ldr	r3, [pc, #352]	; (800b658 <mix_sub_columns+0x288>)
 800b4f6:	5c5b      	ldrb	r3, [r3, r1]
 800b4f8:	4053      	eors	r3, r2
 800b4fa:	b2d9      	uxtb	r1, r3
 800b4fc:	7afb      	ldrb	r3, [r7, #11]
 800b4fe:	461a      	mov	r2, r3
 800b500:	4b56      	ldr	r3, [pc, #344]	; (800b65c <mix_sub_columns+0x28c>)
 800b502:	5c9a      	ldrb	r2, [r3, r2]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	3305      	adds	r3, #5
 800b508:	404a      	eors	r2, r1
 800b50a:	b2d2      	uxtb	r2, r2
 800b50c:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800b50e:	7b3b      	ldrb	r3, [r7, #12]
 800b510:	461a      	mov	r2, r3
 800b512:	4b52      	ldr	r3, [pc, #328]	; (800b65c <mix_sub_columns+0x28c>)
 800b514:	5c9a      	ldrb	r2, [r3, r2]
 800b516:	7c7b      	ldrb	r3, [r7, #17]
 800b518:	4619      	mov	r1, r3
 800b51a:	4b50      	ldr	r3, [pc, #320]	; (800b65c <mix_sub_columns+0x28c>)
 800b51c:	5c5b      	ldrb	r3, [r3, r1]
 800b51e:	4053      	eors	r3, r2
 800b520:	b2da      	uxtb	r2, r3
 800b522:	7dbb      	ldrb	r3, [r7, #22]
 800b524:	4619      	mov	r1, r3
 800b526:	4b4b      	ldr	r3, [pc, #300]	; (800b654 <mix_sub_columns+0x284>)
 800b528:	5c5b      	ldrb	r3, [r3, r1]
 800b52a:	4053      	eors	r3, r2
 800b52c:	b2d9      	uxtb	r1, r3
 800b52e:	7afb      	ldrb	r3, [r7, #11]
 800b530:	461a      	mov	r2, r3
 800b532:	4b49      	ldr	r3, [pc, #292]	; (800b658 <mix_sub_columns+0x288>)
 800b534:	5c9a      	ldrb	r2, [r3, r2]
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	3306      	adds	r3, #6
 800b53a:	404a      	eors	r2, r1
 800b53c:	b2d2      	uxtb	r2, r2
 800b53e:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800b540:	7b3b      	ldrb	r3, [r7, #12]
 800b542:	461a      	mov	r2, r3
 800b544:	4b44      	ldr	r3, [pc, #272]	; (800b658 <mix_sub_columns+0x288>)
 800b546:	5c9a      	ldrb	r2, [r3, r2]
 800b548:	7c7b      	ldrb	r3, [r7, #17]
 800b54a:	4619      	mov	r1, r3
 800b54c:	4b43      	ldr	r3, [pc, #268]	; (800b65c <mix_sub_columns+0x28c>)
 800b54e:	5c5b      	ldrb	r3, [r3, r1]
 800b550:	4053      	eors	r3, r2
 800b552:	b2da      	uxtb	r2, r3
 800b554:	7dbb      	ldrb	r3, [r7, #22]
 800b556:	4619      	mov	r1, r3
 800b558:	4b40      	ldr	r3, [pc, #256]	; (800b65c <mix_sub_columns+0x28c>)
 800b55a:	5c5b      	ldrb	r3, [r3, r1]
 800b55c:	4053      	eors	r3, r2
 800b55e:	b2d9      	uxtb	r1, r3
 800b560:	7afb      	ldrb	r3, [r7, #11]
 800b562:	461a      	mov	r2, r3
 800b564:	4b3b      	ldr	r3, [pc, #236]	; (800b654 <mix_sub_columns+0x284>)
 800b566:	5c9a      	ldrb	r2, [r3, r2]
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	3307      	adds	r3, #7
 800b56c:	404a      	eors	r2, r1
 800b56e:	b2d2      	uxtb	r2, r2
 800b570:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800b572:	7c3b      	ldrb	r3, [r7, #16]
 800b574:	461a      	mov	r2, r3
 800b576:	4b37      	ldr	r3, [pc, #220]	; (800b654 <mix_sub_columns+0x284>)
 800b578:	5c9a      	ldrb	r2, [r3, r2]
 800b57a:	7d7b      	ldrb	r3, [r7, #21]
 800b57c:	4619      	mov	r1, r3
 800b57e:	4b36      	ldr	r3, [pc, #216]	; (800b658 <mix_sub_columns+0x288>)
 800b580:	5c5b      	ldrb	r3, [r3, r1]
 800b582:	4053      	eors	r3, r2
 800b584:	b2da      	uxtb	r2, r3
 800b586:	7abb      	ldrb	r3, [r7, #10]
 800b588:	4619      	mov	r1, r3
 800b58a:	4b34      	ldr	r3, [pc, #208]	; (800b65c <mix_sub_columns+0x28c>)
 800b58c:	5c5b      	ldrb	r3, [r3, r1]
 800b58e:	4053      	eors	r3, r2
 800b590:	b2d9      	uxtb	r1, r3
 800b592:	7bfb      	ldrb	r3, [r7, #15]
 800b594:	461a      	mov	r2, r3
 800b596:	4b31      	ldr	r3, [pc, #196]	; (800b65c <mix_sub_columns+0x28c>)
 800b598:	5c9a      	ldrb	r2, [r3, r2]
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	3308      	adds	r3, #8
 800b59e:	404a      	eors	r2, r1
 800b5a0:	b2d2      	uxtb	r2, r2
 800b5a2:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800b5a4:	7c3b      	ldrb	r3, [r7, #16]
 800b5a6:	461a      	mov	r2, r3
 800b5a8:	4b2c      	ldr	r3, [pc, #176]	; (800b65c <mix_sub_columns+0x28c>)
 800b5aa:	5c9a      	ldrb	r2, [r3, r2]
 800b5ac:	7d7b      	ldrb	r3, [r7, #21]
 800b5ae:	4619      	mov	r1, r3
 800b5b0:	4b28      	ldr	r3, [pc, #160]	; (800b654 <mix_sub_columns+0x284>)
 800b5b2:	5c5b      	ldrb	r3, [r3, r1]
 800b5b4:	4053      	eors	r3, r2
 800b5b6:	b2da      	uxtb	r2, r3
 800b5b8:	7abb      	ldrb	r3, [r7, #10]
 800b5ba:	4619      	mov	r1, r3
 800b5bc:	4b26      	ldr	r3, [pc, #152]	; (800b658 <mix_sub_columns+0x288>)
 800b5be:	5c5b      	ldrb	r3, [r3, r1]
 800b5c0:	4053      	eors	r3, r2
 800b5c2:	b2d9      	uxtb	r1, r3
 800b5c4:	7bfb      	ldrb	r3, [r7, #15]
 800b5c6:	461a      	mov	r2, r3
 800b5c8:	4b24      	ldr	r3, [pc, #144]	; (800b65c <mix_sub_columns+0x28c>)
 800b5ca:	5c9a      	ldrb	r2, [r3, r2]
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	3309      	adds	r3, #9
 800b5d0:	404a      	eors	r2, r1
 800b5d2:	b2d2      	uxtb	r2, r2
 800b5d4:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800b5d6:	7c3b      	ldrb	r3, [r7, #16]
 800b5d8:	461a      	mov	r2, r3
 800b5da:	4b20      	ldr	r3, [pc, #128]	; (800b65c <mix_sub_columns+0x28c>)
 800b5dc:	5c9a      	ldrb	r2, [r3, r2]
 800b5de:	7d7b      	ldrb	r3, [r7, #21]
 800b5e0:	4619      	mov	r1, r3
 800b5e2:	4b1e      	ldr	r3, [pc, #120]	; (800b65c <mix_sub_columns+0x28c>)
 800b5e4:	5c5b      	ldrb	r3, [r3, r1]
 800b5e6:	4053      	eors	r3, r2
 800b5e8:	b2da      	uxtb	r2, r3
 800b5ea:	7abb      	ldrb	r3, [r7, #10]
 800b5ec:	4619      	mov	r1, r3
 800b5ee:	4b19      	ldr	r3, [pc, #100]	; (800b654 <mix_sub_columns+0x284>)
 800b5f0:	5c5b      	ldrb	r3, [r3, r1]
 800b5f2:	4053      	eors	r3, r2
 800b5f4:	b2d9      	uxtb	r1, r3
 800b5f6:	7bfb      	ldrb	r3, [r7, #15]
 800b5f8:	461a      	mov	r2, r3
 800b5fa:	4b17      	ldr	r3, [pc, #92]	; (800b658 <mix_sub_columns+0x288>)
 800b5fc:	5c9a      	ldrb	r2, [r3, r2]
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	330a      	adds	r3, #10
 800b602:	404a      	eors	r2, r1
 800b604:	b2d2      	uxtb	r2, r2
 800b606:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800b608:	7c3b      	ldrb	r3, [r7, #16]
 800b60a:	461a      	mov	r2, r3
 800b60c:	4b12      	ldr	r3, [pc, #72]	; (800b658 <mix_sub_columns+0x288>)
 800b60e:	5c9a      	ldrb	r2, [r3, r2]
 800b610:	7d7b      	ldrb	r3, [r7, #21]
 800b612:	4619      	mov	r1, r3
 800b614:	4b11      	ldr	r3, [pc, #68]	; (800b65c <mix_sub_columns+0x28c>)
 800b616:	5c5b      	ldrb	r3, [r3, r1]
 800b618:	4053      	eors	r3, r2
 800b61a:	b2da      	uxtb	r2, r3
 800b61c:	7abb      	ldrb	r3, [r7, #10]
 800b61e:	4619      	mov	r1, r3
 800b620:	4b0e      	ldr	r3, [pc, #56]	; (800b65c <mix_sub_columns+0x28c>)
 800b622:	5c5b      	ldrb	r3, [r3, r1]
 800b624:	4053      	eors	r3, r2
 800b626:	b2d9      	uxtb	r1, r3
 800b628:	7bfb      	ldrb	r3, [r7, #15]
 800b62a:	461a      	mov	r2, r3
 800b62c:	4b09      	ldr	r3, [pc, #36]	; (800b654 <mix_sub_columns+0x284>)
 800b62e:	5c9a      	ldrb	r2, [r3, r2]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	330b      	adds	r3, #11
 800b634:	404a      	eors	r2, r1
 800b636:	b2d2      	uxtb	r2, r2
 800b638:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800b63a:	7d3b      	ldrb	r3, [r7, #20]
 800b63c:	461a      	mov	r2, r3
 800b63e:	4b05      	ldr	r3, [pc, #20]	; (800b654 <mix_sub_columns+0x284>)
 800b640:	5c9a      	ldrb	r2, [r3, r2]
 800b642:	7a7b      	ldrb	r3, [r7, #9]
 800b644:	4619      	mov	r1, r3
 800b646:	4b04      	ldr	r3, [pc, #16]	; (800b658 <mix_sub_columns+0x288>)
 800b648:	5c5b      	ldrb	r3, [r3, r1]
 800b64a:	4053      	eors	r3, r2
 800b64c:	b2da      	uxtb	r2, r3
 800b64e:	7bbb      	ldrb	r3, [r7, #14]
 800b650:	4619      	mov	r1, r3
 800b652:	e005      	b.n	800b660 <mix_sub_columns+0x290>
 800b654:	0801b814 	.word	0x0801b814
 800b658:	0801b914 	.word	0x0801b914
 800b65c:	0801b714 	.word	0x0801b714
 800b660:	4b2d      	ldr	r3, [pc, #180]	; (800b718 <mix_sub_columns+0x348>)
 800b662:	5c5b      	ldrb	r3, [r3, r1]
 800b664:	4053      	eors	r3, r2
 800b666:	b2d9      	uxtb	r1, r3
 800b668:	7cfb      	ldrb	r3, [r7, #19]
 800b66a:	461a      	mov	r2, r3
 800b66c:	4b2a      	ldr	r3, [pc, #168]	; (800b718 <mix_sub_columns+0x348>)
 800b66e:	5c9a      	ldrb	r2, [r3, r2]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	330c      	adds	r3, #12
 800b674:	404a      	eors	r2, r1
 800b676:	b2d2      	uxtb	r2, r2
 800b678:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800b67a:	7d3b      	ldrb	r3, [r7, #20]
 800b67c:	461a      	mov	r2, r3
 800b67e:	4b26      	ldr	r3, [pc, #152]	; (800b718 <mix_sub_columns+0x348>)
 800b680:	5c9a      	ldrb	r2, [r3, r2]
 800b682:	7a7b      	ldrb	r3, [r7, #9]
 800b684:	4619      	mov	r1, r3
 800b686:	4b25      	ldr	r3, [pc, #148]	; (800b71c <mix_sub_columns+0x34c>)
 800b688:	5c5b      	ldrb	r3, [r3, r1]
 800b68a:	4053      	eors	r3, r2
 800b68c:	b2da      	uxtb	r2, r3
 800b68e:	7bbb      	ldrb	r3, [r7, #14]
 800b690:	4619      	mov	r1, r3
 800b692:	4b23      	ldr	r3, [pc, #140]	; (800b720 <mix_sub_columns+0x350>)
 800b694:	5c5b      	ldrb	r3, [r3, r1]
 800b696:	4053      	eors	r3, r2
 800b698:	b2d9      	uxtb	r1, r3
 800b69a:	7cfb      	ldrb	r3, [r7, #19]
 800b69c:	461a      	mov	r2, r3
 800b69e:	4b1e      	ldr	r3, [pc, #120]	; (800b718 <mix_sub_columns+0x348>)
 800b6a0:	5c9a      	ldrb	r2, [r3, r2]
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	330d      	adds	r3, #13
 800b6a6:	404a      	eors	r2, r1
 800b6a8:	b2d2      	uxtb	r2, r2
 800b6aa:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800b6ac:	7d3b      	ldrb	r3, [r7, #20]
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	4b19      	ldr	r3, [pc, #100]	; (800b718 <mix_sub_columns+0x348>)
 800b6b2:	5c9a      	ldrb	r2, [r3, r2]
 800b6b4:	7a7b      	ldrb	r3, [r7, #9]
 800b6b6:	4619      	mov	r1, r3
 800b6b8:	4b17      	ldr	r3, [pc, #92]	; (800b718 <mix_sub_columns+0x348>)
 800b6ba:	5c5b      	ldrb	r3, [r3, r1]
 800b6bc:	4053      	eors	r3, r2
 800b6be:	b2da      	uxtb	r2, r3
 800b6c0:	7bbb      	ldrb	r3, [r7, #14]
 800b6c2:	4619      	mov	r1, r3
 800b6c4:	4b15      	ldr	r3, [pc, #84]	; (800b71c <mix_sub_columns+0x34c>)
 800b6c6:	5c5b      	ldrb	r3, [r3, r1]
 800b6c8:	4053      	eors	r3, r2
 800b6ca:	b2d9      	uxtb	r1, r3
 800b6cc:	7cfb      	ldrb	r3, [r7, #19]
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	4b13      	ldr	r3, [pc, #76]	; (800b720 <mix_sub_columns+0x350>)
 800b6d2:	5c9a      	ldrb	r2, [r3, r2]
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	330e      	adds	r3, #14
 800b6d8:	404a      	eors	r2, r1
 800b6da:	b2d2      	uxtb	r2, r2
 800b6dc:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800b6de:	7d3b      	ldrb	r3, [r7, #20]
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	4b0f      	ldr	r3, [pc, #60]	; (800b720 <mix_sub_columns+0x350>)
 800b6e4:	5c9a      	ldrb	r2, [r3, r2]
 800b6e6:	7a7b      	ldrb	r3, [r7, #9]
 800b6e8:	4619      	mov	r1, r3
 800b6ea:	4b0b      	ldr	r3, [pc, #44]	; (800b718 <mix_sub_columns+0x348>)
 800b6ec:	5c5b      	ldrb	r3, [r3, r1]
 800b6ee:	4053      	eors	r3, r2
 800b6f0:	b2da      	uxtb	r2, r3
 800b6f2:	7bbb      	ldrb	r3, [r7, #14]
 800b6f4:	4619      	mov	r1, r3
 800b6f6:	4b08      	ldr	r3, [pc, #32]	; (800b718 <mix_sub_columns+0x348>)
 800b6f8:	5c5b      	ldrb	r3, [r3, r1]
 800b6fa:	4053      	eors	r3, r2
 800b6fc:	b2d9      	uxtb	r1, r3
 800b6fe:	7cfb      	ldrb	r3, [r7, #19]
 800b700:	461a      	mov	r2, r3
 800b702:	4b06      	ldr	r3, [pc, #24]	; (800b71c <mix_sub_columns+0x34c>)
 800b704:	5c9a      	ldrb	r2, [r3, r2]
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	330f      	adds	r3, #15
 800b70a:	404a      	eors	r2, r1
 800b70c:	b2d2      	uxtb	r2, r2
 800b70e:	701a      	strb	r2, [r3, #0]
  }
 800b710:	bf00      	nop
 800b712:	3718      	adds	r7, #24
 800b714:	46bd      	mov	sp, r7
 800b716:	bd80      	pop	{r7, pc}
 800b718:	0801b714 	.word	0x0801b714
 800b71c:	0801b814 	.word	0x0801b814
 800b720:	0801b914 	.word	0x0801b914

0800b724 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800b724:	b580      	push	{r7, lr}
 800b726:	b086      	sub	sp, #24
 800b728:	af00      	add	r7, sp, #0
 800b72a:	60f8      	str	r0, [r7, #12]
 800b72c:	460b      	mov	r3, r1
 800b72e:	607a      	str	r2, [r7, #4]
 800b730:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800b732:	7afb      	ldrb	r3, [r7, #11]
 800b734:	3b10      	subs	r3, #16
 800b736:	2b10      	cmp	r3, #16
 800b738:	bf8c      	ite	hi
 800b73a:	2201      	movhi	r2, #1
 800b73c:	2200      	movls	r2, #0
 800b73e:	b2d2      	uxtb	r2, r2
 800b740:	2a00      	cmp	r2, #0
 800b742:	d10d      	bne.n	800b760 <lorawan_aes_set_key+0x3c>
 800b744:	2201      	movs	r2, #1
 800b746:	fa02 f303 	lsl.w	r3, r2, r3
 800b74a:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800b74e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b752:	2b00      	cmp	r3, #0
 800b754:	bf14      	ite	ne
 800b756:	2301      	movne	r3, #1
 800b758:	2300      	moveq	r3, #0
 800b75a:	b2db      	uxtb	r3, r3
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d105      	bne.n	800b76c <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	2200      	movs	r2, #0
 800b764:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 800b768:	23ff      	movs	r3, #255	; 0xff
 800b76a:	e0b2      	b.n	800b8d2 <lorawan_aes_set_key+0x1ae>
        break;
 800b76c:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	7afa      	ldrb	r2, [r7, #11]
 800b772:	68f9      	ldr	r1, [r7, #12]
 800b774:	4618      	mov	r0, r3
 800b776:	f7ff fbfa 	bl	800af6e <copy_block_nn>
    hi = (keylen + 28) << 2;
 800b77a:	7afb      	ldrb	r3, [r7, #11]
 800b77c:	331c      	adds	r3, #28
 800b77e:	b2db      	uxtb	r3, r3
 800b780:	009b      	lsls	r3, r3, #2
 800b782:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800b784:	7c7b      	ldrb	r3, [r7, #17]
 800b786:	091b      	lsrs	r3, r3, #4
 800b788:	b2db      	uxtb	r3, r3
 800b78a:	3b01      	subs	r3, #1
 800b78c:	b2da      	uxtb	r2, r3
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800b794:	7afb      	ldrb	r3, [r7, #11]
 800b796:	75fb      	strb	r3, [r7, #23]
 800b798:	2301      	movs	r3, #1
 800b79a:	75bb      	strb	r3, [r7, #22]
 800b79c:	e093      	b.n	800b8c6 <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800b79e:	7dfb      	ldrb	r3, [r7, #23]
 800b7a0:	3b04      	subs	r3, #4
 800b7a2:	687a      	ldr	r2, [r7, #4]
 800b7a4:	5cd3      	ldrb	r3, [r2, r3]
 800b7a6:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800b7a8:	7dfb      	ldrb	r3, [r7, #23]
 800b7aa:	3b03      	subs	r3, #3
 800b7ac:	687a      	ldr	r2, [r7, #4]
 800b7ae:	5cd3      	ldrb	r3, [r2, r3]
 800b7b0:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800b7b2:	7dfb      	ldrb	r3, [r7, #23]
 800b7b4:	3b02      	subs	r3, #2
 800b7b6:	687a      	ldr	r2, [r7, #4]
 800b7b8:	5cd3      	ldrb	r3, [r2, r3]
 800b7ba:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800b7bc:	7dfb      	ldrb	r3, [r7, #23]
 800b7be:	3b01      	subs	r3, #1
 800b7c0:	687a      	ldr	r2, [r7, #4]
 800b7c2:	5cd3      	ldrb	r3, [r2, r3]
 800b7c4:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800b7c6:	7dfb      	ldrb	r3, [r7, #23]
 800b7c8:	7afa      	ldrb	r2, [r7, #11]
 800b7ca:	fbb3 f1f2 	udiv	r1, r3, r2
 800b7ce:	fb02 f201 	mul.w	r2, r2, r1
 800b7d2:	1a9b      	subs	r3, r3, r2
 800b7d4:	b2db      	uxtb	r3, r3
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d127      	bne.n	800b82a <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 800b7da:	7d7b      	ldrb	r3, [r7, #21]
 800b7dc:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800b7de:	7d3b      	ldrb	r3, [r7, #20]
 800b7e0:	4a3e      	ldr	r2, [pc, #248]	; (800b8dc <lorawan_aes_set_key+0x1b8>)
 800b7e2:	5cd2      	ldrb	r2, [r2, r3]
 800b7e4:	7dbb      	ldrb	r3, [r7, #22]
 800b7e6:	4053      	eors	r3, r2
 800b7e8:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800b7ea:	7cfb      	ldrb	r3, [r7, #19]
 800b7ec:	4a3b      	ldr	r2, [pc, #236]	; (800b8dc <lorawan_aes_set_key+0x1b8>)
 800b7ee:	5cd3      	ldrb	r3, [r2, r3]
 800b7f0:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800b7f2:	7cbb      	ldrb	r3, [r7, #18]
 800b7f4:	4a39      	ldr	r2, [pc, #228]	; (800b8dc <lorawan_aes_set_key+0x1b8>)
 800b7f6:	5cd3      	ldrb	r3, [r2, r3]
 800b7f8:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800b7fa:	7c3b      	ldrb	r3, [r7, #16]
 800b7fc:	4a37      	ldr	r2, [pc, #220]	; (800b8dc <lorawan_aes_set_key+0x1b8>)
 800b7fe:	5cd3      	ldrb	r3, [r2, r3]
 800b800:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800b802:	7dbb      	ldrb	r3, [r7, #22]
 800b804:	005b      	lsls	r3, r3, #1
 800b806:	b25a      	sxtb	r2, r3
 800b808:	7dbb      	ldrb	r3, [r7, #22]
 800b80a:	09db      	lsrs	r3, r3, #7
 800b80c:	b2db      	uxtb	r3, r3
 800b80e:	4619      	mov	r1, r3
 800b810:	0049      	lsls	r1, r1, #1
 800b812:	440b      	add	r3, r1
 800b814:	4619      	mov	r1, r3
 800b816:	00c8      	lsls	r0, r1, #3
 800b818:	4619      	mov	r1, r3
 800b81a:	4603      	mov	r3, r0
 800b81c:	440b      	add	r3, r1
 800b81e:	b2db      	uxtb	r3, r3
 800b820:	b25b      	sxtb	r3, r3
 800b822:	4053      	eors	r3, r2
 800b824:	b25b      	sxtb	r3, r3
 800b826:	75bb      	strb	r3, [r7, #22]
 800b828:	e01c      	b.n	800b864 <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800b82a:	7afb      	ldrb	r3, [r7, #11]
 800b82c:	2b18      	cmp	r3, #24
 800b82e:	d919      	bls.n	800b864 <lorawan_aes_set_key+0x140>
 800b830:	7dfb      	ldrb	r3, [r7, #23]
 800b832:	7afa      	ldrb	r2, [r7, #11]
 800b834:	fbb3 f1f2 	udiv	r1, r3, r2
 800b838:	fb02 f201 	mul.w	r2, r2, r1
 800b83c:	1a9b      	subs	r3, r3, r2
 800b83e:	b2db      	uxtb	r3, r3
 800b840:	2b10      	cmp	r3, #16
 800b842:	d10f      	bne.n	800b864 <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 800b844:	7d7b      	ldrb	r3, [r7, #21]
 800b846:	4a25      	ldr	r2, [pc, #148]	; (800b8dc <lorawan_aes_set_key+0x1b8>)
 800b848:	5cd3      	ldrb	r3, [r2, r3]
 800b84a:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800b84c:	7d3b      	ldrb	r3, [r7, #20]
 800b84e:	4a23      	ldr	r2, [pc, #140]	; (800b8dc <lorawan_aes_set_key+0x1b8>)
 800b850:	5cd3      	ldrb	r3, [r2, r3]
 800b852:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800b854:	7cfb      	ldrb	r3, [r7, #19]
 800b856:	4a21      	ldr	r2, [pc, #132]	; (800b8dc <lorawan_aes_set_key+0x1b8>)
 800b858:	5cd3      	ldrb	r3, [r2, r3]
 800b85a:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800b85c:	7cbb      	ldrb	r3, [r7, #18]
 800b85e:	4a1f      	ldr	r2, [pc, #124]	; (800b8dc <lorawan_aes_set_key+0x1b8>)
 800b860:	5cd3      	ldrb	r3, [r2, r3]
 800b862:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800b864:	7dfa      	ldrb	r2, [r7, #23]
 800b866:	7afb      	ldrb	r3, [r7, #11]
 800b868:	1ad3      	subs	r3, r2, r3
 800b86a:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800b86c:	7c3b      	ldrb	r3, [r7, #16]
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	5cd1      	ldrb	r1, [r2, r3]
 800b872:	7dfb      	ldrb	r3, [r7, #23]
 800b874:	7d7a      	ldrb	r2, [r7, #21]
 800b876:	404a      	eors	r2, r1
 800b878:	b2d1      	uxtb	r1, r2
 800b87a:	687a      	ldr	r2, [r7, #4]
 800b87c:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800b87e:	7c3b      	ldrb	r3, [r7, #16]
 800b880:	3301      	adds	r3, #1
 800b882:	687a      	ldr	r2, [r7, #4]
 800b884:	5cd1      	ldrb	r1, [r2, r3]
 800b886:	7dfb      	ldrb	r3, [r7, #23]
 800b888:	3301      	adds	r3, #1
 800b88a:	7d3a      	ldrb	r2, [r7, #20]
 800b88c:	404a      	eors	r2, r1
 800b88e:	b2d1      	uxtb	r1, r2
 800b890:	687a      	ldr	r2, [r7, #4]
 800b892:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800b894:	7c3b      	ldrb	r3, [r7, #16]
 800b896:	3302      	adds	r3, #2
 800b898:	687a      	ldr	r2, [r7, #4]
 800b89a:	5cd1      	ldrb	r1, [r2, r3]
 800b89c:	7dfb      	ldrb	r3, [r7, #23]
 800b89e:	3302      	adds	r3, #2
 800b8a0:	7cfa      	ldrb	r2, [r7, #19]
 800b8a2:	404a      	eors	r2, r1
 800b8a4:	b2d1      	uxtb	r1, r2
 800b8a6:	687a      	ldr	r2, [r7, #4]
 800b8a8:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800b8aa:	7c3b      	ldrb	r3, [r7, #16]
 800b8ac:	3303      	adds	r3, #3
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	5cd1      	ldrb	r1, [r2, r3]
 800b8b2:	7dfb      	ldrb	r3, [r7, #23]
 800b8b4:	3303      	adds	r3, #3
 800b8b6:	7cba      	ldrb	r2, [r7, #18]
 800b8b8:	404a      	eors	r2, r1
 800b8ba:	b2d1      	uxtb	r1, r2
 800b8bc:	687a      	ldr	r2, [r7, #4]
 800b8be:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800b8c0:	7dfb      	ldrb	r3, [r7, #23]
 800b8c2:	3304      	adds	r3, #4
 800b8c4:	75fb      	strb	r3, [r7, #23]
 800b8c6:	7dfa      	ldrb	r2, [r7, #23]
 800b8c8:	7c7b      	ldrb	r3, [r7, #17]
 800b8ca:	429a      	cmp	r2, r3
 800b8cc:	f4ff af67 	bcc.w	800b79e <lorawan_aes_set_key+0x7a>
    }
    return 0;
 800b8d0:	2300      	movs	r3, #0
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	3718      	adds	r7, #24
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bd80      	pop	{r7, pc}
 800b8da:	bf00      	nop
 800b8dc:	0801b714 	.word	0x0801b714

0800b8e0 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b08a      	sub	sp, #40	; 0x28
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	60f8      	str	r0, [r7, #12]
 800b8e8:	60b9      	str	r1, [r7, #8]
 800b8ea:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d038      	beq.n	800b968 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800b8f6:	687a      	ldr	r2, [r7, #4]
 800b8f8:	f107 0314 	add.w	r3, r7, #20
 800b8fc:	68f9      	ldr	r1, [r7, #12]
 800b8fe:	4618      	mov	r0, r3
 800b900:	f7ff fc07 	bl	800b112 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800b904:	2301      	movs	r3, #1
 800b906:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b90a:	e014      	b.n	800b936 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800b90c:	f107 0314 	add.w	r3, r7, #20
 800b910:	4618      	mov	r0, r3
 800b912:	f7ff fd5d 	bl	800b3d0 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b91c:	0112      	lsls	r2, r2, #4
 800b91e:	441a      	add	r2, r3
 800b920:	f107 0314 	add.w	r3, r7, #20
 800b924:	4611      	mov	r1, r2
 800b926:	4618      	mov	r0, r3
 800b928:	f7ff fcab 	bl	800b282 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800b92c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b930:	3301      	adds	r3, #1
 800b932:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800b93c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b940:	429a      	cmp	r2, r3
 800b942:	d3e3      	bcc.n	800b90c <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800b944:	f107 0314 	add.w	r3, r7, #20
 800b948:	4618      	mov	r0, r3
 800b94a:	f7ff fca7 	bl	800b29c <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b954:	0112      	lsls	r2, r2, #4
 800b956:	441a      	add	r2, r3
 800b958:	f107 0314 	add.w	r3, r7, #20
 800b95c:	4619      	mov	r1, r3
 800b95e:	68b8      	ldr	r0, [r7, #8]
 800b960:	f7ff fbd7 	bl	800b112 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800b964:	2300      	movs	r3, #0
 800b966:	e000      	b.n	800b96a <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800b968:	23ff      	movs	r3, #255	; 0xff
}
 800b96a:	4618      	mov	r0, r3
 800b96c:	3728      	adds	r7, #40	; 0x28
 800b96e:	46bd      	mov	sp, r7
 800b970:	bd80      	pop	{r7, pc}
	...

0800b974 <PrintKey>:


/* Private functions ---------------------------------------------------------*/
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
static void PrintKey( KeyIdentifier_t key )
{
 800b974:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b976:	b09d      	sub	sp, #116	; 0x74
 800b978:	af10      	add	r7, sp, #64	; 0x40
 800b97a:	4603      	mov	r3, r0
 800b97c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800b980:	2306      	movs	r3, #6
 800b982:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    Key_t *keyItem;
    retval = SecureElementGetKeyByID(key, &keyItem);
 800b986:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b98a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b98e:	4611      	mov	r1, r2
 800b990:	4618      	mov	r0, r3
 800b992:	f000 fa05 	bl	800bda0 <SecureElementGetKeyByID>
 800b996:	4603      	mov	r3, r0
 800b998:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (retval == SECURE_ELEMENT_SUCCESS)
 800b99c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	f040 80b0 	bne.w	800bb06 <PrintKey+0x192>
    {
        if (key == APP_KEY)
 800b9a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d106      	bne.n	800b9bc <PrintKey+0x48>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppKey:      ");
 800b9ae:	4b58      	ldr	r3, [pc, #352]	; (800bb10 <PrintKey+0x19c>)
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	2100      	movs	r1, #0
 800b9b4:	2002      	movs	r0, #2
 800b9b6:	f00e fe73 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
 800b9ba:	e056      	b.n	800ba6a <PrintKey+0xf6>
        }
        else if (key == NWK_KEY)
 800b9bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b9c0:	2b01      	cmp	r3, #1
 800b9c2:	d106      	bne.n	800b9d2 <PrintKey+0x5e>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:      ");
 800b9c4:	4b53      	ldr	r3, [pc, #332]	; (800bb14 <PrintKey+0x1a0>)
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	2100      	movs	r1, #0
 800b9ca:	2002      	movs	r0, #2
 800b9cc:	f00e fe68 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
 800b9d0:	e04b      	b.n	800ba6a <PrintKey+0xf6>
        }
        else if (key == APP_S_KEY)
 800b9d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b9d6:	2b03      	cmp	r3, #3
 800b9d8:	d106      	bne.n	800b9e8 <PrintKey+0x74>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppSKey:     ");
 800b9da:	4b4f      	ldr	r3, [pc, #316]	; (800bb18 <PrintKey+0x1a4>)
 800b9dc:	2200      	movs	r2, #0
 800b9de:	2100      	movs	r1, #0
 800b9e0:	2002      	movs	r0, #2
 800b9e2:	f00e fe5d 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
 800b9e6:	e040      	b.n	800ba6a <PrintKey+0xf6>
        }
        else if (key == NWK_S_KEY)
 800b9e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b9ec:	2b02      	cmp	r3, #2
 800b9ee:	d106      	bne.n	800b9fe <PrintKey+0x8a>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey:     ");
 800b9f0:	4b4a      	ldr	r3, [pc, #296]	; (800bb1c <PrintKey+0x1a8>)
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	2100      	movs	r1, #0
 800b9f6:	2002      	movs	r0, #2
 800b9f8:	f00e fe52 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
 800b9fc:	e035      	b.n	800ba6a <PrintKey+0xf6>
        }
        else if (key == MC_ROOT_KEY)
 800b9fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba02:	2b04      	cmp	r3, #4
 800ba04:	d106      	bne.n	800ba14 <PrintKey+0xa0>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCRootKey:   ");
 800ba06:	4b46      	ldr	r3, [pc, #280]	; (800bb20 <PrintKey+0x1ac>)
 800ba08:	2200      	movs	r2, #0
 800ba0a:	2100      	movs	r1, #0
 800ba0c:	2002      	movs	r0, #2
 800ba0e:	f00e fe47 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
 800ba12:	e02a      	b.n	800ba6a <PrintKey+0xf6>
        }
        else if (key == MC_KE_KEY)
 800ba14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba18:	2b7f      	cmp	r3, #127	; 0x7f
 800ba1a:	d106      	bne.n	800ba2a <PrintKey+0xb6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKEKey:     ");
 800ba1c:	4b41      	ldr	r3, [pc, #260]	; (800bb24 <PrintKey+0x1b0>)
 800ba1e:	2200      	movs	r2, #0
 800ba20:	2100      	movs	r1, #0
 800ba22:	2002      	movs	r0, #2
 800ba24:	f00e fe3c 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
 800ba28:	e01f      	b.n	800ba6a <PrintKey+0xf6>
        }
        else if (key == MC_KEY_0)
 800ba2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba2e:	2b80      	cmp	r3, #128	; 0x80
 800ba30:	d106      	bne.n	800ba40 <PrintKey+0xcc>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKey_0:     ");
 800ba32:	4b3d      	ldr	r3, [pc, #244]	; (800bb28 <PrintKey+0x1b4>)
 800ba34:	2200      	movs	r2, #0
 800ba36:	2100      	movs	r1, #0
 800ba38:	2002      	movs	r0, #2
 800ba3a:	f00e fe31 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
 800ba3e:	e014      	b.n	800ba6a <PrintKey+0xf6>
        }
        else if (key == MC_APP_S_KEY_0)
 800ba40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba44:	2b81      	cmp	r3, #129	; 0x81
 800ba46:	d106      	bne.n	800ba56 <PrintKey+0xe2>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCAppSKey_0: ");
 800ba48:	4b38      	ldr	r3, [pc, #224]	; (800bb2c <PrintKey+0x1b8>)
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	2100      	movs	r1, #0
 800ba4e:	2002      	movs	r0, #2
 800ba50:	f00e fe26 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
 800ba54:	e009      	b.n	800ba6a <PrintKey+0xf6>
        }
        else if (key == MC_NWK_S_KEY_0)
 800ba56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba5a:	2b82      	cmp	r3, #130	; 0x82
 800ba5c:	d105      	bne.n	800ba6a <PrintKey+0xf6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCNwkSKey_0: ");
 800ba5e:	4b34      	ldr	r3, [pc, #208]	; (800bb30 <PrintKey+0x1bc>)
 800ba60:	2200      	movs	r2, #0
 800ba62:	2100      	movs	r1, #0
 800ba64:	2002      	movs	r0, #2
 800ba66:	f00e fe1b 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
        }
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800ba6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba6c:	785b      	ldrb	r3, [r3, #1]
 800ba6e:	4618      	mov	r0, r3
 800ba70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba72:	789b      	ldrb	r3, [r3, #2]
 800ba74:	461c      	mov	r4, r3
 800ba76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba78:	78db      	ldrb	r3, [r3, #3]
 800ba7a:	461d      	mov	r5, r3
 800ba7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba7e:	791b      	ldrb	r3, [r3, #4]
 800ba80:	461e      	mov	r6, r3
 800ba82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba84:	795b      	ldrb	r3, [r3, #5]
 800ba86:	623b      	str	r3, [r7, #32]
 800ba88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba8a:	799b      	ldrb	r3, [r3, #6]
 800ba8c:	61fb      	str	r3, [r7, #28]
 800ba8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba90:	79db      	ldrb	r3, [r3, #7]
 800ba92:	61bb      	str	r3, [r7, #24]
 800ba94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba96:	7a1b      	ldrb	r3, [r3, #8]
 800ba98:	617b      	str	r3, [r7, #20]
 800ba9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba9c:	7a5b      	ldrb	r3, [r3, #9]
 800ba9e:	613b      	str	r3, [r7, #16]
 800baa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baa2:	7a9b      	ldrb	r3, [r3, #10]
 800baa4:	60fb      	str	r3, [r7, #12]
 800baa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baa8:	7adb      	ldrb	r3, [r3, #11]
 800baaa:	60bb      	str	r3, [r7, #8]
 800baac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baae:	7b1b      	ldrb	r3, [r3, #12]
 800bab0:	607b      	str	r3, [r7, #4]
 800bab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bab4:	7b5b      	ldrb	r3, [r3, #13]
 800bab6:	603b      	str	r3, [r7, #0]
 800bab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baba:	7b9b      	ldrb	r3, [r3, #14]
 800babc:	4619      	mov	r1, r3
 800babe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bac0:	7bdb      	ldrb	r3, [r3, #15]
 800bac2:	461a      	mov	r2, r3
 800bac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bac6:	7c1b      	ldrb	r3, [r3, #16]
 800bac8:	930f      	str	r3, [sp, #60]	; 0x3c
 800baca:	920e      	str	r2, [sp, #56]	; 0x38
 800bacc:	910d      	str	r1, [sp, #52]	; 0x34
 800bace:	683a      	ldr	r2, [r7, #0]
 800bad0:	920c      	str	r2, [sp, #48]	; 0x30
 800bad2:	687a      	ldr	r2, [r7, #4]
 800bad4:	920b      	str	r2, [sp, #44]	; 0x2c
 800bad6:	68ba      	ldr	r2, [r7, #8]
 800bad8:	920a      	str	r2, [sp, #40]	; 0x28
 800bada:	68fa      	ldr	r2, [r7, #12]
 800badc:	9209      	str	r2, [sp, #36]	; 0x24
 800bade:	693a      	ldr	r2, [r7, #16]
 800bae0:	9208      	str	r2, [sp, #32]
 800bae2:	697a      	ldr	r2, [r7, #20]
 800bae4:	9207      	str	r2, [sp, #28]
 800bae6:	69ba      	ldr	r2, [r7, #24]
 800bae8:	9206      	str	r2, [sp, #24]
 800baea:	69fa      	ldr	r2, [r7, #28]
 800baec:	9205      	str	r2, [sp, #20]
 800baee:	6a3b      	ldr	r3, [r7, #32]
 800baf0:	9304      	str	r3, [sp, #16]
 800baf2:	9603      	str	r6, [sp, #12]
 800baf4:	9502      	str	r5, [sp, #8]
 800baf6:	9401      	str	r4, [sp, #4]
 800baf8:	9000      	str	r0, [sp, #0]
 800bafa:	4b0e      	ldr	r3, [pc, #56]	; (800bb34 <PrintKey+0x1c0>)
 800bafc:	2200      	movs	r2, #0
 800bafe:	2100      	movs	r1, #0
 800bb00:	2002      	movs	r0, #2
 800bb02:	f00e fdcd 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
               HEX16(keyItem->KeyValue));
    }
}
 800bb06:	bf00      	nop
 800bb08:	3734      	adds	r7, #52	; 0x34
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb0e:	bf00      	nop
 800bb10:	0801b124 	.word	0x0801b124
 800bb14:	0801b13c 	.word	0x0801b13c
 800bb18:	0801b154 	.word	0x0801b154
 800bb1c:	0801b16c 	.word	0x0801b16c
 800bb20:	0801b184 	.word	0x0801b184
 800bb24:	0801b19c 	.word	0x0801b19c
 800bb28:	0801b1b4 	.word	0x0801b1b4
 800bb2c:	0801b1cc 	.word	0x0801b1cc
 800bb30:	0801b1e4 	.word	0x0801b1e4
 800bb34:	0801b1fc 	.word	0x0801b1fc

0800bb38 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t** keyItem )
{
 800bb38:	b480      	push	{r7}
 800bb3a:	b085      	sub	sp, #20
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	4603      	mov	r3, r0
 800bb40:	6039      	str	r1, [r7, #0]
 800bb42:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800bb44:	2300      	movs	r3, #0
 800bb46:	73fb      	strb	r3, [r7, #15]
 800bb48:	e01a      	b.n	800bb80 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800bb4a:	4b12      	ldr	r3, [pc, #72]	; (800bb94 <GetKeyByID+0x5c>)
 800bb4c:	6819      	ldr	r1, [r3, #0]
 800bb4e:	7bfa      	ldrb	r2, [r7, #15]
 800bb50:	4613      	mov	r3, r2
 800bb52:	011b      	lsls	r3, r3, #4
 800bb54:	4413      	add	r3, r2
 800bb56:	440b      	add	r3, r1
 800bb58:	3310      	adds	r3, #16
 800bb5a:	781b      	ldrb	r3, [r3, #0]
 800bb5c:	79fa      	ldrb	r2, [r7, #7]
 800bb5e:	429a      	cmp	r2, r3
 800bb60:	d10b      	bne.n	800bb7a <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800bb62:	4b0c      	ldr	r3, [pc, #48]	; (800bb94 <GetKeyByID+0x5c>)
 800bb64:	6819      	ldr	r1, [r3, #0]
 800bb66:	7bfa      	ldrb	r2, [r7, #15]
 800bb68:	4613      	mov	r3, r2
 800bb6a:	011b      	lsls	r3, r3, #4
 800bb6c:	4413      	add	r3, r2
 800bb6e:	3310      	adds	r3, #16
 800bb70:	18ca      	adds	r2, r1, r3
 800bb72:	683b      	ldr	r3, [r7, #0]
 800bb74:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800bb76:	2300      	movs	r3, #0
 800bb78:	e006      	b.n	800bb88 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800bb7a:	7bfb      	ldrb	r3, [r7, #15]
 800bb7c:	3301      	adds	r3, #1
 800bb7e:	73fb      	strb	r3, [r7, #15]
 800bb80:	7bfb      	ldrb	r3, [r7, #15]
 800bb82:	2b09      	cmp	r3, #9
 800bb84:	d9e1      	bls.n	800bb4a <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800bb86:	2303      	movs	r3, #3
}
 800bb88:	4618      	mov	r0, r3
 800bb8a:	3714      	adds	r7, #20
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bc80      	pop	{r7}
 800bb90:	4770      	bx	lr
 800bb92:	bf00      	nop
 800bb94:	200002c8 	.word	0x200002c8

0800bb98 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                          uint32_t* cmac )
{
 800bb98:	b590      	push	{r4, r7, lr}
 800bb9a:	b0d1      	sub	sp, #324	; 0x144
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	f107 040c 	add.w	r4, r7, #12
 800bba2:	6020      	str	r0, [r4, #0]
 800bba4:	f107 0008 	add.w	r0, r7, #8
 800bba8:	6001      	str	r1, [r0, #0]
 800bbaa:	4619      	mov	r1, r3
 800bbac:	1dbb      	adds	r3, r7, #6
 800bbae:	801a      	strh	r2, [r3, #0]
 800bbb0:	1d7b      	adds	r3, r7, #5
 800bbb2:	460a      	mov	r2, r1
 800bbb4:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800bbb6:	f107 0308 	add.w	r3, r7, #8
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d003      	beq.n	800bbc8 <ComputeCmac+0x30>
 800bbc0:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d101      	bne.n	800bbcc <ComputeCmac+0x34>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800bbc8:	2302      	movs	r3, #2
 800bbca:	e04e      	b.n	800bc6a <ComputeCmac+0xd2>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800bbcc:	f107 0314 	add.w	r3, r7, #20
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	f7fe ff23 	bl	800aa1c <AES_CMAC_Init>

    Key_t*                keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800bbd6:	f107 0210 	add.w	r2, r7, #16
 800bbda:	1d7b      	adds	r3, r7, #5
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	4611      	mov	r1, r2
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f7ff ffa9 	bl	800bb38 <GetKeyByID>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800bbec:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d138      	bne.n	800bc66 <ComputeCmac+0xce>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800bbf4:	f107 0310 	add.w	r3, r7, #16
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	1c5a      	adds	r2, r3, #1
 800bbfc:	f107 0314 	add.w	r3, r7, #20
 800bc00:	4611      	mov	r1, r2
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7fe ff23 	bl	800aa4e <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800bc08:	f107 030c 	add.w	r3, r7, #12
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d007      	beq.n	800bc22 <ComputeCmac+0x8a>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, 16 );
 800bc12:	f107 030c 	add.w	r3, r7, #12
 800bc16:	f107 0014 	add.w	r0, r7, #20
 800bc1a:	2210      	movs	r2, #16
 800bc1c:	6819      	ldr	r1, [r3, #0]
 800bc1e:	f7fe ff25 	bl	800aa6c <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800bc22:	1dbb      	adds	r3, r7, #6
 800bc24:	881a      	ldrh	r2, [r3, #0]
 800bc26:	f107 0308 	add.w	r3, r7, #8
 800bc2a:	f107 0014 	add.w	r0, r7, #20
 800bc2e:	6819      	ldr	r1, [r3, #0]
 800bc30:	f7fe ff1c 	bl	800aa6c <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800bc34:	f107 0214 	add.w	r2, r7, #20
 800bc38:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800bc3c:	4611      	mov	r1, r2
 800bc3e:	4618      	mov	r0, r3
 800bc40:	f7fe ffd6 	bl	800abf0 <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800bc44:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800bc48:	061a      	lsls	r2, r3, #24
 800bc4a:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 800bc4e:	041b      	lsls	r3, r3, #16
 800bc50:	431a      	orrs	r2, r3
 800bc52:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800bc56:	021b      	lsls	r3, r3, #8
 800bc58:	4313      	orrs	r3, r2
                              ( uint32_t ) Cmac[0] );
 800bc5a:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800bc5e:	431a      	orrs	r2, r3
 800bc60:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800bc64:	601a      	str	r2, [r3, #0]
    if (rv != CKR_OK)
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800bc66:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd90      	pop	{r4, r7, pc}

0800bc74 <SecureElementInit>:
/*
 * API functions
 */
/* ST_WORKAROUND: Add unique ID callback as input parameter */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm, SecureElementGetUniqueId seGetUniqueId )
{
 800bc74:	b5b0      	push	{r4, r5, r7, lr}
 800bc76:	b0b2      	sub	sp, #200	; 0xc8
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
 800bc7c:	6039      	str	r1, [r7, #0]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    SecureElementNvmData_t seNvmInit =
 800bc7e:	f107 0308 	add.w	r3, r7, #8
 800bc82:	22c0      	movs	r2, #192	; 0xc0
 800bc84:	2100      	movs	r1, #0
 800bc86:	4618      	mov	r0, r3
 800bc88:	f00e ffa8 	bl	801abdc <memset>
 800bc8c:	4a3b      	ldr	r2, [pc, #236]	; (800bd7c <SecureElementInit+0x108>)
 800bc8e:	f107 0308 	add.w	r3, r7, #8
 800bc92:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bc96:	e883 0003 	stmia.w	r3, {r0, r1}
 800bc9a:	4a39      	ldr	r2, [pc, #228]	; (800bd80 <SecureElementInit+0x10c>)
 800bc9c:	f107 0310 	add.w	r3, r7, #16
 800bca0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bca4:	e883 0003 	stmia.w	r3, {r0, r1}
 800bca8:	4b36      	ldr	r3, [pc, #216]	; (800bd84 <SecureElementInit+0x110>)
 800bcaa:	f107 0419 	add.w	r4, r7, #25
 800bcae:	461d      	mov	r5, r3
 800bcb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bcb2:	6020      	str	r0, [r4, #0]
 800bcb4:	6061      	str	r1, [r4, #4]
 800bcb6:	60a2      	str	r2, [r4, #8]
 800bcb8:	60e3      	str	r3, [r4, #12]
 800bcba:	2301      	movs	r3, #1
 800bcbc:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800bcc0:	4b31      	ldr	r3, [pc, #196]	; (800bd88 <SecureElementInit+0x114>)
 800bcc2:	f107 042a 	add.w	r4, r7, #42	; 0x2a
 800bcc6:	461d      	mov	r5, r3
 800bcc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bcca:	6020      	str	r0, [r4, #0]
 800bccc:	6061      	str	r1, [r4, #4]
 800bcce:	60a2      	str	r2, [r4, #8]
 800bcd0:	60e3      	str	r3, [r4, #12]
 800bcd2:	2302      	movs	r3, #2
 800bcd4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 800bcd8:	4b2c      	ldr	r3, [pc, #176]	; (800bd8c <SecureElementInit+0x118>)
 800bcda:	f107 043b 	add.w	r4, r7, #59	; 0x3b
 800bcde:	461d      	mov	r5, r3
 800bce0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bce2:	6020      	str	r0, [r4, #0]
 800bce4:	6061      	str	r1, [r4, #4]
 800bce6:	60a2      	str	r2, [r4, #8]
 800bce8:	60e3      	str	r3, [r4, #12]
 800bcea:	2303      	movs	r3, #3
 800bcec:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 800bcf0:	4b27      	ldr	r3, [pc, #156]	; (800bd90 <SecureElementInit+0x11c>)
 800bcf2:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 800bcf6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bcf8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800bcfc:	2304      	movs	r3, #4
 800bcfe:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 800bd02:	237f      	movs	r3, #127	; 0x7f
 800bd04:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
 800bd08:	2380      	movs	r3, #128	; 0x80
 800bd0a:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 800bd0e:	2381      	movs	r3, #129	; 0x81
 800bd10:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 800bd14:	2382      	movs	r3, #130	; 0x82
 800bd16:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
 800bd1a:	2383      	movs	r3, #131	; 0x83
 800bd1c:	f887 30b1 	strb.w	r3, [r7, #177]	; 0xb1
        */
        .KeyList = SOFT_SE_KEY_LIST
    };


    if( nvm == NULL )
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d101      	bne.n	800bd2a <SecureElementInit+0xb6>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800bd26:	2302      	movs	r3, #2
 800bd28:	e023      	b.n	800bd72 <SecureElementInit+0xfe>
    }

    // Initialize nvm pointer
    SeNvm = nvm;
 800bd2a:	4a1a      	ldr	r2, [pc, #104]	; (800bd94 <SecureElementInit+0x120>)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	6013      	str	r3, [r2, #0]

    // Initialize data
    memcpy1( ( uint8_t* )SeNvm, ( uint8_t* )&seNvmInit, sizeof( seNvmInit ) );
 800bd30:	4b18      	ldr	r3, [pc, #96]	; (800bd94 <SecureElementInit+0x120>)
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	f107 0108 	add.w	r1, r7, #8
 800bd38:	22c0      	movs	r2, #192	; 0xc0
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	f00a fb95 	bl	801646a <memcpy1>
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS */

#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    MW_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800bd40:	4b15      	ldr	r3, [pc, #84]	; (800bd98 <SecureElementInit+0x124>)
 800bd42:	2200      	movs	r2, #0
 800bd44:	2100      	movs	r1, #0
 800bd46:	2002      	movs	r0, #2
 800bd48:	f00e fcaa 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_KEY);
 800bd4c:	2000      	movs	r0, #0
 800bd4e:	f7ff fe11 	bl	800b974 <PrintKey>
    PrintKey(NWK_KEY);
 800bd52:	2001      	movs	r0, #1
 800bd54:	f7ff fe0e 	bl	800b974 <PrintKey>
    MW_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800bd58:	4b10      	ldr	r3, [pc, #64]	; (800bd9c <SecureElementInit+0x128>)
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	2100      	movs	r1, #0
 800bd5e:	2002      	movs	r0, #2
 800bd60:	f00e fc9e 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_S_KEY);
 800bd64:	2003      	movs	r0, #3
 800bd66:	f7ff fe05 	bl	800b974 <PrintKey>
    PrintKey(NWK_S_KEY);
 800bd6a:	2002      	movs	r0, #2
 800bd6c:	f7ff fe02 	bl	800b974 <PrintKey>
        // Get a DevEUI from MCU unique ID
        seGetUniqueId(SeNvm->DevEui);
    }
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
    return SECURE_ELEMENT_SUCCESS;
 800bd70:	2300      	movs	r3, #0
}
 800bd72:	4618      	mov	r0, r3
 800bd74:	37c8      	adds	r7, #200	; 0xc8
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bdb0      	pop	{r4, r5, r7, pc}
 800bd7a:	bf00      	nop
 800bd7c:	0801b280 	.word	0x0801b280
 800bd80:	0801b288 	.word	0x0801b288
 800bd84:	0801b290 	.word	0x0801b290
 800bd88:	0801b2a0 	.word	0x0801b2a0
 800bd8c:	0801b2b0 	.word	0x0801b2b0
 800bd90:	0801b2c0 	.word	0x0801b2c0
 800bd94:	200002c8 	.word	0x200002c8
 800bd98:	0801b250 	.word	0x0801b250
 800bd9c:	0801b268 	.word	0x0801b268

0800bda0 <SecureElementGetKeyByID>:

/* ST_WORKAROUND_BEGIN: Add KMS specific functions */
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800bda0:	b480      	push	{r7}
 800bda2:	b085      	sub	sp, #20
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	4603      	mov	r3, r0
 800bda8:	6039      	str	r1, [r7, #0]
 800bdaa:	71fb      	strb	r3, [r7, #7]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800bdac:	2300      	movs	r3, #0
 800bdae:	73fb      	strb	r3, [r7, #15]
 800bdb0:	e01a      	b.n	800bde8 <SecureElementGetKeyByID+0x48>
    {
        if (SeNvm->KeyList[i].KeyID == keyID)
 800bdb2:	4b12      	ldr	r3, [pc, #72]	; (800bdfc <SecureElementGetKeyByID+0x5c>)
 800bdb4:	6819      	ldr	r1, [r3, #0]
 800bdb6:	7bfa      	ldrb	r2, [r7, #15]
 800bdb8:	4613      	mov	r3, r2
 800bdba:	011b      	lsls	r3, r3, #4
 800bdbc:	4413      	add	r3, r2
 800bdbe:	440b      	add	r3, r1
 800bdc0:	3310      	adds	r3, #16
 800bdc2:	781b      	ldrb	r3, [r3, #0]
 800bdc4:	79fa      	ldrb	r2, [r7, #7]
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d10b      	bne.n	800bde2 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &(SeNvm->KeyList[i]);
 800bdca:	4b0c      	ldr	r3, [pc, #48]	; (800bdfc <SecureElementGetKeyByID+0x5c>)
 800bdcc:	6819      	ldr	r1, [r3, #0]
 800bdce:	7bfa      	ldrb	r2, [r7, #15]
 800bdd0:	4613      	mov	r3, r2
 800bdd2:	011b      	lsls	r3, r3, #4
 800bdd4:	4413      	add	r3, r2
 800bdd6:	3310      	adds	r3, #16
 800bdd8:	18ca      	adds	r2, r1, r3
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800bdde:	2300      	movs	r3, #0
 800bde0:	e006      	b.n	800bdf0 <SecureElementGetKeyByID+0x50>
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800bde2:	7bfb      	ldrb	r3, [r7, #15]
 800bde4:	3301      	adds	r3, #1
 800bde6:	73fb      	strb	r3, [r7, #15]
 800bde8:	7bfb      	ldrb	r3, [r7, #15]
 800bdea:	2b09      	cmp	r3, #9
 800bdec:	d9e1      	bls.n	800bdb2 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800bdee:	2303      	movs	r3, #3
        return SECURE_ELEMENT_ERROR;
    }
    return SECURE_ELEMENT_SUCCESS;

#endif /* LORAWAN_KMS == 1 */
}
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	3714      	adds	r7, #20
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bc80      	pop	{r7}
 800bdf8:	4770      	bx	lr
 800bdfa:	bf00      	nop
 800bdfc:	200002c8 	.word	0x200002c8

0800be00 <SecureElementSetKey>:
#endif /* LORAWAN_KMS */
}
/* ST_WORKAROUND_END */

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b088      	sub	sp, #32
 800be04:	af00      	add	r7, sp, #0
 800be06:	4603      	mov	r3, r0
 800be08:	6039      	str	r1, [r7, #0]
 800be0a:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d101      	bne.n	800be16 <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800be12:	2302      	movs	r3, #2
 800be14:	e04c      	b.n	800beb0 <SecureElementSetKey+0xb0>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800be16:	2300      	movs	r3, #0
 800be18:	77fb      	strb	r3, [r7, #31]
 800be1a:	e045      	b.n	800bea8 <SecureElementSetKey+0xa8>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800be1c:	4b26      	ldr	r3, [pc, #152]	; (800beb8 <SecureElementSetKey+0xb8>)
 800be1e:	6819      	ldr	r1, [r3, #0]
 800be20:	7ffa      	ldrb	r2, [r7, #31]
 800be22:	4613      	mov	r3, r2
 800be24:	011b      	lsls	r3, r3, #4
 800be26:	4413      	add	r3, r2
 800be28:	440b      	add	r3, r1
 800be2a:	3310      	adds	r3, #16
 800be2c:	781b      	ldrb	r3, [r3, #0]
 800be2e:	79fa      	ldrb	r2, [r7, #7]
 800be30:	429a      	cmp	r2, r3
 800be32:	d136      	bne.n	800bea2 <SecureElementSetKey+0xa2>
        {
            /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if ( keyID == MC_KEY_0 )
 800be34:	79fb      	ldrb	r3, [r7, #7]
 800be36:	2b80      	cmp	r3, #128	; 0x80
 800be38:	d123      	bne.n	800be82 <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            /* ST_WORKAROUND_END */
            {  // Decrypt the key if its a Mckey
                SecureElementStatus_t retval           = SECURE_ELEMENT_ERROR;
 800be3a:	2306      	movs	r3, #6
 800be3c:	77bb      	strb	r3, [r7, #30]
                uint8_t               decryptedKey[16] = { 0 };
 800be3e:	2300      	movs	r3, #0
 800be40:	60fb      	str	r3, [r7, #12]
 800be42:	f107 0310 	add.w	r3, r7, #16
 800be46:	2200      	movs	r2, #0
 800be48:	601a      	str	r2, [r3, #0]
 800be4a:	605a      	str	r2, [r3, #4]
 800be4c:	609a      	str	r2, [r3, #8]

                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 800be4e:	f107 030c 	add.w	r3, r7, #12
 800be52:	227f      	movs	r2, #127	; 0x7f
 800be54:	2110      	movs	r1, #16
 800be56:	6838      	ldr	r0, [r7, #0]
 800be58:	f000 f87d 	bl	800bf56 <SecureElementAesEncrypt>
 800be5c:	4603      	mov	r3, r0
 800be5e:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800be60:	4b15      	ldr	r3, [pc, #84]	; (800beb8 <SecureElementSetKey+0xb8>)
 800be62:	6819      	ldr	r1, [r3, #0]
 800be64:	7ffa      	ldrb	r2, [r7, #31]
 800be66:	4613      	mov	r3, r2
 800be68:	011b      	lsls	r3, r3, #4
 800be6a:	4413      	add	r3, r2
 800be6c:	3310      	adds	r3, #16
 800be6e:	440b      	add	r3, r1
 800be70:	3301      	adds	r3, #1
 800be72:	f107 010c 	add.w	r1, r7, #12
 800be76:	2210      	movs	r2, #16
 800be78:	4618      	mov	r0, r3
 800be7a:	f00a faf6 	bl	801646a <memcpy1>
                return retval;
 800be7e:	7fbb      	ldrb	r3, [r7, #30]
 800be80:	e016      	b.n	800beb0 <SecureElementSetKey+0xb0>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800be82:	4b0d      	ldr	r3, [pc, #52]	; (800beb8 <SecureElementSetKey+0xb8>)
 800be84:	6819      	ldr	r1, [r3, #0]
 800be86:	7ffa      	ldrb	r2, [r7, #31]
 800be88:	4613      	mov	r3, r2
 800be8a:	011b      	lsls	r3, r3, #4
 800be8c:	4413      	add	r3, r2
 800be8e:	3310      	adds	r3, #16
 800be90:	440b      	add	r3, r1
 800be92:	3301      	adds	r3, #1
 800be94:	2210      	movs	r2, #16
 800be96:	6839      	ldr	r1, [r7, #0]
 800be98:	4618      	mov	r0, r3
 800be9a:	f00a fae6 	bl	801646a <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800be9e:	2300      	movs	r3, #0
 800bea0:	e006      	b.n	800beb0 <SecureElementSetKey+0xb0>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800bea2:	7ffb      	ldrb	r3, [r7, #31]
 800bea4:	3301      	adds	r3, #1
 800bea6:	77fb      	strb	r3, [r7, #31]
 800bea8:	7ffb      	ldrb	r3, [r7, #31]
 800beaa:	2b09      	cmp	r3, #9
 800beac:	d9b6      	bls.n	800be1c <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800beae:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	3720      	adds	r7, #32
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}
 800beb8:	200002c8 	.word	0x200002c8

0800bebc <SecureElementComputeAesCmac>:

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size,
                                                   KeyIdentifier_t keyID, uint32_t* cmac )
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b086      	sub	sp, #24
 800bec0:	af02      	add	r7, sp, #8
 800bec2:	60f8      	str	r0, [r7, #12]
 800bec4:	60b9      	str	r1, [r7, #8]
 800bec6:	4611      	mov	r1, r2
 800bec8:	461a      	mov	r2, r3
 800beca:	460b      	mov	r3, r1
 800becc:	80fb      	strh	r3, [r7, #6]
 800bece:	4613      	mov	r3, r2
 800bed0:	717b      	strb	r3, [r7, #5]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 800bed2:	797b      	ldrb	r3, [r7, #5]
 800bed4:	2b7e      	cmp	r3, #126	; 0x7e
 800bed6:	d901      	bls.n	800bedc <SecureElementComputeAesCmac+0x20>
    {
        // Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800bed8:	2303      	movs	r3, #3
 800beda:	e009      	b.n	800bef0 <SecureElementComputeAesCmac+0x34>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800bedc:	7979      	ldrb	r1, [r7, #5]
 800bede:	88fa      	ldrh	r2, [r7, #6]
 800bee0:	69bb      	ldr	r3, [r7, #24]
 800bee2:	9300      	str	r3, [sp, #0]
 800bee4:	460b      	mov	r3, r1
 800bee6:	68b9      	ldr	r1, [r7, #8]
 800bee8:	68f8      	ldr	r0, [r7, #12]
 800beea:	f7ff fe55 	bl	800bb98 <ComputeCmac>
 800beee:	4603      	mov	r3, r0
}
 800bef0:	4618      	mov	r0, r3
 800bef2:	3710      	adds	r7, #16
 800bef4:	46bd      	mov	sp, r7
 800bef6:	bd80      	pop	{r7, pc}

0800bef8 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b088      	sub	sp, #32
 800befc:	af02      	add	r7, sp, #8
 800befe:	60f8      	str	r0, [r7, #12]
 800bf00:	607a      	str	r2, [r7, #4]
 800bf02:	461a      	mov	r2, r3
 800bf04:	460b      	mov	r3, r1
 800bf06:	817b      	strh	r3, [r7, #10]
 800bf08:	4613      	mov	r3, r2
 800bf0a:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL )
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d101      	bne.n	800bf16 <SecureElementVerifyAesCmac+0x1e>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800bf12:	2302      	movs	r3, #2
 800bf14:	e01b      	b.n	800bf4e <SecureElementVerifyAesCmac+0x56>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800bf16:	2306      	movs	r3, #6
 800bf18:	75fb      	strb	r3, [r7, #23]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint32_t              compCmac = 0;
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800bf1e:	7a79      	ldrb	r1, [r7, #9]
 800bf20:	897a      	ldrh	r2, [r7, #10]
 800bf22:	f107 0310 	add.w	r3, r7, #16
 800bf26:	9300      	str	r3, [sp, #0]
 800bf28:	460b      	mov	r3, r1
 800bf2a:	68f9      	ldr	r1, [r7, #12]
 800bf2c:	2000      	movs	r0, #0
 800bf2e:	f7ff fe33 	bl	800bb98 <ComputeCmac>
 800bf32:	4603      	mov	r3, r0
 800bf34:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800bf36:	7dfb      	ldrb	r3, [r7, #23]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d001      	beq.n	800bf40 <SecureElementVerifyAesCmac+0x48>
    {
        return retval;
 800bf3c:	7dfb      	ldrb	r3, [r7, #23]
 800bf3e:	e006      	b.n	800bf4e <SecureElementVerifyAesCmac+0x56>
    }

    if( expectedCmac != compCmac )
 800bf40:	693b      	ldr	r3, [r7, #16]
 800bf42:	687a      	ldr	r2, [r7, #4]
 800bf44:	429a      	cmp	r2, r3
 800bf46:	d001      	beq.n	800bf4c <SecureElementVerifyAesCmac+0x54>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800bf48:	2301      	movs	r3, #1
 800bf4a:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800bf4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3718      	adds	r7, #24
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bd80      	pop	{r7, pc}

0800bf56 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                               uint8_t* encBuffer )
{
 800bf56:	b580      	push	{r7, lr}
 800bf58:	b0c2      	sub	sp, #264	; 0x108
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	60f8      	str	r0, [r7, #12]
 800bf5e:	4608      	mov	r0, r1
 800bf60:	4611      	mov	r1, r2
 800bf62:	1d3a      	adds	r2, r7, #4
 800bf64:	6013      	str	r3, [r2, #0]
 800bf66:	4603      	mov	r3, r0
 800bf68:	817b      	strh	r3, [r7, #10]
 800bf6a:	460b      	mov	r3, r1
 800bf6c:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL || encBuffer == NULL )
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d003      	beq.n	800bf7c <SecureElementAesEncrypt+0x26>
 800bf74:	1d3b      	adds	r3, r7, #4
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d101      	bne.n	800bf80 <SecureElementAesEncrypt+0x2a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800bf7c:	2302      	movs	r3, #2
 800bf7e:	e043      	b.n	800c008 <SecureElementAesEncrypt+0xb2>
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 800bf80:	897b      	ldrh	r3, [r7, #10]
 800bf82:	f003 030f 	and.w	r3, r3, #15
 800bf86:	b29b      	uxth	r3, r3
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d001      	beq.n	800bf90 <SecureElementAesEncrypt+0x3a>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800bf8c:	2305      	movs	r3, #5
 800bf8e:	e03b      	b.n	800c008 <SecureElementAesEncrypt+0xb2>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800bf90:	f107 0314 	add.w	r3, r7, #20
 800bf94:	22f0      	movs	r2, #240	; 0xf0
 800bf96:	2100      	movs	r1, #0
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f00a faa1 	bl	80164e0 <memset1>

    Key_t*                pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800bf9e:	f107 0210 	add.w	r2, r7, #16
 800bfa2:	7a7b      	ldrb	r3, [r7, #9]
 800bfa4:	4611      	mov	r1, r2
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	f7ff fdc6 	bl	800bb38 <GetKeyByID>
 800bfac:	4603      	mov	r3, r0
 800bfae:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800bfb2:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d124      	bne.n	800c004 <SecureElementAesEncrypt+0xae>
    {
        lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800bfba:	693b      	ldr	r3, [r7, #16]
 800bfbc:	3301      	adds	r3, #1
 800bfbe:	f107 0214 	add.w	r2, r7, #20
 800bfc2:	2110      	movs	r1, #16
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	f7ff fbad 	bl	800b724 <lorawan_aes_set_key>

        uint8_t block = 0;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

        while( size != 0 )
 800bfd0:	e015      	b.n	800bffe <SecureElementAesEncrypt+0xa8>
        {
            lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800bfd2:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800bfd6:	68fa      	ldr	r2, [r7, #12]
 800bfd8:	18d0      	adds	r0, r2, r3
 800bfda:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800bfde:	1d3a      	adds	r2, r7, #4
 800bfe0:	6812      	ldr	r2, [r2, #0]
 800bfe2:	4413      	add	r3, r2
 800bfe4:	f107 0214 	add.w	r2, r7, #20
 800bfe8:	4619      	mov	r1, r3
 800bfea:	f7ff fc79 	bl	800b8e0 <lorawan_aes_encrypt>
            block = block + 16;
 800bfee:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800bff2:	3310      	adds	r3, #16
 800bff4:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
            size  = size - 16;
 800bff8:	897b      	ldrh	r3, [r7, #10]
 800bffa:	3b10      	subs	r3, #16
 800bffc:	817b      	strh	r3, [r7, #10]
        while( size != 0 )
 800bffe:	897b      	ldrh	r3, [r7, #10]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d1e6      	bne.n	800bfd2 <SecureElementAesEncrypt+0x7c>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800c004:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800c008:	4618      	mov	r0, r3
 800c00a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}

0800c012 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t* input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800c012:	b580      	push	{r7, lr}
 800c014:	b088      	sub	sp, #32
 800c016:	af00      	add	r7, sp, #0
 800c018:	6078      	str	r0, [r7, #4]
 800c01a:	460b      	mov	r3, r1
 800c01c:	70fb      	strb	r3, [r7, #3]
 800c01e:	4613      	mov	r3, r2
 800c020:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d101      	bne.n	800c02c <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c028:	2302      	movs	r3, #2
 800c02a:	e02e      	b.n	800c08a <SecureElementDeriveAndStoreKey+0x78>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800c02c:	2306      	movs	r3, #6
 800c02e:	77fb      	strb	r3, [r7, #31]

    // In case of MC_KE_KEY, only McRootKey can be used as root key
    if( targetKeyID == MC_KE_KEY )
 800c030:	78bb      	ldrb	r3, [r7, #2]
 800c032:	2b7f      	cmp	r3, #127	; 0x7f
 800c034:	d104      	bne.n	800c040 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800c036:	78fb      	ldrb	r3, [r7, #3]
 800c038:	2b04      	cmp	r3, #4
 800c03a:	d001      	beq.n	800c040 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c03c:	2303      	movs	r3, #3
 800c03e:	e024      	b.n	800c08a <SecureElementDeriveAndStoreKey+0x78>
        }
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t key[16] = { 0 };
 800c040:	2300      	movs	r3, #0
 800c042:	60fb      	str	r3, [r7, #12]
 800c044:	f107 0310 	add.w	r3, r7, #16
 800c048:	2200      	movs	r2, #0
 800c04a:	601a      	str	r2, [r3, #0]
 800c04c:	605a      	str	r2, [r3, #4]
 800c04e:	609a      	str	r2, [r3, #8]
    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 800c050:	f107 030c 	add.w	r3, r7, #12
 800c054:	78fa      	ldrb	r2, [r7, #3]
 800c056:	2110      	movs	r1, #16
 800c058:	6878      	ldr	r0, [r7, #4]
 800c05a:	f7ff ff7c 	bl	800bf56 <SecureElementAesEncrypt>
 800c05e:	4603      	mov	r3, r0
 800c060:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c062:	7ffb      	ldrb	r3, [r7, #31]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d001      	beq.n	800c06c <SecureElementDeriveAndStoreKey+0x5a>
    {
        return retval;
 800c068:	7ffb      	ldrb	r3, [r7, #31]
 800c06a:	e00e      	b.n	800c08a <SecureElementDeriveAndStoreKey+0x78>
    }

    // Store key
    retval = SecureElementSetKey( targetKeyID, key );
 800c06c:	f107 020c 	add.w	r2, r7, #12
 800c070:	78bb      	ldrb	r3, [r7, #2]
 800c072:	4611      	mov	r1, r2
 800c074:	4618      	mov	r0, r3
 800c076:	f7ff fec3 	bl	800be00 <SecureElementSetKey>
 800c07a:	4603      	mov	r3, r0
 800c07c:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c07e:	7ffb      	ldrb	r3, [r7, #31]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d001      	beq.n	800c088 <SecureElementDeriveAndStoreKey+0x76>
    {
        return retval;
 800c084:	7ffb      	ldrb	r3, [r7, #31]
 800c086:	e000      	b.n	800c08a <SecureElementDeriveAndStoreKey+0x78>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c088:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c08a:	4618      	mov	r0, r3
 800c08c:	3720      	adds	r7, #32
 800c08e:	46bd      	mov	sp, r7
 800c090:	bd80      	pop	{r7, pc}

0800c092 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEui,
                                                      uint16_t devNonce, uint8_t* encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t* decJoinAccept,
                                                      uint8_t* versionMinor )
{
 800c092:	b580      	push	{r7, lr}
 800c094:	b086      	sub	sp, #24
 800c096:	af00      	add	r7, sp, #0
 800c098:	60b9      	str	r1, [r7, #8]
 800c09a:	607b      	str	r3, [r7, #4]
 800c09c:	4603      	mov	r3, r0
 800c09e:	73fb      	strb	r3, [r7, #15]
 800c0a0:	4613      	mov	r3, r2
 800c0a2:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d005      	beq.n	800c0b6 <SecureElementProcessJoinAccept+0x24>
 800c0aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d002      	beq.n	800c0b6 <SecureElementProcessJoinAccept+0x24>
 800c0b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d101      	bne.n	800c0ba <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c0b6:	2302      	movs	r3, #2
 800c0b8:	e064      	b.n	800c184 <SecureElementProcessJoinAccept+0xf2>
    }

    // Check that frame size isn't bigger than a JoinAccept with CFList size
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800c0ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c0be:	2b21      	cmp	r3, #33	; 0x21
 800c0c0:	d901      	bls.n	800c0c6 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c0c2:	2305      	movs	r3, #5
 800c0c4:	e05e      	b.n	800c184 <SecureElementProcessJoinAccept+0xf2>
    }

    // Determine decryption key
    KeyIdentifier_t encKeyID = NWK_KEY;
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800c0ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c0ce:	b29b      	uxth	r3, r3
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	6879      	ldr	r1, [r7, #4]
 800c0d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c0d6:	f00a f9c8 	bl	801646a <memcpy1>

    // Decrypt JoinAccept, skip MHDR
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	1c58      	adds	r0, r3, #1
 800c0de:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c0e2:	b29b      	uxth	r3, r3
 800c0e4:	3b01      	subs	r3, #1
 800c0e6:	b299      	uxth	r1, r3
 800c0e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ea:	3301      	adds	r3, #1
 800c0ec:	7dfa      	ldrb	r2, [r7, #23]
 800c0ee:	f7ff ff32 	bl	800bf56 <SecureElementAesEncrypt>
 800c0f2:	4603      	mov	r3, r0
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d001      	beq.n	800c0fc <SecureElementProcessJoinAccept+0x6a>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800c0f8:	2307      	movs	r3, #7
 800c0fa:	e043      	b.n	800c184 <SecureElementProcessJoinAccept+0xf2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800c0fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0fe:	330b      	adds	r3, #11
 800c100:	781b      	ldrb	r3, [r3, #0]
 800c102:	09db      	lsrs	r3, r3, #7
 800c104:	b2da      	uxtb	r2, r3
 800c106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c108:	701a      	strb	r2, [r3, #0]

    uint32_t mic = 0;
 800c10a:	2300      	movs	r3, #0
 800c10c:	613b      	str	r3, [r7, #16]

    mic = ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0 );
 800c10e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c112:	3b04      	subs	r3, #4
 800c114:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c116:	4413      	add	r3, r2
 800c118:	781b      	ldrb	r3, [r3, #0]
 800c11a:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8 );
 800c11c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c120:	3b03      	subs	r3, #3
 800c122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c124:	4413      	add	r3, r2
 800c126:	781b      	ldrb	r3, [r3, #0]
 800c128:	021b      	lsls	r3, r3, #8
 800c12a:	693a      	ldr	r2, [r7, #16]
 800c12c:	4313      	orrs	r3, r2
 800c12e:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16 );
 800c130:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c134:	3b02      	subs	r3, #2
 800c136:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c138:	4413      	add	r3, r2
 800c13a:	781b      	ldrb	r3, [r3, #0]
 800c13c:	041b      	lsls	r3, r3, #16
 800c13e:	693a      	ldr	r2, [r7, #16]
 800c140:	4313      	orrs	r3, r2
 800c142:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24 );
 800c144:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c148:	3b01      	subs	r3, #1
 800c14a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c14c:	4413      	add	r3, r2
 800c14e:	781b      	ldrb	r3, [r3, #0]
 800c150:	061b      	lsls	r3, r3, #24
 800c152:	693a      	ldr	r2, [r7, #16]
 800c154:	4313      	orrs	r3, r2
 800c156:	613b      	str	r3, [r7, #16]
    //  - Header buffer to be used for MIC computation
    //        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
    //        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]

    // Verify mic
    if( *versionMinor == 0 )
 800c158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c15a:	781b      	ldrb	r3, [r3, #0]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d10e      	bne.n	800c17e <SecureElementProcessJoinAccept+0xec>
    {
        // For LoRaWAN 1.0.x
        //   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
        //   CFListType)
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800c160:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c164:	b29b      	uxth	r3, r3
 800c166:	3b04      	subs	r3, #4
 800c168:	b299      	uxth	r1, r3
 800c16a:	2301      	movs	r3, #1
 800c16c:	693a      	ldr	r2, [r7, #16]
 800c16e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c170:	f7ff fec2 	bl	800bef8 <SecureElementVerifyAesCmac>
 800c174:	4603      	mov	r3, r0
 800c176:	2b00      	cmp	r3, #0
 800c178:	d003      	beq.n	800c182 <SecureElementProcessJoinAccept+0xf0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800c17a:	2301      	movs	r3, #1
 800c17c:	e002      	b.n	800c184 <SecureElementProcessJoinAccept+0xf2>
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800c17e:	2304      	movs	r3, #4
 800c180:	e000      	b.n	800c184 <SecureElementProcessJoinAccept+0xf2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c182:	2300      	movs	r3, #0
}
 800c184:	4618      	mov	r0, r3
 800c186:	3718      	adds	r7, #24
 800c188:	46bd      	mov	sp, r7
 800c18a:	bd80      	pop	{r7, pc}

0800c18c <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber( uint32_t* randomNum )
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b082      	sub	sp, #8
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
    if( randomNum == NULL )
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d101      	bne.n	800c19e <SecureElementRandomNumber+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c19a:	2302      	movs	r3, #2
 800c19c:	e006      	b.n	800c1ac <SecureElementRandomNumber+0x20>
    }
    *randomNum = Radio.Random();
 800c19e:	4b05      	ldr	r3, [pc, #20]	; (800c1b4 <SecureElementRandomNumber+0x28>)
 800c1a0:	695b      	ldr	r3, [r3, #20]
 800c1a2:	4798      	blx	r3
 800c1a4:	4602      	mov	r2, r0
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	601a      	str	r2, [r3, #0]
    return SECURE_ELEMENT_SUCCESS;
 800c1aa:	2300      	movs	r3, #0
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	3708      	adds	r7, #8
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}
 800c1b4:	0801ba5c 	.word	0x0801ba5c

0800c1b8 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d101      	bne.n	800c1ca <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c1c6:	2302      	movs	r3, #2
 800c1c8:	e007      	b.n	800c1da <SecureElementSetDevEui+0x22>
    }
    memcpy1( SeNvm->DevEui, devEui, SE_EUI_SIZE );
 800c1ca:	4b06      	ldr	r3, [pc, #24]	; (800c1e4 <SecureElementSetDevEui+0x2c>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	2208      	movs	r2, #8
 800c1d0:	6879      	ldr	r1, [r7, #4]
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	f00a f949 	bl	801646a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c1d8:	2300      	movs	r3, #0
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3708      	adds	r7, #8
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bd80      	pop	{r7, pc}
 800c1e2:	bf00      	nop
 800c1e4:	200002c8 	.word	0x200002c8

0800c1e8 <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
 800c1e8:	b480      	push	{r7}
 800c1ea:	af00      	add	r7, sp, #0
    return SeNvm->DevEui;
 800c1ec:	4b02      	ldr	r3, [pc, #8]	; (800c1f8 <SecureElementGetDevEui+0x10>)
 800c1ee:	681b      	ldr	r3, [r3, #0]
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bc80      	pop	{r7}
 800c1f6:	4770      	bx	lr
 800c1f8:	200002c8 	.word	0x200002c8

0800c1fc <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b082      	sub	sp, #8
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d101      	bne.n	800c20e <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c20a:	2302      	movs	r3, #2
 800c20c:	e008      	b.n	800c220 <SecureElementSetJoinEui+0x24>
    }
    memcpy1( SeNvm->JoinEui, joinEui, SE_EUI_SIZE );
 800c20e:	4b06      	ldr	r3, [pc, #24]	; (800c228 <SecureElementSetJoinEui+0x2c>)
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	3308      	adds	r3, #8
 800c214:	2208      	movs	r2, #8
 800c216:	6879      	ldr	r1, [r7, #4]
 800c218:	4618      	mov	r0, r3
 800c21a:	f00a f926 	bl	801646a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c21e:	2300      	movs	r3, #0
}
 800c220:	4618      	mov	r0, r3
 800c222:	3708      	adds	r7, #8
 800c224:	46bd      	mov	sp, r7
 800c226:	bd80      	pop	{r7, pc}
 800c228:	200002c8 	.word	0x200002c8

0800c22c <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
 800c22c:	b480      	push	{r7}
 800c22e:	af00      	add	r7, sp, #0
    return SeNvm->JoinEui;
 800c230:	4b03      	ldr	r3, [pc, #12]	; (800c240 <SecureElementGetJoinEui+0x14>)
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	3308      	adds	r3, #8
}
 800c236:	4618      	mov	r0, r3
 800c238:	46bd      	mov	sp, r7
 800c23a:	bc80      	pop	{r7}
 800c23c:	4770      	bx	lr
 800c23e:	bf00      	nop
 800c240:	200002c8 	.word	0x200002c8

0800c244 <LmHandlerInit>:

static LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs );

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks )
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b082      	sub	sp, #8
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
    LmHandlerCallbacks = handlerCallbacks;
 800c24c:	4a1a      	ldr	r2, [pc, #104]	; (800c2b8 <LmHandlerInit+0x74>)
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800c252:	4b1a      	ldr	r3, [pc, #104]	; (800c2bc <LmHandlerInit+0x78>)
 800c254:	4a1a      	ldr	r2, [pc, #104]	; (800c2c0 <LmHandlerInit+0x7c>)
 800c256:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800c258:	4b18      	ldr	r3, [pc, #96]	; (800c2bc <LmHandlerInit+0x78>)
 800c25a:	4a1a      	ldr	r2, [pc, #104]	; (800c2c4 <LmHandlerInit+0x80>)
 800c25c:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800c25e:	4b17      	ldr	r3, [pc, #92]	; (800c2bc <LmHandlerInit+0x78>)
 800c260:	4a19      	ldr	r2, [pc, #100]	; (800c2c8 <LmHandlerInit+0x84>)
 800c262:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800c264:	4b15      	ldr	r3, [pc, #84]	; (800c2bc <LmHandlerInit+0x78>)
 800c266:	4a19      	ldr	r2, [pc, #100]	; (800c2cc <LmHandlerInit+0x88>)
 800c268:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800c26a:	4b13      	ldr	r3, [pc, #76]	; (800c2b8 <LmHandlerInit+0x74>)
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	4a17      	ldr	r2, [pc, #92]	; (800c2d0 <LmHandlerInit+0x8c>)
 800c272:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800c274:	4b10      	ldr	r3, [pc, #64]	; (800c2b8 <LmHandlerInit+0x74>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	685b      	ldr	r3, [r3, #4]
 800c27a:	4a15      	ldr	r2, [pc, #84]	; (800c2d0 <LmHandlerInit+0x8c>)
 800c27c:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800c27e:	4b0e      	ldr	r3, [pc, #56]	; (800c2b8 <LmHandlerInit+0x74>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	689b      	ldr	r3, [r3, #8]
 800c284:	4a12      	ldr	r2, [pc, #72]	; (800c2d0 <LmHandlerInit+0x8c>)
 800c286:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800c288:	4b11      	ldr	r3, [pc, #68]	; (800c2d0 <LmHandlerInit+0x8c>)
 800c28a:	4a12      	ldr	r2, [pc, #72]	; (800c2d4 <LmHandlerInit+0x90>)
 800c28c:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800c28e:	4b0a      	ldr	r3, [pc, #40]	; (800c2b8 <LmHandlerInit+0x74>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	691b      	ldr	r3, [r3, #16]
 800c294:	4a0e      	ldr	r2, [pc, #56]	; (800c2d0 <LmHandlerInit+0x8c>)
 800c296:	6113      	str	r3, [r2, #16]

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800c298:	490f      	ldr	r1, [pc, #60]	; (800c2d8 <LmHandlerInit+0x94>)
 800c29a:	2000      	movs	r0, #0
 800c29c:	f000 fcfe 	bl	800cc9c <LmHandlerPackageRegister>
 800c2a0:	4603      	mov	r3, r0
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d002      	beq.n	800c2ac <LmHandlerInit+0x68>
    {
        return LORAMAC_HANDLER_ERROR;
 800c2a6:	f04f 33ff 	mov.w	r3, #4294967295
 800c2aa:	e000      	b.n	800c2ae <LmHandlerInit+0x6a>
    if (LmhpPackagesRegistrationInit() != LORAMAC_HANDLER_SUCCESS)
    {
        return LORAMAC_HANDLER_ERROR;
    }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
    return LORAMAC_HANDLER_SUCCESS;
 800c2ac:	2300      	movs	r3, #0
}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	3708      	adds	r7, #8
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	bd80      	pop	{r7, pc}
 800c2b6:	bf00      	nop
 800c2b8:	200002f0 	.word	0x200002f0
 800c2bc:	200002f4 	.word	0x200002f4
 800c2c0:	0800c9f1 	.word	0x0800c9f1
 800c2c4:	0800ca59 	.word	0x0800ca59
 800c2c8:	0800cb39 	.word	0x0800cb39
 800c2cc:	0800cbfd 	.word	0x0800cbfd
 800c2d0:	20000304 	.word	0x20000304
 800c2d4:	0800cf0d 	.word	0x0800cf0d
 800c2d8:	200000b8 	.word	0x200000b8

0800c2dc <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800c2dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2de:	b099      	sub	sp, #100	; 0x64
 800c2e0:	af08      	add	r7, sp, #32
 800c2e2:	6078      	str	r0, [r7, #4]
    uint16_t nbNvmData = 0;
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	87fb      	strh	r3, [r7, #62]	; 0x3e
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800c2e8:	2210      	movs	r2, #16
 800c2ea:	6879      	ldr	r1, [r7, #4]
 800c2ec:	4882      	ldr	r0, [pc, #520]	; (800c4f8 <LmHandlerConfigure+0x21c>)
 800c2ee:	f00d fa8f 	bl	8019810 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

    loraInfo = LoraInfo_GetPtr();
 800c2f2:	f7fe fb5f 	bl	800a9b4 <LoraInfo_GetPtr>
 800c2f6:	63b8      	str	r0, [r7, #56]	; 0x38

    if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800c2f8:	4b7f      	ldr	r3, [pc, #508]	; (800c4f8 <LmHandlerConfigure+0x21c>)
 800c2fa:	781b      	ldrb	r3, [r3, #0]
 800c2fc:	461a      	mov	r2, r3
 800c2fe:	2301      	movs	r3, #1
 800c300:	4093      	lsls	r3, r2
 800c302:	461a      	mov	r2, r3
 800c304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c306:	685b      	ldr	r3, [r3, #4]
 800c308:	4013      	ands	r3, r2
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d00c      	beq.n	800c328 <LmHandlerConfigure+0x4c>
    {
        if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800c30e:	4b7a      	ldr	r3, [pc, #488]	; (800c4f8 <LmHandlerConfigure+0x21c>)
 800c310:	781b      	ldrb	r3, [r3, #0]
 800c312:	461a      	mov	r2, r3
 800c314:	4979      	ldr	r1, [pc, #484]	; (800c4fc <LmHandlerConfigure+0x220>)
 800c316:	487a      	ldr	r0, [pc, #488]	; (800c500 <LmHandlerConfigure+0x224>)
 800c318:	f004 fb1a 	bl	8010950 <LoRaMacInitialization>
 800c31c:	4603      	mov	r3, r0
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d009      	beq.n	800c336 <LmHandlerConfigure+0x5a>
        {
            return LORAMAC_HANDLER_ERROR;
 800c322:	f04f 33ff 	mov.w	r3, #4294967295
 800c326:	e0e2      	b.n	800c4ee <LmHandlerConfigure+0x212>
        }
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800c328:	4b76      	ldr	r3, [pc, #472]	; (800c504 <LmHandlerConfigure+0x228>)
 800c32a:	2201      	movs	r2, #1
 800c32c:	2100      	movs	r1, #0
 800c32e:	2000      	movs	r0, #0
 800c330:	f00e f9b6 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
        while (1) {}  /* error: Region is not defined in the MW */
 800c334:	e7fe      	b.n	800c334 <LmHandlerConfigure+0x58>
    }

    // Restore data if required
    nbNvmData = NvmDataMgmtRestore( );
 800c336:	f000 fdfa 	bl	800cf2e <NvmDataMgmtRestore>
 800c33a:	4603      	mov	r3, r0
 800c33c:	87fb      	strh	r3, [r7, #62]	; 0x3e

    // Try to restore from NVM and query the mac if possible.
    if( nbNvmData > 0 )
 800c33e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800c340:	2b00      	cmp	r3, #0
 800c342:	d003      	beq.n	800c34c <LmHandlerConfigure+0x70>
    {
        CtxRestoreDone = true;
 800c344:	4b70      	ldr	r3, [pc, #448]	; (800c508 <LmHandlerConfigure+0x22c>)
 800c346:	2201      	movs	r2, #1
 800c348:	701a      	strb	r2, [r3, #0]
 800c34a:	e002      	b.n	800c352 <LmHandlerConfigure+0x76>
    }
    else
    {
        CtxRestoreDone = false;
 800c34c:	4b6e      	ldr	r3, [pc, #440]	; (800c508 <LmHandlerConfigure+0x22c>)
 800c34e:	2200      	movs	r2, #0
 800c350:	701a      	strb	r2, [r3, #0]
    }

    // Read secure-element DEV_EUI and JOIN_EUI values.
    mibReq.Type = MIB_DEV_EUI;
 800c352:	2302      	movs	r3, #2
 800c354:	753b      	strb	r3, [r7, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800c356:	f107 0314 	add.w	r3, r7, #20
 800c35a:	4618      	mov	r0, r3
 800c35c:	f004 fe42 	bl	8010fe4 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.DevEui, mibReq.Param.DevEui, 8 );
 800c360:	69bb      	ldr	r3, [r7, #24]
 800c362:	2208      	movs	r2, #8
 800c364:	4619      	mov	r1, r3
 800c366:	4869      	ldr	r0, [pc, #420]	; (800c50c <LmHandlerConfigure+0x230>)
 800c368:	f00a f87f 	bl	801646a <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800c36c:	2303      	movs	r3, #3
 800c36e:	753b      	strb	r3, [r7, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800c370:	f107 0314 	add.w	r3, r7, #20
 800c374:	4618      	mov	r0, r3
 800c376:	f004 fe35 	bl	8010fe4 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8 );
 800c37a:	69bb      	ldr	r3, [r7, #24]
 800c37c:	2208      	movs	r2, #8
 800c37e:	4619      	mov	r1, r3
 800c380:	4863      	ldr	r0, [pc, #396]	; (800c510 <LmHandlerConfigure+0x234>)
 800c382:	f00a f872 	bl	801646a <memcpy1>

#if ( STATIC_DEVICE_ADDRESS != 1 )
    CommissioningParams.DevAddr = LmHandlerCallbacks->GetDevAddr();
 800c386:	4b63      	ldr	r3, [pc, #396]	; (800c514 <LmHandlerConfigure+0x238>)
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	68db      	ldr	r3, [r3, #12]
 800c38c:	4798      	blx	r3
 800c38e:	4603      	mov	r3, r0
 800c390:	4a5e      	ldr	r2, [pc, #376]	; (800c50c <LmHandlerConfigure+0x230>)
 800c392:	6153      	str	r3, [r2, #20]
#endif /* STATIC_DEVICE_ADDRESS != 1 */

    mibReq.Type = MIB_DEV_ADDR;
 800c394:	2306      	movs	r3, #6
 800c396:	753b      	strb	r3, [r7, #20]
    mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800c398:	4b5c      	ldr	r3, [pc, #368]	; (800c50c <LmHandlerConfigure+0x230>)
 800c39a:	695b      	ldr	r3, [r3, #20]
 800c39c:	61bb      	str	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800c39e:	f107 0314 	add.w	r3, r7, #20
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f004 ff7c 	bl	80112a0 <LoRaMacMibSetRequestConfirm>

    MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800c3a8:	4b58      	ldr	r3, [pc, #352]	; (800c50c <LmHandlerConfigure+0x230>)
 800c3aa:	781b      	ldrb	r3, [r3, #0]
 800c3ac:	461a      	mov	r2, r3
 800c3ae:	4b57      	ldr	r3, [pc, #348]	; (800c50c <LmHandlerConfigure+0x230>)
 800c3b0:	785b      	ldrb	r3, [r3, #1]
 800c3b2:	4619      	mov	r1, r3
 800c3b4:	4b55      	ldr	r3, [pc, #340]	; (800c50c <LmHandlerConfigure+0x230>)
 800c3b6:	789b      	ldrb	r3, [r3, #2]
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	4b54      	ldr	r3, [pc, #336]	; (800c50c <LmHandlerConfigure+0x230>)
 800c3bc:	78db      	ldrb	r3, [r3, #3]
 800c3be:	461c      	mov	r4, r3
 800c3c0:	4b52      	ldr	r3, [pc, #328]	; (800c50c <LmHandlerConfigure+0x230>)
 800c3c2:	791b      	ldrb	r3, [r3, #4]
 800c3c4:	461d      	mov	r5, r3
 800c3c6:	4b51      	ldr	r3, [pc, #324]	; (800c50c <LmHandlerConfigure+0x230>)
 800c3c8:	795b      	ldrb	r3, [r3, #5]
 800c3ca:	461e      	mov	r6, r3
 800c3cc:	4b4f      	ldr	r3, [pc, #316]	; (800c50c <LmHandlerConfigure+0x230>)
 800c3ce:	799b      	ldrb	r3, [r3, #6]
 800c3d0:	603b      	str	r3, [r7, #0]
 800c3d2:	4b4e      	ldr	r3, [pc, #312]	; (800c50c <LmHandlerConfigure+0x230>)
 800c3d4:	79db      	ldrb	r3, [r3, #7]
 800c3d6:	9307      	str	r3, [sp, #28]
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	9306      	str	r3, [sp, #24]
 800c3dc:	9605      	str	r6, [sp, #20]
 800c3de:	9504      	str	r5, [sp, #16]
 800c3e0:	9403      	str	r4, [sp, #12]
 800c3e2:	9002      	str	r0, [sp, #8]
 800c3e4:	9101      	str	r1, [sp, #4]
 800c3e6:	9200      	str	r2, [sp, #0]
 800c3e8:	4b4b      	ldr	r3, [pc, #300]	; (800c518 <LmHandlerConfigure+0x23c>)
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	2100      	movs	r1, #0
 800c3ee:	2002      	movs	r0, #2
 800c3f0:	f00e f956 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(CommissioningParams.DevEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800c3f4:	4b45      	ldr	r3, [pc, #276]	; (800c50c <LmHandlerConfigure+0x230>)
 800c3f6:	7a1b      	ldrb	r3, [r3, #8]
 800c3f8:	461a      	mov	r2, r3
 800c3fa:	4b44      	ldr	r3, [pc, #272]	; (800c50c <LmHandlerConfigure+0x230>)
 800c3fc:	7a5b      	ldrb	r3, [r3, #9]
 800c3fe:	4619      	mov	r1, r3
 800c400:	4b42      	ldr	r3, [pc, #264]	; (800c50c <LmHandlerConfigure+0x230>)
 800c402:	7a9b      	ldrb	r3, [r3, #10]
 800c404:	4618      	mov	r0, r3
 800c406:	4b41      	ldr	r3, [pc, #260]	; (800c50c <LmHandlerConfigure+0x230>)
 800c408:	7adb      	ldrb	r3, [r3, #11]
 800c40a:	461c      	mov	r4, r3
 800c40c:	4b3f      	ldr	r3, [pc, #252]	; (800c50c <LmHandlerConfigure+0x230>)
 800c40e:	7b1b      	ldrb	r3, [r3, #12]
 800c410:	461d      	mov	r5, r3
 800c412:	4b3e      	ldr	r3, [pc, #248]	; (800c50c <LmHandlerConfigure+0x230>)
 800c414:	7b5b      	ldrb	r3, [r3, #13]
 800c416:	461e      	mov	r6, r3
 800c418:	4b3c      	ldr	r3, [pc, #240]	; (800c50c <LmHandlerConfigure+0x230>)
 800c41a:	7b9b      	ldrb	r3, [r3, #14]
 800c41c:	603b      	str	r3, [r7, #0]
 800c41e:	4b3b      	ldr	r3, [pc, #236]	; (800c50c <LmHandlerConfigure+0x230>)
 800c420:	7bdb      	ldrb	r3, [r3, #15]
 800c422:	9307      	str	r3, [sp, #28]
 800c424:	683b      	ldr	r3, [r7, #0]
 800c426:	9306      	str	r3, [sp, #24]
 800c428:	9605      	str	r6, [sp, #20]
 800c42a:	9504      	str	r5, [sp, #16]
 800c42c:	9403      	str	r4, [sp, #12]
 800c42e:	9002      	str	r0, [sp, #8]
 800c430:	9101      	str	r1, [sp, #4]
 800c432:	9200      	str	r2, [sp, #0]
 800c434:	4b39      	ldr	r3, [pc, #228]	; (800c51c <LmHandlerConfigure+0x240>)
 800c436:	2200      	movs	r2, #0
 800c438:	2100      	movs	r1, #0
 800c43a:	2002      	movs	r0, #2
 800c43c:	f00e f930 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(CommissioningParams.JoinEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr: %02X:%02X:%02X:%02X\r\n",
 800c440:	4b37      	ldr	r3, [pc, #220]	; (800c520 <LmHandlerConfigure+0x244>)
 800c442:	781b      	ldrb	r3, [r3, #0]
 800c444:	461a      	mov	r2, r3
 800c446:	4b37      	ldr	r3, [pc, #220]	; (800c524 <LmHandlerConfigure+0x248>)
 800c448:	781b      	ldrb	r3, [r3, #0]
 800c44a:	4619      	mov	r1, r3
 800c44c:	4b36      	ldr	r3, [pc, #216]	; (800c528 <LmHandlerConfigure+0x24c>)
 800c44e:	781b      	ldrb	r3, [r3, #0]
 800c450:	4618      	mov	r0, r3
 800c452:	4b36      	ldr	r3, [pc, #216]	; (800c52c <LmHandlerConfigure+0x250>)
 800c454:	781b      	ldrb	r3, [r3, #0]
 800c456:	9303      	str	r3, [sp, #12]
 800c458:	9002      	str	r0, [sp, #8]
 800c45a:	9101      	str	r1, [sp, #4]
 800c45c:	9200      	str	r2, [sp, #0]
 800c45e:	4b34      	ldr	r3, [pc, #208]	; (800c530 <LmHandlerConfigure+0x254>)
 800c460:	2200      	movs	r2, #0
 800c462:	2100      	movs	r1, #0
 800c464:	2002      	movs	r0, #2
 800c466:	f00e f91b 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800c46a:	230f      	movs	r3, #15
 800c46c:	753b      	strb	r3, [r7, #20]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800c46e:	2301      	movs	r3, #1
 800c470:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800c472:	f107 0314 	add.w	r3, r7, #20
 800c476:	4618      	mov	r0, r3
 800c478:	f004 ff12 	bl	80112a0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_NET_ID;
 800c47c:	2305      	movs	r3, #5
 800c47e:	753b      	strb	r3, [r7, #20]
    mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800c480:	2300      	movs	r3, #0
 800c482:	61bb      	str	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800c484:	f107 0314 	add.w	r3, r7, #20
 800c488:	4618      	mov	r0, r3
 800c48a:	f004 ff09 	bl	80112a0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800c48e:	2310      	movs	r3, #16
 800c490:	753b      	strb	r3, [r7, #20]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800c492:	2300      	movs	r3, #0
 800c494:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800c496:	f107 0314 	add.w	r3, r7, #20
 800c49a:	4618      	mov	r0, r3
 800c49c:	f004 ff00 	bl	80112a0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800c4a0:	2304      	movs	r3, #4
 800c4a2:	753b      	strb	r3, [r7, #20]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800c4a4:	4b14      	ldr	r3, [pc, #80]	; (800c4f8 <LmHandlerConfigure+0x21c>)
 800c4a6:	789b      	ldrb	r3, [r3, #2]
 800c4a8:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800c4aa:	f107 0314 	add.w	r3, r7, #20
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	f004 fef6 	bl	80112a0 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800c4b4:	230f      	movs	r3, #15
 800c4b6:	733b      	strb	r3, [r7, #12]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800c4b8:	4b0f      	ldr	r3, [pc, #60]	; (800c4f8 <LmHandlerConfigure+0x21c>)
 800c4ba:	781b      	ldrb	r3, [r3, #0]
 800c4bc:	f107 020c 	add.w	r2, r7, #12
 800c4c0:	4611      	mov	r1, r2
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	f007 fcc6 	bl	8013e54 <RegionGetPhyParam>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	60bb      	str	r3, [r7, #8]
    LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	bf14      	ite	ne
 800c4d2:	2301      	movne	r3, #1
 800c4d4:	2300      	moveq	r3, #0
 800c4d6:	b2da      	uxtb	r2, r3
 800c4d8:	4b07      	ldr	r3, [pc, #28]	; (800c4f8 <LmHandlerConfigure+0x21c>)
 800c4da:	715a      	strb	r2, [r3, #5]

    LmHandlerSetSystemMaxRxError( 20 );
 800c4dc:	2014      	movs	r0, #20
 800c4de:	f000 fa6f 	bl	800c9c0 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800c4e2:	4b05      	ldr	r3, [pc, #20]	; (800c4f8 <LmHandlerConfigure+0x21c>)
 800c4e4:	795b      	ldrb	r3, [r3, #5]
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	f005 fc4e 	bl	8011d88 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800c4ec:	2300      	movs	r3, #0
}
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	3744      	adds	r7, #68	; 0x44
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4f6:	bf00      	nop
 800c4f8:	200002e0 	.word	0x200002e0
 800c4fc:	20000304 	.word	0x20000304
 800c500:	200002f4 	.word	0x200002f4
 800c504:	0801b2d0 	.word	0x0801b2d0
 800c508:	20000422 	.word	0x20000422
 800c50c:	200000a0 	.word	0x200000a0
 800c510:	200000a8 	.word	0x200000a8
 800c514:	200002f0 	.word	0x200002f0
 800c518:	0801b31c 	.word	0x0801b31c
 800c51c:	0801b358 	.word	0x0801b358
 800c520:	200000b7 	.word	0x200000b7
 800c524:	200000b6 	.word	0x200000b6
 800c528:	200000b5 	.word	0x200000b5
 800c52c:	200000b4 	.word	0x200000b4
 800c530:	0801b394 	.word	0x0801b394

0800c534 <LmHandlerProcess>:
    }
    return false;
}

void LmHandlerProcess( void )
{
 800c534:	b580      	push	{r7, lr}
 800c536:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    // Processes the LoRaMac events
    LoRaMacProcess( );
 800c538:	f002 f9b8 	bl	800e8ac <LoRaMacProcess>

    // Call all packages process functions
    LmHandlerPackagesProcess( );
 800c53c:	f000 fc9a 	bl	800ce74 <LmHandlerPackagesProcess>

    // Store to NVM if required
    NvmDataMgmtStore( );
 800c540:	f000 fcee 	bl	800cf20 <NvmDataMgmtStore>
}
 800c544:	bf00      	nop
 800c546:	bd80      	pop	{r7, pc}

0800c548 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode )
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b090      	sub	sp, #64	; 0x40
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	4603      	mov	r3, r0
 800c550:	71fb      	strb	r3, [r7, #7]
        while (1);
    }
#endif /* ACTIVATION_BY_PERSONALIZATION */
#endif /* LORAWAN_KMS */

    if ( mode == ACTIVATION_TYPE_OTAA )
 800c552:	79fb      	ldrb	r3, [r7, #7]
 800c554:	2b02      	cmp	r3, #2
 800c556:	d111      	bne.n	800c57c <LmHandlerJoin+0x34>
    {
        MlmeReq_t mlmeReq;
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800c558:	4b23      	ldr	r3, [pc, #140]	; (800c5e8 <LmHandlerJoin+0xa0>)
 800c55a:	2202      	movs	r2, #2
 800c55c:	709a      	strb	r2, [r3, #2]

        LoRaMacStart();
 800c55e:	f004 fcab 	bl	8010eb8 <LoRaMacStart>

        mlmeReq.Type = MLME_JOIN;
 800c562:	2301      	movs	r3, #1
 800c564:	723b      	strb	r3, [r7, #8]
        mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800c566:	4b21      	ldr	r3, [pc, #132]	; (800c5ec <LmHandlerJoin+0xa4>)
 800c568:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800c56c:	b2db      	uxtb	r3, r3
 800c56e:	733b      	strb	r3, [r7, #12]

        // Starts the OTAA join procedure
        LoRaMacMlmeRequest( &mlmeReq );
 800c570:	f107 0308 	add.w	r3, r7, #8
 800c574:	4618      	mov	r0, r3
 800c576:	f005 f9d1 	bl	801191c <LoRaMacMlmeRequest>

        // Notify upper layer
        LmHandlerCallbacks->OnJoinRequest( &JoinParams );
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
    }
}
 800c57a:	e030      	b.n	800c5de <LmHandlerJoin+0x96>
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800c57c:	4b1a      	ldr	r3, [pc, #104]	; (800c5e8 <LmHandlerJoin+0xa0>)
 800c57e:	2201      	movs	r2, #1
 800c580:	709a      	strb	r2, [r3, #2]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800c582:	4b1a      	ldr	r3, [pc, #104]	; (800c5ec <LmHandlerJoin+0xa4>)
 800c584:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800c588:	4b17      	ldr	r3, [pc, #92]	; (800c5e8 <LmHandlerJoin+0xa0>)
 800c58a:	701a      	strb	r2, [r3, #0]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800c58c:	4b16      	ldr	r3, [pc, #88]	; (800c5e8 <LmHandlerJoin+0xa0>)
 800c58e:	2200      	movs	r2, #0
 800c590:	705a      	strb	r2, [r3, #1]
        if (CtxRestoreDone == false)
 800c592:	4b17      	ldr	r3, [pc, #92]	; (800c5f0 <LmHandlerJoin+0xa8>)
 800c594:	781b      	ldrb	r3, [r3, #0]
 800c596:	f083 0301 	eor.w	r3, r3, #1
 800c59a:	b2db      	uxtb	r3, r3
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d008      	beq.n	800c5b2 <LmHandlerJoin+0x6a>
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800c5a0:	2327      	movs	r3, #39	; 0x27
 800c5a2:	773b      	strb	r3, [r7, #28]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800c5a4:	4b13      	ldr	r3, [pc, #76]	; (800c5f4 <LmHandlerJoin+0xac>)
 800c5a6:	623b      	str	r3, [r7, #32]
            LoRaMacMibSetRequestConfirm(&mibReq);
 800c5a8:	f107 031c 	add.w	r3, r7, #28
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	f004 fe77 	bl	80112a0 <LoRaMacMibSetRequestConfirm>
        LoRaMacStart();
 800c5b2:	f004 fc81 	bl	8010eb8 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	773b      	strb	r3, [r7, #28]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800c5ba:	2301      	movs	r3, #1
 800c5bc:	f887 3020 	strb.w	r3, [r7, #32]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800c5c0:	f107 031c 	add.w	r3, r7, #28
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	f004 fe6b 	bl	80112a0 <LoRaMacMibSetRequestConfirm>
        LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800c5ca:	4b0b      	ldr	r3, [pc, #44]	; (800c5f8 <LmHandlerJoin+0xb0>)
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	69db      	ldr	r3, [r3, #28]
 800c5d0:	4805      	ldr	r0, [pc, #20]	; (800c5e8 <LmHandlerJoin+0xa0>)
 800c5d2:	4798      	blx	r3
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800c5d4:	4b05      	ldr	r3, [pc, #20]	; (800c5ec <LmHandlerJoin+0xa4>)
 800c5d6:	785b      	ldrb	r3, [r3, #1]
 800c5d8:	4618      	mov	r0, r3
 800c5da:	f000 f917 	bl	800c80c <LmHandlerRequestClass>
}
 800c5de:	bf00      	nop
 800c5e0:	3740      	adds	r7, #64	; 0x40
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}
 800c5e6:	bf00      	nop
 800c5e8:	200000c4 	.word	0x200000c4
 800c5ec:	200002e0 	.word	0x200002e0
 800c5f0:	20000422 	.word	0x20000422
 800c5f4:	01000300 	.word	0x01000300
 800c5f8:	200002f0 	.word	0x200002f0

0800c5fc <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b08a      	sub	sp, #40	; 0x28
 800c600:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800c602:	2301      	movs	r3, #1
 800c604:	703b      	strb	r3, [r7, #0]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800c606:	463b      	mov	r3, r7
 800c608:	4618      	mov	r0, r3
 800c60a:	f004 fceb 	bl	8010fe4 <LoRaMacMibGetRequestConfirm>
 800c60e:	4603      	mov	r3, r0
 800c610:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if( status == LORAMAC_STATUS_OK )
 800c614:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d106      	bne.n	800c62a <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800c61c:	793b      	ldrb	r3, [r7, #4]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d101      	bne.n	800c626 <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800c622:	2300      	movs	r3, #0
 800c624:	e002      	b.n	800c62c <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800c626:	2301      	movs	r3, #1
 800c628:	e000      	b.n	800c62c <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800c62a:	2300      	movs	r3, #0
    }
}
 800c62c:	4618      	mov	r0, r3
 800c62e:	3728      	adds	r7, #40	; 0x28
 800c630:	46bd      	mov	sp, r7
 800c632:	bd80      	pop	{r7, pc}

0800c634 <LmHandlerSend>:
    }
}

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      TimerTime_t *nextTxIn, bool allowDelayedTx )
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b08c      	sub	sp, #48	; 0x30
 800c638:	af00      	add	r7, sp, #0
 800c63a:	60f8      	str	r0, [r7, #12]
 800c63c:	607a      	str	r2, [r7, #4]
 800c63e:	461a      	mov	r2, r3
 800c640:	460b      	mov	r3, r1
 800c642:	72fb      	strb	r3, [r7, #11]
 800c644:	4613      	mov	r3, r2
 800c646:	72bb      	strb	r3, [r7, #10]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800c648:	23ff      	movs	r3, #255	; 0xff
 800c64a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if (LoRaMacIsBusy() == true)
 800c64e:	f001 fe97 	bl	800e380 <LoRaMacIsBusy>
 800c652:	4603      	mov	r3, r0
 800c654:	2b00      	cmp	r3, #0
 800c656:	d002      	beq.n	800c65e <LmHandlerSend+0x2a>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800c658:	f06f 0301 	mvn.w	r3, #1
 800c65c:	e0b4      	b.n	800c7c8 <LmHandlerSend+0x194>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800c65e:	f7ff ffcd 	bl	800c5fc <LmHandlerJoinStatus>
 800c662:	4603      	mov	r3, r0
 800c664:	2b01      	cmp	r3, #1
 800c666:	d007      	beq.n	800c678 <LmHandlerSend+0x44>
    {
        // The network isn't joined, try again.
        LmHandlerJoin(JoinParams.Mode);
 800c668:	4b59      	ldr	r3, [pc, #356]	; (800c7d0 <LmHandlerSend+0x19c>)
 800c66a:	789b      	ldrb	r3, [r3, #2]
 800c66c:	4618      	mov	r0, r3
 800c66e:	f7ff ff6b 	bl	800c548 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800c672:	f06f 0302 	mvn.w	r3, #2
 800c676:	e0a7      	b.n	800c7c8 <LmHandlerSend+0x194>
    }

    if( ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == true ) && ( appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port ) && ( appData->Port != 0 ) )
 800c678:	4b56      	ldr	r3, [pc, #344]	; (800c7d4 <LmHandlerSend+0x1a0>)
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	68db      	ldr	r3, [r3, #12]
 800c67e:	4798      	blx	r3
 800c680:	4603      	mov	r3, r0
 800c682:	2b00      	cmp	r3, #0
 800c684:	d00d      	beq.n	800c6a2 <LmHandlerSend+0x6e>
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	781a      	ldrb	r2, [r3, #0]
 800c68a:	4b52      	ldr	r3, [pc, #328]	; (800c7d4 <LmHandlerSend+0x1a0>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	781b      	ldrb	r3, [r3, #0]
 800c690:	429a      	cmp	r2, r3
 800c692:	d006      	beq.n	800c6a2 <LmHandlerSend+0x6e>
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	781b      	ldrb	r3, [r3, #0]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d002      	beq.n	800c6a2 <LmHandlerSend+0x6e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800c69c:	f06f 0303 	mvn.w	r3, #3
 800c6a0:	e092      	b.n	800c7c8 <LmHandlerSend+0x194>
    }

    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800c6a2:	4b4d      	ldr	r3, [pc, #308]	; (800c7d8 <LmHandlerSend+0x1a4>)
 800c6a4:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800c6a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	785b      	ldrb	r3, [r3, #1]
 800c6b0:	f107 0214 	add.w	r2, r7, #20
 800c6b4:	4611      	mov	r1, r2
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f004 fc0c 	bl	8010ed4 <LoRaMacQueryTxPossible>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d009      	beq.n	800c6d6 <LmHandlerSend+0xa2>
    {
        // Send empty frame in order to flush MAC commands
        TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800c6c2:	4b46      	ldr	r3, [pc, #280]	; (800c7dc <LmHandlerSend+0x1a8>)
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	709a      	strb	r2, [r3, #2]
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	763b      	strb	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	623b      	str	r3, [r7, #32]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c6d4:	e017      	b.n	800c706 <LmHandlerSend+0xd2>
    }
    else
    {
        TxParams.MsgType = isTxConfirmed;
 800c6d6:	4a41      	ldr	r2, [pc, #260]	; (800c7dc <LmHandlerSend+0x1a8>)
 800c6d8:	7afb      	ldrb	r3, [r7, #11]
 800c6da:	7093      	strb	r3, [r2, #2]
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	781b      	ldrb	r3, [r3, #0]
 800c6e0:	773b      	strb	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	785b      	ldrb	r3, [r3, #1]
 800c6e6:	b29b      	uxth	r3, r3
 800c6e8:	84bb      	strh	r3, [r7, #36]	; 0x24
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	685b      	ldr	r3, [r3, #4]
 800c6ee:	623b      	str	r3, [r7, #32]
        if( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG )
 800c6f0:	7afb      	ldrb	r3, [r7, #11]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d102      	bne.n	800c6fc <LmHandlerSend+0xc8>
        {
            mcpsReq.Type = MCPS_UNCONFIRMED;
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	763b      	strb	r3, [r7, #24]
 800c6fa:	e004      	b.n	800c706 <LmHandlerSend+0xd2>
        }
        else
        {
            mcpsReq.Type = MCPS_CONFIRMED;
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	763b      	strb	r3, [r7, #24]
            mcpsReq.Req.Confirmed.NbTrials = 8;
 800c700:	2308      	movs	r3, #8
 800c702:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    TxParams.AppData = *appData;
 800c706:	4b35      	ldr	r3, [pc, #212]	; (800c7dc <LmHandlerSend+0x1a8>)
 800c708:	68fa      	ldr	r2, [r7, #12]
 800c70a:	330c      	adds	r3, #12
 800c70c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c710:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800c714:	4b30      	ldr	r3, [pc, #192]	; (800c7d8 <LmHandlerSend+0x1a4>)
 800c716:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800c71a:	4b30      	ldr	r3, [pc, #192]	; (800c7dc <LmHandlerSend+0x1a8>)
 800c71c:	711a      	strb	r2, [r3, #4]

    status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800c71e:	7aba      	ldrb	r2, [r7, #10]
 800c720:	f107 0318 	add.w	r3, r7, #24
 800c724:	4611      	mov	r1, r2
 800c726:	4618      	mov	r0, r3
 800c728:	f005 fa38 	bl	8011b9c <LoRaMacMcpsRequest>
 800c72c:	4603      	mov	r3, r0
 800c72e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    if (nextTxIn != NULL)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d002      	beq.n	800c73e <LmHandlerSend+0x10a>
    {
        *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800c738:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	601a      	str	r2, [r3, #0]
    }

    switch (status)
 800c73e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c742:	2b11      	cmp	r3, #17
 800c744:	d83a      	bhi.n	800c7bc <LmHandlerSend+0x188>
 800c746:	a201      	add	r2, pc, #4	; (adr r2, 800c74c <LmHandlerSend+0x118>)
 800c748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c74c:	0800c795 	.word	0x0800c795
 800c750:	0800c79d 	.word	0x0800c79d
 800c754:	0800c7bd 	.word	0x0800c7bd
 800c758:	0800c7bd 	.word	0x0800c7bd
 800c75c:	0800c7bd 	.word	0x0800c7bd
 800c760:	0800c7bd 	.word	0x0800c7bd
 800c764:	0800c7bd 	.word	0x0800c7bd
 800c768:	0800c7a5 	.word	0x0800c7a5
 800c76c:	0800c7bd 	.word	0x0800c7bd
 800c770:	0800c7bd 	.word	0x0800c7bd
 800c774:	0800c7bd 	.word	0x0800c7bd
 800c778:	0800c7b5 	.word	0x0800c7b5
 800c77c:	0800c7bd 	.word	0x0800c7bd
 800c780:	0800c7bd 	.word	0x0800c7bd
 800c784:	0800c79d 	.word	0x0800c79d
 800c788:	0800c79d 	.word	0x0800c79d
 800c78c:	0800c79d 	.word	0x0800c79d
 800c790:	0800c7ad 	.word	0x0800c7ad
    {
        case LORAMAC_STATUS_OK:
            lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800c794:	2300      	movs	r3, #0
 800c796:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800c79a:	e013      	b.n	800c7c4 <LmHandlerSend+0x190>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800c79c:	23fe      	movs	r3, #254	; 0xfe
 800c79e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800c7a2:	e00f      	b.n	800c7c4 <LmHandlerSend+0x190>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800c7a4:	23fd      	movs	r3, #253	; 0xfd
 800c7a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800c7aa:	e00b      	b.n	800c7c4 <LmHandlerSend+0x190>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800c7ac:	23fb      	movs	r3, #251	; 0xfb
 800c7ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800c7b2:	e007      	b.n	800c7c4 <LmHandlerSend+0x190>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800c7b4:	23fa      	movs	r3, #250	; 0xfa
 800c7b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800c7ba:	e003      	b.n	800c7c4 <LmHandlerSend+0x190>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800c7bc:	23ff      	movs	r3, #255	; 0xff
 800c7be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800c7c2:	bf00      	nop
    }

    return lmhStatus;
 800c7c4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	3730      	adds	r7, #48	; 0x30
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bd80      	pop	{r7, pc}
 800c7d0:	200000c4 	.word	0x200000c4
 800c7d4:	200002cc 	.word	0x200002cc
 800c7d8:	200002e0 	.word	0x200002e0
 800c7dc:	20000318 	.word	0x20000318

0800c7e0 <LmHandlerDeviceTimeReq>:
        return LORAMAC_HANDLER_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b086      	sub	sp, #24
 800c7e4:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800c7e6:	230a      	movs	r3, #10
 800c7e8:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800c7ea:	463b      	mov	r3, r7
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	f005 f895 	bl	801191c <LoRaMacMlmeRequest>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	75fb      	strb	r3, [r7, #23]

    if( status == LORAMAC_STATUS_OK )
 800c7f6:	7dfb      	ldrb	r3, [r7, #23]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d101      	bne.n	800c800 <LmHandlerDeviceTimeReq+0x20>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	e001      	b.n	800c804 <LmHandlerDeviceTimeReq+0x24>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800c800:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800c804:	4618      	mov	r0, r3
 800c806:	3718      	adds	r7, #24
 800c808:	46bd      	mov	sp, r7
 800c80a:	bd80      	pop	{r7, pc}

0800c80c <LmHandlerRequestClass>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b08c      	sub	sp, #48	; 0x30
 800c810:	af00      	add	r7, sp, #0
 800c812:	4603      	mov	r3, r0
 800c814:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800c816:	2300      	movs	r3, #0
 800c818:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    if (LoRaMacIsBusy() == true)
 800c81c:	f001 fdb0 	bl	800e380 <LoRaMacIsBusy>
 800c820:	4603      	mov	r3, r0
 800c822:	2b00      	cmp	r3, #0
 800c824:	d002      	beq.n	800c82c <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800c826:	f06f 0301 	mvn.w	r3, #1
 800c82a:	e07b      	b.n	800c924 <LmHandlerRequestClass+0x118>
    }

    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800c82c:	f7ff fee6 	bl	800c5fc <LmHandlerJoinStatus>
 800c830:	4603      	mov	r3, r0
 800c832:	2b01      	cmp	r3, #1
 800c834:	d002      	beq.n	800c83c <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800c836:	f06f 0302 	mvn.w	r3, #2
 800c83a:	e073      	b.n	800c924 <LmHandlerRequestClass+0x118>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800c83c:	2300      	movs	r3, #0
 800c83e:	723b      	strb	r3, [r7, #8]
    if ( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800c840:	f107 0308 	add.w	r3, r7, #8
 800c844:	4618      	mov	r0, r3
 800c846:	f004 fbcd 	bl	8010fe4 <LoRaMacMibGetRequestConfirm>
 800c84a:	4603      	mov	r3, r0
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d002      	beq.n	800c856 <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800c850:	f04f 33ff 	mov.w	r3, #4294967295
 800c854:	e066      	b.n	800c924 <LmHandlerRequestClass+0x118>
    }
    currentClass = mibReq.Param.Class;
 800c856:	7b3b      	ldrb	r3, [r7, #12]
 800c858:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    // Attempt to switch only if class update
    if( currentClass != newClass )
 800c85c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800c860:	79fb      	ldrb	r3, [r7, #7]
 800c862:	429a      	cmp	r2, r3
 800c864:	d055      	beq.n	800c912 <LmHandlerRequestClass+0x106>
    {
        switch( newClass )
 800c866:	79fb      	ldrb	r3, [r7, #7]
 800c868:	2b02      	cmp	r3, #2
 800c86a:	d02c      	beq.n	800c8c6 <LmHandlerRequestClass+0xba>
 800c86c:	2b02      	cmp	r3, #2
 800c86e:	dc52      	bgt.n	800c916 <LmHandlerRequestClass+0x10a>
 800c870:	2b00      	cmp	r3, #0
 800c872:	d002      	beq.n	800c87a <LmHandlerRequestClass+0x6e>
 800c874:	2b01      	cmp	r3, #1
 800c876:	d022      	beq.n	800c8be <LmHandlerRequestClass+0xb2>
                    }
                }
            }
            break;
        default:
            break;
 800c878:	e04d      	b.n	800c916 <LmHandlerRequestClass+0x10a>
                if( currentClass != CLASS_A )
 800c87a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d04b      	beq.n	800c91a <LmHandlerRequestClass+0x10e>
                    mibReq.Param.Class = newClass;
 800c882:	79fb      	ldrb	r3, [r7, #7]
 800c884:	733b      	strb	r3, [r7, #12]
                    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800c886:	f107 0308 	add.w	r3, r7, #8
 800c88a:	4618      	mov	r0, r3
 800c88c:	f004 fd08 	bl	80112a0 <LoRaMacMibSetRequestConfirm>
 800c890:	4603      	mov	r3, r0
 800c892:	2b00      	cmp	r3, #0
 800c894:	d10f      	bne.n	800c8b6 <LmHandlerRequestClass+0xaa>
                        DisplayClassUpdate(newClass);
 800c896:	79fb      	ldrb	r3, [r7, #7]
 800c898:	4618      	mov	r0, r3
 800c89a:	f000 fb1f 	bl	800cedc <DisplayClassUpdate>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800c89e:	4b23      	ldr	r3, [pc, #140]	; (800c92c <LmHandlerRequestClass+0x120>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d038      	beq.n	800c91a <LmHandlerRequestClass+0x10e>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800c8a8:	4b20      	ldr	r3, [pc, #128]	; (800c92c <LmHandlerRequestClass+0x120>)
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8ae:	79fa      	ldrb	r2, [r7, #7]
 800c8b0:	4610      	mov	r0, r2
 800c8b2:	4798      	blx	r3
            break;
 800c8b4:	e031      	b.n	800c91a <LmHandlerRequestClass+0x10e>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800c8b6:	23ff      	movs	r3, #255	; 0xff
 800c8b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800c8bc:	e02d      	b.n	800c91a <LmHandlerRequestClass+0x10e>
                errorStatus = LORAMAC_HANDLER_ERROR;
 800c8be:	23ff      	movs	r3, #255	; 0xff
 800c8c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800c8c4:	e02c      	b.n	800c920 <LmHandlerRequestClass+0x114>
                if( currentClass != CLASS_A )
 800c8c6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d003      	beq.n	800c8d6 <LmHandlerRequestClass+0xca>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800c8ce:	23ff      	movs	r3, #255	; 0xff
 800c8d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800c8d4:	e023      	b.n	800c91e <LmHandlerRequestClass+0x112>
                    mibReq.Param.Class = newClass;
 800c8d6:	79fb      	ldrb	r3, [r7, #7]
 800c8d8:	733b      	strb	r3, [r7, #12]
                    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800c8da:	f107 0308 	add.w	r3, r7, #8
 800c8de:	4618      	mov	r0, r3
 800c8e0:	f004 fcde 	bl	80112a0 <LoRaMacMibSetRequestConfirm>
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d10f      	bne.n	800c90a <LmHandlerRequestClass+0xfe>
                        DisplayClassUpdate(newClass);
 800c8ea:	79fb      	ldrb	r3, [r7, #7]
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	f000 faf5 	bl	800cedc <DisplayClassUpdate>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800c8f2:	4b0e      	ldr	r3, [pc, #56]	; (800c92c <LmHandlerRequestClass+0x120>)
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d010      	beq.n	800c91e <LmHandlerRequestClass+0x112>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800c8fc:	4b0b      	ldr	r3, [pc, #44]	; (800c92c <LmHandlerRequestClass+0x120>)
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c902:	79fa      	ldrb	r2, [r7, #7]
 800c904:	4610      	mov	r0, r2
 800c906:	4798      	blx	r3
            break;
 800c908:	e009      	b.n	800c91e <LmHandlerRequestClass+0x112>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800c90a:	23ff      	movs	r3, #255	; 0xff
 800c90c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800c910:	e005      	b.n	800c91e <LmHandlerRequestClass+0x112>
        }
    }
 800c912:	bf00      	nop
 800c914:	e004      	b.n	800c920 <LmHandlerRequestClass+0x114>
            break;
 800c916:	bf00      	nop
 800c918:	e002      	b.n	800c920 <LmHandlerRequestClass+0x114>
            break;
 800c91a:	bf00      	nop
 800c91c:	e000      	b.n	800c920 <LmHandlerRequestClass+0x114>
            break;
 800c91e:	bf00      	nop
    return errorStatus;
 800c920:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800c924:	4618      	mov	r0, r3
 800c926:	3730      	adds	r7, #48	; 0x30
 800c928:	46bd      	mov	sp, r7
 800c92a:	bd80      	pop	{r7, pc}
 800c92c:	200002f0 	.word	0x200002f0

0800c930 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800c930:	b580      	push	{r7, lr}
 800c932:	b08c      	sub	sp, #48	; 0x30
 800c934:	af00      	add	r7, sp, #0
 800c936:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (deviceClass == NULL)
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d102      	bne.n	800c944 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800c93e:	f04f 33ff 	mov.w	r3, #4294967295
 800c942:	e010      	b.n	800c966 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800c944:	2300      	movs	r3, #0
 800c946:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK)
 800c948:	f107 030c 	add.w	r3, r7, #12
 800c94c:	4618      	mov	r0, r3
 800c94e:	f004 fb49 	bl	8010fe4 <LoRaMacMibGetRequestConfirm>
 800c952:	4603      	mov	r3, r0
 800c954:	2b00      	cmp	r3, #0
 800c956:	d002      	beq.n	800c95e <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800c958:	f04f 33ff 	mov.w	r3, #4294967295
 800c95c:	e003      	b.n	800c966 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800c95e:	7c3a      	ldrb	r2, [r7, #16]
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800c964:	2300      	movs	r3, #0
}
 800c966:	4618      	mov	r0, r3
 800c968:	3730      	adds	r7, #48	; 0x30
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}
	...

0800c970 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b08c      	sub	sp, #48	; 0x30
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if (txDatarate == NULL)
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d102      	bne.n	800c984 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800c97e:	f04f 33ff 	mov.w	r3, #4294967295
 800c982:	e016      	b.n	800c9b2 <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800c984:	231f      	movs	r3, #31
 800c986:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK)
 800c988:	f107 030c 	add.w	r3, r7, #12
 800c98c:	4618      	mov	r0, r3
 800c98e:	f004 fb29 	bl	8010fe4 <LoRaMacMibGetRequestConfirm>
 800c992:	4603      	mov	r3, r0
 800c994:	2b00      	cmp	r3, #0
 800c996:	d002      	beq.n	800c99e <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800c998:	f04f 33ff 	mov.w	r3, #4294967295
 800c99c:	e009      	b.n	800c9b2 <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800c99e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	f993 2000 	ldrsb.w	r2, [r3]
 800c9ac:	4b03      	ldr	r3, [pc, #12]	; (800c9bc <LmHandlerGetTxDatarate+0x4c>)
 800c9ae:	70da      	strb	r2, [r3, #3]
    return LORAMAC_HANDLER_SUCCESS;
 800c9b0:	2300      	movs	r3, #0
}
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	3730      	adds	r7, #48	; 0x30
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	bd80      	pop	{r7, pc}
 800c9ba:	bf00      	nop
 800c9bc:	200002e0 	.word	0x200002e0

0800c9c0 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

static LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800c9c0:	b580      	push	{r7, lr}
 800c9c2:	b08c      	sub	sp, #48	; 0x30
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800c9c8:	2322      	movs	r3, #34	; 0x22
 800c9ca:	733b      	strb	r3, [r7, #12]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	613b      	str	r3, [r7, #16]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800c9d0:	f107 030c 	add.w	r3, r7, #12
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	f004 fc63 	bl	80112a0 <LoRaMacMibSetRequestConfirm>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d002      	beq.n	800c9e6 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800c9e0:	f04f 33ff 	mov.w	r3, #4294967295
 800c9e4:	e000      	b.n	800c9e8 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800c9e6:	2300      	movs	r3, #0
}
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	3730      	adds	r7, #48	; 0x30
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	bd80      	pop	{r7, pc}

0800c9f0 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b082      	sub	sp, #8
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800c9f8:	4b15      	ldr	r3, [pc, #84]	; (800ca50 <McpsConfirm+0x60>)
 800c9fa:	2201      	movs	r2, #1
 800c9fc:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	785a      	ldrb	r2, [r3, #1]
 800ca02:	4b13      	ldr	r3, [pc, #76]	; (800ca50 <McpsConfirm+0x60>)
 800ca04:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	789b      	ldrb	r3, [r3, #2]
 800ca0a:	b25a      	sxtb	r2, r3
 800ca0c:	4b10      	ldr	r3, [pc, #64]	; (800ca50 <McpsConfirm+0x60>)
 800ca0e:	711a      	strb	r2, [r3, #4]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	68db      	ldr	r3, [r3, #12]
 800ca14:	4a0e      	ldr	r2, [pc, #56]	; (800ca50 <McpsConfirm+0x60>)
 800ca16:	6093      	str	r3, [r2, #8]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800ca1e:	4b0c      	ldr	r3, [pc, #48]	; (800ca50 <McpsConfirm+0x60>)
 800ca20:	751a      	strb	r2, [r3, #20]
    TxParams.Channel = mcpsConfirm->Channel;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	691b      	ldr	r3, [r3, #16]
 800ca26:	b2da      	uxtb	r2, r3
 800ca28:	4b09      	ldr	r3, [pc, #36]	; (800ca50 <McpsConfirm+0x60>)
 800ca2a:	755a      	strb	r2, [r3, #21]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	791b      	ldrb	r3, [r3, #4]
 800ca30:	461a      	mov	r2, r3
 800ca32:	4b07      	ldr	r3, [pc, #28]	; (800ca50 <McpsConfirm+0x60>)
 800ca34:	70da      	strb	r2, [r3, #3]

    LmHandlerCallbacks->OnTxData( &TxParams );
 800ca36:	4b07      	ldr	r3, [pc, #28]	; (800ca54 <McpsConfirm+0x64>)
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	6a1b      	ldr	r3, [r3, #32]
 800ca3c:	4804      	ldr	r0, [pc, #16]	; (800ca50 <McpsConfirm+0x60>)
 800ca3e:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800ca40:	6879      	ldr	r1, [r7, #4]
 800ca42:	2000      	movs	r0, #0
 800ca44:	f000 f99a 	bl	800cd7c <LmHandlerPackagesNotify>
}
 800ca48:	bf00      	nop
 800ca4a:	3708      	adds	r7, #8
 800ca4c:	46bd      	mov	sp, r7
 800ca4e:	bd80      	pop	{r7, pc}
 800ca50:	20000318 	.word	0x20000318
 800ca54:	200002f0 	.word	0x200002f0

0800ca58 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *RxStatus )
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b088      	sub	sp, #32
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
 800ca60:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800ca62:	2300      	movs	r3, #0
 800ca64:	75fb      	strb	r3, [r7, #23]
    RxParams.IsMcpsIndication = 1;
 800ca66:	4b32      	ldr	r3, [pc, #200]	; (800cb30 <McpsIndication+0xd8>)
 800ca68:	2201      	movs	r2, #1
 800ca6a:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	785a      	ldrb	r2, [r3, #1]
 800ca70:	4b2f      	ldr	r3, [pc, #188]	; (800cb30 <McpsIndication+0xd8>)
 800ca72:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800ca74:	4b2e      	ldr	r3, [pc, #184]	; (800cb30 <McpsIndication+0xd8>)
 800ca76:	785b      	ldrb	r3, [r3, #1]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d154      	bne.n	800cb26 <McpsIndication+0xce>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	791b      	ldrb	r3, [r3, #4]
 800ca80:	b25a      	sxtb	r2, r3
 800ca82:	4b2b      	ldr	r3, [pc, #172]	; (800cb30 <McpsIndication+0xd8>)
 800ca84:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = RxStatus->Rssi;
 800ca86:	683b      	ldr	r3, [r7, #0]
 800ca88:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ca8c:	b25a      	sxtb	r2, r3
 800ca8e:	4b28      	ldr	r3, [pc, #160]	; (800cb30 <McpsIndication+0xd8>)
 800ca90:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = RxStatus->Snr;
 800ca92:	683b      	ldr	r3, [r7, #0]
 800ca94:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800ca98:	4b25      	ldr	r3, [pc, #148]	; (800cb30 <McpsIndication+0xd8>)
 800ca9a:	711a      	strb	r2, [r3, #4]
    RxParams.RxSlot = RxStatus->RxSlot;
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	78db      	ldrb	r3, [r3, #3]
 800caa0:	b25a      	sxtb	r2, r3
 800caa2:	4b23      	ldr	r3, [pc, #140]	; (800cb30 <McpsIndication+0xd8>)
 800caa4:	731a      	strb	r2, [r3, #12]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	691b      	ldr	r3, [r3, #16]
 800caaa:	4a21      	ldr	r2, [pc, #132]	; (800cb30 <McpsIndication+0xd8>)
 800caac:	6093      	str	r3, [r2, #8]

    appData.Port = mcpsIndication->Port;
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	78db      	ldrb	r3, [r3, #3]
 800cab2:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	7b1b      	ldrb	r3, [r3, #12]
 800cab8:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	689b      	ldr	r3, [r3, #8]
 800cabe:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks->OnRxData(&appData, &RxParams);
 800cac0:	4b1c      	ldr	r3, [pc, #112]	; (800cb34 <McpsIndication+0xdc>)
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cac6:	f107 0218 	add.w	r2, r7, #24
 800caca:	4919      	ldr	r1, [pc, #100]	; (800cb30 <McpsIndication+0xd8>)
 800cacc:	4610      	mov	r0, r2
 800cace:	4798      	blx	r3

    if ((LmHandlerCallbacks->OnSysTimeUpdate != NULL) && (mcpsIndication->DeviceTimeAnsReceived == true))
 800cad0:	4b18      	ldr	r3, [pc, #96]	; (800cb34 <McpsIndication+0xdc>)
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d007      	beq.n	800caea <McpsIndication+0x92>
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	7e1b      	ldrb	r3, [r3, #24]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d003      	beq.n	800caea <McpsIndication+0x92>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800cae2:	4b14      	ldr	r3, [pc, #80]	; (800cb34 <McpsIndication+0xdc>)
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cae8:	4798      	blx	r3
    }

    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800caea:	6879      	ldr	r1, [r7, #4]
 800caec:	2001      	movs	r0, #1
 800caee:	f000 f945 	bl	800cd7c <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass(&deviceClass);
 800caf2:	f107 0317 	add.w	r3, r7, #23
 800caf6:	4618      	mov	r0, r3
 800caf8:	f7ff ff1a 	bl	800c930 <LmHandlerGetCurrentClass>
    if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	795b      	ldrb	r3, [r3, #5]
 800cb00:	2b01      	cmp	r3, #1
 800cb02:	d111      	bne.n	800cb28 <McpsIndication+0xd0>
 800cb04:	7dfb      	ldrb	r3, [r7, #23]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d10e      	bne.n	800cb28 <McpsIndication+0xd0>
    {
        // The server signals that it has pending data to be sent.
        // We schedule an uplink as soon as possible to flush the server.

        // Send an empty message
        LmHandlerAppData_t appData =
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	733b      	strb	r3, [r7, #12]
 800cb0e:	2300      	movs	r3, #0
 800cb10:	737b      	strb	r3, [r7, #13]
 800cb12:	2300      	movs	r3, #0
 800cb14:	613b      	str	r3, [r7, #16]
        {
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0
        };
        LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 800cb16:	f107 000c 	add.w	r0, r7, #12
 800cb1a:	2301      	movs	r3, #1
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	2100      	movs	r1, #0
 800cb20:	f7ff fd88 	bl	800c634 <LmHandlerSend>
 800cb24:	e000      	b.n	800cb28 <McpsIndication+0xd0>
        return;
 800cb26:	bf00      	nop
    }
}
 800cb28:	3720      	adds	r7, #32
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}
 800cb2e:	bf00      	nop
 800cb30:	200000c8 	.word	0x200000c8
 800cb34:	200002f0 	.word	0x200002f0

0800cb38 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	b08c      	sub	sp, #48	; 0x30
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800cb40:	4b28      	ldr	r3, [pc, #160]	; (800cbe4 <MlmeConfirm+0xac>)
 800cb42:	2200      	movs	r2, #0
 800cb44:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	785a      	ldrb	r2, [r3, #1]
 800cb4a:	4b26      	ldr	r3, [pc, #152]	; (800cbe4 <MlmeConfirm+0xac>)
 800cb4c:	705a      	strb	r2, [r3, #1]
    LmHandlerCallbacks->OnTxData( &TxParams );
 800cb4e:	4b26      	ldr	r3, [pc, #152]	; (800cbe8 <MlmeConfirm+0xb0>)
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	6a1b      	ldr	r3, [r3, #32]
 800cb54:	4823      	ldr	r0, [pc, #140]	; (800cbe4 <MlmeConfirm+0xac>)
 800cb56:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800cb58:	6879      	ldr	r1, [r7, #4]
 800cb5a:	2002      	movs	r0, #2
 800cb5c:	f000 f90e 	bl	800cd7c <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	781b      	ldrb	r3, [r3, #0]
 800cb64:	2b0a      	cmp	r3, #10
 800cb66:	d035      	beq.n	800cbd4 <MlmeConfirm+0x9c>
 800cb68:	2b0a      	cmp	r3, #10
 800cb6a:	dc35      	bgt.n	800cbd8 <MlmeConfirm+0xa0>
 800cb6c:	2b01      	cmp	r3, #1
 800cb6e:	d002      	beq.n	800cb76 <MlmeConfirm+0x3e>
 800cb70:	2b04      	cmp	r3, #4
 800cb72:	d023      	beq.n	800cbbc <MlmeConfirm+0x84>
            }
        }
        break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
        break;
 800cb74:	e030      	b.n	800cbd8 <MlmeConfirm+0xa0>
            mibReq.Type = MIB_DEV_ADDR;
 800cb76:	2306      	movs	r3, #6
 800cb78:	733b      	strb	r3, [r7, #12]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800cb7a:	f107 030c 	add.w	r3, r7, #12
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f004 fa30 	bl	8010fe4 <LoRaMacMibGetRequestConfirm>
            CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800cb84:	693b      	ldr	r3, [r7, #16]
 800cb86:	4a19      	ldr	r2, [pc, #100]	; (800cbec <MlmeConfirm+0xb4>)
 800cb88:	6153      	str	r3, [r2, #20]
            LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800cb8a:	4819      	ldr	r0, [pc, #100]	; (800cbf0 <MlmeConfirm+0xb8>)
 800cb8c:	f7ff fef0 	bl	800c970 <LmHandlerGetTxDatarate>
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	785b      	ldrb	r3, [r3, #1]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d108      	bne.n	800cbaa <MlmeConfirm+0x72>
                JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800cb98:	4b15      	ldr	r3, [pc, #84]	; (800cbf0 <MlmeConfirm+0xb8>)
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	705a      	strb	r2, [r3, #1]
                LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800cb9e:	4b15      	ldr	r3, [pc, #84]	; (800cbf4 <MlmeConfirm+0xbc>)
 800cba0:	785b      	ldrb	r3, [r3, #1]
 800cba2:	4618      	mov	r0, r3
 800cba4:	f7ff fe32 	bl	800c80c <LmHandlerRequestClass>
 800cba8:	e002      	b.n	800cbb0 <MlmeConfirm+0x78>
                JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800cbaa:	4b11      	ldr	r3, [pc, #68]	; (800cbf0 <MlmeConfirm+0xb8>)
 800cbac:	22ff      	movs	r2, #255	; 0xff
 800cbae:	705a      	strb	r2, [r3, #1]
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800cbb0:	4b0d      	ldr	r3, [pc, #52]	; (800cbe8 <MlmeConfirm+0xb0>)
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	69db      	ldr	r3, [r3, #28]
 800cbb6:	480e      	ldr	r0, [pc, #56]	; (800cbf0 <MlmeConfirm+0xb8>)
 800cbb8:	4798      	blx	r3
        break;
 800cbba:	e00e      	b.n	800cbda <MlmeConfirm+0xa2>
            RxParams.LinkCheck = true;
 800cbbc:	4b0e      	ldr	r3, [pc, #56]	; (800cbf8 <MlmeConfirm+0xc0>)
 800cbbe:	2201      	movs	r2, #1
 800cbc0:	735a      	strb	r2, [r3, #13]
            RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	7a1a      	ldrb	r2, [r3, #8]
 800cbc6:	4b0c      	ldr	r3, [pc, #48]	; (800cbf8 <MlmeConfirm+0xc0>)
 800cbc8:	739a      	strb	r2, [r3, #14]
            RxParams.NbGateways = mlmeConfirm->NbGateways;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	7a5a      	ldrb	r2, [r3, #9]
 800cbce:	4b0a      	ldr	r3, [pc, #40]	; (800cbf8 <MlmeConfirm+0xc0>)
 800cbd0:	73da      	strb	r2, [r3, #15]
        break;
 800cbd2:	e002      	b.n	800cbda <MlmeConfirm+0xa2>
        break;
 800cbd4:	bf00      	nop
 800cbd6:	e000      	b.n	800cbda <MlmeConfirm+0xa2>
        break;
 800cbd8:	bf00      	nop
    }
}
 800cbda:	bf00      	nop
 800cbdc:	3730      	adds	r7, #48	; 0x30
 800cbde:	46bd      	mov	sp, r7
 800cbe0:	bd80      	pop	{r7, pc}
 800cbe2:	bf00      	nop
 800cbe4:	20000318 	.word	0x20000318
 800cbe8:	200002f0 	.word	0x200002f0
 800cbec:	200000a0 	.word	0x200000a0
 800cbf0:	200000c4 	.word	0x200000c4
 800cbf4:	200002e0 	.word	0x200002e0
 800cbf8:	200000c8 	.word	0x200000c8

0800cbfc <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *RxStatus )
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b084      	sub	sp, #16
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
 800cc04:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800cc06:	4b22      	ldr	r3, [pc, #136]	; (800cc90 <MlmeIndication+0x94>)
 800cc08:	2200      	movs	r2, #0
 800cc0a:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	785a      	ldrb	r2, [r3, #1]
 800cc10:	4b1f      	ldr	r3, [pc, #124]	; (800cc90 <MlmeIndication+0x94>)
 800cc12:	705a      	strb	r2, [r3, #1]
    RxParams.Rssi = RxStatus->Rssi;
 800cc14:	683b      	ldr	r3, [r7, #0]
 800cc16:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cc1a:	b25a      	sxtb	r2, r3
 800cc1c:	4b1c      	ldr	r3, [pc, #112]	; (800cc90 <MlmeIndication+0x94>)
 800cc1e:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = RxStatus->Snr;
 800cc20:	683b      	ldr	r3, [r7, #0]
 800cc22:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800cc26:	4b1a      	ldr	r3, [pc, #104]	; (800cc90 <MlmeIndication+0x94>)
 800cc28:	711a      	strb	r2, [r3, #4]
    RxParams.RxSlot = RxStatus->RxSlot;
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	78db      	ldrb	r3, [r3, #3]
 800cc2e:	b25a      	sxtb	r2, r3
 800cc30:	4b17      	ldr	r3, [pc, #92]	; (800cc90 <MlmeIndication+0x94>)
 800cc32:	731a      	strb	r2, [r3, #12]
    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_BEACON_LOCKED )
 800cc34:	4b16      	ldr	r3, [pc, #88]	; (800cc90 <MlmeIndication+0x94>)
 800cc36:	785b      	ldrb	r3, [r3, #1]
 800cc38:	2b0e      	cmp	r3, #14
 800cc3a:	d005      	beq.n	800cc48 <MlmeIndication+0x4c>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800cc3c:	4b15      	ldr	r3, [pc, #84]	; (800cc94 <MlmeIndication+0x98>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc42:	4913      	ldr	r1, [pc, #76]	; (800cc90 <MlmeIndication+0x94>)
 800cc44:	2000      	movs	r0, #0
 800cc46:	4798      	blx	r3
    }

    switch( mlmeIndication->MlmeIndication )
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	781b      	ldrb	r3, [r3, #0]
 800cc4c:	2b07      	cmp	r3, #7
 800cc4e:	d117      	bne.n	800cc80 <MlmeIndication+0x84>
    {
    case MLME_SCHEDULE_UPLINK:
        {// The MAC signals that we shall provide an uplink as soon as possible
            // Send an empty message
            LmHandlerAppData_t appData =
 800cc50:	2300      	movs	r3, #0
 800cc52:	723b      	strb	r3, [r7, #8]
 800cc54:	2300      	movs	r3, #0
 800cc56:	727b      	strb	r3, [r7, #9]
 800cc58:	2300      	movs	r3, #0
 800cc5a:	60fb      	str	r3, [r7, #12]
                .Buffer = NULL,
                .BufferSize = 0,
                .Port = 0
            };

            if( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == false )
 800cc5c:	4b0e      	ldr	r3, [pc, #56]	; (800cc98 <MlmeIndication+0x9c>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	68db      	ldr	r3, [r3, #12]
 800cc62:	4798      	blx	r3
 800cc64:	4603      	mov	r3, r0
 800cc66:	f083 0301 	eor.w	r3, r3, #1
 800cc6a:	b2db      	uxtb	r3, r3
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d009      	beq.n	800cc84 <MlmeIndication+0x88>
            {
                LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true );
 800cc70:	f107 0008 	add.w	r0, r7, #8
 800cc74:	2301      	movs	r3, #1
 800cc76:	2200      	movs	r2, #0
 800cc78:	2100      	movs	r1, #0
 800cc7a:	f7ff fcdb 	bl	800c634 <LmHandlerSend>
            }
        }
        break;
 800cc7e:	e001      	b.n	800cc84 <MlmeIndication+0x88>
            }
        }
        break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
        break;
 800cc80:	bf00      	nop
 800cc82:	e000      	b.n	800cc86 <MlmeIndication+0x8a>
        break;
 800cc84:	bf00      	nop
    }
}
 800cc86:	bf00      	nop
 800cc88:	3710      	adds	r7, #16
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	bd80      	pop	{r7, pc}
 800cc8e:	bf00      	nop
 800cc90:	200000c8 	.word	0x200000c8
 800cc94:	200002f0 	.word	0x200002f0
 800cc98:	200002cc 	.word	0x200002cc

0800cc9c <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	b084      	sub	sp, #16
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	4603      	mov	r3, r0
 800cca4:	6039      	str	r1, [r7, #0]
 800cca6:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800cca8:	2300      	movs	r3, #0
 800ccaa:	60fb      	str	r3, [r7, #12]
    switch( id )
 800ccac:	79fb      	ldrb	r3, [r7, #7]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d103      	bne.n	800ccba <LmHandlerPackageRegister+0x1e>
    {
        case PACKAGE_ID_COMPLIANCE:
        {
            package = LmhpCompliancePackageFactory( );
 800ccb2:	f000 f943 	bl	800cf3c <LmhpCompliancePackageFactory>
 800ccb6:	60f8      	str	r0, [r7, #12]
            break;
 800ccb8:	e000      	b.n	800ccbc <LmHandlerPackageRegister+0x20>
        {
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
            LmhpPackagesRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
            break;
 800ccba:	bf00      	nop
        }
    }
    if( package != NULL )
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d02b      	beq.n	800cd1a <LmHandlerPackageRegister+0x7e>
    {
        LmHandlerPackages[id] = package;
 800ccc2:	79fb      	ldrb	r3, [r7, #7]
 800ccc4:	4918      	ldr	r1, [pc, #96]	; (800cd28 <LmHandlerPackageRegister+0x8c>)
 800ccc6:	68fa      	ldr	r2, [r7, #12]
 800ccc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800cccc:	79fb      	ldrb	r3, [r7, #7]
 800ccce:	4a16      	ldr	r2, [pc, #88]	; (800cd28 <LmHandlerPackageRegister+0x8c>)
 800ccd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ccd4:	4a15      	ldr	r2, [pc, #84]	; (800cd2c <LmHandlerPackageRegister+0x90>)
 800ccd6:	625a      	str	r2, [r3, #36]	; 0x24
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800ccd8:	79fb      	ldrb	r3, [r7, #7]
 800ccda:	4a13      	ldr	r2, [pc, #76]	; (800cd28 <LmHandlerPackageRegister+0x8c>)
 800ccdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cce0:	4a13      	ldr	r2, [pc, #76]	; (800cd30 <LmHandlerPackageRegister+0x94>)
 800cce2:	629a      	str	r2, [r3, #40]	; 0x28
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800cce4:	79fb      	ldrb	r3, [r7, #7]
 800cce6:	4a10      	ldr	r2, [pc, #64]	; (800cd28 <LmHandlerPackageRegister+0x8c>)
 800cce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ccec:	4a11      	ldr	r2, [pc, #68]	; (800cd34 <LmHandlerPackageRegister+0x98>)
 800ccee:	62da      	str	r2, [r3, #44]	; 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800ccf0:	4b11      	ldr	r3, [pc, #68]	; (800cd38 <LmHandlerPackageRegister+0x9c>)
 800ccf2:	681a      	ldr	r2, [r3, #0]
 800ccf4:	79fb      	ldrb	r3, [r7, #7]
 800ccf6:	490c      	ldr	r1, [pc, #48]	; (800cd28 <LmHandlerPackageRegister+0x8c>)
 800ccf8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800ccfc:	6912      	ldr	r2, [r2, #16]
 800ccfe:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800cd00:	79fb      	ldrb	r3, [r7, #7]
 800cd02:	4a09      	ldr	r2, [pc, #36]	; (800cd28 <LmHandlerPackageRegister+0x8c>)
 800cd04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd08:	685b      	ldr	r3, [r3, #4]
 800cd0a:	4a0c      	ldr	r2, [pc, #48]	; (800cd3c <LmHandlerPackageRegister+0xa0>)
 800cd0c:	6851      	ldr	r1, [r2, #4]
 800cd0e:	4a0b      	ldr	r2, [pc, #44]	; (800cd3c <LmHandlerPackageRegister+0xa0>)
 800cd10:	7852      	ldrb	r2, [r2, #1]
 800cd12:	6838      	ldr	r0, [r7, #0]
 800cd14:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800cd16:	2300      	movs	r3, #0
 800cd18:	e001      	b.n	800cd1e <LmHandlerPackageRegister+0x82>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800cd1a:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800cd1e:	4618      	mov	r0, r3
 800cd20:	3710      	adds	r7, #16
 800cd22:	46bd      	mov	sp, r7
 800cd24:	bd80      	pop	{r7, pc}
 800cd26:	bf00      	nop
 800cd28:	200002cc 	.word	0x200002cc
 800cd2c:	0800c549 	.word	0x0800c549
 800cd30:	0800c635 	.word	0x0800c635
 800cd34:	0800c7e1 	.word	0x0800c7e1
 800cd38:	200002f0 	.word	0x200002f0
 800cd3c:	200000d8 	.word	0x200000d8

0800cd40 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b082      	sub	sp, #8
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	4603      	mov	r3, r0
 800cd48:	71fb      	strb	r3, [r7, #7]
    if (( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ))
 800cd4a:	79fb      	ldrb	r3, [r7, #7]
 800cd4c:	2b04      	cmp	r3, #4
 800cd4e:	d80e      	bhi.n	800cd6e <LmHandlerPackageIsInitialized+0x2e>
 800cd50:	79fb      	ldrb	r3, [r7, #7]
 800cd52:	4a09      	ldr	r2, [pc, #36]	; (800cd78 <LmHandlerPackageIsInitialized+0x38>)
 800cd54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd58:	689b      	ldr	r3, [r3, #8]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d007      	beq.n	800cd6e <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800cd5e:	79fb      	ldrb	r3, [r7, #7]
 800cd60:	4a05      	ldr	r2, [pc, #20]	; (800cd78 <LmHandlerPackageIsInitialized+0x38>)
 800cd62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd66:	689b      	ldr	r3, [r3, #8]
 800cd68:	4798      	blx	r3
 800cd6a:	4603      	mov	r3, r0
 800cd6c:	e000      	b.n	800cd70 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800cd6e:	2300      	movs	r3, #0
    }
}
 800cd70:	4618      	mov	r0, r3
 800cd72:	3708      	adds	r7, #8
 800cd74:	46bd      	mov	sp, r7
 800cd76:	bd80      	pop	{r7, pc}
 800cd78:	200002cc 	.word	0x200002cc

0800cd7c <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b084      	sub	sp, #16
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	4603      	mov	r3, r0
 800cd84:	6039      	str	r1, [r7, #0]
 800cd86:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800cd88:	2300      	movs	r3, #0
 800cd8a:	73fb      	strb	r3, [r7, #15]
 800cd8c:	e067      	b.n	800ce5e <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800cd8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cd92:	4a37      	ldr	r2, [pc, #220]	; (800ce70 <LmHandlerPackagesNotify+0xf4>)
 800cd94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d051      	beq.n	800ce40 <LmHandlerPackagesNotify+0xc4>
        {
            switch( notifyType )
 800cd9c:	79fb      	ldrb	r3, [r7, #7]
 800cd9e:	2b02      	cmp	r3, #2
 800cda0:	d03d      	beq.n	800ce1e <LmHandlerPackagesNotify+0xa2>
 800cda2:	2b02      	cmp	r3, #2
 800cda4:	dc4e      	bgt.n	800ce44 <LmHandlerPackagesNotify+0xc8>
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d002      	beq.n	800cdb0 <LmHandlerPackagesNotify+0x34>
 800cdaa:	2b01      	cmp	r3, #1
 800cdac:	d011      	beq.n	800cdd2 <LmHandlerPackagesNotify+0x56>
                    }
                    break;
                }
                default:
                {
                    break;
 800cdae:	e049      	b.n	800ce44 <LmHandlerPackagesNotify+0xc8>
                    if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800cdb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cdb4:	4a2e      	ldr	r2, [pc, #184]	; (800ce70 <LmHandlerPackagesNotify+0xf4>)
 800cdb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cdba:	699b      	ldr	r3, [r3, #24]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d043      	beq.n	800ce48 <LmHandlerPackagesNotify+0xcc>
                        LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t* ) params );
 800cdc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cdc4:	4a2a      	ldr	r2, [pc, #168]	; (800ce70 <LmHandlerPackagesNotify+0xf4>)
 800cdc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cdca:	699b      	ldr	r3, [r3, #24]
 800cdcc:	6838      	ldr	r0, [r7, #0]
 800cdce:	4798      	blx	r3
                    break;
 800cdd0:	e03a      	b.n	800ce48 <LmHandlerPackagesNotify+0xcc>
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800cdd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cdd6:	4a26      	ldr	r2, [pc, #152]	; (800ce70 <LmHandlerPackagesNotify+0xf4>)
 800cdd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cddc:	69db      	ldr	r3, [r3, #28]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d034      	beq.n	800ce4c <LmHandlerPackagesNotify+0xd0>
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
 800cde2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cde6:	4a22      	ldr	r2, [pc, #136]	; (800ce70 <LmHandlerPackagesNotify+0xf4>)
 800cde8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cdec:	781a      	ldrb	r2, [r3, #0]
 800cdee:	683b      	ldr	r3, [r7, #0]
 800cdf0:	78db      	ldrb	r3, [r3, #3]
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800cdf2:	429a      	cmp	r2, r3
 800cdf4:	d00a      	beq.n	800ce0c <LmHandlerPackagesNotify+0x90>
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
 800cdf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d126      	bne.n	800ce4c <LmHandlerPackagesNotify+0xd0>
                          ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ))))
 800cdfe:	4b1c      	ldr	r3, [pc, #112]	; (800ce70 <LmHandlerPackagesNotify+0xf4>)
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	68db      	ldr	r3, [r3, #12]
 800ce04:	4798      	blx	r3
 800ce06:	4603      	mov	r3, r0
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d01f      	beq.n	800ce4c <LmHandlerPackagesNotify+0xd0>
                        LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t* )params );
 800ce0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ce10:	4a17      	ldr	r2, [pc, #92]	; (800ce70 <LmHandlerPackagesNotify+0xf4>)
 800ce12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce16:	69db      	ldr	r3, [r3, #28]
 800ce18:	6838      	ldr	r0, [r7, #0]
 800ce1a:	4798      	blx	r3
                    break;
 800ce1c:	e016      	b.n	800ce4c <LmHandlerPackagesNotify+0xd0>
                    if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800ce1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ce22:	4a13      	ldr	r2, [pc, #76]	; (800ce70 <LmHandlerPackagesNotify+0xf4>)
 800ce24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce28:	6a1b      	ldr	r3, [r3, #32]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d010      	beq.n	800ce50 <LmHandlerPackagesNotify+0xd4>
                        LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t* )params );
 800ce2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ce32:	4a0f      	ldr	r2, [pc, #60]	; (800ce70 <LmHandlerPackagesNotify+0xf4>)
 800ce34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce38:	6a1b      	ldr	r3, [r3, #32]
 800ce3a:	6838      	ldr	r0, [r7, #0]
 800ce3c:	4798      	blx	r3
                    break;
 800ce3e:	e007      	b.n	800ce50 <LmHandlerPackagesNotify+0xd4>
                }
            }
        }
 800ce40:	bf00      	nop
 800ce42:	e006      	b.n	800ce52 <LmHandlerPackagesNotify+0xd6>
                    break;
 800ce44:	bf00      	nop
 800ce46:	e004      	b.n	800ce52 <LmHandlerPackagesNotify+0xd6>
                    break;
 800ce48:	bf00      	nop
 800ce4a:	e002      	b.n	800ce52 <LmHandlerPackagesNotify+0xd6>
                    break;
 800ce4c:	bf00      	nop
 800ce4e:	e000      	b.n	800ce52 <LmHandlerPackagesNotify+0xd6>
                    break;
 800ce50:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800ce52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ce56:	b2db      	uxtb	r3, r3
 800ce58:	3301      	adds	r3, #1
 800ce5a:	b2db      	uxtb	r3, r3
 800ce5c:	73fb      	strb	r3, [r7, #15]
 800ce5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ce62:	2b04      	cmp	r3, #4
 800ce64:	dd93      	ble.n	800cd8e <LmHandlerPackagesNotify+0x12>
    }
}
 800ce66:	bf00      	nop
 800ce68:	bf00      	nop
 800ce6a:	3710      	adds	r7, #16
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	bd80      	pop	{r7, pc}
 800ce70:	200002cc 	.word	0x200002cc

0800ce74 <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	b082      	sub	sp, #8
 800ce78:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	71fb      	strb	r3, [r7, #7]
 800ce7e:	e022      	b.n	800cec6 <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800ce80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce84:	4a14      	ldr	r2, [pc, #80]	; (800ced8 <LmHandlerPackagesProcess+0x64>)
 800ce86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d015      	beq.n	800ceba <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800ce8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce92:	4a11      	ldr	r2, [pc, #68]	; (800ced8 <LmHandlerPackagesProcess+0x64>)
 800ce94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce98:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d00d      	beq.n	800ceba <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800ce9e:	79fb      	ldrb	r3, [r7, #7]
 800cea0:	4618      	mov	r0, r3
 800cea2:	f7ff ff4d 	bl	800cd40 <LmHandlerPackageIsInitialized>
 800cea6:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d006      	beq.n	800ceba <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800ceac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ceb0:	4a09      	ldr	r2, [pc, #36]	; (800ced8 <LmHandlerPackagesProcess+0x64>)
 800ceb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ceb6:	691b      	ldr	r3, [r3, #16]
 800ceb8:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800ceba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cebe:	b2db      	uxtb	r3, r3
 800cec0:	3301      	adds	r3, #1
 800cec2:	b2db      	uxtb	r3, r3
 800cec4:	71fb      	strb	r3, [r7, #7]
 800cec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ceca:	2b04      	cmp	r3, #4
 800cecc:	ddd8      	ble.n	800ce80 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800cece:	bf00      	nop
 800ced0:	bf00      	nop
 800ced2:	3708      	adds	r7, #8
 800ced4:	46bd      	mov	sp, r7
 800ced6:	bd80      	pop	{r7, pc}
 800ced8:	200002cc 	.word	0x200002cc

0800cedc <DisplayClassUpdate>:
        return LORAMAC_HANDLER_ERROR;
    }
}

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b084      	sub	sp, #16
 800cee0:	af02      	add	r7, sp, #8
 800cee2:	4603      	mov	r3, r0
 800cee4:	71fb      	strb	r3, [r7, #7]
    MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800cee6:	79fb      	ldrb	r3, [r7, #7]
 800cee8:	4a06      	ldr	r2, [pc, #24]	; (800cf04 <DisplayClassUpdate+0x28>)
 800ceea:	5cd3      	ldrb	r3, [r2, r3]
 800ceec:	9300      	str	r3, [sp, #0]
 800ceee:	4b06      	ldr	r3, [pc, #24]	; (800cf08 <DisplayClassUpdate+0x2c>)
 800cef0:	2200      	movs	r2, #0
 800cef2:	2100      	movs	r1, #0
 800cef4:	2002      	movs	r0, #2
 800cef6:	f00d fbd3 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
}
 800cefa:	bf00      	nop
 800cefc:	3708      	adds	r7, #8
 800cefe:	46bd      	mov	sp, r7
 800cf00:	bd80      	pop	{r7, pc}
 800cf02:	bf00      	nop
 800cf04:	0801b3d8 	.word	0x0801b3d8
 800cf08:	0801b3bc 	.word	0x0801b3bc

0800cf0c <NvmDataMgmtEvent>:

static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800cf0c:	b480      	push	{r7}
 800cf0e:	b083      	sub	sp, #12
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	4603      	mov	r3, r0
 800cf14:	80fb      	strh	r3, [r7, #6]
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags = notifyFlags;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800cf16:	bf00      	nop
 800cf18:	370c      	adds	r7, #12
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bc80      	pop	{r7}
 800cf1e:	4770      	bx	lr

0800cf20 <NvmDataMgmtStore>:

uint16_t NvmDataMgmtStore( void )
{
 800cf20:	b480      	push	{r7}
 800cf22:	af00      	add	r7, sp, #0

    // Resume LoRaMac
    LoRaMacStart( );
    return dataSize;
#else
    return 0;
 800cf24:	2300      	movs	r3, #0
#endif
}
 800cf26:	4618      	mov	r0, r3
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	bc80      	pop	{r7}
 800cf2c:	4770      	bx	lr

0800cf2e <NvmDataMgmtRestore>:

uint16_t NvmDataMgmtRestore( void )
{
 800cf2e:	b480      	push	{r7}
 800cf30:	af00      	add	r7, sp, #0
                  sizeof( LoRaMacNvmData_t ) )
    {
        return sizeof( LoRaMacNvmData_t );
    }
#endif
    return 0;
 800cf32:	2300      	movs	r3, #0
}
 800cf34:	4618      	mov	r0, r3
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bc80      	pop	{r7}
 800cf3a:	4770      	bx	lr

0800cf3c <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate = NULL,                                   // To be initialized by LmHandler
    .OnPackageProcessEvent = NULL,                             // To be initialized by LmHandler
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800cf3c:	b480      	push	{r7}
 800cf3e:	af00      	add	r7, sp, #0
    return &LmhpCompliancePackage;
 800cf40:	4b02      	ldr	r3, [pc, #8]	; (800cf4c <LmhpCompliancePackageFactory+0x10>)
}
 800cf42:	4618      	mov	r0, r3
 800cf44:	46bd      	mov	sp, r7
 800cf46:	bc80      	pop	{r7}
 800cf48:	4770      	bx	lr
 800cf4a:	bf00      	nop
 800cf4c:	200000e0 	.word	0x200000e0

0800cf50 <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800cf50:	b480      	push	{r7}
 800cf52:	b085      	sub	sp, #20
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	60f8      	str	r0, [r7, #12]
 800cf58:	60b9      	str	r1, [r7, #8]
 800cf5a:	4613      	mov	r3, r2
 800cf5c:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d00f      	beq.n	800cf84 <LmhpComplianceInit+0x34>
 800cf64:	68bb      	ldr	r3, [r7, #8]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d00c      	beq.n	800cf84 <LmhpComplianceInit+0x34>
    {
        LmhpComplianceParams = ( LmhpComplianceParams_t* )params;
 800cf6a:	4a0c      	ldr	r2, [pc, #48]	; (800cf9c <LmhpComplianceInit+0x4c>)
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer = dataBuffer;
 800cf70:	4a0b      	ldr	r2, [pc, #44]	; (800cfa0 <LmhpComplianceInit+0x50>)
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	6093      	str	r3, [r2, #8]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800cf76:	4a0a      	ldr	r2, [pc, #40]	; (800cfa0 <LmhpComplianceInit+0x50>)
 800cf78:	79fb      	ldrb	r3, [r7, #7]
 800cf7a:	7153      	strb	r3, [r2, #5]
        ComplianceTestState.Initialized = true;
 800cf7c:	4b08      	ldr	r3, [pc, #32]	; (800cfa0 <LmhpComplianceInit+0x50>)
 800cf7e:	2201      	movs	r2, #1
 800cf80:	701a      	strb	r2, [r3, #0]
 800cf82:	e006      	b.n	800cf92 <LmhpComplianceInit+0x42>
    }
    else
    {
        LmhpComplianceParams = NULL;
 800cf84:	4b05      	ldr	r3, [pc, #20]	; (800cf9c <LmhpComplianceInit+0x4c>)
 800cf86:	2200      	movs	r2, #0
 800cf88:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800cf8a:	4b05      	ldr	r3, [pc, #20]	; (800cfa0 <LmhpComplianceInit+0x50>)
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	701a      	strb	r2, [r3, #0]
    }
}
 800cf90:	bf00      	nop
 800cf92:	bf00      	nop
 800cf94:	3714      	adds	r7, #20
 800cf96:	46bd      	mov	sp, r7
 800cf98:	bc80      	pop	{r7}
 800cf9a:	4770      	bx	lr
 800cf9c:	20000450 	.word	0x20000450
 800cfa0:	2000043c 	.word	0x2000043c

0800cfa4 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800cfa8:	4b02      	ldr	r3, [pc, #8]	; (800cfb4 <LmhpComplianceIsInitialized+0x10>)
 800cfaa:	781b      	ldrb	r3, [r3, #0]
}
 800cfac:	4618      	mov	r0, r3
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bc80      	pop	{r7}
 800cfb2:	4770      	bx	lr
 800cfb4:	2000043c 	.word	0x2000043c

0800cfb8 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning( void )
{
 800cfb8:	b480      	push	{r7}
 800cfba:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 800cfbc:	4b07      	ldr	r3, [pc, #28]	; (800cfdc <LmhpComplianceIsRunning+0x24>)
 800cfbe:	781b      	ldrb	r3, [r3, #0]
 800cfc0:	f083 0301 	eor.w	r3, r3, #1
 800cfc4:	b2db      	uxtb	r3, r3
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d001      	beq.n	800cfce <LmhpComplianceIsRunning+0x16>
    {
        return false;
 800cfca:	2300      	movs	r3, #0
 800cfcc:	e001      	b.n	800cfd2 <LmhpComplianceIsRunning+0x1a>
    }

    return ComplianceTestState.IsRunning;
 800cfce:	4b03      	ldr	r3, [pc, #12]	; (800cfdc <LmhpComplianceIsRunning+0x24>)
 800cfd0:	785b      	ldrb	r3, [r3, #1]
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	bc80      	pop	{r7}
 800cfd8:	4770      	bx	lr
 800cfda:	bf00      	nop
 800cfdc:	2000043c 	.word	0x2000043c

0800cfe0 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b083      	sub	sp, #12
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
    if (ComplianceTestState.Initialized == false)
 800cfe8:	4b0f      	ldr	r3, [pc, #60]	; (800d028 <LmhpComplianceOnMcpsConfirm+0x48>)
 800cfea:	781b      	ldrb	r3, [r3, #0]
 800cfec:	f083 0301 	eor.w	r3, r3, #1
 800cff0:	b2db      	uxtb	r3, r3
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d112      	bne.n	800d01c <LmhpComplianceOnMcpsConfirm+0x3c>
    {
        return;
    }

    if ((ComplianceTestState.IsRunning == true) &&
 800cff6:	4b0c      	ldr	r3, [pc, #48]	; (800d028 <LmhpComplianceOnMcpsConfirm+0x48>)
 800cff8:	785b      	ldrb	r3, [r3, #1]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d00f      	beq.n	800d01e <LmhpComplianceOnMcpsConfirm+0x3e>
        (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	781b      	ldrb	r3, [r3, #0]
    if ((ComplianceTestState.IsRunning == true) &&
 800d002:	2b01      	cmp	r3, #1
 800d004:	d10b      	bne.n	800d01e <LmhpComplianceOnMcpsConfirm+0x3e>
        (mcpsConfirm->AckReceived != 0))
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	791b      	ldrb	r3, [r3, #4]
        (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d007      	beq.n	800d01e <LmhpComplianceOnMcpsConfirm+0x3e>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 800d00e:	4b06      	ldr	r3, [pc, #24]	; (800d028 <LmhpComplianceOnMcpsConfirm+0x48>)
 800d010:	899b      	ldrh	r3, [r3, #12]
 800d012:	3301      	adds	r3, #1
 800d014:	b29a      	uxth	r2, r3
 800d016:	4b04      	ldr	r3, [pc, #16]	; (800d028 <LmhpComplianceOnMcpsConfirm+0x48>)
 800d018:	819a      	strh	r2, [r3, #12]
 800d01a:	e000      	b.n	800d01e <LmhpComplianceOnMcpsConfirm+0x3e>
        return;
 800d01c:	bf00      	nop
    }
}
 800d01e:	370c      	adds	r7, #12
 800d020:	46bd      	mov	sp, r7
 800d022:	bc80      	pop	{r7}
 800d024:	4770      	bx	lr
 800d026:	bf00      	nop
 800d028:	2000043c 	.word	0x2000043c

0800d02c <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800d02c:	b480      	push	{r7}
 800d02e:	b083      	sub	sp, #12
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800d034:	4b12      	ldr	r3, [pc, #72]	; (800d080 <LmhpComplianceOnMlmeConfirm+0x54>)
 800d036:	781b      	ldrb	r3, [r3, #0]
 800d038:	f083 0301 	eor.w	r3, r3, #1
 800d03c:	b2db      	uxtb	r3, r3
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d116      	bne.n	800d070 <LmhpComplianceOnMlmeConfirm+0x44>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800d042:	4b0f      	ldr	r3, [pc, #60]	; (800d080 <LmhpComplianceOnMlmeConfirm+0x54>)
 800d044:	785b      	ldrb	r3, [r3, #1]
 800d046:	f083 0301 	eor.w	r3, r3, #1
 800d04a:	b2db      	uxtb	r3, r3
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d111      	bne.n	800d074 <LmhpComplianceOnMlmeConfirm+0x48>
    {
        return;
    }

    if( mlmeConfirm->MlmeRequest == MLME_LINK_CHECK )
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	781b      	ldrb	r3, [r3, #0]
 800d054:	2b04      	cmp	r3, #4
 800d056:	d10e      	bne.n	800d076 <LmhpComplianceOnMlmeConfirm+0x4a>
    {
        ComplianceTestState.LinkCheck = true;
 800d058:	4b09      	ldr	r3, [pc, #36]	; (800d080 <LmhpComplianceOnMlmeConfirm+0x54>)
 800d05a:	2201      	movs	r2, #1
 800d05c:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	7a1a      	ldrb	r2, [r3, #8]
 800d062:	4b07      	ldr	r3, [pc, #28]	; (800d080 <LmhpComplianceOnMlmeConfirm+0x54>)
 800d064:	73da      	strb	r2, [r3, #15]
        ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	7a5a      	ldrb	r2, [r3, #9]
 800d06a:	4b05      	ldr	r3, [pc, #20]	; (800d080 <LmhpComplianceOnMlmeConfirm+0x54>)
 800d06c:	741a      	strb	r2, [r3, #16]
 800d06e:	e002      	b.n	800d076 <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 800d070:	bf00      	nop
 800d072:	e000      	b.n	800d076 <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 800d074:	bf00      	nop
    }
}
 800d076:	370c      	adds	r7, #12
 800d078:	46bd      	mov	sp, r7
 800d07a:	bc80      	pop	{r7}
 800d07c:	4770      	bx	lr
 800d07e:	bf00      	nop
 800d080:	2000043c 	.word	0x2000043c

0800d084 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess( void )
{
 800d084:	b590      	push	{r4, r7, lr}
 800d086:	b083      	sub	sp, #12
 800d088:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 800d08a:	4b33      	ldr	r3, [pc, #204]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d08c:	781b      	ldrb	r3, [r3, #0]
 800d08e:	f083 0301 	eor.w	r3, r3, #1
 800d092:	b2db      	uxtb	r3, r3
 800d094:	2b00      	cmp	r3, #0
 800d096:	d002      	beq.n	800d09e <LmhpComplianceTxProcess+0x1a>
    {
        return LORAMAC_HANDLER_ERROR;
 800d098:	f04f 33ff 	mov.w	r3, #4294967295
 800d09c:	e058      	b.n	800d150 <LmhpComplianceTxProcess+0xcc>
    }

    if( ComplianceTestState.IsRunning == false )
 800d09e:	4b2e      	ldr	r3, [pc, #184]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0a0:	785b      	ldrb	r3, [r3, #1]
 800d0a2:	f083 0301 	eor.w	r3, r3, #1
 800d0a6:	b2db      	uxtb	r3, r3
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d001      	beq.n	800d0b0 <LmhpComplianceTxProcess+0x2c>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	e04f      	b.n	800d150 <LmhpComplianceTxProcess+0xcc>
    }

    if( ComplianceTestState.LinkCheck == true )
 800d0b0:	4b29      	ldr	r3, [pc, #164]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0b2:	7b9b      	ldrb	r3, [r3, #14]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d019      	beq.n	800d0ec <LmhpComplianceTxProcess+0x68>
    {
        ComplianceTestState.LinkCheck = false;
 800d0b8:	4b27      	ldr	r3, [pc, #156]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DataBufferSize = 3;
 800d0be:	4b26      	ldr	r3, [pc, #152]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0c0:	2203      	movs	r2, #3
 800d0c2:	719a      	strb	r2, [r3, #6]
        ComplianceTestState.DataBuffer[0] = 5;
 800d0c4:	4b24      	ldr	r3, [pc, #144]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0c6:	689b      	ldr	r3, [r3, #8]
 800d0c8:	2205      	movs	r2, #5
 800d0ca:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800d0cc:	4b22      	ldr	r3, [pc, #136]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0ce:	689b      	ldr	r3, [r3, #8]
 800d0d0:	3301      	adds	r3, #1
 800d0d2:	4a21      	ldr	r2, [pc, #132]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0d4:	7bd2      	ldrb	r2, [r2, #15]
 800d0d6:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800d0d8:	4b1f      	ldr	r3, [pc, #124]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0da:	689b      	ldr	r3, [r3, #8]
 800d0dc:	3302      	adds	r3, #2
 800d0de:	4a1e      	ldr	r2, [pc, #120]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0e0:	7c12      	ldrb	r2, [r2, #16]
 800d0e2:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.State = 1;
 800d0e4:	4b1c      	ldr	r3, [pc, #112]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0e6:	2201      	movs	r2, #1
 800d0e8:	709a      	strb	r2, [r3, #2]
 800d0ea:	e01c      	b.n	800d126 <LmhpComplianceTxProcess+0xa2>
    }
    else
    {
        switch( ComplianceTestState.State )
 800d0ec:	4b1a      	ldr	r3, [pc, #104]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0ee:	789b      	ldrb	r3, [r3, #2]
 800d0f0:	2b01      	cmp	r3, #1
 800d0f2:	d005      	beq.n	800d100 <LmhpComplianceTxProcess+0x7c>
 800d0f4:	2b04      	cmp	r3, #4
 800d0f6:	d116      	bne.n	800d126 <LmhpComplianceTxProcess+0xa2>
        {
        case 4:
            ComplianceTestState.State = 1;
 800d0f8:	4b17      	ldr	r3, [pc, #92]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d0fa:	2201      	movs	r2, #1
 800d0fc:	709a      	strb	r2, [r3, #2]
            break;
 800d0fe:	e012      	b.n	800d126 <LmhpComplianceTxProcess+0xa2>
        case 1:
            ComplianceTestState.DataBufferSize = 2;
 800d100:	4b15      	ldr	r3, [pc, #84]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d102:	2202      	movs	r2, #2
 800d104:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800d106:	4b14      	ldr	r3, [pc, #80]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d108:	899b      	ldrh	r3, [r3, #12]
 800d10a:	0a1b      	lsrs	r3, r3, #8
 800d10c:	b29a      	uxth	r2, r3
 800d10e:	4b12      	ldr	r3, [pc, #72]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d110:	689b      	ldr	r3, [r3, #8]
 800d112:	b2d2      	uxtb	r2, r2
 800d114:	701a      	strb	r2, [r3, #0]
            ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800d116:	4b10      	ldr	r3, [pc, #64]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d118:	899a      	ldrh	r2, [r3, #12]
 800d11a:	4b0f      	ldr	r3, [pc, #60]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d11c:	689b      	ldr	r3, [r3, #8]
 800d11e:	3301      	adds	r3, #1
 800d120:	b2d2      	uxtb	r2, r2
 800d122:	701a      	strb	r2, [r3, #0]
            break;
 800d124:	bf00      	nop
        }
    }

    LmHandlerAppData_t appData =
 800d126:	23e0      	movs	r3, #224	; 0xe0
 800d128:	703b      	strb	r3, [r7, #0]
    {
        .Buffer = ComplianceTestState.DataBuffer,
        .BufferSize = ComplianceTestState.DataBufferSize,
 800d12a:	4b0b      	ldr	r3, [pc, #44]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d12c:	799b      	ldrb	r3, [r3, #6]
    LmHandlerAppData_t appData =
 800d12e:	707b      	strb	r3, [r7, #1]
        .Buffer = ComplianceTestState.DataBuffer,
 800d130:	4b09      	ldr	r3, [pc, #36]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d132:	689b      	ldr	r3, [r3, #8]
    LmHandlerAppData_t appData =
 800d134:	607b      	str	r3, [r7, #4]
        .Port = COMPLIANCE_PORT
    };

    // Schedule next transmission
    TimerStart( &ComplianceTxNextPacketTimer );
 800d136:	4809      	ldr	r0, [pc, #36]	; (800d15c <LmhpComplianceTxProcess+0xd8>)
 800d138:	f00d f83a 	bl	801a1b0 <UTIL_TIMER_Start>

    return LmhpCompliancePackage.OnSendRequest( &appData, ( LmHandlerMsgTypes_t )ComplianceTestState.IsTxConfirmed, NULL, true );
 800d13c:	4b08      	ldr	r3, [pc, #32]	; (800d160 <LmhpComplianceTxProcess+0xdc>)
 800d13e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800d140:	4b05      	ldr	r3, [pc, #20]	; (800d158 <LmhpComplianceTxProcess+0xd4>)
 800d142:	78db      	ldrb	r3, [r3, #3]
 800d144:	4619      	mov	r1, r3
 800d146:	4638      	mov	r0, r7
 800d148:	2301      	movs	r3, #1
 800d14a:	2200      	movs	r2, #0
 800d14c:	47a0      	blx	r4
 800d14e:	4603      	mov	r3, r0
}
 800d150:	4618      	mov	r0, r3
 800d152:	370c      	adds	r7, #12
 800d154:	46bd      	mov	sp, r7
 800d156:	bd90      	pop	{r4, r7, pc}
 800d158:	2000043c 	.word	0x2000043c
 800d15c:	20000424 	.word	0x20000424
 800d160:	200000e0 	.word	0x200000e0

0800d164 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t* mcpsIndication )
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b0a2      	sub	sp, #136	; 0x88
 800d168:	af02      	add	r7, sp, #8
 800d16a:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800d16c:	4bae      	ldr	r3, [pc, #696]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d16e:	781b      	ldrb	r3, [r3, #0]
 800d170:	f083 0301 	eor.w	r3, r3, #1
 800d174:	b2db      	uxtb	r3, r3
 800d176:	2b00      	cmp	r3, #0
 800d178:	f040 81c0 	bne.w	800d4fc <LmhpComplianceOnMcpsIndication+0x398>
    {
        return;
    }

    if( mcpsIndication->RxData == false )
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	7b5b      	ldrb	r3, [r3, #13]
 800d180:	f083 0301 	eor.w	r3, r3, #1
 800d184:	b2db      	uxtb	r3, r3
 800d186:	2b00      	cmp	r3, #0
 800d188:	f040 81ba 	bne.w	800d500 <LmhpComplianceOnMcpsIndication+0x39c>
    {
        return;
    }

    if ((ComplianceTestState.IsRunning == true) &&
 800d18c:	4ba6      	ldr	r3, [pc, #664]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d18e:	785b      	ldrb	r3, [r3, #1]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d00c      	beq.n	800d1ae <LmhpComplianceOnMcpsIndication+0x4a>
        (mcpsIndication->AckReceived == 0))
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	7b9b      	ldrb	r3, [r3, #14]
 800d198:	f083 0301 	eor.w	r3, r3, #1
 800d19c:	b2db      	uxtb	r3, r3
    if ((ComplianceTestState.IsRunning == true) &&
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d005      	beq.n	800d1ae <LmhpComplianceOnMcpsIndication+0x4a>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 800d1a2:	4ba1      	ldr	r3, [pc, #644]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d1a4:	899b      	ldrh	r3, [r3, #12]
 800d1a6:	3301      	adds	r3, #1
 800d1a8:	b29a      	uxth	r2, r3
 800d1aa:	4b9f      	ldr	r3, [pc, #636]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d1ac:	819a      	strh	r2, [r3, #12]
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	78db      	ldrb	r3, [r3, #3]
 800d1b2:	2be0      	cmp	r3, #224	; 0xe0
 800d1b4:	f040 81a6 	bne.w	800d504 <LmhpComplianceOnMcpsIndication+0x3a0>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800d1b8:	4b9b      	ldr	r3, [pc, #620]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d1ba:	785b      	ldrb	r3, [r3, #1]
 800d1bc:	f083 0301 	eor.w	r3, r3, #1
 800d1c0:	b2db      	uxtb	r3, r3
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d060      	beq.n	800d288 <LmhpComplianceOnMcpsIndication+0x124>
    {
        // Check compliance test enable command (i)
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	7b1b      	ldrb	r3, [r3, #12]
 800d1ca:	2b04      	cmp	r3, #4
 800d1cc:	f040 819f 	bne.w	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	689b      	ldr	r3, [r3, #8]
 800d1d4:	781b      	ldrb	r3, [r3, #0]
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800d1d6:	2b01      	cmp	r3, #1
 800d1d8:	f040 8199 	bne.w	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	689b      	ldr	r3, [r3, #8]
 800d1e0:	3301      	adds	r3, #1
 800d1e2:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800d1e4:	2b01      	cmp	r3, #1
 800d1e6:	f040 8192 	bne.w	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	689b      	ldr	r3, [r3, #8]
 800d1ee:	3302      	adds	r3, #2
 800d1f0:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800d1f2:	2b01      	cmp	r3, #1
 800d1f4:	f040 818b 	bne.w	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[3] == 0x01 ) )
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	689b      	ldr	r3, [r3, #8]
 800d1fc:	3303      	adds	r3, #3
 800d1fe:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800d200:	2b01      	cmp	r3, #1
 800d202:	f040 8184 	bne.w	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        {
            MibRequestConfirm_t mibReq;

            // Initialize compliance test mode context
            ComplianceTestState.IsTxConfirmed = false;
 800d206:	4b88      	ldr	r3, [pc, #544]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d208:	2200      	movs	r2, #0
 800d20a:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.Port = 224;
 800d20c:	4b86      	ldr	r3, [pc, #536]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d20e:	22e0      	movs	r2, #224	; 0xe0
 800d210:	711a      	strb	r2, [r3, #4]
            ComplianceTestState.DataBufferSize = 2;
 800d212:	4b85      	ldr	r3, [pc, #532]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d214:	2202      	movs	r2, #2
 800d216:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DownLinkCounter = 0;
 800d218:	4b83      	ldr	r3, [pc, #524]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d21a:	2200      	movs	r2, #0
 800d21c:	819a      	strh	r2, [r3, #12]
            ComplianceTestState.LinkCheck = false;
 800d21e:	4b82      	ldr	r3, [pc, #520]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d220:	2200      	movs	r2, #0
 800d222:	739a      	strb	r2, [r3, #14]
            ComplianceTestState.DemodMargin = 0;
 800d224:	4b80      	ldr	r3, [pc, #512]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d226:	2200      	movs	r2, #0
 800d228:	73da      	strb	r2, [r3, #15]
            ComplianceTestState.NbGateways = 0;
 800d22a:	4b7f      	ldr	r3, [pc, #508]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d22c:	2200      	movs	r2, #0
 800d22e:	741a      	strb	r2, [r3, #16]
            ComplianceTestState.IsRunning = true;
 800d230:	4b7d      	ldr	r3, [pc, #500]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d232:	2201      	movs	r2, #1
 800d234:	705a      	strb	r2, [r3, #1]
            ComplianceTestState.State = 1;
 800d236:	4b7c      	ldr	r3, [pc, #496]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d238:	2201      	movs	r2, #1
 800d23a:	709a      	strb	r2, [r3, #2]

            // Enable ADR while in compliance test mode
            mibReq.Type = MIB_ADR;
 800d23c:	2304      	movs	r3, #4
 800d23e:	723b      	strb	r3, [r7, #8]
            mibReq.Param.AdrEnable = true;
 800d240:	2301      	movs	r3, #1
 800d242:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800d244:	f107 0308 	add.w	r3, r7, #8
 800d248:	4618      	mov	r0, r3
 800d24a:	f004 f829 	bl	80112a0 <LoRaMacMibSetRequestConfirm>

            // Disable duty cycle enforcement while in compliance test mode
            LoRaMacTestSetDutyCycleOn( false );
 800d24e:	2000      	movs	r0, #0
 800d250:	f004 fd9a 	bl	8011d88 <LoRaMacTestSetDutyCycleOn>

            // Stop peripherals
            if( LmhpComplianceParams->StopPeripherals != NULL )
 800d254:	4b75      	ldr	r3, [pc, #468]	; (800d42c <LmhpComplianceOnMcpsIndication+0x2c8>)
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	685b      	ldr	r3, [r3, #4]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d003      	beq.n	800d266 <LmhpComplianceOnMcpsIndication+0x102>
            {
                LmhpComplianceParams->StopPeripherals( );
 800d25e:	4b73      	ldr	r3, [pc, #460]	; (800d42c <LmhpComplianceOnMcpsIndication+0x2c8>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	685b      	ldr	r3, [r3, #4]
 800d264:	4798      	blx	r3
            }
            // Initialize compliance protocol transmission timer
            TimerInit( &ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent );
 800d266:	2300      	movs	r3, #0
 800d268:	9300      	str	r3, [sp, #0]
 800d26a:	4b71      	ldr	r3, [pc, #452]	; (800d430 <LmhpComplianceOnMcpsIndication+0x2cc>)
 800d26c:	2200      	movs	r2, #0
 800d26e:	f04f 31ff 	mov.w	r1, #4294967295
 800d272:	4870      	ldr	r0, [pc, #448]	; (800d434 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800d274:	f00c ff66 	bl	801a144 <UTIL_TIMER_Create>
            TimerSetValue( &ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE );
 800d278:	f241 3188 	movw	r1, #5000	; 0x1388
 800d27c:	486d      	ldr	r0, [pc, #436]	; (800d434 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800d27e:	f00d f875 	bl	801a36c <UTIL_TIMER_SetPeriod>

            // Confirm compliance test protocol activation
            LmhpComplianceTxProcess( );
 800d282:	f7ff feff 	bl	800d084 <LmhpComplianceTxProcess>
 800d286:	e142      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
    }
    else
    {

        // Parse compliance test protocol
        ComplianceTestState.State = mcpsIndication->Buffer[0];
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	689b      	ldr	r3, [r3, #8]
 800d28c:	781a      	ldrb	r2, [r3, #0]
 800d28e:	4b66      	ldr	r3, [pc, #408]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d290:	709a      	strb	r2, [r3, #2]
        switch( ComplianceTestState.State )
 800d292:	4b65      	ldr	r3, [pc, #404]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d294:	789b      	ldrb	r3, [r3, #2]
 800d296:	2b0a      	cmp	r3, #10
 800d298:	f200 8136 	bhi.w	800d508 <LmhpComplianceOnMcpsIndication+0x3a4>
 800d29c:	a201      	add	r2, pc, #4	; (adr r2, 800d2a4 <LmhpComplianceOnMcpsIndication+0x140>)
 800d29e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2a2:	bf00      	nop
 800d2a4:	0800d2d1 	.word	0x0800d2d1
 800d2a8:	0800d31b 	.word	0x0800d31b
 800d2ac:	0800d323 	.word	0x0800d323
 800d2b0:	0800d331 	.word	0x0800d331
 800d2b4:	0800d33f 	.word	0x0800d33f
 800d2b8:	0800d397 	.word	0x0800d397
 800d2bc:	0800d3a9 	.word	0x0800d3a9
 800d2c0:	0800d3f9 	.word	0x0800d3f9
 800d2c4:	0800d4b5 	.word	0x0800d4b5
 800d2c8:	0800d4c7 	.word	0x0800d4c7
 800d2cc:	0800d4e1 	.word	0x0800d4e1
        {
        case 0: // Check compliance test disable command (ii)
            {
                MibRequestConfirm_t mibReq;

                TimerStop( &ComplianceTxNextPacketTimer );
 800d2d0:	4858      	ldr	r0, [pc, #352]	; (800d434 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800d2d2:	f00c ffdb 	bl	801a28c <UTIL_TIMER_Stop>

                // Disable compliance test mode and reset the downlink counter.
                ComplianceTestState.DownLinkCounter = 0;
 800d2d6:	4b54      	ldr	r3, [pc, #336]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d2d8:	2200      	movs	r2, #0
 800d2da:	819a      	strh	r2, [r3, #12]
                ComplianceTestState.IsRunning = false;
 800d2dc:	4b52      	ldr	r3, [pc, #328]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d2de:	2200      	movs	r2, #0
 800d2e0:	705a      	strb	r2, [r3, #1]

                // Restore previous ADR seeting
                mibReq.Type = MIB_ADR;
 800d2e2:	2304      	movs	r3, #4
 800d2e4:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800d2e6:	4b51      	ldr	r3, [pc, #324]	; (800d42c <LmhpComplianceOnMcpsIndication+0x2c8>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	781b      	ldrb	r3, [r3, #0]
 800d2ec:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 800d2ee:	f107 0308 	add.w	r3, r7, #8
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	f003 ffd4 	bl	80112a0 <LoRaMacMibSetRequestConfirm>

                // Enable duty cycle enforcement
                LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800d2f8:	4b4c      	ldr	r3, [pc, #304]	; (800d42c <LmhpComplianceOnMcpsIndication+0x2c8>)
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	785b      	ldrb	r3, [r3, #1]
 800d2fe:	4618      	mov	r0, r3
 800d300:	f004 fd42 	bl	8011d88 <LoRaMacTestSetDutyCycleOn>

                // Restart peripherals
                if( LmhpComplianceParams->StartPeripherals != NULL )
 800d304:	4b49      	ldr	r3, [pc, #292]	; (800d42c <LmhpComplianceOnMcpsIndication+0x2c8>)
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	689b      	ldr	r3, [r3, #8]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	f000 80fe 	beq.w	800d50c <LmhpComplianceOnMcpsIndication+0x3a8>
                {
                    LmhpComplianceParams->StartPeripherals( );
 800d310:	4b46      	ldr	r3, [pc, #280]	; (800d42c <LmhpComplianceOnMcpsIndication+0x2c8>)
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	689b      	ldr	r3, [r3, #8]
 800d316:	4798      	blx	r3
                }
            }
            break;
 800d318:	e0f8      	b.n	800d50c <LmhpComplianceOnMcpsIndication+0x3a8>
        case 1: // (iii, iv)
            ComplianceTestState.DataBufferSize = 2;
 800d31a:	4b43      	ldr	r3, [pc, #268]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d31c:	2202      	movs	r2, #2
 800d31e:	719a      	strb	r2, [r3, #6]
            break;
 800d320:	e0f5      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 2: // Enable confirmed messages (v)
            ComplianceTestState.IsTxConfirmed = true;
 800d322:	4b41      	ldr	r3, [pc, #260]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d324:	2201      	movs	r2, #1
 800d326:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.State = 1;
 800d328:	4b3f      	ldr	r3, [pc, #252]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d32a:	2201      	movs	r2, #1
 800d32c:	709a      	strb	r2, [r3, #2]
            break;
 800d32e:	e0ee      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 3:  // Disable confirmed messages (vi)
            ComplianceTestState.IsTxConfirmed = false;
 800d330:	4b3d      	ldr	r3, [pc, #244]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d332:	2200      	movs	r2, #0
 800d334:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.State = 1;
 800d336:	4b3c      	ldr	r3, [pc, #240]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d338:	2201      	movs	r2, #1
 800d33a:	709a      	strb	r2, [r3, #2]
            break;
 800d33c:	e0e7      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 4: // (vii)
            ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	7b1a      	ldrb	r2, [r3, #12]
 800d342:	4b39      	ldr	r3, [pc, #228]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d344:	719a      	strb	r2, [r3, #6]

            ComplianceTestState.DataBuffer[0] = 4;
 800d346:	4b38      	ldr	r3, [pc, #224]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d348:	689b      	ldr	r3, [r3, #8]
 800d34a:	2204      	movs	r2, #4
 800d34c:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800d34e:	2301      	movs	r3, #1
 800d350:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800d354:	e012      	b.n	800d37c <LmhpComplianceOnMcpsIndication+0x218>
            {
                ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	689a      	ldr	r2, [r3, #8]
 800d35a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800d35e:	4413      	add	r3, r2
 800d360:	781a      	ldrb	r2, [r3, #0]
 800d362:	4b31      	ldr	r3, [pc, #196]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d364:	6899      	ldr	r1, [r3, #8]
 800d366:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800d36a:	440b      	add	r3, r1
 800d36c:	3201      	adds	r2, #1
 800d36e:	b2d2      	uxtb	r2, r2
 800d370:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800d372:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800d376:	3301      	adds	r3, #1
 800d378:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800d37c:	4b2a      	ldr	r3, [pc, #168]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d37e:	795a      	ldrb	r2, [r3, #5]
 800d380:	4b29      	ldr	r3, [pc, #164]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d382:	799b      	ldrb	r3, [r3, #6]
 800d384:	4293      	cmp	r3, r2
 800d386:	bf28      	it	cs
 800d388:	4613      	movcs	r3, r2
 800d38a:	b2db      	uxtb	r3, r3
 800d38c:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800d390:	429a      	cmp	r2, r3
 800d392:	d3e0      	bcc.n	800d356 <LmhpComplianceOnMcpsIndication+0x1f2>
            }
            break;
 800d394:	e0bb      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 5: // (viii)
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_LINK_CHECK;
 800d396:	2304      	movs	r3, #4
 800d398:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

                LoRaMacMlmeRequest( &mlmeReq );
 800d39c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	f004 fabb 	bl	801191c <LoRaMacMlmeRequest>
            }
            break;
 800d3a6:	e0b2      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 6: // (ix)
            {
                MibRequestConfirm_t mibReq;

                TimerStop(&ComplianceTxNextPacketTimer);
 800d3a8:	4822      	ldr	r0, [pc, #136]	; (800d434 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800d3aa:	f00c ff6f 	bl	801a28c <UTIL_TIMER_Stop>

                // Disable TestMode and revert back to normal operation
                // Disable compliance test mode and reset the downlink counter.
                ComplianceTestState.DownLinkCounter = 0;
 800d3ae:	4b1e      	ldr	r3, [pc, #120]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	819a      	strh	r2, [r3, #12]
                ComplianceTestState.IsRunning = false;
 800d3b4:	4b1c      	ldr	r3, [pc, #112]	; (800d428 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	705a      	strb	r2, [r3, #1]

                // Restore previous ADR seeting
                mibReq.Type = MIB_ADR;
 800d3ba:	2304      	movs	r3, #4
 800d3bc:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800d3be:	4b1b      	ldr	r3, [pc, #108]	; (800d42c <LmhpComplianceOnMcpsIndication+0x2c8>)
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	781b      	ldrb	r3, [r3, #0]
 800d3c4:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 800d3c6:	f107 0308 	add.w	r3, r7, #8
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	f003 ff68 	bl	80112a0 <LoRaMacMibSetRequestConfirm>

                // Enable duty cycle enforcement
                LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800d3d0:	4b16      	ldr	r3, [pc, #88]	; (800d42c <LmhpComplianceOnMcpsIndication+0x2c8>)
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	785b      	ldrb	r3, [r3, #1]
 800d3d6:	4618      	mov	r0, r3
 800d3d8:	f004 fcd6 	bl	8011d88 <LoRaMacTestSetDutyCycleOn>

                // Restart peripherals
                if( LmhpComplianceParams->StartPeripherals != NULL )
 800d3dc:	4b13      	ldr	r3, [pc, #76]	; (800d42c <LmhpComplianceOnMcpsIndication+0x2c8>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	689b      	ldr	r3, [r3, #8]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d003      	beq.n	800d3ee <LmhpComplianceOnMcpsIndication+0x28a>
                {
                    LmhpComplianceParams->StartPeripherals( );
 800d3e6:	4b11      	ldr	r3, [pc, #68]	; (800d42c <LmhpComplianceOnMcpsIndication+0x2c8>)
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	689b      	ldr	r3, [r3, #8]
 800d3ec:	4798      	blx	r3
                }

                LmhpCompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA );
 800d3ee:	4b12      	ldr	r3, [pc, #72]	; (800d438 <LmhpComplianceOnMcpsIndication+0x2d4>)
 800d3f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3f2:	2002      	movs	r0, #2
 800d3f4:	4798      	blx	r3
            }
            break;
 800d3f6:	e08a      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 7: // (x)
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 3 )
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	7b1b      	ldrb	r3, [r3, #12]
 800d3fc:	2b03      	cmp	r3, #3
 800d3fe:	d11d      	bne.n	800d43c <LmhpComplianceOnMcpsIndication+0x2d8>
                {
                    mlmeReq.Type = MLME_TXCW;
 800d400:	2305      	movs	r3, #5
 800d402:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	689b      	ldr	r3, [r3, #8]
 800d40a:	3301      	adds	r3, #1
 800d40c:	781b      	ldrb	r3, [r3, #0]
 800d40e:	021b      	lsls	r3, r3, #8
 800d410:	b21a      	sxth	r2, r3
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	689b      	ldr	r3, [r3, #8]
 800d416:	3302      	adds	r3, #2
 800d418:	781b      	ldrb	r3, [r3, #0]
 800d41a:	b21b      	sxth	r3, r3
 800d41c:	4313      	orrs	r3, r2
 800d41e:	b21b      	sxth	r3, r3
 800d420:	b29b      	uxth	r3, r3
 800d422:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 800d426:	e03c      	b.n	800d4a2 <LmhpComplianceOnMcpsIndication+0x33e>
 800d428:	2000043c 	.word	0x2000043c
 800d42c:	20000450 	.word	0x20000450
 800d430:	0800d525 	.word	0x0800d525
 800d434:	20000424 	.word	0x20000424
 800d438:	200000e0 	.word	0x200000e0
                }
                else if( mcpsIndication->BufferSize == 7 )
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	7b1b      	ldrb	r3, [r3, #12]
 800d440:	2b07      	cmp	r3, #7
 800d442:	d12e      	bne.n	800d4a2 <LmhpComplianceOnMcpsIndication+0x33e>
                {
                    mlmeReq.Type = MLME_TXCW_1;
 800d444:	2306      	movs	r3, #6
 800d446:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	689b      	ldr	r3, [r3, #8]
 800d44e:	3301      	adds	r3, #1
 800d450:	781b      	ldrb	r3, [r3, #0]
 800d452:	021b      	lsls	r3, r3, #8
 800d454:	b21a      	sxth	r2, r3
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	689b      	ldr	r3, [r3, #8]
 800d45a:	3302      	adds	r3, #2
 800d45c:	781b      	ldrb	r3, [r3, #0]
 800d45e:	b21b      	sxth	r3, r3
 800d460:	4313      	orrs	r3, r2
 800d462:	b21b      	sxth	r3, r3
 800d464:	b29b      	uxth	r3, r3
 800d466:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
                    mlmeReq.Req.TxCw.Frequency = ( uint32_t )( ( mcpsIndication->Buffer[3] << 16 ) | ( mcpsIndication->Buffer[4] << 8 ) | mcpsIndication->Buffer[5] ) * 100;
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	689b      	ldr	r3, [r3, #8]
 800d46e:	3303      	adds	r3, #3
 800d470:	781b      	ldrb	r3, [r3, #0]
 800d472:	041a      	lsls	r2, r3, #16
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	689b      	ldr	r3, [r3, #8]
 800d478:	3304      	adds	r3, #4
 800d47a:	781b      	ldrb	r3, [r3, #0]
 800d47c:	021b      	lsls	r3, r3, #8
 800d47e:	4313      	orrs	r3, r2
 800d480:	687a      	ldr	r2, [r7, #4]
 800d482:	6892      	ldr	r2, [r2, #8]
 800d484:	3205      	adds	r2, #5
 800d486:	7812      	ldrb	r2, [r2, #0]
 800d488:	4313      	orrs	r3, r2
 800d48a:	461a      	mov	r2, r3
 800d48c:	2364      	movs	r3, #100	; 0x64
 800d48e:	fb03 f302 	mul.w	r3, r3, r2
 800d492:	65fb      	str	r3, [r7, #92]	; 0x5c
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	689b      	ldr	r3, [r3, #8]
 800d498:	3306      	adds	r3, #6
 800d49a:	781b      	ldrb	r3, [r3, #0]
 800d49c:	b25b      	sxtb	r3, r3
 800d49e:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                }
                LoRaMacMlmeRequest( &mlmeReq );
 800d4a2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f004 fa38 	bl	801191c <LoRaMacMlmeRequest>
                ComplianceTestState.State = 1;
 800d4ac:	4b19      	ldr	r3, [pc, #100]	; (800d514 <LmhpComplianceOnMcpsIndication+0x3b0>)
 800d4ae:	2201      	movs	r2, #1
 800d4b0:	709a      	strb	r2, [r3, #2]
            }
            break;
 800d4b2:	e02c      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 8: // Send DeviceTimeReq
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_DEVICE_TIME;
 800d4b4:	230a      	movs	r3, #10
 800d4b6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                LoRaMacMlmeRequest( &mlmeReq );
 800d4ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f004 fa2c 	bl	801191c <LoRaMacMlmeRequest>
            }
            break;
 800d4c4:	e023      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 9: // Switch end device Class
            {
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_DEVICE_CLASS;
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	723b      	strb	r3, [r7, #8]
                // CLASS_A = 0, CLASS_B = 1, CLASS_C = 2
                mibReq.Param.Class = ( DeviceClass_t )mcpsIndication->Buffer[1];;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	689b      	ldr	r3, [r3, #8]
 800d4ce:	3301      	adds	r3, #1
 800d4d0:	781b      	ldrb	r3, [r3, #0]
 800d4d2:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 800d4d4:	f107 0308 	add.w	r3, r7, #8
 800d4d8:	4618      	mov	r0, r3
 800d4da:	f003 fee1 	bl	80112a0 <LoRaMacMibSetRequestConfirm>
            }
            break;
 800d4de:	e016      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 10: // Send PingSlotInfoReq
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_PING_SLOT_INFO;
 800d4e0:	230d      	movs	r3, #13
 800d4e2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	689b      	ldr	r3, [r3, #8]
 800d4ea:	785b      	ldrb	r3, [r3, #1]
 800d4ec:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

                LoRaMacMlmeRequest( &mlmeReq );
 800d4f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	f004 fa11 	bl	801191c <LoRaMacMlmeRequest>
            }
            break;
 800d4fa:	e008      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 800d4fc:	bf00      	nop
 800d4fe:	e006      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 800d500:	bf00      	nop
 800d502:	e004      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 800d504:	bf00      	nop
 800d506:	e002      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
        default:
            break;
 800d508:	bf00      	nop
 800d50a:	e000      	b.n	800d50e <LmhpComplianceOnMcpsIndication+0x3aa>
            break;
 800d50c:	bf00      	nop
        }
    }
}
 800d50e:	3780      	adds	r7, #128	; 0x80
 800d510:	46bd      	mov	sp, r7
 800d512:	bd80      	pop	{r7, pc}
 800d514:	2000043c 	.word	0x2000043c

0800d518 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800d518:	b480      	push	{r7}
 800d51a:	af00      	add	r7, sp, #0
    /* Nothing to process */
}
 800d51c:	bf00      	nop
 800d51e:	46bd      	mov	sp, r7
 800d520:	bc80      	pop	{r7}
 800d522:	4770      	bx	lr

0800d524 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent( void* context )
{
 800d524:	b580      	push	{r7, lr}
 800d526:	b082      	sub	sp, #8
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
    LmhpComplianceTxProcess( );
 800d52c:	f7ff fdaa 	bl	800d084 <LmhpComplianceTxProcess>
}
 800d530:	bf00      	nop
 800d532:	3708      	adds	r7, #8
 800d534:	46bd      	mov	sp, r7
 800d536:	bd80      	pop	{r7, pc}

0800d538 <OnRadioTxDone>:
    int16_t Rssi;
    int8_t Snr;
}RxDoneParams;

static void OnRadioTxDone( void )
{
 800d538:	b590      	push	{r4, r7, lr}
 800d53a:	b083      	sub	sp, #12
 800d53c:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800d53e:	f00c ffbf 	bl	801a4c0 <UTIL_TIMER_GetCurrentTime>
 800d542:	4603      	mov	r3, r0
 800d544:	4a16      	ldr	r2, [pc, #88]	; (800d5a0 <OnRadioTxDone+0x68>)
 800d546:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800d548:	4c16      	ldr	r4, [pc, #88]	; (800d5a4 <OnRadioTxDone+0x6c>)
 800d54a:	463b      	mov	r3, r7
 800d54c:	4618      	mov	r0, r3
 800d54e:	f00c fa39 	bl	80199c4 <SysTimeGet>
 800d552:	f504 734e 	add.w	r3, r4, #824	; 0x338
 800d556:	463a      	mov	r2, r7
 800d558:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d55c:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800d560:	4a11      	ldr	r2, [pc, #68]	; (800d5a8 <OnRadioTxDone+0x70>)
 800d562:	7813      	ldrb	r3, [r2, #0]
 800d564:	f043 0310 	orr.w	r3, r3, #16
 800d568:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d56a:	4b0e      	ldr	r3, [pc, #56]	; (800d5a4 <OnRadioTxDone+0x6c>)
 800d56c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d570:	2b00      	cmp	r3, #0
 800d572:	d00a      	beq.n	800d58a <OnRadioTxDone+0x52>
 800d574:	4b0b      	ldr	r3, [pc, #44]	; (800d5a4 <OnRadioTxDone+0x6c>)
 800d576:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d57a:	691b      	ldr	r3, [r3, #16]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d004      	beq.n	800d58a <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d580:	4b08      	ldr	r3, [pc, #32]	; (800d5a4 <OnRadioTxDone+0x6c>)
 800d582:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d586:	691b      	ldr	r3, [r3, #16]
 800d588:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800d58a:	4b08      	ldr	r3, [pc, #32]	; (800d5ac <OnRadioTxDone+0x74>)
 800d58c:	2201      	movs	r2, #1
 800d58e:	2100      	movs	r1, #0
 800d590:	2002      	movs	r0, #2
 800d592:	f00d f885 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
}
 800d596:	bf00      	nop
 800d598:	370c      	adds	r7, #12
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd90      	pop	{r4, r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	200017a4 	.word	0x200017a4
 800d5a4:	20000454 	.word	0x20000454
 800d5a8:	20000ca8 	.word	0x20000ca8
 800d5ac:	0801b3dc 	.word	0x0801b3dc

0800d5b0 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b084      	sub	sp, #16
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	60f8      	str	r0, [r7, #12]
 800d5b8:	4608      	mov	r0, r1
 800d5ba:	4611      	mov	r1, r2
 800d5bc:	461a      	mov	r2, r3
 800d5be:	4603      	mov	r3, r0
 800d5c0:	817b      	strh	r3, [r7, #10]
 800d5c2:	460b      	mov	r3, r1
 800d5c4:	813b      	strh	r3, [r7, #8]
 800d5c6:	4613      	mov	r3, r2
 800d5c8:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800d5ca:	f00c ff79 	bl	801a4c0 <UTIL_TIMER_GetCurrentTime>
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	4a16      	ldr	r2, [pc, #88]	; (800d62c <OnRadioRxDone+0x7c>)
 800d5d2:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800d5d4:	4a15      	ldr	r2, [pc, #84]	; (800d62c <OnRadioRxDone+0x7c>)
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800d5da:	4a14      	ldr	r2, [pc, #80]	; (800d62c <OnRadioRxDone+0x7c>)
 800d5dc:	897b      	ldrh	r3, [r7, #10]
 800d5de:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800d5e0:	4a12      	ldr	r2, [pc, #72]	; (800d62c <OnRadioRxDone+0x7c>)
 800d5e2:	893b      	ldrh	r3, [r7, #8]
 800d5e4:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800d5e6:	4a11      	ldr	r2, [pc, #68]	; (800d62c <OnRadioRxDone+0x7c>)
 800d5e8:	79fb      	ldrb	r3, [r7, #7]
 800d5ea:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800d5ec:	4a10      	ldr	r2, [pc, #64]	; (800d630 <OnRadioRxDone+0x80>)
 800d5ee:	7813      	ldrb	r3, [r2, #0]
 800d5f0:	f043 0308 	orr.w	r3, r3, #8
 800d5f4:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d5f6:	4b0f      	ldr	r3, [pc, #60]	; (800d634 <OnRadioRxDone+0x84>)
 800d5f8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d00a      	beq.n	800d616 <OnRadioRxDone+0x66>
 800d600:	4b0c      	ldr	r3, [pc, #48]	; (800d634 <OnRadioRxDone+0x84>)
 800d602:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d606:	691b      	ldr	r3, [r3, #16]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d004      	beq.n	800d616 <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d60c:	4b09      	ldr	r3, [pc, #36]	; (800d634 <OnRadioRxDone+0x84>)
 800d60e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d612:	691b      	ldr	r3, [r3, #16]
 800d614:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800d616:	4b08      	ldr	r3, [pc, #32]	; (800d638 <OnRadioRxDone+0x88>)
 800d618:	2201      	movs	r2, #1
 800d61a:	2100      	movs	r1, #0
 800d61c:	2002      	movs	r0, #2
 800d61e:	f00d f83f 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
}
 800d622:	bf00      	nop
 800d624:	3710      	adds	r7, #16
 800d626:	46bd      	mov	sp, r7
 800d628:	bd80      	pop	{r7, pc}
 800d62a:	bf00      	nop
 800d62c:	200017a8 	.word	0x200017a8
 800d630:	20000ca8 	.word	0x20000ca8
 800d634:	20000454 	.word	0x20000454
 800d638:	0801b3ec 	.word	0x0801b3ec

0800d63c <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800d640:	4a0e      	ldr	r2, [pc, #56]	; (800d67c <OnRadioTxTimeout+0x40>)
 800d642:	7813      	ldrb	r3, [r2, #0]
 800d644:	f043 0304 	orr.w	r3, r3, #4
 800d648:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d64a:	4b0d      	ldr	r3, [pc, #52]	; (800d680 <OnRadioTxTimeout+0x44>)
 800d64c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d650:	2b00      	cmp	r3, #0
 800d652:	d00a      	beq.n	800d66a <OnRadioTxTimeout+0x2e>
 800d654:	4b0a      	ldr	r3, [pc, #40]	; (800d680 <OnRadioTxTimeout+0x44>)
 800d656:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d65a:	691b      	ldr	r3, [r3, #16]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d004      	beq.n	800d66a <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d660:	4b07      	ldr	r3, [pc, #28]	; (800d680 <OnRadioTxTimeout+0x44>)
 800d662:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d666:	691b      	ldr	r3, [r3, #16]
 800d668:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800d66a:	4b06      	ldr	r3, [pc, #24]	; (800d684 <OnRadioTxTimeout+0x48>)
 800d66c:	2201      	movs	r2, #1
 800d66e:	2100      	movs	r1, #0
 800d670:	2002      	movs	r0, #2
 800d672:	f00d f815 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
}
 800d676:	bf00      	nop
 800d678:	bd80      	pop	{r7, pc}
 800d67a:	bf00      	nop
 800d67c:	20000ca8 	.word	0x20000ca8
 800d680:	20000454 	.word	0x20000454
 800d684:	0801b3fc 	.word	0x0801b3fc

0800d688 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800d68c:	4a0b      	ldr	r2, [pc, #44]	; (800d6bc <OnRadioRxError+0x34>)
 800d68e:	7813      	ldrb	r3, [r2, #0]
 800d690:	f043 0302 	orr.w	r3, r3, #2
 800d694:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d696:	4b0a      	ldr	r3, [pc, #40]	; (800d6c0 <OnRadioRxError+0x38>)
 800d698:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d00a      	beq.n	800d6b6 <OnRadioRxError+0x2e>
 800d6a0:	4b07      	ldr	r3, [pc, #28]	; (800d6c0 <OnRadioRxError+0x38>)
 800d6a2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d6a6:	691b      	ldr	r3, [r3, #16]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d004      	beq.n	800d6b6 <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d6ac:	4b04      	ldr	r3, [pc, #16]	; (800d6c0 <OnRadioRxError+0x38>)
 800d6ae:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d6b2:	691b      	ldr	r3, [r3, #16]
 800d6b4:	4798      	blx	r3
    }
}
 800d6b6:	bf00      	nop
 800d6b8:	bd80      	pop	{r7, pc}
 800d6ba:	bf00      	nop
 800d6bc:	20000ca8 	.word	0x20000ca8
 800d6c0:	20000454 	.word	0x20000454

0800d6c4 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800d6c8:	4a0e      	ldr	r2, [pc, #56]	; (800d704 <OnRadioRxTimeout+0x40>)
 800d6ca:	7813      	ldrb	r3, [r2, #0]
 800d6cc:	f043 0301 	orr.w	r3, r3, #1
 800d6d0:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d6d2:	4b0d      	ldr	r3, [pc, #52]	; (800d708 <OnRadioRxTimeout+0x44>)
 800d6d4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d00a      	beq.n	800d6f2 <OnRadioRxTimeout+0x2e>
 800d6dc:	4b0a      	ldr	r3, [pc, #40]	; (800d708 <OnRadioRxTimeout+0x44>)
 800d6de:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d6e2:	691b      	ldr	r3, [r3, #16]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d004      	beq.n	800d6f2 <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d6e8:	4b07      	ldr	r3, [pc, #28]	; (800d708 <OnRadioRxTimeout+0x44>)
 800d6ea:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d6ee:	691b      	ldr	r3, [r3, #16]
 800d6f0:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800d6f2:	4b06      	ldr	r3, [pc, #24]	; (800d70c <OnRadioRxTimeout+0x48>)
 800d6f4:	2201      	movs	r2, #1
 800d6f6:	2100      	movs	r1, #0
 800d6f8:	2002      	movs	r0, #2
 800d6fa:	f00c ffd1 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
}
 800d6fe:	bf00      	nop
 800d700:	bd80      	pop	{r7, pc}
 800d702:	bf00      	nop
 800d704:	20000ca8 	.word	0x20000ca8
 800d708:	20000454 	.word	0x20000454
 800d70c:	0801b40c 	.word	0x0801b40c

0800d710 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800d710:	b480      	push	{r7}
 800d712:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800d714:	4b08      	ldr	r3, [pc, #32]	; (800d738 <UpdateRxSlotIdleState+0x28>)
 800d716:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800d71a:	2b02      	cmp	r3, #2
 800d71c:	d004      	beq.n	800d728 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800d71e:	4b07      	ldr	r3, [pc, #28]	; (800d73c <UpdateRxSlotIdleState+0x2c>)
 800d720:	2206      	movs	r2, #6
 800d722:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800d726:	e003      	b.n	800d730 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800d728:	4b04      	ldr	r3, [pc, #16]	; (800d73c <UpdateRxSlotIdleState+0x2c>)
 800d72a:	2202      	movs	r2, #2
 800d72c:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 800d730:	bf00      	nop
 800d732:	46bd      	mov	sp, r7
 800d734:	bc80      	pop	{r7}
 800d736:	4770      	bx	lr
 800d738:	2000095c 	.word	0x2000095c
 800d73c:	20000454 	.word	0x20000454

0800d740 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b08e      	sub	sp, #56	; 0x38
 800d744:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800d746:	4b44      	ldr	r3, [pc, #272]	; (800d858 <ProcessRadioTxDone+0x118>)
 800d748:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800d74c:	2b02      	cmp	r3, #2
 800d74e:	d002      	beq.n	800d756 <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800d750:	4b42      	ldr	r3, [pc, #264]	; (800d85c <ProcessRadioTxDone+0x11c>)
 800d752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d754:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800d756:	4b42      	ldr	r3, [pc, #264]	; (800d860 <ProcessRadioTxDone+0x120>)
 800d758:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 800d75c:	4619      	mov	r1, r3
 800d75e:	4841      	ldr	r0, [pc, #260]	; (800d864 <ProcessRadioTxDone+0x124>)
 800d760:	f00c fe04 	bl	801a36c <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800d764:	483f      	ldr	r0, [pc, #252]	; (800d864 <ProcessRadioTxDone+0x124>)
 800d766:	f00c fd23 	bl	801a1b0 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800d76a:	4b3d      	ldr	r3, [pc, #244]	; (800d860 <ProcessRadioTxDone+0x120>)
 800d76c:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800d770:	4619      	mov	r1, r3
 800d772:	483d      	ldr	r0, [pc, #244]	; (800d868 <ProcessRadioTxDone+0x128>)
 800d774:	f00c fdfa 	bl	801a36c <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800d778:	483b      	ldr	r0, [pc, #236]	; (800d868 <ProcessRadioTxDone+0x128>)
 800d77a:	f00c fd19 	bl	801a1b0 <UTIL_TIMER_Start>

    if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800d77e:	4b36      	ldr	r3, [pc, #216]	; (800d858 <ProcessRadioTxDone+0x118>)
 800d780:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800d784:	2b02      	cmp	r3, #2
 800d786:	d004      	beq.n	800d792 <ProcessRadioTxDone+0x52>
 800d788:	4b35      	ldr	r3, [pc, #212]	; (800d860 <ProcessRadioTxDone+0x120>)
 800d78a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d019      	beq.n	800d7c6 <ProcessRadioTxDone+0x86>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800d792:	2316      	movs	r3, #22
 800d794:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d798:	4b2f      	ldr	r3, [pc, #188]	; (800d858 <ProcessRadioTxDone+0x118>)
 800d79a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d79e:	f107 0220 	add.w	r2, r7, #32
 800d7a2:	4611      	mov	r1, r2
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	f006 fb55 	bl	8013e54 <RegionGetPhyParam>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800d7ae:	4b2c      	ldr	r3, [pc, #176]	; (800d860 <ProcessRadioTxDone+0x120>)
 800d7b0:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800d7b4:	69fb      	ldr	r3, [r7, #28]
 800d7b6:	4413      	add	r3, r2
 800d7b8:	4619      	mov	r1, r3
 800d7ba:	482c      	ldr	r0, [pc, #176]	; (800d86c <ProcessRadioTxDone+0x12c>)
 800d7bc:	f00c fdd6 	bl	801a36c <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800d7c0:	482a      	ldr	r0, [pc, #168]	; (800d86c <ProcessRadioTxDone+0x12c>)
 800d7c2:	f00c fcf5 	bl	801a1b0 <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800d7c6:	4b2a      	ldr	r3, [pc, #168]	; (800d870 <ProcessRadioTxDone+0x130>)
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	4a23      	ldr	r2, [pc, #140]	; (800d858 <ProcessRadioTxDone+0x118>)
 800d7cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800d7ce:	4b24      	ldr	r3, [pc, #144]	; (800d860 <ProcessRadioTxDone+0x120>)
 800d7d0:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800d7d4:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800d7d6:	4b26      	ldr	r3, [pc, #152]	; (800d870 <ProcessRadioTxDone+0x130>)
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800d7dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	f00c f927 	bl	8019a34 <SysTimeGetMcuTime>
 800d7e6:	4638      	mov	r0, r7
 800d7e8:	4b1b      	ldr	r3, [pc, #108]	; (800d858 <ProcessRadioTxDone+0x118>)
 800d7ea:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800d7ee:	9200      	str	r2, [sp, #0]
 800d7f0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800d7f4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800d7f8:	ca06      	ldmia	r2, {r1, r2}
 800d7fa:	f00c f87c 	bl	80198f6 <SysTimeSub>
 800d7fe:	f107 0314 	add.w	r3, r7, #20
 800d802:	463a      	mov	r2, r7
 800d804:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d808:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800d80c:	4b14      	ldr	r3, [pc, #80]	; (800d860 <ProcessRadioTxDone+0x120>)
 800d80e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800d812:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800d814:	2301      	movs	r3, #1
 800d816:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800d818:	4b0f      	ldr	r3, [pc, #60]	; (800d858 <ProcessRadioTxDone+0x118>)
 800d81a:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d101      	bne.n	800d826 <ProcessRadioTxDone+0xe6>
    {
        txDone.Joined  = false;
 800d822:	2300      	movs	r3, #0
 800d824:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800d826:	4b0c      	ldr	r3, [pc, #48]	; (800d858 <ProcessRadioTxDone+0x118>)
 800d828:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d82c:	f107 0208 	add.w	r2, r7, #8
 800d830:	4611      	mov	r1, r2
 800d832:	4618      	mov	r0, r3
 800d834:	f006 fb27 	bl	8013e86 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 800d838:	4b09      	ldr	r3, [pc, #36]	; (800d860 <ProcessRadioTxDone+0x120>)
 800d83a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800d83e:	f083 0301 	eor.w	r3, r3, #1
 800d842:	b2db      	uxtb	r3, r3
 800d844:	2b00      	cmp	r3, #0
 800d846:	d003      	beq.n	800d850 <ProcessRadioTxDone+0x110>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800d848:	4b05      	ldr	r3, [pc, #20]	; (800d860 <ProcessRadioTxDone+0x120>)
 800d84a:	2200      	movs	r2, #0
 800d84c:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    }
}
 800d850:	bf00      	nop
 800d852:	3730      	adds	r7, #48	; 0x30
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}
 800d858:	2000095c 	.word	0x2000095c
 800d85c:	0801ba5c 	.word	0x0801ba5c
 800d860:	20000454 	.word	0x20000454
 800d864:	200007d4 	.word	0x200007d4
 800d868:	200007ec 	.word	0x200007ec
 800d86c:	2000084c 	.word	0x2000084c
 800d870:	200017a4 	.word	0x200017a4

0800d874 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800d874:	b580      	push	{r7, lr}
 800d876:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800d878:	4b10      	ldr	r3, [pc, #64]	; (800d8bc <PrepareRxDoneAbort+0x48>)
 800d87a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d87e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d882:	4a0e      	ldr	r2, [pc, #56]	; (800d8bc <PrepareRxDoneAbort+0x48>)
 800d884:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 800d888:	4b0c      	ldr	r3, [pc, #48]	; (800d8bc <PrepareRxDoneAbort+0x48>)
 800d88a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d002      	beq.n	800d898 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 800d892:	2000      	movs	r0, #0
 800d894:	f001 f8f8 	bl	800ea88 <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800d898:	4a08      	ldr	r2, [pc, #32]	; (800d8bc <PrepareRxDoneAbort+0x48>)
 800d89a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d89e:	f043 0302 	orr.w	r3, r3, #2
 800d8a2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800d8a6:	4a05      	ldr	r2, [pc, #20]	; (800d8bc <PrepareRxDoneAbort+0x48>)
 800d8a8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d8ac:	f043 0320 	orr.w	r3, r3, #32
 800d8b0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800d8b4:	f7ff ff2c 	bl	800d710 <UpdateRxSlotIdleState>
}
 800d8b8:	bf00      	nop
 800d8ba:	bd80      	pop	{r7, pc}
 800d8bc:	20000454 	.word	0x20000454

0800d8c0 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800d8c0:	b5b0      	push	{r4, r5, r7, lr}
 800d8c2:	b0a6      	sub	sp, #152	; 0x98
 800d8c4:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800d8c6:	2313      	movs	r3, #19
 800d8c8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800d8cc:	4bb9      	ldr	r3, [pc, #740]	; (800dbb4 <ProcessRadioRxDone+0x2f4>)
 800d8ce:	685b      	ldr	r3, [r3, #4]
 800d8d0:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 800d8d2:	4bb8      	ldr	r3, [pc, #736]	; (800dbb4 <ProcessRadioRxDone+0x2f4>)
 800d8d4:	891b      	ldrh	r3, [r3, #8]
 800d8d6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 800d8da:	4bb6      	ldr	r3, [pc, #728]	; (800dbb4 <ProcessRadioRxDone+0x2f4>)
 800d8dc:	895b      	ldrh	r3, [r3, #10]
 800d8de:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 800d8e2:	4bb4      	ldr	r3, [pc, #720]	; (800dbb4 <ProcessRadioRxDone+0x2f4>)
 800d8e4:	7b1b      	ldrb	r3, [r3, #12]
 800d8e6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	607b      	str	r3, [r7, #4]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800d8f4:	4bb0      	ldr	r3, [pc, #704]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800d8f6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800d8fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 800d8fe:	2300      	movs	r3, #0
 800d900:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800d904:	2301      	movs	r3, #1
 800d906:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 800d90a:	4bac      	ldr	r3, [pc, #688]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d90c:	2200      	movs	r2, #0
 800d90e:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
    MacCtx.RxStatus.Rssi = rssi;
 800d912:	4aaa      	ldr	r2, [pc, #680]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d914:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800d918:	f8a2 347c 	strh.w	r3, [r2, #1148]	; 0x47c
    MacCtx.RxStatus.Snr = snr;
 800d91c:	4aa7      	ldr	r2, [pc, #668]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d91e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d922:	f882 347e 	strb.w	r3, [r2, #1150]	; 0x47e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800d926:	4ba5      	ldr	r3, [pc, #660]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d928:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 800d92c:	4ba3      	ldr	r3, [pc, #652]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d92e:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
    MacCtx.McpsIndication.Port = 0;
 800d932:	4ba2      	ldr	r3, [pc, #648]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d934:	2200      	movs	r2, #0
 800d936:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 800d93a:	4ba0      	ldr	r3, [pc, #640]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d93c:	2200      	movs	r2, #0
 800d93e:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 800d942:	4b9e      	ldr	r3, [pc, #632]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d944:	2200      	movs	r2, #0
 800d946:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 800d94a:	4b9c      	ldr	r3, [pc, #624]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d94c:	2200      	movs	r2, #0
 800d94e:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 800d952:	4b9a      	ldr	r3, [pc, #616]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d954:	2200      	movs	r2, #0
 800d956:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 800d95a:	4b98      	ldr	r3, [pc, #608]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d95c:	2200      	movs	r2, #0
 800d95e:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 800d962:	4b96      	ldr	r3, [pc, #600]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d964:	2200      	movs	r2, #0
 800d966:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800d96a:	4b94      	ldr	r3, [pc, #592]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d96c:	2200      	movs	r2, #0
 800d96e:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800d972:	4b92      	ldr	r3, [pc, #584]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d974:	2200      	movs	r2, #0
 800d976:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 800d97a:	4b90      	ldr	r3, [pc, #576]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d97c:	2200      	movs	r2, #0
 800d97e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800d982:	4b8e      	ldr	r3, [pc, #568]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d984:	2200      	movs	r2, #0
 800d986:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434

    Radio.Sleep( );
 800d98a:	4b8d      	ldr	r3, [pc, #564]	; (800dbc0 <ProcessRadioRxDone+0x300>)
 800d98c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d98e:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 800d990:	488c      	ldr	r0, [pc, #560]	; (800dbc4 <ProcessRadioRxDone+0x304>)
 800d992:	f00c fc7b 	bl	801a28c <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800d996:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800d99a:	4619      	mov	r1, r3
 800d99c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d99e:	f004 fb28 	bl	8011ff2 <LoRaMacClassBRxBeacon>
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d00a      	beq.n	800d9be <ProcessRadioRxDone+0xfe>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800d9a8:	4a84      	ldr	r2, [pc, #528]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d9aa:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800d9ae:	f8a2 3472 	strh.w	r3, [r2, #1138]	; 0x472
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800d9b2:	4a82      	ldr	r2, [pc, #520]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d9b4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d9b8:	f882 3474 	strb.w	r3, [r2, #1140]	; 0x474
        return;
 800d9bc:	e3bf      	b.n	800e13e <ProcessRadioRxDone+0x87e>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800d9be:	4b7e      	ldr	r3, [pc, #504]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800d9c0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800d9c4:	2b01      	cmp	r3, #1
 800d9c6:	d11e      	bne.n	800da06 <ProcessRadioRxDone+0x146>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800d9c8:	f004 fb26 	bl	8012018 <LoRaMacClassBIsPingExpected>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d00a      	beq.n	800d9e8 <ProcessRadioRxDone+0x128>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800d9d2:	2000      	movs	r0, #0
 800d9d4:	f004 fad7 	bl	8011f86 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800d9d8:	2000      	movs	r0, #0
 800d9da:	f004 faf8 	bl	8011fce <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800d9de:	4b77      	ldr	r3, [pc, #476]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800d9e0:	2204      	movs	r2, #4
 800d9e2:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 800d9e6:	e00e      	b.n	800da06 <ProcessRadioRxDone+0x146>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800d9e8:	f004 fb1d 	bl	8012026 <LoRaMacClassBIsMulticastExpected>
 800d9ec:	4603      	mov	r3, r0
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d009      	beq.n	800da06 <ProcessRadioRxDone+0x146>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800d9f2:	2000      	movs	r0, #0
 800d9f4:	f004 fad1 	bl	8011f9a <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800d9f8:	2000      	movs	r0, #0
 800d9fa:	f004 faf1 	bl	8011fe0 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800d9fe:	4b6f      	ldr	r3, [pc, #444]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800da00:	2205      	movs	r2, #5
 800da02:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800da06:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800da0a:	1c5a      	adds	r2, r3, #1
 800da0c:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 800da10:	461a      	mov	r2, r3
 800da12:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800da14:	4413      	add	r3, r2
 800da16:	781b      	ldrb	r3, [r3, #0]
 800da18:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 800da1c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800da20:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800da24:	b2db      	uxtb	r3, r3
 800da26:	3b01      	subs	r3, #1
 800da28:	2b06      	cmp	r3, #6
 800da2a:	f200 8362 	bhi.w	800e0f2 <ProcessRadioRxDone+0x832>
 800da2e:	a201      	add	r2, pc, #4	; (adr r2, 800da34 <ProcessRadioRxDone+0x174>)
 800da30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da34:	0800da51 	.word	0x0800da51
 800da38:	0800e0f3 	.word	0x0800e0f3
 800da3c:	0800dbd1 	.word	0x0800dbd1
 800da40:	0800e0f3 	.word	0x0800e0f3
 800da44:	0800dbc9 	.word	0x0800dbc9
 800da48:	0800e0f3 	.word	0x0800e0f3
 800da4c:	0800e099 	.word	0x0800e099
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800da50:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800da54:	2b10      	cmp	r3, #16
 800da56:	d806      	bhi.n	800da66 <ProcessRadioRxDone+0x1a6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800da58:	4b58      	ldr	r3, [pc, #352]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800da5a:	2201      	movs	r2, #1
 800da5c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800da60:	f7ff ff08 	bl	800d874 <PrepareRxDoneAbort>
                return;
 800da64:	e36b      	b.n	800e13e <ProcessRadioRxDone+0x87e>
            }
            macMsgJoinAccept.Buffer = payload;
 800da66:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800da68:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 800da6a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800da6e:	b2db      	uxtb	r3, r3
 800da70:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800da72:	4b51      	ldr	r3, [pc, #324]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800da74:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d006      	beq.n	800da8a <ProcessRadioRxDone+0x1ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800da7c:	4b4f      	ldr	r3, [pc, #316]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800da7e:	2201      	movs	r2, #1
 800da80:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800da84:	f7ff fef6 	bl	800d874 <PrepareRxDoneAbort>
                return;
 800da88:	e359      	b.n	800e13e <ProcessRadioRxDone+0x87e>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800da8a:	f7fe fbcf 	bl	800c22c <SecureElementGetJoinEui>
 800da8e:	4601      	mov	r1, r0
 800da90:	f107 0308 	add.w	r3, r7, #8
 800da94:	461a      	mov	r2, r3
 800da96:	20ff      	movs	r0, #255	; 0xff
 800da98:	f005 fc60 	bl	801335c <LoRaMacCryptoHandleJoinAccept>
 800da9c:	4603      	mov	r3, r0
 800da9e:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800daa2:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d172      	bne.n	800db90 <ProcessRadioRxDone+0x2d0>
            {
                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800daaa:	7c7b      	ldrb	r3, [r7, #17]
 800daac:	461a      	mov	r2, r3
 800daae:	4b42      	ldr	r3, [pc, #264]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800dab0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800dab4:	4b40      	ldr	r3, [pc, #256]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800dab6:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800daba:	7cbb      	ldrb	r3, [r7, #18]
 800dabc:	021b      	lsls	r3, r3, #8
 800dabe:	4313      	orrs	r3, r2
 800dac0:	4a3d      	ldr	r2, [pc, #244]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800dac2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800dac6:	4b3c      	ldr	r3, [pc, #240]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800dac8:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800dacc:	7cfb      	ldrb	r3, [r7, #19]
 800dace:	041b      	lsls	r3, r3, #16
 800dad0:	4313      	orrs	r3, r2
 800dad2:	4a39      	ldr	r2, [pc, #228]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800dad4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800dad8:	697b      	ldr	r3, [r7, #20]
 800dada:	4a37      	ldr	r2, [pc, #220]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800dadc:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800dae0:	7e3b      	ldrb	r3, [r7, #24]
 800dae2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800dae6:	b2db      	uxtb	r3, r3
 800dae8:	461a      	mov	r2, r3
 800daea:	4b33      	ldr	r3, [pc, #204]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800daec:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800daf0:	7e3b      	ldrb	r3, [r7, #24]
 800daf2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800daf6:	b2db      	uxtb	r3, r3
 800daf8:	461a      	mov	r2, r3
 800dafa:	4b2f      	ldr	r3, [pc, #188]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800dafc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800db00:	7e3b      	ldrb	r3, [r7, #24]
 800db02:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800db06:	b2db      	uxtb	r3, r3
 800db08:	461a      	mov	r2, r3
 800db0a:	4b2b      	ldr	r3, [pc, #172]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800db0c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800db10:	7e7b      	ldrb	r3, [r7, #25]
 800db12:	461a      	mov	r2, r3
 800db14:	4b28      	ldr	r3, [pc, #160]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800db16:	651a      	str	r2, [r3, #80]	; 0x50
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800db18:	4b27      	ldr	r3, [pc, #156]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800db1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d102      	bne.n	800db26 <ProcessRadioRxDone+0x266>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800db20:	4b25      	ldr	r3, [pc, #148]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800db22:	2201      	movs	r2, #1
 800db24:	651a      	str	r2, [r3, #80]	; 0x50
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800db26:	4b24      	ldr	r3, [pc, #144]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800db28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db2a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800db2e:	fb02 f303 	mul.w	r3, r2, r3
 800db32:	4a21      	ldr	r2, [pc, #132]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800db34:	6513      	str	r3, [r2, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800db36:	4b20      	ldr	r3, [pc, #128]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800db38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db3a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800db3e:	4a1e      	ldr	r2, [pc, #120]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800db40:	6553      	str	r3, [r2, #84]	; 0x54

                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800db42:	4b1d      	ldr	r3, [pc, #116]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800db44:	2200      	movs	r2, #0
 800db46:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800db4a:	f107 0308 	add.w	r3, r7, #8
 800db4e:	3312      	adds	r3, #18
 800db50:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800db52:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800db56:	b2db      	uxtb	r3, r3
 800db58:	3b11      	subs	r3, #17
 800db5a:	b2db      	uxtb	r3, r3
 800db5c:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800db60:	4b15      	ldr	r3, [pc, #84]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800db62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800db66:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800db6a:	4611      	mov	r1, r2
 800db6c:	4618      	mov	r0, r3
 800db6e:	f006 f9c4 	bl	8013efa <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800db72:	4b11      	ldr	r3, [pc, #68]	; (800dbb8 <ProcessRadioRxDone+0x2f8>)
 800db74:	2202      	movs	r2, #2
 800db76:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800db7a:	2001      	movs	r0, #1
 800db7c:	f004 ff18 	bl	80129b0 <LoRaMacConfirmQueueIsCmdActive>
 800db80:	4603      	mov	r3, r0
 800db82:	2b00      	cmp	r3, #0
 800db84:	d00e      	beq.n	800dba4 <ProcessRadioRxDone+0x2e4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800db86:	2101      	movs	r1, #1
 800db88:	2000      	movs	r0, #0
 800db8a:	f004 fe85 	bl	8012898 <LoRaMacConfirmQueueSetStatus>
 800db8e:	e009      	b.n	800dba4 <ProcessRadioRxDone+0x2e4>
                }
            }
            else
            {
                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800db90:	2001      	movs	r0, #1
 800db92:	f004 ff0d 	bl	80129b0 <LoRaMacConfirmQueueIsCmdActive>
 800db96:	4603      	mov	r3, r0
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d003      	beq.n	800dba4 <ProcessRadioRxDone+0x2e4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800db9c:	2101      	movs	r1, #1
 800db9e:	2007      	movs	r0, #7
 800dba0:	f004 fe7a 	bl	8012898 <LoRaMacConfirmQueueSetStatus>
                }
            }
            MacCtx.MacFlags.Bits.MlmeInd = 1;
 800dba4:	4a05      	ldr	r2, [pc, #20]	; (800dbbc <ProcessRadioRxDone+0x2fc>)
 800dba6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800dbaa:	f043 0308 	orr.w	r3, r3, #8
 800dbae:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800dbb2:	e2a5      	b.n	800e100 <ProcessRadioRxDone+0x840>
 800dbb4:	200017a8 	.word	0x200017a8
 800dbb8:	2000095c 	.word	0x2000095c
 800dbbc:	20000454 	.word	0x20000454
 800dbc0:	0801ba5c 	.word	0x0801ba5c
 800dbc4:	200007ec 	.word	0x200007ec
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800dbc8:	4bae      	ldr	r3, [pc, #696]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800dbca:	2201      	movs	r2, #1
 800dbcc:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800dbd0:	4bad      	ldr	r3, [pc, #692]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800dbd2:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800dbd6:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800dbda:	4baa      	ldr	r3, [pc, #680]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800dbdc:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 800dbe0:	b25b      	sxtb	r3, r3
 800dbe2:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800dbe6:	230d      	movs	r3, #13
 800dbe8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            /* ST_WORKAROUND_BEGIN: Keep repeater feature */
            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800dbec:	4ba6      	ldr	r3, [pc, #664]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800dbee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d002      	beq.n	800dbfc <ProcessRadioRxDone+0x33c>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800dbf6:	230e      	movs	r3, #14
 800dbf8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }
            /* ST_WORKAROUND_END */

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800dbfc:	4ba2      	ldr	r3, [pc, #648]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800dbfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800dc02:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800dc06:	4611      	mov	r1, r2
 800dc08:	4618      	mov	r0, r3
 800dc0a:	f006 f923 	bl	8013e54 <RegionGetPhyParam>
 800dc0e:	4603      	mov	r3, r0
 800dc10:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800dc12:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800dc16:	3b0d      	subs	r3, #13
 800dc18:	b29b      	uxth	r3, r3
 800dc1a:	b21b      	sxth	r3, r3
 800dc1c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800dc20:	b21a      	sxth	r2, r3
 800dc22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dc24:	b21b      	sxth	r3, r3
 800dc26:	429a      	cmp	r2, r3
 800dc28:	dc03      	bgt.n	800dc32 <ProcessRadioRxDone+0x372>
 800dc2a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800dc2e:	2b0b      	cmp	r3, #11
 800dc30:	d806      	bhi.n	800dc40 <ProcessRadioRxDone+0x380>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800dc32:	4b94      	ldr	r3, [pc, #592]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800dc34:	2201      	movs	r2, #1
 800dc36:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800dc3a:	f7ff fe1b 	bl	800d874 <PrepareRxDoneAbort>
                return;
 800dc3e:	e27e      	b.n	800e13e <ProcessRadioRxDone+0x87e>
            }
            macMsgData.Buffer = payload;
 800dc40:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800dc42:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 800dc44:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800dc48:	b2db      	uxtb	r3, r3
 800dc4a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800dc4e:	4b8f      	ldr	r3, [pc, #572]	; (800de8c <ProcessRadioRxDone+0x5cc>)
 800dc50:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800dc52:	23ff      	movs	r3, #255	; 0xff
 800dc54:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800dc58:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	f005 fe7c 	bl	801395a <LoRaMacParserData>
 800dc62:	4603      	mov	r3, r0
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d006      	beq.n	800dc76 <ProcessRadioRxDone+0x3b6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800dc68:	4b86      	ldr	r3, [pc, #536]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800dc6a:	2201      	movs	r2, #1
 800dc6c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800dc70:	f7ff fe00 	bl	800d874 <PrepareRxDoneAbort>
                return;
 800dc74:	e263      	b.n	800e13e <ProcessRadioRxDone+0x87e>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800dc76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc78:	4a82      	ldr	r2, [pc, #520]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800dc7a:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800dc7e:	1cba      	adds	r2, r7, #2
 800dc80:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800dc84:	4611      	mov	r1, r2
 800dc86:	4618      	mov	r0, r3
 800dc88:	f002 fcde 	bl	8010648 <DetermineFrameType>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d006      	beq.n	800dca0 <ProcessRadioRxDone+0x3e0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800dc92:	4b7c      	ldr	r3, [pc, #496]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800dc94:	2201      	movs	r2, #1
 800dc96:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800dc9a:	f7ff fdeb 	bl	800d874 <PrepareRxDoneAbort>
                return;
 800dc9e:	e24e      	b.n	800e13e <ProcessRadioRxDone+0x87e>
            }

            //Check if it is a multicast message
            multicast = 0;
 800dca0:	2300      	movs	r3, #0
 800dca2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 800dca6:	2300      	movs	r3, #0
 800dca8:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800dcaa:	2300      	movs	r3, #0
 800dcac:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800dcb0:	e049      	b.n	800dd46 <ProcessRadioRxDone+0x486>
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800dcb2:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800dcb6:	4a74      	ldr	r2, [pc, #464]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800dcb8:	212c      	movs	r1, #44	; 0x2c
 800dcba:	fb01 f303 	mul.w	r3, r1, r3
 800dcbe:	4413      	add	r3, r2
 800dcc0:	33d4      	adds	r3, #212	; 0xd4
 800dcc2:	681a      	ldr	r2, [r3, #0]
 800dcc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	d138      	bne.n	800dd3c <ProcessRadioRxDone+0x47c>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800dcca:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800dcce:	4a6e      	ldr	r2, [pc, #440]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800dcd0:	212c      	movs	r1, #44	; 0x2c
 800dcd2:	fb01 f303 	mul.w	r3, r1, r3
 800dcd6:	4413      	add	r3, r2
 800dcd8:	33d2      	adds	r3, #210	; 0xd2
 800dcda:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d02d      	beq.n	800dd3c <ProcessRadioRxDone+0x47c>
                {
                    multicast = 1;
 800dce0:	2301      	movs	r3, #1
 800dce2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800dce6:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800dcea:	4a67      	ldr	r2, [pc, #412]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800dcec:	212c      	movs	r1, #44	; 0x2c
 800dcee:	fb01 f303 	mul.w	r3, r1, r3
 800dcf2:	4413      	add	r3, r2
 800dcf4:	33d3      	adds	r3, #211	; 0xd3
 800dcf6:	781b      	ldrb	r3, [r3, #0]
 800dcf8:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800dcfc:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800dd00:	4a61      	ldr	r2, [pc, #388]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800dd02:	212c      	movs	r1, #44	; 0x2c
 800dd04:	fb01 f303 	mul.w	r3, r1, r3
 800dd08:	4413      	add	r3, r2
 800dd0a:	33f0      	adds	r3, #240	; 0xf0
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	607b      	str	r3, [r7, #4]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800dd12:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800dd16:	4a5c      	ldr	r2, [pc, #368]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800dd18:	212c      	movs	r1, #44	; 0x2c
 800dd1a:	fb01 f303 	mul.w	r3, r1, r3
 800dd1e:	4413      	add	r3, r2
 800dd20:	33d4      	adds	r3, #212	; 0xd4
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800dd28:	4b57      	ldr	r3, [pc, #348]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800dd2a:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800dd2e:	2b02      	cmp	r3, #2
 800dd30:	d10e      	bne.n	800dd50 <ProcessRadioRxDone+0x490>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800dd32:	4b54      	ldr	r3, [pc, #336]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800dd34:	2203      	movs	r2, #3
 800dd36:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
                    }
                    break;
 800dd3a:	e009      	b.n	800dd50 <ProcessRadioRxDone+0x490>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800dd3c:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800dd40:	3301      	adds	r3, #1
 800dd42:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800dd46:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d0b1      	beq.n	800dcb2 <ProcessRadioRxDone+0x3f2>
 800dd4e:	e000      	b.n	800dd52 <ProcessRadioRxDone+0x492>
                    break;
 800dd50:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800dd52:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800dd56:	2b01      	cmp	r3, #1
 800dd58:	d117      	bne.n	800dd8a <ProcessRadioRxDone+0x4ca>
 800dd5a:	78bb      	ldrb	r3, [r7, #2]
 800dd5c:	2b03      	cmp	r3, #3
 800dd5e:	d10d      	bne.n	800dd7c <ProcessRadioRxDone+0x4bc>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800dd60:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800dd64:	f003 0320 	and.w	r3, r3, #32
 800dd68:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d106      	bne.n	800dd7c <ProcessRadioRxDone+0x4bc>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800dd6e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800dd72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd76:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d006      	beq.n	800dd8a <ProcessRadioRxDone+0x4ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800dd7c:	4b41      	ldr	r3, [pc, #260]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800dd7e:	2201      	movs	r2, #1
 800dd80:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800dd84:	f7ff fd76 	bl	800d874 <PrepareRxDoneAbort>
                return;
 800dd88:	e1d9      	b.n	800e13e <ProcessRadioRxDone+0x87e>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800dd8a:	2315      	movs	r3, #21
 800dd8c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800dd90:	4b3d      	ldr	r3, [pc, #244]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800dd92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800dd96:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800dd9a:	4611      	mov	r1, r2
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	f006 f859 	bl	8013e54 <RegionGetPhyParam>
 800dda2:	4603      	mov	r3, r0
 800dda4:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, phyParam.Value, &fCntID, &downLinkCounter );
 800dda6:	78b9      	ldrb	r1, [r7, #2]
 800dda8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ddaa:	b29b      	uxth	r3, r3
 800ddac:	4d36      	ldr	r5, [pc, #216]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800ddae:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800ddb2:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800ddb6:	1d3a      	adds	r2, r7, #4
 800ddb8:	9202      	str	r2, [sp, #8]
 800ddba:	1cfa      	adds	r2, r7, #3
 800ddbc:	9201      	str	r2, [sp, #4]
 800ddbe:	9300      	str	r3, [sp, #0]
 800ddc0:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
 800ddc4:	4622      	mov	r2, r4
 800ddc6:	f000 fe95 	bl	800eaf4 <GetFCntDown>
 800ddca:	4603      	mov	r3, r0
 800ddcc:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800ddd0:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d031      	beq.n	800de3c <ProcessRadioRxDone+0x57c>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800ddd8:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800dddc:	2b07      	cmp	r3, #7
 800ddde:	d119      	bne.n	800de14 <ProcessRadioRxDone+0x554>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800dde0:	4b28      	ldr	r3, [pc, #160]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800dde2:	2208      	movs	r2, #8
 800dde4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( Nvm.MacGroup2.Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( Nvm.MacGroup1.LastRxMic == macMsgData.MIC ) )
 800dde8:	4b27      	ldr	r3, [pc, #156]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800ddea:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d11d      	bne.n	800de2e <ProcessRadioRxDone+0x56e>
 800ddf2:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800ddf6:	f023 031f 	bic.w	r3, r3, #31
 800ddfa:	b2db      	uxtb	r3, r3
 800ddfc:	2ba0      	cmp	r3, #160	; 0xa0
 800ddfe:	d116      	bne.n	800de2e <ProcessRadioRxDone+0x56e>
 800de00:	4b21      	ldr	r3, [pc, #132]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800de02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800de04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800de06:	429a      	cmp	r2, r3
 800de08:	d111      	bne.n	800de2e <ProcessRadioRxDone+0x56e>
                    {
                        Nvm.MacGroup1.SrvAckRequested = true;
 800de0a:	4b1f      	ldr	r3, [pc, #124]	; (800de88 <ProcessRadioRxDone+0x5c8>)
 800de0c:	2201      	movs	r2, #1
 800de0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800de12:	e00c      	b.n	800de2e <ProcessRadioRxDone+0x56e>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800de14:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800de18:	2b08      	cmp	r3, #8
 800de1a:	d104      	bne.n	800de26 <ProcessRadioRxDone+0x566>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800de1c:	4b19      	ldr	r3, [pc, #100]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800de1e:	220a      	movs	r2, #10
 800de20:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800de24:	e003      	b.n	800de2e <ProcessRadioRxDone+0x56e>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800de26:	4b17      	ldr	r3, [pc, #92]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800de28:	2201      	movs	r2, #1
 800de2a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	4a14      	ldr	r2, [pc, #80]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800de32:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
                PrepareRxDoneAbort( );
 800de36:	f7ff fd1d 	bl	800d874 <PrepareRxDoneAbort>
                return;
 800de3a:	e180      	b.n	800e13e <ProcessRadioRxDone+0x87e>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800de3c:	78fa      	ldrb	r2, [r7, #3]
 800de3e:	6879      	ldr	r1, [r7, #4]
 800de40:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800de44:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800de48:	9300      	str	r3, [sp, #0]
 800de4a:	460b      	mov	r3, r1
 800de4c:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800de50:	f005 fbd0 	bl	80135f4 <LoRaMacCryptoUnsecureMessage>
 800de54:	4603      	mov	r3, r0
 800de56:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800de5a:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d016      	beq.n	800de90 <ProcessRadioRxDone+0x5d0>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800de62:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800de66:	2b02      	cmp	r3, #2
 800de68:	d104      	bne.n	800de74 <ProcessRadioRxDone+0x5b4>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800de6a:	4b06      	ldr	r3, [pc, #24]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800de6c:	220b      	movs	r2, #11
 800de6e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800de72:	e003      	b.n	800de7c <ProcessRadioRxDone+0x5bc>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800de74:	4b03      	ldr	r3, [pc, #12]	; (800de84 <ProcessRadioRxDone+0x5c4>)
 800de76:	220c      	movs	r2, #12
 800de78:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 800de7c:	f7ff fcfa 	bl	800d874 <PrepareRxDoneAbort>
                return;
 800de80:	e15d      	b.n	800e13e <ProcessRadioRxDone+0x87e>
 800de82:	bf00      	nop
 800de84:	20000454 	.word	0x20000454
 800de88:	2000095c 	.word	0x2000095c
 800de8c:	2000068c 	.word	0x2000068c
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800de90:	4bac      	ldr	r3, [pc, #688]	; (800e144 <ProcessRadioRxDone+0x884>)
 800de92:	2200      	movs	r2, #0
 800de94:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 800de98:	4aaa      	ldr	r2, [pc, #680]	; (800e144 <ProcessRadioRxDone+0x884>)
 800de9a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800de9e:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800dea2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800dea6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800deaa:	b2db      	uxtb	r3, r3
 800deac:	461a      	mov	r2, r3
 800deae:	4ba5      	ldr	r3, [pc, #660]	; (800e144 <ProcessRadioRxDone+0x884>)
 800deb0:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 800deb4:	4ba3      	ldr	r3, [pc, #652]	; (800e144 <ProcessRadioRxDone+0x884>)
 800deb6:	2200      	movs	r2, #0
 800deb8:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 800debc:	4ba1      	ldr	r3, [pc, #644]	; (800e144 <ProcessRadioRxDone+0x884>)
 800debe:	2200      	movs	r2, #0
 800dec0:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	4a9f      	ldr	r2, [pc, #636]	; (800e144 <ProcessRadioRxDone+0x884>)
 800dec8:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800decc:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800ded0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ded4:	b2db      	uxtb	r3, r3
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	bf14      	ite	ne
 800deda:	2301      	movne	r3, #1
 800dedc:	2300      	moveq	r3, #0
 800dede:	b2da      	uxtb	r2, r3
 800dee0:	4b98      	ldr	r3, [pc, #608]	; (800e144 <ProcessRadioRxDone+0x884>)
 800dee2:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800dee6:	4b97      	ldr	r3, [pc, #604]	; (800e144 <ProcessRadioRxDone+0x884>)
 800dee8:	2200      	movs	r2, #0
 800deea:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800deee:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800def2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800def6:	b2db      	uxtb	r3, r3
 800def8:	2b00      	cmp	r3, #0
 800defa:	bf14      	ite	ne
 800defc:	2301      	movne	r3, #1
 800defe:	2300      	moveq	r3, #0
 800df00:	b2da      	uxtb	r2, r3
 800df02:	4b90      	ldr	r3, [pc, #576]	; (800e144 <ProcessRadioRxDone+0x884>)
 800df04:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800df08:	4b8e      	ldr	r3, [pc, #568]	; (800e144 <ProcessRadioRxDone+0x884>)
 800df0a:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d004      	beq.n	800df1c <ProcessRadioRxDone+0x65c>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800df12:	4b8c      	ldr	r3, [pc, #560]	; (800e144 <ProcessRadioRxDone+0x884>)
 800df14:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800df18:	2b01      	cmp	r3, #1
 800df1a:	d102      	bne.n	800df22 <ProcessRadioRxDone+0x662>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800df1c:	4b8a      	ldr	r3, [pc, #552]	; (800e148 <ProcessRadioRxDone+0x888>)
 800df1e:	2200      	movs	r2, #0
 800df20:	629a      	str	r2, [r3, #40]	; 0x28
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800df22:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800df26:	2b01      	cmp	r3, #1
 800df28:	d104      	bne.n	800df34 <ProcessRadioRxDone+0x674>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800df2a:	4b86      	ldr	r3, [pc, #536]	; (800e144 <ProcessRadioRxDone+0x884>)
 800df2c:	2202      	movs	r2, #2
 800df2e:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800df32:	e01f      	b.n	800df74 <ProcessRadioRxDone+0x6b4>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800df34:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800df38:	f023 031f 	bic.w	r3, r3, #31
 800df3c:	b2db      	uxtb	r3, r3
 800df3e:	2ba0      	cmp	r3, #160	; 0xa0
 800df40:	d110      	bne.n	800df64 <ProcessRadioRxDone+0x6a4>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800df42:	4b81      	ldr	r3, [pc, #516]	; (800e148 <ProcessRadioRxDone+0x888>)
 800df44:	2201      	movs	r2, #1
 800df46:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800df4a:	4b7f      	ldr	r3, [pc, #508]	; (800e148 <ProcessRadioRxDone+0x888>)
 800df4c:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 800df50:	2b00      	cmp	r3, #0
 800df52:	d102      	bne.n	800df5a <ProcessRadioRxDone+0x69a>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800df54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800df56:	4a7c      	ldr	r2, [pc, #496]	; (800e148 <ProcessRadioRxDone+0x888>)
 800df58:	6353      	str	r3, [r2, #52]	; 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800df5a:	4b7a      	ldr	r3, [pc, #488]	; (800e144 <ProcessRadioRxDone+0x884>)
 800df5c:	2201      	movs	r2, #1
 800df5e:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800df62:	e007      	b.n	800df74 <ProcessRadioRxDone+0x6b4>
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800df64:	4b78      	ldr	r3, [pc, #480]	; (800e148 <ProcessRadioRxDone+0x888>)
 800df66:	2200      	movs	r2, #0
 800df68:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800df6c:	4b75      	ldr	r3, [pc, #468]	; (800e144 <ProcessRadioRxDone+0x884>)
 800df6e:	2200      	movs	r2, #0
 800df70:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800df74:	4b73      	ldr	r3, [pc, #460]	; (800e144 <ProcessRadioRxDone+0x884>)
 800df76:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800df7a:	4a72      	ldr	r2, [pc, #456]	; (800e144 <ProcessRadioRxDone+0x884>)
 800df7c:	f892 2438 	ldrb.w	r2, [r2, #1080]	; 0x438
 800df80:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 800df84:	4618      	mov	r0, r3
 800df86:	f001 ff0d 	bl	800fda4 <RemoveMacCommands>

            switch( fType )
 800df8a:	78bb      	ldrb	r3, [r7, #2]
 800df8c:	2b03      	cmp	r3, #3
 800df8e:	d874      	bhi.n	800e07a <ProcessRadioRxDone+0x7ba>
 800df90:	a201      	add	r2, pc, #4	; (adr r2, 800df98 <ProcessRadioRxDone+0x6d8>)
 800df92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df96:	bf00      	nop
 800df98:	0800dfa9 	.word	0x0800dfa9
 800df9c:	0800dff9 	.word	0x0800dff9
 800dfa0:	0800e02f 	.word	0x0800e02f
 800dfa4:	0800e055 	.word	0x0800e055
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800dfa8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800dfac:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800dfb0:	b2db      	uxtb	r3, r3
 800dfb2:	461c      	mov	r4, r3
 800dfb4:	4b63      	ldr	r3, [pc, #396]	; (800e144 <ProcessRadioRxDone+0x884>)
 800dfb6:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800dfba:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800dfbe:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800dfc2:	f102 0010 	add.w	r0, r2, #16
 800dfc6:	9300      	str	r3, [sp, #0]
 800dfc8:	460b      	mov	r3, r1
 800dfca:	4622      	mov	r2, r4
 800dfcc:	2100      	movs	r1, #0
 800dfce:	f000 ff03 	bl	800edd8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800dfd2:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800dfd6:	4b5b      	ldr	r3, [pc, #364]	; (800e144 <ProcessRadioRxDone+0x884>)
 800dfd8:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800dfdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dfde:	4a59      	ldr	r2, [pc, #356]	; (800e144 <ProcessRadioRxDone+0x884>)
 800dfe0:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800dfe4:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800dfe8:	4b56      	ldr	r3, [pc, #344]	; (800e144 <ProcessRadioRxDone+0x884>)
 800dfea:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800dfee:	4b55      	ldr	r3, [pc, #340]	; (800e144 <ProcessRadioRxDone+0x884>)
 800dff0:	2201      	movs	r2, #1
 800dff2:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800dff6:	e047      	b.n	800e088 <ProcessRadioRxDone+0x7c8>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800dff8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800dffc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e000:	b2db      	uxtb	r3, r3
 800e002:	461c      	mov	r4, r3
 800e004:	4b4f      	ldr	r3, [pc, #316]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e006:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800e00a:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800e00e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800e012:	f102 0010 	add.w	r0, r2, #16
 800e016:	9300      	str	r3, [sp, #0]
 800e018:	460b      	mov	r3, r1
 800e01a:	4622      	mov	r2, r4
 800e01c:	2100      	movs	r1, #0
 800e01e:	f000 fedb 	bl	800edd8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800e022:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800e026:	4b47      	ldr	r3, [pc, #284]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e028:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800e02c:	e02c      	b.n	800e088 <ProcessRadioRxDone+0x7c8>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800e02e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800e030:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800e034:	4b43      	ldr	r3, [pc, #268]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e036:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800e03a:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800e03e:	9300      	str	r3, [sp, #0]
 800e040:	460b      	mov	r3, r1
 800e042:	2100      	movs	r1, #0
 800e044:	f000 fec8 	bl	800edd8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800e048:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800e04c:	4b3d      	ldr	r3, [pc, #244]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e04e:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800e052:	e019      	b.n	800e088 <ProcessRadioRxDone+0x7c8>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800e054:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800e058:	4b3a      	ldr	r3, [pc, #232]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e05a:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800e05e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e060:	4a38      	ldr	r2, [pc, #224]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e062:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800e066:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800e06a:	4b36      	ldr	r3, [pc, #216]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e06c:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800e070:	4b34      	ldr	r3, [pc, #208]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e072:	2201      	movs	r2, #1
 800e074:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800e078:	e006      	b.n	800e088 <ProcessRadioRxDone+0x7c8>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e07a:	4b32      	ldr	r3, [pc, #200]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e07c:	2201      	movs	r2, #1
 800e07e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 800e082:	f7ff fbf7 	bl	800d874 <PrepareRxDoneAbort>
                    break;
 800e086:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800e088:	4a2e      	ldr	r2, [pc, #184]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e08a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e08e:	f043 0302 	orr.w	r3, r3, #2
 800e092:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 800e096:	e033      	b.n	800e100 <ProcessRadioRxDone+0x840>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800e098:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800e09c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800e09e:	18d1      	adds	r1, r2, r3
 800e0a0:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800e0a4:	b29b      	uxth	r3, r3
 800e0a6:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800e0aa:	1ad3      	subs	r3, r2, r3
 800e0ac:	b29b      	uxth	r3, r3
 800e0ae:	461a      	mov	r2, r3
 800e0b0:	4826      	ldr	r0, [pc, #152]	; (800e14c <ProcessRadioRxDone+0x88c>)
 800e0b2:	f008 f9da 	bl	801646a <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800e0b6:	4b23      	ldr	r3, [pc, #140]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e0b8:	2203      	movs	r2, #3
 800e0ba:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e0be:	4b21      	ldr	r3, [pc, #132]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800e0c6:	4b1f      	ldr	r3, [pc, #124]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e0c8:	4a20      	ldr	r2, [pc, #128]	; (800e14c <ProcessRadioRxDone+0x88c>)
 800e0ca:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800e0ce:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800e0d2:	b2da      	uxtb	r2, r3
 800e0d4:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800e0d8:	1ad3      	subs	r3, r2, r3
 800e0da:	b2da      	uxtb	r2, r3
 800e0dc:	4b19      	ldr	r3, [pc, #100]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e0de:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800e0e2:	4a18      	ldr	r2, [pc, #96]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e0e4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e0e8:	f043 0302 	orr.w	r3, r3, #2
 800e0ec:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800e0f0:	e006      	b.n	800e100 <ProcessRadioRxDone+0x840>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e0f2:	4b14      	ldr	r3, [pc, #80]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e0f4:	2201      	movs	r2, #1
 800e0f6:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 800e0fa:	f7ff fbbb 	bl	800d874 <PrepareRxDoneAbort>
            break;
 800e0fe:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 800e100:	4b10      	ldr	r3, [pc, #64]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e102:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800e106:	2b00      	cmp	r3, #0
 800e108:	d008      	beq.n	800e11c <ProcessRadioRxDone+0x85c>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800e10a:	4b0e      	ldr	r3, [pc, #56]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e10c:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800e110:	2b00      	cmp	r3, #0
 800e112:	d00b      	beq.n	800e12c <ProcessRadioRxDone+0x86c>
        {
            OnAckTimeoutTimerEvent( NULL );
 800e114:	2000      	movs	r0, #0
 800e116:	f000 fcb7 	bl	800ea88 <OnAckTimeoutTimerEvent>
 800e11a:	e007      	b.n	800e12c <ProcessRadioRxDone+0x86c>
        }
    }
    else
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800e11c:	4b0a      	ldr	r3, [pc, #40]	; (800e148 <ProcessRadioRxDone+0x888>)
 800e11e:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800e122:	2b02      	cmp	r3, #2
 800e124:	d102      	bne.n	800e12c <ProcessRadioRxDone+0x86c>
        {
            OnAckTimeoutTimerEvent( NULL );
 800e126:	2000      	movs	r0, #0
 800e128:	f000 fcae 	bl	800ea88 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800e12c:	4a05      	ldr	r2, [pc, #20]	; (800e144 <ProcessRadioRxDone+0x884>)
 800e12e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e132:	f043 0320 	orr.w	r3, r3, #32
 800e136:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800e13a:	f7ff fae9 	bl	800d710 <UpdateRxSlotIdleState>
}
 800e13e:	3788      	adds	r7, #136	; 0x88
 800e140:	46bd      	mov	sp, r7
 800e142:	bdb0      	pop	{r4, r5, r7, pc}
 800e144:	20000454 	.word	0x20000454
 800e148:	2000095c 	.word	0x2000095c
 800e14c:	2000068c 	.word	0x2000068c

0800e150 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800e150:	b580      	push	{r7, lr}
 800e152:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e154:	4b11      	ldr	r3, [pc, #68]	; (800e19c <ProcessRadioTxTimeout+0x4c>)
 800e156:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800e15a:	2b02      	cmp	r3, #2
 800e15c:	d002      	beq.n	800e164 <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800e15e:	4b10      	ldr	r3, [pc, #64]	; (800e1a0 <ProcessRadioTxTimeout+0x50>)
 800e160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e162:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800e164:	f7ff fad4 	bl	800d710 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800e168:	4b0e      	ldr	r3, [pc, #56]	; (800e1a4 <ProcessRadioTxTimeout+0x54>)
 800e16a:	2202      	movs	r2, #2
 800e16c:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800e170:	2002      	movs	r0, #2
 800e172:	f004 fbe9 	bl	8012948 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800e176:	4b0b      	ldr	r3, [pc, #44]	; (800e1a4 <ProcessRadioTxTimeout+0x54>)
 800e178:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d003      	beq.n	800e188 <ProcessRadioTxTimeout+0x38>
    {
        MacCtx.AckTimeoutRetry = true;
 800e180:	4b08      	ldr	r3, [pc, #32]	; (800e1a4 <ProcessRadioTxTimeout+0x54>)
 800e182:	2201      	movs	r2, #1
 800e184:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800e188:	4a06      	ldr	r2, [pc, #24]	; (800e1a4 <ProcessRadioTxTimeout+0x54>)
 800e18a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e18e:	f043 0320 	orr.w	r3, r3, #32
 800e192:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800e196:	bf00      	nop
 800e198:	bd80      	pop	{r7, pc}
 800e19a:	bf00      	nop
 800e19c:	2000095c 	.word	0x2000095c
 800e1a0:	0801ba5c 	.word	0x0801ba5c
 800e1a4:	20000454 	.word	0x20000454

0800e1a8 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b084      	sub	sp, #16
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	4603      	mov	r3, r0
 800e1b0:	460a      	mov	r2, r1
 800e1b2:	71fb      	strb	r3, [r7, #7]
 800e1b4:	4613      	mov	r3, r2
 800e1b6:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e1bc:	4b40      	ldr	r3, [pc, #256]	; (800e2c0 <HandleRadioRxErrorTimeout+0x118>)
 800e1be:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800e1c2:	2b02      	cmp	r3, #2
 800e1c4:	d002      	beq.n	800e1cc <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800e1c6:	4b3f      	ldr	r3, [pc, #252]	; (800e2c4 <HandleRadioRxErrorTimeout+0x11c>)
 800e1c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1ca:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800e1cc:	f003 ff1d 	bl	801200a <LoRaMacClassBIsBeaconExpected>
 800e1d0:	4603      	mov	r3, r0
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d007      	beq.n	800e1e6 <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800e1d6:	2002      	movs	r0, #2
 800e1d8:	f003 fecb 	bl	8011f72 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800e1dc:	2000      	movs	r0, #0
 800e1de:	f003 feed 	bl	8011fbc <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800e1e2:	2301      	movs	r3, #1
 800e1e4:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e1e6:	4b36      	ldr	r3, [pc, #216]	; (800e2c0 <HandleRadioRxErrorTimeout+0x118>)
 800e1e8:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800e1ec:	2b01      	cmp	r3, #1
 800e1ee:	d119      	bne.n	800e224 <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800e1f0:	f003 ff12 	bl	8012018 <LoRaMacClassBIsPingExpected>
 800e1f4:	4603      	mov	r3, r0
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d007      	beq.n	800e20a <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e1fa:	2000      	movs	r0, #0
 800e1fc:	f003 fec3 	bl	8011f86 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800e200:	2000      	movs	r0, #0
 800e202:	f003 fee4 	bl	8011fce <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800e206:	2301      	movs	r3, #1
 800e208:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800e20a:	f003 ff0c 	bl	8012026 <LoRaMacClassBIsMulticastExpected>
 800e20e:	4603      	mov	r3, r0
 800e210:	2b00      	cmp	r3, #0
 800e212:	d007      	beq.n	800e224 <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e214:	2000      	movs	r0, #0
 800e216:	f003 fec0 	bl	8011f9a <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800e21a:	2000      	movs	r0, #0
 800e21c:	f003 fee0 	bl	8011fe0 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800e220:	2301      	movs	r3, #1
 800e222:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800e224:	7bfb      	ldrb	r3, [r7, #15]
 800e226:	f083 0301 	eor.w	r3, r3, #1
 800e22a:	b2db      	uxtb	r3, r3
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d040      	beq.n	800e2b2 <HandleRadioRxErrorTimeout+0x10a>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800e230:	4b25      	ldr	r3, [pc, #148]	; (800e2c8 <HandleRadioRxErrorTimeout+0x120>)
 800e232:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800e236:	2b00      	cmp	r3, #0
 800e238:	d122      	bne.n	800e280 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800e23a:	4b23      	ldr	r3, [pc, #140]	; (800e2c8 <HandleRadioRxErrorTimeout+0x120>)
 800e23c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800e240:	2b00      	cmp	r3, #0
 800e242:	d003      	beq.n	800e24c <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800e244:	4a20      	ldr	r2, [pc, #128]	; (800e2c8 <HandleRadioRxErrorTimeout+0x120>)
 800e246:	79fb      	ldrb	r3, [r7, #7]
 800e248:	f882 3439 	strb.w	r3, [r2, #1081]	; 0x439
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800e24c:	79fb      	ldrb	r3, [r7, #7]
 800e24e:	4618      	mov	r0, r3
 800e250:	f004 fb7a 	bl	8012948 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800e254:	4b1a      	ldr	r3, [pc, #104]	; (800e2c0 <HandleRadioRxErrorTimeout+0x118>)
 800e256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e258:	4618      	mov	r0, r3
 800e25a:	f00c f943 	bl	801a4e4 <UTIL_TIMER_GetElapsedTime>
 800e25e:	4602      	mov	r2, r0
 800e260:	4b19      	ldr	r3, [pc, #100]	; (800e2c8 <HandleRadioRxErrorTimeout+0x120>)
 800e262:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800e266:	429a      	cmp	r2, r3
 800e268:	d323      	bcc.n	800e2b2 <HandleRadioRxErrorTimeout+0x10a>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800e26a:	4818      	ldr	r0, [pc, #96]	; (800e2cc <HandleRadioRxErrorTimeout+0x124>)
 800e26c:	f00c f80e 	bl	801a28c <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800e270:	4a15      	ldr	r2, [pc, #84]	; (800e2c8 <HandleRadioRxErrorTimeout+0x120>)
 800e272:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e276:	f043 0320 	orr.w	r3, r3, #32
 800e27a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800e27e:	e018      	b.n	800e2b2 <HandleRadioRxErrorTimeout+0x10a>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800e280:	4b11      	ldr	r3, [pc, #68]	; (800e2c8 <HandleRadioRxErrorTimeout+0x120>)
 800e282:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800e286:	2b00      	cmp	r3, #0
 800e288:	d003      	beq.n	800e292 <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800e28a:	4a0f      	ldr	r2, [pc, #60]	; (800e2c8 <HandleRadioRxErrorTimeout+0x120>)
 800e28c:	79bb      	ldrb	r3, [r7, #6]
 800e28e:	f882 3439 	strb.w	r3, [r2, #1081]	; 0x439
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800e292:	79bb      	ldrb	r3, [r7, #6]
 800e294:	4618      	mov	r0, r3
 800e296:	f004 fb57 	bl	8012948 <LoRaMacConfirmQueueSetStatusCmn>

            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e29a:	4b09      	ldr	r3, [pc, #36]	; (800e2c0 <HandleRadioRxErrorTimeout+0x118>)
 800e29c:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800e2a0:	2b02      	cmp	r3, #2
 800e2a2:	d006      	beq.n	800e2b2 <HandleRadioRxErrorTimeout+0x10a>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 800e2a4:	4a08      	ldr	r2, [pc, #32]	; (800e2c8 <HandleRadioRxErrorTimeout+0x120>)
 800e2a6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e2aa:	f043 0320 	orr.w	r3, r3, #32
 800e2ae:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 800e2b2:	f7ff fa2d 	bl	800d710 <UpdateRxSlotIdleState>
}
 800e2b6:	bf00      	nop
 800e2b8:	3710      	adds	r7, #16
 800e2ba:	46bd      	mov	sp, r7
 800e2bc:	bd80      	pop	{r7, pc}
 800e2be:	bf00      	nop
 800e2c0:	2000095c 	.word	0x2000095c
 800e2c4:	0801ba5c 	.word	0x0801ba5c
 800e2c8:	20000454 	.word	0x20000454
 800e2cc:	200007ec 	.word	0x200007ec

0800e2d0 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800e2d0:	b580      	push	{r7, lr}
 800e2d2:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800e2d4:	2106      	movs	r1, #6
 800e2d6:	2005      	movs	r0, #5
 800e2d8:	f7ff ff66 	bl	800e1a8 <HandleRadioRxErrorTimeout>
}
 800e2dc:	bf00      	nop
 800e2de:	bd80      	pop	{r7, pc}

0800e2e0 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800e2e4:	2104      	movs	r1, #4
 800e2e6:	2003      	movs	r0, #3
 800e2e8:	f7ff ff5e 	bl	800e1a8 <HandleRadioRxErrorTimeout>
}
 800e2ec:	bf00      	nop
 800e2ee:	bd80      	pop	{r7, pc}

0800e2f0 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b084      	sub	sp, #16
 800e2f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e2f6:	f3ef 8310 	mrs	r3, PRIMASK
 800e2fa:	607b      	str	r3, [r7, #4]
  return(result);
 800e2fc:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800e2fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800e300:	b672      	cpsid	i
}
 800e302:	bf00      	nop
    events = LoRaMacRadioEvents;
 800e304:	4b1d      	ldr	r3, [pc, #116]	; (800e37c <LoRaMacHandleIrqEvents+0x8c>)
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800e30a:	4b1c      	ldr	r3, [pc, #112]	; (800e37c <LoRaMacHandleIrqEvents+0x8c>)
 800e30c:	2200      	movs	r2, #0
 800e30e:	601a      	str	r2, [r3, #0]
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e314:	68bb      	ldr	r3, [r7, #8]
 800e316:	f383 8810 	msr	PRIMASK, r3
}
 800e31a:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800e31c:	683b      	ldr	r3, [r7, #0]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d027      	beq.n	800e372 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800e322:	783b      	ldrb	r3, [r7, #0]
 800e324:	f003 0310 	and.w	r3, r3, #16
 800e328:	b2db      	uxtb	r3, r3
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d001      	beq.n	800e332 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800e32e:	f7ff fa07 	bl	800d740 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800e332:	783b      	ldrb	r3, [r7, #0]
 800e334:	f003 0308 	and.w	r3, r3, #8
 800e338:	b2db      	uxtb	r3, r3
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d001      	beq.n	800e342 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800e33e:	f7ff fabf 	bl	800d8c0 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800e342:	783b      	ldrb	r3, [r7, #0]
 800e344:	f003 0304 	and.w	r3, r3, #4
 800e348:	b2db      	uxtb	r3, r3
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d001      	beq.n	800e352 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800e34e:	f7ff feff 	bl	800e150 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800e352:	783b      	ldrb	r3, [r7, #0]
 800e354:	f003 0302 	and.w	r3, r3, #2
 800e358:	b2db      	uxtb	r3, r3
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d001      	beq.n	800e362 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800e35e:	f7ff ffb7 	bl	800e2d0 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800e362:	783b      	ldrb	r3, [r7, #0]
 800e364:	f003 0301 	and.w	r3, r3, #1
 800e368:	b2db      	uxtb	r3, r3
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d001      	beq.n	800e372 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800e36e:	f7ff ffb7 	bl	800e2e0 <ProcessRadioRxTimeout>
        }
    }
}
 800e372:	bf00      	nop
 800e374:	3710      	adds	r7, #16
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}
 800e37a:	bf00      	nop
 800e37c:	20000ca8 	.word	0x20000ca8

0800e380 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800e380:	b480      	push	{r7}
 800e382:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800e384:	4b08      	ldr	r3, [pc, #32]	; (800e3a8 <LoRaMacIsBusy+0x28>)
 800e386:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d106      	bne.n	800e39c <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800e38e:	4b06      	ldr	r3, [pc, #24]	; (800e3a8 <LoRaMacIsBusy+0x28>)
 800e390:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800e394:	2b01      	cmp	r3, #1
 800e396:	d101      	bne.n	800e39c <LoRaMacIsBusy+0x1c>
    {
        return false;
 800e398:	2300      	movs	r3, #0
 800e39a:	e000      	b.n	800e39e <LoRaMacIsBusy+0x1e>
    }
    return true;
 800e39c:	2301      	movs	r3, #1
}
 800e39e:	4618      	mov	r0, r3
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	bc80      	pop	{r7}
 800e3a4:	4770      	bx	lr
 800e3a6:	bf00      	nop
 800e3a8:	20000454 	.word	0x20000454

0800e3ac <LoRaMacEnableRequests>:


static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800e3ac:	b480      	push	{r7}
 800e3ae:	b083      	sub	sp, #12
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	4603      	mov	r3, r0
 800e3b4:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800e3b6:	4a04      	ldr	r2, [pc, #16]	; (800e3c8 <LoRaMacEnableRequests+0x1c>)
 800e3b8:	79fb      	ldrb	r3, [r7, #7]
 800e3ba:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 800e3be:	bf00      	nop
 800e3c0:	370c      	adds	r7, #12
 800e3c2:	46bd      	mov	sp, r7
 800e3c4:	bc80      	pop	{r7}
 800e3c6:	4770      	bx	lr
 800e3c8:	20000454 	.word	0x20000454

0800e3cc <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b082      	sub	sp, #8
 800e3d0:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800e3d2:	4b2c      	ldr	r3, [pc, #176]	; (800e484 <LoRaMacHandleRequestEvents+0xb8>)
 800e3d4:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e3d8:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800e3da:	4b2a      	ldr	r3, [pc, #168]	; (800e484 <LoRaMacHandleRequestEvents+0xb8>)
 800e3dc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d14a      	bne.n	800e47a <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800e3e4:	4b27      	ldr	r3, [pc, #156]	; (800e484 <LoRaMacHandleRequestEvents+0xb8>)
 800e3e6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e3ea:	f003 0301 	and.w	r3, r3, #1
 800e3ee:	b2db      	uxtb	r3, r3
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d006      	beq.n	800e402 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800e3f4:	4a23      	ldr	r2, [pc, #140]	; (800e484 <LoRaMacHandleRequestEvents+0xb8>)
 800e3f6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e3fa:	f36f 0300 	bfc	r3, #0, #1
 800e3fe:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800e402:	4b20      	ldr	r3, [pc, #128]	; (800e484 <LoRaMacHandleRequestEvents+0xb8>)
 800e404:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e408:	f003 0304 	and.w	r3, r3, #4
 800e40c:	b2db      	uxtb	r3, r3
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d006      	beq.n	800e420 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800e412:	4a1c      	ldr	r2, [pc, #112]	; (800e484 <LoRaMacHandleRequestEvents+0xb8>)
 800e414:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e418:	f36f 0382 	bfc	r3, #2, #1
 800e41c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800e420:	2001      	movs	r0, #1
 800e422:	f7ff ffc3 	bl	800e3ac <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800e426:	793b      	ldrb	r3, [r7, #4]
 800e428:	f003 0301 	and.w	r3, r3, #1
 800e42c:	b2db      	uxtb	r3, r3
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d005      	beq.n	800e43e <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800e432:	4b14      	ldr	r3, [pc, #80]	; (800e484 <LoRaMacHandleRequestEvents+0xb8>)
 800e434:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	4813      	ldr	r0, [pc, #76]	; (800e488 <LoRaMacHandleRequestEvents+0xbc>)
 800e43c:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800e43e:	793b      	ldrb	r3, [r7, #4]
 800e440:	f003 0304 	and.w	r3, r3, #4
 800e444:	b2db      	uxtb	r3, r3
 800e446:	2b00      	cmp	r3, #0
 800e448:	d00e      	beq.n	800e468 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800e44a:	4810      	ldr	r0, [pc, #64]	; (800e48c <LoRaMacHandleRequestEvents+0xc0>)
 800e44c:	f004 faca 	bl	80129e4 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800e450:	f004 fb14 	bl	8012a7c <LoRaMacConfirmQueueGetCnt>
 800e454:	4603      	mov	r3, r0
 800e456:	2b00      	cmp	r3, #0
 800e458:	d006      	beq.n	800e468 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800e45a:	4a0a      	ldr	r2, [pc, #40]	; (800e484 <LoRaMacHandleRequestEvents+0xb8>)
 800e45c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e460:	f043 0304 	orr.w	r3, r3, #4
 800e464:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800e468:	f003 fdfb 	bl	8012062 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800e46c:	4a05      	ldr	r2, [pc, #20]	; (800e484 <LoRaMacHandleRequestEvents+0xb8>)
 800e46e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e472:	f36f 1345 	bfc	r3, #5, #1
 800e476:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 800e47a:	bf00      	nop
 800e47c:	3708      	adds	r7, #8
 800e47e:	46bd      	mov	sp, r7
 800e480:	bd80      	pop	{r7, pc}
 800e482:	bf00      	nop
 800e484:	20000454 	.word	0x20000454
 800e488:	2000088c 	.word	0x2000088c
 800e48c:	200008a0 	.word	0x200008a0

0800e490 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b082      	sub	sp, #8
 800e494:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800e496:	4b0a      	ldr	r3, [pc, #40]	; (800e4c0 <LoRaMacHandleScheduleUplinkEvent+0x30>)
 800e498:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d10a      	bne.n	800e4b6 <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800e4a4:	1dfb      	adds	r3, r7, #7
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	f004 f882 	bl	80125b0 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 800e4ac:	79fb      	ldrb	r3, [r7, #7]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d001      	beq.n	800e4b6 <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 800e4b2:	f000 fc81 	bl	800edb8 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 800e4b6:	bf00      	nop
 800e4b8:	3708      	adds	r7, #8
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}
 800e4be:	bf00      	nop
 800e4c0:	20000454 	.word	0x20000454

0800e4c4 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800e4c4:	b580      	push	{r7, lr}
 800e4c6:	b088      	sub	sp, #32
 800e4c8:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800e4ca:	4b25      	ldr	r3, [pc, #148]	; (800e560 <LoRaMacHandleIndicationEvents+0x9c>)
 800e4cc:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e4d0:	f003 0308 	and.w	r3, r3, #8
 800e4d4:	b2db      	uxtb	r3, r3
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d00d      	beq.n	800e4f6 <LoRaMacHandleIndicationEvents+0x32>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800e4da:	4a21      	ldr	r2, [pc, #132]	; (800e560 <LoRaMacHandleIndicationEvents+0x9c>)
 800e4dc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e4e0:	f36f 03c3 	bfc	r3, #3, #1
 800e4e4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800e4e8:	4b1d      	ldr	r3, [pc, #116]	; (800e560 <LoRaMacHandleIndicationEvents+0x9c>)
 800e4ea:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800e4ee:	68db      	ldr	r3, [r3, #12]
 800e4f0:	491c      	ldr	r1, [pc, #112]	; (800e564 <LoRaMacHandleIndicationEvents+0xa0>)
 800e4f2:	481d      	ldr	r0, [pc, #116]	; (800e568 <LoRaMacHandleIndicationEvents+0xa4>)
 800e4f4:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 800e4f6:	4b1a      	ldr	r3, [pc, #104]	; (800e560 <LoRaMacHandleIndicationEvents+0x9c>)
 800e4f8:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e4fc:	f003 0310 	and.w	r3, r3, #16
 800e500:	b2db      	uxtb	r3, r3
 800e502:	2b00      	cmp	r3, #0
 800e504:	d012      	beq.n	800e52c <LoRaMacHandleIndicationEvents+0x68>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 800e506:	2307      	movs	r3, #7
 800e508:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e50a:	2300      	movs	r3, #0
 800e50c:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication, &MacCtx.RxStatus );
 800e50e:	4b14      	ldr	r3, [pc, #80]	; (800e560 <LoRaMacHandleIndicationEvents+0x9c>)
 800e510:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800e514:	68db      	ldr	r3, [r3, #12]
 800e516:	1d3a      	adds	r2, r7, #4
 800e518:	4912      	ldr	r1, [pc, #72]	; (800e564 <LoRaMacHandleIndicationEvents+0xa0>)
 800e51a:	4610      	mov	r0, r2
 800e51c:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 800e51e:	4a10      	ldr	r2, [pc, #64]	; (800e560 <LoRaMacHandleIndicationEvents+0x9c>)
 800e520:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e524:	f36f 1304 	bfc	r3, #4, #1
 800e528:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800e52c:	4b0c      	ldr	r3, [pc, #48]	; (800e560 <LoRaMacHandleIndicationEvents+0x9c>)
 800e52e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e532:	f003 0302 	and.w	r3, r3, #2
 800e536:	b2db      	uxtb	r3, r3
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d00d      	beq.n	800e558 <LoRaMacHandleIndicationEvents+0x94>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800e53c:	4a08      	ldr	r2, [pc, #32]	; (800e560 <LoRaMacHandleIndicationEvents+0x9c>)
 800e53e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e542:	f36f 0341 	bfc	r3, #1, #1
 800e546:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800e54a:	4b05      	ldr	r3, [pc, #20]	; (800e560 <LoRaMacHandleIndicationEvents+0x9c>)
 800e54c:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800e550:	685b      	ldr	r3, [r3, #4]
 800e552:	4904      	ldr	r1, [pc, #16]	; (800e564 <LoRaMacHandleIndicationEvents+0xa0>)
 800e554:	4805      	ldr	r0, [pc, #20]	; (800e56c <LoRaMacHandleIndicationEvents+0xa8>)
 800e556:	4798      	blx	r3
    }
}
 800e558:	bf00      	nop
 800e55a:	3720      	adds	r7, #32
 800e55c:	46bd      	mov	sp, r7
 800e55e:	bd80      	pop	{r7, pc}
 800e560:	20000454 	.word	0x20000454
 800e564:	200008d0 	.word	0x200008d0
 800e568:	200008b4 	.word	0x200008b4
 800e56c:	20000870 	.word	0x20000870

0800e570 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b082      	sub	sp, #8
 800e574:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800e576:	4b32      	ldr	r3, [pc, #200]	; (800e640 <LoRaMacHandleMcpsRequest+0xd0>)
 800e578:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e57c:	f003 0301 	and.w	r3, r3, #1
 800e580:	b2db      	uxtb	r3, r3
 800e582:	2b00      	cmp	r3, #0
 800e584:	d058      	beq.n	800e638 <LoRaMacHandleMcpsRequest+0xc8>
    {
        bool stopRetransmission = false;
 800e586:	2300      	movs	r3, #0
 800e588:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800e58a:	2300      	movs	r3, #0
 800e58c:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800e58e:	4b2c      	ldr	r3, [pc, #176]	; (800e640 <LoRaMacHandleMcpsRequest+0xd0>)
 800e590:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 800e594:	2b00      	cmp	r3, #0
 800e596:	d004      	beq.n	800e5a2 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800e598:	4b29      	ldr	r3, [pc, #164]	; (800e640 <LoRaMacHandleMcpsRequest+0xd0>)
 800e59a:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800e59e:	2b03      	cmp	r3, #3
 800e5a0:	d104      	bne.n	800e5ac <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800e5a2:	f002 f89f 	bl	80106e4 <CheckRetransUnconfirmedUplink>
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	71fb      	strb	r3, [r7, #7]
 800e5aa:	e020      	b.n	800e5ee <LoRaMacHandleMcpsRequest+0x7e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800e5ac:	4b24      	ldr	r3, [pc, #144]	; (800e640 <LoRaMacHandleMcpsRequest+0xd0>)
 800e5ae:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 800e5b2:	2b01      	cmp	r3, #1
 800e5b4:	d11b      	bne.n	800e5ee <LoRaMacHandleMcpsRequest+0x7e>
        {
            if( MacCtx.AckTimeoutRetry == true )
 800e5b6:	4b22      	ldr	r3, [pc, #136]	; (800e640 <LoRaMacHandleMcpsRequest+0xd0>)
 800e5b8:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d014      	beq.n	800e5ea <LoRaMacHandleMcpsRequest+0x7a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800e5c0:	f002 f8bc 	bl	801073c <CheckRetransConfirmedUplink>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	71fb      	strb	r3, [r7, #7]

                if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800e5c8:	4b1e      	ldr	r3, [pc, #120]	; (800e644 <LoRaMacHandleMcpsRequest+0xd4>)
 800e5ca:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d10d      	bne.n	800e5ee <LoRaMacHandleMcpsRequest+0x7e>
                {
                    if( stopRetransmission == false )
 800e5d2:	79fb      	ldrb	r3, [r7, #7]
 800e5d4:	f083 0301 	eor.w	r3, r3, #1
 800e5d8:	b2db      	uxtb	r3, r3
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d002      	beq.n	800e5e4 <LoRaMacHandleMcpsRequest+0x74>
                    {
                        AckTimeoutRetriesProcess( );
 800e5de:	f002 f929 	bl	8010834 <AckTimeoutRetriesProcess>
 800e5e2:	e004      	b.n	800e5ee <LoRaMacHandleMcpsRequest+0x7e>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 800e5e4:	f002 f964 	bl	80108b0 <AckTimeoutRetriesFinalize>
 800e5e8:	e001      	b.n	800e5ee <LoRaMacHandleMcpsRequest+0x7e>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 800e5ea:	2301      	movs	r3, #1
 800e5ec:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 800e5ee:	79fb      	ldrb	r3, [r7, #7]
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d00d      	beq.n	800e610 <LoRaMacHandleMcpsRequest+0xa0>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800e5f4:	4814      	ldr	r0, [pc, #80]	; (800e648 <LoRaMacHandleMcpsRequest+0xd8>)
 800e5f6:	f00b fe49 	bl	801a28c <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800e5fa:	4b11      	ldr	r3, [pc, #68]	; (800e640 <LoRaMacHandleMcpsRequest+0xd0>)
 800e5fc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e600:	f023 0320 	bic.w	r3, r3, #32
 800e604:	4a0e      	ldr	r2, [pc, #56]	; (800e640 <LoRaMacHandleMcpsRequest+0xd0>)
 800e606:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 800e60a:	f002 f8b9 	bl	8010780 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800e60e:	e013      	b.n	800e638 <LoRaMacHandleMcpsRequest+0xc8>
        else if( waitForRetransmission == false )
 800e610:	79bb      	ldrb	r3, [r7, #6]
 800e612:	f083 0301 	eor.w	r3, r3, #1
 800e616:	b2db      	uxtb	r3, r3
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d00d      	beq.n	800e638 <LoRaMacHandleMcpsRequest+0xc8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800e61c:	4a08      	ldr	r2, [pc, #32]	; (800e640 <LoRaMacHandleMcpsRequest+0xd0>)
 800e61e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e622:	f36f 1345 	bfc	r3, #5, #1
 800e626:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 800e62a:	4b05      	ldr	r3, [pc, #20]	; (800e640 <LoRaMacHandleMcpsRequest+0xd0>)
 800e62c:	2200      	movs	r2, #0
 800e62e:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 800e632:	2000      	movs	r0, #0
 800e634:	f000 f97e 	bl	800e934 <OnTxDelayedTimerEvent>
}
 800e638:	bf00      	nop
 800e63a:	3708      	adds	r7, #8
 800e63c:	46bd      	mov	sp, r7
 800e63e:	bd80      	pop	{r7, pc}
 800e640:	20000454 	.word	0x20000454
 800e644:	2000095c 	.word	0x2000095c
 800e648:	200007bc 	.word	0x200007bc

0800e64c <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800e64c:	b580      	push	{r7, lr}
 800e64e:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800e650:	4b1b      	ldr	r3, [pc, #108]	; (800e6c0 <LoRaMacHandleMlmeRequest+0x74>)
 800e652:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e656:	f003 0304 	and.w	r3, r3, #4
 800e65a:	b2db      	uxtb	r3, r3
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d02c      	beq.n	800e6ba <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800e660:	2001      	movs	r0, #1
 800e662:	f004 f9a5 	bl	80129b0 <LoRaMacConfirmQueueIsCmdActive>
 800e666:	4603      	mov	r3, r0
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d012      	beq.n	800e692 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800e66c:	2001      	movs	r0, #1
 800e66e:	f004 f941 	bl	80128f4 <LoRaMacConfirmQueueGetStatus>
 800e672:	4603      	mov	r3, r0
 800e674:	2b00      	cmp	r3, #0
 800e676:	d103      	bne.n	800e680 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800e678:	4b11      	ldr	r3, [pc, #68]	; (800e6c0 <LoRaMacHandleMlmeRequest+0x74>)
 800e67a:	2200      	movs	r2, #0
 800e67c:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800e680:	4b0f      	ldr	r3, [pc, #60]	; (800e6c0 <LoRaMacHandleMlmeRequest+0x74>)
 800e682:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e686:	f023 0302 	bic.w	r3, r3, #2
 800e68a:	4a0d      	ldr	r2, [pc, #52]	; (800e6c0 <LoRaMacHandleMlmeRequest+0x74>)
 800e68c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 800e690:	e013      	b.n	800e6ba <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800e692:	2005      	movs	r0, #5
 800e694:	f004 f98c 	bl	80129b0 <LoRaMacConfirmQueueIsCmdActive>
 800e698:	4603      	mov	r3, r0
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d105      	bne.n	800e6aa <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800e69e:	2006      	movs	r0, #6
 800e6a0:	f004 f986 	bl	80129b0 <LoRaMacConfirmQueueIsCmdActive>
 800e6a4:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d007      	beq.n	800e6ba <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800e6aa:	4b05      	ldr	r3, [pc, #20]	; (800e6c0 <LoRaMacHandleMlmeRequest+0x74>)
 800e6ac:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e6b0:	f023 0302 	bic.w	r3, r3, #2
 800e6b4:	4a02      	ldr	r2, [pc, #8]	; (800e6c0 <LoRaMacHandleMlmeRequest+0x74>)
 800e6b6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800e6ba:	bf00      	nop
 800e6bc:	bd80      	pop	{r7, pc}
 800e6be:	bf00      	nop
 800e6c0:	20000454 	.word	0x20000454

0800e6c4 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800e6c8:	200c      	movs	r0, #12
 800e6ca:	f004 f971 	bl	80129b0 <LoRaMacConfirmQueueIsCmdActive>
 800e6ce:	4603      	mov	r3, r0
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d019      	beq.n	800e708 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800e6d4:	4b0e      	ldr	r3, [pc, #56]	; (800e710 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800e6d6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e6da:	f003 0301 	and.w	r3, r3, #1
 800e6de:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d111      	bne.n	800e708 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800e6e4:	4b0a      	ldr	r3, [pc, #40]	; (800e710 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800e6e6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e6ea:	f003 0304 	and.w	r3, r3, #4
 800e6ee:	b2db      	uxtb	r3, r3
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d009      	beq.n	800e708 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800e6f4:	4b06      	ldr	r3, [pc, #24]	; (800e710 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800e6f6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e6fa:	f023 0302 	bic.w	r3, r3, #2
 800e6fe:	4a04      	ldr	r2, [pc, #16]	; (800e710 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800e700:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800e704:	2301      	movs	r3, #1
 800e706:	e000      	b.n	800e70a <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800e708:	2300      	movs	r3, #0
}
 800e70a:	4618      	mov	r0, r3
 800e70c:	bd80      	pop	{r7, pc}
 800e70e:	bf00      	nop
 800e710:	20000454 	.word	0x20000454

0800e714 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 800e714:	b480      	push	{r7}
 800e716:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800e718:	4b0d      	ldr	r3, [pc, #52]	; (800e750 <LoRaMacCheckForRxAbort+0x3c>)
 800e71a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e71e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e722:	2b00      	cmp	r3, #0
 800e724:	d00f      	beq.n	800e746 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800e726:	4b0a      	ldr	r3, [pc, #40]	; (800e750 <LoRaMacCheckForRxAbort+0x3c>)
 800e728:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e72c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e730:	4a07      	ldr	r2, [pc, #28]	; (800e750 <LoRaMacCheckForRxAbort+0x3c>)
 800e732:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800e736:	4b06      	ldr	r3, [pc, #24]	; (800e750 <LoRaMacCheckForRxAbort+0x3c>)
 800e738:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e73c:	f023 0302 	bic.w	r3, r3, #2
 800e740:	4a03      	ldr	r2, [pc, #12]	; (800e750 <LoRaMacCheckForRxAbort+0x3c>)
 800e742:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800e746:	bf00      	nop
 800e748:	46bd      	mov	sp, r7
 800e74a:	bc80      	pop	{r7}
 800e74c:	4770      	bx	lr
 800e74e:	bf00      	nop
 800e750:	20000454 	.word	0x20000454

0800e754 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 800e754:	b580      	push	{r7, lr}
 800e756:	b084      	sub	sp, #16
 800e758:	af00      	add	r7, sp, #0
 800e75a:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 800e75c:	2300      	movs	r3, #0
 800e75e:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800e760:	2300      	movs	r3, #0
 800e762:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 800e764:	4b50      	ldr	r3, [pc, #320]	; (800e8a8 <LoRaMacHandleNvm+0x154>)
 800e766:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	f040 8097 	bne.w	800e89e <LoRaMacHandleNvm+0x14a>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	2124      	movs	r1, #36	; 0x24
 800e774:	4618      	mov	r0, r3
 800e776:	f007 fecd 	bl	8016514 <Crc32>
 800e77a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e780:	68ba      	ldr	r2, [r7, #8]
 800e782:	429a      	cmp	r2, r3
 800e784:	d006      	beq.n	800e794 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	68ba      	ldr	r2, [r7, #8]
 800e78a:	625a      	str	r2, [r3, #36]	; 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800e78c:	89fb      	ldrh	r3, [r7, #14]
 800e78e:	f043 0301 	orr.w	r3, r3, #1
 800e792:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	3328      	adds	r3, #40	; 0x28
 800e798:	2114      	movs	r1, #20
 800e79a:	4618      	mov	r0, r3
 800e79c:	f007 feba 	bl	8016514 <Crc32>
 800e7a0:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e7a6:	68ba      	ldr	r2, [r7, #8]
 800e7a8:	429a      	cmp	r2, r3
 800e7aa:	d006      	beq.n	800e7ba <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	68ba      	ldr	r2, [r7, #8]
 800e7b0:	63da      	str	r2, [r3, #60]	; 0x3c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800e7b2:	89fb      	ldrh	r3, [r7, #14]
 800e7b4:	f043 0302 	orr.w	r3, r3, #2
 800e7b8:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	3340      	adds	r3, #64	; 0x40
 800e7be:	21d4      	movs	r1, #212	; 0xd4
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	f007 fea7 	bl	8016514 <Crc32>
 800e7c6:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800e7ce:	68ba      	ldr	r2, [r7, #8]
 800e7d0:	429a      	cmp	r2, r3
 800e7d2:	d007      	beq.n	800e7e4 <LoRaMacHandleNvm+0x90>
    {
        nvmData->MacGroup2.Crc32 = crc;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	68ba      	ldr	r2, [r7, #8]
 800e7d8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800e7dc:	89fb      	ldrh	r3, [r7, #14]
 800e7de:	f043 0304 	orr.w	r3, r3, #4
 800e7e2:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800e7ea:	21bc      	movs	r1, #188	; 0xbc
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	f007 fe91 	bl	8016514 <Crc32>
 800e7f2:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800e7fa:	68ba      	ldr	r2, [r7, #8]
 800e7fc:	429a      	cmp	r2, r3
 800e7fe:	d007      	beq.n	800e810 <LoRaMacHandleNvm+0xbc>
    {
        nvmData->SecureElement.Crc32 = crc;
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	68ba      	ldr	r2, [r7, #8]
 800e804:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800e808:	89fb      	ldrh	r3, [r7, #14]
 800e80a:	f043 0308 	orr.w	r3, r3, #8
 800e80e:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800e816:	2190      	movs	r1, #144	; 0x90
 800e818:	4618      	mov	r0, r3
 800e81a:	f007 fe7b 	bl	8016514 <Crc32>
 800e81e:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e826:	68ba      	ldr	r2, [r7, #8]
 800e828:	429a      	cmp	r2, r3
 800e82a:	d007      	beq.n	800e83c <LoRaMacHandleNvm+0xe8>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	68ba      	ldr	r2, [r7, #8]
 800e830:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800e834:	89fb      	ldrh	r3, [r7, #14]
 800e836:	f043 0310 	orr.w	r3, r3, #16
 800e83a:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 800e842:	21c4      	movs	r1, #196	; 0xc4
 800e844:	4618      	mov	r0, r3
 800e846:	f007 fe65 	bl	8016514 <Crc32>
 800e84a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	f8d3 3330 	ldr.w	r3, [r3, #816]	; 0x330
 800e852:	68ba      	ldr	r2, [r7, #8]
 800e854:	429a      	cmp	r2, r3
 800e856:	d007      	beq.n	800e868 <LoRaMacHandleNvm+0x114>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	68ba      	ldr	r2, [r7, #8]
 800e85c:	f8c3 2330 	str.w	r2, [r3, #816]	; 0x330
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800e860:	89fb      	ldrh	r3, [r7, #14]
 800e862:	f043 0320 	orr.w	r3, r3, #32
 800e866:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800e86e:	2114      	movs	r1, #20
 800e870:	4618      	mov	r0, r3
 800e872:	f007 fe4f 	bl	8016514 <Crc32>
 800e876:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e87e:	68ba      	ldr	r2, [r7, #8]
 800e880:	429a      	cmp	r2, r3
 800e882:	d007      	beq.n	800e894 <LoRaMacHandleNvm+0x140>
    {
        nvmData->ClassB.Crc32 = crc;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	68ba      	ldr	r2, [r7, #8]
 800e888:	f8c3 2348 	str.w	r2, [r3, #840]	; 0x348
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800e88c:	89fb      	ldrh	r3, [r7, #14]
 800e88e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e892:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 800e894:	89fb      	ldrh	r3, [r7, #14]
 800e896:	4618      	mov	r0, r3
 800e898:	f001 ffae 	bl	80107f8 <CallNvmDataChangeCallback>
 800e89c:	e000      	b.n	800e8a0 <LoRaMacHandleNvm+0x14c>
        return;
 800e89e:	bf00      	nop
}
 800e8a0:	3710      	adds	r7, #16
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	bd80      	pop	{r7, pc}
 800e8a6:	bf00      	nop
 800e8a8:	20000454 	.word	0x20000454

0800e8ac <LoRaMacProcess>:


void LoRaMacProcess( void )
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b082      	sub	sp, #8
 800e8b0:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 800e8b2:	2300      	movs	r3, #0
 800e8b4:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800e8b6:	f7ff fd1b 	bl	800e2f0 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800e8ba:	f003 fc36 	bl	801212a <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800e8be:	4b1b      	ldr	r3, [pc, #108]	; (800e92c <LoRaMacProcess+0x80>)
 800e8c0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e8c4:	f003 0320 	and.w	r3, r3, #32
 800e8c8:	b2db      	uxtb	r3, r3
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d021      	beq.n	800e912 <LoRaMacProcess+0x66>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800e8ce:	2000      	movs	r0, #0
 800e8d0:	f7ff fd6c 	bl	800e3ac <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800e8d4:	f7ff ff1e 	bl	800e714 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800e8d8:	f002 f81e 	bl	8010918 <IsRequestPending>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d006      	beq.n	800e8f0 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800e8e2:	f7ff feef 	bl	800e6c4 <LoRaMacCheckForBeaconAcquisition>
 800e8e6:	4603      	mov	r3, r0
 800e8e8:	461a      	mov	r2, r3
 800e8ea:	79fb      	ldrb	r3, [r7, #7]
 800e8ec:	4313      	orrs	r3, r2
 800e8ee:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800e8f0:	79fb      	ldrb	r3, [r7, #7]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d103      	bne.n	800e8fe <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800e8f6:	f7ff fea9 	bl	800e64c <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800e8fa:	f7ff fe39 	bl	800e570 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800e8fe:	f7ff fd65 	bl	800e3cc <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800e902:	f7ff fdc5 	bl	800e490 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacHandleNvm( &Nvm );
 800e906:	480a      	ldr	r0, [pc, #40]	; (800e930 <LoRaMacProcess+0x84>)
 800e908:	f7ff ff24 	bl	800e754 <LoRaMacHandleNvm>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800e90c:	2001      	movs	r0, #1
 800e90e:	f7ff fd4d 	bl	800e3ac <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 800e912:	f7ff fdd7 	bl	800e4c4 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800e916:	4b05      	ldr	r3, [pc, #20]	; (800e92c <LoRaMacProcess+0x80>)
 800e918:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800e91c:	2b02      	cmp	r3, #2
 800e91e:	d101      	bne.n	800e924 <LoRaMacProcess+0x78>
    {
        OpenContinuousRxCWindow( );
 800e920:	f001 fb7c 	bl	801001c <OpenContinuousRxCWindow>
    }
}
 800e924:	bf00      	nop
 800e926:	3708      	adds	r7, #8
 800e928:	46bd      	mov	sp, r7
 800e92a:	bd80      	pop	{r7, pc}
 800e92c:	20000454 	.word	0x20000454
 800e930:	2000095c 	.word	0x2000095c

0800e934 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800e934:	b580      	push	{r7, lr}
 800e936:	b082      	sub	sp, #8
 800e938:	af00      	add	r7, sp, #0
 800e93a:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800e93c:	4817      	ldr	r0, [pc, #92]	; (800e99c <OnTxDelayedTimerEvent+0x68>)
 800e93e:	f00b fca5 	bl	801a28c <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800e942:	4b17      	ldr	r3, [pc, #92]	; (800e9a0 <OnTxDelayedTimerEvent+0x6c>)
 800e944:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e948:	f023 0320 	bic.w	r3, r3, #32
 800e94c:	4a14      	ldr	r2, [pc, #80]	; (800e9a0 <OnTxDelayedTimerEvent+0x6c>)
 800e94e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800e952:	2001      	movs	r0, #1
 800e954:	f001 f8fc 	bl	800fb50 <ScheduleTx>
 800e958:	4603      	mov	r3, r0
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d018      	beq.n	800e990 <OnTxDelayedTimerEvent+0x5c>
 800e95e:	2b0b      	cmp	r3, #11
 800e960:	d016      	beq.n	800e990 <OnTxDelayedTimerEvent+0x5c>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800e962:	4b10      	ldr	r3, [pc, #64]	; (800e9a4 <OnTxDelayedTimerEvent+0x70>)
 800e964:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800e968:	b2da      	uxtb	r2, r3
 800e96a:	4b0d      	ldr	r3, [pc, #52]	; (800e9a0 <OnTxDelayedTimerEvent+0x6c>)
 800e96c:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800e970:	4b0b      	ldr	r3, [pc, #44]	; (800e9a0 <OnTxDelayedTimerEvent+0x6c>)
 800e972:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800e976:	4b0a      	ldr	r3, [pc, #40]	; (800e9a0 <OnTxDelayedTimerEvent+0x6c>)
 800e978:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800e97c:	4b08      	ldr	r3, [pc, #32]	; (800e9a0 <OnTxDelayedTimerEvent+0x6c>)
 800e97e:	2209      	movs	r2, #9
 800e980:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800e984:	2009      	movs	r0, #9
 800e986:	f003 ffdf 	bl	8012948 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800e98a:	f001 fef9 	bl	8010780 <StopRetransmission>
            break;
 800e98e:	e000      	b.n	800e992 <OnTxDelayedTimerEvent+0x5e>
            break;
 800e990:	bf00      	nop
        }
    }
}
 800e992:	bf00      	nop
 800e994:	3708      	adds	r7, #8
 800e996:	46bd      	mov	sp, r7
 800e998:	bd80      	pop	{r7, pc}
 800e99a:	bf00      	nop
 800e99c:	200007bc 	.word	0x200007bc
 800e9a0:	20000454 	.word	0x20000454
 800e9a4:	2000095c 	.word	0x2000095c

0800e9a8 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	b082      	sub	sp, #8
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800e9b0:	4b14      	ldr	r3, [pc, #80]	; (800ea04 <OnRxWindow1TimerEvent+0x5c>)
 800e9b2:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800e9b6:	4b13      	ldr	r3, [pc, #76]	; (800ea04 <OnRxWindow1TimerEvent+0x5c>)
 800e9b8:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800e9bc:	4b12      	ldr	r3, [pc, #72]	; (800ea08 <OnRxWindow1TimerEvent+0x60>)
 800e9be:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800e9c2:	b25a      	sxtb	r2, r3
 800e9c4:	4b0f      	ldr	r3, [pc, #60]	; (800ea04 <OnRxWindow1TimerEvent+0x5c>)
 800e9c6:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800e9ca:	4b0f      	ldr	r3, [pc, #60]	; (800ea08 <OnRxWindow1TimerEvent+0x60>)
 800e9cc:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800e9d0:	4b0c      	ldr	r3, [pc, #48]	; (800ea04 <OnRxWindow1TimerEvent+0x5c>)
 800e9d2:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800e9d6:	4b0c      	ldr	r3, [pc, #48]	; (800ea08 <OnRxWindow1TimerEvent+0x60>)
 800e9d8:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800e9dc:	4b09      	ldr	r3, [pc, #36]	; (800ea04 <OnRxWindow1TimerEvent+0x5c>)
 800e9de:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800e9e2:	4b08      	ldr	r3, [pc, #32]	; (800ea04 <OnRxWindow1TimerEvent+0x5c>)
 800e9e4:	2200      	movs	r2, #0
 800e9e6:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800e9ea:	4b06      	ldr	r3, [pc, #24]	; (800ea04 <OnRxWindow1TimerEvent+0x5c>)
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800e9f2:	4906      	ldr	r1, [pc, #24]	; (800ea0c <OnRxWindow1TimerEvent+0x64>)
 800e9f4:	4806      	ldr	r0, [pc, #24]	; (800ea10 <OnRxWindow1TimerEvent+0x68>)
 800e9f6:	f001 fae3 	bl	800ffc0 <RxWindowSetup>
}
 800e9fa:	bf00      	nop
 800e9fc:	3708      	adds	r7, #8
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	bd80      	pop	{r7, pc}
 800ea02:	bf00      	nop
 800ea04:	20000454 	.word	0x20000454
 800ea08:	2000095c 	.word	0x2000095c
 800ea0c:	2000080c 	.word	0x2000080c
 800ea10:	200007d4 	.word	0x200007d4

0800ea14 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800ea14:	b580      	push	{r7, lr}
 800ea16:	b082      	sub	sp, #8
 800ea18:	af00      	add	r7, sp, #0
 800ea1a:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800ea1c:	4b16      	ldr	r3, [pc, #88]	; (800ea78 <OnRxWindow2TimerEvent+0x64>)
 800ea1e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d023      	beq.n	800ea6e <OnRxWindow2TimerEvent+0x5a>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800ea26:	4b14      	ldr	r3, [pc, #80]	; (800ea78 <OnRxWindow2TimerEvent+0x64>)
 800ea28:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800ea2c:	4b12      	ldr	r3, [pc, #72]	; (800ea78 <OnRxWindow2TimerEvent+0x64>)
 800ea2e:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800ea32:	4b12      	ldr	r3, [pc, #72]	; (800ea7c <OnRxWindow2TimerEvent+0x68>)
 800ea34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ea36:	4a10      	ldr	r2, [pc, #64]	; (800ea78 <OnRxWindow2TimerEvent+0x64>)
 800ea38:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ea3c:	4b0f      	ldr	r3, [pc, #60]	; (800ea7c <OnRxWindow2TimerEvent+0x68>)
 800ea3e:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800ea42:	4b0d      	ldr	r3, [pc, #52]	; (800ea78 <OnRxWindow2TimerEvent+0x64>)
 800ea44:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800ea48:	4b0c      	ldr	r3, [pc, #48]	; (800ea7c <OnRxWindow2TimerEvent+0x68>)
 800ea4a:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800ea4e:	4b0a      	ldr	r3, [pc, #40]	; (800ea78 <OnRxWindow2TimerEvent+0x64>)
 800ea50:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800ea54:	4b08      	ldr	r3, [pc, #32]	; (800ea78 <OnRxWindow2TimerEvent+0x64>)
 800ea56:	2200      	movs	r2, #0
 800ea58:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800ea5c:	4b06      	ldr	r3, [pc, #24]	; (800ea78 <OnRxWindow2TimerEvent+0x64>)
 800ea5e:	2201      	movs	r2, #1
 800ea60:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800ea64:	4906      	ldr	r1, [pc, #24]	; (800ea80 <OnRxWindow2TimerEvent+0x6c>)
 800ea66:	4807      	ldr	r0, [pc, #28]	; (800ea84 <OnRxWindow2TimerEvent+0x70>)
 800ea68:	f001 faaa 	bl	800ffc0 <RxWindowSetup>
 800ea6c:	e000      	b.n	800ea70 <OnRxWindow2TimerEvent+0x5c>
        return;
 800ea6e:	bf00      	nop
}
 800ea70:	3708      	adds	r7, #8
 800ea72:	46bd      	mov	sp, r7
 800ea74:	bd80      	pop	{r7, pc}
 800ea76:	bf00      	nop
 800ea78:	20000454 	.word	0x20000454
 800ea7c:	2000095c 	.word	0x2000095c
 800ea80:	20000820 	.word	0x20000820
 800ea84:	200007ec 	.word	0x200007ec

0800ea88 <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b082      	sub	sp, #8
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 800ea90:	4815      	ldr	r0, [pc, #84]	; (800eae8 <OnAckTimeoutTimerEvent+0x60>)
 800ea92:	f00b fbfb 	bl	801a28c <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800ea96:	4b15      	ldr	r3, [pc, #84]	; (800eaec <OnAckTimeoutTimerEvent+0x64>)
 800ea98:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d003      	beq.n	800eaa8 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 800eaa0:	4b12      	ldr	r3, [pc, #72]	; (800eaec <OnAckTimeoutTimerEvent+0x64>)
 800eaa2:	2201      	movs	r2, #1
 800eaa4:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800eaa8:	4b11      	ldr	r3, [pc, #68]	; (800eaf0 <OnAckTimeoutTimerEvent+0x68>)
 800eaaa:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800eaae:	2b02      	cmp	r3, #2
 800eab0:	d106      	bne.n	800eac0 <OnAckTimeoutTimerEvent+0x38>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800eab2:	4a0e      	ldr	r2, [pc, #56]	; (800eaec <OnAckTimeoutTimerEvent+0x64>)
 800eab4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800eab8:	f043 0320 	orr.w	r3, r3, #32
 800eabc:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800eac0:	4b0a      	ldr	r3, [pc, #40]	; (800eaec <OnAckTimeoutTimerEvent+0x64>)
 800eac2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d00a      	beq.n	800eae0 <OnAckTimeoutTimerEvent+0x58>
 800eaca:	4b08      	ldr	r3, [pc, #32]	; (800eaec <OnAckTimeoutTimerEvent+0x64>)
 800eacc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ead0:	691b      	ldr	r3, [r3, #16]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d004      	beq.n	800eae0 <OnAckTimeoutTimerEvent+0x58>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ead6:	4b05      	ldr	r3, [pc, #20]	; (800eaec <OnAckTimeoutTimerEvent+0x64>)
 800ead8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800eadc:	691b      	ldr	r3, [r3, #16]
 800eade:	4798      	blx	r3
    }
}
 800eae0:	bf00      	nop
 800eae2:	3708      	adds	r7, #8
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bd80      	pop	{r7, pc}
 800eae8:	2000084c 	.word	0x2000084c
 800eaec:	20000454 	.word	0x20000454
 800eaf0:	2000095c 	.word	0x2000095c

0800eaf4 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b084      	sub	sp, #16
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	60ba      	str	r2, [r7, #8]
 800eafc:	607b      	str	r3, [r7, #4]
 800eafe:	4603      	mov	r3, r0
 800eb00:	73fb      	strb	r3, [r7, #15]
 800eb02:	460b      	mov	r3, r1
 800eb04:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800eb06:	68bb      	ldr	r3, [r7, #8]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d005      	beq.n	800eb18 <GetFCntDown+0x24>
 800eb0c:	69fb      	ldr	r3, [r7, #28]
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d002      	beq.n	800eb18 <GetFCntDown+0x24>
 800eb12:	6a3b      	ldr	r3, [r7, #32]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d101      	bne.n	800eb1c <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800eb18:	230a      	movs	r3, #10
 800eb1a:	e029      	b.n	800eb70 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800eb1c:	7bfb      	ldrb	r3, [r7, #15]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d016      	beq.n	800eb50 <GetFCntDown+0x5c>
 800eb22:	2b01      	cmp	r3, #1
 800eb24:	d118      	bne.n	800eb58 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800eb26:	79bb      	ldrb	r3, [r7, #6]
 800eb28:	2b01      	cmp	r3, #1
 800eb2a:	d10d      	bne.n	800eb48 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800eb2c:	7bbb      	ldrb	r3, [r7, #14]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d002      	beq.n	800eb38 <GetFCntDown+0x44>
 800eb32:	7bbb      	ldrb	r3, [r7, #14]
 800eb34:	2b03      	cmp	r3, #3
 800eb36:	d103      	bne.n	800eb40 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800eb38:	69fb      	ldr	r3, [r7, #28]
 800eb3a:	2202      	movs	r2, #2
 800eb3c:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800eb3e:	e00d      	b.n	800eb5c <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800eb40:	69fb      	ldr	r3, [r7, #28]
 800eb42:	2201      	movs	r2, #1
 800eb44:	701a      	strb	r2, [r3, #0]
            break;
 800eb46:	e009      	b.n	800eb5c <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800eb48:	69fb      	ldr	r3, [r7, #28]
 800eb4a:	2203      	movs	r2, #3
 800eb4c:	701a      	strb	r2, [r3, #0]
            break;
 800eb4e:	e005      	b.n	800eb5c <GetFCntDown+0x68>
        /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800eb50:	69fb      	ldr	r3, [r7, #28]
 800eb52:	2204      	movs	r2, #4
 800eb54:	701a      	strb	r2, [r3, #0]
            break;
 800eb56:	e001      	b.n	800eb5c <GetFCntDown+0x68>
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        /* ST_WORKAROUND_END */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800eb58:	2305      	movs	r3, #5
 800eb5a:	e009      	b.n	800eb70 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 800eb5c:	69fb      	ldr	r3, [r7, #28]
 800eb5e:	7818      	ldrb	r0, [r3, #0]
 800eb60:	68bb      	ldr	r3, [r7, #8]
 800eb62:	89db      	ldrh	r3, [r3, #14]
 800eb64:	461a      	mov	r2, r3
 800eb66:	8b39      	ldrh	r1, [r7, #24]
 800eb68:	6a3b      	ldr	r3, [r7, #32]
 800eb6a:	f004 faf1 	bl	8013150 <LoRaMacCryptoGetFCntDown>
 800eb6e:	4603      	mov	r3, r0
}
 800eb70:	4618      	mov	r0, r3
 800eb72:	3710      	adds	r7, #16
 800eb74:	46bd      	mov	sp, r7
 800eb76:	bd80      	pop	{r7, pc}

0800eb78 <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800eb78:	b5b0      	push	{r4, r5, r7, lr}
 800eb7a:	b084      	sub	sp, #16
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	4603      	mov	r3, r0
 800eb80:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800eb82:	2303      	movs	r3, #3
 800eb84:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 800eb86:	4b61      	ldr	r3, [pc, #388]	; (800ed0c <SwitchClass+0x194>)
 800eb88:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800eb8c:	2b02      	cmp	r3, #2
 800eb8e:	f000 80a5 	beq.w	800ecdc <SwitchClass+0x164>
 800eb92:	2b02      	cmp	r3, #2
 800eb94:	f300 80b4 	bgt.w	800ed00 <SwitchClass+0x188>
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d003      	beq.n	800eba4 <SwitchClass+0x2c>
 800eb9c:	2b01      	cmp	r3, #1
 800eb9e:	f000 808f 	beq.w	800ecc0 <SwitchClass+0x148>
 800eba2:	e0ad      	b.n	800ed00 <SwitchClass+0x188>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800eba4:	79fb      	ldrb	r3, [r7, #7]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d107      	bne.n	800ebba <SwitchClass+0x42>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800ebaa:	4b58      	ldr	r3, [pc, #352]	; (800ed0c <SwitchClass+0x194>)
 800ebac:	4a57      	ldr	r2, [pc, #348]	; (800ed0c <SwitchClass+0x194>)
 800ebae:	336c      	adds	r3, #108	; 0x6c
 800ebb0:	3264      	adds	r2, #100	; 0x64
 800ebb2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ebb6:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800ebba:	79fb      	ldrb	r3, [r7, #7]
 800ebbc:	2b01      	cmp	r3, #1
 800ebbe:	d10c      	bne.n	800ebda <SwitchClass+0x62>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800ebc0:	79fb      	ldrb	r3, [r7, #7]
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	f003 fa53 	bl	801206e <LoRaMacClassBSwitchClass>
 800ebc8:	4603      	mov	r3, r0
 800ebca:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800ebcc:	7bfb      	ldrb	r3, [r7, #15]
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d103      	bne.n	800ebda <SwitchClass+0x62>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800ebd2:	4a4e      	ldr	r2, [pc, #312]	; (800ed0c <SwitchClass+0x194>)
 800ebd4:	79fb      	ldrb	r3, [r7, #7]
 800ebd6:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc
                }
            }

            if( deviceClass == CLASS_C )
 800ebda:	79fb      	ldrb	r3, [r7, #7]
 800ebdc:	2b02      	cmp	r3, #2
 800ebde:	f040 808a 	bne.w	800ecf6 <SwitchClass+0x17e>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800ebe2:	4a4a      	ldr	r2, [pc, #296]	; (800ed0c <SwitchClass+0x194>)
 800ebe4:	79fb      	ldrb	r3, [r7, #7]
 800ebe6:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800ebea:	4a49      	ldr	r2, [pc, #292]	; (800ed10 <SwitchClass+0x198>)
 800ebec:	4b48      	ldr	r3, [pc, #288]	; (800ed10 <SwitchClass+0x198>)
 800ebee:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800ebf2:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800ebf6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ebf8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ebfa:	682b      	ldr	r3, [r5, #0]
 800ebfc:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800ebfe:	4b44      	ldr	r3, [pc, #272]	; (800ed10 <SwitchClass+0x198>)
 800ec00:	2202      	movs	r2, #2
 800ec02:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800ec06:	2300      	movs	r3, #0
 800ec08:	73bb      	strb	r3, [r7, #14]
 800ec0a:	e049      	b.n	800eca0 <SwitchClass+0x128>
                {
                    if( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800ec0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ec10:	4a3e      	ldr	r2, [pc, #248]	; (800ed0c <SwitchClass+0x194>)
 800ec12:	212c      	movs	r1, #44	; 0x2c
 800ec14:	fb01 f303 	mul.w	r3, r1, r3
 800ec18:	4413      	add	r3, r2
 800ec1a:	33d2      	adds	r3, #210	; 0xd2
 800ec1c:	781b      	ldrb	r3, [r3, #0]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d038      	beq.n	800ec94 <SwitchClass+0x11c>
                    // TODO: Check multicast channel device class.
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800ec22:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ec26:	4a39      	ldr	r2, [pc, #228]	; (800ed0c <SwitchClass+0x194>)
 800ec28:	212c      	movs	r1, #44	; 0x2c
 800ec2a:	fb01 f303 	mul.w	r3, r1, r3
 800ec2e:	4413      	add	r3, r2
 800ec30:	33e8      	adds	r3, #232	; 0xe8
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	4a35      	ldr	r2, [pc, #212]	; (800ed0c <SwitchClass+0x194>)
 800ec36:	66d3      	str	r3, [r2, #108]	; 0x6c
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800ec38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ec3c:	4a33      	ldr	r2, [pc, #204]	; (800ed0c <SwitchClass+0x194>)
 800ec3e:	212c      	movs	r1, #44	; 0x2c
 800ec40:	fb01 f303 	mul.w	r3, r1, r3
 800ec44:	4413      	add	r3, r2
 800ec46:	33ec      	adds	r3, #236	; 0xec
 800ec48:	f993 3000 	ldrsb.w	r3, [r3]
 800ec4c:	b2da      	uxtb	r2, r3
 800ec4e:	4b2f      	ldr	r3, [pc, #188]	; (800ed0c <SwitchClass+0x194>)
 800ec50:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800ec54:	4b2e      	ldr	r3, [pc, #184]	; (800ed10 <SwitchClass+0x198>)
 800ec56:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800ec5a:	4b2d      	ldr	r3, [pc, #180]	; (800ed10 <SwitchClass+0x198>)
 800ec5c:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800ec60:	4b2a      	ldr	r3, [pc, #168]	; (800ed0c <SwitchClass+0x194>)
 800ec62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ec64:	4a2a      	ldr	r2, [pc, #168]	; (800ed10 <SwitchClass+0x198>)
 800ec66:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ec6a:	4b28      	ldr	r3, [pc, #160]	; (800ed0c <SwitchClass+0x194>)
 800ec6c:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800ec70:	4b27      	ldr	r3, [pc, #156]	; (800ed10 <SwitchClass+0x198>)
 800ec72:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800ec76:	4b25      	ldr	r3, [pc, #148]	; (800ed0c <SwitchClass+0x194>)
 800ec78:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800ec7c:	4b24      	ldr	r3, [pc, #144]	; (800ed10 <SwitchClass+0x198>)
 800ec7e:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800ec82:	4b23      	ldr	r3, [pc, #140]	; (800ed10 <SwitchClass+0x198>)
 800ec84:	2203      	movs	r2, #3
 800ec86:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800ec8a:	4b21      	ldr	r3, [pc, #132]	; (800ed10 <SwitchClass+0x198>)
 800ec8c:	2201      	movs	r2, #1
 800ec8e:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 800ec92:	e009      	b.n	800eca8 <SwitchClass+0x130>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800ec94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ec98:	b2db      	uxtb	r3, r3
 800ec9a:	3301      	adds	r3, #1
 800ec9c:	b2db      	uxtb	r3, r3
 800ec9e:	73bb      	strb	r3, [r7, #14]
 800eca0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	ddb1      	ble.n	800ec0c <SwitchClass+0x94>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800eca8:	4b19      	ldr	r3, [pc, #100]	; (800ed10 <SwitchClass+0x198>)
 800ecaa:	2200      	movs	r2, #0
 800ecac:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800ecb0:	4b18      	ldr	r3, [pc, #96]	; (800ed14 <SwitchClass+0x19c>)
 800ecb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecb4:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800ecb6:	f001 f9b1 	bl	801001c <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800ecba:	2300      	movs	r3, #0
 800ecbc:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800ecbe:	e01a      	b.n	800ecf6 <SwitchClass+0x17e>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800ecc0:	79fb      	ldrb	r3, [r7, #7]
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	f003 f9d3 	bl	801206e <LoRaMacClassBSwitchClass>
 800ecc8:	4603      	mov	r3, r0
 800ecca:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800eccc:	7bfb      	ldrb	r3, [r7, #15]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d113      	bne.n	800ecfa <SwitchClass+0x182>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800ecd2:	4a0e      	ldr	r2, [pc, #56]	; (800ed0c <SwitchClass+0x194>)
 800ecd4:	79fb      	ldrb	r3, [r7, #7]
 800ecd6:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc
            }
            break;
 800ecda:	e00e      	b.n	800ecfa <SwitchClass+0x182>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800ecdc:	79fb      	ldrb	r3, [r7, #7]
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d10d      	bne.n	800ecfe <SwitchClass+0x186>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800ece2:	4a0a      	ldr	r2, [pc, #40]	; (800ed0c <SwitchClass+0x194>)
 800ece4:	79fb      	ldrb	r3, [r7, #7]
 800ece6:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800ecea:	4b0a      	ldr	r3, [pc, #40]	; (800ed14 <SwitchClass+0x19c>)
 800ecec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecee:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800ecf0:	2300      	movs	r3, #0
 800ecf2:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800ecf4:	e003      	b.n	800ecfe <SwitchClass+0x186>
            break;
 800ecf6:	bf00      	nop
 800ecf8:	e002      	b.n	800ed00 <SwitchClass+0x188>
            break;
 800ecfa:	bf00      	nop
 800ecfc:	e000      	b.n	800ed00 <SwitchClass+0x188>
            break;
 800ecfe:	bf00      	nop
        }
    }

    return status;
 800ed00:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed02:	4618      	mov	r0, r3
 800ed04:	3710      	adds	r7, #16
 800ed06:	46bd      	mov	sp, r7
 800ed08:	bdb0      	pop	{r4, r5, r7, pc}
 800ed0a:	bf00      	nop
 800ed0c:	2000095c 	.word	0x2000095c
 800ed10:	20000454 	.word	0x20000454
 800ed14:	0801ba5c 	.word	0x0801ba5c

0800ed18 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b086      	sub	sp, #24
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	4603      	mov	r3, r0
 800ed20:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800ed22:	4b10      	ldr	r3, [pc, #64]	; (800ed64 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800ed24:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800ed28:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800ed2a:	79fb      	ldrb	r3, [r7, #7]
 800ed2c:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800ed2e:	230d      	movs	r3, #13
 800ed30:	743b      	strb	r3, [r7, #16]
    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800ed32:	4b0c      	ldr	r3, [pc, #48]	; (800ed64 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800ed34:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d001      	beq.n	800ed40 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800ed3c:	230e      	movs	r3, #14
 800ed3e:	743b      	strb	r3, [r7, #16]
    }
    /* ST_WORKAROUND_END */
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ed40:	4b08      	ldr	r3, [pc, #32]	; (800ed64 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800ed42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ed46:	f107 0210 	add.w	r2, r7, #16
 800ed4a:	4611      	mov	r1, r2
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	f005 f881 	bl	8013e54 <RegionGetPhyParam>
 800ed52:	4603      	mov	r3, r0
 800ed54:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	b2db      	uxtb	r3, r3
}
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	3718      	adds	r7, #24
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	bd80      	pop	{r7, pc}
 800ed62:	bf00      	nop
 800ed64:	2000095c 	.word	0x2000095c

0800ed68 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800ed68:	b580      	push	{r7, lr}
 800ed6a:	b084      	sub	sp, #16
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	4603      	mov	r3, r0
 800ed70:	71fb      	strb	r3, [r7, #7]
 800ed72:	460b      	mov	r3, r1
 800ed74:	71bb      	strb	r3, [r7, #6]
 800ed76:	4613      	mov	r3, r2
 800ed78:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800ed7e:	2300      	movs	r3, #0
 800ed80:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800ed82:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ed86:	4618      	mov	r0, r3
 800ed88:	f7ff ffc6 	bl	800ed18 <GetMaxAppPayloadWithoutFOptsLength>
 800ed8c:	4603      	mov	r3, r0
 800ed8e:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800ed90:	79fb      	ldrb	r3, [r7, #7]
 800ed92:	b29a      	uxth	r2, r3
 800ed94:	797b      	ldrb	r3, [r7, #5]
 800ed96:	b29b      	uxth	r3, r3
 800ed98:	4413      	add	r3, r2
 800ed9a:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800ed9c:	89ba      	ldrh	r2, [r7, #12]
 800ed9e:	89fb      	ldrh	r3, [r7, #14]
 800eda0:	429a      	cmp	r2, r3
 800eda2:	d804      	bhi.n	800edae <ValidatePayloadLength+0x46>
 800eda4:	89bb      	ldrh	r3, [r7, #12]
 800eda6:	2bff      	cmp	r3, #255	; 0xff
 800eda8:	d801      	bhi.n	800edae <ValidatePayloadLength+0x46>
    {
        return true;
 800edaa:	2301      	movs	r3, #1
 800edac:	e000      	b.n	800edb0 <ValidatePayloadLength+0x48>
    }
    return false;
 800edae:	2300      	movs	r3, #0
}
 800edb0:	4618      	mov	r0, r3
 800edb2:	3710      	adds	r7, #16
 800edb4:	46bd      	mov	sp, r7
 800edb6:	bd80      	pop	{r7, pc}

0800edb8 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 800edb8:	b480      	push	{r7}
 800edba:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 800edbc:	4a05      	ldr	r2, [pc, #20]	; (800edd4 <SetMlmeScheduleUplinkIndication+0x1c>)
 800edbe:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800edc2:	f043 0310 	orr.w	r3, r3, #16
 800edc6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800edca:	bf00      	nop
 800edcc:	46bd      	mov	sp, r7
 800edce:	bc80      	pop	{r7}
 800edd0:	4770      	bx	lr
 800edd2:	bf00      	nop
 800edd4:	20000454 	.word	0x20000454

0800edd8 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800edd8:	b590      	push	{r4, r7, lr}
 800edda:	b0a5      	sub	sp, #148	; 0x94
 800eddc:	af02      	add	r7, sp, #8
 800edde:	6078      	str	r0, [r7, #4]
 800ede0:	4608      	mov	r0, r1
 800ede2:	4611      	mov	r1, r2
 800ede4:	461a      	mov	r2, r3
 800ede6:	4603      	mov	r3, r0
 800ede8:	70fb      	strb	r3, [r7, #3]
 800edea:	460b      	mov	r3, r1
 800edec:	70bb      	strb	r3, [r7, #2]
 800edee:	4613      	mov	r3, r2
 800edf0:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800edf2:	2300      	movs	r3, #0
 800edf4:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 800edf8:	2300      	movs	r3, #0
 800edfa:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800edfe:	2300      	movs	r3, #0
 800ee00:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 800ee04:	f000 bc73 	b.w	800f6ee <ProcessMacCommands+0x916>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800ee08:	78fb      	ldrb	r3, [r7, #3]
 800ee0a:	687a      	ldr	r2, [r7, #4]
 800ee0c:	4413      	add	r3, r2
 800ee0e:	781b      	ldrb	r3, [r3, #0]
 800ee10:	4618      	mov	r0, r3
 800ee12:	f003 fbf5 	bl	8012600 <LoRaMacCommandsGetCmdSize>
 800ee16:	4603      	mov	r3, r0
 800ee18:	461a      	mov	r2, r3
 800ee1a:	78fb      	ldrb	r3, [r7, #3]
 800ee1c:	441a      	add	r2, r3
 800ee1e:	78bb      	ldrb	r3, [r7, #2]
 800ee20:	429a      	cmp	r2, r3
 800ee22:	f300 846a 	bgt.w	800f6fa <ProcessMacCommands+0x922>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800ee26:	78fb      	ldrb	r3, [r7, #3]
 800ee28:	1c5a      	adds	r2, r3, #1
 800ee2a:	70fa      	strb	r2, [r7, #3]
 800ee2c:	461a      	mov	r2, r3
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	4413      	add	r3, r2
 800ee32:	781b      	ldrb	r3, [r3, #0]
 800ee34:	3b02      	subs	r3, #2
 800ee36:	2b11      	cmp	r3, #17
 800ee38:	f200 8461 	bhi.w	800f6fe <ProcessMacCommands+0x926>
 800ee3c:	a201      	add	r2, pc, #4	; (adr r2, 800ee44 <ProcessMacCommands+0x6c>)
 800ee3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee42:	bf00      	nop
 800ee44:	0800ee8d 	.word	0x0800ee8d
 800ee48:	0800eecf 	.word	0x0800eecf
 800ee4c:	0800efeb 	.word	0x0800efeb
 800ee50:	0800f029 	.word	0x0800f029
 800ee54:	0800f119 	.word	0x0800f119
 800ee58:	0800f175 	.word	0x0800f175
 800ee5c:	0800f231 	.word	0x0800f231
 800ee60:	0800f28b 	.word	0x0800f28b
 800ee64:	0800f36f 	.word	0x0800f36f
 800ee68:	0800f6ff 	.word	0x0800f6ff
 800ee6c:	0800f6ff 	.word	0x0800f6ff
 800ee70:	0800f419 	.word	0x0800f419
 800ee74:	0800f6ff 	.word	0x0800f6ff
 800ee78:	0800f6ff 	.word	0x0800f6ff
 800ee7c:	0800f52f 	.word	0x0800f52f
 800ee80:	0800f563 	.word	0x0800f563
 800ee84:	0800f5f3 	.word	0x0800f5f3
 800ee88:	0800f669 	.word	0x0800f669
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800ee8c:	2004      	movs	r0, #4
 800ee8e:	f003 fd8f 	bl	80129b0 <LoRaMacConfirmQueueIsCmdActive>
 800ee92:	4603      	mov	r3, r0
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	f000 842a 	beq.w	800f6ee <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800ee9a:	2104      	movs	r1, #4
 800ee9c:	2000      	movs	r0, #0
 800ee9e:	f003 fcfb 	bl	8012898 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800eea2:	78fb      	ldrb	r3, [r7, #3]
 800eea4:	1c5a      	adds	r2, r3, #1
 800eea6:	70fa      	strb	r2, [r7, #3]
 800eea8:	461a      	mov	r2, r3
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	4413      	add	r3, r2
 800eeae:	781a      	ldrb	r2, [r3, #0]
 800eeb0:	4bad      	ldr	r3, [pc, #692]	; (800f168 <ProcessMacCommands+0x390>)
 800eeb2:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800eeb6:	78fb      	ldrb	r3, [r7, #3]
 800eeb8:	1c5a      	adds	r2, r3, #1
 800eeba:	70fa      	strb	r2, [r7, #3]
 800eebc:	461a      	mov	r2, r3
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	4413      	add	r3, r2
 800eec2:	781a      	ldrb	r2, [r3, #0]
 800eec4:	4ba8      	ldr	r3, [pc, #672]	; (800f168 <ProcessMacCommands+0x390>)
 800eec6:	f883 2455 	strb.w	r2, [r3, #1109]	; 0x455
                }
                break;
 800eeca:	f000 bc10 	b.w	800f6ee <ProcessMacCommands+0x916>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800eece:	2300      	movs	r3, #0
 800eed0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800eed4:	2300      	movs	r3, #0
 800eed6:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 800eeda:	2300      	movs	r3, #0
 800eedc:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800eee0:	2300      	movs	r3, #0
 800eee2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 800eee6:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800eeea:	f083 0301 	eor.w	r3, r3, #1
 800eeee:	b2db      	uxtb	r3, r3
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d078      	beq.n	800efe6 <ProcessMacCommands+0x20e>
                {
                    adrBlockFound = true;
 800eef4:	2301      	movs	r3, #1
 800eef6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 800eefa:	78fb      	ldrb	r3, [r7, #3]
 800eefc:	3b01      	subs	r3, #1
 800eefe:	687a      	ldr	r2, [r7, #4]
 800ef00:	4413      	add	r3, r2
 800ef02:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800ef04:	78ba      	ldrb	r2, [r7, #2]
 800ef06:	78fb      	ldrb	r3, [r7, #3]
 800ef08:	1ad3      	subs	r3, r2, r3
 800ef0a:	b2db      	uxtb	r3, r3
 800ef0c:	3301      	adds	r3, #1
 800ef0e:	b2db      	uxtb	r3, r3
 800ef10:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800ef14:	4b95      	ldr	r3, [pc, #596]	; (800f16c <ProcessMacCommands+0x394>)
 800ef16:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 800ef1a:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800ef1e:	4b93      	ldr	r3, [pc, #588]	; (800f16c <ProcessMacCommands+0x394>)
 800ef20:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800ef24:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800ef28:	4b90      	ldr	r3, [pc, #576]	; (800f16c <ProcessMacCommands+0x394>)
 800ef2a:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800ef2e:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800ef32:	4b8e      	ldr	r3, [pc, #568]	; (800f16c <ProcessMacCommands+0x394>)
 800ef34:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800ef38:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800ef3c:	4b8b      	ldr	r3, [pc, #556]	; (800f16c <ProcessMacCommands+0x394>)
 800ef3e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800ef42:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = Nvm.MacGroup2.Version;
 800ef46:	4b89      	ldr	r3, [pc, #548]	; (800f16c <ProcessMacCommands+0x394>)
 800ef48:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800ef4c:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 800ef4e:	4b87      	ldr	r3, [pc, #540]	; (800f16c <ProcessMacCommands+0x394>)
 800ef50:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800ef54:	f107 0456 	add.w	r4, r7, #86	; 0x56
 800ef58:	f107 0257 	add.w	r2, r7, #87	; 0x57
 800ef5c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800ef60:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800ef64:	9301      	str	r3, [sp, #4]
 800ef66:	f107 0355 	add.w	r3, r7, #85	; 0x55
 800ef6a:	9300      	str	r3, [sp, #0]
 800ef6c:	4623      	mov	r3, r4
 800ef6e:	f005 f82f 	bl	8013fd0 <RegionLinkAdrReq>
 800ef72:	4603      	mov	r3, r0
 800ef74:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 800ef78:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800ef7c:	f003 0307 	and.w	r3, r3, #7
 800ef80:	2b07      	cmp	r3, #7
 800ef82:	d10e      	bne.n	800efa2 <ProcessMacCommands+0x1ca>
                    {
                        Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 800ef84:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 800ef88:	4b78      	ldr	r3, [pc, #480]	; (800f16c <ProcessMacCommands+0x394>)
 800ef8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                        Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 800ef8e:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 800ef92:	4b76      	ldr	r3, [pc, #472]	; (800f16c <ProcessMacCommands+0x394>)
 800ef94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                        Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 800ef98:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800ef9c:	4b73      	ldr	r3, [pc, #460]	; (800f16c <ProcessMacCommands+0x394>)
 800ef9e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800efa2:	2300      	movs	r3, #0
 800efa4:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800efa8:	e00b      	b.n	800efc2 <ProcessMacCommands+0x1ea>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800efaa:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 800efae:	2201      	movs	r2, #1
 800efb0:	4619      	mov	r1, r3
 800efb2:	2003      	movs	r0, #3
 800efb4:	f003 f9d4 	bl	8012360 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800efb8:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800efbc:	3301      	adds	r3, #1
 800efbe:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800efc2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800efc6:	4a6a      	ldr	r2, [pc, #424]	; (800f170 <ProcessMacCommands+0x398>)
 800efc8:	fba2 2303 	umull	r2, r3, r2, r3
 800efcc:	089b      	lsrs	r3, r3, #2
 800efce:	b2db      	uxtb	r3, r3
 800efd0:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 800efd4:	429a      	cmp	r2, r3
 800efd6:	d3e8      	bcc.n	800efaa <ProcessMacCommands+0x1d2>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 800efd8:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800efdc:	78fb      	ldrb	r3, [r7, #3]
 800efde:	4413      	add	r3, r2
 800efe0:	b2db      	uxtb	r3, r3
 800efe2:	3b01      	subs	r3, #1
 800efe4:	70fb      	strb	r3, [r7, #3]
                }
                break;
 800efe6:	bf00      	nop
 800efe8:	e381      	b.n	800f6ee <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 800efea:	78fb      	ldrb	r3, [r7, #3]
 800efec:	1c5a      	adds	r2, r3, #1
 800efee:	70fa      	strb	r2, [r7, #3]
 800eff0:	461a      	mov	r2, r3
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	4413      	add	r3, r2
 800eff6:	781b      	ldrb	r3, [r3, #0]
 800eff8:	f003 030f 	and.w	r3, r3, #15
 800effc:	b2da      	uxtb	r2, r3
 800effe:	4b5b      	ldr	r3, [pc, #364]	; (800f16c <ProcessMacCommands+0x394>)
 800f000:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 800f004:	4b59      	ldr	r3, [pc, #356]	; (800f16c <ProcessMacCommands+0x394>)
 800f006:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
 800f00a:	461a      	mov	r2, r3
 800f00c:	2301      	movs	r3, #1
 800f00e:	4093      	lsls	r3, r2
 800f010:	b29a      	uxth	r2, r3
 800f012:	4b56      	ldr	r3, [pc, #344]	; (800f16c <ProcessMacCommands+0x394>)
 800f014:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800f018:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800f01c:	2200      	movs	r2, #0
 800f01e:	4619      	mov	r1, r3
 800f020:	2004      	movs	r0, #4
 800f022:	f003 f99d 	bl	8012360 <LoRaMacCommandsAddCmd>
                break;
 800f026:	e362      	b.n	800f6ee <ProcessMacCommands+0x916>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 800f028:	2307      	movs	r3, #7
 800f02a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800f02e:	78fb      	ldrb	r3, [r7, #3]
 800f030:	687a      	ldr	r2, [r7, #4]
 800f032:	4413      	add	r3, r2
 800f034:	781b      	ldrb	r3, [r3, #0]
 800f036:	091b      	lsrs	r3, r3, #4
 800f038:	b2db      	uxtb	r3, r3
 800f03a:	b25b      	sxtb	r3, r3
 800f03c:	f003 0307 	and.w	r3, r3, #7
 800f040:	b25b      	sxtb	r3, r3
 800f042:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800f046:	78fb      	ldrb	r3, [r7, #3]
 800f048:	687a      	ldr	r2, [r7, #4]
 800f04a:	4413      	add	r3, r2
 800f04c:	781b      	ldrb	r3, [r3, #0]
 800f04e:	b25b      	sxtb	r3, r3
 800f050:	f003 030f 	and.w	r3, r3, #15
 800f054:	b25b      	sxtb	r3, r3
 800f056:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 800f05a:	78fb      	ldrb	r3, [r7, #3]
 800f05c:	3301      	adds	r3, #1
 800f05e:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800f060:	78fb      	ldrb	r3, [r7, #3]
 800f062:	1c5a      	adds	r2, r3, #1
 800f064:	70fa      	strb	r2, [r7, #3]
 800f066:	461a      	mov	r2, r3
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	4413      	add	r3, r2
 800f06c:	781b      	ldrb	r3, [r3, #0]
 800f06e:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800f070:	78fb      	ldrb	r3, [r7, #3]
 800f072:	1c5a      	adds	r2, r3, #1
 800f074:	70fa      	strb	r2, [r7, #3]
 800f076:	461a      	mov	r2, r3
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	4413      	add	r3, r2
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	021a      	lsls	r2, r3, #8
 800f080:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f082:	4313      	orrs	r3, r2
 800f084:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800f086:	78fb      	ldrb	r3, [r7, #3]
 800f088:	1c5a      	adds	r2, r3, #1
 800f08a:	70fa      	strb	r2, [r7, #3]
 800f08c:	461a      	mov	r2, r3
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	4413      	add	r3, r2
 800f092:	781b      	ldrb	r3, [r3, #0]
 800f094:	041a      	lsls	r2, r3, #16
 800f096:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f098:	4313      	orrs	r3, r2
 800f09a:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 800f09c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f09e:	2264      	movs	r2, #100	; 0x64
 800f0a0:	fb02 f303 	mul.w	r3, r2, r3
 800f0a4:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 800f0a6:	4b31      	ldr	r3, [pc, #196]	; (800f16c <ProcessMacCommands+0x394>)
 800f0a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f0ac:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800f0b0:	4611      	mov	r1, r2
 800f0b2:	4618      	mov	r0, r3
 800f0b4:	f004 ffa6 	bl	8014004 <RegionRxParamSetupReq>
 800f0b8:	4603      	mov	r3, r0
 800f0ba:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 800f0be:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800f0c2:	f003 0307 	and.w	r3, r3, #7
 800f0c6:	2b07      	cmp	r3, #7
 800f0c8:	d117      	bne.n	800f0fa <ProcessMacCommands+0x322>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800f0ca:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 800f0ce:	b2da      	uxtb	r2, r3
 800f0d0:	4b26      	ldr	r3, [pc, #152]	; (800f16c <ProcessMacCommands+0x394>)
 800f0d2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800f0d6:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 800f0da:	b2da      	uxtb	r2, r3
 800f0dc:	4b23      	ldr	r3, [pc, #140]	; (800f16c <ProcessMacCommands+0x394>)
 800f0de:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800f0e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f0e4:	4a21      	ldr	r2, [pc, #132]	; (800f16c <ProcessMacCommands+0x394>)
 800f0e6:	6653      	str	r3, [r2, #100]	; 0x64
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800f0e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f0ea:	4a20      	ldr	r2, [pc, #128]	; (800f16c <ProcessMacCommands+0x394>)
 800f0ec:	66d3      	str	r3, [r2, #108]	; 0x6c
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800f0ee:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 800f0f2:	b2da      	uxtb	r2, r3
 800f0f4:	4b1d      	ldr	r3, [pc, #116]	; (800f16c <ProcessMacCommands+0x394>)
 800f0f6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                }
                macCmdPayload[0] = status;
 800f0fa:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800f0fe:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800f102:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800f106:	2201      	movs	r2, #1
 800f108:	4619      	mov	r1, r3
 800f10a:	2005      	movs	r0, #5
 800f10c:	f003 f928 	bl	8012360 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800f110:	f7ff fe52 	bl	800edb8 <SetMlmeScheduleUplinkIndication>
                break;
 800f114:	bf00      	nop
 800f116:	e2ea      	b.n	800f6ee <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800f118:	23ff      	movs	r3, #255	; 0xff
 800f11a:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800f11e:	4b12      	ldr	r3, [pc, #72]	; (800f168 <ProcessMacCommands+0x390>)
 800f120:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f124:	2b00      	cmp	r3, #0
 800f126:	d00d      	beq.n	800f144 <ProcessMacCommands+0x36c>
 800f128:	4b0f      	ldr	r3, [pc, #60]	; (800f168 <ProcessMacCommands+0x390>)
 800f12a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	2b00      	cmp	r3, #0
 800f132:	d007      	beq.n	800f144 <ProcessMacCommands+0x36c>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800f134:	4b0c      	ldr	r3, [pc, #48]	; (800f168 <ProcessMacCommands+0x390>)
 800f136:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	4798      	blx	r3
 800f13e:	4603      	mov	r3, r0
 800f140:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 800f144:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 800f148:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800f14c:	787b      	ldrb	r3, [r7, #1]
 800f14e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f152:	b2db      	uxtb	r3, r3
 800f154:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800f158:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800f15c:	2202      	movs	r2, #2
 800f15e:	4619      	mov	r1, r3
 800f160:	2006      	movs	r0, #6
 800f162:	f003 f8fd 	bl	8012360 <LoRaMacCommandsAddCmd>
                break;
 800f166:	e2c2      	b.n	800f6ee <ProcessMacCommands+0x916>
 800f168:	20000454 	.word	0x20000454
 800f16c:	2000095c 	.word	0x2000095c
 800f170:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 800f174:	2303      	movs	r3, #3
 800f176:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 800f17a:	78fb      	ldrb	r3, [r7, #3]
 800f17c:	1c5a      	adds	r2, r3, #1
 800f17e:	70fa      	strb	r2, [r7, #3]
 800f180:	461a      	mov	r2, r3
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	4413      	add	r3, r2
 800f186:	781b      	ldrb	r3, [r3, #0]
 800f188:	b25b      	sxtb	r3, r3
 800f18a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 800f18e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800f192:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800f194:	78fb      	ldrb	r3, [r7, #3]
 800f196:	1c5a      	adds	r2, r3, #1
 800f198:	70fa      	strb	r2, [r7, #3]
 800f19a:	461a      	mov	r2, r3
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	4413      	add	r3, r2
 800f1a0:	781b      	ldrb	r3, [r3, #0]
 800f1a2:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800f1a4:	78fb      	ldrb	r3, [r7, #3]
 800f1a6:	1c5a      	adds	r2, r3, #1
 800f1a8:	70fa      	strb	r2, [r7, #3]
 800f1aa:	461a      	mov	r2, r3
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	4413      	add	r3, r2
 800f1b0:	781b      	ldrb	r3, [r3, #0]
 800f1b2:	021a      	lsls	r2, r3, #8
 800f1b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1b6:	4313      	orrs	r3, r2
 800f1b8:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800f1ba:	78fb      	ldrb	r3, [r7, #3]
 800f1bc:	1c5a      	adds	r2, r3, #1
 800f1be:	70fa      	strb	r2, [r7, #3]
 800f1c0:	461a      	mov	r2, r3
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	4413      	add	r3, r2
 800f1c6:	781b      	ldrb	r3, [r3, #0]
 800f1c8:	041a      	lsls	r2, r3, #16
 800f1ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1cc:	4313      	orrs	r3, r2
 800f1ce:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 800f1d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1d2:	2264      	movs	r2, #100	; 0x64
 800f1d4:	fb02 f303 	mul.w	r3, r2, r3
 800f1d8:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 800f1da:	2300      	movs	r3, #0
 800f1dc:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 800f1de:	78fb      	ldrb	r3, [r7, #3]
 800f1e0:	1c5a      	adds	r2, r3, #1
 800f1e2:	70fa      	strb	r2, [r7, #3]
 800f1e4:	461a      	mov	r2, r3
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	4413      	add	r3, r2
 800f1ea:	781b      	ldrb	r3, [r3, #0]
 800f1ec:	b25b      	sxtb	r3, r3
 800f1ee:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 800f1f2:	4b87      	ldr	r3, [pc, #540]	; (800f410 <ProcessMacCommands+0x638>)
 800f1f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f1f8:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800f1fc:	4611      	mov	r1, r2
 800f1fe:	4618      	mov	r0, r3
 800f200:	f004 ff13 	bl	801402a <RegionNewChannelReq>
 800f204:	4603      	mov	r3, r0
 800f206:	b2db      	uxtb	r3, r3
 800f208:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 800f20c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800f210:	b25b      	sxtb	r3, r3
 800f212:	2b00      	cmp	r3, #0
 800f214:	db0a      	blt.n	800f22c <ProcessMacCommands+0x454>
                {
                    macCmdPayload[0] = status;
 800f216:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800f21a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800f21e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800f222:	2201      	movs	r2, #1
 800f224:	4619      	mov	r1, r3
 800f226:	2007      	movs	r0, #7
 800f228:	f003 f89a 	bl	8012360 <LoRaMacCommandsAddCmd>
                }
                break;
 800f22c:	bf00      	nop
 800f22e:	e25e      	b.n	800f6ee <ProcessMacCommands+0x916>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 800f230:	78fb      	ldrb	r3, [r7, #3]
 800f232:	1c5a      	adds	r2, r3, #1
 800f234:	70fa      	strb	r2, [r7, #3]
 800f236:	461a      	mov	r2, r3
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	4413      	add	r3, r2
 800f23c:	781b      	ldrb	r3, [r3, #0]
 800f23e:	f003 030f 	and.w	r3, r3, #15
 800f242:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 800f246:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d104      	bne.n	800f258 <ProcessMacCommands+0x480>
                {
                    delay++;
 800f24e:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800f252:	3301      	adds	r3, #1
 800f254:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 800f258:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800f25c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f260:	fb02 f303 	mul.w	r3, r2, r3
 800f264:	461a      	mov	r2, r3
 800f266:	4b6a      	ldr	r3, [pc, #424]	; (800f410 <ProcessMacCommands+0x638>)
 800f268:	651a      	str	r2, [r3, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800f26a:	4b69      	ldr	r3, [pc, #420]	; (800f410 <ProcessMacCommands+0x638>)
 800f26c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f26e:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800f272:	4a67      	ldr	r2, [pc, #412]	; (800f410 <ProcessMacCommands+0x638>)
 800f274:	6553      	str	r3, [r2, #84]	; 0x54
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800f276:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800f27a:	2200      	movs	r2, #0
 800f27c:	4619      	mov	r1, r3
 800f27e:	2008      	movs	r0, #8
 800f280:	f003 f86e 	bl	8012360 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800f284:	f7ff fd98 	bl	800edb8 <SetMlmeScheduleUplinkIndication>
                break;
 800f288:	e231      	b.n	800f6ee <ProcessMacCommands+0x916>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 800f28a:	78fb      	ldrb	r3, [r7, #3]
 800f28c:	1c5a      	adds	r2, r3, #1
 800f28e:	70fa      	strb	r2, [r7, #3]
 800f290:	461a      	mov	r2, r3
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	4413      	add	r3, r2
 800f296:	781b      	ldrb	r3, [r3, #0]
 800f298:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 800f29c:	2300      	movs	r3, #0
 800f29e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 800f2a2:	2300      	movs	r3, #0
 800f2a4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800f2a8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800f2ac:	f003 0320 	and.w	r3, r3, #32
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d002      	beq.n	800f2ba <ProcessMacCommands+0x4e2>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 800f2b4:	2301      	movs	r3, #1
 800f2b6:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800f2ba:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800f2be:	f003 0310 	and.w	r3, r3, #16
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d002      	beq.n	800f2cc <ProcessMacCommands+0x4f4>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 800f2c6:	2301      	movs	r3, #1
 800f2c8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800f2cc:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800f2d0:	f003 030f 	and.w	r3, r3, #15
 800f2d4:	b2db      	uxtb	r3, r3
 800f2d6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 800f2da:	4b4d      	ldr	r3, [pc, #308]	; (800f410 <ProcessMacCommands+0x638>)
 800f2dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f2e0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800f2e4:	4611      	mov	r1, r2
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	f004 feb2 	bl	8014050 <RegionTxParamSetupReq>
 800f2ec:	4603      	mov	r3, r0
 800f2ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2f2:	d03a      	beq.n	800f36a <ProcessMacCommands+0x592>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800f2f4:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800f2f8:	4b45      	ldr	r3, [pc, #276]	; (800f410 <ProcessMacCommands+0x638>)
 800f2fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800f2fe:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800f302:	4b43      	ldr	r3, [pc, #268]	; (800f410 <ProcessMacCommands+0x638>)
 800f304:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800f308:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800f30c:	461a      	mov	r2, r3
 800f30e:	4b41      	ldr	r3, [pc, #260]	; (800f414 <ProcessMacCommands+0x63c>)
 800f310:	5c9b      	ldrb	r3, [r3, r2]
 800f312:	4618      	mov	r0, r3
 800f314:	f7f1 fa5a 	bl	80007cc <__aeabi_ui2f>
 800f318:	4603      	mov	r3, r0
 800f31a:	4a3d      	ldr	r2, [pc, #244]	; (800f410 <ProcessMacCommands+0x638>)
 800f31c:	6793      	str	r3, [r2, #120]	; 0x78
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800f31e:	2302      	movs	r3, #2
 800f320:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800f324:	4b3a      	ldr	r3, [pc, #232]	; (800f410 <ProcessMacCommands+0x638>)
 800f326:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800f32a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f32e:	4b38      	ldr	r3, [pc, #224]	; (800f410 <ProcessMacCommands+0x638>)
 800f330:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f334:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800f338:	4611      	mov	r1, r2
 800f33a:	4618      	mov	r0, r3
 800f33c:	f004 fd8a 	bl	8013e54 <RegionGetPhyParam>
 800f340:	4603      	mov	r3, r0
 800f342:	62bb      	str	r3, [r7, #40]	; 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 800f344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f346:	b25a      	sxtb	r2, r3
 800f348:	4b31      	ldr	r3, [pc, #196]	; (800f410 <ProcessMacCommands+0x638>)
 800f34a:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800f34e:	4293      	cmp	r3, r2
 800f350:	bfb8      	it	lt
 800f352:	4613      	movlt	r3, r2
 800f354:	b25a      	sxtb	r2, r3
 800f356:	4b2e      	ldr	r3, [pc, #184]	; (800f410 <ProcessMacCommands+0x638>)
 800f358:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800f35c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800f360:	2200      	movs	r2, #0
 800f362:	4619      	mov	r1, r3
 800f364:	2009      	movs	r0, #9
 800f366:	f002 fffb 	bl	8012360 <LoRaMacCommandsAddCmd>
                }
                break;
 800f36a:	bf00      	nop
 800f36c:	e1bf      	b.n	800f6ee <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 800f36e:	2303      	movs	r3, #3
 800f370:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 800f374:	78fb      	ldrb	r3, [r7, #3]
 800f376:	1c5a      	adds	r2, r3, #1
 800f378:	70fa      	strb	r2, [r7, #3]
 800f37a:	461a      	mov	r2, r3
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	4413      	add	r3, r2
 800f380:	781b      	ldrb	r3, [r3, #0]
 800f382:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800f386:	78fb      	ldrb	r3, [r7, #3]
 800f388:	1c5a      	adds	r2, r3, #1
 800f38a:	70fa      	strb	r2, [r7, #3]
 800f38c:	461a      	mov	r2, r3
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	4413      	add	r3, r2
 800f392:	781b      	ldrb	r3, [r3, #0]
 800f394:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800f396:	78fb      	ldrb	r3, [r7, #3]
 800f398:	1c5a      	adds	r2, r3, #1
 800f39a:	70fa      	strb	r2, [r7, #3]
 800f39c:	461a      	mov	r2, r3
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	4413      	add	r3, r2
 800f3a2:	781b      	ldrb	r3, [r3, #0]
 800f3a4:	021a      	lsls	r2, r3, #8
 800f3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3a8:	4313      	orrs	r3, r2
 800f3aa:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800f3ac:	78fb      	ldrb	r3, [r7, #3]
 800f3ae:	1c5a      	adds	r2, r3, #1
 800f3b0:	70fa      	strb	r2, [r7, #3]
 800f3b2:	461a      	mov	r2, r3
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	4413      	add	r3, r2
 800f3b8:	781b      	ldrb	r3, [r3, #0]
 800f3ba:	041a      	lsls	r2, r3, #16
 800f3bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3be:	4313      	orrs	r3, r2
 800f3c0:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 800f3c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3c4:	2264      	movs	r2, #100	; 0x64
 800f3c6:	fb02 f303 	mul.w	r3, r2, r3
 800f3ca:	627b      	str	r3, [r7, #36]	; 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 800f3cc:	4b10      	ldr	r3, [pc, #64]	; (800f410 <ProcessMacCommands+0x638>)
 800f3ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f3d2:	f107 0220 	add.w	r2, r7, #32
 800f3d6:	4611      	mov	r1, r2
 800f3d8:	4618      	mov	r0, r3
 800f3da:	f004 fe4c 	bl	8014076 <RegionDlChannelReq>
 800f3de:	4603      	mov	r3, r0
 800f3e0:	b2db      	uxtb	r3, r3
 800f3e2:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 800f3e6:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800f3ea:	b25b      	sxtb	r3, r3
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	db0c      	blt.n	800f40a <ProcessMacCommands+0x632>
                {
                    macCmdPayload[0] = status;
 800f3f0:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800f3f4:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800f3f8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800f3fc:	2201      	movs	r2, #1
 800f3fe:	4619      	mov	r1, r3
 800f400:	200a      	movs	r0, #10
 800f402:	f002 ffad 	bl	8012360 <LoRaMacCommandsAddCmd>
                    // Setup indication to inform the application
                    SetMlmeScheduleUplinkIndication( );
 800f406:	f7ff fcd7 	bl	800edb8 <SetMlmeScheduleUplinkIndication>
                }
                break;
 800f40a:	bf00      	nop
 800f40c:	e16f      	b.n	800f6ee <ProcessMacCommands+0x916>
 800f40e:	bf00      	nop
 800f410:	2000095c 	.word	0x2000095c
 800f414:	0801ba14 	.word	0x0801ba14
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800f418:	200a      	movs	r0, #10
 800f41a:	f003 fac9 	bl	80129b0 <LoRaMacConfirmQueueIsCmdActive>
 800f41e:	4603      	mov	r3, r0
 800f420:	2b00      	cmp	r3, #0
 800f422:	f000 8164 	beq.w	800f6ee <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800f426:	210a      	movs	r1, #10
 800f428:	2000      	movs	r0, #0
 800f42a:	f003 fa35 	bl	8012898 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 800f42e:	f107 0318 	add.w	r3, r7, #24
 800f432:	2200      	movs	r2, #0
 800f434:	601a      	str	r2, [r3, #0]
 800f436:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 800f438:	f107 0310 	add.w	r3, r7, #16
 800f43c:	2200      	movs	r2, #0
 800f43e:	601a      	str	r2, [r3, #0]
 800f440:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 800f442:	f107 0308 	add.w	r3, r7, #8
 800f446:	2200      	movs	r2, #0
 800f448:	601a      	str	r2, [r3, #0]
 800f44a:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800f44c:	78fb      	ldrb	r3, [r7, #3]
 800f44e:	1c5a      	adds	r2, r3, #1
 800f450:	70fa      	strb	r2, [r7, #3]
 800f452:	461a      	mov	r2, r3
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	4413      	add	r3, r2
 800f458:	781b      	ldrb	r3, [r3, #0]
 800f45a:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800f45c:	78fb      	ldrb	r3, [r7, #3]
 800f45e:	1c5a      	adds	r2, r3, #1
 800f460:	70fa      	strb	r2, [r7, #3]
 800f462:	461a      	mov	r2, r3
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	4413      	add	r3, r2
 800f468:	781b      	ldrb	r3, [r3, #0]
 800f46a:	021a      	lsls	r2, r3, #8
 800f46c:	69bb      	ldr	r3, [r7, #24]
 800f46e:	4313      	orrs	r3, r2
 800f470:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800f472:	78fb      	ldrb	r3, [r7, #3]
 800f474:	1c5a      	adds	r2, r3, #1
 800f476:	70fa      	strb	r2, [r7, #3]
 800f478:	461a      	mov	r2, r3
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	4413      	add	r3, r2
 800f47e:	781b      	ldrb	r3, [r3, #0]
 800f480:	041a      	lsls	r2, r3, #16
 800f482:	69bb      	ldr	r3, [r7, #24]
 800f484:	4313      	orrs	r3, r2
 800f486:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800f488:	78fb      	ldrb	r3, [r7, #3]
 800f48a:	1c5a      	adds	r2, r3, #1
 800f48c:	70fa      	strb	r2, [r7, #3]
 800f48e:	461a      	mov	r2, r3
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	4413      	add	r3, r2
 800f494:	781b      	ldrb	r3, [r3, #0]
 800f496:	061a      	lsls	r2, r3, #24
 800f498:	69bb      	ldr	r3, [r7, #24]
 800f49a:	4313      	orrs	r3, r2
 800f49c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800f49e:	78fb      	ldrb	r3, [r7, #3]
 800f4a0:	1c5a      	adds	r2, r3, #1
 800f4a2:	70fa      	strb	r2, [r7, #3]
 800f4a4:	461a      	mov	r2, r3
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	4413      	add	r3, r2
 800f4aa:	781b      	ldrb	r3, [r3, #0]
 800f4ac:	b21b      	sxth	r3, r3
 800f4ae:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800f4b0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800f4b4:	461a      	mov	r2, r3
 800f4b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f4ba:	fb03 f302 	mul.w	r3, r3, r2
 800f4be:	121b      	asrs	r3, r3, #8
 800f4c0:	b21b      	sxth	r3, r3
 800f4c2:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 800f4c4:	f107 0310 	add.w	r3, r7, #16
 800f4c8:	f107 0218 	add.w	r2, r7, #24
 800f4cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f4d0:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800f4d4:	693a      	ldr	r2, [r7, #16]
 800f4d6:	4b8c      	ldr	r3, [pc, #560]	; (800f708 <ProcessMacCommands+0x930>)
 800f4d8:	4413      	add	r3, r2
 800f4da:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 800f4dc:	f107 0308 	add.w	r3, r7, #8
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	f00a fa6f 	bl	80199c4 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800f4e6:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 800f4ea:	4b88      	ldr	r3, [pc, #544]	; (800f70c <ProcessMacCommands+0x934>)
 800f4ec:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 800f4f0:	9200      	str	r2, [sp, #0]
 800f4f2:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 800f4f6:	f107 0210 	add.w	r2, r7, #16
 800f4fa:	ca06      	ldmia	r2, {r1, r2}
 800f4fc:	f00a f9fb 	bl	80198f6 <SysTimeSub>
 800f500:	f107 0010 	add.w	r0, r7, #16
 800f504:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f506:	9300      	str	r3, [sp, #0]
 800f508:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f50a:	f107 0208 	add.w	r2, r7, #8
 800f50e:	ca06      	ldmia	r2, {r1, r2}
 800f510:	f00a f9b8 	bl	8019884 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 800f514:	f107 0310 	add.w	r3, r7, #16
 800f518:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f51c:	f00a fa24 	bl	8019968 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800f520:	f002 fde3 	bl	80120ea <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800f524:	4b79      	ldr	r3, [pc, #484]	; (800f70c <ProcessMacCommands+0x934>)
 800f526:	2201      	movs	r2, #1
 800f528:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
                }
                break;
 800f52c:	e0df      	b.n	800f6ee <ProcessMacCommands+0x916>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800f52e:	200d      	movs	r0, #13
 800f530:	f003 fa3e 	bl	80129b0 <LoRaMacConfirmQueueIsCmdActive>
 800f534:	4603      	mov	r3, r0
 800f536:	2b00      	cmp	r3, #0
 800f538:	f000 80d9 	beq.w	800f6ee <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800f53c:	210d      	movs	r1, #13
 800f53e:	2000      	movs	r0, #0
 800f540:	f003 f9aa 	bl	8012898 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800f544:	4b71      	ldr	r3, [pc, #452]	; (800f70c <ProcessMacCommands+0x934>)
 800f546:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800f54a:	2b04      	cmp	r3, #4
 800f54c:	f000 80cf 	beq.w	800f6ee <ProcessMacCommands+0x916>
 800f550:	4b6e      	ldr	r3, [pc, #440]	; (800f70c <ProcessMacCommands+0x934>)
 800f552:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800f556:	2b05      	cmp	r3, #5
 800f558:	f000 80c9 	beq.w	800f6ee <ProcessMacCommands+0x916>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 800f55c:	f002 fda6 	bl	80120ac <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 800f560:	e0c5      	b.n	800f6ee <ProcessMacCommands+0x916>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 800f562:	2303      	movs	r3, #3
 800f564:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 800f568:	2300      	movs	r3, #0
 800f56a:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 800f56c:	78fb      	ldrb	r3, [r7, #3]
 800f56e:	1c5a      	adds	r2, r3, #1
 800f570:	70fa      	strb	r2, [r7, #3]
 800f572:	461a      	mov	r2, r3
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	4413      	add	r3, r2
 800f578:	781b      	ldrb	r3, [r3, #0]
 800f57a:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800f57c:	78fb      	ldrb	r3, [r7, #3]
 800f57e:	1c5a      	adds	r2, r3, #1
 800f580:	70fa      	strb	r2, [r7, #3]
 800f582:	461a      	mov	r2, r3
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	4413      	add	r3, r2
 800f588:	781b      	ldrb	r3, [r3, #0]
 800f58a:	021b      	lsls	r3, r3, #8
 800f58c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f58e:	4313      	orrs	r3, r2
 800f590:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800f592:	78fb      	ldrb	r3, [r7, #3]
 800f594:	1c5a      	adds	r2, r3, #1
 800f596:	70fa      	strb	r2, [r7, #3]
 800f598:	461a      	mov	r2, r3
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	4413      	add	r3, r2
 800f59e:	781b      	ldrb	r3, [r3, #0]
 800f5a0:	041b      	lsls	r3, r3, #16
 800f5a2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f5a4:	4313      	orrs	r3, r2
 800f5a6:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 800f5a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f5aa:	2264      	movs	r2, #100	; 0x64
 800f5ac:	fb02 f303 	mul.w	r3, r2, r3
 800f5b0:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 800f5b2:	78fb      	ldrb	r3, [r7, #3]
 800f5b4:	1c5a      	adds	r2, r3, #1
 800f5b6:	70fa      	strb	r2, [r7, #3]
 800f5b8:	461a      	mov	r2, r3
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	4413      	add	r3, r2
 800f5be:	781b      	ldrb	r3, [r3, #0]
 800f5c0:	f003 030f 	and.w	r3, r3, #15
 800f5c4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800f5c8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800f5cc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	f002 fd72 	bl	80120b8 <LoRaMacClassBPingSlotChannelReq>
 800f5d4:	4603      	mov	r3, r0
 800f5d6:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 800f5da:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800f5de:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 800f5e2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800f5e6:	2201      	movs	r2, #1
 800f5e8:	4619      	mov	r1, r3
 800f5ea:	2011      	movs	r0, #17
 800f5ec:	f002 feb8 	bl	8012360 <LoRaMacCommandsAddCmd>
                break;
 800f5f0:	e07d      	b.n	800f6ee <ProcessMacCommands+0x916>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800f5f2:	200e      	movs	r0, #14
 800f5f4:	f003 f9dc 	bl	80129b0 <LoRaMacConfirmQueueIsCmdActive>
 800f5f8:	4603      	mov	r3, r0
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d077      	beq.n	800f6ee <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800f5fe:	210e      	movs	r1, #14
 800f600:	2000      	movs	r0, #0
 800f602:	f003 f949 	bl	8012898 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 800f606:	2300      	movs	r3, #0
 800f608:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 800f60c:	2300      	movs	r3, #0
 800f60e:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800f612:	78fb      	ldrb	r3, [r7, #3]
 800f614:	1c5a      	adds	r2, r3, #1
 800f616:	70fa      	strb	r2, [r7, #3]
 800f618:	461a      	mov	r2, r3
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	4413      	add	r3, r2
 800f61e:	781b      	ldrb	r3, [r3, #0]
 800f620:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800f624:	78fb      	ldrb	r3, [r7, #3]
 800f626:	1c5a      	adds	r2, r3, #1
 800f628:	70fa      	strb	r2, [r7, #3]
 800f62a:	461a      	mov	r2, r3
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	4413      	add	r3, r2
 800f630:	781b      	ldrb	r3, [r3, #0]
 800f632:	021b      	lsls	r3, r3, #8
 800f634:	b21a      	sxth	r2, r3
 800f636:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 800f63a:	4313      	orrs	r3, r2
 800f63c:	b21b      	sxth	r3, r3
 800f63e:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 800f642:	78fb      	ldrb	r3, [r7, #3]
 800f644:	1c5a      	adds	r2, r3, #1
 800f646:	70fa      	strb	r2, [r7, #3]
 800f648:	461a      	mov	r2, r3
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	4413      	add	r3, r2
 800f64e:	781b      	ldrb	r3, [r3, #0]
 800f650:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800f654:	4b2e      	ldr	r3, [pc, #184]	; (800f710 <ProcessMacCommands+0x938>)
 800f656:	681a      	ldr	r2, [r3, #0]
 800f658:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 800f65c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800f660:	4618      	mov	r0, r3
 800f662:	f002 fd35 	bl	80120d0 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 800f666:	e042      	b.n	800f6ee <ProcessMacCommands+0x916>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 800f668:	2300      	movs	r3, #0
 800f66a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 800f66e:	78fb      	ldrb	r3, [r7, #3]
 800f670:	1c5a      	adds	r2, r3, #1
 800f672:	70fa      	strb	r2, [r7, #3]
 800f674:	461a      	mov	r2, r3
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	4413      	add	r3, r2
 800f67a:	781b      	ldrb	r3, [r3, #0]
 800f67c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800f680:	78fb      	ldrb	r3, [r7, #3]
 800f682:	1c5a      	adds	r2, r3, #1
 800f684:	70fa      	strb	r2, [r7, #3]
 800f686:	461a      	mov	r2, r3
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	4413      	add	r3, r2
 800f68c:	781b      	ldrb	r3, [r3, #0]
 800f68e:	021b      	lsls	r3, r3, #8
 800f690:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f694:	4313      	orrs	r3, r2
 800f696:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800f69a:	78fb      	ldrb	r3, [r7, #3]
 800f69c:	1c5a      	adds	r2, r3, #1
 800f69e:	70fa      	strb	r2, [r7, #3]
 800f6a0:	461a      	mov	r2, r3
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	4413      	add	r3, r2
 800f6a6:	781b      	ldrb	r3, [r3, #0]
 800f6a8:	041b      	lsls	r3, r3, #16
 800f6aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f6ae:	4313      	orrs	r3, r2
 800f6b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 800f6b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f6b8:	2264      	movs	r2, #100	; 0x64
 800f6ba:	fb02 f303 	mul.w	r3, r2, r3
 800f6be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800f6c2:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800f6c6:	f002 fd16 	bl	80120f6 <LoRaMacClassBBeaconFreqReq>
 800f6ca:	4603      	mov	r3, r0
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d003      	beq.n	800f6d8 <ProcessMacCommands+0x900>
                    {
                        macCmdPayload[0] = 1;
 800f6d0:	2301      	movs	r3, #1
 800f6d2:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 800f6d6:	e002      	b.n	800f6de <ProcessMacCommands+0x906>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 800f6d8:	2300      	movs	r3, #0
 800f6da:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800f6de:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800f6e2:	2201      	movs	r2, #1
 800f6e4:	4619      	mov	r1, r3
 800f6e6:	2013      	movs	r0, #19
 800f6e8:	f002 fe3a 	bl	8012360 <LoRaMacCommandsAddCmd>
                }
                break;
 800f6ec:	bf00      	nop
    while( macIndex < commandsSize )
 800f6ee:	78fa      	ldrb	r2, [r7, #3]
 800f6f0:	78bb      	ldrb	r3, [r7, #2]
 800f6f2:	429a      	cmp	r2, r3
 800f6f4:	f4ff ab88 	bcc.w	800ee08 <ProcessMacCommands+0x30>
 800f6f8:	e002      	b.n	800f700 <ProcessMacCommands+0x928>
            return;
 800f6fa:	bf00      	nop
 800f6fc:	e000      	b.n	800f700 <ProcessMacCommands+0x928>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 800f6fe:	bf00      	nop
        }
    }
}
 800f700:	378c      	adds	r7, #140	; 0x8c
 800f702:	46bd      	mov	sp, r7
 800f704:	bd90      	pop	{r4, r7, pc}
 800f706:	bf00      	nop
 800f708:	12d53d80 	.word	0x12d53d80
 800f70c:	20000454 	.word	0x20000454
 800f710:	200017a8 	.word	0x200017a8

0800f714 <Send>:

/* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 800f714:	b580      	push	{r7, lr}
 800f716:	b08e      	sub	sp, #56	; 0x38
 800f718:	af02      	add	r7, sp, #8
 800f71a:	60f8      	str	r0, [r7, #12]
 800f71c:	607a      	str	r2, [r7, #4]
 800f71e:	461a      	mov	r2, r3
 800f720:	460b      	mov	r3, r1
 800f722:	72fb      	strb	r3, [r7, #11]
 800f724:	4613      	mov	r3, r2
 800f726:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f728:	2303      	movs	r3, #3
 800f72a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 800f72e:	4b65      	ldr	r3, [pc, #404]	; (800f8c4 <Send+0x1b0>)
 800f730:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800f734:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 800f738:	4b62      	ldr	r3, [pc, #392]	; (800f8c4 <Send+0x1b0>)
 800f73a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f73e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800f742:	4b60      	ldr	r3, [pc, #384]	; (800f8c4 <Send+0x1b0>)
 800f744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f746:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800f748:	4b5e      	ldr	r3, [pc, #376]	; (800f8c4 <Send+0x1b0>)
 800f74a:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d101      	bne.n	800f756 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 800f752:	2307      	movs	r3, #7
 800f754:	e0b1      	b.n	800f8ba <Send+0x1a6>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 800f756:	4b5b      	ldr	r3, [pc, #364]	; (800f8c4 <Send+0x1b0>)
 800f758:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d102      	bne.n	800f766 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 800f760:	4b58      	ldr	r3, [pc, #352]	; (800f8c4 <Send+0x1b0>)
 800f762:	2200      	movs	r2, #0
 800f764:	631a      	str	r2, [r3, #48]	; 0x30
    }

    fCtrl.Value = 0;
 800f766:	2300      	movs	r3, #0
 800f768:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 800f76c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f770:	f36f 0303 	bfc	r3, #0, #4
 800f774:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 800f778:	4b52      	ldr	r3, [pc, #328]	; (800f8c4 <Send+0x1b0>)
 800f77a:	f893 20fe 	ldrb.w	r2, [r3, #254]	; 0xfe
 800f77e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f782:	f362 13c7 	bfi	r3, r2, #7, #1
 800f786:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f78a:	4b4e      	ldr	r3, [pc, #312]	; (800f8c4 <Send+0x1b0>)
 800f78c:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800f790:	2b01      	cmp	r3, #1
 800f792:	d106      	bne.n	800f7a2 <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 800f794:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f798:	f043 0310 	orr.w	r3, r3, #16
 800f79c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800f7a0:	e005      	b.n	800f7ae <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 800f7a2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f7a6:	f36f 1304 	bfc	r3, #4, #1
 800f7aa:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 800f7ae:	4b45      	ldr	r3, [pc, #276]	; (800f8c4 <Send+0x1b0>)
 800f7b0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d005      	beq.n	800f7c4 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 800f7b8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f7bc:	f043 0320 	orr.w	r3, r3, #32
 800f7c0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = Nvm.MacGroup2.Version;
 800f7c4:	4b3f      	ldr	r3, [pc, #252]	; (800f8c4 <Send+0x1b0>)
 800f7c6:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800f7ca:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 800f7d0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f7d4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800f7d8:	b2db      	uxtb	r3, r3
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	bf14      	ite	ne
 800f7de:	2301      	movne	r3, #1
 800f7e0:	2300      	moveq	r3, #0
 800f7e2:	b2db      	uxtb	r3, r3
 800f7e4:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800f7e6:	4b37      	ldr	r3, [pc, #220]	; (800f8c4 <Send+0x1b0>)
 800f7e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f7ea:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800f7ec:	4b36      	ldr	r3, [pc, #216]	; (800f8c8 <Send+0x1b4>)
 800f7ee:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800f7f2:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800f7f4:	4b34      	ldr	r3, [pc, #208]	; (800f8c8 <Send+0x1b4>)
 800f7f6:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800f7fa:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800f7fc:	4b31      	ldr	r3, [pc, #196]	; (800f8c4 <Send+0x1b0>)
 800f7fe:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800f802:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800f806:	4b2f      	ldr	r3, [pc, #188]	; (800f8c4 <Send+0x1b0>)
 800f808:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800f80c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800f810:	4b2c      	ldr	r3, [pc, #176]	; (800f8c4 <Send+0x1b0>)
 800f812:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800f816:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 800f81a:	4b2a      	ldr	r3, [pc, #168]	; (800f8c4 <Send+0x1b0>)
 800f81c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f820:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 800f824:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800f828:	f107 0014 	add.w	r0, r7, #20
 800f82c:	4a27      	ldr	r2, [pc, #156]	; (800f8cc <Send+0x1b8>)
 800f82e:	4928      	ldr	r1, [pc, #160]	; (800f8d0 <Send+0x1bc>)
 800f830:	f002 fb7c 	bl	8011f2c <LoRaMacAdrCalcNext>
 800f834:	4603      	mov	r3, r0
 800f836:	461a      	mov	r2, r3
 800f838:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f83c:	f362 1386 	bfi	r3, r2, #6, #1
 800f840:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 800f844:	7afa      	ldrb	r2, [r7, #11]
 800f846:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800f84a:	893b      	ldrh	r3, [r7, #8]
 800f84c:	9300      	str	r3, [sp, #0]
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	68f8      	ldr	r0, [r7, #12]
 800f852:	f000 fc21 	bl	8010098 <PrepareFrame>
 800f856:	4603      	mov	r3, r0
 800f858:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 800f85c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f860:	2b00      	cmp	r3, #0
 800f862:	d003      	beq.n	800f86c <Send+0x158>
 800f864:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f868:	2b0a      	cmp	r3, #10
 800f86a:	d107      	bne.n	800f87c <Send+0x168>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 800f86c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800f870:	4618      	mov	r0, r3
 800f872:	f000 f96d 	bl	800fb50 <ScheduleTx>
 800f876:	4603      	mov	r3, r0
 800f878:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 800f87c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f880:	2b00      	cmp	r3, #0
 800f882:	d00a      	beq.n	800f89a <Send+0x186>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 800f884:	4a0f      	ldr	r2, [pc, #60]	; (800f8c4 <Send+0x1b0>)
 800f886:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800f88a:	f882 3039 	strb.w	r3, [r2, #57]	; 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 800f88e:	4a0d      	ldr	r2, [pc, #52]	; (800f8c4 <Send+0x1b0>)
 800f890:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800f894:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
 800f898:	e00d      	b.n	800f8b6 <Send+0x1a2>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 800f89a:	4b0a      	ldr	r3, [pc, #40]	; (800f8c4 <Send+0x1b0>)
 800f89c:	2200      	movs	r2, #0
 800f89e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 800f8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8a4:	4a07      	ldr	r2, [pc, #28]	; (800f8c4 <Send+0x1b0>)
 800f8a6:	6293      	str	r3, [r2, #40]	; 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 800f8a8:	f002 fdd2 	bl	8012450 <LoRaMacCommandsRemoveNoneStickyCmds>
 800f8ac:	4603      	mov	r3, r0
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d001      	beq.n	800f8b6 <Send+0x1a2>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f8b2:	2313      	movs	r3, #19
 800f8b4:	e001      	b.n	800f8ba <Send+0x1a6>
        }
    }
    return status;
 800f8b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	3730      	adds	r7, #48	; 0x30
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	bd80      	pop	{r7, pc}
 800f8c2:	bf00      	nop
 800f8c4:	2000095c 	.word	0x2000095c
 800f8c8:	20000454 	.word	0x20000454
 800f8cc:	20000994 	.word	0x20000994
 800f8d0:	20000995 	.word	0x20000995

0800f8d4 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	b084      	sub	sp, #16
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	4603      	mov	r3, r0
 800f8dc:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800f8de:	2300      	movs	r3, #0
 800f8e0:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 800f8e2:	2300      	movs	r3, #0
 800f8e4:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 800f8e6:	2301      	movs	r3, #1
 800f8e8:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 800f8ea:	79fb      	ldrb	r3, [r7, #7]
 800f8ec:	2bff      	cmp	r3, #255	; 0xff
 800f8ee:	d129      	bne.n	800f944 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 800f8f0:	2000      	movs	r0, #0
 800f8f2:	f7ff f941 	bl	800eb78 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 800f8f6:	4b1a      	ldr	r3, [pc, #104]	; (800f960 <SendReJoinReq+0x8c>)
 800f8f8:	2200      	movs	r2, #0
 800f8fa:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 800f8fe:	4b18      	ldr	r3, [pc, #96]	; (800f960 <SendReJoinReq+0x8c>)
 800f900:	4a18      	ldr	r2, [pc, #96]	; (800f964 <SendReJoinReq+0x90>)
 800f902:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800f906:	4b16      	ldr	r3, [pc, #88]	; (800f960 <SendReJoinReq+0x8c>)
 800f908:	22ff      	movs	r2, #255	; 0xff
 800f90a:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 800f90e:	7b3b      	ldrb	r3, [r7, #12]
 800f910:	f36f 1347 	bfc	r3, #5, #3
 800f914:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 800f916:	7b3a      	ldrb	r2, [r7, #12]
 800f918:	4b11      	ldr	r3, [pc, #68]	; (800f960 <SendReJoinReq+0x8c>)
 800f91a:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 800f91e:	f7fc fc85 	bl	800c22c <SecureElementGetJoinEui>
 800f922:	4603      	mov	r3, r0
 800f924:	2208      	movs	r2, #8
 800f926:	4619      	mov	r1, r3
 800f928:	480f      	ldr	r0, [pc, #60]	; (800f968 <SendReJoinReq+0x94>)
 800f92a:	f006 fd9e 	bl	801646a <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 800f92e:	f7fc fc5b 	bl	800c1e8 <SecureElementGetDevEui>
 800f932:	4603      	mov	r3, r0
 800f934:	2208      	movs	r2, #8
 800f936:	4619      	mov	r1, r3
 800f938:	480c      	ldr	r0, [pc, #48]	; (800f96c <SendReJoinReq+0x98>)
 800f93a:	f006 fd96 	bl	801646a <memcpy1>

            allowDelayedTx = false;
 800f93e:	2300      	movs	r3, #0
 800f940:	73fb      	strb	r3, [r7, #15]

            break;
 800f942:	e002      	b.n	800f94a <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800f944:	2302      	movs	r3, #2
 800f946:	73bb      	strb	r3, [r7, #14]
            break;
 800f948:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 800f94a:	7bfb      	ldrb	r3, [r7, #15]
 800f94c:	4618      	mov	r0, r3
 800f94e:	f000 f8ff 	bl	800fb50 <ScheduleTx>
 800f952:	4603      	mov	r3, r0
 800f954:	73bb      	strb	r3, [r7, #14]
    return status;
 800f956:	7bbb      	ldrb	r3, [r7, #14]
}
 800f958:	4618      	mov	r0, r3
 800f95a:	3710      	adds	r7, #16
 800f95c:	46bd      	mov	sp, r7
 800f95e:	bd80      	pop	{r7, pc}
 800f960:	20000454 	.word	0x20000454
 800f964:	20000456 	.word	0x20000456
 800f968:	20000562 	.word	0x20000562
 800f96c:	2000056a 	.word	0x2000056a

0800f970 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 800f970:	b580      	push	{r7, lr}
 800f972:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800f974:	f002 fb49 	bl	801200a <LoRaMacClassBIsBeaconExpected>
 800f978:	4603      	mov	r3, r0
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d001      	beq.n	800f982 <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 800f97e:	230e      	movs	r3, #14
 800f980:	e013      	b.n	800f9aa <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f982:	4b0b      	ldr	r3, [pc, #44]	; (800f9b0 <CheckForClassBCollision+0x40>)
 800f984:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800f988:	2b01      	cmp	r3, #1
 800f98a:	d10d      	bne.n	800f9a8 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f98c:	f002 fb44 	bl	8012018 <LoRaMacClassBIsPingExpected>
 800f990:	4603      	mov	r3, r0
 800f992:	2b00      	cmp	r3, #0
 800f994:	d001      	beq.n	800f99a <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800f996:	230f      	movs	r3, #15
 800f998:	e007      	b.n	800f9aa <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f99a:	f002 fb44 	bl	8012026 <LoRaMacClassBIsMulticastExpected>
 800f99e:	4603      	mov	r3, r0
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d001      	beq.n	800f9a8 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800f9a4:	230f      	movs	r3, #15
 800f9a6:	e000      	b.n	800f9aa <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 800f9a8:	2300      	movs	r3, #0
}
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	bd80      	pop	{r7, pc}
 800f9ae:	bf00      	nop
 800f9b0:	2000095c 	.word	0x2000095c

0800f9b4 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 800f9b4:	b590      	push	{r4, r7, lr}
 800f9b6:	b083      	sub	sp, #12
 800f9b8:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800f9ba:	4b2d      	ldr	r3, [pc, #180]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800f9bc:	f893 4040 	ldrb.w	r4, [r3, #64]	; 0x40
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 800f9c0:	4b2b      	ldr	r3, [pc, #172]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800f9c2:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800f9c6:	4b2a      	ldr	r3, [pc, #168]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800f9c8:	f893 1075 	ldrb.w	r1, [r3, #117]	; 0x75
 800f9cc:	4b28      	ldr	r3, [pc, #160]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800f9ce:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 800f9d2:	4b27      	ldr	r3, [pc, #156]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800f9d4:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 800f9d8:	b25b      	sxtb	r3, r3
 800f9da:	f004 fba3 	bl	8014124 <RegionApplyDrOffset>
 800f9de:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800f9e0:	b259      	sxtb	r1, r3
 800f9e2:	4b23      	ldr	r3, [pc, #140]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800f9e4:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800f9e8:	4b21      	ldr	r3, [pc, #132]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800f9ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f9ec:	4821      	ldr	r0, [pc, #132]	; (800fa74 <ComputeRxWindowParameters+0xc0>)
 800f9ee:	9000      	str	r0, [sp, #0]
 800f9f0:	4620      	mov	r0, r4
 800f9f2:	f004 faa7 	bl	8013f44 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800f9f6:	4b1e      	ldr	r3, [pc, #120]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800f9f8:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 800f9fc:	4b1c      	ldr	r3, [pc, #112]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800f9fe:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800fa02:	b259      	sxtb	r1, r3
 800fa04:	4b1a      	ldr	r3, [pc, #104]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800fa06:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800fa0a:	4b19      	ldr	r3, [pc, #100]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800fa0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fa0e:	4c1a      	ldr	r4, [pc, #104]	; (800fa78 <ComputeRxWindowParameters+0xc4>)
 800fa10:	9400      	str	r4, [sp, #0]
 800fa12:	f004 fa97 	bl	8013f44 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800fa16:	4b16      	ldr	r3, [pc, #88]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800fa18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fa1a:	4a18      	ldr	r2, [pc, #96]	; (800fa7c <ComputeRxWindowParameters+0xc8>)
 800fa1c:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800fa20:	4413      	add	r3, r2
 800fa22:	4a16      	ldr	r2, [pc, #88]	; (800fa7c <ComputeRxWindowParameters+0xc8>)
 800fa24:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800fa28:	4b11      	ldr	r3, [pc, #68]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800fa2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa2c:	4a13      	ldr	r2, [pc, #76]	; (800fa7c <ComputeRxWindowParameters+0xc8>)
 800fa2e:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800fa32:	4413      	add	r3, r2
 800fa34:	4a11      	ldr	r2, [pc, #68]	; (800fa7c <ComputeRxWindowParameters+0xc8>)
 800fa36:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800fa3a:	4b0d      	ldr	r3, [pc, #52]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800fa3c:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d111      	bne.n	800fa68 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800fa44:	4b0a      	ldr	r3, [pc, #40]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800fa46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fa48:	4a0c      	ldr	r2, [pc, #48]	; (800fa7c <ComputeRxWindowParameters+0xc8>)
 800fa4a:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800fa4e:	4413      	add	r3, r2
 800fa50:	4a0a      	ldr	r2, [pc, #40]	; (800fa7c <ComputeRxWindowParameters+0xc8>)
 800fa52:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800fa56:	4b06      	ldr	r3, [pc, #24]	; (800fa70 <ComputeRxWindowParameters+0xbc>)
 800fa58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa5a:	4a08      	ldr	r2, [pc, #32]	; (800fa7c <ComputeRxWindowParameters+0xc8>)
 800fa5c:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800fa60:	4413      	add	r3, r2
 800fa62:	4a06      	ldr	r2, [pc, #24]	; (800fa7c <ComputeRxWindowParameters+0xc8>)
 800fa64:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 800fa68:	bf00      	nop
 800fa6a:	3704      	adds	r7, #4
 800fa6c:	46bd      	mov	sp, r7
 800fa6e:	bd90      	pop	{r4, r7, pc}
 800fa70:	2000095c 	.word	0x2000095c
 800fa74:	2000080c 	.word	0x2000080c
 800fa78:	20000820 	.word	0x20000820
 800fa7c:	20000454 	.word	0x20000454

0800fa80 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 800fa80:	b580      	push	{r7, lr}
 800fa82:	b082      	sub	sp, #8
 800fa84:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 800fa86:	2300      	movs	r3, #0
 800fa88:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800fa8a:	4b13      	ldr	r3, [pc, #76]	; (800fad8 <VerifyTxFrame+0x58>)
 800fa8c:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d01b      	beq.n	800facc <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800fa94:	1d3b      	adds	r3, r7, #4
 800fa96:	4618      	mov	r0, r3
 800fa98:	f002 fd20 	bl	80124dc <LoRaMacCommandsGetSizeSerializedCmds>
 800fa9c:	4603      	mov	r3, r0
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d001      	beq.n	800faa6 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800faa2:	2313      	movs	r3, #19
 800faa4:	e013      	b.n	800face <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 800faa6:	4b0d      	ldr	r3, [pc, #52]	; (800fadc <VerifyTxFrame+0x5c>)
 800faa8:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800faac:	4a0a      	ldr	r2, [pc, #40]	; (800fad8 <VerifyTxFrame+0x58>)
 800faae:	f992 1039 	ldrsb.w	r1, [r2, #57]	; 0x39
 800fab2:	687a      	ldr	r2, [r7, #4]
 800fab4:	b2d2      	uxtb	r2, r2
 800fab6:	4618      	mov	r0, r3
 800fab8:	f7ff f956 	bl	800ed68 <ValidatePayloadLength>
 800fabc:	4603      	mov	r3, r0
 800fabe:	f083 0301 	eor.w	r3, r3, #1
 800fac2:	b2db      	uxtb	r3, r3
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d001      	beq.n	800facc <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 800fac8:	2308      	movs	r3, #8
 800faca:	e000      	b.n	800face <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 800facc:	2300      	movs	r3, #0
}
 800face:	4618      	mov	r0, r3
 800fad0:	3708      	adds	r7, #8
 800fad2:	46bd      	mov	sp, r7
 800fad4:	bd80      	pop	{r7, pc}
 800fad6:	bf00      	nop
 800fad8:	2000095c 	.word	0x2000095c
 800fadc:	20000454 	.word	0x20000454

0800fae0 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	b082      	sub	sp, #8
 800fae4:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 800fae6:	4b18      	ldr	r3, [pc, #96]	; (800fb48 <SerializeTxFrame+0x68>)
 800fae8:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800faec:	2b00      	cmp	r3, #0
 800faee:	d002      	beq.n	800faf6 <SerializeTxFrame+0x16>
 800faf0:	2b04      	cmp	r3, #4
 800faf2:	d011      	beq.n	800fb18 <SerializeTxFrame+0x38>
 800faf4:	e021      	b.n	800fb3a <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800faf6:	4815      	ldr	r0, [pc, #84]	; (800fb4c <SerializeTxFrame+0x6c>)
 800faf8:	f004 f823 	bl	8013b42 <LoRaMacSerializerJoinRequest>
 800fafc:	4603      	mov	r3, r0
 800fafe:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800fb00:	79fb      	ldrb	r3, [r7, #7]
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d001      	beq.n	800fb0a <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800fb06:	2311      	movs	r3, #17
 800fb08:	e01a      	b.n	800fb40 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800fb0a:	4b0f      	ldr	r3, [pc, #60]	; (800fb48 <SerializeTxFrame+0x68>)
 800fb0c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800fb10:	b29a      	uxth	r2, r3
 800fb12:	4b0d      	ldr	r3, [pc, #52]	; (800fb48 <SerializeTxFrame+0x68>)
 800fb14:	801a      	strh	r2, [r3, #0]
            break;
 800fb16:	e012      	b.n	800fb3e <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 800fb18:	480c      	ldr	r0, [pc, #48]	; (800fb4c <SerializeTxFrame+0x6c>)
 800fb1a:	f004 f894 	bl	8013c46 <LoRaMacSerializerData>
 800fb1e:	4603      	mov	r3, r0
 800fb20:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800fb22:	79fb      	ldrb	r3, [r7, #7]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d001      	beq.n	800fb2c <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800fb28:	2311      	movs	r3, #17
 800fb2a:	e009      	b.n	800fb40 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800fb2c:	4b06      	ldr	r3, [pc, #24]	; (800fb48 <SerializeTxFrame+0x68>)
 800fb2e:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800fb32:	b29a      	uxth	r2, r3
 800fb34:	4b04      	ldr	r3, [pc, #16]	; (800fb48 <SerializeTxFrame+0x68>)
 800fb36:	801a      	strh	r2, [r3, #0]
            break;
 800fb38:	e001      	b.n	800fb3e <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800fb3a:	2303      	movs	r3, #3
 800fb3c:	e000      	b.n	800fb40 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 800fb3e:	2300      	movs	r3, #0
}
 800fb40:	4618      	mov	r0, r3
 800fb42:	3708      	adds	r7, #8
 800fb44:	46bd      	mov	sp, r7
 800fb46:	bd80      	pop	{r7, pc}
 800fb48:	20000454 	.word	0x20000454
 800fb4c:	2000055c 	.word	0x2000055c

0800fb50 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 800fb50:	b580      	push	{r7, lr}
 800fb52:	b090      	sub	sp, #64	; 0x40
 800fb54:	af02      	add	r7, sp, #8
 800fb56:	4603      	mov	r3, r0
 800fb58:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fb5a:	2303      	movs	r3, #3
 800fb5c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 800fb60:	f7ff ff06 	bl	800f970 <CheckForClassBCollision>
 800fb64:	4603      	mov	r3, r0
 800fb66:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800fb6a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d002      	beq.n	800fb78 <ScheduleTx+0x28>
    {
        return status;
 800fb72:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fb76:	e08f      	b.n	800fc98 <ScheduleTx+0x148>
    }

    // Update back-off
    CalculateBackOff( );
 800fb78:	f000 f8fa 	bl	800fd70 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 800fb7c:	f7ff ffb0 	bl	800fae0 <SerializeTxFrame>
 800fb80:	4603      	mov	r3, r0
 800fb82:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800fb86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d002      	beq.n	800fb94 <ScheduleTx+0x44>
    {
        return status;
 800fb8e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fb92:	e081      	b.n	800fc98 <ScheduleTx+0x148>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 800fb94:	4b42      	ldr	r3, [pc, #264]	; (800fca0 <ScheduleTx+0x150>)
 800fb96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb98:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800fb9a:	4b41      	ldr	r3, [pc, #260]	; (800fca0 <ScheduleTx+0x150>)
 800fb9c:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800fba0:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 800fba2:	4b3f      	ldr	r3, [pc, #252]	; (800fca0 <ScheduleTx+0x150>)
 800fba4:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 800fba8:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800fbaa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800fbae:	4618      	mov	r0, r3
 800fbb0:	f009 ff40 	bl	8019a34 <SysTimeGetMcuTime>
 800fbb4:	4638      	mov	r0, r7
 800fbb6:	4b3a      	ldr	r3, [pc, #232]	; (800fca0 <ScheduleTx+0x150>)
 800fbb8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800fbbc:	9200      	str	r2, [sp, #0]
 800fbbe:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800fbc2:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800fbc6:	ca06      	ldmia	r2, {r1, r2}
 800fbc8:	f009 fe95 	bl	80198f6 <SysTimeSub>
 800fbcc:	f107 0320 	add.w	r3, r7, #32
 800fbd0:	463a      	mov	r2, r7
 800fbd2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fbd6:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 800fbda:	4b31      	ldr	r3, [pc, #196]	; (800fca0 <ScheduleTx+0x150>)
 800fbdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fbde:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 800fbe6:	2301      	movs	r3, #1
 800fbe8:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 800fbea:	4b2e      	ldr	r3, [pc, #184]	; (800fca4 <ScheduleTx+0x154>)
 800fbec:	881b      	ldrh	r3, [r3, #0]
 800fbee:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800fbf0:	4b2b      	ldr	r3, [pc, #172]	; (800fca0 <ScheduleTx+0x150>)
 800fbf2:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d104      	bne.n	800fc04 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 800fbfa:	2301      	movs	r3, #1
 800fbfc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 800fc00:	2300      	movs	r3, #0
 800fc02:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 800fc04:	4b26      	ldr	r3, [pc, #152]	; (800fca0 <ScheduleTx+0x150>)
 800fc06:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800fc0a:	f107 0114 	add.w	r1, r7, #20
 800fc0e:	4b26      	ldr	r3, [pc, #152]	; (800fca8 <ScheduleTx+0x158>)
 800fc10:	9300      	str	r3, [sp, #0]
 800fc12:	4b26      	ldr	r3, [pc, #152]	; (800fcac <ScheduleTx+0x15c>)
 800fc14:	4a26      	ldr	r2, [pc, #152]	; (800fcb0 <ScheduleTx+0x160>)
 800fc16:	f004 fa5b 	bl	80140d0 <RegionNextChannel>
 800fc1a:	4603      	mov	r3, r0
 800fc1c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 800fc20:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d022      	beq.n	800fc6e <ScheduleTx+0x11e>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 800fc28:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fc2c:	2b0b      	cmp	r3, #11
 800fc2e:	d11b      	bne.n	800fc68 <ScheduleTx+0x118>
 800fc30:	7bfb      	ldrb	r3, [r7, #15]
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d018      	beq.n	800fc68 <ScheduleTx+0x118>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 800fc36:	4b1b      	ldr	r3, [pc, #108]	; (800fca4 <ScheduleTx+0x154>)
 800fc38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d011      	beq.n	800fc64 <ScheduleTx+0x114>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 800fc40:	4b18      	ldr	r3, [pc, #96]	; (800fca4 <ScheduleTx+0x154>)
 800fc42:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800fc46:	f043 0320 	orr.w	r3, r3, #32
 800fc4a:	4a16      	ldr	r2, [pc, #88]	; (800fca4 <ScheduleTx+0x154>)
 800fc4c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 800fc50:	4b14      	ldr	r3, [pc, #80]	; (800fca4 <ScheduleTx+0x154>)
 800fc52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc56:	4619      	mov	r1, r3
 800fc58:	4816      	ldr	r0, [pc, #88]	; (800fcb4 <ScheduleTx+0x164>)
 800fc5a:	f00a fb87 	bl	801a36c <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 800fc5e:	4815      	ldr	r0, [pc, #84]	; (800fcb4 <ScheduleTx+0x164>)
 800fc60:	f00a faa6 	bl	801a1b0 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 800fc64:	2300      	movs	r3, #0
 800fc66:	e017      	b.n	800fc98 <ScheduleTx+0x148>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 800fc68:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fc6c:	e014      	b.n	800fc98 <ScheduleTx+0x148>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 800fc6e:	f7ff fea1 	bl	800f9b4 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 800fc72:	f7ff ff05 	bl	800fa80 <VerifyTxFrame>
 800fc76:	4603      	mov	r3, r0
 800fc78:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800fc7c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d002      	beq.n	800fc8a <ScheduleTx+0x13a>
    {
        return status;
 800fc84:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fc88:	e006      	b.n	800fc98 <ScheduleTx+0x148>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 800fc8a:	4b06      	ldr	r3, [pc, #24]	; (800fca4 <ScheduleTx+0x154>)
 800fc8c:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800fc90:	4618      	mov	r0, r3
 800fc92:	f000 fb1d 	bl	80102d0 <SendFrameOnChannel>
 800fc96:	4603      	mov	r3, r0
}
 800fc98:	4618      	mov	r0, r3
 800fc9a:	3738      	adds	r7, #56	; 0x38
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	bd80      	pop	{r7, pc}
 800fca0:	2000095c 	.word	0x2000095c
 800fca4:	20000454 	.word	0x20000454
 800fca8:	2000098c 	.word	0x2000098c
 800fcac:	200008d8 	.word	0x200008d8
 800fcb0:	20000869 	.word	0x20000869
 800fcb4:	200007bc 	.word	0x200007bc

0800fcb8 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 800fcb8:	b580      	push	{r7, lr}
 800fcba:	b084      	sub	sp, #16
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	4603      	mov	r3, r0
 800fcc0:	460a      	mov	r2, r1
 800fcc2:	71fb      	strb	r3, [r7, #7]
 800fcc4:	4613      	mov	r3, r2
 800fcc6:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800fcc8:	2313      	movs	r3, #19
 800fcca:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 800fccc:	2300      	movs	r3, #0
 800fcce:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 800fcd0:	4b25      	ldr	r3, [pc, #148]	; (800fd68 <SecureFrame+0xb0>)
 800fcd2:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d002      	beq.n	800fce0 <SecureFrame+0x28>
 800fcda:	2b04      	cmp	r3, #4
 800fcdc:	d011      	beq.n	800fd02 <SecureFrame+0x4a>
 800fcde:	e03b      	b.n	800fd58 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800fce0:	4822      	ldr	r0, [pc, #136]	; (800fd6c <SecureFrame+0xb4>)
 800fce2:	f003 faf7 	bl	80132d4 <LoRaMacCryptoPrepareJoinRequest>
 800fce6:	4603      	mov	r3, r0
 800fce8:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800fcea:	7bfb      	ldrb	r3, [r7, #15]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d001      	beq.n	800fcf4 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800fcf0:	2311      	movs	r3, #17
 800fcf2:	e034      	b.n	800fd5e <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800fcf4:	4b1c      	ldr	r3, [pc, #112]	; (800fd68 <SecureFrame+0xb0>)
 800fcf6:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800fcfa:	b29a      	uxth	r2, r3
 800fcfc:	4b1a      	ldr	r3, [pc, #104]	; (800fd68 <SecureFrame+0xb0>)
 800fcfe:	801a      	strh	r2, [r3, #0]
            break;
 800fd00:	e02c      	b.n	800fd5c <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800fd02:	f107 0308 	add.w	r3, r7, #8
 800fd06:	4618      	mov	r0, r3
 800fd08:	f003 fa0a 	bl	8013120 <LoRaMacCryptoGetFCntUp>
 800fd0c:	4603      	mov	r3, r0
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d001      	beq.n	800fd16 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800fd12:	2312      	movs	r3, #18
 800fd14:	e023      	b.n	800fd5e <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 800fd16:	4b14      	ldr	r3, [pc, #80]	; (800fd68 <SecureFrame+0xb0>)
 800fd18:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d104      	bne.n	800fd2a <SecureFrame+0x72>
 800fd20:	4b11      	ldr	r3, [pc, #68]	; (800fd68 <SecureFrame+0xb0>)
 800fd22:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800fd26:	2b01      	cmp	r3, #1
 800fd28:	d902      	bls.n	800fd30 <SecureFrame+0x78>
            {
                fCntUp -= 1;
 800fd2a:	68bb      	ldr	r3, [r7, #8]
 800fd2c:	3b01      	subs	r3, #1
 800fd2e:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 800fd30:	68b8      	ldr	r0, [r7, #8]
 800fd32:	79ba      	ldrb	r2, [r7, #6]
 800fd34:	79f9      	ldrb	r1, [r7, #7]
 800fd36:	4b0d      	ldr	r3, [pc, #52]	; (800fd6c <SecureFrame+0xb4>)
 800fd38:	f003 fbe4 	bl	8013504 <LoRaMacCryptoSecureMessage>
 800fd3c:	4603      	mov	r3, r0
 800fd3e:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800fd40:	7bfb      	ldrb	r3, [r7, #15]
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d001      	beq.n	800fd4a <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800fd46:	2311      	movs	r3, #17
 800fd48:	e009      	b.n	800fd5e <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800fd4a:	4b07      	ldr	r3, [pc, #28]	; (800fd68 <SecureFrame+0xb0>)
 800fd4c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800fd50:	b29a      	uxth	r2, r3
 800fd52:	4b05      	ldr	r3, [pc, #20]	; (800fd68 <SecureFrame+0xb0>)
 800fd54:	801a      	strh	r2, [r3, #0]
            break;
 800fd56:	e001      	b.n	800fd5c <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800fd58:	2303      	movs	r3, #3
 800fd5a:	e000      	b.n	800fd5e <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 800fd5c:	2300      	movs	r3, #0
}
 800fd5e:	4618      	mov	r0, r3
 800fd60:	3710      	adds	r7, #16
 800fd62:	46bd      	mov	sp, r7
 800fd64:	bd80      	pop	{r7, pc}
 800fd66:	bf00      	nop
 800fd68:	20000454 	.word	0x20000454
 800fd6c:	2000055c 	.word	0x2000055c

0800fd70 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 800fd70:	b480      	push	{r7}
 800fd72:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 800fd74:	4b09      	ldr	r3, [pc, #36]	; (800fd9c <CalculateBackOff+0x2c>)
 800fd76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d10a      	bne.n	800fd92 <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 800fd7c:	4b07      	ldr	r3, [pc, #28]	; (800fd9c <CalculateBackOff+0x2c>)
 800fd7e:	f8b3 3102 	ldrh.w	r3, [r3, #258]	; 0x102
 800fd82:	3b01      	subs	r3, #1
 800fd84:	4a06      	ldr	r2, [pc, #24]	; (800fda0 <CalculateBackOff+0x30>)
 800fd86:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
 800fd8a:	fb02 f303 	mul.w	r3, r2, r3
 800fd8e:	4a03      	ldr	r2, [pc, #12]	; (800fd9c <CalculateBackOff+0x2c>)
 800fd90:	6313      	str	r3, [r2, #48]	; 0x30
    }
}
 800fd92:	bf00      	nop
 800fd94:	46bd      	mov	sp, r7
 800fd96:	bc80      	pop	{r7}
 800fd98:	4770      	bx	lr
 800fd9a:	bf00      	nop
 800fd9c:	2000095c 	.word	0x2000095c
 800fda0:	20000454 	.word	0x20000454

0800fda4 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 800fda4:	b580      	push	{r7, lr}
 800fda6:	b082      	sub	sp, #8
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	4603      	mov	r3, r0
 800fdac:	7139      	strb	r1, [r7, #4]
 800fdae:	71fb      	strb	r3, [r7, #7]
 800fdb0:	4613      	mov	r3, r2
 800fdb2:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 800fdb4:	79fb      	ldrb	r3, [r7, #7]
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d002      	beq.n	800fdc0 <RemoveMacCommands+0x1c>
 800fdba:	79fb      	ldrb	r3, [r7, #7]
 800fdbc:	2b01      	cmp	r3, #1
 800fdbe:	d10d      	bne.n	800fddc <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 800fdc0:	79bb      	ldrb	r3, [r7, #6]
 800fdc2:	2b01      	cmp	r3, #1
 800fdc4:	d108      	bne.n	800fdd8 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 800fdc6:	793b      	ldrb	r3, [r7, #4]
 800fdc8:	f003 0320 	and.w	r3, r3, #32
 800fdcc:	b2db      	uxtb	r3, r3
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d004      	beq.n	800fddc <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 800fdd2:	f002 fb61 	bl	8012498 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 800fdd6:	e001      	b.n	800fddc <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 800fdd8:	f002 fb5e 	bl	8012498 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 800fddc:	bf00      	nop
 800fdde:	3708      	adds	r7, #8
 800fde0:	46bd      	mov	sp, r7
 800fde2:	bd80      	pop	{r7, pc}

0800fde4 <ResetMacParameters>:


static void ResetMacParameters( void )
{
 800fde4:	b5b0      	push	{r4, r5, r7, lr}
 800fde6:	b08e      	sub	sp, #56	; 0x38
 800fde8:	af00      	add	r7, sp, #0
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 800fdea:	4b68      	ldr	r3, [pc, #416]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fdec:	2200      	movs	r2, #0
 800fdee:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 800fdf2:	4b66      	ldr	r3, [pc, #408]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fdf4:	2200      	movs	r2, #0
 800fdf6:	629a      	str	r2, [r3, #40]	; 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 800fdf8:	4b65      	ldr	r3, [pc, #404]	; (800ff90 <ResetMacParameters+0x1ac>)
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 800fe00:	4b63      	ldr	r3, [pc, #396]	; (800ff90 <ResetMacParameters+0x1ac>)
 800fe02:	2201      	movs	r2, #1
 800fe04:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 800fe08:	4b61      	ldr	r3, [pc, #388]	; (800ff90 <ResetMacParameters+0x1ac>)
 800fe0a:	2201      	movs	r2, #1
 800fe0c:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 800fe10:	4b5f      	ldr	r3, [pc, #380]	; (800ff90 <ResetMacParameters+0x1ac>)
 800fe12:	2200      	movs	r2, #0
 800fe14:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    Nvm.MacGroup2.MaxDCycle = 0;
 800fe18:	4b5c      	ldr	r3, [pc, #368]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
    Nvm.MacGroup2.AggregatedDCycle = 1;
 800fe20:	4b5a      	ldr	r3, [pc, #360]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe22:	2201      	movs	r2, #1
 800fe24:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800fe28:	4b58      	ldr	r3, [pc, #352]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe2a:	f993 20c4 	ldrsb.w	r2, [r3, #196]	; 0xc4
 800fe2e:	4b57      	ldr	r3, [pc, #348]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe30:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800fe34:	4b55      	ldr	r3, [pc, #340]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe36:	f993 20c5 	ldrsb.w	r2, [r3, #197]	; 0xc5
 800fe3a:	4b54      	ldr	r3, [pc, #336]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 800fe40:	4b52      	ldr	r3, [pc, #328]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe42:	f893 20a1 	ldrb.w	r2, [r3, #161]	; 0xa1
 800fe46:	4b51      	ldr	r3, [pc, #324]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe48:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 800fe4c:	4b4f      	ldr	r3, [pc, #316]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe4e:	4a4f      	ldr	r2, [pc, #316]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe50:	3364      	adds	r3, #100	; 0x64
 800fe52:	32a4      	adds	r2, #164	; 0xa4
 800fe54:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe58:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 800fe5c:	4b4b      	ldr	r3, [pc, #300]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe5e:	4a4b      	ldr	r2, [pc, #300]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe60:	336c      	adds	r3, #108	; 0x6c
 800fe62:	32ac      	adds	r2, #172	; 0xac
 800fe64:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe68:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 800fe6c:	4b47      	ldr	r3, [pc, #284]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe6e:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
 800fe72:	4b46      	ldr	r3, [pc, #280]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe74:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 800fe78:	4b44      	ldr	r3, [pc, #272]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe7a:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
 800fe7e:	4b43      	ldr	r3, [pc, #268]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe80:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 800fe84:	4b41      	ldr	r3, [pc, #260]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe86:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800fe8a:	4a40      	ldr	r2, [pc, #256]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe8c:	6793      	str	r3, [r2, #120]	; 0x78
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 800fe8e:	4b3f      	ldr	r3, [pc, #252]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe90:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800fe94:	4a3d      	ldr	r2, [pc, #244]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fe96:	67d3      	str	r3, [r2, #124]	; 0x7c

    MacCtx.NodeAckRequested = false;
 800fe98:	4b3d      	ldr	r3, [pc, #244]	; (800ff90 <ResetMacParameters+0x1ac>)
 800fe9a:	2200      	movs	r2, #0
 800fe9c:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    Nvm.MacGroup1.SrvAckRequested = false;
 800fea0:	4b3a      	ldr	r3, [pc, #232]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fea2:	2200      	movs	r2, #0
 800fea4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 800fea8:	2301      	movs	r3, #1
 800feaa:	733b      	strb	r3, [r7, #12]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 800feac:	4b39      	ldr	r3, [pc, #228]	; (800ff94 <ResetMacParameters+0x1b0>)
 800feae:	607b      	str	r3, [r7, #4]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 800feb0:	4b39      	ldr	r3, [pc, #228]	; (800ff98 <ResetMacParameters+0x1b4>)
 800feb2:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800feb4:	4b35      	ldr	r3, [pc, #212]	; (800ff8c <ResetMacParameters+0x1a8>)
 800feb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800feba:	1d3a      	adds	r2, r7, #4
 800febc:	4611      	mov	r1, r2
 800febe:	4618      	mov	r0, r3
 800fec0:	f003 fff2 	bl	8013ea8 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 800fec4:	4b32      	ldr	r3, [pc, #200]	; (800ff90 <ResetMacParameters+0x1ac>)
 800fec6:	2200      	movs	r2, #0
 800fec8:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800fecc:	4b30      	ldr	r3, [pc, #192]	; (800ff90 <ResetMacParameters+0x1ac>)
 800fece:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800fed2:	4b2f      	ldr	r3, [pc, #188]	; (800ff90 <ResetMacParameters+0x1ac>)
 800fed4:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800fed8:	4b2c      	ldr	r3, [pc, #176]	; (800ff8c <ResetMacParameters+0x1a8>)
 800feda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800fedc:	4a2c      	ldr	r2, [pc, #176]	; (800ff90 <ResetMacParameters+0x1ac>)
 800fede:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fee2:	4b2a      	ldr	r3, [pc, #168]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fee4:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800fee8:	4b29      	ldr	r3, [pc, #164]	; (800ff90 <ResetMacParameters+0x1ac>)
 800feea:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800feee:	4b27      	ldr	r3, [pc, #156]	; (800ff8c <ResetMacParameters+0x1a8>)
 800fef0:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800fef4:	4b26      	ldr	r3, [pc, #152]	; (800ff90 <ResetMacParameters+0x1ac>)
 800fef6:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800fefa:	4b25      	ldr	r3, [pc, #148]	; (800ff90 <ResetMacParameters+0x1ac>)
 800fefc:	2200      	movs	r2, #0
 800fefe:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800ff02:	4b23      	ldr	r3, [pc, #140]	; (800ff90 <ResetMacParameters+0x1ac>)
 800ff04:	2201      	movs	r2, #1
 800ff06:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800ff0a:	4a21      	ldr	r2, [pc, #132]	; (800ff90 <ResetMacParameters+0x1ac>)
 800ff0c:	4b20      	ldr	r3, [pc, #128]	; (800ff90 <ResetMacParameters+0x1ac>)
 800ff0e:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800ff12:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800ff16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ff18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ff1a:	682b      	ldr	r3, [r5, #0]
 800ff1c:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800ff1e:	4b1c      	ldr	r3, [pc, #112]	; (800ff90 <ResetMacParameters+0x1ac>)
 800ff20:	2201      	movs	r2, #1
 800ff22:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800ff26:	4b1a      	ldr	r3, [pc, #104]	; (800ff90 <ResetMacParameters+0x1ac>)
 800ff28:	2202      	movs	r2, #2
 800ff2a:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 800ff2e:	2300      	movs	r3, #0
 800ff30:	633b      	str	r3, [r7, #48]	; 0x30
    classBCallbacks.MacProcessNotify = NULL;
 800ff32:	2300      	movs	r3, #0
 800ff34:	637b      	str	r3, [r7, #52]	; 0x34

    if( MacCtx.MacCallbacks != NULL )
 800ff36:	4b16      	ldr	r3, [pc, #88]	; (800ff90 <ResetMacParameters+0x1ac>)
 800ff38:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d009      	beq.n	800ff54 <ResetMacParameters+0x170>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 800ff40:	4b13      	ldr	r3, [pc, #76]	; (800ff90 <ResetMacParameters+0x1ac>)
 800ff42:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ff46:	685b      	ldr	r3, [r3, #4]
 800ff48:	633b      	str	r3, [r7, #48]	; 0x30
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 800ff4a:	4b11      	ldr	r3, [pc, #68]	; (800ff90 <ResetMacParameters+0x1ac>)
 800ff4c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ff50:	691b      	ldr	r3, [r3, #16]
 800ff52:	637b      	str	r3, [r7, #52]	; 0x34
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 800ff54:	4b11      	ldr	r3, [pc, #68]	; (800ff9c <ResetMacParameters+0x1b8>)
 800ff56:	613b      	str	r3, [r7, #16]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 800ff58:	4b11      	ldr	r3, [pc, #68]	; (800ffa0 <ResetMacParameters+0x1bc>)
 800ff5a:	617b      	str	r3, [r7, #20]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 800ff5c:	4b11      	ldr	r3, [pc, #68]	; (800ffa4 <ResetMacParameters+0x1c0>)
 800ff5e:	61bb      	str	r3, [r7, #24]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 800ff60:	4b11      	ldr	r3, [pc, #68]	; (800ffa8 <ResetMacParameters+0x1c4>)
 800ff62:	61fb      	str	r3, [r7, #28]
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 800ff64:	4b11      	ldr	r3, [pc, #68]	; (800ffac <ResetMacParameters+0x1c8>)
 800ff66:	623b      	str	r3, [r7, #32]
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 800ff68:	4b11      	ldr	r3, [pc, #68]	; (800ffb0 <ResetMacParameters+0x1cc>)
 800ff6a:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 800ff6c:	4b11      	ldr	r3, [pc, #68]	; (800ffb4 <ResetMacParameters+0x1d0>)
 800ff6e:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 800ff70:	4b11      	ldr	r3, [pc, #68]	; (800ffb8 <ResetMacParameters+0x1d4>)
 800ff72:	62fb      	str	r3, [r7, #44]	; 0x2c

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 800ff74:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800ff78:	f107 0310 	add.w	r3, r7, #16
 800ff7c:	4a0f      	ldr	r2, [pc, #60]	; (800ffbc <ResetMacParameters+0x1d8>)
 800ff7e:	4618      	mov	r0, r3
 800ff80:	f001 ffec 	bl	8011f5c <LoRaMacClassBInit>
}
 800ff84:	bf00      	nop
 800ff86:	3738      	adds	r7, #56	; 0x38
 800ff88:	46bd      	mov	sp, r7
 800ff8a:	bdb0      	pop	{r4, r5, r7, pc}
 800ff8c:	2000095c 	.word	0x2000095c
 800ff90:	20000454 	.word	0x20000454
 800ff94:	20000b34 	.word	0x20000b34
 800ff98:	20000bc8 	.word	0x20000bc8
 800ff9c:	200008b4 	.word	0x200008b4
 800ffa0:	20000870 	.word	0x20000870
 800ffa4:	200008a0 	.word	0x200008a0
 800ffa8:	200008d5 	.word	0x200008d5
 800ffac:	20000a28 	.word	0x20000a28
 800ffb0:	2000099c 	.word	0x2000099c
 800ffb4:	200009a0 	.word	0x200009a0
 800ffb8:	20000a2c 	.word	0x20000a2c
 800ffbc:	20000c90 	.word	0x20000c90

0800ffc0 <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b082      	sub	sp, #8
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	6078      	str	r0, [r7, #4]
 800ffc8:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 800ffca:	6878      	ldr	r0, [r7, #4]
 800ffcc:	f00a f95e 	bl	801a28c <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 800ffd0:	4b0e      	ldr	r3, [pc, #56]	; (801000c <RxWindowSetup+0x4c>)
 800ffd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ffd4:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800ffd6:	4b0e      	ldr	r3, [pc, #56]	; (8010010 <RxWindowSetup+0x50>)
 800ffd8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ffdc:	4a0d      	ldr	r2, [pc, #52]	; (8010014 <RxWindowSetup+0x54>)
 800ffde:	6839      	ldr	r1, [r7, #0]
 800ffe0:	4618      	mov	r0, r3
 800ffe2:	f003 ffc9 	bl	8013f78 <RegionRxConfig>
 800ffe6:	4603      	mov	r3, r0
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d00a      	beq.n	8010002 <RxWindowSetup+0x42>
    {
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 800ffec:	4b07      	ldr	r3, [pc, #28]	; (801000c <RxWindowSetup+0x4c>)
 800ffee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fff0:	4a07      	ldr	r2, [pc, #28]	; (8010010 <RxWindowSetup+0x50>)
 800fff2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800fff4:	4610      	mov	r0, r2
 800fff6:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	7cda      	ldrb	r2, [r3, #19]
 800fffc:	4b06      	ldr	r3, [pc, #24]	; (8010018 <RxWindowSetup+0x58>)
 800fffe:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 8010002:	bf00      	nop
 8010004:	3708      	adds	r7, #8
 8010006:	46bd      	mov	sp, r7
 8010008:	bd80      	pop	{r7, pc}
 801000a:	bf00      	nop
 801000c:	0801ba5c 	.word	0x0801ba5c
 8010010:	2000095c 	.word	0x2000095c
 8010014:	20000874 	.word	0x20000874
 8010018:	20000454 	.word	0x20000454

0801001c <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 801001c:	b590      	push	{r4, r7, lr}
 801001e:	b083      	sub	sp, #12
 8010020:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010022:	4b18      	ldr	r3, [pc, #96]	; (8010084 <OpenContinuousRxCWindow+0x68>)
 8010024:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8010028:	4b16      	ldr	r3, [pc, #88]	; (8010084 <OpenContinuousRxCWindow+0x68>)
 801002a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801002e:	b259      	sxtb	r1, r3
 8010030:	4b14      	ldr	r3, [pc, #80]	; (8010084 <OpenContinuousRxCWindow+0x68>)
 8010032:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010036:	4b13      	ldr	r3, [pc, #76]	; (8010084 <OpenContinuousRxCWindow+0x68>)
 8010038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801003a:	4c13      	ldr	r4, [pc, #76]	; (8010088 <OpenContinuousRxCWindow+0x6c>)
 801003c:	9400      	str	r4, [sp, #0]
 801003e:	f003 ff81 	bl	8013f44 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010042:	4b12      	ldr	r3, [pc, #72]	; (801008c <OpenContinuousRxCWindow+0x70>)
 8010044:	2202      	movs	r2, #2
 8010046:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801004a:	4b10      	ldr	r3, [pc, #64]	; (801008c <OpenContinuousRxCWindow+0x70>)
 801004c:	2201      	movs	r2, #1
 801004e:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8010052:	4b0c      	ldr	r3, [pc, #48]	; (8010084 <OpenContinuousRxCWindow+0x68>)
 8010054:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010058:	4a0d      	ldr	r2, [pc, #52]	; (8010090 <OpenContinuousRxCWindow+0x74>)
 801005a:	490b      	ldr	r1, [pc, #44]	; (8010088 <OpenContinuousRxCWindow+0x6c>)
 801005c:	4618      	mov	r0, r3
 801005e:	f003 ff8b 	bl	8013f78 <RegionRxConfig>
 8010062:	4603      	mov	r3, r0
 8010064:	2b00      	cmp	r3, #0
 8010066:	d009      	beq.n	801007c <OpenContinuousRxCWindow+0x60>
    {
        Radio.Rx( 0 ); // Continuous mode
 8010068:	4b0a      	ldr	r3, [pc, #40]	; (8010094 <OpenContinuousRxCWindow+0x78>)
 801006a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801006c:	2000      	movs	r0, #0
 801006e:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8010070:	4b06      	ldr	r3, [pc, #24]	; (801008c <OpenContinuousRxCWindow+0x70>)
 8010072:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 8010076:	4b05      	ldr	r3, [pc, #20]	; (801008c <OpenContinuousRxCWindow+0x70>)
 8010078:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 801007c:	bf00      	nop
 801007e:	3704      	adds	r7, #4
 8010080:	46bd      	mov	sp, r7
 8010082:	bd90      	pop	{r4, r7, pc}
 8010084:	2000095c 	.word	0x2000095c
 8010088:	20000834 	.word	0x20000834
 801008c:	20000454 	.word	0x20000454
 8010090:	20000874 	.word	0x20000874
 8010094:	0801ba5c 	.word	0x0801ba5c

08010098 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b088      	sub	sp, #32
 801009c:	af00      	add	r7, sp, #0
 801009e:	60f8      	str	r0, [r7, #12]
 80100a0:	60b9      	str	r1, [r7, #8]
 80100a2:	603b      	str	r3, [r7, #0]
 80100a4:	4613      	mov	r3, r2
 80100a6:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 80100a8:	4b82      	ldr	r3, [pc, #520]	; (80102b4 <PrepareFrame+0x21c>)
 80100aa:	2200      	movs	r2, #0
 80100ac:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 80100ae:	4b81      	ldr	r3, [pc, #516]	; (80102b4 <PrepareFrame+0x21c>)
 80100b0:	2200      	movs	r2, #0
 80100b2:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 80100b6:	2300      	movs	r3, #0
 80100b8:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 80100ba:	2300      	movs	r3, #0
 80100bc:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 80100be:	2300      	movs	r3, #0
 80100c0:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 80100c2:	683b      	ldr	r3, [r7, #0]
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d101      	bne.n	80100cc <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 80100c8:	2300      	movs	r3, #0
 80100ca:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 80100cc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80100ce:	461a      	mov	r2, r3
 80100d0:	6839      	ldr	r1, [r7, #0]
 80100d2:	4879      	ldr	r0, [pc, #484]	; (80102b8 <PrepareFrame+0x220>)
 80100d4:	f006 f9c9 	bl	801646a <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 80100d8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80100da:	b2da      	uxtb	r2, r3
 80100dc:	4b75      	ldr	r3, [pc, #468]	; (80102b4 <PrepareFrame+0x21c>)
 80100de:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	781a      	ldrb	r2, [r3, #0]
 80100e6:	4b73      	ldr	r3, [pc, #460]	; (80102b4 <PrepareFrame+0x21c>)
 80100e8:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	781b      	ldrb	r3, [r3, #0]
 80100ee:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80100f2:	b2db      	uxtb	r3, r3
 80100f4:	2b07      	cmp	r3, #7
 80100f6:	f000 80b9 	beq.w	801026c <PrepareFrame+0x1d4>
 80100fa:	2b07      	cmp	r3, #7
 80100fc:	f300 80d0 	bgt.w	80102a0 <PrepareFrame+0x208>
 8010100:	2b02      	cmp	r3, #2
 8010102:	d006      	beq.n	8010112 <PrepareFrame+0x7a>
 8010104:	2b04      	cmp	r3, #4
 8010106:	f040 80cb 	bne.w	80102a0 <PrepareFrame+0x208>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 801010a:	4b6a      	ldr	r3, [pc, #424]	; (80102b4 <PrepareFrame+0x21c>)
 801010c:	2201      	movs	r2, #1
 801010e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8010112:	4b68      	ldr	r3, [pc, #416]	; (80102b4 <PrepareFrame+0x21c>)
 8010114:	2204      	movs	r2, #4
 8010116:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 801011a:	4b66      	ldr	r3, [pc, #408]	; (80102b4 <PrepareFrame+0x21c>)
 801011c:	4a67      	ldr	r2, [pc, #412]	; (80102bc <PrepareFrame+0x224>)
 801011e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8010122:	4b64      	ldr	r3, [pc, #400]	; (80102b4 <PrepareFrame+0x21c>)
 8010124:	22ff      	movs	r2, #255	; 0xff
 8010126:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	781a      	ldrb	r2, [r3, #0]
 801012e:	4b61      	ldr	r3, [pc, #388]	; (80102b4 <PrepareFrame+0x21c>)
 8010130:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8010134:	4a5f      	ldr	r2, [pc, #380]	; (80102b4 <PrepareFrame+0x21c>)
 8010136:	79fb      	ldrb	r3, [r7, #7]
 8010138:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 801013c:	4b60      	ldr	r3, [pc, #384]	; (80102c0 <PrepareFrame+0x228>)
 801013e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010142:	4a5c      	ldr	r2, [pc, #368]	; (80102b4 <PrepareFrame+0x21c>)
 8010144:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8010148:	68bb      	ldr	r3, [r7, #8]
 801014a:	781a      	ldrb	r2, [r3, #0]
 801014c:	4b59      	ldr	r3, [pc, #356]	; (80102b4 <PrepareFrame+0x21c>)
 801014e:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8010152:	4b58      	ldr	r3, [pc, #352]	; (80102b4 <PrepareFrame+0x21c>)
 8010154:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 8010158:	4b56      	ldr	r3, [pc, #344]	; (80102b4 <PrepareFrame+0x21c>)
 801015a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 801015e:	4b55      	ldr	r3, [pc, #340]	; (80102b4 <PrepareFrame+0x21c>)
 8010160:	4a55      	ldr	r2, [pc, #340]	; (80102b8 <PrepareFrame+0x220>)
 8010162:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8010166:	f107 0318 	add.w	r3, r7, #24
 801016a:	4618      	mov	r0, r3
 801016c:	f002 ffd8 	bl	8013120 <LoRaMacCryptoGetFCntUp>
 8010170:	4603      	mov	r3, r0
 8010172:	2b00      	cmp	r3, #0
 8010174:	d001      	beq.n	801017a <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8010176:	2312      	movs	r3, #18
 8010178:	e098      	b.n	80102ac <PrepareFrame+0x214>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 801017a:	69bb      	ldr	r3, [r7, #24]
 801017c:	b29a      	uxth	r2, r3
 801017e:	4b4d      	ldr	r3, [pc, #308]	; (80102b4 <PrepareFrame+0x21c>)
 8010180:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 8010184:	4b4b      	ldr	r3, [pc, #300]	; (80102b4 <PrepareFrame+0x21c>)
 8010186:	2200      	movs	r2, #0
 8010188:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = false;
 801018c:	4b49      	ldr	r3, [pc, #292]	; (80102b4 <PrepareFrame+0x21c>)
 801018e:	2200      	movs	r2, #0
 8010190:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8010194:	69bb      	ldr	r3, [r7, #24]
 8010196:	4a47      	ldr	r2, [pc, #284]	; (80102b4 <PrepareFrame+0x21c>)
 8010198:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801019c:	f107 0314 	add.w	r3, r7, #20
 80101a0:	4618      	mov	r0, r3
 80101a2:	f002 f99b 	bl	80124dc <LoRaMacCommandsGetSizeSerializedCmds>
 80101a6:	4603      	mov	r3, r0
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d001      	beq.n	80101b0 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80101ac:	2313      	movs	r3, #19
 80101ae:	e07d      	b.n	80102ac <PrepareFrame+0x214>
            }

            if( macCmdsSize > 0 )
 80101b0:	697b      	ldr	r3, [r7, #20]
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d076      	beq.n	80102a4 <PrepareFrame+0x20c>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 80101b6:	4b42      	ldr	r3, [pc, #264]	; (80102c0 <PrepareFrame+0x228>)
 80101b8:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 80101bc:	4618      	mov	r0, r3
 80101be:	f7fe fdab 	bl	800ed18 <GetMaxAppPayloadWithoutFOptsLength>
 80101c2:	4603      	mov	r3, r0
 80101c4:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80101c6:	4b3b      	ldr	r3, [pc, #236]	; (80102b4 <PrepareFrame+0x21c>)
 80101c8:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d01d      	beq.n	801020c <PrepareFrame+0x174>
 80101d0:	697b      	ldr	r3, [r7, #20]
 80101d2:	2b0f      	cmp	r3, #15
 80101d4:	d81a      	bhi.n	801020c <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 80101d6:	f107 0314 	add.w	r3, r7, #20
 80101da:	4a3a      	ldr	r2, [pc, #232]	; (80102c4 <PrepareFrame+0x22c>)
 80101dc:	4619      	mov	r1, r3
 80101de:	200f      	movs	r0, #15
 80101e0:	f002 f992 	bl	8012508 <LoRaMacCommandsSerializeCmds>
 80101e4:	4603      	mov	r3, r0
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d001      	beq.n	80101ee <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80101ea:	2313      	movs	r3, #19
 80101ec:	e05e      	b.n	80102ac <PrepareFrame+0x214>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 80101ee:	697b      	ldr	r3, [r7, #20]
 80101f0:	f003 030f 	and.w	r3, r3, #15
 80101f4:	b2d9      	uxtb	r1, r3
 80101f6:	68ba      	ldr	r2, [r7, #8]
 80101f8:	7813      	ldrb	r3, [r2, #0]
 80101fa:	f361 0303 	bfi	r3, r1, #0, #4
 80101fe:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8010200:	68bb      	ldr	r3, [r7, #8]
 8010202:	781a      	ldrb	r2, [r3, #0]
 8010204:	4b2b      	ldr	r3, [pc, #172]	; (80102b4 <PrepareFrame+0x21c>)
 8010206:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 801020a:	e04b      	b.n	80102a4 <PrepareFrame+0x20c>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 801020c:	4b29      	ldr	r3, [pc, #164]	; (80102b4 <PrepareFrame+0x21c>)
 801020e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8010212:	2b00      	cmp	r3, #0
 8010214:	d010      	beq.n	8010238 <PrepareFrame+0x1a0>
 8010216:	697b      	ldr	r3, [r7, #20]
 8010218:	2b0f      	cmp	r3, #15
 801021a:	d90d      	bls.n	8010238 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 801021c:	7ffb      	ldrb	r3, [r7, #31]
 801021e:	f107 0114 	add.w	r1, r7, #20
 8010222:	4a29      	ldr	r2, [pc, #164]	; (80102c8 <PrepareFrame+0x230>)
 8010224:	4618      	mov	r0, r3
 8010226:	f002 f96f 	bl	8012508 <LoRaMacCommandsSerializeCmds>
 801022a:	4603      	mov	r3, r0
 801022c:	2b00      	cmp	r3, #0
 801022e:	d001      	beq.n	8010234 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010230:	2313      	movs	r3, #19
 8010232:	e03b      	b.n	80102ac <PrepareFrame+0x214>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8010234:	230a      	movs	r3, #10
 8010236:	e039      	b.n	80102ac <PrepareFrame+0x214>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8010238:	7ffb      	ldrb	r3, [r7, #31]
 801023a:	f107 0114 	add.w	r1, r7, #20
 801023e:	4a22      	ldr	r2, [pc, #136]	; (80102c8 <PrepareFrame+0x230>)
 8010240:	4618      	mov	r0, r3
 8010242:	f002 f961 	bl	8012508 <LoRaMacCommandsSerializeCmds>
 8010246:	4603      	mov	r3, r0
 8010248:	2b00      	cmp	r3, #0
 801024a:	d001      	beq.n	8010250 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801024c:	2313      	movs	r3, #19
 801024e:	e02d      	b.n	80102ac <PrepareFrame+0x214>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8010250:	4b18      	ldr	r3, [pc, #96]	; (80102b4 <PrepareFrame+0x21c>)
 8010252:	2200      	movs	r2, #0
 8010254:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8010258:	4b16      	ldr	r3, [pc, #88]	; (80102b4 <PrepareFrame+0x21c>)
 801025a:	4a1b      	ldr	r2, [pc, #108]	; (80102c8 <PrepareFrame+0x230>)
 801025c:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8010260:	697b      	ldr	r3, [r7, #20]
 8010262:	b2da      	uxtb	r2, r3
 8010264:	4b13      	ldr	r3, [pc, #76]	; (80102b4 <PrepareFrame+0x21c>)
 8010266:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 801026a:	e01b      	b.n	80102a4 <PrepareFrame+0x20c>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 801026c:	683b      	ldr	r3, [r7, #0]
 801026e:	2b00      	cmp	r3, #0
 8010270:	d01a      	beq.n	80102a8 <PrepareFrame+0x210>
 8010272:	4b10      	ldr	r3, [pc, #64]	; (80102b4 <PrepareFrame+0x21c>)
 8010274:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8010278:	2b00      	cmp	r3, #0
 801027a:	d015      	beq.n	80102a8 <PrepareFrame+0x210>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 801027c:	4813      	ldr	r0, [pc, #76]	; (80102cc <PrepareFrame+0x234>)
 801027e:	4b0d      	ldr	r3, [pc, #52]	; (80102b4 <PrepareFrame+0x21c>)
 8010280:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8010284:	b29b      	uxth	r3, r3
 8010286:	461a      	mov	r2, r3
 8010288:	6839      	ldr	r1, [r7, #0]
 801028a:	f006 f8ee 	bl	801646a <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 801028e:	4b09      	ldr	r3, [pc, #36]	; (80102b4 <PrepareFrame+0x21c>)
 8010290:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8010294:	b29b      	uxth	r3, r3
 8010296:	3301      	adds	r3, #1
 8010298:	b29a      	uxth	r2, r3
 801029a:	4b06      	ldr	r3, [pc, #24]	; (80102b4 <PrepareFrame+0x21c>)
 801029c:	801a      	strh	r2, [r3, #0]
            }
            break;
 801029e:	e003      	b.n	80102a8 <PrepareFrame+0x210>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80102a0:	2302      	movs	r3, #2
 80102a2:	e003      	b.n	80102ac <PrepareFrame+0x214>
            break;
 80102a4:	bf00      	nop
 80102a6:	e000      	b.n	80102aa <PrepareFrame+0x212>
            break;
 80102a8:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 80102aa:	2300      	movs	r3, #0
}
 80102ac:	4618      	mov	r0, r3
 80102ae:	3720      	adds	r7, #32
 80102b0:	46bd      	mov	sp, r7
 80102b2:	bd80      	pop	{r7, pc}
 80102b4:	20000454 	.word	0x20000454
 80102b8:	2000058c 	.word	0x2000058c
 80102bc:	20000456 	.word	0x20000456
 80102c0:	2000095c 	.word	0x2000095c
 80102c4:	2000056c 	.word	0x2000056c
 80102c8:	200008dc 	.word	0x200008dc
 80102cc:	20000457 	.word	0x20000457

080102d0 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 80102d0:	b580      	push	{r7, lr}
 80102d2:	b08a      	sub	sp, #40	; 0x28
 80102d4:	af00      	add	r7, sp, #0
 80102d6:	4603      	mov	r3, r0
 80102d8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80102da:	2303      	movs	r3, #3
 80102dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 80102e0:	2300      	movs	r3, #0
 80102e2:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 80102e4:	79fb      	ldrb	r3, [r7, #7]
 80102e6:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80102e8:	4b47      	ldr	r3, [pc, #284]	; (8010408 <SendFrameOnChannel+0x138>)
 80102ea:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 80102ee:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80102f0:	4b45      	ldr	r3, [pc, #276]	; (8010408 <SendFrameOnChannel+0x138>)
 80102f2:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 80102f6:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 80102f8:	4b43      	ldr	r3, [pc, #268]	; (8010408 <SendFrameOnChannel+0x138>)
 80102fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80102fc:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80102fe:	4b42      	ldr	r3, [pc, #264]	; (8010408 <SendFrameOnChannel+0x138>)
 8010300:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010302:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8010304:	4b41      	ldr	r3, [pc, #260]	; (801040c <SendFrameOnChannel+0x13c>)
 8010306:	881b      	ldrh	r3, [r3, #0]
 8010308:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 801030a:	4b3f      	ldr	r3, [pc, #252]	; (8010408 <SendFrameOnChannel+0x138>)
 801030c:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8010310:	f107 020f 	add.w	r2, r7, #15
 8010314:	f107 0110 	add.w	r1, r7, #16
 8010318:	4b3d      	ldr	r3, [pc, #244]	; (8010410 <SendFrameOnChannel+0x140>)
 801031a:	f003 fe42 	bl	8013fa2 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801031e:	4b3b      	ldr	r3, [pc, #236]	; (801040c <SendFrameOnChannel+0x13c>)
 8010320:	2201      	movs	r2, #1
 8010322:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010326:	4b38      	ldr	r3, [pc, #224]	; (8010408 <SendFrameOnChannel+0x138>)
 8010328:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801032c:	b2da      	uxtb	r2, r3
 801032e:	4b37      	ldr	r3, [pc, #220]	; (801040c <SendFrameOnChannel+0x13c>)
 8010330:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
    MacCtx.McpsConfirm.TxPower = txPower;
 8010334:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8010338:	4b34      	ldr	r3, [pc, #208]	; (801040c <SendFrameOnChannel+0x13c>)
 801033a:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
    MacCtx.McpsConfirm.Channel = channel;
 801033e:	79fb      	ldrb	r3, [r7, #7]
 8010340:	4a32      	ldr	r2, [pc, #200]	; (801040c <SendFrameOnChannel+0x13c>)
 8010342:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8010346:	4b31      	ldr	r3, [pc, #196]	; (801040c <SendFrameOnChannel+0x13c>)
 8010348:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 801034c:	4a2f      	ldr	r2, [pc, #188]	; (801040c <SendFrameOnChannel+0x13c>)
 801034e:	f8c2 3440 	str.w	r3, [r2, #1088]	; 0x440
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8010352:	4b2e      	ldr	r3, [pc, #184]	; (801040c <SendFrameOnChannel+0x13c>)
 8010354:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8010358:	4a2c      	ldr	r2, [pc, #176]	; (801040c <SendFrameOnChannel+0x13c>)
 801035a:	f8c2 3450 	str.w	r3, [r2, #1104]	; 0x450

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 801035e:	f001 fe69 	bl	8012034 <LoRaMacClassBIsBeaconModeActive>
 8010362:	4603      	mov	r3, r0
 8010364:	2b00      	cmp	r3, #0
 8010366:	d00b      	beq.n	8010380 <SendFrameOnChannel+0xb0>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8010368:	4b28      	ldr	r3, [pc, #160]	; (801040c <SendFrameOnChannel+0x13c>)
 801036a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 801036e:	4618      	mov	r0, r3
 8010370:	f001 fecb 	bl	801210a <LoRaMacClassBIsUplinkCollision>
 8010374:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8010376:	6a3b      	ldr	r3, [r7, #32]
 8010378:	2b00      	cmp	r3, #0
 801037a:	d001      	beq.n	8010380 <SendFrameOnChannel+0xb0>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 801037c:	2310      	movs	r3, #16
 801037e:	e03e      	b.n	80103fe <SendFrameOnChannel+0x12e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8010380:	4b21      	ldr	r3, [pc, #132]	; (8010408 <SendFrameOnChannel+0x138>)
 8010382:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8010386:	2b01      	cmp	r3, #1
 8010388:	d101      	bne.n	801038e <SendFrameOnChannel+0xbe>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 801038a:	f001 fec8 	bl	801211e <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 801038e:	f001 fe62 	bl	8012056 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 8010392:	4b1d      	ldr	r3, [pc, #116]	; (8010408 <SendFrameOnChannel+0x138>)
 8010394:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8010398:	b2db      	uxtb	r3, r3
 801039a:	4a1c      	ldr	r2, [pc, #112]	; (801040c <SendFrameOnChannel+0x13c>)
 801039c:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 80103a0:	4611      	mov	r1, r2
 80103a2:	4618      	mov	r0, r3
 80103a4:	f7ff fc88 	bl	800fcb8 <SecureFrame>
 80103a8:	4603      	mov	r3, r0
 80103aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 80103ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d002      	beq.n	80103bc <SendFrameOnChannel+0xec>
    {
        return status;
 80103b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80103ba:	e020      	b.n	80103fe <SendFrameOnChannel+0x12e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80103bc:	4b13      	ldr	r3, [pc, #76]	; (801040c <SendFrameOnChannel+0x13c>)
 80103be:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80103c2:	f043 0302 	orr.w	r3, r3, #2
 80103c6:	4a11      	ldr	r2, [pc, #68]	; (801040c <SendFrameOnChannel+0x13c>)
 80103c8:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 80103cc:	4b0f      	ldr	r3, [pc, #60]	; (801040c <SendFrameOnChannel+0x13c>)
 80103ce:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80103d2:	f083 0301 	eor.w	r3, r3, #1
 80103d6:	b2db      	uxtb	r3, r3
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d007      	beq.n	80103ec <SendFrameOnChannel+0x11c>
    {
        MacCtx.ChannelsNbTransCounter++;
 80103dc:	4b0b      	ldr	r3, [pc, #44]	; (801040c <SendFrameOnChannel+0x13c>)
 80103de:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 80103e2:	3301      	adds	r3, #1
 80103e4:	b2da      	uxtb	r2, r3
 80103e6:	4b09      	ldr	r3, [pc, #36]	; (801040c <SendFrameOnChannel+0x13c>)
 80103e8:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 80103ec:	4b09      	ldr	r3, [pc, #36]	; (8010414 <SendFrameOnChannel+0x144>)
 80103ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80103f0:	4a06      	ldr	r2, [pc, #24]	; (801040c <SendFrameOnChannel+0x13c>)
 80103f2:	8812      	ldrh	r2, [r2, #0]
 80103f4:	b2d2      	uxtb	r2, r2
 80103f6:	4611      	mov	r1, r2
 80103f8:	4807      	ldr	r0, [pc, #28]	; (8010418 <SendFrameOnChannel+0x148>)
 80103fa:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 80103fc:	2300      	movs	r3, #0
}
 80103fe:	4618      	mov	r0, r3
 8010400:	3728      	adds	r7, #40	; 0x28
 8010402:	46bd      	mov	sp, r7
 8010404:	bd80      	pop	{r7, pc}
 8010406:	bf00      	nop
 8010408:	2000095c 	.word	0x2000095c
 801040c:	20000454 	.word	0x20000454
 8010410:	2000086c 	.word	0x2000086c
 8010414:	0801ba5c 	.word	0x0801ba5c
 8010418:	20000456 	.word	0x20000456

0801041c <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 801041c:	b580      	push	{r7, lr}
 801041e:	b086      	sub	sp, #24
 8010420:	af00      	add	r7, sp, #0
 8010422:	4603      	mov	r3, r0
 8010424:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 8010426:	4b15      	ldr	r3, [pc, #84]	; (801047c <SetTxContinuousWave+0x60>)
 8010428:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 801042c:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801042e:	4b14      	ldr	r3, [pc, #80]	; (8010480 <SetTxContinuousWave+0x64>)
 8010430:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8010434:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010436:	4b12      	ldr	r3, [pc, #72]	; (8010480 <SetTxContinuousWave+0x64>)
 8010438:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 801043c:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 801043e:	4b10      	ldr	r3, [pc, #64]	; (8010480 <SetTxContinuousWave+0x64>)
 8010440:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010442:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8010444:	4b0e      	ldr	r3, [pc, #56]	; (8010480 <SetTxContinuousWave+0x64>)
 8010446:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010448:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 801044a:	88fb      	ldrh	r3, [r7, #6]
 801044c:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( Nvm.MacGroup2.Region, &continuousWave );
 801044e:	4b0c      	ldr	r3, [pc, #48]	; (8010480 <SetTxContinuousWave+0x64>)
 8010450:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010454:	f107 0208 	add.w	r2, r7, #8
 8010458:	4611      	mov	r1, r2
 801045a:	4618      	mov	r0, r3
 801045c:	f003 fe50 	bl	8014100 <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8010460:	4b06      	ldr	r3, [pc, #24]	; (801047c <SetTxContinuousWave+0x60>)
 8010462:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8010466:	f043 0302 	orr.w	r3, r3, #2
 801046a:	4a04      	ldr	r2, [pc, #16]	; (801047c <SetTxContinuousWave+0x60>)
 801046c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8010470:	2300      	movs	r3, #0
}
 8010472:	4618      	mov	r0, r3
 8010474:	3718      	adds	r7, #24
 8010476:	46bd      	mov	sp, r7
 8010478:	bd80      	pop	{r7, pc}
 801047a:	bf00      	nop
 801047c:	20000454 	.word	0x20000454
 8010480:	2000095c 	.word	0x2000095c

08010484 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8010484:	b580      	push	{r7, lr}
 8010486:	b082      	sub	sp, #8
 8010488:	af00      	add	r7, sp, #0
 801048a:	4603      	mov	r3, r0
 801048c:	6039      	str	r1, [r7, #0]
 801048e:	80fb      	strh	r3, [r7, #6]
 8010490:	4613      	mov	r3, r2
 8010492:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8010494:	4b09      	ldr	r3, [pc, #36]	; (80104bc <SetTxContinuousWave1+0x38>)
 8010496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010498:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801049c:	88fa      	ldrh	r2, [r7, #6]
 801049e:	6838      	ldr	r0, [r7, #0]
 80104a0:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80104a2:	4b07      	ldr	r3, [pc, #28]	; (80104c0 <SetTxContinuousWave1+0x3c>)
 80104a4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80104a8:	f043 0302 	orr.w	r3, r3, #2
 80104ac:	4a04      	ldr	r2, [pc, #16]	; (80104c0 <SetTxContinuousWave1+0x3c>)
 80104ae:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 80104b2:	2300      	movs	r3, #0
}
 80104b4:	4618      	mov	r0, r3
 80104b6:	3708      	adds	r7, #8
 80104b8:	46bd      	mov	sp, r7
 80104ba:	bd80      	pop	{r7, pc}
 80104bc:	0801ba5c 	.word	0x0801ba5c
 80104c0:	20000454 	.word	0x20000454

080104c4 <GetNvmData>:

LoRaMacNvmData_t* GetNvmData( void )
{
 80104c4:	b480      	push	{r7}
 80104c6:	af00      	add	r7, sp, #0
    return &Nvm;
 80104c8:	4b02      	ldr	r3, [pc, #8]	; (80104d4 <GetNvmData+0x10>)
}
 80104ca:	4618      	mov	r0, r3
 80104cc:	46bd      	mov	sp, r7
 80104ce:	bc80      	pop	{r7}
 80104d0:	4770      	bx	lr
 80104d2:	bf00      	nop
 80104d4:	2000095c 	.word	0x2000095c

080104d8 <RestoreNvmData>:

LoRaMacStatus_t RestoreNvmData( LoRaMacNvmData_t* nvm )
{
 80104d8:	b580      	push	{r7, lr}
 80104da:	b084      	sub	sp, #16
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 80104e0:	2300      	movs	r3, #0
 80104e2:	60fb      	str	r3, [r7, #12]

    // Status and parameter validation
    if( nvm == NULL )
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d101      	bne.n	80104ee <RestoreNvmData+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80104ea:	2303      	movs	r3, #3
 80104ec:	e09a      	b.n	8010624 <RestoreNvmData+0x14c>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 80104ee:	4b4f      	ldr	r3, [pc, #316]	; (801062c <RestoreNvmData+0x154>)
 80104f0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80104f4:	2b01      	cmp	r3, #1
 80104f6:	d001      	beq.n	80104fc <RestoreNvmData+0x24>
    {
        return LORAMAC_STATUS_BUSY;
 80104f8:	2301      	movs	r3, #1
 80104fa:	e093      	b.n	8010624 <RestoreNvmData+0x14c>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvm->Crypto, sizeof( nvm->Crypto ) -
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	2124      	movs	r1, #36	; 0x24
 8010500:	4618      	mov	r0, r3
 8010502:	f006 f807 	bl	8016514 <Crc32>
 8010506:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->Crypto.Crc32 ) );
    if( crc == nvm->Crypto.Crc32 )
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801050c:	68fa      	ldr	r2, [r7, #12]
 801050e:	429a      	cmp	r2, r3
 8010510:	d105      	bne.n	801051e <RestoreNvmData+0x46>
    {
        memcpy1( ( uint8_t* ) &Nvm.Crypto, ( uint8_t* ) &nvm->Crypto,
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	2228      	movs	r2, #40	; 0x28
 8010516:	4619      	mov	r1, r3
 8010518:	4845      	ldr	r0, [pc, #276]	; (8010630 <RestoreNvmData+0x158>)
 801051a:	f005 ffa6 	bl	801646a <memcpy1>
                 sizeof( Nvm.Crypto ) );
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvm->MacGroup1, sizeof( nvm->MacGroup1 ) -
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	3328      	adds	r3, #40	; 0x28
 8010522:	2114      	movs	r1, #20
 8010524:	4618      	mov	r0, r3
 8010526:	f005 fff5 	bl	8016514 <Crc32>
 801052a:	60f8      	str	r0, [r7, #12]
                                               sizeof( nvm->MacGroup1.Crc32 ) );
    if( crc == nvm->MacGroup1.Crc32 )
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010530:	68fa      	ldr	r2, [r7, #12]
 8010532:	429a      	cmp	r2, r3
 8010534:	d106      	bne.n	8010544 <RestoreNvmData+0x6c>
    {
        memcpy1( ( uint8_t* ) &Nvm.MacGroup1, ( uint8_t* ) &nvm->MacGroup1,
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	3328      	adds	r3, #40	; 0x28
 801053a:	2218      	movs	r2, #24
 801053c:	4619      	mov	r1, r3
 801053e:	483d      	ldr	r0, [pc, #244]	; (8010634 <RestoreNvmData+0x15c>)
 8010540:	f005 ff93 	bl	801646a <memcpy1>
                 sizeof( Nvm.MacGroup1 ) );
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvm->MacGroup2, sizeof( nvm->MacGroup2 ) -
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	3340      	adds	r3, #64	; 0x40
 8010548:	21d4      	movs	r1, #212	; 0xd4
 801054a:	4618      	mov	r0, r3
 801054c:	f005 ffe2 	bl	8016514 <Crc32>
 8010550:	60f8      	str	r0, [r7, #12]
                                               sizeof( nvm->MacGroup2.Crc32 ) );
    if( crc == nvm->MacGroup2.Crc32 )
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010558:	68fa      	ldr	r2, [r7, #12]
 801055a:	429a      	cmp	r2, r3
 801055c:	d11f      	bne.n	801059e <RestoreNvmData+0xc6>
    {
        memcpy1( ( uint8_t* ) &Nvm.MacGroup2, ( uint8_t* ) &nvm->MacGroup2,
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	3340      	adds	r3, #64	; 0x40
 8010562:	22d8      	movs	r2, #216	; 0xd8
 8010564:	4619      	mov	r1, r3
 8010566:	4834      	ldr	r0, [pc, #208]	; (8010638 <RestoreNvmData+0x160>)
 8010568:	f005 ff7f 	bl	801646a <memcpy1>
                 sizeof( Nvm.MacGroup2 ) );

        // Initialize RxC config parameters.
        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 801056c:	4b2f      	ldr	r3, [pc, #188]	; (801062c <RestoreNvmData+0x154>)
 801056e:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8010572:	4b2e      	ldr	r3, [pc, #184]	; (801062c <RestoreNvmData+0x154>)
 8010574:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8010578:	4b2d      	ldr	r3, [pc, #180]	; (8010630 <RestoreNvmData+0x158>)
 801057a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801057c:	4a2b      	ldr	r2, [pc, #172]	; (801062c <RestoreNvmData+0x154>)
 801057e:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010582:	4b2b      	ldr	r3, [pc, #172]	; (8010630 <RestoreNvmData+0x158>)
 8010584:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 8010588:	4b28      	ldr	r3, [pc, #160]	; (801062c <RestoreNvmData+0x154>)
 801058a:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
        MacCtx.RxWindowCConfig.RxContinuous = true;
 801058e:	4b27      	ldr	r3, [pc, #156]	; (801062c <RestoreNvmData+0x154>)
 8010590:	2201      	movs	r2, #1
 8010592:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010596:	4b25      	ldr	r3, [pc, #148]	; (801062c <RestoreNvmData+0x154>)
 8010598:	2202      	movs	r2, #2
 801059a:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvm->SecureElement, sizeof( nvm->SecureElement ) -
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	f503 738c 	add.w	r3, r3, #280	; 0x118
 80105a4:	21bc      	movs	r1, #188	; 0xbc
 80105a6:	4618      	mov	r0, r3
 80105a8:	f005 ffb4 	bl	8016514 <Crc32>
 80105ac:	60f8      	str	r0, [r7, #12]
                                                   sizeof( nvm->SecureElement.Crc32 ) );
    if( crc == nvm->SecureElement.Crc32 )
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 80105b4:	68fa      	ldr	r2, [r7, #12]
 80105b6:	429a      	cmp	r2, r3
 80105b8:	d107      	bne.n	80105ca <RestoreNvmData+0xf2>
    {
        memcpy1( ( uint8_t* ) &Nvm.SecureElement,( uint8_t* ) &nvm->SecureElement,
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	f503 738c 	add.w	r3, r3, #280	; 0x118
 80105c0:	22c0      	movs	r2, #192	; 0xc0
 80105c2:	4619      	mov	r1, r3
 80105c4:	481d      	ldr	r0, [pc, #116]	; (801063c <RestoreNvmData+0x164>)
 80105c6:	f005 ff50 	bl	801646a <memcpy1>
                 sizeof( Nvm.SecureElement ) );
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvm->RegionGroup1, sizeof( nvm->RegionGroup1 ) -
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 80105d0:	2190      	movs	r1, #144	; 0x90
 80105d2:	4618      	mov	r0, r3
 80105d4:	f005 ff9e 	bl	8016514 <Crc32>
 80105d8:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->RegionGroup1.Crc32 ) );
    if( crc == nvm->RegionGroup1.Crc32 )
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80105e0:	68fa      	ldr	r2, [r7, #12]
 80105e2:	429a      	cmp	r2, r3
 80105e4:	d107      	bne.n	80105f6 <RestoreNvmData+0x11e>
    {
        memcpy1( ( uint8_t* ) &Nvm.RegionGroup1,( uint8_t* ) &nvm->RegionGroup1,
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 80105ec:	2294      	movs	r2, #148	; 0x94
 80105ee:	4619      	mov	r1, r3
 80105f0:	4813      	ldr	r0, [pc, #76]	; (8010640 <RestoreNvmData+0x168>)
 80105f2:	f005 ff3a 	bl	801646a <memcpy1>
                 sizeof( Nvm.RegionGroup1 ) );
    }

    crc = Crc32( ( uint8_t* ) &nvm->ClassB, sizeof( nvm->ClassB ) -
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	f503 734d 	add.w	r3, r3, #820	; 0x334
 80105fc:	2114      	movs	r1, #20
 80105fe:	4618      	mov	r0, r3
 8010600:	f005 ff88 	bl	8016514 <Crc32>
 8010604:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->ClassB.Crc32 ) );
    if( crc == nvm->ClassB.Crc32 )
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801060c:	68fa      	ldr	r2, [r7, #12]
 801060e:	429a      	cmp	r2, r3
 8010610:	d107      	bne.n	8010622 <RestoreNvmData+0x14a>
    {
        memcpy1( ( uint8_t* ) &Nvm.ClassB,( uint8_t* ) &nvm->ClassB,
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8010618:	2218      	movs	r2, #24
 801061a:	4619      	mov	r1, r3
 801061c:	4809      	ldr	r0, [pc, #36]	; (8010644 <RestoreNvmData+0x16c>)
 801061e:	f005 ff24 	bl	801646a <memcpy1>
                 sizeof( Nvm.ClassB ) );
    }

    return LORAMAC_STATUS_OK;
 8010622:	2300      	movs	r3, #0
}
 8010624:	4618      	mov	r0, r3
 8010626:	3710      	adds	r7, #16
 8010628:	46bd      	mov	sp, r7
 801062a:	bd80      	pop	{r7, pc}
 801062c:	20000454 	.word	0x20000454
 8010630:	2000095c 	.word	0x2000095c
 8010634:	20000984 	.word	0x20000984
 8010638:	2000099c 	.word	0x2000099c
 801063c:	20000a74 	.word	0x20000a74
 8010640:	20000b34 	.word	0x20000b34
 8010644:	20000c90 	.word	0x20000c90

08010648 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8010648:	b480      	push	{r7}
 801064a:	b083      	sub	sp, #12
 801064c:	af00      	add	r7, sp, #0
 801064e:	6078      	str	r0, [r7, #4]
 8010650:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	2b00      	cmp	r3, #0
 8010656:	d002      	beq.n	801065e <DetermineFrameType+0x16>
 8010658:	683b      	ldr	r3, [r7, #0]
 801065a:	2b00      	cmp	r3, #0
 801065c:	d101      	bne.n	8010662 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801065e:	2303      	movs	r3, #3
 8010660:	e03b      	b.n	80106da <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	7b1b      	ldrb	r3, [r3, #12]
 8010666:	f003 030f 	and.w	r3, r3, #15
 801066a:	b2db      	uxtb	r3, r3
 801066c:	2b00      	cmp	r3, #0
 801066e:	d008      	beq.n	8010682 <DetermineFrameType+0x3a>
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d003      	beq.n	8010682 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 801067a:	683b      	ldr	r3, [r7, #0]
 801067c:	2200      	movs	r2, #0
 801067e:	701a      	strb	r2, [r3, #0]
 8010680:	e02a      	b.n	80106d8 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010688:	2b00      	cmp	r3, #0
 801068a:	d103      	bne.n	8010694 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 801068c:	683b      	ldr	r3, [r7, #0]
 801068e:	2201      	movs	r2, #1
 8010690:	701a      	strb	r2, [r3, #0]
 8010692:	e021      	b.n	80106d8 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	7b1b      	ldrb	r3, [r3, #12]
 8010698:	f003 030f 	and.w	r3, r3, #15
 801069c:	b2db      	uxtb	r3, r3
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d108      	bne.n	80106b4 <DetermineFrameType+0x6c>
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	d103      	bne.n	80106b4 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 80106ac:	683b      	ldr	r3, [r7, #0]
 80106ae:	2202      	movs	r2, #2
 80106b0:	701a      	strb	r2, [r3, #0]
 80106b2:	e011      	b.n	80106d8 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	7b1b      	ldrb	r3, [r3, #12]
 80106b8:	f003 030f 	and.w	r3, r3, #15
 80106bc:	b2db      	uxtb	r3, r3
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d108      	bne.n	80106d4 <DetermineFrameType+0x8c>
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d003      	beq.n	80106d4 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 80106cc:	683b      	ldr	r3, [r7, #0]
 80106ce:	2203      	movs	r2, #3
 80106d0:	701a      	strb	r2, [r3, #0]
 80106d2:	e001      	b.n	80106d8 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 80106d4:	2317      	movs	r3, #23
 80106d6:	e000      	b.n	80106da <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 80106d8:	2300      	movs	r3, #0
}
 80106da:	4618      	mov	r0, r3
 80106dc:	370c      	adds	r7, #12
 80106de:	46bd      	mov	sp, r7
 80106e0:	bc80      	pop	{r7}
 80106e2:	4770      	bx	lr

080106e4 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 80106e4:	b480      	push	{r7}
 80106e6:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 80106e8:	4b12      	ldr	r3, [pc, #72]	; (8010734 <CheckRetransUnconfirmedUplink+0x50>)
 80106ea:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        Nvm.MacGroup2.MacParams.ChannelsNbTrans )
 80106ee:	4b12      	ldr	r3, [pc, #72]	; (8010738 <CheckRetransUnconfirmedUplink+0x54>)
 80106f0:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    if( MacCtx.ChannelsNbTransCounter >=
 80106f4:	429a      	cmp	r2, r3
 80106f6:	d301      	bcc.n	80106fc <CheckRetransUnconfirmedUplink+0x18>
    {
        return true;
 80106f8:	2301      	movs	r3, #1
 80106fa:	e016      	b.n	801072a <CheckRetransUnconfirmedUplink+0x46>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80106fc:	4b0d      	ldr	r3, [pc, #52]	; (8010734 <CheckRetransUnconfirmedUplink+0x50>)
 80106fe:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8010702:	f003 0302 	and.w	r3, r3, #2
 8010706:	b2db      	uxtb	r3, r3
 8010708:	2b00      	cmp	r3, #0
 801070a:	d00d      	beq.n	8010728 <CheckRetransUnconfirmedUplink+0x44>
    {
        // For Class A stop in each case
        if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 801070c:	4b0a      	ldr	r3, [pc, #40]	; (8010738 <CheckRetransUnconfirmedUplink+0x54>)
 801070e:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8010712:	2b00      	cmp	r3, #0
 8010714:	d101      	bne.n	801071a <CheckRetransUnconfirmedUplink+0x36>
        {
            return true;
 8010716:	2301      	movs	r3, #1
 8010718:	e007      	b.n	801072a <CheckRetransUnconfirmedUplink+0x46>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 801071a:	4b06      	ldr	r3, [pc, #24]	; (8010734 <CheckRetransUnconfirmedUplink+0x50>)
 801071c:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 8010720:	2b00      	cmp	r3, #0
 8010722:	d101      	bne.n	8010728 <CheckRetransUnconfirmedUplink+0x44>
            {
                return true;
 8010724:	2301      	movs	r3, #1
 8010726:	e000      	b.n	801072a <CheckRetransUnconfirmedUplink+0x46>
            }
        }
    }
    return false;
 8010728:	2300      	movs	r3, #0
}
 801072a:	4618      	mov	r0, r3
 801072c:	46bd      	mov	sp, r7
 801072e:	bc80      	pop	{r7}
 8010730:	4770      	bx	lr
 8010732:	bf00      	nop
 8010734:	20000454 	.word	0x20000454
 8010738:	2000095c 	.word	0x2000095c

0801073c <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 801073c:	b480      	push	{r7}
 801073e:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 8010740:	4b0e      	ldr	r3, [pc, #56]	; (801077c <CheckRetransConfirmedUplink+0x40>)
 8010742:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 8010746:	4b0d      	ldr	r3, [pc, #52]	; (801077c <CheckRetransConfirmedUplink+0x40>)
 8010748:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 801074c:	429a      	cmp	r2, r3
 801074e:	d301      	bcc.n	8010754 <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 8010750:	2301      	movs	r3, #1
 8010752:	e00f      	b.n	8010774 <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8010754:	4b09      	ldr	r3, [pc, #36]	; (801077c <CheckRetransConfirmedUplink+0x40>)
 8010756:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801075a:	f003 0302 	and.w	r3, r3, #2
 801075e:	b2db      	uxtb	r3, r3
 8010760:	2b00      	cmp	r3, #0
 8010762:	d006      	beq.n	8010772 <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8010764:	4b05      	ldr	r3, [pc, #20]	; (801077c <CheckRetransConfirmedUplink+0x40>)
 8010766:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 801076a:	2b00      	cmp	r3, #0
 801076c:	d001      	beq.n	8010772 <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 801076e:	2301      	movs	r3, #1
 8010770:	e000      	b.n	8010774 <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 8010772:	2300      	movs	r3, #0
}
 8010774:	4618      	mov	r0, r3
 8010776:	46bd      	mov	sp, r7
 8010778:	bc80      	pop	{r7}
 801077a:	4770      	bx	lr
 801077c:	20000454 	.word	0x20000454

08010780 <StopRetransmission>:

static bool StopRetransmission( void )
{
 8010780:	b480      	push	{r7}
 8010782:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8010784:	4b1a      	ldr	r3, [pc, #104]	; (80107f0 <StopRetransmission+0x70>)
 8010786:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801078a:	f003 0302 	and.w	r3, r3, #2
 801078e:	b2db      	uxtb	r3, r3
 8010790:	2b00      	cmp	r3, #0
 8010792:	d009      	beq.n	80107a8 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8010794:	4b16      	ldr	r3, [pc, #88]	; (80107f0 <StopRetransmission+0x70>)
 8010796:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801079a:	2b00      	cmp	r3, #0
 801079c:	d00e      	beq.n	80107bc <StopRetransmission+0x3c>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 801079e:	4b14      	ldr	r3, [pc, #80]	; (80107f0 <StopRetransmission+0x70>)
 80107a0:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80107a4:	2b01      	cmp	r3, #1
 80107a6:	d009      	beq.n	80107bc <StopRetransmission+0x3c>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80107a8:	4b12      	ldr	r3, [pc, #72]	; (80107f4 <StopRetransmission+0x74>)
 80107aa:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d004      	beq.n	80107bc <StopRetransmission+0x3c>
        {
            Nvm.MacGroup1.AdrAckCounter++;
 80107b2:	4b10      	ldr	r3, [pc, #64]	; (80107f4 <StopRetransmission+0x74>)
 80107b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80107b6:	3301      	adds	r3, #1
 80107b8:	4a0e      	ldr	r2, [pc, #56]	; (80107f4 <StopRetransmission+0x74>)
 80107ba:	6293      	str	r3, [r2, #40]	; 0x28
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 80107bc:	4b0c      	ldr	r3, [pc, #48]	; (80107f0 <StopRetransmission+0x70>)
 80107be:	2200      	movs	r2, #0
 80107c0:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 80107c4:	4b0a      	ldr	r3, [pc, #40]	; (80107f0 <StopRetransmission+0x70>)
 80107c6:	2200      	movs	r2, #0
 80107c8:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 80107cc:	4b08      	ldr	r3, [pc, #32]	; (80107f0 <StopRetransmission+0x70>)
 80107ce:	2200      	movs	r2, #0
 80107d0:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80107d4:	4b06      	ldr	r3, [pc, #24]	; (80107f0 <StopRetransmission+0x70>)
 80107d6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80107da:	f023 0302 	bic.w	r3, r3, #2
 80107de:	4a04      	ldr	r2, [pc, #16]	; (80107f0 <StopRetransmission+0x70>)
 80107e0:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 80107e4:	2301      	movs	r3, #1
}
 80107e6:	4618      	mov	r0, r3
 80107e8:	46bd      	mov	sp, r7
 80107ea:	bc80      	pop	{r7}
 80107ec:	4770      	bx	lr
 80107ee:	bf00      	nop
 80107f0:	20000454 	.word	0x20000454
 80107f4:	2000095c 	.word	0x2000095c

080107f8 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 80107f8:	b580      	push	{r7, lr}
 80107fa:	b082      	sub	sp, #8
 80107fc:	af00      	add	r7, sp, #0
 80107fe:	4603      	mov	r3, r0
 8010800:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 8010802:	4b0b      	ldr	r3, [pc, #44]	; (8010830 <CallNvmDataChangeCallback+0x38>)
 8010804:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010808:	2b00      	cmp	r3, #0
 801080a:	d00c      	beq.n	8010826 <CallNvmDataChangeCallback+0x2e>
        ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 801080c:	4b08      	ldr	r3, [pc, #32]	; (8010830 <CallNvmDataChangeCallback+0x38>)
 801080e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010812:	68db      	ldr	r3, [r3, #12]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 8010814:	2b00      	cmp	r3, #0
 8010816:	d006      	beq.n	8010826 <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 8010818:	4b05      	ldr	r3, [pc, #20]	; (8010830 <CallNvmDataChangeCallback+0x38>)
 801081a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801081e:	68db      	ldr	r3, [r3, #12]
 8010820:	88fa      	ldrh	r2, [r7, #6]
 8010822:	4610      	mov	r0, r2
 8010824:	4798      	blx	r3
    }
}
 8010826:	bf00      	nop
 8010828:	3708      	adds	r7, #8
 801082a:	46bd      	mov	sp, r7
 801082c:	bd80      	pop	{r7, pc}
 801082e:	bf00      	nop
 8010830:	20000454 	.word	0x20000454

08010834 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 8010834:	b580      	push	{r7, lr}
 8010836:	b084      	sub	sp, #16
 8010838:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 801083a:	4b1b      	ldr	r3, [pc, #108]	; (80108a8 <AckTimeoutRetriesProcess+0x74>)
 801083c:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8010840:	4b19      	ldr	r3, [pc, #100]	; (80108a8 <AckTimeoutRetriesProcess+0x74>)
 8010842:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 8010846:	429a      	cmp	r2, r3
 8010848:	d229      	bcs.n	801089e <AckTimeoutRetriesProcess+0x6a>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 801084a:	4b17      	ldr	r3, [pc, #92]	; (80108a8 <AckTimeoutRetriesProcess+0x74>)
 801084c:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8010850:	3301      	adds	r3, #1
 8010852:	b2da      	uxtb	r2, r3
 8010854:	4b14      	ldr	r3, [pc, #80]	; (80108a8 <AckTimeoutRetriesProcess+0x74>)
 8010856:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 801085a:	4b13      	ldr	r3, [pc, #76]	; (80108a8 <AckTimeoutRetriesProcess+0x74>)
 801085c:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8010860:	f003 0301 	and.w	r3, r3, #1
 8010864:	b2db      	uxtb	r3, r3
 8010866:	2b00      	cmp	r3, #0
 8010868:	d019      	beq.n	801089e <AckTimeoutRetriesProcess+0x6a>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 801086a:	2322      	movs	r3, #34	; 0x22
 801086c:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801086e:	4b0f      	ldr	r3, [pc, #60]	; (80108ac <AckTimeoutRetriesProcess+0x78>)
 8010870:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8010874:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010876:	4b0d      	ldr	r3, [pc, #52]	; (80108ac <AckTimeoutRetriesProcess+0x78>)
 8010878:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801087c:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801087e:	4b0b      	ldr	r3, [pc, #44]	; (80108ac <AckTimeoutRetriesProcess+0x78>)
 8010880:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010884:	f107 0208 	add.w	r2, r7, #8
 8010888:	4611      	mov	r1, r2
 801088a:	4618      	mov	r0, r3
 801088c:	f003 fae2 	bl	8013e54 <RegionGetPhyParam>
 8010890:	4603      	mov	r3, r0
 8010892:	607b      	str	r3, [r7, #4]
            Nvm.MacGroup1.ChannelsDatarate = phyParam.Value;
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	b25a      	sxtb	r2, r3
 8010898:	4b04      	ldr	r3, [pc, #16]	; (80108ac <AckTimeoutRetriesProcess+0x78>)
 801089a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        }
    }
}
 801089e:	bf00      	nop
 80108a0:	3710      	adds	r7, #16
 80108a2:	46bd      	mov	sp, r7
 80108a4:	bd80      	pop	{r7, pc}
 80108a6:	bf00      	nop
 80108a8:	20000454 	.word	0x20000454
 80108ac:	2000095c 	.word	0x2000095c

080108b0 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b084      	sub	sp, #16
 80108b4:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 80108b6:	4b14      	ldr	r3, [pc, #80]	; (8010908 <AckTimeoutRetriesFinalize+0x58>)
 80108b8:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 80108bc:	f083 0301 	eor.w	r3, r3, #1
 80108c0:	b2db      	uxtb	r3, r3
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d015      	beq.n	80108f2 <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80108c6:	2302      	movs	r3, #2
 80108c8:	733b      	strb	r3, [r7, #12]
        params.NvmGroup1 = &Nvm.RegionGroup1;
 80108ca:	4b10      	ldr	r3, [pc, #64]	; (801090c <AckTimeoutRetriesFinalize+0x5c>)
 80108cc:	607b      	str	r3, [r7, #4]
        params.NvmGroup2 = &Nvm.RegionGroup2;
 80108ce:	4b10      	ldr	r3, [pc, #64]	; (8010910 <AckTimeoutRetriesFinalize+0x60>)
 80108d0:	60bb      	str	r3, [r7, #8]
        RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80108d2:	4b10      	ldr	r3, [pc, #64]	; (8010914 <AckTimeoutRetriesFinalize+0x64>)
 80108d4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80108d8:	1d3a      	adds	r2, r7, #4
 80108da:	4611      	mov	r1, r2
 80108dc:	4618      	mov	r0, r3
 80108de:	f003 fae3 	bl	8013ea8 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 80108e2:	4b09      	ldr	r3, [pc, #36]	; (8010908 <AckTimeoutRetriesFinalize+0x58>)
 80108e4:	2200      	movs	r2, #0
 80108e6:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 80108ea:	4b07      	ldr	r3, [pc, #28]	; (8010908 <AckTimeoutRetriesFinalize+0x58>)
 80108ec:	2200      	movs	r2, #0
 80108ee:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 80108f2:	4b05      	ldr	r3, [pc, #20]	; (8010908 <AckTimeoutRetriesFinalize+0x58>)
 80108f4:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 80108f8:	4b03      	ldr	r3, [pc, #12]	; (8010908 <AckTimeoutRetriesFinalize+0x58>)
 80108fa:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
}
 80108fe:	bf00      	nop
 8010900:	3710      	adds	r7, #16
 8010902:	46bd      	mov	sp, r7
 8010904:	bd80      	pop	{r7, pc}
 8010906:	bf00      	nop
 8010908:	20000454 	.word	0x20000454
 801090c:	20000b34 	.word	0x20000b34
 8010910:	20000bc8 	.word	0x20000bc8
 8010914:	2000095c 	.word	0x2000095c

08010918 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 8010918:	b480      	push	{r7}
 801091a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801091c:	4b0b      	ldr	r3, [pc, #44]	; (801094c <IsRequestPending+0x34>)
 801091e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8010922:	f003 0304 	and.w	r3, r3, #4
 8010926:	b2db      	uxtb	r3, r3
 8010928:	2b00      	cmp	r3, #0
 801092a:	d107      	bne.n	801093c <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 801092c:	4b07      	ldr	r3, [pc, #28]	; (801094c <IsRequestPending+0x34>)
 801092e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8010932:	f003 0301 	and.w	r3, r3, #1
 8010936:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8010938:	2b00      	cmp	r3, #0
 801093a:	d001      	beq.n	8010940 <IsRequestPending+0x28>
    {
        return 1;
 801093c:	2301      	movs	r3, #1
 801093e:	e000      	b.n	8010942 <IsRequestPending+0x2a>
    }
    return 0;
 8010940:	2300      	movs	r3, #0
}
 8010942:	4618      	mov	r0, r3
 8010944:	46bd      	mov	sp, r7
 8010946:	bc80      	pop	{r7}
 8010948:	4770      	bx	lr
 801094a:	bf00      	nop
 801094c:	20000454 	.word	0x20000454

08010950 <LoRaMacInitialization>:


LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8010950:	b590      	push	{r4, r7, lr}
 8010952:	b08f      	sub	sp, #60	; 0x3c
 8010954:	af02      	add	r7, sp, #8
 8010956:	6178      	str	r0, [r7, #20]
 8010958:	6139      	str	r1, [r7, #16]
 801095a:	4613      	mov	r3, r2
 801095c:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 801095e:	697b      	ldr	r3, [r7, #20]
 8010960:	2b00      	cmp	r3, #0
 8010962:	d002      	beq.n	801096a <LoRaMacInitialization+0x1a>
 8010964:	693b      	ldr	r3, [r7, #16]
 8010966:	2b00      	cmp	r3, #0
 8010968:	d101      	bne.n	801096e <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801096a:	2303      	movs	r3, #3
 801096c:	e275      	b.n	8010e5a <LoRaMacInitialization+0x50a>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801096e:	697b      	ldr	r3, [r7, #20]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	2b00      	cmp	r3, #0
 8010974:	d00b      	beq.n	801098e <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8010976:	697b      	ldr	r3, [r7, #20]
 8010978:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801097a:	2b00      	cmp	r3, #0
 801097c:	d007      	beq.n	801098e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 801097e:	697b      	ldr	r3, [r7, #20]
 8010980:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8010982:	2b00      	cmp	r3, #0
 8010984:	d003      	beq.n	801098e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8010986:	697b      	ldr	r3, [r7, #20]
 8010988:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 801098a:	2b00      	cmp	r3, #0
 801098c:	d101      	bne.n	8010992 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801098e:	2303      	movs	r3, #3
 8010990:	e263      	b.n	8010e5a <LoRaMacInitialization+0x50a>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8010992:	7bfb      	ldrb	r3, [r7, #15]
 8010994:	4618      	mov	r0, r3
 8010996:	f003 fa4d 	bl	8013e34 <RegionIsActive>
 801099a:	4603      	mov	r3, r0
 801099c:	f083 0301 	eor.w	r3, r3, #1
 80109a0:	b2db      	uxtb	r3, r3
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d001      	beq.n	80109aa <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80109a6:	2309      	movs	r3, #9
 80109a8:	e257      	b.n	8010e5a <LoRaMacInitialization+0x50a>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 80109aa:	6978      	ldr	r0, [r7, #20]
 80109ac:	f001 fef6 	bl	801279c <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 80109b0:	f44f 7253 	mov.w	r2, #844	; 0x34c
 80109b4:	2100      	movs	r1, #0
 80109b6:	48c7      	ldr	r0, [pc, #796]	; (8010cd4 <LoRaMacInitialization+0x384>)
 80109b8:	f005 fd92 	bl	80164e0 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 80109bc:	f44f 62a1 	mov.w	r2, #1288	; 0x508
 80109c0:	2100      	movs	r1, #0
 80109c2:	48c5      	ldr	r0, [pc, #788]	; (8010cd8 <LoRaMacInitialization+0x388>)
 80109c4:	f005 fd8c 	bl	80164e0 <memset1>

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 80109c8:	4bc3      	ldr	r3, [pc, #780]	; (8010cd8 <LoRaMacInitialization+0x388>)
 80109ca:	2201      	movs	r2, #1
 80109cc:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 80109d0:	4bc1      	ldr	r3, [pc, #772]	; (8010cd8 <LoRaMacInitialization+0x388>)
 80109d2:	2201      	movs	r2, #1
 80109d4:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    Nvm.MacGroup2.Region = region;
 80109d8:	4abe      	ldr	r2, [pc, #760]	; (8010cd4 <LoRaMacInitialization+0x384>)
 80109da:	7bfb      	ldrb	r3, [r7, #15]
 80109dc:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 80109e0:	4bbc      	ldr	r3, [pc, #752]	; (8010cd4 <LoRaMacInitialization+0x384>)
 80109e2:	2200      	movs	r2, #0
 80109e4:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    Nvm.MacGroup2.MacParams.RepeaterSupport = false; /* ST_WORKAROUND: Keep repeater feature */
 80109e8:	4bba      	ldr	r3, [pc, #744]	; (8010cd4 <LoRaMacInitialization+0x384>)
 80109ea:	2200      	movs	r2, #0
 80109ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 80109f0:	4bb8      	ldr	r3, [pc, #736]	; (8010cd4 <LoRaMacInitialization+0x384>)
 80109f2:	4aba      	ldr	r2, [pc, #744]	; (8010cdc <LoRaMacInitialization+0x38c>)
 80109f4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 80109f8:	230f      	movs	r3, #15
 80109fa:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80109fe:	4bb5      	ldr	r3, [pc, #724]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010a00:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010a04:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010a08:	4611      	mov	r1, r2
 8010a0a:	4618      	mov	r0, r3
 8010a0c:	f003 fa22 	bl	8013e54 <RegionGetPhyParam>
 8010a10:	4603      	mov	r3, r0
 8010a12:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8010a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	bf14      	ite	ne
 8010a1a:	2301      	movne	r3, #1
 8010a1c:	2300      	moveq	r3, #0
 8010a1e:	b2da      	uxtb	r2, r3
 8010a20:	4bac      	ldr	r3, [pc, #688]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010a22:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8010a26:	230a      	movs	r3, #10
 8010a28:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010a2c:	4ba9      	ldr	r3, [pc, #676]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010a2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010a32:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010a36:	4611      	mov	r1, r2
 8010a38:	4618      	mov	r0, r3
 8010a3a:	f003 fa0b 	bl	8013e54 <RegionGetPhyParam>
 8010a3e:	4603      	mov	r3, r0
 8010a40:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8010a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a44:	b25a      	sxtb	r2, r3
 8010a46:	4ba3      	ldr	r3, [pc, #652]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010a48:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4

    getPhy.Attribute = PHY_DEF_TX_DR;
 8010a4c:	2306      	movs	r3, #6
 8010a4e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010a52:	4ba0      	ldr	r3, [pc, #640]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010a54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010a58:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010a5c:	4611      	mov	r1, r2
 8010a5e:	4618      	mov	r0, r3
 8010a60:	f003 f9f8 	bl	8013e54 <RegionGetPhyParam>
 8010a64:	4603      	mov	r3, r0
 8010a66:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 8010a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a6a:	b25a      	sxtb	r2, r3
 8010a6c:	4b99      	ldr	r3, [pc, #612]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010a6e:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8010a72:	2310      	movs	r3, #16
 8010a74:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010a78:	4b96      	ldr	r3, [pc, #600]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010a7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010a7e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010a82:	4611      	mov	r1, r2
 8010a84:	4618      	mov	r0, r3
 8010a86:	f003 f9e5 	bl	8013e54 <RegionGetPhyParam>
 8010a8a:	4603      	mov	r3, r0
 8010a8c:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8010a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a90:	4a90      	ldr	r2, [pc, #576]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010a92:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 8010a96:	2311      	movs	r3, #17
 8010a98:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010a9c:	4b8d      	ldr	r3, [pc, #564]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010a9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010aa2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010aa6:	4611      	mov	r1, r2
 8010aa8:	4618      	mov	r0, r3
 8010aaa:	f003 f9d3 	bl	8013e54 <RegionGetPhyParam>
 8010aae:	4603      	mov	r3, r0
 8010ab0:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8010ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ab4:	4a87      	ldr	r2, [pc, #540]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010ab6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 8010aba:	2312      	movs	r3, #18
 8010abc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010ac0:	4b84      	ldr	r3, [pc, #528]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010ac2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010ac6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010aca:	4611      	mov	r1, r2
 8010acc:	4618      	mov	r0, r3
 8010ace:	f003 f9c1 	bl	8013e54 <RegionGetPhyParam>
 8010ad2:	4603      	mov	r3, r0
 8010ad4:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8010ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ad8:	4a7e      	ldr	r2, [pc, #504]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010ada:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8010ade:	2313      	movs	r3, #19
 8010ae0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010ae4:	4b7b      	ldr	r3, [pc, #492]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010ae6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010aea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010aee:	4611      	mov	r1, r2
 8010af0:	4618      	mov	r0, r3
 8010af2:	f003 f9af 	bl	8013e54 <RegionGetPhyParam>
 8010af6:	4603      	mov	r3, r0
 8010af8:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8010afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010afc:	4a75      	ldr	r2, [pc, #468]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010afe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8010b02:	2314      	movs	r3, #20
 8010b04:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010b08:	4b72      	ldr	r3, [pc, #456]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010b0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010b0e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010b12:	4611      	mov	r1, r2
 8010b14:	4618      	mov	r0, r3
 8010b16:	f003 f99d 	bl	8013e54 <RegionGetPhyParam>
 8010b1a:	4603      	mov	r3, r0
 8010b1c:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8010b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b20:	4a6c      	ldr	r2, [pc, #432]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010b22:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8010b26:	2317      	movs	r3, #23
 8010b28:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010b2c:	4b69      	ldr	r3, [pc, #420]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010b2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010b32:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010b36:	4611      	mov	r1, r2
 8010b38:	4618      	mov	r0, r3
 8010b3a:	f003 f98b 	bl	8013e54 <RegionGetPhyParam>
 8010b3e:	4603      	mov	r3, r0
 8010b40:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8010b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b44:	b2da      	uxtb	r2, r3
 8010b46:	4b63      	ldr	r3, [pc, #396]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010b48:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8010b4c:	2318      	movs	r3, #24
 8010b4e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010b52:	4b60      	ldr	r3, [pc, #384]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010b54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010b58:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010b5c:	4611      	mov	r1, r2
 8010b5e:	4618      	mov	r0, r3
 8010b60:	f003 f978 	bl	8013e54 <RegionGetPhyParam>
 8010b64:	4603      	mov	r3, r0
 8010b66:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8010b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b6a:	4a5a      	ldr	r2, [pc, #360]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010b6c:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8010b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b72:	4a58      	ldr	r2, [pc, #352]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010b74:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8010b78:	2319      	movs	r3, #25
 8010b7a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010b7e:	4b55      	ldr	r3, [pc, #340]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010b80:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010b84:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010b88:	4611      	mov	r1, r2
 8010b8a:	4618      	mov	r0, r3
 8010b8c:	f003 f962 	bl	8013e54 <RegionGetPhyParam>
 8010b90:	4603      	mov	r3, r0
 8010b92:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8010b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b96:	b2da      	uxtb	r2, r3
 8010b98:	4b4e      	ldr	r3, [pc, #312]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010b9a:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8010b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ba0:	b2da      	uxtb	r2, r3
 8010ba2:	4b4c      	ldr	r3, [pc, #304]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010ba4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8010ba8:	231e      	movs	r3, #30
 8010baa:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010bae:	4b49      	ldr	r3, [pc, #292]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010bb0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010bb4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010bb8:	4611      	mov	r1, r2
 8010bba:	4618      	mov	r0, r3
 8010bbc:	f003 f94a 	bl	8013e54 <RegionGetPhyParam>
 8010bc0:	4603      	mov	r3, r0
 8010bc2:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8010bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bc6:	b2da      	uxtb	r2, r3
 8010bc8:	4b42      	ldr	r3, [pc, #264]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010bca:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8010bce:	231f      	movs	r3, #31
 8010bd0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010bd4:	4b3f      	ldr	r3, [pc, #252]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010bd6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010bda:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010bde:	4611      	mov	r1, r2
 8010be0:	4618      	mov	r0, r3
 8010be2:	f003 f937 	bl	8013e54 <RegionGetPhyParam>
 8010be6:	4603      	mov	r3, r0
 8010be8:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8010bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bec:	b2da      	uxtb	r2, r3
 8010bee:	4b39      	ldr	r3, [pc, #228]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010bf0:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8010bf4:	2320      	movs	r3, #32
 8010bf6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010bfa:	4b36      	ldr	r3, [pc, #216]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010bfc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010c00:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010c04:	4611      	mov	r1, r2
 8010c06:	4618      	mov	r0, r3
 8010c08:	f003 f924 	bl	8013e54 <RegionGetPhyParam>
 8010c0c:	4603      	mov	r3, r0
 8010c0e:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8010c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c12:	4a30      	ldr	r2, [pc, #192]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010c14:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8010c18:	2321      	movs	r3, #33	; 0x21
 8010c1a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010c1e:	4b2d      	ldr	r3, [pc, #180]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010c20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010c24:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010c28:	4611      	mov	r1, r2
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	f003 f912 	bl	8013e54 <RegionGetPhyParam>
 8010c30:	4603      	mov	r3, r0
 8010c32:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8010c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c36:	4a27      	ldr	r2, [pc, #156]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010c38:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8010c3c:	230b      	movs	r3, #11
 8010c3e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010c42:	4b24      	ldr	r3, [pc, #144]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010c44:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010c48:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010c4c:	4611      	mov	r1, r2
 8010c4e:	4618      	mov	r0, r3
 8010c50:	f003 f900 	bl	8013e54 <RegionGetPhyParam>
 8010c54:	4603      	mov	r3, r0
 8010c56:	627b      	str	r3, [r7, #36]	; 0x24
    MacCtx.AdrAckLimit = phyParam.Value;
 8010c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c5a:	b29a      	uxth	r2, r3
 8010c5c:	4b1e      	ldr	r3, [pc, #120]	; (8010cd8 <LoRaMacInitialization+0x388>)
 8010c5e:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8010c62:	230c      	movs	r3, #12
 8010c64:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010c68:	4b1a      	ldr	r3, [pc, #104]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010c6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010c6e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010c72:	4611      	mov	r1, r2
 8010c74:	4618      	mov	r0, r3
 8010c76:	f003 f8ed 	bl	8013e54 <RegionGetPhyParam>
 8010c7a:	4603      	mov	r3, r0
 8010c7c:	627b      	str	r3, [r7, #36]	; 0x24
    MacCtx.AdrAckDelay = phyParam.Value;
 8010c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c80:	b29a      	uxth	r2, r3
 8010c82:	4b15      	ldr	r3, [pc, #84]	; (8010cd8 <LoRaMacInitialization+0x388>)
 8010c84:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 8010c88:	4b12      	ldr	r3, [pc, #72]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010c8a:	2201      	movs	r2, #1
 8010c8c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8010c90:	4b10      	ldr	r3, [pc, #64]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010c92:	220a      	movs	r2, #10
 8010c94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 8010c98:	4b0e      	ldr	r3, [pc, #56]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010c9a:	2206      	movs	r2, #6
 8010c9c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8010ca0:	4b0c      	ldr	r3, [pc, #48]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010ca2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010ca6:	4a0b      	ldr	r2, [pc, #44]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010ca8:	6453      	str	r3, [r2, #68]	; 0x44
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 8010caa:	4b0a      	ldr	r3, [pc, #40]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010cac:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8010cb0:	4b08      	ldr	r3, [pc, #32]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010cb2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8010cb6:	4b07      	ldr	r3, [pc, #28]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010cb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010cbc:	4a05      	ldr	r2, [pc, #20]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010cbe:	64d3      	str	r3, [r2, #76]	; 0x4c
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8010cc0:	4b04      	ldr	r3, [pc, #16]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010cc6:	4a03      	ldr	r2, [pc, #12]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010cc8:	6513      	str	r3, [r2, #80]	; 0x50
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8010cca:	4b02      	ldr	r3, [pc, #8]	; (8010cd4 <LoRaMacInitialization+0x384>)
 8010ccc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8010cd0:	e006      	b.n	8010ce0 <LoRaMacInitialization+0x390>
 8010cd2:	bf00      	nop
 8010cd4:	2000095c 	.word	0x2000095c
 8010cd8:	20000454 	.word	0x20000454
 8010cdc:	01000300 	.word	0x01000300
 8010ce0:	4a60      	ldr	r2, [pc, #384]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010ce2:	6553      	str	r3, [r2, #84]	; 0x54
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8010ce4:	4b5f      	ldr	r3, [pc, #380]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010ce6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8010cea:	4a5e      	ldr	r2, [pc, #376]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010cec:	6593      	str	r3, [r2, #88]	; 0x58
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8010cee:	4b5d      	ldr	r3, [pc, #372]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010cf0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8010cf4:	4a5b      	ldr	r2, [pc, #364]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010cf6:	65d3      	str	r3, [r2, #92]	; 0x5c
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8010cf8:	4b5a      	ldr	r3, [pc, #360]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010cfa:	f893 20a0 	ldrb.w	r2, [r3, #160]	; 0xa0
 8010cfe:	4b59      	ldr	r3, [pc, #356]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010d00:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8010d04:	2300      	movs	r3, #0
 8010d06:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8010d0a:	4b57      	ldr	r3, [pc, #348]	; (8010e68 <LoRaMacInitialization+0x518>)
 8010d0c:	61bb      	str	r3, [r7, #24]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8010d0e:	4b57      	ldr	r3, [pc, #348]	; (8010e6c <LoRaMacInitialization+0x51c>)
 8010d10:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8010d12:	4b54      	ldr	r3, [pc, #336]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010d14:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010d18:	f107 0218 	add.w	r2, r7, #24
 8010d1c:	4611      	mov	r1, r2
 8010d1e:	4618      	mov	r0, r3
 8010d20:	f003 f8c2 	bl	8013ea8 <RegionInitDefaults>

    MacCtx.MacCallbacks = callbacks;
 8010d24:	4a52      	ldr	r2, [pc, #328]	; (8010e70 <LoRaMacInitialization+0x520>)
 8010d26:	693b      	ldr	r3, [r7, #16]
 8010d28:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    ResetMacParameters( );
 8010d2c:	f7ff f85a 	bl	800fde4 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8010d30:	4b4c      	ldr	r3, [pc, #304]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010d32:	2201      	movs	r2, #1
 8010d34:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd

    MacCtx.MacPrimitives = primitives;
 8010d38:	4a4d      	ldr	r2, [pc, #308]	; (8010e70 <LoRaMacInitialization+0x520>)
 8010d3a:	697b      	ldr	r3, [r7, #20]
 8010d3c:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacFlags.Value = 0;
 8010d40:	4b4b      	ldr	r3, [pc, #300]	; (8010e70 <LoRaMacInitialization+0x520>)
 8010d42:	2200      	movs	r2, #0
 8010d44:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 8010d48:	4b49      	ldr	r3, [pc, #292]	; (8010e70 <LoRaMacInitialization+0x520>)
 8010d4a:	2201      	movs	r2, #1
 8010d4c:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8010d50:	4b44      	ldr	r3, [pc, #272]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010d52:	2200      	movs	r2, #0
 8010d54:	62da      	str	r2, [r3, #44]	; 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8010d56:	4b43      	ldr	r3, [pc, #268]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010d58:	2200      	movs	r2, #0
 8010d5a:	631a      	str	r2, [r3, #48]	; 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	9300      	str	r3, [sp, #0]
 8010d60:	4b44      	ldr	r3, [pc, #272]	; (8010e74 <LoRaMacInitialization+0x524>)
 8010d62:	2200      	movs	r2, #0
 8010d64:	f04f 31ff 	mov.w	r1, #4294967295
 8010d68:	4843      	ldr	r0, [pc, #268]	; (8010e78 <LoRaMacInitialization+0x528>)
 8010d6a:	f009 f9eb 	bl	801a144 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8010d6e:	2300      	movs	r3, #0
 8010d70:	9300      	str	r3, [sp, #0]
 8010d72:	4b42      	ldr	r3, [pc, #264]	; (8010e7c <LoRaMacInitialization+0x52c>)
 8010d74:	2200      	movs	r2, #0
 8010d76:	f04f 31ff 	mov.w	r1, #4294967295
 8010d7a:	4841      	ldr	r0, [pc, #260]	; (8010e80 <LoRaMacInitialization+0x530>)
 8010d7c:	f009 f9e2 	bl	801a144 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8010d80:	2300      	movs	r3, #0
 8010d82:	9300      	str	r3, [sp, #0]
 8010d84:	4b3f      	ldr	r3, [pc, #252]	; (8010e84 <LoRaMacInitialization+0x534>)
 8010d86:	2200      	movs	r2, #0
 8010d88:	f04f 31ff 	mov.w	r1, #4294967295
 8010d8c:	483e      	ldr	r0, [pc, #248]	; (8010e88 <LoRaMacInitialization+0x538>)
 8010d8e:	f009 f9d9 	bl	801a144 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 8010d92:	2300      	movs	r3, #0
 8010d94:	9300      	str	r3, [sp, #0]
 8010d96:	4b3d      	ldr	r3, [pc, #244]	; (8010e8c <LoRaMacInitialization+0x53c>)
 8010d98:	2200      	movs	r2, #0
 8010d9a:	f04f 31ff 	mov.w	r1, #4294967295
 8010d9e:	483c      	ldr	r0, [pc, #240]	; (8010e90 <LoRaMacInitialization+0x540>)
 8010da0:	f009 f9d0 	bl	801a144 <UTIL_TIMER_Create>

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 8010da4:	4c2f      	ldr	r4, [pc, #188]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010da6:	463b      	mov	r3, r7
 8010da8:	4618      	mov	r0, r3
 8010daa:	f008 fe43 	bl	8019a34 <SysTimeGetMcuTime>
 8010dae:	f504 7382 	add.w	r3, r4, #260	; 0x104
 8010db2:	463a      	mov	r2, r7
 8010db4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010db8:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8010dbc:	4b2c      	ldr	r3, [pc, #176]	; (8010e70 <LoRaMacInitialization+0x520>)
 8010dbe:	4a35      	ldr	r2, [pc, #212]	; (8010e94 <LoRaMacInitialization+0x544>)
 8010dc0:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8010dc4:	4b2a      	ldr	r3, [pc, #168]	; (8010e70 <LoRaMacInitialization+0x520>)
 8010dc6:	4a34      	ldr	r2, [pc, #208]	; (8010e98 <LoRaMacInitialization+0x548>)
 8010dc8:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8010dcc:	4b28      	ldr	r3, [pc, #160]	; (8010e70 <LoRaMacInitialization+0x520>)
 8010dce:	4a33      	ldr	r2, [pc, #204]	; (8010e9c <LoRaMacInitialization+0x54c>)
 8010dd0:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8010dd4:	4b26      	ldr	r3, [pc, #152]	; (8010e70 <LoRaMacInitialization+0x520>)
 8010dd6:	4a32      	ldr	r2, [pc, #200]	; (8010ea0 <LoRaMacInitialization+0x550>)
 8010dd8:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8010ddc:	4b24      	ldr	r3, [pc, #144]	; (8010e70 <LoRaMacInitialization+0x520>)
 8010dde:	4a31      	ldr	r2, [pc, #196]	; (8010ea4 <LoRaMacInitialization+0x554>)
 8010de0:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8010de4:	4b30      	ldr	r3, [pc, #192]	; (8010ea8 <LoRaMacInitialization+0x558>)
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	4830      	ldr	r0, [pc, #192]	; (8010eac <LoRaMacInitialization+0x55c>)
 8010dea:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement, callbacks->GetUniqueId ) != SECURE_ELEMENT_SUCCESS ) /* ST_WORKAROUND: Add unique ID callback as input parameter */
 8010dec:	693b      	ldr	r3, [r7, #16]
 8010dee:	689b      	ldr	r3, [r3, #8]
 8010df0:	4619      	mov	r1, r3
 8010df2:	482f      	ldr	r0, [pc, #188]	; (8010eb0 <LoRaMacInitialization+0x560>)
 8010df4:	f7fa ff3e 	bl	800bc74 <SecureElementInit>
 8010df8:	4603      	mov	r3, r0
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d001      	beq.n	8010e02 <LoRaMacInitialization+0x4b2>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8010dfe:	2311      	movs	r3, #17
 8010e00:	e02b      	b.n	8010e5a <LoRaMacInitialization+0x50a>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8010e02:	4818      	ldr	r0, [pc, #96]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010e04:	f002 f950 	bl	80130a8 <LoRaMacCryptoInit>
 8010e08:	4603      	mov	r3, r0
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d001      	beq.n	8010e12 <LoRaMacInitialization+0x4c2>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8010e0e:	2311      	movs	r3, #17
 8010e10:	e023      	b.n	8010e5a <LoRaMacInitialization+0x50a>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8010e12:	f001 fa95 	bl	8012340 <LoRaMacCommandsInit>
 8010e16:	4603      	mov	r3, r0
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d001      	beq.n	8010e20 <LoRaMacInitialization+0x4d0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010e1c:	2313      	movs	r3, #19
 8010e1e:	e01c      	b.n	8010e5a <LoRaMacInitialization+0x50a>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8010e20:	4824      	ldr	r0, [pc, #144]	; (8010eb4 <LoRaMacInitialization+0x564>)
 8010e22:	f002 f9ff 	bl	8013224 <LoRaMacCryptoSetMulticastReference>
 8010e26:	4603      	mov	r3, r0
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d001      	beq.n	8010e30 <LoRaMacInitialization+0x4e0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8010e2c:	2311      	movs	r3, #17
 8010e2e:	e014      	b.n	8010e5a <LoRaMacInitialization+0x50a>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8010e30:	4b1d      	ldr	r3, [pc, #116]	; (8010ea8 <LoRaMacInitialization+0x558>)
 8010e32:	695b      	ldr	r3, [r3, #20]
 8010e34:	4798      	blx	r3
 8010e36:	4603      	mov	r3, r0
 8010e38:	4618      	mov	r0, r3
 8010e3a:	f005 faf1 	bl	8016420 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8010e3e:	4b1a      	ldr	r3, [pc, #104]	; (8010ea8 <LoRaMacInitialization+0x558>)
 8010e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010e42:	4a08      	ldr	r2, [pc, #32]	; (8010e64 <LoRaMacInitialization+0x514>)
 8010e44:	f892 20fd 	ldrb.w	r2, [r2, #253]	; 0xfd
 8010e48:	4610      	mov	r0, r2
 8010e4a:	4798      	blx	r3
    Radio.Sleep( );
 8010e4c:	4b16      	ldr	r3, [pc, #88]	; (8010ea8 <LoRaMacInitialization+0x558>)
 8010e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e50:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8010e52:	2001      	movs	r0, #1
 8010e54:	f7fd faaa 	bl	800e3ac <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8010e58:	2300      	movs	r3, #0
}
 8010e5a:	4618      	mov	r0, r3
 8010e5c:	3734      	adds	r7, #52	; 0x34
 8010e5e:	46bd      	mov	sp, r7
 8010e60:	bd90      	pop	{r4, r7, pc}
 8010e62:	bf00      	nop
 8010e64:	2000095c 	.word	0x2000095c
 8010e68:	20000b34 	.word	0x20000b34
 8010e6c:	20000bc8 	.word	0x20000bc8
 8010e70:	20000454 	.word	0x20000454
 8010e74:	0800e935 	.word	0x0800e935
 8010e78:	200007bc 	.word	0x200007bc
 8010e7c:	0800e9a9 	.word	0x0800e9a9
 8010e80:	200007d4 	.word	0x200007d4
 8010e84:	0800ea15 	.word	0x0800ea15
 8010e88:	200007ec 	.word	0x200007ec
 8010e8c:	0800ea89 	.word	0x0800ea89
 8010e90:	2000084c 	.word	0x2000084c
 8010e94:	0800d539 	.word	0x0800d539
 8010e98:	0800d5b1 	.word	0x0800d5b1
 8010e9c:	0800d689 	.word	0x0800d689
 8010ea0:	0800d63d 	.word	0x0800d63d
 8010ea4:	0800d6c5 	.word	0x0800d6c5
 8010ea8:	0801ba5c 	.word	0x0801ba5c
 8010eac:	200007a0 	.word	0x200007a0
 8010eb0:	20000a74 	.word	0x20000a74
 8010eb4:	20000a2c 	.word	0x20000a2c

08010eb8 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8010eb8:	b480      	push	{r7}
 8010eba:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8010ebc:	4b04      	ldr	r3, [pc, #16]	; (8010ed0 <LoRaMacStart+0x18>)
 8010ebe:	2200      	movs	r2, #0
 8010ec0:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 8010ec4:	2300      	movs	r3, #0
}
 8010ec6:	4618      	mov	r0, r3
 8010ec8:	46bd      	mov	sp, r7
 8010eca:	bc80      	pop	{r7}
 8010ecc:	4770      	bx	lr
 8010ece:	bf00      	nop
 8010ed0:	20000454 	.word	0x20000454

08010ed4 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8010ed4:	b580      	push	{r7, lr}
 8010ed6:	b08a      	sub	sp, #40	; 0x28
 8010ed8:	af00      	add	r7, sp, #0
 8010eda:	4603      	mov	r3, r0
 8010edc:	6039      	str	r1, [r7, #0]
 8010ede:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8010ee0:	4b3e      	ldr	r3, [pc, #248]	; (8010fdc <LoRaMacQueryTxPossible+0x108>)
 8010ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ee4:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8010ee6:	4b3d      	ldr	r3, [pc, #244]	; (8010fdc <LoRaMacQueryTxPossible+0x108>)
 8010ee8:	f993 30c5 	ldrsb.w	r3, [r3, #197]	; 0xc5
 8010eec:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8010eee:	4b3b      	ldr	r3, [pc, #236]	; (8010fdc <LoRaMacQueryTxPossible+0x108>)
 8010ef0:	f993 30c4 	ldrsb.w	r3, [r3, #196]	; 0xc4
 8010ef4:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 8010ef6:	2300      	movs	r3, #0
 8010ef8:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8010efa:	683b      	ldr	r3, [r7, #0]
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d101      	bne.n	8010f04 <LoRaMacQueryTxPossible+0x30>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8010f00:	2303      	movs	r3, #3
 8010f02:	e066      	b.n	8010fd2 <LoRaMacQueryTxPossible+0xfe>
    }

    // Setup ADR request
    adrNext.Version = Nvm.MacGroup2.Version;
 8010f04:	4b35      	ldr	r3, [pc, #212]	; (8010fdc <LoRaMacQueryTxPossible+0x108>)
 8010f06:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8010f0a:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8010f10:	4b32      	ldr	r3, [pc, #200]	; (8010fdc <LoRaMacQueryTxPossible+0x108>)
 8010f12:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8010f16:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8010f18:	4b30      	ldr	r3, [pc, #192]	; (8010fdc <LoRaMacQueryTxPossible+0x108>)
 8010f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f1c:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8010f1e:	4b30      	ldr	r3, [pc, #192]	; (8010fe0 <LoRaMacQueryTxPossible+0x10c>)
 8010f20:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8010f24:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8010f26:	4b2e      	ldr	r3, [pc, #184]	; (8010fe0 <LoRaMacQueryTxPossible+0x10c>)
 8010f28:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8010f2c:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010f2e:	4b2b      	ldr	r3, [pc, #172]	; (8010fdc <LoRaMacQueryTxPossible+0x108>)
 8010f30:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8010f34:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010f38:	4b28      	ldr	r3, [pc, #160]	; (8010fdc <LoRaMacQueryTxPossible+0x108>)
 8010f3a:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8010f3e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010f42:	4b26      	ldr	r3, [pc, #152]	; (8010fdc <LoRaMacQueryTxPossible+0x108>)
 8010f44:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8010f48:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 8010f4c:	4b23      	ldr	r3, [pc, #140]	; (8010fdc <LoRaMacQueryTxPossible+0x108>)
 8010f4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010f52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 8010f56:	f107 0310 	add.w	r3, r7, #16
 8010f5a:	f107 020e 	add.w	r2, r7, #14
 8010f5e:	f107 010f 	add.w	r1, r7, #15
 8010f62:	f107 0014 	add.w	r0, r7, #20
 8010f66:	f000 ffe1 	bl	8011f2c <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8010f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f6e:	4618      	mov	r0, r3
 8010f70:	f7fd fed2 	bl	800ed18 <GetMaxAppPayloadWithoutFOptsLength>
 8010f74:	4603      	mov	r3, r0
 8010f76:	461a      	mov	r2, r3
 8010f78:	683b      	ldr	r3, [r7, #0]
 8010f7a:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8010f7c:	f107 0308 	add.w	r3, r7, #8
 8010f80:	4618      	mov	r0, r3
 8010f82:	f001 faab 	bl	80124dc <LoRaMacCommandsGetSizeSerializedCmds>
 8010f86:	4603      	mov	r3, r0
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d001      	beq.n	8010f90 <LoRaMacQueryTxPossible+0xbc>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010f8c:	2313      	movs	r3, #19
 8010f8e:	e020      	b.n	8010fd2 <LoRaMacQueryTxPossible+0xfe>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8010f90:	68bb      	ldr	r3, [r7, #8]
 8010f92:	2b0f      	cmp	r3, #15
 8010f94:	d819      	bhi.n	8010fca <LoRaMacQueryTxPossible+0xf6>
 8010f96:	683b      	ldr	r3, [r7, #0]
 8010f98:	785b      	ldrb	r3, [r3, #1]
 8010f9a:	461a      	mov	r2, r3
 8010f9c:	68bb      	ldr	r3, [r7, #8]
 8010f9e:	429a      	cmp	r2, r3
 8010fa0:	d313      	bcc.n	8010fca <LoRaMacQueryTxPossible+0xf6>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8010fa2:	683b      	ldr	r3, [r7, #0]
 8010fa4:	785a      	ldrb	r2, [r3, #1]
 8010fa6:	68bb      	ldr	r3, [r7, #8]
 8010fa8:	b2db      	uxtb	r3, r3
 8010faa:	1ad3      	subs	r3, r2, r3
 8010fac:	b2da      	uxtb	r2, r3
 8010fae:	683b      	ldr	r3, [r7, #0]
 8010fb0:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8010fb2:	683b      	ldr	r3, [r7, #0]
 8010fb4:	785b      	ldrb	r3, [r3, #1]
 8010fb6:	4619      	mov	r1, r3
 8010fb8:	79fa      	ldrb	r2, [r7, #7]
 8010fba:	68bb      	ldr	r3, [r7, #8]
 8010fbc:	4413      	add	r3, r2
 8010fbe:	4299      	cmp	r1, r3
 8010fc0:	d301      	bcc.n	8010fc6 <LoRaMacQueryTxPossible+0xf2>
        {
            return LORAMAC_STATUS_OK;
 8010fc2:	2300      	movs	r3, #0
 8010fc4:	e005      	b.n	8010fd2 <LoRaMacQueryTxPossible+0xfe>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8010fc6:	2308      	movs	r3, #8
 8010fc8:	e003      	b.n	8010fd2 <LoRaMacQueryTxPossible+0xfe>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8010fca:	683b      	ldr	r3, [r7, #0]
 8010fcc:	2200      	movs	r2, #0
 8010fce:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8010fd0:	2308      	movs	r3, #8
    }
}
 8010fd2:	4618      	mov	r0, r3
 8010fd4:	3728      	adds	r7, #40	; 0x28
 8010fd6:	46bd      	mov	sp, r7
 8010fd8:	bd80      	pop	{r7, pc}
 8010fda:	bf00      	nop
 8010fdc:	2000095c 	.word	0x2000095c
 8010fe0:	20000454 	.word	0x20000454

08010fe4 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8010fe4:	b590      	push	{r4, r7, lr}
 8010fe6:	b087      	sub	sp, #28
 8010fe8:	af00      	add	r7, sp, #0
 8010fea:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8010fec:	2300      	movs	r3, #0
 8010fee:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d101      	bne.n	8010ffa <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8010ff6:	2303      	movs	r3, #3
 8010ff8:	e14b      	b.n	8011292 <LoRaMacMibGetRequestConfirm+0x2ae>
    }

    switch( mibGet->Type )
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	781b      	ldrb	r3, [r3, #0]
 8010ffe:	2b28      	cmp	r3, #40	; 0x28
 8011000:	f200 8140 	bhi.w	8011284 <LoRaMacMibGetRequestConfirm+0x2a0>
 8011004:	a201      	add	r2, pc, #4	; (adr r2, 801100c <LoRaMacMibGetRequestConfirm+0x28>)
 8011006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801100a:	bf00      	nop
 801100c:	080110b1 	.word	0x080110b1
 8011010:	080110bd 	.word	0x080110bd
 8011014:	080110c9 	.word	0x080110c9
 8011018:	080110d5 	.word	0x080110d5
 801101c:	080110e1 	.word	0x080110e1
 8011020:	080110ed 	.word	0x080110ed
 8011024:	080110f9 	.word	0x080110f9
 8011028:	08011285 	.word	0x08011285
 801102c:	08011285 	.word	0x08011285
 8011030:	08011285 	.word	0x08011285
 8011034:	08011285 	.word	0x08011285
 8011038:	08011285 	.word	0x08011285
 801103c:	08011285 	.word	0x08011285
 8011040:	08011285 	.word	0x08011285
 8011044:	08011285 	.word	0x08011285
 8011048:	08011105 	.word	0x08011105
 801104c:	08011111 	.word	0x08011111
 8011050:	0801111d 	.word	0x0801111d
 8011054:	0801113f 	.word	0x0801113f
 8011058:	08011151 	.word	0x08011151
 801105c:	08011163 	.word	0x08011163
 8011060:	08011175 	.word	0x08011175
 8011064:	080111a9 	.word	0x080111a9
 8011068:	08011187 	.word	0x08011187
 801106c:	080111cb 	.word	0x080111cb
 8011070:	080111d7 	.word	0x080111d7
 8011074:	080111e1 	.word	0x080111e1
 8011078:	080111eb 	.word	0x080111eb
 801107c:	080111f5 	.word	0x080111f5
 8011080:	080111ff 	.word	0x080111ff
 8011084:	08011209 	.word	0x08011209
 8011088:	08011215 	.word	0x08011215
 801108c:	0801122d 	.word	0x0801122d
 8011090:	08011221 	.word	0x08011221
 8011094:	08011239 	.word	0x08011239
 8011098:	08011243 	.word	0x08011243
 801109c:	0801124f 	.word	0x0801124f
 80110a0:	08011265 	.word	0x08011265
 80110a4:	08011259 	.word	0x08011259
 80110a8:	08011285 	.word	0x08011285
 80110ac:	08011271 	.word	0x08011271
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 80110b0:	4b7a      	ldr	r3, [pc, #488]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 80110b2:	f893 20fc 	ldrb.w	r2, [r3, #252]	; 0xfc
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	711a      	strb	r2, [r3, #4]
            break;
 80110ba:	e0e9      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80110bc:	4b77      	ldr	r3, [pc, #476]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 80110be:	f893 2110 	ldrb.w	r2, [r3, #272]	; 0x110
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	711a      	strb	r2, [r3, #4]
            break;
 80110c6:	e0e3      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 80110c8:	f7fb f88e 	bl	800c1e8 <SecureElementGetDevEui>
 80110cc:	4602      	mov	r2, r0
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	605a      	str	r2, [r3, #4]
            break;
 80110d2:	e0dd      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 80110d4:	f7fb f8aa 	bl	800c22c <SecureElementGetJoinEui>
 80110d8:	4602      	mov	r2, r0
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	605a      	str	r2, [r3, #4]
            break;
 80110de:	e0d7      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 80110e0:	4b6e      	ldr	r3, [pc, #440]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 80110e2:	f893 20fe 	ldrb.w	r2, [r3, #254]	; 0xfe
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	711a      	strb	r2, [r3, #4]
            break;
 80110ea:	e0d1      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 80110ec:	4b6b      	ldr	r3, [pc, #428]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 80110ee:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	605a      	str	r2, [r3, #4]
            break;
 80110f6:	e0cb      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = Nvm.MacGroup2.DevAddr;
 80110f8:	4b68      	ldr	r3, [pc, #416]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 80110fa:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	605a      	str	r2, [r3, #4]
            break;
 8011102:	e0c5      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 8011104:	4b65      	ldr	r3, [pc, #404]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011106:	f893 20fd 	ldrb.w	r2, [r3, #253]	; 0xfd
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	711a      	strb	r2, [r3, #4]
            break;
 801110e:	e0bf      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8011110:	4b62      	ldr	r3, [pc, #392]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011112:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	711a      	strb	r2, [r3, #4]
            break;
 801111a:	e0b9      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        /* ST_WORKAROUND_END */
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 801111c:	231d      	movs	r3, #29
 801111e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011120:	4b5e      	ldr	r3, [pc, #376]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011122:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011126:	f107 0210 	add.w	r2, r7, #16
 801112a:	4611      	mov	r1, r2
 801112c:	4618      	mov	r0, r3
 801112e:	f002 fe91 	bl	8013e54 <RegionGetPhyParam>
 8011132:	4603      	mov	r3, r0
 8011134:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8011136:	68fa      	ldr	r2, [r7, #12]
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	605a      	str	r2, [r3, #4]
            break;
 801113c:	e0a8      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	4a56      	ldr	r2, [pc, #344]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011142:	3304      	adds	r3, #4
 8011144:	3264      	adds	r2, #100	; 0x64
 8011146:	e892 0003 	ldmia.w	r2, {r0, r1}
 801114a:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801114e:	e09f      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	4a52      	ldr	r2, [pc, #328]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011154:	3304      	adds	r3, #4
 8011156:	32a4      	adds	r2, #164	; 0xa4
 8011158:	e892 0003 	ldmia.w	r2, {r0, r1}
 801115c:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011160:	e096      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	4a4d      	ldr	r2, [pc, #308]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011166:	3304      	adds	r3, #4
 8011168:	326c      	adds	r2, #108	; 0x6c
 801116a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801116e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011172:	e08d      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	4a49      	ldr	r2, [pc, #292]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011178:	3304      	adds	r3, #4
 801117a:	32ac      	adds	r2, #172	; 0xac
 801117c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011180:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011184:	e084      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8011186:	231b      	movs	r3, #27
 8011188:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801118a:	4b44      	ldr	r3, [pc, #272]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 801118c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011190:	f107 0210 	add.w	r2, r7, #16
 8011194:	4611      	mov	r1, r2
 8011196:	4618      	mov	r0, r3
 8011198:	f002 fe5c 	bl	8013e54 <RegionGetPhyParam>
 801119c:	4603      	mov	r3, r0
 801119e:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 80111a0:	68fa      	ldr	r2, [r7, #12]
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	605a      	str	r2, [r3, #4]
            break;
 80111a6:	e073      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 80111a8:	231a      	movs	r3, #26
 80111aa:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80111ac:	4b3b      	ldr	r3, [pc, #236]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 80111ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80111b2:	f107 0210 	add.w	r2, r7, #16
 80111b6:	4611      	mov	r1, r2
 80111b8:	4618      	mov	r0, r3
 80111ba:	f002 fe4b 	bl	8013e54 <RegionGetPhyParam>
 80111be:	4603      	mov	r3, r0
 80111c0:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 80111c2:	68fa      	ldr	r2, [r7, #12]
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	605a      	str	r2, [r3, #4]
            break;
 80111c8:	e062      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80111ca:	4b34      	ldr	r3, [pc, #208]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 80111cc:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	711a      	strb	r2, [r3, #4]
            break;
 80111d4:	e05c      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 80111d6:	4b31      	ldr	r3, [pc, #196]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 80111d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	605a      	str	r2, [r3, #4]
            break;
 80111de:	e057      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 80111e0:	4b2e      	ldr	r3, [pc, #184]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 80111e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	605a      	str	r2, [r3, #4]
            break;
 80111e8:	e052      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 80111ea:	4b2c      	ldr	r3, [pc, #176]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 80111ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	605a      	str	r2, [r3, #4]
            break;
 80111f2:	e04d      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 80111f4:	4b29      	ldr	r3, [pc, #164]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 80111f6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	605a      	str	r2, [r3, #4]
            break;
 80111fc:	e048      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 80111fe:	4b27      	ldr	r3, [pc, #156]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011200:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	605a      	str	r2, [r3, #4]
            break;
 8011206:	e043      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011208:	4b24      	ldr	r3, [pc, #144]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 801120a:	f993 20c5 	ldrsb.w	r2, [r3, #197]	; 0xc5
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	711a      	strb	r2, [r3, #4]
            break;
 8011212:	e03d      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8011214:	4b21      	ldr	r3, [pc, #132]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011216:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	711a      	strb	r2, [r3, #4]
            break;
 801121e:	e037      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011220:	4b1e      	ldr	r3, [pc, #120]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011222:	f993 20c4 	ldrsb.w	r2, [r3, #196]	; 0xc4
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	711a      	strb	r2, [r3, #4]
            break;
 801122a:	e031      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 801122c:	4b1b      	ldr	r3, [pc, #108]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 801122e:	f993 2038 	ldrsb.w	r2, [r3, #56]	; 0x38
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	711a      	strb	r2, [r3, #4]
            break;
 8011236:	e02b      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 8011238:	4b18      	ldr	r3, [pc, #96]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 801123a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	605a      	str	r2, [r3, #4]
            break;
 8011240:	e026      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 8011242:	4b16      	ldr	r3, [pc, #88]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011244:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	711a      	strb	r2, [r3, #4]
            break;
 801124c:	e020      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 801124e:	4b13      	ldr	r3, [pc, #76]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011250:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	605a      	str	r2, [r3, #4]
            break;
 8011256:	e01b      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetNvmData( );
 8011258:	f7ff f934 	bl	80104c4 <GetNvmData>
 801125c:	4602      	mov	r2, r0
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	605a      	str	r2, [r3, #4]
            break;
 8011262:	e015      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8011264:	4b0d      	ldr	r3, [pc, #52]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011266:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	605a      	str	r2, [r3, #4]
            break;
 801126e:	e00f      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	4a0a      	ldr	r2, [pc, #40]	; (801129c <LoRaMacMibGetRequestConfirm+0x2b8>)
 8011274:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8011278:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 801127a:	687c      	ldr	r4, [r7, #4]
 801127c:	f002 ff74 	bl	8014168 <RegionGetVersion>
 8011280:	60a0      	str	r0, [r4, #8]
            break;
 8011282:	e005      	b.n	8011290 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8011284:	6878      	ldr	r0, [r7, #4]
 8011286:	f000 fefd 	bl	8012084 <LoRaMacClassBMibGetRequestConfirm>
 801128a:	4603      	mov	r3, r0
 801128c:	75fb      	strb	r3, [r7, #23]
            break;
 801128e:	bf00      	nop
        }
    }
    return status;
 8011290:	7dfb      	ldrb	r3, [r7, #23]
}
 8011292:	4618      	mov	r0, r3
 8011294:	371c      	adds	r7, #28
 8011296:	46bd      	mov	sp, r7
 8011298:	bd90      	pop	{r4, r7, pc}
 801129a:	bf00      	nop
 801129c:	2000095c 	.word	0x2000095c

080112a0 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 80112a0:	b580      	push	{r7, lr}
 80112a2:	b086      	sub	sp, #24
 80112a4:	af00      	add	r7, sp, #0
 80112a6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80112a8:	2300      	movs	r3, #0
 80112aa:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	d101      	bne.n	80112b6 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80112b2:	2303      	movs	r3, #3
 80112b4:	e32b      	b.n	801190e <LoRaMacMibSetRequestConfirm+0x66e>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 80112b6:	4bbe      	ldr	r3, [pc, #760]	; (80115b0 <LoRaMacMibSetRequestConfirm+0x310>)
 80112b8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80112bc:	f003 0302 	and.w	r3, r3, #2
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d001      	beq.n	80112c8 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 80112c4:	2301      	movs	r3, #1
 80112c6:	e322      	b.n	801190e <LoRaMacMibSetRequestConfirm+0x66e>
    }

    switch( mibSet->Type )
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	781b      	ldrb	r3, [r3, #0]
 80112cc:	2b27      	cmp	r3, #39	; 0x27
 80112ce:	f200 82fc 	bhi.w	80118ca <LoRaMacMibSetRequestConfirm+0x62a>
 80112d2:	a201      	add	r2, pc, #4	; (adr r2, 80112d8 <LoRaMacMibSetRequestConfirm+0x38>)
 80112d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112d8:	08011379 	.word	0x08011379
 80112dc:	08011389 	.word	0x08011389
 80112e0:	080113a3 	.word	0x080113a3
 80112e4:	080113bb 	.word	0x080113bb
 80112e8:	080113d3 	.word	0x080113d3
 80112ec:	080113df 	.word	0x080113df
 80112f0:	080113eb 	.word	0x080113eb
 80112f4:	080113f7 	.word	0x080113f7
 80112f8:	0801141d 	.word	0x0801141d
 80112fc:	08011443 	.word	0x08011443
 8011300:	08011469 	.word	0x08011469
 8011304:	0801148f 	.word	0x0801148f
 8011308:	080114b5 	.word	0x080114b5
 801130c:	080114db 	.word	0x080114db
 8011310:	08011501 	.word	0x08011501
 8011314:	08011527 	.word	0x08011527
 8011318:	08011547 	.word	0x08011547
 801131c:	080118cb 	.word	0x080118cb
 8011320:	08011553 	.word	0x08011553
 8011324:	080115cf 	.word	0x080115cf
 8011328:	0801160f 	.word	0x0801160f
 801132c:	08011671 	.word	0x08011671
 8011330:	080116e1 	.word	0x080116e1
 8011334:	080116b1 	.word	0x080116b1
 8011338:	08011711 	.word	0x08011711
 801133c:	08011733 	.word	0x08011733
 8011340:	0801173d 	.word	0x0801173d
 8011344:	08011747 	.word	0x08011747
 8011348:	08011751 	.word	0x08011751
 801134c:	0801175b 	.word	0x0801175b
 8011350:	08011765 	.word	0x08011765
 8011354:	08011797 	.word	0x08011797
 8011358:	08011803 	.word	0x08011803
 801135c:	080117d1 	.word	0x080117d1
 8011360:	08011835 	.word	0x08011835
 8011364:	0801184b 	.word	0x0801184b
 8011368:	08011863 	.word	0x08011863
 801136c:	0801186d 	.word	0x0801186d
 8011370:	08011879 	.word	0x08011879
 8011374:	080118a1 	.word	0x080118a1
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	791b      	ldrb	r3, [r3, #4]
 801137c:	4618      	mov	r0, r3
 801137e:	f7fd fbfb 	bl	800eb78 <SwitchClass>
 8011382:	4603      	mov	r3, r0
 8011384:	75fb      	strb	r3, [r7, #23]
            break;
 8011386:	e2c1      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	791b      	ldrb	r3, [r3, #4]
 801138c:	2b02      	cmp	r3, #2
 801138e:	d005      	beq.n	801139c <LoRaMacMibSetRequestConfirm+0xfc>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	791a      	ldrb	r2, [r3, #4]
 8011394:	4b87      	ldr	r3, [pc, #540]	; (80115b4 <LoRaMacMibSetRequestConfirm+0x314>)
 8011396:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801139a:	e2b7      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801139c:	2303      	movs	r3, #3
 801139e:	75fb      	strb	r3, [r7, #23]
            break;
 80113a0:	e2b4      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	685b      	ldr	r3, [r3, #4]
 80113a6:	4618      	mov	r0, r3
 80113a8:	f7fa ff06 	bl	800c1b8 <SecureElementSetDevEui>
 80113ac:	4603      	mov	r3, r0
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	f000 8291 	beq.w	80118d6 <LoRaMacMibSetRequestConfirm+0x636>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80113b4:	2303      	movs	r3, #3
 80113b6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80113b8:	e28d      	b.n	80118d6 <LoRaMacMibSetRequestConfirm+0x636>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	685b      	ldr	r3, [r3, #4]
 80113be:	4618      	mov	r0, r3
 80113c0:	f7fa ff1c 	bl	800c1fc <SecureElementSetJoinEui>
 80113c4:	4603      	mov	r3, r0
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	f000 8287 	beq.w	80118da <LoRaMacMibSetRequestConfirm+0x63a>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80113cc:	2303      	movs	r3, #3
 80113ce:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80113d0:	e283      	b.n	80118da <LoRaMacMibSetRequestConfirm+0x63a>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	791a      	ldrb	r2, [r3, #4]
 80113d6:	4b77      	ldr	r3, [pc, #476]	; (80115b4 <LoRaMacMibSetRequestConfirm+0x314>)
 80113d8:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
            break;
 80113dc:	e296      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	685b      	ldr	r3, [r3, #4]
 80113e2:	4a74      	ldr	r2, [pc, #464]	; (80115b4 <LoRaMacMibSetRequestConfirm+0x314>)
 80113e4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
            break;
 80113e8:	e290      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEV_ADDR:
        {
            Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	685b      	ldr	r3, [r3, #4]
 80113ee:	4a71      	ldr	r2, [pc, #452]	; (80115b4 <LoRaMacMibSetRequestConfirm+0x314>)
 80113f0:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
            break;
 80113f4:	e28a      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	685b      	ldr	r3, [r3, #4]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d00b      	beq.n	8011416 <LoRaMacMibSetRequestConfirm+0x176>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	685b      	ldr	r3, [r3, #4]
 8011402:	4619      	mov	r1, r3
 8011404:	2000      	movs	r0, #0
 8011406:	f001 ff35 	bl	8013274 <LoRaMacCryptoSetKey>
 801140a:	4603      	mov	r3, r0
 801140c:	2b00      	cmp	r3, #0
 801140e:	f000 8266 	beq.w	80118de <LoRaMacMibSetRequestConfirm+0x63e>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011412:	2311      	movs	r3, #17
 8011414:	e27b      	b.n	801190e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011416:	2303      	movs	r3, #3
 8011418:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801141a:	e260      	b.n	80118de <LoRaMacMibSetRequestConfirm+0x63e>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	685b      	ldr	r3, [r3, #4]
 8011420:	2b00      	cmp	r3, #0
 8011422:	d00b      	beq.n	801143c <LoRaMacMibSetRequestConfirm+0x19c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	685b      	ldr	r3, [r3, #4]
 8011428:	4619      	mov	r1, r3
 801142a:	2001      	movs	r0, #1
 801142c:	f001 ff22 	bl	8013274 <LoRaMacCryptoSetKey>
 8011430:	4603      	mov	r3, r0
 8011432:	2b00      	cmp	r3, #0
 8011434:	f000 8255 	beq.w	80118e2 <LoRaMacMibSetRequestConfirm+0x642>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011438:	2311      	movs	r3, #17
 801143a:	e268      	b.n	801190e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801143c:	2303      	movs	r3, #3
 801143e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011440:	e24f      	b.n	80118e2 <LoRaMacMibSetRequestConfirm+0x642>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	685b      	ldr	r3, [r3, #4]
 8011446:	2b00      	cmp	r3, #0
 8011448:	d00b      	beq.n	8011462 <LoRaMacMibSetRequestConfirm+0x1c2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	685b      	ldr	r3, [r3, #4]
 801144e:	4619      	mov	r1, r3
 8011450:	2002      	movs	r0, #2
 8011452:	f001 ff0f 	bl	8013274 <LoRaMacCryptoSetKey>
 8011456:	4603      	mov	r3, r0
 8011458:	2b00      	cmp	r3, #0
 801145a:	f000 8244 	beq.w	80118e6 <LoRaMacMibSetRequestConfirm+0x646>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801145e:	2311      	movs	r3, #17
 8011460:	e255      	b.n	801190e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011462:	2303      	movs	r3, #3
 8011464:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011466:	e23e      	b.n	80118e6 <LoRaMacMibSetRequestConfirm+0x646>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	685b      	ldr	r3, [r3, #4]
 801146c:	2b00      	cmp	r3, #0
 801146e:	d00b      	beq.n	8011488 <LoRaMacMibSetRequestConfirm+0x1e8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	685b      	ldr	r3, [r3, #4]
 8011474:	4619      	mov	r1, r3
 8011476:	2003      	movs	r0, #3
 8011478:	f001 fefc 	bl	8013274 <LoRaMacCryptoSetKey>
 801147c:	4603      	mov	r3, r0
 801147e:	2b00      	cmp	r3, #0
 8011480:	f000 8233 	beq.w	80118ea <LoRaMacMibSetRequestConfirm+0x64a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011484:	2311      	movs	r3, #17
 8011486:	e242      	b.n	801190e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011488:	2303      	movs	r3, #3
 801148a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801148c:	e22d      	b.n	80118ea <LoRaMacMibSetRequestConfirm+0x64a>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	685b      	ldr	r3, [r3, #4]
 8011492:	2b00      	cmp	r3, #0
 8011494:	d00b      	beq.n	80114ae <LoRaMacMibSetRequestConfirm+0x20e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	685b      	ldr	r3, [r3, #4]
 801149a:	4619      	mov	r1, r3
 801149c:	207f      	movs	r0, #127	; 0x7f
 801149e:	f001 fee9 	bl	8013274 <LoRaMacCryptoSetKey>
 80114a2:	4603      	mov	r3, r0
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	f000 8222 	beq.w	80118ee <LoRaMacMibSetRequestConfirm+0x64e>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80114aa:	2311      	movs	r3, #17
 80114ac:	e22f      	b.n	801190e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80114ae:	2303      	movs	r3, #3
 80114b0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80114b2:	e21c      	b.n	80118ee <LoRaMacMibSetRequestConfirm+0x64e>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 ) /* ST_WORKAROUND: reduced LORAMAC_MAX_MC_CTX */
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	685b      	ldr	r3, [r3, #4]
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d00b      	beq.n	80114d4 <LoRaMacMibSetRequestConfirm+0x234>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	685b      	ldr	r3, [r3, #4]
 80114c0:	4619      	mov	r1, r3
 80114c2:	2080      	movs	r0, #128	; 0x80
 80114c4:	f001 fed6 	bl	8013274 <LoRaMacCryptoSetKey>
 80114c8:	4603      	mov	r3, r0
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	f000 8211 	beq.w	80118f2 <LoRaMacMibSetRequestConfirm+0x652>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80114d0:	2311      	movs	r3, #17
 80114d2:	e21c      	b.n	801190e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80114d4:	2303      	movs	r3, #3
 80114d6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80114d8:	e20b      	b.n	80118f2 <LoRaMacMibSetRequestConfirm+0x652>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	685b      	ldr	r3, [r3, #4]
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d00b      	beq.n	80114fa <LoRaMacMibSetRequestConfirm+0x25a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	685b      	ldr	r3, [r3, #4]
 80114e6:	4619      	mov	r1, r3
 80114e8:	2081      	movs	r0, #129	; 0x81
 80114ea:	f001 fec3 	bl	8013274 <LoRaMacCryptoSetKey>
 80114ee:	4603      	mov	r3, r0
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	f000 8200 	beq.w	80118f6 <LoRaMacMibSetRequestConfirm+0x656>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80114f6:	2311      	movs	r3, #17
 80114f8:	e209      	b.n	801190e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80114fa:	2303      	movs	r3, #3
 80114fc:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80114fe:	e1fa      	b.n	80118f6 <LoRaMacMibSetRequestConfirm+0x656>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	685b      	ldr	r3, [r3, #4]
 8011504:	2b00      	cmp	r3, #0
 8011506:	d00b      	beq.n	8011520 <LoRaMacMibSetRequestConfirm+0x280>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	685b      	ldr	r3, [r3, #4]
 801150c:	4619      	mov	r1, r3
 801150e:	2082      	movs	r0, #130	; 0x82
 8011510:	f001 feb0 	bl	8013274 <LoRaMacCryptoSetKey>
 8011514:	4603      	mov	r3, r0
 8011516:	2b00      	cmp	r3, #0
 8011518:	f000 81ef 	beq.w	80118fa <LoRaMacMibSetRequestConfirm+0x65a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801151c:	2311      	movs	r3, #17
 801151e:	e1f6      	b.n	801190e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011520:	2303      	movs	r3, #3
 8011522:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011524:	e1e9      	b.n	80118fa <LoRaMacMibSetRequestConfirm+0x65a>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	791a      	ldrb	r2, [r3, #4]
 801152a:	4b22      	ldr	r3, [pc, #136]	; (80115b4 <LoRaMacMibSetRequestConfirm+0x314>)
 801152c:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8011530:	4b21      	ldr	r3, [pc, #132]	; (80115b8 <LoRaMacMibSetRequestConfirm+0x318>)
 8011532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011534:	4a1f      	ldr	r2, [pc, #124]	; (80115b4 <LoRaMacMibSetRequestConfirm+0x314>)
 8011536:	f892 20fd 	ldrb.w	r2, [r2, #253]	; 0xfd
 801153a:	4610      	mov	r0, r2
 801153c:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 801153e:	4b1e      	ldr	r3, [pc, #120]	; (80115b8 <LoRaMacMibSetRequestConfirm+0x318>)
 8011540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011542:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 8011544:	e1e2      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	791a      	ldrb	r2, [r3, #4]
 801154a:	4b1a      	ldr	r3, [pc, #104]	; (80115b4 <LoRaMacMibSetRequestConfirm+0x314>)
 801154c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            break;
 8011550:	e1dc      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        /* ST_WORKAROUND_END */
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	7a1b      	ldrb	r3, [r3, #8]
 8011556:	b25b      	sxtb	r3, r3
 8011558:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801155a:	4b16      	ldr	r3, [pc, #88]	; (80115b4 <LoRaMacMibSetRequestConfirm+0x314>)
 801155c:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8011560:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 8011562:	4b14      	ldr	r3, [pc, #80]	; (80115b4 <LoRaMacMibSetRequestConfirm+0x314>)
 8011564:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011568:	f107 0108 	add.w	r1, r7, #8
 801156c:	2207      	movs	r2, #7
 801156e:	4618      	mov	r0, r3
 8011570:	f002 fcac 	bl	8013ecc <RegionVerify>
 8011574:	4603      	mov	r3, r0
 8011576:	f083 0301 	eor.w	r3, r3, #1
 801157a:	b2db      	uxtb	r3, r3
 801157c:	2b00      	cmp	r3, #0
 801157e:	d002      	beq.n	8011586 <LoRaMacMibSetRequestConfirm+0x2e6>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011580:	2303      	movs	r3, #3
 8011582:	75fb      	strb	r3, [r7, #23]
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 8011584:	e1c2      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	685b      	ldr	r3, [r3, #4]
 801158a:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 801158c:	4b09      	ldr	r3, [pc, #36]	; (80115b4 <LoRaMacMibSetRequestConfirm+0x314>)
 801158e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011592:	f107 0108 	add.w	r1, r7, #8
 8011596:	2200      	movs	r2, #0
 8011598:	4618      	mov	r0, r3
 801159a:	f002 fc97 	bl	8013ecc <RegionVerify>
 801159e:	4603      	mov	r3, r0
 80115a0:	f083 0301 	eor.w	r3, r3, #1
 80115a4:	b2db      	uxtb	r3, r3
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d008      	beq.n	80115bc <LoRaMacMibSetRequestConfirm+0x31c>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 80115aa:	2303      	movs	r3, #3
 80115ac:	75fb      	strb	r3, [r7, #23]
            break;
 80115ae:	e1ad      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
 80115b0:	20000454 	.word	0x20000454
 80115b4:	2000095c 	.word	0x2000095c
 80115b8:	0801ba5c 	.word	0x0801ba5c
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 80115bc:	4bb6      	ldr	r3, [pc, #728]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 80115be:	687a      	ldr	r2, [r7, #4]
 80115c0:	3364      	adds	r3, #100	; 0x64
 80115c2:	3204      	adds	r2, #4
 80115c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80115c8:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80115cc:	e19e      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	7a1b      	ldrb	r3, [r3, #8]
 80115d2:	b25b      	sxtb	r3, r3
 80115d4:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80115d6:	4bb0      	ldr	r3, [pc, #704]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 80115d8:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80115dc:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80115de:	4bae      	ldr	r3, [pc, #696]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 80115e0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80115e4:	f107 0108 	add.w	r1, r7, #8
 80115e8:	2207      	movs	r2, #7
 80115ea:	4618      	mov	r0, r3
 80115ec:	f002 fc6e 	bl	8013ecc <RegionVerify>
 80115f0:	4603      	mov	r3, r0
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d008      	beq.n	8011608 <LoRaMacMibSetRequestConfirm+0x368>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 80115f6:	4ba8      	ldr	r3, [pc, #672]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 80115f8:	687a      	ldr	r2, [r7, #4]
 80115fa:	33a4      	adds	r3, #164	; 0xa4
 80115fc:	3204      	adds	r2, #4
 80115fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011602:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8011606:	e181      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011608:	2303      	movs	r3, #3
 801160a:	75fb      	strb	r3, [r7, #23]
            break;
 801160c:	e17e      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	7a1b      	ldrb	r3, [r3, #8]
 8011612:	b25b      	sxtb	r3, r3
 8011614:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011616:	4ba0      	ldr	r3, [pc, #640]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011618:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 801161c:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 801161e:	4b9e      	ldr	r3, [pc, #632]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011620:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011624:	f107 0108 	add.w	r1, r7, #8
 8011628:	2207      	movs	r2, #7
 801162a:	4618      	mov	r0, r3
 801162c:	f002 fc4e 	bl	8013ecc <RegionVerify>
 8011630:	4603      	mov	r3, r0
 8011632:	2b00      	cmp	r3, #0
 8011634:	d019      	beq.n	801166a <LoRaMacMibSetRequestConfirm+0x3ca>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8011636:	4b98      	ldr	r3, [pc, #608]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011638:	687a      	ldr	r2, [r7, #4]
 801163a:	336c      	adds	r3, #108	; 0x6c
 801163c:	3204      	adds	r2, #4
 801163e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011642:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8011646:	4b94      	ldr	r3, [pc, #592]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011648:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 801164c:	2b02      	cmp	r3, #2
 801164e:	f040 8156 	bne.w	80118fe <LoRaMacMibSetRequestConfirm+0x65e>
 8011652:	4b91      	ldr	r3, [pc, #580]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011654:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8011658:	2b00      	cmp	r3, #0
 801165a:	f000 8150 	beq.w	80118fe <LoRaMacMibSetRequestConfirm+0x65e>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 801165e:	4b8f      	ldr	r3, [pc, #572]	; (801189c <LoRaMacMibSetRequestConfirm+0x5fc>)
 8011660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011662:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8011664:	f7fe fcda 	bl	801001c <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8011668:	e149      	b.n	80118fe <LoRaMacMibSetRequestConfirm+0x65e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801166a:	2303      	movs	r3, #3
 801166c:	75fb      	strb	r3, [r7, #23]
            break;
 801166e:	e146      	b.n	80118fe <LoRaMacMibSetRequestConfirm+0x65e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	7a1b      	ldrb	r3, [r3, #8]
 8011674:	b25b      	sxtb	r3, r3
 8011676:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011678:	4b87      	ldr	r3, [pc, #540]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 801167a:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 801167e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8011680:	4b85      	ldr	r3, [pc, #532]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011682:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011686:	f107 0108 	add.w	r1, r7, #8
 801168a:	2207      	movs	r2, #7
 801168c:	4618      	mov	r0, r3
 801168e:	f002 fc1d 	bl	8013ecc <RegionVerify>
 8011692:	4603      	mov	r3, r0
 8011694:	2b00      	cmp	r3, #0
 8011696:	d008      	beq.n	80116aa <LoRaMacMibSetRequestConfirm+0x40a>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8011698:	4b7f      	ldr	r3, [pc, #508]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 801169a:	687a      	ldr	r2, [r7, #4]
 801169c:	33ac      	adds	r3, #172	; 0xac
 801169e:	3204      	adds	r2, #4
 80116a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80116a4:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80116a8:	e130      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80116aa:	2303      	movs	r3, #3
 80116ac:	75fb      	strb	r3, [r7, #23]
            break;
 80116ae:	e12d      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	685b      	ldr	r3, [r3, #4]
 80116b4:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 80116b6:	2301      	movs	r3, #1
 80116b8:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 80116ba:	4b77      	ldr	r3, [pc, #476]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 80116bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80116c0:	f107 020c 	add.w	r2, r7, #12
 80116c4:	4611      	mov	r1, r2
 80116c6:	4618      	mov	r0, r3
 80116c8:	f002 fc29 	bl	8013f1e <RegionChanMaskSet>
 80116cc:	4603      	mov	r3, r0
 80116ce:	f083 0301 	eor.w	r3, r3, #1
 80116d2:	b2db      	uxtb	r3, r3
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	f000 8114 	beq.w	8011902 <LoRaMacMibSetRequestConfirm+0x662>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80116da:	2303      	movs	r3, #3
 80116dc:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80116de:	e110      	b.n	8011902 <LoRaMacMibSetRequestConfirm+0x662>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	685b      	ldr	r3, [r3, #4]
 80116e4:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 80116e6:	2300      	movs	r3, #0
 80116e8:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 80116ea:	4b6b      	ldr	r3, [pc, #428]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 80116ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80116f0:	f107 020c 	add.w	r2, r7, #12
 80116f4:	4611      	mov	r1, r2
 80116f6:	4618      	mov	r0, r3
 80116f8:	f002 fc11 	bl	8013f1e <RegionChanMaskSet>
 80116fc:	4603      	mov	r3, r0
 80116fe:	f083 0301 	eor.w	r3, r3, #1
 8011702:	b2db      	uxtb	r3, r3
 8011704:	2b00      	cmp	r3, #0
 8011706:	f000 80fe 	beq.w	8011906 <LoRaMacMibSetRequestConfirm+0x666>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801170a:	2303      	movs	r3, #3
 801170c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801170e:	e0fa      	b.n	8011906 <LoRaMacMibSetRequestConfirm+0x666>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	791b      	ldrb	r3, [r3, #4]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d009      	beq.n	801172c <LoRaMacMibSetRequestConfirm+0x48c>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801171c:	2b0f      	cmp	r3, #15
 801171e:	d805      	bhi.n	801172c <LoRaMacMibSetRequestConfirm+0x48c>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	791a      	ldrb	r2, [r3, #4]
 8011724:	4b5c      	ldr	r3, [pc, #368]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011726:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801172a:	e0ef      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801172c:	2303      	movs	r3, #3
 801172e:	75fb      	strb	r3, [r7, #23]
            break;
 8011730:	e0ec      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	685b      	ldr	r3, [r3, #4]
 8011736:	4a58      	ldr	r2, [pc, #352]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011738:	64d3      	str	r3, [r2, #76]	; 0x4c
            break;
 801173a:	e0e7      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	685b      	ldr	r3, [r3, #4]
 8011740:	4a55      	ldr	r2, [pc, #340]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011742:	6513      	str	r3, [r2, #80]	; 0x50
            break;
 8011744:	e0e2      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	685b      	ldr	r3, [r3, #4]
 801174a:	4a53      	ldr	r2, [pc, #332]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 801174c:	6553      	str	r3, [r2, #84]	; 0x54
            break;
 801174e:	e0dd      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	685b      	ldr	r3, [r3, #4]
 8011754:	4a50      	ldr	r2, [pc, #320]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011756:	6593      	str	r3, [r2, #88]	; 0x58
            break;
 8011758:	e0d8      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	685b      	ldr	r3, [r3, #4]
 801175e:	4a4e      	ldr	r2, [pc, #312]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011760:	65d3      	str	r3, [r2, #92]	; 0x5c
            break;
 8011762:	e0d3      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801176a:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 801176c:	4b4a      	ldr	r3, [pc, #296]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 801176e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011772:	f107 0108 	add.w	r1, r7, #8
 8011776:	2206      	movs	r2, #6
 8011778:	4618      	mov	r0, r3
 801177a:	f002 fba7 	bl	8013ecc <RegionVerify>
 801177e:	4603      	mov	r3, r0
 8011780:	2b00      	cmp	r3, #0
 8011782:	d005      	beq.n	8011790 <LoRaMacMibSetRequestConfirm+0x4f0>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 8011784:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8011788:	4b43      	ldr	r3, [pc, #268]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 801178a:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801178e:	e0bd      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011790:	2303      	movs	r3, #3
 8011792:	75fb      	strb	r3, [r7, #23]
            break;
 8011794:	e0ba      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801179c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801179e:	4b3e      	ldr	r3, [pc, #248]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 80117a0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80117a4:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 80117a6:	4b3c      	ldr	r3, [pc, #240]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 80117a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80117ac:	f107 0108 	add.w	r1, r7, #8
 80117b0:	2205      	movs	r2, #5
 80117b2:	4618      	mov	r0, r3
 80117b4:	f002 fb8a 	bl	8013ecc <RegionVerify>
 80117b8:	4603      	mov	r3, r0
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d005      	beq.n	80117ca <LoRaMacMibSetRequestConfirm+0x52a>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 80117be:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80117c2:	4b35      	ldr	r3, [pc, #212]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 80117c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80117c8:	e0a0      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80117ca:	2303      	movs	r3, #3
 80117cc:	75fb      	strb	r3, [r7, #23]
            break;
 80117ce:	e09d      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80117d6:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 80117d8:	4b2f      	ldr	r3, [pc, #188]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 80117da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80117de:	f107 0108 	add.w	r1, r7, #8
 80117e2:	220a      	movs	r2, #10
 80117e4:	4618      	mov	r0, r3
 80117e6:	f002 fb71 	bl	8013ecc <RegionVerify>
 80117ea:	4603      	mov	r3, r0
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d005      	beq.n	80117fc <LoRaMacMibSetRequestConfirm+0x55c>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 80117f0:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80117f4:	4b28      	ldr	r3, [pc, #160]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 80117f6:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80117fa:	e087      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80117fc:	2303      	movs	r3, #3
 80117fe:	75fb      	strb	r3, [r7, #23]
            break;
 8011800:	e084      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8011808:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 801180a:	4b23      	ldr	r3, [pc, #140]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 801180c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011810:	f107 0108 	add.w	r1, r7, #8
 8011814:	2209      	movs	r2, #9
 8011816:	4618      	mov	r0, r3
 8011818:	f002 fb58 	bl	8013ecc <RegionVerify>
 801181c:	4603      	mov	r3, r0
 801181e:	2b00      	cmp	r3, #0
 8011820:	d005      	beq.n	801182e <LoRaMacMibSetRequestConfirm+0x58e>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 8011822:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8011826:	4b1c      	ldr	r3, [pc, #112]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011828:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801182c:	e06e      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801182e:	2303      	movs	r3, #3
 8011830:	75fb      	strb	r3, [r7, #23]
            break;
 8011832:	e06b      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	685b      	ldr	r3, [r3, #4]
 8011838:	4a17      	ldr	r2, [pc, #92]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 801183a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
 801183e:	4b16      	ldr	r3, [pc, #88]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011840:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011844:	4a14      	ldr	r2, [pc, #80]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011846:	6453      	str	r3, [r2, #68]	; 0x44
            break;
 8011848:	e060      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	791a      	ldrb	r2, [r3, #4]
 801184e:	4b12      	ldr	r3, [pc, #72]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011850:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8011854:	4b10      	ldr	r3, [pc, #64]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011856:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 801185a:	4b0f      	ldr	r3, [pc, #60]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 801185c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
            break;
 8011860:	e054      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	685b      	ldr	r3, [r3, #4]
 8011866:	4a0c      	ldr	r2, [pc, #48]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011868:	67d3      	str	r3, [r2, #124]	; 0x7c
            break;
 801186a:	e04f      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	685b      	ldr	r3, [r3, #4]
 8011870:	4a09      	ldr	r2, [pc, #36]	; (8011898 <LoRaMacMibSetRequestConfirm+0x5f8>)
 8011872:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
            break;
 8011876:	e049      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	685b      	ldr	r3, [r3, #4]
 801187c:	2b00      	cmp	r3, #0
 801187e:	d007      	beq.n	8011890 <LoRaMacMibSetRequestConfirm+0x5f0>
            {
                status = RestoreNvmData( mibSet->Param.Contexts );
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	685b      	ldr	r3, [r3, #4]
 8011884:	4618      	mov	r0, r3
 8011886:	f7fe fe27 	bl	80104d8 <RestoreNvmData>
 801188a:	4603      	mov	r3, r0
 801188c:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801188e:	e03d      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011890:	2303      	movs	r3, #3
 8011892:	75fb      	strb	r3, [r7, #23]
            break;
 8011894:	e03a      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
 8011896:	bf00      	nop
 8011898:	2000095c 	.word	0x2000095c
 801189c:	0801ba5c 	.word	0x0801ba5c
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	799b      	ldrb	r3, [r3, #6]
 80118a4:	2b01      	cmp	r3, #1
 80118a6:	d80d      	bhi.n	80118c4 <LoRaMacMibSetRequestConfirm+0x624>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 80118a8:	4a1b      	ldr	r2, [pc, #108]	; (8011918 <LoRaMacMibSetRequestConfirm+0x678>)
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	685b      	ldr	r3, [r3, #4]
 80118ae:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	6858      	ldr	r0, [r3, #4]
 80118b6:	f001 fc23 	bl	8013100 <LoRaMacCryptoSetLrWanVersion>
 80118ba:	4603      	mov	r3, r0
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d024      	beq.n	801190a <LoRaMacMibSetRequestConfirm+0x66a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80118c0:	2311      	movs	r3, #17
 80118c2:	e024      	b.n	801190e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80118c4:	2303      	movs	r3, #3
 80118c6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80118c8:	e01f      	b.n	801190a <LoRaMacMibSetRequestConfirm+0x66a>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 80118ca:	6878      	ldr	r0, [r7, #4]
 80118cc:	f000 fbe4 	bl	8012098 <LoRaMacMibClassBSetRequestConfirm>
 80118d0:	4603      	mov	r3, r0
 80118d2:	75fb      	strb	r3, [r7, #23]
            break;
 80118d4:	e01a      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80118d6:	bf00      	nop
 80118d8:	e018      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80118da:	bf00      	nop
 80118dc:	e016      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80118de:	bf00      	nop
 80118e0:	e014      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80118e2:	bf00      	nop
 80118e4:	e012      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80118e6:	bf00      	nop
 80118e8:	e010      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80118ea:	bf00      	nop
 80118ec:	e00e      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80118ee:	bf00      	nop
 80118f0:	e00c      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80118f2:	bf00      	nop
 80118f4:	e00a      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80118f6:	bf00      	nop
 80118f8:	e008      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80118fa:	bf00      	nop
 80118fc:	e006      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80118fe:	bf00      	nop
 8011900:	e004      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8011902:	bf00      	nop
 8011904:	e002      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8011906:	bf00      	nop
 8011908:	e000      	b.n	801190c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 801190a:	bf00      	nop
        }
    }
    return status;
 801190c:	7dfb      	ldrb	r3, [r7, #23]
}
 801190e:	4618      	mov	r0, r3
 8011910:	3718      	adds	r7, #24
 8011912:	46bd      	mov	sp, r7
 8011914:	bd80      	pop	{r7, pc}
 8011916:	bf00      	nop
 8011918:	2000095c 	.word	0x2000095c

0801191c <LoRaMacMlmeRequest>:
    }
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 801191c:	b580      	push	{r7, lr}
 801191e:	b086      	sub	sp, #24
 8011920:	af00      	add	r7, sp, #0
 8011922:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011924:	2302      	movs	r3, #2
 8011926:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8011928:	2300      	movs	r3, #0
 801192a:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	2b00      	cmp	r3, #0
 8011930:	d101      	bne.n	8011936 <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011932:	2303      	movs	r3, #3
 8011934:	e127      	b.n	8011b86 <LoRaMacMlmeRequest+0x26a>
    }
    if( LoRaMacIsBusy( ) == true )
 8011936:	f7fc fd23 	bl	800e380 <LoRaMacIsBusy>
 801193a:	4603      	mov	r3, r0
 801193c:	2b00      	cmp	r3, #0
 801193e:	d001      	beq.n	8011944 <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8011940:	2301      	movs	r3, #1
 8011942:	e120      	b.n	8011b86 <LoRaMacMlmeRequest+0x26a>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8011944:	f001 f8a6 	bl	8012a94 <LoRaMacConfirmQueueIsFull>
 8011948:	4603      	mov	r3, r0
 801194a:	2b00      	cmp	r3, #0
 801194c:	d001      	beq.n	8011952 <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 801194e:	2301      	movs	r3, #1
 8011950:	e119      	b.n	8011b86 <LoRaMacMlmeRequest+0x26a>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8011952:	f001 f893 	bl	8012a7c <LoRaMacConfirmQueueGetCnt>
 8011956:	4603      	mov	r3, r0
 8011958:	2b00      	cmp	r3, #0
 801195a:	d104      	bne.n	8011966 <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 801195c:	2214      	movs	r2, #20
 801195e:	2100      	movs	r1, #0
 8011960:	488b      	ldr	r0, [pc, #556]	; (8011b90 <LoRaMacMlmeRequest+0x274>)
 8011962:	f004 fdbd 	bl	80164e0 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011966:	4b8b      	ldr	r3, [pc, #556]	; (8011b94 <LoRaMacMlmeRequest+0x278>)
 8011968:	2201      	movs	r2, #1
 801196a:	f883 244d 	strb.w	r2, [r3, #1101]	; 0x44d

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 801196e:	4a89      	ldr	r2, [pc, #548]	; (8011b94 <LoRaMacMlmeRequest+0x278>)
 8011970:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011974:	f043 0304 	orr.w	r3, r3, #4
 8011978:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	781b      	ldrb	r3, [r3, #0]
 8011980:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011982:	2301      	movs	r3, #1
 8011984:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 8011986:	2300      	movs	r3, #0
 8011988:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	781b      	ldrb	r3, [r3, #0]
 801198e:	3b01      	subs	r3, #1
 8011990:	2b0d      	cmp	r3, #13
 8011992:	f200 80ce 	bhi.w	8011b32 <LoRaMacMlmeRequest+0x216>
 8011996:	a201      	add	r2, pc, #4	; (adr r2, 801199c <LoRaMacMlmeRequest+0x80>)
 8011998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801199c:	080119d5 	.word	0x080119d5
 80119a0:	08011b33 	.word	0x08011b33
 80119a4:	08011b33 	.word	0x08011b33
 80119a8:	08011a3f 	.word	0x08011a3f
 80119ac:	08011a5d 	.word	0x08011a5d
 80119b0:	08011a6d 	.word	0x08011a6d
 80119b4:	08011b33 	.word	0x08011b33
 80119b8:	08011b33 	.word	0x08011b33
 80119bc:	08011b33 	.word	0x08011b33
 80119c0:	08011a89 	.word	0x08011a89
 80119c4:	08011b33 	.word	0x08011b33
 80119c8:	08011b07 	.word	0x08011b07
 80119cc:	08011aa7 	.word	0x08011aa7
 80119d0:	08011ae9 	.word	0x08011ae9
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 80119d4:	4b6f      	ldr	r3, [pc, #444]	; (8011b94 <LoRaMacMlmeRequest+0x278>)
 80119d6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80119da:	f003 0320 	and.w	r3, r3, #32
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d001      	beq.n	80119e6 <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 80119e2:	2301      	movs	r3, #1
 80119e4:	e0cf      	b.n	8011b86 <LoRaMacMlmeRequest+0x26a>
            }

            ResetMacParameters( );
 80119e6:	f7fe f9fd 	bl	800fde4 <ResetMacParameters>

            Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 80119ea:	4b6b      	ldr	r3, [pc, #428]	; (8011b98 <LoRaMacMlmeRequest+0x27c>)
 80119ec:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	791b      	ldrb	r3, [r3, #4]
 80119f4:	b25b      	sxtb	r3, r3
 80119f6:	2200      	movs	r2, #0
 80119f8:	4619      	mov	r1, r3
 80119fa:	f002 fb4f 	bl	801409c <RegionAlternateDr>
 80119fe:	4603      	mov	r3, r0
 8011a00:	461a      	mov	r2, r3
 8011a02:	4b65      	ldr	r3, [pc, #404]	; (8011b98 <LoRaMacMlmeRequest+0x27c>)
 8011a04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8011a08:	2307      	movs	r3, #7
 8011a0a:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 8011a0c:	20ff      	movs	r0, #255	; 0xff
 8011a0e:	f7fd ff61 	bl	800f8d4 <SendReJoinReq>
 8011a12:	4603      	mov	r3, r0
 8011a14:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 8011a16:	7dfb      	ldrb	r3, [r7, #23]
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	f000 808c 	beq.w	8011b36 <LoRaMacMlmeRequest+0x21a>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8011a1e:	4b5e      	ldr	r3, [pc, #376]	; (8011b98 <LoRaMacMlmeRequest+0x27c>)
 8011a20:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	791b      	ldrb	r3, [r3, #4]
 8011a28:	b25b      	sxtb	r3, r3
 8011a2a:	2201      	movs	r2, #1
 8011a2c:	4619      	mov	r1, r3
 8011a2e:	f002 fb35 	bl	801409c <RegionAlternateDr>
 8011a32:	4603      	mov	r3, r0
 8011a34:	461a      	mov	r2, r3
 8011a36:	4b58      	ldr	r3, [pc, #352]	; (8011b98 <LoRaMacMlmeRequest+0x27c>)
 8011a38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            }
            break;
 8011a3c:	e07b      	b.n	8011b36 <LoRaMacMlmeRequest+0x21a>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8011a3e:	2300      	movs	r3, #0
 8011a40:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8011a42:	f107 030c 	add.w	r3, r7, #12
 8011a46:	2200      	movs	r2, #0
 8011a48:	4619      	mov	r1, r3
 8011a4a:	2002      	movs	r0, #2
 8011a4c:	f000 fc88 	bl	8012360 <LoRaMacCommandsAddCmd>
 8011a50:	4603      	mov	r3, r0
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d071      	beq.n	8011b3a <LoRaMacMlmeRequest+0x21e>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011a56:	2313      	movs	r3, #19
 8011a58:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011a5a:	e06e      	b.n	8011b3a <LoRaMacMlmeRequest+0x21e>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	889b      	ldrh	r3, [r3, #4]
 8011a60:	4618      	mov	r0, r3
 8011a62:	f7fe fcdb 	bl	801041c <SetTxContinuousWave>
 8011a66:	4603      	mov	r3, r0
 8011a68:	75fb      	strb	r3, [r7, #23]
            break;
 8011a6a:	e06d      	b.n	8011b48 <LoRaMacMlmeRequest+0x22c>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	8898      	ldrh	r0, [r3, #4]
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	6899      	ldr	r1, [r3, #8]
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011a7a:	b2db      	uxtb	r3, r3
 8011a7c:	461a      	mov	r2, r3
 8011a7e:	f7fe fd01 	bl	8010484 <SetTxContinuousWave1>
 8011a82:	4603      	mov	r3, r0
 8011a84:	75fb      	strb	r3, [r7, #23]
            break;
 8011a86:	e05f      	b.n	8011b48 <LoRaMacMlmeRequest+0x22c>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8011a88:	2300      	movs	r3, #0
 8011a8a:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8011a8c:	f107 030c 	add.w	r3, r7, #12
 8011a90:	2200      	movs	r2, #0
 8011a92:	4619      	mov	r1, r3
 8011a94:	200d      	movs	r0, #13
 8011a96:	f000 fc63 	bl	8012360 <LoRaMacCommandsAddCmd>
 8011a9a:	4603      	mov	r3, r0
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d04e      	beq.n	8011b3e <LoRaMacMlmeRequest+0x222>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011aa0:	2313      	movs	r3, #19
 8011aa2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011aa4:	e04b      	b.n	8011b3e <LoRaMacMlmeRequest+0x222>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8011aa6:	4b3c      	ldr	r3, [pc, #240]	; (8011b98 <LoRaMacMlmeRequest+0x27c>)
 8011aa8:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d148      	bne.n	8011b42 <LoRaMacMlmeRequest+0x226>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	791b      	ldrb	r3, [r3, #4]
 8011ab4:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	791b      	ldrb	r3, [r3, #4]
 8011aba:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8011abe:	b2db      	uxtb	r3, r3
 8011ac0:	4618      	mov	r0, r3
 8011ac2:	f000 fabe 	bl	8012042 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8011ac6:	7dbb      	ldrb	r3, [r7, #22]
 8011ac8:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 8011aca:	2300      	movs	r3, #0
 8011acc:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8011ace:	f107 030c 	add.w	r3, r7, #12
 8011ad2:	2201      	movs	r2, #1
 8011ad4:	4619      	mov	r1, r3
 8011ad6:	2010      	movs	r0, #16
 8011ad8:	f000 fc42 	bl	8012360 <LoRaMacCommandsAddCmd>
 8011adc:	4603      	mov	r3, r0
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d02f      	beq.n	8011b42 <LoRaMacMlmeRequest+0x226>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011ae2:	2313      	movs	r3, #19
 8011ae4:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 8011ae6:	e02c      	b.n	8011b42 <LoRaMacMlmeRequest+0x226>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8011ae8:	2300      	movs	r3, #0
 8011aea:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8011aec:	f107 030c 	add.w	r3, r7, #12
 8011af0:	2200      	movs	r2, #0
 8011af2:	4619      	mov	r1, r3
 8011af4:	2012      	movs	r0, #18
 8011af6:	f000 fc33 	bl	8012360 <LoRaMacCommandsAddCmd>
 8011afa:	4603      	mov	r3, r0
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d022      	beq.n	8011b46 <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011b00:	2313      	movs	r3, #19
 8011b02:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011b04:	e01f      	b.n	8011b46 <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8011b06:	2301      	movs	r3, #1
 8011b08:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8011b0a:	f000 fa50 	bl	8011fae <LoRaMacClassBIsAcquisitionInProgress>
 8011b0e:	4603      	mov	r3, r0
 8011b10:	f083 0301 	eor.w	r3, r3, #1
 8011b14:	b2db      	uxtb	r3, r3
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d008      	beq.n	8011b2c <LoRaMacMlmeRequest+0x210>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8011b1a:	2000      	movs	r0, #0
 8011b1c:	f000 fa29 	bl	8011f72 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8011b20:	2000      	movs	r0, #0
 8011b22:	f000 fa4b 	bl	8011fbc <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8011b26:	2300      	movs	r3, #0
 8011b28:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8011b2a:	e00d      	b.n	8011b48 <LoRaMacMlmeRequest+0x22c>
                status = LORAMAC_STATUS_BUSY;
 8011b2c:	2301      	movs	r3, #1
 8011b2e:	75fb      	strb	r3, [r7, #23]
            break;
 8011b30:	e00a      	b.n	8011b48 <LoRaMacMlmeRequest+0x22c>
        }
        default:
            break;
 8011b32:	bf00      	nop
 8011b34:	e008      	b.n	8011b48 <LoRaMacMlmeRequest+0x22c>
            break;
 8011b36:	bf00      	nop
 8011b38:	e006      	b.n	8011b48 <LoRaMacMlmeRequest+0x22c>
            break;
 8011b3a:	bf00      	nop
 8011b3c:	e004      	b.n	8011b48 <LoRaMacMlmeRequest+0x22c>
            break;
 8011b3e:	bf00      	nop
 8011b40:	e002      	b.n	8011b48 <LoRaMacMlmeRequest+0x22c>
            break;
 8011b42:	bf00      	nop
 8011b44:	e000      	b.n	8011b48 <LoRaMacMlmeRequest+0x22c>
            break;
 8011b46:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8011b48:	4b12      	ldr	r3, [pc, #72]	; (8011b94 <LoRaMacMlmeRequest+0x278>)
 8011b4a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8011b52:	7dfb      	ldrb	r3, [r7, #23]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d010      	beq.n	8011b7a <LoRaMacMlmeRequest+0x25e>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8011b58:	f000 ff90 	bl	8012a7c <LoRaMacConfirmQueueGetCnt>
 8011b5c:	4603      	mov	r3, r0
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d110      	bne.n	8011b84 <LoRaMacMlmeRequest+0x268>
        {
            MacCtx.NodeAckRequested = false;
 8011b62:	4b0c      	ldr	r3, [pc, #48]	; (8011b94 <LoRaMacMlmeRequest+0x278>)
 8011b64:	2200      	movs	r2, #0
 8011b66:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8011b6a:	4a0a      	ldr	r2, [pc, #40]	; (8011b94 <LoRaMacMlmeRequest+0x278>)
 8011b6c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011b70:	f36f 0382 	bfc	r3, #2, #1
 8011b74:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8011b78:	e004      	b.n	8011b84 <LoRaMacMlmeRequest+0x268>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8011b7a:	f107 0310 	add.w	r3, r7, #16
 8011b7e:	4618      	mov	r0, r3
 8011b80:	f000 fe2e 	bl	80127e0 <LoRaMacConfirmQueueAdd>
    }
    return status;
 8011b84:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b86:	4618      	mov	r0, r3
 8011b88:	3718      	adds	r7, #24
 8011b8a:	46bd      	mov	sp, r7
 8011b8c:	bd80      	pop	{r7, pc}
 8011b8e:	bf00      	nop
 8011b90:	200008a0 	.word	0x200008a0
 8011b94:	20000454 	.word	0x20000454
 8011b98:	2000095c 	.word	0x2000095c

08011b9c <LoRaMacMcpsRequest>:

/* ST_WORKAROUND_BEGIN: Update MCPS request with new input parameter to allow delayed tx */
LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8011b9c:	b580      	push	{r7, lr}
 8011b9e:	b08c      	sub	sp, #48	; 0x30
 8011ba0:	af02      	add	r7, sp, #8
 8011ba2:	6078      	str	r0, [r7, #4]
 8011ba4:	460b      	mov	r3, r1
 8011ba6:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011ba8:	2302      	movs	r3, #2
 8011baa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8011bae:	2300      	movs	r3, #0
 8011bb0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    /* ST_WORKAROUND_BEGIN: remove GCC9 warning */
    void* fBuffer = NULL;
 8011bb4:	2300      	movs	r3, #0
 8011bb6:	623b      	str	r3, [r7, #32]
    /* ST_WORKAROUND_END */
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8011bb8:	2300      	movs	r3, #0
 8011bba:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 8011bbc:	2300      	movs	r3, #0
 8011bbe:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d101      	bne.n	8011bca <LoRaMacMcpsRequest+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011bc6:	2303      	movs	r3, #3
 8011bc8:	e0d4      	b.n	8011d74 <LoRaMacMcpsRequest+0x1d8>
    }
    if( LoRaMacIsBusy( ) == true )
 8011bca:	f7fc fbd9 	bl	800e380 <LoRaMacIsBusy>
 8011bce:	4603      	mov	r3, r0
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d001      	beq.n	8011bd8 <LoRaMacMcpsRequest+0x3c>
    {
        return LORAMAC_STATUS_BUSY;
 8011bd4:	2301      	movs	r3, #1
 8011bd6:	e0cd      	b.n	8011d74 <LoRaMacMcpsRequest+0x1d8>
    }

    macHdr.Value = 0;
 8011bd8:	2300      	movs	r3, #0
 8011bda:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8011bdc:	2214      	movs	r2, #20
 8011bde:	2100      	movs	r1, #0
 8011be0:	4866      	ldr	r0, [pc, #408]	; (8011d7c <LoRaMacMcpsRequest+0x1e0>)
 8011be2:	f004 fc7d 	bl	80164e0 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011be6:	4b66      	ldr	r3, [pc, #408]	; (8011d80 <LoRaMacMcpsRequest+0x1e4>)
 8011be8:	2201      	movs	r2, #1
 8011bea:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 8011bee:	4b64      	ldr	r3, [pc, #400]	; (8011d80 <LoRaMacMcpsRequest+0x1e4>)
 8011bf0:	2201      	movs	r2, #1
 8011bf2:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	781b      	ldrb	r3, [r3, #0]
 8011bfa:	2b03      	cmp	r3, #3
 8011bfc:	d03d      	beq.n	8011c7a <LoRaMacMcpsRequest+0xde>
 8011bfe:	2b03      	cmp	r3, #3
 8011c00:	dc4f      	bgt.n	8011ca2 <LoRaMacMcpsRequest+0x106>
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d002      	beq.n	8011c0c <LoRaMacMcpsRequest+0x70>
 8011c06:	2b01      	cmp	r3, #1
 8011c08:	d019      	beq.n	8011c3e <LoRaMacMcpsRequest+0xa2>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8011c0a:	e04a      	b.n	8011ca2 <LoRaMacMcpsRequest+0x106>
            readyToSend = true;
 8011c0c:	2301      	movs	r3, #1
 8011c0e:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8011c10:	4b5b      	ldr	r3, [pc, #364]	; (8011d80 <LoRaMacMcpsRequest+0x1e4>)
 8011c12:	2201      	movs	r2, #1
 8011c14:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8011c18:	7b3b      	ldrb	r3, [r7, #12]
 8011c1a:	2202      	movs	r2, #2
 8011c1c:	f362 1347 	bfi	r3, r2, #5, #3
 8011c20:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	791b      	ldrb	r3, [r3, #4]
 8011c26:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	689b      	ldr	r3, [r3, #8]
 8011c2e:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	899b      	ldrh	r3, [r3, #12]
 8011c34:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	7b9b      	ldrb	r3, [r3, #14]
 8011c3a:	777b      	strb	r3, [r7, #29]
            break;
 8011c3c:	e032      	b.n	8011ca4 <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 8011c3e:	2301      	movs	r3, #1
 8011c40:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	7bdb      	ldrb	r3, [r3, #15]
 8011c46:	2b08      	cmp	r3, #8
 8011c48:	bf28      	it	cs
 8011c4a:	2308      	movcs	r3, #8
 8011c4c:	b2da      	uxtb	r2, r3
 8011c4e:	4b4c      	ldr	r3, [pc, #304]	; (8011d80 <LoRaMacMcpsRequest+0x1e4>)
 8011c50:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8011c54:	7b3b      	ldrb	r3, [r7, #12]
 8011c56:	2204      	movs	r2, #4
 8011c58:	f362 1347 	bfi	r3, r2, #5, #3
 8011c5c:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	791b      	ldrb	r3, [r3, #4]
 8011c62:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	689b      	ldr	r3, [r3, #8]
 8011c6a:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	899b      	ldrh	r3, [r3, #12]
 8011c70:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	7b9b      	ldrb	r3, [r3, #14]
 8011c76:	777b      	strb	r3, [r7, #29]
            break;
 8011c78:	e014      	b.n	8011ca4 <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 8011c7a:	2301      	movs	r3, #1
 8011c7c:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8011c7e:	4b40      	ldr	r3, [pc, #256]	; (8011d80 <LoRaMacMcpsRequest+0x1e4>)
 8011c80:	2201      	movs	r2, #1
 8011c82:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8011c86:	7b3b      	ldrb	r3, [r7, #12]
 8011c88:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8011c8c:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	685b      	ldr	r3, [r3, #4]
 8011c92:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	891b      	ldrh	r3, [r3, #8]
 8011c98:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	7a9b      	ldrb	r3, [r3, #10]
 8011c9e:	777b      	strb	r3, [r7, #29]
            break;
 8011ca0:	e000      	b.n	8011ca4 <LoRaMacMcpsRequest+0x108>
            break;
 8011ca2:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8011ca4:	2302      	movs	r3, #2
 8011ca6:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8011ca8:	4b36      	ldr	r3, [pc, #216]	; (8011d84 <LoRaMacMcpsRequest+0x1e8>)
 8011caa:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8011cae:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011cb0:	4b34      	ldr	r3, [pc, #208]	; (8011d84 <LoRaMacMcpsRequest+0x1e8>)
 8011cb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011cb6:	f107 0214 	add.w	r2, r7, #20
 8011cba:	4611      	mov	r1, r2
 8011cbc:	4618      	mov	r0, r3
 8011cbe:	f002 f8c9 	bl	8013e54 <RegionGetPhyParam>
 8011cc2:	4603      	mov	r3, r0
 8011cc4:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8011cc6:	693b      	ldr	r3, [r7, #16]
 8011cc8:	b25b      	sxtb	r3, r3
 8011cca:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8011cce:	4293      	cmp	r3, r2
 8011cd0:	bfb8      	it	lt
 8011cd2:	4613      	movlt	r3, r2
 8011cd4:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 8011cd6:	7f3b      	ldrb	r3, [r7, #28]
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d044      	beq.n	8011d66 <LoRaMacMcpsRequest+0x1ca>
    {
        if( Nvm.MacGroup2.AdrCtrlOn == false )
 8011cdc:	4b29      	ldr	r3, [pc, #164]	; (8011d84 <LoRaMacMcpsRequest+0x1e8>)
 8011cde:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8011ce2:	f083 0301 	eor.w	r3, r3, #1
 8011ce6:	b2db      	uxtb	r3, r3
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d019      	beq.n	8011d20 <LoRaMacMcpsRequest+0x184>
        {
            verify.DatarateParams.Datarate = datarate;
 8011cec:	7f7b      	ldrb	r3, [r7, #29]
 8011cee:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8011cf0:	4b24      	ldr	r3, [pc, #144]	; (8011d84 <LoRaMacMcpsRequest+0x1e8>)
 8011cf2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8011cf6:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8011cf8:	4b22      	ldr	r3, [pc, #136]	; (8011d84 <LoRaMacMcpsRequest+0x1e8>)
 8011cfa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011cfe:	f107 0108 	add.w	r1, r7, #8
 8011d02:	2205      	movs	r2, #5
 8011d04:	4618      	mov	r0, r3
 8011d06:	f002 f8e1 	bl	8013ecc <RegionVerify>
 8011d0a:	4603      	mov	r3, r0
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d005      	beq.n	8011d1c <LoRaMacMcpsRequest+0x180>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8011d10:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8011d14:	4b1b      	ldr	r3, [pc, #108]	; (8011d84 <LoRaMacMcpsRequest+0x1e8>)
 8011d16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8011d1a:	e001      	b.n	8011d20 <LoRaMacMcpsRequest+0x184>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8011d1c:	2303      	movs	r3, #3
 8011d1e:	e029      	b.n	8011d74 <LoRaMacMcpsRequest+0x1d8>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 8011d20:	8bfa      	ldrh	r2, [r7, #30]
 8011d22:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8011d26:	f107 000c 	add.w	r0, r7, #12
 8011d2a:	78fb      	ldrb	r3, [r7, #3]
 8011d2c:	9300      	str	r3, [sp, #0]
 8011d2e:	4613      	mov	r3, r2
 8011d30:	6a3a      	ldr	r2, [r7, #32]
 8011d32:	f7fd fcef 	bl	800f714 <Send>
 8011d36:	4603      	mov	r3, r0
 8011d38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 8011d3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d10c      	bne.n	8011d5e <LoRaMacMcpsRequest+0x1c2>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	781a      	ldrb	r2, [r3, #0]
 8011d48:	4b0d      	ldr	r3, [pc, #52]	; (8011d80 <LoRaMacMcpsRequest+0x1e4>)
 8011d4a:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8011d4e:	4a0c      	ldr	r2, [pc, #48]	; (8011d80 <LoRaMacMcpsRequest+0x1e4>)
 8011d50:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011d54:	f043 0301 	orr.w	r3, r3, #1
 8011d58:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8011d5c:	e003      	b.n	8011d66 <LoRaMacMcpsRequest+0x1ca>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8011d5e:	4b08      	ldr	r3, [pc, #32]	; (8011d80 <LoRaMacMcpsRequest+0x1e4>)
 8011d60:	2200      	movs	r2, #0
 8011d62:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8011d66:	4b06      	ldr	r3, [pc, #24]	; (8011d80 <LoRaMacMcpsRequest+0x1e4>)
 8011d68:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	611a      	str	r2, [r3, #16]

    return status;
 8011d70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8011d74:	4618      	mov	r0, r3
 8011d76:	3728      	adds	r7, #40	; 0x28
 8011d78:	46bd      	mov	sp, r7
 8011d7a:	bd80      	pop	{r7, pc}
 8011d7c:	2000088c 	.word	0x2000088c
 8011d80:	20000454 	.word	0x20000454
 8011d84:	2000095c 	.word	0x2000095c

08011d88 <LoRaMacTestSetDutyCycleOn>:
/* ST_WORKAROUND_END */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8011d88:	b580      	push	{r7, lr}
 8011d8a:	b084      	sub	sp, #16
 8011d8c:	af00      	add	r7, sp, #0
 8011d8e:	4603      	mov	r3, r0
 8011d90:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8011d92:	79fb      	ldrb	r3, [r7, #7]
 8011d94:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 8011d96:	4b0a      	ldr	r3, [pc, #40]	; (8011dc0 <LoRaMacTestSetDutyCycleOn+0x38>)
 8011d98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011d9c:	f107 010c 	add.w	r1, r7, #12
 8011da0:	220f      	movs	r2, #15
 8011da2:	4618      	mov	r0, r3
 8011da4:	f002 f892 	bl	8013ecc <RegionVerify>
 8011da8:	4603      	mov	r3, r0
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	d003      	beq.n	8011db6 <LoRaMacTestSetDutyCycleOn+0x2e>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8011dae:	4a04      	ldr	r2, [pc, #16]	; (8011dc0 <LoRaMacTestSetDutyCycleOn+0x38>)
 8011db0:	79fb      	ldrb	r3, [r7, #7]
 8011db2:	f882 3100 	strb.w	r3, [r2, #256]	; 0x100
    }
}
 8011db6:	bf00      	nop
 8011db8:	3710      	adds	r7, #16
 8011dba:	46bd      	mov	sp, r7
 8011dbc:	bd80      	pop	{r7, pc}
 8011dbe:	bf00      	nop
 8011dc0:	2000095c 	.word	0x2000095c

08011dc4 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8011dc4:	b580      	push	{r7, lr}
 8011dc6:	b08c      	sub	sp, #48	; 0x30
 8011dc8:	af00      	add	r7, sp, #0
 8011dca:	60f8      	str	r0, [r7, #12]
 8011dcc:	60b9      	str	r1, [r7, #8]
 8011dce:	607a      	str	r2, [r7, #4]
 8011dd0:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8011dd2:	2300      	movs	r3, #0
 8011dd4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = adrNext->Datarate;
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	7c1b      	ldrb	r3, [r3, #16]
 8011ddc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = adrNext->TxPower;
 8011de0:	68fb      	ldr	r3, [r7, #12]
 8011de2:	7c5b      	ldrb	r3, [r3, #17]
 8011de4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	689a      	ldr	r2, [r3, #8]
 8011dec:	683b      	ldr	r3, [r7, #0]
 8011dee:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	795b      	ldrb	r3, [r3, #5]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	f000 808b 	beq.w	8011f10 <CalcNextV10X+0x14c>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8011dfa:	2302      	movs	r3, #2
 8011dfc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8011e00:	68fb      	ldr	r3, [r7, #12]
 8011e02:	7c9b      	ldrb	r3, [r3, #18]
 8011e04:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8011e08:	68fb      	ldr	r3, [r7, #12]
 8011e0a:	7cdb      	ldrb	r3, [r3, #19]
 8011e0c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8011e10:	4611      	mov	r1, r2
 8011e12:	4618      	mov	r0, r3
 8011e14:	f002 f81e 	bl	8013e54 <RegionGetPhyParam>
 8011e18:	4603      	mov	r3, r0
 8011e1a:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8011e1c:	6a3b      	ldr	r3, [r7, #32]
 8011e1e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        datarate = MAX( datarate, minTxDatarate );
 8011e22:	f997 202c 	ldrsb.w	r2, [r7, #44]	; 0x2c
 8011e26:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8011e2a:	4293      	cmp	r3, r2
 8011e2c:	bfb8      	it	lt
 8011e2e:	4613      	movlt	r3, r2
 8011e30:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        if( datarate == minTxDatarate )
 8011e34:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 8011e38:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8011e3c:	429a      	cmp	r2, r3
 8011e3e:	d106      	bne.n	8011e4e <CalcNextV10X+0x8a>
        {
            *adrAckCounter = 0;
 8011e40:	683b      	ldr	r3, [r7, #0]
 8011e42:	2200      	movs	r2, #0
 8011e44:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8011e46:	2300      	movs	r3, #0
 8011e48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8011e4c:	e060      	b.n	8011f10 <CalcNextV10X+0x14c>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 8011e4e:	68fb      	ldr	r3, [r7, #12]
 8011e50:	689b      	ldr	r3, [r3, #8]
 8011e52:	68fa      	ldr	r2, [r7, #12]
 8011e54:	8992      	ldrh	r2, [r2, #12]
 8011e56:	4293      	cmp	r3, r2
 8011e58:	d303      	bcc.n	8011e62 <CalcNextV10X+0x9e>
            {
                adrAckReq = true;
 8011e5a:	2301      	movs	r3, #1
 8011e5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8011e60:	e002      	b.n	8011e68 <CalcNextV10X+0xa4>
            }
            else
            {
                adrAckReq = false;
 8011e62:	2300      	movs	r3, #0
 8011e64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8011e68:	68fb      	ldr	r3, [r7, #12]
 8011e6a:	689b      	ldr	r3, [r3, #8]
 8011e6c:	68fa      	ldr	r2, [r7, #12]
 8011e6e:	8992      	ldrh	r2, [r2, #12]
 8011e70:	4611      	mov	r1, r2
 8011e72:	68fa      	ldr	r2, [r7, #12]
 8011e74:	89d2      	ldrh	r2, [r2, #14]
 8011e76:	440a      	add	r2, r1
 8011e78:	4293      	cmp	r3, r2
 8011e7a:	d349      	bcc.n	8011f10 <CalcNextV10X+0x14c>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 8011e7c:	2308      	movs	r3, #8
 8011e7e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8011e82:	68fb      	ldr	r3, [r7, #12]
 8011e84:	7cdb      	ldrb	r3, [r3, #19]
 8011e86:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8011e8a:	4611      	mov	r1, r2
 8011e8c:	4618      	mov	r0, r3
 8011e8e:	f001 ffe1 	bl	8013e54 <RegionGetPhyParam>
 8011e92:	4603      	mov	r3, r0
 8011e94:	623b      	str	r3, [r7, #32]
                txPower = phyParam.Value;
 8011e96:	6a3b      	ldr	r3, [r7, #32]
 8011e98:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 8011e9c:	68fb      	ldr	r3, [r7, #12]
 8011e9e:	689b      	ldr	r3, [r3, #8]
 8011ea0:	68fa      	ldr	r2, [r7, #12]
 8011ea2:	89d2      	ldrh	r2, [r2, #14]
 8011ea4:	fbb3 f1f2 	udiv	r1, r3, r2
 8011ea8:	fb02 f201 	mul.w	r2, r2, r1
 8011eac:	1a9b      	subs	r3, r3, r2
 8011eae:	2b01      	cmp	r3, #1
 8011eb0:	d12e      	bne.n	8011f10 <CalcNextV10X+0x14c>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8011eb2:	2322      	movs	r3, #34	; 0x22
 8011eb4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                    getPhy.Datarate = datarate;
 8011eb8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8011ebc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8011ec0:	68fb      	ldr	r3, [r7, #12]
 8011ec2:	7c9b      	ldrb	r3, [r3, #18]
 8011ec4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	7cdb      	ldrb	r3, [r3, #19]
 8011ecc:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8011ed0:	4611      	mov	r1, r2
 8011ed2:	4618      	mov	r0, r3
 8011ed4:	f001 ffbe 	bl	8013e54 <RegionGetPhyParam>
 8011ed8:	4603      	mov	r3, r0
 8011eda:	623b      	str	r3, [r7, #32]
                    datarate = phyParam.Value;
 8011edc:	6a3b      	ldr	r3, [r7, #32]
 8011ede:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

                    if( datarate == minTxDatarate )
 8011ee2:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 8011ee6:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8011eea:	429a      	cmp	r2, r3
 8011eec:	d110      	bne.n	8011f10 <CalcNextV10X+0x14c>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 8011eee:	2300      	movs	r3, #0
 8011ef0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                        if( adrNext->UpdateChanMask == true )
 8011ef4:	68fb      	ldr	r3, [r7, #12]
 8011ef6:	791b      	ldrb	r3, [r3, #4]
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d009      	beq.n	8011f10 <CalcNextV10X+0x14c>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8011efc:	2302      	movs	r3, #2
 8011efe:	773b      	strb	r3, [r7, #28]
                            RegionInitDefaults( adrNext->Region, &params );
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	7cdb      	ldrb	r3, [r3, #19]
 8011f04:	f107 0214 	add.w	r2, r7, #20
 8011f08:	4611      	mov	r1, r2
 8011f0a:	4618      	mov	r0, r3
 8011f0c:	f001 ffcc 	bl	8013ea8 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8011f10:	68bb      	ldr	r3, [r7, #8]
 8011f12:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8011f16:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8011f1e:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8011f20:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8011f24:	4618      	mov	r0, r3
 8011f26:	3730      	adds	r7, #48	; 0x30
 8011f28:	46bd      	mov	sp, r7
 8011f2a:	bd80      	pop	{r7, pc}

08011f2c <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8011f2c:	b580      	push	{r7, lr}
 8011f2e:	b084      	sub	sp, #16
 8011f30:	af00      	add	r7, sp, #0
 8011f32:	60f8      	str	r0, [r7, #12]
 8011f34:	60b9      	str	r1, [r7, #8]
 8011f36:	607a      	str	r2, [r7, #4]
 8011f38:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8011f3a:	68fb      	ldr	r3, [r7, #12]
 8011f3c:	789b      	ldrb	r3, [r3, #2]
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d107      	bne.n	8011f52 <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8011f42:	683b      	ldr	r3, [r7, #0]
 8011f44:	687a      	ldr	r2, [r7, #4]
 8011f46:	68b9      	ldr	r1, [r7, #8]
 8011f48:	68f8      	ldr	r0, [r7, #12]
 8011f4a:	f7ff ff3b 	bl	8011dc4 <CalcNextV10X>
 8011f4e:	4603      	mov	r3, r0
 8011f50:	e000      	b.n	8011f54 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8011f52:	2300      	movs	r3, #0
}
 8011f54:	4618      	mov	r0, r3
 8011f56:	3710      	adds	r7, #16
 8011f58:	46bd      	mov	sp, r7
 8011f5a:	bd80      	pop	{r7, pc}

08011f5c <LoRaMacClassBInit>:
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks,
                        LoRaMacClassBNvmData_t* nvm )
{
 8011f5c:	b480      	push	{r7}
 8011f5e:	b085      	sub	sp, #20
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	60f8      	str	r0, [r7, #12]
 8011f64:	60b9      	str	r1, [r7, #8]
 8011f66:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8011f68:	bf00      	nop
 8011f6a:	3714      	adds	r7, #20
 8011f6c:	46bd      	mov	sp, r7
 8011f6e:	bc80      	pop	{r7}
 8011f70:	4770      	bx	lr

08011f72 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8011f72:	b480      	push	{r7}
 8011f74:	b083      	sub	sp, #12
 8011f76:	af00      	add	r7, sp, #0
 8011f78:	4603      	mov	r3, r0
 8011f7a:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8011f7c:	bf00      	nop
 8011f7e:	370c      	adds	r7, #12
 8011f80:	46bd      	mov	sp, r7
 8011f82:	bc80      	pop	{r7}
 8011f84:	4770      	bx	lr

08011f86 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8011f86:	b480      	push	{r7}
 8011f88:	b083      	sub	sp, #12
 8011f8a:	af00      	add	r7, sp, #0
 8011f8c:	4603      	mov	r3, r0
 8011f8e:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8011f90:	bf00      	nop
 8011f92:	370c      	adds	r7, #12
 8011f94:	46bd      	mov	sp, r7
 8011f96:	bc80      	pop	{r7}
 8011f98:	4770      	bx	lr

08011f9a <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8011f9a:	b480      	push	{r7}
 8011f9c:	b083      	sub	sp, #12
 8011f9e:	af00      	add	r7, sp, #0
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8011fa4:	bf00      	nop
 8011fa6:	370c      	adds	r7, #12
 8011fa8:	46bd      	mov	sp, r7
 8011faa:	bc80      	pop	{r7}
 8011fac:	4770      	bx	lr

08011fae <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8011fae:	b480      	push	{r7}
 8011fb0:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8011fb2:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8011fb4:	4618      	mov	r0, r3
 8011fb6:	46bd      	mov	sp, r7
 8011fb8:	bc80      	pop	{r7}
 8011fba:	4770      	bx	lr

08011fbc <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8011fbc:	b480      	push	{r7}
 8011fbe:	b083      	sub	sp, #12
 8011fc0:	af00      	add	r7, sp, #0
 8011fc2:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8011fc4:	bf00      	nop
 8011fc6:	370c      	adds	r7, #12
 8011fc8:	46bd      	mov	sp, r7
 8011fca:	bc80      	pop	{r7}
 8011fcc:	4770      	bx	lr

08011fce <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8011fce:	b480      	push	{r7}
 8011fd0:	b083      	sub	sp, #12
 8011fd2:	af00      	add	r7, sp, #0
 8011fd4:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8011fd6:	bf00      	nop
 8011fd8:	370c      	adds	r7, #12
 8011fda:	46bd      	mov	sp, r7
 8011fdc:	bc80      	pop	{r7}
 8011fde:	4770      	bx	lr

08011fe0 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8011fe0:	b480      	push	{r7}
 8011fe2:	b083      	sub	sp, #12
 8011fe4:	af00      	add	r7, sp, #0
 8011fe6:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8011fe8:	bf00      	nop
 8011fea:	370c      	adds	r7, #12
 8011fec:	46bd      	mov	sp, r7
 8011fee:	bc80      	pop	{r7}
 8011ff0:	4770      	bx	lr

08011ff2 <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8011ff2:	b480      	push	{r7}
 8011ff4:	b083      	sub	sp, #12
 8011ff6:	af00      	add	r7, sp, #0
 8011ff8:	6078      	str	r0, [r7, #4]
 8011ffa:	460b      	mov	r3, r1
 8011ffc:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8011ffe:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012000:	4618      	mov	r0, r3
 8012002:	370c      	adds	r7, #12
 8012004:	46bd      	mov	sp, r7
 8012006:	bc80      	pop	{r7}
 8012008:	4770      	bx	lr

0801200a <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 801200a:	b480      	push	{r7}
 801200c:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801200e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012010:	4618      	mov	r0, r3
 8012012:	46bd      	mov	sp, r7
 8012014:	bc80      	pop	{r7}
 8012016:	4770      	bx	lr

08012018 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8012018:	b480      	push	{r7}
 801201a:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801201c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801201e:	4618      	mov	r0, r3
 8012020:	46bd      	mov	sp, r7
 8012022:	bc80      	pop	{r7}
 8012024:	4770      	bx	lr

08012026 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8012026:	b480      	push	{r7}
 8012028:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801202a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801202c:	4618      	mov	r0, r3
 801202e:	46bd      	mov	sp, r7
 8012030:	bc80      	pop	{r7}
 8012032:	4770      	bx	lr

08012034 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8012034:	b480      	push	{r7}
 8012036:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8012038:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801203a:	4618      	mov	r0, r3
 801203c:	46bd      	mov	sp, r7
 801203e:	bc80      	pop	{r7}
 8012040:	4770      	bx	lr

08012042 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8012042:	b480      	push	{r7}
 8012044:	b083      	sub	sp, #12
 8012046:	af00      	add	r7, sp, #0
 8012048:	4603      	mov	r3, r0
 801204a:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801204c:	bf00      	nop
 801204e:	370c      	adds	r7, #12
 8012050:	46bd      	mov	sp, r7
 8012052:	bc80      	pop	{r7}
 8012054:	4770      	bx	lr

08012056 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8012056:	b480      	push	{r7}
 8012058:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801205a:	bf00      	nop
 801205c:	46bd      	mov	sp, r7
 801205e:	bc80      	pop	{r7}
 8012060:	4770      	bx	lr

08012062 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8012062:	b480      	push	{r7}
 8012064:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012066:	bf00      	nop
 8012068:	46bd      	mov	sp, r7
 801206a:	bc80      	pop	{r7}
 801206c:	4770      	bx	lr

0801206e <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 801206e:	b480      	push	{r7}
 8012070:	b083      	sub	sp, #12
 8012072:	af00      	add	r7, sp, #0
 8012074:	4603      	mov	r3, r0
 8012076:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012078:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801207a:	4618      	mov	r0, r3
 801207c:	370c      	adds	r7, #12
 801207e:	46bd      	mov	sp, r7
 8012080:	bc80      	pop	{r7}
 8012082:	4770      	bx	lr

08012084 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8012084:	b480      	push	{r7}
 8012086:	b083      	sub	sp, #12
 8012088:	af00      	add	r7, sp, #0
 801208a:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801208c:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801208e:	4618      	mov	r0, r3
 8012090:	370c      	adds	r7, #12
 8012092:	46bd      	mov	sp, r7
 8012094:	bc80      	pop	{r7}
 8012096:	4770      	bx	lr

08012098 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8012098:	b480      	push	{r7}
 801209a:	b083      	sub	sp, #12
 801209c:	af00      	add	r7, sp, #0
 801209e:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80120a0:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80120a2:	4618      	mov	r0, r3
 80120a4:	370c      	adds	r7, #12
 80120a6:	46bd      	mov	sp, r7
 80120a8:	bc80      	pop	{r7}
 80120aa:	4770      	bx	lr

080120ac <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 80120ac:	b480      	push	{r7}
 80120ae:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80120b0:	bf00      	nop
 80120b2:	46bd      	mov	sp, r7
 80120b4:	bc80      	pop	{r7}
 80120b6:	4770      	bx	lr

080120b8 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 80120b8:	b480      	push	{r7}
 80120ba:	b083      	sub	sp, #12
 80120bc:	af00      	add	r7, sp, #0
 80120be:	4603      	mov	r3, r0
 80120c0:	6039      	str	r1, [r7, #0]
 80120c2:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 80120c4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80120c6:	4618      	mov	r0, r3
 80120c8:	370c      	adds	r7, #12
 80120ca:	46bd      	mov	sp, r7
 80120cc:	bc80      	pop	{r7}
 80120ce:	4770      	bx	lr

080120d0 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 80120d0:	b480      	push	{r7}
 80120d2:	b083      	sub	sp, #12
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	4603      	mov	r3, r0
 80120d8:	603a      	str	r2, [r7, #0]
 80120da:	80fb      	strh	r3, [r7, #6]
 80120dc:	460b      	mov	r3, r1
 80120de:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80120e0:	bf00      	nop
 80120e2:	370c      	adds	r7, #12
 80120e4:	46bd      	mov	sp, r7
 80120e6:	bc80      	pop	{r7}
 80120e8:	4770      	bx	lr

080120ea <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 80120ea:	b480      	push	{r7}
 80120ec:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80120ee:	bf00      	nop
 80120f0:	46bd      	mov	sp, r7
 80120f2:	bc80      	pop	{r7}
 80120f4:	4770      	bx	lr

080120f6 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 80120f6:	b480      	push	{r7}
 80120f8:	b083      	sub	sp, #12
 80120fa:	af00      	add	r7, sp, #0
 80120fc:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 80120fe:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012100:	4618      	mov	r0, r3
 8012102:	370c      	adds	r7, #12
 8012104:	46bd      	mov	sp, r7
 8012106:	bc80      	pop	{r7}
 8012108:	4770      	bx	lr

0801210a <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 801210a:	b480      	push	{r7}
 801210c:	b083      	sub	sp, #12
 801210e:	af00      	add	r7, sp, #0
 8012110:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8012112:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012114:	4618      	mov	r0, r3
 8012116:	370c      	adds	r7, #12
 8012118:	46bd      	mov	sp, r7
 801211a:	bc80      	pop	{r7}
 801211c:	4770      	bx	lr

0801211e <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 801211e:	b480      	push	{r7}
 8012120:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012122:	bf00      	nop
 8012124:	46bd      	mov	sp, r7
 8012126:	bc80      	pop	{r7}
 8012128:	4770      	bx	lr

0801212a <LoRaMacClassBProcess>:
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}

void LoRaMacClassBProcess( void )
{
 801212a:	b480      	push	{r7}
 801212c:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801212e:	bf00      	nop
 8012130:	46bd      	mov	sp, r7
 8012132:	bc80      	pop	{r7}
 8012134:	4770      	bx	lr

08012136 <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8012136:	b480      	push	{r7}
 8012138:	b085      	sub	sp, #20
 801213a:	af00      	add	r7, sp, #0
 801213c:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8012142:	2300      	movs	r3, #0
 8012144:	81fb      	strh	r3, [r7, #14]
 8012146:	e00a      	b.n	801215e <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8012148:	89fb      	ldrh	r3, [r7, #14]
 801214a:	68ba      	ldr	r2, [r7, #8]
 801214c:	4413      	add	r3, r2
 801214e:	781b      	ldrb	r3, [r3, #0]
 8012150:	2b00      	cmp	r3, #0
 8012152:	d001      	beq.n	8012158 <IsSlotFree+0x22>
        {
            return false;
 8012154:	2300      	movs	r3, #0
 8012156:	e006      	b.n	8012166 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8012158:	89fb      	ldrh	r3, [r7, #14]
 801215a:	3301      	adds	r3, #1
 801215c:	81fb      	strh	r3, [r7, #14]
 801215e:	89fb      	ldrh	r3, [r7, #14]
 8012160:	2b0f      	cmp	r3, #15
 8012162:	d9f1      	bls.n	8012148 <IsSlotFree+0x12>
        }
    }
    return true;
 8012164:	2301      	movs	r3, #1
}
 8012166:	4618      	mov	r0, r3
 8012168:	3714      	adds	r7, #20
 801216a:	46bd      	mov	sp, r7
 801216c:	bc80      	pop	{r7}
 801216e:	4770      	bx	lr

08012170 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8012170:	b580      	push	{r7, lr}
 8012172:	b082      	sub	sp, #8
 8012174:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8012176:	2300      	movs	r3, #0
 8012178:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 801217a:	e007      	b.n	801218c <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 801217c:	79fb      	ldrb	r3, [r7, #7]
 801217e:	3301      	adds	r3, #1
 8012180:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8012182:	79fb      	ldrb	r3, [r7, #7]
 8012184:	2b0f      	cmp	r3, #15
 8012186:	d101      	bne.n	801218c <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8012188:	2300      	movs	r3, #0
 801218a:	e012      	b.n	80121b2 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 801218c:	79fb      	ldrb	r3, [r7, #7]
 801218e:	011b      	lsls	r3, r3, #4
 8012190:	3308      	adds	r3, #8
 8012192:	4a0a      	ldr	r2, [pc, #40]	; (80121bc <MallocNewMacCommandSlot+0x4c>)
 8012194:	4413      	add	r3, r2
 8012196:	4618      	mov	r0, r3
 8012198:	f7ff ffcd 	bl	8012136 <IsSlotFree>
 801219c:	4603      	mov	r3, r0
 801219e:	f083 0301 	eor.w	r3, r3, #1
 80121a2:	b2db      	uxtb	r3, r3
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d1e9      	bne.n	801217c <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 80121a8:	79fb      	ldrb	r3, [r7, #7]
 80121aa:	011b      	lsls	r3, r3, #4
 80121ac:	3308      	adds	r3, #8
 80121ae:	4a03      	ldr	r2, [pc, #12]	; (80121bc <MallocNewMacCommandSlot+0x4c>)
 80121b0:	4413      	add	r3, r2
}
 80121b2:	4618      	mov	r0, r3
 80121b4:	3708      	adds	r7, #8
 80121b6:	46bd      	mov	sp, r7
 80121b8:	bd80      	pop	{r7, pc}
 80121ba:	bf00      	nop
 80121bc:	20000cac 	.word	0x20000cac

080121c0 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b082      	sub	sp, #8
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d101      	bne.n	80121d2 <FreeMacCommandSlot+0x12>
    {
        return false;
 80121ce:	2300      	movs	r3, #0
 80121d0:	e005      	b.n	80121de <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 80121d2:	2210      	movs	r2, #16
 80121d4:	2100      	movs	r1, #0
 80121d6:	6878      	ldr	r0, [r7, #4]
 80121d8:	f004 f982 	bl	80164e0 <memset1>

    return true;
 80121dc:	2301      	movs	r3, #1
}
 80121de:	4618      	mov	r0, r3
 80121e0:	3708      	adds	r7, #8
 80121e2:	46bd      	mov	sp, r7
 80121e4:	bd80      	pop	{r7, pc}

080121e6 <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 80121e6:	b480      	push	{r7}
 80121e8:	b083      	sub	sp, #12
 80121ea:	af00      	add	r7, sp, #0
 80121ec:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d101      	bne.n	80121f8 <LinkedListInit+0x12>
    {
        return false;
 80121f4:	2300      	movs	r3, #0
 80121f6:	e006      	b.n	8012206 <LinkedListInit+0x20>
    }

    list->First = NULL;
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	2200      	movs	r2, #0
 80121fc:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	2200      	movs	r2, #0
 8012202:	605a      	str	r2, [r3, #4]

    return true;
 8012204:	2301      	movs	r3, #1
}
 8012206:	4618      	mov	r0, r3
 8012208:	370c      	adds	r7, #12
 801220a:	46bd      	mov	sp, r7
 801220c:	bc80      	pop	{r7}
 801220e:	4770      	bx	lr

08012210 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8012210:	b480      	push	{r7}
 8012212:	b083      	sub	sp, #12
 8012214:	af00      	add	r7, sp, #0
 8012216:	6078      	str	r0, [r7, #4]
 8012218:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d002      	beq.n	8012226 <LinkedListAdd+0x16>
 8012220:	683b      	ldr	r3, [r7, #0]
 8012222:	2b00      	cmp	r3, #0
 8012224:	d101      	bne.n	801222a <LinkedListAdd+0x1a>
    {
        return false;
 8012226:	2300      	movs	r3, #0
 8012228:	e015      	b.n	8012256 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	681b      	ldr	r3, [r3, #0]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d102      	bne.n	8012238 <LinkedListAdd+0x28>
    {
        list->First = element;
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	683a      	ldr	r2, [r7, #0]
 8012236:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	685b      	ldr	r3, [r3, #4]
 801223c:	2b00      	cmp	r3, #0
 801223e:	d003      	beq.n	8012248 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	685b      	ldr	r3, [r3, #4]
 8012244:	683a      	ldr	r2, [r7, #0]
 8012246:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8012248:	683b      	ldr	r3, [r7, #0]
 801224a:	2200      	movs	r2, #0
 801224c:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	683a      	ldr	r2, [r7, #0]
 8012252:	605a      	str	r2, [r3, #4]

    return true;
 8012254:	2301      	movs	r3, #1
}
 8012256:	4618      	mov	r0, r3
 8012258:	370c      	adds	r7, #12
 801225a:	46bd      	mov	sp, r7
 801225c:	bc80      	pop	{r7}
 801225e:	4770      	bx	lr

08012260 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8012260:	b480      	push	{r7}
 8012262:	b085      	sub	sp, #20
 8012264:	af00      	add	r7, sp, #0
 8012266:	6078      	str	r0, [r7, #4]
 8012268:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	2b00      	cmp	r3, #0
 801226e:	d002      	beq.n	8012276 <LinkedListGetPrevious+0x16>
 8012270:	683b      	ldr	r3, [r7, #0]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d101      	bne.n	801227a <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8012276:	2300      	movs	r3, #0
 8012278:	e016      	b.n	80122a8 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	681b      	ldr	r3, [r3, #0]
 801227e:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8012280:	683a      	ldr	r2, [r7, #0]
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	429a      	cmp	r2, r3
 8012286:	d00c      	beq.n	80122a2 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8012288:	e002      	b.n	8012290 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d007      	beq.n	80122a6 <LinkedListGetPrevious+0x46>
 8012296:	68fb      	ldr	r3, [r7, #12]
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	683a      	ldr	r2, [r7, #0]
 801229c:	429a      	cmp	r2, r3
 801229e:	d1f4      	bne.n	801228a <LinkedListGetPrevious+0x2a>
 80122a0:	e001      	b.n	80122a6 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 80122a2:	2300      	movs	r3, #0
 80122a4:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 80122a6:	68fb      	ldr	r3, [r7, #12]
}
 80122a8:	4618      	mov	r0, r3
 80122aa:	3714      	adds	r7, #20
 80122ac:	46bd      	mov	sp, r7
 80122ae:	bc80      	pop	{r7}
 80122b0:	4770      	bx	lr

080122b2 <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 80122b2:	b580      	push	{r7, lr}
 80122b4:	b084      	sub	sp, #16
 80122b6:	af00      	add	r7, sp, #0
 80122b8:	6078      	str	r0, [r7, #4]
 80122ba:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d002      	beq.n	80122c8 <LinkedListRemove+0x16>
 80122c2:	683b      	ldr	r3, [r7, #0]
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d101      	bne.n	80122cc <LinkedListRemove+0x1a>
    {
        return false;
 80122c8:	2300      	movs	r3, #0
 80122ca:	e020      	b.n	801230e <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 80122cc:	6839      	ldr	r1, [r7, #0]
 80122ce:	6878      	ldr	r0, [r7, #4]
 80122d0:	f7ff ffc6 	bl	8012260 <LinkedListGetPrevious>
 80122d4:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	683a      	ldr	r2, [r7, #0]
 80122dc:	429a      	cmp	r2, r3
 80122de:	d103      	bne.n	80122e8 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 80122e0:	683b      	ldr	r3, [r7, #0]
 80122e2:	681a      	ldr	r2, [r3, #0]
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	685b      	ldr	r3, [r3, #4]
 80122ec:	683a      	ldr	r2, [r7, #0]
 80122ee:	429a      	cmp	r2, r3
 80122f0:	d102      	bne.n	80122f8 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	68fa      	ldr	r2, [r7, #12]
 80122f6:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d003      	beq.n	8012306 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 80122fe:	683b      	ldr	r3, [r7, #0]
 8012300:	681a      	ldr	r2, [r3, #0]
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8012306:	683b      	ldr	r3, [r7, #0]
 8012308:	2200      	movs	r2, #0
 801230a:	601a      	str	r2, [r3, #0]

    return true;
 801230c:	2301      	movs	r3, #1
}
 801230e:	4618      	mov	r0, r3
 8012310:	3710      	adds	r7, #16
 8012312:	46bd      	mov	sp, r7
 8012314:	bd80      	pop	{r7, pc}

08012316 <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8012316:	b480      	push	{r7}
 8012318:	b083      	sub	sp, #12
 801231a:	af00      	add	r7, sp, #0
 801231c:	4603      	mov	r3, r0
 801231e:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8012320:	79fb      	ldrb	r3, [r7, #7]
 8012322:	2b05      	cmp	r3, #5
 8012324:	d004      	beq.n	8012330 <IsSticky+0x1a>
 8012326:	2b05      	cmp	r3, #5
 8012328:	db04      	blt.n	8012334 <IsSticky+0x1e>
 801232a:	3b08      	subs	r3, #8
 801232c:	2b02      	cmp	r3, #2
 801232e:	d801      	bhi.n	8012334 <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8012330:	2301      	movs	r3, #1
 8012332:	e000      	b.n	8012336 <IsSticky+0x20>
        default:
            return false;
 8012334:	2300      	movs	r3, #0
    }
}
 8012336:	4618      	mov	r0, r3
 8012338:	370c      	adds	r7, #12
 801233a:	46bd      	mov	sp, r7
 801233c:	bc80      	pop	{r7}
 801233e:	4770      	bx	lr

08012340 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8012340:	b580      	push	{r7, lr}
 8012342:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8012344:	22fc      	movs	r2, #252	; 0xfc
 8012346:	2100      	movs	r1, #0
 8012348:	4804      	ldr	r0, [pc, #16]	; (801235c <LoRaMacCommandsInit+0x1c>)
 801234a:	f004 f8c9 	bl	80164e0 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 801234e:	4803      	ldr	r0, [pc, #12]	; (801235c <LoRaMacCommandsInit+0x1c>)
 8012350:	f7ff ff49 	bl	80121e6 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8012354:	2300      	movs	r3, #0
}
 8012356:	4618      	mov	r0, r3
 8012358:	bd80      	pop	{r7, pc}
 801235a:	bf00      	nop
 801235c:	20000cac 	.word	0x20000cac

08012360 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8012360:	b580      	push	{r7, lr}
 8012362:	b086      	sub	sp, #24
 8012364:	af00      	add	r7, sp, #0
 8012366:	4603      	mov	r3, r0
 8012368:	60b9      	str	r1, [r7, #8]
 801236a:	607a      	str	r2, [r7, #4]
 801236c:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 801236e:	68bb      	ldr	r3, [r7, #8]
 8012370:	2b00      	cmp	r3, #0
 8012372:	d101      	bne.n	8012378 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8012374:	2301      	movs	r3, #1
 8012376:	e033      	b.n	80123e0 <LoRaMacCommandsAddCmd+0x80>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8012378:	f7ff fefa 	bl	8012170 <MallocNewMacCommandSlot>
 801237c:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 801237e:	697b      	ldr	r3, [r7, #20]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d101      	bne.n	8012388 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8012384:	2302      	movs	r3, #2
 8012386:	e02b      	b.n	80123e0 <LoRaMacCommandsAddCmd+0x80>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8012388:	6979      	ldr	r1, [r7, #20]
 801238a:	4817      	ldr	r0, [pc, #92]	; (80123e8 <LoRaMacCommandsAddCmd+0x88>)
 801238c:	f7ff ff40 	bl	8012210 <LinkedListAdd>
 8012390:	4603      	mov	r3, r0
 8012392:	f083 0301 	eor.w	r3, r3, #1
 8012396:	b2db      	uxtb	r3, r3
 8012398:	2b00      	cmp	r3, #0
 801239a:	d001      	beq.n	80123a0 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 801239c:	2305      	movs	r3, #5
 801239e:	e01f      	b.n	80123e0 <LoRaMacCommandsAddCmd+0x80>
    }

    // Set Values
    newCmd->CID = cid;
 80123a0:	697b      	ldr	r3, [r7, #20]
 80123a2:	7bfa      	ldrb	r2, [r7, #15]
 80123a4:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 80123a6:	697b      	ldr	r3, [r7, #20]
 80123a8:	687a      	ldr	r2, [r7, #4]
 80123aa:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 80123ac:	697b      	ldr	r3, [r7, #20]
 80123ae:	3305      	adds	r3, #5
 80123b0:	687a      	ldr	r2, [r7, #4]
 80123b2:	b292      	uxth	r2, r2
 80123b4:	68b9      	ldr	r1, [r7, #8]
 80123b6:	4618      	mov	r0, r3
 80123b8:	f004 f857 	bl	801646a <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 80123bc:	7bfb      	ldrb	r3, [r7, #15]
 80123be:	4618      	mov	r0, r3
 80123c0:	f7ff ffa9 	bl	8012316 <IsSticky>
 80123c4:	4603      	mov	r3, r0
 80123c6:	461a      	mov	r2, r3
 80123c8:	697b      	ldr	r3, [r7, #20]
 80123ca:	731a      	strb	r2, [r3, #12]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 80123cc:	4b06      	ldr	r3, [pc, #24]	; (80123e8 <LoRaMacCommandsAddCmd+0x88>)
 80123ce:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	4413      	add	r3, r2
 80123d6:	3301      	adds	r3, #1
 80123d8:	4a03      	ldr	r2, [pc, #12]	; (80123e8 <LoRaMacCommandsAddCmd+0x88>)
 80123da:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    return LORAMAC_COMMANDS_SUCCESS;
 80123de:	2300      	movs	r3, #0
}
 80123e0:	4618      	mov	r0, r3
 80123e2:	3718      	adds	r7, #24
 80123e4:	46bd      	mov	sp, r7
 80123e6:	bd80      	pop	{r7, pc}
 80123e8:	20000cac 	.word	0x20000cac

080123ec <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 80123ec:	b580      	push	{r7, lr}
 80123ee:	b082      	sub	sp, #8
 80123f0:	af00      	add	r7, sp, #0
 80123f2:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	d101      	bne.n	80123fe <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80123fa:	2301      	movs	r3, #1
 80123fc:	e021      	b.n	8012442 <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 80123fe:	6879      	ldr	r1, [r7, #4]
 8012400:	4812      	ldr	r0, [pc, #72]	; (801244c <LoRaMacCommandsRemoveCmd+0x60>)
 8012402:	f7ff ff56 	bl	80122b2 <LinkedListRemove>
 8012406:	4603      	mov	r3, r0
 8012408:	f083 0301 	eor.w	r3, r3, #1
 801240c:	b2db      	uxtb	r3, r3
 801240e:	2b00      	cmp	r3, #0
 8012410:	d001      	beq.n	8012416 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8012412:	2303      	movs	r3, #3
 8012414:	e015      	b.n	8012442 <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8012416:	4b0d      	ldr	r3, [pc, #52]	; (801244c <LoRaMacCommandsRemoveCmd+0x60>)
 8012418:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	689b      	ldr	r3, [r3, #8]
 8012420:	1ad3      	subs	r3, r2, r3
 8012422:	3b01      	subs	r3, #1
 8012424:	4a09      	ldr	r2, [pc, #36]	; (801244c <LoRaMacCommandsRemoveCmd+0x60>)
 8012426:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 801242a:	6878      	ldr	r0, [r7, #4]
 801242c:	f7ff fec8 	bl	80121c0 <FreeMacCommandSlot>
 8012430:	4603      	mov	r3, r0
 8012432:	f083 0301 	eor.w	r3, r3, #1
 8012436:	b2db      	uxtb	r3, r3
 8012438:	2b00      	cmp	r3, #0
 801243a:	d001      	beq.n	8012440 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 801243c:	2305      	movs	r3, #5
 801243e:	e000      	b.n	8012442 <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8012440:	2300      	movs	r3, #0
}
 8012442:	4618      	mov	r0, r3
 8012444:	3708      	adds	r7, #8
 8012446:	46bd      	mov	sp, r7
 8012448:	bd80      	pop	{r7, pc}
 801244a:	bf00      	nop
 801244c:	20000cac 	.word	0x20000cac

08012450 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8012450:	b580      	push	{r7, lr}
 8012452:	b082      	sub	sp, #8
 8012454:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8012456:	4b0f      	ldr	r3, [pc, #60]	; (8012494 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 801245c:	e012      	b.n	8012484 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	7b1b      	ldrb	r3, [r3, #12]
 8012462:	f083 0301 	eor.w	r3, r3, #1
 8012466:	b2db      	uxtb	r3, r3
 8012468:	2b00      	cmp	r3, #0
 801246a:	d008      	beq.n	801247e <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8012472:	6878      	ldr	r0, [r7, #4]
 8012474:	f7ff ffba 	bl	80123ec <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8012478:	683b      	ldr	r3, [r7, #0]
 801247a:	607b      	str	r3, [r7, #4]
 801247c:	e002      	b.n	8012484 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	2b00      	cmp	r3, #0
 8012488:	d1e9      	bne.n	801245e <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801248a:	2300      	movs	r3, #0
}
 801248c:	4618      	mov	r0, r3
 801248e:	3708      	adds	r7, #8
 8012490:	46bd      	mov	sp, r7
 8012492:	bd80      	pop	{r7, pc}
 8012494:	20000cac 	.word	0x20000cac

08012498 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8012498:	b580      	push	{r7, lr}
 801249a:	b082      	sub	sp, #8
 801249c:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 801249e:	4b0e      	ldr	r3, [pc, #56]	; (80124d8 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>)
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80124a4:	e00f      	b.n	80124c6 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	791b      	ldrb	r3, [r3, #4]
 80124b0:	4618      	mov	r0, r3
 80124b2:	f7ff ff30 	bl	8012316 <IsSticky>
 80124b6:	4603      	mov	r3, r0
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d002      	beq.n	80124c2 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 80124bc:	6878      	ldr	r0, [r7, #4]
 80124be:	f7ff ff95 	bl	80123ec <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 80124c2:	683b      	ldr	r3, [r7, #0]
 80124c4:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d1ec      	bne.n	80124a6 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80124cc:	2300      	movs	r3, #0
}
 80124ce:	4618      	mov	r0, r3
 80124d0:	3708      	adds	r7, #8
 80124d2:	46bd      	mov	sp, r7
 80124d4:	bd80      	pop	{r7, pc}
 80124d6:	bf00      	nop
 80124d8:	20000cac 	.word	0x20000cac

080124dc <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 80124dc:	b480      	push	{r7}
 80124de:	b083      	sub	sp, #12
 80124e0:	af00      	add	r7, sp, #0
 80124e2:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	d101      	bne.n	80124ee <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80124ea:	2301      	movs	r3, #1
 80124ec:	e005      	b.n	80124fa <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 80124ee:	4b05      	ldr	r3, [pc, #20]	; (8012504 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 80124f0:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 80124f8:	2300      	movs	r3, #0
}
 80124fa:	4618      	mov	r0, r3
 80124fc:	370c      	adds	r7, #12
 80124fe:	46bd      	mov	sp, r7
 8012500:	bc80      	pop	{r7}
 8012502:	4770      	bx	lr
 8012504:	20000cac 	.word	0x20000cac

08012508 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8012508:	b580      	push	{r7, lr}
 801250a:	b088      	sub	sp, #32
 801250c:	af00      	add	r7, sp, #0
 801250e:	60f8      	str	r0, [r7, #12]
 8012510:	60b9      	str	r1, [r7, #8]
 8012512:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 8012514:	4b25      	ldr	r3, [pc, #148]	; (80125ac <LoRaMacCommandsSerializeCmds+0xa4>)
 8012516:	681b      	ldr	r3, [r3, #0]
 8012518:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 801251a:	2300      	movs	r3, #0
 801251c:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	2b00      	cmp	r3, #0
 8012522:	d002      	beq.n	801252a <LoRaMacCommandsSerializeCmds+0x22>
 8012524:	68bb      	ldr	r3, [r7, #8]
 8012526:	2b00      	cmp	r3, #0
 8012528:	d126      	bne.n	8012578 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801252a:	2301      	movs	r3, #1
 801252c:	e039      	b.n	80125a2 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 801252e:	7efb      	ldrb	r3, [r7, #27]
 8012530:	68fa      	ldr	r2, [r7, #12]
 8012532:	1ad2      	subs	r2, r2, r3
 8012534:	69fb      	ldr	r3, [r7, #28]
 8012536:	689b      	ldr	r3, [r3, #8]
 8012538:	3301      	adds	r3, #1
 801253a:	429a      	cmp	r2, r3
 801253c:	d320      	bcc.n	8012580 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 801253e:	7efb      	ldrb	r3, [r7, #27]
 8012540:	1c5a      	adds	r2, r3, #1
 8012542:	76fa      	strb	r2, [r7, #27]
 8012544:	461a      	mov	r2, r3
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	4413      	add	r3, r2
 801254a:	69fa      	ldr	r2, [r7, #28]
 801254c:	7912      	ldrb	r2, [r2, #4]
 801254e:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8012550:	7efb      	ldrb	r3, [r7, #27]
 8012552:	687a      	ldr	r2, [r7, #4]
 8012554:	18d0      	adds	r0, r2, r3
 8012556:	69fb      	ldr	r3, [r7, #28]
 8012558:	1d59      	adds	r1, r3, #5
 801255a:	69fb      	ldr	r3, [r7, #28]
 801255c:	689b      	ldr	r3, [r3, #8]
 801255e:	b29b      	uxth	r3, r3
 8012560:	461a      	mov	r2, r3
 8012562:	f003 ff82 	bl	801646a <memcpy1>
            itr += curElement->PayloadSize;
 8012566:	69fb      	ldr	r3, [r7, #28]
 8012568:	689b      	ldr	r3, [r3, #8]
 801256a:	b2da      	uxtb	r2, r3
 801256c:	7efb      	ldrb	r3, [r7, #27]
 801256e:	4413      	add	r3, r2
 8012570:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8012572:	69fb      	ldr	r3, [r7, #28]
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8012578:	69fb      	ldr	r3, [r7, #28]
 801257a:	2b00      	cmp	r3, #0
 801257c:	d1d7      	bne.n	801252e <LoRaMacCommandsSerializeCmds+0x26>
 801257e:	e009      	b.n	8012594 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8012580:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8012582:	e007      	b.n	8012594 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8012584:	69fb      	ldr	r3, [r7, #28]
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 801258a:	69f8      	ldr	r0, [r7, #28]
 801258c:	f7ff ff2e 	bl	80123ec <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8012590:	697b      	ldr	r3, [r7, #20]
 8012592:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8012594:	69fb      	ldr	r3, [r7, #28]
 8012596:	2b00      	cmp	r3, #0
 8012598:	d1f4      	bne.n	8012584 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 801259a:	68b8      	ldr	r0, [r7, #8]
 801259c:	f7ff ff9e 	bl	80124dc <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 80125a0:	2300      	movs	r3, #0
}
 80125a2:	4618      	mov	r0, r3
 80125a4:	3720      	adds	r7, #32
 80125a6:	46bd      	mov	sp, r7
 80125a8:	bd80      	pop	{r7, pc}
 80125aa:	bf00      	nop
 80125ac:	20000cac 	.word	0x20000cac

080125b0 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 80125b0:	b480      	push	{r7}
 80125b2:	b085      	sub	sp, #20
 80125b4:	af00      	add	r7, sp, #0
 80125b6:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d101      	bne.n	80125c2 <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80125be:	2301      	movs	r3, #1
 80125c0:	e016      	b.n	80125f0 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = CommandsCtx.MacCommandList.First;
 80125c2:	4b0e      	ldr	r3, [pc, #56]	; (80125fc <LoRaMacCommandsStickyCmdsPending+0x4c>)
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	2200      	movs	r2, #0
 80125cc:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 80125ce:	e00b      	b.n	80125e8 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 80125d0:	68fb      	ldr	r3, [r7, #12]
 80125d2:	7b1b      	ldrb	r3, [r3, #12]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d004      	beq.n	80125e2 <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	2201      	movs	r2, #1
 80125dc:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 80125de:	2300      	movs	r3, #0
 80125e0:	e006      	b.n	80125f0 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 80125e2:	68fb      	ldr	r3, [r7, #12]
 80125e4:	681b      	ldr	r3, [r3, #0]
 80125e6:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 80125e8:	68fb      	ldr	r3, [r7, #12]
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d1f0      	bne.n	80125d0 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80125ee:	2300      	movs	r3, #0
}
 80125f0:	4618      	mov	r0, r3
 80125f2:	3714      	adds	r7, #20
 80125f4:	46bd      	mov	sp, r7
 80125f6:	bc80      	pop	{r7}
 80125f8:	4770      	bx	lr
 80125fa:	bf00      	nop
 80125fc:	20000cac 	.word	0x20000cac

08012600 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8012600:	b480      	push	{r7}
 8012602:	b085      	sub	sp, #20
 8012604:	af00      	add	r7, sp, #0
 8012606:	4603      	mov	r3, r0
 8012608:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 801260a:	2300      	movs	r3, #0
 801260c:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 801260e:	79fb      	ldrb	r3, [r7, #7]
 8012610:	3b02      	subs	r3, #2
 8012612:	2b11      	cmp	r3, #17
 8012614:	d850      	bhi.n	80126b8 <LoRaMacCommandsGetCmdSize+0xb8>
 8012616:	a201      	add	r2, pc, #4	; (adr r2, 801261c <LoRaMacCommandsGetCmdSize+0x1c>)
 8012618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801261c:	08012665 	.word	0x08012665
 8012620:	0801266b 	.word	0x0801266b
 8012624:	08012671 	.word	0x08012671
 8012628:	08012677 	.word	0x08012677
 801262c:	0801267d 	.word	0x0801267d
 8012630:	08012683 	.word	0x08012683
 8012634:	08012689 	.word	0x08012689
 8012638:	0801268f 	.word	0x0801268f
 801263c:	08012695 	.word	0x08012695
 8012640:	080126b9 	.word	0x080126b9
 8012644:	080126b9 	.word	0x080126b9
 8012648:	0801269b 	.word	0x0801269b
 801264c:	080126b9 	.word	0x080126b9
 8012650:	080126b9 	.word	0x080126b9
 8012654:	080126a1 	.word	0x080126a1
 8012658:	080126a7 	.word	0x080126a7
 801265c:	080126ad 	.word	0x080126ad
 8012660:	080126b3 	.word	0x080126b3
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8012664:	2303      	movs	r3, #3
 8012666:	73fb      	strb	r3, [r7, #15]
            break;
 8012668:	e027      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 801266a:	2305      	movs	r3, #5
 801266c:	73fb      	strb	r3, [r7, #15]
            break;
 801266e:	e024      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8012670:	2302      	movs	r3, #2
 8012672:	73fb      	strb	r3, [r7, #15]
            break;
 8012674:	e021      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8012676:	2305      	movs	r3, #5
 8012678:	73fb      	strb	r3, [r7, #15]
            break;
 801267a:	e01e      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 801267c:	2301      	movs	r3, #1
 801267e:	73fb      	strb	r3, [r7, #15]
            break;
 8012680:	e01b      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8012682:	2306      	movs	r3, #6
 8012684:	73fb      	strb	r3, [r7, #15]
            break;
 8012686:	e018      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8012688:	2302      	movs	r3, #2
 801268a:	73fb      	strb	r3, [r7, #15]
            break;
 801268c:	e015      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 801268e:	2302      	movs	r3, #2
 8012690:	73fb      	strb	r3, [r7, #15]
            break;
 8012692:	e012      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8012694:	2305      	movs	r3, #5
 8012696:	73fb      	strb	r3, [r7, #15]
            break;
 8012698:	e00f      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 801269a:	2306      	movs	r3, #6
 801269c:	73fb      	strb	r3, [r7, #15]
            break;
 801269e:	e00c      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 80126a0:	2301      	movs	r3, #1
 80126a2:	73fb      	strb	r3, [r7, #15]
            break;
 80126a4:	e009      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 80126a6:	2305      	movs	r3, #5
 80126a8:	73fb      	strb	r3, [r7, #15]
            break;
 80126aa:	e006      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 80126ac:	2304      	movs	r3, #4
 80126ae:	73fb      	strb	r3, [r7, #15]
            break;
 80126b0:	e003      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 80126b2:	2304      	movs	r3, #4
 80126b4:	73fb      	strb	r3, [r7, #15]
            break;
 80126b6:	e000      	b.n	80126ba <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 80126b8:	bf00      	nop
        }
    }
    return cidSize;
 80126ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80126bc:	4618      	mov	r0, r3
 80126be:	3714      	adds	r7, #20
 80126c0:	46bd      	mov	sp, r7
 80126c2:	bc80      	pop	{r7}
 80126c4:	4770      	bx	lr
 80126c6:	bf00      	nop

080126c8 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 80126c8:	b480      	push	{r7}
 80126ca:	b083      	sub	sp, #12
 80126cc:	af00      	add	r7, sp, #0
 80126ce:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	4a07      	ldr	r2, [pc, #28]	; (80126f0 <IncreaseBufferPointer+0x28>)
 80126d4:	4293      	cmp	r3, r2
 80126d6:	d102      	bne.n	80126de <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80126d8:	4b06      	ldr	r3, [pc, #24]	; (80126f4 <IncreaseBufferPointer+0x2c>)
 80126da:	607b      	str	r3, [r7, #4]
 80126dc:	e002      	b.n	80126e4 <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	3304      	adds	r3, #4
 80126e2:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 80126e4:	687b      	ldr	r3, [r7, #4]
}
 80126e6:	4618      	mov	r0, r3
 80126e8:	370c      	adds	r7, #12
 80126ea:	46bd      	mov	sp, r7
 80126ec:	bc80      	pop	{r7}
 80126ee:	4770      	bx	lr
 80126f0:	20000dc4 	.word	0x20000dc4
 80126f4:	20000db4 	.word	0x20000db4

080126f8 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 80126f8:	b480      	push	{r7}
 80126fa:	b083      	sub	sp, #12
 80126fc:	af00      	add	r7, sp, #0
 80126fe:	4603      	mov	r3, r0
 8012700:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8012702:	79fb      	ldrb	r3, [r7, #7]
 8012704:	2b00      	cmp	r3, #0
 8012706:	d101      	bne.n	801270c <IsListEmpty+0x14>
    {
        return true;
 8012708:	2301      	movs	r3, #1
 801270a:	e000      	b.n	801270e <IsListEmpty+0x16>
    }
    return false;
 801270c:	2300      	movs	r3, #0
}
 801270e:	4618      	mov	r0, r3
 8012710:	370c      	adds	r7, #12
 8012712:	46bd      	mov	sp, r7
 8012714:	bc80      	pop	{r7}
 8012716:	4770      	bx	lr

08012718 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8012718:	b480      	push	{r7}
 801271a:	b083      	sub	sp, #12
 801271c:	af00      	add	r7, sp, #0
 801271e:	4603      	mov	r3, r0
 8012720:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8012722:	79fb      	ldrb	r3, [r7, #7]
 8012724:	2b04      	cmp	r3, #4
 8012726:	d901      	bls.n	801272c <IsListFull+0x14>
    {
        return true;
 8012728:	2301      	movs	r3, #1
 801272a:	e000      	b.n	801272e <IsListFull+0x16>
    }
    return false;
 801272c:	2300      	movs	r3, #0
}
 801272e:	4618      	mov	r0, r3
 8012730:	370c      	adds	r7, #12
 8012732:	46bd      	mov	sp, r7
 8012734:	bc80      	pop	{r7}
 8012736:	4770      	bx	lr

08012738 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8012738:	b580      	push	{r7, lr}
 801273a:	b086      	sub	sp, #24
 801273c:	af00      	add	r7, sp, #0
 801273e:	4603      	mov	r3, r0
 8012740:	60b9      	str	r1, [r7, #8]
 8012742:	607a      	str	r2, [r7, #4]
 8012744:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8012746:	68bb      	ldr	r3, [r7, #8]
 8012748:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 801274a:	4b13      	ldr	r3, [pc, #76]	; (8012798 <GetElement+0x60>)
 801274c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012750:	4618      	mov	r0, r3
 8012752:	f7ff ffd1 	bl	80126f8 <IsListEmpty>
 8012756:	4603      	mov	r3, r0
 8012758:	2b00      	cmp	r3, #0
 801275a:	d001      	beq.n	8012760 <GetElement+0x28>
    {
        return NULL;
 801275c:	2300      	movs	r3, #0
 801275e:	e017      	b.n	8012790 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8012760:	2300      	movs	r3, #0
 8012762:	74fb      	strb	r3, [r7, #19]
 8012764:	e00d      	b.n	8012782 <GetElement+0x4a>
    {
        if( element->Request == request )
 8012766:	697b      	ldr	r3, [r7, #20]
 8012768:	781b      	ldrb	r3, [r3, #0]
 801276a:	7bfa      	ldrb	r2, [r7, #15]
 801276c:	429a      	cmp	r2, r3
 801276e:	d101      	bne.n	8012774 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8012770:	697b      	ldr	r3, [r7, #20]
 8012772:	e00d      	b.n	8012790 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8012774:	6978      	ldr	r0, [r7, #20]
 8012776:	f7ff ffa7 	bl	80126c8 <IncreaseBufferPointer>
 801277a:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 801277c:	7cfb      	ldrb	r3, [r7, #19]
 801277e:	3301      	adds	r3, #1
 8012780:	74fb      	strb	r3, [r7, #19]
 8012782:	4b05      	ldr	r3, [pc, #20]	; (8012798 <GetElement+0x60>)
 8012784:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012788:	7cfa      	ldrb	r2, [r7, #19]
 801278a:	429a      	cmp	r2, r3
 801278c:	d3eb      	bcc.n	8012766 <GetElement+0x2e>
    }

    return NULL;
 801278e:	2300      	movs	r3, #0
}
 8012790:	4618      	mov	r0, r3
 8012792:	3718      	adds	r7, #24
 8012794:	46bd      	mov	sp, r7
 8012796:	bd80      	pop	{r7, pc}
 8012798:	20000da8 	.word	0x20000da8

0801279c <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 801279c:	b580      	push	{r7, lr}
 801279e:	b082      	sub	sp, #8
 80127a0:	af00      	add	r7, sp, #0
 80127a2:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 80127a4:	4a0c      	ldr	r2, [pc, #48]	; (80127d8 <LoRaMacConfirmQueueInit+0x3c>)
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 80127aa:	4b0b      	ldr	r3, [pc, #44]	; (80127d8 <LoRaMacConfirmQueueInit+0x3c>)
 80127ac:	2200      	movs	r2, #0
 80127ae:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80127b2:	4b09      	ldr	r3, [pc, #36]	; (80127d8 <LoRaMacConfirmQueueInit+0x3c>)
 80127b4:	4a09      	ldr	r2, [pc, #36]	; (80127dc <LoRaMacConfirmQueueInit+0x40>)
 80127b6:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80127b8:	4b07      	ldr	r3, [pc, #28]	; (80127d8 <LoRaMacConfirmQueueInit+0x3c>)
 80127ba:	4a08      	ldr	r2, [pc, #32]	; (80127dc <LoRaMacConfirmQueueInit+0x40>)
 80127bc:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 80127be:	2214      	movs	r2, #20
 80127c0:	21ff      	movs	r1, #255	; 0xff
 80127c2:	4806      	ldr	r0, [pc, #24]	; (80127dc <LoRaMacConfirmQueueInit+0x40>)
 80127c4:	f003 fe8c 	bl	80164e0 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80127c8:	4b03      	ldr	r3, [pc, #12]	; (80127d8 <LoRaMacConfirmQueueInit+0x3c>)
 80127ca:	2201      	movs	r2, #1
 80127cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80127d0:	bf00      	nop
 80127d2:	3708      	adds	r7, #8
 80127d4:	46bd      	mov	sp, r7
 80127d6:	bd80      	pop	{r7, pc}
 80127d8:	20000da8 	.word	0x20000da8
 80127dc:	20000db4 	.word	0x20000db4

080127e0 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 80127e0:	b580      	push	{r7, lr}
 80127e2:	b082      	sub	sp, #8
 80127e4:	af00      	add	r7, sp, #0
 80127e6:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80127e8:	4b19      	ldr	r3, [pc, #100]	; (8012850 <LoRaMacConfirmQueueAdd+0x70>)
 80127ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80127ee:	4618      	mov	r0, r3
 80127f0:	f7ff ff92 	bl	8012718 <IsListFull>
 80127f4:	4603      	mov	r3, r0
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d001      	beq.n	80127fe <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 80127fa:	2300      	movs	r3, #0
 80127fc:	e023      	b.n	8012846 <LoRaMacConfirmQueueAdd+0x66>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 80127fe:	4b14      	ldr	r3, [pc, #80]	; (8012850 <LoRaMacConfirmQueueAdd+0x70>)
 8012800:	689b      	ldr	r3, [r3, #8]
 8012802:	687a      	ldr	r2, [r7, #4]
 8012804:	7812      	ldrb	r2, [r2, #0]
 8012806:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8012808:	4b11      	ldr	r3, [pc, #68]	; (8012850 <LoRaMacConfirmQueueAdd+0x70>)
 801280a:	689b      	ldr	r3, [r3, #8]
 801280c:	687a      	ldr	r2, [r7, #4]
 801280e:	7852      	ldrb	r2, [r2, #1]
 8012810:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8012812:	4b0f      	ldr	r3, [pc, #60]	; (8012850 <LoRaMacConfirmQueueAdd+0x70>)
 8012814:	689b      	ldr	r3, [r3, #8]
 8012816:	687a      	ldr	r2, [r7, #4]
 8012818:	78d2      	ldrb	r2, [r2, #3]
 801281a:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 801281c:	4b0c      	ldr	r3, [pc, #48]	; (8012850 <LoRaMacConfirmQueueAdd+0x70>)
 801281e:	689b      	ldr	r3, [r3, #8]
 8012820:	2200      	movs	r2, #0
 8012822:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8012824:	4b0a      	ldr	r3, [pc, #40]	; (8012850 <LoRaMacConfirmQueueAdd+0x70>)
 8012826:	f893 3020 	ldrb.w	r3, [r3, #32]
 801282a:	3301      	adds	r3, #1
 801282c:	b2da      	uxtb	r2, r3
 801282e:	4b08      	ldr	r3, [pc, #32]	; (8012850 <LoRaMacConfirmQueueAdd+0x70>)
 8012830:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8012834:	4b06      	ldr	r3, [pc, #24]	; (8012850 <LoRaMacConfirmQueueAdd+0x70>)
 8012836:	689b      	ldr	r3, [r3, #8]
 8012838:	4618      	mov	r0, r3
 801283a:	f7ff ff45 	bl	80126c8 <IncreaseBufferPointer>
 801283e:	4603      	mov	r3, r0
 8012840:	4a03      	ldr	r2, [pc, #12]	; (8012850 <LoRaMacConfirmQueueAdd+0x70>)
 8012842:	6093      	str	r3, [r2, #8]

    return true;
 8012844:	2301      	movs	r3, #1
}
 8012846:	4618      	mov	r0, r3
 8012848:	3708      	adds	r7, #8
 801284a:	46bd      	mov	sp, r7
 801284c:	bd80      	pop	{r7, pc}
 801284e:	bf00      	nop
 8012850:	20000da8 	.word	0x20000da8

08012854 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8012854:	b580      	push	{r7, lr}
 8012856:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8012858:	4b0e      	ldr	r3, [pc, #56]	; (8012894 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 801285a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801285e:	4618      	mov	r0, r3
 8012860:	f7ff ff4a 	bl	80126f8 <IsListEmpty>
 8012864:	4603      	mov	r3, r0
 8012866:	2b00      	cmp	r3, #0
 8012868:	d001      	beq.n	801286e <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 801286a:	2300      	movs	r3, #0
 801286c:	e010      	b.n	8012890 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 801286e:	4b09      	ldr	r3, [pc, #36]	; (8012894 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8012870:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012874:	3b01      	subs	r3, #1
 8012876:	b2da      	uxtb	r2, r3
 8012878:	4b06      	ldr	r3, [pc, #24]	; (8012894 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 801287a:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 801287e:	4b05      	ldr	r3, [pc, #20]	; (8012894 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8012880:	685b      	ldr	r3, [r3, #4]
 8012882:	4618      	mov	r0, r3
 8012884:	f7ff ff20 	bl	80126c8 <IncreaseBufferPointer>
 8012888:	4603      	mov	r3, r0
 801288a:	4a02      	ldr	r2, [pc, #8]	; (8012894 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 801288c:	6053      	str	r3, [r2, #4]

    return true;
 801288e:	2301      	movs	r3, #1
}
 8012890:	4618      	mov	r0, r3
 8012892:	bd80      	pop	{r7, pc}
 8012894:	20000da8 	.word	0x20000da8

08012898 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8012898:	b580      	push	{r7, lr}
 801289a:	b084      	sub	sp, #16
 801289c:	af00      	add	r7, sp, #0
 801289e:	4603      	mov	r3, r0
 80128a0:	460a      	mov	r2, r1
 80128a2:	71fb      	strb	r3, [r7, #7]
 80128a4:	4613      	mov	r3, r2
 80128a6:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 80128a8:	2300      	movs	r3, #0
 80128aa:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 80128ac:	4b10      	ldr	r3, [pc, #64]	; (80128f0 <LoRaMacConfirmQueueSetStatus+0x58>)
 80128ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80128b2:	4618      	mov	r0, r3
 80128b4:	f7ff ff20 	bl	80126f8 <IsListEmpty>
 80128b8:	4603      	mov	r3, r0
 80128ba:	f083 0301 	eor.w	r3, r3, #1
 80128be:	b2db      	uxtb	r3, r3
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d011      	beq.n	80128e8 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80128c4:	4b0a      	ldr	r3, [pc, #40]	; (80128f0 <LoRaMacConfirmQueueSetStatus+0x58>)
 80128c6:	6859      	ldr	r1, [r3, #4]
 80128c8:	4b09      	ldr	r3, [pc, #36]	; (80128f0 <LoRaMacConfirmQueueSetStatus+0x58>)
 80128ca:	689a      	ldr	r2, [r3, #8]
 80128cc:	79bb      	ldrb	r3, [r7, #6]
 80128ce:	4618      	mov	r0, r3
 80128d0:	f7ff ff32 	bl	8012738 <GetElement>
 80128d4:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80128d6:	68fb      	ldr	r3, [r7, #12]
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d005      	beq.n	80128e8 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 80128dc:	68fb      	ldr	r3, [r7, #12]
 80128de:	79fa      	ldrb	r2, [r7, #7]
 80128e0:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	2201      	movs	r2, #1
 80128e6:	709a      	strb	r2, [r3, #2]
        }
    }
}
 80128e8:	bf00      	nop
 80128ea:	3710      	adds	r7, #16
 80128ec:	46bd      	mov	sp, r7
 80128ee:	bd80      	pop	{r7, pc}
 80128f0:	20000da8 	.word	0x20000da8

080128f4 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 80128f4:	b580      	push	{r7, lr}
 80128f6:	b084      	sub	sp, #16
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	4603      	mov	r3, r0
 80128fc:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 80128fe:	2300      	movs	r3, #0
 8012900:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8012902:	4b10      	ldr	r3, [pc, #64]	; (8012944 <LoRaMacConfirmQueueGetStatus+0x50>)
 8012904:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012908:	4618      	mov	r0, r3
 801290a:	f7ff fef5 	bl	80126f8 <IsListEmpty>
 801290e:	4603      	mov	r3, r0
 8012910:	f083 0301 	eor.w	r3, r3, #1
 8012914:	b2db      	uxtb	r3, r3
 8012916:	2b00      	cmp	r3, #0
 8012918:	d00e      	beq.n	8012938 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 801291a:	4b0a      	ldr	r3, [pc, #40]	; (8012944 <LoRaMacConfirmQueueGetStatus+0x50>)
 801291c:	6859      	ldr	r1, [r3, #4]
 801291e:	4b09      	ldr	r3, [pc, #36]	; (8012944 <LoRaMacConfirmQueueGetStatus+0x50>)
 8012920:	689a      	ldr	r2, [r3, #8]
 8012922:	79fb      	ldrb	r3, [r7, #7]
 8012924:	4618      	mov	r0, r3
 8012926:	f7ff ff07 	bl	8012738 <GetElement>
 801292a:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	2b00      	cmp	r3, #0
 8012930:	d002      	beq.n	8012938 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8012932:	68fb      	ldr	r3, [r7, #12]
 8012934:	785b      	ldrb	r3, [r3, #1]
 8012936:	e000      	b.n	801293a <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012938:	2301      	movs	r3, #1
}
 801293a:	4618      	mov	r0, r3
 801293c:	3710      	adds	r7, #16
 801293e:	46bd      	mov	sp, r7
 8012940:	bd80      	pop	{r7, pc}
 8012942:	bf00      	nop
 8012944:	20000da8 	.word	0x20000da8

08012948 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8012948:	b580      	push	{r7, lr}
 801294a:	b084      	sub	sp, #16
 801294c:	af00      	add	r7, sp, #0
 801294e:	4603      	mov	r3, r0
 8012950:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8012952:	4b16      	ldr	r3, [pc, #88]	; (80129ac <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8012954:	685b      	ldr	r3, [r3, #4]
 8012956:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8012958:	4a14      	ldr	r2, [pc, #80]	; (80129ac <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801295a:	79fb      	ldrb	r3, [r7, #7]
 801295c:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8012960:	4b12      	ldr	r3, [pc, #72]	; (80129ac <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8012962:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012966:	4618      	mov	r0, r3
 8012968:	f7ff fec6 	bl	80126f8 <IsListEmpty>
 801296c:	4603      	mov	r3, r0
 801296e:	f083 0301 	eor.w	r3, r3, #1
 8012972:	b2db      	uxtb	r3, r3
 8012974:	2b00      	cmp	r3, #0
 8012976:	d015      	beq.n	80129a4 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	79fa      	ldrb	r2, [r7, #7]
 801297c:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	78db      	ldrb	r3, [r3, #3]
 8012982:	f083 0301 	eor.w	r3, r3, #1
 8012986:	b2db      	uxtb	r3, r3
 8012988:	2b00      	cmp	r3, #0
 801298a:	d002      	beq.n	8012992 <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 801298c:	68fb      	ldr	r3, [r7, #12]
 801298e:	2201      	movs	r2, #1
 8012990:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8012992:	68f8      	ldr	r0, [r7, #12]
 8012994:	f7ff fe98 	bl	80126c8 <IncreaseBufferPointer>
 8012998:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 801299a:	4b04      	ldr	r3, [pc, #16]	; (80129ac <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801299c:	689b      	ldr	r3, [r3, #8]
 801299e:	68fa      	ldr	r2, [r7, #12]
 80129a0:	429a      	cmp	r2, r3
 80129a2:	d1e9      	bne.n	8012978 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 80129a4:	bf00      	nop
 80129a6:	3710      	adds	r7, #16
 80129a8:	46bd      	mov	sp, r7
 80129aa:	bd80      	pop	{r7, pc}
 80129ac:	20000da8 	.word	0x20000da8

080129b0 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 80129b0:	b580      	push	{r7, lr}
 80129b2:	b082      	sub	sp, #8
 80129b4:	af00      	add	r7, sp, #0
 80129b6:	4603      	mov	r3, r0
 80129b8:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 80129ba:	4b09      	ldr	r3, [pc, #36]	; (80129e0 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80129bc:	6859      	ldr	r1, [r3, #4]
 80129be:	4b08      	ldr	r3, [pc, #32]	; (80129e0 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80129c0:	689a      	ldr	r2, [r3, #8]
 80129c2:	79fb      	ldrb	r3, [r7, #7]
 80129c4:	4618      	mov	r0, r3
 80129c6:	f7ff feb7 	bl	8012738 <GetElement>
 80129ca:	4603      	mov	r3, r0
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d001      	beq.n	80129d4 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 80129d0:	2301      	movs	r3, #1
 80129d2:	e000      	b.n	80129d6 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 80129d4:	2300      	movs	r3, #0
}
 80129d6:	4618      	mov	r0, r3
 80129d8:	3708      	adds	r7, #8
 80129da:	46bd      	mov	sp, r7
 80129dc:	bd80      	pop	{r7, pc}
 80129de:	bf00      	nop
 80129e0:	20000da8 	.word	0x20000da8

080129e4 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 80129e4:	b580      	push	{r7, lr}
 80129e6:	b084      	sub	sp, #16
 80129e8:	af00      	add	r7, sp, #0
 80129ea:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 80129ec:	4b22      	ldr	r3, [pc, #136]	; (8012a78 <LoRaMacConfirmQueueHandleCb+0x94>)
 80129ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80129f2:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 80129f4:	2300      	movs	r3, #0
 80129f6:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 80129f8:	2300      	movs	r3, #0
 80129fa:	73fb      	strb	r3, [r7, #15]
 80129fc:	e032      	b.n	8012a64 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 80129fe:	4b1e      	ldr	r3, [pc, #120]	; (8012a78 <LoRaMacConfirmQueueHandleCb+0x94>)
 8012a00:	685b      	ldr	r3, [r3, #4]
 8012a02:	781a      	ldrb	r2, [r3, #0]
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8012a08:	4b1b      	ldr	r3, [pc, #108]	; (8012a78 <LoRaMacConfirmQueueHandleCb+0x94>)
 8012a0a:	685b      	ldr	r3, [r3, #4]
 8012a0c:	785a      	ldrb	r2, [r3, #1]
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8012a12:	4b19      	ldr	r3, [pc, #100]	; (8012a78 <LoRaMacConfirmQueueHandleCb+0x94>)
 8012a14:	685b      	ldr	r3, [r3, #4]
 8012a16:	789b      	ldrb	r3, [r3, #2]
 8012a18:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8012a1a:	7b7b      	ldrb	r3, [r7, #13]
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d005      	beq.n	8012a2c <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8012a20:	4b15      	ldr	r3, [pc, #84]	; (8012a78 <LoRaMacConfirmQueueHandleCb+0x94>)
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	689b      	ldr	r3, [r3, #8]
 8012a26:	6878      	ldr	r0, [r7, #4]
 8012a28:	4798      	blx	r3
 8012a2a:	e00b      	b.n	8012a44 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8012a2c:	4b12      	ldr	r3, [pc, #72]	; (8012a78 <LoRaMacConfirmQueueHandleCb+0x94>)
 8012a2e:	685b      	ldr	r3, [r3, #4]
 8012a30:	781b      	ldrb	r3, [r3, #0]
 8012a32:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8012a34:	4b10      	ldr	r3, [pc, #64]	; (8012a78 <LoRaMacConfirmQueueHandleCb+0x94>)
 8012a36:	685b      	ldr	r3, [r3, #4]
 8012a38:	785b      	ldrb	r3, [r3, #1]
 8012a3a:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8012a3c:	4b0e      	ldr	r3, [pc, #56]	; (8012a78 <LoRaMacConfirmQueueHandleCb+0x94>)
 8012a3e:	685b      	ldr	r3, [r3, #4]
 8012a40:	78db      	ldrb	r3, [r3, #3]
 8012a42:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8012a44:	f7ff ff06 	bl	8012854 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8012a48:	7b7b      	ldrb	r3, [r7, #13]
 8012a4a:	f083 0301 	eor.w	r3, r3, #1
 8012a4e:	b2db      	uxtb	r3, r3
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d004      	beq.n	8012a5e <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8012a54:	f107 0308 	add.w	r3, r7, #8
 8012a58:	4618      	mov	r0, r3
 8012a5a:	f7ff fec1 	bl	80127e0 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8012a5e:	7bfb      	ldrb	r3, [r7, #15]
 8012a60:	3301      	adds	r3, #1
 8012a62:	73fb      	strb	r3, [r7, #15]
 8012a64:	7bfa      	ldrb	r2, [r7, #15]
 8012a66:	7bbb      	ldrb	r3, [r7, #14]
 8012a68:	429a      	cmp	r2, r3
 8012a6a:	d3c8      	bcc.n	80129fe <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8012a6c:	bf00      	nop
 8012a6e:	bf00      	nop
 8012a70:	3710      	adds	r7, #16
 8012a72:	46bd      	mov	sp, r7
 8012a74:	bd80      	pop	{r7, pc}
 8012a76:	bf00      	nop
 8012a78:	20000da8 	.word	0x20000da8

08012a7c <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8012a7c:	b480      	push	{r7}
 8012a7e:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8012a80:	4b03      	ldr	r3, [pc, #12]	; (8012a90 <LoRaMacConfirmQueueGetCnt+0x14>)
 8012a82:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8012a86:	4618      	mov	r0, r3
 8012a88:	46bd      	mov	sp, r7
 8012a8a:	bc80      	pop	{r7}
 8012a8c:	4770      	bx	lr
 8012a8e:	bf00      	nop
 8012a90:	20000da8 	.word	0x20000da8

08012a94 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8012a94:	b580      	push	{r7, lr}
 8012a96:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8012a98:	4b06      	ldr	r3, [pc, #24]	; (8012ab4 <LoRaMacConfirmQueueIsFull+0x20>)
 8012a9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012a9e:	4618      	mov	r0, r3
 8012aa0:	f7ff fe3a 	bl	8012718 <IsListFull>
 8012aa4:	4603      	mov	r3, r0
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d001      	beq.n	8012aae <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8012aaa:	2301      	movs	r3, #1
 8012aac:	e000      	b.n	8012ab0 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8012aae:	2300      	movs	r3, #0
    }
}
 8012ab0:	4618      	mov	r0, r3
 8012ab2:	bd80      	pop	{r7, pc}
 8012ab4:	20000da8 	.word	0x20000da8

08012ab8 <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8012ab8:	b580      	push	{r7, lr}
 8012aba:	b08e      	sub	sp, #56	; 0x38
 8012abc:	af00      	add	r7, sp, #0
 8012abe:	60f8      	str	r0, [r7, #12]
 8012ac0:	607b      	str	r3, [r7, #4]
 8012ac2:	460b      	mov	r3, r1
 8012ac4:	817b      	strh	r3, [r7, #10]
 8012ac6:	4613      	mov	r3, r2
 8012ac8:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8012aca:	68fb      	ldr	r3, [r7, #12]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d101      	bne.n	8012ad4 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012ad0:	230a      	movs	r3, #10
 8012ad2:	e087      	b.n	8012be4 <PayloadEncrypt+0x12c>
    }

    uint8_t bufferIndex = 0;
 8012ad4:	2300      	movs	r3, #0
 8012ad6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 8012ada:	2301      	movs	r3, #1
 8012adc:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 8012ade:	2300      	movs	r3, #0
 8012ae0:	623b      	str	r3, [r7, #32]
 8012ae2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012ae6:	2200      	movs	r2, #0
 8012ae8:	601a      	str	r2, [r3, #0]
 8012aea:	605a      	str	r2, [r3, #4]
 8012aec:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8012aee:	2300      	movs	r3, #0
 8012af0:	613b      	str	r3, [r7, #16]
 8012af2:	f107 0314 	add.w	r3, r7, #20
 8012af6:	2200      	movs	r2, #0
 8012af8:	601a      	str	r2, [r3, #0]
 8012afa:	605a      	str	r2, [r3, #4]
 8012afc:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8012afe:	2301      	movs	r3, #1
 8012b00:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8012b02:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8012b06:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	b2db      	uxtb	r3, r3
 8012b0c:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	0a1b      	lsrs	r3, r3, #8
 8012b12:	b2db      	uxtb	r3, r3
 8012b14:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	0c1b      	lsrs	r3, r3, #16
 8012b1a:	b2db      	uxtb	r3, r3
 8012b1c:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	0e1b      	lsrs	r3, r3, #24
 8012b22:	b2db      	uxtb	r3, r3
 8012b24:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8012b26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012b28:	b2db      	uxtb	r3, r3
 8012b2a:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8012b2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012b2e:	0a1b      	lsrs	r3, r3, #8
 8012b30:	b2db      	uxtb	r3, r3
 8012b32:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8012b34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012b36:	0c1b      	lsrs	r3, r3, #16
 8012b38:	b2db      	uxtb	r3, r3
 8012b3a:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8012b3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012b3e:	0e1b      	lsrs	r3, r3, #24
 8012b40:	b2db      	uxtb	r3, r3
 8012b42:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8012b44:	e049      	b.n	8012bda <PayloadEncrypt+0x122>
    {
        aBlock[15] = ctr & 0xFF;
 8012b46:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012b48:	b2db      	uxtb	r3, r3
 8012b4a:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8012b4c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012b4e:	3301      	adds	r3, #1
 8012b50:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8012b52:	f107 0320 	add.w	r3, r7, #32
 8012b56:	7a7a      	ldrb	r2, [r7, #9]
 8012b58:	f107 0010 	add.w	r0, r7, #16
 8012b5c:	2110      	movs	r1, #16
 8012b5e:	f7f9 f9fa 	bl	800bf56 <SecureElementAesEncrypt>
 8012b62:	4603      	mov	r3, r0
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d001      	beq.n	8012b6c <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012b68:	230f      	movs	r3, #15
 8012b6a:	e03b      	b.n	8012be4 <PayloadEncrypt+0x12c>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8012b6c:	2300      	movs	r3, #0
 8012b6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8012b72:	e01f      	b.n	8012bb4 <PayloadEncrypt+0xfc>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8012b74:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8012b78:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8012b7c:	4413      	add	r3, r2
 8012b7e:	461a      	mov	r2, r3
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	4413      	add	r3, r2
 8012b84:	7819      	ldrb	r1, [r3, #0]
 8012b86:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8012b8a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8012b8e:	4413      	add	r3, r2
 8012b90:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8012b94:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 8012b98:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8012b9c:	4403      	add	r3, r0
 8012b9e:	4618      	mov	r0, r3
 8012ba0:	68fb      	ldr	r3, [r7, #12]
 8012ba2:	4403      	add	r3, r0
 8012ba4:	404a      	eors	r2, r1
 8012ba6:	b2d2      	uxtb	r2, r2
 8012ba8:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8012baa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8012bae:	3301      	adds	r3, #1
 8012bb0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8012bb4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8012bb8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8012bbc:	2a10      	cmp	r2, #16
 8012bbe:	bfa8      	it	ge
 8012bc0:	2210      	movge	r2, #16
 8012bc2:	b212      	sxth	r2, r2
 8012bc4:	4293      	cmp	r3, r2
 8012bc6:	dbd5      	blt.n	8012b74 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8012bc8:	897b      	ldrh	r3, [r7, #10]
 8012bca:	3b10      	subs	r3, #16
 8012bcc:	b29b      	uxth	r3, r3
 8012bce:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8012bd0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012bd4:	3310      	adds	r3, #16
 8012bd6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 8012bda:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	dcb1      	bgt.n	8012b46 <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012be2:	2300      	movs	r3, #0
}
 8012be4:	4618      	mov	r0, r3
 8012be6:	3738      	adds	r7, #56	; 0x38
 8012be8:	46bd      	mov	sp, r7
 8012bea:	bd80      	pop	{r7, pc}

08012bec <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8012bec:	b490      	push	{r4, r7}
 8012bee:	b082      	sub	sp, #8
 8012bf0:	af00      	add	r7, sp, #0
 8012bf2:	4604      	mov	r4, r0
 8012bf4:	4608      	mov	r0, r1
 8012bf6:	4611      	mov	r1, r2
 8012bf8:	461a      	mov	r2, r3
 8012bfa:	4623      	mov	r3, r4
 8012bfc:	80fb      	strh	r3, [r7, #6]
 8012bfe:	4603      	mov	r3, r0
 8012c00:	717b      	strb	r3, [r7, #5]
 8012c02:	460b      	mov	r3, r1
 8012c04:	713b      	strb	r3, [r7, #4]
 8012c06:	4613      	mov	r3, r2
 8012c08:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8012c0a:	69bb      	ldr	r3, [r7, #24]
 8012c0c:	2b00      	cmp	r3, #0
 8012c0e:	d101      	bne.n	8012c14 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012c10:	230a      	movs	r3, #10
 8012c12:	e04e      	b.n	8012cb2 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8012c14:	69bb      	ldr	r3, [r7, #24]
 8012c16:	2249      	movs	r2, #73	; 0x49
 8012c18:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    /* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8012c1a:	69bb      	ldr	r3, [r7, #24]
 8012c1c:	3301      	adds	r3, #1
 8012c1e:	2200      	movs	r2, #0
 8012c20:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8012c22:	69bb      	ldr	r3, [r7, #24]
 8012c24:	3302      	adds	r3, #2
 8012c26:	2200      	movs	r2, #0
 8012c28:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8012c2a:	69bb      	ldr	r3, [r7, #24]
 8012c2c:	3303      	adds	r3, #3
 8012c2e:	2200      	movs	r2, #0
 8012c30:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8012c32:	69bb      	ldr	r3, [r7, #24]
 8012c34:	3304      	adds	r3, #4
 8012c36:	2200      	movs	r2, #0
 8012c38:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8012c3a:	69bb      	ldr	r3, [r7, #24]
 8012c3c:	3305      	adds	r3, #5
 8012c3e:	78fa      	ldrb	r2, [r7, #3]
 8012c40:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8012c42:	69bb      	ldr	r3, [r7, #24]
 8012c44:	3306      	adds	r3, #6
 8012c46:	693a      	ldr	r2, [r7, #16]
 8012c48:	b2d2      	uxtb	r2, r2
 8012c4a:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8012c4c:	693b      	ldr	r3, [r7, #16]
 8012c4e:	0a1a      	lsrs	r2, r3, #8
 8012c50:	69bb      	ldr	r3, [r7, #24]
 8012c52:	3307      	adds	r3, #7
 8012c54:	b2d2      	uxtb	r2, r2
 8012c56:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8012c58:	693b      	ldr	r3, [r7, #16]
 8012c5a:	0c1a      	lsrs	r2, r3, #16
 8012c5c:	69bb      	ldr	r3, [r7, #24]
 8012c5e:	3308      	adds	r3, #8
 8012c60:	b2d2      	uxtb	r2, r2
 8012c62:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8012c64:	693b      	ldr	r3, [r7, #16]
 8012c66:	0e1a      	lsrs	r2, r3, #24
 8012c68:	69bb      	ldr	r3, [r7, #24]
 8012c6a:	3309      	adds	r3, #9
 8012c6c:	b2d2      	uxtb	r2, r2
 8012c6e:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8012c70:	69bb      	ldr	r3, [r7, #24]
 8012c72:	330a      	adds	r3, #10
 8012c74:	697a      	ldr	r2, [r7, #20]
 8012c76:	b2d2      	uxtb	r2, r2
 8012c78:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8012c7a:	697b      	ldr	r3, [r7, #20]
 8012c7c:	0a1a      	lsrs	r2, r3, #8
 8012c7e:	69bb      	ldr	r3, [r7, #24]
 8012c80:	330b      	adds	r3, #11
 8012c82:	b2d2      	uxtb	r2, r2
 8012c84:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8012c86:	697b      	ldr	r3, [r7, #20]
 8012c88:	0c1a      	lsrs	r2, r3, #16
 8012c8a:	69bb      	ldr	r3, [r7, #24]
 8012c8c:	330c      	adds	r3, #12
 8012c8e:	b2d2      	uxtb	r2, r2
 8012c90:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8012c92:	697b      	ldr	r3, [r7, #20]
 8012c94:	0e1a      	lsrs	r2, r3, #24
 8012c96:	69bb      	ldr	r3, [r7, #24]
 8012c98:	330d      	adds	r3, #13
 8012c9a:	b2d2      	uxtb	r2, r2
 8012c9c:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8012c9e:	69bb      	ldr	r3, [r7, #24]
 8012ca0:	330e      	adds	r3, #14
 8012ca2:	2200      	movs	r2, #0
 8012ca4:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8012ca6:	69bb      	ldr	r3, [r7, #24]
 8012ca8:	330f      	adds	r3, #15
 8012caa:	88fa      	ldrh	r2, [r7, #6]
 8012cac:	b2d2      	uxtb	r2, r2
 8012cae:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8012cb0:	2300      	movs	r3, #0
}
 8012cb2:	4618      	mov	r0, r3
 8012cb4:	3708      	adds	r7, #8
 8012cb6:	46bd      	mov	sp, r7
 8012cb8:	bc90      	pop	{r4, r7}
 8012cba:	4770      	bx	lr

08012cbc <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8012cbc:	b590      	push	{r4, r7, lr}
 8012cbe:	b08b      	sub	sp, #44	; 0x2c
 8012cc0:	af04      	add	r7, sp, #16
 8012cc2:	6078      	str	r0, [r7, #4]
 8012cc4:	4608      	mov	r0, r1
 8012cc6:	4611      	mov	r1, r2
 8012cc8:	461a      	mov	r2, r3
 8012cca:	4603      	mov	r3, r0
 8012ccc:	807b      	strh	r3, [r7, #2]
 8012cce:	460b      	mov	r3, r1
 8012cd0:	707b      	strb	r3, [r7, #1]
 8012cd2:	4613      	mov	r3, r2
 8012cd4:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d002      	beq.n	8012ce2 <ComputeCmacB0+0x26>
 8012cdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d101      	bne.n	8012ce6 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012ce2:	230a      	movs	r3, #10
 8012ce4:	e024      	b.n	8012d30 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8012ce6:	887b      	ldrh	r3, [r7, #2]
 8012ce8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012cec:	d901      	bls.n	8012cf2 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8012cee:	230e      	movs	r3, #14
 8012cf0:	e01e      	b.n	8012d30 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8012cf2:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8012cf6:	783a      	ldrb	r2, [r7, #0]
 8012cf8:	7879      	ldrb	r1, [r7, #1]
 8012cfa:	8878      	ldrh	r0, [r7, #2]
 8012cfc:	f107 0308 	add.w	r3, r7, #8
 8012d00:	9302      	str	r3, [sp, #8]
 8012d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012d04:	9301      	str	r3, [sp, #4]
 8012d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d08:	9300      	str	r3, [sp, #0]
 8012d0a:	4623      	mov	r3, r4
 8012d0c:	f7ff ff6e 	bl	8012bec <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8012d10:	7879      	ldrb	r1, [r7, #1]
 8012d12:	887a      	ldrh	r2, [r7, #2]
 8012d14:	f107 0008 	add.w	r0, r7, #8
 8012d18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012d1a:	9300      	str	r3, [sp, #0]
 8012d1c:	460b      	mov	r3, r1
 8012d1e:	6879      	ldr	r1, [r7, #4]
 8012d20:	f7f9 f8cc 	bl	800bebc <SecureElementComputeAesCmac>
 8012d24:	4603      	mov	r3, r0
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d001      	beq.n	8012d2e <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012d2a:	230f      	movs	r3, #15
 8012d2c:	e000      	b.n	8012d30 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8012d2e:	2300      	movs	r3, #0
}
 8012d30:	4618      	mov	r0, r3
 8012d32:	371c      	adds	r7, #28
 8012d34:	46bd      	mov	sp, r7
 8012d36:	bd90      	pop	{r4, r7, pc}

08012d38 <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8012d38:	b590      	push	{r4, r7, lr}
 8012d3a:	b0cd      	sub	sp, #308	; 0x134
 8012d3c:	af04      	add	r7, sp, #16
 8012d3e:	1d3c      	adds	r4, r7, #4
 8012d40:	6020      	str	r0, [r4, #0]
 8012d42:	460c      	mov	r4, r1
 8012d44:	4610      	mov	r0, r2
 8012d46:	4619      	mov	r1, r3
 8012d48:	1cbb      	adds	r3, r7, #2
 8012d4a:	4622      	mov	r2, r4
 8012d4c:	801a      	strh	r2, [r3, #0]
 8012d4e:	1c7b      	adds	r3, r7, #1
 8012d50:	4602      	mov	r2, r0
 8012d52:	701a      	strb	r2, [r3, #0]
 8012d54:	463b      	mov	r3, r7
 8012d56:	460a      	mov	r2, r1
 8012d58:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8012d5a:	1d3b      	adds	r3, r7, #4
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d101      	bne.n	8012d66 <VerifyCmacB0+0x2e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012d62:	230a      	movs	r3, #10
 8012d64:	e04b      	b.n	8012dfe <VerifyCmacB0+0xc6>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8012d66:	1cbb      	adds	r3, r7, #2
 8012d68:	881b      	ldrh	r3, [r3, #0]
 8012d6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012d6e:	d901      	bls.n	8012d74 <VerifyCmacB0+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8012d70:	230e      	movs	r3, #14
 8012d72:	e044      	b.n	8012dfe <VerifyCmacB0+0xc6>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8012d74:	f107 030c 	add.w	r3, r7, #12
 8012d78:	f44f 7288 	mov.w	r2, #272	; 0x110
 8012d7c:	2100      	movs	r1, #0
 8012d7e:	4618      	mov	r0, r3
 8012d80:	f003 fbae 	bl	80164e0 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8012d84:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 8012d88:	463b      	mov	r3, r7
 8012d8a:	781a      	ldrb	r2, [r3, #0]
 8012d8c:	1c7b      	adds	r3, r7, #1
 8012d8e:	7819      	ldrb	r1, [r3, #0]
 8012d90:	1cbb      	adds	r3, r7, #2
 8012d92:	8818      	ldrh	r0, [r3, #0]
 8012d94:	f107 030c 	add.w	r3, r7, #12
 8012d98:	9302      	str	r3, [sp, #8]
 8012d9a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8012d9e:	9301      	str	r3, [sp, #4]
 8012da0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8012da4:	9300      	str	r3, [sp, #0]
 8012da6:	4623      	mov	r3, r4
 8012da8:	f7ff ff20 	bl	8012bec <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8012dac:	f107 030c 	add.w	r3, r7, #12
 8012db0:	3310      	adds	r3, #16
 8012db2:	1cba      	adds	r2, r7, #2
 8012db4:	8812      	ldrh	r2, [r2, #0]
 8012db6:	1d39      	adds	r1, r7, #4
 8012db8:	6809      	ldr	r1, [r1, #0]
 8012dba:	4618      	mov	r0, r3
 8012dbc:	f003 fb55 	bl	801646a <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8012dc0:	2306      	movs	r3, #6
 8012dc2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8012dc6:	1cbb      	adds	r3, r7, #2
 8012dc8:	881b      	ldrh	r3, [r3, #0]
 8012dca:	3310      	adds	r3, #16
 8012dcc:	b299      	uxth	r1, r3
 8012dce:	1c7b      	adds	r3, r7, #1
 8012dd0:	781b      	ldrb	r3, [r3, #0]
 8012dd2:	f107 000c 	add.w	r0, r7, #12
 8012dd6:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8012dda:	f7f9 f88d 	bl	800bef8 <SecureElementVerifyAesCmac>
 8012dde:	4603      	mov	r3, r0
 8012de0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8012de4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d101      	bne.n	8012df0 <VerifyCmacB0+0xb8>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8012dec:	2300      	movs	r3, #0
 8012dee:	e006      	b.n	8012dfe <VerifyCmacB0+0xc6>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8012df0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8012df4:	2b01      	cmp	r3, #1
 8012df6:	d101      	bne.n	8012dfc <VerifyCmacB0+0xc4>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8012df8:	2301      	movs	r3, #1
 8012dfa:	e000      	b.n	8012dfe <VerifyCmacB0+0xc6>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012dfc:	230f      	movs	r3, #15
}
 8012dfe:	4618      	mov	r0, r3
 8012e00:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8012e04:	46bd      	mov	sp, r7
 8012e06:	bd90      	pop	{r4, r7, pc}

08012e08 <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8012e08:	b480      	push	{r7}
 8012e0a:	b085      	sub	sp, #20
 8012e0c:	af00      	add	r7, sp, #0
 8012e0e:	4603      	mov	r3, r0
 8012e10:	6039      	str	r1, [r7, #0]
 8012e12:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8012e14:	2300      	movs	r3, #0
 8012e16:	73fb      	strb	r3, [r7, #15]
 8012e18:	e011      	b.n	8012e3e <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8012e1a:	7bfb      	ldrb	r3, [r7, #15]
 8012e1c:	4a0c      	ldr	r2, [pc, #48]	; (8012e50 <GetKeyAddrItem+0x48>)
 8012e1e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8012e22:	79fa      	ldrb	r2, [r7, #7]
 8012e24:	429a      	cmp	r2, r3
 8012e26:	d107      	bne.n	8012e38 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8012e28:	7bfb      	ldrb	r3, [r7, #15]
 8012e2a:	009b      	lsls	r3, r3, #2
 8012e2c:	4a08      	ldr	r2, [pc, #32]	; (8012e50 <GetKeyAddrItem+0x48>)
 8012e2e:	441a      	add	r2, r3
 8012e30:	683b      	ldr	r3, [r7, #0]
 8012e32:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8012e34:	2300      	movs	r3, #0
 8012e36:	e006      	b.n	8012e46 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8012e38:	7bfb      	ldrb	r3, [r7, #15]
 8012e3a:	3301      	adds	r3, #1
 8012e3c:	73fb      	strb	r3, [r7, #15]
 8012e3e:	7bfb      	ldrb	r3, [r7, #15]
 8012e40:	2b01      	cmp	r3, #1
 8012e42:	d9ea      	bls.n	8012e1a <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8012e44:	230c      	movs	r3, #12
}
 8012e46:	4618      	mov	r0, r3
 8012e48:	3714      	adds	r7, #20
 8012e4a:	46bd      	mov	sp, r7
 8012e4c:	bc80      	pop	{r7}
 8012e4e:	4770      	bx	lr
 8012e50:	20000114 	.word	0x20000114

08012e54 <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 8012e54:	b580      	push	{r7, lr}
 8012e56:	b088      	sub	sp, #32
 8012e58:	af00      	add	r7, sp, #0
 8012e5a:	60b9      	str	r1, [r7, #8]
 8012e5c:	607a      	str	r2, [r7, #4]
 8012e5e:	461a      	mov	r2, r3
 8012e60:	4603      	mov	r3, r0
 8012e62:	73fb      	strb	r3, [r7, #15]
 8012e64:	4613      	mov	r3, r2
 8012e66:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 8012e68:	2300      	movs	r3, #0
 8012e6a:	613b      	str	r3, [r7, #16]
 8012e6c:	f107 0314 	add.w	r3, r7, #20
 8012e70:	2200      	movs	r2, #0
 8012e72:	601a      	str	r2, [r3, #0]
 8012e74:	605a      	str	r2, [r3, #4]
 8012e76:	609a      	str	r2, [r3, #8]

    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
    switch( keyID )
 8012e78:	7bfb      	ldrb	r3, [r7, #15]
 8012e7a:	2b02      	cmp	r3, #2
 8012e7c:	d002      	beq.n	8012e84 <DeriveSessionKey10x+0x30>
 8012e7e:	2b03      	cmp	r3, #3
 8012e80:	d003      	beq.n	8012e8a <DeriveSessionKey10x+0x36>
 8012e82:	e005      	b.n	8012e90 <DeriveSessionKey10x+0x3c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 8012e84:	2301      	movs	r3, #1
 8012e86:	743b      	strb	r3, [r7, #16]
            break;
 8012e88:	e004      	b.n	8012e94 <DeriveSessionKey10x+0x40>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8012e8a:	2302      	movs	r3, #2
 8012e8c:	743b      	strb	r3, [r7, #16]
            break;
 8012e8e:	e001      	b.n	8012e94 <DeriveSessionKey10x+0x40>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8012e90:	230b      	movs	r3, #11
 8012e92:	e02a      	b.n	8012eea <DeriveSessionKey10x+0x96>
    }
   /* ST_WORKAROUND_END */

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 8012e94:	68bb      	ldr	r3, [r7, #8]
 8012e96:	b2db      	uxtb	r3, r3
 8012e98:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8012e9a:	68bb      	ldr	r3, [r7, #8]
 8012e9c:	0a1b      	lsrs	r3, r3, #8
 8012e9e:	b2db      	uxtb	r3, r3
 8012ea0:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 8012ea2:	68bb      	ldr	r3, [r7, #8]
 8012ea4:	0c1b      	lsrs	r3, r3, #16
 8012ea6:	b2db      	uxtb	r3, r3
 8012ea8:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	b2db      	uxtb	r3, r3
 8012eae:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	0a1b      	lsrs	r3, r3, #8
 8012eb4:	b2db      	uxtb	r3, r3
 8012eb6:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	0c1b      	lsrs	r3, r3, #16
 8012ebc:	b2db      	uxtb	r3, r3
 8012ebe:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 8012ec0:	89bb      	ldrh	r3, [r7, #12]
 8012ec2:	b2db      	uxtb	r3, r3
 8012ec4:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8012ec6:	89bb      	ldrh	r3, [r7, #12]
 8012ec8:	0a1b      	lsrs	r3, r3, #8
 8012eca:	b29b      	uxth	r3, r3
 8012ecc:	b2db      	uxtb	r3, r3
 8012ece:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8012ed0:	7bfa      	ldrb	r2, [r7, #15]
 8012ed2:	f107 0310 	add.w	r3, r7, #16
 8012ed6:	2101      	movs	r1, #1
 8012ed8:	4618      	mov	r0, r3
 8012eda:	f7f9 f89a 	bl	800c012 <SecureElementDeriveAndStoreKey>
 8012ede:	4603      	mov	r3, r0
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	d001      	beq.n	8012ee8 <DeriveSessionKey10x+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012ee4:	230f      	movs	r3, #15
 8012ee6:	e000      	b.n	8012eea <DeriveSessionKey10x+0x96>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012ee8:	2300      	movs	r3, #0
}
 8012eea:	4618      	mov	r0, r3
 8012eec:	3720      	adds	r7, #32
 8012eee:	46bd      	mov	sp, r7
 8012ef0:	bd80      	pop	{r7, pc}
	...

08012ef4 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8012ef4:	b480      	push	{r7}
 8012ef6:	b083      	sub	sp, #12
 8012ef8:	af00      	add	r7, sp, #0
 8012efa:	4603      	mov	r3, r0
 8012efc:	6039      	str	r1, [r7, #0]
 8012efe:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8012f00:	683b      	ldr	r3, [r7, #0]
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d101      	bne.n	8012f0a <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012f06:	230a      	movs	r3, #10
 8012f08:	e03b      	b.n	8012f82 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8012f0a:	79fb      	ldrb	r3, [r7, #7]
 8012f0c:	3b01      	subs	r3, #1
 8012f0e:	2b03      	cmp	r3, #3
 8012f10:	d834      	bhi.n	8012f7c <GetLastFcntDown+0x88>
 8012f12:	a201      	add	r2, pc, #4	; (adr r2, 8012f18 <GetLastFcntDown+0x24>)
 8012f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f18:	08012f29 	.word	0x08012f29
 8012f1c:	08012f41 	.word	0x08012f41
 8012f20:	08012f59 	.word	0x08012f59
 8012f24:	08012f71 	.word	0x08012f71
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 8012f28:	4b18      	ldr	r3, [pc, #96]	; (8012f8c <GetLastFcntDown+0x98>)
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	691a      	ldr	r2, [r3, #16]
 8012f2e:	683b      	ldr	r3, [r7, #0]
 8012f30:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.NFCntDown;
 8012f32:	4b16      	ldr	r3, [pc, #88]	; (8012f8c <GetLastFcntDown+0x98>)
 8012f34:	681a      	ldr	r2, [r3, #0]
 8012f36:	4b15      	ldr	r3, [pc, #84]	; (8012f8c <GetLastFcntDown+0x98>)
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	6912      	ldr	r2, [r2, #16]
 8012f3c:	621a      	str	r2, [r3, #32]
            break;
 8012f3e:	e01f      	b.n	8012f80 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 8012f40:	4b12      	ldr	r3, [pc, #72]	; (8012f8c <GetLastFcntDown+0x98>)
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	695a      	ldr	r2, [r3, #20]
 8012f46:	683b      	ldr	r3, [r7, #0]
 8012f48:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.AFCntDown;
 8012f4a:	4b10      	ldr	r3, [pc, #64]	; (8012f8c <GetLastFcntDown+0x98>)
 8012f4c:	681a      	ldr	r2, [r3, #0]
 8012f4e:	4b0f      	ldr	r3, [pc, #60]	; (8012f8c <GetLastFcntDown+0x98>)
 8012f50:	681b      	ldr	r3, [r3, #0]
 8012f52:	6952      	ldr	r2, [r2, #20]
 8012f54:	621a      	str	r2, [r3, #32]
            break;
 8012f56:	e013      	b.n	8012f80 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 8012f58:	4b0c      	ldr	r3, [pc, #48]	; (8012f8c <GetLastFcntDown+0x98>)
 8012f5a:	681b      	ldr	r3, [r3, #0]
 8012f5c:	699a      	ldr	r2, [r3, #24]
 8012f5e:	683b      	ldr	r3, [r7, #0]
 8012f60:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8012f62:	4b0a      	ldr	r3, [pc, #40]	; (8012f8c <GetLastFcntDown+0x98>)
 8012f64:	681a      	ldr	r2, [r3, #0]
 8012f66:	4b09      	ldr	r3, [pc, #36]	; (8012f8c <GetLastFcntDown+0x98>)
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	6992      	ldr	r2, [r2, #24]
 8012f6c:	621a      	str	r2, [r3, #32]
            break;
 8012f6e:	e007      	b.n	8012f80 <GetLastFcntDown+0x8c>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 8012f70:	4b06      	ldr	r3, [pc, #24]	; (8012f8c <GetLastFcntDown+0x98>)
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	69da      	ldr	r2, [r3, #28]
 8012f76:	683b      	ldr	r3, [r7, #0]
 8012f78:	601a      	str	r2, [r3, #0]
            break;
 8012f7a:	e001      	b.n	8012f80 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8012f7c:	2305      	movs	r3, #5
 8012f7e:	e000      	b.n	8012f82 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8012f80:	2300      	movs	r3, #0
}
 8012f82:	4618      	mov	r0, r3
 8012f84:	370c      	adds	r7, #12
 8012f86:	46bd      	mov	sp, r7
 8012f88:	bc80      	pop	{r7}
 8012f8a:	4770      	bx	lr
 8012f8c:	20000dcc 	.word	0x20000dcc

08012f90 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8012f90:	b580      	push	{r7, lr}
 8012f92:	b084      	sub	sp, #16
 8012f94:	af00      	add	r7, sp, #0
 8012f96:	4603      	mov	r3, r0
 8012f98:	6039      	str	r1, [r7, #0]
 8012f9a:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8012f9c:	2300      	movs	r3, #0
 8012f9e:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8012fa0:	f107 020c 	add.w	r2, r7, #12
 8012fa4:	79fb      	ldrb	r3, [r7, #7]
 8012fa6:	4611      	mov	r1, r2
 8012fa8:	4618      	mov	r0, r3
 8012faa:	f7ff ffa3 	bl	8012ef4 <GetLastFcntDown>
 8012fae:	4603      	mov	r3, r0
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d001      	beq.n	8012fb8 <CheckFCntDown+0x28>
    {
        return false;
 8012fb4:	2300      	movs	r3, #0
 8012fb6:	e00a      	b.n	8012fce <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8012fb8:	68fb      	ldr	r3, [r7, #12]
 8012fba:	683a      	ldr	r2, [r7, #0]
 8012fbc:	429a      	cmp	r2, r3
 8012fbe:	d803      	bhi.n	8012fc8 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8012fc0:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8012fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012fc6:	d101      	bne.n	8012fcc <CheckFCntDown+0x3c>
    {
        return true;
 8012fc8:	2301      	movs	r3, #1
 8012fca:	e000      	b.n	8012fce <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8012fcc:	2300      	movs	r3, #0
    }
}
 8012fce:	4618      	mov	r0, r3
 8012fd0:	3710      	adds	r7, #16
 8012fd2:	46bd      	mov	sp, r7
 8012fd4:	bd80      	pop	{r7, pc}
	...

08012fd8 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8012fd8:	b480      	push	{r7}
 8012fda:	b083      	sub	sp, #12
 8012fdc:	af00      	add	r7, sp, #0
 8012fde:	4603      	mov	r3, r0
 8012fe0:	6039      	str	r1, [r7, #0]
 8012fe2:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8012fe4:	79fb      	ldrb	r3, [r7, #7]
 8012fe6:	3b01      	subs	r3, #1
 8012fe8:	2b03      	cmp	r3, #3
 8012fea:	d81f      	bhi.n	801302c <UpdateFCntDown+0x54>
 8012fec:	a201      	add	r2, pc, #4	; (adr r2, 8012ff4 <UpdateFCntDown+0x1c>)
 8012fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ff2:	bf00      	nop
 8012ff4:	08013005 	.word	0x08013005
 8012ff8:	0801300f 	.word	0x0801300f
 8012ffc:	08013019 	.word	0x08013019
 8013000:	08013023 	.word	0x08013023
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 8013004:	4b0c      	ldr	r3, [pc, #48]	; (8013038 <UpdateFCntDown+0x60>)
 8013006:	681b      	ldr	r3, [r3, #0]
 8013008:	683a      	ldr	r2, [r7, #0]
 801300a:	611a      	str	r2, [r3, #16]
            break;
 801300c:	e00f      	b.n	801302e <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 801300e:	4b0a      	ldr	r3, [pc, #40]	; (8013038 <UpdateFCntDown+0x60>)
 8013010:	681b      	ldr	r3, [r3, #0]
 8013012:	683a      	ldr	r2, [r7, #0]
 8013014:	615a      	str	r2, [r3, #20]
            break;
 8013016:	e00a      	b.n	801302e <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8013018:	4b07      	ldr	r3, [pc, #28]	; (8013038 <UpdateFCntDown+0x60>)
 801301a:	681b      	ldr	r3, [r3, #0]
 801301c:	683a      	ldr	r2, [r7, #0]
 801301e:	619a      	str	r2, [r3, #24]
            break;
 8013020:	e005      	b.n	801302e <UpdateFCntDown+0x56>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 8013022:	4b05      	ldr	r3, [pc, #20]	; (8013038 <UpdateFCntDown+0x60>)
 8013024:	681b      	ldr	r3, [r3, #0]
 8013026:	683a      	ldr	r2, [r7, #0]
 8013028:	61da      	str	r2, [r3, #28]
            break;
 801302a:	e000      	b.n	801302e <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 801302c:	bf00      	nop
    }
}
 801302e:	bf00      	nop
 8013030:	370c      	adds	r7, #12
 8013032:	46bd      	mov	sp, r7
 8013034:	bc80      	pop	{r7}
 8013036:	4770      	bx	lr
 8013038:	20000dcc 	.word	0x20000dcc

0801303c <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 801303c:	b480      	push	{r7}
 801303e:	b083      	sub	sp, #12
 8013040:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 8013042:	4b18      	ldr	r3, [pc, #96]	; (80130a4 <ResetFCnts+0x68>)
 8013044:	681b      	ldr	r3, [r3, #0]
 8013046:	2200      	movs	r2, #0
 8013048:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 801304a:	4b16      	ldr	r3, [pc, #88]	; (80130a4 <ResetFCnts+0x68>)
 801304c:	681b      	ldr	r3, [r3, #0]
 801304e:	f04f 32ff 	mov.w	r2, #4294967295
 8013052:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8013054:	4b13      	ldr	r3, [pc, #76]	; (80130a4 <ResetFCnts+0x68>)
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	f04f 32ff 	mov.w	r2, #4294967295
 801305c:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 801305e:	4b11      	ldr	r3, [pc, #68]	; (80130a4 <ResetFCnts+0x68>)
 8013060:	681b      	ldr	r3, [r3, #0]
 8013062:	f04f 32ff 	mov.w	r2, #4294967295
 8013066:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8013068:	4b0e      	ldr	r3, [pc, #56]	; (80130a4 <ResetFCnts+0x68>)
 801306a:	681a      	ldr	r2, [r3, #0]
 801306c:	4b0d      	ldr	r3, [pc, #52]	; (80130a4 <ResetFCnts+0x68>)
 801306e:	681b      	ldr	r3, [r3, #0]
 8013070:	6992      	ldr	r2, [r2, #24]
 8013072:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013074:	2300      	movs	r3, #0
 8013076:	607b      	str	r3, [r7, #4]
 8013078:	e00b      	b.n	8013092 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITAL_VALUE;
 801307a:	4b0a      	ldr	r3, [pc, #40]	; (80130a4 <ResetFCnts+0x68>)
 801307c:	681a      	ldr	r2, [r3, #0]
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	3306      	adds	r3, #6
 8013082:	009b      	lsls	r3, r3, #2
 8013084:	4413      	add	r3, r2
 8013086:	f04f 32ff 	mov.w	r2, #4294967295
 801308a:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	3301      	adds	r3, #1
 8013090:	607b      	str	r3, [r7, #4]
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	2b00      	cmp	r3, #0
 8013096:	ddf0      	ble.n	801307a <ResetFCnts+0x3e>
    }
}
 8013098:	bf00      	nop
 801309a:	bf00      	nop
 801309c:	370c      	adds	r7, #12
 801309e:	46bd      	mov	sp, r7
 80130a0:	bc80      	pop	{r7}
 80130a2:	4770      	bx	lr
 80130a4:	20000dcc 	.word	0x20000dcc

080130a8 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 80130a8:	b580      	push	{r7, lr}
 80130aa:	b082      	sub	sp, #8
 80130ac:	af00      	add	r7, sp, #0
 80130ae:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d101      	bne.n	80130ba <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 80130b6:	2309      	movs	r3, #9
 80130b8:	e01c      	b.n	80130f4 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 80130ba:	4a10      	ldr	r2, [pc, #64]	; (80130fc <LoRaMacCryptoInit+0x54>)
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 80130c0:	4b0e      	ldr	r3, [pc, #56]	; (80130fc <LoRaMacCryptoInit+0x54>)
 80130c2:	681b      	ldr	r3, [r3, #0]
 80130c4:	2228      	movs	r2, #40	; 0x28
 80130c6:	2100      	movs	r1, #0
 80130c8:	4618      	mov	r0, r3
 80130ca:	f003 fa09 	bl	80164e0 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 80130ce:	4b0b      	ldr	r3, [pc, #44]	; (80130fc <LoRaMacCryptoInit+0x54>)
 80130d0:	681b      	ldr	r3, [r3, #0]
 80130d2:	2201      	movs	r2, #1
 80130d4:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 80130d6:	4b09      	ldr	r3, [pc, #36]	; (80130fc <LoRaMacCryptoInit+0x54>)
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	2201      	movs	r2, #1
 80130dc:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 80130de:	4b07      	ldr	r3, [pc, #28]	; (80130fc <LoRaMacCryptoInit+0x54>)
 80130e0:	681b      	ldr	r3, [r3, #0]
 80130e2:	2201      	movs	r2, #1
 80130e4:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 80130e6:	4b05      	ldr	r3, [pc, #20]	; (80130fc <LoRaMacCryptoInit+0x54>)
 80130e8:	681b      	ldr	r3, [r3, #0]
 80130ea:	2200      	movs	r2, #0
 80130ec:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 80130ee:	f7ff ffa5 	bl	801303c <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 80130f2:	2300      	movs	r3, #0
}
 80130f4:	4618      	mov	r0, r3
 80130f6:	3708      	adds	r7, #8
 80130f8:	46bd      	mov	sp, r7
 80130fa:	bd80      	pop	{r7, pc}
 80130fc:	20000dcc 	.word	0x20000dcc

08013100 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8013100:	b480      	push	{r7}
 8013102:	b083      	sub	sp, #12
 8013104:	af00      	add	r7, sp, #0
 8013106:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8013108:	4b04      	ldr	r3, [pc, #16]	; (801311c <LoRaMacCryptoSetLrWanVersion+0x1c>)
 801310a:	681b      	ldr	r3, [r3, #0]
 801310c:	687a      	ldr	r2, [r7, #4]
 801310e:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8013110:	2300      	movs	r3, #0
}
 8013112:	4618      	mov	r0, r3
 8013114:	370c      	adds	r7, #12
 8013116:	46bd      	mov	sp, r7
 8013118:	bc80      	pop	{r7}
 801311a:	4770      	bx	lr
 801311c:	20000dcc 	.word	0x20000dcc

08013120 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8013120:	b480      	push	{r7}
 8013122:	b083      	sub	sp, #12
 8013124:	af00      	add	r7, sp, #0
 8013126:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	2b00      	cmp	r3, #0
 801312c:	d101      	bne.n	8013132 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801312e:	230a      	movs	r3, #10
 8013130:	e006      	b.n	8013140 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 8013132:	4b06      	ldr	r3, [pc, #24]	; (801314c <LoRaMacCryptoGetFCntUp+0x2c>)
 8013134:	681b      	ldr	r3, [r3, #0]
 8013136:	68db      	ldr	r3, [r3, #12]
 8013138:	1c5a      	adds	r2, r3, #1
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 801313e:	2300      	movs	r3, #0
}
 8013140:	4618      	mov	r0, r3
 8013142:	370c      	adds	r7, #12
 8013144:	46bd      	mov	sp, r7
 8013146:	bc80      	pop	{r7}
 8013148:	4770      	bx	lr
 801314a:	bf00      	nop
 801314c:	20000dcc 	.word	0x20000dcc

08013150 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8013150:	b5b0      	push	{r4, r5, r7, lr}
 8013152:	b088      	sub	sp, #32
 8013154:	af00      	add	r7, sp, #0
 8013156:	60ba      	str	r2, [r7, #8]
 8013158:	607b      	str	r3, [r7, #4]
 801315a:	4603      	mov	r3, r0
 801315c:	73fb      	strb	r3, [r7, #15]
 801315e:	460b      	mov	r3, r1
 8013160:	81bb      	strh	r3, [r7, #12]
    uint32_t lastDown = 0;
 8013162:	2300      	movs	r3, #0
 8013164:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8013166:	2300      	movs	r3, #0
 8013168:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 801316a:	2313      	movs	r3, #19
 801316c:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	2b00      	cmp	r3, #0
 8013172:	d101      	bne.n	8013178 <LoRaMacCryptoGetFCntDown+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013174:	230a      	movs	r3, #10
 8013176:	e04f      	b.n	8013218 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8013178:	f107 0214 	add.w	r2, r7, #20
 801317c:	7bfb      	ldrb	r3, [r7, #15]
 801317e:	4611      	mov	r1, r2
 8013180:	4618      	mov	r0, r3
 8013182:	f7ff feb7 	bl	8012ef4 <GetLastFcntDown>
 8013186:	4603      	mov	r3, r0
 8013188:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801318a:	7efb      	ldrb	r3, [r7, #27]
 801318c:	2b00      	cmp	r3, #0
 801318e:	d001      	beq.n	8013194 <LoRaMacCryptoGetFCntDown+0x44>
    {
        return cryptoStatus;
 8013190:	7efb      	ldrb	r3, [r7, #27]
 8013192:	e041      	b.n	8013218 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8013194:	697b      	ldr	r3, [r7, #20]
 8013196:	f1b3 3fff 	cmp.w	r3, #4294967295
 801319a:	d103      	bne.n	80131a4 <LoRaMacCryptoGetFCntDown+0x54>
    {
        *currentDown = frameFcnt;
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	68ba      	ldr	r2, [r7, #8]
 80131a0:	601a      	str	r2, [r3, #0]
 80131a2:	e01e      	b.n	80131e2 <LoRaMacCryptoGetFCntDown+0x92>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 80131a4:	697b      	ldr	r3, [r7, #20]
 80131a6:	b29b      	uxth	r3, r3
 80131a8:	68ba      	ldr	r2, [r7, #8]
 80131aa:	1ad3      	subs	r3, r2, r3
 80131ac:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 80131ae:	69fb      	ldr	r3, [r7, #28]
 80131b0:	2b00      	cmp	r3, #0
 80131b2:	dd05      	ble.n	80131c0 <LoRaMacCryptoGetFCntDown+0x70>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 80131b4:	697a      	ldr	r2, [r7, #20]
 80131b6:	69fb      	ldr	r3, [r7, #28]
 80131b8:	441a      	add	r2, r3
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	601a      	str	r2, [r3, #0]
 80131be:	e010      	b.n	80131e2 <LoRaMacCryptoGetFCntDown+0x92>
        }
        else if( fCntDiff == 0 )
 80131c0:	69fb      	ldr	r3, [r7, #28]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d104      	bne.n	80131d0 <LoRaMacCryptoGetFCntDown+0x80>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 80131c6:	697a      	ldr	r2, [r7, #20]
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 80131cc:	2307      	movs	r3, #7
 80131ce:	e023      	b.n	8013218 <LoRaMacCryptoGetFCntDown+0xc8>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 80131d0:	697b      	ldr	r3, [r7, #20]
 80131d2:	0c1b      	lsrs	r3, r3, #16
 80131d4:	041b      	lsls	r3, r3, #16
 80131d6:	68ba      	ldr	r2, [r7, #8]
 80131d8:	4413      	add	r3, r2
 80131da:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 80131e2:	4b0f      	ldr	r3, [pc, #60]	; (8013220 <LoRaMacCryptoGetFCntDown+0xd0>)
 80131e4:	681b      	ldr	r3, [r3, #0]
 80131e6:	789b      	ldrb	r3, [r3, #2]
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d114      	bne.n	8013216 <LoRaMacCryptoGetFCntDown+0xc6>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	681b      	ldr	r3, [r3, #0]
 80131f0:	4618      	mov	r0, r3
 80131f2:	f04f 0100 	mov.w	r1, #0
 80131f6:	697b      	ldr	r3, [r7, #20]
 80131f8:	461a      	mov	r2, r3
 80131fa:	f04f 0300 	mov.w	r3, #0
 80131fe:	1a84      	subs	r4, r0, r2
 8013200:	eb61 0503 	sbc.w	r5, r1, r3
 8013204:	89ba      	ldrh	r2, [r7, #12]
 8013206:	f04f 0300 	mov.w	r3, #0
 801320a:	4294      	cmp	r4, r2
 801320c:	eb75 0303 	sbcs.w	r3, r5, r3
 8013210:	db01      	blt.n	8013216 <LoRaMacCryptoGetFCntDown+0xc6>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8013212:	2308      	movs	r3, #8
 8013214:	e000      	b.n	8013218 <LoRaMacCryptoGetFCntDown+0xc8>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013216:	2300      	movs	r3, #0
}
 8013218:	4618      	mov	r0, r3
 801321a:	3720      	adds	r7, #32
 801321c:	46bd      	mov	sp, r7
 801321e:	bdb0      	pop	{r4, r5, r7, pc}
 8013220:	20000dcc 	.word	0x20000dcc

08013224 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8013224:	b480      	push	{r7}
 8013226:	b085      	sub	sp, #20
 8013228:	af00      	add	r7, sp, #0
 801322a:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	2b00      	cmp	r3, #0
 8013230:	d101      	bne.n	8013236 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013232:	230a      	movs	r3, #10
 8013234:	e017      	b.n	8013266 <LoRaMacCryptoSetMulticastReference+0x42>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013236:	2300      	movs	r3, #0
 8013238:	60fb      	str	r3, [r7, #12]
 801323a:	e010      	b.n	801325e <LoRaMacCryptoSetMulticastReference+0x3a>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 801323c:	4b0c      	ldr	r3, [pc, #48]	; (8013270 <LoRaMacCryptoSetMulticastReference+0x4c>)
 801323e:	6819      	ldr	r1, [r3, #0]
 8013240:	68fb      	ldr	r3, [r7, #12]
 8013242:	222c      	movs	r2, #44	; 0x2c
 8013244:	fb02 f303 	mul.w	r3, r2, r3
 8013248:	687a      	ldr	r2, [r7, #4]
 801324a:	4413      	add	r3, r2
 801324c:	68fa      	ldr	r2, [r7, #12]
 801324e:	3206      	adds	r2, #6
 8013250:	0092      	lsls	r2, r2, #2
 8013252:	440a      	add	r2, r1
 8013254:	3204      	adds	r2, #4
 8013256:	621a      	str	r2, [r3, #32]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	3301      	adds	r3, #1
 801325c:	60fb      	str	r3, [r7, #12]
 801325e:	68fb      	ldr	r3, [r7, #12]
 8013260:	2b00      	cmp	r3, #0
 8013262:	ddeb      	ble.n	801323c <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013264:	2300      	movs	r3, #0
}
 8013266:	4618      	mov	r0, r3
 8013268:	3714      	adds	r7, #20
 801326a:	46bd      	mov	sp, r7
 801326c:	bc80      	pop	{r7}
 801326e:	4770      	bx	lr
 8013270:	20000dcc 	.word	0x20000dcc

08013274 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8013274:	b580      	push	{r7, lr}
 8013276:	b082      	sub	sp, #8
 8013278:	af00      	add	r7, sp, #0
 801327a:	4603      	mov	r3, r0
 801327c:	6039      	str	r1, [r7, #0]
 801327e:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8013280:	79fb      	ldrb	r3, [r7, #7]
 8013282:	6839      	ldr	r1, [r7, #0]
 8013284:	4618      	mov	r0, r3
 8013286:	f7f8 fdbb 	bl	800be00 <SecureElementSetKey>
 801328a:	4603      	mov	r3, r0
 801328c:	2b00      	cmp	r3, #0
 801328e:	d001      	beq.n	8013294 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013290:	230f      	movs	r3, #15
 8013292:	e018      	b.n	80132c6 <LoRaMacCryptoSetKey+0x52>
    }
    if( keyID == APP_KEY )
 8013294:	79fb      	ldrb	r3, [r7, #7]
 8013296:	2b00      	cmp	r3, #0
 8013298:	d114      	bne.n	80132c4 <LoRaMacCryptoSetKey+0x50>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( CryptoNvm->LrWanVersion.Fields.Minor, keyID ) != LORAMAC_CRYPTO_SUCCESS )
 801329a:	4b0d      	ldr	r3, [pc, #52]	; (80132d0 <LoRaMacCryptoSetKey+0x5c>)
 801329c:	681b      	ldr	r3, [r3, #0]
 801329e:	789b      	ldrb	r3, [r3, #2]
 80132a0:	79fa      	ldrb	r2, [r7, #7]
 80132a2:	4611      	mov	r1, r2
 80132a4:	4618      	mov	r0, r3
 80132a6:	f000 fa3f 	bl	8013728 <LoRaMacCryptoDeriveMcRootKey>
 80132aa:	4603      	mov	r3, r0
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d001      	beq.n	80132b4 <LoRaMacCryptoSetKey+0x40>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80132b0:	230f      	movs	r3, #15
 80132b2:	e008      	b.n	80132c6 <LoRaMacCryptoSetKey+0x52>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80132b4:	2004      	movs	r0, #4
 80132b6:	f000 fa62 	bl	801377e <LoRaMacCryptoDeriveMcKEKey>
 80132ba:	4603      	mov	r3, r0
 80132bc:	2b00      	cmp	r3, #0
 80132be:	d001      	beq.n	80132c4 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80132c0:	230f      	movs	r3, #15
 80132c2:	e000      	b.n	80132c6 <LoRaMacCryptoSetKey+0x52>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80132c4:	2300      	movs	r3, #0
}
 80132c6:	4618      	mov	r0, r3
 80132c8:	3708      	adds	r7, #8
 80132ca:	46bd      	mov	sp, r7
 80132cc:	bd80      	pop	{r7, pc}
 80132ce:	bf00      	nop
 80132d0:	20000dcc 	.word	0x20000dcc

080132d4 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80132d4:	b580      	push	{r7, lr}
 80132d6:	b086      	sub	sp, #24
 80132d8:	af02      	add	r7, sp, #8
 80132da:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d101      	bne.n	80132e6 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80132e2:	230a      	movs	r3, #10
 80132e4:	e033      	b.n	801334e <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 80132e6:	2301      	movs	r3, #1
 80132e8:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 80132ea:	2300      	movs	r3, #0
 80132ec:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 80132ee:	f107 0308 	add.w	r3, r7, #8
 80132f2:	4618      	mov	r0, r3
 80132f4:	f7f8 ff4a 	bl	800c18c <SecureElementRandomNumber>
    CryptoNvm->DevNonce = devNonce;
 80132f8:	68ba      	ldr	r2, [r7, #8]
 80132fa:	4b17      	ldr	r3, [pc, #92]	; (8013358 <LoRaMacCryptoPrepareJoinRequest+0x84>)
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	b292      	uxth	r2, r2
 8013300:	809a      	strh	r2, [r3, #4]
#else
    CryptoNvm->DevNonce++;
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8013302:	4b15      	ldr	r3, [pc, #84]	; (8013358 <LoRaMacCryptoPrepareJoinRequest+0x84>)
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	889a      	ldrh	r2, [r3, #4]
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801330c:	6878      	ldr	r0, [r7, #4]
 801330e:	f000 fc18 	bl	8013b42 <LoRaMacSerializerJoinRequest>
 8013312:	4603      	mov	r3, r0
 8013314:	2b00      	cmp	r3, #0
 8013316:	d001      	beq.n	801331c <LoRaMacCryptoPrepareJoinRequest+0x48>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8013318:	2311      	movs	r3, #17
 801331a:	e018      	b.n	801334e <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	6819      	ldr	r1, [r3, #0]
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	3318      	adds	r3, #24
 8013324:	7bfa      	ldrb	r2, [r7, #15]
 8013326:	9300      	str	r3, [sp, #0]
 8013328:	4613      	mov	r3, r2
 801332a:	2213      	movs	r2, #19
 801332c:	2000      	movs	r0, #0
 801332e:	f7f8 fdc5 	bl	800bebc <SecureElementComputeAesCmac>
 8013332:	4603      	mov	r3, r0
 8013334:	2b00      	cmp	r3, #0
 8013336:	d001      	beq.n	801333c <LoRaMacCryptoPrepareJoinRequest+0x68>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013338:	230f      	movs	r3, #15
 801333a:	e008      	b.n	801334e <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801333c:	6878      	ldr	r0, [r7, #4]
 801333e:	f000 fc00 	bl	8013b42 <LoRaMacSerializerJoinRequest>
 8013342:	4603      	mov	r3, r0
 8013344:	2b00      	cmp	r3, #0
 8013346:	d001      	beq.n	801334c <LoRaMacCryptoPrepareJoinRequest+0x78>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8013348:	2311      	movs	r3, #17
 801334a:	e000      	b.n	801334e <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801334c:	2300      	movs	r3, #0
}
 801334e:	4618      	mov	r0, r3
 8013350:	3710      	adds	r7, #16
 8013352:	46bd      	mov	sp, r7
 8013354:	bd80      	pop	{r7, pc}
 8013356:	bf00      	nop
 8013358:	20000dcc 	.word	0x20000dcc

0801335c <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 801335c:	b590      	push	{r4, r7, lr}
 801335e:	b097      	sub	sp, #92	; 0x5c
 8013360:	af04      	add	r7, sp, #16
 8013362:	4603      	mov	r3, r0
 8013364:	60b9      	str	r1, [r7, #8]
 8013366:	607a      	str	r2, [r7, #4]
 8013368:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	2b00      	cmp	r3, #0
 801336e:	d002      	beq.n	8013376 <LoRaMacCryptoHandleJoinAccept+0x1a>
 8013370:	68bb      	ldr	r3, [r7, #8]
 8013372:	2b00      	cmp	r3, #0
 8013374:	d101      	bne.n	801337a <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013376:	230a      	movs	r3, #10
 8013378:	e0bd      	b.n	80134f6 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801337a:	2313      	movs	r3, #19
 801337c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8013380:	2300      	movs	r3, #0
 8013382:	61bb      	str	r3, [r7, #24]
 8013384:	f107 031c 	add.w	r3, r7, #28
 8013388:	221d      	movs	r2, #29
 801338a:	2100      	movs	r1, #0
 801338c:	4618      	mov	r0, r3
 801338e:	f007 fc25 	bl	801abdc <memset>
    uint8_t versionMinor         = 0;
 8013392:	2300      	movs	r3, #0
 8013394:	75fb      	strb	r3, [r7, #23]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8013396:	4b5a      	ldr	r3, [pc, #360]	; (8013500 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	889b      	ldrh	r3, [r3, #4]
 801339c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	681c      	ldr	r4, [r3, #0]
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	791b      	ldrb	r3, [r3, #4]
 80133a8:	f8b7 1044 	ldrh.w	r1, [r7, #68]	; 0x44
 80133ac:	7bf8      	ldrb	r0, [r7, #15]
 80133ae:	f107 0217 	add.w	r2, r7, #23
 80133b2:	9202      	str	r2, [sp, #8]
 80133b4:	f107 0218 	add.w	r2, r7, #24
 80133b8:	9201      	str	r2, [sp, #4]
 80133ba:	9300      	str	r3, [sp, #0]
 80133bc:	4623      	mov	r3, r4
 80133be:	460a      	mov	r2, r1
 80133c0:	68b9      	ldr	r1, [r7, #8]
 80133c2:	f7f8 fe66 	bl	800c092 <SecureElementProcessJoinAccept>
 80133c6:	4603      	mov	r3, r0
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d001      	beq.n	80133d0 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80133cc:	230f      	movs	r3, #15
 80133ce:	e092      	b.n	80134f6 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	6818      	ldr	r0, [r3, #0]
 80133d4:	687b      	ldr	r3, [r7, #4]
 80133d6:	791b      	ldrb	r3, [r3, #4]
 80133d8:	b29a      	uxth	r2, r3
 80133da:	f107 0318 	add.w	r3, r7, #24
 80133de:	4619      	mov	r1, r3
 80133e0:	f003 f843 	bl	801646a <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80133e4:	6878      	ldr	r0, [r7, #4]
 80133e6:	f000 f9ed 	bl	80137c4 <LoRaMacParserJoinAccept>
 80133ea:	4603      	mov	r3, r0
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d001      	beq.n	80133f4 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80133f0:	2310      	movs	r3, #16
 80133f2:	e080      	b.n	80134f6 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    uint32_t currentJoinNonce;

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	799b      	ldrb	r3, [r3, #6]
 80133f8:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	79db      	ldrb	r3, [r3, #7]
 80133fe:	021b      	lsls	r3, r3, #8
 8013400:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013402:	4313      	orrs	r3, r2
 8013404:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	7a1b      	ldrb	r3, [r3, #8]
 801340a:	041b      	lsls	r3, r3, #16
 801340c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801340e:	4313      	orrs	r3, r2
 8013410:	643b      	str	r3, [r7, #64]	; 0x40
#if( USE_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    if( currentJoinNonce > CryptoNvm->JoinNonce )
#else
    // Check if the JoinNonce is different from the previous one
    if( currentJoinNonce != CryptoNvm->JoinNonce )
 8013412:	4b3b      	ldr	r3, [pc, #236]	; (8013500 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	689b      	ldr	r3, [r3, #8]
 8013418:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801341a:	429a      	cmp	r2, r3
 801341c:	d010      	beq.n	8013440 <LoRaMacCryptoHandleJoinAccept+0xe4>
#endif /* USE_JOIN_NONCE_COUNTER_CHECK */
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 801341e:	4b38      	ldr	r3, [pc, #224]	; (8013500 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8013420:	681b      	ldr	r3, [r3, #0]
 8013422:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013424:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveMcRootKey( versionMinor, APP_KEY );
 8013426:	7dfb      	ldrb	r3, [r7, #23]
 8013428:	2100      	movs	r1, #0
 801342a:	4618      	mov	r0, r3
 801342c:	f000 f97c 	bl	8013728 <LoRaMacCryptoDeriveMcRootKey>
 8013430:	4603      	mov	r3, r0
 8013432:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8013436:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801343a:	2b00      	cmp	r3, #0
 801343c:	d005      	beq.n	801344a <LoRaMacCryptoHandleJoinAccept+0xee>
 801343e:	e001      	b.n	8013444 <LoRaMacCryptoHandleJoinAccept+0xe8>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8013440:	2303      	movs	r3, #3
 8013442:	e058      	b.n	80134f6 <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        return retval;
 8013444:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8013448:	e055      	b.n	80134f6 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 801344a:	2004      	movs	r0, #4
 801344c:	f000 f997 	bl	801377e <LoRaMacCryptoDeriveMcKEKey>
 8013450:	4603      	mov	r3, r0
 8013452:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8013456:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801345a:	2b00      	cmp	r3, #0
 801345c:	d002      	beq.n	8013464 <LoRaMacCryptoHandleJoinAccept+0x108>
    {
        return retval;
 801345e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8013462:	e048      	b.n	80134f6 <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	7a5b      	ldrb	r3, [r3, #9]
 8013468:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	7a9b      	ldrb	r3, [r3, #10]
 801346e:	021b      	lsls	r3, r3, #8
 8013470:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8013472:	4313      	orrs	r3, r2
 8013474:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	7adb      	ldrb	r3, [r3, #11]
 801347a:	041b      	lsls	r3, r3, #16
 801347c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801347e:	4313      	orrs	r3, r2
 8013480:	63fb      	str	r3, [r7, #60]	; 0x3c

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8013482:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8013486:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8013488:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801348a:	2003      	movs	r0, #3
 801348c:	f7ff fce2 	bl	8012e54 <DeriveSessionKey10x>
 8013490:	4603      	mov	r3, r0
 8013492:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8013496:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801349a:	2b00      	cmp	r3, #0
 801349c:	d002      	beq.n	80134a4 <LoRaMacCryptoHandleJoinAccept+0x148>
        {
            return retval;
 801349e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80134a2:	e028      	b.n	80134f6 <LoRaMacCryptoHandleJoinAccept+0x19a>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 80134a4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80134a8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80134aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80134ac:	2002      	movs	r0, #2
 80134ae:	f7ff fcd1 	bl	8012e54 <DeriveSessionKey10x>
 80134b2:	4603      	mov	r3, r0
 80134b4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80134b8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d002      	beq.n	80134c6 <LoRaMacCryptoHandleJoinAccept+0x16a>
        {
            return retval;
 80134c0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80134c4:	e017      	b.n	80134f6 <LoRaMacCryptoHandleJoinAccept+0x19a>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 80134c6:	4b0e      	ldr	r3, [pc, #56]	; (8013500 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80134c8:	681b      	ldr	r3, [r3, #0]
 80134ca:	7dfa      	ldrb	r2, [r7, #23]
 80134cc:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    RJcount0 = 0;
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    CryptoNvm->FCntList.FCntUp = 0;
 80134ce:	4b0c      	ldr	r3, [pc, #48]	; (8013500 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80134d0:	681b      	ldr	r3, [r3, #0]
 80134d2:	2200      	movs	r2, #0
 80134d4:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80134d6:	4b0a      	ldr	r3, [pc, #40]	; (8013500 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80134d8:	681b      	ldr	r3, [r3, #0]
 80134da:	f04f 32ff 	mov.w	r2, #4294967295
 80134de:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 80134e0:	4b07      	ldr	r3, [pc, #28]	; (8013500 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80134e2:	681b      	ldr	r3, [r3, #0]
 80134e4:	f04f 32ff 	mov.w	r2, #4294967295
 80134e8:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80134ea:	4b05      	ldr	r3, [pc, #20]	; (8013500 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	f04f 32ff 	mov.w	r2, #4294967295
 80134f2:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 80134f4:	2300      	movs	r3, #0
}
 80134f6:	4618      	mov	r0, r3
 80134f8:	374c      	adds	r7, #76	; 0x4c
 80134fa:	46bd      	mov	sp, r7
 80134fc:	bd90      	pop	{r4, r7, pc}
 80134fe:	bf00      	nop
 8013500:	20000dcc 	.word	0x20000dcc

08013504 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8013504:	b590      	push	{r4, r7, lr}
 8013506:	b08b      	sub	sp, #44	; 0x2c
 8013508:	af04      	add	r7, sp, #16
 801350a:	60f8      	str	r0, [r7, #12]
 801350c:	607b      	str	r3, [r7, #4]
 801350e:	460b      	mov	r3, r1
 8013510:	72fb      	strb	r3, [r7, #11]
 8013512:	4613      	mov	r3, r2
 8013514:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8013516:	2313      	movs	r3, #19
 8013518:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801351a:	2303      	movs	r3, #3
 801351c:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d101      	bne.n	8013528 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013524:	230a      	movs	r3, #10
 8013526:	e05f      	b.n	80135e8 <LoRaMacCryptoSecureMessage+0xe4>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 8013528:	4b31      	ldr	r3, [pc, #196]	; (80135f0 <LoRaMacCryptoSecureMessage+0xec>)
 801352a:	681b      	ldr	r3, [r3, #0]
 801352c:	68db      	ldr	r3, [r3, #12]
 801352e:	68fa      	ldr	r2, [r7, #12]
 8013530:	429a      	cmp	r2, r3
 8013532:	d201      	bcs.n	8013538 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8013534:	2306      	movs	r3, #6
 8013536:	e057      	b.n	80135e8 <LoRaMacCryptoSecureMessage+0xe4>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801353e:	2b00      	cmp	r3, #0
 8013540:	d101      	bne.n	8013546 <LoRaMacCryptoSecureMessage+0x42>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8013542:	2302      	movs	r3, #2
 8013544:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 8013546:	4b2a      	ldr	r3, [pc, #168]	; (80135f0 <LoRaMacCryptoSecureMessage+0xec>)
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	68db      	ldr	r3, [r3, #12]
 801354c:	68fa      	ldr	r2, [r7, #12]
 801354e:	429a      	cmp	r2, r3
 8013550:	d916      	bls.n	8013580 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801355c:	b219      	sxth	r1, r3
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	689c      	ldr	r4, [r3, #8]
 8013562:	7dfa      	ldrb	r2, [r7, #23]
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	9301      	str	r3, [sp, #4]
 8013568:	2300      	movs	r3, #0
 801356a:	9300      	str	r3, [sp, #0]
 801356c:	4623      	mov	r3, r4
 801356e:	f7ff faa3 	bl	8012ab8 <PayloadEncrypt>
 8013572:	4603      	mov	r3, r0
 8013574:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8013576:	7dbb      	ldrb	r3, [r7, #22]
 8013578:	2b00      	cmp	r3, #0
 801357a:	d001      	beq.n	8013580 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 801357c:	7dbb      	ldrb	r3, [r7, #22]
 801357e:	e033      	b.n	80135e8 <LoRaMacCryptoSecureMessage+0xe4>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8013580:	6878      	ldr	r0, [r7, #4]
 8013582:	f000 fb60 	bl	8013c46 <LoRaMacSerializerData>
 8013586:	4603      	mov	r3, r0
 8013588:	2b00      	cmp	r3, #0
 801358a:	d001      	beq.n	8013590 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801358c:	2311      	movs	r3, #17
 801358e:	e02b      	b.n	80135e8 <LoRaMacCryptoSecureMessage+0xe4>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8013590:	2302      	movs	r3, #2
 8013592:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	6818      	ldr	r0, [r3, #0]
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	791b      	ldrb	r3, [r3, #4]
 801359c:	b29b      	uxth	r3, r3
 801359e:	3b04      	subs	r3, #4
 80135a0:	b299      	uxth	r1, r3
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	689b      	ldr	r3, [r3, #8]
 80135a6:	687a      	ldr	r2, [r7, #4]
 80135a8:	322c      	adds	r2, #44	; 0x2c
 80135aa:	7dfc      	ldrb	r4, [r7, #23]
 80135ac:	9203      	str	r2, [sp, #12]
 80135ae:	68fa      	ldr	r2, [r7, #12]
 80135b0:	9202      	str	r2, [sp, #8]
 80135b2:	9301      	str	r3, [sp, #4]
 80135b4:	2300      	movs	r3, #0
 80135b6:	9300      	str	r3, [sp, #0]
 80135b8:	2300      	movs	r3, #0
 80135ba:	4622      	mov	r2, r4
 80135bc:	f7ff fb7e 	bl	8012cbc <ComputeCmacB0>
 80135c0:	4603      	mov	r3, r0
 80135c2:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80135c4:	7dbb      	ldrb	r3, [r7, #22]
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d001      	beq.n	80135ce <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 80135ca:	7dbb      	ldrb	r3, [r7, #22]
 80135cc:	e00c      	b.n	80135e8 <LoRaMacCryptoSecureMessage+0xe4>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80135ce:	6878      	ldr	r0, [r7, #4]
 80135d0:	f000 fb39 	bl	8013c46 <LoRaMacSerializerData>
 80135d4:	4603      	mov	r3, r0
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d001      	beq.n	80135de <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80135da:	2311      	movs	r3, #17
 80135dc:	e004      	b.n	80135e8 <LoRaMacCryptoSecureMessage+0xe4>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 80135de:	4b04      	ldr	r3, [pc, #16]	; (80135f0 <LoRaMacCryptoSecureMessage+0xec>)
 80135e0:	681b      	ldr	r3, [r3, #0]
 80135e2:	68fa      	ldr	r2, [r7, #12]
 80135e4:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 80135e6:	2300      	movs	r3, #0
}
 80135e8:	4618      	mov	r0, r3
 80135ea:	371c      	adds	r7, #28
 80135ec:	46bd      	mov	sp, r7
 80135ee:	bd90      	pop	{r4, r7, pc}
 80135f0:	20000dcc 	.word	0x20000dcc

080135f4 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 80135f4:	b590      	push	{r4, r7, lr}
 80135f6:	b08b      	sub	sp, #44	; 0x2c
 80135f8:	af04      	add	r7, sp, #16
 80135fa:	60b9      	str	r1, [r7, #8]
 80135fc:	607b      	str	r3, [r7, #4]
 80135fe:	4603      	mov	r3, r0
 8013600:	73fb      	strb	r3, [r7, #15]
 8013602:	4613      	mov	r3, r2
 8013604:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8013606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013608:	2b00      	cmp	r3, #0
 801360a:	d101      	bne.n	8013610 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801360c:	230a      	movs	r3, #10
 801360e:	e084      	b.n	801371a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8013610:	7bbb      	ldrb	r3, [r7, #14]
 8013612:	6879      	ldr	r1, [r7, #4]
 8013614:	4618      	mov	r0, r3
 8013616:	f7ff fcbb 	bl	8012f90 <CheckFCntDown>
 801361a:	4603      	mov	r3, r0
 801361c:	f083 0301 	eor.w	r3, r3, #1
 8013620:	b2db      	uxtb	r3, r3
 8013622:	2b00      	cmp	r3, #0
 8013624:	d001      	beq.n	801362a <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8013626:	2306      	movs	r3, #6
 8013628:	e077      	b.n	801371a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801362a:	2313      	movs	r3, #19
 801362c:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801362e:	2303      	movs	r3, #3
 8013630:	75fb      	strb	r3, [r7, #23]
    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8013632:	2302      	movs	r3, #2
 8013634:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    /* ST_WORKAROUND_END */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8013636:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013638:	f000 f98f 	bl	801395a <LoRaMacParserData>
 801363c:	4603      	mov	r3, r0
 801363e:	2b00      	cmp	r3, #0
 8013640:	d001      	beq.n	8013646 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8013642:	2310      	movs	r3, #16
 8013644:	e069      	b.n	801371a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8013646:	f107 0210 	add.w	r2, r7, #16
 801364a:	7bfb      	ldrb	r3, [r7, #15]
 801364c:	4611      	mov	r1, r2
 801364e:	4618      	mov	r0, r3
 8013650:	f7ff fbda 	bl	8012e08 <GetKeyAddrItem>
 8013654:	4603      	mov	r3, r0
 8013656:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8013658:	7d7b      	ldrb	r3, [r7, #21]
 801365a:	2b00      	cmp	r3, #0
 801365c:	d001      	beq.n	8013662 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 801365e:	7d7b      	ldrb	r3, [r7, #21]
 8013660:	e05b      	b.n	801371a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8013662:	693b      	ldr	r3, [r7, #16]
 8013664:	785b      	ldrb	r3, [r3, #1]
 8013666:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8013668:	693b      	ldr	r3, [r7, #16]
 801366a:	789b      	ldrb	r3, [r3, #2]
 801366c:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 801366e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013670:	689b      	ldr	r3, [r3, #8]
 8013672:	68ba      	ldr	r2, [r7, #8]
 8013674:	429a      	cmp	r2, r3
 8013676:	d001      	beq.n	801367c <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8013678:	2302      	movs	r3, #2
 801367a:	e04e      	b.n	801371a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 801367c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801367e:	7b1b      	ldrb	r3, [r3, #12]
 8013680:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8013684:	b2db      	uxtb	r3, r3
 8013686:	2b00      	cmp	r3, #0
 8013688:	bf14      	ite	ne
 801368a:	2301      	movne	r3, #1
 801368c:	2300      	moveq	r3, #0
 801368e:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8013690:	4b24      	ldr	r3, [pc, #144]	; (8013724 <LoRaMacCryptoUnsecureMessage+0x130>)
 8013692:	681b      	ldr	r3, [r3, #0]
 8013694:	789b      	ldrb	r3, [r3, #2]
 8013696:	2b00      	cmp	r3, #0
 8013698:	d101      	bne.n	801369e <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801369a:	2300      	movs	r3, #0
 801369c:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 801369e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136a0:	6818      	ldr	r0, [r3, #0]
 80136a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136a4:	791b      	ldrb	r3, [r3, #4]
 80136a6:	b29b      	uxth	r3, r3
 80136a8:	3b04      	subs	r3, #4
 80136aa:	b299      	uxth	r1, r3
 80136ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80136b0:	7dbc      	ldrb	r4, [r7, #22]
 80136b2:	7d3a      	ldrb	r2, [r7, #20]
 80136b4:	9303      	str	r3, [sp, #12]
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	9302      	str	r3, [sp, #8]
 80136ba:	68bb      	ldr	r3, [r7, #8]
 80136bc:	9301      	str	r3, [sp, #4]
 80136be:	2301      	movs	r3, #1
 80136c0:	9300      	str	r3, [sp, #0]
 80136c2:	4623      	mov	r3, r4
 80136c4:	f7ff fb38 	bl	8012d38 <VerifyCmacB0>
 80136c8:	4603      	mov	r3, r0
 80136ca:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80136cc:	7d7b      	ldrb	r3, [r7, #21]
 80136ce:	2b00      	cmp	r3, #0
 80136d0:	d001      	beq.n	80136d6 <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 80136d2:	7d7b      	ldrb	r3, [r7, #21]
 80136d4:	e021      	b.n	801371a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 80136d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80136dc:	2b00      	cmp	r3, #0
 80136de:	d101      	bne.n	80136e4 <LoRaMacCryptoUnsecureMessage+0xf0>
        // Use network session encryption key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80136e0:	2302      	movs	r3, #2
 80136e2:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80136e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136e6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80136e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80136ee:	b219      	sxth	r1, r3
 80136f0:	7dfa      	ldrb	r2, [r7, #23]
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	9301      	str	r3, [sp, #4]
 80136f6:	2301      	movs	r3, #1
 80136f8:	9300      	str	r3, [sp, #0]
 80136fa:	68bb      	ldr	r3, [r7, #8]
 80136fc:	f7ff f9dc 	bl	8012ab8 <PayloadEncrypt>
 8013700:	4603      	mov	r3, r0
 8013702:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8013704:	7d7b      	ldrb	r3, [r7, #21]
 8013706:	2b00      	cmp	r3, #0
 8013708:	d001      	beq.n	801370e <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 801370a:	7d7b      	ldrb	r3, [r7, #21]
 801370c:	e005      	b.n	801371a <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 801370e:	7bbb      	ldrb	r3, [r7, #14]
 8013710:	6879      	ldr	r1, [r7, #4]
 8013712:	4618      	mov	r0, r3
 8013714:	f7ff fc60 	bl	8012fd8 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8013718:	2300      	movs	r3, #0
}
 801371a:	4618      	mov	r0, r3
 801371c:	371c      	adds	r7, #28
 801371e:	46bd      	mov	sp, r7
 8013720:	bd90      	pop	{r4, r7, pc}
 8013722:	bf00      	nop
 8013724:	20000dcc 	.word	0x20000dcc

08013728 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8013728:	b580      	push	{r7, lr}
 801372a:	b086      	sub	sp, #24
 801372c:	af00      	add	r7, sp, #0
 801372e:	4603      	mov	r3, r0
 8013730:	460a      	mov	r2, r1
 8013732:	71fb      	strb	r3, [r7, #7]
 8013734:	4613      	mov	r3, r2
 8013736:	71bb      	strb	r3, [r7, #6]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8013738:	79bb      	ldrb	r3, [r7, #6]
 801373a:	2b00      	cmp	r3, #0
 801373c:	d001      	beq.n	8013742 <LoRaMacCryptoDeriveMcRootKey+0x1a>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801373e:	230b      	movs	r3, #11
 8013740:	e019      	b.n	8013776 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }
    uint8_t compBase[16] = { 0 };
 8013742:	2300      	movs	r3, #0
 8013744:	60bb      	str	r3, [r7, #8]
 8013746:	f107 030c 	add.w	r3, r7, #12
 801374a:	2200      	movs	r2, #0
 801374c:	601a      	str	r2, [r3, #0]
 801374e:	605a      	str	r2, [r3, #4]
 8013750:	609a      	str	r2, [r3, #8]

    if( versionMinor == 1 )
 8013752:	79fb      	ldrb	r3, [r7, #7]
 8013754:	2b01      	cmp	r3, #1
 8013756:	d101      	bne.n	801375c <LoRaMacCryptoDeriveMcRootKey+0x34>
    {
        compBase[0] = 0x20;
 8013758:	2320      	movs	r3, #32
 801375a:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 801375c:	79b9      	ldrb	r1, [r7, #6]
 801375e:	f107 0308 	add.w	r3, r7, #8
 8013762:	2204      	movs	r2, #4
 8013764:	4618      	mov	r0, r3
 8013766:	f7f8 fc54 	bl	800c012 <SecureElementDeriveAndStoreKey>
 801376a:	4603      	mov	r3, r0
 801376c:	2b00      	cmp	r3, #0
 801376e:	d001      	beq.n	8013774 <LoRaMacCryptoDeriveMcRootKey+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013770:	230f      	movs	r3, #15
 8013772:	e000      	b.n	8013776 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013774:	2300      	movs	r3, #0
}
 8013776:	4618      	mov	r0, r3
 8013778:	3718      	adds	r7, #24
 801377a:	46bd      	mov	sp, r7
 801377c:	bd80      	pop	{r7, pc}

0801377e <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 801377e:	b580      	push	{r7, lr}
 8013780:	b086      	sub	sp, #24
 8013782:	af00      	add	r7, sp, #0
 8013784:	4603      	mov	r3, r0
 8013786:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8013788:	79fb      	ldrb	r3, [r7, #7]
 801378a:	2b04      	cmp	r3, #4
 801378c:	d001      	beq.n	8013792 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801378e:	230b      	movs	r3, #11
 8013790:	e014      	b.n	80137bc <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }
    uint8_t compBase[16] = { 0 };
 8013792:	2300      	movs	r3, #0
 8013794:	60bb      	str	r3, [r7, #8]
 8013796:	f107 030c 	add.w	r3, r7, #12
 801379a:	2200      	movs	r2, #0
 801379c:	601a      	str	r2, [r3, #0]
 801379e:	605a      	str	r2, [r3, #4]
 80137a0:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 80137a2:	79f9      	ldrb	r1, [r7, #7]
 80137a4:	f107 0308 	add.w	r3, r7, #8
 80137a8:	227f      	movs	r2, #127	; 0x7f
 80137aa:	4618      	mov	r0, r3
 80137ac:	f7f8 fc31 	bl	800c012 <SecureElementDeriveAndStoreKey>
 80137b0:	4603      	mov	r3, r0
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	d001      	beq.n	80137ba <LoRaMacCryptoDeriveMcKEKey+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80137b6:	230f      	movs	r3, #15
 80137b8:	e000      	b.n	80137bc <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80137ba:	2300      	movs	r3, #0
}
 80137bc:	4618      	mov	r0, r3
 80137be:	3718      	adds	r7, #24
 80137c0:	46bd      	mov	sp, r7
 80137c2:	bd80      	pop	{r7, pc}

080137c4 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 80137c4:	b580      	push	{r7, lr}
 80137c6:	b084      	sub	sp, #16
 80137c8:	af00      	add	r7, sp, #0
 80137ca:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	2b00      	cmp	r3, #0
 80137d0:	d003      	beq.n	80137da <LoRaMacParserJoinAccept+0x16>
 80137d2:	687b      	ldr	r3, [r7, #4]
 80137d4:	681b      	ldr	r3, [r3, #0]
 80137d6:	2b00      	cmp	r3, #0
 80137d8:	d101      	bne.n	80137de <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80137da:	2302      	movs	r3, #2
 80137dc:	e0b9      	b.n	8013952 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 80137de:	2300      	movs	r3, #0
 80137e0:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80137e2:	687b      	ldr	r3, [r7, #4]
 80137e4:	681a      	ldr	r2, [r3, #0]
 80137e6:	89fb      	ldrh	r3, [r7, #14]
 80137e8:	1c59      	adds	r1, r3, #1
 80137ea:	81f9      	strh	r1, [r7, #14]
 80137ec:	4413      	add	r3, r2
 80137ee:	781a      	ldrb	r2, [r3, #0]
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	1d98      	adds	r0, r3, #6
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	681a      	ldr	r2, [r3, #0]
 80137fc:	89fb      	ldrh	r3, [r7, #14]
 80137fe:	4413      	add	r3, r2
 8013800:	2203      	movs	r2, #3
 8013802:	4619      	mov	r1, r3
 8013804:	f002 fe31 	bl	801646a <memcpy1>
    bufItr = bufItr + 3;
 8013808:	89fb      	ldrh	r3, [r7, #14]
 801380a:	3303      	adds	r3, #3
 801380c:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	f103 0009 	add.w	r0, r3, #9
 8013814:	687b      	ldr	r3, [r7, #4]
 8013816:	681a      	ldr	r2, [r3, #0]
 8013818:	89fb      	ldrh	r3, [r7, #14]
 801381a:	4413      	add	r3, r2
 801381c:	2203      	movs	r2, #3
 801381e:	4619      	mov	r1, r3
 8013820:	f002 fe23 	bl	801646a <memcpy1>
    bufItr = bufItr + 3;
 8013824:	89fb      	ldrh	r3, [r7, #14]
 8013826:	3303      	adds	r3, #3
 8013828:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	681a      	ldr	r2, [r3, #0]
 801382e:	89fb      	ldrh	r3, [r7, #14]
 8013830:	1c59      	adds	r1, r3, #1
 8013832:	81f9      	strh	r1, [r7, #14]
 8013834:	4413      	add	r3, r2
 8013836:	781b      	ldrb	r3, [r3, #0]
 8013838:	461a      	mov	r2, r3
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	681a      	ldr	r2, [r3, #0]
 8013842:	89fb      	ldrh	r3, [r7, #14]
 8013844:	1c59      	adds	r1, r3, #1
 8013846:	81f9      	strh	r1, [r7, #14]
 8013848:	4413      	add	r3, r2
 801384a:	781b      	ldrb	r3, [r3, #0]
 801384c:	021a      	lsls	r2, r3, #8
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	68db      	ldr	r3, [r3, #12]
 8013852:	431a      	orrs	r2, r3
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	681a      	ldr	r2, [r3, #0]
 801385c:	89fb      	ldrh	r3, [r7, #14]
 801385e:	1c59      	adds	r1, r3, #1
 8013860:	81f9      	strh	r1, [r7, #14]
 8013862:	4413      	add	r3, r2
 8013864:	781b      	ldrb	r3, [r3, #0]
 8013866:	041a      	lsls	r2, r3, #16
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	68db      	ldr	r3, [r3, #12]
 801386c:	431a      	orrs	r2, r3
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	681a      	ldr	r2, [r3, #0]
 8013876:	89fb      	ldrh	r3, [r7, #14]
 8013878:	1c59      	adds	r1, r3, #1
 801387a:	81f9      	strh	r1, [r7, #14]
 801387c:	4413      	add	r3, r2
 801387e:	781b      	ldrb	r3, [r3, #0]
 8013880:	061a      	lsls	r2, r3, #24
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	68db      	ldr	r3, [r3, #12]
 8013886:	431a      	orrs	r2, r3
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	681a      	ldr	r2, [r3, #0]
 8013890:	89fb      	ldrh	r3, [r7, #14]
 8013892:	1c59      	adds	r1, r3, #1
 8013894:	81f9      	strh	r1, [r7, #14]
 8013896:	4413      	add	r3, r2
 8013898:	781a      	ldrb	r2, [r3, #0]
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	681a      	ldr	r2, [r3, #0]
 80138a2:	89fb      	ldrh	r3, [r7, #14]
 80138a4:	1c59      	adds	r1, r3, #1
 80138a6:	81f9      	strh	r1, [r7, #14]
 80138a8:	4413      	add	r3, r2
 80138aa:	781a      	ldrb	r2, [r3, #0]
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	791b      	ldrb	r3, [r3, #4]
 80138b4:	1f1a      	subs	r2, r3, #4
 80138b6:	89fb      	ldrh	r3, [r7, #14]
 80138b8:	1ad3      	subs	r3, r2, r3
 80138ba:	2b10      	cmp	r3, #16
 80138bc:	d10e      	bne.n	80138dc <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	f103 0012 	add.w	r0, r3, #18
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	681a      	ldr	r2, [r3, #0]
 80138c8:	89fb      	ldrh	r3, [r7, #14]
 80138ca:	4413      	add	r3, r2
 80138cc:	2210      	movs	r2, #16
 80138ce:	4619      	mov	r1, r3
 80138d0:	f002 fdcb 	bl	801646a <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80138d4:	89fb      	ldrh	r3, [r7, #14]
 80138d6:	3310      	adds	r3, #16
 80138d8:	81fb      	strh	r3, [r7, #14]
 80138da:	e008      	b.n	80138ee <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	791b      	ldrb	r3, [r3, #4]
 80138e0:	1f1a      	subs	r2, r3, #4
 80138e2:	89fb      	ldrh	r3, [r7, #14]
 80138e4:	1ad3      	subs	r3, r2, r3
 80138e6:	2b00      	cmp	r3, #0
 80138e8:	dd01      	ble.n	80138ee <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 80138ea:	2301      	movs	r3, #1
 80138ec:	e031      	b.n	8013952 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	681a      	ldr	r2, [r3, #0]
 80138f2:	89fb      	ldrh	r3, [r7, #14]
 80138f4:	1c59      	adds	r1, r3, #1
 80138f6:	81f9      	strh	r1, [r7, #14]
 80138f8:	4413      	add	r3, r2
 80138fa:	781b      	ldrb	r3, [r3, #0]
 80138fc:	461a      	mov	r2, r3
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	681a      	ldr	r2, [r3, #0]
 8013906:	89fb      	ldrh	r3, [r7, #14]
 8013908:	1c59      	adds	r1, r3, #1
 801390a:	81f9      	strh	r1, [r7, #14]
 801390c:	4413      	add	r3, r2
 801390e:	781b      	ldrb	r3, [r3, #0]
 8013910:	021a      	lsls	r2, r3, #8
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013916:	431a      	orrs	r2, r3
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	681a      	ldr	r2, [r3, #0]
 8013920:	89fb      	ldrh	r3, [r7, #14]
 8013922:	1c59      	adds	r1, r3, #1
 8013924:	81f9      	strh	r1, [r7, #14]
 8013926:	4413      	add	r3, r2
 8013928:	781b      	ldrb	r3, [r3, #0]
 801392a:	041a      	lsls	r2, r3, #16
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013930:	431a      	orrs	r2, r3
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	681a      	ldr	r2, [r3, #0]
 801393a:	89fb      	ldrh	r3, [r7, #14]
 801393c:	1c59      	adds	r1, r3, #1
 801393e:	81f9      	strh	r1, [r7, #14]
 8013940:	4413      	add	r3, r2
 8013942:	781b      	ldrb	r3, [r3, #0]
 8013944:	061a      	lsls	r2, r3, #24
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801394a:	431a      	orrs	r2, r3
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8013950:	2300      	movs	r3, #0
}
 8013952:	4618      	mov	r0, r3
 8013954:	3710      	adds	r7, #16
 8013956:	46bd      	mov	sp, r7
 8013958:	bd80      	pop	{r7, pc}

0801395a <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 801395a:	b580      	push	{r7, lr}
 801395c:	b084      	sub	sp, #16
 801395e:	af00      	add	r7, sp, #0
 8013960:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	2b00      	cmp	r3, #0
 8013966:	d003      	beq.n	8013970 <LoRaMacParserData+0x16>
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	681b      	ldr	r3, [r3, #0]
 801396c:	2b00      	cmp	r3, #0
 801396e:	d101      	bne.n	8013974 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8013970:	2302      	movs	r3, #2
 8013972:	e0e2      	b.n	8013b3a <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8013974:	2300      	movs	r3, #0
 8013976:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	681a      	ldr	r2, [r3, #0]
 801397c:	89fb      	ldrh	r3, [r7, #14]
 801397e:	1c59      	adds	r1, r3, #1
 8013980:	81f9      	strh	r1, [r7, #14]
 8013982:	4413      	add	r3, r2
 8013984:	781a      	ldrb	r2, [r3, #0]
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	681a      	ldr	r2, [r3, #0]
 801398e:	89fb      	ldrh	r3, [r7, #14]
 8013990:	1c59      	adds	r1, r3, #1
 8013992:	81f9      	strh	r1, [r7, #14]
 8013994:	4413      	add	r3, r2
 8013996:	781b      	ldrb	r3, [r3, #0]
 8013998:	461a      	mov	r2, r3
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	681a      	ldr	r2, [r3, #0]
 80139a2:	89fb      	ldrh	r3, [r7, #14]
 80139a4:	1c59      	adds	r1, r3, #1
 80139a6:	81f9      	strh	r1, [r7, #14]
 80139a8:	4413      	add	r3, r2
 80139aa:	781b      	ldrb	r3, [r3, #0]
 80139ac:	021a      	lsls	r2, r3, #8
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	689b      	ldr	r3, [r3, #8]
 80139b2:	431a      	orrs	r2, r3
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	681a      	ldr	r2, [r3, #0]
 80139bc:	89fb      	ldrh	r3, [r7, #14]
 80139be:	1c59      	adds	r1, r3, #1
 80139c0:	81f9      	strh	r1, [r7, #14]
 80139c2:	4413      	add	r3, r2
 80139c4:	781b      	ldrb	r3, [r3, #0]
 80139c6:	041a      	lsls	r2, r3, #16
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	689b      	ldr	r3, [r3, #8]
 80139cc:	431a      	orrs	r2, r3
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	681a      	ldr	r2, [r3, #0]
 80139d6:	89fb      	ldrh	r3, [r7, #14]
 80139d8:	1c59      	adds	r1, r3, #1
 80139da:	81f9      	strh	r1, [r7, #14]
 80139dc:	4413      	add	r3, r2
 80139de:	781b      	ldrb	r3, [r3, #0]
 80139e0:	061a      	lsls	r2, r3, #24
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	689b      	ldr	r3, [r3, #8]
 80139e6:	431a      	orrs	r2, r3
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	681a      	ldr	r2, [r3, #0]
 80139f0:	89fb      	ldrh	r3, [r7, #14]
 80139f2:	1c59      	adds	r1, r3, #1
 80139f4:	81f9      	strh	r1, [r7, #14]
 80139f6:	4413      	add	r3, r2
 80139f8:	781a      	ldrb	r2, [r3, #0]
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 80139fe:	687b      	ldr	r3, [r7, #4]
 8013a00:	681a      	ldr	r2, [r3, #0]
 8013a02:	89fb      	ldrh	r3, [r7, #14]
 8013a04:	1c59      	adds	r1, r3, #1
 8013a06:	81f9      	strh	r1, [r7, #14]
 8013a08:	4413      	add	r3, r2
 8013a0a:	781b      	ldrb	r3, [r3, #0]
 8013a0c:	b29a      	uxth	r2, r3
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8013a12:	687b      	ldr	r3, [r7, #4]
 8013a14:	681a      	ldr	r2, [r3, #0]
 8013a16:	89fb      	ldrh	r3, [r7, #14]
 8013a18:	1c59      	adds	r1, r3, #1
 8013a1a:	81f9      	strh	r1, [r7, #14]
 8013a1c:	4413      	add	r3, r2
 8013a1e:	781b      	ldrb	r3, [r3, #0]
 8013a20:	0219      	lsls	r1, r3, #8
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	89db      	ldrh	r3, [r3, #14]
 8013a26:	b21a      	sxth	r2, r3
 8013a28:	b20b      	sxth	r3, r1
 8013a2a:	4313      	orrs	r3, r2
 8013a2c:	b21b      	sxth	r3, r3
 8013a2e:	b29a      	uxth	r2, r3
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	f103 0010 	add.w	r0, r3, #16
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	681a      	ldr	r2, [r3, #0]
 8013a3e:	89fb      	ldrh	r3, [r7, #14]
 8013a40:	18d1      	adds	r1, r2, r3
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	7b1b      	ldrb	r3, [r3, #12]
 8013a46:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013a4a:	b2db      	uxtb	r3, r3
 8013a4c:	b29b      	uxth	r3, r3
 8013a4e:	461a      	mov	r2, r3
 8013a50:	f002 fd0b 	bl	801646a <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	7b1b      	ldrb	r3, [r3, #12]
 8013a58:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013a5c:	b2db      	uxtb	r3, r3
 8013a5e:	b29a      	uxth	r2, r3
 8013a60:	89fb      	ldrh	r3, [r7, #14]
 8013a62:	4413      	add	r3, r2
 8013a64:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	2200      	movs	r2, #0
 8013a6a:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	2200      	movs	r2, #0
 8013a72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	791b      	ldrb	r3, [r3, #4]
 8013a7a:	461a      	mov	r2, r3
 8013a7c:	89fb      	ldrh	r3, [r7, #14]
 8013a7e:	1ad3      	subs	r3, r2, r3
 8013a80:	2b04      	cmp	r3, #4
 8013a82:	dd28      	ble.n	8013ad6 <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	681a      	ldr	r2, [r3, #0]
 8013a88:	89fb      	ldrh	r3, [r7, #14]
 8013a8a:	1c59      	adds	r1, r3, #1
 8013a8c:	81f9      	strh	r1, [r7, #14]
 8013a8e:	4413      	add	r3, r2
 8013a90:	781a      	ldrb	r2, [r3, #0]
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	791a      	ldrb	r2, [r3, #4]
 8013a9c:	89fb      	ldrh	r3, [r7, #14]
 8013a9e:	b2db      	uxtb	r3, r3
 8013aa0:	1ad3      	subs	r3, r2, r3
 8013aa2:	b2db      	uxtb	r3, r3
 8013aa4:	3b04      	subs	r3, #4
 8013aa6:	b2da      	uxtb	r2, r3
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	681a      	ldr	r2, [r3, #0]
 8013ab6:	89fb      	ldrh	r3, [r7, #14]
 8013ab8:	18d1      	adds	r1, r2, r3
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013ac0:	b29b      	uxth	r3, r3
 8013ac2:	461a      	mov	r2, r3
 8013ac4:	f002 fcd1 	bl	801646a <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013ace:	b29a      	uxth	r2, r3
 8013ad0:	89fb      	ldrh	r3, [r7, #14]
 8013ad2:	4413      	add	r3, r2
 8013ad4:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	681a      	ldr	r2, [r3, #0]
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	791b      	ldrb	r3, [r3, #4]
 8013ade:	3b04      	subs	r3, #4
 8013ae0:	4413      	add	r3, r2
 8013ae2:	781b      	ldrb	r3, [r3, #0]
 8013ae4:	461a      	mov	r2, r3
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	6819      	ldr	r1, [r3, #0]
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	791b      	ldrb	r3, [r3, #4]
 8013af6:	3b03      	subs	r3, #3
 8013af8:	440b      	add	r3, r1
 8013afa:	781b      	ldrb	r3, [r3, #0]
 8013afc:	021b      	lsls	r3, r3, #8
 8013afe:	431a      	orrs	r2, r3
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	6819      	ldr	r1, [r3, #0]
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	791b      	ldrb	r3, [r3, #4]
 8013b10:	3b02      	subs	r3, #2
 8013b12:	440b      	add	r3, r1
 8013b14:	781b      	ldrb	r3, [r3, #0]
 8013b16:	041b      	lsls	r3, r3, #16
 8013b18:	431a      	orrs	r2, r3
 8013b1a:	687b      	ldr	r3, [r7, #4]
 8013b1c:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	6819      	ldr	r1, [r3, #0]
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	791b      	ldrb	r3, [r3, #4]
 8013b2a:	3b01      	subs	r3, #1
 8013b2c:	440b      	add	r3, r1
 8013b2e:	781b      	ldrb	r3, [r3, #0]
 8013b30:	061b      	lsls	r3, r3, #24
 8013b32:	431a      	orrs	r2, r3
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8013b38:	2300      	movs	r3, #0
}
 8013b3a:	4618      	mov	r0, r3
 8013b3c:	3710      	adds	r7, #16
 8013b3e:	46bd      	mov	sp, r7
 8013b40:	bd80      	pop	{r7, pc}

08013b42 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8013b42:	b580      	push	{r7, lr}
 8013b44:	b084      	sub	sp, #16
 8013b46:	af00      	add	r7, sp, #0
 8013b48:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	d003      	beq.n	8013b58 <LoRaMacSerializerJoinRequest+0x16>
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d101      	bne.n	8013b5c <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8013b58:	2301      	movs	r3, #1
 8013b5a:	e070      	b.n	8013c3e <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8013b5c:	2300      	movs	r3, #0
 8013b5e:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	791b      	ldrb	r3, [r3, #4]
 8013b64:	2b16      	cmp	r3, #22
 8013b66:	d801      	bhi.n	8013b6c <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8013b68:	2302      	movs	r3, #2
 8013b6a:	e068      	b.n	8013c3e <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	681a      	ldr	r2, [r3, #0]
 8013b70:	89fb      	ldrh	r3, [r7, #14]
 8013b72:	1c59      	adds	r1, r3, #1
 8013b74:	81f9      	strh	r1, [r7, #14]
 8013b76:	4413      	add	r3, r2
 8013b78:	687a      	ldr	r2, [r7, #4]
 8013b7a:	7952      	ldrb	r2, [r2, #5]
 8013b7c:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	681a      	ldr	r2, [r3, #0]
 8013b82:	89fb      	ldrh	r3, [r7, #14]
 8013b84:	18d0      	adds	r0, r2, r3
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	3306      	adds	r3, #6
 8013b8a:	2208      	movs	r2, #8
 8013b8c:	4619      	mov	r1, r3
 8013b8e:	f002 fc87 	bl	80164a0 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8013b92:	89fb      	ldrh	r3, [r7, #14]
 8013b94:	3308      	adds	r3, #8
 8013b96:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	681a      	ldr	r2, [r3, #0]
 8013b9c:	89fb      	ldrh	r3, [r7, #14]
 8013b9e:	18d0      	adds	r0, r2, r3
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	330e      	adds	r3, #14
 8013ba4:	2208      	movs	r2, #8
 8013ba6:	4619      	mov	r1, r3
 8013ba8:	f002 fc7a 	bl	80164a0 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8013bac:	89fb      	ldrh	r3, [r7, #14]
 8013bae:	3308      	adds	r3, #8
 8013bb0:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	8ad9      	ldrh	r1, [r3, #22]
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	681a      	ldr	r2, [r3, #0]
 8013bba:	89fb      	ldrh	r3, [r7, #14]
 8013bbc:	1c58      	adds	r0, r3, #1
 8013bbe:	81f8      	strh	r0, [r7, #14]
 8013bc0:	4413      	add	r3, r2
 8013bc2:	b2ca      	uxtb	r2, r1
 8013bc4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	8adb      	ldrh	r3, [r3, #22]
 8013bca:	0a1b      	lsrs	r3, r3, #8
 8013bcc:	b299      	uxth	r1, r3
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	681a      	ldr	r2, [r3, #0]
 8013bd2:	89fb      	ldrh	r3, [r7, #14]
 8013bd4:	1c58      	adds	r0, r3, #1
 8013bd6:	81f8      	strh	r0, [r7, #14]
 8013bd8:	4413      	add	r3, r2
 8013bda:	b2ca      	uxtb	r2, r1
 8013bdc:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	6999      	ldr	r1, [r3, #24]
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	681a      	ldr	r2, [r3, #0]
 8013be6:	89fb      	ldrh	r3, [r7, #14]
 8013be8:	1c58      	adds	r0, r3, #1
 8013bea:	81f8      	strh	r0, [r7, #14]
 8013bec:	4413      	add	r3, r2
 8013bee:	b2ca      	uxtb	r2, r1
 8013bf0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	699b      	ldr	r3, [r3, #24]
 8013bf6:	0a19      	lsrs	r1, r3, #8
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	681a      	ldr	r2, [r3, #0]
 8013bfc:	89fb      	ldrh	r3, [r7, #14]
 8013bfe:	1c58      	adds	r0, r3, #1
 8013c00:	81f8      	strh	r0, [r7, #14]
 8013c02:	4413      	add	r3, r2
 8013c04:	b2ca      	uxtb	r2, r1
 8013c06:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	699b      	ldr	r3, [r3, #24]
 8013c0c:	0c19      	lsrs	r1, r3, #16
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	681a      	ldr	r2, [r3, #0]
 8013c12:	89fb      	ldrh	r3, [r7, #14]
 8013c14:	1c58      	adds	r0, r3, #1
 8013c16:	81f8      	strh	r0, [r7, #14]
 8013c18:	4413      	add	r3, r2
 8013c1a:	b2ca      	uxtb	r2, r1
 8013c1c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	699b      	ldr	r3, [r3, #24]
 8013c22:	0e19      	lsrs	r1, r3, #24
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	681a      	ldr	r2, [r3, #0]
 8013c28:	89fb      	ldrh	r3, [r7, #14]
 8013c2a:	1c58      	adds	r0, r3, #1
 8013c2c:	81f8      	strh	r0, [r7, #14]
 8013c2e:	4413      	add	r3, r2
 8013c30:	b2ca      	uxtb	r2, r1
 8013c32:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8013c34:	89fb      	ldrh	r3, [r7, #14]
 8013c36:	b2da      	uxtb	r2, r3
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8013c3c:	2300      	movs	r3, #0
}
 8013c3e:	4618      	mov	r0, r3
 8013c40:	3710      	adds	r7, #16
 8013c42:	46bd      	mov	sp, r7
 8013c44:	bd80      	pop	{r7, pc}

08013c46 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8013c46:	b580      	push	{r7, lr}
 8013c48:	b084      	sub	sp, #16
 8013c4a:	af00      	add	r7, sp, #0
 8013c4c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8013c4e:	687b      	ldr	r3, [r7, #4]
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d003      	beq.n	8013c5c <LoRaMacSerializerData+0x16>
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	681b      	ldr	r3, [r3, #0]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d101      	bne.n	8013c60 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8013c5c:	2301      	movs	r3, #1
 8013c5e:	e0e5      	b.n	8013e2c <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8013c60:	2300      	movs	r3, #0
 8013c62:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8013c64:	2308      	movs	r3, #8
 8013c66:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	7b1b      	ldrb	r3, [r3, #12]
 8013c6c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013c70:	b2db      	uxtb	r3, r3
 8013c72:	b29a      	uxth	r2, r3
 8013c74:	89bb      	ldrh	r3, [r7, #12]
 8013c76:	4413      	add	r3, r2
 8013c78:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	d002      	beq.n	8013c8a <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8013c84:	89bb      	ldrh	r3, [r7, #12]
 8013c86:	3301      	adds	r3, #1
 8013c88:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013c90:	b29a      	uxth	r2, r3
 8013c92:	89bb      	ldrh	r3, [r7, #12]
 8013c94:	4413      	add	r3, r2
 8013c96:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8013c98:	89bb      	ldrh	r3, [r7, #12]
 8013c9a:	3304      	adds	r3, #4
 8013c9c:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	791b      	ldrb	r3, [r3, #4]
 8013ca2:	b29b      	uxth	r3, r3
 8013ca4:	89ba      	ldrh	r2, [r7, #12]
 8013ca6:	429a      	cmp	r2, r3
 8013ca8:	d901      	bls.n	8013cae <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8013caa:	2302      	movs	r3, #2
 8013cac:	e0be      	b.n	8013e2c <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	681a      	ldr	r2, [r3, #0]
 8013cb2:	89fb      	ldrh	r3, [r7, #14]
 8013cb4:	1c59      	adds	r1, r3, #1
 8013cb6:	81f9      	strh	r1, [r7, #14]
 8013cb8:	4413      	add	r3, r2
 8013cba:	687a      	ldr	r2, [r7, #4]
 8013cbc:	7952      	ldrb	r2, [r2, #5]
 8013cbe:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	6899      	ldr	r1, [r3, #8]
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	681a      	ldr	r2, [r3, #0]
 8013cc8:	89fb      	ldrh	r3, [r7, #14]
 8013cca:	1c58      	adds	r0, r3, #1
 8013ccc:	81f8      	strh	r0, [r7, #14]
 8013cce:	4413      	add	r3, r2
 8013cd0:	b2ca      	uxtb	r2, r1
 8013cd2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	689b      	ldr	r3, [r3, #8]
 8013cd8:	0a19      	lsrs	r1, r3, #8
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	681a      	ldr	r2, [r3, #0]
 8013cde:	89fb      	ldrh	r3, [r7, #14]
 8013ce0:	1c58      	adds	r0, r3, #1
 8013ce2:	81f8      	strh	r0, [r7, #14]
 8013ce4:	4413      	add	r3, r2
 8013ce6:	b2ca      	uxtb	r2, r1
 8013ce8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8013cea:	687b      	ldr	r3, [r7, #4]
 8013cec:	689b      	ldr	r3, [r3, #8]
 8013cee:	0c19      	lsrs	r1, r3, #16
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	681a      	ldr	r2, [r3, #0]
 8013cf4:	89fb      	ldrh	r3, [r7, #14]
 8013cf6:	1c58      	adds	r0, r3, #1
 8013cf8:	81f8      	strh	r0, [r7, #14]
 8013cfa:	4413      	add	r3, r2
 8013cfc:	b2ca      	uxtb	r2, r1
 8013cfe:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	689b      	ldr	r3, [r3, #8]
 8013d04:	0e19      	lsrs	r1, r3, #24
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	681a      	ldr	r2, [r3, #0]
 8013d0a:	89fb      	ldrh	r3, [r7, #14]
 8013d0c:	1c58      	adds	r0, r3, #1
 8013d0e:	81f8      	strh	r0, [r7, #14]
 8013d10:	4413      	add	r3, r2
 8013d12:	b2ca      	uxtb	r2, r1
 8013d14:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	681a      	ldr	r2, [r3, #0]
 8013d1a:	89fb      	ldrh	r3, [r7, #14]
 8013d1c:	1c59      	adds	r1, r3, #1
 8013d1e:	81f9      	strh	r1, [r7, #14]
 8013d20:	4413      	add	r3, r2
 8013d22:	687a      	ldr	r2, [r7, #4]
 8013d24:	7b12      	ldrb	r2, [r2, #12]
 8013d26:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	89d9      	ldrh	r1, [r3, #14]
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	681a      	ldr	r2, [r3, #0]
 8013d30:	89fb      	ldrh	r3, [r7, #14]
 8013d32:	1c58      	adds	r0, r3, #1
 8013d34:	81f8      	strh	r0, [r7, #14]
 8013d36:	4413      	add	r3, r2
 8013d38:	b2ca      	uxtb	r2, r1
 8013d3a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	89db      	ldrh	r3, [r3, #14]
 8013d40:	0a1b      	lsrs	r3, r3, #8
 8013d42:	b299      	uxth	r1, r3
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	681a      	ldr	r2, [r3, #0]
 8013d48:	89fb      	ldrh	r3, [r7, #14]
 8013d4a:	1c58      	adds	r0, r3, #1
 8013d4c:	81f8      	strh	r0, [r7, #14]
 8013d4e:	4413      	add	r3, r2
 8013d50:	b2ca      	uxtb	r2, r1
 8013d52:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	681a      	ldr	r2, [r3, #0]
 8013d58:	89fb      	ldrh	r3, [r7, #14]
 8013d5a:	18d0      	adds	r0, r2, r3
 8013d5c:	687b      	ldr	r3, [r7, #4]
 8013d5e:	f103 0110 	add.w	r1, r3, #16
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	7b1b      	ldrb	r3, [r3, #12]
 8013d66:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013d6a:	b2db      	uxtb	r3, r3
 8013d6c:	b29b      	uxth	r3, r3
 8013d6e:	461a      	mov	r2, r3
 8013d70:	f002 fb7b 	bl	801646a <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	7b1b      	ldrb	r3, [r3, #12]
 8013d78:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013d7c:	b2db      	uxtb	r3, r3
 8013d7e:	b29a      	uxth	r2, r3
 8013d80:	89fb      	ldrh	r3, [r7, #14]
 8013d82:	4413      	add	r3, r2
 8013d84:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013d8c:	2b00      	cmp	r3, #0
 8013d8e:	d009      	beq.n	8013da4 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	681a      	ldr	r2, [r3, #0]
 8013d94:	89fb      	ldrh	r3, [r7, #14]
 8013d96:	1c59      	adds	r1, r3, #1
 8013d98:	81f9      	strh	r1, [r7, #14]
 8013d9a:	4413      	add	r3, r2
 8013d9c:	687a      	ldr	r2, [r7, #4]
 8013d9e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8013da2:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	681a      	ldr	r2, [r3, #0]
 8013da8:	89fb      	ldrh	r3, [r7, #14]
 8013daa:	18d0      	adds	r0, r2, r3
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013db6:	b29b      	uxth	r3, r3
 8013db8:	461a      	mov	r2, r3
 8013dba:	f002 fb56 	bl	801646a <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013dc4:	b29a      	uxth	r2, r3
 8013dc6:	89fb      	ldrh	r3, [r7, #14]
 8013dc8:	4413      	add	r3, r2
 8013dca:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	681a      	ldr	r2, [r3, #0]
 8013dd4:	89fb      	ldrh	r3, [r7, #14]
 8013dd6:	1c58      	adds	r0, r3, #1
 8013dd8:	81f8      	strh	r0, [r7, #14]
 8013dda:	4413      	add	r3, r2
 8013ddc:	b2ca      	uxtb	r2, r1
 8013dde:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013de4:	0a19      	lsrs	r1, r3, #8
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	681a      	ldr	r2, [r3, #0]
 8013dea:	89fb      	ldrh	r3, [r7, #14]
 8013dec:	1c58      	adds	r0, r3, #1
 8013dee:	81f8      	strh	r0, [r7, #14]
 8013df0:	4413      	add	r3, r2
 8013df2:	b2ca      	uxtb	r2, r1
 8013df4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013dfa:	0c19      	lsrs	r1, r3, #16
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	681a      	ldr	r2, [r3, #0]
 8013e00:	89fb      	ldrh	r3, [r7, #14]
 8013e02:	1c58      	adds	r0, r3, #1
 8013e04:	81f8      	strh	r0, [r7, #14]
 8013e06:	4413      	add	r3, r2
 8013e08:	b2ca      	uxtb	r2, r1
 8013e0a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013e10:	0e19      	lsrs	r1, r3, #24
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	681a      	ldr	r2, [r3, #0]
 8013e16:	89fb      	ldrh	r3, [r7, #14]
 8013e18:	1c58      	adds	r0, r3, #1
 8013e1a:	81f8      	strh	r0, [r7, #14]
 8013e1c:	4413      	add	r3, r2
 8013e1e:	b2ca      	uxtb	r2, r1
 8013e20:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8013e22:	89fb      	ldrh	r3, [r7, #14]
 8013e24:	b2da      	uxtb	r2, r3
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8013e2a:	2300      	movs	r3, #0
}
 8013e2c:	4618      	mov	r0, r3
 8013e2e:	3710      	adds	r7, #16
 8013e30:	46bd      	mov	sp, r7
 8013e32:	bd80      	pop	{r7, pc}

08013e34 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8013e34:	b480      	push	{r7}
 8013e36:	b083      	sub	sp, #12
 8013e38:	af00      	add	r7, sp, #0
 8013e3a:	4603      	mov	r3, r0
 8013e3c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013e3e:	79fb      	ldrb	r3, [r7, #7]
 8013e40:	2b05      	cmp	r3, #5
 8013e42:	d101      	bne.n	8013e48 <RegionIsActive+0x14>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 8013e44:	2301      	movs	r3, #1
 8013e46:	e000      	b.n	8013e4a <RegionIsActive+0x16>
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8013e48:	2300      	movs	r3, #0
        }
    }
}
 8013e4a:	4618      	mov	r0, r3
 8013e4c:	370c      	adds	r7, #12
 8013e4e:	46bd      	mov	sp, r7
 8013e50:	bc80      	pop	{r7}
 8013e52:	4770      	bx	lr

08013e54 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8013e54:	b580      	push	{r7, lr}
 8013e56:	b084      	sub	sp, #16
 8013e58:	af00      	add	r7, sp, #0
 8013e5a:	4603      	mov	r3, r0
 8013e5c:	6039      	str	r1, [r7, #0]
 8013e5e:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8013e60:	2300      	movs	r3, #0
 8013e62:	60bb      	str	r3, [r7, #8]
    switch( region )
 8013e64:	79fb      	ldrb	r3, [r7, #7]
 8013e66:	2b05      	cmp	r3, #5
 8013e68:	d105      	bne.n	8013e76 <RegionGetPhyParam+0x22>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8013e6a:	6838      	ldr	r0, [r7, #0]
 8013e6c:	f001 f992 	bl	8015194 <RegionEU868GetPhyParam>
 8013e70:	4603      	mov	r3, r0
 8013e72:	60fb      	str	r3, [r7, #12]
 8013e74:	e001      	b.n	8013e7a <RegionGetPhyParam+0x26>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8013e76:	68bb      	ldr	r3, [r7, #8]
 8013e78:	60fb      	str	r3, [r7, #12]
 8013e7a:	2300      	movs	r3, #0
 8013e7c:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 8013e7e:	4618      	mov	r0, r3
 8013e80:	3710      	adds	r7, #16
 8013e82:	46bd      	mov	sp, r7
 8013e84:	bd80      	pop	{r7, pc}

08013e86 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8013e86:	b580      	push	{r7, lr}
 8013e88:	b082      	sub	sp, #8
 8013e8a:	af00      	add	r7, sp, #0
 8013e8c:	4603      	mov	r3, r0
 8013e8e:	6039      	str	r1, [r7, #0]
 8013e90:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013e92:	79fb      	ldrb	r3, [r7, #7]
 8013e94:	2b05      	cmp	r3, #5
 8013e96:	d103      	bne.n	8013ea0 <RegionSetBandTxDone+0x1a>
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
        CN470_SET_BAND_TX_DONE( );
        CN779_SET_BAND_TX_DONE( );
        EU433_SET_BAND_TX_DONE( );
        EU868_SET_BAND_TX_DONE( );
 8013e98:	6838      	ldr	r0, [r7, #0]
 8013e9a:	f001 fac5 	bl	8015428 <RegionEU868SetBandTxDone>
 8013e9e:	e000      	b.n	8013ea2 <RegionSetBandTxDone+0x1c>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8013ea0:	bf00      	nop
        }
    }
}
 8013ea2:	3708      	adds	r7, #8
 8013ea4:	46bd      	mov	sp, r7
 8013ea6:	bd80      	pop	{r7, pc}

08013ea8 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8013ea8:	b580      	push	{r7, lr}
 8013eaa:	b082      	sub	sp, #8
 8013eac:	af00      	add	r7, sp, #0
 8013eae:	4603      	mov	r3, r0
 8013eb0:	6039      	str	r1, [r7, #0]
 8013eb2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013eb4:	79fb      	ldrb	r3, [r7, #7]
 8013eb6:	2b05      	cmp	r3, #5
 8013eb8:	d103      	bne.n	8013ec2 <RegionInitDefaults+0x1a>
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
        CN470_INIT_DEFAULTS( );
        CN779_INIT_DEFAULTS( );
        EU433_INIT_DEFAULTS( );
        EU868_INIT_DEFAULTS( );
 8013eba:	6838      	ldr	r0, [r7, #0]
 8013ebc:	f001 fae0 	bl	8015480 <RegionEU868InitDefaults>
 8013ec0:	e000      	b.n	8013ec4 <RegionInitDefaults+0x1c>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8013ec2:	bf00      	nop
        }
    }
}
 8013ec4:	bf00      	nop
 8013ec6:	3708      	adds	r7, #8
 8013ec8:	46bd      	mov	sp, r7
 8013eca:	bd80      	pop	{r7, pc}

08013ecc <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8013ecc:	b580      	push	{r7, lr}
 8013ece:	b082      	sub	sp, #8
 8013ed0:	af00      	add	r7, sp, #0
 8013ed2:	4603      	mov	r3, r0
 8013ed4:	6039      	str	r1, [r7, #0]
 8013ed6:	71fb      	strb	r3, [r7, #7]
 8013ed8:	4613      	mov	r3, r2
 8013eda:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8013edc:	79fb      	ldrb	r3, [r7, #7]
 8013ede:	2b05      	cmp	r3, #5
 8013ee0:	d106      	bne.n	8013ef0 <RegionVerify+0x24>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8013ee2:	79bb      	ldrb	r3, [r7, #6]
 8013ee4:	4619      	mov	r1, r3
 8013ee6:	6838      	ldr	r0, [r7, #0]
 8013ee8:	f001 fb66 	bl	80155b8 <RegionEU868Verify>
 8013eec:	4603      	mov	r3, r0
 8013eee:	e000      	b.n	8013ef2 <RegionVerify+0x26>
        IN865_VERIFY( );
        US915_VERIFY( );
        RU864_VERIFY( );
        default:
        {
            return false;
 8013ef0:	2300      	movs	r3, #0
        }
    }
}
 8013ef2:	4618      	mov	r0, r3
 8013ef4:	3708      	adds	r7, #8
 8013ef6:	46bd      	mov	sp, r7
 8013ef8:	bd80      	pop	{r7, pc}

08013efa <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8013efa:	b580      	push	{r7, lr}
 8013efc:	b082      	sub	sp, #8
 8013efe:	af00      	add	r7, sp, #0
 8013f00:	4603      	mov	r3, r0
 8013f02:	6039      	str	r1, [r7, #0]
 8013f04:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013f06:	79fb      	ldrb	r3, [r7, #7]
 8013f08:	2b05      	cmp	r3, #5
 8013f0a:	d103      	bne.n	8013f14 <RegionApplyCFList+0x1a>
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
        CN470_APPLY_CF_LIST( );
        CN779_APPLY_CF_LIST( );
        EU433_APPLY_CF_LIST( );
        EU868_APPLY_CF_LIST( );
 8013f0c:	6838      	ldr	r0, [r7, #0]
 8013f0e:	f001 fbcf 	bl	80156b0 <RegionEU868ApplyCFList>
 8013f12:	e000      	b.n	8013f16 <RegionApplyCFList+0x1c>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8013f14:	bf00      	nop
        }
    }
}
 8013f16:	bf00      	nop
 8013f18:	3708      	adds	r7, #8
 8013f1a:	46bd      	mov	sp, r7
 8013f1c:	bd80      	pop	{r7, pc}

08013f1e <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8013f1e:	b580      	push	{r7, lr}
 8013f20:	b082      	sub	sp, #8
 8013f22:	af00      	add	r7, sp, #0
 8013f24:	4603      	mov	r3, r0
 8013f26:	6039      	str	r1, [r7, #0]
 8013f28:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013f2a:	79fb      	ldrb	r3, [r7, #7]
 8013f2c:	2b05      	cmp	r3, #5
 8013f2e:	d104      	bne.n	8013f3a <RegionChanMaskSet+0x1c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8013f30:	6838      	ldr	r0, [r7, #0]
 8013f32:	f001 fc31 	bl	8015798 <RegionEU868ChanMaskSet>
 8013f36:	4603      	mov	r3, r0
 8013f38:	e000      	b.n	8013f3c <RegionChanMaskSet+0x1e>
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8013f3a:	2300      	movs	r3, #0
        }
    }
}
 8013f3c:	4618      	mov	r0, r3
 8013f3e:	3708      	adds	r7, #8
 8013f40:	46bd      	mov	sp, r7
 8013f42:	bd80      	pop	{r7, pc}

08013f44 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8013f44:	b580      	push	{r7, lr}
 8013f46:	b082      	sub	sp, #8
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	603b      	str	r3, [r7, #0]
 8013f4c:	4603      	mov	r3, r0
 8013f4e:	71fb      	strb	r3, [r7, #7]
 8013f50:	460b      	mov	r3, r1
 8013f52:	71bb      	strb	r3, [r7, #6]
 8013f54:	4613      	mov	r3, r2
 8013f56:	717b      	strb	r3, [r7, #5]
    switch( region )
 8013f58:	79fb      	ldrb	r3, [r7, #7]
 8013f5a:	2b05      	cmp	r3, #5
 8013f5c:	d107      	bne.n	8013f6e <RegionComputeRxWindowParameters+0x2a>
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
        CN470_COMPUTE_RX_WINDOW_PARAMETERS( );
        CN779_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU433_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8013f5e:	7979      	ldrb	r1, [r7, #5]
 8013f60:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8013f64:	693b      	ldr	r3, [r7, #16]
 8013f66:	683a      	ldr	r2, [r7, #0]
 8013f68:	f001 fc40 	bl	80157ec <RegionEU868ComputeRxWindowParameters>
 8013f6c:	e000      	b.n	8013f70 <RegionComputeRxWindowParameters+0x2c>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8013f6e:	bf00      	nop
        }
    }
}
 8013f70:	bf00      	nop
 8013f72:	3708      	adds	r7, #8
 8013f74:	46bd      	mov	sp, r7
 8013f76:	bd80      	pop	{r7, pc}

08013f78 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8013f78:	b580      	push	{r7, lr}
 8013f7a:	b084      	sub	sp, #16
 8013f7c:	af00      	add	r7, sp, #0
 8013f7e:	4603      	mov	r3, r0
 8013f80:	60b9      	str	r1, [r7, #8]
 8013f82:	607a      	str	r2, [r7, #4]
 8013f84:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8013f86:	7bfb      	ldrb	r3, [r7, #15]
 8013f88:	2b05      	cmp	r3, #5
 8013f8a:	d105      	bne.n	8013f98 <RegionRxConfig+0x20>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8013f8c:	6879      	ldr	r1, [r7, #4]
 8013f8e:	68b8      	ldr	r0, [r7, #8]
 8013f90:	f001 fc86 	bl	80158a0 <RegionEU868RxConfig>
 8013f94:	4603      	mov	r3, r0
 8013f96:	e000      	b.n	8013f9a <RegionRxConfig+0x22>
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8013f98:	2300      	movs	r3, #0
        }
    }
}
 8013f9a:	4618      	mov	r0, r3
 8013f9c:	3710      	adds	r7, #16
 8013f9e:	46bd      	mov	sp, r7
 8013fa0:	bd80      	pop	{r7, pc}

08013fa2 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8013fa2:	b580      	push	{r7, lr}
 8013fa4:	b084      	sub	sp, #16
 8013fa6:	af00      	add	r7, sp, #0
 8013fa8:	60b9      	str	r1, [r7, #8]
 8013faa:	607a      	str	r2, [r7, #4]
 8013fac:	603b      	str	r3, [r7, #0]
 8013fae:	4603      	mov	r3, r0
 8013fb0:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8013fb2:	7bfb      	ldrb	r3, [r7, #15]
 8013fb4:	2b05      	cmp	r3, #5
 8013fb6:	d106      	bne.n	8013fc6 <RegionTxConfig+0x24>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8013fb8:	683a      	ldr	r2, [r7, #0]
 8013fba:	6879      	ldr	r1, [r7, #4]
 8013fbc:	68b8      	ldr	r0, [r7, #8]
 8013fbe:	f001 fd3f 	bl	8015a40 <RegionEU868TxConfig>
 8013fc2:	4603      	mov	r3, r0
 8013fc4:	e000      	b.n	8013fc8 <RegionTxConfig+0x26>
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8013fc6:	2300      	movs	r3, #0
        }
    }
}
 8013fc8:	4618      	mov	r0, r3
 8013fca:	3710      	adds	r7, #16
 8013fcc:	46bd      	mov	sp, r7
 8013fce:	bd80      	pop	{r7, pc}

08013fd0 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8013fd0:	b580      	push	{r7, lr}
 8013fd2:	b086      	sub	sp, #24
 8013fd4:	af02      	add	r7, sp, #8
 8013fd6:	60b9      	str	r1, [r7, #8]
 8013fd8:	607a      	str	r2, [r7, #4]
 8013fda:	603b      	str	r3, [r7, #0]
 8013fdc:	4603      	mov	r3, r0
 8013fde:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8013fe0:	7bfb      	ldrb	r3, [r7, #15]
 8013fe2:	2b05      	cmp	r3, #5
 8013fe4:	d109      	bne.n	8013ffa <RegionLinkAdrReq+0x2a>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8013fe6:	69fb      	ldr	r3, [r7, #28]
 8013fe8:	9300      	str	r3, [sp, #0]
 8013fea:	69bb      	ldr	r3, [r7, #24]
 8013fec:	683a      	ldr	r2, [r7, #0]
 8013fee:	6879      	ldr	r1, [r7, #4]
 8013ff0:	68b8      	ldr	r0, [r7, #8]
 8013ff2:	f001 fdf5 	bl	8015be0 <RegionEU868LinkAdrReq>
 8013ff6:	4603      	mov	r3, r0
 8013ff8:	e000      	b.n	8013ffc <RegionLinkAdrReq+0x2c>
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8013ffa:	2300      	movs	r3, #0
        }
    }
}
 8013ffc:	4618      	mov	r0, r3
 8013ffe:	3710      	adds	r7, #16
 8014000:	46bd      	mov	sp, r7
 8014002:	bd80      	pop	{r7, pc}

08014004 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8014004:	b580      	push	{r7, lr}
 8014006:	b082      	sub	sp, #8
 8014008:	af00      	add	r7, sp, #0
 801400a:	4603      	mov	r3, r0
 801400c:	6039      	str	r1, [r7, #0]
 801400e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014010:	79fb      	ldrb	r3, [r7, #7]
 8014012:	2b05      	cmp	r3, #5
 8014014:	d104      	bne.n	8014020 <RegionRxParamSetupReq+0x1c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8014016:	6838      	ldr	r0, [r7, #0]
 8014018:	f001 ff04 	bl	8015e24 <RegionEU868RxParamSetupReq>
 801401c:	4603      	mov	r3, r0
 801401e:	e000      	b.n	8014022 <RegionRxParamSetupReq+0x1e>
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8014020:	2300      	movs	r3, #0
        }
    }
}
 8014022:	4618      	mov	r0, r3
 8014024:	3708      	adds	r7, #8
 8014026:	46bd      	mov	sp, r7
 8014028:	bd80      	pop	{r7, pc}

0801402a <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 801402a:	b580      	push	{r7, lr}
 801402c:	b082      	sub	sp, #8
 801402e:	af00      	add	r7, sp, #0
 8014030:	4603      	mov	r3, r0
 8014032:	6039      	str	r1, [r7, #0]
 8014034:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014036:	79fb      	ldrb	r3, [r7, #7]
 8014038:	2b05      	cmp	r3, #5
 801403a:	d104      	bne.n	8014046 <RegionNewChannelReq+0x1c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 801403c:	6838      	ldr	r0, [r7, #0]
 801403e:	f001 ff2f 	bl	8015ea0 <RegionEU868NewChannelReq>
 8014042:	4603      	mov	r3, r0
 8014044:	e000      	b.n	8014048 <RegionNewChannelReq+0x1e>
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8014046:	2300      	movs	r3, #0
        }
    }
}
 8014048:	4618      	mov	r0, r3
 801404a:	3708      	adds	r7, #8
 801404c:	46bd      	mov	sp, r7
 801404e:	bd80      	pop	{r7, pc}

08014050 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8014050:	b580      	push	{r7, lr}
 8014052:	b082      	sub	sp, #8
 8014054:	af00      	add	r7, sp, #0
 8014056:	4603      	mov	r3, r0
 8014058:	6039      	str	r1, [r7, #0]
 801405a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801405c:	79fb      	ldrb	r3, [r7, #7]
 801405e:	2b05      	cmp	r3, #5
 8014060:	d104      	bne.n	801406c <RegionTxParamSetupReq+0x1c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8014062:	6838      	ldr	r0, [r7, #0]
 8014064:	f001 ff7a 	bl	8015f5c <RegionEU868TxParamSetupReq>
 8014068:	4603      	mov	r3, r0
 801406a:	e000      	b.n	801406e <RegionTxParamSetupReq+0x1e>
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 801406c:	2300      	movs	r3, #0
        }
    }
}
 801406e:	4618      	mov	r0, r3
 8014070:	3708      	adds	r7, #8
 8014072:	46bd      	mov	sp, r7
 8014074:	bd80      	pop	{r7, pc}

08014076 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8014076:	b580      	push	{r7, lr}
 8014078:	b082      	sub	sp, #8
 801407a:	af00      	add	r7, sp, #0
 801407c:	4603      	mov	r3, r0
 801407e:	6039      	str	r1, [r7, #0]
 8014080:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014082:	79fb      	ldrb	r3, [r7, #7]
 8014084:	2b05      	cmp	r3, #5
 8014086:	d104      	bne.n	8014092 <RegionDlChannelReq+0x1c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8014088:	6838      	ldr	r0, [r7, #0]
 801408a:	f001 ff73 	bl	8015f74 <RegionEU868DlChannelReq>
 801408e:	4603      	mov	r3, r0
 8014090:	e000      	b.n	8014094 <RegionDlChannelReq+0x1e>
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8014092:	2300      	movs	r3, #0
        }
    }
}
 8014094:	4618      	mov	r0, r3
 8014096:	3708      	adds	r7, #8
 8014098:	46bd      	mov	sp, r7
 801409a:	bd80      	pop	{r7, pc}

0801409c <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 801409c:	b580      	push	{r7, lr}
 801409e:	b082      	sub	sp, #8
 80140a0:	af00      	add	r7, sp, #0
 80140a2:	4603      	mov	r3, r0
 80140a4:	71fb      	strb	r3, [r7, #7]
 80140a6:	460b      	mov	r3, r1
 80140a8:	71bb      	strb	r3, [r7, #6]
 80140aa:	4613      	mov	r3, r2
 80140ac:	717b      	strb	r3, [r7, #5]
    switch( region )
 80140ae:	79fb      	ldrb	r3, [r7, #7]
 80140b0:	2b05      	cmp	r3, #5
 80140b2:	d108      	bne.n	80140c6 <RegionAlternateDr+0x2a>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 80140b4:	797a      	ldrb	r2, [r7, #5]
 80140b6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80140ba:	4611      	mov	r1, r2
 80140bc:	4618      	mov	r0, r3
 80140be:	f001 ff9d 	bl	8015ffc <RegionEU868AlternateDr>
 80140c2:	4603      	mov	r3, r0
 80140c4:	e000      	b.n	80140c8 <RegionAlternateDr+0x2c>
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 80140c6:	2300      	movs	r3, #0
        }
    }
}
 80140c8:	4618      	mov	r0, r3
 80140ca:	3708      	adds	r7, #8
 80140cc:	46bd      	mov	sp, r7
 80140ce:	bd80      	pop	{r7, pc}

080140d0 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80140d0:	b580      	push	{r7, lr}
 80140d2:	b084      	sub	sp, #16
 80140d4:	af00      	add	r7, sp, #0
 80140d6:	60b9      	str	r1, [r7, #8]
 80140d8:	607a      	str	r2, [r7, #4]
 80140da:	603b      	str	r3, [r7, #0]
 80140dc:	4603      	mov	r3, r0
 80140de:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80140e0:	7bfb      	ldrb	r3, [r7, #15]
 80140e2:	2b05      	cmp	r3, #5
 80140e4:	d107      	bne.n	80140f6 <RegionNextChannel+0x26>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 80140e6:	69bb      	ldr	r3, [r7, #24]
 80140e8:	683a      	ldr	r2, [r7, #0]
 80140ea:	6879      	ldr	r1, [r7, #4]
 80140ec:	68b8      	ldr	r0, [r7, #8]
 80140ee:	f001 ff95 	bl	801601c <RegionEU868NextChannel>
 80140f2:	4603      	mov	r3, r0
 80140f4:	e000      	b.n	80140f8 <RegionNextChannel+0x28>
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80140f6:	2309      	movs	r3, #9
        }
    }
}
 80140f8:	4618      	mov	r0, r3
 80140fa:	3710      	adds	r7, #16
 80140fc:	46bd      	mov	sp, r7
 80140fe:	bd80      	pop	{r7, pc}

08014100 <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 8014100:	b580      	push	{r7, lr}
 8014102:	b082      	sub	sp, #8
 8014104:	af00      	add	r7, sp, #0
 8014106:	4603      	mov	r3, r0
 8014108:	6039      	str	r1, [r7, #0]
 801410a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801410c:	79fb      	ldrb	r3, [r7, #7]
 801410e:	2b05      	cmp	r3, #5
 8014110:	d103      	bne.n	801411a <RegionSetContinuousWave+0x1a>
        AS923_SET_CONTINUOUS_WAVE( );
        AU915_SET_CONTINUOUS_WAVE( );
        CN470_SET_CONTINUOUS_WAVE( );
        CN779_SET_CONTINUOUS_WAVE( );
        EU433_SET_CONTINUOUS_WAVE( );
        EU868_SET_CONTINUOUS_WAVE( );
 8014112:	6838      	ldr	r0, [r7, #0]
 8014114:	f002 f8fa 	bl	801630c <RegionEU868SetContinuousWave>
 8014118:	e000      	b.n	801411c <RegionSetContinuousWave+0x1c>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 801411a:	bf00      	nop
        }
    }
}
 801411c:	bf00      	nop
 801411e:	3708      	adds	r7, #8
 8014120:	46bd      	mov	sp, r7
 8014122:	bd80      	pop	{r7, pc}

08014124 <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8014124:	b590      	push	{r4, r7, lr}
 8014126:	b083      	sub	sp, #12
 8014128:	af00      	add	r7, sp, #0
 801412a:	4604      	mov	r4, r0
 801412c:	4608      	mov	r0, r1
 801412e:	4611      	mov	r1, r2
 8014130:	461a      	mov	r2, r3
 8014132:	4623      	mov	r3, r4
 8014134:	71fb      	strb	r3, [r7, #7]
 8014136:	4603      	mov	r3, r0
 8014138:	71bb      	strb	r3, [r7, #6]
 801413a:	460b      	mov	r3, r1
 801413c:	717b      	strb	r3, [r7, #5]
 801413e:	4613      	mov	r3, r2
 8014140:	713b      	strb	r3, [r7, #4]
    switch( region )
 8014142:	79fb      	ldrb	r3, [r7, #7]
 8014144:	2b05      	cmp	r3, #5
 8014146:	d109      	bne.n	801415c <RegionApplyDrOffset+0x38>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8014148:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801414c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8014150:	79bb      	ldrb	r3, [r7, #6]
 8014152:	4618      	mov	r0, r3
 8014154:	f002 f928 	bl	80163a8 <RegionEU868ApplyDrOffset>
 8014158:	4603      	mov	r3, r0
 801415a:	e000      	b.n	801415e <RegionApplyDrOffset+0x3a>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 801415c:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 801415e:	4618      	mov	r0, r3
 8014160:	370c      	adds	r7, #12
 8014162:	46bd      	mov	sp, r7
 8014164:	bd90      	pop	{r4, r7, pc}
	...

08014168 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8014168:	b480      	push	{r7}
 801416a:	b083      	sub	sp, #12
 801416c:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 801416e:	4b04      	ldr	r3, [pc, #16]	; (8014180 <RegionGetVersion+0x18>)
 8014170:	607b      	str	r3, [r7, #4]

    return version;
 8014172:	687b      	ldr	r3, [r7, #4]
}
 8014174:	4618      	mov	r0, r3
 8014176:	370c      	adds	r7, #12
 8014178:	46bd      	mov	sp, r7
 801417a:	bc80      	pop	{r7}
 801417c:	4770      	bx	lr
 801417e:	bf00      	nop
 8014180:	01000300 	.word	0x01000300

08014184 <GetDutyCycle>:
        ( ( ( N ) + ( D ) - 1 ) / ( D ) ) :                                    \
        ( ( N ) / ( D ) )                                                      \
    )

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8014184:	b480      	push	{r7}
 8014186:	b087      	sub	sp, #28
 8014188:	af00      	add	r7, sp, #0
 801418a:	60f8      	str	r0, [r7, #12]
 801418c:	4608      	mov	r0, r1
 801418e:	4639      	mov	r1, r7
 8014190:	e881 000c 	stmia.w	r1, {r2, r3}
 8014194:	4603      	mov	r3, r0
 8014196:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8014198:	68fb      	ldr	r3, [r7, #12]
 801419a:	881b      	ldrh	r3, [r3, #0]
 801419c:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 801419e:	7afb      	ldrb	r3, [r7, #11]
 80141a0:	f083 0301 	eor.w	r3, r3, #1
 80141a4:	b2db      	uxtb	r3, r3
 80141a6:	2b00      	cmp	r3, #0
 80141a8:	d01b      	beq.n	80141e2 <GetDutyCycle+0x5e>
    {
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;
 80141aa:	f242 7310 	movw	r3, #10000	; 0x2710
 80141ae:	82bb      	strh	r3, [r7, #20]

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 80141b0:	683b      	ldr	r3, [r7, #0]
 80141b2:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80141b6:	d202      	bcs.n	80141be <GetDutyCycle+0x3a>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 80141b8:	2364      	movs	r3, #100	; 0x64
 80141ba:	82bb      	strh	r3, [r7, #20]
 80141bc:	e00b      	b.n	80141d6 <GetDutyCycle+0x52>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 80141be:	683b      	ldr	r3, [r7, #0]
 80141c0:	f649 22af 	movw	r2, #39599	; 0x9aaf
 80141c4:	4293      	cmp	r3, r2
 80141c6:	d803      	bhi.n	80141d0 <GetDutyCycle+0x4c>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 80141c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80141cc:	82bb      	strh	r3, [r7, #20]
 80141ce:	e002      	b.n	80141d6 <GetDutyCycle+0x52>
        }
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 80141d0:	f242 7310 	movw	r3, #10000	; 0x2710
 80141d4:	82bb      	strh	r3, [r7, #20]
        }
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 80141d6:	8aba      	ldrh	r2, [r7, #20]
 80141d8:	8afb      	ldrh	r3, [r7, #22]
 80141da:	4293      	cmp	r3, r2
 80141dc:	bf38      	it	cc
 80141de:	4613      	movcc	r3, r2
 80141e0:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 80141e2:	8afb      	ldrh	r3, [r7, #22]
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	d101      	bne.n	80141ec <GetDutyCycle+0x68>
    {
        dutyCycle = 1;
 80141e8:	2301      	movs	r3, #1
 80141ea:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 80141ec:	8afb      	ldrh	r3, [r7, #22]
}
 80141ee:	4618      	mov	r0, r3
 80141f0:	371c      	adds	r7, #28
 80141f2:	46bd      	mov	sp, r7
 80141f4:	bc80      	pop	{r7}
 80141f6:	4770      	bx	lr

080141f8 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 80141f8:	b580      	push	{r7, lr}
 80141fa:	b08e      	sub	sp, #56	; 0x38
 80141fc:	af02      	add	r7, sp, #8
 80141fe:	60f8      	str	r0, [r7, #12]
 8014200:	4608      	mov	r0, r1
 8014202:	4639      	mov	r1, r7
 8014204:	e881 000c 	stmia.w	r1, {r2, r3}
 8014208:	4603      	mov	r3, r0
 801420a:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 801420c:	68fb      	ldr	r3, [r7, #12]
 801420e:	881b      	ldrh	r3, [r3, #0]
 8014210:	857b      	strh	r3, [r7, #42]	; 0x2a
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8014212:	4b4b      	ldr	r3, [pc, #300]	; (8014340 <SetMaxTimeCredits+0x148>)
 8014214:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 8014216:	463b      	mov	r3, r7
 8014218:	e893 0003 	ldmia.w	r3, {r0, r1}
 801421c:	f005 fc2a 	bl	8019a74 <SysTimeToMs>
 8014220:	6278      	str	r0, [r7, #36]	; 0x24
    SysTime_t timeDiff = { 0 };
 8014222:	f107 0314 	add.w	r3, r7, #20
 8014226:	2200      	movs	r2, #0
 8014228:	601a      	str	r2, [r3, #0]
 801422a:	605a      	str	r2, [r3, #4]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801422c:	7af9      	ldrb	r1, [r7, #11]
 801422e:	463b      	mov	r3, r7
 8014230:	cb0c      	ldmia	r3, {r2, r3}
 8014232:	68f8      	ldr	r0, [r7, #12]
 8014234:	f7ff ffa6 	bl	8014184 <GetDutyCycle>
 8014238:	4603      	mov	r3, r0
 801423a:	857b      	strh	r3, [r7, #42]	; 0x2a

    if( joined == false )
 801423c:	7afb      	ldrb	r3, [r7, #11]
 801423e:	f083 0301 	eor.w	r3, r3, #1
 8014242:	b2db      	uxtb	r3, r3
 8014244:	2b00      	cmp	r3, #0
 8014246:	d062      	beq.n	801430e <SetMaxTimeCredits+0x116>
    {
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 8014248:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801424a:	2b64      	cmp	r3, #100	; 0x64
 801424c:	d105      	bne.n	801425a <SetMaxTimeCredits+0x62>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801424e:	4b3c      	ldr	r3, [pc, #240]	; (8014340 <SetMaxTimeCredits+0x148>)
 8014250:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 8014252:	68fb      	ldr	r3, [r7, #12]
 8014254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014256:	609a      	str	r2, [r3, #8]
 8014258:	e00b      	b.n	8014272 <SetMaxTimeCredits+0x7a>
        }
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 801425a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801425c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8014260:	d105      	bne.n	801426e <SetMaxTimeCredits+0x76>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 8014262:	4b38      	ldr	r3, [pc, #224]	; (8014344 <SetMaxTimeCredits+0x14c>)
 8014264:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 8014266:	68fb      	ldr	r3, [r7, #12]
 8014268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801426a:	609a      	str	r2, [r3, #8]
 801426c:	e001      	b.n	8014272 <SetMaxTimeCredits+0x7a>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 801426e:	4b36      	ldr	r3, [pc, #216]	; (8014348 <SetMaxTimeCredits+0x150>)
 8014270:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 8014272:	68fb      	ldr	r3, [r7, #12]
 8014274:	689a      	ldr	r2, [r3, #8]
 8014276:	f107 031c 	add.w	r3, r7, #28
 801427a:	4611      	mov	r1, r2
 801427c:	4618      	mov	r0, r3
 801427e:	f005 fc21 	bl	8019ac4 <SysTimeFromMs>
 8014282:	f107 0014 	add.w	r0, r7, #20
 8014286:	6a3b      	ldr	r3, [r7, #32]
 8014288:	9300      	str	r3, [sp, #0]
 801428a:	69fb      	ldr	r3, [r7, #28]
 801428c:	463a      	mov	r2, r7
 801428e:	ca06      	ldmia	r2, {r1, r2}
 8014290:	f005 fb31 	bl	80198f6 <SysTimeSub>

        // Verify if we have to assign the maximum credits in cases
        // of the preconditions have changed.
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8014294:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8014298:	f083 0301 	eor.w	r3, r3, #1
 801429c:	b2db      	uxtb	r3, r3
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d006      	beq.n	80142b0 <SetMaxTimeCredits+0xb8>
 80142a2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80142a6:	f083 0301 	eor.w	r3, r3, #1
 80142aa:	b2db      	uxtb	r3, r3
 80142ac:	2b00      	cmp	r3, #0
 80142ae:	d108      	bne.n	80142c2 <SetMaxTimeCredits+0xca>
            ( band->MaxTimeCredits != maxCredits ) ||
 80142b0:	68fb      	ldr	r3, [r7, #12]
 80142b2:	691b      	ldr	r3, [r3, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 80142b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80142b6:	429a      	cmp	r2, r3
 80142b8:	d103      	bne.n	80142c2 <SetMaxTimeCredits+0xca>
            ( timeDiff.Seconds >= BACKOFF_24_HOURS_IN_S ) )
 80142ba:	697b      	ldr	r3, [r7, #20]
            ( band->MaxTimeCredits != maxCredits ) ||
 80142bc:	4a23      	ldr	r2, [pc, #140]	; (801434c <SetMaxTimeCredits+0x154>)
 80142be:	4293      	cmp	r3, r2
 80142c0:	d92f      	bls.n	8014322 <SetMaxTimeCredits+0x12a>
        {
            band->TimeCredits = maxCredits;
 80142c2:	68fb      	ldr	r3, [r7, #12]
 80142c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80142c6:	60da      	str	r2, [r3, #12]

            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 80142c8:	683b      	ldr	r3, [r7, #0]
 80142ca:	4a21      	ldr	r2, [pc, #132]	; (8014350 <SetMaxTimeCredits+0x158>)
 80142cc:	4293      	cmp	r3, r2
 80142ce:	d928      	bls.n	8014322 <SetMaxTimeCredits+0x12a>
            {
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 80142d0:	683b      	ldr	r3, [r7, #0]
 80142d2:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 80142d6:	3b30      	subs	r3, #48	; 0x30
 80142d8:	4a1e      	ldr	r2, [pc, #120]	; (8014354 <SetMaxTimeCredits+0x15c>)
 80142da:	fba2 2303 	umull	r2, r3, r2, r3
 80142de:	0c1b      	lsrs	r3, r3, #16
 80142e0:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 80142e2:	697b      	ldr	r3, [r7, #20]
 80142e4:	4a1c      	ldr	r2, [pc, #112]	; (8014358 <SetMaxTimeCredits+0x160>)
 80142e6:	fb02 f303 	mul.w	r3, r2, r3
 80142ea:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 80142ec:	697b      	ldr	r3, [r7, #20]
 80142ee:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 80142f2:	3330      	adds	r3, #48	; 0x30
 80142f4:	617b      	str	r3, [r7, #20]
                timeDiff.SubSeconds = 0;
 80142f6:	2300      	movs	r3, #0
 80142f8:	833b      	strh	r3, [r7, #24]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 80142fa:	f107 0314 	add.w	r3, r7, #20
 80142fe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014302:	f005 fbb7 	bl	8019a74 <SysTimeToMs>
 8014306:	4602      	mov	r2, r0
 8014308:	68fb      	ldr	r3, [r7, #12]
 801430a:	609a      	str	r2, [r3, #8]
 801430c:	e009      	b.n	8014322 <SetMaxTimeCredits+0x12a>
            }
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 801430e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8014312:	f083 0301 	eor.w	r3, r3, #1
 8014316:	b2db      	uxtb	r3, r3
 8014318:	2b00      	cmp	r3, #0
 801431a:	d002      	beq.n	8014322 <SetMaxTimeCredits+0x12a>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 801431c:	68fb      	ldr	r3, [r7, #12]
 801431e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014320:	60da      	str	r2, [r3, #12]
        }
    }

    // Assign the max credits if its the first time
    if( band->LastBandUpdateTime == 0 )
 8014322:	68fb      	ldr	r3, [r7, #12]
 8014324:	685b      	ldr	r3, [r3, #4]
 8014326:	2b00      	cmp	r3, #0
 8014328:	d102      	bne.n	8014330 <SetMaxTimeCredits+0x138>
    {
        band->TimeCredits = maxCredits;
 801432a:	68fb      	ldr	r3, [r7, #12]
 801432c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801432e:	60da      	str	r2, [r3, #12]
    }

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8014330:	68fb      	ldr	r3, [r7, #12]
 8014332:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014334:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 8014336:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
}
 8014338:	4618      	mov	r0, r3
 801433a:	3730      	adds	r7, #48	; 0x30
 801433c:	46bd      	mov	sp, r7
 801433e:	bd80      	pop	{r7, pc}
 8014340:	001b7740 	.word	0x001b7740
 8014344:	0112a880 	.word	0x0112a880
 8014348:	02932e00 	.word	0x02932e00
 801434c:	0001517f 	.word	0x0001517f
 8014350:	0001ec2f 	.word	0x0001ec2f
 8014354:	c22e4507 	.word	0xc22e4507
 8014358:	00015180 	.word	0x00015180

0801435c <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 801435c:	b580      	push	{r7, lr}
 801435e:	b086      	sub	sp, #24
 8014360:	af02      	add	r7, sp, #8
 8014362:	6078      	str	r0, [r7, #4]
 8014364:	4608      	mov	r0, r1
 8014366:	4611      	mov	r1, r2
 8014368:	461a      	mov	r2, r3
 801436a:	4603      	mov	r3, r0
 801436c:	70fb      	strb	r3, [r7, #3]
 801436e:	460b      	mov	r3, r1
 8014370:	70bb      	strb	r3, [r7, #2]
 8014372:	4613      	mov	r3, r2
 8014374:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8014376:	78f9      	ldrb	r1, [r7, #3]
 8014378:	787b      	ldrb	r3, [r7, #1]
 801437a:	9301      	str	r3, [sp, #4]
 801437c:	78bb      	ldrb	r3, [r7, #2]
 801437e:	9300      	str	r3, [sp, #0]
 8014380:	f107 0318 	add.w	r3, r7, #24
 8014384:	cb0c      	ldmia	r3, {r2, r3}
 8014386:	6878      	ldr	r0, [r7, #4]
 8014388:	f7ff ff36 	bl	80141f8 <SetMaxTimeCredits>
 801438c:	4603      	mov	r3, r0
 801438e:	81fb      	strh	r3, [r7, #14]
                                            dutyCycleEnabled, lastTxIsJoinRequest );

    if( joined == true )
 8014390:	78fb      	ldrb	r3, [r7, #3]
 8014392:	2b00      	cmp	r3, #0
 8014394:	d00a      	beq.n	80143ac <UpdateTimeCredits+0x50>
    {
        // Apply a sliding window for the duty cycle with collection and speding
        // credits.
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	685b      	ldr	r3, [r3, #4]
 801439a:	4618      	mov	r0, r3
 801439c:	f006 f8a2 	bl	801a4e4 <UTIL_TIMER_GetElapsedTime>
 80143a0:	4602      	mov	r2, r0
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	68db      	ldr	r3, [r3, #12]
 80143a6:	441a      	add	r2, r3
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	60da      	str	r2, [r3, #12]
    }

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	68da      	ldr	r2, [r3, #12]
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	691b      	ldr	r3, [r3, #16]
 80143b4:	429a      	cmp	r2, r3
 80143b6:	d903      	bls.n	80143c0 <UpdateTimeCredits+0x64>
    {
        band->TimeCredits = band->MaxTimeCredits;
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	691a      	ldr	r2, [r3, #16]
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	60da      	str	r2, [r3, #12]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	6a3a      	ldr	r2, [r7, #32]
 80143c4:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 80143c6:	89fb      	ldrh	r3, [r7, #14]
}
 80143c8:	4618      	mov	r0, r3
 80143ca:	3710      	adds	r7, #16
 80143cc:	46bd      	mov	sp, r7
 80143ce:	bd80      	pop	{r7, pc}

080143d0 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 80143d0:	b480      	push	{r7}
 80143d2:	b085      	sub	sp, #20
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	4603      	mov	r3, r0
 80143d8:	460a      	mov	r2, r1
 80143da:	80fb      	strh	r3, [r7, #6]
 80143dc:	4613      	mov	r3, r2
 80143de:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 80143e0:	2300      	movs	r3, #0
 80143e2:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 80143e4:	2300      	movs	r3, #0
 80143e6:	73bb      	strb	r3, [r7, #14]
 80143e8:	e011      	b.n	801440e <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 80143ea:	88fa      	ldrh	r2, [r7, #6]
 80143ec:	7bbb      	ldrb	r3, [r7, #14]
 80143ee:	2101      	movs	r1, #1
 80143f0:	fa01 f303 	lsl.w	r3, r1, r3
 80143f4:	401a      	ands	r2, r3
 80143f6:	7bbb      	ldrb	r3, [r7, #14]
 80143f8:	2101      	movs	r1, #1
 80143fa:	fa01 f303 	lsl.w	r3, r1, r3
 80143fe:	429a      	cmp	r2, r3
 8014400:	d102      	bne.n	8014408 <CountChannels+0x38>
        {
            nbActiveBits++;
 8014402:	7bfb      	ldrb	r3, [r7, #15]
 8014404:	3301      	adds	r3, #1
 8014406:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8014408:	7bbb      	ldrb	r3, [r7, #14]
 801440a:	3301      	adds	r3, #1
 801440c:	73bb      	strb	r3, [r7, #14]
 801440e:	7bba      	ldrb	r2, [r7, #14]
 8014410:	797b      	ldrb	r3, [r7, #5]
 8014412:	429a      	cmp	r2, r3
 8014414:	d3e9      	bcc.n	80143ea <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8014416:	7bfb      	ldrb	r3, [r7, #15]
}
 8014418:	4618      	mov	r0, r3
 801441a:	3714      	adds	r7, #20
 801441c:	46bd      	mov	sp, r7
 801441e:	bc80      	pop	{r7}
 8014420:	4770      	bx	lr

08014422 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8014422:	b580      	push	{r7, lr}
 8014424:	b084      	sub	sp, #16
 8014426:	af00      	add	r7, sp, #0
 8014428:	6039      	str	r1, [r7, #0]
 801442a:	4611      	mov	r1, r2
 801442c:	461a      	mov	r2, r3
 801442e:	4603      	mov	r3, r0
 8014430:	71fb      	strb	r3, [r7, #7]
 8014432:	460b      	mov	r3, r1
 8014434:	71bb      	strb	r3, [r7, #6]
 8014436:	4613      	mov	r3, r2
 8014438:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 801443a:	f997 2018 	ldrsb.w	r2, [r7, #24]
 801443e:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8014442:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014446:	4618      	mov	r0, r3
 8014448:	f000 f85d 	bl	8014506 <RegionCommonValueInRange>
 801444c:	4603      	mov	r3, r0
 801444e:	2b00      	cmp	r3, #0
 8014450:	d101      	bne.n	8014456 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8014452:	2300      	movs	r3, #0
 8014454:	e053      	b.n	80144fe <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8014456:	2300      	movs	r3, #0
 8014458:	73fb      	strb	r3, [r7, #15]
 801445a:	2300      	movs	r3, #0
 801445c:	73bb      	strb	r3, [r7, #14]
 801445e:	e049      	b.n	80144f4 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8014460:	2300      	movs	r3, #0
 8014462:	737b      	strb	r3, [r7, #13]
 8014464:	e03d      	b.n	80144e2 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8014466:	7bbb      	ldrb	r3, [r7, #14]
 8014468:	005b      	lsls	r3, r3, #1
 801446a:	683a      	ldr	r2, [r7, #0]
 801446c:	4413      	add	r3, r2
 801446e:	881b      	ldrh	r3, [r3, #0]
 8014470:	461a      	mov	r2, r3
 8014472:	7b7b      	ldrb	r3, [r7, #13]
 8014474:	fa42 f303 	asr.w	r3, r2, r3
 8014478:	f003 0301 	and.w	r3, r3, #1
 801447c:	2b00      	cmp	r3, #0
 801447e:	d02d      	beq.n	80144dc <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8014480:	7bfa      	ldrb	r2, [r7, #15]
 8014482:	7b7b      	ldrb	r3, [r7, #13]
 8014484:	4413      	add	r3, r2
 8014486:	461a      	mov	r2, r3
 8014488:	4613      	mov	r3, r2
 801448a:	005b      	lsls	r3, r3, #1
 801448c:	4413      	add	r3, r2
 801448e:	009b      	lsls	r3, r3, #2
 8014490:	461a      	mov	r2, r3
 8014492:	69fb      	ldr	r3, [r7, #28]
 8014494:	4413      	add	r3, r2
 8014496:	7a1b      	ldrb	r3, [r3, #8]
 8014498:	f343 0303 	sbfx	r3, r3, #0, #4
 801449c:	b25b      	sxtb	r3, r3
 801449e:	f003 030f 	and.w	r3, r3, #15
 80144a2:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 80144a4:	7bfa      	ldrb	r2, [r7, #15]
 80144a6:	7b7b      	ldrb	r3, [r7, #13]
 80144a8:	4413      	add	r3, r2
 80144aa:	461a      	mov	r2, r3
 80144ac:	4613      	mov	r3, r2
 80144ae:	005b      	lsls	r3, r3, #1
 80144b0:	4413      	add	r3, r2
 80144b2:	009b      	lsls	r3, r3, #2
 80144b4:	461a      	mov	r2, r3
 80144b6:	69fb      	ldr	r3, [r7, #28]
 80144b8:	4413      	add	r3, r2
 80144ba:	7a1b      	ldrb	r3, [r3, #8]
 80144bc:	f343 1303 	sbfx	r3, r3, #4, #4
 80144c0:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 80144c2:	f003 030f 	and.w	r3, r3, #15
 80144c6:	b25a      	sxtb	r2, r3
 80144c8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80144cc:	4618      	mov	r0, r3
 80144ce:	f000 f81a 	bl	8014506 <RegionCommonValueInRange>
 80144d2:	4603      	mov	r3, r0
 80144d4:	2b01      	cmp	r3, #1
 80144d6:	d101      	bne.n	80144dc <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 80144d8:	2301      	movs	r3, #1
 80144da:	e010      	b.n	80144fe <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 80144dc:	7b7b      	ldrb	r3, [r7, #13]
 80144de:	3301      	adds	r3, #1
 80144e0:	737b      	strb	r3, [r7, #13]
 80144e2:	7b7b      	ldrb	r3, [r7, #13]
 80144e4:	2b0f      	cmp	r3, #15
 80144e6:	d9be      	bls.n	8014466 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80144e8:	7bfb      	ldrb	r3, [r7, #15]
 80144ea:	3310      	adds	r3, #16
 80144ec:	73fb      	strb	r3, [r7, #15]
 80144ee:	7bbb      	ldrb	r3, [r7, #14]
 80144f0:	3301      	adds	r3, #1
 80144f2:	73bb      	strb	r3, [r7, #14]
 80144f4:	7bfa      	ldrb	r2, [r7, #15]
 80144f6:	79fb      	ldrb	r3, [r7, #7]
 80144f8:	429a      	cmp	r2, r3
 80144fa:	d3b1      	bcc.n	8014460 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 80144fc:	2300      	movs	r3, #0
}
 80144fe:	4618      	mov	r0, r3
 8014500:	3710      	adds	r7, #16
 8014502:	46bd      	mov	sp, r7
 8014504:	bd80      	pop	{r7, pc}

08014506 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8014506:	b480      	push	{r7}
 8014508:	b083      	sub	sp, #12
 801450a:	af00      	add	r7, sp, #0
 801450c:	4603      	mov	r3, r0
 801450e:	71fb      	strb	r3, [r7, #7]
 8014510:	460b      	mov	r3, r1
 8014512:	71bb      	strb	r3, [r7, #6]
 8014514:	4613      	mov	r3, r2
 8014516:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8014518:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801451c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014520:	429a      	cmp	r2, r3
 8014522:	db07      	blt.n	8014534 <RegionCommonValueInRange+0x2e>
 8014524:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8014528:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801452c:	429a      	cmp	r2, r3
 801452e:	dc01      	bgt.n	8014534 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8014530:	2301      	movs	r3, #1
 8014532:	e000      	b.n	8014536 <RegionCommonValueInRange+0x30>
    }
    return 0;
 8014534:	2300      	movs	r3, #0
}
 8014536:	4618      	mov	r0, r3
 8014538:	370c      	adds	r7, #12
 801453a:	46bd      	mov	sp, r7
 801453c:	bc80      	pop	{r7}
 801453e:	4770      	bx	lr

08014540 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8014540:	b480      	push	{r7}
 8014542:	b085      	sub	sp, #20
 8014544:	af00      	add	r7, sp, #0
 8014546:	6078      	str	r0, [r7, #4]
 8014548:	460b      	mov	r3, r1
 801454a:	70fb      	strb	r3, [r7, #3]
 801454c:	4613      	mov	r3, r2
 801454e:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8014550:	78fb      	ldrb	r3, [r7, #3]
 8014552:	091b      	lsrs	r3, r3, #4
 8014554:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8014556:	78bb      	ldrb	r3, [r7, #2]
 8014558:	091b      	lsrs	r3, r3, #4
 801455a:	b2db      	uxtb	r3, r3
 801455c:	7bfa      	ldrb	r2, [r7, #15]
 801455e:	429a      	cmp	r2, r3
 8014560:	d803      	bhi.n	801456a <RegionCommonChanDisable+0x2a>
 8014562:	78fa      	ldrb	r2, [r7, #3]
 8014564:	78bb      	ldrb	r3, [r7, #2]
 8014566:	429a      	cmp	r2, r3
 8014568:	d301      	bcc.n	801456e <RegionCommonChanDisable+0x2e>
    {
        return false;
 801456a:	2300      	movs	r3, #0
 801456c:	e017      	b.n	801459e <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 801456e:	7bfb      	ldrb	r3, [r7, #15]
 8014570:	005b      	lsls	r3, r3, #1
 8014572:	687a      	ldr	r2, [r7, #4]
 8014574:	4413      	add	r3, r2
 8014576:	881b      	ldrh	r3, [r3, #0]
 8014578:	b21a      	sxth	r2, r3
 801457a:	78fb      	ldrb	r3, [r7, #3]
 801457c:	f003 030f 	and.w	r3, r3, #15
 8014580:	2101      	movs	r1, #1
 8014582:	fa01 f303 	lsl.w	r3, r1, r3
 8014586:	b21b      	sxth	r3, r3
 8014588:	43db      	mvns	r3, r3
 801458a:	b21b      	sxth	r3, r3
 801458c:	4013      	ands	r3, r2
 801458e:	b219      	sxth	r1, r3
 8014590:	7bfb      	ldrb	r3, [r7, #15]
 8014592:	005b      	lsls	r3, r3, #1
 8014594:	687a      	ldr	r2, [r7, #4]
 8014596:	4413      	add	r3, r2
 8014598:	b28a      	uxth	r2, r1
 801459a:	801a      	strh	r2, [r3, #0]

    return true;
 801459c:	2301      	movs	r3, #1
}
 801459e:	4618      	mov	r0, r3
 80145a0:	3714      	adds	r7, #20
 80145a2:	46bd      	mov	sp, r7
 80145a4:	bc80      	pop	{r7}
 80145a6:	4770      	bx	lr

080145a8 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 80145a8:	b580      	push	{r7, lr}
 80145aa:	b084      	sub	sp, #16
 80145ac:	af00      	add	r7, sp, #0
 80145ae:	6078      	str	r0, [r7, #4]
 80145b0:	460b      	mov	r3, r1
 80145b2:	70fb      	strb	r3, [r7, #3]
 80145b4:	4613      	mov	r3, r2
 80145b6:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 80145b8:	2300      	movs	r3, #0
 80145ba:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d101      	bne.n	80145c6 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 80145c2:	2300      	movs	r3, #0
 80145c4:	e018      	b.n	80145f8 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80145c6:	78fb      	ldrb	r3, [r7, #3]
 80145c8:	73bb      	strb	r3, [r7, #14]
 80145ca:	e010      	b.n	80145ee <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 80145cc:	7bbb      	ldrb	r3, [r7, #14]
 80145ce:	005b      	lsls	r3, r3, #1
 80145d0:	687a      	ldr	r2, [r7, #4]
 80145d2:	4413      	add	r3, r2
 80145d4:	881b      	ldrh	r3, [r3, #0]
 80145d6:	2110      	movs	r1, #16
 80145d8:	4618      	mov	r0, r3
 80145da:	f7ff fef9 	bl	80143d0 <CountChannels>
 80145de:	4603      	mov	r3, r0
 80145e0:	461a      	mov	r2, r3
 80145e2:	7bfb      	ldrb	r3, [r7, #15]
 80145e4:	4413      	add	r3, r2
 80145e6:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80145e8:	7bbb      	ldrb	r3, [r7, #14]
 80145ea:	3301      	adds	r3, #1
 80145ec:	73bb      	strb	r3, [r7, #14]
 80145ee:	7bba      	ldrb	r2, [r7, #14]
 80145f0:	78bb      	ldrb	r3, [r7, #2]
 80145f2:	429a      	cmp	r2, r3
 80145f4:	d3ea      	bcc.n	80145cc <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 80145f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80145f8:	4618      	mov	r0, r3
 80145fa:	3710      	adds	r7, #16
 80145fc:	46bd      	mov	sp, r7
 80145fe:	bd80      	pop	{r7, pc}

08014600 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8014600:	b480      	push	{r7}
 8014602:	b087      	sub	sp, #28
 8014604:	af00      	add	r7, sp, #0
 8014606:	60f8      	str	r0, [r7, #12]
 8014608:	60b9      	str	r1, [r7, #8]
 801460a:	4613      	mov	r3, r2
 801460c:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 801460e:	68fb      	ldr	r3, [r7, #12]
 8014610:	2b00      	cmp	r3, #0
 8014612:	d016      	beq.n	8014642 <RegionCommonChanMaskCopy+0x42>
 8014614:	68bb      	ldr	r3, [r7, #8]
 8014616:	2b00      	cmp	r3, #0
 8014618:	d013      	beq.n	8014642 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 801461a:	2300      	movs	r3, #0
 801461c:	75fb      	strb	r3, [r7, #23]
 801461e:	e00c      	b.n	801463a <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8014620:	7dfb      	ldrb	r3, [r7, #23]
 8014622:	005b      	lsls	r3, r3, #1
 8014624:	68ba      	ldr	r2, [r7, #8]
 8014626:	441a      	add	r2, r3
 8014628:	7dfb      	ldrb	r3, [r7, #23]
 801462a:	005b      	lsls	r3, r3, #1
 801462c:	68f9      	ldr	r1, [r7, #12]
 801462e:	440b      	add	r3, r1
 8014630:	8812      	ldrh	r2, [r2, #0]
 8014632:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8014634:	7dfb      	ldrb	r3, [r7, #23]
 8014636:	3301      	adds	r3, #1
 8014638:	75fb      	strb	r3, [r7, #23]
 801463a:	7dfa      	ldrb	r2, [r7, #23]
 801463c:	79fb      	ldrb	r3, [r7, #7]
 801463e:	429a      	cmp	r2, r3
 8014640:	d3ee      	bcc.n	8014620 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8014642:	bf00      	nop
 8014644:	371c      	adds	r7, #28
 8014646:	46bd      	mov	sp, r7
 8014648:	bc80      	pop	{r7}
 801464a:	4770      	bx	lr

0801464c <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801464c:	b082      	sub	sp, #8
 801464e:	b580      	push	{r7, lr}
 8014650:	b086      	sub	sp, #24
 8014652:	af00      	add	r7, sp, #0
 8014654:	60f8      	str	r0, [r7, #12]
 8014656:	60b9      	str	r1, [r7, #8]
 8014658:	627b      	str	r3, [r7, #36]	; 0x24
 801465a:	4613      	mov	r3, r2
 801465c:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801465e:	79f9      	ldrb	r1, [r7, #7]
 8014660:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8014664:	cb0c      	ldmia	r3, {r2, r3}
 8014666:	68f8      	ldr	r0, [r7, #12]
 8014668:	f7ff fd8c 	bl	8014184 <GetDutyCycle>
 801466c:	4603      	mov	r3, r0
 801466e:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8014670:	68fb      	ldr	r3, [r7, #12]
 8014672:	68da      	ldr	r2, [r3, #12]
 8014674:	8afb      	ldrh	r3, [r7, #22]
 8014676:	68b9      	ldr	r1, [r7, #8]
 8014678:	fb01 f303 	mul.w	r3, r1, r3
 801467c:	429a      	cmp	r2, r3
 801467e:	d909      	bls.n	8014694 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8014680:	68fb      	ldr	r3, [r7, #12]
 8014682:	68da      	ldr	r2, [r3, #12]
 8014684:	8afb      	ldrh	r3, [r7, #22]
 8014686:	68b9      	ldr	r1, [r7, #8]
 8014688:	fb01 f303 	mul.w	r3, r1, r3
 801468c:	1ad2      	subs	r2, r2, r3
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8014692:	e002      	b.n	801469a <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8014694:	68fb      	ldr	r3, [r7, #12]
 8014696:	2200      	movs	r2, #0
 8014698:	60da      	str	r2, [r3, #12]
}
 801469a:	bf00      	nop
 801469c:	3718      	adds	r7, #24
 801469e:	46bd      	mov	sp, r7
 80146a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80146a4:	b002      	add	sp, #8
 80146a6:	4770      	bx	lr

080146a8 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 80146a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80146aa:	b08f      	sub	sp, #60	; 0x3c
 80146ac:	af04      	add	r7, sp, #16
 80146ae:	6039      	str	r1, [r7, #0]
 80146b0:	4611      	mov	r1, r2
 80146b2:	461a      	mov	r2, r3
 80146b4:	4603      	mov	r3, r0
 80146b6:	71fb      	strb	r3, [r7, #7]
 80146b8:	460b      	mov	r3, r1
 80146ba:	71bb      	strb	r3, [r7, #6]
 80146bc:	4613      	mov	r3, r2
 80146be:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 80146c0:	f04f 33ff 	mov.w	r3, #4294967295
 80146c4:	627b      	str	r3, [r7, #36]	; 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 80146c6:	f005 fefb 	bl	801a4c0 <UTIL_TIMER_GetCurrentTime>
 80146ca:	61f8      	str	r0, [r7, #28]
    TimerTime_t creditCosts = 0;
 80146cc:	2300      	movs	r3, #0
 80146ce:	61bb      	str	r3, [r7, #24]
    uint16_t dutyCycle = 1;
 80146d0:	2301      	movs	r3, #1
 80146d2:	82fb      	strh	r3, [r7, #22]
    uint8_t validBands = 0;
 80146d4:	2300      	movs	r3, #0
 80146d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 80146da:	2300      	movs	r3, #0
 80146dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80146e0:	e0ba      	b.n	8014858 <RegionCommonUpdateBandTimeOff+0x1b0>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80146e2:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80146e6:	4613      	mov	r3, r2
 80146e8:	005b      	lsls	r3, r3, #1
 80146ea:	4413      	add	r3, r2
 80146ec:	00db      	lsls	r3, r3, #3
 80146ee:	461a      	mov	r2, r3
 80146f0:	683b      	ldr	r3, [r7, #0]
 80146f2:	189c      	adds	r4, r3, r2
 80146f4:	f897 6040 	ldrb.w	r6, [r7, #64]	; 0x40
 80146f8:	797a      	ldrb	r2, [r7, #5]
 80146fa:	79fd      	ldrb	r5, [r7, #7]
 80146fc:	69fb      	ldr	r3, [r7, #28]
 80146fe:	9302      	str	r3, [sp, #8]
 8014700:	46ec      	mov	ip, sp
 8014702:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8014706:	e893 0003 	ldmia.w	r3, {r0, r1}
 801470a:	e88c 0003 	stmia.w	ip, {r0, r1}
 801470e:	4633      	mov	r3, r6
 8014710:	4629      	mov	r1, r5
 8014712:	4620      	mov	r0, r4
 8014714:	f7ff fe22 	bl	801435c <UpdateTimeCredits>
 8014718:	4603      	mov	r3, r0
 801471a:	82fb      	strh	r3, [r7, #22]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 801471c:	8afa      	ldrh	r2, [r7, #22]
 801471e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014720:	fb02 f303 	mul.w	r3, r2, r3
 8014724:	61bb      	str	r3, [r7, #24]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8014726:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801472a:	4613      	mov	r3, r2
 801472c:	005b      	lsls	r3, r3, #1
 801472e:	4413      	add	r3, r2
 8014730:	00db      	lsls	r3, r3, #3
 8014732:	461a      	mov	r2, r3
 8014734:	683b      	ldr	r3, [r7, #0]
 8014736:	4413      	add	r3, r2
 8014738:	68db      	ldr	r3, [r3, #12]
 801473a:	69ba      	ldr	r2, [r7, #24]
 801473c:	429a      	cmp	r2, r3
 801473e:	d308      	bcc.n	8014752 <RegionCommonUpdateBandTimeOff+0xaa>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8014740:	797b      	ldrb	r3, [r7, #5]
 8014742:	f083 0301 	eor.w	r3, r3, #1
 8014746:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8014748:	2b00      	cmp	r3, #0
 801474a:	d013      	beq.n	8014774 <RegionCommonUpdateBandTimeOff+0xcc>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 801474c:	79fb      	ldrb	r3, [r7, #7]
 801474e:	2b00      	cmp	r3, #0
 8014750:	d010      	beq.n	8014774 <RegionCommonUpdateBandTimeOff+0xcc>
        {
            bands[i].ReadyForTransmission = true;
 8014752:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8014756:	4613      	mov	r3, r2
 8014758:	005b      	lsls	r3, r3, #1
 801475a:	4413      	add	r3, r2
 801475c:	00db      	lsls	r3, r3, #3
 801475e:	461a      	mov	r2, r3
 8014760:	683b      	ldr	r3, [r7, #0]
 8014762:	4413      	add	r3, r2
 8014764:	2201      	movs	r2, #1
 8014766:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8014768:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801476c:	3301      	adds	r3, #1
 801476e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8014772:	e06c      	b.n	801484e <RegionCommonUpdateBandTimeOff+0x1a6>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8014774:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8014778:	4613      	mov	r3, r2
 801477a:	005b      	lsls	r3, r3, #1
 801477c:	4413      	add	r3, r2
 801477e:	00db      	lsls	r3, r3, #3
 8014780:	461a      	mov	r2, r3
 8014782:	683b      	ldr	r3, [r7, #0]
 8014784:	4413      	add	r3, r2
 8014786:	2200      	movs	r2, #0
 8014788:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 801478a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801478e:	4613      	mov	r3, r2
 8014790:	005b      	lsls	r3, r3, #1
 8014792:	4413      	add	r3, r2
 8014794:	00db      	lsls	r3, r3, #3
 8014796:	461a      	mov	r2, r3
 8014798:	683b      	ldr	r3, [r7, #0]
 801479a:	4413      	add	r3, r2
 801479c:	691b      	ldr	r3, [r3, #16]
 801479e:	69ba      	ldr	r2, [r7, #24]
 80147a0:	429a      	cmp	r2, r3
 80147a2:	d215      	bcs.n	80147d0 <RegionCommonUpdateBandTimeOff+0x128>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 80147a4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80147a8:	4613      	mov	r3, r2
 80147aa:	005b      	lsls	r3, r3, #1
 80147ac:	4413      	add	r3, r2
 80147ae:	00db      	lsls	r3, r3, #3
 80147b0:	461a      	mov	r2, r3
 80147b2:	683b      	ldr	r3, [r7, #0]
 80147b4:	4413      	add	r3, r2
 80147b6:	68db      	ldr	r3, [r3, #12]
 80147b8:	69ba      	ldr	r2, [r7, #24]
 80147ba:	1ad3      	subs	r3, r2, r3
 80147bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80147be:	4293      	cmp	r3, r2
 80147c0:	bf28      	it	cs
 80147c2:	4613      	movcs	r3, r2
 80147c4:	627b      	str	r3, [r7, #36]	; 0x24
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80147c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80147ca:	3301      	adds	r3, #1
 80147cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            }

            // Apply a special calculation if the device is not joined.
            if( joined == false )
 80147d0:	79fb      	ldrb	r3, [r7, #7]
 80147d2:	f083 0301 	eor.w	r3, r3, #1
 80147d6:	b2db      	uxtb	r3, r3
 80147d8:	2b00      	cmp	r3, #0
 80147da:	d038      	beq.n	801484e <RegionCommonUpdateBandTimeOff+0x1a6>
            {
                SysTime_t backoffTimeRange = {
 80147dc:	2300      	movs	r3, #0
 80147de:	60fb      	str	r3, [r7, #12]
 80147e0:	2300      	movs	r3, #0
 80147e2:	823b      	strh	r3, [r7, #16]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 80147e4:	8afb      	ldrh	r3, [r7, #22]
 80147e6:	2b64      	cmp	r3, #100	; 0x64
 80147e8:	d103      	bne.n	80147f2 <RegionCommonUpdateBandTimeOff+0x14a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 80147ea:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80147ee:	60fb      	str	r3, [r7, #12]
 80147f0:	e009      	b.n	8014806 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 80147f2:	8afb      	ldrh	r3, [r7, #22]
 80147f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80147f8:	d103      	bne.n	8014802 <RegionCommonUpdateBandTimeOff+0x15a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 80147fa:	f649 23b0 	movw	r3, #39600	; 0x9ab0
 80147fe:	60fb      	str	r3, [r7, #12]
 8014800:	e001      	b.n	8014806 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8014802:	4b1e      	ldr	r3, [pc, #120]	; (801487c <RegionCommonUpdateBandTimeOff+0x1d4>)
 8014804:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8014806:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014808:	4a1c      	ldr	r2, [pc, #112]	; (801487c <RegionCommonUpdateBandTimeOff+0x1d4>)
 801480a:	4293      	cmp	r3, r2
 801480c:	d90e      	bls.n	801482c <RegionCommonUpdateBandTimeOff+0x184>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 801480e:	68fa      	ldr	r2, [r7, #12]
 8014810:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014812:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8014816:	3b30      	subs	r3, #48	; 0x30
 8014818:	4919      	ldr	r1, [pc, #100]	; (8014880 <RegionCommonUpdateBandTimeOff+0x1d8>)
 801481a:	fba1 1303 	umull	r1, r3, r1, r3
 801481e:	0c1b      	lsrs	r3, r3, #16
 8014820:	3301      	adds	r3, #1
 8014822:	4918      	ldr	r1, [pc, #96]	; (8014884 <RegionCommonUpdateBandTimeOff+0x1dc>)
 8014824:	fb01 f303 	mul.w	r3, r1, r3
 8014828:	4413      	add	r3, r2
 801482a:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 801482c:	f107 000c 	add.w	r0, r7, #12
 8014830:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014832:	9300      	str	r3, [sp, #0]
 8014834:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014836:	f107 020c 	add.w	r2, r7, #12
 801483a:	ca06      	ldmia	r2, {r1, r2}
 801483c:	f005 f85b 	bl	80198f6 <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 8014840:	f107 030c 	add.w	r3, r7, #12
 8014844:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014848:	f005 f914 	bl	8019a74 <SysTimeToMs>
 801484c:	6278      	str	r0, [r7, #36]	; 0x24
    for( uint8_t i = 0; i < nbBands; i++ )
 801484e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014852:	3301      	adds	r3, #1
 8014854:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8014858:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801485c:	79bb      	ldrb	r3, [r7, #6]
 801485e:	429a      	cmp	r2, r3
 8014860:	f4ff af3f 	bcc.w	80146e2 <RegionCommonUpdateBandTimeOff+0x3a>
            }
        }
    }


    if( validBands == 0 )
 8014864:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8014868:	2b00      	cmp	r3, #0
 801486a:	d102      	bne.n	8014872 <RegionCommonUpdateBandTimeOff+0x1ca>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 801486c:	f04f 33ff 	mov.w	r3, #4294967295
 8014870:	e000      	b.n	8014874 <RegionCommonUpdateBandTimeOff+0x1cc>
    }
    return minTimeToWait;
 8014872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8014874:	4618      	mov	r0, r3
 8014876:	372c      	adds	r7, #44	; 0x2c
 8014878:	46bd      	mov	sp, r7
 801487a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801487c:	0001ec30 	.word	0x0001ec30
 8014880:	c22e4507 	.word	0xc22e4507
 8014884:	00015180 	.word	0x00015180

08014888 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8014888:	b480      	push	{r7}
 801488a:	b085      	sub	sp, #20
 801488c:	af00      	add	r7, sp, #0
 801488e:	6078      	str	r0, [r7, #4]
 8014890:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8014892:	2300      	movs	r3, #0
 8014894:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	781b      	ldrb	r3, [r3, #0]
 801489a:	2b03      	cmp	r3, #3
 801489c:	d13f      	bne.n	801491e <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	3301      	adds	r3, #1
 80148a2:	781b      	ldrb	r3, [r3, #0]
 80148a4:	b25a      	sxtb	r2, r3
 80148a6:	683b      	ldr	r3, [r7, #0]
 80148a8:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 80148aa:	683b      	ldr	r3, [r7, #0]
 80148ac:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80148b0:	f003 030f 	and.w	r3, r3, #15
 80148b4:	b25a      	sxtb	r2, r3
 80148b6:	683b      	ldr	r3, [r7, #0]
 80148b8:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 80148ba:	683b      	ldr	r3, [r7, #0]
 80148bc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80148c0:	b2db      	uxtb	r3, r3
 80148c2:	091b      	lsrs	r3, r3, #4
 80148c4:	b2db      	uxtb	r3, r3
 80148c6:	b25a      	sxtb	r2, r3
 80148c8:	683b      	ldr	r3, [r7, #0]
 80148ca:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	3302      	adds	r3, #2
 80148d0:	781b      	ldrb	r3, [r3, #0]
 80148d2:	b29a      	uxth	r2, r3
 80148d4:	683b      	ldr	r3, [r7, #0]
 80148d6:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 80148d8:	683b      	ldr	r3, [r7, #0]
 80148da:	889b      	ldrh	r3, [r3, #4]
 80148dc:	b21a      	sxth	r2, r3
 80148de:	687b      	ldr	r3, [r7, #4]
 80148e0:	3303      	adds	r3, #3
 80148e2:	781b      	ldrb	r3, [r3, #0]
 80148e4:	021b      	lsls	r3, r3, #8
 80148e6:	b21b      	sxth	r3, r3
 80148e8:	4313      	orrs	r3, r2
 80148ea:	b21b      	sxth	r3, r3
 80148ec:	b29a      	uxth	r2, r3
 80148ee:	683b      	ldr	r3, [r7, #0]
 80148f0:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 80148f2:	687b      	ldr	r3, [r7, #4]
 80148f4:	791a      	ldrb	r2, [r3, #4]
 80148f6:	683b      	ldr	r3, [r7, #0]
 80148f8:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 80148fa:	683b      	ldr	r3, [r7, #0]
 80148fc:	781b      	ldrb	r3, [r3, #0]
 80148fe:	091b      	lsrs	r3, r3, #4
 8014900:	b2db      	uxtb	r3, r3
 8014902:	f003 0307 	and.w	r3, r3, #7
 8014906:	b2da      	uxtb	r2, r3
 8014908:	683b      	ldr	r3, [r7, #0]
 801490a:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 801490c:	683b      	ldr	r3, [r7, #0]
 801490e:	781b      	ldrb	r3, [r3, #0]
 8014910:	f003 030f 	and.w	r3, r3, #15
 8014914:	b2da      	uxtb	r2, r3
 8014916:	683b      	ldr	r3, [r7, #0]
 8014918:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 801491a:	2305      	movs	r3, #5
 801491c:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 801491e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014920:	4618      	mov	r0, r3
 8014922:	3714      	adds	r7, #20
 8014924:	46bd      	mov	sp, r7
 8014926:	bc80      	pop	{r7}
 8014928:	4770      	bx	lr

0801492a <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 801492a:	b5b0      	push	{r4, r5, r7, lr}
 801492c:	b088      	sub	sp, #32
 801492e:	af02      	add	r7, sp, #8
 8014930:	60f8      	str	r0, [r7, #12]
 8014932:	60b9      	str	r1, [r7, #8]
 8014934:	607a      	str	r2, [r7, #4]
 8014936:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8014938:	68fb      	ldr	r3, [r7, #12]
 801493a:	791b      	ldrb	r3, [r3, #4]
 801493c:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 801493e:	68fb      	ldr	r3, [r7, #12]
 8014940:	799b      	ldrb	r3, [r3, #6]
 8014942:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8014944:	68fb      	ldr	r3, [r7, #12]
 8014946:	79db      	ldrb	r3, [r3, #7]
 8014948:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 801494a:	68fb      	ldr	r3, [r7, #12]
 801494c:	7a1b      	ldrb	r3, [r3, #8]
 801494e:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	795b      	ldrb	r3, [r3, #5]
 8014954:	f083 0301 	eor.w	r3, r3, #1
 8014958:	b2db      	uxtb	r3, r3
 801495a:	2b00      	cmp	r3, #0
 801495c:	d008      	beq.n	8014970 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 801495e:	68fb      	ldr	r3, [r7, #12]
 8014960:	7adb      	ldrb	r3, [r3, #11]
 8014962:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8014964:	68fb      	ldr	r3, [r7, #12]
 8014966:	7a5b      	ldrb	r3, [r3, #9]
 8014968:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 801496a:	68fb      	ldr	r3, [r7, #12]
 801496c:	7a9b      	ldrb	r3, [r3, #10]
 801496e:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8014970:	7dfb      	ldrb	r3, [r7, #23]
 8014972:	2b00      	cmp	r3, #0
 8014974:	d03a      	beq.n	80149ec <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8014976:	68fb      	ldr	r3, [r7, #12]
 8014978:	7b18      	ldrb	r0, [r3, #12]
 801497a:	68fb      	ldr	r3, [r7, #12]
 801497c:	6919      	ldr	r1, [r3, #16]
 801497e:	68fb      	ldr	r3, [r7, #12]
 8014980:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8014984:	68fb      	ldr	r3, [r7, #12]
 8014986:	f993 3015 	ldrsb.w	r3, [r3, #21]
 801498a:	68fa      	ldr	r2, [r7, #12]
 801498c:	6992      	ldr	r2, [r2, #24]
 801498e:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8014992:	9201      	str	r2, [sp, #4]
 8014994:	9300      	str	r3, [sp, #0]
 8014996:	462b      	mov	r3, r5
 8014998:	4622      	mov	r2, r4
 801499a:	f7ff fd42 	bl	8014422 <RegionCommonChanVerifyDr>
 801499e:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 80149a0:	f083 0301 	eor.w	r3, r3, #1
 80149a4:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d003      	beq.n	80149b2 <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 80149aa:	7dfb      	ldrb	r3, [r7, #23]
 80149ac:	f023 0302 	bic.w	r3, r3, #2
 80149b0:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 80149b2:	68fb      	ldr	r3, [r7, #12]
 80149b4:	f993 101d 	ldrsb.w	r1, [r3, #29]
 80149b8:	68fb      	ldr	r3, [r7, #12]
 80149ba:	f993 201c 	ldrsb.w	r2, [r3, #28]
 80149be:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80149c2:	4618      	mov	r0, r3
 80149c4:	f7ff fd9f 	bl	8014506 <RegionCommonValueInRange>
 80149c8:	4603      	mov	r3, r0
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d10e      	bne.n	80149ec <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 80149ce:	68fb      	ldr	r3, [r7, #12]
 80149d0:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80149d4:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80149d8:	429a      	cmp	r2, r3
 80149da:	da03      	bge.n	80149e4 <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 80149dc:	68fb      	ldr	r3, [r7, #12]
 80149de:	7f5b      	ldrb	r3, [r3, #29]
 80149e0:	757b      	strb	r3, [r7, #21]
 80149e2:	e003      	b.n	80149ec <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 80149e4:	7dfb      	ldrb	r3, [r7, #23]
 80149e6:	f023 0304 	bic.w	r3, r3, #4
 80149ea:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 80149ec:	7dfb      	ldrb	r3, [r7, #23]
 80149ee:	2b07      	cmp	r3, #7
 80149f0:	d105      	bne.n	80149fe <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 80149f2:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	d101      	bne.n	80149fe <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 80149fa:	2301      	movs	r3, #1
 80149fc:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 80149fe:	68bb      	ldr	r3, [r7, #8]
 8014a00:	7dba      	ldrb	r2, [r7, #22]
 8014a02:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8014a04:	687b      	ldr	r3, [r7, #4]
 8014a06:	7d7a      	ldrb	r2, [r7, #21]
 8014a08:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8014a0a:	7d3a      	ldrb	r2, [r7, #20]
 8014a0c:	683b      	ldr	r3, [r7, #0]
 8014a0e:	701a      	strb	r2, [r3, #0]

    return status;
 8014a10:	7dfb      	ldrb	r3, [r7, #23]
}
 8014a12:	4618      	mov	r0, r3
 8014a14:	3718      	adds	r7, #24
 8014a16:	46bd      	mov	sp, r7
 8014a18:	bdb0      	pop	{r4, r5, r7, pc}
	...

08014a1c <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8014a1c:	b480      	push	{r7}
 8014a1e:	b083      	sub	sp, #12
 8014a20:	af00      	add	r7, sp, #0
 8014a22:	4603      	mov	r3, r0
 8014a24:	6039      	str	r1, [r7, #0]
 8014a26:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8014a28:	79fb      	ldrb	r3, [r7, #7]
 8014a2a:	4a06      	ldr	r2, [pc, #24]	; (8014a44 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8014a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8014a30:	461a      	mov	r2, r3
 8014a32:	683b      	ldr	r3, [r7, #0]
 8014a34:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8014a38:	4618      	mov	r0, r3
 8014a3a:	370c      	adds	r7, #12
 8014a3c:	46bd      	mov	sp, r7
 8014a3e:	bc80      	pop	{r7}
 8014a40:	4770      	bx	lr
 8014a42:	bf00      	nop
 8014a44:	000f4240 	.word	0x000f4240

08014a48 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 8014a48:	b480      	push	{r7}
 8014a4a:	b083      	sub	sp, #12
 8014a4c:	af00      	add	r7, sp, #0
 8014a4e:	4603      	mov	r3, r0
 8014a50:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 8014a52:	79fb      	ldrb	r3, [r7, #7]
 8014a54:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8014a58:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8014a5c:	4618      	mov	r0, r3
 8014a5e:	370c      	adds	r7, #12
 8014a60:	46bd      	mov	sp, r7
 8014a62:	bc80      	pop	{r7}
 8014a64:	4770      	bx	lr
	...

08014a68 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8014a68:	b480      	push	{r7}
 8014a6a:	b085      	sub	sp, #20
 8014a6c:	af00      	add	r7, sp, #0
 8014a6e:	60f8      	str	r0, [r7, #12]
 8014a70:	607a      	str	r2, [r7, #4]
 8014a72:	603b      	str	r3, [r7, #0]
 8014a74:	460b      	mov	r3, r1
 8014a76:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8014a78:	7afa      	ldrb	r2, [r7, #11]
 8014a7a:	7afb      	ldrb	r3, [r7, #11]
 8014a7c:	3b04      	subs	r3, #4
 8014a7e:	4619      	mov	r1, r3
 8014a80:	68fb      	ldr	r3, [r7, #12]
 8014a82:	fb03 f101 	mul.w	r1, r3, r1
 8014a86:	687b      	ldr	r3, [r7, #4]
 8014a88:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8014a8c:	fb00 f303 	mul.w	r3, r0, r3
 8014a90:	440b      	add	r3, r1
 8014a92:	005b      	lsls	r3, r3, #1
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d013      	beq.n	8014ac0 <RegionCommonComputeRxWindowParameters+0x58>
 8014a98:	7afb      	ldrb	r3, [r7, #11]
 8014a9a:	3b04      	subs	r3, #4
 8014a9c:	4619      	mov	r1, r3
 8014a9e:	68fb      	ldr	r3, [r7, #12]
 8014aa0:	fb03 f101 	mul.w	r1, r3, r1
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8014aaa:	fb00 f303 	mul.w	r3, r0, r3
 8014aae:	440b      	add	r3, r1
 8014ab0:	0059      	lsls	r1, r3, #1
 8014ab2:	68fb      	ldr	r3, [r7, #12]
 8014ab4:	440b      	add	r3, r1
 8014ab6:	1e59      	subs	r1, r3, #1
 8014ab8:	68fb      	ldr	r3, [r7, #12]
 8014aba:	fbb1 f3f3 	udiv	r3, r1, r3
 8014abe:	e00f      	b.n	8014ae0 <RegionCommonComputeRxWindowParameters+0x78>
 8014ac0:	7afb      	ldrb	r3, [r7, #11]
 8014ac2:	3b04      	subs	r3, #4
 8014ac4:	4619      	mov	r1, r3
 8014ac6:	68fb      	ldr	r3, [r7, #12]
 8014ac8:	fb03 f101 	mul.w	r1, r3, r1
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8014ad2:	fb00 f303 	mul.w	r3, r0, r3
 8014ad6:	440b      	add	r3, r1
 8014ad8:	0059      	lsls	r1, r3, #1
 8014ada:	68fb      	ldr	r3, [r7, #12]
 8014adc:	fbb1 f3f3 	udiv	r3, r1, r3
 8014ae0:	429a      	cmp	r2, r3
 8014ae2:	bf38      	it	cc
 8014ae4:	461a      	movcc	r2, r3
 8014ae6:	69bb      	ldr	r3, [r7, #24]
 8014ae8:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	009b      	lsls	r3, r3, #2
 8014aee:	4619      	mov	r1, r3
 8014af0:	69bb      	ldr	r3, [r7, #24]
 8014af2:	681b      	ldr	r3, [r3, #0]
 8014af4:	68fa      	ldr	r2, [r7, #12]
 8014af6:	fb02 f303 	mul.w	r3, r2, r3
 8014afa:	2b00      	cmp	r3, #0
 8014afc:	d007      	beq.n	8014b0e <RegionCommonComputeRxWindowParameters+0xa6>
 8014afe:	69bb      	ldr	r3, [r7, #24]
 8014b00:	681b      	ldr	r3, [r3, #0]
 8014b02:	68fa      	ldr	r2, [r7, #12]
 8014b04:	fb02 f303 	mul.w	r3, r2, r3
 8014b08:	3301      	adds	r3, #1
 8014b0a:	085b      	lsrs	r3, r3, #1
 8014b0c:	e005      	b.n	8014b1a <RegionCommonComputeRxWindowParameters+0xb2>
 8014b0e:	69bb      	ldr	r3, [r7, #24]
 8014b10:	681b      	ldr	r3, [r3, #0]
 8014b12:	68fa      	ldr	r2, [r7, #12]
 8014b14:	fb02 f303 	mul.w	r3, r2, r3
 8014b18:	085b      	lsrs	r3, r3, #1
 8014b1a:	1acb      	subs	r3, r1, r3
 8014b1c:	683a      	ldr	r2, [r7, #0]
 8014b1e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8014b22:	fb01 f202 	mul.w	r2, r1, r2
 8014b26:	1a9b      	subs	r3, r3, r2
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	dd27      	ble.n	8014b7c <RegionCommonComputeRxWindowParameters+0x114>
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	009b      	lsls	r3, r3, #2
 8014b30:	4619      	mov	r1, r3
 8014b32:	69bb      	ldr	r3, [r7, #24]
 8014b34:	681b      	ldr	r3, [r3, #0]
 8014b36:	68fa      	ldr	r2, [r7, #12]
 8014b38:	fb02 f303 	mul.w	r3, r2, r3
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d007      	beq.n	8014b50 <RegionCommonComputeRxWindowParameters+0xe8>
 8014b40:	69bb      	ldr	r3, [r7, #24]
 8014b42:	681b      	ldr	r3, [r3, #0]
 8014b44:	68fa      	ldr	r2, [r7, #12]
 8014b46:	fb02 f303 	mul.w	r3, r2, r3
 8014b4a:	3301      	adds	r3, #1
 8014b4c:	085b      	lsrs	r3, r3, #1
 8014b4e:	e005      	b.n	8014b5c <RegionCommonComputeRxWindowParameters+0xf4>
 8014b50:	69bb      	ldr	r3, [r7, #24]
 8014b52:	681b      	ldr	r3, [r3, #0]
 8014b54:	68fa      	ldr	r2, [r7, #12]
 8014b56:	fb02 f303 	mul.w	r3, r2, r3
 8014b5a:	085b      	lsrs	r3, r3, #1
 8014b5c:	1acb      	subs	r3, r1, r3
 8014b5e:	683a      	ldr	r2, [r7, #0]
 8014b60:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8014b64:	fb01 f202 	mul.w	r2, r1, r2
 8014b68:	1a9b      	subs	r3, r3, r2
 8014b6a:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8014b6e:	4a19      	ldr	r2, [pc, #100]	; (8014bd4 <RegionCommonComputeRxWindowParameters+0x16c>)
 8014b70:	fb82 1203 	smull	r1, r2, r2, r3
 8014b74:	1192      	asrs	r2, r2, #6
 8014b76:	17db      	asrs	r3, r3, #31
 8014b78:	1ad3      	subs	r3, r2, r3
 8014b7a:	e024      	b.n	8014bc6 <RegionCommonComputeRxWindowParameters+0x15e>
 8014b7c:	68fb      	ldr	r3, [r7, #12]
 8014b7e:	009b      	lsls	r3, r3, #2
 8014b80:	4619      	mov	r1, r3
 8014b82:	69bb      	ldr	r3, [r7, #24]
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	68fa      	ldr	r2, [r7, #12]
 8014b88:	fb02 f303 	mul.w	r3, r2, r3
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	d007      	beq.n	8014ba0 <RegionCommonComputeRxWindowParameters+0x138>
 8014b90:	69bb      	ldr	r3, [r7, #24]
 8014b92:	681b      	ldr	r3, [r3, #0]
 8014b94:	68fa      	ldr	r2, [r7, #12]
 8014b96:	fb02 f303 	mul.w	r3, r2, r3
 8014b9a:	3301      	adds	r3, #1
 8014b9c:	085b      	lsrs	r3, r3, #1
 8014b9e:	e005      	b.n	8014bac <RegionCommonComputeRxWindowParameters+0x144>
 8014ba0:	69bb      	ldr	r3, [r7, #24]
 8014ba2:	681b      	ldr	r3, [r3, #0]
 8014ba4:	68fa      	ldr	r2, [r7, #12]
 8014ba6:	fb02 f303 	mul.w	r3, r2, r3
 8014baa:	085b      	lsrs	r3, r3, #1
 8014bac:	1acb      	subs	r3, r1, r3
 8014bae:	683a      	ldr	r2, [r7, #0]
 8014bb0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8014bb4:	fb01 f202 	mul.w	r2, r1, r2
 8014bb8:	1a9b      	subs	r3, r3, r2
 8014bba:	4a06      	ldr	r2, [pc, #24]	; (8014bd4 <RegionCommonComputeRxWindowParameters+0x16c>)
 8014bbc:	fb82 1203 	smull	r1, r2, r2, r3
 8014bc0:	1192      	asrs	r2, r2, #6
 8014bc2:	17db      	asrs	r3, r3, #31
 8014bc4:	1ad3      	subs	r3, r2, r3
 8014bc6:	69fa      	ldr	r2, [r7, #28]
 8014bc8:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 8014bca:	bf00      	nop
 8014bcc:	3714      	adds	r7, #20
 8014bce:	46bd      	mov	sp, r7
 8014bd0:	bc80      	pop	{r7}
 8014bd2:	4770      	bx	lr
 8014bd4:	10624dd3 	.word	0x10624dd3

08014bd8 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8014bd8:	b580      	push	{r7, lr}
 8014bda:	b086      	sub	sp, #24
 8014bdc:	af00      	add	r7, sp, #0
 8014bde:	4603      	mov	r3, r0
 8014be0:	60b9      	str	r1, [r7, #8]
 8014be2:	607a      	str	r2, [r7, #4]
 8014be4:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8014be6:	2300      	movs	r3, #0
 8014be8:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8014bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014bee:	005b      	lsls	r3, r3, #1
 8014bf0:	4618      	mov	r0, r3
 8014bf2:	f7eb fdeb 	bl	80007cc <__aeabi_ui2f>
 8014bf6:	4603      	mov	r3, r0
 8014bf8:	4619      	mov	r1, r3
 8014bfa:	68b8      	ldr	r0, [r7, #8]
 8014bfc:	f7eb fd34 	bl	8000668 <__aeabi_fsub>
 8014c00:	4603      	mov	r3, r0
 8014c02:	6879      	ldr	r1, [r7, #4]
 8014c04:	4618      	mov	r0, r3
 8014c06:	f7eb fd2f 	bl	8000668 <__aeabi_fsub>
 8014c0a:	4603      	mov	r3, r0
 8014c0c:	4618      	mov	r0, r3
 8014c0e:	f7eb fc1f 	bl	8000450 <__aeabi_f2d>
 8014c12:	4602      	mov	r2, r0
 8014c14:	460b      	mov	r3, r1
 8014c16:	4610      	mov	r0, r2
 8014c18:	4619      	mov	r1, r3
 8014c1a:	f005 ffe9 	bl	801abf0 <floor>
 8014c1e:	4602      	mov	r2, r0
 8014c20:	460b      	mov	r3, r1
 8014c22:	4610      	mov	r0, r2
 8014c24:	4619      	mov	r1, r3
 8014c26:	f7eb fcf3 	bl	8000610 <__aeabi_d2iz>
 8014c2a:	4603      	mov	r3, r0
 8014c2c:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8014c2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8014c32:	4618      	mov	r0, r3
 8014c34:	3718      	adds	r7, #24
 8014c36:	46bd      	mov	sp, r7
 8014c38:	bd80      	pop	{r7, pc}

08014c3a <RegionCommonCountNbOfEnabledChannels>:
    /* ST_WORKAROUND_END */
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8014c3a:	b590      	push	{r4, r7, lr}
 8014c3c:	b087      	sub	sp, #28
 8014c3e:	af00      	add	r7, sp, #0
 8014c40:	60f8      	str	r0, [r7, #12]
 8014c42:	60b9      	str	r1, [r7, #8]
 8014c44:	607a      	str	r2, [r7, #4]
 8014c46:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8014c48:	2300      	movs	r3, #0
 8014c4a:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8014c4c:	2300      	movs	r3, #0
 8014c4e:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8014c50:	2300      	movs	r3, #0
 8014c52:	757b      	strb	r3, [r7, #21]
 8014c54:	2300      	movs	r3, #0
 8014c56:	753b      	strb	r3, [r7, #20]
 8014c58:	e09c      	b.n	8014d94 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8014c5a:	2300      	movs	r3, #0
 8014c5c:	74fb      	strb	r3, [r7, #19]
 8014c5e:	e08f      	b.n	8014d80 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8014c60:	68fb      	ldr	r3, [r7, #12]
 8014c62:	685a      	ldr	r2, [r3, #4]
 8014c64:	7d3b      	ldrb	r3, [r7, #20]
 8014c66:	005b      	lsls	r3, r3, #1
 8014c68:	4413      	add	r3, r2
 8014c6a:	881b      	ldrh	r3, [r3, #0]
 8014c6c:	461a      	mov	r2, r3
 8014c6e:	7cfb      	ldrb	r3, [r7, #19]
 8014c70:	fa42 f303 	asr.w	r3, r2, r3
 8014c74:	f003 0301 	and.w	r3, r3, #1
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	d07e      	beq.n	8014d7a <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8014c7c:	68fb      	ldr	r3, [r7, #12]
 8014c7e:	689a      	ldr	r2, [r3, #8]
 8014c80:	7d79      	ldrb	r1, [r7, #21]
 8014c82:	7cfb      	ldrb	r3, [r7, #19]
 8014c84:	440b      	add	r3, r1
 8014c86:	4619      	mov	r1, r3
 8014c88:	460b      	mov	r3, r1
 8014c8a:	005b      	lsls	r3, r3, #1
 8014c8c:	440b      	add	r3, r1
 8014c8e:	009b      	lsls	r3, r3, #2
 8014c90:	4413      	add	r3, r2
 8014c92:	681b      	ldr	r3, [r3, #0]
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	d06b      	beq.n	8014d70 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8014c98:	68fb      	ldr	r3, [r7, #12]
 8014c9a:	781b      	ldrb	r3, [r3, #0]
 8014c9c:	f083 0301 	eor.w	r3, r3, #1
 8014ca0:	b2db      	uxtb	r3, r3
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	d011      	beq.n	8014cca <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 8014ca6:	68fb      	ldr	r3, [r7, #12]
 8014ca8:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	d00d      	beq.n	8014cca <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 8014cae:	68fb      	ldr	r3, [r7, #12]
 8014cb0:	695a      	ldr	r2, [r3, #20]
 8014cb2:	7d3b      	ldrb	r3, [r7, #20]
 8014cb4:	005b      	lsls	r3, r3, #1
 8014cb6:	4413      	add	r3, r2
 8014cb8:	881b      	ldrh	r3, [r3, #0]
 8014cba:	461a      	mov	r2, r3
 8014cbc:	7cfb      	ldrb	r3, [r7, #19]
 8014cbe:	fa42 f303 	asr.w	r3, r2, r3
 8014cc2:	f003 0301 	and.w	r3, r3, #1
 8014cc6:	2b00      	cmp	r3, #0
 8014cc8:	d054      	beq.n	8014d74 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8014cca:	68fb      	ldr	r3, [r7, #12]
 8014ccc:	785b      	ldrb	r3, [r3, #1]
 8014cce:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8014cd0:	68fb      	ldr	r3, [r7, #12]
 8014cd2:	689a      	ldr	r2, [r3, #8]
 8014cd4:	7d79      	ldrb	r1, [r7, #21]
 8014cd6:	7cfb      	ldrb	r3, [r7, #19]
 8014cd8:	440b      	add	r3, r1
 8014cda:	4619      	mov	r1, r3
 8014cdc:	460b      	mov	r3, r1
 8014cde:	005b      	lsls	r3, r3, #1
 8014ce0:	440b      	add	r3, r1
 8014ce2:	009b      	lsls	r3, r3, #2
 8014ce4:	4413      	add	r3, r2
 8014ce6:	7a1b      	ldrb	r3, [r3, #8]
 8014ce8:	f343 0303 	sbfx	r3, r3, #0, #4
 8014cec:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8014cee:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8014cf0:	68fb      	ldr	r3, [r7, #12]
 8014cf2:	689a      	ldr	r2, [r3, #8]
 8014cf4:	7d79      	ldrb	r1, [r7, #21]
 8014cf6:	7cfb      	ldrb	r3, [r7, #19]
 8014cf8:	440b      	add	r3, r1
 8014cfa:	4619      	mov	r1, r3
 8014cfc:	460b      	mov	r3, r1
 8014cfe:	005b      	lsls	r3, r3, #1
 8014d00:	440b      	add	r3, r1
 8014d02:	009b      	lsls	r3, r3, #2
 8014d04:	4413      	add	r3, r2
 8014d06:	7a1b      	ldrb	r3, [r3, #8]
 8014d08:	f343 1303 	sbfx	r3, r3, #4, #4
 8014d0c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8014d0e:	461a      	mov	r2, r3
 8014d10:	4621      	mov	r1, r4
 8014d12:	f7ff fbf8 	bl	8014506 <RegionCommonValueInRange>
 8014d16:	4603      	mov	r3, r0
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	d02d      	beq.n	8014d78 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8014d1c:	68fb      	ldr	r3, [r7, #12]
 8014d1e:	68da      	ldr	r2, [r3, #12]
 8014d20:	68fb      	ldr	r3, [r7, #12]
 8014d22:	6899      	ldr	r1, [r3, #8]
 8014d24:	7d78      	ldrb	r0, [r7, #21]
 8014d26:	7cfb      	ldrb	r3, [r7, #19]
 8014d28:	4403      	add	r3, r0
 8014d2a:	4618      	mov	r0, r3
 8014d2c:	4603      	mov	r3, r0
 8014d2e:	005b      	lsls	r3, r3, #1
 8014d30:	4403      	add	r3, r0
 8014d32:	009b      	lsls	r3, r3, #2
 8014d34:	440b      	add	r3, r1
 8014d36:	7a5b      	ldrb	r3, [r3, #9]
 8014d38:	4619      	mov	r1, r3
 8014d3a:	460b      	mov	r3, r1
 8014d3c:	005b      	lsls	r3, r3, #1
 8014d3e:	440b      	add	r3, r1
 8014d40:	00db      	lsls	r3, r3, #3
 8014d42:	4413      	add	r3, r2
 8014d44:	7d1b      	ldrb	r3, [r3, #20]
 8014d46:	f083 0301 	eor.w	r3, r3, #1
 8014d4a:	b2db      	uxtb	r3, r3
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d003      	beq.n	8014d58 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8014d50:	7dbb      	ldrb	r3, [r7, #22]
 8014d52:	3301      	adds	r3, #1
 8014d54:	75bb      	strb	r3, [r7, #22]
                    continue;
 8014d56:	e010      	b.n	8014d7a <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8014d58:	7dfb      	ldrb	r3, [r7, #23]
 8014d5a:	1c5a      	adds	r2, r3, #1
 8014d5c:	75fa      	strb	r2, [r7, #23]
 8014d5e:	461a      	mov	r2, r3
 8014d60:	68bb      	ldr	r3, [r7, #8]
 8014d62:	4413      	add	r3, r2
 8014d64:	7d79      	ldrb	r1, [r7, #21]
 8014d66:	7cfa      	ldrb	r2, [r7, #19]
 8014d68:	440a      	add	r2, r1
 8014d6a:	b2d2      	uxtb	r2, r2
 8014d6c:	701a      	strb	r2, [r3, #0]
 8014d6e:	e004      	b.n	8014d7a <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8014d70:	bf00      	nop
 8014d72:	e002      	b.n	8014d7a <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 8014d74:	bf00      	nop
 8014d76:	e000      	b.n	8014d7a <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8014d78:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8014d7a:	7cfb      	ldrb	r3, [r7, #19]
 8014d7c:	3301      	adds	r3, #1
 8014d7e:	74fb      	strb	r3, [r7, #19]
 8014d80:	7cfb      	ldrb	r3, [r7, #19]
 8014d82:	2b0f      	cmp	r3, #15
 8014d84:	f67f af6c 	bls.w	8014c60 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8014d88:	7d7b      	ldrb	r3, [r7, #21]
 8014d8a:	3310      	adds	r3, #16
 8014d8c:	757b      	strb	r3, [r7, #21]
 8014d8e:	7d3b      	ldrb	r3, [r7, #20]
 8014d90:	3301      	adds	r3, #1
 8014d92:	753b      	strb	r3, [r7, #20]
 8014d94:	7d7b      	ldrb	r3, [r7, #21]
 8014d96:	b29a      	uxth	r2, r3
 8014d98:	68fb      	ldr	r3, [r7, #12]
 8014d9a:	8a1b      	ldrh	r3, [r3, #16]
 8014d9c:	429a      	cmp	r2, r3
 8014d9e:	f4ff af5c 	bcc.w	8014c5a <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	7dfa      	ldrb	r2, [r7, #23]
 8014da6:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8014da8:	683b      	ldr	r3, [r7, #0]
 8014daa:	7dba      	ldrb	r2, [r7, #22]
 8014dac:	701a      	strb	r2, [r3, #0]
}
 8014dae:	bf00      	nop
 8014db0:	371c      	adds	r7, #28
 8014db2:	46bd      	mov	sp, r7
 8014db4:	bd90      	pop	{r4, r7, pc}

08014db6 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8014db6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014db8:	b08b      	sub	sp, #44	; 0x2c
 8014dba:	af04      	add	r7, sp, #16
 8014dbc:	60f8      	str	r0, [r7, #12]
 8014dbe:	60b9      	str	r1, [r7, #8]
 8014dc0:	607a      	str	r2, [r7, #4]
 8014dc2:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8014dc4:	68fb      	ldr	r3, [r7, #12]
 8014dc6:	685b      	ldr	r3, [r3, #4]
 8014dc8:	4618      	mov	r0, r3
 8014dca:	f005 fb8b 	bl	801a4e4 <UTIL_TIMER_GetElapsedTime>
 8014dce:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8014dd0:	68fb      	ldr	r3, [r7, #12]
 8014dd2:	681a      	ldr	r2, [r3, #0]
 8014dd4:	697b      	ldr	r3, [r7, #20]
 8014dd6:	1ad2      	subs	r2, r2, r3
 8014dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014dda:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8014ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014dde:	2201      	movs	r2, #1
 8014de0:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8014de2:	683b      	ldr	r3, [r7, #0]
 8014de4:	2200      	movs	r2, #0
 8014de6:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8014de8:	68fb      	ldr	r3, [r7, #12]
 8014dea:	685b      	ldr	r3, [r3, #4]
 8014dec:	2b00      	cmp	r3, #0
 8014dee:	d004      	beq.n	8014dfa <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8014df0:	68fb      	ldr	r3, [r7, #12]
 8014df2:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8014df4:	697a      	ldr	r2, [r7, #20]
 8014df6:	429a      	cmp	r2, r3
 8014df8:	d32b      	bcc.n	8014e52 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8014dfa:	68bb      	ldr	r3, [r7, #8]
 8014dfc:	2200      	movs	r2, #0
 8014dfe:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8014e00:	68fb      	ldr	r3, [r7, #12]
 8014e02:	69db      	ldr	r3, [r3, #28]
 8014e04:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8014e06:	68fb      	ldr	r3, [r7, #12]
 8014e08:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8014e0a:	68dd      	ldr	r5, [r3, #12]
 8014e0c:	68fb      	ldr	r3, [r7, #12]
 8014e0e:	7a5e      	ldrb	r6, [r3, #9]
 8014e10:	68fb      	ldr	r3, [r7, #12]
 8014e12:	f893 c008 	ldrb.w	ip, [r3, #8]
 8014e16:	68fb      	ldr	r3, [r7, #12]
 8014e18:	7d1b      	ldrb	r3, [r3, #20]
 8014e1a:	68fa      	ldr	r2, [r7, #12]
 8014e1c:	6992      	ldr	r2, [r2, #24]
 8014e1e:	9203      	str	r2, [sp, #12]
 8014e20:	68fa      	ldr	r2, [r7, #12]
 8014e22:	f10d 0e04 	add.w	lr, sp, #4
 8014e26:	320c      	adds	r2, #12
 8014e28:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014e2c:	e88e 0003 	stmia.w	lr, {r0, r1}
 8014e30:	9300      	str	r3, [sp, #0]
 8014e32:	4663      	mov	r3, ip
 8014e34:	4632      	mov	r2, r6
 8014e36:	4629      	mov	r1, r5
 8014e38:	4620      	mov	r0, r4
 8014e3a:	f7ff fc35 	bl	80146a8 <RegionCommonUpdateBandTimeOff>
 8014e3e:	4602      	mov	r2, r0
 8014e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014e42:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8014e44:	68fb      	ldr	r3, [r7, #12]
 8014e46:	69d8      	ldr	r0, [r3, #28]
 8014e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e4a:	683a      	ldr	r2, [r7, #0]
 8014e4c:	6879      	ldr	r1, [r7, #4]
 8014e4e:	f7ff fef4 	bl	8014c3a <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8014e52:	683b      	ldr	r3, [r7, #0]
 8014e54:	781b      	ldrb	r3, [r3, #0]
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	d004      	beq.n	8014e64 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8014e5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014e5c:	2200      	movs	r2, #0
 8014e5e:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8014e60:	2300      	movs	r3, #0
 8014e62:	e006      	b.n	8014e72 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8014e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e66:	781b      	ldrb	r3, [r3, #0]
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	d001      	beq.n	8014e70 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8014e6c:	230b      	movs	r3, #11
 8014e6e:	e000      	b.n	8014e72 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8014e70:	230c      	movs	r3, #12
    }
}
 8014e72:	4618      	mov	r0, r3
 8014e74:	371c      	adds	r7, #28
 8014e76:	46bd      	mov	sp, r7
 8014e78:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014e7a <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8014e7a:	b5b0      	push	{r4, r5, r7, lr}
 8014e7c:	b086      	sub	sp, #24
 8014e7e:	af02      	add	r7, sp, #8
 8014e80:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	781b      	ldrb	r3, [r3, #0]
 8014e86:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8014e88:	687b      	ldr	r3, [r7, #4]
 8014e8a:	f993 2000 	ldrsb.w	r2, [r3]
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8014e94:	429a      	cmp	r2, r3
 8014e96:	d103      	bne.n	8014ea0 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8014e9e:	e026      	b.n	8014eee <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8014ea0:	7bfb      	ldrb	r3, [r7, #15]
 8014ea2:	3b01      	subs	r3, #1
 8014ea4:	b2db      	uxtb	r3, r3
 8014ea6:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	f993 3002 	ldrsb.w	r3, [r3, #2]
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 8014eae:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8014eb2:	429a      	cmp	r2, r3
 8014eb4:	d019      	beq.n	8014eea <RegionCommonGetNextLowerTxDr+0x70>
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	78d8      	ldrb	r0, [r3, #3]
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	6859      	ldr	r1, [r3, #4]
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	f993 5002 	ldrsb.w	r5, [r3, #2]
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014eca:	687a      	ldr	r2, [r7, #4]
 8014ecc:	6892      	ldr	r2, [r2, #8]
 8014ece:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8014ed2:	9201      	str	r2, [sp, #4]
 8014ed4:	9300      	str	r3, [sp, #0]
 8014ed6:	462b      	mov	r3, r5
 8014ed8:	4622      	mov	r2, r4
 8014eda:	f7ff faa2 	bl	8014422 <RegionCommonChanVerifyDr>
 8014ede:	4603      	mov	r3, r0
 8014ee0:	f083 0301 	eor.w	r3, r3, #1
 8014ee4:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 8014ee6:	2b00      	cmp	r3, #0
 8014ee8:	d1da      	bne.n	8014ea0 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 8014eea:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8014eee:	4618      	mov	r0, r3
 8014ef0:	3710      	adds	r7, #16
 8014ef2:	46bd      	mov	sp, r7
 8014ef4:	bdb0      	pop	{r4, r5, r7, pc}

08014ef6 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 8014ef6:	b480      	push	{r7}
 8014ef8:	b083      	sub	sp, #12
 8014efa:	af00      	add	r7, sp, #0
 8014efc:	4603      	mov	r3, r0
 8014efe:	460a      	mov	r2, r1
 8014f00:	71fb      	strb	r3, [r7, #7]
 8014f02:	4613      	mov	r3, r2
 8014f04:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 8014f06:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8014f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014f0e:	4293      	cmp	r3, r2
 8014f10:	bfb8      	it	lt
 8014f12:	4613      	movlt	r3, r2
 8014f14:	b25b      	sxtb	r3, r3
}
 8014f16:	4618      	mov	r0, r3
 8014f18:	370c      	adds	r7, #12
 8014f1a:	46bd      	mov	sp, r7
 8014f1c:	bc80      	pop	{r7}
 8014f1e:	4770      	bx	lr

08014f20 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8014f20:	b480      	push	{r7}
 8014f22:	b083      	sub	sp, #12
 8014f24:	af00      	add	r7, sp, #0
 8014f26:	6078      	str	r0, [r7, #4]
 8014f28:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	009b      	lsls	r3, r3, #2
 8014f2e:	683a      	ldr	r2, [r7, #0]
 8014f30:	4413      	add	r3, r2
 8014f32:	681b      	ldr	r3, [r3, #0]
 8014f34:	4a07      	ldr	r2, [pc, #28]	; (8014f54 <RegionCommonGetBandwidth+0x34>)
 8014f36:	4293      	cmp	r3, r2
 8014f38:	d004      	beq.n	8014f44 <RegionCommonGetBandwidth+0x24>
 8014f3a:	4a07      	ldr	r2, [pc, #28]	; (8014f58 <RegionCommonGetBandwidth+0x38>)
 8014f3c:	4293      	cmp	r3, r2
 8014f3e:	d003      	beq.n	8014f48 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8014f40:	2300      	movs	r3, #0
 8014f42:	e002      	b.n	8014f4a <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8014f44:	2301      	movs	r3, #1
 8014f46:	e000      	b.n	8014f4a <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8014f48:	2302      	movs	r3, #2
    }
}
 8014f4a:	4618      	mov	r0, r3
 8014f4c:	370c      	adds	r7, #12
 8014f4e:	46bd      	mov	sp, r7
 8014f50:	bc80      	pop	{r7}
 8014f52:	4770      	bx	lr
 8014f54:	0003d090 	.word	0x0003d090
 8014f58:	0007a120 	.word	0x0007a120

08014f5c <RegionCommonRxConfigPrint>:

/* ST_WORKAROUND_BEGIN: Print Tx/Rx config */
void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8014f5c:	b5b0      	push	{r4, r5, r7, lr}
 8014f5e:	b08c      	sub	sp, #48	; 0x30
 8014f60:	af04      	add	r7, sp, #16
 8014f62:	4603      	mov	r3, r0
 8014f64:	6039      	str	r1, [r7, #0]
 8014f66:	71fb      	strb	r3, [r7, #7]
 8014f68:	4613      	mov	r3, r2
 8014f6a:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 8014f6c:	4b17      	ldr	r3, [pc, #92]	; (8014fcc <RegionCommonRxConfigPrint+0x70>)
 8014f6e:	f107 0408 	add.w	r4, r7, #8
 8014f72:	461d      	mov	r5, r3
 8014f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014f76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014f78:	e895 0003 	ldmia.w	r5, {r0, r1}
 8014f7c:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 8014f80:	79fb      	ldrb	r3, [r7, #7]
 8014f82:	2b05      	cmp	r3, #5
 8014f84:	d813      	bhi.n	8014fae <RegionCommonRxConfigPrint+0x52>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 8014f86:	79fb      	ldrb	r3, [r7, #7]
 8014f88:	009b      	lsls	r3, r3, #2
 8014f8a:	f107 0220 	add.w	r2, r7, #32
 8014f8e:	4413      	add	r3, r2
 8014f90:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8014f94:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8014f98:	9202      	str	r2, [sp, #8]
 8014f9a:	683a      	ldr	r2, [r7, #0]
 8014f9c:	9201      	str	r2, [sp, #4]
 8014f9e:	9300      	str	r3, [sp, #0]
 8014fa0:	4b0b      	ldr	r3, [pc, #44]	; (8014fd0 <RegionCommonRxConfigPrint+0x74>)
 8014fa2:	2201      	movs	r2, #1
 8014fa4:	2100      	movs	r1, #0
 8014fa6:	2002      	movs	r0, #2
 8014fa8:	f005 fb7a 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8014fac:	e00a      	b.n	8014fc4 <RegionCommonRxConfigPrint+0x68>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8014fae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014fb2:	9301      	str	r3, [sp, #4]
 8014fb4:	683b      	ldr	r3, [r7, #0]
 8014fb6:	9300      	str	r3, [sp, #0]
 8014fb8:	4b06      	ldr	r3, [pc, #24]	; (8014fd4 <RegionCommonRxConfigPrint+0x78>)
 8014fba:	2201      	movs	r2, #1
 8014fbc:	2100      	movs	r1, #0
 8014fbe:	2002      	movs	r0, #2
 8014fc0:	f005 fb6e 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
}
 8014fc4:	bf00      	nop
 8014fc6:	3720      	adds	r7, #32
 8014fc8:	46bd      	mov	sp, r7
 8014fca:	bdb0      	pop	{r4, r5, r7, pc}
 8014fcc:	0801b498 	.word	0x0801b498
 8014fd0:	0801b45c 	.word	0x0801b45c
 8014fd4:	0801b47c 	.word	0x0801b47c

08014fd8 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8014fd8:	b580      	push	{r7, lr}
 8014fda:	b084      	sub	sp, #16
 8014fdc:	af02      	add	r7, sp, #8
 8014fde:	6078      	str	r0, [r7, #4]
 8014fe0:	460b      	mov	r3, r1
 8014fe2:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8014fe4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014fe8:	9301      	str	r3, [sp, #4]
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	9300      	str	r3, [sp, #0]
 8014fee:	4b05      	ldr	r3, [pc, #20]	; (8015004 <RegionCommonTxConfigPrint+0x2c>)
 8014ff0:	2201      	movs	r2, #1
 8014ff2:	2100      	movs	r1, #0
 8014ff4:	2002      	movs	r0, #2
 8014ff6:	f005 fb53 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
}
 8014ffa:	bf00      	nop
 8014ffc:	3708      	adds	r7, #8
 8014ffe:	46bd      	mov	sp, r7
 8015000:	bd80      	pop	{r7, pc}
 8015002:	bf00      	nop
 8015004:	0801b4b0 	.word	0x0801b4b0

08015008 <VerifyRfFreq>:
static RegionNvmDataGroup1_t* RegionNvmGroup1;
static RegionNvmDataGroup2_t* RegionNvmGroup2;

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8015008:	b580      	push	{r7, lr}
 801500a:	b082      	sub	sp, #8
 801500c:	af00      	add	r7, sp, #0
 801500e:	6078      	str	r0, [r7, #4]
 8015010:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8015012:	4b2d      	ldr	r3, [pc, #180]	; (80150c8 <VerifyRfFreq+0xc0>)
 8015014:	6a1b      	ldr	r3, [r3, #32]
 8015016:	6878      	ldr	r0, [r7, #4]
 8015018:	4798      	blx	r3
 801501a:	4603      	mov	r3, r0
 801501c:	f083 0301 	eor.w	r3, r3, #1
 8015020:	b2db      	uxtb	r3, r3
 8015022:	2b00      	cmp	r3, #0
 8015024:	d001      	beq.n	801502a <VerifyRfFreq+0x22>
    {
        return false;
 8015026:	2300      	movs	r3, #0
 8015028:	e04a      	b.n	80150c0 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 801502a:	687b      	ldr	r3, [r7, #4]
 801502c:	4a27      	ldr	r2, [pc, #156]	; (80150cc <VerifyRfFreq+0xc4>)
 801502e:	4293      	cmp	r3, r2
 8015030:	d307      	bcc.n	8015042 <VerifyRfFreq+0x3a>
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	4a26      	ldr	r2, [pc, #152]	; (80150d0 <VerifyRfFreq+0xc8>)
 8015036:	4293      	cmp	r3, r2
 8015038:	d803      	bhi.n	8015042 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 801503a:	683b      	ldr	r3, [r7, #0]
 801503c:	2202      	movs	r2, #2
 801503e:	701a      	strb	r2, [r3, #0]
 8015040:	e03d      	b.n	80150be <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	4a22      	ldr	r2, [pc, #136]	; (80150d0 <VerifyRfFreq+0xc8>)
 8015046:	4293      	cmp	r3, r2
 8015048:	d907      	bls.n	801505a <VerifyRfFreq+0x52>
 801504a:	687b      	ldr	r3, [r7, #4]
 801504c:	4a21      	ldr	r2, [pc, #132]	; (80150d4 <VerifyRfFreq+0xcc>)
 801504e:	4293      	cmp	r3, r2
 8015050:	d803      	bhi.n	801505a <VerifyRfFreq+0x52>
    {
        *band = 0;
 8015052:	683b      	ldr	r3, [r7, #0]
 8015054:	2200      	movs	r2, #0
 8015056:	701a      	strb	r2, [r3, #0]
 8015058:	e031      	b.n	80150be <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	4a1d      	ldr	r2, [pc, #116]	; (80150d4 <VerifyRfFreq+0xcc>)
 801505e:	4293      	cmp	r3, r2
 8015060:	d907      	bls.n	8015072 <VerifyRfFreq+0x6a>
 8015062:	687b      	ldr	r3, [r7, #4]
 8015064:	4a1c      	ldr	r2, [pc, #112]	; (80150d8 <VerifyRfFreq+0xd0>)
 8015066:	4293      	cmp	r3, r2
 8015068:	d803      	bhi.n	8015072 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 801506a:	683b      	ldr	r3, [r7, #0]
 801506c:	2201      	movs	r2, #1
 801506e:	701a      	strb	r2, [r3, #0]
 8015070:	e025      	b.n	80150be <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	4a19      	ldr	r2, [pc, #100]	; (80150dc <VerifyRfFreq+0xd4>)
 8015076:	4293      	cmp	r3, r2
 8015078:	d907      	bls.n	801508a <VerifyRfFreq+0x82>
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	4a18      	ldr	r2, [pc, #96]	; (80150e0 <VerifyRfFreq+0xd8>)
 801507e:	4293      	cmp	r3, r2
 8015080:	d803      	bhi.n	801508a <VerifyRfFreq+0x82>
    {
        *band = 5;
 8015082:	683b      	ldr	r3, [r7, #0]
 8015084:	2205      	movs	r2, #5
 8015086:	701a      	strb	r2, [r3, #0]
 8015088:	e019      	b.n	80150be <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	4a15      	ldr	r2, [pc, #84]	; (80150e4 <VerifyRfFreq+0xdc>)
 801508e:	4293      	cmp	r3, r2
 8015090:	d907      	bls.n	80150a2 <VerifyRfFreq+0x9a>
 8015092:	687b      	ldr	r3, [r7, #4]
 8015094:	4a14      	ldr	r2, [pc, #80]	; (80150e8 <VerifyRfFreq+0xe0>)
 8015096:	4293      	cmp	r3, r2
 8015098:	d803      	bhi.n	80150a2 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 801509a:	683b      	ldr	r3, [r7, #0]
 801509c:	2203      	movs	r2, #3
 801509e:	701a      	strb	r2, [r3, #0]
 80150a0:	e00d      	b.n	80150be <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	4a11      	ldr	r2, [pc, #68]	; (80150ec <VerifyRfFreq+0xe4>)
 80150a6:	4293      	cmp	r3, r2
 80150a8:	d307      	bcc.n	80150ba <VerifyRfFreq+0xb2>
 80150aa:	687b      	ldr	r3, [r7, #4]
 80150ac:	4a10      	ldr	r2, [pc, #64]	; (80150f0 <VerifyRfFreq+0xe8>)
 80150ae:	4293      	cmp	r3, r2
 80150b0:	d803      	bhi.n	80150ba <VerifyRfFreq+0xb2>
    {
        *band = 4;
 80150b2:	683b      	ldr	r3, [r7, #0]
 80150b4:	2204      	movs	r2, #4
 80150b6:	701a      	strb	r2, [r3, #0]
 80150b8:	e001      	b.n	80150be <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 80150ba:	2300      	movs	r3, #0
 80150bc:	e000      	b.n	80150c0 <VerifyRfFreq+0xb8>
    }
    return true;
 80150be:	2301      	movs	r3, #1
}
 80150c0:	4618      	mov	r0, r3
 80150c2:	3708      	adds	r7, #8
 80150c4:	46bd      	mov	sp, r7
 80150c6:	bd80      	pop	{r7, pc}
 80150c8:	0801ba5c 	.word	0x0801ba5c
 80150cc:	337055c0 	.word	0x337055c0
 80150d0:	338eda3f 	.word	0x338eda3f
 80150d4:	33bca100 	.word	0x33bca100
 80150d8:	33c5c8c0 	.word	0x33c5c8c0
 80150dc:	33c74f5f 	.word	0x33c74f5f
 80150e0:	33cef080 	.word	0x33cef080
 80150e4:	33d1fdbf 	.word	0x33d1fdbf
 80150e8:	33d5ce50 	.word	0x33d5ce50
 80150ec:	33d691a0 	.word	0x33d691a0
 80150f0:	33db2580 	.word	0x33db2580

080150f4 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80150f4:	b590      	push	{r4, r7, lr}
 80150f6:	b08b      	sub	sp, #44	; 0x2c
 80150f8:	af04      	add	r7, sp, #16
 80150fa:	4603      	mov	r3, r0
 80150fc:	460a      	mov	r2, r1
 80150fe:	71fb      	strb	r3, [r7, #7]
 8015100:	4613      	mov	r3, r2
 8015102:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8015104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015108:	4a1f      	ldr	r2, [pc, #124]	; (8015188 <GetTimeOnAir+0x94>)
 801510a:	5cd3      	ldrb	r3, [r2, r3]
 801510c:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 801510e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015112:	491e      	ldr	r1, [pc, #120]	; (801518c <GetTimeOnAir+0x98>)
 8015114:	4618      	mov	r0, r3
 8015116:	f7ff ff03 	bl	8014f20 <RegionCommonGetBandwidth>
 801511a:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 801511c:	2300      	movs	r3, #0
 801511e:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8015120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015124:	2b07      	cmp	r3, #7
 8015126:	d118      	bne.n	801515a <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8015128:	4b19      	ldr	r3, [pc, #100]	; (8015190 <GetTimeOnAir+0x9c>)
 801512a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801512c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015130:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8015134:	fb02 f303 	mul.w	r3, r2, r3
 8015138:	4619      	mov	r1, r3
 801513a:	88bb      	ldrh	r3, [r7, #4]
 801513c:	b2db      	uxtb	r3, r3
 801513e:	2201      	movs	r2, #1
 8015140:	9203      	str	r2, [sp, #12]
 8015142:	9302      	str	r3, [sp, #8]
 8015144:	2300      	movs	r3, #0
 8015146:	9301      	str	r3, [sp, #4]
 8015148:	2305      	movs	r3, #5
 801514a:	9300      	str	r3, [sp, #0]
 801514c:	2300      	movs	r3, #0
 801514e:	460a      	mov	r2, r1
 8015150:	68f9      	ldr	r1, [r7, #12]
 8015152:	2000      	movs	r0, #0
 8015154:	47a0      	blx	r4
 8015156:	6178      	str	r0, [r7, #20]
 8015158:	e011      	b.n	801517e <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801515a:	4b0d      	ldr	r3, [pc, #52]	; (8015190 <GetTimeOnAir+0x9c>)
 801515c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801515e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8015162:	88bb      	ldrh	r3, [r7, #4]
 8015164:	b2db      	uxtb	r3, r3
 8015166:	2101      	movs	r1, #1
 8015168:	9103      	str	r1, [sp, #12]
 801516a:	9302      	str	r3, [sp, #8]
 801516c:	2300      	movs	r3, #0
 801516e:	9301      	str	r3, [sp, #4]
 8015170:	2308      	movs	r3, #8
 8015172:	9300      	str	r3, [sp, #0]
 8015174:	2301      	movs	r3, #1
 8015176:	68f9      	ldr	r1, [r7, #12]
 8015178:	2001      	movs	r0, #1
 801517a:	47a0      	blx	r4
 801517c:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 801517e:	697b      	ldr	r3, [r7, #20]
}
 8015180:	4618      	mov	r0, r3
 8015182:	371c      	adds	r7, #28
 8015184:	46bd      	mov	sp, r7
 8015186:	bd90      	pop	{r4, r7, pc}
 8015188:	0801ba24 	.word	0x0801ba24
 801518c:	0801ba2c 	.word	0x0801ba2c
 8015190:	0801ba5c 	.word	0x0801ba5c

08015194 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8015194:	b580      	push	{r7, lr}
 8015196:	b088      	sub	sp, #32
 8015198:	af00      	add	r7, sp, #0
 801519a:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801519c:	2300      	movs	r3, #0
 801519e:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	781b      	ldrb	r3, [r3, #0]
 80151a4:	3b01      	subs	r3, #1
 80151a6:	2b38      	cmp	r3, #56	; 0x38
 80151a8:	f200 8125 	bhi.w	80153f6 <RegionEU868GetPhyParam+0x262>
 80151ac:	a201      	add	r2, pc, #4	; (adr r2, 80151b4 <RegionEU868GetPhyParam+0x20>)
 80151ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80151b2:	bf00      	nop
 80151b4:	08015299 	.word	0x08015299
 80151b8:	0801529f 	.word	0x0801529f
 80151bc:	080153f7 	.word	0x080153f7
 80151c0:	080153f7 	.word	0x080153f7
 80151c4:	080153f7 	.word	0x080153f7
 80151c8:	080152a5 	.word	0x080152a5
 80151cc:	080153f7 	.word	0x080153f7
 80151d0:	080152dd 	.word	0x080152dd
 80151d4:	080153f7 	.word	0x080153f7
 80151d8:	080152e3 	.word	0x080152e3
 80151dc:	080152e9 	.word	0x080152e9
 80151e0:	080152ef 	.word	0x080152ef
 80151e4:	080152f5 	.word	0x080152f5
 80151e8:	08015305 	.word	0x08015305
 80151ec:	08015315 	.word	0x08015315
 80151f0:	0801531b 	.word	0x0801531b
 80151f4:	08015323 	.word	0x08015323
 80151f8:	0801532b 	.word	0x0801532b
 80151fc:	08015333 	.word	0x08015333
 8015200:	0801533b 	.word	0x0801533b
 8015204:	08015343 	.word	0x08015343
 8015208:	0801534b 	.word	0x0801534b
 801520c:	0801535f 	.word	0x0801535f
 8015210:	08015365 	.word	0x08015365
 8015214:	0801536b 	.word	0x0801536b
 8015218:	08015371 	.word	0x08015371
 801521c:	0801537b 	.word	0x0801537b
 8015220:	08015385 	.word	0x08015385
 8015224:	0801538b 	.word	0x0801538b
 8015228:	08015393 	.word	0x08015393
 801522c:	08015399 	.word	0x08015399
 8015230:	0801539f 	.word	0x0801539f
 8015234:	080153a7 	.word	0x080153a7
 8015238:	080152ab 	.word	0x080152ab
 801523c:	080153f7 	.word	0x080153f7
 8015240:	080153f7 	.word	0x080153f7
 8015244:	080153f7 	.word	0x080153f7
 8015248:	080153f7 	.word	0x080153f7
 801524c:	080153f7 	.word	0x080153f7
 8015250:	080153f7 	.word	0x080153f7
 8015254:	080153f7 	.word	0x080153f7
 8015258:	080153f7 	.word	0x080153f7
 801525c:	080153f7 	.word	0x080153f7
 8015260:	080153f7 	.word	0x080153f7
 8015264:	080153f7 	.word	0x080153f7
 8015268:	080153f7 	.word	0x080153f7
 801526c:	080153f7 	.word	0x080153f7
 8015270:	080153ad 	.word	0x080153ad
 8015274:	080153b3 	.word	0x080153b3
 8015278:	080153c1 	.word	0x080153c1
 801527c:	080153f7 	.word	0x080153f7
 8015280:	080153f7 	.word	0x080153f7
 8015284:	080153c7 	.word	0x080153c7
 8015288:	080153cd 	.word	0x080153cd
 801528c:	080153f7 	.word	0x080153f7
 8015290:	080153d3 	.word	0x080153d3
 8015294:	080153e3 	.word	0x080153e3
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8015298:	2300      	movs	r3, #0
 801529a:	61bb      	str	r3, [r7, #24]
            break;
 801529c:	e0ac      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 801529e:	2300      	movs	r3, #0
 80152a0:	61bb      	str	r3, [r7, #24]
            break;
 80152a2:	e0a9      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 80152a4:	2300      	movs	r3, #0
 80152a6:	61bb      	str	r3, [r7, #24]
            break;
 80152a8:	e0a6      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 80152aa:	687b      	ldr	r3, [r7, #4]
 80152ac:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80152b0:	733b      	strb	r3, [r7, #12]
 80152b2:	2307      	movs	r3, #7
 80152b4:	737b      	strb	r3, [r7, #13]
 80152b6:	2300      	movs	r3, #0
 80152b8:	73bb      	strb	r3, [r7, #14]
 80152ba:	2310      	movs	r3, #16
 80152bc:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 80152be:	4b52      	ldr	r3, [pc, #328]	; (8015408 <RegionEU868GetPhyParam+0x274>)
 80152c0:	681b      	ldr	r3, [r3, #0]
 80152c2:	33c0      	adds	r3, #192	; 0xc0
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80152c4:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 80152c6:	4b50      	ldr	r3, [pc, #320]	; (8015408 <RegionEU868GetPhyParam+0x274>)
 80152c8:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80152ca:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 80152cc:	f107 030c 	add.w	r3, r7, #12
 80152d0:	4618      	mov	r0, r3
 80152d2:	f7ff fdd2 	bl	8014e7a <RegionCommonGetNextLowerTxDr>
 80152d6:	4603      	mov	r3, r0
 80152d8:	61bb      	str	r3, [r7, #24]
            break;
 80152da:	e08d      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 80152dc:	2300      	movs	r3, #0
 80152de:	61bb      	str	r3, [r7, #24]
            break;
 80152e0:	e08a      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 80152e2:	2300      	movs	r3, #0
 80152e4:	61bb      	str	r3, [r7, #24]
            break;
 80152e6:	e087      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 80152e8:	2340      	movs	r3, #64	; 0x40
 80152ea:	61bb      	str	r3, [r7, #24]
            break;
 80152ec:	e084      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 80152ee:	2320      	movs	r3, #32
 80152f0:	61bb      	str	r3, [r7, #24]
            break;
 80152f2:	e081      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 80152f4:	687b      	ldr	r3, [r7, #4]
 80152f6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80152fa:	461a      	mov	r2, r3
 80152fc:	4b43      	ldr	r3, [pc, #268]	; (801540c <RegionEU868GetPhyParam+0x278>)
 80152fe:	5c9b      	ldrb	r3, [r3, r2]
 8015300:	61bb      	str	r3, [r7, #24]
            break;
 8015302:	e079      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801530a:	461a      	mov	r2, r3
 801530c:	4b40      	ldr	r3, [pc, #256]	; (8015410 <RegionEU868GetPhyParam+0x27c>)
 801530e:	5c9b      	ldrb	r3, [r3, r2]
 8015310:	61bb      	str	r3, [r7, #24]
            break;
 8015312:	e071      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8015314:	2301      	movs	r3, #1
 8015316:	61bb      	str	r3, [r7, #24]
            break;
 8015318:	e06e      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 801531a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801531e:	61bb      	str	r3, [r7, #24]
            break;
 8015320:	e06a      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8015322:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8015326:	61bb      	str	r3, [r7, #24]
            break;
 8015328:	e066      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 801532a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801532e:	61bb      	str	r3, [r7, #24]
            break;
 8015330:	e062      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8015332:	f241 3388 	movw	r3, #5000	; 0x1388
 8015336:	61bb      	str	r3, [r7, #24]
            break;
 8015338:	e05e      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 801533a:	f241 7370 	movw	r3, #6000	; 0x1770
 801533e:	61bb      	str	r3, [r7, #24]
            break;
 8015340:	e05a      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 8015342:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015346:	61bb      	str	r3, [r7, #24]
            break;
 8015348:	e056      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 801534a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801534e:	4831      	ldr	r0, [pc, #196]	; (8015414 <RegionEU868GetPhyParam+0x280>)
 8015350:	f001 f874 	bl	801643c <randr>
 8015354:	4603      	mov	r3, r0
 8015356:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 801535a:	61bb      	str	r3, [r7, #24]
            break;
 801535c:	e04c      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 801535e:	2300      	movs	r3, #0
 8015360:	61bb      	str	r3, [r7, #24]
            break;
 8015362:	e049      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8015364:	4b2c      	ldr	r3, [pc, #176]	; (8015418 <RegionEU868GetPhyParam+0x284>)
 8015366:	61bb      	str	r3, [r7, #24]
            break;
 8015368:	e046      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 801536a:	2300      	movs	r3, #0
 801536c:	61bb      	str	r3, [r7, #24]
            break;
 801536e:	e043      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8015370:	4b25      	ldr	r3, [pc, #148]	; (8015408 <RegionEU868GetPhyParam+0x274>)
 8015372:	681b      	ldr	r3, [r3, #0]
 8015374:	33c0      	adds	r3, #192	; 0xc0
 8015376:	61bb      	str	r3, [r7, #24]
            break;
 8015378:	e03e      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 801537a:	4b23      	ldr	r3, [pc, #140]	; (8015408 <RegionEU868GetPhyParam+0x274>)
 801537c:	681b      	ldr	r3, [r3, #0]
 801537e:	33c2      	adds	r3, #194	; 0xc2
 8015380:	61bb      	str	r3, [r7, #24]
            break;
 8015382:	e039      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8015384:	2310      	movs	r3, #16
 8015386:	61bb      	str	r3, [r7, #24]
            break;
 8015388:	e036      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 801538a:	4b1f      	ldr	r3, [pc, #124]	; (8015408 <RegionEU868GetPhyParam+0x274>)
 801538c:	681b      	ldr	r3, [r3, #0]
 801538e:	61bb      	str	r3, [r7, #24]
            break;
 8015390:	e032      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 8015392:	2300      	movs	r3, #0
 8015394:	61bb      	str	r3, [r7, #24]
            break;
 8015396:	e02f      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8015398:	2300      	movs	r3, #0
 801539a:	61bb      	str	r3, [r7, #24]
            break;
 801539c:	e02c      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 801539e:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 80153a2:	61bb      	str	r3, [r7, #24]
            break;
 80153a4:	e028      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 80153a6:	4b1d      	ldr	r3, [pc, #116]	; (801541c <RegionEU868GetPhyParam+0x288>)
 80153a8:	61bb      	str	r3, [r7, #24]
            break;
 80153aa:	e025      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 80153ac:	4b1a      	ldr	r3, [pc, #104]	; (8015418 <RegionEU868GetPhyParam+0x284>)
 80153ae:	61bb      	str	r3, [r7, #24]
            break;
 80153b0:	e022      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 80153b2:	2311      	movs	r3, #17
 80153b4:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 80153b6:	2302      	movs	r3, #2
 80153b8:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 80153ba:	2300      	movs	r3, #0
 80153bc:	76bb      	strb	r3, [r7, #26]
            break;
 80153be:	e01b      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 80153c0:	2303      	movs	r3, #3
 80153c2:	61bb      	str	r3, [r7, #24]
            break;
 80153c4:	e018      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 80153c6:	4b14      	ldr	r3, [pc, #80]	; (8015418 <RegionEU868GetPhyParam+0x284>)
 80153c8:	61bb      	str	r3, [r7, #24]
            break;
 80153ca:	e015      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 80153cc:	2303      	movs	r3, #3
 80153ce:	61bb      	str	r3, [r7, #24]
            break;
 80153d0:	e012      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80153d8:	461a      	mov	r2, r3
 80153da:	4b11      	ldr	r3, [pc, #68]	; (8015420 <RegionEU868GetPhyParam+0x28c>)
 80153dc:	5c9b      	ldrb	r3, [r3, r2]
 80153de:	61bb      	str	r3, [r7, #24]
            break;
 80153e0:	e00a      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80153e8:	490e      	ldr	r1, [pc, #56]	; (8015424 <RegionEU868GetPhyParam+0x290>)
 80153ea:	4618      	mov	r0, r3
 80153ec:	f7ff fd98 	bl	8014f20 <RegionCommonGetBandwidth>
 80153f0:	4603      	mov	r3, r0
 80153f2:	61bb      	str	r3, [r7, #24]
            break;
 80153f4:	e000      	b.n	80153f8 <RegionEU868GetPhyParam+0x264>
        }
        default:
        {
            break;
 80153f6:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 80153f8:	69bb      	ldr	r3, [r7, #24]
 80153fa:	61fb      	str	r3, [r7, #28]
 80153fc:	2300      	movs	r3, #0
 80153fe:	69fb      	ldr	r3, [r7, #28]
}
 8015400:	4618      	mov	r0, r3
 8015402:	3720      	adds	r7, #32
 8015404:	46bd      	mov	sp, r7
 8015406:	bd80      	pop	{r7, pc}
 8015408:	20000dd4 	.word	0x20000dd4
 801540c:	0801ba4c 	.word	0x0801ba4c
 8015410:	0801ba54 	.word	0x0801ba54
 8015414:	fffffc18 	.word	0xfffffc18
 8015418:	33d3e608 	.word	0x33d3e608
 801541c:	4009999a 	.word	0x4009999a
 8015420:	0801ba24 	.word	0x0801ba24
 8015424:	0801ba2c 	.word	0x0801ba2c

08015428 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8015428:	b590      	push	{r4, r7, lr}
 801542a:	b085      	sub	sp, #20
 801542c:	af02      	add	r7, sp, #8
 801542e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8015430:	4b11      	ldr	r3, [pc, #68]	; (8015478 <RegionEU868SetBandTxDone+0x50>)
 8015432:	681a      	ldr	r2, [r3, #0]
 8015434:	4b11      	ldr	r3, [pc, #68]	; (801547c <RegionEU868SetBandTxDone+0x54>)
 8015436:	6819      	ldr	r1, [r3, #0]
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	781b      	ldrb	r3, [r3, #0]
 801543c:	4618      	mov	r0, r3
 801543e:	4603      	mov	r3, r0
 8015440:	005b      	lsls	r3, r3, #1
 8015442:	4403      	add	r3, r0
 8015444:	009b      	lsls	r3, r3, #2
 8015446:	440b      	add	r3, r1
 8015448:	3309      	adds	r3, #9
 801544a:	781b      	ldrb	r3, [r3, #0]
 801544c:	4619      	mov	r1, r3
 801544e:	460b      	mov	r3, r1
 8015450:	005b      	lsls	r3, r3, #1
 8015452:	440b      	add	r3, r1
 8015454:	00db      	lsls	r3, r3, #3
 8015456:	18d0      	adds	r0, r2, r3
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	6899      	ldr	r1, [r3, #8]
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	785c      	ldrb	r4, [r3, #1]
 8015460:	687b      	ldr	r3, [r7, #4]
 8015462:	691a      	ldr	r2, [r3, #16]
 8015464:	9200      	str	r2, [sp, #0]
 8015466:	68db      	ldr	r3, [r3, #12]
 8015468:	4622      	mov	r2, r4
 801546a:	f7ff f8ef 	bl	801464c <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_EU868 */
}
 801546e:	bf00      	nop
 8015470:	370c      	adds	r7, #12
 8015472:	46bd      	mov	sp, r7
 8015474:	bd90      	pop	{r4, r7, pc}
 8015476:	bf00      	nop
 8015478:	20000dd0 	.word	0x20000dd0
 801547c:	20000dd4 	.word	0x20000dd4

08015480 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8015480:	b580      	push	{r7, lr}
 8015482:	b0b0      	sub	sp, #192	; 0xc0
 8015484:	af00      	add	r7, sp, #0
 8015486:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 8015488:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801548c:	2290      	movs	r2, #144	; 0x90
 801548e:	2100      	movs	r1, #0
 8015490:	4618      	mov	r0, r3
 8015492:	f005 fba3 	bl	801abdc <memset>
 8015496:	2364      	movs	r3, #100	; 0x64
 8015498:	863b      	strh	r3, [r7, #48]	; 0x30
 801549a:	2364      	movs	r3, #100	; 0x64
 801549c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80154a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80154a4:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 80154a8:	230a      	movs	r3, #10
 80154aa:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80154ae:	2364      	movs	r3, #100	; 0x64
 80154b0:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 80154b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80154b8:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	7a1b      	ldrb	r3, [r3, #8]
 80154c0:	2b02      	cmp	r3, #2
 80154c2:	d05c      	beq.n	801557e <RegionEU868InitDefaults+0xfe>
 80154c4:	2b02      	cmp	r3, #2
 80154c6:	dc69      	bgt.n	801559c <RegionEU868InitDefaults+0x11c>
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	d002      	beq.n	80154d2 <RegionEU868InitDefaults+0x52>
 80154cc:	2b01      	cmp	r3, #1
 80154ce:	d03e      	beq.n	801554e <RegionEU868InitDefaults+0xce>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 80154d0:	e064      	b.n	801559c <RegionEU868InitDefaults+0x11c>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	681b      	ldr	r3, [r3, #0]
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d061      	beq.n	801559e <RegionEU868InitDefaults+0x11e>
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	685b      	ldr	r3, [r3, #4]
 80154de:	2b00      	cmp	r3, #0
 80154e0:	d05d      	beq.n	801559e <RegionEU868InitDefaults+0x11e>
            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	681b      	ldr	r3, [r3, #0]
 80154e6:	4a2f      	ldr	r2, [pc, #188]	; (80155a4 <RegionEU868InitDefaults+0x124>)
 80154e8:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	685b      	ldr	r3, [r3, #4]
 80154ee:	4a2e      	ldr	r2, [pc, #184]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 80154f0:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 80154f2:	4b2c      	ldr	r3, [pc, #176]	; (80155a4 <RegionEU868InitDefaults+0x124>)
 80154f4:	681b      	ldr	r3, [r3, #0]
 80154f6:	4618      	mov	r0, r3
 80154f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80154fc:	2290      	movs	r2, #144	; 0x90
 80154fe:	4619      	mov	r1, r3
 8015500:	f000 ffb3 	bl	801646a <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 8015504:	4b28      	ldr	r3, [pc, #160]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015506:	681b      	ldr	r3, [r3, #0]
 8015508:	4a28      	ldr	r2, [pc, #160]	; (80155ac <RegionEU868InitDefaults+0x12c>)
 801550a:	ca07      	ldmia	r2, {r0, r1, r2}
 801550c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8015510:	4b25      	ldr	r3, [pc, #148]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015512:	681b      	ldr	r3, [r3, #0]
 8015514:	4a26      	ldr	r2, [pc, #152]	; (80155b0 <RegionEU868InitDefaults+0x130>)
 8015516:	330c      	adds	r3, #12
 8015518:	ca07      	ldmia	r2, {r0, r1, r2}
 801551a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 801551e:	4b22      	ldr	r3, [pc, #136]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015520:	681b      	ldr	r3, [r3, #0]
 8015522:	4a24      	ldr	r2, [pc, #144]	; (80155b4 <RegionEU868InitDefaults+0x134>)
 8015524:	3318      	adds	r3, #24
 8015526:	ca07      	ldmia	r2, {r0, r1, r2}
 8015528:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 801552c:	4b1e      	ldr	r3, [pc, #120]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 801552e:	681b      	ldr	r3, [r3, #0]
 8015530:	2207      	movs	r2, #7
 8015532:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8015536:	4b1c      	ldr	r3, [pc, #112]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015538:	681b      	ldr	r3, [r3, #0]
 801553a:	f103 00c0 	add.w	r0, r3, #192	; 0xc0
 801553e:	4b1a      	ldr	r3, [pc, #104]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015540:	681b      	ldr	r3, [r3, #0]
 8015542:	33c2      	adds	r3, #194	; 0xc2
 8015544:	2201      	movs	r2, #1
 8015546:	4619      	mov	r1, r3
 8015548:	f7ff f85a 	bl	8014600 <RegionCommonChanMaskCopy>
 801554c:	e027      	b.n	801559e <RegionEU868InitDefaults+0x11e>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 801554e:	4b16      	ldr	r3, [pc, #88]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015550:	681b      	ldr	r3, [r3, #0]
 8015552:	2200      	movs	r2, #0
 8015554:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 8015556:	4b14      	ldr	r3, [pc, #80]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015558:	681b      	ldr	r3, [r3, #0]
 801555a:	2200      	movs	r2, #0
 801555c:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 801555e:	4b12      	ldr	r3, [pc, #72]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015560:	681b      	ldr	r3, [r3, #0]
 8015562:	2200      	movs	r2, #0
 8015564:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8015566:	4b10      	ldr	r3, [pc, #64]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015568:	681b      	ldr	r3, [r3, #0]
 801556a:	f103 00c0 	add.w	r0, r3, #192	; 0xc0
 801556e:	4b0e      	ldr	r3, [pc, #56]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015570:	681b      	ldr	r3, [r3, #0]
 8015572:	33c2      	adds	r3, #194	; 0xc2
 8015574:	2201      	movs	r2, #1
 8015576:	4619      	mov	r1, r3
 8015578:	f7ff f842 	bl	8014600 <RegionCommonChanMaskCopy>
            break;
 801557c:	e00f      	b.n	801559e <RegionEU868InitDefaults+0x11e>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 801557e:	4b0a      	ldr	r3, [pc, #40]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015580:	681b      	ldr	r3, [r3, #0]
 8015582:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8015586:	4b08      	ldr	r3, [pc, #32]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015588:	681b      	ldr	r3, [r3, #0]
 801558a:	f8b3 20c2 	ldrh.w	r2, [r3, #194]	; 0xc2
 801558e:	4b06      	ldr	r3, [pc, #24]	; (80155a8 <RegionEU868InitDefaults+0x128>)
 8015590:	681b      	ldr	r3, [r3, #0]
 8015592:	430a      	orrs	r2, r1
 8015594:	b292      	uxth	r2, r2
 8015596:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
            break;
 801559a:	e000      	b.n	801559e <RegionEU868InitDefaults+0x11e>
            break;
 801559c:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 801559e:	37c0      	adds	r7, #192	; 0xc0
 80155a0:	46bd      	mov	sp, r7
 80155a2:	bd80      	pop	{r7, pc}
 80155a4:	20000dd0 	.word	0x20000dd0
 80155a8:	20000dd4 	.word	0x20000dd4
 80155ac:	0801b4cc 	.word	0x0801b4cc
 80155b0:	0801b4d8 	.word	0x0801b4d8
 80155b4:	0801b4e4 	.word	0x0801b4e4

080155b8 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80155b8:	b580      	push	{r7, lr}
 80155ba:	b084      	sub	sp, #16
 80155bc:	af00      	add	r7, sp, #0
 80155be:	6078      	str	r0, [r7, #4]
 80155c0:	460b      	mov	r3, r1
 80155c2:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 80155c4:	78fb      	ldrb	r3, [r7, #3]
 80155c6:	2b0f      	cmp	r3, #15
 80155c8:	d86c      	bhi.n	80156a4 <RegionEU868Verify+0xec>
 80155ca:	a201      	add	r2, pc, #4	; (adr r2, 80155d0 <RegionEU868Verify+0x18>)
 80155cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80155d0:	08015611 	.word	0x08015611
 80155d4:	080156a5 	.word	0x080156a5
 80155d8:	080156a5 	.word	0x080156a5
 80155dc:	080156a5 	.word	0x080156a5
 80155e0:	080156a5 	.word	0x080156a5
 80155e4:	08015629 	.word	0x08015629
 80155e8:	08015647 	.word	0x08015647
 80155ec:	08015665 	.word	0x08015665
 80155f0:	080156a5 	.word	0x080156a5
 80155f4:	08015683 	.word	0x08015683
 80155f8:	08015683 	.word	0x08015683
 80155fc:	080156a5 	.word	0x080156a5
 8015600:	080156a5 	.word	0x080156a5
 8015604:	080156a5 	.word	0x080156a5
 8015608:	080156a5 	.word	0x080156a5
 801560c:	080156a1 	.word	0x080156a1
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8015610:	2300      	movs	r3, #0
 8015612:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	681b      	ldr	r3, [r3, #0]
 8015618:	f107 020f 	add.w	r2, r7, #15
 801561c:	4611      	mov	r1, r2
 801561e:	4618      	mov	r0, r3
 8015620:	f7ff fcf2 	bl	8015008 <VerifyRfFreq>
 8015624:	4603      	mov	r3, r0
 8015626:	e03e      	b.n	80156a6 <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8015628:	687b      	ldr	r3, [r7, #4]
 801562a:	f993 3000 	ldrsb.w	r3, [r3]
 801562e:	2207      	movs	r2, #7
 8015630:	2100      	movs	r1, #0
 8015632:	4618      	mov	r0, r3
 8015634:	f7fe ff67 	bl	8014506 <RegionCommonValueInRange>
 8015638:	4603      	mov	r3, r0
 801563a:	2b00      	cmp	r3, #0
 801563c:	bf14      	ite	ne
 801563e:	2301      	movne	r3, #1
 8015640:	2300      	moveq	r3, #0
 8015642:	b2db      	uxtb	r3, r3
 8015644:	e02f      	b.n	80156a6 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8015646:	687b      	ldr	r3, [r7, #4]
 8015648:	f993 3000 	ldrsb.w	r3, [r3]
 801564c:	2205      	movs	r2, #5
 801564e:	2100      	movs	r1, #0
 8015650:	4618      	mov	r0, r3
 8015652:	f7fe ff58 	bl	8014506 <RegionCommonValueInRange>
 8015656:	4603      	mov	r3, r0
 8015658:	2b00      	cmp	r3, #0
 801565a:	bf14      	ite	ne
 801565c:	2301      	movne	r3, #1
 801565e:	2300      	moveq	r3, #0
 8015660:	b2db      	uxtb	r3, r3
 8015662:	e020      	b.n	80156a6 <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 8015664:	687b      	ldr	r3, [r7, #4]
 8015666:	f993 3000 	ldrsb.w	r3, [r3]
 801566a:	2207      	movs	r2, #7
 801566c:	2100      	movs	r1, #0
 801566e:	4618      	mov	r0, r3
 8015670:	f7fe ff49 	bl	8014506 <RegionCommonValueInRange>
 8015674:	4603      	mov	r3, r0
 8015676:	2b00      	cmp	r3, #0
 8015678:	bf14      	ite	ne
 801567a:	2301      	movne	r3, #1
 801567c:	2300      	moveq	r3, #0
 801567e:	b2db      	uxtb	r3, r3
 8015680:	e011      	b.n	80156a6 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8015682:	687b      	ldr	r3, [r7, #4]
 8015684:	f993 3000 	ldrsb.w	r3, [r3]
 8015688:	2207      	movs	r2, #7
 801568a:	2100      	movs	r1, #0
 801568c:	4618      	mov	r0, r3
 801568e:	f7fe ff3a 	bl	8014506 <RegionCommonValueInRange>
 8015692:	4603      	mov	r3, r0
 8015694:	2b00      	cmp	r3, #0
 8015696:	bf14      	ite	ne
 8015698:	2301      	movne	r3, #1
 801569a:	2300      	moveq	r3, #0
 801569c:	b2db      	uxtb	r3, r3
 801569e:	e002      	b.n	80156a6 <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 80156a0:	2301      	movs	r3, #1
 80156a2:	e000      	b.n	80156a6 <RegionEU868Verify+0xee>
        }
        default:
            return false;
 80156a4:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 80156a6:	4618      	mov	r0, r3
 80156a8:	3710      	adds	r7, #16
 80156aa:	46bd      	mov	sp, r7
 80156ac:	bd80      	pop	{r7, pc}
 80156ae:	bf00      	nop

080156b0 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 80156b0:	b580      	push	{r7, lr}
 80156b2:	b08a      	sub	sp, #40	; 0x28
 80156b4:	af00      	add	r7, sp, #0
 80156b6:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 80156b8:	2350      	movs	r3, #80	; 0x50
 80156ba:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	791b      	ldrb	r3, [r3, #4]
 80156c2:	2b10      	cmp	r3, #16
 80156c4:	d162      	bne.n	801578c <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	681b      	ldr	r3, [r3, #0]
 80156ca:	330f      	adds	r3, #15
 80156cc:	781b      	ldrb	r3, [r3, #0]
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	d15e      	bne.n	8015790 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 80156d2:	2300      	movs	r3, #0
 80156d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80156d8:	2303      	movs	r3, #3
 80156da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80156de:	e050      	b.n	8015782 <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 80156e0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80156e4:	2b07      	cmp	r3, #7
 80156e6:	d824      	bhi.n	8015732 <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	681a      	ldr	r2, [r3, #0]
 80156ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80156f0:	4413      	add	r3, r2
 80156f2:	781b      	ldrb	r3, [r3, #0]
 80156f4:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 80156f6:	69ba      	ldr	r2, [r7, #24]
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	6819      	ldr	r1, [r3, #0]
 80156fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015700:	3301      	adds	r3, #1
 8015702:	440b      	add	r3, r1
 8015704:	781b      	ldrb	r3, [r3, #0]
 8015706:	021b      	lsls	r3, r3, #8
 8015708:	4313      	orrs	r3, r2
 801570a:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 801570c:	69ba      	ldr	r2, [r7, #24]
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	6819      	ldr	r1, [r3, #0]
 8015712:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015716:	3302      	adds	r3, #2
 8015718:	440b      	add	r3, r1
 801571a:	781b      	ldrb	r3, [r3, #0]
 801571c:	041b      	lsls	r3, r3, #16
 801571e:	4313      	orrs	r3, r2
 8015720:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8015722:	69bb      	ldr	r3, [r7, #24]
 8015724:	2264      	movs	r2, #100	; 0x64
 8015726:	fb02 f303 	mul.w	r3, r2, r3
 801572a:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 801572c:	2300      	movs	r3, #0
 801572e:	61fb      	str	r3, [r7, #28]
 8015730:	e006      	b.n	8015740 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8015732:	2300      	movs	r3, #0
 8015734:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8015736:	2300      	movs	r3, #0
 8015738:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 801573c:	2300      	movs	r3, #0
 801573e:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8015740:	69bb      	ldr	r3, [r7, #24]
 8015742:	2b00      	cmp	r3, #0
 8015744:	d00b      	beq.n	801575e <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8015746:	f107 0318 	add.w	r3, r7, #24
 801574a:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 801574c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8015750:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 8015752:	f107 0310 	add.w	r3, r7, #16
 8015756:	4618      	mov	r0, r3
 8015758:	f000 fd0e 	bl	8016178 <RegionEU868ChannelAdd>
 801575c:	e007      	b.n	801576e <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 801575e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8015762:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 8015764:	f107 030c 	add.w	r3, r7, #12
 8015768:	4618      	mov	r0, r3
 801576a:	f000 fda7 	bl	80162bc <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801576e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015772:	3303      	adds	r3, #3
 8015774:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015778:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801577c:	3301      	adds	r3, #1
 801577e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8015782:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8015786:	2b0f      	cmp	r3, #15
 8015788:	d9aa      	bls.n	80156e0 <RegionEU868ApplyCFList+0x30>
 801578a:	e002      	b.n	8015792 <RegionEU868ApplyCFList+0xe2>
        return;
 801578c:	bf00      	nop
 801578e:	e000      	b.n	8015792 <RegionEU868ApplyCFList+0xe2>
        return;
 8015790:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8015792:	3728      	adds	r7, #40	; 0x28
 8015794:	46bd      	mov	sp, r7
 8015796:	bd80      	pop	{r7, pc}

08015798 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8015798:	b580      	push	{r7, lr}
 801579a:	b082      	sub	sp, #8
 801579c:	af00      	add	r7, sp, #0
 801579e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	791b      	ldrb	r3, [r3, #4]
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d002      	beq.n	80157ae <RegionEU868ChanMaskSet+0x16>
 80157a8:	2b01      	cmp	r3, #1
 80157aa:	d00b      	beq.n	80157c4 <RegionEU868ChanMaskSet+0x2c>
 80157ac:	e015      	b.n	80157da <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80157ae:	4b0e      	ldr	r3, [pc, #56]	; (80157e8 <RegionEU868ChanMaskSet+0x50>)
 80157b0:	681b      	ldr	r3, [r3, #0]
 80157b2:	f103 00c0 	add.w	r0, r3, #192	; 0xc0
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	681b      	ldr	r3, [r3, #0]
 80157ba:	2201      	movs	r2, #1
 80157bc:	4619      	mov	r1, r3
 80157be:	f7fe ff1f 	bl	8014600 <RegionCommonChanMaskCopy>
            break;
 80157c2:	e00c      	b.n	80157de <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80157c4:	4b08      	ldr	r3, [pc, #32]	; (80157e8 <RegionEU868ChanMaskSet+0x50>)
 80157c6:	681b      	ldr	r3, [r3, #0]
 80157c8:	f103 00c2 	add.w	r0, r3, #194	; 0xc2
 80157cc:	687b      	ldr	r3, [r7, #4]
 80157ce:	681b      	ldr	r3, [r3, #0]
 80157d0:	2201      	movs	r2, #1
 80157d2:	4619      	mov	r1, r3
 80157d4:	f7fe ff14 	bl	8014600 <RegionCommonChanMaskCopy>
            break;
 80157d8:	e001      	b.n	80157de <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 80157da:	2300      	movs	r3, #0
 80157dc:	e000      	b.n	80157e0 <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 80157de:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 80157e0:	4618      	mov	r0, r3
 80157e2:	3708      	adds	r7, #8
 80157e4:	46bd      	mov	sp, r7
 80157e6:	bd80      	pop	{r7, pc}
 80157e8:	20000dd4 	.word	0x20000dd4

080157ec <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80157ec:	b580      	push	{r7, lr}
 80157ee:	b088      	sub	sp, #32
 80157f0:	af02      	add	r7, sp, #8
 80157f2:	60ba      	str	r2, [r7, #8]
 80157f4:	607b      	str	r3, [r7, #4]
 80157f6:	4603      	mov	r3, r0
 80157f8:	73fb      	strb	r3, [r7, #15]
 80157fa:	460b      	mov	r3, r1
 80157fc:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 80157fe:	2300      	movs	r3, #0
 8015800:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8015802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015806:	2b07      	cmp	r3, #7
 8015808:	bfa8      	it	ge
 801580a:	2307      	movge	r3, #7
 801580c:	b25a      	sxtb	r2, r3
 801580e:	687b      	ldr	r3, [r7, #4]
 8015810:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015818:	491e      	ldr	r1, [pc, #120]	; (8015894 <RegionEU868ComputeRxWindowParameters+0xa8>)
 801581a:	4618      	mov	r0, r3
 801581c:	f7ff fb80 	bl	8014f20 <RegionCommonGetBandwidth>
 8015820:	4603      	mov	r3, r0
 8015822:	b2da      	uxtb	r2, r3
 8015824:	687b      	ldr	r3, [r7, #4]
 8015826:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8015828:	687b      	ldr	r3, [r7, #4]
 801582a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801582e:	2b07      	cmp	r3, #7
 8015830:	d10a      	bne.n	8015848 <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015838:	461a      	mov	r2, r3
 801583a:	4b17      	ldr	r3, [pc, #92]	; (8015898 <RegionEU868ComputeRxWindowParameters+0xac>)
 801583c:	5c9b      	ldrb	r3, [r3, r2]
 801583e:	4618      	mov	r0, r3
 8015840:	f7ff f902 	bl	8014a48 <RegionCommonComputeSymbolTimeFsk>
 8015844:	6178      	str	r0, [r7, #20]
 8015846:	e011      	b.n	801586c <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801584e:	461a      	mov	r2, r3
 8015850:	4b11      	ldr	r3, [pc, #68]	; (8015898 <RegionEU868ComputeRxWindowParameters+0xac>)
 8015852:	5c9a      	ldrb	r2, [r3, r2]
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801585a:	4619      	mov	r1, r3
 801585c:	4b0d      	ldr	r3, [pc, #52]	; (8015894 <RegionEU868ComputeRxWindowParameters+0xa8>)
 801585e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015862:	4619      	mov	r1, r3
 8015864:	4610      	mov	r0, r2
 8015866:	f7ff f8d9 	bl	8014a1c <RegionCommonComputeSymbolTimeLoRa>
 801586a:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801586c:	4b0b      	ldr	r3, [pc, #44]	; (801589c <RegionEU868ComputeRxWindowParameters+0xb0>)
 801586e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015870:	4798      	blx	r3
 8015872:	687b      	ldr	r3, [r7, #4]
 8015874:	3308      	adds	r3, #8
 8015876:	687a      	ldr	r2, [r7, #4]
 8015878:	320c      	adds	r2, #12
 801587a:	7bb9      	ldrb	r1, [r7, #14]
 801587c:	9201      	str	r2, [sp, #4]
 801587e:	9300      	str	r3, [sp, #0]
 8015880:	4603      	mov	r3, r0
 8015882:	68ba      	ldr	r2, [r7, #8]
 8015884:	6978      	ldr	r0, [r7, #20]
 8015886:	f7ff f8ef 	bl	8014a68 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 801588a:	bf00      	nop
 801588c:	3718      	adds	r7, #24
 801588e:	46bd      	mov	sp, r7
 8015890:	bd80      	pop	{r7, pc}
 8015892:	bf00      	nop
 8015894:	0801ba2c 	.word	0x0801ba2c
 8015898:	0801ba24 	.word	0x0801ba24
 801589c:	0801ba5c 	.word	0x0801ba5c

080158a0 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80158a0:	b5b0      	push	{r4, r5, r7, lr}
 80158a2:	b090      	sub	sp, #64	; 0x40
 80158a4:	af0a      	add	r7, sp, #40	; 0x28
 80158a6:	6078      	str	r0, [r7, #4]
 80158a8:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 80158aa:	687b      	ldr	r3, [r7, #4]
 80158ac:	785b      	ldrb	r3, [r3, #1]
 80158ae:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80158b0:	2300      	movs	r3, #0
 80158b2:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 80158b4:	2300      	movs	r3, #0
 80158b6:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	685b      	ldr	r3, [r3, #4]
 80158bc:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80158be:	4b5a      	ldr	r3, [pc, #360]	; (8015a28 <RegionEU868RxConfig+0x188>)
 80158c0:	685b      	ldr	r3, [r3, #4]
 80158c2:	4798      	blx	r3
 80158c4:	4603      	mov	r3, r0
 80158c6:	2b00      	cmp	r3, #0
 80158c8:	d001      	beq.n	80158ce <RegionEU868RxConfig+0x2e>
    {
        return false;
 80158ca:	2300      	movs	r3, #0
 80158cc:	e0a8      	b.n	8015a20 <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80158ce:	687b      	ldr	r3, [r7, #4]
 80158d0:	7cdb      	ldrb	r3, [r3, #19]
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	d126      	bne.n	8015924 <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 80158d6:	4b55      	ldr	r3, [pc, #340]	; (8015a2c <RegionEU868RxConfig+0x18c>)
 80158d8:	681a      	ldr	r2, [r3, #0]
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	781b      	ldrb	r3, [r3, #0]
 80158de:	4619      	mov	r1, r3
 80158e0:	460b      	mov	r3, r1
 80158e2:	005b      	lsls	r3, r3, #1
 80158e4:	440b      	add	r3, r1
 80158e6:	009b      	lsls	r3, r3, #2
 80158e8:	4413      	add	r3, r2
 80158ea:	681b      	ldr	r3, [r3, #0]
 80158ec:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 80158ee:	4b4f      	ldr	r3, [pc, #316]	; (8015a2c <RegionEU868RxConfig+0x18c>)
 80158f0:	681a      	ldr	r2, [r3, #0]
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	781b      	ldrb	r3, [r3, #0]
 80158f6:	4619      	mov	r1, r3
 80158f8:	460b      	mov	r3, r1
 80158fa:	005b      	lsls	r3, r3, #1
 80158fc:	440b      	add	r3, r1
 80158fe:	009b      	lsls	r3, r3, #2
 8015900:	4413      	add	r3, r2
 8015902:	3304      	adds	r3, #4
 8015904:	681b      	ldr	r3, [r3, #0]
 8015906:	2b00      	cmp	r3, #0
 8015908:	d00c      	beq.n	8015924 <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 801590a:	4b48      	ldr	r3, [pc, #288]	; (8015a2c <RegionEU868RxConfig+0x18c>)
 801590c:	681a      	ldr	r2, [r3, #0]
 801590e:	687b      	ldr	r3, [r7, #4]
 8015910:	781b      	ldrb	r3, [r3, #0]
 8015912:	4619      	mov	r1, r3
 8015914:	460b      	mov	r3, r1
 8015916:	005b      	lsls	r3, r3, #1
 8015918:	440b      	add	r3, r1
 801591a:	009b      	lsls	r3, r3, #2
 801591c:	4413      	add	r3, r2
 801591e:	3304      	adds	r3, #4
 8015920:	681b      	ldr	r3, [r3, #0]
 8015922:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8015924:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015928:	4a41      	ldr	r2, [pc, #260]	; (8015a30 <RegionEU868RxConfig+0x190>)
 801592a:	5cd3      	ldrb	r3, [r2, r3]
 801592c:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801592e:	4b3e      	ldr	r3, [pc, #248]	; (8015a28 <RegionEU868RxConfig+0x188>)
 8015930:	68db      	ldr	r3, [r3, #12]
 8015932:	6938      	ldr	r0, [r7, #16]
 8015934:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8015936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801593a:	2b07      	cmp	r3, #7
 801593c:	d128      	bne.n	8015990 <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 801593e:	2300      	movs	r3, #0
 8015940:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8015942:	4b39      	ldr	r3, [pc, #228]	; (8015a28 <RegionEU868RxConfig+0x188>)
 8015944:	699c      	ldr	r4, [r3, #24]
 8015946:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801594a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801594e:	fb02 f303 	mul.w	r3, r2, r3
 8015952:	4619      	mov	r1, r3
 8015954:	687b      	ldr	r3, [r7, #4]
 8015956:	689b      	ldr	r3, [r3, #8]
 8015958:	b29b      	uxth	r3, r3
 801595a:	687a      	ldr	r2, [r7, #4]
 801595c:	7c92      	ldrb	r2, [r2, #18]
 801595e:	7df8      	ldrb	r0, [r7, #23]
 8015960:	9209      	str	r2, [sp, #36]	; 0x24
 8015962:	2200      	movs	r2, #0
 8015964:	9208      	str	r2, [sp, #32]
 8015966:	2200      	movs	r2, #0
 8015968:	9207      	str	r2, [sp, #28]
 801596a:	2200      	movs	r2, #0
 801596c:	9206      	str	r2, [sp, #24]
 801596e:	2201      	movs	r2, #1
 8015970:	9205      	str	r2, [sp, #20]
 8015972:	2200      	movs	r2, #0
 8015974:	9204      	str	r2, [sp, #16]
 8015976:	2200      	movs	r2, #0
 8015978:	9203      	str	r2, [sp, #12]
 801597a:	9302      	str	r3, [sp, #8]
 801597c:	2305      	movs	r3, #5
 801597e:	9301      	str	r3, [sp, #4]
 8015980:	4b2c      	ldr	r3, [pc, #176]	; (8015a34 <RegionEU868RxConfig+0x194>)
 8015982:	9300      	str	r3, [sp, #0]
 8015984:	2300      	movs	r3, #0
 8015986:	460a      	mov	r2, r1
 8015988:	f24c 3150 	movw	r1, #50000	; 0xc350
 801598c:	47a0      	blx	r4
 801598e:	e024      	b.n	80159da <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 8015990:	2301      	movs	r3, #1
 8015992:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8015994:	4b24      	ldr	r3, [pc, #144]	; (8015a28 <RegionEU868RxConfig+0x188>)
 8015996:	699c      	ldr	r4, [r3, #24]
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	789b      	ldrb	r3, [r3, #2]
 801599c:	461d      	mov	r5, r3
 801599e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80159a2:	687b      	ldr	r3, [r7, #4]
 80159a4:	689b      	ldr	r3, [r3, #8]
 80159a6:	b29b      	uxth	r3, r3
 80159a8:	687a      	ldr	r2, [r7, #4]
 80159aa:	7c92      	ldrb	r2, [r2, #18]
 80159ac:	7df8      	ldrb	r0, [r7, #23]
 80159ae:	9209      	str	r2, [sp, #36]	; 0x24
 80159b0:	2201      	movs	r2, #1
 80159b2:	9208      	str	r2, [sp, #32]
 80159b4:	2200      	movs	r2, #0
 80159b6:	9207      	str	r2, [sp, #28]
 80159b8:	2200      	movs	r2, #0
 80159ba:	9206      	str	r2, [sp, #24]
 80159bc:	2200      	movs	r2, #0
 80159be:	9205      	str	r2, [sp, #20]
 80159c0:	2200      	movs	r2, #0
 80159c2:	9204      	str	r2, [sp, #16]
 80159c4:	2200      	movs	r2, #0
 80159c6:	9203      	str	r2, [sp, #12]
 80159c8:	9302      	str	r3, [sp, #8]
 80159ca:	2308      	movs	r3, #8
 80159cc:	9301      	str	r3, [sp, #4]
 80159ce:	2300      	movs	r3, #0
 80159d0:	9300      	str	r3, [sp, #0]
 80159d2:	2301      	movs	r3, #1
 80159d4:	460a      	mov	r2, r1
 80159d6:	4629      	mov	r1, r5
 80159d8:	47a0      	blx	r4
    }

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 80159da:	687b      	ldr	r3, [r7, #4]
 80159dc:	7c5b      	ldrb	r3, [r3, #17]
 80159de:	2b00      	cmp	r3, #0
 80159e0:	d005      	beq.n	80159ee <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 80159e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80159e6:	4a14      	ldr	r2, [pc, #80]	; (8015a38 <RegionEU868RxConfig+0x198>)
 80159e8:	5cd3      	ldrb	r3, [r2, r3]
 80159ea:	75bb      	strb	r3, [r7, #22]
 80159ec:	e004      	b.n	80159f8 <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 80159ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80159f2:	4a12      	ldr	r2, [pc, #72]	; (8015a3c <RegionEU868RxConfig+0x19c>)
 80159f4:	5cd3      	ldrb	r3, [r2, r3]
 80159f6:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80159f8:	4b0b      	ldr	r3, [pc, #44]	; (8015a28 <RegionEU868RxConfig+0x188>)
 80159fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80159fc:	7dba      	ldrb	r2, [r7, #22]
 80159fe:	320d      	adds	r2, #13
 8015a00:	b2d1      	uxtb	r1, r2
 8015a02:	7dfa      	ldrb	r2, [r7, #23]
 8015a04:	4610      	mov	r0, r2
 8015a06:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8015a08:	687b      	ldr	r3, [r7, #4]
 8015a0a:	7cdb      	ldrb	r3, [r3, #19]
 8015a0c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8015a10:	6939      	ldr	r1, [r7, #16]
 8015a12:	4618      	mov	r0, r3
 8015a14:	f7ff faa2 	bl	8014f5c <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8015a18:	683b      	ldr	r3, [r7, #0]
 8015a1a:	7bfa      	ldrb	r2, [r7, #15]
 8015a1c:	701a      	strb	r2, [r3, #0]
    return true;
 8015a1e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8015a20:	4618      	mov	r0, r3
 8015a22:	3718      	adds	r7, #24
 8015a24:	46bd      	mov	sp, r7
 8015a26:	bdb0      	pop	{r4, r5, r7, pc}
 8015a28:	0801ba5c 	.word	0x0801ba5c
 8015a2c:	20000dd4 	.word	0x20000dd4
 8015a30:	0801ba24 	.word	0x0801ba24
 8015a34:	00014585 	.word	0x00014585
 8015a38:	0801ba54 	.word	0x0801ba54
 8015a3c:	0801ba4c 	.word	0x0801ba4c

08015a40 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8015a40:	b590      	push	{r4, r7, lr}
 8015a42:	b093      	sub	sp, #76	; 0x4c
 8015a44:	af0a      	add	r7, sp, #40	; 0x28
 8015a46:	60f8      	str	r0, [r7, #12]
 8015a48:	60b9      	str	r1, [r7, #8]
 8015a4a:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8015a4c:	68fb      	ldr	r3, [r7, #12]
 8015a4e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015a52:	461a      	mov	r2, r3
 8015a54:	4b5d      	ldr	r3, [pc, #372]	; (8015bcc <RegionEU868TxConfig+0x18c>)
 8015a56:	5c9b      	ldrb	r3, [r3, r2]
 8015a58:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8015a5a:	68fb      	ldr	r3, [r7, #12]
 8015a5c:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8015a60:	4b5b      	ldr	r3, [pc, #364]	; (8015bd0 <RegionEU868TxConfig+0x190>)
 8015a62:	681a      	ldr	r2, [r3, #0]
 8015a64:	4b5b      	ldr	r3, [pc, #364]	; (8015bd4 <RegionEU868TxConfig+0x194>)
 8015a66:	6819      	ldr	r1, [r3, #0]
 8015a68:	68fb      	ldr	r3, [r7, #12]
 8015a6a:	781b      	ldrb	r3, [r3, #0]
 8015a6c:	461c      	mov	r4, r3
 8015a6e:	4623      	mov	r3, r4
 8015a70:	005b      	lsls	r3, r3, #1
 8015a72:	4423      	add	r3, r4
 8015a74:	009b      	lsls	r3, r3, #2
 8015a76:	440b      	add	r3, r1
 8015a78:	3309      	adds	r3, #9
 8015a7a:	781b      	ldrb	r3, [r3, #0]
 8015a7c:	4619      	mov	r1, r3
 8015a7e:	460b      	mov	r3, r1
 8015a80:	005b      	lsls	r3, r3, #1
 8015a82:	440b      	add	r3, r1
 8015a84:	00db      	lsls	r3, r3, #3
 8015a86:	4413      	add	r3, r2
 8015a88:	3302      	adds	r3, #2
 8015a8a:	f993 3000 	ldrsb.w	r3, [r3]
 8015a8e:	4619      	mov	r1, r3
 8015a90:	f7ff fa31 	bl	8014ef6 <RegionCommonLimitTxPower>
 8015a94:	4603      	mov	r3, r0
 8015a96:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 8015a98:	68fb      	ldr	r3, [r7, #12]
 8015a9a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015a9e:	494e      	ldr	r1, [pc, #312]	; (8015bd8 <RegionEU868TxConfig+0x198>)
 8015aa0:	4618      	mov	r0, r3
 8015aa2:	f7ff fa3d 	bl	8014f20 <RegionCommonGetBandwidth>
 8015aa6:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8015aa8:	2300      	movs	r3, #0
 8015aaa:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8015aac:	68fb      	ldr	r3, [r7, #12]
 8015aae:	6859      	ldr	r1, [r3, #4]
 8015ab0:	68fb      	ldr	r3, [r7, #12]
 8015ab2:	689a      	ldr	r2, [r3, #8]
 8015ab4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8015ab8:	4618      	mov	r0, r3
 8015aba:	f7ff f88d 	bl	8014bd8 <RegionCommonComputeTxPower>
 8015abe:	4603      	mov	r3, r0
 8015ac0:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8015ac2:	4b46      	ldr	r3, [pc, #280]	; (8015bdc <RegionEU868TxConfig+0x19c>)
 8015ac4:	68da      	ldr	r2, [r3, #12]
 8015ac6:	4b43      	ldr	r3, [pc, #268]	; (8015bd4 <RegionEU868TxConfig+0x194>)
 8015ac8:	6819      	ldr	r1, [r3, #0]
 8015aca:	68fb      	ldr	r3, [r7, #12]
 8015acc:	781b      	ldrb	r3, [r3, #0]
 8015ace:	4618      	mov	r0, r3
 8015ad0:	4603      	mov	r3, r0
 8015ad2:	005b      	lsls	r3, r3, #1
 8015ad4:	4403      	add	r3, r0
 8015ad6:	009b      	lsls	r3, r3, #2
 8015ad8:	440b      	add	r3, r1
 8015ada:	681b      	ldr	r3, [r3, #0]
 8015adc:	4618      	mov	r0, r3
 8015ade:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8015ae0:	68fb      	ldr	r3, [r7, #12]
 8015ae2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015ae6:	2b07      	cmp	r3, #7
 8015ae8:	d124      	bne.n	8015b34 <RegionEU868TxConfig+0xf4>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 8015aea:	2300      	movs	r3, #0
 8015aec:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8015aee:	4b3b      	ldr	r3, [pc, #236]	; (8015bdc <RegionEU868TxConfig+0x19c>)
 8015af0:	69dc      	ldr	r4, [r3, #28]
 8015af2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8015af6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8015afa:	fb02 f303 	mul.w	r3, r2, r3
 8015afe:	461a      	mov	r2, r3
 8015b00:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8015b04:	7ff8      	ldrb	r0, [r7, #31]
 8015b06:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8015b0a:	9308      	str	r3, [sp, #32]
 8015b0c:	2300      	movs	r3, #0
 8015b0e:	9307      	str	r3, [sp, #28]
 8015b10:	2300      	movs	r3, #0
 8015b12:	9306      	str	r3, [sp, #24]
 8015b14:	2300      	movs	r3, #0
 8015b16:	9305      	str	r3, [sp, #20]
 8015b18:	2301      	movs	r3, #1
 8015b1a:	9304      	str	r3, [sp, #16]
 8015b1c:	2300      	movs	r3, #0
 8015b1e:	9303      	str	r3, [sp, #12]
 8015b20:	2305      	movs	r3, #5
 8015b22:	9302      	str	r3, [sp, #8]
 8015b24:	2300      	movs	r3, #0
 8015b26:	9301      	str	r3, [sp, #4]
 8015b28:	9200      	str	r2, [sp, #0]
 8015b2a:	69bb      	ldr	r3, [r7, #24]
 8015b2c:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8015b30:	47a0      	blx	r4
 8015b32:	e01d      	b.n	8015b70 <RegionEU868TxConfig+0x130>
    }
    else
    {
        modem = MODEM_LORA;
 8015b34:	2301      	movs	r3, #1
 8015b36:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8015b38:	4b28      	ldr	r3, [pc, #160]	; (8015bdc <RegionEU868TxConfig+0x19c>)
 8015b3a:	69dc      	ldr	r4, [r3, #28]
 8015b3c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8015b40:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8015b44:	7ff8      	ldrb	r0, [r7, #31]
 8015b46:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8015b4a:	9208      	str	r2, [sp, #32]
 8015b4c:	2200      	movs	r2, #0
 8015b4e:	9207      	str	r2, [sp, #28]
 8015b50:	2200      	movs	r2, #0
 8015b52:	9206      	str	r2, [sp, #24]
 8015b54:	2200      	movs	r2, #0
 8015b56:	9205      	str	r2, [sp, #20]
 8015b58:	2201      	movs	r2, #1
 8015b5a:	9204      	str	r2, [sp, #16]
 8015b5c:	2200      	movs	r2, #0
 8015b5e:	9203      	str	r2, [sp, #12]
 8015b60:	2208      	movs	r2, #8
 8015b62:	9202      	str	r2, [sp, #8]
 8015b64:	2201      	movs	r2, #1
 8015b66:	9201      	str	r2, [sp, #4]
 8015b68:	9300      	str	r3, [sp, #0]
 8015b6a:	69bb      	ldr	r3, [r7, #24]
 8015b6c:	2200      	movs	r2, #0
 8015b6e:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8015b70:	4b18      	ldr	r3, [pc, #96]	; (8015bd4 <RegionEU868TxConfig+0x194>)
 8015b72:	681a      	ldr	r2, [r3, #0]
 8015b74:	68fb      	ldr	r3, [r7, #12]
 8015b76:	781b      	ldrb	r3, [r3, #0]
 8015b78:	4619      	mov	r1, r3
 8015b7a:	460b      	mov	r3, r1
 8015b7c:	005b      	lsls	r3, r3, #1
 8015b7e:	440b      	add	r3, r1
 8015b80:	009b      	lsls	r3, r3, #2
 8015b82:	4413      	add	r3, r2
 8015b84:	681a      	ldr	r2, [r3, #0]
 8015b86:	68fb      	ldr	r3, [r7, #12]
 8015b88:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015b8c:	4619      	mov	r1, r3
 8015b8e:	4610      	mov	r0, r2
 8015b90:	f7ff fa22 	bl	8014fd8 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8015b94:	68fb      	ldr	r3, [r7, #12]
 8015b96:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8015b9a:	68fb      	ldr	r3, [r7, #12]
 8015b9c:	899b      	ldrh	r3, [r3, #12]
 8015b9e:	4619      	mov	r1, r3
 8015ba0:	4610      	mov	r0, r2
 8015ba2:	f7ff faa7 	bl	80150f4 <GetTimeOnAir>
 8015ba6:	4602      	mov	r2, r0
 8015ba8:	687b      	ldr	r3, [r7, #4]
 8015baa:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8015bac:	4b0b      	ldr	r3, [pc, #44]	; (8015bdc <RegionEU868TxConfig+0x19c>)
 8015bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015bb0:	68fa      	ldr	r2, [r7, #12]
 8015bb2:	8992      	ldrh	r2, [r2, #12]
 8015bb4:	b2d1      	uxtb	r1, r2
 8015bb6:	7ffa      	ldrb	r2, [r7, #31]
 8015bb8:	4610      	mov	r0, r2
 8015bba:	4798      	blx	r3

    *txPower = txPowerLimited;
 8015bbc:	68bb      	ldr	r3, [r7, #8]
 8015bbe:	7f7a      	ldrb	r2, [r7, #29]
 8015bc0:	701a      	strb	r2, [r3, #0]
    return true;
 8015bc2:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8015bc4:	4618      	mov	r0, r3
 8015bc6:	3724      	adds	r7, #36	; 0x24
 8015bc8:	46bd      	mov	sp, r7
 8015bca:	bd90      	pop	{r4, r7, pc}
 8015bcc:	0801ba24 	.word	0x0801ba24
 8015bd0:	20000dd0 	.word	0x20000dd0
 8015bd4:	20000dd4 	.word	0x20000dd4
 8015bd8:	0801ba2c 	.word	0x0801ba2c
 8015bdc:	0801ba5c 	.word	0x0801ba5c

08015be0 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8015be0:	b590      	push	{r4, r7, lr}
 8015be2:	b093      	sub	sp, #76	; 0x4c
 8015be4:	af00      	add	r7, sp, #0
 8015be6:	60f8      	str	r0, [r7, #12]
 8015be8:	60b9      	str	r1, [r7, #8]
 8015bea:	607a      	str	r2, [r7, #4]
 8015bec:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8015bee:	2307      	movs	r3, #7
 8015bf0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8015bf4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8015bf8:	2200      	movs	r2, #0
 8015bfa:	601a      	str	r2, [r3, #0]
 8015bfc:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8015bfe:	2300      	movs	r3, #0
 8015c00:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 8015c04:	2300      	movs	r3, #0
 8015c06:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 8015c0a:	2300      	movs	r3, #0
 8015c0c:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8015c0e:	e085      	b.n	8015d1c <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8015c10:	68fb      	ldr	r3, [r7, #12]
 8015c12:	685a      	ldr	r2, [r3, #4]
 8015c14:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8015c18:	4413      	add	r3, r2
 8015c1a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8015c1e:	4611      	mov	r1, r2
 8015c20:	4618      	mov	r0, r3
 8015c22:	f7fe fe31 	bl	8014888 <RegionCommonParseLinkAdrReq>
 8015c26:	4603      	mov	r3, r0
 8015c28:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 8015c2c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8015c30:	2b00      	cmp	r3, #0
 8015c32:	d07b      	beq.n	8015d2c <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8015c34:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8015c38:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8015c3c:	4413      	add	r3, r2
 8015c3e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8015c42:	2307      	movs	r3, #7
 8015c44:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8015c48:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8015c4c:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8015c4e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8015c52:	2b00      	cmp	r3, #0
 8015c54:	d109      	bne.n	8015c6a <RegionEU868LinkAdrReq+0x8a>
 8015c56:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8015c58:	2b00      	cmp	r3, #0
 8015c5a:	d106      	bne.n	8015c6a <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8015c5c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8015c60:	f023 0301 	bic.w	r3, r3, #1
 8015c64:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8015c68:	e058      	b.n	8015d1c <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8015c6a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d003      	beq.n	8015c7a <RegionEU868LinkAdrReq+0x9a>
 8015c72:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8015c76:	2b05      	cmp	r3, #5
 8015c78:	d903      	bls.n	8015c82 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 8015c7a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8015c7e:	2b06      	cmp	r3, #6
 8015c80:	d906      	bls.n	8015c90 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 8015c82:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8015c86:	f023 0301 	bic.w	r3, r3, #1
 8015c8a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8015c8e:	e045      	b.n	8015d1c <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8015c90:	2300      	movs	r3, #0
 8015c92:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8015c96:	e03d      	b.n	8015d14 <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 8015c98:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8015c9c:	2b06      	cmp	r3, #6
 8015c9e:	d118      	bne.n	8015cd2 <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 8015ca0:	4b5f      	ldr	r3, [pc, #380]	; (8015e20 <RegionEU868LinkAdrReq+0x240>)
 8015ca2:	6819      	ldr	r1, [r3, #0]
 8015ca4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8015ca8:	4613      	mov	r3, r2
 8015caa:	005b      	lsls	r3, r3, #1
 8015cac:	4413      	add	r3, r2
 8015cae:	009b      	lsls	r3, r3, #2
 8015cb0:	440b      	add	r3, r1
 8015cb2:	681b      	ldr	r3, [r3, #0]
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	d028      	beq.n	8015d0a <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 8015cb8:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8015cbc:	2201      	movs	r2, #1
 8015cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8015cc2:	b21a      	sxth	r2, r3
 8015cc4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8015cc6:	b21b      	sxth	r3, r3
 8015cc8:	4313      	orrs	r3, r2
 8015cca:	b21b      	sxth	r3, r3
 8015ccc:	b29b      	uxth	r3, r3
 8015cce:	877b      	strh	r3, [r7, #58]	; 0x3a
 8015cd0:	e01b      	b.n	8015d0a <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8015cd2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8015cd4:	461a      	mov	r2, r3
 8015cd6:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8015cda:	fa42 f303 	asr.w	r3, r2, r3
 8015cde:	f003 0301 	and.w	r3, r3, #1
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d011      	beq.n	8015d0a <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 8015ce6:	4b4e      	ldr	r3, [pc, #312]	; (8015e20 <RegionEU868LinkAdrReq+0x240>)
 8015ce8:	6819      	ldr	r1, [r3, #0]
 8015cea:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8015cee:	4613      	mov	r3, r2
 8015cf0:	005b      	lsls	r3, r3, #1
 8015cf2:	4413      	add	r3, r2
 8015cf4:	009b      	lsls	r3, r3, #2
 8015cf6:	440b      	add	r3, r1
 8015cf8:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8015cfa:	2b00      	cmp	r3, #0
 8015cfc:	d105      	bne.n	8015d0a <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 8015cfe:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8015d02:	f023 0301 	bic.w	r3, r3, #1
 8015d06:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8015d0a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8015d0e:	3301      	adds	r3, #1
 8015d10:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8015d14:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8015d18:	2b0f      	cmp	r3, #15
 8015d1a:	d9bd      	bls.n	8015c98 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8015d1c:	68fb      	ldr	r3, [r7, #12]
 8015d1e:	7a1b      	ldrb	r3, [r3, #8]
 8015d20:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8015d24:	429a      	cmp	r2, r3
 8015d26:	f4ff af73 	bcc.w	8015c10 <RegionEU868LinkAdrReq+0x30>
 8015d2a:	e000      	b.n	8015d2e <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 8015d2c:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8015d2e:	2302      	movs	r3, #2
 8015d30:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8015d34:	68fb      	ldr	r3, [r7, #12]
 8015d36:	7a5b      	ldrb	r3, [r3, #9]
 8015d38:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8015d3c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8015d40:	4618      	mov	r0, r3
 8015d42:	f7ff fa27 	bl	8015194 <RegionEU868GetPhyParam>
 8015d46:	4603      	mov	r3, r0
 8015d48:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 8015d4a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8015d4e:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8015d50:	68fb      	ldr	r3, [r7, #12]
 8015d52:	7a9b      	ldrb	r3, [r3, #10]
 8015d54:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8015d56:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8015d5a:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8015d5c:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 8015d60:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8015d62:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8015d66:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8015d6e:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8015d70:	68fb      	ldr	r3, [r7, #12]
 8015d72:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8015d76:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8015d78:	68fb      	ldr	r3, [r7, #12]
 8015d7a:	7b5b      	ldrb	r3, [r3, #13]
 8015d7c:	b25b      	sxtb	r3, r3
 8015d7e:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 8015d80:	2310      	movs	r3, #16
 8015d82:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8015d84:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 8015d88:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8015d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d8c:	b25b      	sxtb	r3, r3
 8015d8e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 8015d92:	2307      	movs	r3, #7
 8015d94:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8015d98:	4b21      	ldr	r3, [pc, #132]	; (8015e20 <RegionEU868LinkAdrReq+0x240>)
 8015d9a:	681b      	ldr	r3, [r3, #0]
 8015d9c:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 8015d9e:	2307      	movs	r3, #7
 8015da0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8015da4:	2300      	movs	r3, #0
 8015da6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8015daa:	68fb      	ldr	r3, [r7, #12]
 8015dac:	681b      	ldr	r3, [r3, #0]
 8015dae:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8015db0:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8015db4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8015db8:	1c9a      	adds	r2, r3, #2
 8015dba:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8015dbe:	1c59      	adds	r1, r3, #1
 8015dc0:	f107 0010 	add.w	r0, r7, #16
 8015dc4:	4623      	mov	r3, r4
 8015dc6:	f7fe fdb0 	bl	801492a <RegionCommonLinkAdrReqVerifyParams>
 8015dca:	4603      	mov	r3, r0
 8015dcc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8015dd0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8015dd4:	2b07      	cmp	r3, #7
 8015dd6:	d10c      	bne.n	8015df2 <RegionEU868LinkAdrReq+0x212>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8015dd8:	4b11      	ldr	r3, [pc, #68]	; (8015e20 <RegionEU868LinkAdrReq+0x240>)
 8015dda:	681b      	ldr	r3, [r3, #0]
 8015ddc:	33c0      	adds	r3, #192	; 0xc0
 8015dde:	2202      	movs	r2, #2
 8015de0:	2100      	movs	r1, #0
 8015de2:	4618      	mov	r0, r3
 8015de4:	f000 fb7c 	bl	80164e0 <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 8015de8:	4b0d      	ldr	r3, [pc, #52]	; (8015e20 <RegionEU868LinkAdrReq+0x240>)
 8015dea:	681b      	ldr	r3, [r3, #0]
 8015dec:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015dee:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8015df2:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8015df6:	68bb      	ldr	r3, [r7, #8]
 8015df8:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8015dfa:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8015e02:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8015e06:	683b      	ldr	r3, [r7, #0]
 8015e08:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8015e0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015e0c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8015e10:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 8015e12:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8015e16:	4618      	mov	r0, r3
 8015e18:	374c      	adds	r7, #76	; 0x4c
 8015e1a:	46bd      	mov	sp, r7
 8015e1c:	bd90      	pop	{r4, r7, pc}
 8015e1e:	bf00      	nop
 8015e20:	20000dd4 	.word	0x20000dd4

08015e24 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8015e24:	b580      	push	{r7, lr}
 8015e26:	b084      	sub	sp, #16
 8015e28:	af00      	add	r7, sp, #0
 8015e2a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8015e2c:	2307      	movs	r3, #7
 8015e2e:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8015e30:	2300      	movs	r3, #0
 8015e32:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8015e34:	687b      	ldr	r3, [r7, #4]
 8015e36:	685b      	ldr	r3, [r3, #4]
 8015e38:	f107 020e 	add.w	r2, r7, #14
 8015e3c:	4611      	mov	r1, r2
 8015e3e:	4618      	mov	r0, r3
 8015e40:	f7ff f8e2 	bl	8015008 <VerifyRfFreq>
 8015e44:	4603      	mov	r3, r0
 8015e46:	f083 0301 	eor.w	r3, r3, #1
 8015e4a:	b2db      	uxtb	r3, r3
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	d003      	beq.n	8015e58 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8015e50:	7bfb      	ldrb	r3, [r7, #15]
 8015e52:	f023 0301 	bic.w	r3, r3, #1
 8015e56:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	f993 3000 	ldrsb.w	r3, [r3]
 8015e5e:	2207      	movs	r2, #7
 8015e60:	2100      	movs	r1, #0
 8015e62:	4618      	mov	r0, r3
 8015e64:	f7fe fb4f 	bl	8014506 <RegionCommonValueInRange>
 8015e68:	4603      	mov	r3, r0
 8015e6a:	2b00      	cmp	r3, #0
 8015e6c:	d103      	bne.n	8015e76 <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 8015e6e:	7bfb      	ldrb	r3, [r7, #15]
 8015e70:	f023 0302 	bic.w	r3, r3, #2
 8015e74:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8015e76:	687b      	ldr	r3, [r7, #4]
 8015e78:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015e7c:	2205      	movs	r2, #5
 8015e7e:	2100      	movs	r1, #0
 8015e80:	4618      	mov	r0, r3
 8015e82:	f7fe fb40 	bl	8014506 <RegionCommonValueInRange>
 8015e86:	4603      	mov	r3, r0
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d103      	bne.n	8015e94 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8015e8c:	7bfb      	ldrb	r3, [r7, #15]
 8015e8e:	f023 0304 	bic.w	r3, r3, #4
 8015e92:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 8015e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e96:	4618      	mov	r0, r3
 8015e98:	3710      	adds	r7, #16
 8015e9a:	46bd      	mov	sp, r7
 8015e9c:	bd80      	pop	{r7, pc}
	...

08015ea0 <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8015ea0:	b580      	push	{r7, lr}
 8015ea2:	b086      	sub	sp, #24
 8015ea4:	af00      	add	r7, sp, #0
 8015ea6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8015ea8:	2303      	movs	r3, #3
 8015eaa:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8015eac:	687b      	ldr	r3, [r7, #4]
 8015eae:	681b      	ldr	r3, [r3, #0]
 8015eb0:	681b      	ldr	r3, [r3, #0]
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d114      	bne.n	8015ee0 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8015ebc:	b2db      	uxtb	r3, r3
 8015ebe:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8015ec0:	f107 0308 	add.w	r3, r7, #8
 8015ec4:	4618      	mov	r0, r3
 8015ec6:	f000 f9f9 	bl	80162bc <RegionEU868ChannelsRemove>
 8015eca:	4603      	mov	r3, r0
 8015ecc:	f083 0301 	eor.w	r3, r3, #1
 8015ed0:	b2db      	uxtb	r3, r3
 8015ed2:	2b00      	cmp	r3, #0
 8015ed4:	d03b      	beq.n	8015f4e <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 8015ed6:	7dfb      	ldrb	r3, [r7, #23]
 8015ed8:	f023 0303 	bic.w	r3, r3, #3
 8015edc:	75fb      	strb	r3, [r7, #23]
 8015ede:	e036      	b.n	8015f4e <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8015ee0:	687b      	ldr	r3, [r7, #4]
 8015ee2:	681b      	ldr	r3, [r3, #0]
 8015ee4:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8015ee6:	687b      	ldr	r3, [r7, #4]
 8015ee8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8015eec:	b2db      	uxtb	r3, r3
 8015eee:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8015ef0:	f107 030c 	add.w	r3, r7, #12
 8015ef4:	4618      	mov	r0, r3
 8015ef6:	f000 f93f 	bl	8016178 <RegionEU868ChannelAdd>
 8015efa:	4603      	mov	r3, r0
 8015efc:	2b06      	cmp	r3, #6
 8015efe:	d820      	bhi.n	8015f42 <RegionEU868NewChannelReq+0xa2>
 8015f00:	a201      	add	r2, pc, #4	; (adr r2, 8015f08 <RegionEU868NewChannelReq+0x68>)
 8015f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015f06:	bf00      	nop
 8015f08:	08015f4d 	.word	0x08015f4d
 8015f0c:	08015f43 	.word	0x08015f43
 8015f10:	08015f43 	.word	0x08015f43
 8015f14:	08015f43 	.word	0x08015f43
 8015f18:	08015f25 	.word	0x08015f25
 8015f1c:	08015f2f 	.word	0x08015f2f
 8015f20:	08015f39 	.word	0x08015f39
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8015f24:	7dfb      	ldrb	r3, [r7, #23]
 8015f26:	f023 0301 	bic.w	r3, r3, #1
 8015f2a:	75fb      	strb	r3, [r7, #23]
                break;
 8015f2c:	e00f      	b.n	8015f4e <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8015f2e:	7dfb      	ldrb	r3, [r7, #23]
 8015f30:	f023 0302 	bic.w	r3, r3, #2
 8015f34:	75fb      	strb	r3, [r7, #23]
                break;
 8015f36:	e00a      	b.n	8015f4e <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8015f38:	7dfb      	ldrb	r3, [r7, #23]
 8015f3a:	f023 0303 	bic.w	r3, r3, #3
 8015f3e:	75fb      	strb	r3, [r7, #23]
                break;
 8015f40:	e005      	b.n	8015f4e <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8015f42:	7dfb      	ldrb	r3, [r7, #23]
 8015f44:	f023 0303 	bic.w	r3, r3, #3
 8015f48:	75fb      	strb	r3, [r7, #23]
                break;
 8015f4a:	e000      	b.n	8015f4e <RegionEU868NewChannelReq+0xae>
                break;
 8015f4c:	bf00      	nop
            }
        }
    }

    return status;
 8015f4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015f52:	4618      	mov	r0, r3
 8015f54:	3718      	adds	r7, #24
 8015f56:	46bd      	mov	sp, r7
 8015f58:	bd80      	pop	{r7, pc}
 8015f5a:	bf00      	nop

08015f5c <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8015f5c:	b480      	push	{r7}
 8015f5e:	b083      	sub	sp, #12
 8015f60:	af00      	add	r7, sp, #0
 8015f62:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8015f64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015f68:	4618      	mov	r0, r3
 8015f6a:	370c      	adds	r7, #12
 8015f6c:	46bd      	mov	sp, r7
 8015f6e:	bc80      	pop	{r7}
 8015f70:	4770      	bx	lr
	...

08015f74 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8015f74:	b580      	push	{r7, lr}
 8015f76:	b084      	sub	sp, #16
 8015f78:	af00      	add	r7, sp, #0
 8015f7a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8015f7c:	2303      	movs	r3, #3
 8015f7e:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8015f80:	2300      	movs	r3, #0
 8015f82:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8015f84:	687b      	ldr	r3, [r7, #4]
 8015f86:	685b      	ldr	r3, [r3, #4]
 8015f88:	f107 020e 	add.w	r2, r7, #14
 8015f8c:	4611      	mov	r1, r2
 8015f8e:	4618      	mov	r0, r3
 8015f90:	f7ff f83a 	bl	8015008 <VerifyRfFreq>
 8015f94:	4603      	mov	r3, r0
 8015f96:	f083 0301 	eor.w	r3, r3, #1
 8015f9a:	b2db      	uxtb	r3, r3
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d003      	beq.n	8015fa8 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 8015fa0:	7bfb      	ldrb	r3, [r7, #15]
 8015fa2:	f023 0301 	bic.w	r3, r3, #1
 8015fa6:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8015fa8:	4b13      	ldr	r3, [pc, #76]	; (8015ff8 <RegionEU868DlChannelReq+0x84>)
 8015faa:	681a      	ldr	r2, [r3, #0]
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	781b      	ldrb	r3, [r3, #0]
 8015fb0:	4619      	mov	r1, r3
 8015fb2:	460b      	mov	r3, r1
 8015fb4:	005b      	lsls	r3, r3, #1
 8015fb6:	440b      	add	r3, r1
 8015fb8:	009b      	lsls	r3, r3, #2
 8015fba:	4413      	add	r3, r2
 8015fbc:	681b      	ldr	r3, [r3, #0]
 8015fbe:	2b00      	cmp	r3, #0
 8015fc0:	d103      	bne.n	8015fca <RegionEU868DlChannelReq+0x56>
    {
        status &= 0xFD;
 8015fc2:	7bfb      	ldrb	r3, [r7, #15]
 8015fc4:	f023 0302 	bic.w	r3, r3, #2
 8015fc8:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8015fca:	7bfb      	ldrb	r3, [r7, #15]
 8015fcc:	2b03      	cmp	r3, #3
 8015fce:	d10d      	bne.n	8015fec <RegionEU868DlChannelReq+0x78>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8015fd0:	4b09      	ldr	r3, [pc, #36]	; (8015ff8 <RegionEU868DlChannelReq+0x84>)
 8015fd2:	6819      	ldr	r1, [r3, #0]
 8015fd4:	687b      	ldr	r3, [r7, #4]
 8015fd6:	781b      	ldrb	r3, [r3, #0]
 8015fd8:	4618      	mov	r0, r3
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	685a      	ldr	r2, [r3, #4]
 8015fde:	4603      	mov	r3, r0
 8015fe0:	005b      	lsls	r3, r3, #1
 8015fe2:	4403      	add	r3, r0
 8015fe4:	009b      	lsls	r3, r3, #2
 8015fe6:	440b      	add	r3, r1
 8015fe8:	3304      	adds	r3, #4
 8015fea:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 8015fec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015ff0:	4618      	mov	r0, r3
 8015ff2:	3710      	adds	r7, #16
 8015ff4:	46bd      	mov	sp, r7
 8015ff6:	bd80      	pop	{r7, pc}
 8015ff8:	20000dd4 	.word	0x20000dd4

08015ffc <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8015ffc:	b480      	push	{r7}
 8015ffe:	b083      	sub	sp, #12
 8016000:	af00      	add	r7, sp, #0
 8016002:	4603      	mov	r3, r0
 8016004:	460a      	mov	r2, r1
 8016006:	71fb      	strb	r3, [r7, #7]
 8016008:	4613      	mov	r3, r2
 801600a:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 801600c:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 8016010:	4618      	mov	r0, r3
 8016012:	370c      	adds	r7, #12
 8016014:	46bd      	mov	sp, r7
 8016016:	bc80      	pop	{r7}
 8016018:	4770      	bx	lr
	...

0801601c <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801601c:	b580      	push	{r7, lr}
 801601e:	b09a      	sub	sp, #104	; 0x68
 8016020:	af02      	add	r7, sp, #8
 8016022:	60f8      	str	r0, [r7, #12]
 8016024:	60b9      	str	r1, [r7, #8]
 8016026:	607a      	str	r2, [r7, #4]
 8016028:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 801602a:	2300      	movs	r3, #0
 801602c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    uint8_t nbRestrictedChannels = 0;
 8016030:	2300      	movs	r3, #0
 8016032:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8016036:	2300      	movs	r3, #0
 8016038:	64fb      	str	r3, [r7, #76]	; 0x4c
 801603a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801603e:	2200      	movs	r2, #0
 8016040:	601a      	str	r2, [r3, #0]
 8016042:	605a      	str	r2, [r3, #4]
 8016044:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8016046:	230c      	movs	r3, #12
 8016048:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 801604c:	2307      	movs	r3, #7
 801604e:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8016050:	4b47      	ldr	r3, [pc, #284]	; (8016170 <RegionEU868NextChannel+0x154>)
 8016052:	681b      	ldr	r3, [r3, #0]
 8016054:	33c0      	adds	r3, #192	; 0xc0
 8016056:	2201      	movs	r2, #1
 8016058:	2100      	movs	r1, #0
 801605a:	4618      	mov	r0, r3
 801605c:	f7fe faa4 	bl	80145a8 <RegionCommonCountChannels>
 8016060:	4603      	mov	r3, r0
 8016062:	2b00      	cmp	r3, #0
 8016064:	d10a      	bne.n	801607c <RegionEU868NextChannel+0x60>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8016066:	4b42      	ldr	r3, [pc, #264]	; (8016170 <RegionEU868NextChannel+0x154>)
 8016068:	681b      	ldr	r3, [r3, #0]
 801606a:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	; 0xc0
 801606e:	4b40      	ldr	r3, [pc, #256]	; (8016170 <RegionEU868NextChannel+0x154>)
 8016070:	681b      	ldr	r3, [r3, #0]
 8016072:	f042 0207 	orr.w	r2, r2, #7
 8016076:	b292      	uxth	r2, r2
 8016078:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801607c:	68fb      	ldr	r3, [r7, #12]
 801607e:	7a5b      	ldrb	r3, [r3, #9]
 8016080:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8016082:	68fb      	ldr	r3, [r7, #12]
 8016084:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016088:	b2db      	uxtb	r3, r3
 801608a:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801608c:	4b38      	ldr	r3, [pc, #224]	; (8016170 <RegionEU868NextChannel+0x154>)
 801608e:	681b      	ldr	r3, [r3, #0]
 8016090:	33c0      	adds	r3, #192	; 0xc0
 8016092:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8016094:	4b36      	ldr	r3, [pc, #216]	; (8016170 <RegionEU868NextChannel+0x154>)
 8016096:	681b      	ldr	r3, [r3, #0]
 8016098:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 801609a:	4b36      	ldr	r3, [pc, #216]	; (8016174 <RegionEU868NextChannel+0x158>)
 801609c:	681b      	ldr	r3, [r3, #0]
 801609e:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 80160a0:	2310      	movs	r3, #16
 80160a2:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 80160a4:	f107 0312 	add.w	r3, r7, #18
 80160a8:	62bb      	str	r3, [r7, #40]	; 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 80160aa:	68fb      	ldr	r3, [r7, #12]
 80160ac:	681b      	ldr	r3, [r3, #0]
 80160ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 80160b0:	68fb      	ldr	r3, [r7, #12]
 80160b2:	685b      	ldr	r3, [r3, #4]
 80160b4:	633b      	str	r3, [r7, #48]	; 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 80160b6:	68fb      	ldr	r3, [r7, #12]
 80160b8:	7a9b      	ldrb	r3, [r3, #10]
 80160ba:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 80160be:	2306      	movs	r3, #6
 80160c0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 80160c4:	68fa      	ldr	r2, [r7, #12]
 80160c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80160ca:	320c      	adds	r2, #12
 80160cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80160d0:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 80160d4:	68fb      	ldr	r3, [r7, #12]
 80160d6:	7d1b      	ldrb	r3, [r3, #20]
 80160d8:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 80160dc:	68fb      	ldr	r3, [r7, #12]
 80160de:	f993 2008 	ldrsb.w	r2, [r3, #8]
 80160e2:	68fb      	ldr	r3, [r7, #12]
 80160e4:	8adb      	ldrh	r3, [r3, #22]
 80160e6:	4619      	mov	r1, r3
 80160e8:	4610      	mov	r0, r2
 80160ea:	f7ff f803 	bl	80150f4 <GetTimeOnAir>
 80160ee:	4603      	mov	r3, r0
 80160f0:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 80160f2:	f107 0314 	add.w	r3, r7, #20
 80160f6:	64bb      	str	r3, [r7, #72]	; 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 80160f8:	f107 015e 	add.w	r1, r7, #94	; 0x5e
 80160fc:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8016100:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	9301      	str	r3, [sp, #4]
 8016108:	f107 035d 	add.w	r3, r7, #93	; 0x5d
 801610c:	9300      	str	r3, [sp, #0]
 801610e:	460b      	mov	r3, r1
 8016110:	6839      	ldr	r1, [r7, #0]
 8016112:	f7fe fe50 	bl	8014db6 <RegionCommonIdentifyChannels>
 8016116:	4603      	mov	r3, r0
 8016118:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801611c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016120:	2b00      	cmp	r3, #0
 8016122:	d10f      	bne.n	8016144 <RegionEU868NextChannel+0x128>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8016124:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8016128:	3b01      	subs	r3, #1
 801612a:	4619      	mov	r1, r3
 801612c:	2000      	movs	r0, #0
 801612e:	f000 f985 	bl	801643c <randr>
 8016132:	4603      	mov	r3, r0
 8016134:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8016138:	4413      	add	r3, r2
 801613a:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 801613e:	68bb      	ldr	r3, [r7, #8]
 8016140:	701a      	strb	r2, [r3, #0]
 8016142:	e00e      	b.n	8016162 <RegionEU868NextChannel+0x146>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8016144:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016148:	2b0c      	cmp	r3, #12
 801614a:	d10a      	bne.n	8016162 <RegionEU868NextChannel+0x146>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801614c:	4b08      	ldr	r3, [pc, #32]	; (8016170 <RegionEU868NextChannel+0x154>)
 801614e:	681b      	ldr	r3, [r3, #0]
 8016150:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	; 0xc0
 8016154:	4b06      	ldr	r3, [pc, #24]	; (8016170 <RegionEU868NextChannel+0x154>)
 8016156:	681b      	ldr	r3, [r3, #0]
 8016158:	f042 0207 	orr.w	r2, r2, #7
 801615c:	b292      	uxth	r2, r2
 801615e:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
    }
    return status;
 8016162:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8016166:	4618      	mov	r0, r3
 8016168:	3760      	adds	r7, #96	; 0x60
 801616a:	46bd      	mov	sp, r7
 801616c:	bd80      	pop	{r7, pc}
 801616e:	bf00      	nop
 8016170:	20000dd4 	.word	0x20000dd4
 8016174:	20000dd0 	.word	0x20000dd0

08016178 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8016178:	b580      	push	{r7, lr}
 801617a:	b084      	sub	sp, #16
 801617c:	af00      	add	r7, sp, #0
 801617e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8016180:	2300      	movs	r3, #0
 8016182:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8016184:	2300      	movs	r3, #0
 8016186:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8016188:	2300      	movs	r3, #0
 801618a:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 801618c:	687b      	ldr	r3, [r7, #4]
 801618e:	791b      	ldrb	r3, [r3, #4]
 8016190:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8016192:	7b7b      	ldrb	r3, [r7, #13]
 8016194:	2b02      	cmp	r3, #2
 8016196:	d801      	bhi.n	801619c <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8016198:	2306      	movs	r3, #6
 801619a:	e089      	b.n	80162b0 <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 801619c:	7b7b      	ldrb	r3, [r7, #13]
 801619e:	2b0f      	cmp	r3, #15
 80161a0:	d901      	bls.n	80161a6 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80161a2:	2303      	movs	r3, #3
 80161a4:	e084      	b.n	80162b0 <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	681b      	ldr	r3, [r3, #0]
 80161aa:	7a1b      	ldrb	r3, [r3, #8]
 80161ac:	f343 0303 	sbfx	r3, r3, #0, #4
 80161b0:	b25b      	sxtb	r3, r3
 80161b2:	2207      	movs	r2, #7
 80161b4:	2100      	movs	r1, #0
 80161b6:	4618      	mov	r0, r3
 80161b8:	f7fe f9a5 	bl	8014506 <RegionCommonValueInRange>
 80161bc:	4603      	mov	r3, r0
 80161be:	2b00      	cmp	r3, #0
 80161c0:	d101      	bne.n	80161c6 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 80161c2:	2301      	movs	r3, #1
 80161c4:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	681b      	ldr	r3, [r3, #0]
 80161ca:	7a1b      	ldrb	r3, [r3, #8]
 80161cc:	f343 1303 	sbfx	r3, r3, #4, #4
 80161d0:	b25b      	sxtb	r3, r3
 80161d2:	2207      	movs	r2, #7
 80161d4:	2100      	movs	r1, #0
 80161d6:	4618      	mov	r0, r3
 80161d8:	f7fe f995 	bl	8014506 <RegionCommonValueInRange>
 80161dc:	4603      	mov	r3, r0
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d101      	bne.n	80161e6 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 80161e2:	2301      	movs	r3, #1
 80161e4:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 80161e6:	687b      	ldr	r3, [r7, #4]
 80161e8:	681b      	ldr	r3, [r3, #0]
 80161ea:	7a1b      	ldrb	r3, [r3, #8]
 80161ec:	f343 0303 	sbfx	r3, r3, #0, #4
 80161f0:	b25a      	sxtb	r2, r3
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	681b      	ldr	r3, [r3, #0]
 80161f6:	7a1b      	ldrb	r3, [r3, #8]
 80161f8:	f343 1303 	sbfx	r3, r3, #4, #4
 80161fc:	b25b      	sxtb	r3, r3
 80161fe:	429a      	cmp	r2, r3
 8016200:	dd01      	ble.n	8016206 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8016202:	2301      	movs	r3, #1
 8016204:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8016206:	7bbb      	ldrb	r3, [r7, #14]
 8016208:	f083 0301 	eor.w	r3, r3, #1
 801620c:	b2db      	uxtb	r3, r3
 801620e:	2b00      	cmp	r3, #0
 8016210:	d010      	beq.n	8016234 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8016212:	687b      	ldr	r3, [r7, #4]
 8016214:	681b      	ldr	r3, [r3, #0]
 8016216:	681b      	ldr	r3, [r3, #0]
 8016218:	f107 020c 	add.w	r2, r7, #12
 801621c:	4611      	mov	r1, r2
 801621e:	4618      	mov	r0, r3
 8016220:	f7fe fef2 	bl	8015008 <VerifyRfFreq>
 8016224:	4603      	mov	r3, r0
 8016226:	f083 0301 	eor.w	r3, r3, #1
 801622a:	b2db      	uxtb	r3, r3
 801622c:	2b00      	cmp	r3, #0
 801622e:	d001      	beq.n	8016234 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8016230:	2301      	movs	r3, #1
 8016232:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8016234:	7bfb      	ldrb	r3, [r7, #15]
 8016236:	2b00      	cmp	r3, #0
 8016238:	d004      	beq.n	8016244 <RegionEU868ChannelAdd+0xcc>
 801623a:	7bbb      	ldrb	r3, [r7, #14]
 801623c:	2b00      	cmp	r3, #0
 801623e:	d001      	beq.n	8016244 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8016240:	2306      	movs	r3, #6
 8016242:	e035      	b.n	80162b0 <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 8016244:	7bfb      	ldrb	r3, [r7, #15]
 8016246:	2b00      	cmp	r3, #0
 8016248:	d001      	beq.n	801624e <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 801624a:	2305      	movs	r3, #5
 801624c:	e030      	b.n	80162b0 <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 801624e:	7bbb      	ldrb	r3, [r7, #14]
 8016250:	2b00      	cmp	r3, #0
 8016252:	d001      	beq.n	8016258 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8016254:	2304      	movs	r3, #4
 8016256:	e02b      	b.n	80162b0 <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8016258:	4b17      	ldr	r3, [pc, #92]	; (80162b8 <RegionEU868ChannelAdd+0x140>)
 801625a:	6819      	ldr	r1, [r3, #0]
 801625c:	7b7a      	ldrb	r2, [r7, #13]
 801625e:	4613      	mov	r3, r2
 8016260:	005b      	lsls	r3, r3, #1
 8016262:	4413      	add	r3, r2
 8016264:	009b      	lsls	r3, r3, #2
 8016266:	18c8      	adds	r0, r1, r3
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	681b      	ldr	r3, [r3, #0]
 801626c:	220c      	movs	r2, #12
 801626e:	4619      	mov	r1, r3
 8016270:	f000 f8fb 	bl	801646a <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 8016274:	4b10      	ldr	r3, [pc, #64]	; (80162b8 <RegionEU868ChannelAdd+0x140>)
 8016276:	6819      	ldr	r1, [r3, #0]
 8016278:	7b7a      	ldrb	r2, [r7, #13]
 801627a:	7b38      	ldrb	r0, [r7, #12]
 801627c:	4613      	mov	r3, r2
 801627e:	005b      	lsls	r3, r3, #1
 8016280:	4413      	add	r3, r2
 8016282:	009b      	lsls	r3, r3, #2
 8016284:	440b      	add	r3, r1
 8016286:	3309      	adds	r3, #9
 8016288:	4602      	mov	r2, r0
 801628a:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 801628c:	4b0a      	ldr	r3, [pc, #40]	; (80162b8 <RegionEU868ChannelAdd+0x140>)
 801628e:	681b      	ldr	r3, [r3, #0]
 8016290:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8016294:	b21a      	sxth	r2, r3
 8016296:	7b7b      	ldrb	r3, [r7, #13]
 8016298:	2101      	movs	r1, #1
 801629a:	fa01 f303 	lsl.w	r3, r1, r3
 801629e:	b21b      	sxth	r3, r3
 80162a0:	4313      	orrs	r3, r2
 80162a2:	b21a      	sxth	r2, r3
 80162a4:	4b04      	ldr	r3, [pc, #16]	; (80162b8 <RegionEU868ChannelAdd+0x140>)
 80162a6:	681b      	ldr	r3, [r3, #0]
 80162a8:	b292      	uxth	r2, r2
 80162aa:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
    return LORAMAC_STATUS_OK;
 80162ae:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 80162b0:	4618      	mov	r0, r3
 80162b2:	3710      	adds	r7, #16
 80162b4:	46bd      	mov	sp, r7
 80162b6:	bd80      	pop	{r7, pc}
 80162b8:	20000dd4 	.word	0x20000dd4

080162bc <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 80162bc:	b580      	push	{r7, lr}
 80162be:	b086      	sub	sp, #24
 80162c0:	af00      	add	r7, sp, #0
 80162c2:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	781b      	ldrb	r3, [r3, #0]
 80162c8:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 80162ca:	7dfb      	ldrb	r3, [r7, #23]
 80162cc:	2b02      	cmp	r3, #2
 80162ce:	d801      	bhi.n	80162d4 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 80162d0:	2300      	movs	r3, #0
 80162d2:	e015      	b.n	8016300 <RegionEU868ChannelsRemove+0x44>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 80162d4:	4b0c      	ldr	r3, [pc, #48]	; (8016308 <RegionEU868ChannelsRemove+0x4c>)
 80162d6:	6819      	ldr	r1, [r3, #0]
 80162d8:	7dfa      	ldrb	r2, [r7, #23]
 80162da:	4613      	mov	r3, r2
 80162dc:	005b      	lsls	r3, r3, #1
 80162de:	4413      	add	r3, r2
 80162e0:	009b      	lsls	r3, r3, #2
 80162e2:	440b      	add	r3, r1
 80162e4:	461a      	mov	r2, r3
 80162e6:	2300      	movs	r3, #0
 80162e8:	6013      	str	r3, [r2, #0]
 80162ea:	6053      	str	r3, [r2, #4]
 80162ec:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 80162ee:	4b06      	ldr	r3, [pc, #24]	; (8016308 <RegionEU868ChannelsRemove+0x4c>)
 80162f0:	681b      	ldr	r3, [r3, #0]
 80162f2:	33c0      	adds	r3, #192	; 0xc0
 80162f4:	7df9      	ldrb	r1, [r7, #23]
 80162f6:	2210      	movs	r2, #16
 80162f8:	4618      	mov	r0, r3
 80162fa:	f7fe f921 	bl	8014540 <RegionCommonChanDisable>
 80162fe:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 8016300:	4618      	mov	r0, r3
 8016302:	3718      	adds	r7, #24
 8016304:	46bd      	mov	sp, r7
 8016306:	bd80      	pop	{r7, pc}
 8016308:	20000dd4 	.word	0x20000dd4

0801630c <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801630c:	b590      	push	{r4, r7, lr}
 801630e:	b085      	sub	sp, #20
 8016310:	af00      	add	r7, sp, #0
 8016312:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    int8_t txPowerLimited = RegionCommonLimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower );
 8016314:	687b      	ldr	r3, [r7, #4]
 8016316:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801631a:	4b20      	ldr	r3, [pc, #128]	; (801639c <RegionEU868SetContinuousWave+0x90>)
 801631c:	681a      	ldr	r2, [r3, #0]
 801631e:	4b20      	ldr	r3, [pc, #128]	; (80163a0 <RegionEU868SetContinuousWave+0x94>)
 8016320:	6819      	ldr	r1, [r3, #0]
 8016322:	687b      	ldr	r3, [r7, #4]
 8016324:	781b      	ldrb	r3, [r3, #0]
 8016326:	461c      	mov	r4, r3
 8016328:	4623      	mov	r3, r4
 801632a:	005b      	lsls	r3, r3, #1
 801632c:	4423      	add	r3, r4
 801632e:	009b      	lsls	r3, r3, #2
 8016330:	440b      	add	r3, r1
 8016332:	3309      	adds	r3, #9
 8016334:	781b      	ldrb	r3, [r3, #0]
 8016336:	4619      	mov	r1, r3
 8016338:	460b      	mov	r3, r1
 801633a:	005b      	lsls	r3, r3, #1
 801633c:	440b      	add	r3, r1
 801633e:	00db      	lsls	r3, r3, #3
 8016340:	4413      	add	r3, r2
 8016342:	3302      	adds	r3, #2
 8016344:	f993 3000 	ldrsb.w	r3, [r3]
 8016348:	4619      	mov	r1, r3
 801634a:	f7fe fdd4 	bl	8014ef6 <RegionCommonLimitTxPower>
 801634e:	4603      	mov	r3, r0
 8016350:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8016352:	2300      	movs	r3, #0
 8016354:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 8016356:	4b12      	ldr	r3, [pc, #72]	; (80163a0 <RegionEU868SetContinuousWave+0x94>)
 8016358:	681a      	ldr	r2, [r3, #0]
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	781b      	ldrb	r3, [r3, #0]
 801635e:	4619      	mov	r1, r3
 8016360:	460b      	mov	r3, r1
 8016362:	005b      	lsls	r3, r3, #1
 8016364:	440b      	add	r3, r1
 8016366:	009b      	lsls	r3, r3, #2
 8016368:	4413      	add	r3, r2
 801636a:	681b      	ldr	r3, [r3, #0]
 801636c:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	6859      	ldr	r1, [r3, #4]
 8016372:	687b      	ldr	r3, [r7, #4]
 8016374:	689a      	ldr	r2, [r3, #8]
 8016376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801637a:	4618      	mov	r0, r3
 801637c:	f7fe fc2c 	bl	8014bd8 <RegionCommonComputeTxPower>
 8016380:	4603      	mov	r3, r0
 8016382:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8016384:	4b07      	ldr	r3, [pc, #28]	; (80163a4 <RegionEU868SetContinuousWave+0x98>)
 8016386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016388:	687a      	ldr	r2, [r7, #4]
 801638a:	8992      	ldrh	r2, [r2, #12]
 801638c:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8016390:	68b8      	ldr	r0, [r7, #8]
 8016392:	4798      	blx	r3
#endif /* REGION_EU868 */
}
 8016394:	bf00      	nop
 8016396:	3714      	adds	r7, #20
 8016398:	46bd      	mov	sp, r7
 801639a:	bd90      	pop	{r4, r7, pc}
 801639c:	20000dd0 	.word	0x20000dd0
 80163a0:	20000dd4 	.word	0x20000dd4
 80163a4:	0801ba5c 	.word	0x0801ba5c

080163a8 <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80163a8:	b480      	push	{r7}
 80163aa:	b085      	sub	sp, #20
 80163ac:	af00      	add	r7, sp, #0
 80163ae:	4603      	mov	r3, r0
 80163b0:	71fb      	strb	r3, [r7, #7]
 80163b2:	460b      	mov	r3, r1
 80163b4:	71bb      	strb	r3, [r7, #6]
 80163b6:	4613      	mov	r3, r2
 80163b8:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 80163ba:	79ba      	ldrb	r2, [r7, #6]
 80163bc:	797b      	ldrb	r3, [r7, #5]
 80163be:	1ad3      	subs	r3, r2, r3
 80163c0:	b2db      	uxtb	r3, r3
 80163c2:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 80163c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80163c8:	2b00      	cmp	r3, #0
 80163ca:	da01      	bge.n	80163d0 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 80163cc:	2300      	movs	r3, #0
 80163ce:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 80163d0:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 80163d2:	4618      	mov	r0, r3
 80163d4:	3714      	adds	r7, #20
 80163d6:	46bd      	mov	sp, r7
 80163d8:	bc80      	pop	{r7}
 80163da:	4770      	bx	lr

080163dc <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 80163dc:	b480      	push	{r7}
 80163de:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 80163e0:	4b0d      	ldr	r3, [pc, #52]	; (8016418 <rand1+0x3c>)
 80163e2:	681b      	ldr	r3, [r3, #0]
 80163e4:	4a0d      	ldr	r2, [pc, #52]	; (801641c <rand1+0x40>)
 80163e6:	fb02 f303 	mul.w	r3, r2, r3
 80163ea:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80163ee:	3339      	adds	r3, #57	; 0x39
 80163f0:	4a09      	ldr	r2, [pc, #36]	; (8016418 <rand1+0x3c>)
 80163f2:	6013      	str	r3, [r2, #0]
 80163f4:	4b08      	ldr	r3, [pc, #32]	; (8016418 <rand1+0x3c>)
 80163f6:	681a      	ldr	r2, [r3, #0]
 80163f8:	2303      	movs	r3, #3
 80163fa:	fba3 1302 	umull	r1, r3, r3, r2
 80163fe:	1ad1      	subs	r1, r2, r3
 8016400:	0849      	lsrs	r1, r1, #1
 8016402:	440b      	add	r3, r1
 8016404:	0f99      	lsrs	r1, r3, #30
 8016406:	460b      	mov	r3, r1
 8016408:	07db      	lsls	r3, r3, #31
 801640a:	1a5b      	subs	r3, r3, r1
 801640c:	1ad1      	subs	r1, r2, r3
 801640e:	460b      	mov	r3, r1
}
 8016410:	4618      	mov	r0, r3
 8016412:	46bd      	mov	sp, r7
 8016414:	bc80      	pop	{r7}
 8016416:	4770      	bx	lr
 8016418:	2000011c 	.word	0x2000011c
 801641c:	41c64e6d 	.word	0x41c64e6d

08016420 <srand1>:

void srand1( uint32_t seed )
{
 8016420:	b480      	push	{r7}
 8016422:	b083      	sub	sp, #12
 8016424:	af00      	add	r7, sp, #0
 8016426:	6078      	str	r0, [r7, #4]
    next = seed;
 8016428:	4a03      	ldr	r2, [pc, #12]	; (8016438 <srand1+0x18>)
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	6013      	str	r3, [r2, #0]
}
 801642e:	bf00      	nop
 8016430:	370c      	adds	r7, #12
 8016432:	46bd      	mov	sp, r7
 8016434:	bc80      	pop	{r7}
 8016436:	4770      	bx	lr
 8016438:	2000011c 	.word	0x2000011c

0801643c <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801643c:	b580      	push	{r7, lr}
 801643e:	b082      	sub	sp, #8
 8016440:	af00      	add	r7, sp, #0
 8016442:	6078      	str	r0, [r7, #4]
 8016444:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8016446:	f7ff ffc9 	bl	80163dc <rand1>
 801644a:	4602      	mov	r2, r0
 801644c:	6839      	ldr	r1, [r7, #0]
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	1acb      	subs	r3, r1, r3
 8016452:	3301      	adds	r3, #1
 8016454:	fb92 f1f3 	sdiv	r1, r2, r3
 8016458:	fb03 f301 	mul.w	r3, r3, r1
 801645c:	1ad2      	subs	r2, r2, r3
 801645e:	687b      	ldr	r3, [r7, #4]
 8016460:	4413      	add	r3, r2
}
 8016462:	4618      	mov	r0, r3
 8016464:	3708      	adds	r7, #8
 8016466:	46bd      	mov	sp, r7
 8016468:	bd80      	pop	{r7, pc}

0801646a <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801646a:	b480      	push	{r7}
 801646c:	b085      	sub	sp, #20
 801646e:	af00      	add	r7, sp, #0
 8016470:	60f8      	str	r0, [r7, #12]
 8016472:	60b9      	str	r1, [r7, #8]
 8016474:	4613      	mov	r3, r2
 8016476:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8016478:	e007      	b.n	801648a <memcpy1+0x20>
    {
        *dst++ = *src++;
 801647a:	68ba      	ldr	r2, [r7, #8]
 801647c:	1c53      	adds	r3, r2, #1
 801647e:	60bb      	str	r3, [r7, #8]
 8016480:	68fb      	ldr	r3, [r7, #12]
 8016482:	1c59      	adds	r1, r3, #1
 8016484:	60f9      	str	r1, [r7, #12]
 8016486:	7812      	ldrb	r2, [r2, #0]
 8016488:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801648a:	88fb      	ldrh	r3, [r7, #6]
 801648c:	1e5a      	subs	r2, r3, #1
 801648e:	80fa      	strh	r2, [r7, #6]
 8016490:	2b00      	cmp	r3, #0
 8016492:	d1f2      	bne.n	801647a <memcpy1+0x10>
    }
}
 8016494:	bf00      	nop
 8016496:	bf00      	nop
 8016498:	3714      	adds	r7, #20
 801649a:	46bd      	mov	sp, r7
 801649c:	bc80      	pop	{r7}
 801649e:	4770      	bx	lr

080164a0 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 80164a0:	b480      	push	{r7}
 80164a2:	b085      	sub	sp, #20
 80164a4:	af00      	add	r7, sp, #0
 80164a6:	60f8      	str	r0, [r7, #12]
 80164a8:	60b9      	str	r1, [r7, #8]
 80164aa:	4613      	mov	r3, r2
 80164ac:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 80164ae:	88fb      	ldrh	r3, [r7, #6]
 80164b0:	3b01      	subs	r3, #1
 80164b2:	68fa      	ldr	r2, [r7, #12]
 80164b4:	4413      	add	r3, r2
 80164b6:	60fb      	str	r3, [r7, #12]
    while( size-- )
 80164b8:	e007      	b.n	80164ca <memcpyr+0x2a>
    {
        *dst-- = *src++;
 80164ba:	68ba      	ldr	r2, [r7, #8]
 80164bc:	1c53      	adds	r3, r2, #1
 80164be:	60bb      	str	r3, [r7, #8]
 80164c0:	68fb      	ldr	r3, [r7, #12]
 80164c2:	1e59      	subs	r1, r3, #1
 80164c4:	60f9      	str	r1, [r7, #12]
 80164c6:	7812      	ldrb	r2, [r2, #0]
 80164c8:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80164ca:	88fb      	ldrh	r3, [r7, #6]
 80164cc:	1e5a      	subs	r2, r3, #1
 80164ce:	80fa      	strh	r2, [r7, #6]
 80164d0:	2b00      	cmp	r3, #0
 80164d2:	d1f2      	bne.n	80164ba <memcpyr+0x1a>
    }
}
 80164d4:	bf00      	nop
 80164d6:	bf00      	nop
 80164d8:	3714      	adds	r7, #20
 80164da:	46bd      	mov	sp, r7
 80164dc:	bc80      	pop	{r7}
 80164de:	4770      	bx	lr

080164e0 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 80164e0:	b480      	push	{r7}
 80164e2:	b083      	sub	sp, #12
 80164e4:	af00      	add	r7, sp, #0
 80164e6:	6078      	str	r0, [r7, #4]
 80164e8:	460b      	mov	r3, r1
 80164ea:	70fb      	strb	r3, [r7, #3]
 80164ec:	4613      	mov	r3, r2
 80164ee:	803b      	strh	r3, [r7, #0]
    while( size-- )
 80164f0:	e004      	b.n	80164fc <memset1+0x1c>
    {
        *dst++ = value;
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	1c5a      	adds	r2, r3, #1
 80164f6:	607a      	str	r2, [r7, #4]
 80164f8:	78fa      	ldrb	r2, [r7, #3]
 80164fa:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80164fc:	883b      	ldrh	r3, [r7, #0]
 80164fe:	1e5a      	subs	r2, r3, #1
 8016500:	803a      	strh	r2, [r7, #0]
 8016502:	2b00      	cmp	r3, #0
 8016504:	d1f5      	bne.n	80164f2 <memset1+0x12>
    }
}
 8016506:	bf00      	nop
 8016508:	bf00      	nop
 801650a:	370c      	adds	r7, #12
 801650c:	46bd      	mov	sp, r7
 801650e:	bc80      	pop	{r7}
 8016510:	4770      	bx	lr
	...

08016514 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 8016514:	b480      	push	{r7}
 8016516:	b087      	sub	sp, #28
 8016518:	af00      	add	r7, sp, #0
 801651a:	6078      	str	r0, [r7, #4]
 801651c:	460b      	mov	r3, r1
 801651e:	807b      	strh	r3, [r7, #2]
    // The CRC calculation follows CCITT - 0x04C11DB7
    const uint32_t reversedPolynom = 0xEDB88320;
 8016520:	4b1a      	ldr	r3, [pc, #104]	; (801658c <Crc32+0x78>)
 8016522:	60fb      	str	r3, [r7, #12]

    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 8016524:	f04f 33ff 	mov.w	r3, #4294967295
 8016528:	617b      	str	r3, [r7, #20]

    if( buffer == NULL )
 801652a:	687b      	ldr	r3, [r7, #4]
 801652c:	2b00      	cmp	r3, #0
 801652e:	d101      	bne.n	8016534 <Crc32+0x20>
    {
        return 0;
 8016530:	2300      	movs	r3, #0
 8016532:	e026      	b.n	8016582 <Crc32+0x6e>
    }

    for( uint16_t i = 0; i < length; ++i )
 8016534:	2300      	movs	r3, #0
 8016536:	827b      	strh	r3, [r7, #18]
 8016538:	e01d      	b.n	8016576 <Crc32+0x62>
    {
        crc ^= ( uint32_t )buffer[i];
 801653a:	8a7b      	ldrh	r3, [r7, #18]
 801653c:	687a      	ldr	r2, [r7, #4]
 801653e:	4413      	add	r3, r2
 8016540:	781b      	ldrb	r3, [r3, #0]
 8016542:	461a      	mov	r2, r3
 8016544:	697b      	ldr	r3, [r7, #20]
 8016546:	4053      	eors	r3, r2
 8016548:	617b      	str	r3, [r7, #20]
        for( uint16_t i = 0; i < 8; i++ )
 801654a:	2300      	movs	r3, #0
 801654c:	823b      	strh	r3, [r7, #16]
 801654e:	e00c      	b.n	801656a <Crc32+0x56>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8016550:	697b      	ldr	r3, [r7, #20]
 8016552:	085a      	lsrs	r2, r3, #1
 8016554:	697b      	ldr	r3, [r7, #20]
 8016556:	f003 0301 	and.w	r3, r3, #1
 801655a:	4259      	negs	r1, r3
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	400b      	ands	r3, r1
 8016560:	4053      	eors	r3, r2
 8016562:	617b      	str	r3, [r7, #20]
        for( uint16_t i = 0; i < 8; i++ )
 8016564:	8a3b      	ldrh	r3, [r7, #16]
 8016566:	3301      	adds	r3, #1
 8016568:	823b      	strh	r3, [r7, #16]
 801656a:	8a3b      	ldrh	r3, [r7, #16]
 801656c:	2b07      	cmp	r3, #7
 801656e:	d9ef      	bls.n	8016550 <Crc32+0x3c>
    for( uint16_t i = 0; i < length; ++i )
 8016570:	8a7b      	ldrh	r3, [r7, #18]
 8016572:	3301      	adds	r3, #1
 8016574:	827b      	strh	r3, [r7, #18]
 8016576:	8a7a      	ldrh	r2, [r7, #18]
 8016578:	887b      	ldrh	r3, [r7, #2]
 801657a:	429a      	cmp	r2, r3
 801657c:	d3dd      	bcc.n	801653a <Crc32+0x26>
        }
    }

    return ~crc;
 801657e:	697b      	ldr	r3, [r7, #20]
 8016580:	43db      	mvns	r3, r3
}
 8016582:	4618      	mov	r0, r3
 8016584:	371c      	adds	r7, #28
 8016586:	46bd      	mov	sp, r7
 8016588:	bc80      	pop	{r7}
 801658a:	4770      	bx	lr
 801658c:	edb88320 	.word	0xedb88320

08016590 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8016590:	b480      	push	{r7}
 8016592:	b083      	sub	sp, #12
 8016594:	af00      	add	r7, sp, #0
 8016596:	6078      	str	r0, [r7, #4]
 8016598:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	683a      	ldr	r2, [r7, #0]
 801659e:	619a      	str	r2, [r3, #24]
}
 80165a0:	bf00      	nop
 80165a2:	370c      	adds	r7, #12
 80165a4:	46bd      	mov	sp, r7
 80165a6:	bc80      	pop	{r7}
 80165a8:	4770      	bx	lr

080165aa <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80165aa:	b480      	push	{r7}
 80165ac:	b083      	sub	sp, #12
 80165ae:	af00      	add	r7, sp, #0
 80165b0:	6078      	str	r0, [r7, #4]
 80165b2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80165b4:	687b      	ldr	r3, [r7, #4]
 80165b6:	683a      	ldr	r2, [r7, #0]
 80165b8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80165ba:	bf00      	nop
 80165bc:	370c      	adds	r7, #12
 80165be:	46bd      	mov	sp, r7
 80165c0:	bc80      	pop	{r7}
 80165c2:	4770      	bx	lr

080165c4 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 80165c4:	b580      	push	{r7, lr}
 80165c6:	b084      	sub	sp, #16
 80165c8:	af02      	add	r7, sp, #8
 80165ca:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 80165cc:	4a21      	ldr	r2, [pc, #132]	; (8016654 <RadioInit+0x90>)
 80165ce:	687b      	ldr	r3, [r7, #4]
 80165d0:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 80165d2:	4b21      	ldr	r3, [pc, #132]	; (8016658 <RadioInit+0x94>)
 80165d4:	2200      	movs	r2, #0
 80165d6:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 80165d8:	4b1f      	ldr	r3, [pc, #124]	; (8016658 <RadioInit+0x94>)
 80165da:	2200      	movs	r2, #0
 80165dc:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 80165de:	4b1e      	ldr	r3, [pc, #120]	; (8016658 <RadioInit+0x94>)
 80165e0:	2200      	movs	r2, #0
 80165e2:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 80165e4:	481d      	ldr	r0, [pc, #116]	; (801665c <RadioInit+0x98>)
 80165e6:	f001 fee3 	bl	80183b0 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 80165ea:	2000      	movs	r0, #0
 80165ec:	f001 f82a 	bl	8017644 <RadioSetPublicNetwork>

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode(  );
 80165f0:	f002 f974 	bl	80188dc <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 80165f4:	2100      	movs	r1, #0
 80165f6:	2000      	movs	r0, #0
 80165f8:	f002 fcca 	bl	8018f90 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 80165fc:	2204      	movs	r2, #4
 80165fe:	2100      	movs	r1, #0
 8016600:	2001      	movs	r0, #1
 8016602:	f002 faf5 	bl	8018bf0 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8016606:	2300      	movs	r3, #0
 8016608:	2200      	movs	r2, #0
 801660a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801660e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8016612:	f002 fa29 	bl	8018a68 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8016616:	f000 fea1 	bl	801735c <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801661a:	2300      	movs	r3, #0
 801661c:	9300      	str	r3, [sp, #0]
 801661e:	4b10      	ldr	r3, [pc, #64]	; (8016660 <RadioInit+0x9c>)
 8016620:	2200      	movs	r2, #0
 8016622:	f04f 31ff 	mov.w	r1, #4294967295
 8016626:	480f      	ldr	r0, [pc, #60]	; (8016664 <RadioInit+0xa0>)
 8016628:	f003 fd8c 	bl	801a144 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801662c:	2300      	movs	r3, #0
 801662e:	9300      	str	r3, [sp, #0]
 8016630:	4b0d      	ldr	r3, [pc, #52]	; (8016668 <RadioInit+0xa4>)
 8016632:	2200      	movs	r2, #0
 8016634:	f04f 31ff 	mov.w	r1, #4294967295
 8016638:	480c      	ldr	r0, [pc, #48]	; (801666c <RadioInit+0xa8>)
 801663a:	f003 fd83 	bl	801a144 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801663e:	4809      	ldr	r0, [pc, #36]	; (8016664 <RadioInit+0xa0>)
 8016640:	f003 fe24 	bl	801a28c <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8016644:	4809      	ldr	r0, [pc, #36]	; (801666c <RadioInit+0xa8>)
 8016646:	f003 fe21 	bl	801a28c <UTIL_TIMER_Stop>
}
 801664a:	bf00      	nop
 801664c:	3708      	adds	r7, #8
 801664e:	46bd      	mov	sp, r7
 8016650:	bd80      	pop	{r7, pc}
 8016652:	bf00      	nop
 8016654:	20000ed8 	.word	0x20000ed8
 8016658:	200017b8 	.word	0x200017b8
 801665c:	0801773d 	.word	0x0801773d
 8016660:	080176b1 	.word	0x080176b1
 8016664:	20001810 	.word	0x20001810
 8016668:	080176c5 	.word	0x080176c5
 801666c:	20001828 	.word	0x20001828

08016670 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8016670:	b580      	push	{r7, lr}
 8016672:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8016674:	f001 fede 	bl	8018434 <SUBGRF_GetOperatingMode>
 8016678:	4603      	mov	r3, r0
 801667a:	2b07      	cmp	r3, #7
 801667c:	d00a      	beq.n	8016694 <RadioGetStatus+0x24>
 801667e:	2b07      	cmp	r3, #7
 8016680:	dc0a      	bgt.n	8016698 <RadioGetStatus+0x28>
 8016682:	2b04      	cmp	r3, #4
 8016684:	d002      	beq.n	801668c <RadioGetStatus+0x1c>
 8016686:	2b05      	cmp	r3, #5
 8016688:	d002      	beq.n	8016690 <RadioGetStatus+0x20>
 801668a:	e005      	b.n	8016698 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801668c:	2302      	movs	r3, #2
 801668e:	e004      	b.n	801669a <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8016690:	2301      	movs	r3, #1
 8016692:	e002      	b.n	801669a <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8016694:	2303      	movs	r3, #3
 8016696:	e000      	b.n	801669a <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8016698:	2300      	movs	r3, #0
    }
}
 801669a:	4618      	mov	r0, r3
 801669c:	bd80      	pop	{r7, pc}
	...

080166a0 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 80166a0:	b580      	push	{r7, lr}
 80166a2:	b082      	sub	sp, #8
 80166a4:	af00      	add	r7, sp, #0
 80166a6:	4603      	mov	r3, r0
 80166a8:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 80166aa:	4a25      	ldr	r2, [pc, #148]	; (8016740 <RadioSetModem+0xa0>)
 80166ac:	79fb      	ldrb	r3, [r7, #7]
 80166ae:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem(modem);
 80166b0:	79fb      	ldrb	r3, [r7, #7]
 80166b2:	4618      	mov	r0, r3
 80166b4:	f003 f831 	bl	801971a <RFW_SetRadioModem>
    switch( modem )
 80166b8:	79fb      	ldrb	r3, [r7, #7]
 80166ba:	3b01      	subs	r3, #1
 80166bc:	2b03      	cmp	r3, #3
 80166be:	d80b      	bhi.n	80166d8 <RadioSetModem+0x38>
 80166c0:	a201      	add	r2, pc, #4	; (adr r2, 80166c8 <RadioSetModem+0x28>)
 80166c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80166c6:	bf00      	nop
 80166c8:	080166e7 	.word	0x080166e7
 80166cc:	0801670d 	.word	0x0801670d
 80166d0:	0801671b 	.word	0x0801671b
 80166d4:	08016729 	.word	0x08016729
    {
    default:
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80166d8:	2000      	movs	r0, #0
 80166da:	f002 fa63 	bl	8018ba4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80166de:	4b18      	ldr	r3, [pc, #96]	; (8016740 <RadioSetModem+0xa0>)
 80166e0:	2200      	movs	r2, #0
 80166e2:	735a      	strb	r2, [r3, #13]
        break;
 80166e4:	e028      	b.n	8016738 <RadioSetModem+0x98>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 80166e6:	2001      	movs	r0, #1
 80166e8:	f002 fa5c 	bl	8018ba4 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 80166ec:	4b14      	ldr	r3, [pc, #80]	; (8016740 <RadioSetModem+0xa0>)
 80166ee:	7b5a      	ldrb	r2, [r3, #13]
 80166f0:	4b13      	ldr	r3, [pc, #76]	; (8016740 <RadioSetModem+0xa0>)
 80166f2:	7b1b      	ldrb	r3, [r3, #12]
 80166f4:	429a      	cmp	r2, r3
 80166f6:	d01e      	beq.n	8016736 <RadioSetModem+0x96>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 80166f8:	4b11      	ldr	r3, [pc, #68]	; (8016740 <RadioSetModem+0xa0>)
 80166fa:	7b1a      	ldrb	r2, [r3, #12]
 80166fc:	4b10      	ldr	r3, [pc, #64]	; (8016740 <RadioSetModem+0xa0>)
 80166fe:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8016700:	4b0f      	ldr	r3, [pc, #60]	; (8016740 <RadioSetModem+0xa0>)
 8016702:	7b5b      	ldrb	r3, [r3, #13]
 8016704:	4618      	mov	r0, r3
 8016706:	f000 ff9d 	bl	8017644 <RadioSetPublicNetwork>
        }
        break;
 801670a:	e014      	b.n	8016736 <RadioSetModem+0x96>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801670c:	2002      	movs	r0, #2
 801670e:	f002 fa49 	bl	8018ba4 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8016712:	4b0b      	ldr	r3, [pc, #44]	; (8016740 <RadioSetModem+0xa0>)
 8016714:	2200      	movs	r2, #0
 8016716:	735a      	strb	r2, [r3, #13]
        break;
 8016718:	e00e      	b.n	8016738 <RadioSetModem+0x98>
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801671a:	2002      	movs	r0, #2
 801671c:	f002 fa42 	bl	8018ba4 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8016720:	4b07      	ldr	r3, [pc, #28]	; (8016740 <RadioSetModem+0xa0>)
 8016722:	2200      	movs	r2, #0
 8016724:	735a      	strb	r2, [r3, #13]
        break;
 8016726:	e007      	b.n	8016738 <RadioSetModem+0x98>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8016728:	2000      	movs	r0, #0
 801672a:	f002 fa3b 	bl	8018ba4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801672e:	4b04      	ldr	r3, [pc, #16]	; (8016740 <RadioSetModem+0xa0>)
 8016730:	2200      	movs	r2, #0
 8016732:	735a      	strb	r2, [r3, #13]
        break;
 8016734:	e000      	b.n	8016738 <RadioSetModem+0x98>
        break;
 8016736:	bf00      	nop
    }
}
 8016738:	bf00      	nop
 801673a:	3708      	adds	r7, #8
 801673c:	46bd      	mov	sp, r7
 801673e:	bd80      	pop	{r7, pc}
 8016740:	200017b8 	.word	0x200017b8

08016744 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8016744:	b580      	push	{r7, lr}
 8016746:	b082      	sub	sp, #8
 8016748:	af00      	add	r7, sp, #0
 801674a:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801674c:	6878      	ldr	r0, [r7, #4]
 801674e:	f002 f9e7 	bl	8018b20 <SUBGRF_SetRfFrequency>
}
 8016752:	bf00      	nop
 8016754:	3708      	adds	r7, #8
 8016756:	46bd      	mov	sp, r7
 8016758:	bd80      	pop	{r7, pc}

0801675a <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801675a:	b580      	push	{r7, lr}
 801675c:	b090      	sub	sp, #64	; 0x40
 801675e:	af0a      	add	r7, sp, #40	; 0x28
 8016760:	60f8      	str	r0, [r7, #12]
 8016762:	60b9      	str	r1, [r7, #8]
 8016764:	603b      	str	r3, [r7, #0]
 8016766:	4613      	mov	r3, r2
 8016768:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801676a:	2301      	movs	r3, #1
 801676c:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801676e:	2300      	movs	r3, #0
 8016770:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8016772:	2300      	movs	r3, #0
 8016774:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8016776:	f000 fe04 	bl	8017382 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 801677a:	2000      	movs	r0, #0
 801677c:	f7ff ff90 	bl	80166a0 <RadioSetModem>

    RadioSetChannel( freq );
 8016780:	68f8      	ldr	r0, [r7, #12]
 8016782:	f7ff ffdf 	bl	8016744 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8016786:	2301      	movs	r3, #1
 8016788:	9309      	str	r3, [sp, #36]	; 0x24
 801678a:	2300      	movs	r3, #0
 801678c:	9308      	str	r3, [sp, #32]
 801678e:	2300      	movs	r3, #0
 8016790:	9307      	str	r3, [sp, #28]
 8016792:	2300      	movs	r3, #0
 8016794:	9306      	str	r3, [sp, #24]
 8016796:	2300      	movs	r3, #0
 8016798:	9305      	str	r3, [sp, #20]
 801679a:	2300      	movs	r3, #0
 801679c:	9304      	str	r3, [sp, #16]
 801679e:	2300      	movs	r3, #0
 80167a0:	9303      	str	r3, [sp, #12]
 80167a2:	2300      	movs	r3, #0
 80167a4:	9302      	str	r3, [sp, #8]
 80167a6:	2303      	movs	r3, #3
 80167a8:	9301      	str	r3, [sp, #4]
 80167aa:	68bb      	ldr	r3, [r7, #8]
 80167ac:	9300      	str	r3, [sp, #0]
 80167ae:	2300      	movs	r3, #0
 80167b0:	f44f 7216 	mov.w	r2, #600	; 0x258
 80167b4:	68b9      	ldr	r1, [r7, #8]
 80167b6:	2000      	movs	r0, #0
 80167b8:	f000 f840 	bl	801683c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80167bc:	2000      	movs	r0, #0
 80167be:	f000 fde7 	bl	8017390 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80167c2:	f000 ff6d 	bl	80176a0 <RadioGetWakeupTime>
 80167c6:	4603      	mov	r3, r0
 80167c8:	4618      	mov	r0, r3
 80167ca:	f7eb fc08 	bl	8001fde <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80167ce:	f003 fe77 	bl	801a4c0 <UTIL_TIMER_GetCurrentTime>
 80167d2:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80167d4:	e00d      	b.n	80167f2 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80167d6:	2000      	movs	r0, #0
 80167d8:	f000 feb2 	bl	8017540 <RadioRssi>
 80167dc:	4603      	mov	r3, r0
 80167de:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80167e0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80167e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80167e8:	429a      	cmp	r2, r3
 80167ea:	dd02      	ble.n	80167f2 <RadioIsChannelFree+0x98>
        {
            status = false;
 80167ec:	2300      	movs	r3, #0
 80167ee:	75fb      	strb	r3, [r7, #23]
            break;
 80167f0:	e006      	b.n	8016800 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80167f2:	6938      	ldr	r0, [r7, #16]
 80167f4:	f003 fe76 	bl	801a4e4 <UTIL_TIMER_GetElapsedTime>
 80167f8:	4602      	mov	r2, r0
 80167fa:	683b      	ldr	r3, [r7, #0]
 80167fc:	4293      	cmp	r3, r2
 80167fe:	d8ea      	bhi.n	80167d6 <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8016800:	f000 fdbf 	bl	8017382 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 8016804:	7dfb      	ldrb	r3, [r7, #23]
}
 8016806:	4618      	mov	r0, r3
 8016808:	3718      	adds	r7, #24
 801680a:	46bd      	mov	sp, r7
 801680c:	bd80      	pop	{r7, pc}

0801680e <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801680e:	b580      	push	{r7, lr}
 8016810:	b082      	sub	sp, #8
 8016812:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8016814:	2300      	movs	r3, #0
 8016816:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    RadioSetModem( MODEM_LORA );
 8016818:	2001      	movs	r0, #1
 801681a:	f7ff ff41 	bl	80166a0 <RadioSetModem>

    // Disable LoRa modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801681e:	2300      	movs	r3, #0
 8016820:	2200      	movs	r2, #0
 8016822:	2100      	movs	r1, #0
 8016824:	2000      	movs	r0, #0
 8016826:	f002 f91f 	bl	8018a68 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801682a:	f001 fed4 	bl	80185d6 <SUBGRF_GetRandom>
 801682e:	6078      	str	r0, [r7, #4]

    return rnd;
 8016830:	687b      	ldr	r3, [r7, #4]
}
 8016832:	4618      	mov	r0, r3
 8016834:	3708      	adds	r7, #8
 8016836:	46bd      	mov	sp, r7
 8016838:	bd80      	pop	{r7, pc}
	...

0801683c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801683c:	b580      	push	{r7, lr}
 801683e:	b08a      	sub	sp, #40	; 0x28
 8016840:	af00      	add	r7, sp, #0
 8016842:	60b9      	str	r1, [r7, #8]
 8016844:	607a      	str	r2, [r7, #4]
 8016846:	461a      	mov	r2, r3
 8016848:	4603      	mov	r3, r0
 801684a:	73fb      	strb	r3, [r7, #15]
 801684c:	4613      	mov	r3, r2
 801684e:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8016850:	4abd      	ldr	r2, [pc, #756]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016852:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016856:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8016858:	f002 ff1d 	bl	8019696 <RFW_DeInit>
    if( rxContinuous == true )
 801685c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016860:	2b00      	cmp	r3, #0
 8016862:	d001      	beq.n	8016868 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8016864:	2300      	movs	r3, #0
 8016866:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8016868:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801686c:	2b00      	cmp	r3, #0
 801686e:	d004      	beq.n	801687a <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8016870:	4ab6      	ldr	r2, [pc, #728]	; (8016b4c <RadioSetRxConfig+0x310>)
 8016872:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016876:	7013      	strb	r3, [r2, #0]
 8016878:	e002      	b.n	8016880 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801687a:	4bb4      	ldr	r3, [pc, #720]	; (8016b4c <RadioSetRxConfig+0x310>)
 801687c:	22ff      	movs	r2, #255	; 0xff
 801687e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8016880:	7bfb      	ldrb	r3, [r7, #15]
 8016882:	2b04      	cmp	r3, #4
 8016884:	d009      	beq.n	801689a <RadioSetRxConfig+0x5e>
 8016886:	2b04      	cmp	r3, #4
 8016888:	f300 81da 	bgt.w	8016c40 <RadioSetRxConfig+0x404>
 801688c:	2b00      	cmp	r3, #0
 801688e:	f000 80bf 	beq.w	8016a10 <RadioSetRxConfig+0x1d4>
 8016892:	2b01      	cmp	r3, #1
 8016894:	f000 812c 	beq.w	8016af0 <RadioSetRxConfig+0x2b4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8016898:	e1d2      	b.n	8016c40 <RadioSetRxConfig+0x404>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801689a:	2001      	movs	r0, #1
 801689c:	f001 ffe0 	bl	8018860 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80168a0:	4ba9      	ldr	r3, [pc, #676]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168a2:	2200      	movs	r2, #0
 80168a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80168a8:	4aa7      	ldr	r2, [pc, #668]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80168ae:	4ba6      	ldr	r3, [pc, #664]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168b0:	2209      	movs	r2, #9
 80168b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80168b6:	4ba4      	ldr	r3, [pc, #656]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168b8:	f44f 7248 	mov.w	r2, #800	; 0x320
 80168bc:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80168be:	68b8      	ldr	r0, [r7, #8]
 80168c0:	f002 fe1a 	bl	80194f8 <SUBGRF_GetFskBandwidthRegValue>
 80168c4:	4603      	mov	r3, r0
 80168c6:	461a      	mov	r2, r3
 80168c8:	4b9f      	ldr	r3, [pc, #636]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80168ce:	4b9e      	ldr	r3, [pc, #632]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168d0:	2200      	movs	r2, #0
 80168d2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80168d4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80168d6:	00db      	lsls	r3, r3, #3
 80168d8:	b29a      	uxth	r2, r3
 80168da:	4b9b      	ldr	r3, [pc, #620]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168dc:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80168de:	4b9a      	ldr	r3, [pc, #616]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168e0:	2200      	movs	r2, #0
 80168e2:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80168e4:	4b98      	ldr	r3, [pc, #608]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168e6:	2210      	movs	r2, #16
 80168e8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80168ea:	4b97      	ldr	r3, [pc, #604]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168ec:	2200      	movs	r2, #0
 80168ee:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80168f0:	4b95      	ldr	r3, [pc, #596]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168f2:	2200      	movs	r2, #0
 80168f4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80168f6:	4b95      	ldr	r3, [pc, #596]	; (8016b4c <RadioSetRxConfig+0x310>)
 80168f8:	781a      	ldrb	r2, [r3, #0]
 80168fa:	4b93      	ldr	r3, [pc, #588]	; (8016b48 <RadioSetRxConfig+0x30c>)
 80168fc:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80168fe:	4b92      	ldr	r3, [pc, #584]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016900:	2201      	movs	r2, #1
 8016902:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8016904:	4b90      	ldr	r3, [pc, #576]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016906:	2200      	movs	r2, #0
 8016908:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801690a:	2004      	movs	r0, #4
 801690c:	f7ff fec8 	bl	80166a0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016910:	488f      	ldr	r0, [pc, #572]	; (8016b50 <RadioSetRxConfig+0x314>)
 8016912:	f002 f9d3 	bl	8018cbc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016916:	488f      	ldr	r0, [pc, #572]	; (8016b54 <RadioSetRxConfig+0x318>)
 8016918:	f002 fa9c 	bl	8018e54 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801691c:	4a8e      	ldr	r2, [pc, #568]	; (8016b58 <RadioSetRxConfig+0x31c>)
 801691e:	f107 031c 	add.w	r3, r7, #28
 8016922:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016926:	e883 0003 	stmia.w	r3, {r0, r1}
 801692a:	f107 031c 	add.w	r3, r7, #28
 801692e:	4618      	mov	r0, r3
 8016930:	f001 fdcf 	bl	80184d2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8016934:	f240 10ff 	movw	r0, #511	; 0x1ff
 8016938:	f001 fe1a 	bl	8018570 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 801693c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8016940:	f000 fe1d 	bl	801757e <RadioRead>
 8016944:	4603      	mov	r3, r0
 8016946:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 801694a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801694e:	f023 0310 	bic.w	r3, r3, #16
 8016952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 8016956:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801695a:	4619      	mov	r1, r3
 801695c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8016960:	f000 fdfb 	bl	801755a <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8016964:	2104      	movs	r1, #4
 8016966:	f640 00b9 	movw	r0, #2233	; 0x8b9
 801696a:	f000 fdf6 	bl	801755a <RadioWrite>
            modReg= RadioRead(0x89b);
 801696e:	f640 009b 	movw	r0, #2203	; 0x89b
 8016972:	f000 fe04 	bl	801757e <RadioRead>
 8016976:	4603      	mov	r3, r0
 8016978:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801697c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016980:	f023 031c 	bic.w	r3, r3, #28
 8016984:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8016988:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801698c:	f043 0308 	orr.w	r3, r3, #8
 8016990:	b2db      	uxtb	r3, r3
 8016992:	4619      	mov	r1, r3
 8016994:	f640 009b 	movw	r0, #2203	; 0x89b
 8016998:	f000 fddf 	bl	801755a <RadioWrite>
            modReg= RadioRead(0x6d1);
 801699c:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80169a0:	f000 fded 	bl	801757e <RadioRead>
 80169a4:	4603      	mov	r3, r0
 80169a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80169aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80169ae:	f023 0318 	bic.w	r3, r3, #24
 80169b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 80169b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80169ba:	f043 0318 	orr.w	r3, r3, #24
 80169be:	b2db      	uxtb	r3, r3
 80169c0:	4619      	mov	r1, r3
 80169c2:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80169c6:	f000 fdc8 	bl	801755a <RadioWrite>
            modReg= RadioRead(0x6ac);
 80169ca:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80169ce:	f000 fdd6 	bl	801757e <RadioRead>
 80169d2:	4603      	mov	r3, r0
 80169d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80169d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80169dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80169e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 80169e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80169e8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80169ec:	b2db      	uxtb	r3, r3
 80169ee:	4619      	mov	r1, r3
 80169f0:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80169f4:	f000 fdb1 	bl	801755a <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80169f8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80169fa:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80169fe:	fb02 f303 	mul.w	r3, r2, r3
 8016a02:	461a      	mov	r2, r3
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8016a0a:	4a4f      	ldr	r2, [pc, #316]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a0c:	6093      	str	r3, [r2, #8]
            break;
 8016a0e:	e118      	b.n	8016c42 <RadioSetRxConfig+0x406>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8016a10:	2000      	movs	r0, #0
 8016a12:	f001 ff25 	bl	8018860 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016a16:	4b4c      	ldr	r3, [pc, #304]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a18:	2200      	movs	r2, #0
 8016a1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8016a1e:	4a4a      	ldr	r2, [pc, #296]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8016a24:	4b48      	ldr	r3, [pc, #288]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a26:	220b      	movs	r2, #11
 8016a28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8016a2c:	68b8      	ldr	r0, [r7, #8]
 8016a2e:	f002 fd63 	bl	80194f8 <SUBGRF_GetFskBandwidthRegValue>
 8016a32:	4603      	mov	r3, r0
 8016a34:	461a      	mov	r2, r3
 8016a36:	4b44      	ldr	r3, [pc, #272]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016a3c:	4b42      	ldr	r3, [pc, #264]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a3e:	2200      	movs	r2, #0
 8016a40:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8016a42:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016a44:	00db      	lsls	r3, r3, #3
 8016a46:	b29a      	uxth	r2, r3
 8016a48:	4b3f      	ldr	r3, [pc, #252]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a4a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8016a4c:	4b3e      	ldr	r3, [pc, #248]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a4e:	2204      	movs	r2, #4
 8016a50:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8016a52:	4b3d      	ldr	r3, [pc, #244]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a54:	2218      	movs	r2, #24
 8016a56:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8016a58:	4b3b      	ldr	r3, [pc, #236]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a5a:	2200      	movs	r2, #0
 8016a5c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8016a5e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8016a62:	f083 0301 	eor.w	r3, r3, #1
 8016a66:	b2db      	uxtb	r3, r3
 8016a68:	461a      	mov	r2, r3
 8016a6a:	4b37      	ldr	r3, [pc, #220]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a6c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8016a6e:	4b37      	ldr	r3, [pc, #220]	; (8016b4c <RadioSetRxConfig+0x310>)
 8016a70:	781a      	ldrb	r2, [r3, #0]
 8016a72:	4b35      	ldr	r3, [pc, #212]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a74:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8016a76:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d003      	beq.n	8016a86 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8016a7e:	4b32      	ldr	r3, [pc, #200]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a80:	22f2      	movs	r2, #242	; 0xf2
 8016a82:	75da      	strb	r2, [r3, #23]
 8016a84:	e002      	b.n	8016a8c <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8016a86:	4b30      	ldr	r3, [pc, #192]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a88:	2201      	movs	r2, #1
 8016a8a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8016a8c:	4b2e      	ldr	r3, [pc, #184]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a8e:	2201      	movs	r2, #1
 8016a90:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8016a92:	f000 fc76 	bl	8017382 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8016a96:	4b2c      	ldr	r3, [pc, #176]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016a98:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016a9c:	2b00      	cmp	r3, #0
 8016a9e:	bf14      	ite	ne
 8016aa0:	2301      	movne	r3, #1
 8016aa2:	2300      	moveq	r3, #0
 8016aa4:	b2db      	uxtb	r3, r3
 8016aa6:	4618      	mov	r0, r3
 8016aa8:	f7ff fdfa 	bl	80166a0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016aac:	4828      	ldr	r0, [pc, #160]	; (8016b50 <RadioSetRxConfig+0x314>)
 8016aae:	f002 f905 	bl	8018cbc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016ab2:	4828      	ldr	r0, [pc, #160]	; (8016b54 <RadioSetRxConfig+0x318>)
 8016ab4:	f002 f9ce 	bl	8018e54 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8016ab8:	4a28      	ldr	r2, [pc, #160]	; (8016b5c <RadioSetRxConfig+0x320>)
 8016aba:	f107 0314 	add.w	r3, r7, #20
 8016abe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016ac2:	e883 0003 	stmia.w	r3, {r0, r1}
 8016ac6:	f107 0314 	add.w	r3, r7, #20
 8016aca:	4618      	mov	r0, r3
 8016acc:	f001 fd01 	bl	80184d2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8016ad0:	f240 10ff 	movw	r0, #511	; 0x1ff
 8016ad4:	f001 fd4c 	bl	8018570 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8016ad8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8016ada:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8016ade:	fb02 f303 	mul.w	r3, r2, r3
 8016ae2:	461a      	mov	r2, r3
 8016ae4:	687b      	ldr	r3, [r7, #4]
 8016ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8016aea:	4a17      	ldr	r2, [pc, #92]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016aec:	6093      	str	r3, [r2, #8]
            break;
 8016aee:	e0a8      	b.n	8016c42 <RadioSetRxConfig+0x406>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8016af0:	2000      	movs	r0, #0
 8016af2:	f001 feb5 	bl	8018860 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8016af6:	4b14      	ldr	r3, [pc, #80]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016af8:	2201      	movs	r2, #1
 8016afa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8016afe:	687b      	ldr	r3, [r7, #4]
 8016b00:	b2da      	uxtb	r2, r3
 8016b02:	4b11      	ldr	r3, [pc, #68]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016b04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8016b08:	4a15      	ldr	r2, [pc, #84]	; (8016b60 <RadioSetRxConfig+0x324>)
 8016b0a:	68bb      	ldr	r3, [r7, #8]
 8016b0c:	4413      	add	r3, r2
 8016b0e:	781a      	ldrb	r2, [r3, #0]
 8016b10:	4b0d      	ldr	r3, [pc, #52]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016b12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8016b16:	4a0c      	ldr	r2, [pc, #48]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016b18:	7bbb      	ldrb	r3, [r7, #14]
 8016b1a:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8016b1e:	68bb      	ldr	r3, [r7, #8]
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d105      	bne.n	8016b30 <RadioSetRxConfig+0x2f4>
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	2b0b      	cmp	r3, #11
 8016b28:	d008      	beq.n	8016b3c <RadioSetRxConfig+0x300>
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	2b0c      	cmp	r3, #12
 8016b2e:	d005      	beq.n	8016b3c <RadioSetRxConfig+0x300>
 8016b30:	68bb      	ldr	r3, [r7, #8]
 8016b32:	2b01      	cmp	r3, #1
 8016b34:	d116      	bne.n	8016b64 <RadioSetRxConfig+0x328>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8016b36:	687b      	ldr	r3, [r7, #4]
 8016b38:	2b0c      	cmp	r3, #12
 8016b3a:	d113      	bne.n	8016b64 <RadioSetRxConfig+0x328>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8016b3c:	4b02      	ldr	r3, [pc, #8]	; (8016b48 <RadioSetRxConfig+0x30c>)
 8016b3e:	2201      	movs	r2, #1
 8016b40:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8016b44:	e012      	b.n	8016b6c <RadioSetRxConfig+0x330>
 8016b46:	bf00      	nop
 8016b48:	200017b8 	.word	0x200017b8
 8016b4c:	20000120 	.word	0x20000120
 8016b50:	200017f0 	.word	0x200017f0
 8016b54:	200017c6 	.word	0x200017c6
 8016b58:	0801b4f0 	.word	0x0801b4f0
 8016b5c:	0801b4f8 	.word	0x0801b4f8
 8016b60:	0801bae0 	.word	0x0801bae0
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8016b64:	4b39      	ldr	r3, [pc, #228]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016b66:	2200      	movs	r2, #0
 8016b68:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8016b6c:	4b37      	ldr	r3, [pc, #220]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016b6e:	2201      	movs	r2, #1
 8016b70:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8016b72:	4b36      	ldr	r3, [pc, #216]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016b74:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8016b78:	2b05      	cmp	r3, #5
 8016b7a:	d004      	beq.n	8016b86 <RadioSetRxConfig+0x34a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8016b7c:	4b33      	ldr	r3, [pc, #204]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016b7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8016b82:	2b06      	cmp	r3, #6
 8016b84:	d10a      	bne.n	8016b9c <RadioSetRxConfig+0x360>
                if( preambleLen < 12 )
 8016b86:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016b88:	2b0b      	cmp	r3, #11
 8016b8a:	d803      	bhi.n	8016b94 <RadioSetRxConfig+0x358>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8016b8c:	4b2f      	ldr	r3, [pc, #188]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016b8e:	220c      	movs	r2, #12
 8016b90:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8016b92:	e006      	b.n	8016ba2 <RadioSetRxConfig+0x366>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8016b94:	4a2d      	ldr	r2, [pc, #180]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016b96:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016b98:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8016b9a:	e002      	b.n	8016ba2 <RadioSetRxConfig+0x366>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8016b9c:	4a2b      	ldr	r2, [pc, #172]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016b9e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016ba0:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8016ba2:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8016ba6:	4b29      	ldr	r3, [pc, #164]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016ba8:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8016baa:	4b29      	ldr	r3, [pc, #164]	; (8016c50 <RadioSetRxConfig+0x414>)
 8016bac:	781a      	ldrb	r2, [r3, #0]
 8016bae:	4b27      	ldr	r3, [pc, #156]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016bb0:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8016bb2:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8016bb6:	4b25      	ldr	r3, [pc, #148]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016bb8:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8016bbc:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8016bc0:	4b22      	ldr	r3, [pc, #136]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016bc2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8016bc6:	f000 fbdc 	bl	8017382 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8016bca:	4b20      	ldr	r3, [pc, #128]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016bcc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016bd0:	2b00      	cmp	r3, #0
 8016bd2:	bf14      	ite	ne
 8016bd4:	2301      	movne	r3, #1
 8016bd6:	2300      	moveq	r3, #0
 8016bd8:	b2db      	uxtb	r3, r3
 8016bda:	4618      	mov	r0, r3
 8016bdc:	f7ff fd60 	bl	80166a0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016be0:	481c      	ldr	r0, [pc, #112]	; (8016c54 <RadioSetRxConfig+0x418>)
 8016be2:	f002 f86b 	bl	8018cbc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016be6:	481c      	ldr	r0, [pc, #112]	; (8016c58 <RadioSetRxConfig+0x41c>)
 8016be8:	f002 f934 	bl	8018e54 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8016bec:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8016bee:	b2db      	uxtb	r3, r3
 8016bf0:	4618      	mov	r0, r3
 8016bf2:	f001 fe44 	bl	801887e <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8016bf6:	4b15      	ldr	r3, [pc, #84]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016bf8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8016bfc:	2b01      	cmp	r3, #1
 8016bfe:	d10d      	bne.n	8016c1c <RadioSetRxConfig+0x3e0>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8016c00:	f240 7036 	movw	r0, #1846	; 0x736
 8016c04:	f002 fa82 	bl	801910c <SUBGRF_ReadRegister>
 8016c08:	4603      	mov	r3, r0
 8016c0a:	f023 0304 	bic.w	r3, r3, #4
 8016c0e:	b2db      	uxtb	r3, r3
 8016c10:	4619      	mov	r1, r3
 8016c12:	f240 7036 	movw	r0, #1846	; 0x736
 8016c16:	f002 fa65 	bl	80190e4 <SUBGRF_WriteRegister>
 8016c1a:	e00c      	b.n	8016c36 <RadioSetRxConfig+0x3fa>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8016c1c:	f240 7036 	movw	r0, #1846	; 0x736
 8016c20:	f002 fa74 	bl	801910c <SUBGRF_ReadRegister>
 8016c24:	4603      	mov	r3, r0
 8016c26:	f043 0304 	orr.w	r3, r3, #4
 8016c2a:	b2db      	uxtb	r3, r3
 8016c2c:	4619      	mov	r1, r3
 8016c2e:	f240 7036 	movw	r0, #1846	; 0x736
 8016c32:	f002 fa57 	bl	80190e4 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8016c36:	4b05      	ldr	r3, [pc, #20]	; (8016c4c <RadioSetRxConfig+0x410>)
 8016c38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016c3c:	609a      	str	r2, [r3, #8]
            break;
 8016c3e:	e000      	b.n	8016c42 <RadioSetRxConfig+0x406>
            break;
 8016c40:	bf00      	nop
    }
}
 8016c42:	bf00      	nop
 8016c44:	3728      	adds	r7, #40	; 0x28
 8016c46:	46bd      	mov	sp, r7
 8016c48:	bd80      	pop	{r7, pc}
 8016c4a:	bf00      	nop
 8016c4c:	200017b8 	.word	0x200017b8
 8016c50:	20000120 	.word	0x20000120
 8016c54:	200017f0 	.word	0x200017f0
 8016c58:	200017c6 	.word	0x200017c6

08016c5c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8016c5c:	b580      	push	{r7, lr}
 8016c5e:	b086      	sub	sp, #24
 8016c60:	af00      	add	r7, sp, #0
 8016c62:	60ba      	str	r2, [r7, #8]
 8016c64:	607b      	str	r3, [r7, #4]
 8016c66:	4603      	mov	r3, r0
 8016c68:	73fb      	strb	r3, [r7, #15]
 8016c6a:	460b      	mov	r3, r1
 8016c6c:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8016c6e:	f002 fd12 	bl	8019696 <RFW_DeInit>
    switch( modem )
 8016c72:	7bfb      	ldrb	r3, [r7, #15]
 8016c74:	2b03      	cmp	r3, #3
 8016c76:	f000 80d7 	beq.w	8016e28 <RadioSetTxConfig+0x1cc>
 8016c7a:	2b03      	cmp	r3, #3
 8016c7c:	f300 80e6 	bgt.w	8016e4c <RadioSetTxConfig+0x1f0>
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d002      	beq.n	8016c8a <RadioSetTxConfig+0x2e>
 8016c84:	2b01      	cmp	r3, #1
 8016c86:	d061      	beq.n	8016d4c <RadioSetTxConfig+0xf0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;

        default:
            break;
 8016c88:	e0e0      	b.n	8016e4c <RadioSetTxConfig+0x1f0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016c8a:	4b7c      	ldr	r3, [pc, #496]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016c8c:	2200      	movs	r2, #0
 8016c8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8016c92:	4a7a      	ldr	r2, [pc, #488]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016c94:	6a3b      	ldr	r3, [r7, #32]
 8016c96:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8016c98:	4b78      	ldr	r3, [pc, #480]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016c9a:	220b      	movs	r2, #11
 8016c9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8016ca0:	6878      	ldr	r0, [r7, #4]
 8016ca2:	f002 fc29 	bl	80194f8 <SUBGRF_GetFskBandwidthRegValue>
 8016ca6:	4603      	mov	r3, r0
 8016ca8:	461a      	mov	r2, r3
 8016caa:	4b74      	ldr	r3, [pc, #464]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016cac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8016cb0:	4a72      	ldr	r2, [pc, #456]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016cb2:	68bb      	ldr	r3, [r7, #8]
 8016cb4:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016cb6:	4b71      	ldr	r3, [pc, #452]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016cb8:	2200      	movs	r2, #0
 8016cba:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8016cbc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8016cbe:	00db      	lsls	r3, r3, #3
 8016cc0:	b29a      	uxth	r2, r3
 8016cc2:	4b6e      	ldr	r3, [pc, #440]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016cc4:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8016cc6:	4b6d      	ldr	r3, [pc, #436]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016cc8:	2204      	movs	r2, #4
 8016cca:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8016ccc:	4b6b      	ldr	r3, [pc, #428]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016cce:	2218      	movs	r2, #24
 8016cd0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8016cd2:	4b6a      	ldr	r3, [pc, #424]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016cd4:	2200      	movs	r2, #0
 8016cd6:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8016cd8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8016cdc:	f083 0301 	eor.w	r3, r3, #1
 8016ce0:	b2db      	uxtb	r3, r3
 8016ce2:	461a      	mov	r2, r3
 8016ce4:	4b65      	ldr	r3, [pc, #404]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016ce6:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8016ce8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016cec:	2b00      	cmp	r3, #0
 8016cee:	d003      	beq.n	8016cf8 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8016cf0:	4b62      	ldr	r3, [pc, #392]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016cf2:	22f2      	movs	r2, #242	; 0xf2
 8016cf4:	75da      	strb	r2, [r3, #23]
 8016cf6:	e002      	b.n	8016cfe <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8016cf8:	4b60      	ldr	r3, [pc, #384]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016cfa:	2201      	movs	r2, #1
 8016cfc:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8016cfe:	4b5f      	ldr	r3, [pc, #380]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016d00:	2201      	movs	r2, #1
 8016d02:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8016d04:	f000 fb3d 	bl	8017382 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8016d08:	4b5c      	ldr	r3, [pc, #368]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016d0a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	bf14      	ite	ne
 8016d12:	2301      	movne	r3, #1
 8016d14:	2300      	moveq	r3, #0
 8016d16:	b2db      	uxtb	r3, r3
 8016d18:	4618      	mov	r0, r3
 8016d1a:	f7ff fcc1 	bl	80166a0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016d1e:	4858      	ldr	r0, [pc, #352]	; (8016e80 <RadioSetTxConfig+0x224>)
 8016d20:	f001 ffcc 	bl	8018cbc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016d24:	4857      	ldr	r0, [pc, #348]	; (8016e84 <RadioSetTxConfig+0x228>)
 8016d26:	f002 f895 	bl	8018e54 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8016d2a:	4a57      	ldr	r2, [pc, #348]	; (8016e88 <RadioSetTxConfig+0x22c>)
 8016d2c:	f107 0310 	add.w	r3, r7, #16
 8016d30:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016d34:	e883 0003 	stmia.w	r3, {r0, r1}
 8016d38:	f107 0310 	add.w	r3, r7, #16
 8016d3c:	4618      	mov	r0, r3
 8016d3e:	f001 fbc8 	bl	80184d2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8016d42:	f240 10ff 	movw	r0, #511	; 0x1ff
 8016d46:	f001 fc13 	bl	8018570 <SUBGRF_SetWhiteningSeed>
            break;
 8016d4a:	e080      	b.n	8016e4e <RadioSetTxConfig+0x1f2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8016d4c:	4b4b      	ldr	r3, [pc, #300]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016d4e:	2201      	movs	r2, #1
 8016d50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8016d54:	6a3b      	ldr	r3, [r7, #32]
 8016d56:	b2da      	uxtb	r2, r3
 8016d58:	4b48      	ldr	r3, [pc, #288]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016d5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8016d5e:	4a4b      	ldr	r2, [pc, #300]	; (8016e8c <RadioSetTxConfig+0x230>)
 8016d60:	687b      	ldr	r3, [r7, #4]
 8016d62:	4413      	add	r3, r2
 8016d64:	781a      	ldrb	r2, [r3, #0]
 8016d66:	4b45      	ldr	r3, [pc, #276]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016d68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8016d6c:	4a43      	ldr	r2, [pc, #268]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016d6e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8016d72:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8016d76:	687b      	ldr	r3, [r7, #4]
 8016d78:	2b00      	cmp	r3, #0
 8016d7a:	d105      	bne.n	8016d88 <RadioSetTxConfig+0x12c>
 8016d7c:	6a3b      	ldr	r3, [r7, #32]
 8016d7e:	2b0b      	cmp	r3, #11
 8016d80:	d008      	beq.n	8016d94 <RadioSetTxConfig+0x138>
 8016d82:	6a3b      	ldr	r3, [r7, #32]
 8016d84:	2b0c      	cmp	r3, #12
 8016d86:	d005      	beq.n	8016d94 <RadioSetTxConfig+0x138>
 8016d88:	687b      	ldr	r3, [r7, #4]
 8016d8a:	2b01      	cmp	r3, #1
 8016d8c:	d107      	bne.n	8016d9e <RadioSetTxConfig+0x142>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8016d8e:	6a3b      	ldr	r3, [r7, #32]
 8016d90:	2b0c      	cmp	r3, #12
 8016d92:	d104      	bne.n	8016d9e <RadioSetTxConfig+0x142>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8016d94:	4b39      	ldr	r3, [pc, #228]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016d96:	2201      	movs	r2, #1
 8016d98:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8016d9c:	e003      	b.n	8016da6 <RadioSetTxConfig+0x14a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8016d9e:	4b37      	ldr	r3, [pc, #220]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016da0:	2200      	movs	r2, #0
 8016da2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8016da6:	4b35      	ldr	r3, [pc, #212]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016da8:	2201      	movs	r2, #1
 8016daa:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8016dac:	4b33      	ldr	r3, [pc, #204]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016dae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8016db2:	2b05      	cmp	r3, #5
 8016db4:	d004      	beq.n	8016dc0 <RadioSetTxConfig+0x164>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8016db6:	4b31      	ldr	r3, [pc, #196]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016db8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8016dbc:	2b06      	cmp	r3, #6
 8016dbe:	d10a      	bne.n	8016dd6 <RadioSetTxConfig+0x17a>
                if( preambleLen < 12 )
 8016dc0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8016dc2:	2b0b      	cmp	r3, #11
 8016dc4:	d803      	bhi.n	8016dce <RadioSetTxConfig+0x172>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8016dc6:	4b2d      	ldr	r3, [pc, #180]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016dc8:	220c      	movs	r2, #12
 8016dca:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8016dcc:	e006      	b.n	8016ddc <RadioSetTxConfig+0x180>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8016dce:	4a2b      	ldr	r2, [pc, #172]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016dd0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8016dd2:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8016dd4:	e002      	b.n	8016ddc <RadioSetTxConfig+0x180>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8016dd6:	4a29      	ldr	r2, [pc, #164]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016dd8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8016dda:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8016ddc:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8016de0:	4b26      	ldr	r3, [pc, #152]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016de2:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8016de4:	4b2a      	ldr	r3, [pc, #168]	; (8016e90 <RadioSetTxConfig+0x234>)
 8016de6:	781a      	ldrb	r2, [r3, #0]
 8016de8:	4b24      	ldr	r3, [pc, #144]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016dea:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8016dec:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8016df0:	4b22      	ldr	r3, [pc, #136]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016df2:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8016df6:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8016dfa:	4b20      	ldr	r3, [pc, #128]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016dfc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8016e00:	f000 fabf 	bl	8017382 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8016e04:	4b1d      	ldr	r3, [pc, #116]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016e06:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	bf14      	ite	ne
 8016e0e:	2301      	movne	r3, #1
 8016e10:	2300      	moveq	r3, #0
 8016e12:	b2db      	uxtb	r3, r3
 8016e14:	4618      	mov	r0, r3
 8016e16:	f7ff fc43 	bl	80166a0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016e1a:	4819      	ldr	r0, [pc, #100]	; (8016e80 <RadioSetTxConfig+0x224>)
 8016e1c:	f001 ff4e 	bl	8018cbc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016e20:	4818      	ldr	r0, [pc, #96]	; (8016e84 <RadioSetTxConfig+0x228>)
 8016e22:	f002 f817 	bl	8018e54 <SUBGRF_SetPacketParams>
            break;
 8016e26:	e012      	b.n	8016e4e <RadioSetTxConfig+0x1f2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8016e28:	2003      	movs	r0, #3
 8016e2a:	f7ff fc39 	bl	80166a0 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8016e2e:	4b13      	ldr	r3, [pc, #76]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016e30:	2202      	movs	r2, #2
 8016e32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8016e36:	4a11      	ldr	r2, [pc, #68]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016e38:	6a3b      	ldr	r3, [r7, #32]
 8016e3a:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8016e3c:	4b0f      	ldr	r3, [pc, #60]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016e3e:	2216      	movs	r2, #22
 8016e40:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016e44:	480e      	ldr	r0, [pc, #56]	; (8016e80 <RadioSetTxConfig+0x224>)
 8016e46:	f001 ff39 	bl	8018cbc <SUBGRF_SetModulationParams>
            break;
 8016e4a:	e000      	b.n	8016e4e <RadioSetTxConfig+0x1f2>
            break;
 8016e4c:	bf00      	nop
    }



    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8016e4e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016e52:	4618      	mov	r0, r3
 8016e54:	f002 fa62 	bl	801931c <SUBGRF_SetRfTxPower>
 8016e58:	4603      	mov	r3, r0
 8016e5a:	461a      	mov	r2, r3
 8016e5c:	4b07      	ldr	r3, [pc, #28]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016e5e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 8016e62:	4b06      	ldr	r3, [pc, #24]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016e64:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8016e68:	4618      	mov	r0, r3
 8016e6a:	f002 fc28 	bl	80196be <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8016e6e:	4a03      	ldr	r2, [pc, #12]	; (8016e7c <RadioSetTxConfig+0x220>)
 8016e70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016e72:	6053      	str	r3, [r2, #4]
}
 8016e74:	bf00      	nop
 8016e76:	3718      	adds	r7, #24
 8016e78:	46bd      	mov	sp, r7
 8016e7a:	bd80      	pop	{r7, pc}
 8016e7c:	200017b8 	.word	0x200017b8
 8016e80:	200017f0 	.word	0x200017f0
 8016e84:	200017c6 	.word	0x200017c6
 8016e88:	0801b4f8 	.word	0x0801b4f8
 8016e8c:	0801bae0 	.word	0x0801bae0
 8016e90:	20000120 	.word	0x20000120

08016e94 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8016e94:	b480      	push	{r7}
 8016e96:	b083      	sub	sp, #12
 8016e98:	af00      	add	r7, sp, #0
 8016e9a:	6078      	str	r0, [r7, #4]
    return true;
 8016e9c:	2301      	movs	r3, #1
}
 8016e9e:	4618      	mov	r0, r3
 8016ea0:	370c      	adds	r7, #12
 8016ea2:	46bd      	mov	sp, r7
 8016ea4:	bc80      	pop	{r7}
 8016ea6:	4770      	bx	lr

08016ea8 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8016ea8:	b480      	push	{r7}
 8016eaa:	b085      	sub	sp, #20
 8016eac:	af00      	add	r7, sp, #0
 8016eae:	4603      	mov	r3, r0
 8016eb0:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8016eb2:	2300      	movs	r3, #0
 8016eb4:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8016eb6:	79fb      	ldrb	r3, [r7, #7]
 8016eb8:	2b0a      	cmp	r3, #10
 8016eba:	d83e      	bhi.n	8016f3a <RadioGetLoRaBandwidthInHz+0x92>
 8016ebc:	a201      	add	r2, pc, #4	; (adr r2, 8016ec4 <RadioGetLoRaBandwidthInHz+0x1c>)
 8016ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016ec2:	bf00      	nop
 8016ec4:	08016ef1 	.word	0x08016ef1
 8016ec8:	08016f01 	.word	0x08016f01
 8016ecc:	08016f11 	.word	0x08016f11
 8016ed0:	08016f21 	.word	0x08016f21
 8016ed4:	08016f29 	.word	0x08016f29
 8016ed8:	08016f2f 	.word	0x08016f2f
 8016edc:	08016f35 	.word	0x08016f35
 8016ee0:	08016f3b 	.word	0x08016f3b
 8016ee4:	08016ef9 	.word	0x08016ef9
 8016ee8:	08016f09 	.word	0x08016f09
 8016eec:	08016f19 	.word	0x08016f19
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8016ef0:	f641 6384 	movw	r3, #7812	; 0x1e84
 8016ef4:	60fb      	str	r3, [r7, #12]
        break;
 8016ef6:	e020      	b.n	8016f3a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8016ef8:	f642 03b1 	movw	r3, #10417	; 0x28b1
 8016efc:	60fb      	str	r3, [r7, #12]
        break;
 8016efe:	e01c      	b.n	8016f3a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8016f00:	f643 5309 	movw	r3, #15625	; 0x3d09
 8016f04:	60fb      	str	r3, [r7, #12]
        break;
 8016f06:	e018      	b.n	8016f3a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8016f08:	f245 1361 	movw	r3, #20833	; 0x5161
 8016f0c:	60fb      	str	r3, [r7, #12]
        break;
 8016f0e:	e014      	b.n	8016f3a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8016f10:	f647 2312 	movw	r3, #31250	; 0x7a12
 8016f14:	60fb      	str	r3, [r7, #12]
        break;
 8016f16:	e010      	b.n	8016f3a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8016f18:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 8016f1c:	60fb      	str	r3, [r7, #12]
        break;
 8016f1e:	e00c      	b.n	8016f3a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8016f20:	f24f 4324 	movw	r3, #62500	; 0xf424
 8016f24:	60fb      	str	r3, [r7, #12]
        break;
 8016f26:	e008      	b.n	8016f3a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8016f28:	4b07      	ldr	r3, [pc, #28]	; (8016f48 <RadioGetLoRaBandwidthInHz+0xa0>)
 8016f2a:	60fb      	str	r3, [r7, #12]
        break;
 8016f2c:	e005      	b.n	8016f3a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8016f2e:	4b07      	ldr	r3, [pc, #28]	; (8016f4c <RadioGetLoRaBandwidthInHz+0xa4>)
 8016f30:	60fb      	str	r3, [r7, #12]
        break;
 8016f32:	e002      	b.n	8016f3a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8016f34:	4b06      	ldr	r3, [pc, #24]	; (8016f50 <RadioGetLoRaBandwidthInHz+0xa8>)
 8016f36:	60fb      	str	r3, [r7, #12]
        break;
 8016f38:	bf00      	nop
    }

    return bandwidthInHz;
 8016f3a:	68fb      	ldr	r3, [r7, #12]
}
 8016f3c:	4618      	mov	r0, r3
 8016f3e:	3714      	adds	r7, #20
 8016f40:	46bd      	mov	sp, r7
 8016f42:	bc80      	pop	{r7}
 8016f44:	4770      	bx	lr
 8016f46:	bf00      	nop
 8016f48:	0001e848 	.word	0x0001e848
 8016f4c:	0003d090 	.word	0x0003d090
 8016f50:	0007a120 	.word	0x0007a120

08016f54 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8016f54:	b480      	push	{r7}
 8016f56:	b083      	sub	sp, #12
 8016f58:	af00      	add	r7, sp, #0
 8016f5a:	6078      	str	r0, [r7, #4]
 8016f5c:	4608      	mov	r0, r1
 8016f5e:	4611      	mov	r1, r2
 8016f60:	461a      	mov	r2, r3
 8016f62:	4603      	mov	r3, r0
 8016f64:	70fb      	strb	r3, [r7, #3]
 8016f66:	460b      	mov	r3, r1
 8016f68:	803b      	strh	r3, [r7, #0]
 8016f6a:	4613      	mov	r3, r2
 8016f6c:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 8016f6e:	883b      	ldrh	r3, [r7, #0]
 8016f70:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8016f72:	78ba      	ldrb	r2, [r7, #2]
 8016f74:	f082 0201 	eor.w	r2, r2, #1
 8016f78:	b2d2      	uxtb	r2, r2
 8016f7a:	2a00      	cmp	r2, #0
 8016f7c:	d001      	beq.n	8016f82 <RadioGetGfskTimeOnAirNumerator+0x2e>
 8016f7e:	2208      	movs	r2, #8
 8016f80:	e000      	b.n	8016f84 <RadioGetGfskTimeOnAirNumerator+0x30>
 8016f82:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8016f84:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8016f86:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8016f8a:	7c3b      	ldrb	r3, [r7, #16]
 8016f8c:	7d39      	ldrb	r1, [r7, #20]
 8016f8e:	2900      	cmp	r1, #0
 8016f90:	d001      	beq.n	8016f96 <RadioGetGfskTimeOnAirNumerator+0x42>
 8016f92:	2102      	movs	r1, #2
 8016f94:	e000      	b.n	8016f98 <RadioGetGfskTimeOnAirNumerator+0x44>
 8016f96:	2100      	movs	r1, #0
 8016f98:	440b      	add	r3, r1
 8016f9a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8016f9c:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 8016f9e:	4618      	mov	r0, r3
 8016fa0:	370c      	adds	r7, #12
 8016fa2:	46bd      	mov	sp, r7
 8016fa4:	bc80      	pop	{r7}
 8016fa6:	4770      	bx	lr

08016fa8 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8016fa8:	b480      	push	{r7}
 8016faa:	b08b      	sub	sp, #44	; 0x2c
 8016fac:	af00      	add	r7, sp, #0
 8016fae:	60f8      	str	r0, [r7, #12]
 8016fb0:	60b9      	str	r1, [r7, #8]
 8016fb2:	4611      	mov	r1, r2
 8016fb4:	461a      	mov	r2, r3
 8016fb6:	460b      	mov	r3, r1
 8016fb8:	71fb      	strb	r3, [r7, #7]
 8016fba:	4613      	mov	r3, r2
 8016fbc:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8016fbe:	79fb      	ldrb	r3, [r7, #7]
 8016fc0:	3304      	adds	r3, #4
 8016fc2:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8016fc4:	2300      	movs	r3, #0
 8016fc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8016fca:	68bb      	ldr	r3, [r7, #8]
 8016fcc:	2b05      	cmp	r3, #5
 8016fce:	d002      	beq.n	8016fd6 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8016fd0:	68bb      	ldr	r3, [r7, #8]
 8016fd2:	2b06      	cmp	r3, #6
 8016fd4:	d104      	bne.n	8016fe0 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8016fd6:	88bb      	ldrh	r3, [r7, #4]
 8016fd8:	2b0b      	cmp	r3, #11
 8016fda:	d801      	bhi.n	8016fe0 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8016fdc:	230c      	movs	r3, #12
 8016fde:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8016fe0:	68fb      	ldr	r3, [r7, #12]
 8016fe2:	2b00      	cmp	r3, #0
 8016fe4:	d105      	bne.n	8016ff2 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8016fe6:	68bb      	ldr	r3, [r7, #8]
 8016fe8:	2b0b      	cmp	r3, #11
 8016fea:	d008      	beq.n	8016ffe <RadioGetLoRaTimeOnAirNumerator+0x56>
 8016fec:	68bb      	ldr	r3, [r7, #8]
 8016fee:	2b0c      	cmp	r3, #12
 8016ff0:	d005      	beq.n	8016ffe <RadioGetLoRaTimeOnAirNumerator+0x56>
 8016ff2:	68fb      	ldr	r3, [r7, #12]
 8016ff4:	2b01      	cmp	r3, #1
 8016ff6:	d105      	bne.n	8017004 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8016ff8:	68bb      	ldr	r3, [r7, #8]
 8016ffa:	2b0c      	cmp	r3, #12
 8016ffc:	d102      	bne.n	8017004 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8016ffe:	2301      	movs	r3, #1
 8017000:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8017004:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8017008:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801700a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801700e:	2a00      	cmp	r2, #0
 8017010:	d001      	beq.n	8017016 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8017012:	2210      	movs	r2, #16
 8017014:	e000      	b.n	8017018 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8017016:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8017018:	4413      	add	r3, r2
 801701a:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801701c:	68bb      	ldr	r3, [r7, #8]
 801701e:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8017020:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8017022:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8017026:	2a00      	cmp	r2, #0
 8017028:	d001      	beq.n	801702e <RadioGetLoRaTimeOnAirNumerator+0x86>
 801702a:	2200      	movs	r2, #0
 801702c:	e000      	b.n	8017030 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801702e:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8017030:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8017032:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8017034:	68bb      	ldr	r3, [r7, #8]
 8017036:	2b06      	cmp	r3, #6
 8017038:	d803      	bhi.n	8017042 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801703a:	68bb      	ldr	r3, [r7, #8]
 801703c:	009b      	lsls	r3, r3, #2
 801703e:	623b      	str	r3, [r7, #32]
 8017040:	e00e      	b.n	8017060 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8017042:	69fb      	ldr	r3, [r7, #28]
 8017044:	3308      	adds	r3, #8
 8017046:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8017048:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801704c:	2b00      	cmp	r3, #0
 801704e:	d004      	beq.n	801705a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8017050:	68bb      	ldr	r3, [r7, #8]
 8017052:	3b02      	subs	r3, #2
 8017054:	009b      	lsls	r3, r3, #2
 8017056:	623b      	str	r3, [r7, #32]
 8017058:	e002      	b.n	8017060 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801705a:	68bb      	ldr	r3, [r7, #8]
 801705c:	009b      	lsls	r3, r3, #2
 801705e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8017060:	69fb      	ldr	r3, [r7, #28]
 8017062:	2b00      	cmp	r3, #0
 8017064:	da01      	bge.n	801706a <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8017066:	2300      	movs	r3, #0
 8017068:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801706a:	69fa      	ldr	r2, [r7, #28]
 801706c:	6a3b      	ldr	r3, [r7, #32]
 801706e:	4413      	add	r3, r2
 8017070:	1e5a      	subs	r2, r3, #1
 8017072:	6a3b      	ldr	r3, [r7, #32]
 8017074:	fb92 f3f3 	sdiv	r3, r2, r3
 8017078:	697a      	ldr	r2, [r7, #20]
 801707a:	fb02 f203 	mul.w	r2, r2, r3
 801707e:	88bb      	ldrh	r3, [r7, #4]
 8017080:	4413      	add	r3, r2
    int32_t intermediate =
 8017082:	330c      	adds	r3, #12
 8017084:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8017086:	68bb      	ldr	r3, [r7, #8]
 8017088:	2b06      	cmp	r3, #6
 801708a:	d802      	bhi.n	8017092 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801708c:	69bb      	ldr	r3, [r7, #24]
 801708e:	3302      	adds	r3, #2
 8017090:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8017092:	69bb      	ldr	r3, [r7, #24]
 8017094:	009b      	lsls	r3, r3, #2
 8017096:	1c5a      	adds	r2, r3, #1
 8017098:	68bb      	ldr	r3, [r7, #8]
 801709a:	3b02      	subs	r3, #2
 801709c:	fa02 f303 	lsl.w	r3, r2, r3
}
 80170a0:	4618      	mov	r0, r3
 80170a2:	372c      	adds	r7, #44	; 0x2c
 80170a4:	46bd      	mov	sp, r7
 80170a6:	bc80      	pop	{r7}
 80170a8:	4770      	bx	lr
	...

080170ac <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 80170ac:	b580      	push	{r7, lr}
 80170ae:	b08a      	sub	sp, #40	; 0x28
 80170b0:	af04      	add	r7, sp, #16
 80170b2:	60b9      	str	r1, [r7, #8]
 80170b4:	607a      	str	r2, [r7, #4]
 80170b6:	461a      	mov	r2, r3
 80170b8:	4603      	mov	r3, r0
 80170ba:	73fb      	strb	r3, [r7, #15]
 80170bc:	4613      	mov	r3, r2
 80170be:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 80170c0:	2300      	movs	r3, #0
 80170c2:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 80170c4:	2301      	movs	r3, #1
 80170c6:	613b      	str	r3, [r7, #16]

    switch( modem )
 80170c8:	7bfb      	ldrb	r3, [r7, #15]
 80170ca:	2b00      	cmp	r3, #0
 80170cc:	d002      	beq.n	80170d4 <RadioTimeOnAir+0x28>
 80170ce:	2b01      	cmp	r3, #1
 80170d0:	d017      	beq.n	8017102 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 80170d2:	e035      	b.n	8017140 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 80170d4:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 80170d8:	8c3a      	ldrh	r2, [r7, #32]
 80170da:	7bb9      	ldrb	r1, [r7, #14]
 80170dc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80170e0:	9301      	str	r3, [sp, #4]
 80170e2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80170e6:	9300      	str	r3, [sp, #0]
 80170e8:	4603      	mov	r3, r0
 80170ea:	6878      	ldr	r0, [r7, #4]
 80170ec:	f7ff ff32 	bl	8016f54 <RadioGetGfskTimeOnAirNumerator>
 80170f0:	4603      	mov	r3, r0
 80170f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80170f6:	fb02 f303 	mul.w	r3, r2, r3
 80170fa:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	613b      	str	r3, [r7, #16]
        break;
 8017100:	e01e      	b.n	8017140 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8017102:	8c39      	ldrh	r1, [r7, #32]
 8017104:	7bba      	ldrb	r2, [r7, #14]
 8017106:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801710a:	9302      	str	r3, [sp, #8]
 801710c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017110:	9301      	str	r3, [sp, #4]
 8017112:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017116:	9300      	str	r3, [sp, #0]
 8017118:	460b      	mov	r3, r1
 801711a:	6879      	ldr	r1, [r7, #4]
 801711c:	68b8      	ldr	r0, [r7, #8]
 801711e:	f7ff ff43 	bl	8016fa8 <RadioGetLoRaTimeOnAirNumerator>
 8017122:	4603      	mov	r3, r0
 8017124:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8017128:	fb02 f303 	mul.w	r3, r2, r3
 801712c:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801712e:	4a0a      	ldr	r2, [pc, #40]	; (8017158 <RadioTimeOnAir+0xac>)
 8017130:	68bb      	ldr	r3, [r7, #8]
 8017132:	4413      	add	r3, r2
 8017134:	781b      	ldrb	r3, [r3, #0]
 8017136:	4618      	mov	r0, r3
 8017138:	f7ff feb6 	bl	8016ea8 <RadioGetLoRaBandwidthInHz>
 801713c:	6138      	str	r0, [r7, #16]
        break;
 801713e:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator); /* ST_WORKAROUND : simplified calculation with macro usage */
 8017140:	697a      	ldr	r2, [r7, #20]
 8017142:	693b      	ldr	r3, [r7, #16]
 8017144:	4413      	add	r3, r2
 8017146:	1e5a      	subs	r2, r3, #1
 8017148:	693b      	ldr	r3, [r7, #16]
 801714a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801714e:	4618      	mov	r0, r3
 8017150:	3718      	adds	r7, #24
 8017152:	46bd      	mov	sp, r7
 8017154:	bd80      	pop	{r7, pc}
 8017156:	bf00      	nop
 8017158:	0801bae0 	.word	0x0801bae0

0801715c <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 801715c:	b580      	push	{r7, lr}
 801715e:	b084      	sub	sp, #16
 8017160:	af00      	add	r7, sp, #0
 8017162:	6078      	str	r0, [r7, #4]
 8017164:	460b      	mov	r3, r1
 8017166:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8017168:	2300      	movs	r3, #0
 801716a:	2200      	movs	r2, #0
 801716c:	f240 2101 	movw	r1, #513	; 0x201
 8017170:	f240 2001 	movw	r0, #513	; 0x201
 8017174:	f001 fc78 	bl	8018a68 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_NONE );
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);
 8017178:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801717c:	4871      	ldr	r0, [pc, #452]	; (8017344 <RadioSend+0x1e8>)
 801717e:	f7ff fa07 	bl	8016590 <LL_GPIO_SetOutputPin>

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8017182:	4b71      	ldr	r3, [pc, #452]	; (8017348 <RadioSend+0x1ec>)
 8017184:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017188:	2101      	movs	r1, #1
 801718a:	4618      	mov	r0, r3
 801718c:	f002 f89e 	bl	80192cc <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if((SubgRf.Modem==MODEM_LORA) && (SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ))
 8017190:	4b6d      	ldr	r3, [pc, #436]	; (8017348 <RadioSend+0x1ec>)
 8017192:	781b      	ldrb	r3, [r3, #0]
 8017194:	2b01      	cmp	r3, #1
 8017196:	d112      	bne.n	80171be <RadioSend+0x62>
 8017198:	4b6b      	ldr	r3, [pc, #428]	; (8017348 <RadioSend+0x1ec>)
 801719a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801719e:	2b06      	cmp	r3, #6
 80171a0:	d10d      	bne.n	80171be <RadioSend+0x62>
    {
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 80171a2:	f640 0089 	movw	r0, #2185	; 0x889
 80171a6:	f001 ffb1 	bl	801910c <SUBGRF_ReadRegister>
 80171aa:	4603      	mov	r3, r0
 80171ac:	f023 0304 	bic.w	r3, r3, #4
 80171b0:	b2db      	uxtb	r3, r3
 80171b2:	4619      	mov	r1, r3
 80171b4:	f640 0089 	movw	r0, #2185	; 0x889
 80171b8:	f001 ff94 	bl	80190e4 <SUBGRF_WriteRegister>
 80171bc:	e00c      	b.n	80171d8 <RadioSend+0x7c>
    }
    else
    {
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 80171be:	f640 0089 	movw	r0, #2185	; 0x889
 80171c2:	f001 ffa3 	bl	801910c <SUBGRF_ReadRegister>
 80171c6:	4603      	mov	r3, r0
 80171c8:	f043 0304 	orr.w	r3, r3, #4
 80171cc:	b2db      	uxtb	r3, r3
 80171ce:	4619      	mov	r1, r3
 80171d0:	f640 0089 	movw	r0, #2185	; 0x889
 80171d4:	f001 ff86 	bl	80190e4 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch(SubgRf.Modem)
 80171d8:	4b5b      	ldr	r3, [pc, #364]	; (8017348 <RadioSend+0x1ec>)
 80171da:	781b      	ldrb	r3, [r3, #0]
 80171dc:	2b03      	cmp	r3, #3
 80171de:	f200 80a4 	bhi.w	801732a <RadioSend+0x1ce>
 80171e2:	a201      	add	r2, pc, #4	; (adr r2, 80171e8 <RadioSend+0x8c>)
 80171e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80171e8:	08017213 	.word	0x08017213
 80171ec:	080171f9 	.word	0x080171f9
 80171f0:	08017273 	.word	0x08017273
 80171f4:	08017293 	.word	0x08017293
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 80171f8:	4a53      	ldr	r2, [pc, #332]	; (8017348 <RadioSend+0x1ec>)
 80171fa:	78fb      	ldrb	r3, [r7, #3]
 80171fc:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80171fe:	4853      	ldr	r0, [pc, #332]	; (801734c <RadioSend+0x1f0>)
 8017200:	f001 fe28 	bl	8018e54 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017204:	78fb      	ldrb	r3, [r7, #3]
 8017206:	2200      	movs	r2, #0
 8017208:	4619      	mov	r1, r3
 801720a:	6878      	ldr	r0, [r7, #4]
 801720c:	f001 f94e 	bl	80184ac <SUBGRF_SendPayload>
            break;
 8017210:	e08c      	b.n	801732c <RadioSend+0x1d0>
        }
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8017212:	f002 fa46 	bl	80196a2 <RFW_Is_Init>
 8017216:	4603      	mov	r3, r0
 8017218:	2b01      	cmp	r3, #1
 801721a:	d11d      	bne.n	8017258 <RadioSend+0xfc>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 801721c:	f107 020d 	add.w	r2, r7, #13
 8017220:	78fb      	ldrb	r3, [r7, #3]
 8017222:	4619      	mov	r1, r3
 8017224:	6878      	ldr	r0, [r7, #4]
 8017226:	f002 fa54 	bl	80196d2 <RFW_TransmitInit>
 801722a:	4603      	mov	r3, r0
 801722c:	2b00      	cmp	r3, #0
 801722e:	d10c      	bne.n	801724a <RadioSend+0xee>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8017230:	7b7a      	ldrb	r2, [r7, #13]
 8017232:	4b45      	ldr	r3, [pc, #276]	; (8017348 <RadioSend+0x1ec>)
 8017234:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017236:	4845      	ldr	r0, [pc, #276]	; (801734c <RadioSend+0x1f0>)
 8017238:	f001 fe0c 	bl	8018e54 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 801723c:	7b7b      	ldrb	r3, [r7, #13]
 801723e:	2200      	movs	r2, #0
 8017240:	4619      	mov	r1, r3
 8017242:	6878      	ldr	r0, [r7, #4]
 8017244:	f001 f932 	bl	80184ac <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8017248:	e070      	b.n	801732c <RadioSend+0x1d0>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 801724a:	4b41      	ldr	r3, [pc, #260]	; (8017350 <RadioSend+0x1f4>)
 801724c:	2201      	movs	r2, #1
 801724e:	2100      	movs	r1, #0
 8017250:	2002      	movs	r0, #2
 8017252:	f003 fa25 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
 8017256:	e072      	b.n	801733e <RadioSend+0x1e2>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8017258:	4a3b      	ldr	r2, [pc, #236]	; (8017348 <RadioSend+0x1ec>)
 801725a:	78fb      	ldrb	r3, [r7, #3]
 801725c:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801725e:	483b      	ldr	r0, [pc, #236]	; (801734c <RadioSend+0x1f0>)
 8017260:	f001 fdf8 	bl	8018e54 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 8017264:	78fb      	ldrb	r3, [r7, #3]
 8017266:	2200      	movs	r2, #0
 8017268:	4619      	mov	r1, r3
 801726a:	6878      	ldr	r0, [r7, #4]
 801726c:	f001 f91e 	bl	80184ac <SUBGRF_SendPayload>
            break;
 8017270:	e05c      	b.n	801732c <RadioSend+0x1d0>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017272:	4b35      	ldr	r3, [pc, #212]	; (8017348 <RadioSend+0x1ec>)
 8017274:	2202      	movs	r2, #2
 8017276:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8017278:	4a33      	ldr	r2, [pc, #204]	; (8017348 <RadioSend+0x1ec>)
 801727a:	78fb      	ldrb	r3, [r7, #3]
 801727c:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801727e:	4833      	ldr	r0, [pc, #204]	; (801734c <RadioSend+0x1f0>)
 8017280:	f001 fde8 	bl	8018e54 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017284:	78fb      	ldrb	r3, [r7, #3]
 8017286:	2200      	movs	r2, #0
 8017288:	4619      	mov	r1, r3
 801728a:	6878      	ldr	r0, [r7, #4]
 801728c:	f001 f90e 	bl	80184ac <SUBGRF_SendPayload>
            break;
 8017290:	e04c      	b.n	801732c <RadioSend+0x1d0>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 8017292:	78fb      	ldrb	r3, [r7, #3]
 8017294:	461a      	mov	r2, r3
 8017296:	6879      	ldr	r1, [r7, #4]
 8017298:	482e      	ldr	r0, [pc, #184]	; (8017354 <RadioSend+0x1f8>)
 801729a:	f000 fc8e 	bl	8017bba <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801729e:	4b2a      	ldr	r3, [pc, #168]	; (8017348 <RadioSend+0x1ec>)
 80172a0:	2202      	movs	r2, #2
 80172a2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 80172a4:	78fb      	ldrb	r3, [r7, #3]
 80172a6:	3301      	adds	r3, #1
 80172a8:	b2da      	uxtb	r2, r3
 80172aa:	4b27      	ldr	r3, [pc, #156]	; (8017348 <RadioSend+0x1ec>)
 80172ac:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80172ae:	4827      	ldr	r0, [pc, #156]	; (801734c <RadioSend+0x1f0>)
 80172b0:	f001 fdd0 	bl	8018e54 <SUBGRF_SetPacketParams>

            RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 80172b4:	2100      	movs	r1, #0
 80172b6:	20f1      	movs	r0, #241	; 0xf1
 80172b8:	f000 f94f 	bl	801755a <RadioWrite>
            RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 80172bc:	2100      	movs	r1, #0
 80172be:	20f0      	movs	r0, #240	; 0xf0
 80172c0:	f000 f94b 	bl	801755a <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 80172c4:	4b20      	ldr	r3, [pc, #128]	; (8017348 <RadioSend+0x1ec>)
 80172c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80172c8:	2b64      	cmp	r3, #100	; 0x64
 80172ca:	d108      	bne.n	80172de <RadioSend+0x182>
            {
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 80172cc:	2170      	movs	r1, #112	; 0x70
 80172ce:	20f3      	movs	r0, #243	; 0xf3
 80172d0:	f000 f943 	bl	801755a <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 80172d4:	211d      	movs	r1, #29
 80172d6:	20f2      	movs	r0, #242	; 0xf2
 80172d8:	f000 f93f 	bl	801755a <RadioWrite>
 80172dc:	e007      	b.n	80172ee <RadioSend+0x192>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 80172de:	21e1      	movs	r1, #225	; 0xe1
 80172e0:	20f3      	movs	r0, #243	; 0xf3
 80172e2:	f000 f93a 	bl	801755a <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 80172e6:	2104      	movs	r1, #4
 80172e8:	20f2      	movs	r0, #242	; 0xf2
 80172ea:	f000 f936 	bl	801755a <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 80172ee:	78fb      	ldrb	r3, [r7, #3]
 80172f0:	b29b      	uxth	r3, r3
 80172f2:	00db      	lsls	r3, r3, #3
 80172f4:	b29b      	uxth	r3, r3
 80172f6:	3302      	adds	r3, #2
 80172f8:	81fb      	strh	r3, [r7, #14]
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 80172fa:	89fb      	ldrh	r3, [r7, #14]
 80172fc:	0a1b      	lsrs	r3, r3, #8
 80172fe:	b29b      	uxth	r3, r3
 8017300:	b2db      	uxtb	r3, r3
 8017302:	4619      	mov	r1, r3
 8017304:	20f4      	movs	r0, #244	; 0xf4
 8017306:	f000 f928 	bl	801755a <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 801730a:	89fb      	ldrh	r3, [r7, #14]
 801730c:	b2db      	uxtb	r3, r3
 801730e:	4619      	mov	r1, r3
 8017310:	20f5      	movs	r0, #245	; 0xf5
 8017312:	f000 f922 	bl	801755a <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 8017316:	78fb      	ldrb	r3, [r7, #3]
 8017318:	3301      	adds	r3, #1
 801731a:	b2db      	uxtb	r3, r3
 801731c:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8017320:	4619      	mov	r1, r3
 8017322:	480c      	ldr	r0, [pc, #48]	; (8017354 <RadioSend+0x1f8>)
 8017324:	f001 f8c2 	bl	80184ac <SUBGRF_SendPayload>
            break;
 8017328:	e000      	b.n	801732c <RadioSend+0x1d0>
        }
        default:
            break;
 801732a:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801732c:	4b06      	ldr	r3, [pc, #24]	; (8017348 <RadioSend+0x1ec>)
 801732e:	685b      	ldr	r3, [r3, #4]
 8017330:	4619      	mov	r1, r3
 8017332:	4809      	ldr	r0, [pc, #36]	; (8017358 <RadioSend+0x1fc>)
 8017334:	f003 f81a 	bl	801a36c <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8017338:	4807      	ldr	r0, [pc, #28]	; (8017358 <RadioSend+0x1fc>)
 801733a:	f002 ff39 	bl	801a1b0 <UTIL_TIMER_Start>
}
 801733e:	3710      	adds	r7, #16
 8017340:	46bd      	mov	sp, r7
 8017342:	bd80      	pop	{r7, pc}
 8017344:	48000400 	.word	0x48000400
 8017348:	200017b8 	.word	0x200017b8
 801734c:	200017c6 	.word	0x200017c6
 8017350:	0801b500 	.word	0x0801b500
 8017354:	20000dd8 	.word	0x20000dd8
 8017358:	20001810 	.word	0x20001810

0801735c <RadioSleep>:

static void RadioSleep( void )
{
 801735c:	b580      	push	{r7, lr}
 801735e:	b082      	sub	sp, #8
 8017360:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8017362:	2300      	movs	r3, #0
 8017364:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8017366:	793b      	ldrb	r3, [r7, #4]
 8017368:	f043 0304 	orr.w	r3, r3, #4
 801736c:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801736e:	7938      	ldrb	r0, [r7, #4]
 8017370:	f001 f978 	bl	8018664 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8017374:	2002      	movs	r0, #2
 8017376:	f7ea fe32 	bl	8001fde <HAL_Delay>
}
 801737a:	bf00      	nop
 801737c:	3708      	adds	r7, #8
 801737e:	46bd      	mov	sp, r7
 8017380:	bd80      	pop	{r7, pc}

08017382 <RadioStandby>:

static void RadioStandby( void )
{
 8017382:	b580      	push	{r7, lr}
 8017384:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8017386:	2000      	movs	r0, #0
 8017388:	f001 f99e 	bl	80186c8 <SUBGRF_SetStandby>
}
 801738c:	bf00      	nop
 801738e:	bd80      	pop	{r7, pc}

08017390 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8017390:	b580      	push	{r7, lr}
 8017392:	b082      	sub	sp, #8
 8017394:	af00      	add	r7, sp, #0
 8017396:	6078      	str	r0, [r7, #4]
    if ( 1UL == RFW_Is_Init( ) )
 8017398:	f002 f983 	bl	80196a2 <RFW_Is_Init>
 801739c:	4603      	mov	r3, r0
 801739e:	2b01      	cmp	r3, #1
 80173a0:	d102      	bne.n	80173a8 <RadioRx+0x18>
    {
      RFW_ReceiveInit( );
 80173a2:	f002 f9a6 	bl	80196f2 <RFW_ReceiveInit>
 80173a6:	e007      	b.n	80173b8 <RadioRx+0x28>
    }
    else
    {
      SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80173a8:	2300      	movs	r3, #0
 80173aa:	2200      	movs	r2, #0
 80173ac:	f240 2162 	movw	r1, #610	; 0x262
 80173b0:	f240 2062 	movw	r0, #610	; 0x262
 80173b4:	f001 fb58 	bl	8018a68 <SUBGRF_SetDioIrqParams>
                              IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                              IRQ_RADIO_NONE,
                              IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	2b00      	cmp	r3, #0
 80173bc:	d006      	beq.n	80173cc <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 80173be:	6879      	ldr	r1, [r7, #4]
 80173c0:	4812      	ldr	r0, [pc, #72]	; (801740c <RadioRx+0x7c>)
 80173c2:	f002 ffd3 	bl	801a36c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 80173c6:	4811      	ldr	r0, [pc, #68]	; (801740c <RadioRx+0x7c>)
 80173c8:	f002 fef2 	bl	801a1b0 <UTIL_TIMER_Start>
    }

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);
 80173cc:	2101      	movs	r1, #1
 80173ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80173d2:	f7ff f8dd 	bl	8016590 <LL_GPIO_SetOutputPin>

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 80173d6:	4b0e      	ldr	r3, [pc, #56]	; (8017410 <RadioRx+0x80>)
 80173d8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80173dc:	2100      	movs	r1, #0
 80173de:	4618      	mov	r0, r3
 80173e0:	f001 ff74 	bl	80192cc <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 80173e4:	4b0a      	ldr	r3, [pc, #40]	; (8017410 <RadioRx+0x80>)
 80173e6:	785b      	ldrb	r3, [r3, #1]
 80173e8:	2b00      	cmp	r3, #0
 80173ea:	d004      	beq.n	80173f6 <RadioRx+0x66>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80173ec:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80173f0:	f001 f9a6 	bl	8018740 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 80173f4:	e005      	b.n	8017402 <RadioRx+0x72>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 80173f6:	4b06      	ldr	r3, [pc, #24]	; (8017410 <RadioRx+0x80>)
 80173f8:	689b      	ldr	r3, [r3, #8]
 80173fa:	019b      	lsls	r3, r3, #6
 80173fc:	4618      	mov	r0, r3
 80173fe:	f001 f99f 	bl	8018740 <SUBGRF_SetRx>
}
 8017402:	bf00      	nop
 8017404:	3708      	adds	r7, #8
 8017406:	46bd      	mov	sp, r7
 8017408:	bd80      	pop	{r7, pc}
 801740a:	bf00      	nop
 801740c:	20001828 	.word	0x20001828
 8017410:	200017b8 	.word	0x200017b8

08017414 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8017414:	b580      	push	{r7, lr}
 8017416:	b082      	sub	sp, #8
 8017418:	af00      	add	r7, sp, #0
 801741a:	6078      	str	r0, [r7, #4]
    if (1UL==RFW_Is_Init())
 801741c:	f002 f941 	bl	80196a2 <RFW_Is_Init>
 8017420:	4603      	mov	r3, r0
 8017422:	2b01      	cmp	r3, #1
 8017424:	d102      	bne.n	801742c <RadioRxBoosted+0x18>
    {
      RFW_ReceiveInit();
 8017426:	f002 f964 	bl	80196f2 <RFW_ReceiveInit>
 801742a:	e007      	b.n	801743c <RadioRxBoosted+0x28>
    }
    else
    {
      SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801742c:	2300      	movs	r3, #0
 801742e:	2200      	movs	r2, #0
 8017430:	f240 2162 	movw	r1, #610	; 0x262
 8017434:	f240 2062 	movw	r0, #610	; 0x262
 8017438:	f001 fb16 	bl	8018a68 <SUBGRF_SetDioIrqParams>
                              IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                              IRQ_RADIO_NONE,
                              IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 801743c:	687b      	ldr	r3, [r7, #4]
 801743e:	2b00      	cmp	r3, #0
 8017440:	d006      	beq.n	8017450 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8017442:	6879      	ldr	r1, [r7, #4]
 8017444:	480f      	ldr	r0, [pc, #60]	; (8017484 <RadioRxBoosted+0x70>)
 8017446:	f002 ff91 	bl	801a36c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801744a:	480e      	ldr	r0, [pc, #56]	; (8017484 <RadioRxBoosted+0x70>)
 801744c:	f002 feb0 	bl	801a1b0 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8017450:	4b0d      	ldr	r3, [pc, #52]	; (8017488 <RadioRxBoosted+0x74>)
 8017452:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017456:	2100      	movs	r1, #0
 8017458:	4618      	mov	r0, r3
 801745a:	f001 ff37 	bl	80192cc <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801745e:	4b0a      	ldr	r3, [pc, #40]	; (8017488 <RadioRxBoosted+0x74>)
 8017460:	785b      	ldrb	r3, [r3, #1]
 8017462:	2b00      	cmp	r3, #0
 8017464:	d004      	beq.n	8017470 <RadioRxBoosted+0x5c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8017466:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801746a:	f001 f989 	bl	8018780 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801746e:	e005      	b.n	801747c <RadioRxBoosted+0x68>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8017470:	4b05      	ldr	r3, [pc, #20]	; (8017488 <RadioRxBoosted+0x74>)
 8017472:	689b      	ldr	r3, [r3, #8]
 8017474:	019b      	lsls	r3, r3, #6
 8017476:	4618      	mov	r0, r3
 8017478:	f001 f982 	bl	8018780 <SUBGRF_SetRxBoosted>
}
 801747c:	bf00      	nop
 801747e:	3708      	adds	r7, #8
 8017480:	46bd      	mov	sp, r7
 8017482:	bd80      	pop	{r7, pc}
 8017484:	20001828 	.word	0x20001828
 8017488:	200017b8 	.word	0x200017b8

0801748c <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801748c:	b580      	push	{r7, lr}
 801748e:	b082      	sub	sp, #8
 8017490:	af00      	add	r7, sp, #0
 8017492:	6078      	str	r0, [r7, #4]
 8017494:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8017496:	4b07      	ldr	r3, [pc, #28]	; (80174b4 <RadioSetRxDutyCycle+0x28>)
 8017498:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801749c:	2100      	movs	r1, #0
 801749e:	4618      	mov	r0, r3
 80174a0:	f001 ff14 	bl	80192cc <SUBGRF_SetSwitch>

    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 80174a4:	6839      	ldr	r1, [r7, #0]
 80174a6:	6878      	ldr	r0, [r7, #4]
 80174a8:	f001 f98e 	bl	80187c8 <SUBGRF_SetRxDutyCycle>
}
 80174ac:	bf00      	nop
 80174ae:	3708      	adds	r7, #8
 80174b0:	46bd      	mov	sp, r7
 80174b2:	bd80      	pop	{r7, pc}
 80174b4:	200017b8 	.word	0x200017b8

080174b8 <RadioStartCad>:

static void RadioStartCad( void )
{
 80174b8:	b580      	push	{r7, lr}
 80174ba:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 80174bc:	4b09      	ldr	r3, [pc, #36]	; (80174e4 <RadioStartCad+0x2c>)
 80174be:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80174c2:	2100      	movs	r1, #0
 80174c4:	4618      	mov	r0, r3
 80174c6:	f001 ff01 	bl	80192cc <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 80174ca:	2300      	movs	r3, #0
 80174cc:	2200      	movs	r2, #0
 80174ce:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80174d2:	f44f 70c0 	mov.w	r0, #384	; 0x180
 80174d6:	f001 fac7 	bl	8018a68 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 80174da:	f001 f9a1 	bl	8018820 <SUBGRF_SetCad>
}
 80174de:	bf00      	nop
 80174e0:	bd80      	pop	{r7, pc}
 80174e2:	bf00      	nop
 80174e4:	200017b8 	.word	0x200017b8

080174e8 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 80174e8:	b580      	push	{r7, lr}
 80174ea:	b084      	sub	sp, #16
 80174ec:	af00      	add	r7, sp, #0
 80174ee:	6078      	str	r0, [r7, #4]
 80174f0:	460b      	mov	r3, r1
 80174f2:	70fb      	strb	r3, [r7, #3]
 80174f4:	4613      	mov	r3, r2
 80174f6:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 80174f8:	883b      	ldrh	r3, [r7, #0]
 80174fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80174fe:	fb02 f303 	mul.w	r3, r2, r3
 8017502:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8017504:	6878      	ldr	r0, [r7, #4]
 8017506:	f001 fb0b 	bl	8018b20 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801750a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801750e:	4618      	mov	r0, r3
 8017510:	f001 ff04 	bl	801931c <SUBGRF_SetRfTxPower>
 8017514:	4603      	mov	r3, r0
 8017516:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 8017518:	7afb      	ldrb	r3, [r7, #11]
 801751a:	2101      	movs	r1, #1
 801751c:	4618      	mov	r0, r3
 801751e:	f001 fed5 	bl	80192cc <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8017522:	f001 f98b 	bl	801883c <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8017526:	68f9      	ldr	r1, [r7, #12]
 8017528:	4804      	ldr	r0, [pc, #16]	; (801753c <RadioSetTxContinuousWave+0x54>)
 801752a:	f002 ff1f 	bl	801a36c <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801752e:	4803      	ldr	r0, [pc, #12]	; (801753c <RadioSetTxContinuousWave+0x54>)
 8017530:	f002 fe3e 	bl	801a1b0 <UTIL_TIMER_Start>
}
 8017534:	bf00      	nop
 8017536:	3710      	adds	r7, #16
 8017538:	46bd      	mov	sp, r7
 801753a:	bd80      	pop	{r7, pc}
 801753c:	20001810 	.word	0x20001810

08017540 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8017540:	b580      	push	{r7, lr}
 8017542:	b082      	sub	sp, #8
 8017544:	af00      	add	r7, sp, #0
 8017546:	4603      	mov	r3, r0
 8017548:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801754a:	f001 fd38 	bl	8018fbe <SUBGRF_GetRssiInst>
 801754e:	4603      	mov	r3, r0
 8017550:	b21b      	sxth	r3, r3
}
 8017552:	4618      	mov	r0, r3
 8017554:	3708      	adds	r7, #8
 8017556:	46bd      	mov	sp, r7
 8017558:	bd80      	pop	{r7, pc}

0801755a <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801755a:	b580      	push	{r7, lr}
 801755c:	b082      	sub	sp, #8
 801755e:	af00      	add	r7, sp, #0
 8017560:	4603      	mov	r3, r0
 8017562:	460a      	mov	r2, r1
 8017564:	80fb      	strh	r3, [r7, #6]
 8017566:	4613      	mov	r3, r2
 8017568:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 801756a:	797a      	ldrb	r2, [r7, #5]
 801756c:	88fb      	ldrh	r3, [r7, #6]
 801756e:	4611      	mov	r1, r2
 8017570:	4618      	mov	r0, r3
 8017572:	f001 fdb7 	bl	80190e4 <SUBGRF_WriteRegister>
}
 8017576:	bf00      	nop
 8017578:	3708      	adds	r7, #8
 801757a:	46bd      	mov	sp, r7
 801757c:	bd80      	pop	{r7, pc}

0801757e <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801757e:	b580      	push	{r7, lr}
 8017580:	b082      	sub	sp, #8
 8017582:	af00      	add	r7, sp, #0
 8017584:	4603      	mov	r3, r0
 8017586:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 8017588:	88fb      	ldrh	r3, [r7, #6]
 801758a:	4618      	mov	r0, r3
 801758c:	f001 fdbe 	bl	801910c <SUBGRF_ReadRegister>
 8017590:	4603      	mov	r3, r0
}
 8017592:	4618      	mov	r0, r3
 8017594:	3708      	adds	r7, #8
 8017596:	46bd      	mov	sp, r7
 8017598:	bd80      	pop	{r7, pc}

0801759a <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801759a:	b580      	push	{r7, lr}
 801759c:	b082      	sub	sp, #8
 801759e:	af00      	add	r7, sp, #0
 80175a0:	4603      	mov	r3, r0
 80175a2:	6039      	str	r1, [r7, #0]
 80175a4:	80fb      	strh	r3, [r7, #6]
 80175a6:	4613      	mov	r3, r2
 80175a8:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 80175aa:	797b      	ldrb	r3, [r7, #5]
 80175ac:	b29a      	uxth	r2, r3
 80175ae:	88fb      	ldrh	r3, [r7, #6]
 80175b0:	6839      	ldr	r1, [r7, #0]
 80175b2:	4618      	mov	r0, r3
 80175b4:	f001 fdbe 	bl	8019134 <SUBGRF_WriteRegisters>
}
 80175b8:	bf00      	nop
 80175ba:	3708      	adds	r7, #8
 80175bc:	46bd      	mov	sp, r7
 80175be:	bd80      	pop	{r7, pc}

080175c0 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80175c0:	b580      	push	{r7, lr}
 80175c2:	b082      	sub	sp, #8
 80175c4:	af00      	add	r7, sp, #0
 80175c6:	4603      	mov	r3, r0
 80175c8:	6039      	str	r1, [r7, #0]
 80175ca:	80fb      	strh	r3, [r7, #6]
 80175cc:	4613      	mov	r3, r2
 80175ce:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 80175d0:	797b      	ldrb	r3, [r7, #5]
 80175d2:	b29a      	uxth	r2, r3
 80175d4:	88fb      	ldrh	r3, [r7, #6]
 80175d6:	6839      	ldr	r1, [r7, #0]
 80175d8:	4618      	mov	r0, r3
 80175da:	f001 fdcd 	bl	8019178 <SUBGRF_ReadRegisters>
}
 80175de:	bf00      	nop
 80175e0:	3708      	adds	r7, #8
 80175e2:	46bd      	mov	sp, r7
 80175e4:	bd80      	pop	{r7, pc}
	...

080175e8 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 80175e8:	b580      	push	{r7, lr}
 80175ea:	b082      	sub	sp, #8
 80175ec:	af00      	add	r7, sp, #0
 80175ee:	4603      	mov	r3, r0
 80175f0:	460a      	mov	r2, r1
 80175f2:	71fb      	strb	r3, [r7, #7]
 80175f4:	4613      	mov	r3, r2
 80175f6:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 80175f8:	79fb      	ldrb	r3, [r7, #7]
 80175fa:	2b01      	cmp	r3, #1
 80175fc:	d10a      	bne.n	8017614 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 80175fe:	4a0e      	ldr	r2, [pc, #56]	; (8017638 <RadioSetMaxPayloadLength+0x50>)
 8017600:	79bb      	ldrb	r3, [r7, #6]
 8017602:	7013      	strb	r3, [r2, #0]
 8017604:	4b0c      	ldr	r3, [pc, #48]	; (8017638 <RadioSetMaxPayloadLength+0x50>)
 8017606:	781a      	ldrb	r2, [r3, #0]
 8017608:	4b0c      	ldr	r3, [pc, #48]	; (801763c <RadioSetMaxPayloadLength+0x54>)
 801760a:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801760c:	480c      	ldr	r0, [pc, #48]	; (8017640 <RadioSetMaxPayloadLength+0x58>)
 801760e:	f001 fc21 	bl	8018e54 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8017612:	e00d      	b.n	8017630 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8017614:	4b09      	ldr	r3, [pc, #36]	; (801763c <RadioSetMaxPayloadLength+0x54>)
 8017616:	7d5b      	ldrb	r3, [r3, #21]
 8017618:	2b01      	cmp	r3, #1
 801761a:	d109      	bne.n	8017630 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801761c:	4a06      	ldr	r2, [pc, #24]	; (8017638 <RadioSetMaxPayloadLength+0x50>)
 801761e:	79bb      	ldrb	r3, [r7, #6]
 8017620:	7013      	strb	r3, [r2, #0]
 8017622:	4b05      	ldr	r3, [pc, #20]	; (8017638 <RadioSetMaxPayloadLength+0x50>)
 8017624:	781a      	ldrb	r2, [r3, #0]
 8017626:	4b05      	ldr	r3, [pc, #20]	; (801763c <RadioSetMaxPayloadLength+0x54>)
 8017628:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801762a:	4805      	ldr	r0, [pc, #20]	; (8017640 <RadioSetMaxPayloadLength+0x58>)
 801762c:	f001 fc12 	bl	8018e54 <SUBGRF_SetPacketParams>
}
 8017630:	bf00      	nop
 8017632:	3708      	adds	r7, #8
 8017634:	46bd      	mov	sp, r7
 8017636:	bd80      	pop	{r7, pc}
 8017638:	20000120 	.word	0x20000120
 801763c:	200017b8 	.word	0x200017b8
 8017640:	200017c6 	.word	0x200017c6

08017644 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8017644:	b580      	push	{r7, lr}
 8017646:	b082      	sub	sp, #8
 8017648:	af00      	add	r7, sp, #0
 801764a:	4603      	mov	r3, r0
 801764c:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801764e:	4a13      	ldr	r2, [pc, #76]	; (801769c <RadioSetPublicNetwork+0x58>)
 8017650:	79fb      	ldrb	r3, [r7, #7]
 8017652:	7313      	strb	r3, [r2, #12]
 8017654:	4b11      	ldr	r3, [pc, #68]	; (801769c <RadioSetPublicNetwork+0x58>)
 8017656:	7b1a      	ldrb	r2, [r3, #12]
 8017658:	4b10      	ldr	r3, [pc, #64]	; (801769c <RadioSetPublicNetwork+0x58>)
 801765a:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801765c:	2001      	movs	r0, #1
 801765e:	f7ff f81f 	bl	80166a0 <RadioSetModem>
    if( enable == true )
 8017662:	79fb      	ldrb	r3, [r7, #7]
 8017664:	2b00      	cmp	r3, #0
 8017666:	d00a      	beq.n	801767e <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8017668:	2134      	movs	r1, #52	; 0x34
 801766a:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801766e:	f001 fd39 	bl	80190e4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8017672:	2144      	movs	r1, #68	; 0x44
 8017674:	f240 7041 	movw	r0, #1857	; 0x741
 8017678:	f001 fd34 	bl	80190e4 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801767c:	e009      	b.n	8017692 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801767e:	2114      	movs	r1, #20
 8017680:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8017684:	f001 fd2e 	bl	80190e4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8017688:	2124      	movs	r1, #36	; 0x24
 801768a:	f240 7041 	movw	r0, #1857	; 0x741
 801768e:	f001 fd29 	bl	80190e4 <SUBGRF_WriteRegister>
}
 8017692:	bf00      	nop
 8017694:	3708      	adds	r7, #8
 8017696:	46bd      	mov	sp, r7
 8017698:	bd80      	pop	{r7, pc}
 801769a:	bf00      	nop
 801769c:	200017b8 	.word	0x200017b8

080176a0 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 80176a0:	b580      	push	{r7, lr}
 80176a2:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 80176a4:	f001 fe6e 	bl	8019384 <SUBGRF_GetRadioWakeUpTime>
 80176a8:	4603      	mov	r3, r0
 80176aa:	3303      	adds	r3, #3
}
 80176ac:	4618      	mov	r0, r3
 80176ae:	bd80      	pop	{r7, pc}

080176b0 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void* context )
{
 80176b0:	b580      	push	{r7, lr}
 80176b2:	b082      	sub	sp, #8
 80176b4:	af00      	add	r7, sp, #0
 80176b6:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 80176b8:	f000 f80e 	bl	80176d8 <RadioOnTxTimeoutProcess>
}
 80176bc:	bf00      	nop
 80176be:	3708      	adds	r7, #8
 80176c0:	46bd      	mov	sp, r7
 80176c2:	bd80      	pop	{r7, pc}

080176c4 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 80176c4:	b580      	push	{r7, lr}
 80176c6:	b082      	sub	sp, #8
 80176c8:	af00      	add	r7, sp, #0
 80176ca:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 80176cc:	f000 f81e 	bl	801770c <RadioOnRxTimeoutProcess>
}
 80176d0:	bf00      	nop
 80176d2:	3708      	adds	r7, #8
 80176d4:	46bd      	mov	sp, r7
 80176d6:	bd80      	pop	{r7, pc}

080176d8 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 80176d8:	b580      	push	{r7, lr}
 80176da:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
 80176dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80176e0:	4808      	ldr	r0, [pc, #32]	; (8017704 <RadioOnTxTimeoutProcess+0x2c>)
 80176e2:	f7fe ff62 	bl	80165aa <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80176e6:	4b08      	ldr	r3, [pc, #32]	; (8017708 <RadioOnTxTimeoutProcess+0x30>)
 80176e8:	681b      	ldr	r3, [r3, #0]
 80176ea:	2b00      	cmp	r3, #0
 80176ec:	d008      	beq.n	8017700 <RadioOnTxTimeoutProcess+0x28>
 80176ee:	4b06      	ldr	r3, [pc, #24]	; (8017708 <RadioOnTxTimeoutProcess+0x30>)
 80176f0:	681b      	ldr	r3, [r3, #0]
 80176f2:	685b      	ldr	r3, [r3, #4]
 80176f4:	2b00      	cmp	r3, #0
 80176f6:	d003      	beq.n	8017700 <RadioOnTxTimeoutProcess+0x28>
    {
        RadioEvents->TxTimeout( );
 80176f8:	4b03      	ldr	r3, [pc, #12]	; (8017708 <RadioOnTxTimeoutProcess+0x30>)
 80176fa:	681b      	ldr	r3, [r3, #0]
 80176fc:	685b      	ldr	r3, [r3, #4]
 80176fe:	4798      	blx	r3
    }
}
 8017700:	bf00      	nop
 8017702:	bd80      	pop	{r7, pc}
 8017704:	48000400 	.word	0x48000400
 8017708:	20000ed8 	.word	0x20000ed8

0801770c <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 801770c:	b580      	push	{r7, lr}
 801770e:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
 8017710:	2101      	movs	r1, #1
 8017712:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8017716:	f7fe ff48 	bl	80165aa <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801771a:	4b07      	ldr	r3, [pc, #28]	; (8017738 <RadioOnRxTimeoutProcess+0x2c>)
 801771c:	681b      	ldr	r3, [r3, #0]
 801771e:	2b00      	cmp	r3, #0
 8017720:	d008      	beq.n	8017734 <RadioOnRxTimeoutProcess+0x28>
 8017722:	4b05      	ldr	r3, [pc, #20]	; (8017738 <RadioOnRxTimeoutProcess+0x2c>)
 8017724:	681b      	ldr	r3, [r3, #0]
 8017726:	68db      	ldr	r3, [r3, #12]
 8017728:	2b00      	cmp	r3, #0
 801772a:	d003      	beq.n	8017734 <RadioOnRxTimeoutProcess+0x28>
    {
        RadioEvents->RxTimeout( );
 801772c:	4b02      	ldr	r3, [pc, #8]	; (8017738 <RadioOnRxTimeoutProcess+0x2c>)
 801772e:	681b      	ldr	r3, [r3, #0]
 8017730:	68db      	ldr	r3, [r3, #12]
 8017732:	4798      	blx	r3
    }
}
 8017734:	bf00      	nop
 8017736:	bd80      	pop	{r7, pc}
 8017738:	20000ed8 	.word	0x20000ed8

0801773c <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801773c:	b580      	push	{r7, lr}
 801773e:	b082      	sub	sp, #8
 8017740:	af00      	add	r7, sp, #0
 8017742:	4603      	mov	r3, r0
 8017744:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8017746:	4a05      	ldr	r2, [pc, #20]	; (801775c <RadioOnDioIrq+0x20>)
 8017748:	88fb      	ldrh	r3, [r7, #6]
 801774a:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

    RADIO_IRQ_PROCESS();
 801774e:	f000 f807 	bl	8017760 <RadioIrqProcess>
}
 8017752:	bf00      	nop
 8017754:	3708      	adds	r7, #8
 8017756:	46bd      	mov	sp, r7
 8017758:	bd80      	pop	{r7, pc}
 801775a:	bf00      	nop
 801775c:	200017b8 	.word	0x200017b8

08017760 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8017760:	b590      	push	{r4, r7, lr}
 8017762:	b083      	sub	sp, #12
 8017764:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 8017766:	2300      	movs	r3, #0
 8017768:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801776a:	2300      	movs	r3, #0
 801776c:	603b      	str	r3, [r7, #0]

    switch ( SubgRf.RadioIrq )
 801776e:	4bbf      	ldr	r3, [pc, #764]	; (8017a6c <RadioIrqProcess+0x30c>)
 8017770:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8017774:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017778:	f000 8116 	beq.w	80179a8 <RadioIrqProcess+0x248>
 801777c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017780:	f300 81cb 	bgt.w	8017b1a <RadioIrqProcess+0x3ba>
 8017784:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017788:	f000 80fa 	beq.w	8017980 <RadioIrqProcess+0x220>
 801778c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017790:	f300 81c3 	bgt.w	8017b1a <RadioIrqProcess+0x3ba>
 8017794:	2b80      	cmp	r3, #128	; 0x80
 8017796:	f000 80df 	beq.w	8017958 <RadioIrqProcess+0x1f8>
 801779a:	2b80      	cmp	r3, #128	; 0x80
 801779c:	f300 81bd 	bgt.w	8017b1a <RadioIrqProcess+0x3ba>
 80177a0:	2b20      	cmp	r3, #32
 80177a2:	dc49      	bgt.n	8017838 <RadioIrqProcess+0xd8>
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	f340 81b8 	ble.w	8017b1a <RadioIrqProcess+0x3ba>
 80177aa:	3b01      	subs	r3, #1
 80177ac:	2b1f      	cmp	r3, #31
 80177ae:	f200 81b4 	bhi.w	8017b1a <RadioIrqProcess+0x3ba>
 80177b2:	a201      	add	r2, pc, #4	; (adr r2, 80177b8 <RadioIrqProcess+0x58>)
 80177b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80177b8:	08017841 	.word	0x08017841
 80177bc:	08017885 	.word	0x08017885
 80177c0:	08017b1b 	.word	0x08017b1b
 80177c4:	08017a35 	.word	0x08017a35
 80177c8:	08017b1b 	.word	0x08017b1b
 80177cc:	08017b1b 	.word	0x08017b1b
 80177d0:	08017b1b 	.word	0x08017b1b
 80177d4:	08017a43 	.word	0x08017a43
 80177d8:	08017b1b 	.word	0x08017b1b
 80177dc:	08017b1b 	.word	0x08017b1b
 80177e0:	08017b1b 	.word	0x08017b1b
 80177e4:	08017b1b 	.word	0x08017b1b
 80177e8:	08017b1b 	.word	0x08017b1b
 80177ec:	08017b1b 	.word	0x08017b1b
 80177f0:	08017b1b 	.word	0x08017b1b
 80177f4:	08017a5f 	.word	0x08017a5f
 80177f8:	08017b1b 	.word	0x08017b1b
 80177fc:	08017b1b 	.word	0x08017b1b
 8017800:	08017b1b 	.word	0x08017b1b
 8017804:	08017b1b 	.word	0x08017b1b
 8017808:	08017b1b 	.word	0x08017b1b
 801780c:	08017b1b 	.word	0x08017b1b
 8017810:	08017b1b 	.word	0x08017b1b
 8017814:	08017b1b 	.word	0x08017b1b
 8017818:	08017b1b 	.word	0x08017b1b
 801781c:	08017b1b 	.word	0x08017b1b
 8017820:	08017b1b 	.word	0x08017b1b
 8017824:	08017b1b 	.word	0x08017b1b
 8017828:	08017b1b 	.word	0x08017b1b
 801782c:	08017b1b 	.word	0x08017b1b
 8017830:	08017b1b 	.word	0x08017b1b
 8017834:	08017a9d 	.word	0x08017a9d
 8017838:	2b40      	cmp	r3, #64	; 0x40
 801783a:	f000 8150 	beq.w	8017ade <RadioIrqProcess+0x37e>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 801783e:	e16c      	b.n	8017b1a <RadioIrqProcess+0x3ba>
        DBG_GPIO_RADIO_TX(RST);
 8017840:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017844:	488a      	ldr	r0, [pc, #552]	; (8017a70 <RadioIrqProcess+0x310>)
 8017846:	f7fe feb0 	bl	80165aa <LL_GPIO_ResetOutputPin>
        TimerStop( &TxTimeoutTimer );
 801784a:	488a      	ldr	r0, [pc, #552]	; (8017a74 <RadioIrqProcess+0x314>)
 801784c:	f002 fd1e 	bl	801a28c <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8017850:	2000      	movs	r0, #0
 8017852:	f000 ff39 	bl	80186c8 <SUBGRF_SetStandby>
        if ( RFW_Is_LongPacketModeEnabled() == 1 )
 8017856:	f001 ff2b 	bl	80196b0 <RFW_Is_LongPacketModeEnabled>
 801785a:	4603      	mov	r3, r0
 801785c:	2b01      	cmp	r3, #1
 801785e:	d101      	bne.n	8017864 <RadioIrqProcess+0x104>
            RFW_DeInit_TxLongPacket( );
 8017860:	f001 ff4f 	bl	8019702 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8017864:	4b84      	ldr	r3, [pc, #528]	; (8017a78 <RadioIrqProcess+0x318>)
 8017866:	681b      	ldr	r3, [r3, #0]
 8017868:	2b00      	cmp	r3, #0
 801786a:	f000 8158 	beq.w	8017b1e <RadioIrqProcess+0x3be>
 801786e:	4b82      	ldr	r3, [pc, #520]	; (8017a78 <RadioIrqProcess+0x318>)
 8017870:	681b      	ldr	r3, [r3, #0]
 8017872:	681b      	ldr	r3, [r3, #0]
 8017874:	2b00      	cmp	r3, #0
 8017876:	f000 8152 	beq.w	8017b1e <RadioIrqProcess+0x3be>
            RadioEvents->TxDone( );
 801787a:	4b7f      	ldr	r3, [pc, #508]	; (8017a78 <RadioIrqProcess+0x318>)
 801787c:	681b      	ldr	r3, [r3, #0]
 801787e:	681b      	ldr	r3, [r3, #0]
 8017880:	4798      	blx	r3
        break;
 8017882:	e14c      	b.n	8017b1e <RadioIrqProcess+0x3be>
        DBG_GPIO_RADIO_RX(RST);
 8017884:	2101      	movs	r1, #1
 8017886:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 801788a:	f7fe fe8e 	bl	80165aa <LL_GPIO_ResetOutputPin>
        TimerStop( &RxTimeoutTimer );
 801788e:	487b      	ldr	r0, [pc, #492]	; (8017a7c <RadioIrqProcess+0x31c>)
 8017890:	f002 fcfc 	bl	801a28c <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8017894:	4b75      	ldr	r3, [pc, #468]	; (8017a6c <RadioIrqProcess+0x30c>)
 8017896:	785b      	ldrb	r3, [r3, #1]
 8017898:	f083 0301 	eor.w	r3, r3, #1
 801789c:	b2db      	uxtb	r3, r3
 801789e:	2b00      	cmp	r3, #0
 80178a0:	d014      	beq.n	80178cc <RadioIrqProcess+0x16c>
            SUBGRF_SetStandby( STDBY_RC );
 80178a2:	2000      	movs	r0, #0
 80178a4:	f000 ff10 	bl	80186c8 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( 0x0902, 0x00 );
 80178a8:	2100      	movs	r1, #0
 80178aa:	f640 1002 	movw	r0, #2306	; 0x902
 80178ae:	f001 fc19 	bl	80190e4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 80178b2:	f640 1044 	movw	r0, #2372	; 0x944
 80178b6:	f001 fc29 	bl	801910c <SUBGRF_ReadRegister>
 80178ba:	4603      	mov	r3, r0
 80178bc:	f043 0302 	orr.w	r3, r3, #2
 80178c0:	b2db      	uxtb	r3, r3
 80178c2:	4619      	mov	r1, r3
 80178c4:	f640 1044 	movw	r0, #2372	; 0x944
 80178c8:	f001 fc0c 	bl	80190e4 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size , 255 );
 80178cc:	1dfb      	adds	r3, r7, #7
 80178ce:	22ff      	movs	r2, #255	; 0xff
 80178d0:	4619      	mov	r1, r3
 80178d2:	486b      	ldr	r0, [pc, #428]	; (8017a80 <RadioIrqProcess+0x320>)
 80178d4:	f000 fdc8 	bl	8018468 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 80178d8:	486a      	ldr	r0, [pc, #424]	; (8017a84 <RadioIrqProcess+0x324>)
 80178da:	f001 fbb1 	bl	8019040 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80178de:	4b66      	ldr	r3, [pc, #408]	; (8017a78 <RadioIrqProcess+0x318>)
 80178e0:	681b      	ldr	r3, [r3, #0]
 80178e2:	2b00      	cmp	r3, #0
 80178e4:	d036      	beq.n	8017954 <RadioIrqProcess+0x1f4>
 80178e6:	4b64      	ldr	r3, [pc, #400]	; (8017a78 <RadioIrqProcess+0x318>)
 80178e8:	681b      	ldr	r3, [r3, #0]
 80178ea:	689b      	ldr	r3, [r3, #8]
 80178ec:	2b00      	cmp	r3, #0
 80178ee:	d031      	beq.n	8017954 <RadioIrqProcess+0x1f4>
            switch ( SubgRf.PacketStatus.packetType )
 80178f0:	4b5e      	ldr	r3, [pc, #376]	; (8017a6c <RadioIrqProcess+0x30c>)
 80178f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80178f6:	2b01      	cmp	r3, #1
 80178f8:	d10e      	bne.n	8017918 <RadioIrqProcess+0x1b8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 80178fa:	4b5f      	ldr	r3, [pc, #380]	; (8017a78 <RadioIrqProcess+0x318>)
 80178fc:	681b      	ldr	r3, [r3, #0]
 80178fe:	689c      	ldr	r4, [r3, #8]
 8017900:	79fb      	ldrb	r3, [r7, #7]
 8017902:	b299      	uxth	r1, r3
 8017904:	4b59      	ldr	r3, [pc, #356]	; (8017a6c <RadioIrqProcess+0x30c>)
 8017906:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 801790a:	b21a      	sxth	r2, r3
 801790c:	4b57      	ldr	r3, [pc, #348]	; (8017a6c <RadioIrqProcess+0x30c>)
 801790e:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 8017912:	485b      	ldr	r0, [pc, #364]	; (8017a80 <RadioIrqProcess+0x320>)
 8017914:	47a0      	blx	r4
                break;
 8017916:	e01e      	b.n	8017956 <RadioIrqProcess+0x1f6>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8017918:	4b54      	ldr	r3, [pc, #336]	; (8017a6c <RadioIrqProcess+0x30c>)
 801791a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801791c:	463a      	mov	r2, r7
 801791e:	4611      	mov	r1, r2
 8017920:	4618      	mov	r0, r3
 8017922:	f001 fe11 	bl	8019548 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 8017926:	4b54      	ldr	r3, [pc, #336]	; (8017a78 <RadioIrqProcess+0x318>)
 8017928:	681b      	ldr	r3, [r3, #0]
 801792a:	689c      	ldr	r4, [r3, #8]
 801792c:	79fb      	ldrb	r3, [r7, #7]
 801792e:	b299      	uxth	r1, r3
 8017930:	4b4e      	ldr	r3, [pc, #312]	; (8017a6c <RadioIrqProcess+0x30c>)
 8017932:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8017936:	b218      	sxth	r0, r3
 8017938:	683b      	ldr	r3, [r7, #0]
 801793a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801793e:	4a52      	ldr	r2, [pc, #328]	; (8017a88 <RadioIrqProcess+0x328>)
 8017940:	fb82 c203 	smull	ip, r2, r2, r3
 8017944:	1192      	asrs	r2, r2, #6
 8017946:	17db      	asrs	r3, r3, #31
 8017948:	1ad3      	subs	r3, r2, r3
 801794a:	b25b      	sxtb	r3, r3
 801794c:	4602      	mov	r2, r0
 801794e:	484c      	ldr	r0, [pc, #304]	; (8017a80 <RadioIrqProcess+0x320>)
 8017950:	47a0      	blx	r4
                break;
 8017952:	e000      	b.n	8017956 <RadioIrqProcess+0x1f6>
        }
 8017954:	bf00      	nop
        break;
 8017956:	e0ef      	b.n	8017b38 <RadioIrqProcess+0x3d8>
        SUBGRF_SetStandby( STDBY_RC );
 8017958:	2000      	movs	r0, #0
 801795a:	f000 feb5 	bl	80186c8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801795e:	4b46      	ldr	r3, [pc, #280]	; (8017a78 <RadioIrqProcess+0x318>)
 8017960:	681b      	ldr	r3, [r3, #0]
 8017962:	2b00      	cmp	r3, #0
 8017964:	f000 80dd 	beq.w	8017b22 <RadioIrqProcess+0x3c2>
 8017968:	4b43      	ldr	r3, [pc, #268]	; (8017a78 <RadioIrqProcess+0x318>)
 801796a:	681b      	ldr	r3, [r3, #0]
 801796c:	699b      	ldr	r3, [r3, #24]
 801796e:	2b00      	cmp	r3, #0
 8017970:	f000 80d7 	beq.w	8017b22 <RadioIrqProcess+0x3c2>
            RadioEvents->CadDone( false );
 8017974:	4b40      	ldr	r3, [pc, #256]	; (8017a78 <RadioIrqProcess+0x318>)
 8017976:	681b      	ldr	r3, [r3, #0]
 8017978:	699b      	ldr	r3, [r3, #24]
 801797a:	2000      	movs	r0, #0
 801797c:	4798      	blx	r3
        break;
 801797e:	e0d0      	b.n	8017b22 <RadioIrqProcess+0x3c2>
        SUBGRF_SetStandby( STDBY_RC );
 8017980:	2000      	movs	r0, #0
 8017982:	f000 fea1 	bl	80186c8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8017986:	4b3c      	ldr	r3, [pc, #240]	; (8017a78 <RadioIrqProcess+0x318>)
 8017988:	681b      	ldr	r3, [r3, #0]
 801798a:	2b00      	cmp	r3, #0
 801798c:	f000 80cb 	beq.w	8017b26 <RadioIrqProcess+0x3c6>
 8017990:	4b39      	ldr	r3, [pc, #228]	; (8017a78 <RadioIrqProcess+0x318>)
 8017992:	681b      	ldr	r3, [r3, #0]
 8017994:	699b      	ldr	r3, [r3, #24]
 8017996:	2b00      	cmp	r3, #0
 8017998:	f000 80c5 	beq.w	8017b26 <RadioIrqProcess+0x3c6>
            RadioEvents->CadDone( true );
 801799c:	4b36      	ldr	r3, [pc, #216]	; (8017a78 <RadioIrqProcess+0x318>)
 801799e:	681b      	ldr	r3, [r3, #0]
 80179a0:	699b      	ldr	r3, [r3, #24]
 80179a2:	2001      	movs	r0, #1
 80179a4:	4798      	blx	r3
        break;
 80179a6:	e0be      	b.n	8017b26 <RadioIrqProcess+0x3c6>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 80179a8:	4b38      	ldr	r3, [pc, #224]	; (8017a8c <RadioIrqProcess+0x32c>)
 80179aa:	2201      	movs	r2, #1
 80179ac:	2100      	movs	r1, #0
 80179ae:	2002      	movs	r0, #2
 80179b0:	f002 fe76 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 80179b4:	f000 fd3e 	bl	8018434 <SUBGRF_GetOperatingMode>
 80179b8:	4603      	mov	r3, r0
 80179ba:	2b04      	cmp	r3, #4
 80179bc:	d11a      	bne.n	80179f4 <RadioIrqProcess+0x294>
            DBG_GPIO_RADIO_TX(RST);
 80179be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80179c2:	482b      	ldr	r0, [pc, #172]	; (8017a70 <RadioIrqProcess+0x310>)
 80179c4:	f7fe fdf1 	bl	80165aa <LL_GPIO_ResetOutputPin>
            TimerStop( &TxTimeoutTimer );
 80179c8:	482a      	ldr	r0, [pc, #168]	; (8017a74 <RadioIrqProcess+0x314>)
 80179ca:	f002 fc5f 	bl	801a28c <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 80179ce:	2000      	movs	r0, #0
 80179d0:	f000 fe7a 	bl	80186c8 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80179d4:	4b28      	ldr	r3, [pc, #160]	; (8017a78 <RadioIrqProcess+0x318>)
 80179d6:	681b      	ldr	r3, [r3, #0]
 80179d8:	2b00      	cmp	r3, #0
 80179da:	f000 80a6 	beq.w	8017b2a <RadioIrqProcess+0x3ca>
 80179de:	4b26      	ldr	r3, [pc, #152]	; (8017a78 <RadioIrqProcess+0x318>)
 80179e0:	681b      	ldr	r3, [r3, #0]
 80179e2:	685b      	ldr	r3, [r3, #4]
 80179e4:	2b00      	cmp	r3, #0
 80179e6:	f000 80a0 	beq.w	8017b2a <RadioIrqProcess+0x3ca>
                RadioEvents->TxTimeout( );
 80179ea:	4b23      	ldr	r3, [pc, #140]	; (8017a78 <RadioIrqProcess+0x318>)
 80179ec:	681b      	ldr	r3, [r3, #0]
 80179ee:	685b      	ldr	r3, [r3, #4]
 80179f0:	4798      	blx	r3
        break;
 80179f2:	e09a      	b.n	8017b2a <RadioIrqProcess+0x3ca>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 80179f4:	f000 fd1e 	bl	8018434 <SUBGRF_GetOperatingMode>
 80179f8:	4603      	mov	r3, r0
 80179fa:	2b05      	cmp	r3, #5
 80179fc:	f040 8095 	bne.w	8017b2a <RadioIrqProcess+0x3ca>
            DBG_GPIO_RADIO_RX(RST);
 8017a00:	2101      	movs	r1, #1
 8017a02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8017a06:	f7fe fdd0 	bl	80165aa <LL_GPIO_ResetOutputPin>
            TimerStop( &RxTimeoutTimer );
 8017a0a:	481c      	ldr	r0, [pc, #112]	; (8017a7c <RadioIrqProcess+0x31c>)
 8017a0c:	f002 fc3e 	bl	801a28c <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8017a10:	2000      	movs	r0, #0
 8017a12:	f000 fe59 	bl	80186c8 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017a16:	4b18      	ldr	r3, [pc, #96]	; (8017a78 <RadioIrqProcess+0x318>)
 8017a18:	681b      	ldr	r3, [r3, #0]
 8017a1a:	2b00      	cmp	r3, #0
 8017a1c:	f000 8085 	beq.w	8017b2a <RadioIrqProcess+0x3ca>
 8017a20:	4b15      	ldr	r3, [pc, #84]	; (8017a78 <RadioIrqProcess+0x318>)
 8017a22:	681b      	ldr	r3, [r3, #0]
 8017a24:	68db      	ldr	r3, [r3, #12]
 8017a26:	2b00      	cmp	r3, #0
 8017a28:	d07f      	beq.n	8017b2a <RadioIrqProcess+0x3ca>
                RadioEvents->RxTimeout( );
 8017a2a:	4b13      	ldr	r3, [pc, #76]	; (8017a78 <RadioIrqProcess+0x318>)
 8017a2c:	681b      	ldr	r3, [r3, #0]
 8017a2e:	68db      	ldr	r3, [r3, #12]
 8017a30:	4798      	blx	r3
        break;
 8017a32:	e07a      	b.n	8017b2a <RadioIrqProcess+0x3ca>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8017a34:	4b16      	ldr	r3, [pc, #88]	; (8017a90 <RadioIrqProcess+0x330>)
 8017a36:	2201      	movs	r2, #1
 8017a38:	2100      	movs	r1, #0
 8017a3a:	2002      	movs	r0, #2
 8017a3c:	f002 fe30 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8017a40:	e07a      	b.n	8017b38 <RadioIrqProcess+0x3d8>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8017a42:	4b14      	ldr	r3, [pc, #80]	; (8017a94 <RadioIrqProcess+0x334>)
 8017a44:	2201      	movs	r2, #1
 8017a46:	2100      	movs	r1, #0
 8017a48:	2002      	movs	r0, #2
 8017a4a:	f002 fe29 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
        if ( 1UL == RFW_Is_Init( ) )
 8017a4e:	f001 fe28 	bl	80196a2 <RFW_Is_Init>
 8017a52:	4603      	mov	r3, r0
 8017a54:	2b01      	cmp	r3, #1
 8017a56:	d16a      	bne.n	8017b2e <RadioIrqProcess+0x3ce>
            RFW_ReceivePayload( );
 8017a58:	f001 fe59 	bl	801970e <RFW_ReceivePayload>
        break;
 8017a5c:	e067      	b.n	8017b2e <RadioIrqProcess+0x3ce>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8017a5e:	4b0e      	ldr	r3, [pc, #56]	; (8017a98 <RadioIrqProcess+0x338>)
 8017a60:	2201      	movs	r2, #1
 8017a62:	2100      	movs	r1, #0
 8017a64:	2002      	movs	r0, #2
 8017a66:	f002 fe1b 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8017a6a:	e065      	b.n	8017b38 <RadioIrqProcess+0x3d8>
 8017a6c:	200017b8 	.word	0x200017b8
 8017a70:	48000400 	.word	0x48000400
 8017a74:	20001810 	.word	0x20001810
 8017a78:	20000ed8 	.word	0x20000ed8
 8017a7c:	20001828 	.word	0x20001828
 8017a80:	20000dd8 	.word	0x20000dd8
 8017a84:	200017dc 	.word	0x200017dc
 8017a88:	10624dd3 	.word	0x10624dd3
 8017a8c:	0801b518 	.word	0x0801b518
 8017a90:	0801b52c 	.word	0x0801b52c
 8017a94:	0801b538 	.word	0x0801b538
 8017a98:	0801b544 	.word	0x0801b544
        TimerStop( &RxTimeoutTimer );
 8017a9c:	4828      	ldr	r0, [pc, #160]	; (8017b40 <RadioIrqProcess+0x3e0>)
 8017a9e:	f002 fbf5 	bl	801a28c <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8017aa2:	4b28      	ldr	r3, [pc, #160]	; (8017b44 <RadioIrqProcess+0x3e4>)
 8017aa4:	785b      	ldrb	r3, [r3, #1]
 8017aa6:	f083 0301 	eor.w	r3, r3, #1
 8017aaa:	b2db      	uxtb	r3, r3
 8017aac:	2b00      	cmp	r3, #0
 8017aae:	d002      	beq.n	8017ab6 <RadioIrqProcess+0x356>
            SUBGRF_SetStandby( STDBY_RC );
 8017ab0:	2000      	movs	r0, #0
 8017ab2:	f000 fe09 	bl	80186c8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017ab6:	4b24      	ldr	r3, [pc, #144]	; (8017b48 <RadioIrqProcess+0x3e8>)
 8017ab8:	681b      	ldr	r3, [r3, #0]
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d039      	beq.n	8017b32 <RadioIrqProcess+0x3d2>
 8017abe:	4b22      	ldr	r3, [pc, #136]	; (8017b48 <RadioIrqProcess+0x3e8>)
 8017ac0:	681b      	ldr	r3, [r3, #0]
 8017ac2:	68db      	ldr	r3, [r3, #12]
 8017ac4:	2b00      	cmp	r3, #0
 8017ac6:	d034      	beq.n	8017b32 <RadioIrqProcess+0x3d2>
            RadioEvents->RxTimeout( );
 8017ac8:	4b1f      	ldr	r3, [pc, #124]	; (8017b48 <RadioIrqProcess+0x3e8>)
 8017aca:	681b      	ldr	r3, [r3, #0]
 8017acc:	68db      	ldr	r3, [r3, #12]
 8017ace:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8017ad0:	4b1e      	ldr	r3, [pc, #120]	; (8017b4c <RadioIrqProcess+0x3ec>)
 8017ad2:	2201      	movs	r2, #1
 8017ad4:	2100      	movs	r1, #0
 8017ad6:	2002      	movs	r0, #2
 8017ad8:	f002 fde2 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8017adc:	e029      	b.n	8017b32 <RadioIrqProcess+0x3d2>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 8017ade:	4b1c      	ldr	r3, [pc, #112]	; (8017b50 <RadioIrqProcess+0x3f0>)
 8017ae0:	2201      	movs	r2, #1
 8017ae2:	2100      	movs	r1, #0
 8017ae4:	2002      	movs	r0, #2
 8017ae6:	f002 fddb 	bl	801a6a0 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 8017aea:	4b16      	ldr	r3, [pc, #88]	; (8017b44 <RadioIrqProcess+0x3e4>)
 8017aec:	785b      	ldrb	r3, [r3, #1]
 8017aee:	f083 0301 	eor.w	r3, r3, #1
 8017af2:	b2db      	uxtb	r3, r3
 8017af4:	2b00      	cmp	r3, #0
 8017af6:	d002      	beq.n	8017afe <RadioIrqProcess+0x39e>
            SUBGRF_SetStandby( STDBY_RC );
 8017af8:	2000      	movs	r0, #0
 8017afa:	f000 fde5 	bl	80186c8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8017afe:	4b12      	ldr	r3, [pc, #72]	; (8017b48 <RadioIrqProcess+0x3e8>)
 8017b00:	681b      	ldr	r3, [r3, #0]
 8017b02:	2b00      	cmp	r3, #0
 8017b04:	d017      	beq.n	8017b36 <RadioIrqProcess+0x3d6>
 8017b06:	4b10      	ldr	r3, [pc, #64]	; (8017b48 <RadioIrqProcess+0x3e8>)
 8017b08:	681b      	ldr	r3, [r3, #0]
 8017b0a:	691b      	ldr	r3, [r3, #16]
 8017b0c:	2b00      	cmp	r3, #0
 8017b0e:	d012      	beq.n	8017b36 <RadioIrqProcess+0x3d6>
            RadioEvents->RxError( );
 8017b10:	4b0d      	ldr	r3, [pc, #52]	; (8017b48 <RadioIrqProcess+0x3e8>)
 8017b12:	681b      	ldr	r3, [r3, #0]
 8017b14:	691b      	ldr	r3, [r3, #16]
 8017b16:	4798      	blx	r3
        break;
 8017b18:	e00d      	b.n	8017b36 <RadioIrqProcess+0x3d6>
        break;
 8017b1a:	bf00      	nop
 8017b1c:	e00c      	b.n	8017b38 <RadioIrqProcess+0x3d8>
        break;
 8017b1e:	bf00      	nop
 8017b20:	e00a      	b.n	8017b38 <RadioIrqProcess+0x3d8>
        break;
 8017b22:	bf00      	nop
 8017b24:	e008      	b.n	8017b38 <RadioIrqProcess+0x3d8>
        break;
 8017b26:	bf00      	nop
 8017b28:	e006      	b.n	8017b38 <RadioIrqProcess+0x3d8>
        break;
 8017b2a:	bf00      	nop
 8017b2c:	e004      	b.n	8017b38 <RadioIrqProcess+0x3d8>
        break;
 8017b2e:	bf00      	nop
 8017b30:	e002      	b.n	8017b38 <RadioIrqProcess+0x3d8>
        break;
 8017b32:	bf00      	nop
 8017b34:	e000      	b.n	8017b38 <RadioIrqProcess+0x3d8>
        break;
 8017b36:	bf00      	nop
  }
}
 8017b38:	bf00      	nop
 8017b3a:	370c      	adds	r7, #12
 8017b3c:	46bd      	mov	sp, r7
 8017b3e:	bd90      	pop	{r4, r7, pc}
 8017b40:	20001828 	.word	0x20001828
 8017b44:	200017b8 	.word	0x200017b8
 8017b48:	20000ed8 	.word	0x20000ed8
 8017b4c:	0801b550 	.word	0x0801b550
 8017b50:	0801b55c 	.word	0x0801b55c

08017b54 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 8017b54:	b580      	push	{r7, lr}
 8017b56:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8017b58:	4b09      	ldr	r3, [pc, #36]	; (8017b80 <RadioTxPrbs+0x2c>)
 8017b5a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017b5e:	2101      	movs	r1, #1
 8017b60:	4618      	mov	r0, r3
 8017b62:	f001 fbb3 	bl	80192cc <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_PKTCTL1A, 0x2d );  // sel mode prbs9 instead of preamble
 8017b66:	4b07      	ldr	r3, [pc, #28]	; (8017b84 <RadioTxPrbs+0x30>)
 8017b68:	212d      	movs	r1, #45	; 0x2d
 8017b6a:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8017b6e:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 8017b70:	f000 fe6d 	bl	801884e <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8017b74:	4804      	ldr	r0, [pc, #16]	; (8017b88 <RadioTxPrbs+0x34>)
 8017b76:	f000 fdc3 	bl	8018700 <SUBGRF_SetTx>
}
 8017b7a:	bf00      	nop
 8017b7c:	bd80      	pop	{r7, pc}
 8017b7e:	bf00      	nop
 8017b80:	200017b8 	.word	0x200017b8
 8017b84:	0801755b 	.word	0x0801755b
 8017b88:	000fffff 	.word	0x000fffff

08017b8c <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8017b8c:	b580      	push	{r7, lr}
 8017b8e:	b084      	sub	sp, #16
 8017b90:	af00      	add	r7, sp, #0
 8017b92:	4603      	mov	r3, r0
 8017b94:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8017b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017b9a:	4618      	mov	r0, r3
 8017b9c:	f001 fbbe 	bl	801931c <SUBGRF_SetRfTxPower>
 8017ba0:	4603      	mov	r3, r0
 8017ba2:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8017ba4:	7bfb      	ldrb	r3, [r7, #15]
 8017ba6:	2101      	movs	r1, #1
 8017ba8:	4618      	mov	r0, r3
 8017baa:	f001 fb8f 	bl	80192cc <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8017bae:	f000 fe45 	bl	801883c <SUBGRF_SetTxContinuousWave>
}
 8017bb2:	bf00      	nop
 8017bb4:	3710      	adds	r7, #16
 8017bb6:	46bd      	mov	sp, r7
 8017bb8:	bd80      	pop	{r7, pc}

08017bba <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 8017bba:	b480      	push	{r7}
 8017bbc:	b089      	sub	sp, #36	; 0x24
 8017bbe:	af00      	add	r7, sp, #0
 8017bc0:	60f8      	str	r0, [r7, #12]
 8017bc2:	60b9      	str	r1, [r7, #8]
 8017bc4:	4613      	mov	r3, r2
 8017bc6:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 8017bc8:	2300      	movs	r3, #0
 8017bca:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int i = 0;
 8017bcc:	2300      	movs	r3, #0
 8017bce:	61bb      	str	r3, [r7, #24]

    for (i = 0; i < size; i++)
 8017bd0:	2300      	movs	r3, #0
 8017bd2:	61bb      	str	r3, [r7, #24]
 8017bd4:	e011      	b.n	8017bfa <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8017bd6:	69bb      	ldr	r3, [r7, #24]
 8017bd8:	68ba      	ldr	r2, [r7, #8]
 8017bda:	4413      	add	r3, r2
 8017bdc:	781a      	ldrb	r2, [r3, #0]
 8017bde:	69bb      	ldr	r3, [r7, #24]
 8017be0:	68b9      	ldr	r1, [r7, #8]
 8017be2:	440b      	add	r3, r1
 8017be4:	43d2      	mvns	r2, r2
 8017be6:	b2d2      	uxtb	r2, r2
 8017be8:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 8017bea:	69bb      	ldr	r3, [r7, #24]
 8017bec:	68fa      	ldr	r2, [r7, #12]
 8017bee:	4413      	add	r3, r2
 8017bf0:	2200      	movs	r2, #0
 8017bf2:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < size; i++)
 8017bf4:	69bb      	ldr	r3, [r7, #24]
 8017bf6:	3301      	adds	r3, #1
 8017bf8:	61bb      	str	r3, [r7, #24]
 8017bfa:	79fb      	ldrb	r3, [r7, #7]
 8017bfc:	69ba      	ldr	r2, [r7, #24]
 8017bfe:	429a      	cmp	r2, r3
 8017c00:	dbe9      	blt.n	8017bd6 <payload_integration+0x1c>
    }

    for (i = 0; i < (size * 8); i++)
 8017c02:	2300      	movs	r3, #0
 8017c04:	61bb      	str	r3, [r7, #24]
 8017c06:	e049      	b.n	8017c9c <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 8017c08:	69bb      	ldr	r3, [r7, #24]
 8017c0a:	425a      	negs	r2, r3
 8017c0c:	f003 0307 	and.w	r3, r3, #7
 8017c10:	f002 0207 	and.w	r2, r2, #7
 8017c14:	bf58      	it	pl
 8017c16:	4253      	negpl	r3, r2
 8017c18:	b2db      	uxtb	r3, r3
 8017c1a:	f1c3 0307 	rsb	r3, r3, #7
 8017c1e:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 8017c20:	69bb      	ldr	r3, [r7, #24]
 8017c22:	2b00      	cmp	r3, #0
 8017c24:	da00      	bge.n	8017c28 <payload_integration+0x6e>
 8017c26:	3307      	adds	r3, #7
 8017c28:	10db      	asrs	r3, r3, #3
 8017c2a:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8017c2c:	69bb      	ldr	r3, [r7, #24]
 8017c2e:	3301      	adds	r3, #1
 8017c30:	425a      	negs	r2, r3
 8017c32:	f003 0307 	and.w	r3, r3, #7
 8017c36:	f002 0207 	and.w	r2, r2, #7
 8017c3a:	bf58      	it	pl
 8017c3c:	4253      	negpl	r3, r2
 8017c3e:	b2db      	uxtb	r3, r3
 8017c40:	f1c3 0307 	rsb	r3, r3, #7
 8017c44:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 8017c46:	69bb      	ldr	r3, [r7, #24]
 8017c48:	3301      	adds	r3, #1
 8017c4a:	2b00      	cmp	r3, #0
 8017c4c:	da00      	bge.n	8017c50 <payload_integration+0x96>
 8017c4e:	3307      	adds	r3, #7
 8017c50:	10db      	asrs	r3, r3, #3
 8017c52:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8017c54:	7dbb      	ldrb	r3, [r7, #22]
 8017c56:	68ba      	ldr	r2, [r7, #8]
 8017c58:	4413      	add	r3, r2
 8017c5a:	781b      	ldrb	r3, [r3, #0]
 8017c5c:	461a      	mov	r2, r3
 8017c5e:	7dfb      	ldrb	r3, [r7, #23]
 8017c60:	fa42 f303 	asr.w	r3, r2, r3
 8017c64:	b2db      	uxtb	r3, r3
 8017c66:	f003 0301 	and.w	r3, r3, #1
 8017c6a:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 8017c6c:	7ffa      	ldrb	r2, [r7, #31]
 8017c6e:	7cfb      	ldrb	r3, [r7, #19]
 8017c70:	4053      	eors	r3, r2
 8017c72:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8017c74:	7d3b      	ldrb	r3, [r7, #20]
 8017c76:	68fa      	ldr	r2, [r7, #12]
 8017c78:	4413      	add	r3, r2
 8017c7a:	781b      	ldrb	r3, [r3, #0]
 8017c7c:	b25a      	sxtb	r2, r3
 8017c7e:	7ff9      	ldrb	r1, [r7, #31]
 8017c80:	7d7b      	ldrb	r3, [r7, #21]
 8017c82:	fa01 f303 	lsl.w	r3, r1, r3
 8017c86:	b25b      	sxtb	r3, r3
 8017c88:	4313      	orrs	r3, r2
 8017c8a:	b259      	sxtb	r1, r3
 8017c8c:	7d3b      	ldrb	r3, [r7, #20]
 8017c8e:	68fa      	ldr	r2, [r7, #12]
 8017c90:	4413      	add	r3, r2
 8017c92:	b2ca      	uxtb	r2, r1
 8017c94:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < (size * 8); i++)
 8017c96:	69bb      	ldr	r3, [r7, #24]
 8017c98:	3301      	adds	r3, #1
 8017c9a:	61bb      	str	r3, [r7, #24]
 8017c9c:	79fb      	ldrb	r3, [r7, #7]
 8017c9e:	00db      	lsls	r3, r3, #3
 8017ca0:	69ba      	ldr	r2, [r7, #24]
 8017ca2:	429a      	cmp	r2, r3
 8017ca4:	dbb0      	blt.n	8017c08 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8017ca6:	7ffb      	ldrb	r3, [r7, #31]
 8017ca8:	01db      	lsls	r3, r3, #7
 8017caa:	b25a      	sxtb	r2, r3
 8017cac:	7ffb      	ldrb	r3, [r7, #31]
 8017cae:	019b      	lsls	r3, r3, #6
 8017cb0:	b25b      	sxtb	r3, r3
 8017cb2:	4313      	orrs	r3, r2
 8017cb4:	b25b      	sxtb	r3, r3
 8017cb6:	7ffa      	ldrb	r2, [r7, #31]
 8017cb8:	2a00      	cmp	r2, #0
 8017cba:	d101      	bne.n	8017cc0 <payload_integration+0x106>
 8017cbc:	2220      	movs	r2, #32
 8017cbe:	e000      	b.n	8017cc2 <payload_integration+0x108>
 8017cc0:	2200      	movs	r2, #0
 8017cc2:	4313      	orrs	r3, r2
 8017cc4:	b259      	sxtb	r1, r3
 8017cc6:	79fb      	ldrb	r3, [r7, #7]
 8017cc8:	68fa      	ldr	r2, [r7, #12]
 8017cca:	4413      	add	r3, r2
 8017ccc:	b2ca      	uxtb	r2, r1
 8017cce:	701a      	strb	r2, [r3, #0]
}
 8017cd0:	bf00      	nop
 8017cd2:	3724      	adds	r7, #36	; 0x24
 8017cd4:	46bd      	mov	sp, r7
 8017cd6:	bc80      	pop	{r7}
 8017cd8:	4770      	bx	lr
	...

08017cdc <RadioSetRxGenericConfig>:

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 8017cdc:	b580      	push	{r7, lr}
 8017cde:	b08c      	sub	sp, #48	; 0x30
 8017ce0:	af00      	add	r7, sp, #0
 8017ce2:	60b9      	str	r1, [r7, #8]
 8017ce4:	607a      	str	r2, [r7, #4]
 8017ce6:	603b      	str	r3, [r7, #0]
 8017ce8:	4603      	mov	r3, r0
 8017cea:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 8017cec:	2300      	movs	r3, #0
 8017cee:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t syncword[8] = {0};
 8017cf0:	2300      	movs	r3, #0
 8017cf2:	61fb      	str	r3, [r7, #28]
 8017cf4:	2300      	movs	r3, #0
 8017cf6:	623b      	str	r3, [r7, #32]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8017cf8:	f001 fccd 	bl	8019696 <RFW_DeInit>

    if( rxContinuous != 0 )
 8017cfc:	687b      	ldr	r3, [r7, #4]
 8017cfe:	2b00      	cmp	r3, #0
 8017d00:	d001      	beq.n	8017d06 <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 8017d02:	2300      	movs	r3, #0
 8017d04:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8017d06:	687b      	ldr	r3, [r7, #4]
 8017d08:	2b00      	cmp	r3, #0
 8017d0a:	bf14      	ite	ne
 8017d0c:	2301      	movne	r3, #1
 8017d0e:	2300      	moveq	r3, #0
 8017d10:	b2da      	uxtb	r2, r3
 8017d12:	4ba9      	ldr	r3, [pc, #676]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017d14:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8017d16:	7bfb      	ldrb	r3, [r7, #15]
 8017d18:	2b00      	cmp	r3, #0
 8017d1a:	d003      	beq.n	8017d24 <RadioSetRxGenericConfig+0x48>
 8017d1c:	2b01      	cmp	r3, #1
 8017d1e:	f000 80e8 	beq.w	8017ef2 <RadioSetRxGenericConfig+0x216>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 8017d22:	e1a0      	b.n	8018066 <RadioSetRxGenericConfig+0x38a>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8017d24:	68bb      	ldr	r3, [r7, #8]
 8017d26:	68db      	ldr	r3, [r3, #12]
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	d003      	beq.n	8017d34 <RadioSetRxGenericConfig+0x58>
 8017d2c:	68bb      	ldr	r3, [r7, #8]
 8017d2e:	691b      	ldr	r3, [r3, #16]
 8017d30:	2b00      	cmp	r3, #0
 8017d32:	d102      	bne.n	8017d3a <RadioSetRxGenericConfig+0x5e>
            return -1;
 8017d34:	f04f 33ff 	mov.w	r3, #4294967295
 8017d38:	e196      	b.n	8018068 <RadioSetRxGenericConfig+0x38c>
        if( config->fsk.SyncWordLength > 8 )
 8017d3a:	68bb      	ldr	r3, [r7, #8]
 8017d3c:	7d5b      	ldrb	r3, [r3, #21]
 8017d3e:	2b08      	cmp	r3, #8
 8017d40:	d902      	bls.n	8017d48 <RadioSetRxGenericConfig+0x6c>
            return -1;
 8017d42:	f04f 33ff 	mov.w	r3, #4294967295
 8017d46:	e18f      	b.n	8018068 <RadioSetRxGenericConfig+0x38c>
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 8017d48:	2300      	movs	r3, #0
 8017d4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8017d4c:	e00d      	b.n	8017d6a <RadioSetRxGenericConfig+0x8e>
                syncword[i] = config->fsk.SyncWord[i];
 8017d4e:	68bb      	ldr	r3, [r7, #8]
 8017d50:	699a      	ldr	r2, [r3, #24]
 8017d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d54:	4413      	add	r3, r2
 8017d56:	7819      	ldrb	r1, [r3, #0]
 8017d58:	f107 021c 	add.w	r2, r7, #28
 8017d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d5e:	4413      	add	r3, r2
 8017d60:	460a      	mov	r2, r1
 8017d62:	701a      	strb	r2, [r3, #0]
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 8017d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d66:	3301      	adds	r3, #1
 8017d68:	62bb      	str	r3, [r7, #40]	; 0x28
 8017d6a:	68bb      	ldr	r3, [r7, #8]
 8017d6c:	7d5b      	ldrb	r3, [r3, #21]
 8017d6e:	461a      	mov	r2, r3
 8017d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d72:	4293      	cmp	r3, r2
 8017d74:	dbeb      	blt.n	8017d4e <RadioSetRxGenericConfig+0x72>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8017d76:	68bb      	ldr	r3, [r7, #8]
 8017d78:	681b      	ldr	r3, [r3, #0]
 8017d7a:	2b00      	cmp	r3, #0
 8017d7c:	bf14      	ite	ne
 8017d7e:	2301      	movne	r3, #1
 8017d80:	2300      	moveq	r3, #0
 8017d82:	b2db      	uxtb	r3, r3
 8017d84:	4618      	mov	r0, r3
 8017d86:	f000 fd6b 	bl	8018860 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8017d8a:	4b8b      	ldr	r3, [pc, #556]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017d8c:	2200      	movs	r2, #0
 8017d8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8017d92:	68bb      	ldr	r3, [r7, #8]
 8017d94:	68db      	ldr	r3, [r3, #12]
 8017d96:	4a88      	ldr	r2, [pc, #544]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017d98:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8017d9a:	68bb      	ldr	r3, [r7, #8]
 8017d9c:	791a      	ldrb	r2, [r3, #4]
 8017d9e:	4b86      	ldr	r3, [pc, #536]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017da0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8017da4:	68bb      	ldr	r3, [r7, #8]
 8017da6:	689b      	ldr	r3, [r3, #8]
 8017da8:	4618      	mov	r0, r3
 8017daa:	f001 fba5 	bl	80194f8 <SUBGRF_GetFskBandwidthRegValue>
 8017dae:	4603      	mov	r3, r0
 8017db0:	461a      	mov	r2, r3
 8017db2:	4b81      	ldr	r3, [pc, #516]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017db4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8017db8:	4b7f      	ldr	r3, [pc, #508]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017dba:	2200      	movs	r2, #0
 8017dbc:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 8017dbe:	68bb      	ldr	r3, [r7, #8]
 8017dc0:	691b      	ldr	r3, [r3, #16]
 8017dc2:	b29b      	uxth	r3, r3
 8017dc4:	00db      	lsls	r3, r3, #3
 8017dc6:	b29a      	uxth	r2, r3
 8017dc8:	4b7b      	ldr	r3, [pc, #492]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017dca:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 8017dcc:	68bb      	ldr	r3, [r7, #8]
 8017dce:	7d1a      	ldrb	r2, [r3, #20]
 8017dd0:	4b79      	ldr	r3, [pc, #484]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017dd2:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8017dd4:	68bb      	ldr	r3, [r7, #8]
 8017dd6:	7d5b      	ldrb	r3, [r3, #21]
 8017dd8:	00db      	lsls	r3, r3, #3
 8017dda:	b2da      	uxtb	r2, r3
 8017ddc:	4b76      	ldr	r3, [pc, #472]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017dde:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 8017de0:	68bb      	ldr	r3, [r7, #8]
 8017de2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8017de6:	4b74      	ldr	r3, [pc, #464]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017de8:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8017dea:	68bb      	ldr	r3, [r7, #8]
 8017dec:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8017df0:	2b00      	cmp	r3, #0
 8017df2:	d105      	bne.n	8017e00 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 8017df4:	68bb      	ldr	r3, [r7, #8]
 8017df6:	69db      	ldr	r3, [r3, #28]
 8017df8:	b2da      	uxtb	r2, r3
 8017dfa:	4b6f      	ldr	r3, [pc, #444]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017dfc:	759a      	strb	r2, [r3, #22]
 8017dfe:	e00b      	b.n	8017e18 <RadioSetRxGenericConfig+0x13c>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 8017e00:	68bb      	ldr	r3, [r7, #8]
 8017e02:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8017e06:	2b02      	cmp	r3, #2
 8017e08:	d103      	bne.n	8017e12 <RadioSetRxGenericConfig+0x136>
          SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8017e0a:	4b6b      	ldr	r3, [pc, #428]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017e0c:	22ff      	movs	r2, #255	; 0xff
 8017e0e:	759a      	strb	r2, [r3, #22]
 8017e10:	e002      	b.n	8017e18 <RadioSetRxGenericConfig+0x13c>
          SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8017e12:	4b69      	ldr	r3, [pc, #420]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017e14:	22ff      	movs	r2, #255	; 0xff
 8017e16:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8017e18:	68bb      	ldr	r3, [r7, #8]
 8017e1a:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8017e1e:	2b02      	cmp	r3, #2
 8017e20:	d004      	beq.n	8017e2c <RadioSetRxGenericConfig+0x150>
 8017e22:	68bb      	ldr	r3, [r7, #8]
 8017e24:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8017e28:	2b02      	cmp	r3, #2
 8017e2a:	d12d      	bne.n	8017e88 <RadioSetRxGenericConfig+0x1ac>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8017e2c:	68bb      	ldr	r3, [r7, #8]
 8017e2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017e32:	2bf1      	cmp	r3, #241	; 0xf1
 8017e34:	d00c      	beq.n	8017e50 <RadioSetRxGenericConfig+0x174>
 8017e36:	68bb      	ldr	r3, [r7, #8]
 8017e38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017e3c:	2bf2      	cmp	r3, #242	; 0xf2
 8017e3e:	d007      	beq.n	8017e50 <RadioSetRxGenericConfig+0x174>
 8017e40:	68bb      	ldr	r3, [r7, #8]
 8017e42:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017e46:	2b01      	cmp	r3, #1
 8017e48:	d002      	beq.n	8017e50 <RadioSetRxGenericConfig+0x174>
            return -1;
 8017e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8017e4e:	e10b      	b.n	8018068 <RadioSetRxGenericConfig+0x38c>
          ConfigGeneric.rtx = CONFIG_RX;
 8017e50:	2300      	movs	r3, #0
 8017e52:	763b      	strb	r3, [r7, #24]
          ConfigGeneric.RxConfig = config;
 8017e54:	68bb      	ldr	r3, [r7, #8]
 8017e56:	617b      	str	r3, [r7, #20]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8017e58:	4b58      	ldr	r3, [pc, #352]	; (8017fbc <RadioSetRxGenericConfig+0x2e0>)
 8017e5a:	6819      	ldr	r1, [r3, #0]
 8017e5c:	f107 0310 	add.w	r3, r7, #16
 8017e60:	4a57      	ldr	r2, [pc, #348]	; (8017fc0 <RadioSetRxGenericConfig+0x2e4>)
 8017e62:	4618      	mov	r0, r3
 8017e64:	f001 fc0a 	bl	801967c <RFW_Init>
 8017e68:	4603      	mov	r3, r0
 8017e6a:	2b00      	cmp	r3, #0
 8017e6c:	d002      	beq.n	8017e74 <RadioSetRxGenericConfig+0x198>
            return -1;
 8017e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8017e72:	e0f9      	b.n	8018068 <RadioSetRxGenericConfig+0x38c>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8017e74:	4b50      	ldr	r3, [pc, #320]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017e76:	2200      	movs	r2, #0
 8017e78:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8017e7a:	4b4f      	ldr	r3, [pc, #316]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017e7c:	2201      	movs	r2, #1
 8017e7e:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8017e80:	4b4d      	ldr	r3, [pc, #308]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017e82:	2200      	movs	r2, #0
 8017e84:	755a      	strb	r2, [r3, #21]
        {
 8017e86:	e00e      	b.n	8017ea6 <RadioSetRxGenericConfig+0x1ca>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8017e88:	68bb      	ldr	r3, [r7, #8]
 8017e8a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8017e8e:	4b4a      	ldr	r3, [pc, #296]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017e90:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8017e92:	68bb      	ldr	r3, [r7, #8]
 8017e94:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8017e98:	4b47      	ldr	r3, [pc, #284]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017e9a:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8017e9c:	68bb      	ldr	r3, [r7, #8]
 8017e9e:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8017ea2:	4b45      	ldr	r3, [pc, #276]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017ea4:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8017ea6:	f7ff fa6c 	bl	8017382 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8017eaa:	2000      	movs	r0, #0
 8017eac:	f7fe fbf8 	bl	80166a0 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8017eb0:	4844      	ldr	r0, [pc, #272]	; (8017fc4 <RadioSetRxGenericConfig+0x2e8>)
 8017eb2:	f000 ff03 	bl	8018cbc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017eb6:	4844      	ldr	r0, [pc, #272]	; (8017fc8 <RadioSetRxGenericConfig+0x2ec>)
 8017eb8:	f000 ffcc 	bl	8018e54 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8017ebc:	f107 031c 	add.w	r3, r7, #28
 8017ec0:	4618      	mov	r0, r3
 8017ec2:	f000 fb06 	bl	80184d2 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8017ec6:	68bb      	ldr	r3, [r7, #8]
 8017ec8:	8c1b      	ldrh	r3, [r3, #32]
 8017eca:	4618      	mov	r0, r3
 8017ecc:	f000 fb50 	bl	8018570 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8017ed0:	68bb      	ldr	r3, [r7, #8]
 8017ed2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8017ed4:	4618      	mov	r0, r3
 8017ed6:	f000 fb2b 	bl	8018530 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8017eda:	683b      	ldr	r3, [r7, #0]
 8017edc:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8017ee0:	fb02 f203 	mul.w	r2, r2, r3
 8017ee4:	68bb      	ldr	r3, [r7, #8]
 8017ee6:	68db      	ldr	r3, [r3, #12]
 8017ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8017eec:	4a32      	ldr	r2, [pc, #200]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017eee:	6093      	str	r3, [r2, #8]
        break;
 8017ef0:	e0b9      	b.n	8018066 <RadioSetRxGenericConfig+0x38a>
        if( config->lora.PreambleLen == 0 )
 8017ef2:	68bb      	ldr	r3, [r7, #8]
 8017ef4:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8017ef6:	2b00      	cmp	r3, #0
 8017ef8:	d102      	bne.n	8017f00 <RadioSetRxGenericConfig+0x224>
            return -1;
 8017efa:	f04f 33ff 	mov.w	r3, #4294967295
 8017efe:	e0b3      	b.n	8018068 <RadioSetRxGenericConfig+0x38c>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8017f00:	68bb      	ldr	r3, [r7, #8]
 8017f02:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8017f06:	2b01      	cmp	r3, #1
 8017f08:	d104      	bne.n	8017f14 <RadioSetRxGenericConfig+0x238>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 8017f0a:	68bb      	ldr	r3, [r7, #8]
 8017f0c:	69db      	ldr	r3, [r3, #28]
 8017f0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8017f12:	e002      	b.n	8017f1a <RadioSetRxGenericConfig+0x23e>
            MaxPayloadLength = 0xFF;
 8017f14:	23ff      	movs	r3, #255	; 0xff
 8017f16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8017f1a:	68bb      	ldr	r3, [r7, #8]
 8017f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017f1e:	2b00      	cmp	r3, #0
 8017f20:	bf14      	ite	ne
 8017f22:	2301      	movne	r3, #1
 8017f24:	2300      	moveq	r3, #0
 8017f26:	b2db      	uxtb	r3, r3
 8017f28:	4618      	mov	r0, r3
 8017f2a:	f000 fc99 	bl	8018860 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8017f2e:	683b      	ldr	r3, [r7, #0]
 8017f30:	b2db      	uxtb	r3, r3
 8017f32:	4618      	mov	r0, r3
 8017f34:	f000 fca3 	bl	801887e <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8017f38:	4b1f      	ldr	r3, [pc, #124]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017f3a:	2201      	movs	r2, #1
 8017f3c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8017f40:	68bb      	ldr	r3, [r7, #8]
 8017f42:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8017f46:	4b1c      	ldr	r3, [pc, #112]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017f48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8017f4c:	68bb      	ldr	r3, [r7, #8]
 8017f4e:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8017f52:	4b19      	ldr	r3, [pc, #100]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017f54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8017f58:	68bb      	ldr	r3, [r7, #8]
 8017f5a:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8017f5e:	4b16      	ldr	r3, [pc, #88]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017f60:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 8017f64:	68bb      	ldr	r3, [r7, #8]
 8017f66:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8017f6a:	2b02      	cmp	r3, #2
 8017f6c:	d010      	beq.n	8017f90 <RadioSetRxGenericConfig+0x2b4>
 8017f6e:	2b02      	cmp	r3, #2
 8017f70:	dc2c      	bgt.n	8017fcc <RadioSetRxGenericConfig+0x2f0>
 8017f72:	2b00      	cmp	r3, #0
 8017f74:	d002      	beq.n	8017f7c <RadioSetRxGenericConfig+0x2a0>
 8017f76:	2b01      	cmp	r3, #1
 8017f78:	d005      	beq.n	8017f86 <RadioSetRxGenericConfig+0x2aa>
            break;
 8017f7a:	e027      	b.n	8017fcc <RadioSetRxGenericConfig+0x2f0>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8017f7c:	4b0e      	ldr	r3, [pc, #56]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017f7e:	2200      	movs	r2, #0
 8017f80:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8017f84:	e023      	b.n	8017fce <RadioSetRxGenericConfig+0x2f2>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8017f86:	4b0c      	ldr	r3, [pc, #48]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017f88:	2201      	movs	r2, #1
 8017f8a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8017f8e:	e01e      	b.n	8017fce <RadioSetRxGenericConfig+0x2f2>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8017f90:	68bb      	ldr	r3, [r7, #8]
 8017f92:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017f96:	2b0b      	cmp	r3, #11
 8017f98:	d004      	beq.n	8017fa4 <RadioSetRxGenericConfig+0x2c8>
 8017f9a:	68bb      	ldr	r3, [r7, #8]
 8017f9c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017fa0:	2b0c      	cmp	r3, #12
 8017fa2:	d104      	bne.n	8017fae <RadioSetRxGenericConfig+0x2d2>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8017fa4:	4b04      	ldr	r3, [pc, #16]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017fa6:	2201      	movs	r2, #1
 8017fa8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8017fac:	e00f      	b.n	8017fce <RadioSetRxGenericConfig+0x2f2>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8017fae:	4b02      	ldr	r3, [pc, #8]	; (8017fb8 <RadioSetRxGenericConfig+0x2dc>)
 8017fb0:	2200      	movs	r2, #0
 8017fb2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8017fb6:	e00a      	b.n	8017fce <RadioSetRxGenericConfig+0x2f2>
 8017fb8:	200017b8 	.word	0x200017b8
 8017fbc:	20000ed8 	.word	0x20000ed8
 8017fc0:	20001828 	.word	0x20001828
 8017fc4:	200017f0 	.word	0x200017f0
 8017fc8:	200017c6 	.word	0x200017c6
            break;
 8017fcc:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8017fce:	4b28      	ldr	r3, [pc, #160]	; (8018070 <RadioSetRxGenericConfig+0x394>)
 8017fd0:	2201      	movs	r2, #1
 8017fd2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8017fd4:	68bb      	ldr	r3, [r7, #8]
 8017fd6:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8017fd8:	4b25      	ldr	r3, [pc, #148]	; (8018070 <RadioSetRxGenericConfig+0x394>)
 8017fda:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8017fdc:	68bb      	ldr	r3, [r7, #8]
 8017fde:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8017fe2:	4b23      	ldr	r3, [pc, #140]	; (8018070 <RadioSetRxGenericConfig+0x394>)
 8017fe4:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8017fe6:	4a22      	ldr	r2, [pc, #136]	; (8018070 <RadioSetRxGenericConfig+0x394>)
 8017fe8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8017fec:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8017fee:	68bb      	ldr	r3, [r7, #8]
 8017ff0:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8017ff4:	4b1e      	ldr	r3, [pc, #120]	; (8018070 <RadioSetRxGenericConfig+0x394>)
 8017ff6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8017ffa:	68bb      	ldr	r3, [r7, #8]
 8017ffc:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8018000:	4b1b      	ldr	r3, [pc, #108]	; (8018070 <RadioSetRxGenericConfig+0x394>)
 8018002:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 8018006:	f7ff f9bc 	bl	8017382 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801800a:	2001      	movs	r0, #1
 801800c:	f7fe fb48 	bl	80166a0 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018010:	4818      	ldr	r0, [pc, #96]	; (8018074 <RadioSetRxGenericConfig+0x398>)
 8018012:	f000 fe53 	bl	8018cbc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018016:	4818      	ldr	r0, [pc, #96]	; (8018078 <RadioSetRxGenericConfig+0x39c>)
 8018018:	f000 ff1c 	bl	8018e54 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801801c:	4b14      	ldr	r3, [pc, #80]	; (8018070 <RadioSetRxGenericConfig+0x394>)
 801801e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8018022:	2b01      	cmp	r3, #1
 8018024:	d10d      	bne.n	8018042 <RadioSetRxGenericConfig+0x366>
            SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8018026:	f240 7036 	movw	r0, #1846	; 0x736
 801802a:	f001 f86f 	bl	801910c <SUBGRF_ReadRegister>
 801802e:	4603      	mov	r3, r0
 8018030:	f023 0304 	bic.w	r3, r3, #4
 8018034:	b2db      	uxtb	r3, r3
 8018036:	4619      	mov	r1, r3
 8018038:	f240 7036 	movw	r0, #1846	; 0x736
 801803c:	f001 f852 	bl	80190e4 <SUBGRF_WriteRegister>
 8018040:	e00c      	b.n	801805c <RadioSetRxGenericConfig+0x380>
            SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8018042:	f240 7036 	movw	r0, #1846	; 0x736
 8018046:	f001 f861 	bl	801910c <SUBGRF_ReadRegister>
 801804a:	4603      	mov	r3, r0
 801804c:	f043 0304 	orr.w	r3, r3, #4
 8018050:	b2db      	uxtb	r3, r3
 8018052:	4619      	mov	r1, r3
 8018054:	f240 7036 	movw	r0, #1846	; 0x736
 8018058:	f001 f844 	bl	80190e4 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801805c:	4b04      	ldr	r3, [pc, #16]	; (8018070 <RadioSetRxGenericConfig+0x394>)
 801805e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018062:	609a      	str	r2, [r3, #8]
        break;
 8018064:	bf00      	nop
    }
    return status;
 8018066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8018068:	4618      	mov	r0, r3
 801806a:	3730      	adds	r7, #48	; 0x30
 801806c:	46bd      	mov	sp, r7
 801806e:	bd80      	pop	{r7, pc}
 8018070:	200017b8 	.word	0x200017b8
 8018074:	200017f0 	.word	0x200017f0
 8018078:	200017c6 	.word	0x200017c6

0801807c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 801807c:	b580      	push	{r7, lr}
 801807e:	b08a      	sub	sp, #40	; 0x28
 8018080:	af00      	add	r7, sp, #0
 8018082:	60b9      	str	r1, [r7, #8]
 8018084:	607b      	str	r3, [r7, #4]
 8018086:	4603      	mov	r3, r0
 8018088:	73fb      	strb	r3, [r7, #15]
 801808a:	4613      	mov	r3, r2
 801808c:	73bb      	strb	r3, [r7, #14]
    uint8_t syncword[8] = {0};
 801808e:	2300      	movs	r3, #0
 8018090:	61fb      	str	r3, [r7, #28]
 8018092:	2300      	movs	r3, #0
 8018094:	623b      	str	r3, [r7, #32]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8018096:	f001 fafe 	bl	8019696 <RFW_DeInit>
    switch( modem )
 801809a:	7bfb      	ldrb	r3, [r7, #15]
 801809c:	2b02      	cmp	r3, #2
 801809e:	f000 8144 	beq.w	801832a <RadioSetTxGenericConfig+0x2ae>
 80180a2:	2b02      	cmp	r3, #2
 80180a4:	f300 8160 	bgt.w	8018368 <RadioSetTxGenericConfig+0x2ec>
 80180a8:	2b00      	cmp	r3, #0
 80180aa:	d003      	beq.n	80180b4 <RadioSetTxGenericConfig+0x38>
 80180ac:	2b01      	cmp	r3, #1
 80180ae:	f000 80b7 	beq.w	8018220 <RadioSetTxGenericConfig+0x1a4>
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
        break;
    default:
        break;
 80180b2:	e159      	b.n	8018368 <RadioSetTxGenericConfig+0x2ec>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 80180b4:	68bb      	ldr	r3, [r7, #8]
 80180b6:	689b      	ldr	r3, [r3, #8]
 80180b8:	2b00      	cmp	r3, #0
 80180ba:	d003      	beq.n	80180c4 <RadioSetTxGenericConfig+0x48>
 80180bc:	68bb      	ldr	r3, [r7, #8]
 80180be:	691b      	ldr	r3, [r3, #16]
 80180c0:	2b00      	cmp	r3, #0
 80180c2:	d102      	bne.n	80180ca <RadioSetTxGenericConfig+0x4e>
            return -1;
 80180c4:	f04f 33ff 	mov.w	r3, #4294967295
 80180c8:	e163      	b.n	8018392 <RadioSetTxGenericConfig+0x316>
        if( config->fsk.SyncWordLength > 8 )
 80180ca:	68bb      	ldr	r3, [r7, #8]
 80180cc:	7d1b      	ldrb	r3, [r3, #20]
 80180ce:	2b08      	cmp	r3, #8
 80180d0:	d902      	bls.n	80180d8 <RadioSetTxGenericConfig+0x5c>
            return -1;
 80180d2:	f04f 33ff 	mov.w	r3, #4294967295
 80180d6:	e15c      	b.n	8018392 <RadioSetTxGenericConfig+0x316>
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 80180d8:	2300      	movs	r3, #0
 80180da:	627b      	str	r3, [r7, #36]	; 0x24
 80180dc:	e00d      	b.n	80180fa <RadioSetTxGenericConfig+0x7e>
                syncword[i] = config->fsk.SyncWord[i];
 80180de:	68bb      	ldr	r3, [r7, #8]
 80180e0:	699a      	ldr	r2, [r3, #24]
 80180e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180e4:	4413      	add	r3, r2
 80180e6:	7819      	ldrb	r1, [r3, #0]
 80180e8:	f107 021c 	add.w	r2, r7, #28
 80180ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180ee:	4413      	add	r3, r2
 80180f0:	460a      	mov	r2, r1
 80180f2:	701a      	strb	r2, [r3, #0]
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 80180f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180f6:	3301      	adds	r3, #1
 80180f8:	627b      	str	r3, [r7, #36]	; 0x24
 80180fa:	68bb      	ldr	r3, [r7, #8]
 80180fc:	7d1b      	ldrb	r3, [r3, #20]
 80180fe:	461a      	mov	r2, r3
 8018100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018102:	4293      	cmp	r3, r2
 8018104:	dbeb      	blt.n	80180de <RadioSetTxGenericConfig+0x62>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8018106:	4ba5      	ldr	r3, [pc, #660]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018108:	2200      	movs	r2, #0
 801810a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801810e:	68bb      	ldr	r3, [r7, #8]
 8018110:	689b      	ldr	r3, [r3, #8]
 8018112:	4aa2      	ldr	r2, [pc, #648]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018114:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8018116:	68bb      	ldr	r3, [r7, #8]
 8018118:	781a      	ldrb	r2, [r3, #0]
 801811a:	4ba0      	ldr	r3, [pc, #640]	; (801839c <RadioSetTxGenericConfig+0x320>)
 801811c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8018120:	68bb      	ldr	r3, [r7, #8]
 8018122:	685b      	ldr	r3, [r3, #4]
 8018124:	4618      	mov	r0, r3
 8018126:	f001 f9e7 	bl	80194f8 <SUBGRF_GetFskBandwidthRegValue>
 801812a:	4603      	mov	r3, r0
 801812c:	461a      	mov	r2, r3
 801812e:	4b9b      	ldr	r3, [pc, #620]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018130:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8018134:	68bb      	ldr	r3, [r7, #8]
 8018136:	68db      	ldr	r3, [r3, #12]
 8018138:	4a98      	ldr	r2, [pc, #608]	; (801839c <RadioSetTxGenericConfig+0x320>)
 801813a:	6413      	str	r3, [r2, #64]	; 0x40
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801813c:	4b97      	ldr	r3, [pc, #604]	; (801839c <RadioSetTxGenericConfig+0x320>)
 801813e:	2200      	movs	r2, #0
 8018140:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8018142:	68bb      	ldr	r3, [r7, #8]
 8018144:	691b      	ldr	r3, [r3, #16]
 8018146:	b29b      	uxth	r3, r3
 8018148:	00db      	lsls	r3, r3, #3
 801814a:	b29a      	uxth	r2, r3
 801814c:	4b93      	ldr	r3, [pc, #588]	; (801839c <RadioSetTxGenericConfig+0x320>)
 801814e:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8018150:	4b92      	ldr	r3, [pc, #584]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018152:	2204      	movs	r2, #4
 8018154:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8018156:	68bb      	ldr	r3, [r7, #8]
 8018158:	7d1b      	ldrb	r3, [r3, #20]
 801815a:	00db      	lsls	r3, r3, #3
 801815c:	b2da      	uxtb	r2, r3
 801815e:	4b8f      	ldr	r3, [pc, #572]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018160:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8018162:	4b8e      	ldr	r3, [pc, #568]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018164:	2200      	movs	r2, #0
 8018166:	751a      	strb	r2, [r3, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8018168:	68bb      	ldr	r3, [r7, #8]
 801816a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801816e:	2b02      	cmp	r3, #2
 8018170:	d003      	beq.n	801817a <RadioSetTxGenericConfig+0xfe>
 8018172:	68bb      	ldr	r3, [r7, #8]
 8018174:	7f9b      	ldrb	r3, [r3, #30]
 8018176:	2b02      	cmp	r3, #2
 8018178:	d12a      	bne.n	80181d0 <RadioSetTxGenericConfig+0x154>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801817a:	68bb      	ldr	r3, [r7, #8]
 801817c:	7fdb      	ldrb	r3, [r3, #31]
 801817e:	2bf1      	cmp	r3, #241	; 0xf1
 8018180:	d00a      	beq.n	8018198 <RadioSetTxGenericConfig+0x11c>
 8018182:	68bb      	ldr	r3, [r7, #8]
 8018184:	7fdb      	ldrb	r3, [r3, #31]
 8018186:	2bf2      	cmp	r3, #242	; 0xf2
 8018188:	d006      	beq.n	8018198 <RadioSetTxGenericConfig+0x11c>
 801818a:	68bb      	ldr	r3, [r7, #8]
 801818c:	7fdb      	ldrb	r3, [r3, #31]
 801818e:	2b01      	cmp	r3, #1
 8018190:	d002      	beq.n	8018198 <RadioSetTxGenericConfig+0x11c>
                return -1;
 8018192:	f04f 33ff 	mov.w	r3, #4294967295
 8018196:	e0fc      	b.n	8018392 <RadioSetTxGenericConfig+0x316>
            ConfigGeneric.rtx = CONFIG_TX;
 8018198:	2301      	movs	r3, #1
 801819a:	763b      	strb	r3, [r7, #24]
            ConfigGeneric.TxConfig = config;
 801819c:	68bb      	ldr	r3, [r7, #8]
 801819e:	613b      	str	r3, [r7, #16]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80181a0:	4b7f      	ldr	r3, [pc, #508]	; (80183a0 <RadioSetTxGenericConfig+0x324>)
 80181a2:	6819      	ldr	r1, [r3, #0]
 80181a4:	f107 0310 	add.w	r3, r7, #16
 80181a8:	4a7e      	ldr	r2, [pc, #504]	; (80183a4 <RadioSetTxGenericConfig+0x328>)
 80181aa:	4618      	mov	r0, r3
 80181ac:	f001 fa66 	bl	801967c <RFW_Init>
 80181b0:	4603      	mov	r3, r0
 80181b2:	2b00      	cmp	r3, #0
 80181b4:	d002      	beq.n	80181bc <RadioSetTxGenericConfig+0x140>
              return -1;
 80181b6:	f04f 33ff 	mov.w	r3, #4294967295
 80181ba:	e0ea      	b.n	8018392 <RadioSetTxGenericConfig+0x316>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80181bc:	4b77      	ldr	r3, [pc, #476]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80181be:	2200      	movs	r2, #0
 80181c0:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 80181c2:	4b76      	ldr	r3, [pc, #472]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80181c4:	2201      	movs	r2, #1
 80181c6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80181c8:	4b74      	ldr	r3, [pc, #464]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80181ca:	2200      	movs	r2, #0
 80181cc:	755a      	strb	r2, [r3, #21]
        {
 80181ce:	e00c      	b.n	80181ea <RadioSetTxGenericConfig+0x16e>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80181d0:	68bb      	ldr	r3, [r7, #8]
 80181d2:	7fda      	ldrb	r2, [r3, #31]
 80181d4:	4b71      	ldr	r3, [pc, #452]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80181d6:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80181d8:	68bb      	ldr	r3, [r7, #8]
 80181da:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80181de:	4b6f      	ldr	r3, [pc, #444]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80181e0:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 80181e2:	68bb      	ldr	r3, [r7, #8]
 80181e4:	7f9a      	ldrb	r2, [r3, #30]
 80181e6:	4b6d      	ldr	r3, [pc, #436]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80181e8:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 80181ea:	f7ff f8ca 	bl	8017382 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80181ee:	2000      	movs	r0, #0
 80181f0:	f7fe fa56 	bl	80166a0 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80181f4:	486c      	ldr	r0, [pc, #432]	; (80183a8 <RadioSetTxGenericConfig+0x32c>)
 80181f6:	f000 fd61 	bl	8018cbc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80181fa:	486c      	ldr	r0, [pc, #432]	; (80183ac <RadioSetTxGenericConfig+0x330>)
 80181fc:	f000 fe2a 	bl	8018e54 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8018200:	f107 031c 	add.w	r3, r7, #28
 8018204:	4618      	mov	r0, r3
 8018206:	f000 f964 	bl	80184d2 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801820a:	68bb      	ldr	r3, [r7, #8]
 801820c:	8b9b      	ldrh	r3, [r3, #28]
 801820e:	4618      	mov	r0, r3
 8018210:	f000 f9ae 	bl	8018570 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8018214:	68bb      	ldr	r3, [r7, #8]
 8018216:	8c1b      	ldrh	r3, [r3, #32]
 8018218:	4618      	mov	r0, r3
 801821a:	f000 f989 	bl	8018530 <SUBGRF_SetCrcPolynomial>
        break;
 801821e:	e0a4      	b.n	801836a <RadioSetTxGenericConfig+0x2ee>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8018220:	4b5e      	ldr	r3, [pc, #376]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018222:	2201      	movs	r2, #1
 8018224:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8018228:	68bb      	ldr	r3, [r7, #8]
 801822a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 801822e:	4b5b      	ldr	r3, [pc, #364]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018230:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8018234:	68bb      	ldr	r3, [r7, #8]
 8018236:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 801823a:	4b58      	ldr	r3, [pc, #352]	; (801839c <RadioSetTxGenericConfig+0x320>)
 801823c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8018240:	68bb      	ldr	r3, [r7, #8]
 8018242:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8018246:	4b55      	ldr	r3, [pc, #340]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018248:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 801824c:	68bb      	ldr	r3, [r7, #8]
 801824e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8018252:	2b02      	cmp	r3, #2
 8018254:	d010      	beq.n	8018278 <RadioSetTxGenericConfig+0x1fc>
 8018256:	2b02      	cmp	r3, #2
 8018258:	dc22      	bgt.n	80182a0 <RadioSetTxGenericConfig+0x224>
 801825a:	2b00      	cmp	r3, #0
 801825c:	d002      	beq.n	8018264 <RadioSetTxGenericConfig+0x1e8>
 801825e:	2b01      	cmp	r3, #1
 8018260:	d005      	beq.n	801826e <RadioSetTxGenericConfig+0x1f2>
            break;
 8018262:	e01d      	b.n	80182a0 <RadioSetTxGenericConfig+0x224>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8018264:	4b4d      	ldr	r3, [pc, #308]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018266:	2200      	movs	r2, #0
 8018268:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801826c:	e019      	b.n	80182a2 <RadioSetTxGenericConfig+0x226>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801826e:	4b4b      	ldr	r3, [pc, #300]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018270:	2201      	movs	r2, #1
 8018272:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8018276:	e014      	b.n	80182a2 <RadioSetTxGenericConfig+0x226>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8018278:	68bb      	ldr	r3, [r7, #8]
 801827a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801827e:	2b0b      	cmp	r3, #11
 8018280:	d004      	beq.n	801828c <RadioSetTxGenericConfig+0x210>
 8018282:	68bb      	ldr	r3, [r7, #8]
 8018284:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018288:	2b0c      	cmp	r3, #12
 801828a:	d104      	bne.n	8018296 <RadioSetTxGenericConfig+0x21a>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801828c:	4b43      	ldr	r3, [pc, #268]	; (801839c <RadioSetTxGenericConfig+0x320>)
 801828e:	2201      	movs	r2, #1
 8018290:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8018294:	e005      	b.n	80182a2 <RadioSetTxGenericConfig+0x226>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8018296:	4b41      	ldr	r3, [pc, #260]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018298:	2200      	movs	r2, #0
 801829a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801829e:	e000      	b.n	80182a2 <RadioSetTxGenericConfig+0x226>
            break;
 80182a0:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80182a2:	4b3e      	ldr	r3, [pc, #248]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80182a4:	2201      	movs	r2, #1
 80182a6:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80182a8:	68bb      	ldr	r3, [r7, #8]
 80182aa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80182ac:	4b3b      	ldr	r3, [pc, #236]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80182ae:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80182b0:	68bb      	ldr	r3, [r7, #8]
 80182b2:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 80182b6:	4b39      	ldr	r3, [pc, #228]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80182b8:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80182ba:	68bb      	ldr	r3, [r7, #8]
 80182bc:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80182c0:	4b36      	ldr	r3, [pc, #216]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80182c2:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80182c6:	68bb      	ldr	r3, [r7, #8]
 80182c8:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80182cc:	4b33      	ldr	r3, [pc, #204]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80182ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 80182d2:	f7ff f856 	bl	8017382 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80182d6:	2001      	movs	r0, #1
 80182d8:	f7fe f9e2 	bl	80166a0 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80182dc:	4832      	ldr	r0, [pc, #200]	; (80183a8 <RadioSetTxGenericConfig+0x32c>)
 80182de:	f000 fced 	bl	8018cbc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80182e2:	4832      	ldr	r0, [pc, #200]	; (80183ac <RadioSetTxGenericConfig+0x330>)
 80182e4:	f000 fdb6 	bl	8018e54 <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 80182e8:	4b2c      	ldr	r3, [pc, #176]	; (801839c <RadioSetTxGenericConfig+0x320>)
 80182ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80182ee:	2b06      	cmp	r3, #6
 80182f0:	d10d      	bne.n	801830e <RadioSetTxGenericConfig+0x292>
            SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 80182f2:	f640 0089 	movw	r0, #2185	; 0x889
 80182f6:	f000 ff09 	bl	801910c <SUBGRF_ReadRegister>
 80182fa:	4603      	mov	r3, r0
 80182fc:	f023 0304 	bic.w	r3, r3, #4
 8018300:	b2db      	uxtb	r3, r3
 8018302:	4619      	mov	r1, r3
 8018304:	f640 0089 	movw	r0, #2185	; 0x889
 8018308:	f000 feec 	bl	80190e4 <SUBGRF_WriteRegister>
        break;
 801830c:	e02d      	b.n	801836a <RadioSetTxGenericConfig+0x2ee>
            SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801830e:	f640 0089 	movw	r0, #2185	; 0x889
 8018312:	f000 fefb 	bl	801910c <SUBGRF_ReadRegister>
 8018316:	4603      	mov	r3, r0
 8018318:	f043 0304 	orr.w	r3, r3, #4
 801831c:	b2db      	uxtb	r3, r3
 801831e:	4619      	mov	r1, r3
 8018320:	f640 0089 	movw	r0, #2185	; 0x889
 8018324:	f000 fede 	bl	80190e4 <SUBGRF_WriteRegister>
        break;
 8018328:	e01f      	b.n	801836a <RadioSetTxGenericConfig+0x2ee>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801832a:	68bb      	ldr	r3, [r7, #8]
 801832c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801832e:	2b00      	cmp	r3, #0
 8018330:	d004      	beq.n	801833c <RadioSetTxGenericConfig+0x2c0>
 8018332:	68bb      	ldr	r3, [r7, #8]
 8018334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8018336:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801833a:	d902      	bls.n	8018342 <RadioSetTxGenericConfig+0x2c6>
            return -1;
 801833c:	f04f 33ff 	mov.w	r3, #4294967295
 8018340:	e027      	b.n	8018392 <RadioSetTxGenericConfig+0x316>
        RadioSetModem( MODEM_BPSK );
 8018342:	2002      	movs	r0, #2
 8018344:	f7fe f9ac 	bl	80166a0 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8018348:	4b14      	ldr	r3, [pc, #80]	; (801839c <RadioSetTxGenericConfig+0x320>)
 801834a:	2202      	movs	r2, #2
 801834c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 8018350:	68bb      	ldr	r3, [r7, #8]
 8018352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8018354:	4a11      	ldr	r2, [pc, #68]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018356:	6493      	str	r3, [r2, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8018358:	4b10      	ldr	r3, [pc, #64]	; (801839c <RadioSetTxGenericConfig+0x320>)
 801835a:	2216      	movs	r2, #22
 801835c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018360:	4811      	ldr	r0, [pc, #68]	; (80183a8 <RadioSetTxGenericConfig+0x32c>)
 8018362:	f000 fcab 	bl	8018cbc <SUBGRF_SetModulationParams>
        break;
 8018366:	e000      	b.n	801836a <RadioSetTxGenericConfig+0x2ee>
        break;
 8018368:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801836a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801836e:	4618      	mov	r0, r3
 8018370:	f000 ffd4 	bl	801931c <SUBGRF_SetRfTxPower>
 8018374:	4603      	mov	r3, r0
 8018376:	461a      	mov	r2, r3
 8018378:	4b08      	ldr	r3, [pc, #32]	; (801839c <RadioSetTxGenericConfig+0x320>)
 801837a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801837e:	4b07      	ldr	r3, [pc, #28]	; (801839c <RadioSetTxGenericConfig+0x320>)
 8018380:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8018384:	4618      	mov	r0, r3
 8018386:	f001 f99a 	bl	80196be <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801838a:	4a04      	ldr	r2, [pc, #16]	; (801839c <RadioSetTxGenericConfig+0x320>)
 801838c:	687b      	ldr	r3, [r7, #4]
 801838e:	6053      	str	r3, [r2, #4]
    return 0;
 8018390:	2300      	movs	r3, #0
}
 8018392:	4618      	mov	r0, r3
 8018394:	3728      	adds	r7, #40	; 0x28
 8018396:	46bd      	mov	sp, r7
 8018398:	bd80      	pop	{r7, pc}
 801839a:	bf00      	nop
 801839c:	200017b8 	.word	0x200017b8
 80183a0:	20000ed8 	.word	0x20000ed8
 80183a4:	20001810 	.word	0x20001810
 80183a8:	200017f0 	.word	0x200017f0
 80183ac:	200017c6 	.word	0x200017c6

080183b0 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 80183b0:	b580      	push	{r7, lr}
 80183b2:	b084      	sub	sp, #16
 80183b4:	af00      	add	r7, sp, #0
 80183b6:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 80183b8:	687b      	ldr	r3, [r7, #4]
 80183ba:	2b00      	cmp	r3, #0
 80183bc:	d002      	beq.n	80183c4 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 80183be:	4a1a      	ldr	r2, [pc, #104]	; (8018428 <SUBGRF_Init+0x78>)
 80183c0:	687b      	ldr	r3, [r7, #4]
 80183c2:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 80183c4:	f7e9 fc50 	bl	8001c68 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80183c8:	2002      	movs	r0, #2
 80183ca:	f001 f873 	bl	80194b4 <Radio_SMPS_Set>

    ImageCalibrated = false;
 80183ce:	4b17      	ldr	r3, [pc, #92]	; (801842c <SUBGRF_Init+0x7c>)
 80183d0:	2200      	movs	r2, #0
 80183d2:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 80183d4:	2000      	movs	r0, #0
 80183d6:	f000 f977 	bl	80186c8 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 80183da:	f7f2 fb11 	bl	800aa00 <RBI_IsTCXO>
 80183de:	4603      	mov	r3, r0
 80183e0:	2b01      	cmp	r3, #1
 80183e2:	d10e      	bne.n	8018402 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 80183e4:	2140      	movs	r1, #64	; 0x40
 80183e6:	2001      	movs	r0, #1
 80183e8:	f000 fb78 	bl	8018adc <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 80183ec:	2100      	movs	r1, #0
 80183ee:	f640 1011 	movw	r0, #2321	; 0x911
 80183f2:	f000 fe77 	bl	80190e4 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 80183f6:	237f      	movs	r3, #127	; 0x7f
 80183f8:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 80183fa:	7b38      	ldrb	r0, [r7, #12]
 80183fc:	f000 fa85 	bl	801890a <SUBGRF_Calibrate>
 8018400:	e009      	b.n	8018416 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8018402:	2120      	movs	r1, #32
 8018404:	f640 1011 	movw	r0, #2321	; 0x911
 8018408:	f000 fe6c 	bl	80190e4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801840c:	2120      	movs	r1, #32
 801840e:	f640 1012 	movw	r0, #2322	; 0x912
 8018412:	f000 fe67 	bl	80190e4 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 8018416:	f7f2 fad7 	bl	800a9c8 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801841a:	4b05      	ldr	r3, [pc, #20]	; (8018430 <SUBGRF_Init+0x80>)
 801841c:	2201      	movs	r2, #1
 801841e:	701a      	strb	r2, [r3, #0]
}
 8018420:	bf00      	nop
 8018422:	3710      	adds	r7, #16
 8018424:	46bd      	mov	sp, r7
 8018426:	bd80      	pop	{r7, pc}
 8018428:	20000ee8 	.word	0x20000ee8
 801842c:	20000ee4 	.word	0x20000ee4
 8018430:	20000edc 	.word	0x20000edc

08018434 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8018434:	b480      	push	{r7}
 8018436:	af00      	add	r7, sp, #0
    return OperatingMode;
 8018438:	4b02      	ldr	r3, [pc, #8]	; (8018444 <SUBGRF_GetOperatingMode+0x10>)
 801843a:	781b      	ldrb	r3, [r3, #0]
}
 801843c:	4618      	mov	r0, r3
 801843e:	46bd      	mov	sp, r7
 8018440:	bc80      	pop	{r7}
 8018442:	4770      	bx	lr
 8018444:	20000edc 	.word	0x20000edc

08018448 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8018448:	b580      	push	{r7, lr}
 801844a:	b082      	sub	sp, #8
 801844c:	af00      	add	r7, sp, #0
 801844e:	6078      	str	r0, [r7, #4]
 8018450:	460b      	mov	r3, r1
 8018452:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8018454:	78fb      	ldrb	r3, [r7, #3]
 8018456:	461a      	mov	r2, r3
 8018458:	6879      	ldr	r1, [r7, #4]
 801845a:	2000      	movs	r0, #0
 801845c:	f000 feae 	bl	80191bc <SUBGRF_WriteBuffer>
}
 8018460:	bf00      	nop
 8018462:	3708      	adds	r7, #8
 8018464:	46bd      	mov	sp, r7
 8018466:	bd80      	pop	{r7, pc}

08018468 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8018468:	b580      	push	{r7, lr}
 801846a:	b086      	sub	sp, #24
 801846c:	af00      	add	r7, sp, #0
 801846e:	60f8      	str	r0, [r7, #12]
 8018470:	60b9      	str	r1, [r7, #8]
 8018472:	4613      	mov	r3, r2
 8018474:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8018476:	2300      	movs	r3, #0
 8018478:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801847a:	f107 0317 	add.w	r3, r7, #23
 801847e:	4619      	mov	r1, r3
 8018480:	68b8      	ldr	r0, [r7, #8]
 8018482:	f000 fdb1 	bl	8018fe8 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8018486:	68bb      	ldr	r3, [r7, #8]
 8018488:	781b      	ldrb	r3, [r3, #0]
 801848a:	79fa      	ldrb	r2, [r7, #7]
 801848c:	429a      	cmp	r2, r3
 801848e:	d201      	bcs.n	8018494 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8018490:	2301      	movs	r3, #1
 8018492:	e007      	b.n	80184a4 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8018494:	7df8      	ldrb	r0, [r7, #23]
 8018496:	68bb      	ldr	r3, [r7, #8]
 8018498:	781b      	ldrb	r3, [r3, #0]
 801849a:	461a      	mov	r2, r3
 801849c:	68f9      	ldr	r1, [r7, #12]
 801849e:	f000 feaf 	bl	8019200 <SUBGRF_ReadBuffer>

    return 0;
 80184a2:	2300      	movs	r3, #0
}
 80184a4:	4618      	mov	r0, r3
 80184a6:	3718      	adds	r7, #24
 80184a8:	46bd      	mov	sp, r7
 80184aa:	bd80      	pop	{r7, pc}

080184ac <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 80184ac:	b580      	push	{r7, lr}
 80184ae:	b084      	sub	sp, #16
 80184b0:	af00      	add	r7, sp, #0
 80184b2:	60f8      	str	r0, [r7, #12]
 80184b4:	460b      	mov	r3, r1
 80184b6:	607a      	str	r2, [r7, #4]
 80184b8:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 80184ba:	7afb      	ldrb	r3, [r7, #11]
 80184bc:	4619      	mov	r1, r3
 80184be:	68f8      	ldr	r0, [r7, #12]
 80184c0:	f7ff ffc2 	bl	8018448 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80184c4:	6878      	ldr	r0, [r7, #4]
 80184c6:	f000 f91b 	bl	8018700 <SUBGRF_SetTx>
}
 80184ca:	bf00      	nop
 80184cc:	3710      	adds	r7, #16
 80184ce:	46bd      	mov	sp, r7
 80184d0:	bd80      	pop	{r7, pc}

080184d2 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 80184d2:	b580      	push	{r7, lr}
 80184d4:	b082      	sub	sp, #8
 80184d6:	af00      	add	r7, sp, #0
 80184d8:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 80184da:	2208      	movs	r2, #8
 80184dc:	6879      	ldr	r1, [r7, #4]
 80184de:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 80184e2:	f000 fe27 	bl	8019134 <SUBGRF_WriteRegisters>
    return 0;
 80184e6:	2300      	movs	r3, #0
}
 80184e8:	4618      	mov	r0, r3
 80184ea:	3708      	adds	r7, #8
 80184ec:	46bd      	mov	sp, r7
 80184ee:	bd80      	pop	{r7, pc}

080184f0 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 80184f0:	b580      	push	{r7, lr}
 80184f2:	b084      	sub	sp, #16
 80184f4:	af00      	add	r7, sp, #0
 80184f6:	4603      	mov	r3, r0
 80184f8:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 80184fa:	88fb      	ldrh	r3, [r7, #6]
 80184fc:	0a1b      	lsrs	r3, r3, #8
 80184fe:	b29b      	uxth	r3, r3
 8018500:	b2db      	uxtb	r3, r3
 8018502:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8018504:	88fb      	ldrh	r3, [r7, #6]
 8018506:	b2db      	uxtb	r3, r3
 8018508:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801850a:	f000 fb67 	bl	8018bdc <SUBGRF_GetPacketType>
 801850e:	4603      	mov	r3, r0
 8018510:	2b00      	cmp	r3, #0
 8018512:	d108      	bne.n	8018526 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8018514:	f107 030c 	add.w	r3, r7, #12
 8018518:	2202      	movs	r2, #2
 801851a:	4619      	mov	r1, r3
 801851c:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8018520:	f000 fe08 	bl	8019134 <SUBGRF_WriteRegisters>
            break;
 8018524:	e000      	b.n	8018528 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 8018526:	bf00      	nop
    }
}
 8018528:	bf00      	nop
 801852a:	3710      	adds	r7, #16
 801852c:	46bd      	mov	sp, r7
 801852e:	bd80      	pop	{r7, pc}

08018530 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8018530:	b580      	push	{r7, lr}
 8018532:	b084      	sub	sp, #16
 8018534:	af00      	add	r7, sp, #0
 8018536:	4603      	mov	r3, r0
 8018538:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801853a:	88fb      	ldrh	r3, [r7, #6]
 801853c:	0a1b      	lsrs	r3, r3, #8
 801853e:	b29b      	uxth	r3, r3
 8018540:	b2db      	uxtb	r3, r3
 8018542:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8018544:	88fb      	ldrh	r3, [r7, #6]
 8018546:	b2db      	uxtb	r3, r3
 8018548:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801854a:	f000 fb47 	bl	8018bdc <SUBGRF_GetPacketType>
 801854e:	4603      	mov	r3, r0
 8018550:	2b00      	cmp	r3, #0
 8018552:	d108      	bne.n	8018566 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8018554:	f107 030c 	add.w	r3, r7, #12
 8018558:	2202      	movs	r2, #2
 801855a:	4619      	mov	r1, r3
 801855c:	f240 60be 	movw	r0, #1726	; 0x6be
 8018560:	f000 fde8 	bl	8019134 <SUBGRF_WriteRegisters>
            break;
 8018564:	e000      	b.n	8018568 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8018566:	bf00      	nop
    }
}
 8018568:	bf00      	nop
 801856a:	3710      	adds	r7, #16
 801856c:	46bd      	mov	sp, r7
 801856e:	bd80      	pop	{r7, pc}

08018570 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8018570:	b580      	push	{r7, lr}
 8018572:	b084      	sub	sp, #16
 8018574:	af00      	add	r7, sp, #0
 8018576:	4603      	mov	r3, r0
 8018578:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801857a:	2300      	movs	r3, #0
 801857c:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801857e:	f000 fb2d 	bl	8018bdc <SUBGRF_GetPacketType>
 8018582:	4603      	mov	r3, r0
 8018584:	2b00      	cmp	r3, #0
 8018586:	d121      	bne.n	80185cc <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8018588:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801858c:	f000 fdbe 	bl	801910c <SUBGRF_ReadRegister>
 8018590:	4603      	mov	r3, r0
 8018592:	f023 0301 	bic.w	r3, r3, #1
 8018596:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8018598:	88fb      	ldrh	r3, [r7, #6]
 801859a:	0a1b      	lsrs	r3, r3, #8
 801859c:	b29b      	uxth	r3, r3
 801859e:	b25b      	sxtb	r3, r3
 80185a0:	f003 0301 	and.w	r3, r3, #1
 80185a4:	b25a      	sxtb	r2, r3
 80185a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80185aa:	4313      	orrs	r3, r2
 80185ac:	b25b      	sxtb	r3, r3
 80185ae:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 80185b0:	7bfb      	ldrb	r3, [r7, #15]
 80185b2:	4619      	mov	r1, r3
 80185b4:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 80185b8:	f000 fd94 	bl	80190e4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 80185bc:	88fb      	ldrh	r3, [r7, #6]
 80185be:	b2db      	uxtb	r3, r3
 80185c0:	4619      	mov	r1, r3
 80185c2:	f240 60b9 	movw	r0, #1721	; 0x6b9
 80185c6:	f000 fd8d 	bl	80190e4 <SUBGRF_WriteRegister>
            break;
 80185ca:	e000      	b.n	80185ce <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 80185cc:	bf00      	nop
    }
}
 80185ce:	bf00      	nop
 80185d0:	3710      	adds	r7, #16
 80185d2:	46bd      	mov	sp, r7
 80185d4:	bd80      	pop	{r7, pc}

080185d6 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 80185d6:	b580      	push	{r7, lr}
 80185d8:	b082      	sub	sp, #8
 80185da:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 80185dc:	2300      	movs	r3, #0
 80185de:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 80185e0:	2300      	movs	r3, #0
 80185e2:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 80185e4:	2300      	movs	r3, #0
 80185e6:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 80185e8:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80185ec:	f000 fd8e 	bl	801910c <SUBGRF_ReadRegister>
 80185f0:	4603      	mov	r3, r0
 80185f2:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 80185f4:	79fb      	ldrb	r3, [r7, #7]
 80185f6:	f023 0301 	bic.w	r3, r3, #1
 80185fa:	b2db      	uxtb	r3, r3
 80185fc:	4619      	mov	r1, r3
 80185fe:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8018602:	f000 fd6f 	bl	80190e4 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8018606:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801860a:	f000 fd7f 	bl	801910c <SUBGRF_ReadRegister>
 801860e:	4603      	mov	r3, r0
 8018610:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8018612:	79bb      	ldrb	r3, [r7, #6]
 8018614:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8018618:	b2db      	uxtb	r3, r3
 801861a:	4619      	mov	r1, r3
 801861c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8018620:	f000 fd60 	bl	80190e4 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8018624:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8018628:	f000 f88a 	bl	8018740 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801862c:	463b      	mov	r3, r7
 801862e:	2204      	movs	r2, #4
 8018630:	4619      	mov	r1, r3
 8018632:	f640 0019 	movw	r0, #2073	; 0x819
 8018636:	f000 fd9f 	bl	8019178 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801863a:	2000      	movs	r0, #0
 801863c:	f000 f844 	bl	80186c8 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8018640:	79fb      	ldrb	r3, [r7, #7]
 8018642:	4619      	mov	r1, r3
 8018644:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8018648:	f000 fd4c 	bl	80190e4 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801864c:	79bb      	ldrb	r3, [r7, #6]
 801864e:	4619      	mov	r1, r3
 8018650:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8018654:	f000 fd46 	bl	80190e4 <SUBGRF_WriteRegister>

    return number;
 8018658:	683b      	ldr	r3, [r7, #0]
}
 801865a:	4618      	mov	r0, r3
 801865c:	3708      	adds	r7, #8
 801865e:	46bd      	mov	sp, r7
 8018660:	bd80      	pop	{r7, pc}
	...

08018664 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8018664:	b580      	push	{r7, lr}
 8018666:	b084      	sub	sp, #16
 8018668:	af00      	add	r7, sp, #0
 801866a:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801866c:	2000      	movs	r0, #0
 801866e:	f7f2 f9b2 	bl	800a9d6 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8018672:	2002      	movs	r0, #2
 8018674:	f000 ff1e 	bl	80194b4 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8018678:	793b      	ldrb	r3, [r7, #4]
 801867a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801867e:	b2db      	uxtb	r3, r3
 8018680:	009b      	lsls	r3, r3, #2
 8018682:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8018684:	793b      	ldrb	r3, [r7, #4]
 8018686:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801868a:	b2db      	uxtb	r3, r3
 801868c:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801868e:	b25b      	sxtb	r3, r3
 8018690:	4313      	orrs	r3, r2
 8018692:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8018694:	793b      	ldrb	r3, [r7, #4]
 8018696:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801869a:	b2db      	uxtb	r3, r3
 801869c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801869e:	4313      	orrs	r3, r2
 80186a0:	b25b      	sxtb	r3, r3
 80186a2:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80186a4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 80186a6:	f107 030f 	add.w	r3, r7, #15
 80186aa:	2201      	movs	r2, #1
 80186ac:	4619      	mov	r1, r3
 80186ae:	2084      	movs	r0, #132	; 0x84
 80186b0:	f000 fdc8 	bl	8019244 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 80186b4:	4b03      	ldr	r3, [pc, #12]	; (80186c4 <SUBGRF_SetSleep+0x60>)
 80186b6:	2200      	movs	r2, #0
 80186b8:	701a      	strb	r2, [r3, #0]
}
 80186ba:	bf00      	nop
 80186bc:	3710      	adds	r7, #16
 80186be:	46bd      	mov	sp, r7
 80186c0:	bd80      	pop	{r7, pc}
 80186c2:	bf00      	nop
 80186c4:	20000edc 	.word	0x20000edc

080186c8 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 80186c8:	b580      	push	{r7, lr}
 80186ca:	b082      	sub	sp, #8
 80186cc:	af00      	add	r7, sp, #0
 80186ce:	4603      	mov	r3, r0
 80186d0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 80186d2:	1dfb      	adds	r3, r7, #7
 80186d4:	2201      	movs	r2, #1
 80186d6:	4619      	mov	r1, r3
 80186d8:	2080      	movs	r0, #128	; 0x80
 80186da:	f000 fdb3 	bl	8019244 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 80186de:	79fb      	ldrb	r3, [r7, #7]
 80186e0:	2b00      	cmp	r3, #0
 80186e2:	d103      	bne.n	80186ec <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 80186e4:	4b05      	ldr	r3, [pc, #20]	; (80186fc <SUBGRF_SetStandby+0x34>)
 80186e6:	2201      	movs	r2, #1
 80186e8:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 80186ea:	e002      	b.n	80186f2 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 80186ec:	4b03      	ldr	r3, [pc, #12]	; (80186fc <SUBGRF_SetStandby+0x34>)
 80186ee:	2202      	movs	r2, #2
 80186f0:	701a      	strb	r2, [r3, #0]
}
 80186f2:	bf00      	nop
 80186f4:	3708      	adds	r7, #8
 80186f6:	46bd      	mov	sp, r7
 80186f8:	bd80      	pop	{r7, pc}
 80186fa:	bf00      	nop
 80186fc:	20000edc 	.word	0x20000edc

08018700 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8018700:	b580      	push	{r7, lr}
 8018702:	b084      	sub	sp, #16
 8018704:	af00      	add	r7, sp, #0
 8018706:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8018708:	4b0c      	ldr	r3, [pc, #48]	; (801873c <SUBGRF_SetTx+0x3c>)
 801870a:	2204      	movs	r2, #4
 801870c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801870e:	687b      	ldr	r3, [r7, #4]
 8018710:	0c1b      	lsrs	r3, r3, #16
 8018712:	b2db      	uxtb	r3, r3
 8018714:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8018716:	687b      	ldr	r3, [r7, #4]
 8018718:	0a1b      	lsrs	r3, r3, #8
 801871a:	b2db      	uxtb	r3, r3
 801871c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801871e:	687b      	ldr	r3, [r7, #4]
 8018720:	b2db      	uxtb	r3, r3
 8018722:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8018724:	f107 030c 	add.w	r3, r7, #12
 8018728:	2203      	movs	r2, #3
 801872a:	4619      	mov	r1, r3
 801872c:	2083      	movs	r0, #131	; 0x83
 801872e:	f000 fd89 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018732:	bf00      	nop
 8018734:	3710      	adds	r7, #16
 8018736:	46bd      	mov	sp, r7
 8018738:	bd80      	pop	{r7, pc}
 801873a:	bf00      	nop
 801873c:	20000edc 	.word	0x20000edc

08018740 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8018740:	b580      	push	{r7, lr}
 8018742:	b084      	sub	sp, #16
 8018744:	af00      	add	r7, sp, #0
 8018746:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8018748:	4b0c      	ldr	r3, [pc, #48]	; (801877c <SUBGRF_SetRx+0x3c>)
 801874a:	2205      	movs	r2, #5
 801874c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801874e:	687b      	ldr	r3, [r7, #4]
 8018750:	0c1b      	lsrs	r3, r3, #16
 8018752:	b2db      	uxtb	r3, r3
 8018754:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8018756:	687b      	ldr	r3, [r7, #4]
 8018758:	0a1b      	lsrs	r3, r3, #8
 801875a:	b2db      	uxtb	r3, r3
 801875c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801875e:	687b      	ldr	r3, [r7, #4]
 8018760:	b2db      	uxtb	r3, r3
 8018762:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8018764:	f107 030c 	add.w	r3, r7, #12
 8018768:	2203      	movs	r2, #3
 801876a:	4619      	mov	r1, r3
 801876c:	2082      	movs	r0, #130	; 0x82
 801876e:	f000 fd69 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018772:	bf00      	nop
 8018774:	3710      	adds	r7, #16
 8018776:	46bd      	mov	sp, r7
 8018778:	bd80      	pop	{r7, pc}
 801877a:	bf00      	nop
 801877c:	20000edc 	.word	0x20000edc

08018780 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8018780:	b580      	push	{r7, lr}
 8018782:	b084      	sub	sp, #16
 8018784:	af00      	add	r7, sp, #0
 8018786:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8018788:	4b0e      	ldr	r3, [pc, #56]	; (80187c4 <SUBGRF_SetRxBoosted+0x44>)
 801878a:	2205      	movs	r2, #5
 801878c:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801878e:	2197      	movs	r1, #151	; 0x97
 8018790:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8018794:	f000 fca6 	bl	80190e4 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8018798:	687b      	ldr	r3, [r7, #4]
 801879a:	0c1b      	lsrs	r3, r3, #16
 801879c:	b2db      	uxtb	r3, r3
 801879e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80187a0:	687b      	ldr	r3, [r7, #4]
 80187a2:	0a1b      	lsrs	r3, r3, #8
 80187a4:	b2db      	uxtb	r3, r3
 80187a6:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80187a8:	687b      	ldr	r3, [r7, #4]
 80187aa:	b2db      	uxtb	r3, r3
 80187ac:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80187ae:	f107 030c 	add.w	r3, r7, #12
 80187b2:	2203      	movs	r2, #3
 80187b4:	4619      	mov	r1, r3
 80187b6:	2082      	movs	r0, #130	; 0x82
 80187b8:	f000 fd44 	bl	8019244 <SUBGRF_WriteCommand>
}
 80187bc:	bf00      	nop
 80187be:	3710      	adds	r7, #16
 80187c0:	46bd      	mov	sp, r7
 80187c2:	bd80      	pop	{r7, pc}
 80187c4:	20000edc 	.word	0x20000edc

080187c8 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80187c8:	b580      	push	{r7, lr}
 80187ca:	b084      	sub	sp, #16
 80187cc:	af00      	add	r7, sp, #0
 80187ce:	6078      	str	r0, [r7, #4]
 80187d0:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 80187d2:	687b      	ldr	r3, [r7, #4]
 80187d4:	0c1b      	lsrs	r3, r3, #16
 80187d6:	b2db      	uxtb	r3, r3
 80187d8:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 80187da:	687b      	ldr	r3, [r7, #4]
 80187dc:	0a1b      	lsrs	r3, r3, #8
 80187de:	b2db      	uxtb	r3, r3
 80187e0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	b2db      	uxtb	r3, r3
 80187e6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 80187e8:	683b      	ldr	r3, [r7, #0]
 80187ea:	0c1b      	lsrs	r3, r3, #16
 80187ec:	b2db      	uxtb	r3, r3
 80187ee:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 80187f0:	683b      	ldr	r3, [r7, #0]
 80187f2:	0a1b      	lsrs	r3, r3, #8
 80187f4:	b2db      	uxtb	r3, r3
 80187f6:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 80187f8:	683b      	ldr	r3, [r7, #0]
 80187fa:	b2db      	uxtb	r3, r3
 80187fc:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 80187fe:	f107 0308 	add.w	r3, r7, #8
 8018802:	2206      	movs	r2, #6
 8018804:	4619      	mov	r1, r3
 8018806:	2094      	movs	r0, #148	; 0x94
 8018808:	f000 fd1c 	bl	8019244 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801880c:	4b03      	ldr	r3, [pc, #12]	; (801881c <SUBGRF_SetRxDutyCycle+0x54>)
 801880e:	2206      	movs	r2, #6
 8018810:	701a      	strb	r2, [r3, #0]
}
 8018812:	bf00      	nop
 8018814:	3710      	adds	r7, #16
 8018816:	46bd      	mov	sp, r7
 8018818:	bd80      	pop	{r7, pc}
 801881a:	bf00      	nop
 801881c:	20000edc 	.word	0x20000edc

08018820 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8018820:	b580      	push	{r7, lr}
 8018822:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8018824:	2200      	movs	r2, #0
 8018826:	2100      	movs	r1, #0
 8018828:	20c5      	movs	r0, #197	; 0xc5
 801882a:	f000 fd0b 	bl	8019244 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801882e:	4b02      	ldr	r3, [pc, #8]	; (8018838 <SUBGRF_SetCad+0x18>)
 8018830:	2207      	movs	r2, #7
 8018832:	701a      	strb	r2, [r3, #0]
}
 8018834:	bf00      	nop
 8018836:	bd80      	pop	{r7, pc}
 8018838:	20000edc 	.word	0x20000edc

0801883c <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801883c:	b580      	push	{r7, lr}
 801883e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8018840:	2200      	movs	r2, #0
 8018842:	2100      	movs	r1, #0
 8018844:	20d1      	movs	r0, #209	; 0xd1
 8018846:	f000 fcfd 	bl	8019244 <SUBGRF_WriteCommand>
}
 801884a:	bf00      	nop
 801884c:	bd80      	pop	{r7, pc}

0801884e <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801884e:	b580      	push	{r7, lr}
 8018850:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8018852:	2200      	movs	r2, #0
 8018854:	2100      	movs	r1, #0
 8018856:	20d2      	movs	r0, #210	; 0xd2
 8018858:	f000 fcf4 	bl	8019244 <SUBGRF_WriteCommand>
}
 801885c:	bf00      	nop
 801885e:	bd80      	pop	{r7, pc}

08018860 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8018860:	b580      	push	{r7, lr}
 8018862:	b082      	sub	sp, #8
 8018864:	af00      	add	r7, sp, #0
 8018866:	4603      	mov	r3, r0
 8018868:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801886a:	1dfb      	adds	r3, r7, #7
 801886c:	2201      	movs	r2, #1
 801886e:	4619      	mov	r1, r3
 8018870:	209f      	movs	r0, #159	; 0x9f
 8018872:	f000 fce7 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018876:	bf00      	nop
 8018878:	3708      	adds	r7, #8
 801887a:	46bd      	mov	sp, r7
 801887c:	bd80      	pop	{r7, pc}

0801887e <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801887e:	b580      	push	{r7, lr}
 8018880:	b084      	sub	sp, #16
 8018882:	af00      	add	r7, sp, #0
 8018884:	4603      	mov	r3, r0
 8018886:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8018888:	1dfb      	adds	r3, r7, #7
 801888a:	2201      	movs	r2, #1
 801888c:	4619      	mov	r1, r3
 801888e:	20a0      	movs	r0, #160	; 0xa0
 8018890:	f000 fcd8 	bl	8019244 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 8018894:	79fb      	ldrb	r3, [r7, #7]
 8018896:	2b3f      	cmp	r3, #63	; 0x3f
 8018898:	d91c      	bls.n	80188d4 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801889a:	79fb      	ldrb	r3, [r7, #7]
 801889c:	085b      	lsrs	r3, r3, #1
 801889e:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 80188a0:	2300      	movs	r3, #0
 80188a2:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 80188a4:	2300      	movs	r3, #0
 80188a6:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 80188a8:	e005      	b.n	80188b6 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 80188aa:	7bfb      	ldrb	r3, [r7, #15]
 80188ac:	089b      	lsrs	r3, r3, #2
 80188ae:	73fb      	strb	r3, [r7, #15]
            exp++;
 80188b0:	7bbb      	ldrb	r3, [r7, #14]
 80188b2:	3301      	adds	r3, #1
 80188b4:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 80188b6:	7bfb      	ldrb	r3, [r7, #15]
 80188b8:	2b1f      	cmp	r3, #31
 80188ba:	d8f6      	bhi.n	80188aa <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 80188bc:	7bfb      	ldrb	r3, [r7, #15]
 80188be:	00db      	lsls	r3, r3, #3
 80188c0:	b2da      	uxtb	r2, r3
 80188c2:	7bbb      	ldrb	r3, [r7, #14]
 80188c4:	4413      	add	r3, r2
 80188c6:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 80188c8:	7b7b      	ldrb	r3, [r7, #13]
 80188ca:	4619      	mov	r1, r3
 80188cc:	f240 7006 	movw	r0, #1798	; 0x706
 80188d0:	f000 fc08 	bl	80190e4 <SUBGRF_WriteRegister>
    }
}
 80188d4:	bf00      	nop
 80188d6:	3710      	adds	r7, #16
 80188d8:	46bd      	mov	sp, r7
 80188da:	bd80      	pop	{r7, pc}

080188dc <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 80188dc:	b580      	push	{r7, lr}
 80188de:	b082      	sub	sp, #8
 80188e0:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 80188e2:	f7f2 f894 	bl	800aa0e <RBI_IsDCDC>
 80188e6:	4603      	mov	r3, r0
 80188e8:	2b01      	cmp	r3, #1
 80188ea:	d102      	bne.n	80188f2 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 80188ec:	2301      	movs	r3, #1
 80188ee:	71fb      	strb	r3, [r7, #7]
 80188f0:	e001      	b.n	80188f6 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 80188f2:	2300      	movs	r3, #0
 80188f4:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 80188f6:	1dfb      	adds	r3, r7, #7
 80188f8:	2201      	movs	r2, #1
 80188fa:	4619      	mov	r1, r3
 80188fc:	2096      	movs	r0, #150	; 0x96
 80188fe:	f000 fca1 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018902:	bf00      	nop
 8018904:	3708      	adds	r7, #8
 8018906:	46bd      	mov	sp, r7
 8018908:	bd80      	pop	{r7, pc}

0801890a <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801890a:	b580      	push	{r7, lr}
 801890c:	b084      	sub	sp, #16
 801890e:	af00      	add	r7, sp, #0
 8018910:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8018912:	793b      	ldrb	r3, [r7, #4]
 8018914:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8018918:	b2db      	uxtb	r3, r3
 801891a:	019b      	lsls	r3, r3, #6
 801891c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801891e:	793b      	ldrb	r3, [r7, #4]
 8018920:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8018924:	b2db      	uxtb	r3, r3
 8018926:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8018928:	b25b      	sxtb	r3, r3
 801892a:	4313      	orrs	r3, r2
 801892c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801892e:	793b      	ldrb	r3, [r7, #4]
 8018930:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8018934:	b2db      	uxtb	r3, r3
 8018936:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8018938:	b25b      	sxtb	r3, r3
 801893a:	4313      	orrs	r3, r2
 801893c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801893e:	793b      	ldrb	r3, [r7, #4]
 8018940:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8018944:	b2db      	uxtb	r3, r3
 8018946:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8018948:	b25b      	sxtb	r3, r3
 801894a:	4313      	orrs	r3, r2
 801894c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801894e:	793b      	ldrb	r3, [r7, #4]
 8018950:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8018954:	b2db      	uxtb	r3, r3
 8018956:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8018958:	b25b      	sxtb	r3, r3
 801895a:	4313      	orrs	r3, r2
 801895c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801895e:	793b      	ldrb	r3, [r7, #4]
 8018960:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8018964:	b2db      	uxtb	r3, r3
 8018966:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8018968:	b25b      	sxtb	r3, r3
 801896a:	4313      	orrs	r3, r2
 801896c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801896e:	793b      	ldrb	r3, [r7, #4]
 8018970:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8018974:	b2db      	uxtb	r3, r3
 8018976:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8018978:	4313      	orrs	r3, r2
 801897a:	b25b      	sxtb	r3, r3
 801897c:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801897e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8018980:	f107 030f 	add.w	r3, r7, #15
 8018984:	2201      	movs	r2, #1
 8018986:	4619      	mov	r1, r3
 8018988:	2089      	movs	r0, #137	; 0x89
 801898a:	f000 fc5b 	bl	8019244 <SUBGRF_WriteCommand>
}
 801898e:	bf00      	nop
 8018990:	3710      	adds	r7, #16
 8018992:	46bd      	mov	sp, r7
 8018994:	bd80      	pop	{r7, pc}
	...

08018998 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8018998:	b580      	push	{r7, lr}
 801899a:	b084      	sub	sp, #16
 801899c:	af00      	add	r7, sp, #0
 801899e:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	4a1b      	ldr	r2, [pc, #108]	; (8018a10 <SUBGRF_CalibrateImage+0x78>)
 80189a4:	4293      	cmp	r3, r2
 80189a6:	d904      	bls.n	80189b2 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 80189a8:	23e1      	movs	r3, #225	; 0xe1
 80189aa:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 80189ac:	23e9      	movs	r3, #233	; 0xe9
 80189ae:	737b      	strb	r3, [r7, #13]
 80189b0:	e022      	b.n	80189f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 80189b2:	687b      	ldr	r3, [r7, #4]
 80189b4:	4a17      	ldr	r2, [pc, #92]	; (8018a14 <SUBGRF_CalibrateImage+0x7c>)
 80189b6:	4293      	cmp	r3, r2
 80189b8:	d904      	bls.n	80189c4 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 80189ba:	23d7      	movs	r3, #215	; 0xd7
 80189bc:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 80189be:	23db      	movs	r3, #219	; 0xdb
 80189c0:	737b      	strb	r3, [r7, #13]
 80189c2:	e019      	b.n	80189f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 80189c4:	687b      	ldr	r3, [r7, #4]
 80189c6:	4a14      	ldr	r2, [pc, #80]	; (8018a18 <SUBGRF_CalibrateImage+0x80>)
 80189c8:	4293      	cmp	r3, r2
 80189ca:	d904      	bls.n	80189d6 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 80189cc:	23c1      	movs	r3, #193	; 0xc1
 80189ce:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 80189d0:	23c5      	movs	r3, #197	; 0xc5
 80189d2:	737b      	strb	r3, [r7, #13]
 80189d4:	e010      	b.n	80189f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 80189d6:	687b      	ldr	r3, [r7, #4]
 80189d8:	4a10      	ldr	r2, [pc, #64]	; (8018a1c <SUBGRF_CalibrateImage+0x84>)
 80189da:	4293      	cmp	r3, r2
 80189dc:	d904      	bls.n	80189e8 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 80189de:	2375      	movs	r3, #117	; 0x75
 80189e0:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 80189e2:	2381      	movs	r3, #129	; 0x81
 80189e4:	737b      	strb	r3, [r7, #13]
 80189e6:	e007      	b.n	80189f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 80189e8:	687b      	ldr	r3, [r7, #4]
 80189ea:	4a0d      	ldr	r2, [pc, #52]	; (8018a20 <SUBGRF_CalibrateImage+0x88>)
 80189ec:	4293      	cmp	r3, r2
 80189ee:	d903      	bls.n	80189f8 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 80189f0:	236b      	movs	r3, #107	; 0x6b
 80189f2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 80189f4:	236f      	movs	r3, #111	; 0x6f
 80189f6:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 80189f8:	f107 030c 	add.w	r3, r7, #12
 80189fc:	2202      	movs	r2, #2
 80189fe:	4619      	mov	r1, r3
 8018a00:	2098      	movs	r0, #152	; 0x98
 8018a02:	f000 fc1f 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018a06:	bf00      	nop
 8018a08:	3710      	adds	r7, #16
 8018a0a:	46bd      	mov	sp, r7
 8018a0c:	bd80      	pop	{r7, pc}
 8018a0e:	bf00      	nop
 8018a10:	35a4e900 	.word	0x35a4e900
 8018a14:	32a9f880 	.word	0x32a9f880
 8018a18:	2de54480 	.word	0x2de54480
 8018a1c:	1b6b0b00 	.word	0x1b6b0b00
 8018a20:	1954fc40 	.word	0x1954fc40

08018a24 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8018a24:	b590      	push	{r4, r7, lr}
 8018a26:	b085      	sub	sp, #20
 8018a28:	af00      	add	r7, sp, #0
 8018a2a:	4604      	mov	r4, r0
 8018a2c:	4608      	mov	r0, r1
 8018a2e:	4611      	mov	r1, r2
 8018a30:	461a      	mov	r2, r3
 8018a32:	4623      	mov	r3, r4
 8018a34:	71fb      	strb	r3, [r7, #7]
 8018a36:	4603      	mov	r3, r0
 8018a38:	71bb      	strb	r3, [r7, #6]
 8018a3a:	460b      	mov	r3, r1
 8018a3c:	717b      	strb	r3, [r7, #5]
 8018a3e:	4613      	mov	r3, r2
 8018a40:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8018a42:	79fb      	ldrb	r3, [r7, #7]
 8018a44:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8018a46:	79bb      	ldrb	r3, [r7, #6]
 8018a48:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8018a4a:	797b      	ldrb	r3, [r7, #5]
 8018a4c:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8018a4e:	793b      	ldrb	r3, [r7, #4]
 8018a50:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8018a52:	f107 030c 	add.w	r3, r7, #12
 8018a56:	2204      	movs	r2, #4
 8018a58:	4619      	mov	r1, r3
 8018a5a:	2095      	movs	r0, #149	; 0x95
 8018a5c:	f000 fbf2 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018a60:	bf00      	nop
 8018a62:	3714      	adds	r7, #20
 8018a64:	46bd      	mov	sp, r7
 8018a66:	bd90      	pop	{r4, r7, pc}

08018a68 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8018a68:	b590      	push	{r4, r7, lr}
 8018a6a:	b085      	sub	sp, #20
 8018a6c:	af00      	add	r7, sp, #0
 8018a6e:	4604      	mov	r4, r0
 8018a70:	4608      	mov	r0, r1
 8018a72:	4611      	mov	r1, r2
 8018a74:	461a      	mov	r2, r3
 8018a76:	4623      	mov	r3, r4
 8018a78:	80fb      	strh	r3, [r7, #6]
 8018a7a:	4603      	mov	r3, r0
 8018a7c:	80bb      	strh	r3, [r7, #4]
 8018a7e:	460b      	mov	r3, r1
 8018a80:	807b      	strh	r3, [r7, #2]
 8018a82:	4613      	mov	r3, r2
 8018a84:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8018a86:	88fb      	ldrh	r3, [r7, #6]
 8018a88:	0a1b      	lsrs	r3, r3, #8
 8018a8a:	b29b      	uxth	r3, r3
 8018a8c:	b2db      	uxtb	r3, r3
 8018a8e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8018a90:	88fb      	ldrh	r3, [r7, #6]
 8018a92:	b2db      	uxtb	r3, r3
 8018a94:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8018a96:	88bb      	ldrh	r3, [r7, #4]
 8018a98:	0a1b      	lsrs	r3, r3, #8
 8018a9a:	b29b      	uxth	r3, r3
 8018a9c:	b2db      	uxtb	r3, r3
 8018a9e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8018aa0:	88bb      	ldrh	r3, [r7, #4]
 8018aa2:	b2db      	uxtb	r3, r3
 8018aa4:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8018aa6:	887b      	ldrh	r3, [r7, #2]
 8018aa8:	0a1b      	lsrs	r3, r3, #8
 8018aaa:	b29b      	uxth	r3, r3
 8018aac:	b2db      	uxtb	r3, r3
 8018aae:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8018ab0:	887b      	ldrh	r3, [r7, #2]
 8018ab2:	b2db      	uxtb	r3, r3
 8018ab4:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8018ab6:	883b      	ldrh	r3, [r7, #0]
 8018ab8:	0a1b      	lsrs	r3, r3, #8
 8018aba:	b29b      	uxth	r3, r3
 8018abc:	b2db      	uxtb	r3, r3
 8018abe:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8018ac0:	883b      	ldrh	r3, [r7, #0]
 8018ac2:	b2db      	uxtb	r3, r3
 8018ac4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8018ac6:	f107 0308 	add.w	r3, r7, #8
 8018aca:	2208      	movs	r2, #8
 8018acc:	4619      	mov	r1, r3
 8018ace:	2008      	movs	r0, #8
 8018ad0:	f000 fbb8 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018ad4:	bf00      	nop
 8018ad6:	3714      	adds	r7, #20
 8018ad8:	46bd      	mov	sp, r7
 8018ada:	bd90      	pop	{r4, r7, pc}

08018adc <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8018adc:	b580      	push	{r7, lr}
 8018ade:	b084      	sub	sp, #16
 8018ae0:	af00      	add	r7, sp, #0
 8018ae2:	4603      	mov	r3, r0
 8018ae4:	6039      	str	r1, [r7, #0]
 8018ae6:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8018ae8:	79fb      	ldrb	r3, [r7, #7]
 8018aea:	f003 0307 	and.w	r3, r3, #7
 8018aee:	b2db      	uxtb	r3, r3
 8018af0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8018af2:	683b      	ldr	r3, [r7, #0]
 8018af4:	0c1b      	lsrs	r3, r3, #16
 8018af6:	b2db      	uxtb	r3, r3
 8018af8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8018afa:	683b      	ldr	r3, [r7, #0]
 8018afc:	0a1b      	lsrs	r3, r3, #8
 8018afe:	b2db      	uxtb	r3, r3
 8018b00:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8018b02:	683b      	ldr	r3, [r7, #0]
 8018b04:	b2db      	uxtb	r3, r3
 8018b06:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8018b08:	f107 030c 	add.w	r3, r7, #12
 8018b0c:	2204      	movs	r2, #4
 8018b0e:	4619      	mov	r1, r3
 8018b10:	2097      	movs	r0, #151	; 0x97
 8018b12:	f000 fb97 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018b16:	bf00      	nop
 8018b18:	3710      	adds	r7, #16
 8018b1a:	46bd      	mov	sp, r7
 8018b1c:	bd80      	pop	{r7, pc}
	...

08018b20 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8018b20:	b5b0      	push	{r4, r5, r7, lr}
 8018b22:	b084      	sub	sp, #16
 8018b24:	af00      	add	r7, sp, #0
 8018b26:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8018b28:	2300      	movs	r3, #0
 8018b2a:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 8018b2c:	4b1b      	ldr	r3, [pc, #108]	; (8018b9c <SUBGRF_SetRfFrequency+0x7c>)
 8018b2e:	781b      	ldrb	r3, [r3, #0]
 8018b30:	f083 0301 	eor.w	r3, r3, #1
 8018b34:	b2db      	uxtb	r3, r3
 8018b36:	2b00      	cmp	r3, #0
 8018b38:	d005      	beq.n	8018b46 <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 8018b3a:	6878      	ldr	r0, [r7, #4]
 8018b3c:	f7ff ff2c 	bl	8018998 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8018b40:	4b16      	ldr	r3, [pc, #88]	; (8018b9c <SUBGRF_SetRfFrequency+0x7c>)
 8018b42:	2201      	movs	r2, #1
 8018b44:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8018b46:	687b      	ldr	r3, [r7, #4]
 8018b48:	461a      	mov	r2, r3
 8018b4a:	f04f 0300 	mov.w	r3, #0
 8018b4e:	09d5      	lsrs	r5, r2, #7
 8018b50:	0654      	lsls	r4, r2, #25
 8018b52:	4a13      	ldr	r2, [pc, #76]	; (8018ba0 <SUBGRF_SetRfFrequency+0x80>)
 8018b54:	f04f 0300 	mov.w	r3, #0
 8018b58:	4620      	mov	r0, r4
 8018b5a:	4629      	mov	r1, r5
 8018b5c:	f7e7 fffe 	bl	8000b5c <__aeabi_uldivmod>
 8018b60:	4602      	mov	r2, r0
 8018b62:	460b      	mov	r3, r1
 8018b64:	4613      	mov	r3, r2
 8018b66:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8018b68:	68fb      	ldr	r3, [r7, #12]
 8018b6a:	0e1b      	lsrs	r3, r3, #24
 8018b6c:	b2db      	uxtb	r3, r3
 8018b6e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8018b70:	68fb      	ldr	r3, [r7, #12]
 8018b72:	0c1b      	lsrs	r3, r3, #16
 8018b74:	b2db      	uxtb	r3, r3
 8018b76:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8018b78:	68fb      	ldr	r3, [r7, #12]
 8018b7a:	0a1b      	lsrs	r3, r3, #8
 8018b7c:	b2db      	uxtb	r3, r3
 8018b7e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8018b80:	68fb      	ldr	r3, [r7, #12]
 8018b82:	b2db      	uxtb	r3, r3
 8018b84:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8018b86:	f107 0308 	add.w	r3, r7, #8
 8018b8a:	2204      	movs	r2, #4
 8018b8c:	4619      	mov	r1, r3
 8018b8e:	2086      	movs	r0, #134	; 0x86
 8018b90:	f000 fb58 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018b94:	bf00      	nop
 8018b96:	3710      	adds	r7, #16
 8018b98:	46bd      	mov	sp, r7
 8018b9a:	bdb0      	pop	{r4, r5, r7, pc}
 8018b9c:	20000ee4 	.word	0x20000ee4
 8018ba0:	01e84800 	.word	0x01e84800

08018ba4 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8018ba4:	b580      	push	{r7, lr}
 8018ba6:	b082      	sub	sp, #8
 8018ba8:	af00      	add	r7, sp, #0
 8018baa:	4603      	mov	r3, r0
 8018bac:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8018bae:	79fa      	ldrb	r2, [r7, #7]
 8018bb0:	4b09      	ldr	r3, [pc, #36]	; (8018bd8 <SUBGRF_SetPacketType+0x34>)
 8018bb2:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8018bb4:	79fb      	ldrb	r3, [r7, #7]
 8018bb6:	2b00      	cmp	r3, #0
 8018bb8:	d104      	bne.n	8018bc4 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8018bba:	2100      	movs	r1, #0
 8018bbc:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8018bc0:	f000 fa90 	bl	80190e4 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8018bc4:	1dfb      	adds	r3, r7, #7
 8018bc6:	2201      	movs	r2, #1
 8018bc8:	4619      	mov	r1, r3
 8018bca:	208a      	movs	r0, #138	; 0x8a
 8018bcc:	f000 fb3a 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018bd0:	bf00      	nop
 8018bd2:	3708      	adds	r7, #8
 8018bd4:	46bd      	mov	sp, r7
 8018bd6:	bd80      	pop	{r7, pc}
 8018bd8:	20000edd 	.word	0x20000edd

08018bdc <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8018bdc:	b480      	push	{r7}
 8018bde:	af00      	add	r7, sp, #0
    return PacketType;
 8018be0:	4b02      	ldr	r3, [pc, #8]	; (8018bec <SUBGRF_GetPacketType+0x10>)
 8018be2:	781b      	ldrb	r3, [r3, #0]
}
 8018be4:	4618      	mov	r0, r3
 8018be6:	46bd      	mov	sp, r7
 8018be8:	bc80      	pop	{r7}
 8018bea:	4770      	bx	lr
 8018bec:	20000edd 	.word	0x20000edd

08018bf0 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8018bf0:	b580      	push	{r7, lr}
 8018bf2:	b084      	sub	sp, #16
 8018bf4:	af00      	add	r7, sp, #0
 8018bf6:	4603      	mov	r3, r0
 8018bf8:	71fb      	strb	r3, [r7, #7]
 8018bfa:	460b      	mov	r3, r1
 8018bfc:	71bb      	strb	r3, [r7, #6]
 8018bfe:	4613      	mov	r3, r2
 8018c00:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8018c02:	79fb      	ldrb	r3, [r7, #7]
 8018c04:	2b01      	cmp	r3, #1
 8018c06:	d124      	bne.n	8018c52 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8018c08:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018c0c:	2b0f      	cmp	r3, #15
 8018c0e:	d106      	bne.n	8018c1e <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8018c10:	2301      	movs	r3, #1
 8018c12:	2201      	movs	r2, #1
 8018c14:	2100      	movs	r1, #0
 8018c16:	2006      	movs	r0, #6
 8018c18:	f7ff ff04 	bl	8018a24 <SUBGRF_SetPaConfig>
 8018c1c:	e005      	b.n	8018c2a <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 8018c1e:	2301      	movs	r3, #1
 8018c20:	2201      	movs	r2, #1
 8018c22:	2100      	movs	r1, #0
 8018c24:	2004      	movs	r0, #4
 8018c26:	f7ff fefd 	bl	8018a24 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 8018c2a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018c2e:	2b0d      	cmp	r3, #13
 8018c30:	dd02      	ble.n	8018c38 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 8018c32:	230e      	movs	r3, #14
 8018c34:	71bb      	strb	r3, [r7, #6]
 8018c36:	e006      	b.n	8018c46 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8018c38:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018c3c:	f113 0f11 	cmn.w	r3, #17
 8018c40:	da01      	bge.n	8018c46 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 8018c42:	23ef      	movs	r3, #239	; 0xef
 8018c44:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 8018c46:	2118      	movs	r1, #24
 8018c48:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8018c4c:	f000 fa4a 	bl	80190e4 <SUBGRF_WriteRegister>
 8018c50:	e025      	b.n	8018c9e <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 8018c52:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8018c56:	f000 fa59 	bl	801910c <SUBGRF_ReadRegister>
 8018c5a:	4603      	mov	r3, r0
 8018c5c:	f043 031e 	orr.w	r3, r3, #30
 8018c60:	b2db      	uxtb	r3, r3
 8018c62:	4619      	mov	r1, r3
 8018c64:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8018c68:	f000 fa3c 	bl	80190e4 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 8018c6c:	2301      	movs	r3, #1
 8018c6e:	2200      	movs	r2, #0
 8018c70:	2107      	movs	r1, #7
 8018c72:	2004      	movs	r0, #4
 8018c74:	f7ff fed6 	bl	8018a24 <SUBGRF_SetPaConfig>
        if( power > 22 )
 8018c78:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018c7c:	2b16      	cmp	r3, #22
 8018c7e:	dd02      	ble.n	8018c86 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8018c80:	2316      	movs	r3, #22
 8018c82:	71bb      	strb	r3, [r7, #6]
 8018c84:	e006      	b.n	8018c94 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 8018c86:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018c8a:	f113 0f09 	cmn.w	r3, #9
 8018c8e:	da01      	bge.n	8018c94 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8018c90:	23f7      	movs	r3, #247	; 0xf7
 8018c92:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8018c94:	2138      	movs	r1, #56	; 0x38
 8018c96:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8018c9a:	f000 fa23 	bl	80190e4 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8018c9e:	79bb      	ldrb	r3, [r7, #6]
 8018ca0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 8018ca2:	797b      	ldrb	r3, [r7, #5]
 8018ca4:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8018ca6:	f107 030c 	add.w	r3, r7, #12
 8018caa:	2202      	movs	r2, #2
 8018cac:	4619      	mov	r1, r3
 8018cae:	208e      	movs	r0, #142	; 0x8e
 8018cb0:	f000 fac8 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018cb4:	bf00      	nop
 8018cb6:	3710      	adds	r7, #16
 8018cb8:	46bd      	mov	sp, r7
 8018cba:	bd80      	pop	{r7, pc}

08018cbc <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8018cbc:	b5b0      	push	{r4, r5, r7, lr}
 8018cbe:	b086      	sub	sp, #24
 8018cc0:	af00      	add	r7, sp, #0
 8018cc2:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8018cc4:	2300      	movs	r3, #0
 8018cc6:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8018cc8:	4a5e      	ldr	r2, [pc, #376]	; (8018e44 <SUBGRF_SetModulationParams+0x188>)
 8018cca:	f107 0308 	add.w	r3, r7, #8
 8018cce:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018cd2:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8018cd6:	687b      	ldr	r3, [r7, #4]
 8018cd8:	781a      	ldrb	r2, [r3, #0]
 8018cda:	4b5b      	ldr	r3, [pc, #364]	; (8018e48 <SUBGRF_SetModulationParams+0x18c>)
 8018cdc:	781b      	ldrb	r3, [r3, #0]
 8018cde:	429a      	cmp	r2, r3
 8018ce0:	d004      	beq.n	8018cec <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8018ce2:	687b      	ldr	r3, [r7, #4]
 8018ce4:	781b      	ldrb	r3, [r3, #0]
 8018ce6:	4618      	mov	r0, r3
 8018ce8:	f7ff ff5c 	bl	8018ba4 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8018cec:	687b      	ldr	r3, [r7, #4]
 8018cee:	781b      	ldrb	r3, [r3, #0]
 8018cf0:	2b03      	cmp	r3, #3
 8018cf2:	f200 80a2 	bhi.w	8018e3a <SUBGRF_SetModulationParams+0x17e>
 8018cf6:	a201      	add	r2, pc, #4	; (adr r2, 8018cfc <SUBGRF_SetModulationParams+0x40>)
 8018cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018cfc:	08018d0d 	.word	0x08018d0d
 8018d00:	08018dc9 	.word	0x08018dc9
 8018d04:	08018d8b 	.word	0x08018d8b
 8018d08:	08018df7 	.word	0x08018df7
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8018d0c:	2308      	movs	r3, #8
 8018d0e:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8018d10:	687b      	ldr	r3, [r7, #4]
 8018d12:	685b      	ldr	r3, [r3, #4]
 8018d14:	4a4d      	ldr	r2, [pc, #308]	; (8018e4c <SUBGRF_SetModulationParams+0x190>)
 8018d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8018d1a:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018d1c:	697b      	ldr	r3, [r7, #20]
 8018d1e:	0c1b      	lsrs	r3, r3, #16
 8018d20:	b2db      	uxtb	r3, r3
 8018d22:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018d24:	697b      	ldr	r3, [r7, #20]
 8018d26:	0a1b      	lsrs	r3, r3, #8
 8018d28:	b2db      	uxtb	r3, r3
 8018d2a:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018d2c:	697b      	ldr	r3, [r7, #20]
 8018d2e:	b2db      	uxtb	r3, r3
 8018d30:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8018d32:	687b      	ldr	r3, [r7, #4]
 8018d34:	7b1b      	ldrb	r3, [r3, #12]
 8018d36:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8018d38:	687b      	ldr	r3, [r7, #4]
 8018d3a:	7b5b      	ldrb	r3, [r3, #13]
 8018d3c:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8018d3e:	687b      	ldr	r3, [r7, #4]
 8018d40:	689b      	ldr	r3, [r3, #8]
 8018d42:	461a      	mov	r2, r3
 8018d44:	f04f 0300 	mov.w	r3, #0
 8018d48:	09d5      	lsrs	r5, r2, #7
 8018d4a:	0654      	lsls	r4, r2, #25
 8018d4c:	4a40      	ldr	r2, [pc, #256]	; (8018e50 <SUBGRF_SetModulationParams+0x194>)
 8018d4e:	f04f 0300 	mov.w	r3, #0
 8018d52:	4620      	mov	r0, r4
 8018d54:	4629      	mov	r1, r5
 8018d56:	f7e7 ff01 	bl	8000b5c <__aeabi_uldivmod>
 8018d5a:	4602      	mov	r2, r0
 8018d5c:	460b      	mov	r3, r1
 8018d5e:	4613      	mov	r3, r2
 8018d60:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8018d62:	697b      	ldr	r3, [r7, #20]
 8018d64:	0c1b      	lsrs	r3, r3, #16
 8018d66:	b2db      	uxtb	r3, r3
 8018d68:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8018d6a:	697b      	ldr	r3, [r7, #20]
 8018d6c:	0a1b      	lsrs	r3, r3, #8
 8018d6e:	b2db      	uxtb	r3, r3
 8018d70:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8018d72:	697b      	ldr	r3, [r7, #20]
 8018d74:	b2db      	uxtb	r3, r3
 8018d76:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018d78:	7cfb      	ldrb	r3, [r7, #19]
 8018d7a:	b29a      	uxth	r2, r3
 8018d7c:	f107 0308 	add.w	r3, r7, #8
 8018d80:	4619      	mov	r1, r3
 8018d82:	208b      	movs	r0, #139	; 0x8b
 8018d84:	f000 fa5e 	bl	8019244 <SUBGRF_WriteCommand>
        break;
 8018d88:	e058      	b.n	8018e3c <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 8018d8a:	2304      	movs	r3, #4
 8018d8c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8018d8e:	687b      	ldr	r3, [r7, #4]
 8018d90:	691b      	ldr	r3, [r3, #16]
 8018d92:	4a2e      	ldr	r2, [pc, #184]	; (8018e4c <SUBGRF_SetModulationParams+0x190>)
 8018d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8018d98:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018d9a:	697b      	ldr	r3, [r7, #20]
 8018d9c:	0c1b      	lsrs	r3, r3, #16
 8018d9e:	b2db      	uxtb	r3, r3
 8018da0:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018da2:	697b      	ldr	r3, [r7, #20]
 8018da4:	0a1b      	lsrs	r3, r3, #8
 8018da6:	b2db      	uxtb	r3, r3
 8018da8:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018daa:	697b      	ldr	r3, [r7, #20]
 8018dac:	b2db      	uxtb	r3, r3
 8018dae:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8018db0:	687b      	ldr	r3, [r7, #4]
 8018db2:	7d1b      	ldrb	r3, [r3, #20]
 8018db4:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018db6:	7cfb      	ldrb	r3, [r7, #19]
 8018db8:	b29a      	uxth	r2, r3
 8018dba:	f107 0308 	add.w	r3, r7, #8
 8018dbe:	4619      	mov	r1, r3
 8018dc0:	208b      	movs	r0, #139	; 0x8b
 8018dc2:	f000 fa3f 	bl	8019244 <SUBGRF_WriteCommand>
        break;
 8018dc6:	e039      	b.n	8018e3c <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 8018dc8:	2304      	movs	r3, #4
 8018dca:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8018dcc:	687b      	ldr	r3, [r7, #4]
 8018dce:	7e1b      	ldrb	r3, [r3, #24]
 8018dd0:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8018dd2:	687b      	ldr	r3, [r7, #4]
 8018dd4:	7e5b      	ldrb	r3, [r3, #25]
 8018dd6:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	7e9b      	ldrb	r3, [r3, #26]
 8018ddc:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8018dde:	687b      	ldr	r3, [r7, #4]
 8018de0:	7edb      	ldrb	r3, [r3, #27]
 8018de2:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018de4:	7cfb      	ldrb	r3, [r7, #19]
 8018de6:	b29a      	uxth	r2, r3
 8018de8:	f107 0308 	add.w	r3, r7, #8
 8018dec:	4619      	mov	r1, r3
 8018dee:	208b      	movs	r0, #139	; 0x8b
 8018df0:	f000 fa28 	bl	8019244 <SUBGRF_WriteCommand>

        break;
 8018df4:	e022      	b.n	8018e3c <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 8018df6:	2305      	movs	r3, #5
 8018df8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8018dfa:	687b      	ldr	r3, [r7, #4]
 8018dfc:	685b      	ldr	r3, [r3, #4]
 8018dfe:	4a13      	ldr	r2, [pc, #76]	; (8018e4c <SUBGRF_SetModulationParams+0x190>)
 8018e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8018e04:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018e06:	697b      	ldr	r3, [r7, #20]
 8018e08:	0c1b      	lsrs	r3, r3, #16
 8018e0a:	b2db      	uxtb	r3, r3
 8018e0c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018e0e:	697b      	ldr	r3, [r7, #20]
 8018e10:	0a1b      	lsrs	r3, r3, #8
 8018e12:	b2db      	uxtb	r3, r3
 8018e14:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018e16:	697b      	ldr	r3, [r7, #20]
 8018e18:	b2db      	uxtb	r3, r3
 8018e1a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8018e1c:	687b      	ldr	r3, [r7, #4]
 8018e1e:	7b1b      	ldrb	r3, [r3, #12]
 8018e20:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8018e22:	687b      	ldr	r3, [r7, #4]
 8018e24:	7b5b      	ldrb	r3, [r3, #13]
 8018e26:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018e28:	7cfb      	ldrb	r3, [r7, #19]
 8018e2a:	b29a      	uxth	r2, r3
 8018e2c:	f107 0308 	add.w	r3, r7, #8
 8018e30:	4619      	mov	r1, r3
 8018e32:	208b      	movs	r0, #139	; 0x8b
 8018e34:	f000 fa06 	bl	8019244 <SUBGRF_WriteCommand>
        break;
 8018e38:	e000      	b.n	8018e3c <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 8018e3a:	bf00      	nop
    }
}
 8018e3c:	bf00      	nop
 8018e3e:	3718      	adds	r7, #24
 8018e40:	46bd      	mov	sp, r7
 8018e42:	bdb0      	pop	{r4, r5, r7, pc}
 8018e44:	0801b56c 	.word	0x0801b56c
 8018e48:	20000edd 	.word	0x20000edd
 8018e4c:	3d090000 	.word	0x3d090000
 8018e50:	01e84800 	.word	0x01e84800

08018e54 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8018e54:	b580      	push	{r7, lr}
 8018e56:	b086      	sub	sp, #24
 8018e58:	af00      	add	r7, sp, #0
 8018e5a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8018e5c:	2300      	movs	r3, #0
 8018e5e:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8018e60:	4a48      	ldr	r2, [pc, #288]	; (8018f84 <SUBGRF_SetPacketParams+0x130>)
 8018e62:	f107 030c 	add.w	r3, r7, #12
 8018e66:	ca07      	ldmia	r2, {r0, r1, r2}
 8018e68:	c303      	stmia	r3!, {r0, r1}
 8018e6a:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8018e6c:	687b      	ldr	r3, [r7, #4]
 8018e6e:	781a      	ldrb	r2, [r3, #0]
 8018e70:	4b45      	ldr	r3, [pc, #276]	; (8018f88 <SUBGRF_SetPacketParams+0x134>)
 8018e72:	781b      	ldrb	r3, [r3, #0]
 8018e74:	429a      	cmp	r2, r3
 8018e76:	d004      	beq.n	8018e82 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8018e78:	687b      	ldr	r3, [r7, #4]
 8018e7a:	781b      	ldrb	r3, [r3, #0]
 8018e7c:	4618      	mov	r0, r3
 8018e7e:	f7ff fe91 	bl	8018ba4 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8018e82:	687b      	ldr	r3, [r7, #4]
 8018e84:	781b      	ldrb	r3, [r3, #0]
 8018e86:	2b03      	cmp	r3, #3
 8018e88:	d878      	bhi.n	8018f7c <SUBGRF_SetPacketParams+0x128>
 8018e8a:	a201      	add	r2, pc, #4	; (adr r2, 8018e90 <SUBGRF_SetPacketParams+0x3c>)
 8018e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018e90:	08018ea1 	.word	0x08018ea1
 8018e94:	08018f31 	.word	0x08018f31
 8018e98:	08018f25 	.word	0x08018f25
 8018e9c:	08018ea1 	.word	0x08018ea1
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8018ea0:	687b      	ldr	r3, [r7, #4]
 8018ea2:	7a5b      	ldrb	r3, [r3, #9]
 8018ea4:	2bf1      	cmp	r3, #241	; 0xf1
 8018ea6:	d10a      	bne.n	8018ebe <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8018ea8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8018eac:	f7ff fb20 	bl	80184f0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8018eb0:	f248 0005 	movw	r0, #32773	; 0x8005
 8018eb4:	f7ff fb3c 	bl	8018530 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8018eb8:	2302      	movs	r3, #2
 8018eba:	75bb      	strb	r3, [r7, #22]
 8018ebc:	e011      	b.n	8018ee2 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8018ebe:	687b      	ldr	r3, [r7, #4]
 8018ec0:	7a5b      	ldrb	r3, [r3, #9]
 8018ec2:	2bf2      	cmp	r3, #242	; 0xf2
 8018ec4:	d10a      	bne.n	8018edc <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8018ec6:	f641 500f 	movw	r0, #7439	; 0x1d0f
 8018eca:	f7ff fb11 	bl	80184f0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8018ece:	f241 0021 	movw	r0, #4129	; 0x1021
 8018ed2:	f7ff fb2d 	bl	8018530 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8018ed6:	2306      	movs	r3, #6
 8018ed8:	75bb      	strb	r3, [r7, #22]
 8018eda:	e002      	b.n	8018ee2 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8018edc:	687b      	ldr	r3, [r7, #4]
 8018ede:	7a5b      	ldrb	r3, [r3, #9]
 8018ee0:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8018ee2:	2309      	movs	r3, #9
 8018ee4:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8018ee6:	687b      	ldr	r3, [r7, #4]
 8018ee8:	885b      	ldrh	r3, [r3, #2]
 8018eea:	0a1b      	lsrs	r3, r3, #8
 8018eec:	b29b      	uxth	r3, r3
 8018eee:	b2db      	uxtb	r3, r3
 8018ef0:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8018ef2:	687b      	ldr	r3, [r7, #4]
 8018ef4:	885b      	ldrh	r3, [r3, #2]
 8018ef6:	b2db      	uxtb	r3, r3
 8018ef8:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8018efa:	687b      	ldr	r3, [r7, #4]
 8018efc:	791b      	ldrb	r3, [r3, #4]
 8018efe:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8018f00:	687b      	ldr	r3, [r7, #4]
 8018f02:	795b      	ldrb	r3, [r3, #5]
 8018f04:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8018f06:	687b      	ldr	r3, [r7, #4]
 8018f08:	799b      	ldrb	r3, [r3, #6]
 8018f0a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8018f0c:	687b      	ldr	r3, [r7, #4]
 8018f0e:	79db      	ldrb	r3, [r3, #7]
 8018f10:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8018f12:	687b      	ldr	r3, [r7, #4]
 8018f14:	7a1b      	ldrb	r3, [r3, #8]
 8018f16:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8018f18:	7dbb      	ldrb	r3, [r7, #22]
 8018f1a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8018f1c:	687b      	ldr	r3, [r7, #4]
 8018f1e:	7a9b      	ldrb	r3, [r3, #10]
 8018f20:	753b      	strb	r3, [r7, #20]
        break;
 8018f22:	e022      	b.n	8018f6a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8018f24:	2301      	movs	r3, #1
 8018f26:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8018f28:	687b      	ldr	r3, [r7, #4]
 8018f2a:	7b1b      	ldrb	r3, [r3, #12]
 8018f2c:	733b      	strb	r3, [r7, #12]
        break;
 8018f2e:	e01c      	b.n	8018f6a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8018f30:	2306      	movs	r3, #6
 8018f32:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8018f34:	687b      	ldr	r3, [r7, #4]
 8018f36:	89db      	ldrh	r3, [r3, #14]
 8018f38:	0a1b      	lsrs	r3, r3, #8
 8018f3a:	b29b      	uxth	r3, r3
 8018f3c:	b2db      	uxtb	r3, r3
 8018f3e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8018f40:	687b      	ldr	r3, [r7, #4]
 8018f42:	89db      	ldrh	r3, [r3, #14]
 8018f44:	b2db      	uxtb	r3, r3
 8018f46:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8018f48:	687b      	ldr	r3, [r7, #4]
 8018f4a:	7c1a      	ldrb	r2, [r3, #16]
 8018f4c:	4b0f      	ldr	r3, [pc, #60]	; (8018f8c <SUBGRF_SetPacketParams+0x138>)
 8018f4e:	4611      	mov	r1, r2
 8018f50:	7019      	strb	r1, [r3, #0]
 8018f52:	4613      	mov	r3, r2
 8018f54:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8018f56:	687b      	ldr	r3, [r7, #4]
 8018f58:	7c5b      	ldrb	r3, [r3, #17]
 8018f5a:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8018f5c:	687b      	ldr	r3, [r7, #4]
 8018f5e:	7c9b      	ldrb	r3, [r3, #18]
 8018f60:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8018f62:	687b      	ldr	r3, [r7, #4]
 8018f64:	7cdb      	ldrb	r3, [r3, #19]
 8018f66:	747b      	strb	r3, [r7, #17]
        break;
 8018f68:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8018f6a:	7dfb      	ldrb	r3, [r7, #23]
 8018f6c:	b29a      	uxth	r2, r3
 8018f6e:	f107 030c 	add.w	r3, r7, #12
 8018f72:	4619      	mov	r1, r3
 8018f74:	208c      	movs	r0, #140	; 0x8c
 8018f76:	f000 f965 	bl	8019244 <SUBGRF_WriteCommand>
 8018f7a:	e000      	b.n	8018f7e <SUBGRF_SetPacketParams+0x12a>
        return;
 8018f7c:	bf00      	nop
}
 8018f7e:	3718      	adds	r7, #24
 8018f80:	46bd      	mov	sp, r7
 8018f82:	bd80      	pop	{r7, pc}
 8018f84:	0801b574 	.word	0x0801b574
 8018f88:	20000edd 	.word	0x20000edd
 8018f8c:	20000ede 	.word	0x20000ede

08018f90 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8018f90:	b580      	push	{r7, lr}
 8018f92:	b084      	sub	sp, #16
 8018f94:	af00      	add	r7, sp, #0
 8018f96:	4603      	mov	r3, r0
 8018f98:	460a      	mov	r2, r1
 8018f9a:	71fb      	strb	r3, [r7, #7]
 8018f9c:	4613      	mov	r3, r2
 8018f9e:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8018fa0:	79fb      	ldrb	r3, [r7, #7]
 8018fa2:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8018fa4:	79bb      	ldrb	r3, [r7, #6]
 8018fa6:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8018fa8:	f107 030c 	add.w	r3, r7, #12
 8018fac:	2202      	movs	r2, #2
 8018fae:	4619      	mov	r1, r3
 8018fb0:	208f      	movs	r0, #143	; 0x8f
 8018fb2:	f000 f947 	bl	8019244 <SUBGRF_WriteCommand>
}
 8018fb6:	bf00      	nop
 8018fb8:	3710      	adds	r7, #16
 8018fba:	46bd      	mov	sp, r7
 8018fbc:	bd80      	pop	{r7, pc}

08018fbe <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8018fbe:	b580      	push	{r7, lr}
 8018fc0:	b082      	sub	sp, #8
 8018fc2:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 8018fc4:	2300      	movs	r3, #0
 8018fc6:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8018fc8:	1d3b      	adds	r3, r7, #4
 8018fca:	2201      	movs	r2, #1
 8018fcc:	4619      	mov	r1, r3
 8018fce:	2015      	movs	r0, #21
 8018fd0:	f000 f95a 	bl	8019288 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 8018fd4:	793b      	ldrb	r3, [r7, #4]
 8018fd6:	425b      	negs	r3, r3
 8018fd8:	105b      	asrs	r3, r3, #1
 8018fda:	71fb      	strb	r3, [r7, #7]
    return rssi;
 8018fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8018fe0:	4618      	mov	r0, r3
 8018fe2:	3708      	adds	r7, #8
 8018fe4:	46bd      	mov	sp, r7
 8018fe6:	bd80      	pop	{r7, pc}

08018fe8 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8018fe8:	b580      	push	{r7, lr}
 8018fea:	b084      	sub	sp, #16
 8018fec:	af00      	add	r7, sp, #0
 8018fee:	6078      	str	r0, [r7, #4]
 8018ff0:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8018ff2:	f107 030c 	add.w	r3, r7, #12
 8018ff6:	2202      	movs	r2, #2
 8018ff8:	4619      	mov	r1, r3
 8018ffa:	2013      	movs	r0, #19
 8018ffc:	f000 f944 	bl	8019288 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8019000:	f7ff fdec 	bl	8018bdc <SUBGRF_GetPacketType>
 8019004:	4603      	mov	r3, r0
 8019006:	2b01      	cmp	r3, #1
 8019008:	d10d      	bne.n	8019026 <SUBGRF_GetRxBufferStatus+0x3e>
 801900a:	4b0c      	ldr	r3, [pc, #48]	; (801903c <SUBGRF_GetRxBufferStatus+0x54>)
 801900c:	781b      	ldrb	r3, [r3, #0]
 801900e:	b2db      	uxtb	r3, r3
 8019010:	2b01      	cmp	r3, #1
 8019012:	d108      	bne.n	8019026 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8019014:	f240 7002 	movw	r0, #1794	; 0x702
 8019018:	f000 f878 	bl	801910c <SUBGRF_ReadRegister>
 801901c:	4603      	mov	r3, r0
 801901e:	461a      	mov	r2, r3
 8019020:	687b      	ldr	r3, [r7, #4]
 8019022:	701a      	strb	r2, [r3, #0]
 8019024:	e002      	b.n	801902c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8019026:	7b3a      	ldrb	r2, [r7, #12]
 8019028:	687b      	ldr	r3, [r7, #4]
 801902a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801902c:	7b7a      	ldrb	r2, [r7, #13]
 801902e:	683b      	ldr	r3, [r7, #0]
 8019030:	701a      	strb	r2, [r3, #0]
}
 8019032:	bf00      	nop
 8019034:	3710      	adds	r7, #16
 8019036:	46bd      	mov	sp, r7
 8019038:	bd80      	pop	{r7, pc}
 801903a:	bf00      	nop
 801903c:	20000ede 	.word	0x20000ede

08019040 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8019040:	b580      	push	{r7, lr}
 8019042:	b084      	sub	sp, #16
 8019044:	af00      	add	r7, sp, #0
 8019046:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8019048:	f107 030c 	add.w	r3, r7, #12
 801904c:	2203      	movs	r2, #3
 801904e:	4619      	mov	r1, r3
 8019050:	2014      	movs	r0, #20
 8019052:	f000 f919 	bl	8019288 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8019056:	f7ff fdc1 	bl	8018bdc <SUBGRF_GetPacketType>
 801905a:	4603      	mov	r3, r0
 801905c:	461a      	mov	r2, r3
 801905e:	687b      	ldr	r3, [r7, #4]
 8019060:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8019062:	687b      	ldr	r3, [r7, #4]
 8019064:	781b      	ldrb	r3, [r3, #0]
 8019066:	2b00      	cmp	r3, #0
 8019068:	d002      	beq.n	8019070 <SUBGRF_GetPacketStatus+0x30>
 801906a:	2b01      	cmp	r3, #1
 801906c:	d013      	beq.n	8019096 <SUBGRF_GetPacketStatus+0x56>
 801906e:	e02a      	b.n	80190c6 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8019070:	7b3a      	ldrb	r2, [r7, #12]
 8019072:	687b      	ldr	r3, [r7, #4]
 8019074:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8019076:	7b7b      	ldrb	r3, [r7, #13]
 8019078:	425b      	negs	r3, r3
 801907a:	105b      	asrs	r3, r3, #1
 801907c:	b25a      	sxtb	r2, r3
 801907e:	687b      	ldr	r3, [r7, #4]
 8019080:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8019082:	7bbb      	ldrb	r3, [r7, #14]
 8019084:	425b      	negs	r3, r3
 8019086:	105b      	asrs	r3, r3, #1
 8019088:	b25a      	sxtb	r2, r3
 801908a:	687b      	ldr	r3, [r7, #4]
 801908c:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801908e:	687b      	ldr	r3, [r7, #4]
 8019090:	2200      	movs	r2, #0
 8019092:	609a      	str	r2, [r3, #8]
            break;
 8019094:	e020      	b.n	80190d8 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8019096:	7b3b      	ldrb	r3, [r7, #12]
 8019098:	425b      	negs	r3, r3
 801909a:	105b      	asrs	r3, r3, #1
 801909c:	b25a      	sxtb	r2, r3
 801909e:	687b      	ldr	r3, [r7, #4]
 80190a0:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 80190a2:	7b7b      	ldrb	r3, [r7, #13]
 80190a4:	b25b      	sxtb	r3, r3
 80190a6:	3302      	adds	r3, #2
 80190a8:	109b      	asrs	r3, r3, #2
 80190aa:	b25a      	sxtb	r2, r3
 80190ac:	687b      	ldr	r3, [r7, #4]
 80190ae:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 80190b0:	7bbb      	ldrb	r3, [r7, #14]
 80190b2:	425b      	negs	r3, r3
 80190b4:	105b      	asrs	r3, r3, #1
 80190b6:	b25a      	sxtb	r2, r3
 80190b8:	687b      	ldr	r3, [r7, #4]
 80190ba:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80190bc:	4b08      	ldr	r3, [pc, #32]	; (80190e0 <SUBGRF_GetPacketStatus+0xa0>)
 80190be:	681a      	ldr	r2, [r3, #0]
 80190c0:	687b      	ldr	r3, [r7, #4]
 80190c2:	611a      	str	r2, [r3, #16]
            break;
 80190c4:	e008      	b.n	80190d8 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 80190c6:	2214      	movs	r2, #20
 80190c8:	2100      	movs	r1, #0
 80190ca:	6878      	ldr	r0, [r7, #4]
 80190cc:	f000 fbbf 	bl	801984e <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 80190d0:	687b      	ldr	r3, [r7, #4]
 80190d2:	220f      	movs	r2, #15
 80190d4:	701a      	strb	r2, [r3, #0]
            break;
 80190d6:	bf00      	nop
    }
}
 80190d8:	bf00      	nop
 80190da:	3710      	adds	r7, #16
 80190dc:	46bd      	mov	sp, r7
 80190de:	bd80      	pop	{r7, pc}
 80190e0:	20000ee0 	.word	0x20000ee0

080190e4 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 80190e4:	b580      	push	{r7, lr}
 80190e6:	b082      	sub	sp, #8
 80190e8:	af00      	add	r7, sp, #0
 80190ea:	4603      	mov	r3, r0
 80190ec:	460a      	mov	r2, r1
 80190ee:	80fb      	strh	r3, [r7, #6]
 80190f0:	4613      	mov	r3, r2
 80190f2:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 80190f4:	1d7a      	adds	r2, r7, #5
 80190f6:	88f9      	ldrh	r1, [r7, #6]
 80190f8:	2301      	movs	r3, #1
 80190fa:	4803      	ldr	r0, [pc, #12]	; (8019108 <SUBGRF_WriteRegister+0x24>)
 80190fc:	f7ee fb8c 	bl	8007818 <HAL_SUBGHZ_WriteRegisters>
}
 8019100:	bf00      	nop
 8019102:	3708      	adds	r7, #8
 8019104:	46bd      	mov	sp, r7
 8019106:	bd80      	pop	{r7, pc}
 8019108:	2000168c 	.word	0x2000168c

0801910c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801910c:	b580      	push	{r7, lr}
 801910e:	b084      	sub	sp, #16
 8019110:	af00      	add	r7, sp, #0
 8019112:	4603      	mov	r3, r0
 8019114:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8019116:	f107 020f 	add.w	r2, r7, #15
 801911a:	88f9      	ldrh	r1, [r7, #6]
 801911c:	2301      	movs	r3, #1
 801911e:	4804      	ldr	r0, [pc, #16]	; (8019130 <SUBGRF_ReadRegister+0x24>)
 8019120:	f7ee fbd9 	bl	80078d6 <HAL_SUBGHZ_ReadRegisters>
    return data;
 8019124:	7bfb      	ldrb	r3, [r7, #15]
}
 8019126:	4618      	mov	r0, r3
 8019128:	3710      	adds	r7, #16
 801912a:	46bd      	mov	sp, r7
 801912c:	bd80      	pop	{r7, pc}
 801912e:	bf00      	nop
 8019130:	2000168c 	.word	0x2000168c

08019134 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8019134:	b580      	push	{r7, lr}
 8019136:	b086      	sub	sp, #24
 8019138:	af00      	add	r7, sp, #0
 801913a:	4603      	mov	r3, r0
 801913c:	6039      	str	r1, [r7, #0]
 801913e:	80fb      	strh	r3, [r7, #6]
 8019140:	4613      	mov	r3, r2
 8019142:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019144:	f3ef 8310 	mrs	r3, PRIMASK
 8019148:	60fb      	str	r3, [r7, #12]
  return(result);
 801914a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801914c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801914e:	b672      	cpsid	i
}
 8019150:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8019152:	88bb      	ldrh	r3, [r7, #4]
 8019154:	88f9      	ldrh	r1, [r7, #6]
 8019156:	683a      	ldr	r2, [r7, #0]
 8019158:	4806      	ldr	r0, [pc, #24]	; (8019174 <SUBGRF_WriteRegisters+0x40>)
 801915a:	f7ee fb5d 	bl	8007818 <HAL_SUBGHZ_WriteRegisters>
 801915e:	697b      	ldr	r3, [r7, #20]
 8019160:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019162:	693b      	ldr	r3, [r7, #16]
 8019164:	f383 8810 	msr	PRIMASK, r3
}
 8019168:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801916a:	bf00      	nop
 801916c:	3718      	adds	r7, #24
 801916e:	46bd      	mov	sp, r7
 8019170:	bd80      	pop	{r7, pc}
 8019172:	bf00      	nop
 8019174:	2000168c 	.word	0x2000168c

08019178 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8019178:	b580      	push	{r7, lr}
 801917a:	b086      	sub	sp, #24
 801917c:	af00      	add	r7, sp, #0
 801917e:	4603      	mov	r3, r0
 8019180:	6039      	str	r1, [r7, #0]
 8019182:	80fb      	strh	r3, [r7, #6]
 8019184:	4613      	mov	r3, r2
 8019186:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019188:	f3ef 8310 	mrs	r3, PRIMASK
 801918c:	60fb      	str	r3, [r7, #12]
  return(result);
 801918e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8019190:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019192:	b672      	cpsid	i
}
 8019194:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8019196:	88bb      	ldrh	r3, [r7, #4]
 8019198:	88f9      	ldrh	r1, [r7, #6]
 801919a:	683a      	ldr	r2, [r7, #0]
 801919c:	4806      	ldr	r0, [pc, #24]	; (80191b8 <SUBGRF_ReadRegisters+0x40>)
 801919e:	f7ee fb9a 	bl	80078d6 <HAL_SUBGHZ_ReadRegisters>
 80191a2:	697b      	ldr	r3, [r7, #20]
 80191a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80191a6:	693b      	ldr	r3, [r7, #16]
 80191a8:	f383 8810 	msr	PRIMASK, r3
}
 80191ac:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80191ae:	bf00      	nop
 80191b0:	3718      	adds	r7, #24
 80191b2:	46bd      	mov	sp, r7
 80191b4:	bd80      	pop	{r7, pc}
 80191b6:	bf00      	nop
 80191b8:	2000168c 	.word	0x2000168c

080191bc <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80191bc:	b580      	push	{r7, lr}
 80191be:	b086      	sub	sp, #24
 80191c0:	af00      	add	r7, sp, #0
 80191c2:	4603      	mov	r3, r0
 80191c4:	6039      	str	r1, [r7, #0]
 80191c6:	71fb      	strb	r3, [r7, #7]
 80191c8:	4613      	mov	r3, r2
 80191ca:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80191cc:	f3ef 8310 	mrs	r3, PRIMASK
 80191d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80191d2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80191d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80191d6:	b672      	cpsid	i
}
 80191d8:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 80191da:	79bb      	ldrb	r3, [r7, #6]
 80191dc:	b29b      	uxth	r3, r3
 80191de:	79f9      	ldrb	r1, [r7, #7]
 80191e0:	683a      	ldr	r2, [r7, #0]
 80191e2:	4806      	ldr	r0, [pc, #24]	; (80191fc <SUBGRF_WriteBuffer+0x40>)
 80191e4:	f7ee fc8b 	bl	8007afe <HAL_SUBGHZ_WriteBuffer>
 80191e8:	697b      	ldr	r3, [r7, #20]
 80191ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80191ec:	693b      	ldr	r3, [r7, #16]
 80191ee:	f383 8810 	msr	PRIMASK, r3
}
 80191f2:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80191f4:	bf00      	nop
 80191f6:	3718      	adds	r7, #24
 80191f8:	46bd      	mov	sp, r7
 80191fa:	bd80      	pop	{r7, pc}
 80191fc:	2000168c 	.word	0x2000168c

08019200 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8019200:	b580      	push	{r7, lr}
 8019202:	b086      	sub	sp, #24
 8019204:	af00      	add	r7, sp, #0
 8019206:	4603      	mov	r3, r0
 8019208:	6039      	str	r1, [r7, #0]
 801920a:	71fb      	strb	r3, [r7, #7]
 801920c:	4613      	mov	r3, r2
 801920e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019210:	f3ef 8310 	mrs	r3, PRIMASK
 8019214:	60fb      	str	r3, [r7, #12]
  return(result);
 8019216:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8019218:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801921a:	b672      	cpsid	i
}
 801921c:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801921e:	79bb      	ldrb	r3, [r7, #6]
 8019220:	b29b      	uxth	r3, r3
 8019222:	79f9      	ldrb	r1, [r7, #7]
 8019224:	683a      	ldr	r2, [r7, #0]
 8019226:	4806      	ldr	r0, [pc, #24]	; (8019240 <SUBGRF_ReadBuffer+0x40>)
 8019228:	f7ee fcbc 	bl	8007ba4 <HAL_SUBGHZ_ReadBuffer>
 801922c:	697b      	ldr	r3, [r7, #20]
 801922e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019230:	693b      	ldr	r3, [r7, #16]
 8019232:	f383 8810 	msr	PRIMASK, r3
}
 8019236:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8019238:	bf00      	nop
 801923a:	3718      	adds	r7, #24
 801923c:	46bd      	mov	sp, r7
 801923e:	bd80      	pop	{r7, pc}
 8019240:	2000168c 	.word	0x2000168c

08019244 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8019244:	b580      	push	{r7, lr}
 8019246:	b086      	sub	sp, #24
 8019248:	af00      	add	r7, sp, #0
 801924a:	4603      	mov	r3, r0
 801924c:	6039      	str	r1, [r7, #0]
 801924e:	71fb      	strb	r3, [r7, #7]
 8019250:	4613      	mov	r3, r2
 8019252:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019254:	f3ef 8310 	mrs	r3, PRIMASK
 8019258:	60fb      	str	r3, [r7, #12]
  return(result);
 801925a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801925c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801925e:	b672      	cpsid	i
}
 8019260:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 8019262:	88bb      	ldrh	r3, [r7, #4]
 8019264:	79f9      	ldrb	r1, [r7, #7]
 8019266:	683a      	ldr	r2, [r7, #0]
 8019268:	4806      	ldr	r0, [pc, #24]	; (8019284 <SUBGRF_WriteCommand+0x40>)
 801926a:	f7ee fb95 	bl	8007998 <HAL_SUBGHZ_ExecSetCmd>
 801926e:	697b      	ldr	r3, [r7, #20]
 8019270:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019272:	693b      	ldr	r3, [r7, #16]
 8019274:	f383 8810 	msr	PRIMASK, r3
}
 8019278:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801927a:	bf00      	nop
 801927c:	3718      	adds	r7, #24
 801927e:	46bd      	mov	sp, r7
 8019280:	bd80      	pop	{r7, pc}
 8019282:	bf00      	nop
 8019284:	2000168c 	.word	0x2000168c

08019288 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8019288:	b580      	push	{r7, lr}
 801928a:	b086      	sub	sp, #24
 801928c:	af00      	add	r7, sp, #0
 801928e:	4603      	mov	r3, r0
 8019290:	6039      	str	r1, [r7, #0]
 8019292:	71fb      	strb	r3, [r7, #7]
 8019294:	4613      	mov	r3, r2
 8019296:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019298:	f3ef 8310 	mrs	r3, PRIMASK
 801929c:	60fb      	str	r3, [r7, #12]
  return(result);
 801929e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80192a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80192a2:	b672      	cpsid	i
}
 80192a4:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 80192a6:	88bb      	ldrh	r3, [r7, #4]
 80192a8:	79f9      	ldrb	r1, [r7, #7]
 80192aa:	683a      	ldr	r2, [r7, #0]
 80192ac:	4806      	ldr	r0, [pc, #24]	; (80192c8 <SUBGRF_ReadCommand+0x40>)
 80192ae:	f7ee fbd2 	bl	8007a56 <HAL_SUBGHZ_ExecGetCmd>
 80192b2:	697b      	ldr	r3, [r7, #20]
 80192b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80192b6:	693b      	ldr	r3, [r7, #16]
 80192b8:	f383 8810 	msr	PRIMASK, r3
}
 80192bc:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80192be:	bf00      	nop
 80192c0:	3718      	adds	r7, #24
 80192c2:	46bd      	mov	sp, r7
 80192c4:	bd80      	pop	{r7, pc}
 80192c6:	bf00      	nop
 80192c8:	2000168c 	.word	0x2000168c

080192cc <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 80192cc:	b580      	push	{r7, lr}
 80192ce:	b084      	sub	sp, #16
 80192d0:	af00      	add	r7, sp, #0
 80192d2:	4603      	mov	r3, r0
 80192d4:	460a      	mov	r2, r1
 80192d6:	71fb      	strb	r3, [r7, #7]
 80192d8:	4613      	mov	r3, r2
 80192da:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 80192dc:	2301      	movs	r3, #1
 80192de:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 80192e0:	79bb      	ldrb	r3, [r7, #6]
 80192e2:	2b01      	cmp	r3, #1
 80192e4:	d10d      	bne.n	8019302 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 80192e6:	79fb      	ldrb	r3, [r7, #7]
 80192e8:	2b01      	cmp	r3, #1
 80192ea:	d104      	bne.n	80192f6 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 80192ec:	2302      	movs	r3, #2
 80192ee:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 80192f0:	2004      	movs	r0, #4
 80192f2:	f000 f8df 	bl	80194b4 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 80192f6:	79fb      	ldrb	r3, [r7, #7]
 80192f8:	2b02      	cmp	r3, #2
 80192fa:	d107      	bne.n	801930c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 80192fc:	2303      	movs	r3, #3
 80192fe:	73fb      	strb	r3, [r7, #15]
 8019300:	e004      	b.n	801930c <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8019302:	79bb      	ldrb	r3, [r7, #6]
 8019304:	2b00      	cmp	r3, #0
 8019306:	d101      	bne.n	801930c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8019308:	2301      	movs	r3, #1
 801930a:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801930c:	7bfb      	ldrb	r3, [r7, #15]
 801930e:	4618      	mov	r0, r3
 8019310:	f7f1 fb61 	bl	800a9d6 <RBI_ConfigRFSwitch>
}
 8019314:	bf00      	nop
 8019316:	3710      	adds	r7, #16
 8019318:	46bd      	mov	sp, r7
 801931a:	bd80      	pop	{r7, pc}

0801931c <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 801931c:	b580      	push	{r7, lr}
 801931e:	b084      	sub	sp, #16
 8019320:	af00      	add	r7, sp, #0
 8019322:	4603      	mov	r3, r0
 8019324:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8019326:	2301      	movs	r3, #1
 8019328:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801932a:	f7f1 fb62 	bl	800a9f2 <RBI_GetTxConfig>
 801932e:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8019330:	68bb      	ldr	r3, [r7, #8]
 8019332:	2b02      	cmp	r3, #2
 8019334:	d016      	beq.n	8019364 <SUBGRF_SetRfTxPower+0x48>
 8019336:	68bb      	ldr	r3, [r7, #8]
 8019338:	2b02      	cmp	r3, #2
 801933a:	dc16      	bgt.n	801936a <SUBGRF_SetRfTxPower+0x4e>
 801933c:	68bb      	ldr	r3, [r7, #8]
 801933e:	2b00      	cmp	r3, #0
 8019340:	d003      	beq.n	801934a <SUBGRF_SetRfTxPower+0x2e>
 8019342:	68bb      	ldr	r3, [r7, #8]
 8019344:	2b01      	cmp	r3, #1
 8019346:	d00a      	beq.n	801935e <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8019348:	e00f      	b.n	801936a <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801934a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801934e:	2b0f      	cmp	r3, #15
 8019350:	dd02      	ble.n	8019358 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8019352:	2302      	movs	r3, #2
 8019354:	73fb      	strb	r3, [r7, #15]
            break;
 8019356:	e009      	b.n	801936c <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8019358:	2301      	movs	r3, #1
 801935a:	73fb      	strb	r3, [r7, #15]
            break;
 801935c:	e006      	b.n	801936c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801935e:	2301      	movs	r3, #1
 8019360:	73fb      	strb	r3, [r7, #15]
            break;
 8019362:	e003      	b.n	801936c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8019364:	2302      	movs	r3, #2
 8019366:	73fb      	strb	r3, [r7, #15]
            break;
 8019368:	e000      	b.n	801936c <SUBGRF_SetRfTxPower+0x50>
            break;
 801936a:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801936c:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8019370:	7bfb      	ldrb	r3, [r7, #15]
 8019372:	2202      	movs	r2, #2
 8019374:	4618      	mov	r0, r3
 8019376:	f7ff fc3b 	bl	8018bf0 <SUBGRF_SetTxParams>

    return paSelect;
 801937a:	7bfb      	ldrb	r3, [r7, #15]
}
 801937c:	4618      	mov	r0, r3
 801937e:	3710      	adds	r7, #16
 8019380:	46bd      	mov	sp, r7
 8019382:	bd80      	pop	{r7, pc}

08019384 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8019384:	b480      	push	{r7}
 8019386:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 8019388:	2301      	movs	r3, #1
}
 801938a:	4618      	mov	r0, r3
 801938c:	46bd      	mov	sp, r7
 801938e:	bc80      	pop	{r7}
 8019390:	4770      	bx	lr
	...

08019394 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019394:	b580      	push	{r7, lr}
 8019396:	b082      	sub	sp, #8
 8019398:	af00      	add	r7, sp, #0
 801939a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801939c:	4b03      	ldr	r3, [pc, #12]	; (80193ac <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801939e:	681b      	ldr	r3, [r3, #0]
 80193a0:	2001      	movs	r0, #1
 80193a2:	4798      	blx	r3
}
 80193a4:	bf00      	nop
 80193a6:	3708      	adds	r7, #8
 80193a8:	46bd      	mov	sp, r7
 80193aa:	bd80      	pop	{r7, pc}
 80193ac:	20000ee8 	.word	0x20000ee8

080193b0 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80193b0:	b580      	push	{r7, lr}
 80193b2:	b082      	sub	sp, #8
 80193b4:	af00      	add	r7, sp, #0
 80193b6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 80193b8:	4b03      	ldr	r3, [pc, #12]	; (80193c8 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 80193ba:	681b      	ldr	r3, [r3, #0]
 80193bc:	2002      	movs	r0, #2
 80193be:	4798      	blx	r3
}
 80193c0:	bf00      	nop
 80193c2:	3708      	adds	r7, #8
 80193c4:	46bd      	mov	sp, r7
 80193c6:	bd80      	pop	{r7, pc}
 80193c8:	20000ee8 	.word	0x20000ee8

080193cc <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 80193cc:	b580      	push	{r7, lr}
 80193ce:	b082      	sub	sp, #8
 80193d0:	af00      	add	r7, sp, #0
 80193d2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 80193d4:	4b03      	ldr	r3, [pc, #12]	; (80193e4 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 80193d6:	681b      	ldr	r3, [r3, #0]
 80193d8:	2040      	movs	r0, #64	; 0x40
 80193da:	4798      	blx	r3
}
 80193dc:	bf00      	nop
 80193de:	3708      	adds	r7, #8
 80193e0:	46bd      	mov	sp, r7
 80193e2:	bd80      	pop	{r7, pc}
 80193e4:	20000ee8 	.word	0x20000ee8

080193e8 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 80193e8:	b580      	push	{r7, lr}
 80193ea:	b082      	sub	sp, #8
 80193ec:	af00      	add	r7, sp, #0
 80193ee:	6078      	str	r0, [r7, #4]
 80193f0:	460b      	mov	r3, r1
 80193f2:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 80193f4:	78fb      	ldrb	r3, [r7, #3]
 80193f6:	2b00      	cmp	r3, #0
 80193f8:	d002      	beq.n	8019400 <HAL_SUBGHZ_CADStatusCallback+0x18>
 80193fa:	2b01      	cmp	r3, #1
 80193fc:	d005      	beq.n	801940a <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 80193fe:	e00a      	b.n	8019416 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8019400:	4b07      	ldr	r3, [pc, #28]	; (8019420 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8019402:	681b      	ldr	r3, [r3, #0]
 8019404:	2080      	movs	r0, #128	; 0x80
 8019406:	4798      	blx	r3
            break;
 8019408:	e005      	b.n	8019416 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801940a:	4b05      	ldr	r3, [pc, #20]	; (8019420 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801940c:	681b      	ldr	r3, [r3, #0]
 801940e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8019412:	4798      	blx	r3
            break;
 8019414:	bf00      	nop
    }
}
 8019416:	bf00      	nop
 8019418:	3708      	adds	r7, #8
 801941a:	46bd      	mov	sp, r7
 801941c:	bd80      	pop	{r7, pc}
 801941e:	bf00      	nop
 8019420:	20000ee8 	.word	0x20000ee8

08019424 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019424:	b580      	push	{r7, lr}
 8019426:	b082      	sub	sp, #8
 8019428:	af00      	add	r7, sp, #0
 801942a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801942c:	4b04      	ldr	r3, [pc, #16]	; (8019440 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801942e:	681b      	ldr	r3, [r3, #0]
 8019430:	f44f 7000 	mov.w	r0, #512	; 0x200
 8019434:	4798      	blx	r3
}
 8019436:	bf00      	nop
 8019438:	3708      	adds	r7, #8
 801943a:	46bd      	mov	sp, r7
 801943c:	bd80      	pop	{r7, pc}
 801943e:	bf00      	nop
 8019440:	20000ee8 	.word	0x20000ee8

08019444 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019444:	b580      	push	{r7, lr}
 8019446:	b082      	sub	sp, #8
 8019448:	af00      	add	r7, sp, #0
 801944a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801944c:	4b03      	ldr	r3, [pc, #12]	; (801945c <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801944e:	681b      	ldr	r3, [r3, #0]
 8019450:	2020      	movs	r0, #32
 8019452:	4798      	blx	r3
}
 8019454:	bf00      	nop
 8019456:	3708      	adds	r7, #8
 8019458:	46bd      	mov	sp, r7
 801945a:	bd80      	pop	{r7, pc}
 801945c:	20000ee8 	.word	0x20000ee8

08019460 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019460:	b580      	push	{r7, lr}
 8019462:	b082      	sub	sp, #8
 8019464:	af00      	add	r7, sp, #0
 8019466:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8019468:	4b03      	ldr	r3, [pc, #12]	; (8019478 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801946a:	681b      	ldr	r3, [r3, #0]
 801946c:	2004      	movs	r0, #4
 801946e:	4798      	blx	r3
}
 8019470:	bf00      	nop
 8019472:	3708      	adds	r7, #8
 8019474:	46bd      	mov	sp, r7
 8019476:	bd80      	pop	{r7, pc}
 8019478:	20000ee8 	.word	0x20000ee8

0801947c <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801947c:	b580      	push	{r7, lr}
 801947e:	b082      	sub	sp, #8
 8019480:	af00      	add	r7, sp, #0
 8019482:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8019484:	4b03      	ldr	r3, [pc, #12]	; (8019494 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8019486:	681b      	ldr	r3, [r3, #0]
 8019488:	2008      	movs	r0, #8
 801948a:	4798      	blx	r3
}
 801948c:	bf00      	nop
 801948e:	3708      	adds	r7, #8
 8019490:	46bd      	mov	sp, r7
 8019492:	bd80      	pop	{r7, pc}
 8019494:	20000ee8 	.word	0x20000ee8

08019498 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019498:	b580      	push	{r7, lr}
 801949a:	b082      	sub	sp, #8
 801949c:	af00      	add	r7, sp, #0
 801949e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 80194a0:	4b03      	ldr	r3, [pc, #12]	; (80194b0 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 80194a2:	681b      	ldr	r3, [r3, #0]
 80194a4:	2010      	movs	r0, #16
 80194a6:	4798      	blx	r3
}
 80194a8:	bf00      	nop
 80194aa:	3708      	adds	r7, #8
 80194ac:	46bd      	mov	sp, r7
 80194ae:	bd80      	pop	{r7, pc}
 80194b0:	20000ee8 	.word	0x20000ee8

080194b4 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 80194b4:	b580      	push	{r7, lr}
 80194b6:	b084      	sub	sp, #16
 80194b8:	af00      	add	r7, sp, #0
 80194ba:	4603      	mov	r3, r0
 80194bc:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 80194be:	f7f1 faa6 	bl	800aa0e <RBI_IsDCDC>
 80194c2:	4603      	mov	r3, r0
 80194c4:	2b01      	cmp	r3, #1
 80194c6:	d112      	bne.n	80194ee <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 80194c8:	f640 1023 	movw	r0, #2339	; 0x923
 80194cc:	f7ff fe1e 	bl	801910c <SUBGRF_ReadRegister>
 80194d0:	4603      	mov	r3, r0
 80194d2:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 80194d4:	7bfb      	ldrb	r3, [r7, #15]
 80194d6:	f023 0306 	bic.w	r3, r3, #6
 80194da:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 80194dc:	7bfa      	ldrb	r2, [r7, #15]
 80194de:	79fb      	ldrb	r3, [r7, #7]
 80194e0:	4313      	orrs	r3, r2
 80194e2:	b2db      	uxtb	r3, r3
 80194e4:	4619      	mov	r1, r3
 80194e6:	f640 1023 	movw	r0, #2339	; 0x923
 80194ea:	f7ff fdfb 	bl	80190e4 <SUBGRF_WriteRegister>
  }
}
 80194ee:	bf00      	nop
 80194f0:	3710      	adds	r7, #16
 80194f2:	46bd      	mov	sp, r7
 80194f4:	bd80      	pop	{r7, pc}
	...

080194f8 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 80194f8:	b480      	push	{r7}
 80194fa:	b085      	sub	sp, #20
 80194fc:	af00      	add	r7, sp, #0
 80194fe:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8019500:	687b      	ldr	r3, [r7, #4]
 8019502:	2b00      	cmp	r3, #0
 8019504:	d101      	bne.n	801950a <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8019506:	231f      	movs	r3, #31
 8019508:	e016      	b.n	8019538 <SUBGRF_GetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801950a:	2300      	movs	r3, #0
 801950c:	73fb      	strb	r3, [r7, #15]
 801950e:	e00f      	b.n	8019530 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8019510:	7bfb      	ldrb	r3, [r7, #15]
 8019512:	4a0c      	ldr	r2, [pc, #48]	; (8019544 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 8019514:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8019518:	687a      	ldr	r2, [r7, #4]
 801951a:	429a      	cmp	r2, r3
 801951c:	d205      	bcs.n	801952a <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801951e:	7bfb      	ldrb	r3, [r7, #15]
 8019520:	4a08      	ldr	r2, [pc, #32]	; (8019544 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 8019522:	00db      	lsls	r3, r3, #3
 8019524:	4413      	add	r3, r2
 8019526:	791b      	ldrb	r3, [r3, #4]
 8019528:	e006      	b.n	8019538 <SUBGRF_GetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801952a:	7bfb      	ldrb	r3, [r7, #15]
 801952c:	3301      	adds	r3, #1
 801952e:	73fb      	strb	r3, [r7, #15]
 8019530:	7bfb      	ldrb	r3, [r7, #15]
 8019532:	2b15      	cmp	r3, #21
 8019534:	d9ec      	bls.n	8019510 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8019536:	e7fe      	b.n	8019536 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 8019538:	4618      	mov	r0, r3
 801953a:	3714      	adds	r7, #20
 801953c:	46bd      	mov	sp, r7
 801953e:	bc80      	pop	{r7}
 8019540:	4770      	bx	lr
 8019542:	bf00      	nop
 8019544:	0801bae4 	.word	0x0801bae4

08019548 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 8019548:	b580      	push	{r7, lr}
 801954a:	b08a      	sub	sp, #40	; 0x28
 801954c:	af00      	add	r7, sp, #0
 801954e:	6078      	str	r0, [r7, #4]
 8019550:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 8019552:	4b36      	ldr	r3, [pc, #216]	; (801962c <SUBGRF_GetCFO+0xe4>)
 8019554:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSEL ));
 8019556:	f640 0007 	movw	r0, #2055	; 0x807
 801955a:	f7ff fdd7 	bl	801910c <SUBGRF_ReadRegister>
 801955e:	4603      	mov	r3, r0
 8019560:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 8019562:	7ffb      	ldrb	r3, [r7, #31]
 8019564:	08db      	lsrs	r3, r3, #3
 8019566:	b2db      	uxtb	r3, r3
 8019568:	f003 0303 	and.w	r3, r3, #3
 801956c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8019570:	4413      	add	r3, r2
 8019572:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8019576:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 8019578:	7ffb      	ldrb	r3, [r7, #31]
 801957a:	f003 0307 	and.w	r3, r3, #7
 801957e:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 8019580:	7fba      	ldrb	r2, [r7, #30]
 8019582:	7f7b      	ldrb	r3, [r7, #29]
 8019584:	3b01      	subs	r3, #1
 8019586:	fa02 f303 	lsl.w	r3, r2, r3
 801958a:	461a      	mov	r2, r3
 801958c:	4b28      	ldr	r3, [pc, #160]	; (8019630 <SUBGRF_GetCFO+0xe8>)
 801958e:	fbb3 f3f2 	udiv	r3, r3, r2
 8019592:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 8019594:	69ba      	ldr	r2, [r7, #24]
 8019596:	687b      	ldr	r3, [r7, #4]
 8019598:	fbb2 f3f3 	udiv	r3, r2, r3
 801959c:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801959e:	2301      	movs	r3, #1
 80195a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 80195a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80195a8:	697a      	ldr	r2, [r7, #20]
 80195aa:	fb02 f303 	mul.w	r3, r2, r3
 80195ae:	2b07      	cmp	r3, #7
 80195b0:	d802      	bhi.n	80195b8 <SUBGRF_GetCFO+0x70>
  {
    interp = 2;
 80195b2:	2302      	movs	r3, #2
 80195b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if (cf_osr * interp < 4)
 80195b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80195bc:	697a      	ldr	r2, [r7, #20]
 80195be:	fb02 f303 	mul.w	r3, r2, r3
 80195c2:	2b03      	cmp	r3, #3
 80195c4:	d802      	bhi.n	80195cc <SUBGRF_GetCFO+0x84>
  {
    interp = 4;
 80195c6:	2304      	movs	r3, #4
 80195c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 80195cc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80195d0:	69bb      	ldr	r3, [r7, #24]
 80195d2:	fb02 f303 	mul.w	r3, r2, r3
 80195d6:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_CFO_H ) & 0xF ) << 8;
 80195d8:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 80195dc:	f7ff fd96 	bl	801910c <SUBGRF_ReadRegister>
 80195e0:	4603      	mov	r3, r0
 80195e2:	021b      	lsls	r3, r3, #8
 80195e4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80195e8:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_CFO_L );
 80195ea:	f240 60b1 	movw	r0, #1713	; 0x6b1
 80195ee:	f7ff fd8d 	bl	801910c <SUBGRF_ReadRegister>
 80195f2:	4603      	mov	r3, r0
 80195f4:	461a      	mov	r2, r3
 80195f6:	6a3b      	ldr	r3, [r7, #32]
 80195f8:	4313      	orrs	r3, r2
 80195fa:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 80195fc:	6a3b      	ldr	r3, [r7, #32]
 80195fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8019602:	2b00      	cmp	r3, #0
 8019604:	d005      	beq.n	8019612 <SUBGRF_GetCFO+0xca>
  {
    cfo_bin |= 0xFFFFF000;
 8019606:	6a3b      	ldr	r3, [r7, #32]
 8019608:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801960c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8019610:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 8019612:	693b      	ldr	r3, [r7, #16]
 8019614:	095b      	lsrs	r3, r3, #5
 8019616:	6a3a      	ldr	r2, [r7, #32]
 8019618:	fb02 f303 	mul.w	r3, r2, r3
 801961c:	11da      	asrs	r2, r3, #7
 801961e:	683b      	ldr	r3, [r7, #0]
 8019620:	601a      	str	r2, [r3, #0]
}
 8019622:	bf00      	nop
 8019624:	3728      	adds	r7, #40	; 0x28
 8019626:	46bd      	mov	sp, r7
 8019628:	bd80      	pop	{r7, pc}
 801962a:	bf00      	nop
 801962c:	0c0a0804 	.word	0x0c0a0804
 8019630:	01e84800 	.word	0x01e84800

08019634 <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 8019634:	b480      	push	{r7}
 8019636:	b087      	sub	sp, #28
 8019638:	af00      	add	r7, sp, #0
 801963a:	4603      	mov	r3, r0
 801963c:	60b9      	str	r1, [r7, #8]
 801963e:	607a      	str	r2, [r7, #4]
 8019640:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 8019642:	2300      	movs	r3, #0
 8019644:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 8019646:	f04f 33ff 	mov.w	r3, #4294967295
 801964a:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801964c:	697b      	ldr	r3, [r7, #20]
}
 801964e:	4618      	mov	r0, r3
 8019650:	371c      	adds	r7, #28
 8019652:	46bd      	mov	sp, r7
 8019654:	bc80      	pop	{r7}
 8019656:	4770      	bx	lr

08019658 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 8019658:	b480      	push	{r7}
 801965a:	b087      	sub	sp, #28
 801965c:	af00      	add	r7, sp, #0
 801965e:	4603      	mov	r3, r0
 8019660:	60b9      	str	r1, [r7, #8]
 8019662:	607a      	str	r2, [r7, #4]
 8019664:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 8019666:	2300      	movs	r3, #0
 8019668:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 801966a:	f04f 33ff 	mov.w	r3, #4294967295
 801966e:	617b      	str	r3, [r7, #20]
#endif
  return status;
 8019670:	697b      	ldr	r3, [r7, #20]
}
 8019672:	4618      	mov	r0, r3
 8019674:	371c      	adds	r7, #28
 8019676:	46bd      	mov	sp, r7
 8019678:	bc80      	pop	{r7}
 801967a:	4770      	bx	lr

0801967c <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 801967c:	b480      	push	{r7}
 801967e:	b085      	sub	sp, #20
 8019680:	af00      	add	r7, sp, #0
 8019682:	60f8      	str	r0, [r7, #12]
 8019684:	60b9      	str	r1, [r7, #8]
 8019686:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 8019688:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801968c:	4618      	mov	r0, r3
 801968e:	3714      	adds	r7, #20
 8019690:	46bd      	mov	sp, r7
 8019692:	bc80      	pop	{r7}
 8019694:	4770      	bx	lr

08019696 <RFW_DeInit>:

void RFW_DeInit( void)
{
 8019696:	b480      	push	{r7}
 8019698:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 801969a:	bf00      	nop
 801969c:	46bd      	mov	sp, r7
 801969e:	bc80      	pop	{r7}
 80196a0:	4770      	bx	lr

080196a2 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 80196a2:	b480      	push	{r7}
 80196a4:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 80196a6:	2300      	movs	r3, #0
#endif
}
 80196a8:	4618      	mov	r0, r3
 80196aa:	46bd      	mov	sp, r7
 80196ac:	bc80      	pop	{r7}
 80196ae:	4770      	bx	lr

080196b0 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 80196b0:	b480      	push	{r7}
 80196b2:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 80196b4:	2300      	movs	r3, #0
#endif
}
 80196b6:	4618      	mov	r0, r3
 80196b8:	46bd      	mov	sp, r7
 80196ba:	bc80      	pop	{r7}
 80196bc:	4770      	bx	lr

080196be <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 80196be:	b480      	push	{r7}
 80196c0:	b083      	sub	sp, #12
 80196c2:	af00      	add	r7, sp, #0
 80196c4:	4603      	mov	r3, r0
 80196c6:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 80196c8:	bf00      	nop
 80196ca:	370c      	adds	r7, #12
 80196cc:	46bd      	mov	sp, r7
 80196ce:	bc80      	pop	{r7}
 80196d0:	4770      	bx	lr

080196d2 <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 80196d2:	b480      	push	{r7}
 80196d4:	b087      	sub	sp, #28
 80196d6:	af00      	add	r7, sp, #0
 80196d8:	60f8      	str	r0, [r7, #12]
 80196da:	460b      	mov	r3, r1
 80196dc:	607a      	str	r2, [r7, #4]
 80196de:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 80196e0:	f04f 33ff 	mov.w	r3, #4294967295
 80196e4:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;
    
    status= 0;
  }
#endif
  return status;
 80196e6:	697b      	ldr	r3, [r7, #20]
}
 80196e8:	4618      	mov	r0, r3
 80196ea:	371c      	adds	r7, #28
 80196ec:	46bd      	mov	sp, r7
 80196ee:	bc80      	pop	{r7}
 80196f0:	4770      	bx	lr

080196f2 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 80196f2:	b480      	push	{r7}
 80196f4:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;
  
  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 80196f6:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 80196fa:	4618      	mov	r0, r3
 80196fc:	46bd      	mov	sp, r7
 80196fe:	bc80      	pop	{r7}
 8019700:	4770      	bx	lr

08019702 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 8019702:	b480      	push	{r7}
 8019704:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_PKTCTL1A);
  SUBGRF_WriteRegister(SUBGHZ_PKTCTL1A, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_RTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 8019706:	bf00      	nop
 8019708:	46bd      	mov	sp, r7
 801970a:	bc80      	pop	{r7}
 801970c:	4770      	bx	lr

0801970e <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801970e:	b480      	push	{r7}
 8019710:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 8019712:	bf00      	nop
 8019714:	46bd      	mov	sp, r7
 8019716:	bc80      	pop	{r7}
 8019718:	4770      	bx	lr

0801971a <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 801971a:	b480      	push	{r7}
 801971c:	b083      	sub	sp, #12
 801971e:	af00      	add	r7, sp, #0
 8019720:	4603      	mov	r3, r0
 8019722:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 8019724:	bf00      	nop
 8019726:	370c      	adds	r7, #12
 8019728:	46bd      	mov	sp, r7
 801972a:	bc80      	pop	{r7}
 801972c:	4770      	bx	lr
	...

08019730 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8019730:	b480      	push	{r7}
 8019732:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8019734:	4b04      	ldr	r3, [pc, #16]	; (8019748 <UTIL_LPM_Init+0x18>)
 8019736:	2200      	movs	r2, #0
 8019738:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801973a:	4b04      	ldr	r3, [pc, #16]	; (801974c <UTIL_LPM_Init+0x1c>)
 801973c:	2200      	movs	r2, #0
 801973e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8019740:	bf00      	nop
 8019742:	46bd      	mov	sp, r7
 8019744:	bc80      	pop	{r7}
 8019746:	4770      	bx	lr
 8019748:	20000eec 	.word	0x20000eec
 801974c:	20000ef0 	.word	0x20000ef0

08019750 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8019750:	b480      	push	{r7}
 8019752:	b087      	sub	sp, #28
 8019754:	af00      	add	r7, sp, #0
 8019756:	6078      	str	r0, [r7, #4]
 8019758:	460b      	mov	r3, r1
 801975a:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801975c:	f3ef 8310 	mrs	r3, PRIMASK
 8019760:	613b      	str	r3, [r7, #16]
  return(result);
 8019762:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8019764:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019766:	b672      	cpsid	i
}
 8019768:	bf00      	nop
  
  switch( state )
 801976a:	78fb      	ldrb	r3, [r7, #3]
 801976c:	2b00      	cmp	r3, #0
 801976e:	d008      	beq.n	8019782 <UTIL_LPM_SetStopMode+0x32>
 8019770:	2b01      	cmp	r3, #1
 8019772:	d10e      	bne.n	8019792 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8019774:	4b0d      	ldr	r3, [pc, #52]	; (80197ac <UTIL_LPM_SetStopMode+0x5c>)
 8019776:	681a      	ldr	r2, [r3, #0]
 8019778:	687b      	ldr	r3, [r7, #4]
 801977a:	4313      	orrs	r3, r2
 801977c:	4a0b      	ldr	r2, [pc, #44]	; (80197ac <UTIL_LPM_SetStopMode+0x5c>)
 801977e:	6013      	str	r3, [r2, #0]
      break;
 8019780:	e008      	b.n	8019794 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 8019782:	687b      	ldr	r3, [r7, #4]
 8019784:	43da      	mvns	r2, r3
 8019786:	4b09      	ldr	r3, [pc, #36]	; (80197ac <UTIL_LPM_SetStopMode+0x5c>)
 8019788:	681b      	ldr	r3, [r3, #0]
 801978a:	4013      	ands	r3, r2
 801978c:	4a07      	ldr	r2, [pc, #28]	; (80197ac <UTIL_LPM_SetStopMode+0x5c>)
 801978e:	6013      	str	r3, [r2, #0]
      break;
 8019790:	e000      	b.n	8019794 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 8019792:	bf00      	nop
 8019794:	697b      	ldr	r3, [r7, #20]
 8019796:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019798:	68fb      	ldr	r3, [r7, #12]
 801979a:	f383 8810 	msr	PRIMASK, r3
}
 801979e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80197a0:	bf00      	nop
 80197a2:	371c      	adds	r7, #28
 80197a4:	46bd      	mov	sp, r7
 80197a6:	bc80      	pop	{r7}
 80197a8:	4770      	bx	lr
 80197aa:	bf00      	nop
 80197ac:	20000eec 	.word	0x20000eec

080197b0 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80197b0:	b480      	push	{r7}
 80197b2:	b087      	sub	sp, #28
 80197b4:	af00      	add	r7, sp, #0
 80197b6:	6078      	str	r0, [r7, #4]
 80197b8:	460b      	mov	r3, r1
 80197ba:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80197bc:	f3ef 8310 	mrs	r3, PRIMASK
 80197c0:	613b      	str	r3, [r7, #16]
  return(result);
 80197c2:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80197c4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80197c6:	b672      	cpsid	i
}
 80197c8:	bf00      	nop
  
  switch(state)
 80197ca:	78fb      	ldrb	r3, [r7, #3]
 80197cc:	2b00      	cmp	r3, #0
 80197ce:	d008      	beq.n	80197e2 <UTIL_LPM_SetOffMode+0x32>
 80197d0:	2b01      	cmp	r3, #1
 80197d2:	d10e      	bne.n	80197f2 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80197d4:	4b0d      	ldr	r3, [pc, #52]	; (801980c <UTIL_LPM_SetOffMode+0x5c>)
 80197d6:	681a      	ldr	r2, [r3, #0]
 80197d8:	687b      	ldr	r3, [r7, #4]
 80197da:	4313      	orrs	r3, r2
 80197dc:	4a0b      	ldr	r2, [pc, #44]	; (801980c <UTIL_LPM_SetOffMode+0x5c>)
 80197de:	6013      	str	r3, [r2, #0]
      break;
 80197e0:	e008      	b.n	80197f4 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 80197e2:	687b      	ldr	r3, [r7, #4]
 80197e4:	43da      	mvns	r2, r3
 80197e6:	4b09      	ldr	r3, [pc, #36]	; (801980c <UTIL_LPM_SetOffMode+0x5c>)
 80197e8:	681b      	ldr	r3, [r3, #0]
 80197ea:	4013      	ands	r3, r2
 80197ec:	4a07      	ldr	r2, [pc, #28]	; (801980c <UTIL_LPM_SetOffMode+0x5c>)
 80197ee:	6013      	str	r3, [r2, #0]
      break;
 80197f0:	e000      	b.n	80197f4 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 80197f2:	bf00      	nop
 80197f4:	697b      	ldr	r3, [r7, #20]
 80197f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80197f8:	68fb      	ldr	r3, [r7, #12]
 80197fa:	f383 8810 	msr	PRIMASK, r3
}
 80197fe:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8019800:	bf00      	nop
 8019802:	371c      	adds	r7, #28
 8019804:	46bd      	mov	sp, r7
 8019806:	bc80      	pop	{r7}
 8019808:	4770      	bx	lr
 801980a:	bf00      	nop
 801980c:	20000ef0 	.word	0x20000ef0

08019810 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 8019810:	b480      	push	{r7}
 8019812:	b087      	sub	sp, #28
 8019814:	af00      	add	r7, sp, #0
 8019816:	60f8      	str	r0, [r7, #12]
 8019818:	60b9      	str	r1, [r7, #8]
 801981a:	4613      	mov	r3, r2
 801981c:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801981e:	68fb      	ldr	r3, [r7, #12]
 8019820:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 8019822:	68bb      	ldr	r3, [r7, #8]
 8019824:	613b      	str	r3, [r7, #16]

  while( size-- )
 8019826:	e007      	b.n	8019838 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 8019828:	693a      	ldr	r2, [r7, #16]
 801982a:	1c53      	adds	r3, r2, #1
 801982c:	613b      	str	r3, [r7, #16]
 801982e:	697b      	ldr	r3, [r7, #20]
 8019830:	1c59      	adds	r1, r3, #1
 8019832:	6179      	str	r1, [r7, #20]
 8019834:	7812      	ldrb	r2, [r2, #0]
 8019836:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8019838:	88fb      	ldrh	r3, [r7, #6]
 801983a:	1e5a      	subs	r2, r3, #1
 801983c:	80fa      	strh	r2, [r7, #6]
 801983e:	2b00      	cmp	r3, #0
 8019840:	d1f2      	bne.n	8019828 <UTIL_MEM_cpy_8+0x18>
    }
}
 8019842:	bf00      	nop
 8019844:	bf00      	nop
 8019846:	371c      	adds	r7, #28
 8019848:	46bd      	mov	sp, r7
 801984a:	bc80      	pop	{r7}
 801984c:	4770      	bx	lr

0801984e <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801984e:	b480      	push	{r7}
 8019850:	b085      	sub	sp, #20
 8019852:	af00      	add	r7, sp, #0
 8019854:	6078      	str	r0, [r7, #4]
 8019856:	460b      	mov	r3, r1
 8019858:	70fb      	strb	r3, [r7, #3]
 801985a:	4613      	mov	r3, r2
 801985c:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801985e:	687b      	ldr	r3, [r7, #4]
 8019860:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8019862:	e004      	b.n	801986e <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8019864:	68fb      	ldr	r3, [r7, #12]
 8019866:	1c5a      	adds	r2, r3, #1
 8019868:	60fa      	str	r2, [r7, #12]
 801986a:	78fa      	ldrb	r2, [r7, #3]
 801986c:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801986e:	883b      	ldrh	r3, [r7, #0]
 8019870:	1e5a      	subs	r2, r3, #1
 8019872:	803a      	strh	r2, [r7, #0]
 8019874:	2b00      	cmp	r3, #0
 8019876:	d1f5      	bne.n	8019864 <UTIL_MEM_set_8+0x16>
  }
}
 8019878:	bf00      	nop
 801987a:	bf00      	nop
 801987c:	3714      	adds	r7, #20
 801987e:	46bd      	mov	sp, r7
 8019880:	bc80      	pop	{r7}
 8019882:	4770      	bx	lr

08019884 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8019884:	b082      	sub	sp, #8
 8019886:	b480      	push	{r7}
 8019888:	b087      	sub	sp, #28
 801988a:	af00      	add	r7, sp, #0
 801988c:	60f8      	str	r0, [r7, #12]
 801988e:	1d38      	adds	r0, r7, #4
 8019890:	e880 0006 	stmia.w	r0, {r1, r2}
 8019894:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8019896:	2300      	movs	r3, #0
 8019898:	613b      	str	r3, [r7, #16]
 801989a:	2300      	movs	r3, #0
 801989c:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801989e:	687a      	ldr	r2, [r7, #4]
 80198a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80198a2:	4413      	add	r3, r2
 80198a4:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 80198a6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80198aa:	b29a      	uxth	r2, r3
 80198ac:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80198b0:	b29b      	uxth	r3, r3
 80198b2:	4413      	add	r3, r2
 80198b4:	b29b      	uxth	r3, r3
 80198b6:	b21b      	sxth	r3, r3
 80198b8:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 80198ba:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80198be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80198c2:	db0a      	blt.n	80198da <SysTimeAdd+0x56>
  {
    c.Seconds++;
 80198c4:	693b      	ldr	r3, [r7, #16]
 80198c6:	3301      	adds	r3, #1
 80198c8:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 80198ca:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80198ce:	b29b      	uxth	r3, r3
 80198d0:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80198d4:	b29b      	uxth	r3, r3
 80198d6:	b21b      	sxth	r3, r3
 80198d8:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 80198da:	68fb      	ldr	r3, [r7, #12]
 80198dc:	461a      	mov	r2, r3
 80198de:	f107 0310 	add.w	r3, r7, #16
 80198e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80198e6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80198ea:	68f8      	ldr	r0, [r7, #12]
 80198ec:	371c      	adds	r7, #28
 80198ee:	46bd      	mov	sp, r7
 80198f0:	bc80      	pop	{r7}
 80198f2:	b002      	add	sp, #8
 80198f4:	4770      	bx	lr

080198f6 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 80198f6:	b082      	sub	sp, #8
 80198f8:	b480      	push	{r7}
 80198fa:	b087      	sub	sp, #28
 80198fc:	af00      	add	r7, sp, #0
 80198fe:	60f8      	str	r0, [r7, #12]
 8019900:	1d38      	adds	r0, r7, #4
 8019902:	e880 0006 	stmia.w	r0, {r1, r2}
 8019906:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 8019908:	2300      	movs	r3, #0
 801990a:	613b      	str	r3, [r7, #16]
 801990c:	2300      	movs	r3, #0
 801990e:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 8019910:	687a      	ldr	r2, [r7, #4]
 8019912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019914:	1ad3      	subs	r3, r2, r3
 8019916:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 8019918:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801991c:	b29a      	uxth	r2, r3
 801991e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8019922:	b29b      	uxth	r3, r3
 8019924:	1ad3      	subs	r3, r2, r3
 8019926:	b29b      	uxth	r3, r3
 8019928:	b21b      	sxth	r3, r3
 801992a:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801992c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019930:	2b00      	cmp	r3, #0
 8019932:	da0a      	bge.n	801994a <SysTimeSub+0x54>
  {
    c.Seconds--;
 8019934:	693b      	ldr	r3, [r7, #16]
 8019936:	3b01      	subs	r3, #1
 8019938:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801993a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801993e:	b29b      	uxth	r3, r3
 8019940:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8019944:	b29b      	uxth	r3, r3
 8019946:	b21b      	sxth	r3, r3
 8019948:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801994a:	68fb      	ldr	r3, [r7, #12]
 801994c:	461a      	mov	r2, r3
 801994e:	f107 0310 	add.w	r3, r7, #16
 8019952:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019956:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801995a:	68f8      	ldr	r0, [r7, #12]
 801995c:	371c      	adds	r7, #28
 801995e:	46bd      	mov	sp, r7
 8019960:	bc80      	pop	{r7}
 8019962:	b002      	add	sp, #8
 8019964:	4770      	bx	lr
	...

08019968 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 8019968:	b580      	push	{r7, lr}
 801996a:	b088      	sub	sp, #32
 801996c:	af02      	add	r7, sp, #8
 801996e:	463b      	mov	r3, r7
 8019970:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019974:	2300      	movs	r3, #0
 8019976:	60bb      	str	r3, [r7, #8]
 8019978:	2300      	movs	r3, #0
 801997a:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801997c:	4b10      	ldr	r3, [pc, #64]	; (80199c0 <SysTimeSet+0x58>)
 801997e:	691b      	ldr	r3, [r3, #16]
 8019980:	f107 0208 	add.w	r2, r7, #8
 8019984:	3204      	adds	r2, #4
 8019986:	4610      	mov	r0, r2
 8019988:	4798      	blx	r3
 801998a:	4603      	mov	r3, r0
 801998c:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801998e:	f107 0010 	add.w	r0, r7, #16
 8019992:	68fb      	ldr	r3, [r7, #12]
 8019994:	9300      	str	r3, [sp, #0]
 8019996:	68bb      	ldr	r3, [r7, #8]
 8019998:	463a      	mov	r2, r7
 801999a:	ca06      	ldmia	r2, {r1, r2}
 801999c:	f7ff ffab 	bl	80198f6 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 80199a0:	4b07      	ldr	r3, [pc, #28]	; (80199c0 <SysTimeSet+0x58>)
 80199a2:	681b      	ldr	r3, [r3, #0]
 80199a4:	693a      	ldr	r2, [r7, #16]
 80199a6:	4610      	mov	r0, r2
 80199a8:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 80199aa:	4b05      	ldr	r3, [pc, #20]	; (80199c0 <SysTimeSet+0x58>)
 80199ac:	689b      	ldr	r3, [r3, #8]
 80199ae:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80199b2:	4610      	mov	r0, r2
 80199b4:	4798      	blx	r3
}
 80199b6:	bf00      	nop
 80199b8:	3718      	adds	r7, #24
 80199ba:	46bd      	mov	sp, r7
 80199bc:	bd80      	pop	{r7, pc}
 80199be:	bf00      	nop
 80199c0:	0801b6a8 	.word	0x0801b6a8

080199c4 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 80199c4:	b580      	push	{r7, lr}
 80199c6:	b08a      	sub	sp, #40	; 0x28
 80199c8:	af02      	add	r7, sp, #8
 80199ca:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 80199cc:	2300      	movs	r3, #0
 80199ce:	61bb      	str	r3, [r7, #24]
 80199d0:	2300      	movs	r3, #0
 80199d2:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 80199d4:	2300      	movs	r3, #0
 80199d6:	613b      	str	r3, [r7, #16]
 80199d8:	2300      	movs	r3, #0
 80199da:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80199dc:	4b14      	ldr	r3, [pc, #80]	; (8019a30 <SysTimeGet+0x6c>)
 80199de:	691b      	ldr	r3, [r3, #16]
 80199e0:	f107 0218 	add.w	r2, r7, #24
 80199e4:	3204      	adds	r2, #4
 80199e6:	4610      	mov	r0, r2
 80199e8:	4798      	blx	r3
 80199ea:	4603      	mov	r3, r0
 80199ec:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 80199ee:	4b10      	ldr	r3, [pc, #64]	; (8019a30 <SysTimeGet+0x6c>)
 80199f0:	68db      	ldr	r3, [r3, #12]
 80199f2:	4798      	blx	r3
 80199f4:	4603      	mov	r3, r0
 80199f6:	b21b      	sxth	r3, r3
 80199f8:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 80199fa:	4b0d      	ldr	r3, [pc, #52]	; (8019a30 <SysTimeGet+0x6c>)
 80199fc:	685b      	ldr	r3, [r3, #4]
 80199fe:	4798      	blx	r3
 8019a00:	4603      	mov	r3, r0
 8019a02:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8019a04:	f107 0010 	add.w	r0, r7, #16
 8019a08:	69fb      	ldr	r3, [r7, #28]
 8019a0a:	9300      	str	r3, [sp, #0]
 8019a0c:	69bb      	ldr	r3, [r7, #24]
 8019a0e:	f107 0208 	add.w	r2, r7, #8
 8019a12:	ca06      	ldmia	r2, {r1, r2}
 8019a14:	f7ff ff36 	bl	8019884 <SysTimeAdd>

  return sysTime;
 8019a18:	687b      	ldr	r3, [r7, #4]
 8019a1a:	461a      	mov	r2, r3
 8019a1c:	f107 0310 	add.w	r3, r7, #16
 8019a20:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019a24:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019a28:	6878      	ldr	r0, [r7, #4]
 8019a2a:	3720      	adds	r7, #32
 8019a2c:	46bd      	mov	sp, r7
 8019a2e:	bd80      	pop	{r7, pc}
 8019a30:	0801b6a8 	.word	0x0801b6a8

08019a34 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 8019a34:	b580      	push	{r7, lr}
 8019a36:	b084      	sub	sp, #16
 8019a38:	af00      	add	r7, sp, #0
 8019a3a:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019a3c:	2300      	movs	r3, #0
 8019a3e:	60bb      	str	r3, [r7, #8]
 8019a40:	2300      	movs	r3, #0
 8019a42:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019a44:	4b0a      	ldr	r3, [pc, #40]	; (8019a70 <SysTimeGetMcuTime+0x3c>)
 8019a46:	691b      	ldr	r3, [r3, #16]
 8019a48:	f107 0208 	add.w	r2, r7, #8
 8019a4c:	3204      	adds	r2, #4
 8019a4e:	4610      	mov	r0, r2
 8019a50:	4798      	blx	r3
 8019a52:	4603      	mov	r3, r0
 8019a54:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 8019a56:	687b      	ldr	r3, [r7, #4]
 8019a58:	461a      	mov	r2, r3
 8019a5a:	f107 0308 	add.w	r3, r7, #8
 8019a5e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019a62:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019a66:	6878      	ldr	r0, [r7, #4]
 8019a68:	3710      	adds	r7, #16
 8019a6a:	46bd      	mov	sp, r7
 8019a6c:	bd80      	pop	{r7, pc}
 8019a6e:	bf00      	nop
 8019a70:	0801b6a8 	.word	0x0801b6a8

08019a74 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 8019a74:	b580      	push	{r7, lr}
 8019a76:	b088      	sub	sp, #32
 8019a78:	af02      	add	r7, sp, #8
 8019a7a:	463b      	mov	r3, r7
 8019a7c:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8019a80:	4b0f      	ldr	r3, [pc, #60]	; (8019ac0 <SysTimeToMs+0x4c>)
 8019a82:	68db      	ldr	r3, [r3, #12]
 8019a84:	4798      	blx	r3
 8019a86:	4603      	mov	r3, r0
 8019a88:	b21b      	sxth	r3, r3
 8019a8a:	82bb      	strh	r3, [r7, #20]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8019a8c:	4b0c      	ldr	r3, [pc, #48]	; (8019ac0 <SysTimeToMs+0x4c>)
 8019a8e:	685b      	ldr	r3, [r3, #4]
 8019a90:	4798      	blx	r3
 8019a92:	4603      	mov	r3, r0
 8019a94:	613b      	str	r3, [r7, #16]
  
  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 8019a96:	f107 0008 	add.w	r0, r7, #8
 8019a9a:	697b      	ldr	r3, [r7, #20]
 8019a9c:	9300      	str	r3, [sp, #0]
 8019a9e:	693b      	ldr	r3, [r7, #16]
 8019aa0:	463a      	mov	r2, r7
 8019aa2:	ca06      	ldmia	r2, {r1, r2}
 8019aa4:	f7ff ff27 	bl	80198f6 <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 8019aa8:	68bb      	ldr	r3, [r7, #8]
 8019aaa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019aae:	fb02 f303 	mul.w	r3, r2, r3
 8019ab2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8019ab6:	4413      	add	r3, r2
}
 8019ab8:	4618      	mov	r0, r3
 8019aba:	3718      	adds	r7, #24
 8019abc:	46bd      	mov	sp, r7
 8019abe:	bd80      	pop	{r7, pc}
 8019ac0:	0801b6a8 	.word	0x0801b6a8

08019ac4 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 8019ac4:	b580      	push	{r7, lr}
 8019ac6:	b08a      	sub	sp, #40	; 0x28
 8019ac8:	af02      	add	r7, sp, #8
 8019aca:	6078      	str	r0, [r7, #4]
 8019acc:	6039      	str	r1, [r7, #0]
  uint32_t seconds = timeMs / 1000;
 8019ace:	683b      	ldr	r3, [r7, #0]
 8019ad0:	4a19      	ldr	r2, [pc, #100]	; (8019b38 <SysTimeFromMs+0x74>)
 8019ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8019ad6:	099b      	lsrs	r3, r3, #6
 8019ad8:	61fb      	str	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 8019ada:	69fb      	ldr	r3, [r7, #28]
 8019adc:	617b      	str	r3, [r7, #20]
 8019ade:	683b      	ldr	r3, [r7, #0]
 8019ae0:	b29a      	uxth	r2, r3
 8019ae2:	69fb      	ldr	r3, [r7, #28]
 8019ae4:	b29b      	uxth	r3, r3
 8019ae6:	4619      	mov	r1, r3
 8019ae8:	0149      	lsls	r1, r1, #5
 8019aea:	1ac9      	subs	r1, r1, r3
 8019aec:	0089      	lsls	r1, r1, #2
 8019aee:	440b      	add	r3, r1
 8019af0:	00db      	lsls	r3, r3, #3
 8019af2:	b29b      	uxth	r3, r3
 8019af4:	1ad3      	subs	r3, r2, r3
 8019af6:	b29b      	uxth	r3, r3
 8019af8:	b21b      	sxth	r3, r3
 8019afa:	833b      	strh	r3, [r7, #24]
  SysTime_t DeltaTime = { 0 };
 8019afc:	f107 030c 	add.w	r3, r7, #12
 8019b00:	2200      	movs	r2, #0
 8019b02:	601a      	str	r2, [r3, #0]
 8019b04:	605a      	str	r2, [r3, #4]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8019b06:	4b0d      	ldr	r3, [pc, #52]	; (8019b3c <SysTimeFromMs+0x78>)
 8019b08:	68db      	ldr	r3, [r3, #12]
 8019b0a:	4798      	blx	r3
 8019b0c:	4603      	mov	r3, r0
 8019b0e:	b21b      	sxth	r3, r3
 8019b10:	823b      	strh	r3, [r7, #16]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8019b12:	4b0a      	ldr	r3, [pc, #40]	; (8019b3c <SysTimeFromMs+0x78>)
 8019b14:	685b      	ldr	r3, [r3, #4]
 8019b16:	4798      	blx	r3
 8019b18:	4603      	mov	r3, r0
 8019b1a:	60fb      	str	r3, [r7, #12]
  return SysTimeAdd( sysTime, DeltaTime );
 8019b1c:	6878      	ldr	r0, [r7, #4]
 8019b1e:	693b      	ldr	r3, [r7, #16]
 8019b20:	9300      	str	r3, [sp, #0]
 8019b22:	68fb      	ldr	r3, [r7, #12]
 8019b24:	f107 0214 	add.w	r2, r7, #20
 8019b28:	ca06      	ldmia	r2, {r1, r2}
 8019b2a:	f7ff feab 	bl	8019884 <SysTimeAdd>
}
 8019b2e:	6878      	ldr	r0, [r7, #4]
 8019b30:	3720      	adds	r7, #32
 8019b32:	46bd      	mov	sp, r7
 8019b34:	bd80      	pop	{r7, pc}
 8019b36:	bf00      	nop
 8019b38:	10624dd3 	.word	0x10624dd3
 8019b3c:	0801b6a8 	.word	0x0801b6a8

08019b40 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 8019b40:	b480      	push	{r7}
 8019b42:	b085      	sub	sp, #20
 8019b44:	af00      	add	r7, sp, #0
 8019b46:	6078      	str	r0, [r7, #4]
  int i = 0;
 8019b48:	2300      	movs	r3, #0
 8019b4a:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8019b4c:	e00e      	b.n	8019b6c <ee_skip_atoi+0x2c>
 8019b4e:	68fa      	ldr	r2, [r7, #12]
 8019b50:	4613      	mov	r3, r2
 8019b52:	009b      	lsls	r3, r3, #2
 8019b54:	4413      	add	r3, r2
 8019b56:	005b      	lsls	r3, r3, #1
 8019b58:	4618      	mov	r0, r3
 8019b5a:	687b      	ldr	r3, [r7, #4]
 8019b5c:	681b      	ldr	r3, [r3, #0]
 8019b5e:	1c59      	adds	r1, r3, #1
 8019b60:	687a      	ldr	r2, [r7, #4]
 8019b62:	6011      	str	r1, [r2, #0]
 8019b64:	781b      	ldrb	r3, [r3, #0]
 8019b66:	4403      	add	r3, r0
 8019b68:	3b30      	subs	r3, #48	; 0x30
 8019b6a:	60fb      	str	r3, [r7, #12]
 8019b6c:	687b      	ldr	r3, [r7, #4]
 8019b6e:	681b      	ldr	r3, [r3, #0]
 8019b70:	781b      	ldrb	r3, [r3, #0]
 8019b72:	2b2f      	cmp	r3, #47	; 0x2f
 8019b74:	d904      	bls.n	8019b80 <ee_skip_atoi+0x40>
 8019b76:	687b      	ldr	r3, [r7, #4]
 8019b78:	681b      	ldr	r3, [r3, #0]
 8019b7a:	781b      	ldrb	r3, [r3, #0]
 8019b7c:	2b39      	cmp	r3, #57	; 0x39
 8019b7e:	d9e6      	bls.n	8019b4e <ee_skip_atoi+0xe>
  return i;
 8019b80:	68fb      	ldr	r3, [r7, #12]
}
 8019b82:	4618      	mov	r0, r3
 8019b84:	3714      	adds	r7, #20
 8019b86:	46bd      	mov	sp, r7
 8019b88:	bc80      	pop	{r7}
 8019b8a:	4770      	bx	lr

08019b8c <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 8019b8c:	b480      	push	{r7}
 8019b8e:	b099      	sub	sp, #100	; 0x64
 8019b90:	af00      	add	r7, sp, #0
 8019b92:	60f8      	str	r0, [r7, #12]
 8019b94:	60b9      	str	r1, [r7, #8]
 8019b96:	607a      	str	r2, [r7, #4]
 8019b98:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 8019b9a:	4b72      	ldr	r3, [pc, #456]	; (8019d64 <ee_number+0x1d8>)
 8019b9c:	681b      	ldr	r3, [r3, #0]
 8019b9e:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 8019ba0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8019ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019ba6:	2b00      	cmp	r3, #0
 8019ba8:	d002      	beq.n	8019bb0 <ee_number+0x24>
 8019baa:	4b6f      	ldr	r3, [pc, #444]	; (8019d68 <ee_number+0x1dc>)
 8019bac:	681b      	ldr	r3, [r3, #0]
 8019bae:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8019bb0:	683b      	ldr	r3, [r7, #0]
 8019bb2:	2b01      	cmp	r3, #1
 8019bb4:	dd02      	ble.n	8019bbc <ee_number+0x30>
 8019bb6:	683b      	ldr	r3, [r7, #0]
 8019bb8:	2b24      	cmp	r3, #36	; 0x24
 8019bba:	dd01      	ble.n	8019bc0 <ee_number+0x34>
 8019bbc:	2300      	movs	r3, #0
 8019bbe:	e0cc      	b.n	8019d5a <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 8019bc0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8019bc2:	f003 0301 	and.w	r3, r3, #1
 8019bc6:	2b00      	cmp	r3, #0
 8019bc8:	d001      	beq.n	8019bce <ee_number+0x42>
 8019bca:	2330      	movs	r3, #48	; 0x30
 8019bcc:	e000      	b.n	8019bd0 <ee_number+0x44>
 8019bce:	2320      	movs	r3, #32
 8019bd0:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 8019bd4:	2300      	movs	r3, #0
 8019bd6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 8019bda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8019bdc:	f003 0302 	and.w	r3, r3, #2
 8019be0:	2b00      	cmp	r3, #0
 8019be2:	d00b      	beq.n	8019bfc <ee_number+0x70>
  {
    if (num < 0)
 8019be4:	687b      	ldr	r3, [r7, #4]
 8019be6:	2b00      	cmp	r3, #0
 8019be8:	da08      	bge.n	8019bfc <ee_number+0x70>
    {
      sign = '-';
 8019bea:	232d      	movs	r3, #45	; 0x2d
 8019bec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 8019bf0:	687b      	ldr	r3, [r7, #4]
 8019bf2:	425b      	negs	r3, r3
 8019bf4:	607b      	str	r3, [r7, #4]
      size--;
 8019bf6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019bf8:	3b01      	subs	r3, #1
 8019bfa:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 8019bfc:	2300      	movs	r3, #0
 8019bfe:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 8019c00:	687b      	ldr	r3, [r7, #4]
 8019c02:	2b00      	cmp	r3, #0
 8019c04:	d120      	bne.n	8019c48 <ee_number+0xbc>
    tmp[i++] = '0';
 8019c06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019c08:	1c5a      	adds	r2, r3, #1
 8019c0a:	657a      	str	r2, [r7, #84]	; 0x54
 8019c0c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8019c10:	4413      	add	r3, r2
 8019c12:	2230      	movs	r2, #48	; 0x30
 8019c14:	f803 2c50 	strb.w	r2, [r3, #-80]
 8019c18:	e019      	b.n	8019c4e <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8019c1a:	687b      	ldr	r3, [r7, #4]
 8019c1c:	683a      	ldr	r2, [r7, #0]
 8019c1e:	fbb3 f1f2 	udiv	r1, r3, r2
 8019c22:	fb02 f201 	mul.w	r2, r2, r1
 8019c26:	1a9b      	subs	r3, r3, r2
 8019c28:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8019c2a:	441a      	add	r2, r3
 8019c2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019c2e:	1c59      	adds	r1, r3, #1
 8019c30:	6579      	str	r1, [r7, #84]	; 0x54
 8019c32:	7812      	ldrb	r2, [r2, #0]
 8019c34:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8019c38:	440b      	add	r3, r1
 8019c3a:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 8019c3e:	687a      	ldr	r2, [r7, #4]
 8019c40:	683b      	ldr	r3, [r7, #0]
 8019c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8019c46:	607b      	str	r3, [r7, #4]
    while (num != 0)
 8019c48:	687b      	ldr	r3, [r7, #4]
 8019c4a:	2b00      	cmp	r3, #0
 8019c4c:	d1e5      	bne.n	8019c1a <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 8019c4e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019c50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8019c52:	429a      	cmp	r2, r3
 8019c54:	dd01      	ble.n	8019c5a <ee_number+0xce>
 8019c56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019c58:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 8019c5a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8019c5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8019c5e:	1ad3      	subs	r3, r2, r3
 8019c60:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8019c62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8019c64:	f003 0301 	and.w	r3, r3, #1
 8019c68:	2b00      	cmp	r3, #0
 8019c6a:	d112      	bne.n	8019c92 <ee_number+0x106>
 8019c6c:	e00c      	b.n	8019c88 <ee_number+0xfc>
 8019c6e:	68fb      	ldr	r3, [r7, #12]
 8019c70:	1c5a      	adds	r2, r3, #1
 8019c72:	60fa      	str	r2, [r7, #12]
 8019c74:	2220      	movs	r2, #32
 8019c76:	701a      	strb	r2, [r3, #0]
 8019c78:	68bb      	ldr	r3, [r7, #8]
 8019c7a:	3b01      	subs	r3, #1
 8019c7c:	60bb      	str	r3, [r7, #8]
 8019c7e:	68bb      	ldr	r3, [r7, #8]
 8019c80:	2b00      	cmp	r3, #0
 8019c82:	d101      	bne.n	8019c88 <ee_number+0xfc>
 8019c84:	68fb      	ldr	r3, [r7, #12]
 8019c86:	e068      	b.n	8019d5a <ee_number+0x1ce>
 8019c88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019c8a:	1e5a      	subs	r2, r3, #1
 8019c8c:	66ba      	str	r2, [r7, #104]	; 0x68
 8019c8e:	2b00      	cmp	r3, #0
 8019c90:	dced      	bgt.n	8019c6e <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 8019c92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8019c96:	2b00      	cmp	r3, #0
 8019c98:	d01b      	beq.n	8019cd2 <ee_number+0x146>
 8019c9a:	68fb      	ldr	r3, [r7, #12]
 8019c9c:	1c5a      	adds	r2, r3, #1
 8019c9e:	60fa      	str	r2, [r7, #12]
 8019ca0:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8019ca4:	701a      	strb	r2, [r3, #0]
 8019ca6:	68bb      	ldr	r3, [r7, #8]
 8019ca8:	3b01      	subs	r3, #1
 8019caa:	60bb      	str	r3, [r7, #8]
 8019cac:	68bb      	ldr	r3, [r7, #8]
 8019cae:	2b00      	cmp	r3, #0
 8019cb0:	d10f      	bne.n	8019cd2 <ee_number+0x146>
 8019cb2:	68fb      	ldr	r3, [r7, #12]
 8019cb4:	e051      	b.n	8019d5a <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8019cb6:	68fb      	ldr	r3, [r7, #12]
 8019cb8:	1c5a      	adds	r2, r3, #1
 8019cba:	60fa      	str	r2, [r7, #12]
 8019cbc:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8019cc0:	701a      	strb	r2, [r3, #0]
 8019cc2:	68bb      	ldr	r3, [r7, #8]
 8019cc4:	3b01      	subs	r3, #1
 8019cc6:	60bb      	str	r3, [r7, #8]
 8019cc8:	68bb      	ldr	r3, [r7, #8]
 8019cca:	2b00      	cmp	r3, #0
 8019ccc:	d101      	bne.n	8019cd2 <ee_number+0x146>
 8019cce:	68fb      	ldr	r3, [r7, #12]
 8019cd0:	e043      	b.n	8019d5a <ee_number+0x1ce>
 8019cd2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019cd4:	1e5a      	subs	r2, r3, #1
 8019cd6:	66ba      	str	r2, [r7, #104]	; 0x68
 8019cd8:	2b00      	cmp	r3, #0
 8019cda:	dcec      	bgt.n	8019cb6 <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 8019cdc:	e00c      	b.n	8019cf8 <ee_number+0x16c>
 8019cde:	68fb      	ldr	r3, [r7, #12]
 8019ce0:	1c5a      	adds	r2, r3, #1
 8019ce2:	60fa      	str	r2, [r7, #12]
 8019ce4:	2230      	movs	r2, #48	; 0x30
 8019ce6:	701a      	strb	r2, [r3, #0]
 8019ce8:	68bb      	ldr	r3, [r7, #8]
 8019cea:	3b01      	subs	r3, #1
 8019cec:	60bb      	str	r3, [r7, #8]
 8019cee:	68bb      	ldr	r3, [r7, #8]
 8019cf0:	2b00      	cmp	r3, #0
 8019cf2:	d101      	bne.n	8019cf8 <ee_number+0x16c>
 8019cf4:	68fb      	ldr	r3, [r7, #12]
 8019cf6:	e030      	b.n	8019d5a <ee_number+0x1ce>
 8019cf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8019cfa:	1e5a      	subs	r2, r3, #1
 8019cfc:	66fa      	str	r2, [r7, #108]	; 0x6c
 8019cfe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019d00:	429a      	cmp	r2, r3
 8019d02:	dbec      	blt.n	8019cde <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8019d04:	e010      	b.n	8019d28 <ee_number+0x19c>
 8019d06:	68fb      	ldr	r3, [r7, #12]
 8019d08:	1c5a      	adds	r2, r3, #1
 8019d0a:	60fa      	str	r2, [r7, #12]
 8019d0c:	f107 0110 	add.w	r1, r7, #16
 8019d10:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019d12:	440a      	add	r2, r1
 8019d14:	7812      	ldrb	r2, [r2, #0]
 8019d16:	701a      	strb	r2, [r3, #0]
 8019d18:	68bb      	ldr	r3, [r7, #8]
 8019d1a:	3b01      	subs	r3, #1
 8019d1c:	60bb      	str	r3, [r7, #8]
 8019d1e:	68bb      	ldr	r3, [r7, #8]
 8019d20:	2b00      	cmp	r3, #0
 8019d22:	d101      	bne.n	8019d28 <ee_number+0x19c>
 8019d24:	68fb      	ldr	r3, [r7, #12]
 8019d26:	e018      	b.n	8019d5a <ee_number+0x1ce>
 8019d28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019d2a:	1e5a      	subs	r2, r3, #1
 8019d2c:	657a      	str	r2, [r7, #84]	; 0x54
 8019d2e:	2b00      	cmp	r3, #0
 8019d30:	dce9      	bgt.n	8019d06 <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 8019d32:	e00c      	b.n	8019d4e <ee_number+0x1c2>
 8019d34:	68fb      	ldr	r3, [r7, #12]
 8019d36:	1c5a      	adds	r2, r3, #1
 8019d38:	60fa      	str	r2, [r7, #12]
 8019d3a:	2220      	movs	r2, #32
 8019d3c:	701a      	strb	r2, [r3, #0]
 8019d3e:	68bb      	ldr	r3, [r7, #8]
 8019d40:	3b01      	subs	r3, #1
 8019d42:	60bb      	str	r3, [r7, #8]
 8019d44:	68bb      	ldr	r3, [r7, #8]
 8019d46:	2b00      	cmp	r3, #0
 8019d48:	d101      	bne.n	8019d4e <ee_number+0x1c2>
 8019d4a:	68fb      	ldr	r3, [r7, #12]
 8019d4c:	e005      	b.n	8019d5a <ee_number+0x1ce>
 8019d4e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019d50:	1e5a      	subs	r2, r3, #1
 8019d52:	66ba      	str	r2, [r7, #104]	; 0x68
 8019d54:	2b00      	cmp	r3, #0
 8019d56:	dced      	bgt.n	8019d34 <ee_number+0x1a8>

  return str;
 8019d58:	68fb      	ldr	r3, [r7, #12]
}
 8019d5a:	4618      	mov	r0, r3
 8019d5c:	3764      	adds	r7, #100	; 0x64
 8019d5e:	46bd      	mov	sp, r7
 8019d60:	bc80      	pop	{r7}
 8019d62:	4770      	bx	lr
 8019d64:	20000124 	.word	0x20000124
 8019d68:	20000128 	.word	0x20000128

08019d6c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8019d6c:	b580      	push	{r7, lr}
 8019d6e:	b092      	sub	sp, #72	; 0x48
 8019d70:	af04      	add	r7, sp, #16
 8019d72:	60f8      	str	r0, [r7, #12]
 8019d74:	60b9      	str	r1, [r7, #8]
 8019d76:	607a      	str	r2, [r7, #4]
 8019d78:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 8019d7a:	68bb      	ldr	r3, [r7, #8]
 8019d7c:	2b00      	cmp	r3, #0
 8019d7e:	dc01      	bgt.n	8019d84 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 8019d80:	2300      	movs	r3, #0
 8019d82:	e142      	b.n	801a00a <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8019d84:	68fb      	ldr	r3, [r7, #12]
 8019d86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019d88:	e12a      	b.n	8019fe0 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 8019d8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019d8c:	68fb      	ldr	r3, [r7, #12]
 8019d8e:	1ad2      	subs	r2, r2, r3
 8019d90:	68bb      	ldr	r3, [r7, #8]
 8019d92:	3b01      	subs	r3, #1
 8019d94:	429a      	cmp	r2, r3
 8019d96:	f280 8131 	bge.w	8019ffc <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 8019d9a:	687b      	ldr	r3, [r7, #4]
 8019d9c:	781b      	ldrb	r3, [r3, #0]
 8019d9e:	2b25      	cmp	r3, #37	; 0x25
 8019da0:	d006      	beq.n	8019db0 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 8019da2:	687a      	ldr	r2, [r7, #4]
 8019da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019da6:	1c59      	adds	r1, r3, #1
 8019da8:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019daa:	7812      	ldrb	r2, [r2, #0]
 8019dac:	701a      	strb	r2, [r3, #0]
      continue;
 8019dae:	e114      	b.n	8019fda <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 8019db0:	2300      	movs	r3, #0
 8019db2:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8019db4:	687b      	ldr	r3, [r7, #4]
 8019db6:	3301      	adds	r3, #1
 8019db8:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 8019dba:	687b      	ldr	r3, [r7, #4]
 8019dbc:	781b      	ldrb	r3, [r3, #0]
 8019dbe:	2b30      	cmp	r3, #48	; 0x30
 8019dc0:	d103      	bne.n	8019dca <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 8019dc2:	6a3b      	ldr	r3, [r7, #32]
 8019dc4:	f043 0301 	orr.w	r3, r3, #1
 8019dc8:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 8019dca:	f04f 33ff 	mov.w	r3, #4294967295
 8019dce:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8019dd0:	687b      	ldr	r3, [r7, #4]
 8019dd2:	781b      	ldrb	r3, [r3, #0]
 8019dd4:	2b2f      	cmp	r3, #47	; 0x2f
 8019dd6:	d908      	bls.n	8019dea <tiny_vsnprintf_like+0x7e>
 8019dd8:	687b      	ldr	r3, [r7, #4]
 8019dda:	781b      	ldrb	r3, [r3, #0]
 8019ddc:	2b39      	cmp	r3, #57	; 0x39
 8019dde:	d804      	bhi.n	8019dea <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8019de0:	1d3b      	adds	r3, r7, #4
 8019de2:	4618      	mov	r0, r3
 8019de4:	f7ff feac 	bl	8019b40 <ee_skip_atoi>
 8019de8:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 8019dea:	f04f 33ff 	mov.w	r3, #4294967295
 8019dee:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 8019df0:	f04f 33ff 	mov.w	r3, #4294967295
 8019df4:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 8019df6:	230a      	movs	r3, #10
 8019df8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 8019dfa:	687b      	ldr	r3, [r7, #4]
 8019dfc:	781b      	ldrb	r3, [r3, #0]
 8019dfe:	3b58      	subs	r3, #88	; 0x58
 8019e00:	2b20      	cmp	r3, #32
 8019e02:	f200 8094 	bhi.w	8019f2e <tiny_vsnprintf_like+0x1c2>
 8019e06:	a201      	add	r2, pc, #4	; (adr r2, 8019e0c <tiny_vsnprintf_like+0xa0>)
 8019e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019e0c:	08019f17 	.word	0x08019f17
 8019e10:	08019f2f 	.word	0x08019f2f
 8019e14:	08019f2f 	.word	0x08019f2f
 8019e18:	08019f2f 	.word	0x08019f2f
 8019e1c:	08019f2f 	.word	0x08019f2f
 8019e20:	08019f2f 	.word	0x08019f2f
 8019e24:	08019f2f 	.word	0x08019f2f
 8019e28:	08019f2f 	.word	0x08019f2f
 8019e2c:	08019f2f 	.word	0x08019f2f
 8019e30:	08019f2f 	.word	0x08019f2f
 8019e34:	08019f2f 	.word	0x08019f2f
 8019e38:	08019e9b 	.word	0x08019e9b
 8019e3c:	08019f25 	.word	0x08019f25
 8019e40:	08019f2f 	.word	0x08019f2f
 8019e44:	08019f2f 	.word	0x08019f2f
 8019e48:	08019f2f 	.word	0x08019f2f
 8019e4c:	08019f2f 	.word	0x08019f2f
 8019e50:	08019f25 	.word	0x08019f25
 8019e54:	08019f2f 	.word	0x08019f2f
 8019e58:	08019f2f 	.word	0x08019f2f
 8019e5c:	08019f2f 	.word	0x08019f2f
 8019e60:	08019f2f 	.word	0x08019f2f
 8019e64:	08019f2f 	.word	0x08019f2f
 8019e68:	08019f2f 	.word	0x08019f2f
 8019e6c:	08019f2f 	.word	0x08019f2f
 8019e70:	08019f2f 	.word	0x08019f2f
 8019e74:	08019f2f 	.word	0x08019f2f
 8019e78:	08019ebb 	.word	0x08019ebb
 8019e7c:	08019f2f 	.word	0x08019f2f
 8019e80:	08019f7b 	.word	0x08019f7b
 8019e84:	08019f2f 	.word	0x08019f2f
 8019e88:	08019f2f 	.word	0x08019f2f
 8019e8c:	08019f1f 	.word	0x08019f1f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 8019e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019e92:	1c5a      	adds	r2, r3, #1
 8019e94:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019e96:	2220      	movs	r2, #32
 8019e98:	701a      	strb	r2, [r3, #0]
 8019e9a:	69fb      	ldr	r3, [r7, #28]
 8019e9c:	3b01      	subs	r3, #1
 8019e9e:	61fb      	str	r3, [r7, #28]
 8019ea0:	69fb      	ldr	r3, [r7, #28]
 8019ea2:	2b00      	cmp	r3, #0
 8019ea4:	dcf4      	bgt.n	8019e90 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 8019ea6:	683b      	ldr	r3, [r7, #0]
 8019ea8:	1d1a      	adds	r2, r3, #4
 8019eaa:	603a      	str	r2, [r7, #0]
 8019eac:	6819      	ldr	r1, [r3, #0]
 8019eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019eb0:	1c5a      	adds	r2, r3, #1
 8019eb2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019eb4:	b2ca      	uxtb	r2, r1
 8019eb6:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 8019eb8:	e08f      	b.n	8019fda <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 8019eba:	683b      	ldr	r3, [r7, #0]
 8019ebc:	1d1a      	adds	r2, r3, #4
 8019ebe:	603a      	str	r2, [r7, #0]
 8019ec0:	681b      	ldr	r3, [r3, #0]
 8019ec2:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 8019ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ec6:	2b00      	cmp	r3, #0
 8019ec8:	d101      	bne.n	8019ece <tiny_vsnprintf_like+0x162>
 8019eca:	4b52      	ldr	r3, [pc, #328]	; (801a014 <tiny_vsnprintf_like+0x2a8>)
 8019ecc:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 8019ece:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019ed0:	f7e6 f952 	bl	8000178 <strlen>
 8019ed4:	4603      	mov	r3, r0
 8019ed6:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8019ed8:	e004      	b.n	8019ee4 <tiny_vsnprintf_like+0x178>
 8019eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019edc:	1c5a      	adds	r2, r3, #1
 8019ede:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019ee0:	2220      	movs	r2, #32
 8019ee2:	701a      	strb	r2, [r3, #0]
 8019ee4:	69fb      	ldr	r3, [r7, #28]
 8019ee6:	1e5a      	subs	r2, r3, #1
 8019ee8:	61fa      	str	r2, [r7, #28]
 8019eea:	693a      	ldr	r2, [r7, #16]
 8019eec:	429a      	cmp	r2, r3
 8019eee:	dbf4      	blt.n	8019eda <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8019ef0:	2300      	movs	r3, #0
 8019ef2:	62bb      	str	r3, [r7, #40]	; 0x28
 8019ef4:	e00a      	b.n	8019f0c <tiny_vsnprintf_like+0x1a0>
 8019ef6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019ef8:	1c53      	adds	r3, r2, #1
 8019efa:	627b      	str	r3, [r7, #36]	; 0x24
 8019efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019efe:	1c59      	adds	r1, r3, #1
 8019f00:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019f02:	7812      	ldrb	r2, [r2, #0]
 8019f04:	701a      	strb	r2, [r3, #0]
 8019f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019f08:	3301      	adds	r3, #1
 8019f0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8019f0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019f0e:	693b      	ldr	r3, [r7, #16]
 8019f10:	429a      	cmp	r2, r3
 8019f12:	dbf0      	blt.n	8019ef6 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 8019f14:	e061      	b.n	8019fda <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 8019f16:	6a3b      	ldr	r3, [r7, #32]
 8019f18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019f1c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 8019f1e:	2310      	movs	r3, #16
 8019f20:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8019f22:	e02d      	b.n	8019f80 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 8019f24:	6a3b      	ldr	r3, [r7, #32]
 8019f26:	f043 0302 	orr.w	r3, r3, #2
 8019f2a:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 8019f2c:	e025      	b.n	8019f7a <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 8019f2e:	687b      	ldr	r3, [r7, #4]
 8019f30:	781b      	ldrb	r3, [r3, #0]
 8019f32:	2b25      	cmp	r3, #37	; 0x25
 8019f34:	d004      	beq.n	8019f40 <tiny_vsnprintf_like+0x1d4>
 8019f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019f38:	1c5a      	adds	r2, r3, #1
 8019f3a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019f3c:	2225      	movs	r2, #37	; 0x25
 8019f3e:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 8019f40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019f42:	68fb      	ldr	r3, [r7, #12]
 8019f44:	1ad2      	subs	r2, r2, r3
 8019f46:	68bb      	ldr	r3, [r7, #8]
 8019f48:	3b01      	subs	r3, #1
 8019f4a:	429a      	cmp	r2, r3
 8019f4c:	da17      	bge.n	8019f7e <tiny_vsnprintf_like+0x212>
        if (*fmt)
 8019f4e:	687b      	ldr	r3, [r7, #4]
 8019f50:	781b      	ldrb	r3, [r3, #0]
 8019f52:	2b00      	cmp	r3, #0
 8019f54:	d006      	beq.n	8019f64 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 8019f56:	687a      	ldr	r2, [r7, #4]
 8019f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019f5a:	1c59      	adds	r1, r3, #1
 8019f5c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019f5e:	7812      	ldrb	r2, [r2, #0]
 8019f60:	701a      	strb	r2, [r3, #0]
 8019f62:	e002      	b.n	8019f6a <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 8019f64:	687b      	ldr	r3, [r7, #4]
 8019f66:	3b01      	subs	r3, #1
 8019f68:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 8019f6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019f6c:	68fb      	ldr	r3, [r7, #12]
 8019f6e:	1ad2      	subs	r2, r2, r3
 8019f70:	68bb      	ldr	r3, [r7, #8]
 8019f72:	3b01      	subs	r3, #1
 8019f74:	429a      	cmp	r2, r3
 8019f76:	db2f      	blt.n	8019fd8 <tiny_vsnprintf_like+0x26c>
 8019f78:	e002      	b.n	8019f80 <tiny_vsnprintf_like+0x214>
        break;
 8019f7a:	bf00      	nop
 8019f7c:	e000      	b.n	8019f80 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 8019f7e:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 8019f80:	697b      	ldr	r3, [r7, #20]
 8019f82:	2b6c      	cmp	r3, #108	; 0x6c
 8019f84:	d105      	bne.n	8019f92 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 8019f86:	683b      	ldr	r3, [r7, #0]
 8019f88:	1d1a      	adds	r2, r3, #4
 8019f8a:	603a      	str	r2, [r7, #0]
 8019f8c:	681b      	ldr	r3, [r3, #0]
 8019f8e:	637b      	str	r3, [r7, #52]	; 0x34
 8019f90:	e00f      	b.n	8019fb2 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 8019f92:	6a3b      	ldr	r3, [r7, #32]
 8019f94:	f003 0302 	and.w	r3, r3, #2
 8019f98:	2b00      	cmp	r3, #0
 8019f9a:	d005      	beq.n	8019fa8 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 8019f9c:	683b      	ldr	r3, [r7, #0]
 8019f9e:	1d1a      	adds	r2, r3, #4
 8019fa0:	603a      	str	r2, [r7, #0]
 8019fa2:	681b      	ldr	r3, [r3, #0]
 8019fa4:	637b      	str	r3, [r7, #52]	; 0x34
 8019fa6:	e004      	b.n	8019fb2 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 8019fa8:	683b      	ldr	r3, [r7, #0]
 8019faa:	1d1a      	adds	r2, r3, #4
 8019fac:	603a      	str	r2, [r7, #0]
 8019fae:	681b      	ldr	r3, [r3, #0]
 8019fb0:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8019fb2:	68bb      	ldr	r3, [r7, #8]
 8019fb4:	1e5a      	subs	r2, r3, #1
 8019fb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8019fb8:	68fb      	ldr	r3, [r7, #12]
 8019fba:	1acb      	subs	r3, r1, r3
 8019fbc:	1ad1      	subs	r1, r2, r3
 8019fbe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8019fc0:	6a3b      	ldr	r3, [r7, #32]
 8019fc2:	9302      	str	r3, [sp, #8]
 8019fc4:	69bb      	ldr	r3, [r7, #24]
 8019fc6:	9301      	str	r3, [sp, #4]
 8019fc8:	69fb      	ldr	r3, [r7, #28]
 8019fca:	9300      	str	r3, [sp, #0]
 8019fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019fce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8019fd0:	f7ff fddc 	bl	8019b8c <ee_number>
 8019fd4:	62f8      	str	r0, [r7, #44]	; 0x2c
 8019fd6:	e000      	b.n	8019fda <tiny_vsnprintf_like+0x26e>
        continue;
 8019fd8:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8019fda:	687b      	ldr	r3, [r7, #4]
 8019fdc:	3301      	adds	r3, #1
 8019fde:	607b      	str	r3, [r7, #4]
 8019fe0:	687b      	ldr	r3, [r7, #4]
 8019fe2:	781b      	ldrb	r3, [r3, #0]
 8019fe4:	2b00      	cmp	r3, #0
 8019fe6:	f47f aed0 	bne.w	8019d8a <tiny_vsnprintf_like+0x1e>
 8019fea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019fec:	68fb      	ldr	r3, [r7, #12]
 8019fee:	1ad2      	subs	r2, r2, r3
 8019ff0:	68bb      	ldr	r3, [r7, #8]
 8019ff2:	3b01      	subs	r3, #1
 8019ff4:	429a      	cmp	r2, r3
 8019ff6:	f6bf aec8 	bge.w	8019d8a <tiny_vsnprintf_like+0x1e>
 8019ffa:	e000      	b.n	8019ffe <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 8019ffc:	bf00      	nop
  }

  *str = '\0';
 8019ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a000:	2200      	movs	r2, #0
 801a002:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801a004:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a006:	68fb      	ldr	r3, [r7, #12]
 801a008:	1ad3      	subs	r3, r2, r3
}
 801a00a:	4618      	mov	r0, r3
 801a00c:	3738      	adds	r7, #56	; 0x38
 801a00e:	46bd      	mov	sp, r7
 801a010:	bd80      	pop	{r7, pc}
 801a012:	bf00      	nop
 801a014:	0801b5d0 	.word	0x0801b5d0

0801a018 <UTIL_SEQ_RegTask>:

  return;
}

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801a018:	b580      	push	{r7, lr}
 801a01a:	b088      	sub	sp, #32
 801a01c:	af00      	add	r7, sp, #0
 801a01e:	60f8      	str	r0, [r7, #12]
 801a020:	60b9      	str	r1, [r7, #8]
 801a022:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a024:	f3ef 8310 	mrs	r3, PRIMASK
 801a028:	617b      	str	r3, [r7, #20]
  return(result);
 801a02a:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801a02c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801a02e:	b672      	cpsid	i
}
 801a030:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801a032:	68f8      	ldr	r0, [r7, #12]
 801a034:	f000 f83e 	bl	801a0b4 <SEQ_BitPosition>
 801a038:	4603      	mov	r3, r0
 801a03a:	4619      	mov	r1, r3
 801a03c:	4a06      	ldr	r2, [pc, #24]	; (801a058 <UTIL_SEQ_RegTask+0x40>)
 801a03e:	687b      	ldr	r3, [r7, #4]
 801a040:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801a044:	69fb      	ldr	r3, [r7, #28]
 801a046:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a048:	69bb      	ldr	r3, [r7, #24]
 801a04a:	f383 8810 	msr	PRIMASK, r3
}
 801a04e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801a050:	bf00      	nop
}
 801a052:	3720      	adds	r7, #32
 801a054:	46bd      	mov	sp, r7
 801a056:	bd80      	pop	{r7, pc}
 801a058:	20000ef8 	.word	0x20000ef8

0801a05c <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801a05c:	b480      	push	{r7}
 801a05e:	b087      	sub	sp, #28
 801a060:	af00      	add	r7, sp, #0
 801a062:	6078      	str	r0, [r7, #4]
 801a064:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a066:	f3ef 8310 	mrs	r3, PRIMASK
 801a06a:	60fb      	str	r3, [r7, #12]
  return(result);
 801a06c:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801a06e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a070:	b672      	cpsid	i
}
 801a072:	bf00      	nop

  TaskSet |= TaskId_bm;
 801a074:	4b0d      	ldr	r3, [pc, #52]	; (801a0ac <UTIL_SEQ_SetTask+0x50>)
 801a076:	681a      	ldr	r2, [r3, #0]
 801a078:	687b      	ldr	r3, [r7, #4]
 801a07a:	4313      	orrs	r3, r2
 801a07c:	4a0b      	ldr	r2, [pc, #44]	; (801a0ac <UTIL_SEQ_SetTask+0x50>)
 801a07e:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801a080:	4a0b      	ldr	r2, [pc, #44]	; (801a0b0 <UTIL_SEQ_SetTask+0x54>)
 801a082:	683b      	ldr	r3, [r7, #0]
 801a084:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801a088:	687b      	ldr	r3, [r7, #4]
 801a08a:	431a      	orrs	r2, r3
 801a08c:	4908      	ldr	r1, [pc, #32]	; (801a0b0 <UTIL_SEQ_SetTask+0x54>)
 801a08e:	683b      	ldr	r3, [r7, #0]
 801a090:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801a094:	697b      	ldr	r3, [r7, #20]
 801a096:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a098:	693b      	ldr	r3, [r7, #16]
 801a09a:	f383 8810 	msr	PRIMASK, r3
}
 801a09e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801a0a0:	bf00      	nop
}
 801a0a2:	371c      	adds	r7, #28
 801a0a4:	46bd      	mov	sp, r7
 801a0a6:	bc80      	pop	{r7}
 801a0a8:	4770      	bx	lr
 801a0aa:	bf00      	nop
 801a0ac:	20000ef4 	.word	0x20000ef4
 801a0b0:	20000f78 	.word	0x20000f78

0801a0b4 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801a0b4:	b480      	push	{r7}
 801a0b6:	b085      	sub	sp, #20
 801a0b8:	af00      	add	r7, sp, #0
 801a0ba:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 801a0bc:	2300      	movs	r3, #0
 801a0be:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 801a0c0:	687b      	ldr	r3, [r7, #4]
 801a0c2:	0c1b      	lsrs	r3, r3, #16
 801a0c4:	041b      	lsls	r3, r3, #16
 801a0c6:	2b00      	cmp	r3, #0
 801a0c8:	d104      	bne.n	801a0d4 <SEQ_BitPosition+0x20>
 801a0ca:	2310      	movs	r3, #16
 801a0cc:	73fb      	strb	r3, [r7, #15]
 801a0ce:	687b      	ldr	r3, [r7, #4]
 801a0d0:	041b      	lsls	r3, r3, #16
 801a0d2:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 801a0d4:	687b      	ldr	r3, [r7, #4]
 801a0d6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801a0da:	2b00      	cmp	r3, #0
 801a0dc:	d105      	bne.n	801a0ea <SEQ_BitPosition+0x36>
 801a0de:	7bfb      	ldrb	r3, [r7, #15]
 801a0e0:	3308      	adds	r3, #8
 801a0e2:	73fb      	strb	r3, [r7, #15]
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	021b      	lsls	r3, r3, #8
 801a0e8:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 801a0ea:	687b      	ldr	r3, [r7, #4]
 801a0ec:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801a0f0:	2b00      	cmp	r3, #0
 801a0f2:	d105      	bne.n	801a100 <SEQ_BitPosition+0x4c>
 801a0f4:	7bfb      	ldrb	r3, [r7, #15]
 801a0f6:	3304      	adds	r3, #4
 801a0f8:	73fb      	strb	r3, [r7, #15]
 801a0fa:	687b      	ldr	r3, [r7, #4]
 801a0fc:	011b      	lsls	r3, r3, #4
 801a0fe:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 801a100:	687b      	ldr	r3, [r7, #4]
 801a102:	0f1b      	lsrs	r3, r3, #28
 801a104:	4a06      	ldr	r2, [pc, #24]	; (801a120 <SEQ_BitPosition+0x6c>)
 801a106:	5cd2      	ldrb	r2, [r2, r3]
 801a108:	7bfb      	ldrb	r3, [r7, #15]
 801a10a:	4413      	add	r3, r2
 801a10c:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801a10e:	7bfb      	ldrb	r3, [r7, #15]
 801a110:	f1c3 031f 	rsb	r3, r3, #31
 801a114:	b2db      	uxtb	r3, r3
}
 801a116:	4618      	mov	r0, r3
 801a118:	3714      	adds	r7, #20
 801a11a:	46bd      	mov	sp, r7
 801a11c:	bc80      	pop	{r7}
 801a11e:	4770      	bx	lr
 801a120:	0801bb94 	.word	0x0801bb94

0801a124 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801a124:	b580      	push	{r7, lr}
 801a126:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801a128:	4b04      	ldr	r3, [pc, #16]	; (801a13c <UTIL_TIMER_Init+0x18>)
 801a12a:	2200      	movs	r2, #0
 801a12c:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801a12e:	4b04      	ldr	r3, [pc, #16]	; (801a140 <UTIL_TIMER_Init+0x1c>)
 801a130:	681b      	ldr	r3, [r3, #0]
 801a132:	4798      	blx	r3
 801a134:	4603      	mov	r3, r0
}
 801a136:	4618      	mov	r0, r3
 801a138:	bd80      	pop	{r7, pc}
 801a13a:	bf00      	nop
 801a13c:	20000f88 	.word	0x20000f88
 801a140:	0801b67c 	.word	0x0801b67c

0801a144 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801a144:	b580      	push	{r7, lr}
 801a146:	b084      	sub	sp, #16
 801a148:	af00      	add	r7, sp, #0
 801a14a:	60f8      	str	r0, [r7, #12]
 801a14c:	60b9      	str	r1, [r7, #8]
 801a14e:	603b      	str	r3, [r7, #0]
 801a150:	4613      	mov	r3, r2
 801a152:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801a154:	68fb      	ldr	r3, [r7, #12]
 801a156:	2b00      	cmp	r3, #0
 801a158:	d023      	beq.n	801a1a2 <UTIL_TIMER_Create+0x5e>
 801a15a:	683b      	ldr	r3, [r7, #0]
 801a15c:	2b00      	cmp	r3, #0
 801a15e:	d020      	beq.n	801a1a2 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801a160:	68fb      	ldr	r3, [r7, #12]
 801a162:	2200      	movs	r2, #0
 801a164:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801a166:	4b11      	ldr	r3, [pc, #68]	; (801a1ac <UTIL_TIMER_Create+0x68>)
 801a168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a16a:	68b8      	ldr	r0, [r7, #8]
 801a16c:	4798      	blx	r3
 801a16e:	4602      	mov	r2, r0
 801a170:	68fb      	ldr	r3, [r7, #12]
 801a172:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801a174:	68fb      	ldr	r3, [r7, #12]
 801a176:	2200      	movs	r2, #0
 801a178:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801a17a:	68fb      	ldr	r3, [r7, #12]
 801a17c:	2200      	movs	r2, #0
 801a17e:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801a180:	68fb      	ldr	r3, [r7, #12]
 801a182:	2200      	movs	r2, #0
 801a184:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801a186:	68fb      	ldr	r3, [r7, #12]
 801a188:	683a      	ldr	r2, [r7, #0]
 801a18a:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801a18c:	68fb      	ldr	r3, [r7, #12]
 801a18e:	69ba      	ldr	r2, [r7, #24]
 801a190:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801a192:	68fb      	ldr	r3, [r7, #12]
 801a194:	79fa      	ldrb	r2, [r7, #7]
 801a196:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801a198:	68fb      	ldr	r3, [r7, #12]
 801a19a:	2200      	movs	r2, #0
 801a19c:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801a19e:	2300      	movs	r3, #0
 801a1a0:	e000      	b.n	801a1a4 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801a1a2:	2301      	movs	r3, #1
  }
}
 801a1a4:	4618      	mov	r0, r3
 801a1a6:	3710      	adds	r7, #16
 801a1a8:	46bd      	mov	sp, r7
 801a1aa:	bd80      	pop	{r7, pc}
 801a1ac:	0801b67c 	.word	0x0801b67c

0801a1b0 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801a1b0:	b580      	push	{r7, lr}
 801a1b2:	b08a      	sub	sp, #40	; 0x28
 801a1b4:	af00      	add	r7, sp, #0
 801a1b6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801a1b8:	2300      	movs	r3, #0
 801a1ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801a1be:	687b      	ldr	r3, [r7, #4]
 801a1c0:	2b00      	cmp	r3, #0
 801a1c2:	d056      	beq.n	801a272 <UTIL_TIMER_Start+0xc2>
 801a1c4:	6878      	ldr	r0, [r7, #4]
 801a1c6:	f000 f9a9 	bl	801a51c <TimerExists>
 801a1ca:	4603      	mov	r3, r0
 801a1cc:	f083 0301 	eor.w	r3, r3, #1
 801a1d0:	b2db      	uxtb	r3, r3
 801a1d2:	2b00      	cmp	r3, #0
 801a1d4:	d04d      	beq.n	801a272 <UTIL_TIMER_Start+0xc2>
 801a1d6:	687b      	ldr	r3, [r7, #4]
 801a1d8:	7a5b      	ldrb	r3, [r3, #9]
 801a1da:	2b00      	cmp	r3, #0
 801a1dc:	d149      	bne.n	801a272 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a1de:	f3ef 8310 	mrs	r3, PRIMASK
 801a1e2:	613b      	str	r3, [r7, #16]
  return(result);
 801a1e4:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801a1e6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801a1e8:	b672      	cpsid	i
}
 801a1ea:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801a1ec:	687b      	ldr	r3, [r7, #4]
 801a1ee:	685b      	ldr	r3, [r3, #4]
 801a1f0:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801a1f2:	4b24      	ldr	r3, [pc, #144]	; (801a284 <UTIL_TIMER_Start+0xd4>)
 801a1f4:	6a1b      	ldr	r3, [r3, #32]
 801a1f6:	4798      	blx	r3
 801a1f8:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801a1fa:	6a3a      	ldr	r2, [r7, #32]
 801a1fc:	69bb      	ldr	r3, [r7, #24]
 801a1fe:	429a      	cmp	r2, r3
 801a200:	d201      	bcs.n	801a206 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801a202:	69bb      	ldr	r3, [r7, #24]
 801a204:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801a206:	687b      	ldr	r3, [r7, #4]
 801a208:	6a3a      	ldr	r2, [r7, #32]
 801a20a:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801a20c:	687b      	ldr	r3, [r7, #4]
 801a20e:	2200      	movs	r2, #0
 801a210:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801a212:	687b      	ldr	r3, [r7, #4]
 801a214:	2201      	movs	r2, #1
 801a216:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801a218:	687b      	ldr	r3, [r7, #4]
 801a21a:	2200      	movs	r2, #0
 801a21c:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801a21e:	4b1a      	ldr	r3, [pc, #104]	; (801a288 <UTIL_TIMER_Start+0xd8>)
 801a220:	681b      	ldr	r3, [r3, #0]
 801a222:	2b00      	cmp	r3, #0
 801a224:	d106      	bne.n	801a234 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801a226:	4b17      	ldr	r3, [pc, #92]	; (801a284 <UTIL_TIMER_Start+0xd4>)
 801a228:	691b      	ldr	r3, [r3, #16]
 801a22a:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801a22c:	6878      	ldr	r0, [r7, #4]
 801a22e:	f000 f9eb 	bl	801a608 <TimerInsertNewHeadTimer>
 801a232:	e017      	b.n	801a264 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801a234:	4b13      	ldr	r3, [pc, #76]	; (801a284 <UTIL_TIMER_Start+0xd4>)
 801a236:	699b      	ldr	r3, [r3, #24]
 801a238:	4798      	blx	r3
 801a23a:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801a23c:	687b      	ldr	r3, [r7, #4]
 801a23e:	681a      	ldr	r2, [r3, #0]
 801a240:	697b      	ldr	r3, [r7, #20]
 801a242:	441a      	add	r2, r3
 801a244:	687b      	ldr	r3, [r7, #4]
 801a246:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801a248:	687b      	ldr	r3, [r7, #4]
 801a24a:	681a      	ldr	r2, [r3, #0]
 801a24c:	4b0e      	ldr	r3, [pc, #56]	; (801a288 <UTIL_TIMER_Start+0xd8>)
 801a24e:	681b      	ldr	r3, [r3, #0]
 801a250:	681b      	ldr	r3, [r3, #0]
 801a252:	429a      	cmp	r2, r3
 801a254:	d203      	bcs.n	801a25e <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801a256:	6878      	ldr	r0, [r7, #4]
 801a258:	f000 f9d6 	bl	801a608 <TimerInsertNewHeadTimer>
 801a25c:	e002      	b.n	801a264 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801a25e:	6878      	ldr	r0, [r7, #4]
 801a260:	f000 f9a2 	bl	801a5a8 <TimerInsertTimer>
 801a264:	69fb      	ldr	r3, [r7, #28]
 801a266:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a268:	68fb      	ldr	r3, [r7, #12]
 801a26a:	f383 8810 	msr	PRIMASK, r3
}
 801a26e:	bf00      	nop
  {
 801a270:	e002      	b.n	801a278 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801a272:	2301      	movs	r3, #1
 801a274:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 801a278:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801a27c:	4618      	mov	r0, r3
 801a27e:	3728      	adds	r7, #40	; 0x28
 801a280:	46bd      	mov	sp, r7
 801a282:	bd80      	pop	{r7, pc}
 801a284:	0801b67c 	.word	0x0801b67c
 801a288:	20000f88 	.word	0x20000f88

0801a28c <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801a28c:	b580      	push	{r7, lr}
 801a28e:	b088      	sub	sp, #32
 801a290:	af00      	add	r7, sp, #0
 801a292:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801a294:	2300      	movs	r3, #0
 801a296:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801a298:	687b      	ldr	r3, [r7, #4]
 801a29a:	2b00      	cmp	r3, #0
 801a29c:	d05b      	beq.n	801a356 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a29e:	f3ef 8310 	mrs	r3, PRIMASK
 801a2a2:	60fb      	str	r3, [r7, #12]
  return(result);
 801a2a4:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801a2a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801a2a8:	b672      	cpsid	i
}
 801a2aa:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801a2ac:	4b2d      	ldr	r3, [pc, #180]	; (801a364 <UTIL_TIMER_Stop+0xd8>)
 801a2ae:	681b      	ldr	r3, [r3, #0]
 801a2b0:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801a2b2:	4b2c      	ldr	r3, [pc, #176]	; (801a364 <UTIL_TIMER_Stop+0xd8>)
 801a2b4:	681b      	ldr	r3, [r3, #0]
 801a2b6:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801a2b8:	687b      	ldr	r3, [r7, #4]
 801a2ba:	2201      	movs	r2, #1
 801a2bc:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801a2be:	4b29      	ldr	r3, [pc, #164]	; (801a364 <UTIL_TIMER_Stop+0xd8>)
 801a2c0:	681b      	ldr	r3, [r3, #0]
 801a2c2:	2b00      	cmp	r3, #0
 801a2c4:	d041      	beq.n	801a34a <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801a2c6:	687b      	ldr	r3, [r7, #4]
 801a2c8:	2200      	movs	r2, #0
 801a2ca:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801a2cc:	4b25      	ldr	r3, [pc, #148]	; (801a364 <UTIL_TIMER_Stop+0xd8>)
 801a2ce:	681b      	ldr	r3, [r3, #0]
 801a2d0:	687a      	ldr	r2, [r7, #4]
 801a2d2:	429a      	cmp	r2, r3
 801a2d4:	d134      	bne.n	801a340 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801a2d6:	4b23      	ldr	r3, [pc, #140]	; (801a364 <UTIL_TIMER_Stop+0xd8>)
 801a2d8:	681b      	ldr	r3, [r3, #0]
 801a2da:	2200      	movs	r2, #0
 801a2dc:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801a2de:	4b21      	ldr	r3, [pc, #132]	; (801a364 <UTIL_TIMER_Stop+0xd8>)
 801a2e0:	681b      	ldr	r3, [r3, #0]
 801a2e2:	695b      	ldr	r3, [r3, #20]
 801a2e4:	2b00      	cmp	r3, #0
 801a2e6:	d00a      	beq.n	801a2fe <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801a2e8:	4b1e      	ldr	r3, [pc, #120]	; (801a364 <UTIL_TIMER_Stop+0xd8>)
 801a2ea:	681b      	ldr	r3, [r3, #0]
 801a2ec:	695b      	ldr	r3, [r3, #20]
 801a2ee:	4a1d      	ldr	r2, [pc, #116]	; (801a364 <UTIL_TIMER_Stop+0xd8>)
 801a2f0:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801a2f2:	4b1c      	ldr	r3, [pc, #112]	; (801a364 <UTIL_TIMER_Stop+0xd8>)
 801a2f4:	681b      	ldr	r3, [r3, #0]
 801a2f6:	4618      	mov	r0, r3
 801a2f8:	f000 f92c 	bl	801a554 <TimerSetTimeout>
 801a2fc:	e023      	b.n	801a346 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801a2fe:	4b1a      	ldr	r3, [pc, #104]	; (801a368 <UTIL_TIMER_Stop+0xdc>)
 801a300:	68db      	ldr	r3, [r3, #12]
 801a302:	4798      	blx	r3
            TimerListHead = NULL;
 801a304:	4b17      	ldr	r3, [pc, #92]	; (801a364 <UTIL_TIMER_Stop+0xd8>)
 801a306:	2200      	movs	r2, #0
 801a308:	601a      	str	r2, [r3, #0]
 801a30a:	e01c      	b.n	801a346 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801a30c:	697a      	ldr	r2, [r7, #20]
 801a30e:	687b      	ldr	r3, [r7, #4]
 801a310:	429a      	cmp	r2, r3
 801a312:	d110      	bne.n	801a336 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801a314:	697b      	ldr	r3, [r7, #20]
 801a316:	695b      	ldr	r3, [r3, #20]
 801a318:	2b00      	cmp	r3, #0
 801a31a:	d006      	beq.n	801a32a <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801a31c:	697b      	ldr	r3, [r7, #20]
 801a31e:	695b      	ldr	r3, [r3, #20]
 801a320:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801a322:	69bb      	ldr	r3, [r7, #24]
 801a324:	697a      	ldr	r2, [r7, #20]
 801a326:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801a328:	e00d      	b.n	801a346 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801a32a:	2300      	movs	r3, #0
 801a32c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801a32e:	69bb      	ldr	r3, [r7, #24]
 801a330:	697a      	ldr	r2, [r7, #20]
 801a332:	615a      	str	r2, [r3, #20]
            break;
 801a334:	e007      	b.n	801a346 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801a336:	697b      	ldr	r3, [r7, #20]
 801a338:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801a33a:	697b      	ldr	r3, [r7, #20]
 801a33c:	695b      	ldr	r3, [r3, #20]
 801a33e:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801a340:	697b      	ldr	r3, [r7, #20]
 801a342:	2b00      	cmp	r3, #0
 801a344:	d1e2      	bne.n	801a30c <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801a346:	2300      	movs	r3, #0
 801a348:	77fb      	strb	r3, [r7, #31]
 801a34a:	693b      	ldr	r3, [r7, #16]
 801a34c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a34e:	68bb      	ldr	r3, [r7, #8]
 801a350:	f383 8810 	msr	PRIMASK, r3
}
 801a354:	e001      	b.n	801a35a <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801a356:	2301      	movs	r3, #1
 801a358:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801a35a:	7ffb      	ldrb	r3, [r7, #31]
}
 801a35c:	4618      	mov	r0, r3
 801a35e:	3720      	adds	r7, #32
 801a360:	46bd      	mov	sp, r7
 801a362:	bd80      	pop	{r7, pc}
 801a364:	20000f88 	.word	0x20000f88
 801a368:	0801b67c 	.word	0x0801b67c

0801a36c <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801a36c:	b580      	push	{r7, lr}
 801a36e:	b084      	sub	sp, #16
 801a370:	af00      	add	r7, sp, #0
 801a372:	6078      	str	r0, [r7, #4]
 801a374:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801a376:	2300      	movs	r3, #0
 801a378:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801a37a:	687b      	ldr	r3, [r7, #4]
 801a37c:	2b00      	cmp	r3, #0
 801a37e:	d102      	bne.n	801a386 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801a380:	2301      	movs	r3, #1
 801a382:	73fb      	strb	r3, [r7, #15]
 801a384:	e014      	b.n	801a3b0 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801a386:	4b0d      	ldr	r3, [pc, #52]	; (801a3bc <UTIL_TIMER_SetPeriod+0x50>)
 801a388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a38a:	6838      	ldr	r0, [r7, #0]
 801a38c:	4798      	blx	r3
 801a38e:	4602      	mov	r2, r0
 801a390:	687b      	ldr	r3, [r7, #4]
 801a392:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801a394:	6878      	ldr	r0, [r7, #4]
 801a396:	f000 f8c1 	bl	801a51c <TimerExists>
 801a39a:	4603      	mov	r3, r0
 801a39c:	2b00      	cmp	r3, #0
 801a39e:	d007      	beq.n	801a3b0 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801a3a0:	6878      	ldr	r0, [r7, #4]
 801a3a2:	f7ff ff73 	bl	801a28c <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801a3a6:	6878      	ldr	r0, [r7, #4]
 801a3a8:	f7ff ff02 	bl	801a1b0 <UTIL_TIMER_Start>
 801a3ac:	4603      	mov	r3, r0
 801a3ae:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801a3b0:	7bfb      	ldrb	r3, [r7, #15]
}
 801a3b2:	4618      	mov	r0, r3
 801a3b4:	3710      	adds	r7, #16
 801a3b6:	46bd      	mov	sp, r7
 801a3b8:	bd80      	pop	{r7, pc}
 801a3ba:	bf00      	nop
 801a3bc:	0801b67c 	.word	0x0801b67c

0801a3c0 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801a3c0:	b590      	push	{r4, r7, lr}
 801a3c2:	b089      	sub	sp, #36	; 0x24
 801a3c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a3c6:	f3ef 8310 	mrs	r3, PRIMASK
 801a3ca:	60bb      	str	r3, [r7, #8]
  return(result);
 801a3cc:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801a3ce:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801a3d0:	b672      	cpsid	i
}
 801a3d2:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801a3d4:	4b38      	ldr	r3, [pc, #224]	; (801a4b8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a3d6:	695b      	ldr	r3, [r3, #20]
 801a3d8:	4798      	blx	r3
 801a3da:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801a3dc:	4b36      	ldr	r3, [pc, #216]	; (801a4b8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a3de:	691b      	ldr	r3, [r3, #16]
 801a3e0:	4798      	blx	r3
 801a3e2:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801a3e4:	693a      	ldr	r2, [r7, #16]
 801a3e6:	697b      	ldr	r3, [r7, #20]
 801a3e8:	1ad3      	subs	r3, r2, r3
 801a3ea:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801a3ec:	4b33      	ldr	r3, [pc, #204]	; (801a4bc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a3ee:	681b      	ldr	r3, [r3, #0]
 801a3f0:	2b00      	cmp	r3, #0
 801a3f2:	d037      	beq.n	801a464 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801a3f4:	4b31      	ldr	r3, [pc, #196]	; (801a4bc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a3f6:	681b      	ldr	r3, [r3, #0]
 801a3f8:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801a3fa:	69fb      	ldr	r3, [r7, #28]
 801a3fc:	681b      	ldr	r3, [r3, #0]
 801a3fe:	68fa      	ldr	r2, [r7, #12]
 801a400:	429a      	cmp	r2, r3
 801a402:	d206      	bcs.n	801a412 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801a404:	69fb      	ldr	r3, [r7, #28]
 801a406:	681a      	ldr	r2, [r3, #0]
 801a408:	68fb      	ldr	r3, [r7, #12]
 801a40a:	1ad2      	subs	r2, r2, r3
 801a40c:	69fb      	ldr	r3, [r7, #28]
 801a40e:	601a      	str	r2, [r3, #0]
 801a410:	e002      	b.n	801a418 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801a412:	69fb      	ldr	r3, [r7, #28]
 801a414:	2200      	movs	r2, #0
 801a416:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801a418:	69fb      	ldr	r3, [r7, #28]
 801a41a:	695b      	ldr	r3, [r3, #20]
 801a41c:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801a41e:	69fb      	ldr	r3, [r7, #28]
 801a420:	2b00      	cmp	r3, #0
 801a422:	d1ea      	bne.n	801a3fa <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801a424:	e01e      	b.n	801a464 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801a426:	4b25      	ldr	r3, [pc, #148]	; (801a4bc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a428:	681b      	ldr	r3, [r3, #0]
 801a42a:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801a42c:	4b23      	ldr	r3, [pc, #140]	; (801a4bc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a42e:	681b      	ldr	r3, [r3, #0]
 801a430:	695b      	ldr	r3, [r3, #20]
 801a432:	4a22      	ldr	r2, [pc, #136]	; (801a4bc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a434:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801a436:	69fb      	ldr	r3, [r7, #28]
 801a438:	2200      	movs	r2, #0
 801a43a:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801a43c:	69fb      	ldr	r3, [r7, #28]
 801a43e:	2200      	movs	r2, #0
 801a440:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801a442:	69fb      	ldr	r3, [r7, #28]
 801a444:	68db      	ldr	r3, [r3, #12]
 801a446:	69fa      	ldr	r2, [r7, #28]
 801a448:	6912      	ldr	r2, [r2, #16]
 801a44a:	4610      	mov	r0, r2
 801a44c:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801a44e:	69fb      	ldr	r3, [r7, #28]
 801a450:	7adb      	ldrb	r3, [r3, #11]
 801a452:	2b01      	cmp	r3, #1
 801a454:	d106      	bne.n	801a464 <UTIL_TIMER_IRQ_Handler+0xa4>
 801a456:	69fb      	ldr	r3, [r7, #28]
 801a458:	7a9b      	ldrb	r3, [r3, #10]
 801a45a:	2b00      	cmp	r3, #0
 801a45c:	d102      	bne.n	801a464 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801a45e:	69f8      	ldr	r0, [r7, #28]
 801a460:	f7ff fea6 	bl	801a1b0 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801a464:	4b15      	ldr	r3, [pc, #84]	; (801a4bc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a466:	681b      	ldr	r3, [r3, #0]
 801a468:	2b00      	cmp	r3, #0
 801a46a:	d00d      	beq.n	801a488 <UTIL_TIMER_IRQ_Handler+0xc8>
 801a46c:	4b13      	ldr	r3, [pc, #76]	; (801a4bc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a46e:	681b      	ldr	r3, [r3, #0]
 801a470:	681b      	ldr	r3, [r3, #0]
 801a472:	2b00      	cmp	r3, #0
 801a474:	d0d7      	beq.n	801a426 <UTIL_TIMER_IRQ_Handler+0x66>
 801a476:	4b11      	ldr	r3, [pc, #68]	; (801a4bc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a478:	681b      	ldr	r3, [r3, #0]
 801a47a:	681c      	ldr	r4, [r3, #0]
 801a47c:	4b0e      	ldr	r3, [pc, #56]	; (801a4b8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a47e:	699b      	ldr	r3, [r3, #24]
 801a480:	4798      	blx	r3
 801a482:	4603      	mov	r3, r0
 801a484:	429c      	cmp	r4, r3
 801a486:	d3ce      	bcc.n	801a426 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801a488:	4b0c      	ldr	r3, [pc, #48]	; (801a4bc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a48a:	681b      	ldr	r3, [r3, #0]
 801a48c:	2b00      	cmp	r3, #0
 801a48e:	d009      	beq.n	801a4a4 <UTIL_TIMER_IRQ_Handler+0xe4>
 801a490:	4b0a      	ldr	r3, [pc, #40]	; (801a4bc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a492:	681b      	ldr	r3, [r3, #0]
 801a494:	7a1b      	ldrb	r3, [r3, #8]
 801a496:	2b00      	cmp	r3, #0
 801a498:	d104      	bne.n	801a4a4 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801a49a:	4b08      	ldr	r3, [pc, #32]	; (801a4bc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a49c:	681b      	ldr	r3, [r3, #0]
 801a49e:	4618      	mov	r0, r3
 801a4a0:	f000 f858 	bl	801a554 <TimerSetTimeout>
 801a4a4:	69bb      	ldr	r3, [r7, #24]
 801a4a6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a4a8:	687b      	ldr	r3, [r7, #4]
 801a4aa:	f383 8810 	msr	PRIMASK, r3
}
 801a4ae:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801a4b0:	bf00      	nop
 801a4b2:	3724      	adds	r7, #36	; 0x24
 801a4b4:	46bd      	mov	sp, r7
 801a4b6:	bd90      	pop	{r4, r7, pc}
 801a4b8:	0801b67c 	.word	0x0801b67c
 801a4bc:	20000f88 	.word	0x20000f88

0801a4c0 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801a4c0:	b580      	push	{r7, lr}
 801a4c2:	b082      	sub	sp, #8
 801a4c4:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801a4c6:	4b06      	ldr	r3, [pc, #24]	; (801a4e0 <UTIL_TIMER_GetCurrentTime+0x20>)
 801a4c8:	69db      	ldr	r3, [r3, #28]
 801a4ca:	4798      	blx	r3
 801a4cc:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801a4ce:	4b04      	ldr	r3, [pc, #16]	; (801a4e0 <UTIL_TIMER_GetCurrentTime+0x20>)
 801a4d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a4d2:	6878      	ldr	r0, [r7, #4]
 801a4d4:	4798      	blx	r3
 801a4d6:	4603      	mov	r3, r0
}
 801a4d8:	4618      	mov	r0, r3
 801a4da:	3708      	adds	r7, #8
 801a4dc:	46bd      	mov	sp, r7
 801a4de:	bd80      	pop	{r7, pc}
 801a4e0:	0801b67c 	.word	0x0801b67c

0801a4e4 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801a4e4:	b580      	push	{r7, lr}
 801a4e6:	b084      	sub	sp, #16
 801a4e8:	af00      	add	r7, sp, #0
 801a4ea:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801a4ec:	4b0a      	ldr	r3, [pc, #40]	; (801a518 <UTIL_TIMER_GetElapsedTime+0x34>)
 801a4ee:	69db      	ldr	r3, [r3, #28]
 801a4f0:	4798      	blx	r3
 801a4f2:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801a4f4:	4b08      	ldr	r3, [pc, #32]	; (801a518 <UTIL_TIMER_GetElapsedTime+0x34>)
 801a4f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a4f8:	6878      	ldr	r0, [r7, #4]
 801a4fa:	4798      	blx	r3
 801a4fc:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801a4fe:	4b06      	ldr	r3, [pc, #24]	; (801a518 <UTIL_TIMER_GetElapsedTime+0x34>)
 801a500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a502:	68f9      	ldr	r1, [r7, #12]
 801a504:	68ba      	ldr	r2, [r7, #8]
 801a506:	1a8a      	subs	r2, r1, r2
 801a508:	4610      	mov	r0, r2
 801a50a:	4798      	blx	r3
 801a50c:	4603      	mov	r3, r0
}
 801a50e:	4618      	mov	r0, r3
 801a510:	3710      	adds	r7, #16
 801a512:	46bd      	mov	sp, r7
 801a514:	bd80      	pop	{r7, pc}
 801a516:	bf00      	nop
 801a518:	0801b67c 	.word	0x0801b67c

0801a51c <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801a51c:	b480      	push	{r7}
 801a51e:	b085      	sub	sp, #20
 801a520:	af00      	add	r7, sp, #0
 801a522:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a524:	4b0a      	ldr	r3, [pc, #40]	; (801a550 <TimerExists+0x34>)
 801a526:	681b      	ldr	r3, [r3, #0]
 801a528:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801a52a:	e008      	b.n	801a53e <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801a52c:	68fa      	ldr	r2, [r7, #12]
 801a52e:	687b      	ldr	r3, [r7, #4]
 801a530:	429a      	cmp	r2, r3
 801a532:	d101      	bne.n	801a538 <TimerExists+0x1c>
    {
      return true;
 801a534:	2301      	movs	r3, #1
 801a536:	e006      	b.n	801a546 <TimerExists+0x2a>
    }
    cur = cur->Next;
 801a538:	68fb      	ldr	r3, [r7, #12]
 801a53a:	695b      	ldr	r3, [r3, #20]
 801a53c:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801a53e:	68fb      	ldr	r3, [r7, #12]
 801a540:	2b00      	cmp	r3, #0
 801a542:	d1f3      	bne.n	801a52c <TimerExists+0x10>
  }
  return false;
 801a544:	2300      	movs	r3, #0
}
 801a546:	4618      	mov	r0, r3
 801a548:	3714      	adds	r7, #20
 801a54a:	46bd      	mov	sp, r7
 801a54c:	bc80      	pop	{r7}
 801a54e:	4770      	bx	lr
 801a550:	20000f88 	.word	0x20000f88

0801a554 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801a554:	b590      	push	{r4, r7, lr}
 801a556:	b085      	sub	sp, #20
 801a558:	af00      	add	r7, sp, #0
 801a55a:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801a55c:	4b11      	ldr	r3, [pc, #68]	; (801a5a4 <TimerSetTimeout+0x50>)
 801a55e:	6a1b      	ldr	r3, [r3, #32]
 801a560:	4798      	blx	r3
 801a562:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801a564:	687b      	ldr	r3, [r7, #4]
 801a566:	2201      	movs	r2, #1
 801a568:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801a56a:	687b      	ldr	r3, [r7, #4]
 801a56c:	681c      	ldr	r4, [r3, #0]
 801a56e:	4b0d      	ldr	r3, [pc, #52]	; (801a5a4 <TimerSetTimeout+0x50>)
 801a570:	699b      	ldr	r3, [r3, #24]
 801a572:	4798      	blx	r3
 801a574:	4602      	mov	r2, r0
 801a576:	68fb      	ldr	r3, [r7, #12]
 801a578:	4413      	add	r3, r2
 801a57a:	429c      	cmp	r4, r3
 801a57c:	d207      	bcs.n	801a58e <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801a57e:	4b09      	ldr	r3, [pc, #36]	; (801a5a4 <TimerSetTimeout+0x50>)
 801a580:	699b      	ldr	r3, [r3, #24]
 801a582:	4798      	blx	r3
 801a584:	4602      	mov	r2, r0
 801a586:	68fb      	ldr	r3, [r7, #12]
 801a588:	441a      	add	r2, r3
 801a58a:	687b      	ldr	r3, [r7, #4]
 801a58c:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801a58e:	4b05      	ldr	r3, [pc, #20]	; (801a5a4 <TimerSetTimeout+0x50>)
 801a590:	689b      	ldr	r3, [r3, #8]
 801a592:	687a      	ldr	r2, [r7, #4]
 801a594:	6812      	ldr	r2, [r2, #0]
 801a596:	4610      	mov	r0, r2
 801a598:	4798      	blx	r3
}
 801a59a:	bf00      	nop
 801a59c:	3714      	adds	r7, #20
 801a59e:	46bd      	mov	sp, r7
 801a5a0:	bd90      	pop	{r4, r7, pc}
 801a5a2:	bf00      	nop
 801a5a4:	0801b67c 	.word	0x0801b67c

0801a5a8 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801a5a8:	b480      	push	{r7}
 801a5aa:	b085      	sub	sp, #20
 801a5ac:	af00      	add	r7, sp, #0
 801a5ae:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a5b0:	4b14      	ldr	r3, [pc, #80]	; (801a604 <TimerInsertTimer+0x5c>)
 801a5b2:	681b      	ldr	r3, [r3, #0]
 801a5b4:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801a5b6:	4b13      	ldr	r3, [pc, #76]	; (801a604 <TimerInsertTimer+0x5c>)
 801a5b8:	681b      	ldr	r3, [r3, #0]
 801a5ba:	695b      	ldr	r3, [r3, #20]
 801a5bc:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801a5be:	e012      	b.n	801a5e6 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801a5c0:	687b      	ldr	r3, [r7, #4]
 801a5c2:	681a      	ldr	r2, [r3, #0]
 801a5c4:	68bb      	ldr	r3, [r7, #8]
 801a5c6:	681b      	ldr	r3, [r3, #0]
 801a5c8:	429a      	cmp	r2, r3
 801a5ca:	d905      	bls.n	801a5d8 <TimerInsertTimer+0x30>
    {
        cur = next;
 801a5cc:	68bb      	ldr	r3, [r7, #8]
 801a5ce:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801a5d0:	68bb      	ldr	r3, [r7, #8]
 801a5d2:	695b      	ldr	r3, [r3, #20]
 801a5d4:	60bb      	str	r3, [r7, #8]
 801a5d6:	e006      	b.n	801a5e6 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801a5d8:	68fb      	ldr	r3, [r7, #12]
 801a5da:	687a      	ldr	r2, [r7, #4]
 801a5dc:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801a5de:	687b      	ldr	r3, [r7, #4]
 801a5e0:	68ba      	ldr	r2, [r7, #8]
 801a5e2:	615a      	str	r2, [r3, #20]
        return;
 801a5e4:	e009      	b.n	801a5fa <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801a5e6:	68fb      	ldr	r3, [r7, #12]
 801a5e8:	695b      	ldr	r3, [r3, #20]
 801a5ea:	2b00      	cmp	r3, #0
 801a5ec:	d1e8      	bne.n	801a5c0 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801a5ee:	68fb      	ldr	r3, [r7, #12]
 801a5f0:	687a      	ldr	r2, [r7, #4]
 801a5f2:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801a5f4:	687b      	ldr	r3, [r7, #4]
 801a5f6:	2200      	movs	r2, #0
 801a5f8:	615a      	str	r2, [r3, #20]
}
 801a5fa:	3714      	adds	r7, #20
 801a5fc:	46bd      	mov	sp, r7
 801a5fe:	bc80      	pop	{r7}
 801a600:	4770      	bx	lr
 801a602:	bf00      	nop
 801a604:	20000f88 	.word	0x20000f88

0801a608 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801a608:	b580      	push	{r7, lr}
 801a60a:	b084      	sub	sp, #16
 801a60c:	af00      	add	r7, sp, #0
 801a60e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a610:	4b0b      	ldr	r3, [pc, #44]	; (801a640 <TimerInsertNewHeadTimer+0x38>)
 801a612:	681b      	ldr	r3, [r3, #0]
 801a614:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801a616:	68fb      	ldr	r3, [r7, #12]
 801a618:	2b00      	cmp	r3, #0
 801a61a:	d002      	beq.n	801a622 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801a61c:	68fb      	ldr	r3, [r7, #12]
 801a61e:	2200      	movs	r2, #0
 801a620:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801a622:	687b      	ldr	r3, [r7, #4]
 801a624:	68fa      	ldr	r2, [r7, #12]
 801a626:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801a628:	4a05      	ldr	r2, [pc, #20]	; (801a640 <TimerInsertNewHeadTimer+0x38>)
 801a62a:	687b      	ldr	r3, [r7, #4]
 801a62c:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801a62e:	4b04      	ldr	r3, [pc, #16]	; (801a640 <TimerInsertNewHeadTimer+0x38>)
 801a630:	681b      	ldr	r3, [r3, #0]
 801a632:	4618      	mov	r0, r3
 801a634:	f7ff ff8e 	bl	801a554 <TimerSetTimeout>
}
 801a638:	bf00      	nop
 801a63a:	3710      	adds	r7, #16
 801a63c:	46bd      	mov	sp, r7
 801a63e:	bd80      	pop	{r7, pc}
 801a640:	20000f88 	.word	0x20000f88

0801a644 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801a644:	b580      	push	{r7, lr}
 801a646:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801a648:	2218      	movs	r2, #24
 801a64a:	2100      	movs	r1, #0
 801a64c:	4807      	ldr	r0, [pc, #28]	; (801a66c <UTIL_ADV_TRACE_Init+0x28>)
 801a64e:	f7ff f8fe 	bl	801984e <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801a652:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801a656:	2100      	movs	r1, #0
 801a658:	4805      	ldr	r0, [pc, #20]	; (801a670 <UTIL_ADV_TRACE_Init+0x2c>)
 801a65a:	f7ff f8f8 	bl	801984e <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801a65e:	4b05      	ldr	r3, [pc, #20]	; (801a674 <UTIL_ADV_TRACE_Init+0x30>)
 801a660:	681b      	ldr	r3, [r3, #0]
 801a662:	4805      	ldr	r0, [pc, #20]	; (801a678 <UTIL_ADV_TRACE_Init+0x34>)
 801a664:	4798      	blx	r3
 801a666:	4603      	mov	r3, r0
}
 801a668:	4618      	mov	r0, r3
 801a66a:	bd80      	pop	{r7, pc}
 801a66c:	20000f8c 	.word	0x20000f8c
 801a670:	20000fa4 	.word	0x20000fa4
 801a674:	0801b6bc 	.word	0x0801b6bc
 801a678:	0801a8e9 	.word	0x0801a8e9

0801a67c <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801a67c:	b480      	push	{r7}
 801a67e:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801a680:	4b06      	ldr	r3, [pc, #24]	; (801a69c <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801a682:	8a5a      	ldrh	r2, [r3, #18]
 801a684:	4b05      	ldr	r3, [pc, #20]	; (801a69c <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801a686:	8a1b      	ldrh	r3, [r3, #16]
 801a688:	429a      	cmp	r2, r3
 801a68a:	d101      	bne.n	801a690 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801a68c:	2301      	movs	r3, #1
 801a68e:	e000      	b.n	801a692 <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801a690:	2300      	movs	r3, #0
}
 801a692:	4618      	mov	r0, r3
 801a694:	46bd      	mov	sp, r7
 801a696:	bc80      	pop	{r7}
 801a698:	4770      	bx	lr
 801a69a:	bf00      	nop
 801a69c:	20000f8c 	.word	0x20000f8c

0801a6a0 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801a6a0:	b408      	push	{r3}
 801a6a2:	b580      	push	{r7, lr}
 801a6a4:	b08d      	sub	sp, #52	; 0x34
 801a6a6:	af00      	add	r7, sp, #0
 801a6a8:	60f8      	str	r0, [r7, #12]
 801a6aa:	60b9      	str	r1, [r7, #8]
 801a6ac:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801a6ae:	2300      	movs	r3, #0
 801a6b0:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801a6b2:	2300      	movs	r3, #0
 801a6b4:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801a6b6:	4b38      	ldr	r3, [pc, #224]	; (801a798 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a6b8:	7a1b      	ldrb	r3, [r3, #8]
 801a6ba:	461a      	mov	r2, r3
 801a6bc:	68fb      	ldr	r3, [r7, #12]
 801a6be:	4293      	cmp	r3, r2
 801a6c0:	d902      	bls.n	801a6c8 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801a6c2:	f06f 0304 	mvn.w	r3, #4
 801a6c6:	e05f      	b.n	801a788 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801a6c8:	4b33      	ldr	r3, [pc, #204]	; (801a798 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a6ca:	68da      	ldr	r2, [r3, #12]
 801a6cc:	68bb      	ldr	r3, [r7, #8]
 801a6ce:	4013      	ands	r3, r2
 801a6d0:	68ba      	ldr	r2, [r7, #8]
 801a6d2:	429a      	cmp	r2, r3
 801a6d4:	d002      	beq.n	801a6dc <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801a6d6:	f06f 0305 	mvn.w	r3, #5
 801a6da:	e055      	b.n	801a788 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801a6dc:	4b2e      	ldr	r3, [pc, #184]	; (801a798 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a6de:	685b      	ldr	r3, [r3, #4]
 801a6e0:	2b00      	cmp	r3, #0
 801a6e2:	d00a      	beq.n	801a6fa <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801a6e4:	687b      	ldr	r3, [r7, #4]
 801a6e6:	2b00      	cmp	r3, #0
 801a6e8:	d007      	beq.n	801a6fa <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801a6ea:	4b2b      	ldr	r3, [pc, #172]	; (801a798 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a6ec:	685b      	ldr	r3, [r3, #4]
 801a6ee:	f107 0116 	add.w	r1, r7, #22
 801a6f2:	f107 0218 	add.w	r2, r7, #24
 801a6f6:	4610      	mov	r0, r2
 801a6f8:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801a6fa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801a6fe:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801a700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a702:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801a704:	f44f 7100 	mov.w	r1, #512	; 0x200
 801a708:	4824      	ldr	r0, [pc, #144]	; (801a79c <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801a70a:	f7ff fb2f 	bl	8019d6c <tiny_vsnprintf_like>
 801a70e:	4603      	mov	r3, r0
 801a710:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 801a712:	f000 f9f3 	bl	801aafc <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801a716:	8afa      	ldrh	r2, [r7, #22]
 801a718:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801a71a:	4413      	add	r3, r2
 801a71c:	b29b      	uxth	r3, r3
 801a71e:	f107 0214 	add.w	r2, r7, #20
 801a722:	4611      	mov	r1, r2
 801a724:	4618      	mov	r0, r3
 801a726:	f000 f96b 	bl	801aa00 <TRACE_AllocateBufer>
 801a72a:	4603      	mov	r3, r0
 801a72c:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a730:	d026      	beq.n	801a780 <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801a732:	2300      	movs	r3, #0
 801a734:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801a736:	e00f      	b.n	801a758 <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801a738:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801a73a:	8aba      	ldrh	r2, [r7, #20]
 801a73c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801a740:	440b      	add	r3, r1
 801a742:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801a746:	4b16      	ldr	r3, [pc, #88]	; (801a7a0 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 801a748:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801a74a:	8abb      	ldrh	r3, [r7, #20]
 801a74c:	3301      	adds	r3, #1
 801a74e:	b29b      	uxth	r3, r3
 801a750:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801a752:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801a754:	3301      	adds	r3, #1
 801a756:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801a758:	8afb      	ldrh	r3, [r7, #22]
 801a75a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801a75c:	429a      	cmp	r2, r3
 801a75e:	d3eb      	bcc.n	801a738 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801a760:	8abb      	ldrh	r3, [r7, #20]
 801a762:	461a      	mov	r2, r3
 801a764:	4b0e      	ldr	r3, [pc, #56]	; (801a7a0 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 801a766:	18d0      	adds	r0, r2, r3
 801a768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a76a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801a76c:	f44f 7100 	mov.w	r1, #512	; 0x200
 801a770:	f7ff fafc 	bl	8019d6c <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801a774:	f000 f9e0 	bl	801ab38 <TRACE_UnLock>

    return TRACE_Send();
 801a778:	f000 f832 	bl	801a7e0 <TRACE_Send>
 801a77c:	4603      	mov	r3, r0
 801a77e:	e003      	b.n	801a788 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801a780:	f000 f9da 	bl	801ab38 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801a784:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801a788:	4618      	mov	r0, r3
 801a78a:	3734      	adds	r7, #52	; 0x34
 801a78c:	46bd      	mov	sp, r7
 801a78e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801a792:	b001      	add	sp, #4
 801a794:	4770      	bx	lr
 801a796:	bf00      	nop
 801a798:	20000f8c 	.word	0x20000f8c
 801a79c:	200013a4 	.word	0x200013a4
 801a7a0:	20000fa4 	.word	0x20000fa4

0801a7a4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801a7a4:	b480      	push	{r7}
 801a7a6:	b083      	sub	sp, #12
 801a7a8:	af00      	add	r7, sp, #0
 801a7aa:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801a7ac:	4a03      	ldr	r2, [pc, #12]	; (801a7bc <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801a7ae:	687b      	ldr	r3, [r7, #4]
 801a7b0:	6053      	str	r3, [r2, #4]
}
 801a7b2:	bf00      	nop
 801a7b4:	370c      	adds	r7, #12
 801a7b6:	46bd      	mov	sp, r7
 801a7b8:	bc80      	pop	{r7}
 801a7ba:	4770      	bx	lr
 801a7bc:	20000f8c 	.word	0x20000f8c

0801a7c0 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801a7c0:	b480      	push	{r7}
 801a7c2:	b083      	sub	sp, #12
 801a7c4:	af00      	add	r7, sp, #0
 801a7c6:	4603      	mov	r3, r0
 801a7c8:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801a7ca:	4a04      	ldr	r2, [pc, #16]	; (801a7dc <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801a7cc:	79fb      	ldrb	r3, [r7, #7]
 801a7ce:	7213      	strb	r3, [r2, #8]
}
 801a7d0:	bf00      	nop
 801a7d2:	370c      	adds	r7, #12
 801a7d4:	46bd      	mov	sp, r7
 801a7d6:	bc80      	pop	{r7}
 801a7d8:	4770      	bx	lr
 801a7da:	bf00      	nop
 801a7dc:	20000f8c 	.word	0x20000f8c

0801a7e0 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801a7e0:	b580      	push	{r7, lr}
 801a7e2:	b088      	sub	sp, #32
 801a7e4:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801a7e6:	2300      	movs	r3, #0
 801a7e8:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801a7ea:	2300      	movs	r3, #0
 801a7ec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a7ee:	f3ef 8310 	mrs	r3, PRIMASK
 801a7f2:	613b      	str	r3, [r7, #16]
  return(result);
 801a7f4:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801a7f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a7f8:	b672      	cpsid	i
}
 801a7fa:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801a7fc:	f000 f9ba 	bl	801ab74 <TRACE_IsLocked>
 801a800:	4603      	mov	r3, r0
 801a802:	2b00      	cmp	r3, #0
 801a804:	d15d      	bne.n	801a8c2 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801a806:	f000 f979 	bl	801aafc <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801a80a:	4b34      	ldr	r3, [pc, #208]	; (801a8dc <TRACE_Send+0xfc>)
 801a80c:	8a1a      	ldrh	r2, [r3, #16]
 801a80e:	4b33      	ldr	r3, [pc, #204]	; (801a8dc <TRACE_Send+0xfc>)
 801a810:	8a5b      	ldrh	r3, [r3, #18]
 801a812:	429a      	cmp	r2, r3
 801a814:	d04d      	beq.n	801a8b2 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801a816:	4b31      	ldr	r3, [pc, #196]	; (801a8dc <TRACE_Send+0xfc>)
 801a818:	789b      	ldrb	r3, [r3, #2]
 801a81a:	2b01      	cmp	r3, #1
 801a81c:	d117      	bne.n	801a84e <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801a81e:	4b2f      	ldr	r3, [pc, #188]	; (801a8dc <TRACE_Send+0xfc>)
 801a820:	881a      	ldrh	r2, [r3, #0]
 801a822:	4b2e      	ldr	r3, [pc, #184]	; (801a8dc <TRACE_Send+0xfc>)
 801a824:	8a1b      	ldrh	r3, [r3, #16]
 801a826:	1ad3      	subs	r3, r2, r3
 801a828:	b29a      	uxth	r2, r3
 801a82a:	4b2c      	ldr	r3, [pc, #176]	; (801a8dc <TRACE_Send+0xfc>)
 801a82c:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801a82e:	4b2b      	ldr	r3, [pc, #172]	; (801a8dc <TRACE_Send+0xfc>)
 801a830:	2202      	movs	r2, #2
 801a832:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801a834:	4b29      	ldr	r3, [pc, #164]	; (801a8dc <TRACE_Send+0xfc>)
 801a836:	2200      	movs	r2, #0
 801a838:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801a83a:	4b28      	ldr	r3, [pc, #160]	; (801a8dc <TRACE_Send+0xfc>)
 801a83c:	8a9b      	ldrh	r3, [r3, #20]
 801a83e:	2b00      	cmp	r3, #0
 801a840:	d105      	bne.n	801a84e <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801a842:	4b26      	ldr	r3, [pc, #152]	; (801a8dc <TRACE_Send+0xfc>)
 801a844:	2200      	movs	r2, #0
 801a846:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801a848:	4b24      	ldr	r3, [pc, #144]	; (801a8dc <TRACE_Send+0xfc>)
 801a84a:	2200      	movs	r2, #0
 801a84c:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801a84e:	4b23      	ldr	r3, [pc, #140]	; (801a8dc <TRACE_Send+0xfc>)
 801a850:	789b      	ldrb	r3, [r3, #2]
 801a852:	2b00      	cmp	r3, #0
 801a854:	d115      	bne.n	801a882 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801a856:	4b21      	ldr	r3, [pc, #132]	; (801a8dc <TRACE_Send+0xfc>)
 801a858:	8a5a      	ldrh	r2, [r3, #18]
 801a85a:	4b20      	ldr	r3, [pc, #128]	; (801a8dc <TRACE_Send+0xfc>)
 801a85c:	8a1b      	ldrh	r3, [r3, #16]
 801a85e:	429a      	cmp	r2, r3
 801a860:	d908      	bls.n	801a874 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801a862:	4b1e      	ldr	r3, [pc, #120]	; (801a8dc <TRACE_Send+0xfc>)
 801a864:	8a5a      	ldrh	r2, [r3, #18]
 801a866:	4b1d      	ldr	r3, [pc, #116]	; (801a8dc <TRACE_Send+0xfc>)
 801a868:	8a1b      	ldrh	r3, [r3, #16]
 801a86a:	1ad3      	subs	r3, r2, r3
 801a86c:	b29a      	uxth	r2, r3
 801a86e:	4b1b      	ldr	r3, [pc, #108]	; (801a8dc <TRACE_Send+0xfc>)
 801a870:	829a      	strh	r2, [r3, #20]
 801a872:	e006      	b.n	801a882 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801a874:	4b19      	ldr	r3, [pc, #100]	; (801a8dc <TRACE_Send+0xfc>)
 801a876:	8a1b      	ldrh	r3, [r3, #16]
 801a878:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801a87c:	b29a      	uxth	r2, r3
 801a87e:	4b17      	ldr	r3, [pc, #92]	; (801a8dc <TRACE_Send+0xfc>)
 801a880:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801a882:	4b16      	ldr	r3, [pc, #88]	; (801a8dc <TRACE_Send+0xfc>)
 801a884:	8a1b      	ldrh	r3, [r3, #16]
 801a886:	461a      	mov	r2, r3
 801a888:	4b15      	ldr	r3, [pc, #84]	; (801a8e0 <TRACE_Send+0x100>)
 801a88a:	4413      	add	r3, r2
 801a88c:	61bb      	str	r3, [r7, #24]
 801a88e:	697b      	ldr	r3, [r7, #20]
 801a890:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a892:	68fb      	ldr	r3, [r7, #12]
 801a894:	f383 8810 	msr	PRIMASK, r3
}
 801a898:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801a89a:	f7e7 fb69 	bl	8001f70 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801a89e:	4b11      	ldr	r3, [pc, #68]	; (801a8e4 <TRACE_Send+0x104>)
 801a8a0:	68db      	ldr	r3, [r3, #12]
 801a8a2:	4a0e      	ldr	r2, [pc, #56]	; (801a8dc <TRACE_Send+0xfc>)
 801a8a4:	8a92      	ldrh	r2, [r2, #20]
 801a8a6:	4611      	mov	r1, r2
 801a8a8:	69b8      	ldr	r0, [r7, #24]
 801a8aa:	4798      	blx	r3
 801a8ac:	4603      	mov	r3, r0
 801a8ae:	77fb      	strb	r3, [r7, #31]
 801a8b0:	e00d      	b.n	801a8ce <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801a8b2:	f000 f941 	bl	801ab38 <TRACE_UnLock>
 801a8b6:	697b      	ldr	r3, [r7, #20]
 801a8b8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a8ba:	68bb      	ldr	r3, [r7, #8]
 801a8bc:	f383 8810 	msr	PRIMASK, r3
}
 801a8c0:	e005      	b.n	801a8ce <TRACE_Send+0xee>
 801a8c2:	697b      	ldr	r3, [r7, #20]
 801a8c4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a8c6:	687b      	ldr	r3, [r7, #4]
 801a8c8:	f383 8810 	msr	PRIMASK, r3
}
 801a8cc:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801a8ce:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801a8d2:	4618      	mov	r0, r3
 801a8d4:	3720      	adds	r7, #32
 801a8d6:	46bd      	mov	sp, r7
 801a8d8:	bd80      	pop	{r7, pc}
 801a8da:	bf00      	nop
 801a8dc:	20000f8c 	.word	0x20000f8c
 801a8e0:	20000fa4 	.word	0x20000fa4
 801a8e4:	0801b6bc 	.word	0x0801b6bc

0801a8e8 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801a8e8:	b580      	push	{r7, lr}
 801a8ea:	b088      	sub	sp, #32
 801a8ec:	af00      	add	r7, sp, #0
 801a8ee:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801a8f0:	2300      	movs	r3, #0
 801a8f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a8f4:	f3ef 8310 	mrs	r3, PRIMASK
 801a8f8:	617b      	str	r3, [r7, #20]
  return(result);
 801a8fa:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801a8fc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801a8fe:	b672      	cpsid	i
}
 801a900:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801a902:	4b3c      	ldr	r3, [pc, #240]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a904:	789b      	ldrb	r3, [r3, #2]
 801a906:	2b02      	cmp	r3, #2
 801a908:	d106      	bne.n	801a918 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801a90a:	4b3a      	ldr	r3, [pc, #232]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a90c:	2200      	movs	r2, #0
 801a90e:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801a910:	4b38      	ldr	r3, [pc, #224]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a912:	2200      	movs	r2, #0
 801a914:	821a      	strh	r2, [r3, #16]
 801a916:	e00a      	b.n	801a92e <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801a918:	4b36      	ldr	r3, [pc, #216]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a91a:	8a1a      	ldrh	r2, [r3, #16]
 801a91c:	4b35      	ldr	r3, [pc, #212]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a91e:	8a9b      	ldrh	r3, [r3, #20]
 801a920:	4413      	add	r3, r2
 801a922:	b29b      	uxth	r3, r3
 801a924:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801a928:	b29a      	uxth	r2, r3
 801a92a:	4b32      	ldr	r3, [pc, #200]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a92c:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801a92e:	4b31      	ldr	r3, [pc, #196]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a930:	8a1a      	ldrh	r2, [r3, #16]
 801a932:	4b30      	ldr	r3, [pc, #192]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a934:	8a5b      	ldrh	r3, [r3, #18]
 801a936:	429a      	cmp	r2, r3
 801a938:	d04d      	beq.n	801a9d6 <TRACE_TxCpltCallback+0xee>
 801a93a:	4b2e      	ldr	r3, [pc, #184]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a93c:	8adb      	ldrh	r3, [r3, #22]
 801a93e:	2b01      	cmp	r3, #1
 801a940:	d149      	bne.n	801a9d6 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801a942:	4b2c      	ldr	r3, [pc, #176]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a944:	789b      	ldrb	r3, [r3, #2]
 801a946:	2b01      	cmp	r3, #1
 801a948:	d117      	bne.n	801a97a <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801a94a:	4b2a      	ldr	r3, [pc, #168]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a94c:	881a      	ldrh	r2, [r3, #0]
 801a94e:	4b29      	ldr	r3, [pc, #164]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a950:	8a1b      	ldrh	r3, [r3, #16]
 801a952:	1ad3      	subs	r3, r2, r3
 801a954:	b29a      	uxth	r2, r3
 801a956:	4b27      	ldr	r3, [pc, #156]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a958:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801a95a:	4b26      	ldr	r3, [pc, #152]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a95c:	2202      	movs	r2, #2
 801a95e:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801a960:	4b24      	ldr	r3, [pc, #144]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a962:	2200      	movs	r2, #0
 801a964:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801a966:	4b23      	ldr	r3, [pc, #140]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a968:	8a9b      	ldrh	r3, [r3, #20]
 801a96a:	2b00      	cmp	r3, #0
 801a96c:	d105      	bne.n	801a97a <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801a96e:	4b21      	ldr	r3, [pc, #132]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a970:	2200      	movs	r2, #0
 801a972:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801a974:	4b1f      	ldr	r3, [pc, #124]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a976:	2200      	movs	r2, #0
 801a978:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801a97a:	4b1e      	ldr	r3, [pc, #120]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a97c:	789b      	ldrb	r3, [r3, #2]
 801a97e:	2b00      	cmp	r3, #0
 801a980:	d115      	bne.n	801a9ae <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801a982:	4b1c      	ldr	r3, [pc, #112]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a984:	8a5a      	ldrh	r2, [r3, #18]
 801a986:	4b1b      	ldr	r3, [pc, #108]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a988:	8a1b      	ldrh	r3, [r3, #16]
 801a98a:	429a      	cmp	r2, r3
 801a98c:	d908      	bls.n	801a9a0 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801a98e:	4b19      	ldr	r3, [pc, #100]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a990:	8a5a      	ldrh	r2, [r3, #18]
 801a992:	4b18      	ldr	r3, [pc, #96]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a994:	8a1b      	ldrh	r3, [r3, #16]
 801a996:	1ad3      	subs	r3, r2, r3
 801a998:	b29a      	uxth	r2, r3
 801a99a:	4b16      	ldr	r3, [pc, #88]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a99c:	829a      	strh	r2, [r3, #20]
 801a99e:	e006      	b.n	801a9ae <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801a9a0:	4b14      	ldr	r3, [pc, #80]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a9a2:	8a1b      	ldrh	r3, [r3, #16]
 801a9a4:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801a9a8:	b29a      	uxth	r2, r3
 801a9aa:	4b12      	ldr	r3, [pc, #72]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a9ac:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801a9ae:	4b11      	ldr	r3, [pc, #68]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a9b0:	8a1b      	ldrh	r3, [r3, #16]
 801a9b2:	461a      	mov	r2, r3
 801a9b4:	4b10      	ldr	r3, [pc, #64]	; (801a9f8 <TRACE_TxCpltCallback+0x110>)
 801a9b6:	4413      	add	r3, r2
 801a9b8:	61fb      	str	r3, [r7, #28]
 801a9ba:	69bb      	ldr	r3, [r7, #24]
 801a9bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a9be:	693b      	ldr	r3, [r7, #16]
 801a9c0:	f383 8810 	msr	PRIMASK, r3
}
 801a9c4:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801a9c6:	4b0d      	ldr	r3, [pc, #52]	; (801a9fc <TRACE_TxCpltCallback+0x114>)
 801a9c8:	68db      	ldr	r3, [r3, #12]
 801a9ca:	4a0a      	ldr	r2, [pc, #40]	; (801a9f4 <TRACE_TxCpltCallback+0x10c>)
 801a9cc:	8a92      	ldrh	r2, [r2, #20]
 801a9ce:	4611      	mov	r1, r2
 801a9d0:	69f8      	ldr	r0, [r7, #28]
 801a9d2:	4798      	blx	r3
 801a9d4:	e00a      	b.n	801a9ec <TRACE_TxCpltCallback+0x104>
 801a9d6:	69bb      	ldr	r3, [r7, #24]
 801a9d8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a9da:	68fb      	ldr	r3, [r7, #12]
 801a9dc:	f383 8810 	msr	PRIMASK, r3
}
 801a9e0:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801a9e2:	f7e7 facd 	bl	8001f80 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801a9e6:	f000 f8a7 	bl	801ab38 <TRACE_UnLock>
  }
}
 801a9ea:	bf00      	nop
 801a9ec:	bf00      	nop
 801a9ee:	3720      	adds	r7, #32
 801a9f0:	46bd      	mov	sp, r7
 801a9f2:	bd80      	pop	{r7, pc}
 801a9f4:	20000f8c 	.word	0x20000f8c
 801a9f8:	20000fa4 	.word	0x20000fa4
 801a9fc:	0801b6bc 	.word	0x0801b6bc

0801aa00 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801aa00:	b480      	push	{r7}
 801aa02:	b087      	sub	sp, #28
 801aa04:	af00      	add	r7, sp, #0
 801aa06:	4603      	mov	r3, r0
 801aa08:	6039      	str	r1, [r7, #0]
 801aa0a:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801aa0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801aa10:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801aa12:	f3ef 8310 	mrs	r3, PRIMASK
 801aa16:	60fb      	str	r3, [r7, #12]
  return(result);
 801aa18:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801aa1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801aa1c:	b672      	cpsid	i
}
 801aa1e:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801aa20:	4b35      	ldr	r3, [pc, #212]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa22:	8a5a      	ldrh	r2, [r3, #18]
 801aa24:	4b34      	ldr	r3, [pc, #208]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa26:	8a1b      	ldrh	r3, [r3, #16]
 801aa28:	429a      	cmp	r2, r3
 801aa2a:	d11b      	bne.n	801aa64 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801aa2c:	4b32      	ldr	r3, [pc, #200]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa2e:	8a5b      	ldrh	r3, [r3, #18]
 801aa30:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801aa34:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801aa36:	88fa      	ldrh	r2, [r7, #6]
 801aa38:	8afb      	ldrh	r3, [r7, #22]
 801aa3a:	429a      	cmp	r2, r3
 801aa3c:	d33a      	bcc.n	801aab4 <TRACE_AllocateBufer+0xb4>
 801aa3e:	4b2e      	ldr	r3, [pc, #184]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa40:	8a1b      	ldrh	r3, [r3, #16]
 801aa42:	88fa      	ldrh	r2, [r7, #6]
 801aa44:	429a      	cmp	r2, r3
 801aa46:	d235      	bcs.n	801aab4 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801aa48:	4b2b      	ldr	r3, [pc, #172]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa4a:	2201      	movs	r2, #1
 801aa4c:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801aa4e:	4b2a      	ldr	r3, [pc, #168]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa50:	8a5a      	ldrh	r2, [r3, #18]
 801aa52:	4b29      	ldr	r3, [pc, #164]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa54:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801aa56:	4b28      	ldr	r3, [pc, #160]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa58:	8a1b      	ldrh	r3, [r3, #16]
 801aa5a:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801aa5c:	4b26      	ldr	r3, [pc, #152]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa5e:	2200      	movs	r2, #0
 801aa60:	825a      	strh	r2, [r3, #18]
 801aa62:	e027      	b.n	801aab4 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801aa64:	4b24      	ldr	r3, [pc, #144]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa66:	8a5a      	ldrh	r2, [r3, #18]
 801aa68:	4b23      	ldr	r3, [pc, #140]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa6a:	8a1b      	ldrh	r3, [r3, #16]
 801aa6c:	429a      	cmp	r2, r3
 801aa6e:	d91b      	bls.n	801aaa8 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801aa70:	4b21      	ldr	r3, [pc, #132]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa72:	8a5b      	ldrh	r3, [r3, #18]
 801aa74:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801aa78:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801aa7a:	88fa      	ldrh	r2, [r7, #6]
 801aa7c:	8afb      	ldrh	r3, [r7, #22]
 801aa7e:	429a      	cmp	r2, r3
 801aa80:	d318      	bcc.n	801aab4 <TRACE_AllocateBufer+0xb4>
 801aa82:	4b1d      	ldr	r3, [pc, #116]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa84:	8a1b      	ldrh	r3, [r3, #16]
 801aa86:	88fa      	ldrh	r2, [r7, #6]
 801aa88:	429a      	cmp	r2, r3
 801aa8a:	d213      	bcs.n	801aab4 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801aa8c:	4b1a      	ldr	r3, [pc, #104]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa8e:	2201      	movs	r2, #1
 801aa90:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801aa92:	4b19      	ldr	r3, [pc, #100]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa94:	8a5a      	ldrh	r2, [r3, #18]
 801aa96:	4b18      	ldr	r3, [pc, #96]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa98:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801aa9a:	4b17      	ldr	r3, [pc, #92]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aa9c:	8a1b      	ldrh	r3, [r3, #16]
 801aa9e:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801aaa0:	4b15      	ldr	r3, [pc, #84]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aaa2:	2200      	movs	r2, #0
 801aaa4:	825a      	strh	r2, [r3, #18]
 801aaa6:	e005      	b.n	801aab4 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801aaa8:	4b13      	ldr	r3, [pc, #76]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aaaa:	8a1a      	ldrh	r2, [r3, #16]
 801aaac:	4b12      	ldr	r3, [pc, #72]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aaae:	8a5b      	ldrh	r3, [r3, #18]
 801aab0:	1ad3      	subs	r3, r2, r3
 801aab2:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801aab4:	8afa      	ldrh	r2, [r7, #22]
 801aab6:	88fb      	ldrh	r3, [r7, #6]
 801aab8:	429a      	cmp	r2, r3
 801aaba:	d90f      	bls.n	801aadc <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801aabc:	4b0e      	ldr	r3, [pc, #56]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aabe:	8a5a      	ldrh	r2, [r3, #18]
 801aac0:	683b      	ldr	r3, [r7, #0]
 801aac2:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801aac4:	4b0c      	ldr	r3, [pc, #48]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aac6:	8a5a      	ldrh	r2, [r3, #18]
 801aac8:	88fb      	ldrh	r3, [r7, #6]
 801aaca:	4413      	add	r3, r2
 801aacc:	b29b      	uxth	r3, r3
 801aace:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801aad2:	b29a      	uxth	r2, r3
 801aad4:	4b08      	ldr	r3, [pc, #32]	; (801aaf8 <TRACE_AllocateBufer+0xf8>)
 801aad6:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801aad8:	2300      	movs	r3, #0
 801aada:	82bb      	strh	r3, [r7, #20]
 801aadc:	693b      	ldr	r3, [r7, #16]
 801aade:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aae0:	68bb      	ldr	r3, [r7, #8]
 801aae2:	f383 8810 	msr	PRIMASK, r3
}
 801aae6:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801aae8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801aaec:	4618      	mov	r0, r3
 801aaee:	371c      	adds	r7, #28
 801aaf0:	46bd      	mov	sp, r7
 801aaf2:	bc80      	pop	{r7}
 801aaf4:	4770      	bx	lr
 801aaf6:	bf00      	nop
 801aaf8:	20000f8c 	.word	0x20000f8c

0801aafc <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801aafc:	b480      	push	{r7}
 801aafe:	b085      	sub	sp, #20
 801ab00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ab02:	f3ef 8310 	mrs	r3, PRIMASK
 801ab06:	607b      	str	r3, [r7, #4]
  return(result);
 801ab08:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801ab0a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801ab0c:	b672      	cpsid	i
}
 801ab0e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801ab10:	4b08      	ldr	r3, [pc, #32]	; (801ab34 <TRACE_Lock+0x38>)
 801ab12:	8adb      	ldrh	r3, [r3, #22]
 801ab14:	3301      	adds	r3, #1
 801ab16:	b29a      	uxth	r2, r3
 801ab18:	4b06      	ldr	r3, [pc, #24]	; (801ab34 <TRACE_Lock+0x38>)
 801ab1a:	82da      	strh	r2, [r3, #22]
 801ab1c:	68fb      	ldr	r3, [r7, #12]
 801ab1e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ab20:	68bb      	ldr	r3, [r7, #8]
 801ab22:	f383 8810 	msr	PRIMASK, r3
}
 801ab26:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801ab28:	bf00      	nop
 801ab2a:	3714      	adds	r7, #20
 801ab2c:	46bd      	mov	sp, r7
 801ab2e:	bc80      	pop	{r7}
 801ab30:	4770      	bx	lr
 801ab32:	bf00      	nop
 801ab34:	20000f8c 	.word	0x20000f8c

0801ab38 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801ab38:	b480      	push	{r7}
 801ab3a:	b085      	sub	sp, #20
 801ab3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ab3e:	f3ef 8310 	mrs	r3, PRIMASK
 801ab42:	607b      	str	r3, [r7, #4]
  return(result);
 801ab44:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801ab46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801ab48:	b672      	cpsid	i
}
 801ab4a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801ab4c:	4b08      	ldr	r3, [pc, #32]	; (801ab70 <TRACE_UnLock+0x38>)
 801ab4e:	8adb      	ldrh	r3, [r3, #22]
 801ab50:	3b01      	subs	r3, #1
 801ab52:	b29a      	uxth	r2, r3
 801ab54:	4b06      	ldr	r3, [pc, #24]	; (801ab70 <TRACE_UnLock+0x38>)
 801ab56:	82da      	strh	r2, [r3, #22]
 801ab58:	68fb      	ldr	r3, [r7, #12]
 801ab5a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ab5c:	68bb      	ldr	r3, [r7, #8]
 801ab5e:	f383 8810 	msr	PRIMASK, r3
}
 801ab62:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801ab64:	bf00      	nop
 801ab66:	3714      	adds	r7, #20
 801ab68:	46bd      	mov	sp, r7
 801ab6a:	bc80      	pop	{r7}
 801ab6c:	4770      	bx	lr
 801ab6e:	bf00      	nop
 801ab70:	20000f8c 	.word	0x20000f8c

0801ab74 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801ab74:	b480      	push	{r7}
 801ab76:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801ab78:	4b05      	ldr	r3, [pc, #20]	; (801ab90 <TRACE_IsLocked+0x1c>)
 801ab7a:	8adb      	ldrh	r3, [r3, #22]
 801ab7c:	2b00      	cmp	r3, #0
 801ab7e:	bf14      	ite	ne
 801ab80:	2301      	movne	r3, #1
 801ab82:	2300      	moveq	r3, #0
 801ab84:	b2db      	uxtb	r3, r3
}
 801ab86:	4618      	mov	r0, r3
 801ab88:	46bd      	mov	sp, r7
 801ab8a:	bc80      	pop	{r7}
 801ab8c:	4770      	bx	lr
 801ab8e:	bf00      	nop
 801ab90:	20000f8c 	.word	0x20000f8c

0801ab94 <__libc_init_array>:
 801ab94:	b570      	push	{r4, r5, r6, lr}
 801ab96:	4d0d      	ldr	r5, [pc, #52]	; (801abcc <__libc_init_array+0x38>)
 801ab98:	4c0d      	ldr	r4, [pc, #52]	; (801abd0 <__libc_init_array+0x3c>)
 801ab9a:	1b64      	subs	r4, r4, r5
 801ab9c:	10a4      	asrs	r4, r4, #2
 801ab9e:	2600      	movs	r6, #0
 801aba0:	42a6      	cmp	r6, r4
 801aba2:	d109      	bne.n	801abb8 <__libc_init_array+0x24>
 801aba4:	4d0b      	ldr	r5, [pc, #44]	; (801abd4 <__libc_init_array+0x40>)
 801aba6:	4c0c      	ldr	r4, [pc, #48]	; (801abd8 <__libc_init_array+0x44>)
 801aba8:	f000 f8a2 	bl	801acf0 <_init>
 801abac:	1b64      	subs	r4, r4, r5
 801abae:	10a4      	asrs	r4, r4, #2
 801abb0:	2600      	movs	r6, #0
 801abb2:	42a6      	cmp	r6, r4
 801abb4:	d105      	bne.n	801abc2 <__libc_init_array+0x2e>
 801abb6:	bd70      	pop	{r4, r5, r6, pc}
 801abb8:	f855 3b04 	ldr.w	r3, [r5], #4
 801abbc:	4798      	blx	r3
 801abbe:	3601      	adds	r6, #1
 801abc0:	e7ee      	b.n	801aba0 <__libc_init_array+0xc>
 801abc2:	f855 3b04 	ldr.w	r3, [r5], #4
 801abc6:	4798      	blx	r3
 801abc8:	3601      	adds	r6, #1
 801abca:	e7f2      	b.n	801abb2 <__libc_init_array+0x1e>
 801abcc:	0801bbac 	.word	0x0801bbac
 801abd0:	0801bbac 	.word	0x0801bbac
 801abd4:	0801bbac 	.word	0x0801bbac
 801abd8:	0801bbb0 	.word	0x0801bbb0

0801abdc <memset>:
 801abdc:	4402      	add	r2, r0
 801abde:	4603      	mov	r3, r0
 801abe0:	4293      	cmp	r3, r2
 801abe2:	d100      	bne.n	801abe6 <memset+0xa>
 801abe4:	4770      	bx	lr
 801abe6:	f803 1b01 	strb.w	r1, [r3], #1
 801abea:	e7f9      	b.n	801abe0 <memset+0x4>
 801abec:	0000      	movs	r0, r0
	...

0801abf0 <floor>:
 801abf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801abf4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 801abf8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 801abfc:	2e13      	cmp	r6, #19
 801abfe:	4602      	mov	r2, r0
 801ac00:	460b      	mov	r3, r1
 801ac02:	4607      	mov	r7, r0
 801ac04:	460c      	mov	r4, r1
 801ac06:	4605      	mov	r5, r0
 801ac08:	dc34      	bgt.n	801ac74 <floor+0x84>
 801ac0a:	2e00      	cmp	r6, #0
 801ac0c:	da15      	bge.n	801ac3a <floor+0x4a>
 801ac0e:	a334      	add	r3, pc, #208	; (adr r3, 801ace0 <floor+0xf0>)
 801ac10:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac14:	f7e5 fabe 	bl	8000194 <__adddf3>
 801ac18:	2200      	movs	r2, #0
 801ac1a:	2300      	movs	r3, #0
 801ac1c:	f7e5 fcee 	bl	80005fc <__aeabi_dcmpgt>
 801ac20:	b140      	cbz	r0, 801ac34 <floor+0x44>
 801ac22:	2c00      	cmp	r4, #0
 801ac24:	da59      	bge.n	801acda <floor+0xea>
 801ac26:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801ac2a:	ea57 0503 	orrs.w	r5, r7, r3
 801ac2e:	d001      	beq.n	801ac34 <floor+0x44>
 801ac30:	4c2d      	ldr	r4, [pc, #180]	; (801ace8 <floor+0xf8>)
 801ac32:	2500      	movs	r5, #0
 801ac34:	4623      	mov	r3, r4
 801ac36:	462f      	mov	r7, r5
 801ac38:	e025      	b.n	801ac86 <floor+0x96>
 801ac3a:	4a2c      	ldr	r2, [pc, #176]	; (801acec <floor+0xfc>)
 801ac3c:	fa42 f806 	asr.w	r8, r2, r6
 801ac40:	ea01 0208 	and.w	r2, r1, r8
 801ac44:	4302      	orrs	r2, r0
 801ac46:	d01e      	beq.n	801ac86 <floor+0x96>
 801ac48:	a325      	add	r3, pc, #148	; (adr r3, 801ace0 <floor+0xf0>)
 801ac4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac4e:	f7e5 faa1 	bl	8000194 <__adddf3>
 801ac52:	2200      	movs	r2, #0
 801ac54:	2300      	movs	r3, #0
 801ac56:	f7e5 fcd1 	bl	80005fc <__aeabi_dcmpgt>
 801ac5a:	2800      	cmp	r0, #0
 801ac5c:	d0ea      	beq.n	801ac34 <floor+0x44>
 801ac5e:	2c00      	cmp	r4, #0
 801ac60:	bfbe      	ittt	lt
 801ac62:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801ac66:	fa43 f606 	asrlt.w	r6, r3, r6
 801ac6a:	19a4      	addlt	r4, r4, r6
 801ac6c:	ea24 0408 	bic.w	r4, r4, r8
 801ac70:	2500      	movs	r5, #0
 801ac72:	e7df      	b.n	801ac34 <floor+0x44>
 801ac74:	2e33      	cmp	r6, #51	; 0x33
 801ac76:	dd0a      	ble.n	801ac8e <floor+0x9e>
 801ac78:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801ac7c:	d103      	bne.n	801ac86 <floor+0x96>
 801ac7e:	f7e5 fa89 	bl	8000194 <__adddf3>
 801ac82:	4607      	mov	r7, r0
 801ac84:	460b      	mov	r3, r1
 801ac86:	4638      	mov	r0, r7
 801ac88:	4619      	mov	r1, r3
 801ac8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ac8e:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 801ac92:	f04f 32ff 	mov.w	r2, #4294967295
 801ac96:	fa22 f808 	lsr.w	r8, r2, r8
 801ac9a:	ea18 0f00 	tst.w	r8, r0
 801ac9e:	d0f2      	beq.n	801ac86 <floor+0x96>
 801aca0:	a30f      	add	r3, pc, #60	; (adr r3, 801ace0 <floor+0xf0>)
 801aca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aca6:	f7e5 fa75 	bl	8000194 <__adddf3>
 801acaa:	2200      	movs	r2, #0
 801acac:	2300      	movs	r3, #0
 801acae:	f7e5 fca5 	bl	80005fc <__aeabi_dcmpgt>
 801acb2:	2800      	cmp	r0, #0
 801acb4:	d0be      	beq.n	801ac34 <floor+0x44>
 801acb6:	2c00      	cmp	r4, #0
 801acb8:	da02      	bge.n	801acc0 <floor+0xd0>
 801acba:	2e14      	cmp	r6, #20
 801acbc:	d103      	bne.n	801acc6 <floor+0xd6>
 801acbe:	3401      	adds	r4, #1
 801acc0:	ea25 0508 	bic.w	r5, r5, r8
 801acc4:	e7b6      	b.n	801ac34 <floor+0x44>
 801acc6:	2301      	movs	r3, #1
 801acc8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801accc:	fa03 f606 	lsl.w	r6, r3, r6
 801acd0:	4435      	add	r5, r6
 801acd2:	42bd      	cmp	r5, r7
 801acd4:	bf38      	it	cc
 801acd6:	18e4      	addcc	r4, r4, r3
 801acd8:	e7f2      	b.n	801acc0 <floor+0xd0>
 801acda:	2500      	movs	r5, #0
 801acdc:	462c      	mov	r4, r5
 801acde:	e7a9      	b.n	801ac34 <floor+0x44>
 801ace0:	8800759c 	.word	0x8800759c
 801ace4:	7e37e43c 	.word	0x7e37e43c
 801ace8:	bff00000 	.word	0xbff00000
 801acec:	000fffff 	.word	0x000fffff

0801acf0 <_init>:
 801acf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801acf2:	bf00      	nop
 801acf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801acf6:	bc08      	pop	{r3}
 801acf8:	469e      	mov	lr, r3
 801acfa:	4770      	bx	lr

0801acfc <_fini>:
 801acfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801acfe:	bf00      	nop
 801ad00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ad02:	bc08      	pop	{r3}
 801ad04:	469e      	mov	lr, r3
 801ad06:	4770      	bx	lr
