
<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>ARM architecture - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"Xpc17ApAEJkAA05CQk0AAADL","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"ARM_architecture","wgTitle":"ARM architecture","wgCurRevisionId":950723996,"wgRevisionId":950723996,"wgArticleId":60558,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Webarchive template wayback links","Use British English from June 2012","Use dmy dates from November 2019","Wikipedia articles in need of updating from September 2018","All Wikipedia articles in need of updating","Articles with trivia sections from September 2018","All articles with trivia sections",
"Wikipedia articles that are too technical from September 2018","All articles that are too technical","Articles with multiple maintenance issues","Articles containing potentially dated statements from 2019","All articles containing potentially dated statements","All articles with unsourced statements","Articles with unsourced statements from May 2013","All accuracy disputes","Articles with disputed statements from December 2019","Articles containing potentially dated statements from 2011","Articles needing additional references from March 2011","All articles needing additional references","Wikipedia articles needing clarification from September 2019","Articles with unsourced statements from February 2018","Commons category link is on Wikidata","Wikipedia articles with BNF identifiers","Wikipedia articles with GND identifiers","Wikipedia articles with LCCN identifiers","Articles with example code","ARM architecture","Acorn Computers","Computer-related introductions in 1983",
"Instruction set architectures"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"ARM_architecture","wgRelevantArticleId":60558,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"ARMv8-A","wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgInternalRedirectTargetUrl":"/wiki/ARM_architecture#64/32-bit_architecture","wgWikibaseItemId":"Q16980","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready",
"noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","ext.pygments":"ready","jquery.tablesorter.styles":"ready","jquery.makeCollapsible.styles":"ready","mediawiki.toc.styles":"ready","skins.vector.styles.legacy":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["mediawiki.action.view.redirect","ext.cite.ux-enhancements","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.tablesorter","jquery.makeCollapsible","mediawiki.toc","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging",
"ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.pygments%2CwikimediaBadges%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cjquery.makeCollapsible.styles%7Cjquery.tablesorter.styles%7Cmediawiki.toc.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.27"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=ARM_architecture&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=ARM_architecture&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/ARM_architecture#64/32-bit_architecture"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-ARM_architecture rootpage-ARM_architecture skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">ARM architecture</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"><span class="mw-redirectedfrom">&#160;&#160;(Redirected from <a href="/w/index.php?title=ARMv8-A&amp;redirect=no" class="mw-redirect" title="ARMv8-A">ARMv8-A</a>)</span></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div role="note" class="hatnote navigation-not-searchable">For the Australian architectural firm, see <a href="/wiki/ARM_Architecture_(Ashton_Raggatt_McDougall)" title="ARM Architecture (Ashton Raggatt McDougall)">ARM Architecture (Ashton Raggatt McDougall)</a>. For processor core designs, see <a href="/wiki/List_of_ARM_microarchitectures" title="List of ARM microarchitectures">List of ARM microarchitectures</a>.</div>
<p class="mw-empty-elt">

</p>
<table class="box-Multiple_issues plainlinks metadata ambox ambox-content ambox-multiple_issues compact-ambox" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/40px-Ambox_important.svg.png" decoding="async" width="40" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/60px-Ambox_important.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/80px-Ambox_important.svg.png 2x" data-file-width="40" data-file-height="40" /></div></td><td class="mbox-text"><div class="mbox-text-span"><div class="mw-collapsible" style="width:95%; margin: 0.2em 0;"><b>This article has multiple issues.</b> Please help <b><a class="external text" href="https://en.wikipedia.org/w/index.php?title=ARM_architecture&amp;action=edit">improve it</a></b> or discuss these issues on the <b><a href="/wiki/Talk:ARM_architecture" title="Talk:ARM architecture">talk page</a></b>. <small><i>(<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove these template messages</a>)</i></small>
<div class="mw-collapsible-content" style="margin-top: 0.3em;">
      <table class="box-Update plainlinks metadata ambox ambox-content ambox-Update" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><img alt="Ambox current red.svg" src="//upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/42px-Ambox_current_red.svg.png" decoding="async" width="42" height="34" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/63px-Ambox_current_red.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/84px-Ambox_current_red.svg.png 2x" data-file-width="360" data-file-height="290" /></div></td><td class="mbox-text"><div class="mbox-text-span">This article needs to be <b>updated</b>.<span class="hide-when-compact"> Please update this article to reflect recent events or newly available information.</span>  <small class="date-container"><i>(<span class="date">September 2018</span>)</i></small></div></td></tr></tbody></table>
<table class="box-Trivia plainlinks metadata ambox ambox-style" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/40px-Edit-clear.svg.png" decoding="async" width="40" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/60px-Edit-clear.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/80px-Edit-clear.svg.png 2x" data-file-width="48" data-file-height="48" /></div></td><td class="mbox-text"><div class="mbox-text-span">This article contains a <b><a href="/wiki/Wikipedia:Manual_of_Style/Trivia_sections" title="Wikipedia:Manual of Style/Trivia sections">list of miscellaneous information</a>.</b><span class="hide-when-compact"> Please <a href="/wiki/Wikipedia:Handling_trivia#Recommendations_for_handling_trivia" title="Wikipedia:Handling trivia">relocate</a> any relevant information into other sections or articles.</span>  <small class="date-container"><i>(<span class="date">September 2018</span>)</i></small></div></td></tr></tbody></table>
<table class="box-Technical plainlinks metadata ambox ambox-style ambox-technical" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/40px-Edit-clear.svg.png" decoding="async" width="40" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/60px-Edit-clear.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/80px-Edit-clear.svg.png 2x" data-file-width="48" data-file-height="48" /></div></td><td class="mbox-text"><div class="mbox-text-span">This article <b>may be too technical for most readers to understand</b>. Please <a class="external text" href="https://en.wikipedia.org/w/index.php?title=ARM_architecture&amp;action=edit">help improve it</a> to <a href="/wiki/Wikipedia:Make_technical_articles_understandable" title="Wikipedia:Make technical articles understandable">make it understandable to non-experts</a>, without removing the technical details.  <small class="date-container"><i>(<span class="date">September 2018</span>)</i></small><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
    </div>
</div><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<table class="infobox" style="width:22em"><caption>ARM architectures</caption><tbody><tr><td colspan="2" style="text-align:center"><a href="/wiki/File:Arm_logo_2017.svg" class="image"><img alt="Arm logo 2017.svg" src="//upload.wikimedia.org/wikipedia/commons/thumb/7/77/Arm_logo_2017.svg/200px-Arm_logo_2017.svg.png" decoding="async" width="200" height="62" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/7/77/Arm_logo_2017.svg/300px-Arm_logo_2017.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/7/77/Arm_logo_2017.svg/400px-Arm_logo_2017.svg.png 2x" data-file-width="237" data-file-height="73" /></a><div>The ARM logo</div></td></tr><tr><th scope="row">Designer</th><td><a href="/wiki/Arm_Holdings" title="Arm Holdings">Arm Holdings</a></td></tr><tr><th scope="row">Bits</th><td><a href="/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a>, <a href="/wiki/64-bit" class="mw-redirect" title="64-bit">64-bit</a></td></tr><tr><th scope="row">Introduced</th><td>1985<span class="noprint">&#59;&#32;35&#160;years ago</span><span style="display:none">&#160;(<span class="bday dtstart published updated">1985</span>)</span></td></tr><tr><th scope="row"><a href="/wiki/Computer_architecture" title="Computer architecture">Design</a></th><td><a href="/wiki/Reduced_instruction_set_computing" class="mw-redirect" title="Reduced instruction set computing">RISC</a></td></tr><tr><th scope="row">Type</th><td><a href="/wiki/Processor_register" title="Processor register">Register</a>-Register</td></tr><tr><th scope="row"><a href="/wiki/Branch_(computer_science)" title="Branch (computer science)">Branching</a></th><td><a href="/wiki/Status_register" title="Status register">Condition code</a>, compare and branch</td></tr><tr><th scope="row">Open</th><td>Proprietary</td></tr></tbody></table>
<table class="infobox" style="width:22em"><caption>64/32-bit architectures</caption><tbody><tr><th scope="row">Introduced</th><td>2011<span class="noprint">&#59;&#32;9&#160;years ago</span><span style="display:none">&#160;(<span class="bday dtstart published updated">2011</span>)</span></td></tr><tr><th scope="row">Version</th><td>ARMv8-A, ARMv8.1-A, ARMv8.2-A, ARMv8.3-A, ARMv8.4-A, ARMv8.5-A, ARMv8.6-A</td></tr><tr><th scope="row"><a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Encoding</a></th><td>AArch64/A64 and AArch32/A32 use 32-bit instructions, T32 (Thumb-2) uses mixed 16- and 32-bit instructions; ARMv7 <a href="/wiki/User_space" title="User space">user-space</a> compatibility.<sup id="cite_ref-v8arch_1-0" class="reference"><a href="#cite_note-v8arch-1">&#91;1&#93;</a></sup></td></tr><tr><th scope="row"><a href="/wiki/Endianness" title="Endianness">Endianness</a></th><td><a href="/wiki/Bi-endian" class="mw-redirect" title="Bi-endian">Bi</a> (little as default)</td></tr><tr><th scope="row">Extensions</th><td><a href="/wiki/ARMv8-A_SVE" class="mw-redirect" title="ARMv8-A SVE">SVE</a>;SVE2;TME; All mandatory: <a href="#Thumb-2">Thumb-2</a>, <a href="#Advanced_SIMD_(Neon)">NEON</a>, VFPv4-D16, VFPv4
                Obsolete: <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a></td></tr><tr><th colspan="2" style="text-align:center"><a href="/wiki/Processor_register" title="Processor register">Registers</a></th></tr><tr><th scope="row"><a href="/wiki/General_purpose_register" class="mw-redirect" title="General purpose register">General purpose</a></th><td>31 × 64-bit integer registers<sup id="cite_ref-v8arch_1-1" class="reference"><a href="#cite_note-v8arch-1">&#91;1&#93;</a></sup></td></tr><tr><th scope="row"><a href="/wiki/Floating_point" class="mw-redirect" title="Floating point">Floating point</a></th><td>32 × <a href="/wiki/128-bit" class="mw-redirect" title="128-bit">128-bit</a> registers<sup id="cite_ref-v8arch_1-2" class="reference"><a href="#cite_note-v8arch-1">&#91;1&#93;</a></sup> for scalar 32- and 64-bit <a href="/wiki/IEEE_754" title="IEEE 754">FP</a> or <a href="/wiki/SIMD" title="SIMD">SIMD</a> FP or integer; or cryptography</td></tr></tbody></table>
<table class="infobox" style="width:22em"><caption>32-bit architectures (Cortex)</caption><tbody><tr><th scope="row">Version</th><td>ARMv8-R, ARMv8-M, Armv8.1-M, ARMv7-A, ARMv7-R, ARMv7E-M, ARMv7-M, ARMv6-M</td></tr><tr><th scope="row"><a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Encoding</a></th><td>32-bit, except Thumb-2 extensions use mixed 16- and 32-bit instructions.</td></tr><tr><th scope="row"><a href="/wiki/Endianness" title="Endianness">Endianness</a></th><td><a href="/wiki/Bi-endian" class="mw-redirect" title="Bi-endian">Bi</a> (little as default); Cortex-M is fixed and can't change on the fly.</td></tr><tr><th scope="row">Extensions</th><td><a href="/wiki/Thumb-2" class="mw-redirect" title="Thumb-2">Thumb-2</a>, <a href="#Advanced_SIMD_(Neon)">Neon</a>, <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a>, DSP, Saturated, FPv4-SP, FPv5, Helium</td></tr><tr><th colspan="2" style="text-align:center"><a href="/wiki/Processor_register" title="Processor register">Registers</a></th></tr><tr><th scope="row"><a href="/wiki/General_purpose_register" class="mw-redirect" title="General purpose register">General purpose</a></th><td>15 × 32-bit integer registers, including R14 (link register), but not R15 (PC)</td></tr><tr><th scope="row"><a href="/wiki/Floating_point" class="mw-redirect" title="Floating point">Floating point</a></th><td>Up to 32 × 64-bit registers,<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup> SIMD/floating-point (optional)</td></tr></tbody></table>
<table class="infobox" style="width:22em"><caption>32-bit architectures (legacy)</caption><tbody><tr><th scope="row">Version</th><td>ARMv6, ARMv5, ARMv4T, ARMv3, ARMv2</td></tr><tr><th scope="row"><a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Encoding</a></th><td>32-bit, except Thumb extension uses mixed 16- and 32-bit instructions.</td></tr><tr><th scope="row"><a href="/wiki/Endianness" title="Endianness">Endianness</a></th><td><a href="/wiki/Bi-endian" class="mw-redirect" title="Bi-endian">Bi</a> (little as default) in ARMv3 and above</td></tr><tr><th scope="row">Extensions</th><td><a href="/wiki/ARM_Thumb" class="mw-redirect" title="ARM Thumb">Thumb</a>, <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a></td></tr><tr><th colspan="2" style="text-align:center"><a href="/wiki/Processor_register" title="Processor register">Registers</a></th></tr><tr><th scope="row"><a href="/wiki/General_purpose_register" class="mw-redirect" title="General purpose register">General purpose</a></th><td>15 × 32-bit integer registers, including R14 (link register), but not R15 (PC, 26-bit addressing in older)</td></tr></tbody></table>
<p><b>ARM</b>, previously <b>Advanced RISC Machine</b>, originally <b>Acorn RISC Machine</b>, is a family of <a href="/wiki/Reduced_instruction_set_computing" class="mw-redirect" title="Reduced instruction set computing">reduced instruction set computing</a> (RISC) <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">architectures</a> for <a href="/wiki/Central_processing_unit" title="Central processing unit">computer processors</a>, configured for various environments. <a href="/wiki/Arm_Holdings" title="Arm Holdings">Arm Holdings</a> develops the architecture and licenses it to other companies, who design their own products that implement one of those architectures&#8205;&#8212;&#8204;including <a href="/wiki/System_on_a_chip" class="mw-redirect" title="System on a chip">systems-on-chips</a> (SoC) and <a href="/wiki/System_on_module" title="System on module">systems-on-modules</a> (SoM) that incorporate memory, interfaces, radios, etc. It also designs <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">cores</a> that implement this <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> and licenses these designs to a number of companies that incorporate those core designs into their own products.
</p><p>Processors that have a RISC architecture typically require fewer <a href="/wiki/Transistor" title="Transistor">transistors</a> than those with a <a href="/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">complex instruction set computing</a> (CISC) architecture (such as the <a href="/wiki/X86" title="X86">x86</a> processors found in most <a href="/wiki/Personal_computer" title="Personal computer">personal computers</a>), which improves cost, power consumption, and heat dissipation. These characteristics are desirable for light, portable, battery-powered devices&#8205;&#8212;&#8204;including <a href="/wiki/Smartphone" title="Smartphone">smartphones</a>, <a href="/wiki/Laptop" title="Laptop">laptops</a> and <a href="/wiki/Tablet_computer" title="Tablet computer">tablet computers</a>, and other <a href="/wiki/Embedded_system" title="Embedded system">embedded systems</a><sup id="cite_ref-ARM1_3-0" class="reference"><a href="#cite_note-ARM1-3">&#91;3&#93;</a></sup><sup id="cite_ref-extremetech-3g-territory_4-0" class="reference"><a href="#cite_note-extremetech-3g-territory-4">&#91;4&#93;</a></sup><sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup>&#8205;&#8212;&#8204;but are also useful for <a href="/wiki/Server_(computing)" title="Server (computing)">servers</a> and <a href="/wiki/Desktop_computer" title="Desktop computer">desktops</a> to some degree. For <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a>, which consume large amounts of electricity, ARM is also a power-efficient solution.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6">&#91;6&#93;</a></sup>
</p><p>Arm Holdings periodically releases updates to the architecture. Architecture versions ARMv3 to ARMv7 support <a href="/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a> <a href="/wiki/Address_space" title="Address space">address space</a> (pre-ARMv3 chips, made before Arm Holdings was formed, as used in the <a href="/wiki/Acorn_Archimedes" title="Acorn Archimedes">Acorn Archimedes</a>, had 26-bit address space) and 32-bit arithmetic; most architectures have 32-bit fixed-length instructions. The Thumb version supports a variable-length instruction set that provides both 32- and 16-bit instructions for improved <a href="/wiki/Code_density" class="mw-redirect" title="Code density">code density</a>. Some older cores can also provide hardware execution of <a href="/wiki/Java_bytecode" title="Java bytecode">Java bytecodes</a>; and newer ones have one instruction for <a href="/wiki/JavaScript" title="JavaScript">JavaScript</a>. Released in 2011, the ARMv8-A architecture added support for a <a href="/wiki/64-bit" class="mw-redirect" title="64-bit">64-bit</a> address space and 64-bit arithmetic with its new 32-bit fixed-length instruction set.<sup id="cite_ref-armv8-a-announcement_7-0" class="reference"><a href="#cite_note-armv8-a-announcement-7">&#91;7&#93;</a></sup> Some recent Arm CPUs have <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a> (SMT) with e.g. <a href="/w/index.php?title=Arm_Neoverse_E1&amp;action=edit&amp;redlink=1" class="new" title="Arm Neoverse E1 (page does not exist)">Arm Neoverse E1</a> being able to execute two threads concurrently for improved aggregate throughput performance. <span class="nowrap"><a href="/w/index.php?title=ARM_Cortex-A65AE&amp;action=edit&amp;redlink=1" class="new" title="ARM Cortex-A65AE (page does not exist)">ARM Cortex-A65AE</a></span> for automotive applications is also a multithreaded processor, and has Dual Core Lock-Step for  <a href="/wiki/Fault-tolerant" class="mw-redirect" title="Fault-tolerant">fault-tolerant</a> designs (supporting <a href="/wiki/Automotive_Safety_Integrity_Level" title="Automotive Safety Integrity Level">Automotive Safety Integrity Level</a> D, the highest level). The Neoverse N1 is designed for "as few as 8 cores" or "designs that scale from 64 to 128 N1 cores within a single coherent system".<sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;8&#93;</a></sup>
</p><p>With over 130 billion ARM  processors produced,<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;9&#93;</a></sup><sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;10&#93;</a></sup><sup id="cite_ref-11" class="reference"><a href="#cite_note-11">&#91;11&#93;</a></sup><sup id="cite_ref-12" class="reference"><a href="#cite_note-12">&#91;12&#93;</a></sup> as of 2019<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=ARM_architecture&amp;action=edit">&#91;update&#93;</a></sup>, ARM is the most widely used <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> (ISA) and the ISA produced in the largest quantity.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;13&#93;</a></sup><sup id="cite_ref-extremetech-3g-territory_4-1" class="reference"><a href="#cite_note-extremetech-3g-territory-4">&#91;4&#93;</a></sup><sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;14&#93;</a></sup><sup id="cite_ref-15" class="reference"><a href="#cite_note-15">&#91;15&#93;</a></sup><sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;16&#93;</a></sup> Currently, the widely used Cortex <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">cores</a>, older "classic" cores, and specialized <a href="/wiki/ARM_SecurCore" class="mw-redirect" title="ARM SecurCore">SecurCore</a> cores variants are available for each of these to include or exclude optional capabilities.
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Acorn_RISC_Machine:_ARM2"><span class="tocnumber">1.1</span> <span class="toctext">Acorn RISC Machine: ARM2</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Advanced_RISC_Machines_Ltd._–_ARM6"><span class="tocnumber">1.2</span> <span class="toctext">Advanced RISC Machines Ltd. – ARM6</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Early_licensees"><span class="tocnumber">1.3</span> <span class="toctext">Early licensees</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Market_share"><span class="tocnumber">1.4</span> <span class="toctext">Market share</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="#Licensing"><span class="tocnumber">2</span> <span class="toctext">Licensing</span></a>
<ul>
<li class="toclevel-2 tocsection-7"><a href="#Core_licence"><span class="tocnumber">2.1</span> <span class="toctext">Core licence</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Built_on_ARM_Cortex_Technology_licence"><span class="tocnumber">2.2</span> <span class="toctext">Built on ARM Cortex Technology licence</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Architectural_licence"><span class="tocnumber">2.3</span> <span class="toctext">Architectural licence</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Arm_Flexible_Access"><span class="tocnumber">2.4</span> <span class="toctext">Arm Flexible Access</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-11"><a href="#Cores"><span class="tocnumber">3</span> <span class="toctext">Cores</span></a>
<ul>
<li class="toclevel-2 tocsection-12"><a href="#Example_applications_of_ARM_cores"><span class="tocnumber">3.1</span> <span class="toctext">Example applications of ARM cores</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="#32-bit_architecture"><span class="tocnumber">4</span> <span class="toctext">32-bit architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-14"><a href="#CPU_modes"><span class="tocnumber">4.1</span> <span class="toctext">CPU modes</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#Instruction_set"><span class="tocnumber">4.2</span> <span class="toctext">Instruction set</span></a>
<ul>
<li class="toclevel-3 tocsection-16"><a href="#Arithmetic_instructions"><span class="tocnumber">4.2.1</span> <span class="toctext">Arithmetic instructions</span></a></li>
<li class="toclevel-3 tocsection-17"><a href="#Registers"><span class="tocnumber">4.2.2</span> <span class="toctext">Registers</span></a></li>
<li class="toclevel-3 tocsection-18"><a href="#Conditional_execution"><span class="tocnumber">4.2.3</span> <span class="toctext">Conditional execution</span></a></li>
<li class="toclevel-3 tocsection-19"><a href="#Other_features"><span class="tocnumber">4.2.4</span> <span class="toctext">Other features</span></a></li>
<li class="toclevel-3 tocsection-20"><a href="#Pipelines_and_other_implementation_issues"><span class="tocnumber">4.2.5</span> <span class="toctext">Pipelines and other implementation issues</span></a></li>
<li class="toclevel-3 tocsection-21"><a href="#Coprocessors"><span class="tocnumber">4.2.6</span> <span class="toctext">Coprocessors</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-22"><a href="#Debugging"><span class="tocnumber">4.3</span> <span class="toctext">Debugging</span></a>
<ul>
<li class="toclevel-3 tocsection-23"><a href="#Debug_Access_Port"><span class="tocnumber">4.3.1</span> <span class="toctext">Debug Access Port</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-24"><a href="#DSP_enhancement_instructions"><span class="tocnumber">4.4</span> <span class="toctext">DSP enhancement instructions</span></a></li>
<li class="toclevel-2 tocsection-25"><a href="#SIMD_extensions_for_multimedia"><span class="tocnumber">4.5</span> <span class="toctext">SIMD extensions for multimedia</span></a></li>
<li class="toclevel-2 tocsection-26"><a href="#Jazelle"><span class="tocnumber">4.6</span> <span class="toctext">Jazelle</span></a></li>
<li class="toclevel-2 tocsection-27"><a href="#Thumb"><span class="tocnumber">4.7</span> <span class="toctext">Thumb</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="#Thumb-2"><span class="tocnumber">4.8</span> <span class="toctext">Thumb-2</span></a></li>
<li class="toclevel-2 tocsection-29"><a href="#Thumb_Execution_Environment_(ThumbEE)"><span class="tocnumber">4.9</span> <span class="toctext">Thumb Execution Environment (ThumbEE)</span></a></li>
<li class="toclevel-2 tocsection-30"><a href="#Floating-point_(VFP)"><span class="tocnumber">4.10</span> <span class="toctext">Floating-point (VFP)</span></a></li>
<li class="toclevel-2 tocsection-31"><a href="#Advanced_SIMD_(Neon)"><span class="tocnumber">4.11</span> <span class="toctext">Advanced SIMD (Neon)</span></a></li>
<li class="toclevel-2 tocsection-32"><a href="#Arm_Helium_technology"><span class="tocnumber">4.12</span> <span class="toctext">Arm Helium technology</span></a></li>
<li class="toclevel-2 tocsection-33"><a href="#Security_extensions"><span class="tocnumber">4.13</span> <span class="toctext">Security extensions</span></a>
<ul>
<li class="toclevel-3 tocsection-34"><a href="#TrustZone_(for_Cortex-A_profile)"><span class="tocnumber">4.13.1</span> <span class="toctext">TrustZone (for Cortex-A profile)</span></a></li>
<li class="toclevel-3 tocsection-35"><a href="#TrustZone_for_ARMv8-M_(for_Cortex-M_profile)"><span class="tocnumber">4.13.2</span> <span class="toctext">TrustZone for ARMv8-M (for Cortex-M profile)</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-36"><a href="#No-execute_page_protection"><span class="tocnumber">4.14</span> <span class="toctext">No-execute page protection</span></a></li>
<li class="toclevel-2 tocsection-37"><a href="#Large_Physical_Address_Extension_(LPAE)"><span class="tocnumber">4.15</span> <span class="toctext">Large Physical Address Extension (LPAE)</span></a></li>
<li class="toclevel-2 tocsection-38"><a href="#ARMv8-R_and_ARMv8-M"><span class="tocnumber">4.16</span> <span class="toctext">ARMv8-R and ARMv8-M</span></a>
<ul>
<li class="toclevel-3 tocsection-39"><a href="#Armv8.1-M"><span class="tocnumber">4.16.1</span> <span class="toctext">Armv8.1-M</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-40"><a href="#64/32-bit_architecture"><span class="tocnumber">5</span> <span class="toctext">64/32-bit architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-41"><a href="#ARMv8-A"><span class="tocnumber">5.1</span> <span class="toctext">ARMv8-A</span></a>
<ul>
<li class="toclevel-3 tocsection-42"><a href="#AArch64_features"><span class="tocnumber">5.1.1</span> <span class="toctext">AArch64 features</span></a></li>
<li class="toclevel-3 tocsection-43"><a href="#ARMv8.1-A"><span class="tocnumber">5.1.2</span> <span class="toctext">ARMv8.1-A</span></a></li>
<li class="toclevel-3 tocsection-44"><a href="#ARMv8.2-A"><span class="tocnumber">5.1.3</span> <span class="toctext">ARMv8.2-A</span></a>
<ul>
<li class="toclevel-4 tocsection-45"><a href="#Scalable_Vector_Extension_(SVE)"><span class="tocnumber">5.1.3.1</span> <span class="toctext">Scalable Vector Extension (SVE)</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-46"><a href="#ARMv8.3-A"><span class="tocnumber">5.1.4</span> <span class="toctext">ARMv8.3-A</span></a></li>
<li class="toclevel-3 tocsection-47"><a href="#ARMv8.4-A"><span class="tocnumber">5.1.5</span> <span class="toctext">ARMv8.4-A</span></a></li>
<li class="toclevel-3 tocsection-48"><a href="#ARMv8.5-A"><span class="tocnumber">5.1.6</span> <span class="toctext">ARMv8.5-A</span></a></li>
<li class="toclevel-3 tocsection-49"><a href="#ARMv8.6-A"><span class="tocnumber">5.1.7</span> <span class="toctext">ARMv8.6-A</span></a></li>
<li class="toclevel-3 tocsection-50"><a href="#Future_ARM_architecture_features"><span class="tocnumber">5.1.8</span> <span class="toctext">Future ARM architecture features</span></a>
<ul>
<li class="toclevel-4 tocsection-51"><a href="#Scalable_Vector_Extension_2_(SVE2)"><span class="tocnumber">5.1.8.1</span> <span class="toctext">Scalable Vector Extension 2 (SVE2)</span></a></li>
<li class="toclevel-4 tocsection-52"><a href="#Transactional_Memory_Extension_(TME)"><span class="tocnumber">5.1.8.2</span> <span class="toctext">Transactional Memory Extension (TME)</span></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-53"><a href="#Platform_Security_Architecture"><span class="tocnumber">6</span> <span class="toctext">Platform Security Architecture</span></a></li>
<li class="toclevel-1 tocsection-54"><a href="#Operating_system_support"><span class="tocnumber">7</span> <span class="toctext">Operating system support</span></a>
<ul>
<li class="toclevel-2 tocsection-55"><a href="#32-bit_operating_systems"><span class="tocnumber">7.1</span> <span class="toctext">32-bit operating systems</span></a>
<ul>
<li class="toclevel-3 tocsection-56"><a href="#Historical_operating_systems"><span class="tocnumber">7.1.1</span> <span class="toctext">Historical operating systems</span></a></li>
<li class="toclevel-3 tocsection-57"><a href="#Embedded_operating_systems"><span class="tocnumber">7.1.2</span> <span class="toctext">Embedded operating systems</span></a></li>
<li class="toclevel-3 tocsection-58"><a href="#Mobile_device_operating_systems"><span class="tocnumber">7.1.3</span> <span class="toctext">Mobile device operating systems</span></a></li>
<li class="toclevel-3 tocsection-59"><a href="#Desktop/server_operating_systems"><span class="tocnumber">7.1.4</span> <span class="toctext">Desktop/server operating systems</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-60"><a href="#64-bit_operating_systems"><span class="tocnumber">7.2</span> <span class="toctext">64-bit operating systems</span></a>
<ul>
<li class="toclevel-3 tocsection-61"><a href="#Embedded_operating_systems_2"><span class="tocnumber">7.2.1</span> <span class="toctext">Embedded operating systems</span></a></li>
<li class="toclevel-3 tocsection-62"><a href="#Mobile_device_operating_systems_2"><span class="tocnumber">7.2.2</span> <span class="toctext">Mobile device operating systems</span></a></li>
<li class="toclevel-3 tocsection-63"><a href="#Desktop/server_operating_systems_2"><span class="tocnumber">7.2.3</span> <span class="toctext">Desktop/server operating systems</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-64"><a href="#Porting_to_32-_or_64-bit_ARM_operating_systems"><span class="tocnumber">7.3</span> <span class="toctext">Porting to 32- or 64-bit ARM operating systems</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-65"><a href="#See_also"><span class="tocnumber">8</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-66"><a href="#References"><span class="tocnumber">9</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-67"><a href="#Further_reading"><span class="tocnumber">10</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1 tocsection-68"><a href="#External_links"><span class="tocnumber">11</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:462px;"><a href="/wiki/File:ARMSoCBlockDiagram.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/85/ARMSoCBlockDiagram.svg/460px-ARMSoCBlockDiagram.svg.png" decoding="async" width="460" height="552" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/85/ARMSoCBlockDiagram.svg/690px-ARMSoCBlockDiagram.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/85/ARMSoCBlockDiagram.svg/920px-ARMSoCBlockDiagram.svg.png 2x" data-file-width="500" data-file-height="600" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:ARMSoCBlockDiagram.svg" class="internal" title="Enlarge"></a></div>Microprocessor-based system on a chip</div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:312px;"><a href="/wiki/File:Acorn-ARM-Evaluation-System.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/310px-Acorn-ARM-Evaluation-System.jpg" decoding="async" width="310" height="206" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/465px-Acorn-ARM-Evaluation-System.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/620px-Acorn-ARM-Evaluation-System.jpg 2x" data-file-width="3032" data-file-height="2015" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Acorn-ARM-Evaluation-System.jpg" class="internal" title="Enlarge"></a></div>ARM1 2nd processor for the BBC&#160;Micro</div></div></div>
<p>The British computer manufacturer <a href="/wiki/Acorn_Computers" title="Acorn Computers">Acorn Computers</a> first developed the Acorn RISC Machine architecture (ARM)<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">&#91;17&#93;</a></sup><sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;18&#93;</a></sup> in the 1980s to use in its personal computers. Its first ARM-based products were coprocessor modules for the 6502B based <a href="/wiki/BBC_Micro" title="BBC Micro">BBC&#160;Micro</a> series of computers. After the successful BBC&#160;Micro computer, Acorn Computers considered how to move on from the relatively simple <a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">MOS Technology 6502</a> processor to address business markets like the one that was soon dominated by the <a href="/wiki/IBM_PC" class="mw-redirect" title="IBM PC">IBM&#160;PC</a>, launched in 1981. The <i><a href="/wiki/Acorn_Business_Computer" title="Acorn Business Computer">Acorn Business Computer</a></i> (ABC) plan required that a number of <a href="/wiki/Second_processor_(BBC_Micro)" class="mw-redirect" title="Second processor (BBC Micro)">second processors</a> be made to work with the BBC&#160;Micro platform, but processors such as the <a href="/wiki/Motorola_68000" title="Motorola 68000">Motorola 68000</a> and <a href="/wiki/National_Semiconductor_32016" class="mw-redirect" title="National Semiconductor 32016">National Semiconductor 32016</a> were considered unsuitable, and the 6502 was not powerful enough for a <a href="/wiki/Graphics-based_user_interface" class="mw-redirect" title="Graphics-based user interface">graphics-based user interface</a>.<sup id="cite_ref-19" class="reference"><a href="#cite_note-19">&#91;19&#93;</a></sup>
</p><p>According to <a href="/wiki/Sophie_Wilson" title="Sophie Wilson">Sophie Wilson</a>, all the processors tested at that time performed about the same, with about a 4&#160;Mbit/second bandwidth.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20">&#91;20&#93;</a></sup>
</p><p>After testing all available processors and finding them lacking, Acorn decided it needed a new architecture. Inspired by papers from the <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> project, Acorn considered designing its own processor.<sup id="cite_ref-informit_21-0" class="reference"><a href="#cite_note-informit-21">&#91;21&#93;</a></sup> A visit to the <a href="/wiki/Western_Design_Center" title="Western Design Center">Western Design Center</a> in <a href="/wiki/Phoenix,_Arizona" title="Phoenix, Arizona">Phoenix</a>, where the 6502 was being updated by what was effectively a single-person company, showed Acorn engineers <a href="/wiki/Steve_Furber" title="Steve Furber">Steve Furber</a> and Sophie Wilson they did not need massive resources and state-of-the-art <a href="/wiki/Research_and_development" title="Research and development">research and development</a> facilities.<sup id="cite_ref-22" class="reference"><a href="#cite_note-22">&#91;22&#93;</a></sup>
</p><p>Wilson developed the instruction set, writing a simulation of the processor in <a href="/wiki/BBC_BASIC" title="BBC BASIC">BBC&#160;BASIC</a> that ran on a BBC&#160;Micro with a <a href="/wiki/BBC_Micro_expansion_unit#6502_Second_Processor" title="BBC Micro expansion unit">6502 second processor</a>. This convinced Acorn engineers they were on the right track. Wilson approached Acorn's CEO, <a href="/wiki/Hermann_Hauser" title="Hermann Hauser">Hermann Hauser</a>, and requested more resources. Hauser gave his approval and assembled a small team to implement Wilson's model in hardware.
</p>
<h3><span class="mw-headline" id="Acorn_RISC_Machine:_ARM2">Acorn RISC Machine: ARM2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=2" title="Edit section: Acorn RISC Machine: ARM2">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The official <i>Acorn RISC Machine</i> project started in October 1983. They chose <a href="/wiki/VLSI_Technology" title="VLSI Technology">VLSI Technology</a> as the <i>silicon partner</i>, as they were a source of ROMs and custom chips for Acorn. Wilson and Furber led the design. They implemented it with efficiency principles similar to the 6502.<sup id="cite_ref-zdnet_wouldbe_23-0" class="reference"><a href="#cite_note-zdnet_wouldbe-23">&#91;23&#93;</a></sup> A key design goal was achieving low-latency input/output (interrupt) handling like the 6502. The 6502's memory access architecture had let developers produce fast machines without costly <a href="/wiki/Direct_memory_access" title="Direct memory access">direct memory access</a> (DMA) hardware.
</p><p>The first samples of ARM silicon worked properly when first received and tested on 26 April 1985.<sup id="cite_ref-ARM1_3-1" class="reference"><a href="#cite_note-ARM1-3">&#91;3&#93;</a></sup>
</p><p>The first ARM application was as a second processor for the BBC&#160;Micro, where it helped in developing simulation software to finish development of the support chips (VIDC, IOC, MEMC), and sped up the <a href="/wiki/CAD_software" class="mw-redirect" title="CAD software">CAD software</a> used in ARM2 development. Wilson subsequently rewrote BBC&#160;BASIC in ARM assembly language. The in-depth knowledge gained from designing the instruction set enabled the code to be very dense, making ARM BBC&#160;BASIC an extremely good test for any ARM emulator. The original aim of a principally ARM-based computer was achieved in 1987 with the release of the <a href="/wiki/Acorn_Archimedes" title="Acorn Archimedes">Acorn Archimedes</a>.<sup id="cite_ref-24" class="reference"><a href="#cite_note-24">&#91;24&#93;</a></sup> In 1992, Acorn once more won the <a href="/wiki/Queen%27s_Award_for_Technology" class="mw-redirect" title="Queen&#39;s Award for Technology">Queen's Award for Technology</a> for the ARM.
</p><p>The ARM2 featured a <a href="/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a> <a href="/wiki/Bus_(computing)" title="Bus (computing)">data bus</a>, <a href="/wiki/26-bit" class="mw-redirect" title="26-bit">26-bit</a> address space and 27&#160;32-bit <a href="/wiki/Processor_register" title="Processor register">registers</a>. Eight&#160;bits from the <a href="/wiki/Program_counter" title="Program counter">program counter</a> register were available for other purposes; the top six&#160;bits (available because of the 26-bit address space) served as status flags, and the bottom two&#160;bits (available because the program counter was always <a href="/wiki/Data_structure_alignment" title="Data structure alignment">word-aligned</a>) were used for setting modes. The address bus was extended to 32&#160;bits in the ARM6, but program code still had to lie within the first 64&#160;<a href="/wiki/Mebibyte" title="Mebibyte">MB</a> of memory in 26-bit compatibility mode, due to the reserved bits for the status flags.<sup id="cite_ref-25" class="reference"><a href="#cite_note-25">&#91;25&#93;</a></sup> The ARM2 had a <a href="/wiki/Microprocessor_chronology#1980s" title="Microprocessor chronology">transistor count</a> of just 30,000, compared to Motorola's six-year-older 68000 model with around 40,000.<sup id="cite_ref-Markus_Levy,_Convergence_Promotions_26-0" class="reference"><a href="#cite_note-Markus_Levy,_Convergence_Promotions-26">&#91;26&#93;</a></sup> Much of this simplicity came from the lack of <a href="/wiki/Microcode" title="Microcode">microcode</a> (which represents about one-quarter to one-third of the 68000) and from (like most CPUs of the day) not including any <a href="/wiki/CPU_cache" title="CPU cache">cache</a>. This simplicity enabled low power consumption, yet better performance than the <a href="/wiki/Intel_80286" title="Intel 80286">Intel 80286</a>. A successor, ARM3, was produced with a 4&#160;<a href="/wiki/Kibibyte" title="Kibibyte">KB</a> cache, which further improved performance.<sup id="cite_ref-Chattopadhyay2010_27-0" class="reference"><a href="#cite_note-Chattopadhyay2010-27">&#91;27&#93;</a></sup>
</p>
<h3><span id="Advanced_RISC_Machines_Ltd._.E2.80.93_ARM6"></span><span class="mw-headline" id="Advanced_RISC_Machines_Ltd._–_ARM6">Advanced RISC Machines Ltd. – ARM6</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=3" title="Edit section: Advanced RISC Machines Ltd. – ARM6">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:312px;"><a href="/wiki/File:GPS_ARM610_die.JPG" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/9/9a/GPS_ARM610_die.JPG/310px-GPS_ARM610_die.JPG" decoding="async" width="310" height="303" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/9a/GPS_ARM610_die.JPG/465px-GPS_ARM610_die.JPG 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/9a/GPS_ARM610_die.JPG/620px-GPS_ARM610_die.JPG 2x" data-file-width="3299" data-file-height="3227" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:GPS_ARM610_die.JPG" class="internal" title="Enlarge"></a></div><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> of an ARM610 microprocessor</div></div></div>
<p>In the late 1980s, <a href="/wiki/Apple_Computer" class="mw-redirect" title="Apple Computer">Apple Computer</a> and <a href="/wiki/VLSI_Technology" title="VLSI Technology">VLSI Technology</a> started working with Acorn on newer versions of the ARM core. In 1990, Acorn spun off the design team into a new company named Advanced RISC Machines Ltd.,<sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;28&#93;</a></sup><sup id="cite_ref-andrews-co-verification-of-hardware-and-software-for-ARM-SoC-design_29-0" class="reference"><a href="#cite_note-andrews-co-verification-of-hardware-and-software-for-ARM-SoC-design-29">&#91;29&#93;</a></sup><sup id="cite_ref-latimes_apple_to_join_acorn_30-0" class="reference"><a href="#cite_note-latimes_apple_to_join_acorn-30">&#91;30&#93;</a></sup> which became ARM Ltd when its parent company, <a href="/wiki/Arm_Holdings" title="Arm Holdings">Arm Holdings</a> plc, floated on the <a href="/wiki/London_Stock_Exchange" title="London Stock Exchange">London Stock Exchange</a> and <a href="/wiki/NASDAQ" class="mw-redirect" title="NASDAQ">NASDAQ</a> in 1998.<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">&#91;31&#93;</a></sup> The new Apple-ARM work would eventually evolve into the ARM6, first released in early 1992. Apple used the ARM6-based ARM610 as the basis for their <a href="/wiki/Apple_Newton" title="Apple Newton">Apple Newton</a> PDA.
</p>
<h3><span class="mw-headline" id="Early_licensees">Early licensees</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=4" title="Edit section: Early licensees">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In 1994, Acorn used the ARM610 as the main <a href="/wiki/Central_processing_unit" title="Central processing unit">central processing unit</a> (CPU) in their <a href="/wiki/RiscPC" title="RiscPC">RiscPC</a> computers. <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">DEC</a> licensed the ARMv4 architecture and produced the <a href="/wiki/StrongARM" title="StrongARM">StrongARM</a>.<sup id="cite_ref-32" class="reference"><a href="#cite_note-32">&#91;32&#93;</a></sup> At 233&#160;<a href="/wiki/Hertz" title="Hertz">MHz</a>, this CPU drew only one watt (newer versions draw far less). This work was later passed to Intel as part of a lawsuit settlement, and Intel took the opportunity to supplement their <a href="/wiki/Intel_i960" title="Intel i960">i960</a> line with the StrongARM. Intel later developed its own high performance implementation named XScale, which it has since sold to <a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a>. Transistor count of the ARM core remained essentially the same throughout these changes; ARM2 had 30,000&#160;transistors,<sup id="cite_ref-deMone_33-0" class="reference"><a href="#cite_note-deMone-33">&#91;33&#93;</a></sup> while ARM6 grew only to 35,000.<sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;34&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Market_share">Market share</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=5" title="Edit section: Market share">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In 2005, about 98% of all mobile phones sold used at least one ARM processor.<sup id="cite_ref-Krazit_35-0" class="reference"><a href="#cite_note-Krazit-35">&#91;35&#93;</a></sup> In 2010, producers of chips based on ARM architectures reported shipments of 6.1&#160;billion <a href="/wiki/List_of_applications_of_ARM_cores" title="List of applications of ARM cores">ARM-based processors</a>, representing 95% of <a href="/wiki/Smartphone" title="Smartphone">smartphones</a>, 35% of <a href="/wiki/Integrated_digital_television" title="Integrated digital television">digital televisions</a> and <a href="/wiki/Set-top_boxes" class="mw-redirect" title="Set-top boxes">set-top boxes</a> and 10% of <a href="/wiki/Mobile_computer" class="mw-redirect" title="Mobile computer">mobile computers</a>. In 2011, the 32-bit ARM architecture was the most widely used architecture in mobile devices and the most popular 32-bit one in embedded systems.<sup id="cite_ref-popular_36-0" class="reference"><a href="#cite_note-popular-36">&#91;36&#93;</a></sup> In 2013, 10 billion were produced<sup id="cite_ref-37" class="reference"><a href="#cite_note-37">&#91;37&#93;</a></sup> and "ARM-based chips are found in nearly 60 percent of the world’s mobile devices".<sup id="cite_ref-38" class="reference"><a href="#cite_note-38">&#91;38&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Licensing">Licensing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=6" title="Edit section: Licensing">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:312px;"><a href="/wiki/File:STM32F103VGT6-HD.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/89/STM32F103VGT6-HD.jpg/310px-STM32F103VGT6-HD.jpg" decoding="async" width="310" height="301" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/89/STM32F103VGT6-HD.jpg/465px-STM32F103VGT6-HD.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/89/STM32F103VGT6-HD.jpg/620px-STM32F103VGT6-HD.jpg 2x" data-file-width="6809" data-file-height="6622" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:STM32F103VGT6-HD.jpg" class="internal" title="Enlarge"></a></div><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> of a STM32F103VGT6 <a href="/wiki/ARM_Cortex-M3" class="mw-redirect" title="ARM Cortex-M3">ARM Cortex-M3</a> microcontroller with 1&#160;<a href="/wiki/Megabyte" title="Megabyte">MB</a> <a href="/wiki/Flash_memory" title="Flash memory">flash memory</a> by <a href="/wiki/STMicroelectronics" title="STMicroelectronics">STMicroelectronics</a></div></div></div>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Arm_Holdings#Licensees" title="Arm Holdings">Arm Holdings §&#160;Licensees</a></div>
<h3><span class="mw-headline" id="Core_licence">Core licence</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=7" title="Edit section: Core licence">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Arm Holdings' primary business is selling <a href="/wiki/IP_core" class="mw-redirect" title="IP core">IP cores</a>, which licensees use to create <a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a> (MCUs), <a href="/wiki/CPU" class="mw-redirect" title="CPU">CPUs</a>, and <a href="/wiki/System_on_a_chip" class="mw-redirect" title="System on a chip">systems-on-chips</a> based on those cores. The <a href="/wiki/Original_design_manufacturer" title="Original design manufacturer">original design manufacturer</a> combines the ARM core with other parts to produce a complete device, typically one that can be built in existing <a href="/wiki/Semiconductor_fabrication_plant" title="Semiconductor fabrication plant">semiconductor fabrication plants</a> (fabs) at low cost and still deliver substantial performance. The most successful implementation has been the <a href="/wiki/ARM7#ARM7TDMI" title="ARM7">ARM7TDMI</a> with hundreds of millions sold. <a href="/wiki/Atmel" title="Atmel">Atmel</a> has been a precursor design center in the ARM7TDMI-based embedded system.
</p><p>The ARM architectures used in smartphones, PDAs and other <a href="/wiki/Mobile_device" title="Mobile device">mobile devices</a> range from ARMv5 to ARMv7-A, used in low-end and midrange devices, to ARMv8-A used in current high-end devices.
</p><p>In 2009, some manufacturers introduced netbooks based on ARM architecture CPUs, in direct competition with netbooks based on <a href="/wiki/Intel_Atom" title="Intel Atom">Intel Atom</a>.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;39&#93;</a></sup> According to an 18 July 2011 forecast from analyst firm IHS iSuppli, by 2015, ARM <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuits</a> may be in 23% of all laptops.<sup id="cite_ref-40" class="reference"><a href="#cite_note-40">&#91;40&#93;</a></sup>
</p><p>Arm Holdings offers a variety of licensing terms, varying in cost and deliverables. Arm Holdings provides to all licensees an integratable hardware description of the ARM core as well as complete software development toolset (<a href="/wiki/Compiler" title="Compiler">compiler</a>, <a href="/wiki/Debugger" title="Debugger">debugger</a>, <a href="/wiki/Software_development_kit" title="Software development kit">software development kit</a>) and the right to sell manufactured <a href="/wiki/Semiconductor_device" title="Semiconductor device">silicon</a> containing the ARM CPU.
</p><p>SoC packages integrating ARM's core designs include Nvidia Tegra's first three generations, CSR plc's Quatro family, ST-Ericsson's Nova and NovaThor, Silicon Labs's Precision32 MCU, Texas Instruments's OMAP products, Samsung's Hummingbird and <a href="/wiki/Exynos" title="Exynos">Exynos</a> products, Apple's <a href="/wiki/Apple_A4" title="Apple A4">A4</a>, <a href="/wiki/Apple_A5" title="Apple A5">A5</a>, and <a href="/wiki/Apple_A5X" title="Apple A5X">A5X</a>, and <a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP</a>'s <a href="/wiki/I.MX" title="I.MX">i.MX</a>.
</p><p><a href="/wiki/Fabless_manufacturing" title="Fabless manufacturing">Fabless</a> licensees, who wish to integrate an ARM core into their own chip design, are usually only interested in acquiring a ready-to-manufacture verified <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">semiconductor intellectual property core</a>. For these customers, Arm Holdings delivers a <a href="/wiki/Netlist" title="Netlist">gate netlist</a> description of the chosen ARM core, along with an abstracted simulation model and test programs to aid design integration and verification. More ambitious customers, including integrated device manufacturers (IDM) and foundry operators, choose to acquire the processor IP in <a href="/wiki/Logic_synthesis" title="Logic synthesis">synthesizable</a> <a href="/wiki/Register_transfer_level" class="mw-redirect" title="Register transfer level">RTL</a> (<a href="/wiki/Verilog" title="Verilog">Verilog</a>) form. With the synthesizable RTL, the customer has the ability to perform architectural level optimisations and extensions. This allows the designer to achieve exotic design goals not otherwise possible with an unmodified netlist (<a href="/wiki/Clock_rate" title="Clock rate">high clock speed</a>, very low power consumption, instruction set extensions, etc.). While Arm Holdings does not grant the licensee the right to resell the ARM architecture itself, licensees may freely sell manufactured product such as chip devices, evaluation boards and complete systems. <a href="/wiki/Foundry_model" title="Foundry model">Merchant foundries</a> can be a special case; not only are they allowed to sell finished silicon containing ARM cores, they generally hold the right to re-manufacture ARM cores for other customers.
</p><p>Arm Holdings prices its IP based on perceived value. Lower performing ARM cores typically have lower licence costs than higher performing cores. In implementation terms, a synthesizable core costs more than a hard macro (blackbox) core. Complicating price matters, a merchant foundry that holds an ARM licence, such as Samsung or Fujitsu, can offer fab customers reduced licensing costs. In exchange for acquiring the ARM core through the foundry's in-house design services, the customer can reduce or eliminate payment of ARM's upfront licence fee.
</p><p>Compared to dedicated semiconductor foundries (such as <a href="/wiki/TSMC" title="TSMC">TSMC</a> and <a href="/wiki/United_Microelectronics_Corporation" title="United Microelectronics Corporation">UMC</a>) without in-house design services, Fujitsu/Samsung charge two- to three-times more per manufactured <a href="/wiki/Wafer_(electronics)" title="Wafer (electronics)">wafer</a>.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2013)">citation needed</span></a></i>&#93;</sup> For low to mid volume applications, a design service foundry offers lower overall pricing (through subsidisation of the licence fee). For high volume mass-produced parts, the long term cost reduction achievable through lower wafer pricing reduces the impact of ARM's NRE (Non-Recurring Engineering) costs, making the dedicated foundry a better choice.
</p><p>Companies that have developed chips with cores designed by Arm Holdings include <a href="/wiki/Amazon.com" class="mw-redirect" title="Amazon.com">Amazon.com</a>'s <a href="/wiki/Annapurna_Labs" title="Annapurna Labs">Annapurna Labs</a> subsidiary,<sup id="cite_ref-41" class="reference"><a href="#cite_note-41">&#91;41&#93;</a></sup> <a href="/wiki/Analog_Devices" title="Analog Devices">Analog Devices</a>, <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>, <a href="/wiki/AppliedMicro" class="mw-redirect" title="AppliedMicro">AppliedMicro</a> (now: <a href="/wiki/MACOM_Technology_Solutions" title="MACOM Technology Solutions">MACOM Technology Solutions</a><sup id="cite_ref-42" class="reference"><a href="#cite_note-42">&#91;42&#93;</a></sup>), <a href="/wiki/Atmel" title="Atmel">Atmel</a>, <a href="/wiki/Broadcom" class="mw-redirect" title="Broadcom">Broadcom</a>, <a href="/wiki/Cavium" title="Cavium">Cavium</a>, <a href="/wiki/Cypress_Semiconductor" title="Cypress Semiconductor">Cypress Semiconductor</a>, <a href="/wiki/Freescale_Semiconductor" title="Freescale Semiconductor">Freescale Semiconductor</a> (now <a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP Semiconductors</a>), <a href="/wiki/Huawei" title="Huawei">Huawei</a>, <a href="/wiki/Intel" title="Intel">Intel</a>,<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Accuracy_dispute#Disputed_statement" title="Wikipedia:Accuracy dispute"><span title="The material near this tag is possibly inaccurate or nonfactual. (December 2019)">dubious</span></a>&#32;<span class="metadata"> &#8211; <a href="/wiki/Talk:ARM_architecture#ARM-based_chips_and_Intel" title="Talk:ARM architecture">discuss</a></span></i>&#93;</sup> <a href="/wiki/Maxim_Integrated" title="Maxim Integrated">Maxim Integrated</a>, <a href="/wiki/Nvidia" title="Nvidia">Nvidia</a>, <a href="/wiki/NXP" class="mw-redirect" title="NXP">NXP</a>, <a href="/wiki/Qualcomm" title="Qualcomm">Qualcomm</a>, <a href="/wiki/Renesas_Electronics" title="Renesas Electronics">Renesas</a>, <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a>, <a href="/wiki/ST_Microelectronics" class="mw-redirect" title="ST Microelectronics">ST Microelectronics</a>, <a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a> and <a href="/wiki/Xilinx" title="Xilinx">Xilinx</a>.
</p>
<h3><span class="mw-headline" id="Built_on_ARM_Cortex_Technology_licence">Built on ARM Cortex Technology licence</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=8" title="Edit section: Built on ARM Cortex Technology licence">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In February 2016, ARM announced the Built on ARM Cortex Technology licence, often shortened to Built on Cortex (BoC) licence. This licence allows companies to partner with ARM and make modifications to ARM Cortex designs. These design modifications will not be shared with other companies. These semi-custom core designs also have brand freedom, for example <a href="/wiki/Kryo#Kryo_280" title="Kryo">Kryo 280</a>.
</p><p>Companies that are current licensees of Built on ARM Cortex Technology include <a href="/wiki/Qualcomm" title="Qualcomm">Qualcomm</a>.<sup id="cite_ref-43" class="reference"><a href="#cite_note-43">&#91;43&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Architectural_licence">Architectural licence</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=9" title="Edit section: Architectural licence">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Companies can also obtain an ARM <i>architectural licence</i> for designing their own CPU cores using the ARM instruction sets. These cores must comply fully with the ARM architecture. Companies that have designed cores that implement an ARM architecture include Apple, AppliedMicro, Broadcom, <a href="/wiki/Cavium" title="Cavium">Cavium</a> (now: Marvell), <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>, Intel, Nvidia, Qualcomm, and Samsung Electronics.
</p>
<h3><span class="mw-headline" id="Arm_Flexible_Access">Arm Flexible Access</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=10" title="Edit section: Arm Flexible Access">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>On 16 July 2019, Arm announced Arm Flexible Access. Arm Flexible Access provides unlimited access to included Arm <a href="/wiki/Intellectual_property" title="Intellectual property">intellectual property</a> (IP) for development. Per product licence fees are required once customers reaches foundry tapeout or prototyping.<sup id="cite_ref-44" class="reference"><a href="#cite_note-44">&#91;44&#93;</a></sup><sup id="cite_ref-45" class="reference"><a href="#cite_note-45">&#91;45&#93;</a></sup>
</p><p>75% of Arm's most recent IP over the last two years are included in Arm Flexible Access. As of October 2019:
</p>
<ul><li>CPUs: <a href="/wiki/ARM_Cortex-A5" title="ARM Cortex-A5">Cortex-A5</a>, <a href="/wiki/ARM_Cortex-A7" title="ARM Cortex-A7">Cortex-A7</a>, <a href="/wiki/ARM_Cortex-A32" class="mw-redirect" title="ARM Cortex-A32">Cortex-A32</a>, <a href="/wiki/ARM_Cortex-A34" class="mw-redirect" title="ARM Cortex-A34">Cortex-A34</a>, <a href="/wiki/ARM_Cortex-A35" class="mw-redirect" title="ARM Cortex-A35">Cortex-A35</a>, <a href="/wiki/ARM_Cortex-A53" title="ARM Cortex-A53">Cortex-A53</a>, <a href="/wiki/ARM_Cortex-R5" class="mw-redirect" title="ARM Cortex-R5">Cortex-R5</a>, <a href="/wiki/ARM_Cortex-R8" class="mw-redirect" title="ARM Cortex-R8">Cortex-R8</a>, <a href="/wiki/ARM_Cortex-R52" class="mw-redirect" title="ARM Cortex-R52">Cortex-R52</a>, <a href="/wiki/ARM_Cortex-M0" class="mw-redirect" title="ARM Cortex-M0">Cortex-M0</a>, <a href="/wiki/ARM_Cortex-M0%2B" class="mw-redirect" title="ARM Cortex-M0+">Cortex-M0+</a>, <a href="/wiki/ARM_Cortex-M3" class="mw-redirect" title="ARM Cortex-M3">Cortex-M3</a>, <a href="/wiki/ARM_Cortex-M4" class="mw-redirect" title="ARM Cortex-M4">Cortex-M4</a>, <a href="/wiki/ARM_Cortex-M#Cortex-M7" title="ARM Cortex-M">Cortex-M7</a>, <a href="/wiki/ARM_Cortex-M#Cortex-M23" title="ARM Cortex-M">Cortex-M23</a>, <a href="/wiki/ARM_Cortex-M#Cortex-M33" title="ARM Cortex-M">Cortex-M33</a></li>
<li>GPUs: <a href="/wiki/Mali_(GPU)" title="Mali (GPU)">Mali-G52</a>, <a href="/wiki/Mali_(GPU)" title="Mali (GPU)">Mali-G31</a>. Includes Mali Driver Development Kits (DDK).</li>
<li>Interconnect: CoreLink NIC-400, CoreLink NIC-450, CoreLink CCI-400, CoreLink CCI-500, CoreLink CCI-550, ADB-400 AMBA, XHB-400 AXI-AHB</li>
<li>System Controllers: CoreLink GIC-400, CoreLink GIC-500, PL192 VIC, BP141 TrustZone Memory Wrapper, CoreLink TZC-400, CoreLink L2C-310, CoreLink MMU-500, BP140 Memory Interface</li>
<li>Security IP: CryptoCell-312, CryptoCell-712, TrustZone True Random Number Generator</li>
<li>Peripheral Controllers: PL011 UART, PL022 SPI, PL031 RTC</li>
<li>Debug &amp; Trace: CoreSight SoC-400, CoreSight SDC-600, CoreSight STM-500, CoreSight System Trace Macrocell, CoreSight Trace Memory Controller</li>
<li>Design Kits: Corstone-101, Corstone-201</li>
<li>Physical IP: Artisan PIK for Cortex-M33 TSMC 22ULL including memory compilers, logic libraries, GPIOs and documentation</li>
<li>Tools &amp; Materials: Socrates IP ToolingArm Design Studio, Virtual System Models</li>
<li>Support: Standard Arm Technical support, Arm online training, maintenance updates, credits towards onsite training and design reviews</li></ul>
<h2><span class="mw-headline" id="Cores">Cores</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=11" title="Edit section: Cores">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/List_of_ARM_microarchitectures" title="List of ARM microarchitectures">List of ARM microarchitectures</a></div>
<table class="wikitable sortable">

<tbody><tr>
<th rowspan="2">Architecture
</th>
<th rowspan="2">Core<br />bit-width
</th>
<th colspan="2">Cores
</th>
<th rowspan="2">Profile
</th>
<th rowspan="2">Refe-<br />rences
</th></tr>
<tr>
<th>Arm Holdings
</th>
<th>Third-party
</th></tr>
<tr>
<td><center> ARMv1 </center></td>
<td><center> <a href="/wiki/32-bit" class="mw-redirect" title="32-bit">32</a> </center></td>
<td><a href="/wiki/ARM1" class="mw-redirect" title="ARM1">ARM1</a></td>
<td></td>
<td><center>Classic</center></td>
<td><sup id="cite_ref-26bitaddr_46-0" class="reference"><a href="#cite_note-26bitaddr-46">&#91;a 1&#93;</a></sup>
</td></tr>
<tr>
<td><center> ARMv2 </center></td>
<td><center> 32 </center></td>
<td><a href="/wiki/ARM2" class="mw-redirect" title="ARM2">ARM2</a>, ARM250, <a href="/wiki/ARM3" class="mw-redirect" title="ARM3">ARM3</a></td>
<td><a href="/wiki/Amber_(processor_core)" title="Amber (processor core)">Amber</a>, STORM Open Soft Core<sup id="cite_ref-47" class="reference"><a href="#cite_note-47">&#91;46&#93;</a></sup></td>
<td><center>Classic</center></td>
<td><sup id="cite_ref-26bitaddr_46-1" class="reference"><a href="#cite_note-26bitaddr-46">&#91;a 1&#93;</a></sup>
</td></tr>
<tr>
<td><center> ARMv3 </center></td>
<td><center> 32 </center></td>
<td><a href="/wiki/ARM6" class="mw-redirect" title="ARM6">ARM6</a>, <a href="/wiki/ARM7" title="ARM7">ARM7</a></td>
<td></td>
<td><center>Classic</center></td>
<td><sup id="cite_ref-26bitcomp_48-0" class="reference"><a href="#cite_note-26bitcomp-48">&#91;a 2&#93;</a></sup>
</td></tr>
<tr>
<td><center> ARMv4 </center></td>
<td><center> 32</center></td>
<td><a href="/wiki/List_of_ARM_microprocessor_cores" class="mw-redirect" title="List of ARM microprocessor cores">ARM8</a></td>
<td><a href="/wiki/StrongARM" title="StrongARM">StrongARM</a>, FA526, ZAP Open Source Processor Core</td>
<td><center>Classic</center></td>
<td><sup id="cite_ref-26bitcomp_48-1" class="reference"><a href="#cite_note-26bitcomp-48">&#91;a 2&#93;</a></sup>
<p><sup id="cite_ref-49" class="reference"><a href="#cite_note-49">&#91;47&#93;</a></sup>
</p>
</td></tr>
<tr>
<td><center> ARMv4T </center></td>
<td><center> 32 </center></td>
<td><a href="/wiki/ARM7TDMI" class="mw-redirect" title="ARM7TDMI">ARM7TDMI</a>, <a href="/wiki/ARM9TDMI" class="mw-redirect" title="ARM9TDMI">ARM9TDMI</a>, <a href="/wiki/ARM_SecurCore" class="mw-redirect" title="ARM SecurCore">SecurCore</a> SC100</td>
<td></td>
<td><center>Classic</center></td>
<td><sup id="cite_ref-26bitcomp_48-2" class="reference"><a href="#cite_note-26bitcomp-48">&#91;a 2&#93;</a></sup>
</td></tr>
<tr>
<td><center> ARMv5TE </center></td>
<td><center> 32 </center></td>
<td><a href="/wiki/ARM7EJ" class="mw-redirect" title="ARM7EJ">ARM7EJ</a>, <a href="/wiki/ARM9E" class="mw-redirect" title="ARM9E">ARM9E</a>, <a href="/wiki/ARM10E" class="mw-redirect" title="ARM10E">ARM10E</a></td>
<td><a href="/wiki/XScale" title="XScale">XScale</a>, FA626TE, Feroceon, PJ1/Mohawk</td>
<td><center>Classic</center></td>
<td>
</td></tr>
<tr>
<td><center> ARMv6 </center></td>
<td><center> 32 </center></td>
<td><a href="/wiki/ARM11" title="ARM11">ARM11</a></td>
<td></td>
<td><center>Classic</center></td>
<td>
</td></tr>
<tr>
<td><center> ARMv6-M </center></td>
<td><center> 32 </center></td>
<td><a href="/wiki/ARM_Cortex-M#Cortex-M0" title="ARM Cortex-M">ARM Cortex-M0</a>, <span class="nowrap"><a href="/wiki/ARM_Cortex-M#Cortex-M0+" title="ARM Cortex-M">ARM Cortex-M0+</a>,</span> <span class="nowrap"><a href="/wiki/ARM_Cortex-M#Cortex-M1" title="ARM Cortex-M">ARM Cortex-M1</a></span>, <a href="/wiki/ARM_SecurCore" class="mw-redirect" title="ARM SecurCore">SecurCore</a> SC000</td>
<td></td>
<td><center> <a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a> </center></td>
<td>
</td></tr>
<tr>
<td><center> ARMv7-M </center></td>
<td><center> 32 </center></td>
<td><a href="/wiki/ARM_Cortex-M#Cortex-M3" title="ARM Cortex-M">ARM Cortex-M3</a>, <a href="/wiki/ARM_SecurCore" class="mw-redirect" title="ARM SecurCore">SecurCore</a> SC300</td>
<td></td>
<td><center> Microcontroller </center></td>
<td>
</td></tr>
<tr>
<td><center> ARMv7E-M </center></td>
<td><center> 32 </center></td>
<td><a href="/wiki/ARM_Cortex-M#Cortex-M4" title="ARM Cortex-M">ARM Cortex-M4</a>, <span class="nowrap"><a href="/wiki/ARM_Cortex-M#Cortex-M7" title="ARM Cortex-M">ARM Cortex-M7</a></span></td>
<td></td>
<td><center> Microcontroller </center></td>
<td>
</td></tr>
<tr>
<td><center> ARMv8-M </center></td>
<td><center> 32 </center></td>
<td><a href="/wiki/ARM_Cortex-M#Cortex-M23" title="ARM Cortex-M">ARM Cortex-M23</a>,<sup id="cite_ref-50" class="reference"><a href="#cite_note-50">&#91;48&#93;</a></sup> <a href="/wiki/ARM_Cortex-M#Cortex-M33" title="ARM Cortex-M">ARM Cortex-M33</a><sup id="cite_ref-51" class="reference"><a href="#cite_note-51">&#91;49&#93;</a></sup></td>
<td></td>
<td><center> Microcontroller </center></td>
<td><center><sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;50&#93;</a></sup></center>
</td></tr>
<tr>
<td><center> ARMv7-R </center></td>
<td><center> 32 </center></td>
<td><a href="/wiki/ARM_Cortex-R4" class="mw-redirect" title="ARM Cortex-R4">ARM Cortex-R4</a>, <span class="nowrap"><a href="/wiki/ARM_Cortex-R5" class="mw-redirect" title="ARM Cortex-R5">ARM Cortex-R5</a>,</span> <span class="nowrap"><a href="/wiki/ARM_Cortex-R7" class="mw-redirect" title="ARM Cortex-R7">ARM Cortex-R7</a>,</span> <span class="nowrap"><a href="/wiki/ARM_Cortex-R8" class="mw-redirect" title="ARM Cortex-R8">ARM Cortex-R8</a></span></td>
<td></td>
<td><center> <a href="/wiki/Real-time_computing" title="Real-time computing">Real-time</a> </center></td>
<td>
</td></tr>
<tr>
<td><center> ARMv8-R </center></td>
<td><center> 32</center></td>
<td><a href="/wiki/ARM_Cortex-R52" class="mw-redirect" title="ARM Cortex-R52">ARM Cortex-R52</a></td>
<td></td>
<td><center> Real-time </center></td>
<td><center><sup id="cite_ref-53" class="reference"><a href="#cite_note-53">&#91;51&#93;</a></sup><sup id="cite_ref-54" class="reference"><a href="#cite_note-54">&#91;52&#93;</a></sup><sup id="cite_ref-55" class="reference"><a href="#cite_note-55">&#91;53&#93;</a></sup></center>
</td></tr>
<tr>
<td><center> ARMv7-A </center></td>
<td><center> 32 </center></td>
<td><a href="/wiki/ARM_Cortex-A5" title="ARM Cortex-A5">ARM Cortex-A5</a>, <span class="nowrap"><a href="/wiki/ARM_Cortex-A7" title="ARM Cortex-A7">ARM Cortex-A7</a>,</span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A8" title="ARM Cortex-A8">ARM Cortex-A8</a>,</span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">ARM Cortex-A9</a>,</span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A12" title="ARM Cortex-A12">ARM Cortex-A12</a>,</span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A15" title="ARM Cortex-A15">ARM Cortex-A15</a>,</span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A17" title="ARM Cortex-A17">ARM Cortex-A17</a></span></td>
<td><a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm</a> <a href="/wiki/Scorpion_(CPU)" title="Scorpion (CPU)">Scorpion</a>/<a href="/wiki/Krait_(CPU)" title="Krait (CPU)">Krait</a>, PJ4/Sheeva, Apple <a href="/wiki/Apple_A6" title="Apple A6">Swift</a></td>
<td><center> <a href="/wiki/Application_software" title="Application software">Application</a> </center></td>
<td>
</td></tr>
<tr>
<td rowspan="3"><center> ARMv8-A </center></td>
<td><center> 32 </center></td>
<td><span class="nowrap"><a href="/wiki/ARM_Cortex-A32" class="mw-redirect" title="ARM Cortex-A32">ARM Cortex-A32</a><sup id="cite_ref-56" class="reference"><a href="#cite_note-56">&#91;54&#93;</a></sup></span></td>
<td></td>
<td><center> Application </center></td>
<td>
</td></tr>
<tr>
<td><center> <a href="/wiki/64-bit_computing" title="64-bit computing">64</a>/32 </center></td>
<td><span class="nowrap"><a href="/wiki/ARM_Cortex-A35" class="mw-redirect" title="ARM Cortex-A35">ARM Cortex-A35</a>,<sup id="cite_ref-Cortex-A35_Processor_57-0" class="reference"><a href="#cite_note-Cortex-A35_Processor-57">&#91;55&#93;</a></sup></span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A53" title="ARM Cortex-A53">ARM Cortex-A53</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-A57" title="ARM Cortex-A57">ARM Cortex-A57</a>,<sup id="cite_ref-cortex-a50_announce_58-0" class="reference"><a href="#cite_note-cortex-a50_announce-58">&#91;56&#93;</a></sup></span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A72" title="ARM Cortex-A72">ARM Cortex-A72</a>,<sup id="cite_ref-59" class="reference"><a href="#cite_note-59">&#91;57&#93;</a></sup></span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A73" title="ARM Cortex-A73">ARM Cortex-A73</a><sup id="cite_ref-60" class="reference"><a href="#cite_note-60">&#91;58&#93;</a></sup></span></td>
<td><a href="/wiki/Applied_Micro_Circuits_Corporation#History" title="Applied Micro Circuits Corporation">X-Gene</a>, <a href="/wiki/Project_Denver" title="Project Denver">Nvidia Denver 1/2</a>, <a href="/wiki/Cavium_ThunderX" class="mw-redirect" title="Cavium ThunderX">Cavium ThunderX</a>, <a href="/wiki/AMD_K12" title="AMD K12">AMD K12</a>, Apple <a href="/wiki/Apple_A7" title="Apple A7">Cyclone</a>/<a href="/wiki/Apple_A8" title="Apple A8">Typhoon</a>/<a href="/wiki/Apple_A9" title="Apple A9">Twister</a>/<a href="/wiki/Apple_A10" title="Apple A10">Hurricane/Zephyr</a>, <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm</a> <a href="/wiki/Kryo_(microarchitecture)" class="mw-redirect" title="Kryo (microarchitecture)">Kryo</a>, Samsung M1/M2 ("Mongoose") /M3 ("Meerkat")</td>
<td><center> Application </center></td>
<td>
<center><sup id="cite_ref-61" class="reference"><a href="#cite_note-61">&#91;59&#93;</a></sup><sup id="cite_ref-62" class="reference"><a href="#cite_note-62">&#91;60&#93;</a></sup><sup id="cite_ref-63" class="reference"><a href="#cite_note-63">&#91;61&#93;</a></sup><sup id="cite_ref-64" class="reference"><a href="#cite_note-64">&#91;62&#93;</a></sup><sup id="cite_ref-65" class="reference"><a href="#cite_note-65">&#91;63&#93;</a></sup>
<p><sup id="cite_ref-66" class="reference"><a href="#cite_note-66">&#91;64&#93;</a></sup> 
</p>
</center>
</td></tr>
<tr>
<td><center> <a href="/wiki/64-bit_computing" title="64-bit computing">64</a> </center>
</td>
<td><span class="nowrap"><a href="/wiki/ARM_Cortex-A34" class="mw-redirect" title="ARM Cortex-A34">ARM Cortex-A34</a><sup id="cite_ref-67" class="reference"><a href="#cite_note-67">&#91;65&#93;</a></sup></span>
</td>
<td>Apple <a href="/wiki/Apple_A11" title="Apple A11">Monsoon/Mistral</a> (September 2017)
</td>
<td><center> Application </center>
</td>
<td>
</td></tr>
<tr>
<td><center> ARMv8.1-A </center></td>
<td><center> 64/32 </center></td>
<td style="background: #DDF; color: #2C2C2C; vertical-align: middle; text-align: center;" class="no table-no2">TBA</td>
<td><a href="/wiki/Cavium_ThunderX2" class="mw-redirect" title="Cavium ThunderX2">Cavium ThunderX2</a></td>
<td><center> Application </center></td>
<td><sup id="cite_ref-68" class="reference"><a href="#cite_note-68">&#91;66&#93;</a></sup>
</td></tr>
<tr>
<td rowspan="2"><center> ARMv8.2-A </center></td>
<td><center> 64/32 </center></td>
<td><span class="nowrap"><a href="/wiki/ARM_Cortex-A55" title="ARM Cortex-A55">ARM Cortex-A55</a>,<sup id="cite_ref-69" class="reference"><a href="#cite_note-69">&#91;67&#93;</a></sup></span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A75" title="ARM Cortex-A75">ARM Cortex-A75</a>,<sup id="cite_ref-70" class="reference"><a href="#cite_note-70">&#91;68&#93;</a></sup></span>  <span class="nowrap"><a href="/wiki/ARM_Cortex-A76" title="ARM Cortex-A76">ARM Cortex-A76</a></span>,<sup id="cite_ref-71" class="reference"><a href="#cite_note-71">&#91;69&#93;</a></sup> <span class="nowrap"><a href="/wiki/ARM_Cortex-A77" title="ARM Cortex-A77">ARM Cortex-A77</a></span>, <span class="nowrap"><a href="/w/index.php?title=ARM_Neoverse_N1&amp;action=edit&amp;redlink=1" class="new" title="ARM Neoverse N1 (page does not exist)">ARM Neoverse N1</a></span>
</td>
<td><a href="/wiki/Project_Denver" title="Project Denver">Nvidia Carmel</a>, Samsung M4 ("Cheetah"), Fujitsu A64FX (ARMv8 SVE 512-bit)</td>
<td><center> Application </center></td>
<td><center><sup id="cite_ref-72" class="reference"><a href="#cite_note-72">&#91;70&#93;</a></sup><sup id="cite_ref-73" class="reference"><a href="#cite_note-73">&#91;71&#93;</a></sup>
<p><sup id="cite_ref-74" class="reference"><a href="#cite_note-74">&#91;72&#93;</a></sup> 
</p>
</center>
</td></tr>
<tr>
<td><center> 64 </center></td>
<td><span class="nowrap"><a href="/w/index.php?title=ARM_Cortex-A65&amp;action=edit&amp;redlink=1" class="new" title="ARM Cortex-A65 (page does not exist)">ARM Cortex-A65</a></span>, <span class="nowrap"><a href="/w/index.php?title=ARM_Neoverse_E1&amp;action=edit&amp;redlink=1" class="new" title="ARM Neoverse E1 (page does not exist)">ARM Neoverse E1</a></span> with <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a> (SMT), <span class="nowrap"><a href="/w/index.php?title=ARM_Cortex-A65AE&amp;action=edit&amp;redlink=1" class="new" title="ARM Cortex-A65AE (page does not exist)">ARM Cortex-A65AE</a></span><sup id="cite_ref-75" class="reference"><a href="#cite_note-75">&#91;73&#93;</a></sup> (also having  e.g. Armv8.4 Dot Product; made for  safety critical tasks such as <a href="/wiki/Advanced_driver-assistance_systems" title="Advanced driver-assistance systems">advanced driver-assistance systems</a> (ADAS))</td>
<td></td>
<td><center> Application </center></td>
<td>
</td></tr>
<tr>
<td rowspan="2"><center> ARMv8.3-A </center>
</td>
<td><center> 64/32 </center></td>
<td style="background: #DDF; color: #2C2C2C; vertical-align: middle; text-align: center;" class="no table-no2">TBA
</td>
<td>
</td>
<td><center> Application </center>
</td>
<td>
</td></tr>
<tr>
<td><center> 64 </center></td>
<td style="background: #DDF; color: #2C2C2C; vertical-align: middle; text-align: center;" class="no table-no2">TBA</td>
<td>Apple <a href="/wiki/Apple_A12" title="Apple A12">Vortex/Tempest</a> (September 2018)</td>
<td><center> Application </center></td>
<td>
</td></tr>
<tr>
<td rowspan="2"><center> ARMv8.4-A </center></td>
<td><center> 64/32 </center></td>
<td style="background: #DDF; color: #2C2C2C; vertical-align: middle; text-align: center;" class="no table-no2">TBA</td>
<td></td>
<td><center> Application </center></td>
<td>
</td></tr>
<tr>
<td><center> 64 </center></td>
<td style="background: #DDF; color: #2C2C2C; vertical-align: middle; text-align: center;" class="no table-no2">TBA</td>
<td>Apple <a href="/wiki/Apple_A13" title="Apple A13">Lightning/Thunder</a></td>
<td><center> Application </center></td>
<td>
</td></tr>
<tr>
<td><br /><center> ARMv8.5-A </center>
</td>
<td><center> 64/32 </center></td>
<td style="background: #DDF; color: #2C2C2C; vertical-align: middle; text-align: center;" class="no table-no2">TBA
</td>
<td>
</td>
<td><center> Application </center>
</td>
<td>
</td></tr>
<tr>
<td><br /><center> ARMv8.6-A </center>
</td>
<td><center> 64/32 </center></td>
<td style="background: #DDF; color: #2C2C2C; vertical-align: middle; text-align: center;" class="no table-no2">TBA
</td>
<td>
</td>
<td><center> Application </center>
</td>
<td>
</td></tr></tbody></table>
<div class="reflist" style="list-style-type: decimal;">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-26bitaddr-46"><span class="mw-cite-backlink">^ <a href="#cite_ref-26bitaddr_46-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-26bitaddr_46-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Although most <a href="/wiki/Datapath" title="Datapath">datapaths</a> and <a href="/wiki/CPU_register" class="mw-redirect" title="CPU register">CPU registers</a> in the early ARM processors were 32-bit, <a href="/wiki/26-bit#Early_ARM_processors" class="mw-redirect" title="26-bit">addressable memory was limited to 26 bits</a>; with upper bits, then, used for status flags in the program counter register.</span>
</li>
<li id="cite_note-26bitcomp-48"><span class="mw-cite-backlink">^ <a href="#cite_ref-26bitcomp_48-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-26bitcomp_48-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-26bitcomp_48-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">ARMv3 included a compatibility mode to support the <a href="/wiki/26-bit#Early_ARM_processors" class="mw-redirect" title="26-bit">26-bit addresses</a> of earlier versions of the architecture.  This compatibility mode <i>optional</i> in ARMv4, and removed entirely in ARMv5.</span>
</li>
</ol></div></div>
<p>Arm Holdings provides a list of vendors who implement ARM cores in their design (application specific standard products (ASSP), microprocessor and microcontrollers).<sup id="cite_ref-76" class="reference"><a href="#cite_note-76">&#91;74&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Example_applications_of_ARM_cores">Example applications of ARM cores</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=12" title="Edit section: Example applications of ARM cores">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:262px;"><a href="/wiki/File:Quad-core_Android_%22mini_PC%22,_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg/260px-Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg" decoding="async" width="260" height="195" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg/390px-Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg/520px-Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg 2x" data-file-width="1280" data-file-height="960" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Quad-core_Android_%22mini_PC%22,_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg" class="internal" title="Enlarge"></a></div><a href="/w/index.php?title=Tronsmart&amp;action=edit&amp;redlink=1" class="new" title="Tronsmart (page does not exist)">Tronsmart</a> MK908, a <a href="/wiki/Rockchip" title="Rockchip">Rockchip</a>-based quad-core Android "mini PC", with a microSD card next to it for a size comparison</div></div></div>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/List_of_applications_of_ARM_cores" title="List of applications of ARM cores">List of applications of ARM cores</a></div>
<p>ARM cores are used in a number of products, particularly <a href="/wiki/PDA" class="mw-redirect" title="PDA">PDAs</a> and <a href="/wiki/Smartphone" title="Smartphone">smartphones</a>. Some <a href="/wiki/Computing" title="Computing">computing</a> examples are <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>'s <a href="/wiki/Surface_(2012_tablet)" title="Surface (2012 tablet)">first generation Surface</a> and <a href="/wiki/Surface_2" title="Surface 2">Surface 2</a>, <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>'s <a href="/wiki/IPad" title="IPad">iPads</a> and <a href="/wiki/Asus" title="Asus">Asus</a>'s <a href="/wiki/Asus_Eee_Pad_Transformer" title="Asus Eee Pad Transformer">Eee Pad Transformer</a> <a href="/wiki/Tablet_computer" title="Tablet computer">tablet computers</a>, and several <a href="/wiki/Chromebook" title="Chromebook">Chromebook</a> laptops. Others include Apple's <a href="/wiki/IPhone" title="IPhone">iPhone</a> <a href="/wiki/Smartphone" title="Smartphone">smartphone</a> and <a href="/wiki/IPod" title="IPod">iPod</a> <a href="/wiki/Portable_media_player" title="Portable media player">portable media player</a>, <a href="/wiki/Canon_PowerShot" title="Canon PowerShot">Canon PowerShot</a> <a href="/wiki/Digital_camera" title="Digital camera">digital cameras</a>, <a href="/wiki/Nintendo_Switch" title="Nintendo Switch">Nintendo Switch</a> hybrid and <a href="/wiki/Nintendo_3DS" title="Nintendo 3DS">3DS</a> <a href="/wiki/Handheld_game_console" title="Handheld game console">handheld game consoles</a>, and <a href="/wiki/TomTom" title="TomTom">TomTom</a> turn-by-turn <a href="/wiki/GPS_navigation_device" class="mw-redirect" title="GPS navigation device">navigation systems</a>.
</p><p>In 2005, Arm Holdings took part in the development of <a href="/wiki/Manchester_University" class="mw-redirect" title="Manchester University">Manchester University</a>'s computer <a href="/wiki/SpiNNaker" title="SpiNNaker">SpiNNaker</a>, which used ARM cores to simulate the <a href="/wiki/Human_brain" title="Human brain">human brain</a>.<sup id="cite_ref-77" class="reference"><a href="#cite_note-77">&#91;75&#93;</a></sup>
</p><p>ARM chips are also used in <a href="/wiki/Raspberry_Pi" title="Raspberry Pi">Raspberry Pi</a>, <a href="/wiki/BeagleBoard" title="BeagleBoard">BeagleBoard</a>, <a href="/wiki/BeagleBone" class="mw-redirect" title="BeagleBone">BeagleBone</a>, <a href="/wiki/PandaBoard" title="PandaBoard">PandaBoard</a> and other <a href="/wiki/Single-board_computer" title="Single-board computer">single-board computers</a>, because they are very small, inexpensive and consume very little power.
</p>
<h2><span class="mw-headline" id="32-bit_architecture"><span id="32-bit"></span><span id="ARMv7-A"></span><span id="AArch32"></span>32-bit architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=13" title="Edit section: 32-bit architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:262px;"><a href="/wiki/File:Raspberry-Pi-2-Bare-BR.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/d4/Raspberry-Pi-2-Bare-BR.jpg/260px-Raspberry-Pi-2-Bare-BR.jpg" decoding="async" width="260" height="206" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/d4/Raspberry-Pi-2-Bare-BR.jpg/390px-Raspberry-Pi-2-Bare-BR.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d4/Raspberry-Pi-2-Bare-BR.jpg/520px-Raspberry-Pi-2-Bare-BR.jpg 2x" data-file-width="3400" data-file-height="2700" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Raspberry-Pi-2-Bare-BR.jpg" class="internal" title="Enlarge"></a></div>An ARMv7 is used to power the popular <a href="/wiki/Raspberry_Pi" title="Raspberry Pi">Raspberry Pi 2</a> single board computers.</div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:262px;"><a href="/wiki/File:Cubox.png" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/5/5a/Cubox.png/260px-Cubox.png" decoding="async" width="260" height="173" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/5/5a/Cubox.png/390px-Cubox.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/5/5a/Cubox.png/520px-Cubox.png 2x" data-file-width="4000" data-file-height="2660" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Cubox.png" class="internal" title="Enlarge"></a></div>An ARMv7 is also used to power the <a href="/wiki/CuBox" title="CuBox">CuBox</a> family of single board computers.</div></div></div>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Comparison_of_ARMv7-A_cores" title="Comparison of ARMv7-A cores">Comparison of ARMv7-A cores</a></div>
<p>The 32-bit ARM architecture, such as <b>ARMv7-A</b> (implementing <a href="/wiki/AArch32" class="mw-redirect" title="AArch32">AArch32</a>; see section on <a href="/wiki/ARMv8" class="mw-redirect" title="ARMv8">ARMv8</a> for more on it), was the most widely used architecture in mobile devices as of 2011<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=ARM_architecture&amp;action=edit">&#91;update&#93;</a></sup>.<sup id="cite_ref-popular_36-1" class="reference"><a href="#cite_note-popular-36">&#91;36&#93;</a></sup>
</p><p>Since 1995, the <i>ARM Architecture Reference Manual</i><sup id="cite_ref-78" class="reference"><a href="#cite_note-78">&#91;76&#93;</a></sup> has been the primary source of documentation on the ARM processor architecture and instruction set, distinguishing interfaces that all ARM processors are required to support (such as instruction semantics) from implementation details that may vary. The architecture has evolved over time, and version seven of the architecture, ARMv7, defines three architecture "profiles":
</p>
<ul><li>A-profile, the "Application" profile, implemented by 32-bit cores in the <a href="/wiki/ARM_Cortex-A" title="ARM Cortex-A">Cortex-A</a> series and by some non-ARM cores</li>
<li>R-profile, the "Real-time" profile, implemented by cores in the <a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">Cortex-R</a> series</li>
<li>M-profile, the "Microcontroller" profile, implemented by most cores in the <a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">Cortex-M</a> series</li></ul>
<p>Although the architecture profiles were first defined for ARMv7, ARM subsequently defined the ARMv6-M architecture (used by the Cortex <a href="/wiki/ARM_Cortex-M0" class="mw-redirect" title="ARM Cortex-M0">M0</a>/<a href="/wiki/ARM_Cortex-M0%2B" class="mw-redirect" title="ARM Cortex-M0+">M0+</a>/<a href="/wiki/ARM_Cortex-M1" class="mw-redirect" title="ARM Cortex-M1">M1</a>) as a subset of the ARMv7-M profile with fewer instructions.
</p>
<h3><span class="mw-headline" id="CPU_modes">CPU modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=14" title="Edit section: CPU modes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Except in the M-profile, the 32-bit ARM architecture specifies several CPU modes, depending on the implemented architecture features. At any moment in time, the CPU can be in only one mode, but it can switch modes due to external events (interrupts) or programmatically.<sup id="cite_ref-Chdddhea_79-0" class="reference"><a href="#cite_note-Chdddhea-79">&#91;77&#93;</a></sup>
</p>
<ul><li><i>User mode:</i> The only non-privileged mode.</li>
<li><i>FIQ mode:</i> A privileged mode that is entered whenever the processor accepts a <a href="/wiki/Fast_interrupt_request" title="Fast interrupt request">fast interrupt request</a>.</li>
<li><i>IRQ mode:</i> A privileged mode that is entered whenever the processor accepts an interrupt.</li>
<li><i>Supervisor (svc) mode:</i> A privileged mode entered whenever the CPU is reset or when an SVC instruction is executed.</li>
<li><i>Abort mode:</i> A privileged mode that is entered whenever a prefetch abort or data abort exception occurs.</li>
<li><i>Undefined mode:</i> A privileged mode that is entered whenever an undefined instruction exception occurs.</li>
<li><i>System mode (ARMv4 and above):</i> The only privileged mode that is not entered by an exception. It can only be entered by executing an instruction that explicitly writes to the mode bits of the Current Program Status Register (CPSR) from another privileged mode (not from user mode).</li>
<li><i>Monitor mode (ARMv6 and ARMv7 Security Extensions, ARMv8 EL3):</i> A monitor mode is introduced to support TrustZone extension in ARM cores.</li>
<li><i>Hyp mode (ARMv7 Virtualization Extensions, ARMv8 EL2):</i> A hypervisor mode that supports <a href="/wiki/Popek_and_Goldberg_virtualization_requirements" title="Popek and Goldberg virtualization requirements">Popek and Goldberg virtualization requirements</a> for the non-secure operation of the CPU.<sup id="cite_ref-2012-lpc-arm-zyngier_80-0" class="reference"><a href="#cite_note-2012-lpc-arm-zyngier-80">&#91;78&#93;</a></sup><sup id="cite_ref-81" class="reference"><a href="#cite_note-81">&#91;79&#93;</a></sup></li>
<li><i>Thread mode (ARMv6-M, ARMv7-M, ARMv8-M):</i> A mode which can be specified as either privileged or unprivileged. Whether the Main Stack Pointer (MSP) or Process Stack Pointer (PSP) is used can also be specified in CONTROL register with privileged access. This mode is designed for user tasks in RTOS environment but it's typically used in bare-metal for super-loop.</li>
<li><i>Handler mode (ARMv6-M, ARMv7-M, ARMv8-M):</i> A mode dedicated for exception handling (except the RESET which are handled in Thread mode). Handler mode always uses MSP and works in privileged level.</li></ul>
<h3><span class="mw-headline" id="Instruction_set">Instruction set</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=15" title="Edit section: Instruction set">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The original (and subsequent) ARM implementation was hardwired without <a href="/wiki/Microcode" title="Microcode">microcode</a>, like the much simpler <a href="/wiki/8-bit" class="mw-redirect" title="8-bit">8-bit</a> <a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">6502</a> processor used in prior Acorn microcomputers.
</p><p>The 32-bit ARM architecture (and the 64-bit architecture for the most part) includes the following RISC features:
</p>
<ul><li><a href="/wiki/Load/store_architecture" class="mw-redirect" title="Load/store architecture">Load/store architecture</a>.</li>
<li>No support for <a href="/wiki/Data_structure_alignment" title="Data structure alignment">unaligned memory accesses</a> in the original version of the architecture. ARMv6 and later, except some microcontroller versions, support unaligned accesses for half-word and single-word load/store instructions with some limitations, such as no guaranteed <a href="/wiki/Linearizability" title="Linearizability">atomicity</a>.<sup id="cite_ref-82" class="reference"><a href="#cite_note-82">&#91;80&#93;</a></sup><sup id="cite_ref-83" class="reference"><a href="#cite_note-83">&#91;81&#93;</a></sup></li>
<li>Uniform 16 × 32-bit <a href="/wiki/Register_file" title="Register file">register file</a> (including the program counter, stack pointer and the link register).</li>
<li>Fixed instruction width of 32&#160;bits to ease decoding and <a href="/wiki/Pipelining" class="mw-redirect" title="Pipelining">pipelining</a>, at the cost of decreased <a href="/wiki/Code_density" class="mw-redirect" title="Code density">code density</a>. Later, the <a href="#Thumb">Thumb instruction set</a> added 16-bit instructions and increased code density.</li>
<li>Mostly single clock-cycle execution.</li></ul>
<p>To compensate for the simpler design, compared with processors like the Intel 80286 and <a href="/wiki/Motorola_68020" title="Motorola 68020">Motorola 68020</a>, some additional design features were used:
</p>
<ul><li>Conditional execution of most instructions reduces branch overhead and compensates for the lack of a <a href="/wiki/Branch_predictor" title="Branch predictor">branch predictor</a> in early chips.</li>
<li>Arithmetic instructions alter <a href="/wiki/Condition_Code_Register" class="mw-redirect" title="Condition Code Register">condition codes</a> only when desired.</li>
<li>32-bit <a href="/wiki/Barrel_shifter" title="Barrel shifter">barrel shifter</a> can be used without performance penalty with most arithmetic instructions and address calculations.</li>
<li>Has powerful indexed <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a>.</li>
<li>A <a href="/wiki/Link_register" title="Link register">link register</a> supports fast leaf function calls.</li>
<li>A simple, but fast, 2-priority-level <a href="/wiki/Interrupt" title="Interrupt">interrupt</a> subsystem has switched register banks.</li></ul>
<h4><span class="mw-headline" id="Arithmetic_instructions">Arithmetic instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=16" title="Edit section: Arithmetic instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>ARM includes integer arithmetic operations for add, subtract, and multiply; some versions of the architecture also support divide operations.
</p><p>ARM supports 32-bit × 32-bit multiplies with either a 32-bit result or 64-bit result, though Cortex-M0 / M0+ / M1 cores don't support 64-bit results.<sup id="cite_ref-M0-TRM_84-0" class="reference"><a href="#cite_note-M0-TRM-84">&#91;82&#93;</a></sup> Some ARM cores also support 16-bit × 16-bit and 32-bit × 16-bit multiplies.
</p><p>The divide instructions are only included in the following ARM architectures:
</p>
<ul><li>ARMv7-M and ARMv7E-M architectures always include divide instructions.<sup id="cite_ref-85" class="reference"><a href="#cite_note-85">&#91;83&#93;</a></sup></li>
<li>ARMv7-R architecture always includes divide instructions in the Thumb instruction set, but optionally in its 32-bit instruction set.<sup id="cite_ref-ARMv7-AR-Ref_86-0" class="reference"><a href="#cite_note-ARMv7-AR-Ref-86">&#91;84&#93;</a></sup></li>
<li>ARMv7-A architecture optionally includes the divide instructions. The instructions might not be implemented, or implemented only in the Thumb instruction set, or implemented in both the Thumb and ARM instruction sets, or implemented if the Virtualization Extensions are included.<sup id="cite_ref-ARMv7-AR-Ref_86-1" class="reference"><a href="#cite_note-ARMv7-AR-Ref-86">&#91;84&#93;</a></sup></li></ul>
<h4><span class="mw-headline" id="Registers">Registers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=17" title="Edit section: Registers">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable" style="float: right; margin-left: 1.5em; margin-right: 0; margin-top: 0;">
<caption>Registers across CPU modes
</caption>
<tbody><tr>
<th>usr</th>
<th>sys</th>
<th>svc</th>
<th>abt</th>
<th>und</th>
<th>irq</th>
<th>fiq
</th></tr>
<tr>
<td colspan="7" style="text-align:center;">R0
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R1
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R2
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R3
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R4
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R5
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R6
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R7
</td></tr>
<tr align="center">
<td colspan="6">R8</td>
<td>R8_fiq
</td></tr>
<tr align="center">
<td colspan="6">R9</td>
<td>R9_fiq
</td></tr>
<tr align="center">
<td colspan="6">R10</td>
<td>R10_fiq
</td></tr>
<tr align="center">
<td colspan="6">R11</td>
<td>R11_fiq
</td></tr>
<tr align="center">
<td colspan="6">R12</td>
<td>R12_fiq
</td></tr>
<tr align="center">
<td colspan="2">R13</td>
<td>R13_svc</td>
<td>R13_abt</td>
<td>R13_und</td>
<td>R13_irq</td>
<td>R13_fiq
</td></tr>
<tr align="center">
<td colspan="2">R14</td>
<td>R14_svc</td>
<td>R14_abt</td>
<td>R14_und</td>
<td>R14_irq</td>
<td>R14_fiq
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R15
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">CPSR
</td></tr>
<tr align="center">
<td colspan="2"></td>
<td>SPSR_svc</td>
<td>SPSR_abt</td>
<td>SPSR_und</td>
<td>SPSR_irq</td>
<td>SPSR_fiq
</td></tr></tbody></table>
<p>Registers R0 through R7 are the same across all CPU modes; they are never banked.
</p><p>Registers R8 through R12 are the same across all CPU modes except FIQ mode.  FIQ mode has its own distinct R8 through R12 registers.
</p><p>R13 and R14 are banked across all privileged CPU modes except system mode. That is, each mode that can be entered because of an exception has its own R13 and R14. These registers generally contain the stack pointer and the return address from function calls, respectively.
</p><p>Aliases:
</p>
<ul><li>R13 is also referred to as SP, the <a href="/wiki/Stack_register" title="Stack register">Stack Pointer</a>.</li>
<li>R14 is also referred to as LR, the <a href="/wiki/Link_register" title="Link register">Link Register</a>.</li>
<li>R15 is also referred to as PC, the <a href="/wiki/Program_Counter" class="mw-redirect" title="Program Counter">Program Counter</a>.</li></ul>
<p>The Current Program Status Register (CPSR) has the following 32&#160;bits.<sup id="cite_ref-87" class="reference"><a href="#cite_note-87">&#91;85&#93;</a></sup>
</p>
<ul><li>M (bits 0–4) is the processor mode bits.</li>
<li>T (bit 5) is the Thumb state bit.</li>
<li>F (bit 6) is the FIQ disable bit.</li>
<li>I (bit 7) is the IRQ disable bit.</li>
<li>A (bit 8) is the imprecise data abort disable bit.</li>
<li>E (bit 9) is the data endianness bit.</li>
<li>IT (bits 10–15 and 25–26) is the if-then state bits.</li>
<li>GE (bits 16–19) is the greater-than-or-equal-to bits.</li>
<li>DNM (bits 20–23) is the do not modify bits.</li>
<li>J (bit 24) is the Java state bit.</li>
<li>Q (bit 27) is the sticky overflow bit.</li>
<li>V (bit 28) is the overflow bit.</li>
<li>C (bit 29) is the carry/borrow/extend bit.</li>
<li>Z (bit 30) is the zero bit.</li>
<li>N (bit 31) is the negative/less than bit.</li></ul>
<h4><span class="mw-headline" id="Conditional_execution">Conditional execution</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=18" title="Edit section: Conditional execution">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Almost every ARM instruction has a conditional execution feature called <a href="/wiki/Branch_predication" class="mw-redirect" title="Branch predication">predication</a>, which is implemented with a 4-bit condition code selector (the predicate). To allow for unconditional execution, one of the four-bit codes causes the instruction to be always executed. Most other CPU architectures only have condition codes on branch instructions.<sup id="cite_ref-88" class="reference"><a href="#cite_note-88">&#91;86&#93;</a></sup>
</p><p>Though the predicate takes up four of the 32&#160;bits in an instruction code, and thus cuts down significantly on the encoding bits available for displacements in memory access instructions, it avoids branch instructions when generating code for small <a href="/wiki/Conditional_(programming)" class="mw-redirect" title="Conditional (programming)"><code>if</code> statements</a>. Apart from eliminating the branch instructions themselves, this preserves the fetch/decode/execute pipeline at the cost of only one cycle per skipped instruction.
</p><p>The standard example of conditional execution is the subtraction-based <a href="/wiki/Euclidean_algorithm" title="Euclidean algorithm">Euclidean algorithm</a>:
</p><p>In the <a href="/wiki/C_(programming_language)" title="C (programming language)">C programming language</a>, the function is:
</p>
<div class="mw-highlight mw-highlight-lang-c mw-content-ltr" dir="ltr"><pre><span></span><span class="kt">int</span> <span class="nf">gcd</span><span class="p">(</span><span class="kt">int</span> <span class="n">a</span><span class="p">,</span> <span class="kt">int</span> <span class="n">b</span><span class="p">)</span> <span class="p">{</span>
  <span class="k">while</span> <span class="p">(</span><span class="n">a</span> <span class="o">!=</span> <span class="n">b</span><span class="p">)</span>  <span class="c1">// We enter the loop when a&lt;b or a&gt;b, but not when a==b</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">&gt;</span> <span class="n">b</span><span class="p">)</span>   <span class="c1">// When a&gt;b we do this</span>
      <span class="n">a</span> <span class="o">-=</span> <span class="n">b</span><span class="p">;</span>
    <span class="k">else</span>         <span class="c1">// When a&lt;b we do that (no if(a&lt;b) needed since a!=b is checked in while condition)</span>
      <span class="n">b</span> <span class="o">-=</span> <span class="n">a</span><span class="p">;</span>
  <span class="k">return</span> <span class="n">a</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
<p>For ARM <a href="/wiki/Assembly_language" title="Assembly language">assembly</a>, the function can be effectively transformed into:
</p>
<div class="mw-highlight mw-highlight-lang-c mw-content-ltr" dir="ltr"><pre><span></span><span class="nl">loop</span><span class="p">:</span>
    <span class="c1">// Compare a and b</span>
    <span class="n">GT</span> <span class="o">=</span> <span class="n">a</span> <span class="o">&gt;</span> <span class="n">b</span><span class="p">;</span>
    <span class="n">LT</span> <span class="o">=</span> <span class="n">a</span> <span class="o">&lt;</span> <span class="n">b</span><span class="p">;</span>
    <span class="n">NE</span> <span class="o">=</span> <span class="n">a</span> <span class="o">!=</span> <span class="n">b</span><span class="p">;</span>

    <span class="c1">// Perform operations based on flag results</span>
    <span class="k">if</span><span class="p">(</span><span class="n">GT</span><span class="p">)</span> <span class="n">a</span> <span class="o">-=</span> <span class="n">b</span><span class="p">;</span>    <span class="c1">// Subtract *only* if greater-than</span>
    <span class="k">if</span><span class="p">(</span><span class="n">LT</span><span class="p">)</span> <span class="n">b</span> <span class="o">-=</span> <span class="n">a</span><span class="p">;</span>    <span class="c1">// Subtract *only* if less-than</span>
    <span class="k">if</span><span class="p">(</span><span class="n">NE</span><span class="p">)</span> <span class="k">goto</span> <span class="n">loop</span><span class="p">;</span> <span class="c1">// Loop *only* if compared values were not equal</span>
    <span class="k">return</span> <span class="n">a</span><span class="p">;</span>
</pre></div>
<p>and coded as:
</p>
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="c1">; assign a to register r0, b to r1</span>
<span class="nl">loop:</span>   <span class="nf">CMP</span>    <span class="nv">r0</span><span class="p">,</span> <span class="nv">r1</span>       <span class="c1">; set condition &quot;NE&quot; if (a != b),</span>
                            <span class="c1">;               &quot;GT&quot; if (a &gt; b),</span>
                            <span class="c1">;            or &quot;LT&quot; if (a &lt; b)</span>
        <span class="nf">SUBGT</span>  <span class="nv">r0</span><span class="p">,</span> <span class="nv">r0</span><span class="p">,</span> <span class="nv">r1</span>   <span class="c1">; if &quot;GT&quot; (Greater Than), a = a-b;</span>
        <span class="nf">SUBLT</span>  <span class="nv">r1</span><span class="p">,</span> <span class="nv">r1</span><span class="p">,</span> <span class="nv">r0</span>   <span class="c1">; if &quot;LT&quot; (Less Than), b = b-a;</span>
        <span class="nf">BNE</span>  <span class="nv">loop</span>           <span class="c1">; if &quot;NE&quot; (Not Equal), then loop</span>
        <span class="nf">B</span>    <span class="nv">lr</span>             <span class="c1">; if the loop is not entered, we can safely return</span>
</pre></div>
<p>which avoids the branches around the <code>then</code> and <code>else</code> clauses. If <code>r0</code> and <code>r1</code> are equal then neither of the <code>SUB</code> instructions will be executed, eliminating the need for a conditional branch to implement the <code>while</code> check at the top of the loop, for example had <code>SUBLE</code> (less than or equal) been used.
</p><p>One of the ways that Thumb code provides a more dense encoding is to remove the four-bit selector from non-branch instructions.
</p>
<h4><span class="mw-headline" id="Other_features">Other features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=19" title="Edit section: Other features">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Another feature of the <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> is the ability to fold shifts and rotates into the "data processing" (arithmetic, logical, and register-register move) instructions, so that, for example, the C statement
</p>
<div class="mw-highlight mw-highlight-lang-c mw-content-ltr" dir="ltr"><pre><span></span><span class="n">a</span> <span class="o">+=</span> <span class="p">(</span><span class="n">j</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
</pre></div>
<p>could be rendered as a single-word, single-cycle instruction:<sup id="cite_ref-89" class="reference"><a href="#cite_note-89">&#91;87&#93;</a></sup>
</p>
<div class="mw-highlight mw-highlight-lang-asm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">ADD</span>  <span class="no">Ra</span><span class="p">,</span> <span class="no">Ra</span><span class="p">,</span> <span class="no">Rj</span><span class="p">,</span> <span class="no">LSL</span> <span class="c">#2</span>
</pre></div>
<p>This results in the typical ARM program being denser than expected with fewer memory accesses; thus the pipeline is used more efficiently.
</p><p>The ARM processor also has features rarely seen in other RISC architectures, such as <a href="/wiki/Program_counter" title="Program counter">PC</a>-relative addressing (indeed, on the 32-bit<sup id="cite_ref-v8arch_1-3" class="reference"><a href="#cite_note-v8arch-1">&#91;1&#93;</a></sup> ARM the <a href="/wiki/Program_counter" title="Program counter">PC</a> is one of its 16&#160;registers) and pre- and post-increment addressing modes.
</p><p>The ARM instruction set has increased over time. Some early ARM processors (before ARM7TDMI), for example, have no instruction to store a two-byte quantity.
</p>
<h4><span class="mw-headline" id="Pipelines_and_other_implementation_issues">Pipelines and other implementation issues</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=20" title="Edit section: Pipelines and other implementation issues">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The ARM7 and earlier implementations have a three-stage <a href="/wiki/Pipeline_(computing)" title="Pipeline (computing)">pipeline</a>; the stages being fetch, decode and execute. Higher-performance designs, such as the ARM9, have deeper pipelines: Cortex-A8 has thirteen stages. Additional implementation changes for higher performance include a faster <a href="/wiki/Adder_(electronics)" title="Adder (electronics)">adder</a> and more extensive <a href="/wiki/Branch_prediction" class="mw-redirect" title="Branch prediction">branch prediction</a> logic. The difference between the ARM7DI and ARM7DMI cores, for example, was an improved multiplier; hence the added "M".
</p>
<h4><span class="mw-headline" id="Coprocessors">Coprocessors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=21" title="Edit section: Coprocessors">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The ARM architecture (pre-ARMv8) provides a non-intrusive way of extending the instruction set using "coprocessors" that can be addressed using MCR, MRC, MRRC, MCRR and similar instructions. The coprocessor space is divided logically into 16&#160;coprocessors with numbers from 0 to 15, coprocessor&#160;15 (cp15) being reserved for some typical control functions like managing the caches and <a href="/wiki/Memory_management_unit" title="Memory management unit">MMU</a> operation on processors that have one.
</p><p>In ARM-based machines, peripheral devices are usually attached to the processor by mapping their physical registers into ARM memory space, into the coprocessor space, or by connecting to another device (a bus) that in turn attaches to the processor. Coprocessor accesses have lower latency, so some peripherals—for example, an XScale interrupt controller—are accessible in both ways: through memory and through coprocessors.
</p><p>In other cases, chip designers only integrate hardware using the coprocessor mechanism. For example, an image processing engine might be a small ARM7TDMI core combined with a coprocessor that has specialised operations to support a specific set of HDTV transcoding primitives.
</p>
<h3><span class="mw-headline" id="Debugging"><span id="CoreSight"></span>Debugging</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=22" title="Edit section: Debugging">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="box-More_citations_needed_section plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="/wiki/File:Question_book-new.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=ARM_architecture&amp;action=edit">improve this article</a> by <a href="/wiki/Help:Introduction_to_referencing_with_Wiki_Markup/1" title="Help:Introduction to referencing with Wiki Markup/1">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?as_eq=wikipedia&amp;q=%22ARM+architecture%22">"ARM architecture"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?tbm=nws&amp;q=%22ARM+architecture%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?&amp;q=%22ARM+architecture%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?tbs=bks:1&amp;q=%22ARM+architecture%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//scholar.google.com/scholar?q=%22ARM+architecture%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22ARM+architecture%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">March 2011</span>)</i></small><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<p>All modern ARM processors include hardware debugging facilities, allowing software debuggers to perform operations such as halting, stepping, and breakpointing of code starting from reset. These facilities are built using <a href="/wiki/JTAG" title="JTAG">JTAG</a> support, though some newer cores optionally support ARM's own two-wire "SWD" protocol. In ARM7TDMI cores, the "D" represented JTAG debug support, and the "I" represented presence of an "EmbeddedICE" debug module. For ARM7 and ARM9 core generations, EmbeddedICE over JTAG was a de facto debug standard, though not architecturally guaranteed.
</p><p>The ARMv7 architecture defines basic debug facilities at an architectural level. These include breakpoints, watchpoints and instruction execution in a "Debug Mode"; similar facilities were also available with EmbeddedICE. Both "halt mode" and "monitor" mode debugging are supported. The actual transport mechanism used to access the debug facilities is not architecturally specified, but implementations generally include JTAG support.
</p><p>There is a separate ARM "CoreSight" debug architecture, which is not architecturally required by ARMv7 processors.
</p>
<h4><span class="mw-headline" id="Debug_Access_Port">Debug Access Port</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=23" title="Edit section: Debug Access Port">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Debug Access Port (DAP) is an implementation of an ARM Debug Interface.<sup id="cite_ref-90" class="reference"><a href="#cite_note-90">&#91;88&#93;</a></sup>
There are two different supported implementations, the Serial Wire <a href="/wiki/JTAG" title="JTAG">JTAG</a> Debug Port (SWJ-DP) and the Serial Wire Debug Port (SW-DP).<sup id="cite_ref-91" class="reference"><a href="#cite_note-91">&#91;89&#93;</a></sup>
CMSIS-DAP is a standard interface that describes how various debugging software on a host PC can communicate over USB to firmware running on a hardware debugger, which in turn talks over SWD or JTAG to a CoreSight-enabled ARM Cortex CPU.<sup id="cite_ref-92" class="reference"><a href="#cite_note-92">&#91;90&#93;</a></sup><sup id="cite_ref-93" class="reference"><a href="#cite_note-93">&#91;91&#93;</a></sup><sup id="cite_ref-94" class="reference"><a href="#cite_note-94">&#91;92&#93;</a></sup><sup id="cite_ref-95" class="reference"><a href="#cite_note-95">&#91;93&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="DSP_enhancement_instructions">DSP enhancement instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=24" title="Edit section: DSP enhancement instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>To improve the ARM architecture for <a href="/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a> and multimedia applications, DSP instructions were added to the set.<sup id="cite_ref-96" class="reference"><a href="#cite_note-96">&#91;94&#93;</a></sup> These are signified by an "E" in the name of the ARMv5TE and ARMv5TEJ architectures. E-variants also imply T, D, M, and I.
</p><p>The new instructions are common in <a href="/wiki/Digital_signal_processor" title="Digital signal processor">digital signal processor</a> (DSP) architectures. They include variations on signed <a href="/wiki/Multiply%E2%80%93accumulate_operation" title="Multiply–accumulate operation">multiply–accumulate</a>, saturated add and subtract, and count leading zeros.
</p>
<h3><span class="mw-headline" id="SIMD_extensions_for_multimedia">SIMD extensions for multimedia</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=25" title="Edit section: SIMD extensions for multimedia">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Introduced in the ARMv6 architecture, this was a precursor to Advanced SIMD, also known as <a href="#Advanced_SIMD_(Neon)">Neon</a>.<sup id="cite_ref-97" class="reference"><a href="#cite_note-97">&#91;95&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Jazelle">Jazelle</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=26" title="Edit section: Jazelle">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a></div>
<p>Jazelle DBX (Direct Bytecode eXecution) is a technique that allows <a href="/wiki/Java_bytecode" title="Java bytecode">Java bytecode</a> to be executed directly in the ARM architecture as a third execution state (and instruction set) alongside the existing ARM and Thumb-mode. Support for this state is signified by the "J" in the ARMv5TEJ architecture, and in ARM9EJ-S and ARM7EJ-S core names. Support for this state is required starting in ARMv6 (except for the ARMv7-M profile), though newer cores only include a trivial implementation that provides no hardware acceleration.
</p>
<h3><span class="mw-headline" id="Thumb"><span id="THUMB"></span>Thumb</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=27" title="Edit section: Thumb">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>To improve compiled code-density, processors since the ARM7TDMI (released in 1994<sup id="cite_ref-98" class="reference"><a href="#cite_note-98">&#91;96&#93;</a></sup>) have featured the <i>Thumb</i> instruction set, which have their own state. (The "T" in "TDMI" indicates the Thumb feature.) When in this state, the processor executes the Thumb instruction set, a compact 16-bit encoding for a subset of the ARM instruction set.<sup id="cite_ref-99" class="reference"><a href="#cite_note-99">&#91;97&#93;</a></sup> Most of the Thumb instructions are directly mapped to normal ARM instructions. The space-saving comes from making some of the instruction operands implicit and limiting the number of possibilities compared to the ARM instructions executed in the ARM instruction set state.
</p><p>In Thumb, the 16-bit opcodes have less functionality. For example, only branches can be conditional, and many opcodes are restricted to accessing only half of all of the CPU's general-purpose registers. The shorter opcodes give improved code density overall, even though some operations require extra instructions. In situations where the memory port or bus width is constrained to less than 32&#160;bits, the shorter Thumb opcodes allow increased performance compared with 32-bit ARM code, as less program code may need to be loaded into the processor over the constrained memory bandwidth.
</p><p>Unlike processor architectures with variable length (16- or 32-bit) instructions, such as the Cray-1 and <a href="/wiki/Hitachi" title="Hitachi">Hitachi</a> <a href="/wiki/SuperH" title="SuperH">SuperH</a>, the ARM and Thumb instruction sets exist independently of each other. Embedded hardware, such as the <a href="/wiki/Game_Boy_Advance" title="Game Boy Advance">Game Boy Advance</a>, typically have a small amount of RAM accessible with a full 32-bit datapath; the majority is accessed via a 16-bit or narrower secondary datapath. In this situation, it usually makes sense to compile Thumb code and hand-optimise a few of the most CPU-intensive sections using full 32-bit ARM instructions, placing these wider instructions into the 32-bit bus accessible memory.
</p><p>The first processor with a Thumb <a href="/wiki/Instruction_decoder" class="mw-redirect" title="Instruction decoder">instruction decoder</a> was the ARM7TDMI. All ARM9 and later families, including XScale, have included a Thumb instruction decoder. It includes instructions adopted from the Hitachi <a href="/wiki/SuperH" title="SuperH">SuperH</a> (1992), which was licensed by ARM.<sup id="cite_ref-lwn_100-0" class="reference"><a href="#cite_note-lwn-100">&#91;98&#93;</a></sup> ARM's smallest processor families (Cortex M0 and M1) implement only the 16-bit Thumb instruction set for maximum performance in lowest cost applications.
</p>
<h3><span class="mw-headline" id="Thumb-2">Thumb-2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=28" title="Edit section: Thumb-2">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>Thumb-2</i> technology was introduced in the <i>ARM1156&#160;core</i>, announced in 2003. Thumb-2 extends the limited 16-bit instruction set of Thumb with additional 32-bit instructions to give the instruction set more breadth, thus producing a variable-length instruction set. A stated aim for Thumb-2 was to achieve code density similar to Thumb with performance similar to the ARM instruction set on 32-bit memory.
</p><p>Thumb-2 extends the Thumb instruction set with bit-field manipulation, table branches and conditional execution. At the same time, the ARM instruction set was extended to maintain equivalent functionality in both instruction sets. A new "Unified Assembly Language" (UAL) supports generation of either Thumb or ARM instructions from the same source code; versions of Thumb seen on ARMv7 processors are essentially as capable as ARM code (including the ability to write interrupt handlers). This requires a bit of care, and use of a new "IT" (if-then) instruction, which permits up to four successive instructions to execute based on a tested condition, or on its inverse. When compiling into ARM code, this is ignored, but when compiling into Thumb it generates an actual instruction. For example:
</p>
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="c1">; if (r0 == r1)</span>
<span class="nf">CMP</span> <span class="nv">r0</span><span class="p">,</span> <span class="nv">r1</span>
<span class="nf">ITE</span> <span class="nv">EQ</span>        <span class="c1">; ARM: no code ... Thumb: IT instruction</span>
<span class="c1">; then r0 = r2;</span>
<span class="nf">MOVEQ</span> <span class="nv">r0</span><span class="p">,</span> <span class="nv">r2</span>  <span class="c1">; ARM: conditional; Thumb: condition via ITE &#39;T&#39; (then)</span>
<span class="c1">; else r0 = r3;</span>
<span class="nf">MOVNE</span> <span class="nv">r0</span><span class="p">,</span> <span class="nv">r3</span>  <span class="c1">; ARM: conditional; Thumb: condition via ITE &#39;E&#39; (else)</span>
<span class="c1">; recall that the Thumb MOV instruction has no bits to encode &quot;EQ&quot; or &quot;NE&quot;.</span>
</pre></div>
<p>All ARMv7 chips support the Thumb instruction set. All chips in the Cortex-A series, Cortex-R series, and ARM11 series support both "ARM instruction set state" and "Thumb instruction set state", while chips in the <a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">Cortex-M</a> series support only the Thumb instruction set.<sup id="cite_ref-101" class="reference"><a href="#cite_note-101">&#91;99&#93;</a></sup><sup id="cite_ref-102" class="reference"><a href="#cite_note-102">&#91;100&#93;</a></sup><sup id="cite_ref-103" class="reference"><a href="#cite_note-103">&#91;101&#93;</a></sup>
</p>
<h3><span id="Thumb_Execution_Environment_.28ThumbEE.29"></span><span class="mw-headline" id="Thumb_Execution_Environment_(ThumbEE)"><span id="ThumbEE"></span>Thumb Execution Environment (ThumbEE)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=29" title="Edit section: Thumb Execution Environment (ThumbEE)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>ThumbEE</i> (erroneously called <i>Thumb-2EE</i> in some ARM documentation), which was marketed as <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170602084751/https://www.arm.com/products/processors/technologies/jazelle.php">Jazelle RCT</a> (Runtime Compilation Target), was announced in 2005, first appearing in the <i>Cortex-A8</i> processor. ThumbEE is a fourth instruction set state, making small changes to the Thumb-2 extended instruction set. These changes make the instruction set particularly suited to code generated at runtime (e.g. by <a href="/wiki/Just-in-time_compilation" title="Just-in-time compilation">JIT compilation</a>) in managed <i>Execution Environments</i>. ThumbEE is a target for languages such as <a href="/wiki/Java_(programming_language)" title="Java (programming language)">Java</a>, <a href="/wiki/C_Sharp_(programming_language)" title="C Sharp (programming language)">C#</a>, <a href="/wiki/Perl" title="Perl">Perl</a>, and <a href="/wiki/Python_(programming_language)" title="Python (programming language)">Python</a>, and allows <a href="/wiki/JIT_compiler" class="mw-redirect" title="JIT compiler">JIT compilers</a> to output smaller compiled code without impacting performance.
</p><p>New features provided by ThumbEE include automatic null pointer checks on every load and store instruction, an instruction to perform an array bounds check, and special instructions that call a handler. In addition, because it utilises Thumb-2 technology, ThumbEE provides access to registers r8-r15 (where the Jazelle/DBX Java VM state is held).<sup id="cite_ref-104" class="reference"><a href="#cite_note-104">&#91;102&#93;</a></sup> Handlers are small sections of frequently called code, commonly used to implement high level languages, such as allocating memory for a new object. These changes come from repurposing a handful of opcodes, and knowing the core is in the new ThumbEE state.
</p><p>On 23 November 2011, Arm Holdings deprecated any use of the ThumbEE instruction set,<sup id="cite_ref-105" class="reference"><a href="#cite_note-105">&#91;103&#93;</a></sup> and ARMv8 removes support for ThumbEE.
</p>
<h3><span id="Floating-point_.28VFP.29"></span><span class="mw-headline" id="Floating-point_(VFP)"><span id="VFP"></span>Floating-point (VFP)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=30" title="Edit section: Floating-point (VFP)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>VFP</i> (Vector Floating Point) technology is an <i>FPU</i> (<a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-Point Unit</a>) coprocessor extension to the ARM architecture<sup id="cite_ref-106" class="reference"><a href="#cite_note-106">&#91;104&#93;</a></sup> (implemented differently in ARMv8 – coprocessors not defined there). It provides low-cost <a href="/wiki/Single_precision_floating-point_format" class="mw-redirect" title="Single precision floating-point format">single-precision</a> and <a href="/wiki/Double_precision_floating-point_format" class="mw-redirect" title="Double precision floating-point format">double-precision</a> floating-point computation fully compliant with the <i><a href="/wiki/IEEE_754" title="IEEE 754">ANSI/IEEE Std 754-1985 Standard for Binary Floating-Point Arithmetic</a></i>. VFP provides floating-point computation suitable for a wide spectrum of applications such as PDAs, smartphones, voice compression and decompression, three-dimensional graphics and digital audio, printers, set-top boxes, and automotive applications. The VFP architecture was intended to support execution of short "vector mode" instructions but these operated on each vector element sequentially and thus did not offer the performance of true <a href="/wiki/SIMD" title="SIMD">single instruction, multiple data</a> (SIMD) vector parallelism. This vector mode was therefore removed shortly after its introduction,<sup id="cite_ref-107" class="reference"><a href="#cite_note-107">&#91;105&#93;</a></sup> to be replaced with the much more powerful Neon Advanced SIMD unit.
</p><p>Some devices such as the ARM Cortex-A8 have a cut-down <i>VFPLite</i> module instead of a full VFP module, and require roughly ten times more clock cycles per float operation.<sup id="cite_ref-cortex_a9_108-0" class="reference"><a href="#cite_note-cortex_a9-108">&#91;106&#93;</a></sup> Pre-ARMv8 architecture implemented floating-point/SIMD with the coprocessor interface. Other floating-point and/or SIMD units found in ARM-based processors using the coprocessor interface include <a href="/w/index.php?title=Floating_Point_Accelerator&amp;action=edit&amp;redlink=1" class="new" title="Floating Point Accelerator (page does not exist)">FPA</a>, FPE, <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">iwMMXt</a>, some of which were implemented in software by trapping but could have been implemented in hardware. They provide some of the same functionality as VFP but are not <a href="/wiki/Opcode" title="Opcode">opcode</a>-compatible with it.
</p>
<dl><dt>VFPv1</dt>
<dd>Obsolete</dd>
<dt>VFPv2</dt>
<dd>An optional extension to the ARM instruction set in the ARMv5TE, ARMv5TEJ and ARMv6 architectures. VFPv2 has 16 64-bit FPU registers.</dd>
<dt>VFPv3 or VFPv3-D32</dt>
<dd>Implemented on most Cortex-A8 and A9 ARMv7 processors.  It is backwards compatible with VFPv2, except that it cannot trap floating-point exceptions. VFPv3 has 32 64-bit FPU registers as standard, adds VCVT instructions to convert between scalar, float and double, adds immediate mode to VMOV such that constants can be loaded into FPU registers.</dd>
<dt>VFPv3-D16</dt>
<dd>As above, but with only 16 64-bit FPU registers. Implemented on Cortex-R4 and R5 processors and the <a href="/wiki/Tegra" title="Tegra">Tegra 2</a> (Cortex-A9).</dd>
<dt>VFPv3-F16</dt>
<dd>Uncommon; it supports <a href="/wiki/Half-precision_floating-point_format" title="Half-precision floating-point format">IEEE754-2008 half-precision (16-bit) floating point</a> as a storage format.</dd>
<dt>VFPv4 or VFPv4-D32</dt>
<dd>Implemented on the Cortex-A12 and A15 ARMv7 processors, Cortex-A7 optionally has VFPv4-D32 in the case of an FPU with Neon.<sup id="cite_ref-VFPv4.A7_109-0" class="reference"><a href="#cite_note-VFPv4.A7-109">&#91;107&#93;</a></sup> VFPv4 has 32 64-bit FPU registers as standard, adds both half-precision support as a storage format and <a href="/wiki/Fused_multiply%E2%80%93add" class="mw-redirect" title="Fused multiply–add">fused multiply-accumulate</a> instructions to the features of VFPv3.</dd>
<dt>VFPv4-D16</dt>
<dd>As above, but it has only 16 64-bit FPU registers. Implemented on Cortex-A5 and A7 processors (in case of an FPU without Neon<sup id="cite_ref-VFPv4.A7_109-1" class="reference"><a href="#cite_note-VFPv4.A7-109">&#91;107&#93;</a></sup>).</dd>
<dt>VFPv5-D16-M</dt>
<dd>Implemented on Cortex-M7 when single and double-precision floating-point core option exists.</dd></dl>
<p>In <a href="/wiki/Debian" title="Debian">Debian</a> GNU/Linux, and derivatives such as <a href="/wiki/Ubuntu_(operating_system)" class="mw-redirect" title="Ubuntu (operating system)">Ubuntu</a> and <a href="/wiki/Linux_Mint" title="Linux Mint">Linux Mint</a>, <b>armhf</b> (<b>ARM hard float</b>) refers to the ARMv7 architecture including the additional VFP3-D16 floating-point hardware extension (and Thumb-2) above. Software packages and cross-compiler tools use the armhf vs. arm/armel suffixes to differentiate.<sup id="cite_ref-110" class="reference"><a href="#cite_note-110">&#91;108&#93;</a></sup>
</p>
<h3><span id="Advanced_SIMD_.28Neon.29"></span><span class="mw-headline" id="Advanced_SIMD_(Neon)"><span id="NEON"></span>Advanced SIMD (Neon)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=31" title="Edit section: Advanced SIMD (Neon)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <i>Advanced SIMD</i> extension (aka <i>Neon</i> or "MPE" Media Processing Engine) is a combined 64- and <a href="/wiki/128-bit" class="mw-redirect" title="128-bit">128-bit</a> SIMD instruction set that provides standardized acceleration for media and signal processing applications. Neon is included in all Cortex-A8 devices, but is optional in Cortex-A9 devices.<sup id="cite_ref-111" class="reference"><a href="#cite_note-111">&#91;109&#93;</a></sup> Neon can execute MP3 audio decoding on CPUs running at 10&#160;MHz, and can run the <a href="/wiki/GSM" title="GSM">GSM</a> <a href="/wiki/Adaptive_multi-rate_compression" class="mw-redirect" title="Adaptive multi-rate compression">adaptive multi-rate</a> (AMR) speech codec at 13&#160;MHz. It features a comprehensive instruction set, separate register files, and independent execution hardware.<sup id="cite_ref-112" class="reference"><a href="#cite_note-112">&#91;110&#93;</a></sup> Neon supports 8-, 16-, 32-, and 64-bit integer and single-precision (32-bit) floating-point data and SIMD operations for handling audio and video processing as well as graphics and gaming processing. In Neon, the SIMD supports up to 16&#160;operations at the same time. The Neon hardware shares the same floating-point registers as used in VFP. Devices such as the ARM Cortex-A8 and Cortex-A9 support 128-bit vectors, but will execute with 64&#160;bits at a time,<sup id="cite_ref-cortex_a9_108-1" class="reference"><a href="#cite_note-cortex_a9-108">&#91;106&#93;</a></sup> whereas newer Cortex-A15 devices can execute 128&#160;bits at a time.
</p><p>A quirk of Neon in ARMv7 devices is that it flushes all <a href="/wiki/Denormal_number" title="Denormal number">subnormal numbers</a> to zero, and as a result the <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GCC</a> compiler will not use it unless <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">-funsafe-math-optimizations</code>, which allows losing denormals, is turned on. "Enhanced" Neon defined since ARMv8 does not have this quirk, but as of GCC 8.2 the same flag is still required to enable Neon instructions.<sup id="cite_ref-113" class="reference"><a href="#cite_note-113">&#91;111&#93;</a></sup> On the other hand, GCC does consider Neon safe on AArch64 for ARMv8.
</p><p>ProjectNe10 is ARM's first open-source project (from its inception; while they acquired an older project, now known as <a href="/wiki/Mbed_TLS" title="Mbed TLS">Mbed TLS</a>). The Ne10 library is a set of common, useful functions written in both Neon and C (for compatibility). The library was created to allow developers to use Neon optimisations without learning Neon, but it also serves as a set of highly optimised Neon intrinsic and assembly code examples for common DSP, arithmetic, and image processing routines. The source code is available on GitHub.<sup id="cite_ref-114" class="reference"><a href="#cite_note-114">&#91;112&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Arm_Helium_technology"><span id="Arm_Helium_technology"></span>Arm Helium technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=32" title="Edit section: Arm Helium technology">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Helium adds more than 150 scalar and vector instructions.<sup id="cite_ref-115" class="reference"><a href="#cite_note-115">&#91;113&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Security_extensions">Security extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=33" title="Edit section: Security extensions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span id="TrustZone_.28for_Cortex-A_profile.29"></span><span class="mw-headline" id="TrustZone_(for_Cortex-A_profile)"><span id="TrustZone"></span>TrustZone (for Cortex-A profile)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=34" title="Edit section: TrustZone (for Cortex-A profile)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Security Extensions, marketed as TrustZone Technology, is in ARMv6KZ and later application profile architectures. It provides a low-cost alternative to adding another dedicated security core to an SoC, by providing two virtual processors backed by hardware based access control. This lets the application core switch between two states, referred to as <b>worlds</b> (to reduce confusion with other names for capability domains), in order to prevent information from leaking from the more trusted world to the less trusted world. This world switch is generally orthogonal to all other capabilities of the processor, thus each world can operate independently of the other while using the same core. Memory and peripherals are then made aware of the operating world of the core and may use this to provide access control to secrets and code on the device.<sup id="cite_ref-116" class="reference"><a href="#cite_note-116">&#91;114&#93;</a></sup>
</p><p>Typically, a rich operating system is run in the less trusted world, with smaller security-specialized code in the more trusted world, aiming to reduce the <a href="/wiki/Attack_surface" title="Attack surface">attack surface</a>.  Typical applications include <a href="/wiki/Digital_rights_management" title="Digital rights management">DRM</a> functionality for controlling the use of media on ARM-based devices,<sup id="cite_ref-117" class="reference"><a href="#cite_note-117">&#91;115&#93;</a></sup> and preventing any unapproved use of the device.
</p><p>In practice, since the specific implementation details of proprietary TrustZone implementations have not been publicly disclosed for review, it is unclear what level of assurance is provided for a given <a href="/wiki/Threat_model" title="Threat model">threat model</a>, but they are not immune from attack.<sup id="cite_ref-118" class="reference"><a href="#cite_note-118">&#91;116&#93;</a></sup><sup id="cite_ref-119" class="reference"><a href="#cite_note-119">&#91;117&#93;</a></sup>
</p><p>Open Virtualization<sup id="cite_ref-120" class="reference"><a href="#cite_note-120">&#91;118&#93;</a></sup> is an open source implementation of the trusted world architecture for TrustZone.
</p><p><a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> has licensed and incorporated TrustZone technology into its Secure Processor Technology.<sup id="cite_ref-121" class="reference"><a href="#cite_note-121">&#91;119&#93;</a></sup> Enabled in some but not all products, AMD's <a href="/wiki/AMD_APU" class="mw-redirect" title="AMD APU">APUs</a> include a Cortex-A5 processor for handling secure processing.<sup id="cite_ref-122" class="reference"><a href="#cite_note-122">&#91;120&#93;</a></sup><sup id="cite_ref-beema_123-0" class="reference"><a href="#cite_note-beema-123">&#91;121&#93;</a></sup><sup id="cite_ref-124" class="reference"><a href="#cite_note-124">&#91;122&#93;</a></sup> In fact, the Cortex-A5 TrustZone core had been included in earlier AMD products, but was not enabled due to time constraints.<sup id="cite_ref-beema_123-1" class="reference"><a href="#cite_note-beema-123">&#91;121&#93;</a></sup>
</p><p><a href="/wiki/Samsung_Knox" title="Samsung Knox">Samsung Knox</a> uses TrustZone for purposes such as detecting modifications to the kernel.<sup id="cite_ref-125" class="reference"><a href="#cite_note-125">&#91;123&#93;</a></sup>
</p>
<h4><span id="TrustZone_for_ARMv8-M_.28for_Cortex-M_profile.29"></span><span class="mw-headline" id="TrustZone_for_ARMv8-M_(for_Cortex-M_profile)"><span id="TrustZone_for_ARMv8-M"></span>TrustZone for ARMv8-M (for Cortex-M profile)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=35" title="Edit section: TrustZone for ARMv8-M (for Cortex-M profile)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Security Extension, marketed as TrustZone for ARMv8-M Technology, was introduced in the ARMv8-M architecture.
</p>
<h3><span class="mw-headline" id="No-execute_page_protection">No-execute page protection</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=36" title="Edit section: No-execute page protection">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>As of ARMv6, the ARM architecture supports <a href="/wiki/NX_bit" title="NX bit">no-execute page protection</a>, which is referred to as <i>XN</i>, for <i>eXecute Never</i>.<sup id="cite_ref-126" class="reference"><a href="#cite_note-126">&#91;124&#93;</a></sup>
</p>
<h3><span id="Large_Physical_Address_Extension_.28LPAE.29"></span><span class="mw-headline" id="Large_Physical_Address_Extension_(LPAE)"><span id="LPAE"></span>Large Physical Address Extension (LPAE)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=37" title="Edit section: Large Physical Address Extension (LPAE)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Large Physical Address Extension (LPAE), which extends the physical address size from 32 bits to 40 bits, was added to the ARMv7-A architecture in 2011.<sup id="cite_ref-127" class="reference"><a href="#cite_note-127">&#91;125&#93;</a></sup> Physical address size is larger, 44 bits, in Cortex-A75 and Cortex-A65AE.<sup id="cite_ref-128" class="reference"><a href="#cite_note-128">&#91;126&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="ARMv8-R_and_ARMv8-M"><span id="ARM8-R"></span>ARMv8-R and ARMv8-M</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=38" title="Edit section: ARMv8-R and ARMv8-M">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <b>ARMv8-R</b> and <b>ARMv8-M</b> architectures, announced after the ARMv8-A architecture, share some features with ARMv8-A, but don't include any 64-bit AArch64 instructions.
</p>
<h4><span class="mw-headline" id="Armv8.1-M"><span id="Armv8.1-M"></span>Armv8.1-M</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=39" title="Edit section: Armv8.1-M">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Armv8.1-M architecture, announced in February 2019, is an enhancement of the Armv8-M architecture. It brings new features including:
</p>
<ul><li>A new vector instruction set extension. The M-Profile Vector Extension (MVE), or Helium, is for signal processing and machine learning applications.</li>
<li>Additional instruction set enhancements for loops and branches (Low Overhead Branch Extension).</li>
<li>Instructions for <a href="/wiki/Half-precision_floating-point_format" title="Half-precision floating-point format">half-precision floating-point</a> support.</li>
<li>Instruction set enhancement for TrustZone management for Floating Point Unit (FPU).</li>
<li>New memory attribute in the Memory Protection Unit (MPU).</li>
<li>Enhancements in debug including Performance Monitoring Unit (PMU), Unprivileged Debug Extension, and additional debug support focus on signal processing application developments.</li>
<li>Reliability, Availability and Serviceability (RAS) extension.</li></ul>
<h2><span id="64.2F32-bit_architecture"></span><span class="mw-headline" id="64/32-bit_architecture"><span id="64-bit"></span><span id="AArch64"></span>64/32-bit architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=40" title="Edit section: 64/32-bit architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:ARMCortexA57A53.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2b/ARMCortexA57A53.jpg/220px-ARMCortexA57A53.jpg" decoding="async" width="220" height="146" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2b/ARMCortexA57A53.jpg/330px-ARMCortexA57A53.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2b/ARMCortexA57A53.jpg/440px-ARMCortexA57A53.jpg 2x" data-file-width="4928" data-file-height="3264" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:ARMCortexA57A53.jpg" class="internal" title="Enlarge"></a></div>ARMv8-A Platform with Cortex A57/A53 MPCore big.LITTLE CPU chip</div></div></div>
<h3><span class="mw-headline" id="ARMv8-A"><span id="ARM8-A"></span>ARMv8-A</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=41" title="Edit section: ARMv8-A">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Comparison_of_ARMv8-A_cores" title="Comparison of ARMv8-A cores">Comparison of ARMv8-A cores</a></div>
<p>Announced in October 2011,<sup id="cite_ref-armv8-a-announcement_7-1" class="reference"><a href="#cite_note-armv8-a-announcement-7">&#91;7&#93;</a></sup> <b>ARMv8-A</b> (often called ARMv8 while the ARMv8-R is also available) represents a fundamental change to the ARM architecture. It adds an optional 64-bit architecture (e.g. Cortex-A32 is a 32-bit ARMv8-A CPU<sup id="cite_ref-129" class="reference"><a href="#cite_note-129">&#91;127&#93;</a></sup> while most ARMv8-A CPUs support 64-bit, unlike all ARMv8-R), named "AArch64", and the associated new "A64" instruction set. AArch64 provides <a href="/wiki/User_space" title="User space">user-space</a> compatibility with ARMv7-A, the 32-bit architecture, therein referred to as "AArch32" and the old 32-bit instruction set, now named "A32". The Thumb instruction set is referred to as "T32" and has no 64-bit counterpart. ARMv8-A allows 32-bit applications to be executed in a 64-bit OS, and a 32-bit OS to be under the control of a 64-bit <a href="/wiki/Hypervisor" title="Hypervisor">hypervisor</a>.<sup id="cite_ref-v8arch_1-4" class="reference"><a href="#cite_note-v8arch-1">&#91;1&#93;</a></sup> ARM announced their Cortex-A53 and Cortex-A57 cores on 30 October 2012.<sup id="cite_ref-cortex-a50_announce_58-1" class="reference"><a href="#cite_note-cortex-a50_announce-58">&#91;56&#93;</a></sup> Apple was the first to release an ARMv8-A compatible core (<a href="/wiki/Apple_A7" title="Apple A7">Apple A7</a>) in a consumer product (<a href="/wiki/IPhone_5S" title="IPhone 5S">iPhone 5S</a>). <a href="/wiki/AppliedMicro" class="mw-redirect" title="AppliedMicro">AppliedMicro</a>, using an <a href="/wiki/FPGA" class="mw-redirect" title="FPGA">FPGA</a>, was the first to demo ARMv8-A.<sup id="cite_ref-AppliedMicro-First_64-bit_ARM_v8_Core_130-0" class="reference"><a href="#cite_note-AppliedMicro-First_64-bit_ARM_v8_Core-130">&#91;128&#93;</a></sup> The first ARMv8-A <a href="/wiki/System_on_a_chip" class="mw-redirect" title="System on a chip">SoC</a> from <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung</a> is the Exynos 5433 used in the <a href="/wiki/Samsung_Galaxy_Note_4" title="Samsung Galaxy Note 4">Galaxy Note 4</a>, which features two clusters of four Cortex-A57 and Cortex-A53 cores in a big.LITTLE configuration; but it will run only in AArch32 mode.<sup id="cite_ref-131" class="reference"><a href="#cite_note-131">&#91;129&#93;</a></sup>
</p><p>To both AArch32 and AArch64, ARMv8-A makes VFPv3/v4 and advanced SIMD (Neon) standard. It also adds cryptography instructions supporting <a href="/wiki/Advanced_Encryption_Standard" title="Advanced Encryption Standard">AES</a>, <a href="/wiki/SHA-1" title="SHA-1">SHA-1</a>/<a href="/wiki/SHA-256" class="mw-redirect" title="SHA-256">SHA-256</a> and <a href="/wiki/Finite_field_arithmetic" title="Finite field arithmetic">finite field arithmetic</a>.<sup id="cite_ref-132" class="reference"><a href="#cite_note-132">&#91;130&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="AArch64_features">AArch64 features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=42" title="Edit section: AArch64 features">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>New instruction set, A64
<ul><li>Has 31 general-purpose 64-bit registers.</li>
<li>Has dedicated zero or stack pointer (SP) register (depending on instruction).</li>
<li>The program counter (PC) is no longer directly accessible as a register.</li>
<li>Instructions are still 32&#160;bits long and mostly the same as A32 (with LDM/STM instructions and most conditional execution dropped).
<ul><li>Has paired loads/stores (in place of LDM/STM).</li>
<li>No <a href="/wiki/Branch_predication" class="mw-redirect" title="Branch predication">predication</a> for most instructions (except branches).</li></ul></li>
<li>Most instructions can take 32-bit or 64-bit arguments.</li>
<li>Addresses assumed to be 64-bit.</li></ul></li>
<li>Advanced SIMD (Neon) enhanced
<ul><li>Has 32 × 128-bit registers (up from 16), also accessible via VFPv4.</li>
<li>Supports <a href="/wiki/Double-precision_floating-point_format" title="Double-precision floating-point format">double-precision floating-point format</a>.</li>
<li>Fully <a href="/wiki/IEEE_754" title="IEEE 754">IEEE 754</a> compliant.</li>
<li>AES encrypt/decrypt and SHA-1/SHA-2 hashing instructions also use these registers.</li></ul></li>
<li>A new exception system
<ul><li>Fewer banked registers and modes.</li></ul></li>
<li>Memory translation from 48-bit virtual addresses based on the existing Large Physical Address Extension (LPAE), which was designed to be easily extended to 64-bit.</li></ul>
<p>AArch64 was introduced in ARMv8-A and is included in subsequent versions of ARMV8-A.  AArch64 is not included in ARMv8-R or ARMv8-M, because they are both 32-bit architectures.
</p>
<h4><span class="mw-headline" id="ARMv8.1-A">ARMv8.1-A</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=43" title="Edit section: ARMv8.1-A">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In December 2014, ARMv8.1-A,<sup id="cite_ref-133" class="reference"><a href="#cite_note-133">&#91;131&#93;</a></sup> an update with "incremental benefits over v8.0", was announced. The enhancements fell into two categories: changes to the instruction set, and changes to the exception model and memory translation.
</p><p>Instruction set enhancements included the following:
</p>
<ul><li>A set of AArch64 atomic read-write instructions.</li>
<li>Additions to the Advanced SIMD instruction set for both AArch32 and AArch64 to enable opportunities for some library optimizations:
<ul><li>Signed Saturating Rounding Doubling Multiply Accumulate, Returning High Half.</li>
<li>Signed Saturating Rounding Doubling Multiply Subtract, Returning High Half.</li>
<li>The instructions are added in vector and scalar forms.</li></ul></li>
<li>A set of AArch64 load and store instructions that can provide memory access order that is limited to configurable address regions.</li>
<li>The optional CRC instructions in v8.0 become a requirement in ARMv8.1.</li></ul>
<p>Enhancements for the exception model and memory translation system included the following:
</p>
<ul><li>A new Privileged Access Never (PAN) state bit provides control that prevents privileged access to user data unless explicitly enabled.</li>
<li>An increased VMID range for virtualization; supports a larger number of virtual machines.</li>
<li>Optional support for hardware update of the page table access flag, and the standardization of an optional, hardware updated, dirty bit mechanism.</li>
<li>The Virtualization Host Extensions (VHE). These enhancements improve the performance of Type 2 hypervisors by reducing the software overhead associated when transitioning between the Host and Guest operating systems. The extensions allow the Host OS to execute at EL2, as opposed to EL1, without substantial modification.</li>
<li>A mechanism to free up some translation table bits for operating system use, where the hardware support is not needed by the OS.</li>
<li><a href="/w/index.php?title=Top_byte_ignore&amp;action=edit&amp;redlink=1" class="new" title="Top byte ignore (page does not exist)">Top byte ignore</a> for <a href="/w/index.php?title=Memory_tagging&amp;action=edit&amp;redlink=1" class="new" title="Memory tagging (page does not exist)">memory tagging</a>.<sup id="cite_ref-134" class="reference"><a href="#cite_note-134">&#91;132&#93;</a></sup></li></ul>
<h4><span class="mw-headline" id="ARMv8.2-A">ARMv8.2-A</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=44" title="Edit section: ARMv8.2-A">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In January 2016, ARMv8.2-A was announced.<sup id="cite_ref-135" class="reference"><a href="#cite_note-135">&#91;133&#93;</a></sup> Its enhancements fell into four categories:
</p>
<ul><li>Optional <a href="/wiki/Half-precision_floating-point_format" title="Half-precision floating-point format">half-precision floating-point</a> data processing (half-precision was already supported, but not for processing, just as a storage format.)</li>
<li>Memory model enhancements</li>
<li>Introduction of <a href="/wiki/Reliability,_availability_and_serviceability" title="Reliability, availability and serviceability">Reliability, Availability and Serviceability Extension</a> (RAS Extension)</li>
<li>Introduction of statistical profiling</li></ul>
<p><span id="ARMv8-A_SVE"></span>
</p>
<h5><span id="Scalable_Vector_Extension_.28SVE.29"></span><span class="mw-headline" id="Scalable_Vector_Extension_(SVE)">Scalable Vector Extension (SVE) <span id="Scalable_vector_extension"></span></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=45" title="Edit section: Scalable Vector Extension (SVE)">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The Scalable Vector Extension (SVE) is a new extension for ARMv8 allowing "implementation choices for vector lengths that scale from 128 to 2048 bits";<sup id="cite_ref-136" class="reference"><a href="#cite_note-136">&#91;134&#93;</a></sup> a complementary extension that does not replace <a href="#Advanced_SIMD_(Neon)">Neon</a>. A 512-bit variant has already been implemented on the <a href="/wiki/Fugaku_(supercomputer)" title="Fugaku (supercomputer)">Fugaku supercomputer</a>, based on the <a href="/wiki/Fujitsu_A64FX" title="Fujitsu A64FX">Fujitsu A64FX</a> ARM processor which supports that SVE variant. It aims to be the world's highest-performing supercomputer with "the goal of beginning full operations around 2021."<sup id="cite_ref-137" class="reference"><a href="#cite_note-137">&#91;135&#93;</a></sup> SVE is "an optional extension to the ARMv8.2-A architecture and newer",<sup id="cite_ref-138" class="reference"><a href="#cite_note-138">&#91;136&#93;</a></sup> and is supported by the <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GCC</a> 8 compiler (C intrinsics and automatic vectorization). As of September 2019, <a href="/wiki/LLVM" title="LLVM">LLVM</a> and <a href="/wiki/Clang" title="Clang">clang</a> support is available <span class="cleanup-needed-content" style="padding-left:0.1em; padding-right:0.1em; color:#595959; border:1px solid #DDD;">in not yet up-streamed repositories</span><sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The text near this tag may need clarification or removal of jargon. (September 2019)">clarification needed</span></a></i>&#93;</sup>.
</p>
<h4><span class="mw-headline" id="ARMv8.3-A">ARMv8.3-A</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=46" title="Edit section: ARMv8.3-A">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In October 2016, ARMv8.3-A was announced. Its enhancements fell into six categories:<sup id="cite_ref-139" class="reference"><a href="#cite_note-139">&#91;137&#93;</a></sup>
</p>
<ul><li>Pointer authentication<sup id="cite_ref-140" class="reference"><a href="#cite_note-140">&#91;138&#93;</a></sup> (AArch64 only); mandatory extension (based on a new block cipher, <a href="/w/index.php?title=QARMA&amp;action=edit&amp;redlink=1" class="new" title="QARMA (page does not exist)">QARMA</a><sup id="cite_ref-141" class="reference"><a href="#cite_note-141">&#91;139&#93;</a></sup>) to the architecture (compilers need to exploit the security feature, but as the instructions are in NOP space, they are backwards compatible albeit providing no extra security on older chips).</li>
<li>Nested virtualization (AArch64 only)</li>
<li>Advanced SIMD <a href="/wiki/Complex_number" title="Complex number">complex number</a> support (AArch64 and AArch32); e.g. rotations by multiples of 90 degrees.</li>
<li>New FJCVTZS (Floating-point <a href="/wiki/JavaScript" title="JavaScript">Javascript</a> Convert to Signed fixed-point, rounding toward Zero) instruction.<sup id="cite_ref-142" class="reference"><a href="#cite_note-142">&#91;140&#93;</a></sup></li>
<li>A change to the memory consistency model (AArch64 only); to support the (non-default) weaker RCpc (Release Consistent processor consistent) model of <a href="/wiki/C%2B%2B11" title="C++11">C++11</a>/<a href="/wiki/C11_(C_standard_revision)" title="C11 (C standard revision)">C11</a> (the default C++11/C11 consistency model was already supported in previous ARMv8).</li>
<li>ID mechanism support for larger system-visible caches (AArch64 and AArch32)</li></ul>
<p>ARMv8.3-A architecture is now supported by (at least) the <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GCC</a> 7 compiler.<sup id="cite_ref-143" class="reference"><a href="#cite_note-143">&#91;141&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="ARMv8.4-A">ARMv8.4-A</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=47" title="Edit section: ARMv8.4-A">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In November 2017, ARMv8.4-A was announced. Its enhancements fell into these categories:<sup id="cite_ref-144" class="reference"><a href="#cite_note-144">&#91;142&#93;</a></sup><sup id="cite_ref-145" class="reference"><a href="#cite_note-145">&#91;143&#93;</a></sup><sup id="cite_ref-146" class="reference"><a href="#cite_note-146">&#91;144&#93;</a></sup>
</p>
<ul><li>"SHA3 / SHA512 / SM3 / <a href="/wiki/SM4_algorithm" class="mw-redirect" title="SM4 algorithm">SM4</a> crypto extensions"</li>
<li>Improved virtualization support</li>
<li>Memory Partitioning and Monitoring (MPAM) capabilities</li>
<li>A new Secure EL2 state and Activity Monitors</li>
<li>Signed and unsigned integer dot product (SDOT and UDOT) instructions.</li></ul>
<h4><span class="mw-headline" id="ARMv8.5-A">ARMv8.5-A</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=48" title="Edit section: ARMv8.5-A">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In September 2018 ARMv8.5-A was announced. Its enhancements fell into these categories:<sup id="cite_ref-147" class="reference"><a href="#cite_note-147">&#91;145&#93;</a></sup><sup id="cite_ref-148" class="reference"><a href="#cite_note-148">&#91;146&#93;</a></sup>
</p>
<ul><li>Memory Tagging Extension (MTE),</li>
<li>Branch Target Indicators (BTI) to reduce "the ability of an attacker to execute arbitrary code"</li>
<li>Random Number Generator instructions – "providing Deterministic and True Random Numbers conforming to various National and International Standards."</li></ul>
<p>On 2 August 2019, <a href="/wiki/Google" title="Google">Google</a> announced <a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a> would adopt Memory Tagging Extension (MTE).<sup id="cite_ref-149" class="reference"><a href="#cite_note-149">&#91;147&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="ARMv8.6-A">ARMv8.6-A</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=49" title="Edit section: ARMv8.6-A">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In September 2019, ARMv8.6-A was announced. It adds:<sup id="cite_ref-150" class="reference"><a href="#cite_note-150">&#91;148&#93;</a></sup>
</p>
<ul><li>General Matrix Multiply (GEMM)</li>
<li><a href="/wiki/Bfloat16_floating-point_format" title="Bfloat16 floating-point format">Bfloat16 format</a> support</li>
<li>SIMD matrix manipulation instructions, BFDOT, BFMMLA, BFMLAL and BFCVT</li>
<li>enhancements for virtualization, system management and security</li></ul>
<p>For example, Fine grained traps, Wait-for-Event (WFE) instructions, EnhancedPAC2 and FPAC. The Bfloat16 extensions for SVE and Neon are mainly for deep learning use.<sup id="cite_ref-151" class="reference"><a href="#cite_note-151">&#91;149&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="Future_ARM_architecture_features">Future ARM architecture features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=50" title="Edit section: Future ARM architecture features">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In May 2019, ARM announced their upcoming Scalable Vector Extension 2 (SVE2) and Transactional Memory Extension (TME).<sup id="cite_ref-sve2-tme_152-0" class="reference"><a href="#cite_note-sve2-tme-152">&#91;150&#93;</a></sup>
</p>
<h5><span id="Scalable_Vector_Extension_2_.28SVE2.29"></span><span class="mw-headline" id="Scalable_Vector_Extension_2_(SVE2)">Scalable Vector Extension 2 (SVE2)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=51" title="Edit section: Scalable Vector Extension 2 (SVE2)">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>SVE2 builds on SVE's scalable vectorization for increased fine-grain <a href="/wiki/Data-level_parallelism" class="mw-redirect" title="Data-level parallelism">Data Level Parallelism (DLP)</a>, to allow more work done per instruction. SVE2 aims to bring these benefits to a wider range of software including DSP and multimedia SIMD code that currently use <a href="#Advanced_SIMD_(Neon)">Neon</a>.<sup id="cite_ref-sve2-tme_152-1" class="reference"><a href="#cite_note-sve2-tme-152">&#91;150&#93;</a></sup> The <a href="/wiki/LLVM" title="LLVM">LLVM</a>/<a href="/wiki/Clang" title="Clang">Clang</a> 9.0 and <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GCC</a> 10.0 development codes were updated to support SVE2.<sup id="cite_ref-:1_153-0" class="reference"><a href="#cite_note-:1-153">&#91;151&#93;</a></sup>
</p>
<h5><span id="Transactional_Memory_Extension_.28TME.29"></span><span class="mw-headline" id="Transactional_Memory_Extension_(TME)">Transactional Memory Extension (TME)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=52" title="Edit section: Transactional Memory Extension (TME)">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Following <a href="/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">the x86 extensions</a>, TME brings support for <a href="/wiki/Transactional_memory" title="Transactional memory">Hardware Transactional Memory (HTM)</a> and Transactional Lock Elision (TLE). TME aims to bring scalable concurrency to increase coarse-grained <a href="/wiki/Thread-level_parallelism" class="mw-redirect" title="Thread-level parallelism">Thread Level Parallelism (TLP)</a>, to allow more work done per thread.<sup id="cite_ref-sve2-tme_152-2" class="reference"><a href="#cite_note-sve2-tme-152">&#91;150&#93;</a></sup> The <a href="/wiki/LLVM" title="LLVM">LLVM</a>/<a href="/wiki/Clang" title="Clang">Clang</a> 9.0 and <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GCC</a> 10.0 development codes were updated to support TME.<sup id="cite_ref-:1_153-1" class="reference"><a href="#cite_note-:1-153">&#91;151&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Platform_Security_Architecture">Platform Security Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=53" title="Edit section: Platform Security Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Platform Security Architecture (PSA)<sup id="cite_ref-154" class="reference"><a href="#cite_note-154">&#91;152&#93;</a></sup> is an architecture-agnostic security framework and evaluation scheme, intended to help secure Internet of Things (IoT) devices built on system-on-a-chip (SoC) processors. It was introduced by ARM in 2017<sup id="cite_ref-155" class="reference"><a href="#cite_note-155">&#91;153&#93;</a></sup> at the annual TechCon event<sup id="cite_ref-156" class="reference"><a href="#cite_note-156">&#91;154&#93;</a></sup> and will be first used on ARM Cortex-M processor cores intended for microcontroller use. The PSA includes freely available threat models and security analyses that demonstrate the process for deciding on security features<sup id="cite_ref-157" class="reference"><a href="#cite_note-157">&#91;155&#93;</a></sup> in common IoT products. The PSA also provides freely downloadable application programming interface (API) packages,<sup id="cite_ref-158" class="reference"><a href="#cite_note-158">&#91;156&#93;</a></sup> architectural specifications, open-source firmware implementations, and related test suites. PSA Certified<sup id="cite_ref-159" class="reference"><a href="#cite_note-159">&#91;157&#93;</a></sup> offers a multi-level security evaluation scheme for chip vendors, OS providers and IoT device makers.
</p>
<h2><span class="mw-headline" id="Operating_system_support">Operating system support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=54" title="Edit section: Operating system support">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="32-bit_operating_systems">32-bit operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=55" title="Edit section: 32-bit operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:262px;"><a href="/wiki/File:Android_Q_Beta6_screenshot.png" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/8a/Android_Q_Beta6_screenshot.png/260px-Android_Q_Beta6_screenshot.png" decoding="async" width="260" height="534" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8a/Android_Q_Beta6_screenshot.png/390px-Android_Q_Beta6_screenshot.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8a/Android_Q_Beta6_screenshot.png/520px-Android_Q_Beta6_screenshot.png 2x" data-file-width="1080" data-file-height="2220" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Android_Q_Beta6_screenshot.png" class="internal" title="Enlarge"></a></div><a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a>, a <a href="/wiki/Usage_share_of_operating_systems#Mobile_devices" title="Usage share of operating systems">popular operating system</a> which is primarily used on the ARM architecture.</div></div></div>
<h4><span class="mw-headline" id="Historical_operating_systems">Historical operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=56" title="Edit section: Historical operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The first 32-bit ARM-based personal computer, the <a href="/wiki/Acorn_Archimedes" title="Acorn Archimedes">Acorn Archimedes</a>, ran an interim operating system called <a href="/wiki/Arthur_(operating_system)" class="mw-redirect" title="Arthur (operating system)">Arthur</a>, which evolved into <a href="/wiki/RISC_OS" title="RISC OS">RISC OS</a>, used on later ARM-based systems from Acorn and other vendors. Some Acorn machines also had a <a href="/wiki/Unix" title="Unix">Unix</a> port called <a href="/wiki/RISC_iX" title="RISC iX">RISC iX</a>. (Neither is to be confused with <a href="/wiki/MIPS_RISC/os" title="MIPS RISC/os">RISC/os</a>, a contemporary Unix variant for the MIPS architecture.)
</p>
<h4><span class="mw-headline" id="Embedded_operating_systems">Embedded operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=57" title="Edit section: Embedded operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The 32-bit ARM architecture is supported by a large number of <a href="/wiki/Embedded_operating_system" title="Embedded operating system">embedded</a> and <a href="/wiki/Real-time_operating_systems" class="mw-redirect" title="Real-time operating systems">real-time operating systems</a>, including:
</p>
<div class="div-col columns column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em;">
<ul><li><a href="/wiki/Bluebottle_OS" title="Bluebottle OS">A2</a></li>
<li><a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a></li>
<li><a href="/wiki/ChibiOS/RT" title="ChibiOS/RT">ChibiOS/RT</a></li>
<li><a href="/wiki/Deos" class="mw-redirect" title="Deos">Deos</a></li>
<li><a href="/wiki/DRYOS" title="DRYOS">DRYOS</a></li>
<li><a href="/wiki/ECos" title="ECos">eCos</a></li>
<li><a href="/wiki/EmbOS" class="mw-redirect" title="EmbOS">embOS</a></li>
<li><a href="/wiki/FreeRTOS" title="FreeRTOS">FreeRTOS</a></li>
<li><a href="/wiki/Integrity_(operating_system)" title="Integrity (operating system)">Integrity</a></li>
<li><a href="/wiki/Linux_kernel" title="Linux kernel">Linux</a></li>
<li><a href="/wiki/Micro-Controller_Operating_Systems" title="Micro-Controller Operating Systems">Micro-Controller Operating Systems</a></li>
<li><a href="/wiki/MQX" title="MQX">MQX</a></li>
<li><a href="/wiki/Nucleus_RTOS" title="Nucleus RTOS">Nucleus PLUS</a></li>
<li><a href="/wiki/NuttX" title="NuttX">NuttX</a></li>
<li><a href="/wiki/Operating_System_Embedded" title="Operating System Embedded">OSE</a></li>
<li><a href="/wiki/OS-9" title="OS-9">OS-9</a><sup id="cite_ref-160" class="reference"><a href="#cite_note-160">&#91;158&#93;</a></sup></li>
<li>Pharos<sup id="cite_ref-Pharos_161-0" class="reference"><a href="#cite_note-Pharos-161">&#91;159&#93;</a></sup></li>
<li><a href="/wiki/Plan_9_from_Bell_Labs" title="Plan 9 from Bell Labs">Plan 9</a></li>
<li><a href="/wiki/PikeOS" title="PikeOS">PikeOS</a><sup id="cite_ref-162" class="reference"><a href="#cite_note-162">&#91;160&#93;</a></sup></li>
<li><a href="/wiki/QNX" title="QNX">QNX</a></li>
<li><a href="/wiki/RIOT_(operating_system)" title="RIOT (operating system)">RIOT</a></li>
<li><a href="/wiki/RTEMS" title="RTEMS">RTEMS</a></li>
<li><a href="/wiki/RTXC_Quadros" title="RTXC Quadros">RTXC Quadros</a></li>
<li>SCIOPTA<sup id="cite_ref-sciopta_163-0" class="reference"><a href="#cite_note-sciopta-163">&#91;161&#93;</a></sup></li>
<li><a href="/wiki/ThreadX" title="ThreadX">ThreadX</a></li>
<li><a href="/w/index.php?title=TizenRT&amp;action=edit&amp;redlink=1" class="new" title="TizenRT (page does not exist)">TizenRT</a></li>
<li><a href="/wiki/T-Kernel" title="T-Kernel">T-Kernel</a></li>
<li><a href="/wiki/VxWorks" title="VxWorks">VxWorks</a></li>
<li><a href="/wiki/Windows_CE" class="mw-redirect" title="Windows CE">Windows Embedded Compact</a></li>
<li><a href="/wiki/Windows_10_IoT_Core" class="mw-redirect" title="Windows 10 IoT Core">Windows 10 IoT Core</a></li>
<li><a href="/wiki/Zephyr_(operating_system)" title="Zephyr (operating system)">Zephyr</a></li></ul>
</div>
<h4><span class="mw-headline" id="Mobile_device_operating_systems">Mobile device operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=58" title="Edit section: Mobile device operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The 32-bit ARM architecture is the primary hardware environment for most mobile device operating systems such as:
</p>
<div class="div-col columns column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em;">
<ul><li><a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a></li>
<li><a href="/wiki/Bada" title="Bada">Bada</a></li>
<li><a href="/wiki/BlackBerry_OS" title="BlackBerry OS">BlackBerry OS</a>/<a href="/wiki/BlackBerry_10" title="BlackBerry 10">BlackBerry 10</a></li>
<li><a href="/wiki/Chrome_OS" title="Chrome OS">Chrome OS</a></li>
<li><a href="/wiki/Firefox_OS" title="Firefox OS">Firefox OS</a></li>
<li><a href="/wiki/MeeGo" title="MeeGo">MeeGo</a></li>
<li><a href="/wiki/Sailfish_OS" title="Sailfish OS">Sailfish</a></li>
<li><a href="/wiki/Symbian" title="Symbian">Symbian</a></li>
<li><a href="/wiki/Tizen" title="Tizen">Tizen</a></li>
<li><a href="/wiki/Ubuntu_Touch" title="Ubuntu Touch">Ubuntu Touch</a></li>
<li><a href="/wiki/WebOS" title="WebOS">webOS</a></li>
<li><a href="/wiki/Windows_RT" title="Windows RT">Windows RT</a></li>
<li><a href="/wiki/Windows_Mobile" title="Windows Mobile">Windows Mobile</a></li>
<li><a href="/wiki/Windows_Phone" title="Windows Phone">Windows Phone</a></li>
<li><a href="/wiki/Windows_10_Mobile" title="Windows 10 Mobile">Windows 10 Mobile</a></li></ul>
</div>
<p>Previously, but now discontinued:
</p>
<ul><li><a href="/wiki/IOS" title="IOS">iOS</a> 10 and earlier</li></ul>
<h4><span id="Desktop.2Fserver_operating_systems"></span><span class="mw-headline" id="Desktop/server_operating_systems">Desktop/server operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=59" title="Edit section: Desktop/server operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The 32-bit ARM architecture is supported by RISC OS and by multiple <a href="/wiki/Unix-like" title="Unix-like">Unix-like</a> operating systems including:
</p>
<ul><li><a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a></li>
<li><a href="/wiki/NetBSD" title="NetBSD">NetBSD</a></li>
<li><a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a></li>
<li><a href="/wiki/OpenSolaris" title="OpenSolaris">OpenSolaris</a><sup id="cite_ref-164" class="reference"><a href="#cite_note-164">&#91;162&#93;</a></sup></li>
<li>several <a href="/wiki/Linux" title="Linux">Linux</a> distributions, such as:
<ul><li><a href="/wiki/Debian" title="Debian">Debian</a></li>
<li><a href="/wiki/Armbian" title="Armbian">Armbian</a></li>
<li><a href="/wiki/Gentoo_Linux" title="Gentoo Linux">Gentoo</a></li>
<li><a href="/wiki/Ubuntu_(operating_system)" class="mw-redirect" title="Ubuntu (operating system)">Ubuntu</a></li>
<li><a href="/wiki/Raspbian" title="Raspbian">Raspbian</a></li>
<li><a href="/wiki/Slackware_ARM" class="mw-redirect" title="Slackware ARM">Slackware</a></li></ul></li></ul>
<h3><span class="mw-headline" id="64-bit_operating_systems">64-bit operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=60" title="Edit section: 64-bit operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Embedded_operating_systems_2">Embedded operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=61" title="Edit section: Embedded operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li><a href="/wiki/Integrity_(operating_system)" title="Integrity (operating system)">Integrity</a><sup id="cite_ref-165" class="reference"><a href="#cite_note-165">&#91;163&#93;</a></sup></li>
<li><a href="/wiki/Operating_System_Embedded" title="Operating System Embedded">OSE</a><sup id="cite_ref-166" class="reference"><a href="#cite_note-166">&#91;164&#93;</a></sup></li>
<li>SCIOPTA<sup id="cite_ref-sciopta_163-1" class="reference"><a href="#cite_note-sciopta-163">&#91;161&#93;</a></sup></li>
<li><a href="/wiki/L4_microkernel_family#High_assurance:_seL4" title="L4 microkernel family">seL4</a><sup id="cite_ref-167" class="reference"><a href="#cite_note-167">&#91;165&#93;</a></sup></li>
<li>Pharos<sup id="cite_ref-Pharos_161-1" class="reference"><a href="#cite_note-Pharos-161">&#91;159&#93;</a></sup></li></ul>
<h4><span class="mw-headline" id="Mobile_device_operating_systems_2">Mobile device operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=62" title="Edit section: Mobile device operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li><a href="/wiki/IOS" title="IOS">iOS</a> supports ARMv8-A in <a href="/wiki/IOS_7" title="IOS 7">iOS 7</a> and later on 64-bit <a href="/wiki/Apple_mobile_application_processors" class="mw-redirect" title="Apple mobile application processors">Apple SoCs</a>. <a href="/wiki/IOS_11" title="IOS 11">iOS 11</a> and later only supports 64-bit ARM processors and applications.</li>
<li><a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a> supports ARMv8-A in <a href="/wiki/Android_Lollipop" title="Android Lollipop">Android Lollipop</a> (5.0) and later.</li></ul>
<h4><span id="Desktop.2Fserver_operating_systems_2"></span><span class="mw-headline" id="Desktop/server_operating_systems_2">Desktop/server operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=63" title="Edit section: Desktop/server operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Support for ARMv8-A was merged into the <a href="/wiki/Linux_kernel" title="Linux kernel">Linux kernel</a> version 3.7 in late 2012.<sup id="cite_ref-168" class="reference"><a href="#cite_note-168">&#91;166&#93;</a></sup> ARMv8-A is supported by a number of <a href="/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a>, such as:
<ul><li><a href="/wiki/Debian" title="Debian">Debian</a><sup id="cite_ref-169" class="reference"><a href="#cite_note-169">&#91;167&#93;</a></sup><sup id="cite_ref-170" class="reference"><a href="#cite_note-170">&#91;168&#93;</a></sup></li>
<li><a href="/wiki/Armbian" title="Armbian">Armbian</a></li>
<li><a href="/wiki/Ubuntu_(operating_system)" class="mw-redirect" title="Ubuntu (operating system)">Ubuntu</a><sup id="cite_ref-171" class="reference"><a href="#cite_note-171">&#91;169&#93;</a></sup></li>
<li><a href="/wiki/Fedora_(operating_system)" title="Fedora (operating system)">Fedora</a><sup id="cite_ref-172" class="reference"><a href="#cite_note-172">&#91;170&#93;</a></sup></li>
<li><a href="/wiki/OpenSUSE" title="OpenSUSE">openSUSE</a><sup id="cite_ref-173" class="reference"><a href="#cite_note-173">&#91;171&#93;</a></sup></li>
<li><a href="/wiki/SUSE_Linux_Enterprise" title="SUSE Linux Enterprise">SUSE Linux Enterprise</a><sup id="cite_ref-174" class="reference"><a href="#cite_note-174">&#91;172&#93;</a></sup></li>
<li><a href="/wiki/Red_Hat_Enterprise_Linux" title="Red Hat Enterprise Linux">RHEL</a><sup id="cite_ref-175" class="reference"><a href="#cite_note-175">&#91;173&#93;</a></sup></li></ul></li>
<li>Support for ARMv8-A was merged into <a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a> in late 2014.<sup id="cite_ref-176" class="reference"><a href="#cite_note-176">&#91;174&#93;</a></sup></li>
<li><a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a> has experimental ARMv8 support as of 2017.<sup id="cite_ref-177" class="reference"><a href="#cite_note-177">&#91;175&#93;</a></sup></li>
<li><a href="/wiki/NetBSD" title="NetBSD">NetBSD</a> has ARMv8 support as of the begin of 2018.<sup id="cite_ref-178" class="reference"><a href="#cite_note-178">&#91;176&#93;</a></sup></li>
<li><a href="/wiki/Windows_10" title="Windows 10">Windows 10</a> – runs 32-bit "<a href="/wiki/X86" title="X86">x86</a> and 32-bit ARM applications",<sup id="cite_ref-179" class="reference"><a href="#cite_note-179">&#91;177&#93;</a></sup> as well as native ARM64 desktop apps.<sup id="cite_ref-180" class="reference"><a href="#cite_note-180">&#91;178&#93;</a></sup><sup id="cite_ref-181" class="reference"><a href="#cite_note-181">&#91;179&#93;</a></sup> Support for 64-bit ARM apps in the <a href="/wiki/Microsoft_Store_(digital)" title="Microsoft Store (digital)">Microsoft Store</a> has been available since November 2018.<sup id="cite_ref-182" class="reference"><a href="#cite_note-182">&#91;180&#93;</a></sup></li></ul>
<h3><span class="mw-headline" id="Porting_to_32-_or_64-bit_ARM_operating_systems">Porting to 32- or 64-bit ARM operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=64" title="Edit section: Porting to 32- or 64-bit ARM operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Windows applications recompiled for ARM and linked with Winelib&#160;&#8211;&#32; from the <a href="/wiki/Wine_(software)" title="Wine (software)">Wine</a> project&#160;&#8211;&#32; can run on 32-bit or 64-bit ARM in Linux, FreeBSD or other compatible operating systems.<sup id="cite_ref-183" class="reference"><a href="#cite_note-183">&#91;181&#93;</a></sup><sup id="cite_ref-184" class="reference"><a href="#cite_note-184">&#91;182&#93;</a></sup> x86 binaries, e.g. when not specially compiled for ARM, have been demonstrated on ARM using <a href="/wiki/QEMU" title="QEMU">QEMU</a> with Wine (on Linux and more),<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (February 2018)">citation needed</span></a></i>&#93;</sup> but do not work at full speed or same capability as with Winelib.
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=65" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r936637989">.mw-parser-output .portal{border:solid #aaa 1px;padding:0}.mw-parser-output .portal.tleft{margin:0.5em 1em 0.5em 0}.mw-parser-output .portal.tright{margin:0.5em 0 0.5em 1em}.mw-parser-output .portal>ul{display:table;box-sizing:border-box;padding:0.1em;max-width:175px;background:#f9f9f9;font-size:85%;line-height:110%;font-style:italic;font-weight:bold}.mw-parser-output .portal>ul>li{display:table-row}.mw-parser-output .portal>ul>li>span:first-child{display:table-cell;padding:0.2em;vertical-align:middle;text-align:center}.mw-parser-output .portal>ul>li>span:last-child{display:table-cell;padding:0.2em 0.2em 0.2em 0.3em;vertical-align:middle}</style><div role="navigation" aria-label="Portals" class="noprint portal plainlist tright">
<ul>
<li><span><a href="/wiki/File:Nuvola_apps_ksim.png" class="image"><img alt="icon" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/28px-Nuvola_apps_ksim.png" decoding="async" width="28" height="28" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/42px-Nuvola_apps_ksim.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/56px-Nuvola_apps_ksim.png 2x" data-file-width="128" data-file-height="128" /></a></span><span><a href="/wiki/Portal:Electronics" title="Portal:Electronics">Electronics portal</a></span></li></ul></div>
<ul><li><a href="/wiki/Apple-designed_processors" title="Apple-designed processors">Apple-designed processors</a></li>
<li><a href="/wiki/ARM_big.LITTLE" title="ARM big.LITTLE">ARM big.LITTLE</a> – ARM's heterogeneous computing architecture
<ul><li><a href="/wiki/DynamIQ" class="mw-redirect" title="DynamIQ">DynamIQ</a></li></ul></li>
<li><a href="/wiki/ARM_Accredited_Engineer" title="ARM Accredited Engineer">ARM Accredited Engineer</a> – certification program</li>
<li><a href="/wiki/ARMulator" title="ARMulator">ARMulator</a> – an instruction set simulator</li>
<li><a href="/wiki/Amber_(processor_core)" title="Amber (processor core)">Amber (processor core)</a> – an open-source ARM-compatible processor core</li>
<li><a href="/wiki/AMULET_microprocessor" title="AMULET microprocessor">AMULET microprocessor</a> – an asynchronous implementation of the ARM architecture</li>
<li><a href="/wiki/Comparison_of_ARMv7-A_cores" title="Comparison of ARMv7-A cores">Comparison of ARMv7-A cores</a></li>
<li><a href="/wiki/Comparison_of_ARMv8-A_cores" title="Comparison of ARMv8-A cores">Comparison of ARMv8-A cores</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a> – a 32-register architecture based heavily on a 32-bit ARM</li>
<li><a href="/wiki/Meltdown_(security_vulnerability)" title="Meltdown (security vulnerability)">Meltdown (security vulnerability)</a><sup id="cite_ref-185" class="reference"><a href="#cite_note-185">&#91;183&#93;</a></sup></li>
<li><a href="/wiki/Spectre_(security_vulnerability)" title="Spectre (security vulnerability)">Spectre (security vulnerability)</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=66" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-v8arch-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-v8arch_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-v8arch_1-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-v8arch_1-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-v8arch_1-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-v8arch_1-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Grisenthwaite, Richard (2011). <a rel="nofollow" class="external text" href="https://www.arm.com/files/downloads/ARMv8_Architecture.pdf">"ARMv8-A Technology Preview"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">31 October</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv8-A+Technology+Preview&amp;rft.date=2011&amp;rft.aulast=Grisenthwaite&amp;rft.aufirst=Richard&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Ffiles%2Fdownloads%2FARMv8_Architecture.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.ihi0042d/IHI0042D_aapcs.pdf">"Procedure Call Standard for the ARM Architecture"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Arm_Holdings" title="Arm Holdings">Arm Holdings</a>. 30 November 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">27 May</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Procedure+Call+Standard+for+the+ARM+Architecture&amp;rft.pub=Arm+Holdings&amp;rft.date=2013-11-30&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Ftopic%2Fcom.arm.doc.ihi0042d%2FIHI0042D_aapcs.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-ARM1-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-ARM1_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ARM1_3-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://groups.google.com/group/comp.arch/msg/269fe7defd51f29e">"Some facts about the Acorn RISC Machine"</a> <a href="/wiki/Sophie_Wilson" title="Sophie Wilson">Roger Wilson</a> posting to comp.arch, 2 November 1988. Retrieved 25 May 2007.</span>
</li>
<li id="cite_note-extremetech-3g-territory-4"><span class="mw-cite-backlink">^ <a href="#cite_ref-extremetech-3g-territory_4-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-extremetech-3g-territory_4-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation news">Hachman, Mark (14 October 2002). <a rel="nofollow" class="external text" href="https://www.extremetech.com/extreme/52180-arm-cores-climb-into-3g-territory">"ARM Cores Climb Into 3G Territory"</a>. <i>ExtremeTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 May</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=ExtremeTech&amp;rft.atitle=ARM+Cores+Climb+Into+3G+Territory&amp;rft.date=2002-10-14&amp;rft.aulast=Hachman&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fwww.extremetech.com%2Fextreme%2F52180-arm-cores-climb-into-3g-territory&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><cite class="citation news">Turley, Jim (18 December 2002). <a rel="nofollow" class="external text" href="https://www.embedded.com/electronics-blogs/significant-bits/4024488/The-Two-Percent-Solution">"The Two Percent Solution"</a>. <i>Embedded</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 May</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Embedded&amp;rft.atitle=The+Two+Percent+Solution&amp;rft.date=2002-12-18&amp;rft.aulast=Turley&amp;rft.aufirst=Jim&amp;rft_id=https%3A%2F%2Fwww.embedded.com%2Felectronics-blogs%2Fsignificant-bits%2F4024488%2FThe-Two-Percent-Solution&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.pcworld.com/article/3086249/fujitsu-drops-sparc-turns-to-arm-for-post-k-supercomputer.html">"Fujitsu drops SPARC, turns to ARM for Post-K supercomputer"</a>. 20 June 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">18 December</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Fujitsu+drops+SPARC%2C+turns+to+ARM+for+Post-K+supercomputer&amp;rft.date=2016-06-20&amp;rft_id=http%3A%2F%2Fwww.pcworld.com%2Farticle%2F3086249%2Ffujitsu-drops-sparc-turns-to-arm-for-post-k-supercomputer.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-armv8-a-announcement-7"><span class="mw-cite-backlink">^ <a href="#cite_ref-armv8-a-announcement_7-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-armv8-a-announcement_7-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190101024118/https://www.arm.com/about/newsroom/arm-discloses-technical-details-of-the-next-version-of-the-arm-architecture.php">"ARM Discloses Technical Details Of The Next Version Of The ARM Architecture"</a> (Press release). <a href="/wiki/Arm_Holdings" title="Arm Holdings">Arm Holdings</a>. 27 October 2011. Archived from <a rel="nofollow" class="external text" href="https://www.arm.com/about/newsroom/arm-discloses-technical-details-of-the-next-version-of-the-arm-architecture.php">the original</a> on 1 January 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">20 September</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Discloses+Technical+Details+Of+The+Next+Version+Of+The+ARM+Architecture&amp;rft.pub=Arm+Holdings&amp;rft.date=2011-10-27&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fabout%2Fnewsroom%2Farm-discloses-technical-details-of-the-next-version-of-the-arm-architecture.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/arm-neoverse-n1-platform-accelerating-the-transformation-to-a-scalable-cloud-to-edge-infrastructure">"Announcing the Arm Neoverse N1 Platform"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">8 April</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=Announcing+the+Arm+Neoverse+N1+Platform&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Fip-products%2Fprocessors%2Fb%2Fprocessors-ip-blog%2Fposts%2Farm-neoverse-n1-platform-accelerating-the-transformation-to-a-scalable-cloud-to-edge-infrastructure&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://thesiliconreview.com/magazine/profile/architecting-a-smart-world-and-powering-artificial-intelligence-arm">"Architecting a smart world and powering Artificial Intelligence: Arm"</a>. <i>The Silicon Review</i>. 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">8 April</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Silicon+Review&amp;rft.atitle=Architecting+a+smart+world+and+powering+Artificial+Intelligence%3A+Arm&amp;rft.date=2019&amp;rft_id=https%3A%2F%2Fthesiliconreview.com%2Fmagazine%2Fprofile%2Farchitecting-a-smart-world-and-powering-artificial-intelligence-arm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><cite class="citation web">Ltd, Arm. <a rel="nofollow" class="external text" href="https://www.arm.com/products/silicon-ip-cpu">"Microprocessor Cores and Technology – Arm"</a>. <i>Arm | The Architecture for the Digital World</i><span class="reference-accessdate">. Retrieved <span class="nowrap">8 April</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Arm+%7C+The+Architecture+for+the+Digital+World&amp;rft.atitle=Microprocessor+Cores+and+Technology+%E2%80%93+Arm&amp;rft.aulast=Ltd&amp;rft.aufirst=Arm&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fsilicon-ip-cpu&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://community.arm.com/iot/b/internet-of-things/posts/enabling-mass-iot-connectivity-as-arm-partners-ship-100-billion-chips">"Enabling Mass IoT connectivity as Arm partners ship 100 billion chips"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">8 April</span> 2020</span>. <q>the cumulative deployment of 100 billion chips, half of which shipped in the last four years. [..] why not a trillion or more? That is our target, seeing a trillion connected devices deployed over the next two decades.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=Enabling+Mass+IoT+connectivity+as+Arm+partners+ship+100+billion+chips&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fiot%2Fb%2Finternet-of-things%2Fposts%2Fenabling-mass-iot-connectivity-as-arm-partners-ship-100-billion-chips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><cite class="citation web">Ltd, Arm. <a rel="nofollow" class="external text" href="https://www.arm.com/products/silicon-ip-cpu">"Microprocessor Cores and Technology – Arm"</a>. <i>Arm | The Architecture for the Digital World</i><span class="reference-accessdate">. Retrieved <span class="nowrap">8 April</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Arm+%7C+The+Architecture+for+the+Digital+World&amp;rft.atitle=Microprocessor+Cores+and+Technology+%E2%80%93+Arm&amp;rft.aulast=Ltd&amp;rft.aufirst=Arm&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fsilicon-ip-cpu&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.icinsights.com/news/bulletins/MCU-Market-On-Migration-Path-To-32bit-And-ARMbased-Devices/">"MCU Market on Migration Path to 32-bit and ARM-based Devices: 32-bit tops in sales; 16-bit leads in unit shipments"</a>. IC Insights. 25 April 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">1 July</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=MCU+Market+on+Migration+Path+to+32-bit+and+ARM-based+Devices%3A+32-bit+tops+in+sales%3B+16-bit+leads+in+unit+shipments&amp;rft.pub=IC+Insights&amp;rft.date=2013-04-25&amp;rft_id=http%3A%2F%2Fwww.icinsights.com%2Fnews%2Fbulletins%2FMCU-Market-On-Migration-Path-To-32bit-And-ARMbased-Devices%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><cite class="citation web">Turley, Jim (2002). <a rel="nofollow" class="external text" href="https://www.embedded.com/electronics-blogs/significant-bits/4024488/The-Two-Percent-Solution">"The Two Percent Solution"</a>. embedded.com.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Two+Percent+Solution&amp;rft.pub=embedded.com&amp;rft.date=2002&amp;rft.aulast=Turley&amp;rft.aufirst=Jim&amp;rft_id=https%3A%2F%2Fwww.embedded.com%2Felectronics-blogs%2Fsignificant-bits%2F4024488%2FThe-Two-Percent-Solution&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2011/02/01/arm_holdings_q4_2010_numbers/">"ARM Holdings eager for PC and server expansion"</a>. 1 February 2011.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Holdings+eager+for+PC+and+server+expansion&amp;rft.date=2011-02-01&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2F2011%2F02%2F01%2Farm_holdings_q4_2010_numbers%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><cite class="citation web">Kerry McGuire Balanza (11 May 2010). <a rel="nofollow" class="external text" href="https://community.arm.com/groups/internet-of-things/blog/2010/05/11/arm-from-zero-to-billions-in-25-short-years">"ARM from zero to billions in 25 short years"</a>. <a href="/wiki/Arm_Holdings" title="Arm Holdings">Arm Holdings</a><span class="reference-accessdate">. Retrieved <span class="nowrap">8 November</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+from+zero+to+billions+in+25+short+years&amp;rft.pub=Arm+Holdings&amp;rft.date=2010-05-11&amp;rft.au=Kerry+McGuire+Balanza&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fgroups%2Finternet-of-things%2Fblog%2F2010%2F05%2F11%2Farm-from-zero-to-billions-in-25-short-years&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><cite class="citation book"><a href="/wiki/VLSI_Technology" title="VLSI Technology">VLSI Technology, Inc.</a> (1990). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=UswmAAAAMAAJ"><i>Acorn RISC Machine Family Data Manual</i></a>. <a href="/wiki/Prentice-Hall" class="mw-redirect" title="Prentice-Hall">Prentice-Hall</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9780137816187" title="Special:BookSources/9780137816187"><bdi>9780137816187</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Acorn+RISC+Machine+Family+Data+Manual&amp;rft.pub=Prentice-Hall&amp;rft.date=1990&amp;rft.isbn=9780137816187&amp;rft.au=VLSI+Technology%2C+Inc.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DUswmAAAAMAAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><cite class="citation audio-visual"><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=hrj-EEnsacQ"><i>Acorn Archimedes Promotion from 1987</i></a>. 1987.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Acorn+Archimedes+Promotion+from+1987&amp;rft.date=1987&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3Dhrj-EEnsacQ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><cite class="citation news">Manners, David (29 April 1998). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120729024818/http://www.electronicsweekly.com/Articles/29/04/1998/7242/ARM39s-way.htm">"ARM's way"</a>. <i><a href="/wiki/Electronics_Weekly" title="Electronics Weekly">Electronics Weekly</a></i>. Archived from <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/Articles/29/04/1998/7242/ARM39s-way.htm">the original</a> on 29 July 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">26 October</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=ARM%27s+way&amp;rft.date=1998-04-29&amp;rft.au=Manners%2C+David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2FArticles%2F29%2F04%2F1998%2F7242%2FARM39s-way.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><cite class="citation audio-visual"><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=D4nWLIeBuf4"><i>Sophie Wilson at Alt Party 2009 (Part 3/8)</i></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Sophie+Wilson+at+Alt+Party+2009+%28Part+3%2F8%29&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3DD4nWLIeBuf4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-informit-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-informit_21-0">^</a></b></span> <span class="reference-text"><cite class="citation book">Chisnall, David (23 August 2010). <a rel="nofollow" class="external text" href="https://www.informit.com/articles/article.aspx?p=1620207"><i>Understanding ARM Architectures</i></a><span class="reference-accessdate">. Retrieved <span class="nowrap">26 May</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Understanding+ARM+Architectures&amp;rft.date=2010-08-23&amp;rft.au=Chisnall%2C+David&amp;rft_id=https%3A%2F%2Fwww.informit.com%2Farticles%2Farticle.aspx%3Fp%3D1620207&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><cite class="citation book">Furber, Stephen B. (2000). <a href="/wiki/ARM_system-on-chip_architecture" class="mw-redirect" title="ARM system-on-chip architecture"><i>ARM system-on-chip architecture</i></a>. Boston: Addison-Wesley. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-201-67519-6" title="Special:BookSources/0-201-67519-6"><bdi>0-201-67519-6</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=ARM+system-on-chip+architecture&amp;rft.place=Boston&amp;rft.pub=Addison-Wesley&amp;rft.date=2000&amp;rft.isbn=0-201-67519-6&amp;rft.au=Furber%2C+Stephen+B.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-zdnet_wouldbe-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-zdnet_wouldbe_23-0">^</a></b></span> <span class="reference-text"><cite class="citation news">Goodwins, Rupert (4 December 2010). <a rel="nofollow" class="external text" href="https://www.zdnet.com/pictures/intels-victims-eight-would-be-giant-killers/">"Intel's victims: Eight would-be giant killers"</a>. <i><a href="/wiki/ZDNet" title="ZDNet">ZDNet</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">7 March</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=ZDNet&amp;rft.atitle=Intel%27s+victims%3A+Eight+would-be+giant+killers&amp;rft.date=2010-12-04&amp;rft.au=Goodwins%2C+Rupert&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Fpictures%2Fintels-victims-eight-would-be-giant-killers%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=hrj-EEnsacQ"><span class="plainlinks">Acorn Archimedes Promotion from 1987</span></a> on <a href="/wiki/YouTube" title="YouTube">YouTube</a></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><cite class="citation web">Richard Murray. <a rel="nofollow" class="external text" href="https://www.heyrick.co.uk/assembler/32bit.html">"32&#160;bit operation"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=32+bit+operation&amp;rft.au=Richard+Murray&amp;rft_id=https%3A%2F%2Fwww.heyrick.co.uk%2Fassembler%2F32bit.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Markus_Levy,_Convergence_Promotions-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-Markus_Levy,_Convergence_Promotions_26-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Levy, Markus. <a rel="nofollow" class="external text" href="http://www.reds.ch/share/cours/ReCo/documents/TheHistoryOfTheArmArchitecture.pdf">"The History of The ARM Architecture: From Inception to IPO"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">14 March</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+History+of+The+ARM+Architecture%3A+From+Inception+to+IPO&amp;rft.au=Levy%2C+Markus&amp;rft_id=http%3A%2F%2Fwww.reds.ch%2Fshare%2Fcours%2FReCo%2Fdocuments%2FTheHistoryOfTheArmArchitecture.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Chattopadhyay2010-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-Chattopadhyay2010_27-0">^</a></b></span> <span class="reference-text"><cite class="citation book">Santanu Chattopadhyay (1 January 2010). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=4Bir9Kw059gC&amp;pg=PA9"><i>Embedded System Design</i></a>. PHI Learning Pvt. Ltd. p.&#160;9. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-81-203-4024-4" title="Special:BookSources/978-81-203-4024-4"><bdi>978-81-203-4024-4</bdi></a><span class="reference-accessdate">. Retrieved <span class="nowrap">15 March</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Embedded+System+Design&amp;rft.pages=9&amp;rft.pub=PHI+Learning+Pvt.+Ltd.&amp;rft.date=2010-01-01&amp;rft.isbn=978-81-203-4024-4&amp;rft.au=Santanu+Chattopadhyay&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D4Bir9Kw059gC%26pg%3DPA9&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.arm.com/about/company-profile/milestones.php">ARM milestones</a>, ARM company website. Retrieved 8 April 2015</span>
</li>
<li id="cite_note-andrews-co-verification-of-hardware-and-software-for-ARM-SoC-design-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-andrews-co-verification-of-hardware-and-software-for-ARM-SoC-design_29-0">^</a></b></span> <span class="reference-text"><cite class="citation book">Andrews, Jason (2005). "3 SoC Verification Topics for the ARM Architecture". <i>Co-verification of hardware and software for ARM SoC design</i>. Oxford, UK: <a href="/wiki/Elsevier" title="Elsevier">Elsevier</a>. p.&#160;69. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7506-7730-9" title="Special:BookSources/0-7506-7730-9"><bdi>0-7506-7730-9</bdi></a>. <q>ARM started as a branch of Acorn Computer in Cambridge, England, with the formation of a joint venture between Acorn, Apple and VLSI Technology. A team of twelve employees produced the design of the first ARM microprocessor between 1983 and 1985.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=3+SoC+Verification+Topics+for+the+ARM+Architecture&amp;rft.btitle=Co-verification+of+hardware+and+software+for+ARM+SoC+design&amp;rft.place=Oxford%2C+UK&amp;rft.pages=69&amp;rft.pub=Elsevier&amp;rft.date=2005&amp;rft.isbn=0-7506-7730-9&amp;rft.aulast=Andrews&amp;rft.aufirst=Jason&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-latimes_apple_to_join_acorn-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-latimes_apple_to_join_acorn_30-0">^</a></b></span> <span class="reference-text"><cite class="citation news">Weber, Jonathan (28 November 1990). <a rel="nofollow" class="external text" href="https://articles.latimes.com/1990-11-28/business/fi-4993_1_arm-chips">"Apple to Join Acorn, VLSI in Chip-Making Venture"</a>. <i>Los Angeles Times</i>. Los Angeles<span class="reference-accessdate">. Retrieved <span class="nowrap">6 February</span> 2012</span>. <q>Apple has invested about $3 million (roughly 1.5 million pounds) for a 30% interest in the company, dubbed Advanced Risc Machines Ltd. (ARM) [...]</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Los+Angeles+Times&amp;rft.atitle=Apple+to+Join+Acorn%2C+VLSI+in+Chip-Making+Venture&amp;rft.date=1990-11-28&amp;rft.au=Weber%2C+Jonathan&amp;rft_id=https%3A%2F%2Farticles.latimes.com%2F1990-11-28%2Fbusiness%2Ffi-4993_1_arm-chips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.arm.com/miscPDFs/3822.pdf">"ARM Corporate Backgrounder"</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20061004150423/https://www.arm.com/miscPDFs/3822.pdf">Archived</a> 4 October 2006 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, <i>ARM Technology</i>.</span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text">Montanaro, James et al. (1997). <a rel="nofollow" class="external text" href="https://www.hpl.hp.com/hpjournal/dtj/vol9num1/vol9num1art5.pdf">"A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor"</a>. <i>Digital Technical Journal</i>, vol. 9, no. 1. pp. 49&#8211;62.</span>
</li>
<li id="cite_note-deMone-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-deMone_33-0">^</a></b></span> <span class="reference-text"><cite class="citation web">DeMone, Paul (9 November 2000). <a rel="nofollow" class="external text" href="https://www.realworldtech.com/arms-race/">"ARM's Race to Embedded World Domination"</a>. <i>Real World Technologies</i><span class="reference-accessdate">. Retrieved <span class="nowrap">6 October</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Real+World+Technologies&amp;rft.atitle=ARM%27s+Race+to+Embedded+World+Domination&amp;rft.date=2000-11-09&amp;rft.aulast=DeMone&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.realworldtech.com%2Farms-race%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.technologyreview.com/article/418585/march-of-the-machines/">"March of the Machines"</a>. <i>technologyreview.com</i>. <a href="/wiki/MIT_Technology_Review" title="MIT Technology Review">MIT Technology Review</a>. 20 April 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">6 October</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=technologyreview.com&amp;rft.atitle=March+of+the+Machines&amp;rft.date=2010-04-20&amp;rft_id=https%3A%2F%2Fwww.technologyreview.com%2Farticle%2F418585%2Fmarch-of-the-machines%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Krazit-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-Krazit_35-0">^</a></b></span> <span class="reference-text"><cite class="citation news">Krazit, Tom (3 April 2006). <a rel="nofollow" class="external text" href="https://news.cnet.com/ARMed-for-the-living-room/2100-1006_3-6056729.html">"ARMed for the living room"</a>. <i>CNet.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=CNet.com&amp;rft.atitle=ARMed+for+the+living+room&amp;rft.date=2006-04-03&amp;rft.aulast=Krazit&amp;rft.aufirst=Tom&amp;rft_id=https%3A%2F%2Fnews.cnet.com%2FARMed-for-the-living-room%2F2100-1006_3-6056729.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-popular-36"><span class="mw-cite-backlink">^ <a href="#cite_ref-popular_36-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-popular_36-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation journal">Fitzpatrick, J. (2011). <a rel="nofollow" class="external text" href="http://cacm.acm.org/magazines/2011/5/107684-an-interview-with-steve-furber/fulltext">"An Interview with Steve Furber"</a>. <i><a href="/wiki/Communications_of_the_ACM" title="Communications of the ACM">Communications of the ACM</a></i>. <b>54</b> (5): 34. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F1941487.1941501">10.1145/1941487.1941501</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Communications+of+the+ACM&amp;rft.atitle=An+Interview+with+Steve+Furber&amp;rft.volume=54&amp;rft.issue=5&amp;rft.pages=34&amp;rft.date=2011&amp;rft_id=info%3Adoi%2F10.1145%2F1941487.1941501&amp;rft.aulast=Fitzpatrick&amp;rft.aufirst=J.&amp;rft_id=http%3A%2F%2Fcacm.acm.org%2Fmagazines%2F2011%2F5%2F107684-an-interview-with-steve-furber%2Ffulltext&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><cite class="citation web">Tracy Robinson (12 February 2014). <a rel="nofollow" class="external text" href="https://community.arm.com/community/news/blog/2014/02/12/celebrating-50-billion-shipped-arm-powered-chips">"Celebrating 50 Billion shipped ARM-powered Chips"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Celebrating+50+Billion+shipped+ARM-powered+Chips&amp;rft.date=2014-02-12&amp;rft.au=Tracy+Robinson&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fcommunity%2Fnews%2Fblog%2F2014%2F02%2F12%2Fcelebrating-50-billion-shipped-arm-powered-chips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><cite class="citation web">Sarah Murry (3 March 2014). <a rel="nofollow" class="external text" href="https://www.broadcom.com/blog/chip-design/arms-reach-50-billion-chip-milestone-video/">"ARM's Reach: 50 Billion Chip Milestone"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM%27s+Reach%3A+50+Billion+Chip+Milestone&amp;rft.date=2014-03-03&amp;rft.au=Sarah+Murry&amp;rft_id=https%3A%2F%2Fwww.broadcom.com%2Fblog%2Fchip-design%2Farms-reach-50-billion-chip-milestone-video%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><cite class="citation news">Brown, Eric (2009). <a rel="nofollow" class="external text" href="https://archive.is/20130103181613/http://www.linuxfordevices.com/c/a/News/Always-Innovating-Touch-Book/">"ARM netbook ships with detachable tablet"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.linuxfordevices.com/c/a/News/Always-Innovating-Touch-Book/">the original</a> on 3 January 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">19 August</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=ARM+netbook+ships+with+detachable+tablet&amp;rft.date=2009&amp;rft.aulast=Brown&amp;rft.aufirst=Eric&amp;rft_id=http%3A%2F%2Fwww.linuxfordevices.com%2Fc%2Fa%2FNews%2FAlways-Innovating-Touch-Book%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><cite class="citation news">McGrath, Dylan (18 July 2011). <a rel="nofollow" class="external text" href="https://eetimes.com/electronics-news/4217951/IHS--ARM-ICs-to-be-in-23--of-laptops-in-2015">"IHS: ARM ICs to be in 23% of laptops in 2015"</a>. <i>EE Times</i><span class="reference-accessdate">. Retrieved <span class="nowrap">20 July</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EE+Times&amp;rft.atitle=IHS%3A+ARM+ICs+to+be+in+23%25+of+laptops+in+2015&amp;rft.date=2011-07-18&amp;rft.aulast=McGrath&amp;rft.aufirst=Dylan&amp;rft_id=https%3A%2F%2Feetimes.com%2Felectronics-news%2F4217951%2FIHS--ARM-ICs-to-be-in-23--of-laptops-in-2015&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><cite class="citation news">Peter Clarke (7 January 2016). <a rel="nofollow" class="external text" href="https://www.eetimes.com/document.asp?doc_id=1328624&amp;">"Amazon Now Sells Own ARM chips"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Amazon+Now+Sells+Own+ARM+chips&amp;rft.date=2016-01-07&amp;rft.au=Peter+Clarke&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1328624%26&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="https://www.macom.com/about/news-and-events/press-release-archive/row-col1/news--event-archive/macom-successfully-completes-a-1">"MACOM Successfully Completes Acquisition of AppliedMicro"</a> (Press release). 26 January 2017.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=MACOM+Successfully+Completes+Acquisition+of+AppliedMicro&amp;rft.date=2017-01-26&amp;rft_id=https%3A%2F%2Fwww.macom.com%2Fabout%2Fnews-and-events%2Fpress-release-archive%2Frow-col1%2Fnews--event-archive%2Fmacom-successfully-completes-a-1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><cite class="citation web">Frumusanu, Andrei. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/10366/arm-built-on-cortex-license">"ARM Details Built on ARM Cortex Technology License"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 May</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=ARM+Details+Built+on+ARM+Cortex+Technology+License&amp;rft.aulast=Frumusanu&amp;rft.aufirst=Andrei&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F10366%2Farm-built-on-cortex-license&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><cite class="citation web">Cutress, Dr Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14644/arm-flexible-access-design-the-soc-before-spending-money">"Arm Flexible Access: Design the SoC Before Spending Money"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">9 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Arm+Flexible+Access%3A+Design+the+SoC+Before+Spending+Money&amp;rft.aulast=Cutress&amp;rft.aufirst=Dr+Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14644%2Farm-flexible-access-design-the-soc-before-spending-money&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><cite class="citation web">Ltd, Arm. <a rel="nofollow" class="external text" href="https://www.arm.com/products/flexible-access/faqs">"Arm Flexible Access Frequently Asked Questions"</a>. <i>Arm | The Architecture for the Digital World</i><span class="reference-accessdate">. Retrieved <span class="nowrap">9 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Arm+%7C+The+Architecture+for+the+Digital+World&amp;rft.atitle=Arm+Flexible+Access+Frequently+Asked+Questions&amp;rft.aulast=Ltd&amp;rft.aufirst=Arm&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fflexible-access%2Ffaqs&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><cite class="citation web">Nolting, Stephan. <a rel="nofollow" class="external text" href="https://opencores.org/websvn,filedetails?repname=storm_core&amp;path=%2Fstorm_core%2Ftrunk%2Fdoc%2FSTORM+CORE+datasheet.pdf">"STORM CORE Processor System"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/OpenCores" title="OpenCores">OpenCores</a><span class="reference-accessdate">. Retrieved <span class="nowrap">1 April</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=STORM+CORE+Processor+System&amp;rft.pub=OpenCores&amp;rft.aulast=Nolting&amp;rft.aufirst=Stephan&amp;rft_id=https%3A%2F%2Fopencores.org%2Fwebsvn%2Cfiledetails%3Frepname%3Dstorm_core%26path%3D%252Fstorm_core%252Ftrunk%252Fdoc%252FSTORM%2BCORE%2Bdatasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.github.com/krevanth/ZAP">"krevanth/ZAP"</a>. <i>GitHub</i><span class="reference-accessdate">. Retrieved <span class="nowrap">13 October</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=krevanth%2FZAP&amp;rft_id=https%3A%2F%2Fwww.github.com%2Fkrevanth%2FZAP&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-m/cortex-m23-processor.php">"Cortex-M23 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">27 October</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-M23+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-m%2Fcortex-m23-processor.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-m/cortex-m33-processor.php">"Cortex-M33 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">27 October</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-M33+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-m%2Fcortex-m33-processor.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/about/newsroom/armv8-m-architecture-simplifies-security-for-smart-embedded-devices.php">"ARMv8-M Architecture Simplifies Security for Smart Embedded"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">10 November</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv8-M+Architecture+Simplifies+Security+for+Smart+Embedded&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fabout%2Fnewsroom%2Farmv8-m-architecture-simplifies-security-for-smart-embedded-devices.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/instruction-set-architectures/armv8-r-architecture.php">"ARMv8-R Architecture"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv8-R+Architecture&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Finstruction-set-architectures%2Farmv8-r-architecture.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://arm.com/files/pdf/ARMv8R__Architecture_Oct13.pdf">"ARM Cortex-R Architecture"</a> <span class="cs1-format">(PDF)</span>. Arm Holdings. October 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">1 February</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Cortex-R+Architecture&amp;rft.pub=Arm+Holdings&amp;rft.date=2013-10&amp;rft_id=https%3A%2F%2Farm.com%2Ffiles%2Fpdf%2FARMv8R&#95;_Architecture_Oct13.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><cite class="citation news">Smith, Ryan (20 September 2016). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/10690/arm-announces-the-cortexr52-cpu-deterministic-safe-for-adas-more">"ARM Announces Cortex-R52 CPU: Deterministic &amp; Safe, for ADAS &amp; More"</a>. Anandtech.com<span class="reference-accessdate">. Retrieved <span class="nowrap">20 September</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=ARM+Announces+Cortex-R52+CPU%3A+Deterministic+%26+Safe%2C+for+ADAS+%26+More&amp;rft.date=2016-09-20&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F10690%2Farm-announces-the-cortexr52-cpu-deterministic-safe-for-adas-more&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://developer.arm.com/ip-products/processors/cortex-a/cortex-a32">"Cortex-A32 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">10 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A32+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fip-products%2Fprocessors%2Fcortex-a%2Fcortex-a32&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Cortex-A35_Processor-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-Cortex-A35_Processor_57-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-a/cortex-a35-processor.php">"Cortex-A35 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">10 November</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A35+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a35-processor.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-cortex-a50_announce-58"><span class="mw-cite-backlink">^ <a href="#cite_ref-cortex-a50_announce_58-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cortex-a50_announce_58-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="https://www.arm.com/about/newsroom/arm-launches-cortex-a50-series-the-worlds-most-energy-efficient-64-bit-processors.php">"ARM Launches Cortex-A50 Series, the World's Most Energy-Efficient 64-bit Processors"</a> (Press release). <a href="/wiki/Arm_Holdings" title="Arm Holdings">Arm Holdings</a><span class="reference-accessdate">. Retrieved <span class="nowrap">31 October</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Launches+Cortex-A50+Series%2C+the+World%27s+Most+Energy-Efficient+64-bit+Processors&amp;rft.pub=Arm+Holdings&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fabout%2Fnewsroom%2Farm-launches-cortex-a50-series-the-worlds-most-energy-efficient-64-bit-processors.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-a/cortex-a72-processor.php">"Cortex-A72 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A72+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a72-processor.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-a/cortex-a73-processor.php">"Cortex-A73 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">2 June</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A73+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a73-processor.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/instruction-set-architectures/armv8-architecture.php">"ARMv8-A Architecture"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv8-A+Architecture&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Finstruction-set-architectures%2Farmv8-architecture.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.arm.com/files/downloads/ARMv8_Architecture.pdf">ARMv8 Architecture Technology Preview (Slides); Arm Holdings.</a></span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://semiaccurate.com/2014/06/03/cavium-thunder-x-ups-arm-core-count-48-single-chip/">"Cavium Thunder X ups the ARM core count to 48 on a single chip"</a>. <a href="/wiki/SemiAccurate" title="SemiAccurate">SemiAccurate</a>. 3 June 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cavium+Thunder+X+ups+the+ARM+core+count+to+48+on+a+single+chip&amp;rft.pub=SemiAccurate&amp;rft.date=2014-06-03&amp;rft_id=https%3A%2F%2Fsemiaccurate.com%2F2014%2F06%2F03%2Fcavium-thunder-x-ups-arm-core-count-48-single-chip%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-64">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20151016102603/http://finance.yahoo.com/news/cavium-supercomputing-2014-120500860.html">"Cavium at Supercomputing 2014"</a>. <i>Yahoo Finance</i>. 17 November 2014. Archived from <a rel="nofollow" class="external text" href="https://finance.yahoo.com/news/cavium-supercomputing-2014-120500860.html">the original</a> on 16 October 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">15 January</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Yahoo+Finance&amp;rft.atitle=Cavium+at+Supercomputing+2014&amp;rft.date=2014-11-17&amp;rft_id=https%3A%2F%2Ffinance.yahoo.com%2Fnews%2Fcavium-supercomputing-2014-120500860.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.eweek.com/servers/cray-to-evaluate-arm-chips-in-its-supercomputers.html">"Cray to Evaluate ARM Chips in Its Supercomputers"</a>. <i>eWeek</i>. 17 November 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eWeek&amp;rft.atitle=Cray+to+Evaluate+ARM+Chips+in+Its+Supercomputers&amp;rft.date=2014-11-17&amp;rft_id=https%3A%2F%2Fwww.eweek.com%2Fservers%2Fcray-to-evaluate-arm-chips-in-its-supercomputers.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-66">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/9781/samsung-announces-exynos-8890-with-cat1213-modem-and-custom-cpu">"Samsung Announces Exynos 8890 with Cat.12/13 Modem and Custom CPU"</a>. <i>AnandTech</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Samsung+Announces+Exynos+8890+with+Cat.12%2F13+Modem+and+Custom+CPU&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F9781%2Fsamsung-announces-exynos-8890-with-cat1213-modem-and-custom-cpu&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://developer.arm.com/ip-products/processors/cortex-a/cortex-a34">"Cortex-A34 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">10 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A34+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fip-products%2Fprocessors%2Fcortex-a%2Fcortex-a34&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://reviews.llvm.org/D21500">"D21500 &#91;AARCH64&#93; Add support for Broadcom Vulcan"</a>. <i>reviews.llvm.org</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=reviews.llvm.org&amp;rft.atitle=D21500+%5BAARCH64%5D+Add+support+for+Broadcom+Vulcan&amp;rft_id=https%3A%2F%2Freviews.llvm.org%2FD21500&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://developer.arm.com/products/processors/cortex-a/cortex-a55">"Cortex-A55 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">29 May</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A55+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a55&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-70"><span class="mw-cite-backlink"><b><a href="#cite_ref-70">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://developer.arm.com/products/processors/cortex-a/cortex-a75">"Cortex-A75 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">29 May</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A75+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a75&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://developer.arm.com/products/processors/cortex-a/cortex-a76">"Cortex-A76 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">11 October</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A76+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a76&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text"><cite class="citation web">Berenice Mann (April 2017). <a rel="nofollow" class="external text" href="https://community.arm.com/processors/b/blog/posts/arm-architecture-armv8-2-a-evolution-and-delivery">"Arm Architecture – Armv8.2-A evolution and delivery"</a>. <i>community.ARM.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.ARM.com&amp;rft.atitle=Arm+Architecture+%E2%80%93+Armv8.2-A+evolution+and+delivery&amp;rft.date=2017-04&amp;rft.au=Berenice+Mann&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fprocessors%2Fb%2Fblog%2Fposts%2Farm-architecture-armv8-2-a-evolution-and-delivery&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><cite class="citation web">Frumusanu, Andrei. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14645/samsung-announces-exynos-9825-first-7nm-euv-silicon-chip">"Samsung Announces the Exynos 9825 SoC: First 7nm EUV Silicon Chip"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">11 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Samsung+Announces+the+Exynos+9825+SoC%3A+First+7nm+EUV+Silicon+Chip&amp;rft.aulast=Frumusanu&amp;rft.aufirst=Andrei&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14645%2Fsamsung-announces-exynos-9825-first-7nm-euv-silicon-chip&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="#cite_ref-74">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://images.firstxw.com/view/230119.html">"Fujitsu began to produce Japan's billions of super-calculations with the strongest ARM processor A64FX"</a>. <i>China IT News</i><span class="reference-accessdate">. Retrieved <span class="nowrap">17 August</span> 2019</span>. <q>ARMv8 SVE (Scalable Vector Extension) chip, which uses 512bit floating point.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=China+IT+News&amp;rft.atitle=Fujitsu+began+to+produce+Japan%27s+billions+of+super-calculations+with+the+strongest+ARM+processor+A64FX&amp;rft_id=http%3A%2F%2Fimages.firstxw.com%2Fview%2F230119.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-75">^</a></b></span> <span class="reference-text"><cite class="citation web">Ltd, Arm. <a rel="nofollow" class="external text" href="https://www.arm.com/products/silicon-ip-cpu/cortex-a/cortex-a65ae">"Cortex-A65AE – Arm"</a>. <i>Arm | The Architecture for the Digital World</i><span class="reference-accessdate">. Retrieved <span class="nowrap">8 April</span> 2020</span>. <q>can execute two-threads in parallel on each cycle. Each thread can be at different exception levels and run different operating systems.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Arm+%7C+The+Architecture+for+the+Digital+World&amp;rft.atitle=Cortex-A65AE+%E2%80%93+Arm&amp;rft.aulast=Ltd&amp;rft.aufirst=Arm&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fsilicon-ip-cpu%2Fcortex-a%2Fcortex-a65ae&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-76">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.faqs/attached/6745/0141_5linecard.pdf">"Line Card"</a> <span class="cs1-format">(PDF)</span>. 2003<span class="reference-accessdate">. Retrieved <span class="nowrap">1 October</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Line+Card&amp;rft.date=2003&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Ftopic%2Fcom.arm.doc.faqs%2Fattached%2F6745%2F0141_5linecard.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-77">^</a></b></span> <span class="reference-text"><cite class="citation magazine">Parrish, Kevin (14 July 2011). <a rel="nofollow" class="external text" href="https://www.eetimes.com/electronics-news/4217840/Million-ARM-cores-brain-simulator">"One Million ARM Cores Linked to Simulate Brain"</a>. <i>EE Times</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2 August</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EE+Times&amp;rft.atitle=One+Million+ARM+Cores+Linked+to+Simulate+Brain&amp;rft.date=2011-07-14&amp;rft.aulast=Parrish&amp;rft.aufirst=Kevin&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Felectronics-news%2F4217840%2FMillion-ARM-cores-brain-simulator&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-78">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://infocenter.arm.com/help/index.jsp">http://infocenter.arm.com/help/index.jsp</a></span>
</li>
<li id="cite_note-Chdddhea-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-Chdddhea_79-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204j/Chdddhea.html">"Processor mode"</a>. <a href="/wiki/Arm_Holdings" title="Arm Holdings">Arm Holdings</a><span class="reference-accessdate">. Retrieved <span class="nowrap">26 March</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Processor+mode&amp;rft.pub=Arm+Holdings&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.dui0204j%2FChdddhea.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-2012-lpc-arm-zyngier-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-2012-lpc-arm-zyngier_80-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.linuxplumbersconf.org/2012/wp-content/uploads/2012/09/2012-lpc-arm-zyngier.pdf">"KVM/ARM"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">3 April</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=KVM%2FARM&amp;rft_id=http%3A%2F%2Fwww.linuxplumbersconf.org%2F2012%2Fwp-content%2Fuploads%2F2012%2F09%2F2012-lpc-arm-zyngier.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-81"><span class="mw-cite-backlink"><b><a href="#cite_ref-81">^</a></b></span> <span class="reference-text"><cite class="citation web">Brash, David (August 2010). <a rel="nofollow" class="external text" href="http://www.hotchips.org/wp-content/uploads/hc_archives/hc22/HC22.23.220-1-Brash-ARMv7A.pdf">"Extensions to the ARMv7-A Architecture"</a> <span class="cs1-format">(PDF)</span>. ARM Ltd<span class="reference-accessdate">. Retrieved <span class="nowrap">6 June</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Extensions+to+the+ARMv7-A+Architecture&amp;rft.pub=ARM+Ltd.&amp;rft.date=2010-08&amp;rft.aulast=Brash&amp;rft.aufirst=David&amp;rft_id=http%3A%2F%2Fwww.hotchips.org%2Fwp-content%2Fuploads%2Fhc_archives%2Fhc22%2FHC22.23.220-1-Brash-ARMv7A.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-82"><span class="mw-cite-backlink"><b><a href="#cite_ref-82">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka15414.html">"How does the ARM Compiler support unaligned accesses?"</a>. 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">5 October</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=How+does+the+ARM+Compiler+support+unaligned+accesses%3F&amp;rft.date=2011&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.faqs%2Fka15414.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-83"><span class="mw-cite-backlink"><b><a href="#cite_ref-83">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.heyrick.co.uk/armwiki/Unaligned_data_access">"Unaligned data access"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">5 October</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Unaligned+data+access&amp;rft_id=http%3A%2F%2Fwww.heyrick.co.uk%2Farmwiki%2FUnaligned_data_access&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-M0-TRM-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-M0-TRM_84-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0432c/DDI0432C_cortex_m0_r0p0_trm.pdf">Cortex-M0 r0p0 Technical Reference Manual; Arm Holdings.</a></span>
</li>
<li id="cite_note-85"><span class="mw-cite-backlink"><b><a href="#cite_ref-85">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://arm.com/download/download.tm?pv=1111932">"ARMv7-M Architecture Reference Manual; Arm Holdings"</a>. arm.com<span class="reference-accessdate">. Retrieved <span class="nowrap">19 January</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv7-M+Architecture+Reference+Manual%3B+Arm+Holdings&amp;rft.pub=arm.com&amp;rft_id=https%3A%2F%2Farm.com%2Fdownload%2Fdownload.tm%3Fpv%3D1111932&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-ARMv7-AR-Ref-86"><span class="mw-cite-backlink">^ <a href="#cite_ref-ARMv7-AR-Ref_86-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ARMv7-AR-Ref_86-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://silver.arm.com/download/download.tm?pv=1199569">"ARMv7-A and ARMv7-R Architecture Reference Manual; Arm Holdings"</a>. arm.com<span class="reference-accessdate">. Retrieved <span class="nowrap">19 January</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv7-A+and+ARMv7-R+Architecture+Reference+Manual%3B+Arm+Holdings&amp;rft.pub=arm.com&amp;rft_id=https%3A%2F%2Fsilver.arm.com%2Fdownload%2Fdownload.tm%3Fpv%3D1199569&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-87">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0290g/I27695.html">"ARM Information Center"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Information+Center&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0290g%2FI27695.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-88">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/condition-codes-1-condition-flags-and-codes">"Condition Codes 1: Condition flags and codes"</a>. <i>ARM Community</i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 September</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+Community&amp;rft.atitle=Condition+Codes+1%3A+Condition+flags+and+codes&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Fip-products%2Fprocessors%2Fb%2Fprocessors-ip-blog%2Fposts%2Fcondition-codes-1-condition-flags-and-codes&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-89"><span class="mw-cite-backlink"><b><a href="#cite_ref-89">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0214b/ch09s01s02.html">"9.1.2. Instruction cycle counts"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=9.1.2.+Instruction+cycle+counts&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0214b%2Fch09s01s02.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-90">^</a></b></span> <span class="reference-text">
<a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0314h/Babdadfc.html">"CoreSight Components: About the Debug Access Port"</a>.</span>
</li>
<li id="cite_note-91"><span class="mw-cite-backlink"><b><a href="#cite_ref-91">^</a></b></span> <span class="reference-text">
<a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dai0179b/ar01s01s03.html">"The Cortex-M3: Debug Access Port (DAP)"</a>.</span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text">
Mike Anderson.
<a rel="nofollow" class="external text" href="https://elinux.org/images/7/7f/Manderson5.pdf">"Understanding ARM HW Debug Options"</a>.</span>
</li>
<li id="cite_note-93"><span class="mw-cite-backlink"><b><a href="#cite_ref-93">^</a></b></span> <span class="reference-text">
<a rel="nofollow" class="external text" href="http://www.keil.com/support/man/docs/dapdebug/dapdebug_introduction.htm">"CMSIS-DAP Debugger User's Guide"</a>.</span>
</li>
<li id="cite_note-94"><span class="mw-cite-backlink"><b><a href="#cite_ref-94">^</a></b></span> <span class="reference-text">
<a rel="nofollow" class="external text" href="https://www.nimblemachines.com/cmsis-dap/">"CMSIS-DAP"</a>.</span>
</li>
<li id="cite_note-95"><span class="mw-cite-backlink"><b><a href="#cite_ref-95">^</a></b></span> <span class="reference-text">
<a rel="nofollow" class="external text" href="https://electronics.stackexchange.com/questions/405134/swdap-vs-cmsis-dap-vs-daplink">"SWDAP vs CMSIS-DAP vs DAPLink"</a>.</span>
</li>
<li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-96">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/CPUs/cpu-arch-DSP.html">"ARM DSP Instruction Set Extensions"</a>. <i>arm.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090414011837/https://www.arm.com/products/CPUs/cpu-arch-DSP.html">Archived</a> from the original on 14 April 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">18 April</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=arm.com&amp;rft.atitle=ARM+DSP+Instruction+Set+Extensions&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2FCPUs%2Fcpu-arch-DSP.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-97"><span class="mw-cite-backlink"><b><a href="#cite_ref-97">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/technologies/dsp-simd.php">"DSP &amp; SIMD"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DSP+%26+SIMD&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Ftechnologies%2Fdsp-simd.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-98"><span class="mw-cite-backlink"><b><a href="#cite_ref-98">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.atmel.com/Images/DDI0029G_7TDMI_R3_trm.pdf">ARM7TDMI Technical Reference Manual</a> page ii</span>
</li>
<li id="cite_note-99"><span class="mw-cite-backlink"><b><a href="#cite_ref-99">^</a></b></span> <span class="reference-text"><cite class="citation book">Jaggar, Dave (1996). <i>ARM Architecture Reference Manual</i>. Prentice Hall. pp.&#160;6–1. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-13-736299-8" title="Special:BookSources/978-0-13-736299-8"><bdi>978-0-13-736299-8</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=ARM+Architecture+Reference+Manual&amp;rft.pages=6-1&amp;rft.pub=Prentice+Hall&amp;rft.date=1996&amp;rft.isbn=978-0-13-736299-8&amp;rft.aulast=Jaggar&amp;rft.aufirst=Dave&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-lwn-100"><span class="mw-cite-backlink"><b><a href="#cite_ref-lwn_100-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Nathan Willis (10 June 2015). <a rel="nofollow" class="external text" href="//lwn.net/Articles/647636">"Resurrecting the SuperH architecture"</a>. <a href="/wiki/LWN.net" title="LWN.net">LWN.net</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Resurrecting+the+SuperH+architecture&amp;rft.pub=LWN.net&amp;rft.date=2015-06-10&amp;rft.au=Nathan+Willis&amp;rft_id=%2F%2Flwn.net%2FArticles%2F647636&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-101"><span class="mw-cite-backlink"><b><a href="#cite_ref-101">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/CPUs/architecture.html">"ARM Processor Instruction Set Architecture"</a>. Arm.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090415171228/http://arm.com/products/CPUs/architecture.html">Archived</a> from the original on 15 April 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">18 April</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Processor+Instruction+Set+Architecture&amp;rft.pub=Arm.com&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2FCPUs%2Farchitecture.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-102"><span class="mw-cite-backlink"><b><a href="#cite_ref-102">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://archive.today/20121209133741/http://www.linuxfordevices.com/c/a/News/ARM-aims-son-of-Thumb-at-uCs-ASSPs-SoCs/">"ARM aims son of Thumb at uCs, ASSPs, SoCs"</a>. Linuxdevices.com. Archived from <a rel="nofollow" class="external text" href="http://www.linuxdevices.com/news/NS7814673959.html">the original</a> on 9 December 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">18 April</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+aims+son+of+Thumb+at+uCs%2C+ASSPs%2C+SoCs&amp;rft.pub=Linuxdevices.com&amp;rft_id=http%3A%2F%2Fwww.linuxdevices.com%2Fnews%2FNS7814673959.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-103"><span class="mw-cite-backlink"><b><a href="#cite_ref-103">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0290g/I1005458.html">"ARM Information Center"</a>. Infocenter.arm.com<span class="reference-accessdate">. Retrieved <span class="nowrap">18 April</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Information+Center&amp;rft.pub=Infocenter.arm.com&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0290g%2FI1005458.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-104"><span class="mw-cite-backlink"><b><a href="#cite_ref-104">^</a></b></span> <span class="reference-text"><cite class="citation web">Tom R. Halfhill (2005). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20071005161753/https://www.arm.com/miscPDFs/10069.pdf">"Arm strengthens Java compilers: New 16-Bit Thumb-2EE Instructions Conserve System Memory"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="https://www.arm.com/miscPDFs/10069.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 5 October 2007.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Arm+strengthens+Java+compilers%3A+New+16-Bit+Thumb-2EE+Instructions+Conserve+System+Memory&amp;rft.date=2005&amp;rft.au=Tom+R.+Halfhill&amp;rft_id=https%3A%2F%2Fwww.arm.com%2FmiscPDFs%2F10069.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-105"><span class="mw-cite-backlink"><b><a href="#cite_ref-105">^</a></b></span> <span class="reference-text">ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition, issue C.b, Section A2.10, 25 July 2012.</span>
</li>
<li id="cite_note-106"><span class="mw-cite-backlink"><b><a href="#cite_ref-106">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0473e/CHDHAGGE.html">"ARM Compiler toolchain Using the Assembler – VFP coprocessor"</a>. Arm.com<span class="reference-accessdate">. Retrieved <span class="nowrap">20 August</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Compiler+toolchain+Using+the+Assembler+%E2%80%93+VFP+coprocessor&amp;rft.pub=Arm.com&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.dui0473e%2FCHDHAGGE.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-107"><span class="mw-cite-backlink"><b><a href="#cite_ref-107">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204j/Chdehgeh.html">"VFP directives and vector notation"</a>. Arm.com<span class="reference-accessdate">. Retrieved <span class="nowrap">21 November</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=VFP+directives+and+vector+notation&amp;rft.pub=Arm.com&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.dui0204j%2FChdehgeh.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-cortex_a9-108"><span class="mw-cite-backlink">^ <a href="#cite_ref-cortex_a9_108-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cortex_a9_108-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.shervinemami.info/armAssembly.html#cortex-a9">"Differences between ARM Cortex-A8 and Cortex-A9"</a>. Shervin Emami<span class="reference-accessdate">. Retrieved <span class="nowrap">21 November</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Differences+between+ARM+Cortex-A8+and+Cortex-A9&amp;rft.pub=Shervin+Emami&amp;rft_id=https%3A%2F%2Fwww.shervinemami.info%2FarmAssembly.html%23cortex-a9&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-VFPv4.A7-109"><span class="mw-cite-backlink">^ <a href="#cite_ref-VFPv4.A7_109-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-VFPv4.A7_109-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0464f/BABDAHCE.html">"Cortex-A7 MPCore Technical Reference Manual – 1.3 Features"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">11 July</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A7+MPCore+Technical+Reference+Manual+%E2%80%93+1.3+Features&amp;rft.pub=ARM&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0464f%2FBABDAHCE.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-110"><span class="mw-cite-backlink"><b><a href="#cite_ref-110">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://wiki.debian.org/ArmHardFloatPort">"ArmHardFloatPort – Debian Wiki"</a>. Wiki.debian.org. 20 August 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">8 January</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ArmHardFloatPort+%E2%80%93+Debian+Wiki&amp;rft.pub=Wiki.debian.org&amp;rft.date=2012-08-20&amp;rft_id=https%3A%2F%2Fwiki.debian.org%2FArmHardFloatPort&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-111"><span class="mw-cite-backlink"><b><a href="#cite_ref-111">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-a/cortex-a9.php">"Cortex-A9 Processor"</a>. <i>arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">21 November</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=arm.com&amp;rft.atitle=Cortex-A9+Processor&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a9.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-112"><span class="mw-cite-backlink"><b><a href="#cite_ref-112">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0409f/Chdceejc.html">"About the Cortex-A9 NEON MPE"</a>. <i>arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">21 November</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=arm.com&amp;rft.atitle=About+the+Cortex-A9+NEON+MPE&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0409f%2FChdceejc.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-113"><span class="mw-cite-backlink"><b><a href="#cite_ref-113">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://gcc.gnu.org/onlinedocs/gcc/ARM-Options.html">"ARM Options"</a>. <i>GNU Compiler Collection Manual</i><span class="reference-accessdate">. Retrieved <span class="nowrap">20 September</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GNU+Compiler+Collection+Manual&amp;rft.atitle=ARM+Options&amp;rft_id=https%3A%2F%2Fgcc.gnu.org%2Fonlinedocs%2Fgcc%2FARM-Options.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-114"><span class="mw-cite-backlink"><b><a href="#cite_ref-114">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://github.com/projectNe10/Ne10">"Ne10: An open optimized software library project for the ARM® Architecture"</a>. <i>GitHub</i><span class="reference-accessdate">. Retrieved <span class="nowrap">20 September</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=Ne10%3A+An+open+optimized+software+library+project+for+the+ARM%C2%AE+Architecture&amp;rft_id=https%3A%2F%2Fgithub.com%2FprojectNe10%2FNe10&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-115"><span class="mw-cite-backlink"><b><a href="#cite_ref-115">^</a></b></span> <span class="reference-text"><cite class="citation web">Joseph Yiu. <a rel="nofollow" class="external text" href="https://pages.arm.com/rs/312-SAX-488/images/Introduction_to_Armv8.1-M_architecture.pdf">"Introduction to Armv8.1-M architecture"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">5 March</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Introduction+to+Armv8.1-M+architecture&amp;rft.au=Joseph+Yiu&amp;rft_id=https%3A%2F%2Fpages.arm.com%2Frs%2F312-SAX-488%2Fimages%2FIntroduction_to_Armv8.1-M_architecture.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-116"><span class="mw-cite-backlink"><b><a href="#cite_ref-116">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://genode.org/documentation/articles/trustzone">"Genode – An Exploration of ARM TrustZone Technology"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Genode+%E2%80%93+An+Exploration+of+ARM+TrustZone+Technology&amp;rft_id=https%3A%2F%2Fgenode.org%2Fdocumentation%2Farticles%2Ftrustzone&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-117"><span class="mw-cite-backlink"><b><a href="#cite_ref-117">^</a></b></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="https://news.thomasnet.com/companystory/476887">"ARM Announces Availability of Mobile Consumer DRM Software Solutions Based on ARM T"</a> (Press release). News.thomasnet.com<span class="reference-accessdate">. Retrieved <span class="nowrap">18 April</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Announces+Availability+of+Mobile+Consumer+DRM+Software+Solutions+Based+on+ARM+T&amp;rft.pub=News.thomasnet.com&amp;rft_id=https%3A%2F%2Fnews.thomasnet.com%2Fcompanystory%2F476887&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-118"><span class="mw-cite-backlink"><b><a href="#cite_ref-118">^</a></b></span> <span class="reference-text"><cite class="citation web">Laginimaineb (8 October 2015). <a rel="nofollow" class="external text" href="https://bits-please.blogspot.com/2015/08/full-trustzone-exploit-for-msm8974.html">"Bits, Please!: Full TrustZone exploit for MSM8974"</a>. <i>Bits, Please!</i><span class="reference-accessdate">. Retrieved <span class="nowrap">3 May</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Bits%2C+Please%21&amp;rft.atitle=Bits%2C+Please%21%3A+Full+TrustZone+exploit+for+MSM8974&amp;rft.date=2015-10-08&amp;rft.au=Laginimaineb&amp;rft_id=https%3A%2F%2Fbits-please.blogspot.com%2F2015%2F08%2Ffull-trustzone-exploit-for-msm8974.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-119"><span class="mw-cite-backlink"><b><a href="#cite_ref-119">^</a></b></span> <span class="reference-text"><cite class="citation web">Di Shen. <a rel="nofollow" class="external text" href="https://www.blackhat.com/docs/us-15/materials/us-15-Shen-Attacking-Your-Trusted-Core-Exploiting-Trustzone-On-Android.pdf">"Attacking your "Trusted Core" Exploiting TrustZone on Android"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Black_Hat_Briefings" title="Black Hat Briefings">Black Hat Briefings</a><span class="reference-accessdate">. Retrieved <span class="nowrap">3 May</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Attacking+your+%22Trusted+Core%22+Exploiting+TrustZone+on+Android&amp;rft.pub=Black+Hat+Briefings&amp;rft.au=Di+Shen&amp;rft_id=https%3A%2F%2Fwww.blackhat.com%2Fdocs%2Fus-15%2Fmaterials%2Fus-15-Shen-Attacking-Your-Trusted-Core-Exploiting-Trustzone-On-Android.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-120"><span class="mw-cite-backlink"><b><a href="#cite_ref-120">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.openvirtualization.org">"ARM TrustZone and ARM Hypervisor Open Source Software"</a>. Open Virtualization<span class="reference-accessdate">. Retrieved <span class="nowrap">14 June</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+TrustZone+and+ARM+Hypervisor+Open+Source+Software&amp;rft.pub=Open+Virtualization&amp;rft_id=http%3A%2F%2Fwww.openvirtualization.org&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-121"><span class="mw-cite-backlink"><b><a href="#cite_ref-121">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.amd.com/en-us/innovations/software-technologies/security">"AMD Secure Technology"</a>. <i>AMD</i>. AMD<span class="reference-accessdate">. Retrieved <span class="nowrap">6 July</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AMD&amp;rft.atitle=AMD+Secure+Technology&amp;rft_id=https%3A%2F%2Fwww.amd.com%2Fen-us%2Finnovations%2Fsoftware-technologies%2Fsecurity&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-122"><span class="mw-cite-backlink"><b><a href="#cite_ref-122">^</a></b></span> <span class="reference-text"><cite class="citation news">Smith, Ryan (13 June 2012). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/6007/amd-2013-apus-to-include-arm-cortexa5-processor-for-trustzone-capabilities">"AMD 2013 APUs to include ARM Cortex A5 Processor for Trustzone Capabilities"</a>. Anandtech.com<span class="reference-accessdate">. Retrieved <span class="nowrap">6 July</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=AMD+2013+APUs+to+include+ARM+Cortex+A5+Processor+for+Trustzone+Capabilities&amp;rft.date=2012-06-13&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F6007%2Famd-2013-apus-to-include-arm-cortexa5-processor-for-trustzone-capabilities&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-beema-123"><span class="mw-cite-backlink">^ <a href="#cite_ref-beema_123-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-beema_123-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation news">Shimpi, Anand Lal (29 April 2014). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/7974/amd-beema-mullins-architecture-a10-micro-6700t-performance-preview">"AMD Beema Mullins Architecture A10 micro 6700T Performance Preview"</a>. Anandtech.com<span class="reference-accessdate">. Retrieved <span class="nowrap">6 July</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=AMD+Beema+Mullins+Architecture+A10+micro+6700T+Performance+Preview&amp;rft.date=2014-04-29&amp;rft.aulast=Shimpi&amp;rft.aufirst=Anand+Lal&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F7974%2Famd-beema-mullins-architecture-a10-micro-6700t-performance-preview&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-124"><span class="mw-cite-backlink"><b><a href="#cite_ref-124">^</a></b></span> <span class="reference-text"><cite class="citation news">Walton, Jarred (4 June 2014). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/8119/amd-launches-mobile-kaveri-apus">"AMD Launches Mobile Kaveri APUs"</a>. Anandtech.com<span class="reference-accessdate">. Retrieved <span class="nowrap">6 July</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=AMD+Launches+Mobile+Kaveri+APUs&amp;rft.date=2014-06-04&amp;rft.aulast=Walton&amp;rft.aufirst=Jarred&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F8119%2Famd-launches-mobile-kaveri-apus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-125"><span class="mw-cite-backlink"><b><a href="#cite_ref-125">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www2.samsungknox.com/en/system/files/whitepaper/files/The%20Samsung%20KNOX%20Platform_0.pdf">"The Samsung KNOX Platform"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a>. April 2016.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Samsung+KNOX+Platform&amp;rft.pub=Samsung+Electronics&amp;rft.date=2016-04&amp;rft_id=https%3A%2F%2Fwww2.samsungknox.com%2Fen%2Fsystem%2Ffiles%2Fwhitepaper%2Ffiles%2FThe%2520Samsung%2520KNOX%2520Platform_0.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-126"><span class="mw-cite-backlink"><b><a href="#cite_ref-126">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20090206061248/http://arm.com/miscPDFs/14128.pdf">"ARM Architecture Reference Manual"</a> <span class="cs1-format">(PDF)</span>. p.&#160;B4-8. Archived from <a rel="nofollow" class="external text" href="https://www.arm.com/miscPDFs/14128.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 6 February 2009. <q>APX and XN (execute never) bits have been added in VMSAv6 [Virtual Memory System Architecture]</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Architecture+Reference+Manual&amp;rft.pages=B4-8&amp;rft_id=https%3A%2F%2Fwww.arm.com%2FmiscPDFs%2F14128.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-127"><span class="mw-cite-backlink"><b><a href="#cite_ref-127">^</a></b></span> <span class="reference-text"><cite class="citation book"><i>ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition</i>. ARM Limited.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=ARM+Architecture+Reference+Manual%2C+ARMv7-A+and+ARMv7-R+edition&amp;rft.pub=ARM+Limited&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-128"><span class="mw-cite-backlink"><b><a href="#cite_ref-128">^</a></b></span> <span class="reference-text"><cite class="citation web">Ltd, Arm. <a rel="nofollow" class="external text" href="https://developer.arm.com/ip-products/processors/cortex-a/cortex-a65ae">"Cortex-A65AE"</a>. <i>ARM Developer</i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 April</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+Developer&amp;rft.atitle=Cortex-A65AE&amp;rft.aulast=Ltd&amp;rft.aufirst=Arm&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fip-products%2Fprocessors%2Fcortex-a%2Fcortex-a65ae&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-129"><span class="mw-cite-backlink"><b><a href="#cite_ref-129">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-a/cortex-a32-processor.php">"Cortex-A32 Processor – ARM"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">18 December</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A32+Processor+%E2%80%93+ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a32-processor.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AppliedMicro-First_64-bit_ARM_v8_Core-130"><span class="mw-cite-backlink"><b><a href="#cite_ref-AppliedMicro-First_64-bit_ARM_v8_Core_130-0">^</a></b></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="https://www.businesswire.com/news/home/20111027006673/en/AppliedMicro-Showcases-World&#39;s-64-bit-ARM-v8-Core">"AppliedMicro Showcases World's First 64-bit ARM v8 Core"</a> (Press release). AppliedMicro. 28 October 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">11 February</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AppliedMicro+Showcases+World%27s+First+64-bit+ARM+v8+Core&amp;rft.pub=AppliedMicro&amp;rft.date=2011-10-28&amp;rft_id=https%3A%2F%2Fwww.businesswire.com%2Fnews%2Fhome%2F20111027006673%2Fen%2FAppliedMicro-Showcases-World%27s-64-bit-ARM-v8-Core&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-131"><span class="mw-cite-backlink"><b><a href="#cite_ref-131">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/8537/samsungs-exynos-5433-is-an-a57a53-arm-soc">"Samsung's Exynos 5433 is an A57/A53 ARM SoC"</a>. AnandTech<span class="reference-accessdate">. Retrieved <span class="nowrap">17 September</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Samsung%27s+Exynos+5433+is+an+A57%2FA53+ARM+SoC&amp;rft.pub=AnandTech&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F8537%2Fsamsungs-exynos-5433-is-an-a57a53-arm-soc&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-132"><span class="mw-cite-backlink"><b><a href="#cite_ref-132">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0500e/CJHDEBAF.html">"ARM Cortex-A53 MPCore Processor Technical Reference Manual: Cryptography Extension"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">11 September</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Cortex-A53+MPCore+Processor+Technical+Reference+Manual%3A+Cryptography+Extension&amp;rft.pub=ARM&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0500e%2FCJHDEBAF.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-133"><span class="mw-cite-backlink"><b><a href="#cite_ref-133">^</a></b></span> <span class="reference-text"><cite class="citation web">Brash, David (2 December 2014). <a rel="nofollow" class="external text" href="https://community.arm.com/groups/processors/blog/2014/12/02/the-armv8-a-architecture-and-its-ongoing-development">"The ARMv8-A architecture and its ongoing development"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">23 January</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+ARMv8-A+architecture+and+its+ongoing+development&amp;rft.date=2014-12-02&amp;rft.aulast=Brash&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fgroups%2Fprocessors%2Fblog%2F2014%2F12%2F02%2Fthe-armv8-a-architecture-and-its-ongoing-development&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-134"><span class="mw-cite-backlink"><b><a href="#cite_ref-134">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://en.wikichip.org/wiki/arm/tbi">"TBI"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=TBI&amp;rft_id=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Farm%2Ftbi&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-135"><span class="mw-cite-backlink"><b><a href="#cite_ref-135">^</a></b></span> <span class="reference-text"><cite class="citation web">Brash, David (5 January 2016). <a rel="nofollow" class="external text" href="https://community.arm.com/groups/processors/blog/2016/01/05/armv8-a-architecture-evolution">"ARMv8-A architecture evolution"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">7 June</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv8-A+architecture+evolution&amp;rft.date=2016-01-05&amp;rft.aulast=Brash&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fgroups%2Fprocessors%2Fblog%2F2016%2F01%2F05%2Farmv8-a-architecture-evolution&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-136"><span class="mw-cite-backlink"><b><a href="#cite_ref-136">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://community.arm.com/processors/b/blog/posts/technology-update-the-scalable-vector-extension-sve-for-the-armv8-a-architecture">"The scalable vector extension sve for the Armv8 a architecture"</a>. <i>Arm Community</i><span class="reference-accessdate">. Retrieved <span class="nowrap">8 July</span> 2018</span>. <q>SVE is a complementary extension that does not replace <a href="#Advanced_SIMD_(Neon)">NEON</a>, and was developed specifically for vectorization of <a href="/wiki/High-performance_computing" class="mw-redirect" title="High-performance computing">HPC</a> scientific workloads.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Arm+Community&amp;rft.atitle=The+scalable+vector+extension+sve+for+the+Armv8+a+architecture&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fprocessors%2Fb%2Fblog%2Fposts%2Ftechnology-update-the-scalable-vector-extension-sve-for-the-armv8-a-architecture&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-137"><span class="mw-cite-backlink"><b><a href="#cite_ref-137">^</a></b></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="https://www.fujitsu.com/global/about/resources/news/press-releases/2018/0621-01.html">"Fujitsu Completes Post-K Supercomputer CPU Prototype, Begins Functionality Trials – Fujitsu Global"</a>. <i>www.fujitsu.com</i> (Press release)<span class="reference-accessdate">. Retrieved <span class="nowrap">8 July</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Fujitsu+Completes+Post-K+Supercomputer+CPU+Prototype%2C+Begins+Functionality+Trials+%E2%80%93+Fujitsu+Global&amp;rft_id=https%3A%2F%2Fwww.fujitsu.com%2Fglobal%2Fabout%2Fresources%2Fnews%2Fpress-releases%2F2018%2F0621-01.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-138"><span class="mw-cite-backlink"><b><a href="#cite_ref-138">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://gcc.gnu.org/gcc-8/changes.html">"GCC 8 Release Series – Changes, New Features, and Fixes – GNU Project – Free Software Foundation (FSF)"</a>. <i>gcc.gnu.org</i><span class="reference-accessdate">. Retrieved <span class="nowrap">9 July</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=gcc.gnu.org&amp;rft.atitle=GCC+8+Release+Series+%E2%80%93+Changes%2C+New+Features%2C+and+Fixes+%E2%80%93+GNU+Project+%E2%80%93+Free+Software+Foundation+%28FSF%29&amp;rft_id=https%3A%2F%2Fgcc.gnu.org%2Fgcc-8%2Fchanges.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-139"><span class="mw-cite-backlink"><b><a href="#cite_ref-139">^</a></b></span> <span class="reference-text"><cite class="citation web">David Brash (26 October 2016). <a rel="nofollow" class="external text" href="https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/armv8-a-architecture-2016-additions">"ARMv8-A architecture – 2016 additions"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv8-A+architecture+%E2%80%93+2016+additions&amp;rft.date=2016-10-26&amp;rft.au=David+Brash&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Fip-products%2Fprocessors%2Fb%2Fprocessors-ip-blog%2Fposts%2Farmv8-a-architecture-2016-additions&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-140"><span class="mw-cite-backlink"><b><a href="#cite_ref-140">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://patches.linaro.org/patch/90145/">"&#91;Ping~,AArch64&#93; Add commandline support for -march=armv8.3-a"</a>. <q>pointer authentication extension is defined to be mandatory extension on ARMv8.3-A and is not optional</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=%5BPing~%2CAArch64%5D+Add+commandline+support+for+-march%3Darmv8.3-a&amp;rft_id=https%3A%2F%2Fpatches.linaro.org%2Fpatch%2F90145%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-141"><span class="mw-cite-backlink"><b><a href="#cite_ref-141">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.qualcomm.com/news/onq/2017/01/10/qualcomm-releases-whitepaper-detailing-pointer-authentication-armv83">"Qualcomm releases whitepaper detailing pointer authentication on ARMv8.3"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Qualcomm+releases+whitepaper+detailing+pointer+authentication+on+ARMv8.3&amp;rft_id=https%3A%2F%2Fwww.qualcomm.com%2Fnews%2Fonq%2F2017%2F01%2F10%2Fqualcomm-releases-whitepaper-detailing-pointer-authentication-armv83&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-142"><span class="mw-cite-backlink"><b><a href="#cite_ref-142">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.100069_0610_00_en/hko1477562192868.html">"A64 Floating-point Instructions: FJCVTZS"</a>. <i>arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">11 July</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=arm.com&amp;rft.atitle=A64+Floating-point+Instructions%3A+FJCVTZS&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.100069_0610_00_en%2Fhko1477562192868.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-143"><span class="mw-cite-backlink"><b><a href="#cite_ref-143">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://gcc.gnu.org/gcc-7/changes.html">"GCC 7 Release Series – Changes, New Features, and Fixes"</a>. <q>The ARMv8.3-A architecture is now supported. It can be used by specifying the -march=armv8.3-a option. [..] The option -msign-return-address= is supported to enable return address protection using ARMv8.3-A Pointer Authentication Extensions.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=GCC+7+Release+Series+%E2%80%93+Changes%2C+New+Features%2C+and+Fixes&amp;rft_id=https%3A%2F%2Fgcc.gnu.org%2Fgcc-7%2Fchanges.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-144"><span class="mw-cite-backlink"><b><a href="#cite_ref-144">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/introducing-2017s-extensions-to-the-arm-architecture">"Introducing 2017's extensions to the Arm Architecture"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">15 June</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=Introducing+2017%27s+extensions+to+the+Arm+Architecture&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Fip-products%2Fprocessors%2Fb%2Fprocessors-ip-blog%2Fposts%2Fintroducing-2017s-extensions-to-the-arm-architecture&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-145"><span class="mw-cite-backlink"><b><a href="#cite_ref-145">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://community.arm.com/developer/tools-software/tools/b/tools-software-ides-blog/posts/exploring-the-arm-dot-product-instructions">"Exploring dot product machine learning"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">15 June</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=Exploring+dot+product+machine+learning&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Ftools-software%2Ftools%2Fb%2Ftools-software-ides-blog%2Fposts%2Fexploring-the-arm-dot-product-instructions&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-146"><span class="mw-cite-backlink"><b><a href="#cite_ref-146">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=GCC-ARMv8.4-A-Patches">"ARM Preps ARMv8.4-A Support For GCC Compiler – Phoronix"</a>. <i>www.phoronix.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">14 January</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.phoronix.com&amp;rft.atitle=ARM+Preps+ARMv8.4-A+Support+For+GCC+Compiler+%E2%80%93+Phoronix&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DGCC-ARMv8.4-A-Patches&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-147"><span class="mw-cite-backlink"><b><a href="#cite_ref-147">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/arm-a-profile-architecture-2018-developments-armv85a">"Arm Architecture Armv8.5-A Announcement – Processors blog – Processors – Arm Community"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 April</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=Arm+Architecture+Armv8.5-A+Announcement+%E2%80%93+Processors+blog+%E2%80%93+Processors+%E2%80%93+Arm+Community&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Fip-products%2Fprocessors%2Fb%2Fprocessors-ip-blog%2Fposts%2Farm-a-profile-architecture-2018-developments-armv85a&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-148"><span class="mw-cite-backlink"><b><a href="#cite_ref-148">^</a></b></span> <span class="reference-text"><cite class="citation web">Ltd, Arm. <a rel="nofollow" class="external text" href="https://developer.arm.com/docs/ddi0487/ea">"Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile"</a>. <i>ARM Developer</i><span class="reference-accessdate">. Retrieved <span class="nowrap">6 August</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+Developer&amp;rft.atitle=Arm%C2%AE+Architecture+Reference+Manual+Armv8%2C+for+Armv8-A+architecture+profile&amp;rft.aulast=Ltd&amp;rft.aufirst=Arm&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fdocs%2Fddi0487%2Fea&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-149"><span class="mw-cite-backlink"><b><a href="#cite_ref-149">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://security.googleblog.com/2019/08/adopting-arm-memory-tagging-extension.html">"Adopting the Arm Memory Tagging Extension in Android"</a>. <i>Google Online Security Blog</i><span class="reference-accessdate">. Retrieved <span class="nowrap">6 August</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Google+Online+Security+Blog&amp;rft.atitle=Adopting+the+Arm+Memory+Tagging+Extension+in+Android&amp;rft_id=https%3A%2F%2Fsecurity.googleblog.com%2F2019%2F08%2Fadopting-arm-memory-tagging-extension.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-150"><span class="mw-cite-backlink"><b><a href="#cite_ref-150">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/arm-architecture-developments-armv8-6-a">"Arm A profile architecture update 2019"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 September</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=Arm+A+profile+architecture+update+2019&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Fip-products%2Fprocessors%2Fb%2Fprocessors-ip-blog%2Fposts%2Farm-architecture-developments-armv8-6-a&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-151"><span class="mw-cite-backlink"><b><a href="#cite_ref-151">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://community.arm.com/developer/ip-products/processors/b/ml-ip-blog/posts/bfloat16-processing-for-neural-networks-on-armv8_2d00_a">"BFloat16 extensions for Armv8-A"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">30 August</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=BFloat16+extensions+for+Armv8-A&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Fip-products%2Fprocessors%2Fb%2Fml-ip-blog%2Fposts%2Fbfloat16-processing-for-neural-networks-on-armv8_2d00_a&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-sve2-tme-152"><span class="mw-cite-backlink">^ <a href="#cite_ref-sve2-tme_152-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sve2-tme_152-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-sve2-tme_152-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/new-technologies-for-the-arm-a-profile-architecture">"Arm releases SVE2 and TME for A-profile architecture – Processors blog – Processors – Arm Community"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">25 May</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=Arm+releases+SVE2+and+TME+for+A-profile+architecture+%E2%80%93+Processors+blog+%E2%80%93+Processors+%E2%80%93+Arm+Community&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Fip-products%2Fprocessors%2Fb%2Fprocessors-ip-blog%2Fposts%2Fnew-technologies-for-the-arm-a-profile-architecture&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-:1-153"><span class="mw-cite-backlink">^ <a href="#cite_ref-:1_153-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:1_153-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=Arm-SVE2-GCC10-Clang9">"Arm SVE2 Support Aligning For GCC 10, LLVM Clang 9.0 – Phoronix"</a>. <i>www.phoronix.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 May</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.phoronix.com&amp;rft.atitle=Arm+SVE2+Support+Aligning+For+GCC+10%2C+LLVM+Clang+9.0+%E2%80%93+Phoronix&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DArm-SVE2-GCC10-Clang9&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-154"><span class="mw-cite-backlink"><b><a href="#cite_ref-154">^</a></b></span> <span class="reference-text"><cite class="citation web">Osborne, Charlie. <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/arm-announces-security-architecture-for-iot-devices/">"Arm announces PSA security architecture for IoT devices"</a>. <i>ZDNet</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Arm+announces+PSA+security+architecture+for+IoT+devices&amp;rft.aulast=Osborne&amp;rft.aufirst=Charlie&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Farm-announces-security-architecture-for-iot-devices%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-155"><span class="mw-cite-backlink"><b><a href="#cite_ref-155">^</a></b></span> <span class="reference-text"><cite class="citation web">Wong, William. <a rel="nofollow" class="external text" href="https://www.electronicdesign.com/industrial-automation/arm-s-platform-security-architecture-targets-cortex-m">"Arm's Platform Security Architecture Targets Cortex-M"</a>. <i>Electronic Design</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronic+Design&amp;rft.atitle=Arm%27s+Platform+Security+Architecture+Targets+Cortex-M&amp;rft.aulast=Wong&amp;rft.aufirst=William&amp;rft_id=https%3A%2F%2Fwww.electronicdesign.com%2Findustrial-automation%2Farm-s-platform-security-architecture-targets-cortex-m&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-156"><span class="mw-cite-backlink"><b><a href="#cite_ref-156">^</a></b></span> <span class="reference-text"><cite class="citation web">Hoffenberg, Steve. <a rel="nofollow" class="external text" href="https://www.vdcresearch.com/News-events/iot-blog/Arm-Security-Isnt-Just-a-Technological-Imperative-Its-a-Social-Responsibility.html">"Arm: Security Isn't Just a Technological Imperative, It's a Social Responsibility"</a>. <i>VDC Research</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VDC+Research&amp;rft.atitle=Arm%3A+Security+Isn%27t+Just+a+Technological+Imperative%2C+It%27s+a+Social+Responsibility&amp;rft.aulast=Hoffenberg&amp;rft.aufirst=Steve&amp;rft_id=https%3A%2F%2Fwww.vdcresearch.com%2FNews-events%2Fiot-blog%2FArm-Security-Isnt-Just-a-Technological-Imperative-Its-a-Social-Responsibility.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-157"><span class="mw-cite-backlink"><b><a href="#cite_ref-157">^</a></b></span> <span class="reference-text"><cite class="citation web">Armasu, Lucian. <a rel="nofollow" class="external text" href="https://www.tomshardware.co.uk/arm-iot-platform-security-architecture,news-57949.html">"Arm Reveals More Details About Its IoT Platform Security Architecture"</a>. <i>Tom's Hardware</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Arm+Reveals+More+Details+About+Its+IoT+Platform+Security+Architecture&amp;rft.aulast=Armasu&amp;rft.aufirst=Lucian&amp;rft_id=https%3A%2F%2Fwww.tomshardware.co.uk%2Farm-iot-platform-security-architecture%2Cnews-57949.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-158"><span class="mw-cite-backlink"><b><a href="#cite_ref-158">^</a></b></span> <span class="reference-text"><cite class="citation web">Williams, Chris. <a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2018/10/17/arm_psa_iot/">"Arm PSA IoT API? BRB... Toolbox of tech to secure net-connected kit opens up some more"</a>. <i>The Register</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Register&amp;rft.atitle=Arm+PSA+IoT+API%3F+BRB...+Toolbox+of+tech+to+secure+net-connected+kit+opens+up+some+more&amp;rft.aulast=Williams&amp;rft.aufirst=Chris&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2F2018%2F10%2F17%2Farm_psa_iot%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-159"><span class="mw-cite-backlink"><b><a href="#cite_ref-159">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.psacertified.org/">"PSA Certified: building trust in IoT"</a>. <i>PSA Certified</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PSA+Certified&amp;rft.atitle=PSA+Certified%3A+building+trust+in+IoT&amp;rft_id=https%3A%2F%2Fwww.psacertified.org%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-160"><span class="mw-cite-backlink"><b><a href="#cite_ref-160">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.microware.com/index.php/specifications">"OS-9 Specifications"</a>. <a href="/wiki/Microware" title="Microware">Microware</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=OS-9+Specifications&amp;rft.pub=Microware&amp;rft_id=http%3A%2F%2Fwww.microware.com%2Findex.php%2Fspecifications&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Pharos-161"><span class="mw-cite-backlink">^ <a href="#cite_ref-Pharos_161-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Pharos_161-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://sourceforge.net/projects/rtospharos/">"Pharos"</a>. <i>SourceForge</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 May</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SourceForge&amp;rft.atitle=Pharos&amp;rft_id=https%3A%2F%2Fsourceforge.net%2Fprojects%2Frtospharos%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-162"><span class="mw-cite-backlink"><b><a href="#cite_ref-162">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.arm.com/community/partners/display_product/rw/ProductId/4201/">"PikeOS Safe and Secure Virtualization"</a>. Retrieved 10 July 2013.</span>
</li>
<li id="cite_note-sciopta-163"><span class="mw-cite-backlink">^ <a href="#cite_ref-sciopta_163-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sciopta_163-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.sciopta.com/cpu/cpu.html">"Safety Certified Real-Time Operating Systems – Supported CPUs"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Safety+Certified+Real-Time+Operating+Systems+%E2%80%93+Supported+CPUs&amp;rft_id=http%3A%2F%2Fwww.sciopta.com%2Fcpu%2Fcpu.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-164"><span class="mw-cite-backlink"><b><a href="#cite_ref-164">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20121202082808/http://hub.opensolaris.org/bin/view/Project%2Bosarm/WebHome">"ARM Platform Port"</a>. opensolaris.org. Archived from <a rel="nofollow" class="external text" href="http://hub.opensolaris.org/bin/view/Project+osarm/WebHome">the original</a> on 2 December 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">29 December</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Platform+Port&amp;rft.pub=opensolaris.org&amp;rft_id=http%3A%2F%2Fhub.opensolaris.org%2Fbin%2Fview%2FProject%2Bosarm%2FWebHome&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-165"><span class="mw-cite-backlink"><b><a href="#cite_ref-165">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.ghs.com/news/20160105_CES_CTS_INTEGRITY-64-bit-virtual.html">"Green Hills Software's INTEGRITY-based Multivisor Delivers Embedded Industry's First 64-bit Secure Virtualization Solution"</a>. <i>www.ghs.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">14 March</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.ghs.com&amp;rft.atitle=Green+Hills+Software%27s+INTEGRITY-based+Multivisor+Delivers+Embedded+Industry%27s+First+64-bit+Secure+Virtualization+Solution&amp;rft_id=https%3A%2F%2Fwww.ghs.com%2Fnews%2F20160105_CES_CTS_INTEGRITY-64-bit-virtual.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-166"><span class="mw-cite-backlink"><b><a href="#cite_ref-166">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.enea.com/products/operating-systems/enea-ose/">"Enea OSE real-time operating system for 5G and LTE-A | Enea"</a>. <i>www.enea.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">17 April</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.enea.com&amp;rft.atitle=Enea+OSE+real-time+operating+system+for+5G+and+LTE-A+%7C+Enea&amp;rft_id=https%3A%2F%2Fwww.enea.com%2Fproducts%2Foperating-systems%2Fenea-ose%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-167"><span class="mw-cite-backlink"><b><a href="#cite_ref-167">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://docs.sel4.systems/Hardware/">"Supported Platforms"</a>. <i>docs.sel4.systems</i><span class="reference-accessdate">. Retrieved <span class="nowrap">23 November</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=docs.sel4.systems&amp;rft.atitle=Supported+Platforms&amp;rft_id=https%3A%2F%2Fdocs.sel4.systems%2FHardware%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-168"><span class="mw-cite-backlink"><b><a href="#cite_ref-168">^</a></b></span> <span class="reference-text"><cite class="citation mailinglist">Linus Torvalds (1 October 2012). <a rel="nofollow" class="external text" href="https://lkml.org/lkml/2012/10/1/317">"Re: &#x5b;GIT PULL&#x5d; arm64: Linux kernel port"</a>. <i>Linux kernel mailing list</i> (Mailing list)<span class="reference-accessdate">. Retrieved <span class="nowrap">2 May</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Re%3A+%26%23x5b%3BGIT+PULL%26%23x5d%3B+arm64%3A+Linux+kernel+port&amp;rft.date=2012-10-01&amp;rft.au=Linus+Torvalds&amp;rft_id=https%3A%2F%2Flkml.org%2Flkml%2F2012%2F10%2F1%2F317&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-169"><span class="mw-cite-backlink"><b><a href="#cite_ref-169">^</a></b></span> <span class="reference-text"><cite class="citation web"><a href="/wiki/Michael_Larabel" class="mw-redirect" title="Michael Larabel">Larabel, Michael</a> (27 February 2013). <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=MTMxMzU">"64-bit ARM Version Of Ubuntu/Debian Is Booting"</a>. <a href="/wiki/Phoronix" class="mw-redirect" title="Phoronix">Phoronix</a><span class="reference-accessdate">. Retrieved <span class="nowrap">17 August</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=64-bit+ARM+Version+Of+Ubuntu%2FDebian+Is+Booting&amp;rft.pub=Phoronix&amp;rft.date=2013-02-27&amp;rft.aulast=Larabel&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DMTMxMzU&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-170"><span class="mw-cite-backlink"><b><a href="#cite_ref-170">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.debian.org/News/weekly/2014/12/#debianportsarms">"Debian Project News – August 14th, 2014"</a>. <a href="/wiki/Debian" title="Debian">Debian</a>. 14 August 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">17 August</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Debian+Project+News+%E2%80%93+August+14th%2C+2014&amp;rft.pub=Debian&amp;rft.date=2014-08-14&amp;rft_id=https%3A%2F%2Fwww.debian.org%2FNews%2Fweekly%2F2014%2F12%2F%23debianportsarms&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-171"><span class="mw-cite-backlink"><b><a href="#cite_ref-171">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.ubuntu.com/download/server/arm">"Ubuntu for ARM"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ubuntu+for+ARM&amp;rft_id=https%3A%2F%2Fwww.ubuntu.com%2Fdownload%2Fserver%2Farm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-172"><span class="mw-cite-backlink"><b><a href="#cite_ref-172">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://fedoraproject.org/wiki/Architectures/AArch64">"Architectures/AArch64"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">16 January</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Architectures%2FAArch64&amp;rft_id=https%3A%2F%2Ffedoraproject.org%2Fwiki%2FArchitectures%2FAArch64&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-173"><span class="mw-cite-backlink"><b><a href="#cite_ref-173">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://en.opensuse.org/Portal:ARM/AArch64">"Portal:ARM/AArch64"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">16 January</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Portal%3AARM%2FAArch64&amp;rft_id=https%3A%2F%2Fen.opensuse.org%2FPortal%3AARM%2FAArch64&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-174"><span class="mw-cite-backlink"><b><a href="#cite_ref-174">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.suse.com/releasenotes/x86_64/SUSE-SLES/12-SP2/">"SUSE Linux Enteprise 12 SP2 Release Notes"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">11 November</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SUSE+Linux+Enteprise+12+SP2+Release+Notes&amp;rft_id=https%3A%2F%2Fwww.suse.com%2Freleasenotes%2Fx86_64%2FSUSE-SLES%2F12-SP2%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-175"><span class="mw-cite-backlink"><b><a href="#cite_ref-175">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.redhat.com/en/blog/red-hat-introduces-arm-server-support-red-hat-enterprise-linux">"Red Hat introduces Arm server support for Red Hat Enterprise Linux"</a>. <i>www.redhat.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">18 January</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.redhat.com&amp;rft.atitle=Red+Hat+introduces+Arm+server+support+for+Red+Hat+Enterprise+Linux&amp;rft_id=https%3A%2F%2Fwww.redhat.com%2Fen%2Fblog%2Fred-hat-introduces-arm-server-support-red-hat-enterprise-linux&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-176"><span class="mw-cite-backlink"><b><a href="#cite_ref-176">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://freebsdfoundation.blogspot.com/2014/11/64-bit-arm-architecture-project-update.html">"64-bit ARM architecture project update"</a>. The FreeBSD Foundation. 24 November 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=64-bit+ARM+architecture+project+update&amp;rft.pub=The+FreeBSD+Foundation&amp;rft.date=2014-11-24&amp;rft_id=http%3A%2F%2Ffreebsdfoundation.blogspot.com%2F2014%2F11%2F64-bit-arm-architecture-project-update.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-177"><span class="mw-cite-backlink"><b><a href="#cite_ref-177">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.openbsd.org/arm64.html">"OpenBSD/arm64"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">7 August</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=OpenBSD%2Farm64&amp;rft_id=https%3A%2F%2Fwww.openbsd.org%2Farm64.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-178"><span class="mw-cite-backlink"><b><a href="#cite_ref-178">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://mail-index.netbsd.org/port-arm/2018/04/01/msg004702.html">"NetBSD/arm64"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">5 August</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=NetBSD%2Farm64&amp;rft_id=https%3A%2F%2Fmail-index.netbsd.org%2Fport-arm%2F2018%2F04%2F01%2Fmsg004702.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-179"><span class="mw-cite-backlink"><b><a href="#cite_ref-179">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://arstechnica.com/gadgets/2017/12/hp-asus-announce-first-windows-10-arm-pcs-20-hour-battery-life-gigabit-lte/">"HP, Asus announce first Windows 10 ARM PCs: 20-hour battery life, gigabit LTE"</a>. <i>Ars Technica</i><span class="reference-accessdate">. Retrieved <span class="nowrap">22 January</span> 2018</span>. <q>This new version of Windows 10 is Microsoft's first 64-bit ARM operating system. It'll run x86 and 32-bit ARM applications from the Store, and in due course, 64-bit ARM applications. However, Microsoft hasn't yet finalized its 64-bit ARM SDK. Many pieces are in place (there's a 64-bit ARM compiler, for example), but the company isn't yet taking 64-bit ARM applications submitted to the Store, and there aren't any 64-bit ARM desktop applications either.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Ars+Technica&amp;rft.atitle=HP%2C+Asus+announce+first+Windows+10+ARM+PCs%3A+20-hour+battery+life%2C+gigabit+LTE&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fgadgets%2F2017%2F12%2Fhp-asus-announce-first-windows-10-arm-pcs-20-hour-battery-life-gigabit-lte%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-180"><span class="mw-cite-backlink"><b><a href="#cite_ref-180">^</a></b></span> <span class="reference-text"><cite class="citation web">Hassan, Mehedi (10 December 2016). <a rel="nofollow" class="external text" href="https://mspoweruser.com/windows-arm64-gets-first-compiled-apps/">"Windows 10 on ARM64 gets its first compiled apps"</a>. <i>MSPoweruser</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=MSPoweruser&amp;rft.atitle=Windows+10+on+ARM64+gets+its+first+compiled+apps&amp;rft.date=2016-12-10&amp;rft.aulast=Hassan&amp;rft.aufirst=Mehedi&amp;rft_id=https%3A%2F%2Fmspoweruser.com%2Fwindows-arm64-gets-first-compiled-apps%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-181"><span class="mw-cite-backlink"><b><a href="#cite_ref-181">^</a></b></span> <span class="reference-text"><cite class="citation web">Filippidis, Katrina (1 June 2018). <a rel="nofollow" class="external text" href="https://www.engadget.com/2018/06/01/vlc-one-of-first-arm64-windows-apps/g">"VLC becomes one of first ARM64 Windows apps"</a>. <i>Engadget</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Engadget&amp;rft.atitle=VLC+becomes+one+of+first+ARM64+Windows+apps&amp;rft.date=2018-06-01&amp;rft.aulast=Filippidis&amp;rft.aufirst=Katrina&amp;rft_id=https%3A%2F%2Fwww.engadget.com%2F2018%2F06%2F01%2Fvlc-one-of-first-arm64-windows-apps%2Fg&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-182"><span class="mw-cite-backlink"><b><a href="#cite_ref-182">^</a></b></span> <span class="reference-text"><cite class="citation web">Sweetgall, Marc (November 15, 2018). <a rel="nofollow" class="external text" href="https://blogs.windows.com/windowsdeveloper/2018/11/15/official-support-for-windows-10-on-arm-development/">"Official support for Windows 10 on ARM development"</a>. Windows Developer. <i>Windows Blogs</i>. <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-12-17</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Windows+Blogs&amp;rft.atitle=Official+support+for+Windows+10+on+ARM+development&amp;rft.date=2018-11-15&amp;rft.aulast=Sweetgall&amp;rft.aufirst=Marc&amp;rft_id=https%3A%2F%2Fblogs.windows.com%2Fwindowsdeveloper%2F2018%2F11%2F15%2Fofficial-support-for-windows-10-on-arm-development%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-183"><span class="mw-cite-backlink"><b><a href="#cite_ref-183">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wiki.winehq.org/ARM">"ARM – The Official Wine Wiki"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+%E2%80%93+The+Official+Wine+Wiki&amp;rft_id=http%3A%2F%2Fwiki.winehq.org%2FARM&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-184"><span class="mw-cite-backlink"><b><a href="#cite_ref-184">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wiki.winehq.org/ARM64">"ARM64 – The Official Wine Wiki"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM64+%E2%80%93+The+Official+Wine+Wiki&amp;rft_id=http%3A%2F%2Fwiki.winehq.org%2FARM64&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-185"><span class="mw-cite-backlink"><b><a href="#cite_ref-185">^</a></b></span> <span class="reference-text"><cite class="citation web">Ltd., Arm. <a rel="nofollow" class="external text" href="https://developer.arm.com/support/arm-security-updates">"Arm Security Updates – Arm Developer"</a>. <i>ARM Developer</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 May</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+Developer&amp;rft.atitle=Arm+Security+Updates+%E2%80%93+Arm+Developer&amp;rft.aulast=Ltd.&amp;rft.aufirst=Arm&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fsupport%2Farm-security-updates&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=67" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/ARM_Cortex-M#Further_reading" title="ARM Cortex-M">List of books about ARM Cortex-M</a></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=68" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table role="presentation" class="mbox-small plainlinks sistersitebox" style="background-color:#f9f9f9;border:1px solid #aaa;color:#000">
<tbody><tr>
<td class="mbox-image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" decoding="async" width="30" height="40" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" data-file-width="1024" data-file-height="1376" /></td>
<td class="mbox-text plainlist">Wikimedia Commons has media related to <i><b><a href="https://commons.wikimedia.org/wiki/Category:ARM_microprocessors" class="extiw" title="commons:Category:ARM microprocessors"><span style="">ARM microprocessors</span></a></b></i>.</td></tr>
</tbody></table>
<ul><li><span class="official-website"><span class="url"><a rel="nofollow" class="external text" href="https://www.arm.com">Official website</a></span></span> <a href="https://www.wikidata.org/wiki/Q16980#P856" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" style="vertical-align: text-top" srcset="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a>, ARM Ltd.</li>
<li><a rel="nofollow" class="external text" href="https://archive.is/20130414211742/http://www.futurechips.org/understanding-chips/arm-virtualization-extensions-introduction-part-1.html">ARM Virtualization Extensions</a></li></ul>
<dl><dt>Quick Reference Cards</dt></dl>
<ul><li>Instructions: <a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.qrc0006e/QRC0006_UAL16.pdf">Thumb</a>, <a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.qrc0001m/QRC0001_UAL.pdf">ARM and Thumb-2</a>, <a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.qrc0007e/QRC0007_VFP.pdf">Vector Floating Point</a></li>
<li>Opcodes: <a rel="nofollow" class="external text" href="http://re-eject.gbadev.org/files/ThumbRefV2-beta.pdf">Thumb</a>, <a rel="nofollow" class="external text" href="http://www.mechcore.net/files/docs/ThumbRefV2-beta.pdf">Thumb</a>, <a rel="nofollow" class="external text" href="http://re-eject.gbadev.org/files/armref.pdf">ARM</a>, <a rel="nofollow" class="external text" href="http://www.mechcore.net/files/docs/armref.pdf">ARM</a>, <a rel="nofollow" class="external text" href="http://re-eject.gbadev.org/files/GasARMRef.pdf">GNU Assembler Directives</a></li></ul>
<div style="clear:both;"></div>
<div role="navigation" class="navbox" aria-labelledby="Application_ARM-based_chips" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Application_ARM-based_chips" title="Template:Application ARM-based chips"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Application_ARM-based_chips" title="Template talk:Application ARM-based chips"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Application_ARM-based_chips&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Application_ARM-based_chips" style="font-size:114%;margin:0 4em">Application ARM-based chips</div></th></tr><tr><td class="navbox-abovebelow" colspan="2"><div id="*_ARM_Holdings_*_ARM_architecture_*_List_of_ARM_microarchitectures_*_List_of_applications_of_ARM_cores_*_ARM_Cortex-A_*_ARM_Cortex-R_*_ARM_Cortex-M_*_Comparison_of_ARMv7-A_cores_*_Comparison_of_ARMv8-A_cores">
<ul><li><a href="/wiki/ARM_Holdings" class="mw-redirect" title="ARM Holdings">ARM Holdings</a></li>
<li><a class="mw-selflink selflink">ARM architecture</a></li>
<li><a href="/wiki/List_of_ARM_microarchitectures" title="List of ARM microarchitectures">List of ARM microarchitectures</a></li>
<li><a href="/wiki/List_of_applications_of_ARM_cores" title="List of applications of ARM cores">List of applications of ARM cores</a></li>
<li><a href="/wiki/ARM_Cortex-A" title="ARM Cortex-A">ARM Cortex-A</a></li>
<li><a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">ARM Cortex-R</a></li>
<li><a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">ARM Cortex-M</a></li>
<li><a href="/wiki/Comparison_of_ARMv7-A_cores" title="Comparison of ARMv7-A cores">Comparison of ARMv7-A cores</a></li>
<li><a href="/wiki/Comparison_of_ARMv8-A_cores" title="Comparison of ARMv8-A cores">Comparison of ARMv8-A cores</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Application<br />processors<br />(32-bit)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A5" title="ARM Cortex-A5">Cortex-A5</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Actions <a href="/wiki/Actions_Semiconductor" title="Actions Semiconductor">ATM702x</a></li>
<li>Amlogic <a href="/wiki/Amlogic#Products" title="Amlogic">M805/S805, T82<i>x</i></a></li>
<li>Atmel <a href="/wiki/AT91SAM#AT91SAMA5" class="mw-redirect" title="AT91SAM">SAMA5D3</a></li>
<li>InfoTM <a href="/wiki/InfoTM#Products" title="InfoTM">iMAPx820, iMAPx15</a></li>
<li>Qualcomm <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Snapdragon</a> <a href="/wiki/List_of_Qualcomm_Snapdragon_devices#Snapdragon_S4" class="mw-redirect" title="List of Qualcomm Snapdragon devices">S4 Play</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_devices#Snapdragon_200" class="mw-redirect" title="List of Qualcomm Snapdragon devices">200</a></li>
<li>RDA RDA8810PL</li>
<li>Telechips <a href="/wiki/Telechips#Products" title="Telechips">TCC892x</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A7" title="ARM Cortex-A7">Cortex-A7</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Allwinner <a href="/wiki/Allwinner_Technology#A_and_H-Series" title="Allwinner Technology">A2x, A3x, A83T, H3, H8</a></li>
<li>NXP <a href="/wiki/I.MX#i.MX_7_series" title="I.MX">i.MX7</a>, <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LS10xx</a>, NXP <a href="/wiki/I.MX#i.MX_6_series" title="I.MX">i.MX6UL</a></li>
<li>Broadcom <a href="/wiki/VideoCore" title="VideoCore">VideoCore BCM2836, BCM23550</a></li>
<li>Leadcore <a href="/wiki/Leadcore_Technology#Product_list" title="Leadcore Technology">LC1813, LC1860/C, LC1913, LC1960</a></li>
<li><a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a> Armada PXA1920, 1500 mini plus</li>
<li>MediaTek MT65xx</li>
<li>Qualcomm <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Snapdragon</a> <a href="/wiki/List_of_Qualcomm_Snapdragon_devices#Snapdragon_200" class="mw-redirect" title="List of Qualcomm Snapdragon devices">200</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_devices#Snapdragon_400" class="mw-redirect" title="List of Qualcomm Snapdragon devices">400</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A8" title="ARM Cortex-A8">Cortex-A8</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Allwinner <a href="/wiki/Allwinner_A1X" title="Allwinner A1X">A1x</a></li>
<li><a href="/wiki/Apple-designed_processors" title="Apple-designed processors">Apple</a> <a href="/wiki/Apple_A4" title="Apple A4">A4</a></li>
<li>Freescale <a href="/wiki/I.MX#i.MX_5_series" title="I.MX">i.MX5</a></li>
<li>Rockchip <a href="/wiki/Rockchip#RK291x_series" title="Rockchip">RK291x</a></li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" class="mw-redirect" title="Exynos (system on chip)">Exynos 3110(S5PC110), S5PV210</a></li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_3" title="OMAP">OMAP 3</a></li>
<li>Texas Instruments <a href="/wiki/Sitara_ARM_Processor" title="Sitara ARM Processor">Sitara AM3xxx</a></li>
<li>Texas Instruments <a href="/wiki/Texas_Instruments_DaVinci" title="Texas Instruments DaVinci">DM38x</a></li>
<li>ZiiLABS <a href="/wiki/ZiiLABS" title="ZiiLABS">ZMS-08</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">Cortex-A9</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Actions <a href="/wiki/Actions_Semiconductor#Products" title="Actions Semiconductor">ATM702<i>x</i>, ATM703<i>x</i></a></li>
<li>Altera Cyclone V, Arria V/10</li>
<li>Amlogic <a href="/wiki/Amlogic#Products" title="Amlogic">AML8726, MX, M6x, M801, M802/S802, S812, T86<i>x</i></a></li>
<li><a href="/wiki/Apple-designed_processors" title="Apple-designed processors">Apple</a> <a href="/wiki/Apple_A5" title="Apple A5">A5</a>, <a href="/wiki/Apple_A5X" title="Apple A5X">A5X</a></li>
<li>Broadcom <a href="/wiki/VideoCore" title="VideoCore">VideoCore BCM21xxx, BCM28xxx</a></li>
<li>Freescale <a href="/wiki/I.MX#i.MX_6_series" title="I.MX">i.MX6</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#K3V2" title="HiSilicon">K3V2</a>, <a href="/wiki/HiSilicon#Kirin_910_and_910T" title="HiSilicon">910's</a></li>
<li>InfoTM <a href="/wiki/InfoTM" title="InfoTM">iMAPx912</a></li>
<li>Leadcore <a href="/wiki/Leadcore_Technology#Product_list" title="Leadcore Technology">LC1810, LC1811</a></li>
<li><a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a> Armada 1500 mini</li>
<li>MediaTek MT65xx</li>
<li>Nvidia <a href="/wiki/Tegra" title="Tegra">Tegra</a>, <a href="/wiki/Tegra_2" class="mw-redirect" title="Tegra 2">2</a>, <a href="/wiki/Tegra_3" class="mw-redirect" title="Tegra 3">3</a>, <a href="/wiki/Tegra_4" class="mw-redirect" title="Tegra 4">4i</a></li>
<li>Nufront <a href="/wiki/Nufront#Products" title="Nufront">NuSmart 2816M, NS115, NS115M</a></li>
<li><a href="/wiki/Renesas_Electronics" title="Renesas Electronics">Renesas</a> EMMA EV2, R-Car H1, RZ/A</li>
<li>Rockchip <a href="/wiki/Rockchip#RK292x_series" title="Rockchip">RK292<i>x</i>, RK30<i>xx</i>, RK31<i>xx</i></a></li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" class="mw-redirect" title="Exynos (system on chip)">Exynos 4 421<i>x</i>, 441<i>x</i></a></li>
<li>ST-Ericsson <a href="/wiki/NovaThor" title="NovaThor">NovaThor</a></li>
<li>Telechips <a href="/wiki/Telechips#Products" title="Telechips">TCC8803</a></li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_4" title="OMAP">OMAP 4</a></li>
<li>Texas Instruments <a href="/wiki/Sitara_ARM_Processor" title="Sitara ARM Processor">Sitara AM4xxx</a></li>
<li>VIA WonderMedia <a href="/wiki/WonderMedia" title="WonderMedia">WM88x0, 89x0</a></li>
<li>Xilinx <a href="/wiki/Xilinx#Zynq" title="Xilinx">Zynq-7000</a></li>
<li>ZiiLABS <a href="/wiki/ZiiLABS" title="ZiiLABS">ZMS-20, ZMS-40</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A15" title="ARM Cortex-A15">Cortex-A15</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Allwinner <a href="/wiki/Allwinner_Technology#A-Series" title="Allwinner Technology">A80</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#K3V3" title="HiSilicon">K3V3</a></li>
<li>MediaTek <a href="/wiki/MediaTek#Standalone_application_and_tablet_processors" title="MediaTek">MT8135/V</a></li>
<li>Nvidia <a href="/wiki/Tegra_4" class="mw-redirect" title="Tegra 4">Tegra 4</a>, <a href="/wiki/Tegra_K1" class="mw-redirect" title="Tegra K1">K1</a></li>
<li><a href="/wiki/Renesas_Electronics" title="Renesas Electronics">Renesas</a> R-Car H2</li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" class="mw-redirect" title="Exynos (system on chip)">Exynos 5 52<i>xx</i>, 54<i>xx</i></a></li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_5" title="OMAP">OMAP 5</a>, DRA7xx, AM57xx</li>
<li>Texas Instruments <a href="/wiki/Sitara_ARM_Processor" title="Sitara ARM Processor">Sitara AM5xxx</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A17" title="ARM Cortex-A17">Cortex-A17</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>MediaTek <a href="/wiki/MediaTek#Hexa-core_and_octa-core" title="MediaTek">MT6595, MT5595</a></li>
<li>MStar <a href="/wiki/MStar_Semiconductor" class="mw-redirect" title="MStar Semiconductor">6A928</a></li>
<li>Rockchip <a href="/wiki/Rockchip#RK32xx_series" title="Rockchip">RK3288</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_architecture#ARMv7-A" title="ARM architecture">ARMv7-A</a><br />compatible</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Apple-designed_processors" title="Apple-designed processors">Apple</a> <a href="/wiki/Apple_A6" title="Apple A6">A6</a>, <a href="/wiki/Apple_A6X" title="Apple A6X">A6X</a>, <a href="/wiki/Apple_S1" title="Apple S1">S1</a>, <a href="/wiki/Apple_S1P" class="mw-redirect" title="Apple S1P">S1P</a>, <a href="/wiki/Apple_S2" title="Apple S2">S2</a>, <a href="/wiki/Apple_S3" title="Apple S3">S3</a></li>
<li>Broadcom Brahma-B15</li>
<li><a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a> P4J</li>
<li>Qualcomm <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Snapdragon</a> S1, S2, S3, S4 Plus, S4 Pro, 600, 800 (<a href="/wiki/Scorpion_(CPU)" title="Scorpion (CPU)">Scorpion</a>, <a href="/wiki/Krait_(CPU)" title="Krait (CPU)">Krait</a>)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Others</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Enhanced <a href="/wiki/ARM_Cortex-A8" title="ARM Cortex-A8">Cortex-A8</a></li>
<li>Enhanced <a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">Cortex-A9</a></li>
<li><a href="/wiki/ARM_Cortex-A12" title="ARM Cortex-A12">Cortex-A12</a></li>
<li><a href="/wiki/ARM_Cortex-A32" class="mw-redirect" title="ARM Cortex-A32">Cortex-A32</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Application<br />processors<br />(64-bit)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A35" class="mw-redirect" title="ARM Cortex-A35">Cortex-A35</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>NXP <a href="/wiki/I.MX#i.MX_8_series" title="I.MX">i.MX8X</a></li>
<li>MediaTek <a href="/wiki/MediaTek" title="MediaTek">MT8516</a></li>
<li>Rockchip <a href="/wiki/List_of_Rockchip_products#RK3308" title="List of Rockchip products">RK3308</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A53" title="ARM Cortex-A53">Cortex-A53</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Actions <a href="/wiki/Actions_Semiconductor#Products" title="Actions Semiconductor">GT7, S900, V700</a></li>
<li>Allwinner <a href="/wiki/Allwinner_Technology#A_and_H-Series" title="Allwinner Technology">A64, H5, H64, R18</a></li>
<li>Altera Stratix 10</li>
<li>Amlogic <a href="/wiki/Amlogic#Media_player_SoCs_(S9_family)" title="Amlogic">S9 Family, T96<i>x</i></a></li>
<li>Broadcom <a href="/wiki/Broadcom_Corporation#Raspberry_Pi" title="Broadcom Corporation">BCM2837</a></li>
<li><a href="/wiki/EZchip_Semiconductor" title="EZchip Semiconductor">EZchip</a> TILE-Mx100</li>
<li>HiSilicon <a href="/wiki/HiSilicon#Kirin_620" title="HiSilicon">Kirin 620</a>, <a href="/wiki/HiSilicon#Kirin_650_and_655" title="HiSilicon">65<i>x</i></a>, <a href="/wiki/HiSilicon#Kirin_930_and_93x" title="HiSilicon">93<i>x</i></a></li>
<li><a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a> Armada PXA1928, Mobile PXA1908/PXA1936</li>
<li>MediaTek MT673<i>x</i>, MT675<i>x</i>, MT6795, MT873<i>x</i>, MT8752, MT8163</li>
<li>NXP ARM <a href="/wiki/NXP_ARM_S32" class="mw-redirect" title="NXP ARM S32">S32</a>, <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LS1088</a>, <a href="/wiki/I.MX#i.MX_8_series" title="I.MX">i.MX8M</a></li>
<li>Qualcomm <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Snapdragon</a> <a href="/wiki/List_of_Qualcomm_Snapdragon_devices" class="mw-redirect" title="List of Qualcomm Snapdragon devices">41<i>x</i>, 42<i>x</i>, 43<i>x</i>, 61<i>x</i>, 62<i>x</i></a></li>
<li>Rockchip <a href="/wiki/List_of_Rockchip_products#RK3368" title="List of Rockchip products">RK3328, RK3368</a></li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" class="mw-redirect" title="Exynos (system on chip)">Exynos 7 75<i>xx</i>, 78<i>xx</i></a></li>
<li>Spreadtrum <a href="/wiki/Spreadtrum#4G_smartphone_processors" class="mw-redirect" title="Spreadtrum">SC9860/GV, SC9836</a></li>
<li>Texas Instruments <a href="/wiki/Sitara_ARM_Processor" title="Sitara ARM Processor">Sitara AM6xxx</a></li>
<li>Xilinx <a href="/wiki/Xilinx#Zynq" title="Xilinx">ZynqMP</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A55" title="ARM Cortex-A55">Cortex-A55</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Samsung <a href="/wiki/Exynos#List_of_ARMv8_Exynos_SoCs" title="Exynos">Exynos 9 Series 98<i>xx</i></a></li>
<li>Unisoc <a href="/wiki/Spreadtrum#4G_smartphone_processors" class="mw-redirect" title="Spreadtrum">SC9863A</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A57" title="ARM Cortex-A57">Cortex-A57</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>AMD <a href="/wiki/List_of_AMD_Opteron_microprocessors#ARM_Cortex_A57_based_Opterons" title="List of AMD Opteron microprocessors">Opteron A1100-series</a></li>
<li>NXP <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LS20xx</a></li>
<li>Nvidia <a href="/wiki/Tegra#Tegra_X1" title="Tegra">Tegra X1</a> and <a href="/wiki/Tegra#Tegra_X2" title="Tegra">Tegra X2</a></li>
<li>Qualcomm <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Snapdragon 808, 810</a></li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" class="mw-redirect" title="Exynos (system on chip)">Exynos 7 5433, 7420</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#Hi1610" title="HiSilicon">Kirin Hi1610 and Hi1612</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A72" title="ARM Cortex-A72">Cortex-A72</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>HiSilicon <a href="/wiki/HiSilicon#Kirin_950_and_955" title="HiSilicon">Kirin 95<i>x</i></a>, <a href="/wiki/HiSilicon#Kunpeng_916_(formally_Hi1616)" title="HiSilicon">Kunpeng 916</a></li>
<li>MediaTek <a href="/wiki/MediaTek#Octa-_and_deca-core" title="MediaTek">Helio X2<i>x</i></a>, <a href="/wiki/MediaTek#Standalone_application_and_tablet_processors" title="MediaTek">MT817<i>x</i></a></li>
<li>MStar <a href="/wiki/MStar_Semiconductor" class="mw-redirect" title="MStar Semiconductor">6A938</a></li>
<li>Qualcomm <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Snapdragon</a> <a href="/wiki/List_of_Qualcomm_Snapdragon_devices#Snapdragon_650,_652_and_653" class="mw-redirect" title="List of Qualcomm Snapdragon devices">65<i>x</i></a></li>
<li>Rockchip <a href="/wiki/List_of_Rockchip_products#RK3399" title="List of Rockchip products">RK3399</a></li>
<li>NXP <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LS2088</a>, <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LS1046A</a>, <a href="/wiki/I.MX#i.MX_8_series" title="I.MX">i.MX8</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A73" title="ARM Cortex-A73">Cortex-A73</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>HiSilicon <a href="/wiki/HiSilicon#Kirin_960" title="HiSilicon">Kirin 960</a>, <a href="/wiki/HiSilicon#Kirin_970" title="HiSilicon">Kirin 970</a></li>
<li>MediaTek <a href="/wiki/MediaTek#Octa-_and_deca-core" title="MediaTek">Helio X30</a></li>
<li>Amlogic <a href="/wiki/Amlogic#Media_player_SoCs_(S9_family_gen_2)" title="Amlogic">S922X</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A75" title="ARM Cortex-A75">Cortex-A75</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_systems-on-chip#Snapdragon_670#Snapdragon_710_and_712_(2018/2019)" title="List of Qualcomm Snapdragon systems-on-chip">Snapdragon 71x</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_devices#Snapdragon_835,_845_and_850_(2017/18)" class="mw-redirect" title="List of Qualcomm Snapdragon devices">Snapdragon 845 and 850 </a></li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" class="mw-redirect" title="Exynos (system on chip)">Exynos 9820</a>, <a href="/wiki/Exynos_(system_on_chip)" class="mw-redirect" title="Exynos (system on chip)">Exynos 9825</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A76" title="ARM Cortex-A76">Cortex-A76</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>HiSilicon <a href="/wiki/HiSilicon#Kirin_980" title="HiSilicon">Kirin 980</a>, <a href="/wiki/HiSilicon#Kirin_990_4G_&amp;_990_5G" title="HiSilicon">Kirin 990</a></li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_systems-on-chip#Snapdragon_855_and_8cx_(2019)" title="List of Qualcomm Snapdragon systems-on-chip">Snapdragon 855 and 8cx</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems-on-chip#Snapdragon_632,_670_and_675_(2018)" title="List of Qualcomm Snapdragon systems-on-chip">Snapdragon 675</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems-on-chip#Snapdragon_730_and_730G_(2019)" title="List of Qualcomm Snapdragon systems-on-chip">Snapdragon 730 and 730G</a></li>
<li>MediaTek <a href="/wiki/MediaTek#Helio_G_Series" title="MediaTek">Helio G90</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A77" title="ARM Cortex-A77">Cortex-A77</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>MediaTek <a href="/wiki/MediaTek#Dimensity_Series" title="MediaTek">Dimensity 1000</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_architecture#ARMv8-A" title="ARM architecture">ARMv8-A</a><br />compatible</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Apple-designed_processors" title="Apple-designed processors">Apple</a> <a href="/wiki/Apple_A7" title="Apple A7">A7</a>, <a href="/wiki/Apple_A8" title="Apple A8">A8</a>, <a href="/wiki/Apple_A8X" title="Apple A8X">A8X</a>, <a href="/wiki/Apple_A9" title="Apple A9">A9</a>, <a href="/wiki/Apple_A9X" title="Apple A9X">A9X</a>, <a href="/wiki/Apple_A10" title="Apple A10">A10</a>, <a href="/wiki/Apple_A10X" title="Apple A10X">A10X</a>, <a href="/wiki/Apple_A11" title="Apple A11">A11</a>, <a href="/wiki/Apple_A12" title="Apple A12">A12</a>, <a href="/wiki/Apple_A12X" title="Apple A12X">A12X</a>, <a href="/wiki/Apple_A13" title="Apple A13">A13</a></li>
<li><a href="/wiki/Applied_Micro_Circuits_Corporation" title="Applied Micro Circuits Corporation">Applied Micro</a> <a href="/wiki/X-Gene_(microarchitecture)" class="mw-redirect" title="X-Gene (microarchitecture)">X-Gene</a></li>
<li>Cavium <a href="/wiki/Cavium#ThunderX_SoCs" title="Cavium">ThunderX</a>, <a href="/wiki/Cavium#ThunderX2_SoCs" title="Cavium">ThunderX2</a></li>
<li>HiSilicon TaiShan v110</li>
<li><a href="/wiki/Nvidia" title="Nvidia">Nvidia</a> <a href="/wiki/Tegra#Tegra_K1" title="Tegra">Tegra K1</a> (<a href="/wiki/Project_Denver" title="Project Denver">Denver</a>), <a href="/wiki/Tegra#Tegra_X2" title="Tegra">Tegra X2</a> (<a href="/wiki/Project_Denver" title="Project Denver">Denver2</a>), <a href="/wiki/Tegra#Xavier" title="Tegra">Tegra Xavier</a> (<a href="/wiki/Project_Denver" title="Project Denver">Carmel</a>),</li>
<li>Qualcomm <a href="/wiki/Kryo_(microarchitecture)" class="mw-redirect" title="Kryo (microarchitecture)">Kryo</a>, <a href="/wiki/Qualcomm_Falkor" class="mw-redirect" title="Qualcomm Falkor">Falkor</a></li>
<li><a href="/wiki/Mongoose_(microarchitecture)" class="mw-redirect" title="Mongoose (microarchitecture)">Samsung Mongoose</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Embedded_ARM-based_chips" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Embedded_ARM-based_chips" title="Template:Embedded ARM-based chips"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Embedded_ARM-based_chips" title="Template talk:Embedded ARM-based chips"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Embedded_ARM-based_chips&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Embedded_ARM-based_chips" style="font-size:114%;margin:0 4em"><a href="/wiki/Embedded_system" title="Embedded system">Embedded</a> ARM-based chips</div></th></tr><tr><td class="navbox-abovebelow" colspan="2"><div id="*_ARM_Holdings_*_ARM_architecture_*_List_of_ARM_cores_*_ARM_Cortex-A_*_ARM_Cortex-R_*_ARM_Cortex-M_*_List_of_ARM_Cortex-M_development_tools">
<ul><li><a href="/wiki/ARM_Holdings" class="mw-redirect" title="ARM Holdings">ARM Holdings</a></li>
<li><a class="mw-selflink selflink">ARM architecture</a></li>
<li><a href="/wiki/List_of_ARM_cores" class="mw-redirect" title="List of ARM cores">List of ARM cores</a></li>
<li><a href="/wiki/ARM_Cortex-A" title="ARM Cortex-A">ARM Cortex-A</a></li>
<li><a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">ARM Cortex-R</a></li>
<li><a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">ARM Cortex-M</a></li>
<li><a href="/wiki/List_of_ARM_Cortex-M_development_tools" title="List of ARM Cortex-M development tools">List of ARM Cortex-M development tools</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Embedded<br /><a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M0" class="mw-redirect" title="ARM Cortex-M0">Cortex-M0</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Cypress <a href="/wiki/PSoC" class="mw-redirect" title="PSoC">PSoC</a> 4000, 4100, 4100M, 4200, 4200DS, 4200L, 4200M</li>
<li>Infineon <a href="/wiki/Infineon_XMC" title="Infineon XMC">XMC1000</a></li>
<li>Nordic nRF51</li>
<li>NXP <a href="/wiki/NXP_LPC" title="NXP LPC">LPC1100, LPC1200</a></li>
<li>nuvoTon NuMicro</li>
<li>Sonix SN32F700</li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32</a> F0</li>
<li>Toshiba TX00</li>
<li>Vorago VA108x0</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M0%2B" class="mw-redirect" title="ARM Cortex-M0+">Cortex-M0+</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Cypress PSoC 4000S, 4100S, 4100S+, 4100PS, 4700S, FM0+</li>
<li>Holtek HT32F52000</li>
<li>Microchip (Atmel) <a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a> C2, D0, D1, D2, DA, L2, R2, R3</li>
<li>NXP <a href="/wiki/NXP_LPC" title="NXP LPC">LPC800, LPC11E60, LPC11U60</a></li>
<li>NXP (Freescale) Kinetis E, EA, L, M, V1, W0</li>
<li>Renesas Synergy S1</li>
<li>Silicon Labs (Energy Micro) <a href="/wiki/EFM32" title="EFM32">EFM32</a> Zero, Happy</li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32</a> L0</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M1" class="mw-redirect" title="ARM Cortex-M1">Cortex-M1</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Altera FPGAs Cyclone-II, Cyclone-III, Stratix-II, Stratix-III</li>
<li><a href="/wiki/Microsemi" title="Microsemi">Microsemi</a> (<a href="/wiki/Actel" title="Actel">Actel</a>) FPGAs Fusion, IGLOO/e, ProASIC3L, ProASIC3/E</li>
<li>Xilinx FPGAs Spartan-3, Virtex-2-3-4</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M3" class="mw-redirect" title="ARM Cortex-M3">Cortex-M3</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Actel <a href="/wiki/Actel_SmartFusion" title="Actel SmartFusion">SmartFusion, SmartFusion 2</a></li>
<li>Analog Devices ADuCM300</li>
<li>Cypress <a href="/wiki/PSoC" class="mw-redirect" title="PSoC">PSoC</a> 5000, 5000LP, FM3</li>
<li>Fujitsu FM3</li>
<li>Holtek HT32F</li>
<li>Microchip (Atmel) <a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a> 3A, 3N, 3S, 3U, 3X</li>
<li>NXP <a href="/wiki/NXP_LPC" title="NXP LPC">LPC1300, LPC1700, LPC1800</a></li>
<li>ON Semiconductor Q32M210</li>
<li>Silicon Labs Precision32</li>
<li>Silicon Labs (Energy Micro) <a href="/wiki/EFM32" title="EFM32">EFM32 Tiny, Gecko, Leopard, Giant</a></li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32</a> F1, F2, L1</li>
<li>Texas Instruments F28, LM3, TMS470, <a href="/wiki/OMAP#OMAP_4" title="OMAP">OMAP 4</a></li>
<li>Toshiba TX03</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M4" class="mw-redirect" title="ARM Cortex-M4">Cortex-M4</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Microchip (Atmel) <a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a> 4L, 4N, 4S</li>
<li>NXP (Freescale) Kinetis K, W2</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M4" class="mw-redirect" title="ARM Cortex-M4">Cortex-M4F</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Cypress 6200, FM4</li>
<li>Infineon <a href="/wiki/Infineon_XMC4000" class="mw-redirect" title="Infineon XMC4000">XMC4000</a></li>
<li>Microchip (Atmel) <a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a> 4C, 4E, D5, E5, G5</li>
<li>Microchip CEC1302</li>
<li>Nordic nRF52</li>
<li>NXP <a href="/wiki/NXP_LPC" title="NXP LPC">LPC4000, LPC4300</a></li>
<li>NXP (Freescale) Kinetis K, V3, V4</li>
<li>Renesas Synergy S3, S5, S7</li>
<li>Silicon Labs (Energy Micro) <a href="/wiki/EFM32" title="EFM32">EFM32</a> Wonder</li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32</a> F3, F4, L4, L4+, WB</li>
<li><a href="/w/index.php?title=Tiva-C_LaunchPad&amp;action=edit&amp;redlink=1" class="new" title="Tiva-C LaunchPad (page does not exist)">Texas Instruments LM4F/TM4C</a>, <a href="/wiki/TI_MSP432" title="TI MSP432">MSP432</a></li>
<li>Toshiba TX04</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M7" class="mw-redirect" title="ARM Cortex-M7">Cortex-M7F</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Microchip (Atmel) <a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a> E7, S7, V7</li>
<li>NXP (Freescale) Kinetis KV5x</li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32</a> F7, H7</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M23" class="mw-redirect" title="ARM Cortex-M23">Cortex-M23</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Microchip (Atmel) SAM L10, L11</li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Real-time_computing" title="Real-time computing">Real-time</a><br />microcontrollers</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-R4" class="mw-redirect" title="ARM Cortex-R4">Cortex-R4F</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Texas Instruments RM4, TMS570</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-R5" class="mw-redirect" title="ARM Cortex-R5">Cortex-R5F</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Scaleo OLEA</li>
<li>Texas Instruments RM57</li>
<li>Xilinx <a href="/wiki/Xilinx#Zynq" title="Xilinx">ZynqMP</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Classic_ARM-based_chips" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Classic_ARM-based_chips" title="Template:Classic ARM-based chips"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Classic_ARM-based_chips" title="Template talk:Classic ARM-based chips"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Classic_ARM-based_chips&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Classic_ARM-based_chips" style="font-size:114%;margin:0 4em">Classic ARM-based chips</div></th></tr><tr><td class="navbox-abovebelow" colspan="2"><div id="*_ARM_Holdings_*_ARM_architecture_*_List_of_ARM_cores_*_ARM_Cortex-A_*_ARM_Cortex-R_*_ARM_Cortex-M_*_List_of_ARM_Cortex-M_development_tools">
<ul><li><a href="/wiki/ARM_Holdings" class="mw-redirect" title="ARM Holdings">ARM Holdings</a></li>
<li><a class="mw-selflink selflink">ARM architecture</a></li>
<li><a href="/wiki/List_of_ARM_cores" class="mw-redirect" title="List of ARM cores">List of ARM cores</a></li>
<li><a href="/wiki/ARM_Cortex-A" title="ARM Cortex-A">ARM Cortex-A</a></li>
<li><a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">ARM Cortex-R</a></li>
<li><a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">ARM Cortex-M</a></li>
<li><a href="/wiki/List_of_ARM_Cortex-M_development_tools" title="List of ARM Cortex-M development tools">List of ARM Cortex-M development tools</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Classic<br />processors</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM7" title="ARM7">ARM7</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Atmel <a href="/wiki/AT91SAM7" class="mw-redirect" title="AT91SAM7">SAM7L, SAM7S, SAM7SE, SAM7X, SAM7XC</a>, <a href="/wiki/AT91CAP7" class="mw-redirect" title="AT91CAP7">AT91CAP7</a>, AT91M, AT91R</li>
<li>Cirrus Logic PS7xxx, EP7xxx</li>
<li>Mediatek MT62xx</li>
<li>NXP <a href="/wiki/NXP_LPC#LPC2000_series" title="NXP LPC">LPC2100, LPC2200, LPC2300, LPC2400</a>, LH7</li>
<li>STMicroelectronics STR7</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM9" title="ARM9">ARM9</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Aspeed AST2400</li>
<li>Atmel <a href="/wiki/AT91SAM9" class="mw-redirect" title="AT91SAM9">SAM9G, SAM9M, SAM9N, SAM9R, SAM9X, SAM9XE, SAM926x</a>, <a href="/wiki/AT91CAP9" class="mw-redirect" title="AT91CAP9">AT91CAP9</a></li>
<li>Cirrus Logic EP9xxx</li>
<li>Freescale  <a href="/wiki/I.MX#i.MX1x_series" title="I.MX">i.MX1x, i.MX2x</a></li>
<li>Nuvoton NUC900</li>
<li>NXP <a href="/wiki/NXP_LPC#LPC2900" title="NXP LPC">LPC2900</a>, <a href="/wiki/NXP_LPC#LPC3000_series" title="NXP LPC">LPC3000</a>, LH7A</li>
<li>Rockchip <a href="/wiki/Rockchip#RK27xx_series" title="Rockchip">RK27xx, RK28xx</a></li>
<li>Samsung <a href="/wiki/List_of_Samsung_system-on-a-chips" class="mw-redirect" title="List of Samsung system-on-a-chips">S3C24xx</a></li>
<li>ST-Ericsson <a href="/wiki/Nomadik" title="Nomadik">Nomadik STn881x</a></li>
<li>STMicroelectronics STR9</li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_1" title="OMAP">OMAP 1</a>, <a href="/wiki/Sitara_ARM_Processor" title="Sitara ARM Processor">AM1x</a>, <a href="/wiki/Texas_Instruments_DaVinci" title="Texas Instruments DaVinci">DaVinci</a></li>
<li>VIA WonderMedia <a href="/wiki/WonderMedia" title="WonderMedia">WM8505/8650</a></li>
<li>ZiiLABS <a href="/wiki/ZiiLABS" title="ZiiLABS">ZMS-05</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM11" title="ARM11">ARM11</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Broadcom <a href="/wiki/BCM2835" class="mw-redirect" title="BCM2835">BCM2835</a></li>
<li>Cavium CNS3xxx</li>
<li>Freescale <a href="/wiki/I.MX#i.MX3x_series" title="I.MX">i.MX3x</a></li>
<li>Infotmic IMAPX210/220</li>
<li><a href="/wiki/Mindspeed_Technologies" title="Mindspeed Technologies">Mindspeed</a> Comcerto 1000</li>
<li>Nvidia <a href="/wiki/Tegra" title="Tegra">Tegra APX, 6xx</a></li>
<li>Qualcomm <a href="/wiki/MSM7000" title="MSM7000">MSM7000</a>, <a href="/wiki/Snapdragon_(system_on_chip)#Snapdragon_S1" class="mw-redirect" title="Snapdragon (system on chip)">Snapdragon S1</a></li>
<li>Samsung <a href="/wiki/List_of_Samsung_system-on-a-chips" class="mw-redirect" title="List of Samsung system-on-a-chips">S3C64xx, S5P64xx</a></li>
<li>ST-Ericsson <a href="/wiki/Nomadik" title="Nomadik">Nomadik STn882x</a></li>
<li>Telechips TCC8902</li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_2" title="OMAP">OMAP 2</a></li>
<li>VIA WonderMedia <a href="/wiki/WonderMedia" title="WonderMedia">WM87x0</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv2a<br />compatible</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Amber_(processor_core)" title="Amber (processor core)">Amber</a> (open FPGA core)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv4<br />compatible</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Faraday_Technology" title="Faraday Technology">Faraday</a> FA526, FA626</li>
<li>DEC/Intel <a href="/wiki/StrongARM" title="StrongARM">StrongARM</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv5TE<br />compatible</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Intel/Marvell <a href="/wiki/XScale" title="XScale">XScale</a></li>
<li><a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a> Sheeva, Feroceon, Jolteon, Mohawk</li>
<li>Faraday FA606TE, FA616TE, FA626TE, FA726TE</li></ul>
</div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Reduced_instruction_set_computer_(RISC)_architectures" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:RISC_architectures" title="Template:RISC architectures"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:RISC_architectures" title="Template talk:RISC architectures"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:RISC_architectures&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Reduced_instruction_set_computer_(RISC)_architectures" style="font-size:114%;margin:0 4em"><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">Reduced instruction set computer</a> (RISC) architectures</div></th></tr><tr><td class="navbox-abovebelow" colspan="2"><div id="*IBM_801_*Berkeley_RISC_*Stanford_MIPS">
<ul><li><a href="/wiki/IBM_801" title="IBM 801">IBM 801</a></li>
<li><a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a></li>
<li><a href="/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Active</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Blackfin" title="Blackfin">Analog Devices Blackfin</a></li>
<li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a class="mw-selflink selflink">ARM</a></li>
<li><a href="/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a></li>
<li><a href="/wiki/ESi-RISC" title="ESi-RISC">eSi-RISC</a></li>
<li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li>
<li><a href="/wiki/M32R" title="M32R">Renesas M32R</a></li>
<li><a href="/wiki/SuperH" title="SuperH">Renesas SuperH</a></li>
<li><a href="/wiki/V850" title="V850">Renesas V850</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/Sunway_(processor)" title="Sunway (processor)">Sunway</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">Xilinx&#160;MicroBlaze</a></li>
<li><a href="/wiki/PicoBlaze" title="PicoBlaze">Xilinx&#160;PicoBlaze</a></li>
<li><a href="/wiki/XCore_Architecture" title="XCore Architecture">XMOS XCore XS1</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Historic</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a></li>
<li><a href="/wiki/AMD_Am29000" title="AMD Am29000">AMD Am29000</a></li>
<li><a href="/wiki/Apollo_PRISM" title="Apollo PRISM">Apollo PRISM</a></li>
<li><a href="/wiki/AVR32" title="AVR32">Atmel AVR32</a></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper</a></li>
<li><a href="/wiki/AT%26T_Hobbit" title="AT&amp;T Hobbit">CRISP</a></li>
<li><a href="/wiki/DEC_Prism" title="DEC Prism">DEC Prism</a></li>
<li><a href="/wiki/Intel_i860" title="Intel i860">Intel i860</a></li>
<li><a href="/wiki/Intel_i960" title="Intel i960">Intel i960</a></li>
<li><a href="/wiki/Imagination_META" title="Imagination META">Meta</a></li>
<li><a href="/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li><a href="/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a></li>
<li><a href="/wiki/MCORE" class="mw-redirect" title="MCORE">Motorola M·CORE</a></li>
<li><a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a></li>
<li><a href="/wiki/IBM_ROMP" title="IBM ROMP">ROMP</a></li>
<li><a href="/wiki/IBM_POWER_instruction_set_architecture" title="IBM POWER instruction set architecture">POWER</a></li>
<li><a href="/wiki/PowerPC" title="PowerPC">PowerPC</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Microcontrollers" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Microcontrollers" title="Template:Microcontrollers"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Microcontrollers" title="Template talk:Microcontrollers"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Microcontrollers&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Microcontrollers" style="font-size:114%;margin:0 4em"><a href="/wiki/Microcontroller" title="Microcontroller">Microcontrollers</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Main</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Single-board_microcontroller" title="Single-board microcontroller">Single-board microcontroller</a></li>
<li><a href="/wiki/Special_function_register" title="Special function register">Special function register</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Architectures</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Motorola_68000_series" title="Motorola 68000 series">68000</a></li>
<li><a href="/wiki/Intel_MCS-51" title="Intel MCS-51">8051</a></li>
<li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a class="mw-selflink selflink">ARM</a></li>
<li><a href="/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/PIC_microcontrollers" title="PIC microcontrollers">PIC</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Families</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">4-bit</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AMD_Am2900" title="AMD Am2900">Am2900</a></li>
<li><a href="/wiki/MARC4_Micro-Controller" title="MARC4 Micro-Controller">MARC4</a></li>
<li><a href="/wiki/S1C6x" title="S1C6x">S1C6x</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-47</a></li>
<li><a href="/wiki/Texas_Instruments_TMS1000" title="Texas Instruments TMS1000">TMS1000</a></li>
<li><a href="/wiki/%CE%9CCOM-4" title="ΜCOM-4">μCOM-4</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">8-bit</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Motorola_6800" title="Motorola 6800">6800</a>
<ul><li><a href="/wiki/Motorola_68HC05" title="Motorola 68HC05">68HC05</a></li>
<li><a href="/wiki/Motorola_68HC08" title="Motorola 68HC08">68HC08</a></li>
<li><a href="/wiki/Motorola_68HC11" title="Motorola 68HC11">68HC11</a></li>
<li><a href="/wiki/Freescale_S08" class="mw-redirect" title="Freescale S08">S08</a></li>
<li><a href="/wiki/Freescale_RS08" title="Freescale RS08">RS08</a></li></ul></li>
<li><a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">6502</a>
<ul><li><a href="/wiki/WDC_65C134" title="WDC 65C134">65C134</a></li>
<li><a href="/wiki/WDC_65C265" title="WDC 65C265">65C265</a></li>
<li><a href="/wiki/Mitsubishi_740" title="Mitsubishi 740">MELPS 740</a></li></ul></li>
<li><a href="/wiki/78K" title="78K">78K</a></li>
<li><a href="/wiki/Intel_MCS-48" title="Intel MCS-48">8048</a></li>
<li><a href="/wiki/Intel_MCS-51" title="Intel MCS-51">8051</a>
<ul><li><a href="/wiki/XC800_family" title="XC800 family">XC800</a></li></ul></li>
<li><a href="/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a></li>
<li><a href="/wiki/COP8" title="COP8">COP8</a></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8</a></li>
<li><a href="/wiki/PIC_microcontroller" class="mw-redirect" title="PIC microcontroller">PIC10/12/16/17/18</a></li>
<li><a href="/wiki/ST6_and_ST7" title="ST6 and ST7">ST6/ST7</a></li>
<li><a href="/wiki/STM8" title="STM8">STM8</a></li>
<li><a href="/wiki/Zilog_Z8" title="Zilog Z8">Z8</a></li>
<li><a href="/wiki/Zilog_Z80" title="Zilog Z80">Z80</a>
<ul><li><a href="/wiki/Zilog_eZ80" title="Zilog eZ80">eZ80</a></li>
<li><a href="/wiki/Rabbit_2000" title="Rabbit 2000">Rabbit 2000</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-870</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">16-bit</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Freescale_68HC12" class="mw-redirect" title="Freescale 68HC12">68HC12</a>/<a href="/wiki/Freescale_68HC16" class="mw-redirect" title="Freescale 68HC16">16</a></li>
<li><a href="/wiki/C166_family" title="C166 family">C166</a></li>
<li><a href="/wiki/CompactRISC" title="CompactRISC">CR16/C</a></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8S</a></li>
<li><a href="/wiki/TI_MSP430" title="TI MSP430">MSP430</a></li>
<li><a href="/wiki/PIC_microcontroller#PIC24_and_dsPIC" class="mw-redirect" title="PIC microcontroller">PIC24/dsPIC</a></li>
<li><a href="/wiki/R8C" title="R8C">R8C</a></li>
<li><a href="/wiki/RL78" title="RL78">RL78</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-900</a></li>
<li><a href="/wiki/Zilog_Z8000" title="Zilog Z8000">Z8000</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">32-bit</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AMD_Am29000" title="AMD Am29000">Am29000</a></li>
<li><a href="/wiki/List_of_applications_of_ARM_cores" title="List of applications of ARM cores">ARM</a>/<a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">Cortex-M</a>
<ul><li><a href="/wiki/EFM32" title="EFM32">EFM32</a></li>
<li><a href="/wiki/NXP_LPC" title="NXP LPC">LPC</a></li>
<li><a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a></li>
<li><a href="/wiki/STM32" title="STM32">STM32</a></li>
<li><a href="/wiki/Infineon_XMC" title="Infineon XMC">XMC</a></li></ul></li>
<li><a href="/wiki/AVR32" title="AVR32">AVR32</a></li>
<li><a href="/wiki/CompactRISC" title="CompactRISC">CRX</a></li>
<li><a href="/wiki/Fujitsu_FR" title="Fujitsu FR">FR</a>
<ul><li><a href="/wiki/FR-V_(microprocessor)" title="FR-V (microprocessor)">FR-V</a></li></ul></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8SX</a></li>
<li><a href="/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="/wiki/Motorola_68000" title="Motorola 68000">68000</a>
<ul><li><a href="/wiki/NXP_ColdFire" title="NXP ColdFire">ColdFire</a></li></ul></li>
<li><a href="/wiki/PIC_microcontroller#PIC32MX" class="mw-redirect" title="PIC microcontroller">PIC32</a></li>
<li><a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>
<ul><li><a href="/wiki/MPC5xx" title="MPC5xx">MPC5xx</a></li></ul></li>
<li><a href="/wiki/Parallax_Propeller" title="Parallax Propeller">Propeller</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-900</a></li>
<li><a href="/wiki/Infineon_TriCore" title="Infineon TriCore">TriCore</a></li>
<li><a href="/wiki/V850" title="V850">V850</a></li>
<li><a href="/wiki/RX_microcontroller_family" title="RX microcontroller family">RX</a></li>
<li><a href="/wiki/Zilog_Z80000" title="Zilog Z80000">Z80000</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">64-bit</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/PowerPC#64-bit_PowerPC" title="PowerPC">PowerPC64</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Interfaces</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Programming</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/In-system_programming" title="In-system programming">In-circuit serial programming</a> (ICSP)</li>
<li><a href="/wiki/In-system_programming" title="In-system programming">In-system programming</a> (ISP)</li>
<li><a href="/wiki/AVR_microcontrollers#PDI" title="AVR microcontrollers">Program and Debug Interface</a> (PDI)</li>
<li><a href="/wiki/AVR_microcontrollers#High_voltage_serial" title="AVR microcontrollers">High-voltage serial programming</a> (HVSP)</li>
<li><a href="/wiki/AVR_microcontrollers#High_voltage_parallel" title="AVR microcontrollers">High voltage parallel programming</a> (HVPP)</li>
<li><a href="/wiki/AVR_microcontrollers#Bootloader" title="AVR microcontrollers">Bootloader</a></li>
<li><a href="/wiki/AVR_microcontrollers#ROM" title="AVR microcontrollers">ROM</a></li>
<li><a href="/wiki/AVR_microcontrollers#aWire" title="AVR microcontrollers">aWire</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Debugging</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Nexus_(standard)" title="Nexus (standard)">Nexus (standard)</a></li>
<li><a href="/wiki/JTAG" title="JTAG">Joint Test Action Group</a> (JTAG)
<ul><li><a href="/wiki/DebugWIRE" title="DebugWIRE">debugWIRE</a> (Atmel)</li></ul></li>
<li><a href="/wiki/PIC_microcontroller#In-circuit_debugging" class="mw-redirect" title="PIC microcontroller">In-circuit debugging</a> (ICD)</li>
<li><a href="/wiki/In-circuit_emulation" title="In-circuit emulation">In-circuit emulator</a> (ICE)</li>
<li><a href="/wiki/In-target_probe" title="In-target probe">In-target probe</a> (ITP)</li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Simulators</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Gpsim" title="Gpsim">gpsim</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Lists</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/List_of_common_microcontrollers" title="List of common microcontrollers">List of common microcontrollers</a></li>
<li>By manufacturer
<ul><li><a href="/wiki/Intel_microprocessor#Microcontrollers" class="mw-redirect" title="Intel microprocessor">Intel</a></li>
<li><a href="/wiki/List_of_Freescale_products#Microcontrollers" class="mw-redirect" title="List of Freescale products">NXP/Freescale</a></li>
<li><a href="/wiki/List_of_common_microcontrollers#Infineon" title="List of common microcontrollers">Infineon</a></li>
<li><a href="/wiki/Renesas_Electronics#Products" title="Renesas Electronics">Renesas Electronics</a></li></ul></li>
<li><a href="/wiki/List_of_Wi-Fi_microcontrollers" title="List of Wi-Fi microcontrollers">List of Wi-Fi microcontrollers</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">See also</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="/wiki/Programmable_logic_controller" title="Programmable logic controller">Programmable logic controller</a></li>
<li><a href="/wiki/List_of_microprocessors" title="List of microprocessors">List of microprocessors</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Processor_technologies" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Processor_technologies&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Processor_technologies" style="font-size:114%;margin:0 4em"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li></ul></li>
<li><a href="/wiki/Belt_machine" class="mw-redirect" title="Belt machine">Belt machine</a></li>
<li><a href="/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="/wiki/Finite_state_machine_with_datapath" class="mw-redirect" title="Finite state machine with datapath">with datapath</a></li>
<li><a href="/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li></ul></li>
<li><a href="/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="/wiki/Computer_data_storage" title="Computer data storage">Memory access</a>
<ul><li><a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="/wiki/Heterogenous_Unified_Memory_Access" class="mw-redirect" title="Heterogenous Unified Memory Access">HUMA</a></li>
<li><a href="/wiki/Load/store_architecture" class="mw-redirect" title="Load/store architecture">Load/store</a></li>
<li><a href="/wiki/Register_memory_architecture" title="Register memory architecture">Register/memory</a></li></ul></li>
<li><a href="/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="/wiki/Neuromorphic_engineering" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="/wiki/One_instruction_set_computer" class="mw-redirect" title="One instruction set computer">OISC</a></li>
<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="/wiki/Zero_instruction_set_computer" title="Zero instruction set computer">ZISC</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction sets</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/X86" title="X86">x86</a></li>
<li><a class="mw-selflink selflink">ARM</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/Little_man_computer" title="Little man computer">LMC</a></li>
<li><a href="/wiki/List_of_instruction_sets" class="mw-redirect" title="List of instruction sets">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Tomasulo_algorithm" title="Tomasulo algorithm">Tomasulo algorithm</a>
<ul><li><a href="/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch prediction</a></li>
<li><a href="/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li></ul></li>
<li><a href="/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="/wiki/Cooperative_multithreading" class="mw-redirect" title="Cooperative multithreading">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/SISD" title="SISD">SISD</a></li>
<li><a href="/wiki/SIMD" title="SIMD">SIMD</a>
<ul><li><a href="/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">SIMT</a></li>
<li><a href="/wiki/MISD" title="MISD">MISD</a></li>
<li><a href="/wiki/MIMD" title="MIMD">MIMD</a>
<ul><li><a href="/wiki/SPMD" title="SPMD">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Transistor_count" title="Transistor count">Transistor count</a></li>
<li><a href="/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="/wiki/System_in_package" title="System in package">System in package</a> (SiP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="/wiki/Notebook_processor" title="Notebook processor">Notebook</a></li>
<li><a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/System_on_a_chip" class="mw-redirect" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="/wiki/Multiprocessor_system-on-chip" class="mw-redirect" title="Multiprocessor system-on-chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="/wiki/Programmable_system-on-chip" title="Programmable system-on-chip">Programmable</a> (PSoC)</li>
<li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="/wiki/Tensor_processing_unit" title="Tensor processing unit">Tensor processing unit</a> (TPU)</li>
<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="/wiki/Word_(computer_architecture)#Variable_word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Processor_core" class="mw-redirect" title="Processor core">Core</a></li>
<li><a href="/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Execution_unit" title="Execution unit">Functional units</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="/wiki/Load%E2%80%93store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a href="/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Digital_logic" class="mw-redirect" title="Digital logic">Logic</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Control unit</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="/wiki/Microcode" title="Microcode">Microcode</a> <a href="/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="/wiki/Sum_addressed_decoder" class="mw-redirect" title="Sum addressed decoder">Sum addressed decoder</a></li></ul></li>
<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="/wiki/Digital_circuit" class="mw-redirect" title="Digital circuit">Digital</a></li>
<li><a href="/wiki/Analog_circuit" class="mw-redirect" title="Analog circuit">Analog</a></li>
<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a></li>
<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Race_to_sleep" title="Race to sleep">Race to sleep</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>
<li><a href="/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox authority-control" aria-labelledby="Authority_control_frameless_&amp;#124;text-top_&amp;#124;10px_&amp;#124;alt=Edit_this_at_Wikidata_&amp;#124;link=https&amp;#58;//www.wikidata.org/wiki/Q16980&amp;#124;Edit_this_at_Wikidata" style="padding:3px"><table class="nowraplinks hlist navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th id="Authority_control_frameless_&amp;#124;text-top_&amp;#124;10px_&amp;#124;alt=Edit_this_at_Wikidata_&amp;#124;link=https&amp;#58;//www.wikidata.org/wiki/Q16980&amp;#124;Edit_this_at_Wikidata" scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Help:Authority_control" title="Help:Authority control">Authority control</a> <a href="https://www.wikidata.org/wiki/Q16980" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" style="vertical-align: text-top" srcset="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><span class="nowrap"><a href="/wiki/Biblioth%C3%A8que_nationale_de_France" title="Bibliothèque nationale de France">BNF</a>: <span class="uid"><a rel="nofollow" class="external text" href="https://catalogue.bnf.fr/ark:/12148/cb16243194b">cb16243194b</a> <a rel="nofollow" class="external text" href="https://data.bnf.fr/ark:/12148/cb16243194b">(data)</a></span></span></li>
<li><span class="nowrap"><a href="/wiki/Integrated_Authority_File" title="Integrated Authority File">GND</a>: <span class="uid"><a rel="nofollow" class="external text" href="https://d-nb.info/gnd/4706184-4">4706184-4</a></span></span></li>
<li><span class="nowrap"><a href="/wiki/Library_of_Congress_Control_Number" title="Library of Congress Control Number">LCCN</a>: <span class="uid"><a rel="nofollow" class="external text" href="https://id.loc.gov/authorities/subjects/sh2015001756">sh2015001756</a></span></span></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1261
Cached time: 20200414172725
Cache expiry: 86400
Dynamic content: true
Complications: [vary‐revision‐sha1]
CPU time usage: 1.900 seconds
Real time usage: 2.302 seconds
Preprocessor visited node count: 10767/1000000
Post‐expand include size: 551115/2097152 bytes
Template argument size: 15757/2097152 bytes
Highest expansion depth: 17/40
Expensive parser function count: 17/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 523379/5000000 bytes
Number of Wikibase entities loaded: 2/400
Lua time usage: 0.984/10.000 seconds
Lua memory usage: 9.55 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1872.688      1 -total
 54.45% 1019.690      2 Template:Reflist
 35.24%  659.901    133 Template:Cite_web
  7.59%  142.124      5 Template:Ambox
  4.48%   83.936      1 Template:About
  4.42%   82.691      1 Template:Multiple_issues
  4.39%   82.187     18 Template:Navbox
  3.54%   66.310     15 Template:Cite_news
  3.37%   63.029      4 Template:Infobox_CPU_architecture
  3.14%   58.873      4 Template:Infobox
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:60558-0!canonical and timestamp 20200414172722 and revision id 950723996
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=ARM_architecture&amp;oldid=950723996#64/32-bit_architecture">https://en.wikipedia.org/w/index.php?title=ARM_architecture&amp;oldid=950723996#64/32-bit_architecture</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:ARM_architecture" title="Category:ARM architecture">ARM architecture</a></li><li><a href="/wiki/Category:Acorn_Computers" title="Category:Acorn Computers">Acorn Computers</a></li><li><a href="/wiki/Category:Computer-related_introductions_in_1983" title="Category:Computer-related introductions in 1983">Computer-related introductions in 1983</a></li><li><a href="/wiki/Category:Instruction_set_architectures" title="Category:Instruction set architectures">Instruction set architectures</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Webarchive_template_wayback_links" title="Category:Webarchive template wayback links">Webarchive template wayback links</a></li><li><a href="/wiki/Category:Use_British_English_from_June_2012" title="Category:Use British English from June 2012">Use British English from June 2012</a></li><li><a href="/wiki/Category:Use_dmy_dates_from_November_2019" title="Category:Use dmy dates from November 2019">Use dmy dates from November 2019</a></li><li><a href="/wiki/Category:Wikipedia_articles_in_need_of_updating_from_September_2018" title="Category:Wikipedia articles in need of updating from September 2018">Wikipedia articles in need of updating from September 2018</a></li><li><a href="/wiki/Category:All_Wikipedia_articles_in_need_of_updating" title="Category:All Wikipedia articles in need of updating">All Wikipedia articles in need of updating</a></li><li><a href="/wiki/Category:Articles_with_trivia_sections_from_September_2018" title="Category:Articles with trivia sections from September 2018">Articles with trivia sections from September 2018</a></li><li><a href="/wiki/Category:All_articles_with_trivia_sections" title="Category:All articles with trivia sections">All articles with trivia sections</a></li><li><a href="/wiki/Category:Wikipedia_articles_that_are_too_technical_from_September_2018" title="Category:Wikipedia articles that are too technical from September 2018">Wikipedia articles that are too technical from September 2018</a></li><li><a href="/wiki/Category:All_articles_that_are_too_technical" title="Category:All articles that are too technical">All articles that are too technical</a></li><li><a href="/wiki/Category:Articles_with_multiple_maintenance_issues" title="Category:Articles with multiple maintenance issues">Articles with multiple maintenance issues</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2019" title="Category:Articles containing potentially dated statements from 2019">Articles containing potentially dated statements from 2019</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_May_2013" title="Category:Articles with unsourced statements from May 2013">Articles with unsourced statements from May 2013</a></li><li><a href="/wiki/Category:All_accuracy_disputes" title="Category:All accuracy disputes">All accuracy disputes</a></li><li><a href="/wiki/Category:Articles_with_disputed_statements_from_December_2019" title="Category:Articles with disputed statements from December 2019">Articles with disputed statements from December 2019</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2011" title="Category:Articles containing potentially dated statements from 2011">Articles containing potentially dated statements from 2011</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_March_2011" title="Category:Articles needing additional references from March 2011">Articles needing additional references from March 2011</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_September_2019" title="Category:Wikipedia articles needing clarification from September 2019">Wikipedia articles needing clarification from September 2019</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_February_2018" title="Category:Articles with unsourced statements from February 2018">Articles with unsourced statements from February 2018</a></li><li><a href="/wiki/Category:Commons_category_link_is_on_Wikidata" title="Category:Commons category link is on Wikidata">Commons category link is on Wikidata</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_BNF_identifiers" title="Category:Wikipedia articles with BNF identifiers">Wikipedia articles with BNF identifiers</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_GND_identifiers" title="Category:Wikipedia articles with GND identifiers">Wikipedia articles with GND identifiers</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_LCCN_identifiers" title="Category:Wikipedia articles with LCCN identifiers">Wikipedia articles with LCCN identifiers</a></li><li><a href="/wiki/Category:Articles_with_example_code" title="Category:Articles with example code">Articles with example code</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
    <h2>Navigation menu</h2>
    <div id="mw-head">
        
        <div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
        	<h3 id="p-personal-label">Personal tools</h3>
        	<ul >
        		
        		<li id="pt-anonuserpage">Not logged in</li>
        		<li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=ARM+architecture" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=ARM+architecture" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
        	</ul>
        </div>
        <div id="left-navigation">
            <div id="p-namespaces" role="navigation" class="vectorTabs " aria-labelledby="p-namespaces-label">
            	<h3 id="p-namespaces-label">Namespaces</h3>
            	<ul >
            		<li id="ca-nstab-main" class="selected"><a href="/wiki/ARM_architecture" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:ARM_architecture" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t">Talk</a></li>
            	</ul>
            </div>
            <div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
            	<h3 id="p-variants-label">
            		<span>Variants</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
        </div>
        <div id="right-navigation">
            <div id="p-views" role="navigation" class="vectorTabs " aria-labelledby="p-views-label">
            	<h3 id="p-views-label">Views</h3>
            	<ul >
            		<li id="ca-view" class="collapsible selected"><a href="/wiki/ARM_architecture">Read</a></li><li id="ca-edit" class="collapsible"><a href="/w/index.php?title=ARM_architecture&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="/w/index.php?title=ARM_architecture&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
            	</ul>
            </div>
            <div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
            	<h3 id="p-cactions-label">
            		<span>More</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
            <div id="p-search" role="search">
            	<h3 >
            		<label for="searchInput">Search</label>
            	</h3>
            	<form action="/w/index.php" id="searchform">
            		<div id="simpleSearch">
            			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
            			<input type="hidden" value="Special:Search" name="title"/>
            			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
            			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
            		</div>
            	</form>
            </div>
        </div>
    </div>
    
    <div id="mw-panel">
    	<div id="p-logo" role="banner">
    		<a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>
    	</div>
    	<div class="portal" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
    		<h3  id="p-navigation-label">
    			Navigation
    		</h3>
    		<div class="body">
    			<ul><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Wikipedia:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
    		<h3  id="p-interaction-label">
    			Interaction
    		</h3>
    		<div class="body">
    			<ul><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
    		<h3  id="p-tb-label">
    			Tools
    		</h3>
    		<div class="body">
    			<ul><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/ARM_architecture" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/ARM_architecture" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=ARM_architecture&amp;oldid=950723996" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=ARM_architecture&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q16980" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=ARM_architecture&amp;id=950723996&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-wikibase-otherprojects"  aria-labelledby="p-wikibase-otherprojects-label">
    		<h3  id="p-wikibase-otherprojects-label">
    			In other projects
    		</h3>
    		<div class="body">
    			<ul><li class="wb-otherproject-link wb-otherproject-commons"><a href="https://commons.wikimedia.org/wiki/Category:ARM_microprocessors" hreflang="en">Wikimedia Commons</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
    		<h3  id="p-coll-print_export-label">
    			Print/export
    		</h3>
    		<div class="body">
    			<ul><li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=ARM+architecture">Create a book</a></li><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=ARM+architecture&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=ARM_architecture&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
    		<h3  id="p-lang-label">
    			Languages
    		</h3>
    		<div class="body">
    			<ul><li class="interlanguage-link interwiki-ar"><a href="https://ar.wikipedia.org/wiki/%D8%A8%D9%86%D9%8A%D8%A9_%D8%A5%D9%8A%D9%87_%D8%A2%D8%B1_%D8%A5%D9%85" title="بنية إيه آر إم – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target">العربية</a></li><li class="interlanguage-link interwiki-be-x-old"><a href="https://be-x-old.wikipedia.org/wiki/ARM_(%D0%BF%D1%80%D0%B0%D1%86%D1%8D%D1%81%D0%B0%D1%80)" title="ARM (працэсар) – Belarusian (Taraškievica orthography)" lang="be-tarask" hreflang="be-tarask" class="interlanguage-link-target">Беларуская (тарашкевіца)‎</a></li><li class="interlanguage-link interwiki-ca"><a href="https://ca.wikipedia.org/wiki/Advanced_RISC_Machines" title="Advanced RISC Machines – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target">Català</a></li><li class="interlanguage-link interwiki-cs"><a href="https://cs.wikipedia.org/wiki/ARM" title="ARM – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">Čeština</a></li><li class="interlanguage-link interwiki-da"><a href="https://da.wikipedia.org/wiki/ARM_(processorarkitektur)" title="ARM (processorarkitektur) – Danish" lang="da" hreflang="da" class="interlanguage-link-target">Dansk</a></li><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/ARM-Architektur" title="ARM-Architektur – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a href="https://et.wikipedia.org/wiki/ARM_(arvutiarhitektuur)" title="ARM (arvutiarhitektuur) – Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-el"><a href="https://el.wikipedia.org/wiki/%CE%91%CF%81%CF%87%CE%B9%CF%84%CE%B5%CE%BA%CF%84%CE%BF%CE%BD%CE%B9%CE%BA%CE%AE_ARM" title="Αρχιτεκτονική ARM – Greek" lang="el" hreflang="el" class="interlanguage-link-target">Ελληνικά</a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/Arquitectura_ARM" title="Arquitectura ARM – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-fa"><a href="https://fa.wikipedia.org/wiki/%D9%85%D8%B9%D9%85%D8%A7%D8%B1%DB%8C_%D8%A2%D8%B1%D9%85" title="معماری آرم – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target">فارسی</a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/Architecture_ARM" title="Architecture ARM – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-ko"><a href="https://ko.wikipedia.org/wiki/ARM_%EC%95%84%ED%82%A4%ED%85%8D%EC%B2%98" title="ARM 아키텍처 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target">한국어</a></li><li class="interlanguage-link interwiki-hi"><a href="https://hi.wikipedia.org/wiki/%E0%A4%86%E0%A4%B0%E0%A5%8D%E0%A4%AE_%E0%A4%95%E0%A5%80_%E0%A4%B8%E0%A4%82%E0%A4%B0%E0%A4%9A%E0%A4%A8%E0%A4%BE" title="आर्म की संरचना – Hindi" lang="hi" hreflang="hi" class="interlanguage-link-target">हिन्दी</a></li><li class="interlanguage-link interwiki-id"><a href="https://id.wikipedia.org/wiki/Arsitektur_ARM" title="Arsitektur ARM – Indonesian" lang="id" hreflang="id" class="interlanguage-link-target">Bahasa Indonesia</a></li><li class="interlanguage-link interwiki-it"><a href="https://it.wikipedia.org/wiki/Architettura_ARM" title="Architettura ARM – Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-he"><a href="https://he.wikipedia.org/wiki/ARM" title="ARM – Hebrew" lang="he" hreflang="he" class="interlanguage-link-target">עברית</a></li><li class="interlanguage-link interwiki-kn"><a href="https://kn.wikipedia.org/wiki/ARM_%E0%B2%86%E0%B2%B0%E0%B3%8D%E0%B2%95%E0%B2%BF%E0%B2%9F%E0%B3%86%E0%B2%95%E0%B3%8D%E0%B2%9A%E0%B2%B0%E0%B3%8D_(%E0%B2%B5%E0%B2%BF%E0%B2%A8%E0%B3%8D%E0%B2%AF%E0%B2%BE%E0%B2%B8)" title="ARM ಆರ್ಕಿಟೆಕ್ಚರ್ (ವಿನ್ಯಾಸ) – Kannada" lang="kn" hreflang="kn" class="interlanguage-link-target">ಕನ್ನಡ</a></li><li class="interlanguage-link interwiki-lv"><a href="https://lv.wikipedia.org/wiki/ARM" title="ARM – Latvian" lang="lv" hreflang="lv" class="interlanguage-link-target">Latviešu</a></li><li class="interlanguage-link interwiki-hu"><a href="https://hu.wikipedia.org/wiki/ARM_architekt%C3%BAra" title="ARM architektúra – Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target">Magyar</a></li><li class="interlanguage-link interwiki-ml"><a href="https://ml.wikipedia.org/wiki/%E0%B4%86%E0%B4%82_%E0%B4%86%E0%B5%BC%E0%B4%95%E0%B5%8D%E0%B4%95%E0%B4%BF%E0%B4%9F%E0%B5%86%E0%B4%95%E0%B5%8D%E0%B4%9A%E0%B5%BC" title="ആം ആർക്കിടെക്ചർ – Malayalam" lang="ml" hreflang="ml" class="interlanguage-link-target">മലയാളം</a></li><li class="interlanguage-link interwiki-nl"><a href="https://nl.wikipedia.org/wiki/ARM-architectuur" title="ARM-architectuur – Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/ARM%E3%82%A2%E3%83%BC%E3%82%AD%E3%83%86%E3%82%AF%E3%83%81%E3%83%A3" title="ARMアーキテクチャ – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-no"><a href="https://no.wikipedia.org/wiki/ARM_(prosessorarkitektur)" title="ARM (prosessorarkitektur) – Norwegian Bokmål" lang="nb" hreflang="nb" class="interlanguage-link-target">Norsk bokmål</a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/Architektura_ARM" title="Architektura ARM – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="https://pt.wikipedia.org/wiki/Arquitetura_ARM" title="Arquitetura ARM – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Português</a></li><li class="interlanguage-link interwiki-ro"><a href="https://ro.wikipedia.org/wiki/Arhitectur%C4%83_ARM" title="Arhitectură ARM – Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target">Română</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/ARM_(%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0)" title="ARM (архитектура) – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-sq"><a href="https://sq.wikipedia.org/wiki/Arkitektura_ARM" title="Arkitektura ARM – Albanian" lang="sq" hreflang="sq" class="interlanguage-link-target">Shqip</a></li><li class="interlanguage-link interwiki-simple"><a href="https://simple.wikipedia.org/wiki/ARM_architecture" title="ARM architecture – Simple English" lang="en-simple" hreflang="en-simple" class="interlanguage-link-target">Simple English</a></li><li class="interlanguage-link interwiki-sk"><a href="https://sk.wikipedia.org/wiki/ARM" title="ARM – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target">Slovenčina</a></li><li class="interlanguage-link interwiki-sl"><a href="https://sl.wikipedia.org/wiki/Arhitektura_ARM" title="Arhitektura ARM – Slovenian" lang="sl" hreflang="sl" class="interlanguage-link-target">Slovenščina</a></li><li class="interlanguage-link interwiki-sr"><a href="https://sr.wikipedia.org/wiki/ARM_%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0" title="ARM архитектура – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target">Српски / srpski</a></li><li class="interlanguage-link interwiki-sh"><a href="https://sh.wikipedia.org/wiki/ARM" title="ARM – Serbo-Croatian" lang="sh" hreflang="sh" class="interlanguage-link-target">Srpskohrvatski / српскохрватски</a></li><li class="interlanguage-link interwiki-fi"><a href="https://fi.wikipedia.org/wiki/ARM" title="ARM – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target">Suomi</a></li><li class="interlanguage-link interwiki-sv"><a href="https://sv.wikipedia.org/wiki/ARM_(processorarkitektur)" title="ARM (processorarkitektur) – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target">Svenska</a></li><li class="interlanguage-link interwiki-tr"><a href="https://tr.wikipedia.org/wiki/ARM_mimarisi" title="ARM mimarisi – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target">Türkçe</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/ARM" title="ARM – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-vi"><a href="https://vi.wikipedia.org/wiki/C%E1%BA%A5u_tr%C3%BAc_ARM" title="Cấu trúc ARM – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target">Tiếng Việt</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/ARM%E6%9E%B6%E6%A7%8B" title="ARM架構 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li></ul>
    			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q16980#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
    		</div>
    	</div>
    	
    </div>
</div>

<div id="footer" role="contentinfo" >
	<ul id="footer-info" class="">
		<li id="footer-info-lastmod"> This page was last edited on 13 April 2020, at 14:25<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" class="">
		<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=ARM_architecture&amp;mobileaction=toggle_view_mobile#64/32-bit_architecture" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"1.900","walltime":"2.302","ppvisitednodes":{"value":10767,"limit":1000000},"postexpandincludesize":{"value":551115,"limit":2097152},"templateargumentsize":{"value":15757,"limit":2097152},"expansiondepth":{"value":17,"limit":40},"expensivefunctioncount":{"value":17,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":523379,"limit":5000000},"entityaccesscount":{"value":2,"limit":400},"timingprofile":["100.00% 1872.688      1 -total"," 54.45% 1019.690      2 Template:Reflist"," 35.24%  659.901    133 Template:Cite_web","  7.59%  142.124      5 Template:Ambox","  4.48%   83.936      1 Template:About","  4.42%   82.691      1 Template:Multiple_issues","  4.39%   82.187     18 Template:Navbox","  3.54%   66.310     15 Template:Cite_news","  3.37%   63.029      4 Template:Infobox_CPU_architecture","  3.14%   58.873      4 Template:Infobox"]},"scribunto":{"limitreport-timeusage":{"value":"0.984","limit":"10.000"},"limitreport-memusage":{"value":10017349,"limit":52428800}},"cachereport":{"origin":"mw1261","timestamp":"20200414172725","ttl":86400,"transientcontent":true}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"ARM architecture","url":"https:\/\/en.wikipedia.org\/wiki\/ARM_architecture#64\/32-bit_architecture","sameAs":"http:\/\/www.wikidata.org\/entity\/Q16980","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q16980","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2002-07-05T12:42:07Z","dateModified":"2020-04-13T14:25:41Z","headline":"family of RISC-based computer architectures"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":124,"wgHostname":"mw1395"});});</script></body></html>
