
SENPROJ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002684  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c4  08002854  08002854  00012854  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002a18  08002a18  00012a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002a20  08002a20  00012a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002a24  08002a24  00012a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08002a28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000148  20000070  08002a98  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200001b8  08002a98  000201b8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   00014399  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000027be  00000000  00000000  00034439  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000631d  00000000  00000000  00036bf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000838  00000000  00000000  0003cf18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000b68  00000000  00000000  0003d750  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005fcb  00000000  00000000  0003e2b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000036b0  00000000  00000000  00044283  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00047933  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001b90  00000000  00000000  000479b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800283c 	.word	0x0800283c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	0800283c 	.word	0x0800283c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b97a 	b.w	80005bc <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	468c      	mov	ip, r1
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	9e08      	ldr	r6, [sp, #32]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d151      	bne.n	8000394 <__udivmoddi4+0xb4>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d96d      	bls.n	80003d2 <__udivmoddi4+0xf2>
 80002f6:	fab2 fe82 	clz	lr, r2
 80002fa:	f1be 0f00 	cmp.w	lr, #0
 80002fe:	d00b      	beq.n	8000318 <__udivmoddi4+0x38>
 8000300:	f1ce 0c20 	rsb	ip, lr, #32
 8000304:	fa01 f50e 	lsl.w	r5, r1, lr
 8000308:	fa20 fc0c 	lsr.w	ip, r0, ip
 800030c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000310:	ea4c 0c05 	orr.w	ip, ip, r5
 8000314:	fa00 f40e 	lsl.w	r4, r0, lr
 8000318:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800031c:	0c25      	lsrs	r5, r4, #16
 800031e:	fbbc f8fa 	udiv	r8, ip, sl
 8000322:	fa1f f987 	uxth.w	r9, r7
 8000326:	fb0a cc18 	mls	ip, sl, r8, ip
 800032a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800032e:	fb08 f309 	mul.w	r3, r8, r9
 8000332:	42ab      	cmp	r3, r5
 8000334:	d90a      	bls.n	800034c <__udivmoddi4+0x6c>
 8000336:	19ed      	adds	r5, r5, r7
 8000338:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800033c:	f080 8123 	bcs.w	8000586 <__udivmoddi4+0x2a6>
 8000340:	42ab      	cmp	r3, r5
 8000342:	f240 8120 	bls.w	8000586 <__udivmoddi4+0x2a6>
 8000346:	f1a8 0802 	sub.w	r8, r8, #2
 800034a:	443d      	add	r5, r7
 800034c:	1aed      	subs	r5, r5, r3
 800034e:	b2a4      	uxth	r4, r4
 8000350:	fbb5 f0fa 	udiv	r0, r5, sl
 8000354:	fb0a 5510 	mls	r5, sl, r0, r5
 8000358:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800035c:	fb00 f909 	mul.w	r9, r0, r9
 8000360:	45a1      	cmp	r9, r4
 8000362:	d909      	bls.n	8000378 <__udivmoddi4+0x98>
 8000364:	19e4      	adds	r4, r4, r7
 8000366:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800036a:	f080 810a 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800036e:	45a1      	cmp	r9, r4
 8000370:	f240 8107 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000374:	3802      	subs	r0, #2
 8000376:	443c      	add	r4, r7
 8000378:	eba4 0409 	sub.w	r4, r4, r9
 800037c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000380:	2100      	movs	r1, #0
 8000382:	2e00      	cmp	r6, #0
 8000384:	d061      	beq.n	800044a <__udivmoddi4+0x16a>
 8000386:	fa24 f40e 	lsr.w	r4, r4, lr
 800038a:	2300      	movs	r3, #0
 800038c:	6034      	str	r4, [r6, #0]
 800038e:	6073      	str	r3, [r6, #4]
 8000390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000394:	428b      	cmp	r3, r1
 8000396:	d907      	bls.n	80003a8 <__udivmoddi4+0xc8>
 8000398:	2e00      	cmp	r6, #0
 800039a:	d054      	beq.n	8000446 <__udivmoddi4+0x166>
 800039c:	2100      	movs	r1, #0
 800039e:	e886 0021 	stmia.w	r6, {r0, r5}
 80003a2:	4608      	mov	r0, r1
 80003a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a8:	fab3 f183 	clz	r1, r3
 80003ac:	2900      	cmp	r1, #0
 80003ae:	f040 808e 	bne.w	80004ce <__udivmoddi4+0x1ee>
 80003b2:	42ab      	cmp	r3, r5
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xdc>
 80003b6:	4282      	cmp	r2, r0
 80003b8:	f200 80fa 	bhi.w	80005b0 <__udivmoddi4+0x2d0>
 80003bc:	1a84      	subs	r4, r0, r2
 80003be:	eb65 0503 	sbc.w	r5, r5, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	46ac      	mov	ip, r5
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d03f      	beq.n	800044a <__udivmoddi4+0x16a>
 80003ca:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	b912      	cbnz	r2, 80003da <__udivmoddi4+0xfa>
 80003d4:	2701      	movs	r7, #1
 80003d6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003da:	fab7 fe87 	clz	lr, r7
 80003de:	f1be 0f00 	cmp.w	lr, #0
 80003e2:	d134      	bne.n	800044e <__udivmoddi4+0x16e>
 80003e4:	1beb      	subs	r3, r5, r7
 80003e6:	0c3a      	lsrs	r2, r7, #16
 80003e8:	fa1f fc87 	uxth.w	ip, r7
 80003ec:	2101      	movs	r1, #1
 80003ee:	fbb3 f8f2 	udiv	r8, r3, r2
 80003f2:	0c25      	lsrs	r5, r4, #16
 80003f4:	fb02 3318 	mls	r3, r2, r8, r3
 80003f8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003fc:	fb0c f308 	mul.w	r3, ip, r8
 8000400:	42ab      	cmp	r3, r5
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x134>
 8000404:	19ed      	adds	r5, r5, r7
 8000406:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x132>
 800040c:	42ab      	cmp	r3, r5
 800040e:	f200 80d1 	bhi.w	80005b4 <__udivmoddi4+0x2d4>
 8000412:	4680      	mov	r8, r0
 8000414:	1aed      	subs	r5, r5, r3
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb5 f0f2 	udiv	r0, r5, r2
 800041c:	fb02 5510 	mls	r5, r2, r0, r5
 8000420:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000424:	fb0c fc00 	mul.w	ip, ip, r0
 8000428:	45a4      	cmp	ip, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x15c>
 800042c:	19e4      	adds	r4, r4, r7
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x15a>
 8000434:	45a4      	cmp	ip, r4
 8000436:	f200 80b8 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 040c 	sub.w	r4, r4, ip
 8000440:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000444:	e79d      	b.n	8000382 <__udivmoddi4+0xa2>
 8000446:	4631      	mov	r1, r6
 8000448:	4630      	mov	r0, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1ce 0420 	rsb	r4, lr, #32
 8000452:	fa05 f30e 	lsl.w	r3, r5, lr
 8000456:	fa07 f70e 	lsl.w	r7, r7, lr
 800045a:	fa20 f804 	lsr.w	r8, r0, r4
 800045e:	0c3a      	lsrs	r2, r7, #16
 8000460:	fa25 f404 	lsr.w	r4, r5, r4
 8000464:	ea48 0803 	orr.w	r8, r8, r3
 8000468:	fbb4 f1f2 	udiv	r1, r4, r2
 800046c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000470:	fb02 4411 	mls	r4, r2, r1, r4
 8000474:	fa1f fc87 	uxth.w	ip, r7
 8000478:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800047c:	fb01 f30c 	mul.w	r3, r1, ip
 8000480:	42ab      	cmp	r3, r5
 8000482:	fa00 f40e 	lsl.w	r4, r0, lr
 8000486:	d909      	bls.n	800049c <__udivmoddi4+0x1bc>
 8000488:	19ed      	adds	r5, r5, r7
 800048a:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 800048e:	f080 808a 	bcs.w	80005a6 <__udivmoddi4+0x2c6>
 8000492:	42ab      	cmp	r3, r5
 8000494:	f240 8087 	bls.w	80005a6 <__udivmoddi4+0x2c6>
 8000498:	3902      	subs	r1, #2
 800049a:	443d      	add	r5, r7
 800049c:	1aeb      	subs	r3, r5, r3
 800049e:	fa1f f588 	uxth.w	r5, r8
 80004a2:	fbb3 f0f2 	udiv	r0, r3, r2
 80004a6:	fb02 3310 	mls	r3, r2, r0, r3
 80004aa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004ae:	fb00 f30c 	mul.w	r3, r0, ip
 80004b2:	42ab      	cmp	r3, r5
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x1e6>
 80004b6:	19ed      	adds	r5, r5, r7
 80004b8:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004bc:	d26f      	bcs.n	800059e <__udivmoddi4+0x2be>
 80004be:	42ab      	cmp	r3, r5
 80004c0:	d96d      	bls.n	800059e <__udivmoddi4+0x2be>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443d      	add	r5, r7
 80004c6:	1aeb      	subs	r3, r5, r3
 80004c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004cc:	e78f      	b.n	80003ee <__udivmoddi4+0x10e>
 80004ce:	f1c1 0720 	rsb	r7, r1, #32
 80004d2:	fa22 f807 	lsr.w	r8, r2, r7
 80004d6:	408b      	lsls	r3, r1
 80004d8:	fa05 f401 	lsl.w	r4, r5, r1
 80004dc:	ea48 0303 	orr.w	r3, r8, r3
 80004e0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004e4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004e8:	40fd      	lsrs	r5, r7
 80004ea:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ee:	fbb5 f9fc 	udiv	r9, r5, ip
 80004f2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004f6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004fa:	fa1f f883 	uxth.w	r8, r3
 80004fe:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000502:	fb09 f408 	mul.w	r4, r9, r8
 8000506:	42ac      	cmp	r4, r5
 8000508:	fa02 f201 	lsl.w	r2, r2, r1
 800050c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000510:	d908      	bls.n	8000524 <__udivmoddi4+0x244>
 8000512:	18ed      	adds	r5, r5, r3
 8000514:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000518:	d243      	bcs.n	80005a2 <__udivmoddi4+0x2c2>
 800051a:	42ac      	cmp	r4, r5
 800051c:	d941      	bls.n	80005a2 <__udivmoddi4+0x2c2>
 800051e:	f1a9 0902 	sub.w	r9, r9, #2
 8000522:	441d      	add	r5, r3
 8000524:	1b2d      	subs	r5, r5, r4
 8000526:	fa1f fe8e 	uxth.w	lr, lr
 800052a:	fbb5 f0fc 	udiv	r0, r5, ip
 800052e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000532:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000536:	fb00 f808 	mul.w	r8, r0, r8
 800053a:	45a0      	cmp	r8, r4
 800053c:	d907      	bls.n	800054e <__udivmoddi4+0x26e>
 800053e:	18e4      	adds	r4, r4, r3
 8000540:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000544:	d229      	bcs.n	800059a <__udivmoddi4+0x2ba>
 8000546:	45a0      	cmp	r8, r4
 8000548:	d927      	bls.n	800059a <__udivmoddi4+0x2ba>
 800054a:	3802      	subs	r0, #2
 800054c:	441c      	add	r4, r3
 800054e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000552:	eba4 0408 	sub.w	r4, r4, r8
 8000556:	fba0 8902 	umull	r8, r9, r0, r2
 800055a:	454c      	cmp	r4, r9
 800055c:	46c6      	mov	lr, r8
 800055e:	464d      	mov	r5, r9
 8000560:	d315      	bcc.n	800058e <__udivmoddi4+0x2ae>
 8000562:	d012      	beq.n	800058a <__udivmoddi4+0x2aa>
 8000564:	b156      	cbz	r6, 800057c <__udivmoddi4+0x29c>
 8000566:	ebba 030e 	subs.w	r3, sl, lr
 800056a:	eb64 0405 	sbc.w	r4, r4, r5
 800056e:	fa04 f707 	lsl.w	r7, r4, r7
 8000572:	40cb      	lsrs	r3, r1
 8000574:	431f      	orrs	r7, r3
 8000576:	40cc      	lsrs	r4, r1
 8000578:	6037      	str	r7, [r6, #0]
 800057a:	6074      	str	r4, [r6, #4]
 800057c:	2100      	movs	r1, #0
 800057e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000582:	4618      	mov	r0, r3
 8000584:	e6f8      	b.n	8000378 <__udivmoddi4+0x98>
 8000586:	4690      	mov	r8, r2
 8000588:	e6e0      	b.n	800034c <__udivmoddi4+0x6c>
 800058a:	45c2      	cmp	sl, r8
 800058c:	d2ea      	bcs.n	8000564 <__udivmoddi4+0x284>
 800058e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000592:	eb69 0503 	sbc.w	r5, r9, r3
 8000596:	3801      	subs	r0, #1
 8000598:	e7e4      	b.n	8000564 <__udivmoddi4+0x284>
 800059a:	4628      	mov	r0, r5
 800059c:	e7d7      	b.n	800054e <__udivmoddi4+0x26e>
 800059e:	4640      	mov	r0, r8
 80005a0:	e791      	b.n	80004c6 <__udivmoddi4+0x1e6>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e7be      	b.n	8000524 <__udivmoddi4+0x244>
 80005a6:	4601      	mov	r1, r0
 80005a8:	e778      	b.n	800049c <__udivmoddi4+0x1bc>
 80005aa:	3802      	subs	r0, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	e745      	b.n	800043c <__udivmoddi4+0x15c>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e708      	b.n	80003c6 <__udivmoddi4+0xe6>
 80005b4:	f1a8 0802 	sub.w	r8, r8, #2
 80005b8:	443d      	add	r5, r7
 80005ba:	e72b      	b.n	8000414 <__udivmoddi4+0x134>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005c2:	4a0e      	ldr	r2, [pc, #56]	; (80005fc <HAL_InitTick+0x3c>)
 80005c4:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <HAL_InitTick+0x40>)
{
 80005c6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005c8:	7818      	ldrb	r0, [r3, #0]
 80005ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ce:	fbb3 f3f0 	udiv	r3, r3, r0
 80005d2:	6810      	ldr	r0, [r2, #0]
 80005d4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005d8:	f000 f8cc 	bl	8000774 <HAL_SYSTICK_Config>
 80005dc:	4604      	mov	r4, r0
 80005de:	b958      	cbnz	r0, 80005f8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e0:	2d0f      	cmp	r5, #15
 80005e2:	d809      	bhi.n	80005f8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005e4:	4602      	mov	r2, r0
 80005e6:	4629      	mov	r1, r5
 80005e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005ec:	f000 f86a 	bl	80006c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005f0:	4b04      	ldr	r3, [pc, #16]	; (8000604 <HAL_InitTick+0x44>)
 80005f2:	4620      	mov	r0, r4
 80005f4:	601d      	str	r5, [r3, #0]
 80005f6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005f8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005fa:	bd38      	pop	{r3, r4, r5, pc}
 80005fc:	20000008 	.word	0x20000008
 8000600:	20000000 	.word	0x20000000
 8000604:	20000004 	.word	0x20000004

08000608 <HAL_Init>:
{
 8000608:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800060a:	4b0b      	ldr	r3, [pc, #44]	; (8000638 <HAL_Init+0x30>)
 800060c:	681a      	ldr	r2, [r3, #0]
 800060e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000612:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000614:	681a      	ldr	r2, [r3, #0]
 8000616:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800061a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800061c:	681a      	ldr	r2, [r3, #0]
 800061e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000622:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000624:	2003      	movs	r0, #3
 8000626:	f000 f82f 	bl	8000688 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800062a:	2000      	movs	r0, #0
 800062c:	f7ff ffc8 	bl	80005c0 <HAL_InitTick>
  HAL_MspInit();
 8000630:	f001 fb4c 	bl	8001ccc <HAL_MspInit>
}
 8000634:	2000      	movs	r0, #0
 8000636:	bd08      	pop	{r3, pc}
 8000638:	40023c00 	.word	0x40023c00

0800063c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800063c:	4a03      	ldr	r2, [pc, #12]	; (800064c <HAL_IncTick+0x10>)
 800063e:	4b04      	ldr	r3, [pc, #16]	; (8000650 <HAL_IncTick+0x14>)
 8000640:	6811      	ldr	r1, [r2, #0]
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	440b      	add	r3, r1
 8000646:	6013      	str	r3, [r2, #0]
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	2000009c 	.word	0x2000009c
 8000650:	20000000 	.word	0x20000000

08000654 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000654:	4b01      	ldr	r3, [pc, #4]	; (800065c <HAL_GetTick+0x8>)
 8000656:	6818      	ldr	r0, [r3, #0]
}
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	2000009c 	.word	0x2000009c

08000660 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000660:	b538      	push	{r3, r4, r5, lr}
 8000662:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000664:	f7ff fff6 	bl	8000654 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000668:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800066a:	bf1c      	itt	ne
 800066c:	4b05      	ldrne	r3, [pc, #20]	; (8000684 <HAL_Delay+0x24>)
 800066e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000670:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000672:	bf18      	it	ne
 8000674:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000676:	f7ff ffed 	bl	8000654 <HAL_GetTick>
 800067a:	1b40      	subs	r0, r0, r5
 800067c:	4284      	cmp	r4, r0
 800067e:	d8fa      	bhi.n	8000676 <HAL_Delay+0x16>
  {
  }
}
 8000680:	bd38      	pop	{r3, r4, r5, pc}
 8000682:	bf00      	nop
 8000684:	20000000 	.word	0x20000000

08000688 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000688:	1ec3      	subs	r3, r0, #3
 800068a:	2b04      	cmp	r3, #4
{
 800068c:	b510      	push	{r4, lr}
 800068e:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000690:	d903      	bls.n	800069a <HAL_NVIC_SetPriorityGrouping+0x12>
 8000692:	21a2      	movs	r1, #162	; 0xa2
 8000694:	4809      	ldr	r0, [pc, #36]	; (80006bc <HAL_NVIC_SetPriorityGrouping+0x34>)
 8000696:	f001 fb17 	bl	8001cc8 <assert_failed>
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800069a:	4a09      	ldr	r2, [pc, #36]	; (80006c0 <HAL_NVIC_SetPriorityGrouping+0x38>)
 800069c:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800069e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80006a2:	041b      	lsls	r3, r3, #16
 80006a4:	0c1b      	lsrs	r3, r3, #16
 80006a6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80006aa:	0224      	lsls	r4, r4, #8
 80006ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006b0:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80006b4:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 80006b6:	60d4      	str	r4, [r2, #12]
 80006b8:	bd10      	pop	{r4, pc}
 80006ba:	bf00      	nop
 80006bc:	08002854 	.word	0x08002854
 80006c0:	e000ed00 	.word	0xe000ed00

080006c4 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80006c4:	2a0f      	cmp	r2, #15
{ 
 80006c6:	b570      	push	{r4, r5, r6, lr}
 80006c8:	4604      	mov	r4, r0
 80006ca:	460e      	mov	r6, r1
 80006cc:	4615      	mov	r5, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80006ce:	d903      	bls.n	80006d8 <HAL_NVIC_SetPriority+0x14>
 80006d0:	21ba      	movs	r1, #186	; 0xba
 80006d2:	481a      	ldr	r0, [pc, #104]	; (800073c <HAL_NVIC_SetPriority+0x78>)
 80006d4:	f001 faf8 	bl	8001cc8 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80006d8:	2e0f      	cmp	r6, #15
 80006da:	d903      	bls.n	80006e4 <HAL_NVIC_SetPriority+0x20>
 80006dc:	21bb      	movs	r1, #187	; 0xbb
 80006de:	4817      	ldr	r0, [pc, #92]	; (800073c <HAL_NVIC_SetPriority+0x78>)
 80006e0:	f001 faf2 	bl	8001cc8 <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006e4:	4b16      	ldr	r3, [pc, #88]	; (8000740 <HAL_NVIC_SetPriority+0x7c>)
 80006e6:	68d9      	ldr	r1, [r3, #12]
 80006e8:	f3c1 2102 	ubfx	r1, r1, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006ec:	f1c1 0307 	rsb	r3, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006f0:	1d0a      	adds	r2, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f2:	2b04      	cmp	r3, #4
 80006f4:	bf28      	it	cs
 80006f6:	2304      	movcs	r3, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f8:	2001      	movs	r0, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006fa:	2a06      	cmp	r2, #6
 80006fc:	bf8c      	ite	hi
 80006fe:	3903      	subhi	r1, #3
 8000700:	2100      	movls	r1, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000702:	fa00 f203 	lsl.w	r2, r0, r3
 8000706:	3a01      	subs	r2, #1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000708:	4088      	lsls	r0, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800070a:	4032      	ands	r2, r6
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800070c:	3801      	subs	r0, #1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800070e:	408a      	lsls	r2, r1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000710:	4005      	ands	r5, r0
  if ((int32_t)(IRQn) < 0)
 8000712:	2c00      	cmp	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000714:	ea42 0205 	orr.w	r2, r2, r5
 8000718:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800071c:	bfaf      	iteee	ge
 800071e:	f104 4460 	addge.w	r4, r4, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000722:	f004 040f 	andlt.w	r4, r4, #15
 8000726:	4b07      	ldrlt	r3, [pc, #28]	; (8000744 <HAL_NVIC_SetPriority+0x80>)
 8000728:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800072a:	bfa5      	ittet	ge
 800072c:	f504 4461 	addge.w	r4, r4, #57600	; 0xe100
 8000730:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000732:	551a      	strblt	r2, [r3, r4]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000734:	f884 2300 	strbge.w	r2, [r4, #768]	; 0x300
 8000738:	bd70      	pop	{r4, r5, r6, pc}
 800073a:	bf00      	nop
 800073c:	08002854 	.word	0x08002854
 8000740:	e000ed00 	.word	0xe000ed00
 8000744:	e000ed14 	.word	0xe000ed14

08000748 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000748:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800074a:	1e04      	subs	r4, r0, #0
 800074c:	da03      	bge.n	8000756 <HAL_NVIC_EnableIRQ+0xe>
 800074e:	21ce      	movs	r1, #206	; 0xce
 8000750:	4806      	ldr	r0, [pc, #24]	; (800076c <HAL_NVIC_EnableIRQ+0x24>)
 8000752:	f001 fab9 	bl	8001cc8 <assert_failed>
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000756:	0962      	lsrs	r2, r4, #5
 8000758:	2301      	movs	r3, #1
 800075a:	f004 041f 	and.w	r4, r4, #31
 800075e:	fa03 f404 	lsl.w	r4, r3, r4
 8000762:	4b03      	ldr	r3, [pc, #12]	; (8000770 <HAL_NVIC_EnableIRQ+0x28>)
 8000764:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8000768:	bd10      	pop	{r4, pc}
 800076a:	bf00      	nop
 800076c:	08002854 	.word	0x08002854
 8000770:	e000e100 	.word	0xe000e100

08000774 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000774:	3801      	subs	r0, #1
 8000776:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800077a:	d20a      	bcs.n	8000792 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800077e:	4a07      	ldr	r2, [pc, #28]	; (800079c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000780:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000782:	21f0      	movs	r1, #240	; 0xf0
 8000784:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000788:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800078a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800078c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000792:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	e000e010 	.word	0xe000e010
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <HAL_SYSTICK_CLKSourceConfig>:
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 80007a0:	2804      	cmp	r0, #4
{
 80007a2:	b510      	push	{r4, lr}
 80007a4:	4c08      	ldr	r4, [pc, #32]	; (80007c8 <HAL_SYSTICK_CLKSourceConfig+0x28>)
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 80007a6:	d00a      	beq.n	80007be <HAL_SYSTICK_CLKSourceConfig+0x1e>
 80007a8:	b120      	cbz	r0, 80007b4 <HAL_SYSTICK_CLKSourceConfig+0x14>
 80007aa:	f240 11d9 	movw	r1, #473	; 0x1d9
 80007ae:	4807      	ldr	r0, [pc, #28]	; (80007cc <HAL_SYSTICK_CLKSourceConfig+0x2c>)
 80007b0:	f001 fa8a 	bl	8001cc8 <assert_failed>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80007b4:	6823      	ldr	r3, [r4, #0]
 80007b6:	f023 0304 	bic.w	r3, r3, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80007ba:	6023      	str	r3, [r4, #0]
 80007bc:	bd10      	pop	{r4, pc}
 80007be:	6823      	ldr	r3, [r4, #0]
 80007c0:	f043 0304 	orr.w	r3, r3, #4
 80007c4:	e7f9      	b.n	80007ba <HAL_SYSTICK_CLKSourceConfig+0x1a>
 80007c6:	bf00      	nop
 80007c8:	e000e010 	.word	0xe000e010
 80007cc:	08002854 	.word	0x08002854

080007d0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80007d0:	4770      	bx	lr

080007d2 <HAL_SYSTICK_IRQHandler>:
{
 80007d2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80007d4:	f7ff fffc 	bl	80007d0 <HAL_SYSTICK_Callback>
 80007d8:	bd08      	pop	{r3, pc}

080007da <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80007da:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80007de:	2b02      	cmp	r3, #2
 80007e0:	d003      	beq.n	80007ea <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80007e2:	2380      	movs	r3, #128	; 0x80
 80007e4:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80007e6:	2001      	movs	r0, #1
 80007e8:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80007ea:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80007ec:	2305      	movs	r3, #5
 80007ee:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80007f2:	6813      	ldr	r3, [r2, #0]
 80007f4:	f023 0301 	bic.w	r3, r3, #1
 80007f8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80007fa:	2000      	movs	r0, #0
}
 80007fc:	4770      	bx	lr
	...

08000800 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8000800:	4b97      	ldr	r3, [pc, #604]	; (8000a60 <HAL_GPIO_Init+0x260>)
 8000802:	4298      	cmp	r0, r3
{
 8000804:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000808:	4604      	mov	r4, r0
 800080a:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800080c:	d01f      	beq.n	800084e <HAL_GPIO_Init+0x4e>
 800080e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000812:	4298      	cmp	r0, r3
 8000814:	d01b      	beq.n	800084e <HAL_GPIO_Init+0x4e>
 8000816:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800081a:	4298      	cmp	r0, r3
 800081c:	d017      	beq.n	800084e <HAL_GPIO_Init+0x4e>
 800081e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000822:	4298      	cmp	r0, r3
 8000824:	d013      	beq.n	800084e <HAL_GPIO_Init+0x4e>
 8000826:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800082a:	4298      	cmp	r0, r3
 800082c:	d00f      	beq.n	800084e <HAL_GPIO_Init+0x4e>
 800082e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000832:	4298      	cmp	r0, r3
 8000834:	d00b      	beq.n	800084e <HAL_GPIO_Init+0x4e>
 8000836:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800083a:	4298      	cmp	r0, r3
 800083c:	d007      	beq.n	800084e <HAL_GPIO_Init+0x4e>
 800083e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000842:	4298      	cmp	r0, r3
 8000844:	d003      	beq.n	800084e <HAL_GPIO_Init+0x4e>
 8000846:	21c3      	movs	r1, #195	; 0xc3
 8000848:	4886      	ldr	r0, [pc, #536]	; (8000a64 <HAL_GPIO_Init+0x264>)
 800084a:	f001 fa3d 	bl	8001cc8 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800084e:	682b      	ldr	r3, [r5, #0]
 8000850:	b29a      	uxth	r2, r3
 8000852:	b112      	cbz	r2, 800085a <HAL_GPIO_Init+0x5a>
 8000854:	0c1b      	lsrs	r3, r3, #16
 8000856:	041b      	lsls	r3, r3, #16
 8000858:	b11b      	cbz	r3, 8000862 <HAL_GPIO_Init+0x62>
 800085a:	21c4      	movs	r1, #196	; 0xc4
 800085c:	4881      	ldr	r0, [pc, #516]	; (8000a64 <HAL_GPIO_Init+0x264>)
 800085e:	f001 fa33 	bl	8001cc8 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8000862:	686b      	ldr	r3, [r5, #4]
 8000864:	2b03      	cmp	r3, #3
 8000866:	d917      	bls.n	8000898 <HAL_GPIO_Init+0x98>
 8000868:	f1a3 0211 	sub.w	r2, r3, #17
 800086c:	2a01      	cmp	r2, #1
 800086e:	d913      	bls.n	8000898 <HAL_GPIO_Init+0x98>
 8000870:	497d      	ldr	r1, [pc, #500]	; (8000a68 <HAL_GPIO_Init+0x268>)
 8000872:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8000876:	428a      	cmp	r2, r1
 8000878:	d00e      	beq.n	8000898 <HAL_GPIO_Init+0x98>
 800087a:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 800087e:	428b      	cmp	r3, r1
 8000880:	d00a      	beq.n	8000898 <HAL_GPIO_Init+0x98>
 8000882:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 8000886:	428a      	cmp	r2, r1
 8000888:	d006      	beq.n	8000898 <HAL_GPIO_Init+0x98>
 800088a:	4a78      	ldr	r2, [pc, #480]	; (8000a6c <HAL_GPIO_Init+0x26c>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d003      	beq.n	8000898 <HAL_GPIO_Init+0x98>
 8000890:	21c5      	movs	r1, #197	; 0xc5
 8000892:	4874      	ldr	r0, [pc, #464]	; (8000a64 <HAL_GPIO_Init+0x264>)
 8000894:	f001 fa18 	bl	8001cc8 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8000898:	68ab      	ldr	r3, [r5, #8]
 800089a:	2b02      	cmp	r3, #2
 800089c:	d903      	bls.n	80008a6 <HAL_GPIO_Init+0xa6>
 800089e:	21c6      	movs	r1, #198	; 0xc6
 80008a0:	4870      	ldr	r0, [pc, #448]	; (8000a64 <HAL_GPIO_Init+0x264>)
 80008a2:	f001 fa11 	bl	8001cc8 <assert_failed>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80008a6:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 8000a74 <HAL_GPIO_Init+0x274>
{
 80008aa:	2600      	movs	r6, #0
    ioposition = 0x01U << position;
 80008ac:	2301      	movs	r3, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008ae:	682a      	ldr	r2, [r5, #0]
    ioposition = 0x01U << position;
 80008b0:	fa03 f706 	lsl.w	r7, r3, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008b4:	ea07 0902 	and.w	r9, r7, r2
    if(iocurrent == ioposition)
 80008b8:	454f      	cmp	r7, r9
 80008ba:	f040 80c0 	bne.w	8000a3e <HAL_GPIO_Init+0x23e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008be:	686a      	ldr	r2, [r5, #4]
 80008c0:	f022 0210 	bic.w	r2, r2, #16
 80008c4:	2a02      	cmp	r2, #2
 80008c6:	d118      	bne.n	80008fa <HAL_GPIO_Init+0xfa>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80008c8:	692a      	ldr	r2, [r5, #16]
 80008ca:	2a0d      	cmp	r2, #13
 80008cc:	d905      	bls.n	80008da <HAL_GPIO_Init+0xda>
 80008ce:	2a0f      	cmp	r2, #15
 80008d0:	d003      	beq.n	80008da <HAL_GPIO_Init+0xda>
 80008d2:	21d7      	movs	r1, #215	; 0xd7
 80008d4:	4863      	ldr	r0, [pc, #396]	; (8000a64 <HAL_GPIO_Init+0x264>)
 80008d6:	f001 f9f7 	bl	8001cc8 <assert_failed>
        temp = GPIOx->AFR[position >> 3U];
 80008da:	08f1      	lsrs	r1, r6, #3
 80008dc:	eb04 0181 	add.w	r1, r4, r1, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80008e0:	f006 0207 	and.w	r2, r6, #7
 80008e4:	0090      	lsls	r0, r2, #2
        temp = GPIOx->AFR[position >> 3U];
 80008e6:	6a0b      	ldr	r3, [r1, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80008e8:	220f      	movs	r2, #15
 80008ea:	4082      	lsls	r2, r0
 80008ec:	ea23 0e02 	bic.w	lr, r3, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80008f0:	692a      	ldr	r2, [r5, #16]
 80008f2:	4082      	lsls	r2, r0
 80008f4:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 80008f8:	620a      	str	r2, [r1, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008fa:	686a      	ldr	r2, [r5, #4]
      temp = GPIOx->MODER;
 80008fc:	6820      	ldr	r0, [r4, #0]
 80008fe:	ea4f 0b46 	mov.w	fp, r6, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000902:	f04f 0a03 	mov.w	sl, #3
 8000906:	fa0a fa0b 	lsl.w	sl, sl, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800090a:	f002 0103 	and.w	r1, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800090e:	ea6f 0a0a 	mvn.w	sl, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000912:	f022 0210 	bic.w	r2, r2, #16
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000916:	ea00 000a 	and.w	r0, r0, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800091a:	fa01 f10b 	lsl.w	r1, r1, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800091e:	3a01      	subs	r2, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000920:	4301      	orrs	r1, r0
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000922:	2a01      	cmp	r2, #1
      GPIOx->MODER = temp;
 8000924:	6021      	str	r1, [r4, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000926:	d817      	bhi.n	8000958 <HAL_GPIO_Init+0x158>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8000928:	68ea      	ldr	r2, [r5, #12]
 800092a:	2a03      	cmp	r2, #3
 800092c:	d903      	bls.n	8000936 <HAL_GPIO_Init+0x136>
 800092e:	21ea      	movs	r1, #234	; 0xea
 8000930:	484c      	ldr	r0, [pc, #304]	; (8000a64 <HAL_GPIO_Init+0x264>)
 8000932:	f001 f9c9 	bl	8001cc8 <assert_failed>
        temp = GPIOx->OSPEEDR; 
 8000936:	68a1      	ldr	r1, [r4, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000938:	68ea      	ldr	r2, [r5, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800093a:	686b      	ldr	r3, [r5, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800093c:	ea0a 0101 	and.w	r1, sl, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000940:	fa02 f20b 	lsl.w	r2, r2, fp
 8000944:	430a      	orrs	r2, r1
        GPIOx->OSPEEDR = temp;
 8000946:	60a2      	str	r2, [r4, #8]
        temp = GPIOx->OTYPER;
 8000948:	6862      	ldr	r2, [r4, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800094a:	f3c3 1300 	ubfx	r3, r3, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800094e:	ea22 0207 	bic.w	r2, r2, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000952:	40b3      	lsls	r3, r6
 8000954:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 8000956:	6063      	str	r3, [r4, #4]
      temp = GPIOx->PUPDR;
 8000958:	68e3      	ldr	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800095a:	6868      	ldr	r0, [r5, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800095c:	ea0a 0a03 	and.w	sl, sl, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000960:	68ab      	ldr	r3, [r5, #8]
 8000962:	fa03 f30b 	lsl.w	r3, r3, fp
 8000966:	ea43 030a 	orr.w	r3, r3, sl
      GPIOx->PUPDR = temp;
 800096a:	60e3      	str	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800096c:	00c3      	lsls	r3, r0, #3
 800096e:	d566      	bpl.n	8000a3e <HAL_GPIO_Init+0x23e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000970:	4a3f      	ldr	r2, [pc, #252]	; (8000a70 <HAL_GPIO_Init+0x270>)
 8000972:	2300      	movs	r3, #0
 8000974:	9301      	str	r3, [sp, #4]
 8000976:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8000978:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800097c:	6451      	str	r1, [r2, #68]	; 0x44
 800097e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000980:	f026 0103 	bic.w	r1, r6, #3
 8000984:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8000988:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800098c:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 8000990:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000992:	f006 0e03 	and.w	lr, r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000996:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000998:	f8d1 c008 	ldr.w	ip, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800099c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80009a0:	220f      	movs	r2, #15
 80009a2:	fa02 f20e 	lsl.w	r2, r2, lr
 80009a6:	ea2c 0c02 	bic.w	ip, ip, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009aa:	4a2d      	ldr	r2, [pc, #180]	; (8000a60 <HAL_GPIO_Init+0x260>)
 80009ac:	4294      	cmp	r4, r2
 80009ae:	d01b      	beq.n	80009e8 <HAL_GPIO_Init+0x1e8>
 80009b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80009b4:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 80009b8:	429c      	cmp	r4, r3
 80009ba:	d047      	beq.n	8000a4c <HAL_GPIO_Init+0x24c>
 80009bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80009c0:	429c      	cmp	r4, r3
 80009c2:	d045      	beq.n	8000a50 <HAL_GPIO_Init+0x250>
 80009c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80009c8:	429c      	cmp	r4, r3
 80009ca:	d043      	beq.n	8000a54 <HAL_GPIO_Init+0x254>
 80009cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80009d0:	429c      	cmp	r4, r3
 80009d2:	d041      	beq.n	8000a58 <HAL_GPIO_Init+0x258>
 80009d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80009d8:	429c      	cmp	r4, r3
 80009da:	d03f      	beq.n	8000a5c <HAL_GPIO_Init+0x25c>
 80009dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80009e0:	429c      	cmp	r4, r3
 80009e2:	bf14      	ite	ne
 80009e4:	2307      	movne	r3, #7
 80009e6:	2306      	moveq	r3, #6
 80009e8:	fa03 f30e 	lsl.w	r3, r3, lr
 80009ec:	ea43 030c 	orr.w	r3, r3, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 80009f0:	608b      	str	r3, [r1, #8]
        temp = EXTI->IMR;
 80009f2:	f8d8 2000 	ldr.w	r2, [r8]
        temp &= ~((uint32_t)iocurrent);
 80009f6:	ea6f 0109 	mvn.w	r1, r9
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009fa:	03c7      	lsls	r7, r0, #15
        temp &= ~((uint32_t)iocurrent);
 80009fc:	bf54      	ite	pl
 80009fe:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 8000a00:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR = temp;
 8000a04:	f8c8 2000 	str.w	r2, [r8]

        temp = EXTI->EMR;
 8000a08:	f8d8 2004 	ldr.w	r2, [r8, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a0c:	0383      	lsls	r3, r0, #14
        temp &= ~((uint32_t)iocurrent);
 8000a0e:	bf54      	ite	pl
 8000a10:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 8000a12:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->EMR = temp;
 8000a16:	f8c8 2004 	str.w	r2, [r8, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a1a:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a1e:	02c7      	lsls	r7, r0, #11
        temp &= ~((uint32_t)iocurrent);
 8000a20:	bf54      	ite	pl
 8000a22:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 8000a24:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->RTSR = temp;
 8000a28:	f8c8 2008 	str.w	r2, [r8, #8]

        temp = EXTI->FTSR;
 8000a2c:	f8d8 300c 	ldr.w	r3, [r8, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a30:	0282      	lsls	r2, r0, #10
        temp &= ~((uint32_t)iocurrent);
 8000a32:	bf54      	ite	pl
 8000a34:	400b      	andpl	r3, r1
        {
          temp |= iocurrent;
 8000a36:	ea49 0303 	orrmi.w	r3, r9, r3
        }
        EXTI->FTSR = temp;
 8000a3a:	f8c8 300c 	str.w	r3, [r8, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a3e:	3601      	adds	r6, #1
 8000a40:	2e10      	cmp	r6, #16
 8000a42:	f47f af33 	bne.w	80008ac <HAL_GPIO_Init+0xac>
      }
    }
  }
}
 8000a46:	b003      	add	sp, #12
 8000a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	e7cb      	b.n	80009e8 <HAL_GPIO_Init+0x1e8>
 8000a50:	2302      	movs	r3, #2
 8000a52:	e7c9      	b.n	80009e8 <HAL_GPIO_Init+0x1e8>
 8000a54:	2303      	movs	r3, #3
 8000a56:	e7c7      	b.n	80009e8 <HAL_GPIO_Init+0x1e8>
 8000a58:	2304      	movs	r3, #4
 8000a5a:	e7c5      	b.n	80009e8 <HAL_GPIO_Init+0x1e8>
 8000a5c:	2305      	movs	r3, #5
 8000a5e:	e7c3      	b.n	80009e8 <HAL_GPIO_Init+0x1e8>
 8000a60:	40020000 	.word	0x40020000
 8000a64:	0800288f 	.word	0x0800288f
 8000a68:	10110000 	.word	0x10110000
 8000a6c:	10220000 	.word	0x10220000
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40013c00 	.word	0x40013c00

08000a78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a78:	b570      	push	{r4, r5, r6, lr}
 8000a7a:	4605      	mov	r5, r0
 8000a7c:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8000a7e:	460c      	mov	r4, r1
 8000a80:	b921      	cbnz	r1, 8000a8c <HAL_GPIO_WritePin+0x14>
 8000a82:	f240 11af 	movw	r1, #431	; 0x1af
 8000a86:	4808      	ldr	r0, [pc, #32]	; (8000aa8 <HAL_GPIO_WritePin+0x30>)
 8000a88:	f001 f91e 	bl	8001cc8 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8000a8c:	2e01      	cmp	r6, #1
 8000a8e:	d906      	bls.n	8000a9e <HAL_GPIO_WritePin+0x26>
 8000a90:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8000a94:	4804      	ldr	r0, [pc, #16]	; (8000aa8 <HAL_GPIO_WritePin+0x30>)
 8000a96:	f001 f917 	bl	8001cc8 <assert_failed>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000a9a:	61ac      	str	r4, [r5, #24]
 8000a9c:	bd70      	pop	{r4, r5, r6, pc}
  if(PinState != GPIO_PIN_RESET)
 8000a9e:	2e00      	cmp	r6, #0
 8000aa0:	d1fb      	bne.n	8000a9a <HAL_GPIO_WritePin+0x22>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000aa2:	0424      	lsls	r4, r4, #16
 8000aa4:	e7f9      	b.n	8000a9a <HAL_GPIO_WritePin+0x22>
 8000aa6:	bf00      	nop
 8000aa8:	0800288f 	.word	0x0800288f

08000aac <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000aac:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8000aae:	4604      	mov	r4, r0
 8000ab0:	2800      	cmp	r0, #0
 8000ab2:	f000 80c1 	beq.w	8000c38 <HAL_I2C_Init+0x18c>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8000ab6:	6803      	ldr	r3, [r0, #0]
 8000ab8:	4a60      	ldr	r2, [pc, #384]	; (8000c3c <HAL_I2C_Init+0x190>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d00c      	beq.n	8000ad8 <HAL_I2C_Init+0x2c>
 8000abe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d008      	beq.n	8000ad8 <HAL_I2C_Init+0x2c>
 8000ac6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d004      	beq.n	8000ad8 <HAL_I2C_Init+0x2c>
 8000ace:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 8000ad2:	485b      	ldr	r0, [pc, #364]	; (8000c40 <HAL_I2C_Init+0x194>)
 8000ad4:	f001 f8f8 	bl	8001cc8 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8000ad8:	6863      	ldr	r3, [r4, #4]
 8000ada:	4a5a      	ldr	r2, [pc, #360]	; (8000c44 <HAL_I2C_Init+0x198>)
 8000adc:	3b01      	subs	r3, #1
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d904      	bls.n	8000aec <HAL_I2C_Init+0x40>
 8000ae2:	f240 116f 	movw	r1, #367	; 0x16f
 8000ae6:	4856      	ldr	r0, [pc, #344]	; (8000c40 <HAL_I2C_Init+0x194>)
 8000ae8:	f001 f8ee 	bl	8001cc8 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8000aec:	68a3      	ldr	r3, [r4, #8]
 8000aee:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8000af2:	d004      	beq.n	8000afe <HAL_I2C_Init+0x52>
 8000af4:	f44f 71b8 	mov.w	r1, #368	; 0x170
 8000af8:	4851      	ldr	r0, [pc, #324]	; (8000c40 <HAL_I2C_Init+0x194>)
 8000afa:	f001 f8e5 	bl	8001cc8 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8000afe:	68e3      	ldr	r3, [r4, #12]
 8000b00:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000b04:	f023 0303 	bic.w	r3, r3, #3
 8000b08:	b123      	cbz	r3, 8000b14 <HAL_I2C_Init+0x68>
 8000b0a:	f240 1171 	movw	r1, #369	; 0x171
 8000b0e:	484c      	ldr	r0, [pc, #304]	; (8000c40 <HAL_I2C_Init+0x194>)
 8000b10:	f001 f8da 	bl	8001cc8 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8000b14:	6923      	ldr	r3, [r4, #16]
 8000b16:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000b1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000b1e:	d004      	beq.n	8000b2a <HAL_I2C_Init+0x7e>
 8000b20:	f44f 71b9 	mov.w	r1, #370	; 0x172
 8000b24:	4846      	ldr	r0, [pc, #280]	; (8000c40 <HAL_I2C_Init+0x194>)
 8000b26:	f001 f8cf 	bl	8001cc8 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8000b2a:	6963      	ldr	r3, [r4, #20]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d904      	bls.n	8000b3a <HAL_I2C_Init+0x8e>
 8000b30:	f240 1173 	movw	r1, #371	; 0x173
 8000b34:	4842      	ldr	r0, [pc, #264]	; (8000c40 <HAL_I2C_Init+0x194>)
 8000b36:	f001 f8c7 	bl	8001cc8 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8000b3a:	69a3      	ldr	r3, [r4, #24]
 8000b3c:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 8000b40:	d004      	beq.n	8000b4c <HAL_I2C_Init+0xa0>
 8000b42:	f44f 71ba 	mov.w	r1, #372	; 0x174
 8000b46:	483e      	ldr	r0, [pc, #248]	; (8000c40 <HAL_I2C_Init+0x194>)
 8000b48:	f001 f8be 	bl	8001cc8 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8000b4c:	69e3      	ldr	r3, [r4, #28]
 8000b4e:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8000b52:	d004      	beq.n	8000b5e <HAL_I2C_Init+0xb2>
 8000b54:	f240 1175 	movw	r1, #373	; 0x175
 8000b58:	4839      	ldr	r0, [pc, #228]	; (8000c40 <HAL_I2C_Init+0x194>)
 8000b5a:	f001 f8b5 	bl	8001cc8 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8000b5e:	6a23      	ldr	r3, [r4, #32]
 8000b60:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8000b64:	d004      	beq.n	8000b70 <HAL_I2C_Init+0xc4>
 8000b66:	f44f 71bb 	mov.w	r1, #374	; 0x176
 8000b6a:	4835      	ldr	r0, [pc, #212]	; (8000c40 <HAL_I2C_Init+0x194>)
 8000b6c:	f001 f8ac 	bl	8001cc8 <assert_failed>

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000b70:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000b74:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000b78:	b923      	cbnz	r3, 8000b84 <HAL_I2C_Init+0xd8>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000b7a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000b7e:	4620      	mov	r0, r4
 8000b80:	f001 f8ec 	bl	8001d5c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000b84:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000b86:	4e30      	ldr	r6, [pc, #192]	; (8000c48 <HAL_I2C_Init+0x19c>)
  freqrange = I2C_FREQRANGE(pclk1);
 8000b88:	4d30      	ldr	r5, [pc, #192]	; (8000c4c <HAL_I2C_Init+0x1a0>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000b8a:	2324      	movs	r3, #36	; 0x24
 8000b8c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000b90:	6813      	ldr	r3, [r2, #0]
 8000b92:	f023 0301 	bic.w	r3, r3, #1
 8000b96:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000b98:	f000 f954 	bl	8000e44 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000b9c:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8000b9e:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000ba0:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000ba4:	42b3      	cmp	r3, r6
 8000ba6:	bf84      	itt	hi
 8000ba8:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8000bac:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8000bae:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000bb0:	bf91      	iteee	ls
 8000bb2:	1c69      	addls	r1, r5, #1
 8000bb4:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8000bb8:	fbb1 f1f5 	udivhi	r1, r1, r5
 8000bbc:	3101      	addhi	r1, #1

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000bbe:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000bc0:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000bc2:	d821      	bhi.n	8000c08 <HAL_I2C_Init+0x15c>
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bca:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000bce:	2b03      	cmp	r3, #3
 8000bd0:	bf98      	it	ls
 8000bd2:	2004      	movls	r0, #4

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000bd4:	6a21      	ldr	r1, [r4, #32]
 8000bd6:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000bd8:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000bda:	430b      	orrs	r3, r1
 8000bdc:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8000bde:	68e1      	ldr	r1, [r4, #12]
 8000be0:	6923      	ldr	r3, [r4, #16]
 8000be2:	430b      	orrs	r3, r1
 8000be4:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000be6:	69a1      	ldr	r1, [r4, #24]
 8000be8:	6963      	ldr	r3, [r4, #20]
 8000bea:	430b      	orrs	r3, r1
 8000bec:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000bee:	6813      	ldr	r3, [r2, #0]
 8000bf0:	f043 0301 	orr.w	r3, r3, #1
 8000bf4:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000bf6:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000bf8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000bfa:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000bfc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000c00:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c02:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8000c06:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000c08:	68a1      	ldr	r1, [r4, #8]
 8000c0a:	b949      	cbnz	r1, 8000c20 <HAL_I2C_Init+0x174>
 8000c0c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000c10:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c14:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000c18:	b163      	cbz	r3, 8000c34 <HAL_I2C_Init+0x188>
 8000c1a:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8000c1e:	e7d9      	b.n	8000bd4 <HAL_I2C_Init+0x128>
 8000c20:	2119      	movs	r1, #25
 8000c22:	434b      	muls	r3, r1
 8000c24:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c28:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000c2c:	b113      	cbz	r3, 8000c34 <HAL_I2C_Init+0x188>
 8000c2e:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8000c32:	e7cf      	b.n	8000bd4 <HAL_I2C_Init+0x128>
 8000c34:	2001      	movs	r0, #1
 8000c36:	e7cd      	b.n	8000bd4 <HAL_I2C_Init+0x128>
    return HAL_ERROR;
 8000c38:	2001      	movs	r0, #1
}
 8000c3a:	bd70      	pop	{r4, r5, r6, pc}
 8000c3c:	40005400 	.word	0x40005400
 8000c40:	080028c8 	.word	0x080028c8
 8000c44:	00061a7f 	.word	0x00061a7f
 8000c48:	000186a0 	.word	0x000186a0
 8000c4c:	000f4240 	.word	0x000f4240

08000c50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c54:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000c56:	4604      	mov	r4, r0
 8000c58:	b910      	cbnz	r0, 8000c60 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8000c60:	6803      	ldr	r3, [r0, #0]
 8000c62:	3b01      	subs	r3, #1
 8000c64:	2b0e      	cmp	r3, #14
 8000c66:	d904      	bls.n	8000c72 <HAL_RCC_ClockConfig+0x22>
 8000c68:	f44f 7114 	mov.w	r1, #592	; 0x250
 8000c6c:	486d      	ldr	r0, [pc, #436]	; (8000e24 <HAL_RCC_ClockConfig+0x1d4>)
 8000c6e:	f001 f82b 	bl	8001cc8 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8000c72:	2d0f      	cmp	r5, #15
 8000c74:	d904      	bls.n	8000c80 <HAL_RCC_ClockConfig+0x30>
 8000c76:	f240 2151 	movw	r1, #593	; 0x251
 8000c7a:	486a      	ldr	r0, [pc, #424]	; (8000e24 <HAL_RCC_ClockConfig+0x1d4>)
 8000c7c:	f001 f824 	bl	8001cc8 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c80:	4b69      	ldr	r3, [pc, #420]	; (8000e28 <HAL_RCC_ClockConfig+0x1d8>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	f002 020f 	and.w	r2, r2, #15
 8000c88:	4295      	cmp	r5, r2
 8000c8a:	d83d      	bhi.n	8000d08 <HAL_RCC_ClockConfig+0xb8>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c8c:	6822      	ldr	r2, [r4, #0]
 8000c8e:	0796      	lsls	r6, r2, #30
 8000c90:	d442      	bmi.n	8000d18 <HAL_RCC_ClockConfig+0xc8>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c92:	6823      	ldr	r3, [r4, #0]
 8000c94:	07d9      	lsls	r1, r3, #31
 8000c96:	d46c      	bmi.n	8000d72 <HAL_RCC_ClockConfig+0x122>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000c98:	4b63      	ldr	r3, [pc, #396]	; (8000e28 <HAL_RCC_ClockConfig+0x1d8>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	f002 020f 	and.w	r2, r2, #15
 8000ca0:	4295      	cmp	r5, r2
 8000ca2:	f0c0 809c 	bcc.w	8000dde <HAL_RCC_ClockConfig+0x18e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ca6:	6823      	ldr	r3, [r4, #0]
 8000ca8:	075a      	lsls	r2, r3, #29
 8000caa:	f100 80a1 	bmi.w	8000df0 <HAL_RCC_ClockConfig+0x1a0>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cae:	6823      	ldr	r3, [r4, #0]
 8000cb0:	071b      	lsls	r3, r3, #28
 8000cb2:	d518      	bpl.n	8000ce6 <HAL_RCC_ClockConfig+0x96>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8000cb4:	6923      	ldr	r3, [r4, #16]
 8000cb6:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8000cba:	d00c      	beq.n	8000cd6 <HAL_RCC_ClockConfig+0x86>
 8000cbc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000cc0:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8000cc4:	d007      	beq.n	8000cd6 <HAL_RCC_ClockConfig+0x86>
 8000cc6:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8000cca:	d004      	beq.n	8000cd6 <HAL_RCC_ClockConfig+0x86>
 8000ccc:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8000cd0:	4854      	ldr	r0, [pc, #336]	; (8000e24 <HAL_RCC_ClockConfig+0x1d4>)
 8000cd2:	f000 fff9 	bl	8001cc8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000cd6:	4a55      	ldr	r2, [pc, #340]	; (8000e2c <HAL_RCC_ClockConfig+0x1dc>)
 8000cd8:	6921      	ldr	r1, [r4, #16]
 8000cda:	6893      	ldr	r3, [r2, #8]
 8000cdc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000ce0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000ce4:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000ce6:	f000 f8cd 	bl	8000e84 <HAL_RCC_GetSysClockFreq>
 8000cea:	4b50      	ldr	r3, [pc, #320]	; (8000e2c <HAL_RCC_ClockConfig+0x1dc>)
 8000cec:	4a50      	ldr	r2, [pc, #320]	; (8000e30 <HAL_RCC_ClockConfig+0x1e0>)
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000cf4:	5cd3      	ldrb	r3, [r2, r3]
 8000cf6:	40d8      	lsrs	r0, r3
 8000cf8:	4b4e      	ldr	r3, [pc, #312]	; (8000e34 <HAL_RCC_ClockConfig+0x1e4>)
 8000cfa:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	f7ff fc5f 	bl	80005c0 <HAL_InitTick>

  return HAL_OK;
 8000d02:	2000      	movs	r0, #0
 8000d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d08:	b2ea      	uxtb	r2, r5
 8000d0a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f003 030f 	and.w	r3, r3, #15
 8000d12:	429d      	cmp	r5, r3
 8000d14:	d1a1      	bne.n	8000c5a <HAL_RCC_ClockConfig+0xa>
 8000d16:	e7b9      	b.n	8000c8c <HAL_RCC_ClockConfig+0x3c>
 8000d18:	4b44      	ldr	r3, [pc, #272]	; (8000e2c <HAL_RCC_ClockConfig+0x1dc>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d1a:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d1e:	bf1e      	ittt	ne
 8000d20:	6899      	ldrne	r1, [r3, #8]
 8000d22:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 8000d26:	6099      	strne	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d28:	0710      	lsls	r0, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d2a:	bf42      	ittt	mi
 8000d2c:	689a      	ldrmi	r2, [r3, #8]
 8000d2e:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000d32:	609a      	strmi	r2, [r3, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8000d34:	68a3      	ldr	r3, [r4, #8]
 8000d36:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8000d3a:	d012      	beq.n	8000d62 <HAL_RCC_ClockConfig+0x112>
 8000d3c:	f023 0220 	bic.w	r2, r3, #32
 8000d40:	2a90      	cmp	r2, #144	; 0x90
 8000d42:	d00e      	beq.n	8000d62 <HAL_RCC_ClockConfig+0x112>
 8000d44:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000d48:	2aa0      	cmp	r2, #160	; 0xa0
 8000d4a:	d00a      	beq.n	8000d62 <HAL_RCC_ClockConfig+0x112>
 8000d4c:	f023 0210 	bic.w	r2, r3, #16
 8000d50:	2ac0      	cmp	r2, #192	; 0xc0
 8000d52:	d006      	beq.n	8000d62 <HAL_RCC_ClockConfig+0x112>
 8000d54:	2bf0      	cmp	r3, #240	; 0xf0
 8000d56:	d004      	beq.n	8000d62 <HAL_RCC_ClockConfig+0x112>
 8000d58:	f44f 711d 	mov.w	r1, #628	; 0x274
 8000d5c:	4831      	ldr	r0, [pc, #196]	; (8000e24 <HAL_RCC_ClockConfig+0x1d4>)
 8000d5e:	f000 ffb3 	bl	8001cc8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d62:	4a32      	ldr	r2, [pc, #200]	; (8000e2c <HAL_RCC_ClockConfig+0x1dc>)
 8000d64:	68a1      	ldr	r1, [r4, #8]
 8000d66:	6893      	ldr	r3, [r2, #8]
 8000d68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000d6c:	430b      	orrs	r3, r1
 8000d6e:	6093      	str	r3, [r2, #8]
 8000d70:	e78f      	b.n	8000c92 <HAL_RCC_ClockConfig+0x42>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8000d72:	6863      	ldr	r3, [r4, #4]
 8000d74:	2b03      	cmp	r3, #3
 8000d76:	d904      	bls.n	8000d82 <HAL_RCC_ClockConfig+0x132>
 8000d78:	f240 217b 	movw	r1, #635	; 0x27b
 8000d7c:	4829      	ldr	r0, [pc, #164]	; (8000e24 <HAL_RCC_ClockConfig+0x1d4>)
 8000d7e:	f000 ffa3 	bl	8001cc8 <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d82:	6862      	ldr	r2, [r4, #4]
 8000d84:	4b29      	ldr	r3, [pc, #164]	; (8000e2c <HAL_RCC_ClockConfig+0x1dc>)
 8000d86:	2a01      	cmp	r2, #1
 8000d88:	d11f      	bne.n	8000dca <HAL_RCC_ClockConfig+0x17a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d90:	f43f af63 	beq.w	8000c5a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d94:	4e25      	ldr	r6, [pc, #148]	; (8000e2c <HAL_RCC_ClockConfig+0x1dc>)
 8000d96:	68b3      	ldr	r3, [r6, #8]
 8000d98:	f023 0303 	bic.w	r3, r3, #3
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000da0:	f7ff fc58 	bl	8000654 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000da4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000da8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000daa:	68b3      	ldr	r3, [r6, #8]
 8000dac:	6862      	ldr	r2, [r4, #4]
 8000dae:	f003 030c 	and.w	r3, r3, #12
 8000db2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000db6:	f43f af6f 	beq.w	8000c98 <HAL_RCC_ClockConfig+0x48>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dba:	f7ff fc4b 	bl	8000654 <HAL_GetTick>
 8000dbe:	1bc0      	subs	r0, r0, r7
 8000dc0:	4540      	cmp	r0, r8
 8000dc2:	d9f2      	bls.n	8000daa <HAL_RCC_ClockConfig+0x15a>
        return HAL_TIMEOUT;
 8000dc4:	2003      	movs	r0, #3
}
 8000dc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000dca:	1e91      	subs	r1, r2, #2
 8000dcc:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000dce:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000dd0:	d802      	bhi.n	8000dd8 <HAL_RCC_ClockConfig+0x188>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000dd2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000dd6:	e7db      	b.n	8000d90 <HAL_RCC_ClockConfig+0x140>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dd8:	f013 0f02 	tst.w	r3, #2
 8000ddc:	e7d8      	b.n	8000d90 <HAL_RCC_ClockConfig+0x140>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dde:	b2ea      	uxtb	r2, r5
 8000de0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f003 030f 	and.w	r3, r3, #15
 8000de8:	429d      	cmp	r5, r3
 8000dea:	f47f af36 	bne.w	8000c5a <HAL_RCC_ClockConfig+0xa>
 8000dee:	e75a      	b.n	8000ca6 <HAL_RCC_ClockConfig+0x56>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8000df0:	68e3      	ldr	r3, [r4, #12]
 8000df2:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8000df6:	d00c      	beq.n	8000e12 <HAL_RCC_ClockConfig+0x1c2>
 8000df8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000dfc:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8000e00:	d007      	beq.n	8000e12 <HAL_RCC_ClockConfig+0x1c2>
 8000e02:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8000e06:	d004      	beq.n	8000e12 <HAL_RCC_ClockConfig+0x1c2>
 8000e08:	f240 21b9 	movw	r1, #697	; 0x2b9
 8000e0c:	4805      	ldr	r0, [pc, #20]	; (8000e24 <HAL_RCC_ClockConfig+0x1d4>)
 8000e0e:	f000 ff5b 	bl	8001cc8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e12:	4a06      	ldr	r2, [pc, #24]	; (8000e2c <HAL_RCC_ClockConfig+0x1dc>)
 8000e14:	68e1      	ldr	r1, [r4, #12]
 8000e16:	6893      	ldr	r3, [r2, #8]
 8000e18:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000e1c:	430b      	orrs	r3, r1
 8000e1e:	6093      	str	r3, [r2, #8]
 8000e20:	e745      	b.n	8000cae <HAL_RCC_ClockConfig+0x5e>
 8000e22:	bf00      	nop
 8000e24:	08002900 	.word	0x08002900
 8000e28:	40023c00 	.word	0x40023c00
 8000e2c:	40023800 	.word	0x40023800
 8000e30:	080029cb 	.word	0x080029cb
 8000e34:	20000008 	.word	0x20000008

08000e38 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000e38:	4b01      	ldr	r3, [pc, #4]	; (8000e40 <HAL_RCC_GetHCLKFreq+0x8>)
 8000e3a:	6818      	ldr	r0, [r3, #0]
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	20000008 	.word	0x20000008

08000e44 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000e44:	4b04      	ldr	r3, [pc, #16]	; (8000e58 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000e46:	4a05      	ldr	r2, [pc, #20]	; (8000e5c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000e4e:	5cd3      	ldrb	r3, [r2, r3]
 8000e50:	4a03      	ldr	r2, [pc, #12]	; (8000e60 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000e52:	6810      	ldr	r0, [r2, #0]
}
 8000e54:	40d8      	lsrs	r0, r3
 8000e56:	4770      	bx	lr
 8000e58:	40023800 	.word	0x40023800
 8000e5c:	080029db 	.word	0x080029db
 8000e60:	20000008 	.word	0x20000008

08000e64 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000e64:	4b04      	ldr	r3, [pc, #16]	; (8000e78 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000e66:	4a05      	ldr	r2, [pc, #20]	; (8000e7c <HAL_RCC_GetPCLK2Freq+0x18>)
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000e6e:	5cd3      	ldrb	r3, [r2, r3]
 8000e70:	4a03      	ldr	r2, [pc, #12]	; (8000e80 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000e72:	6810      	ldr	r0, [r2, #0]
}
 8000e74:	40d8      	lsrs	r0, r3
 8000e76:	4770      	bx	lr
 8000e78:	40023800 	.word	0x40023800
 8000e7c:	080029db 	.word	0x080029db
 8000e80:	20000008 	.word	0x20000008

08000e84 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e84:	4920      	ldr	r1, [pc, #128]	; (8000f08 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8000e86:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e88:	688b      	ldr	r3, [r1, #8]
 8000e8a:	f003 030c 	and.w	r3, r3, #12
 8000e8e:	2b08      	cmp	r3, #8
 8000e90:	d007      	beq.n	8000ea2 <HAL_RCC_GetSysClockFreq+0x1e>
 8000e92:	2b0c      	cmp	r3, #12
 8000e94:	d020      	beq.n	8000ed8 <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000e96:	4a1d      	ldr	r2, [pc, #116]	; (8000f0c <HAL_RCC_GetSysClockFreq+0x88>)
 8000e98:	481d      	ldr	r0, [pc, #116]	; (8000f10 <HAL_RCC_GetSysClockFreq+0x8c>)
 8000e9a:	2b04      	cmp	r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	4610      	movne	r0, r2
 8000ea0:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ea2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ea4:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ea6:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ea8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000eac:	bf14      	ite	ne
 8000eae:	4818      	ldrne	r0, [pc, #96]	; (8000f10 <HAL_RCC_GetSysClockFreq+0x8c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000eb0:	4816      	ldreq	r0, [pc, #88]	; (8000f0c <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000eb2:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000eb6:	bf18      	it	ne
 8000eb8:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000eba:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ebe:	fba1 0100 	umull	r0, r1, r1, r0
 8000ec2:	f7ff f9f5 	bl	80002b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000ec6:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <HAL_RCC_GetSysClockFreq+0x84>)
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000ece:	3301      	adds	r3, #1
 8000ed0:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
 8000ed2:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000ed6:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ed8:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000eda:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000edc:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ede:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ee2:	bf14      	ite	ne
 8000ee4:	480a      	ldrne	r0, [pc, #40]	; (8000f10 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ee6:	4809      	ldreq	r0, [pc, #36]	; (8000f0c <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ee8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000eec:	bf18      	it	ne
 8000eee:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ef0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ef4:	fba1 0100 	umull	r0, r1, r1, r0
 8000ef8:	f7ff f9da 	bl	80002b0 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8000efc:	4b02      	ldr	r3, [pc, #8]	; (8000f08 <HAL_RCC_GetSysClockFreq+0x84>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8000f04:	e7e5      	b.n	8000ed2 <HAL_RCC_GetSysClockFreq+0x4e>
 8000f06:	bf00      	nop
 8000f08:	40023800 	.word	0x40023800
 8000f0c:	00f42400 	.word	0x00f42400
 8000f10:	007a1200 	.word	0x007a1200

08000f14 <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8000f14:	6803      	ldr	r3, [r0, #0]
 8000f16:	2b0f      	cmp	r3, #15
{
 8000f18:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000f1c:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8000f1e:	d904      	bls.n	8000f2a <HAL_RCC_OscConfig+0x16>
 8000f20:	f44f 6151 	mov.w	r1, #3344	; 0xd10
 8000f24:	48a3      	ldr	r0, [pc, #652]	; (80011b4 <HAL_RCC_OscConfig+0x2a0>)
 8000f26:	f000 fecf 	bl	8001cc8 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f2a:	6823      	ldr	r3, [r4, #0]
 8000f2c:	07de      	lsls	r6, r3, #31
 8000f2e:	d418      	bmi.n	8000f62 <HAL_RCC_OscConfig+0x4e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f30:	6823      	ldr	r3, [r4, #0]
 8000f32:	079d      	lsls	r5, r3, #30
 8000f34:	d47b      	bmi.n	800102e <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f36:	6823      	ldr	r3, [r4, #0]
 8000f38:	0719      	lsls	r1, r3, #28
 8000f3a:	f100 80d6 	bmi.w	80010ea <HAL_RCC_OscConfig+0x1d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f3e:	6823      	ldr	r3, [r4, #0]
 8000f40:	075a      	lsls	r2, r3, #29
 8000f42:	f100 80fc 	bmi.w	800113e <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8000f46:	69a3      	ldr	r3, [r4, #24]
 8000f48:	2b02      	cmp	r3, #2
 8000f4a:	d904      	bls.n	8000f56 <HAL_RCC_OscConfig+0x42>
 8000f4c:	f640 6103 	movw	r1, #3587	; 0xe03
 8000f50:	4898      	ldr	r0, [pc, #608]	; (80011b4 <HAL_RCC_OscConfig+0x2a0>)
 8000f52:	f000 feb9 	bl	8001cc8 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f56:	69a2      	ldr	r2, [r4, #24]
 8000f58:	2a00      	cmp	r2, #0
 8000f5a:	f040 816a 	bne.w	8001232 <HAL_RCC_OscConfig+0x31e>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000f5e:	2000      	movs	r0, #0
 8000f60:	e02a      	b.n	8000fb8 <HAL_RCC_OscConfig+0xa4>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8000f62:	6863      	ldr	r3, [r4, #4]
 8000f64:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8000f68:	d007      	beq.n	8000f7a <HAL_RCC_OscConfig+0x66>
 8000f6a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f6e:	d004      	beq.n	8000f7a <HAL_RCC_OscConfig+0x66>
 8000f70:	f640 5115 	movw	r1, #3349	; 0xd15
 8000f74:	488f      	ldr	r0, [pc, #572]	; (80011b4 <HAL_RCC_OscConfig+0x2a0>)
 8000f76:	f000 fea7 	bl	8001cc8 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000f7a:	4b8f      	ldr	r3, [pc, #572]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
 8000f7c:	689a      	ldr	r2, [r3, #8]
 8000f7e:	f002 020c 	and.w	r2, r2, #12
 8000f82:	2a04      	cmp	r2, #4
 8000f84:	d010      	beq.n	8000fa8 <HAL_RCC_OscConfig+0x94>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000f86:	689a      	ldr	r2, [r3, #8]
 8000f88:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000f8c:	2a08      	cmp	r2, #8
 8000f8e:	d102      	bne.n	8000f96 <HAL_RCC_OscConfig+0x82>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	0258      	lsls	r0, r3, #9
 8000f94:	d408      	bmi.n	8000fa8 <HAL_RCC_OscConfig+0x94>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f96:	4b88      	ldr	r3, [pc, #544]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
 8000f98:	689a      	ldr	r2, [r3, #8]
 8000f9a:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000f9e:	2a0c      	cmp	r2, #12
 8000fa0:	d10d      	bne.n	8000fbe <HAL_RCC_OscConfig+0xaa>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fa2:	685a      	ldr	r2, [r3, #4]
 8000fa4:	0251      	lsls	r1, r2, #9
 8000fa6:	d50a      	bpl.n	8000fbe <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fa8:	4b83      	ldr	r3, [pc, #524]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	039a      	lsls	r2, r3, #14
 8000fae:	d5bf      	bpl.n	8000f30 <HAL_RCC_OscConfig+0x1c>
 8000fb0:	6863      	ldr	r3, [r4, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1bc      	bne.n	8000f30 <HAL_RCC_OscConfig+0x1c>
        return HAL_ERROR;
 8000fb6:	2001      	movs	r0, #1
}
 8000fb8:	b002      	add	sp, #8
 8000fba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fbe:	6862      	ldr	r2, [r4, #4]
 8000fc0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000fc4:	d111      	bne.n	8000fea <HAL_RCC_OscConfig+0xd6>
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000fcc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000fce:	f7ff fb41 	bl	8000654 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fd2:	4d79      	ldr	r5, [pc, #484]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 8000fd4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fd6:	682b      	ldr	r3, [r5, #0]
 8000fd8:	039b      	lsls	r3, r3, #14
 8000fda:	d4a9      	bmi.n	8000f30 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fdc:	f7ff fb3a 	bl	8000654 <HAL_GetTick>
 8000fe0:	1b80      	subs	r0, r0, r6
 8000fe2:	2864      	cmp	r0, #100	; 0x64
 8000fe4:	d9f7      	bls.n	8000fd6 <HAL_RCC_OscConfig+0xc2>
            return HAL_TIMEOUT;
 8000fe6:	2003      	movs	r0, #3
 8000fe8:	e7e6      	b.n	8000fb8 <HAL_RCC_OscConfig+0xa4>
 8000fea:	4d73      	ldr	r5, [pc, #460]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fec:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000ff0:	682b      	ldr	r3, [r5, #0]
 8000ff2:	d107      	bne.n	8001004 <HAL_RCC_OscConfig+0xf0>
 8000ff4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ff8:	602b      	str	r3, [r5, #0]
 8000ffa:	682b      	ldr	r3, [r5, #0]
 8000ffc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001000:	602b      	str	r3, [r5, #0]
 8001002:	e7e4      	b.n	8000fce <HAL_RCC_OscConfig+0xba>
 8001004:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001008:	602b      	str	r3, [r5, #0]
 800100a:	682b      	ldr	r3, [r5, #0]
 800100c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001010:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001012:	2a00      	cmp	r2, #0
 8001014:	d1db      	bne.n	8000fce <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 8001016:	f7ff fb1d 	bl	8000654 <HAL_GetTick>
 800101a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800101c:	682b      	ldr	r3, [r5, #0]
 800101e:	039f      	lsls	r7, r3, #14
 8001020:	d586      	bpl.n	8000f30 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001022:	f7ff fb17 	bl	8000654 <HAL_GetTick>
 8001026:	1b80      	subs	r0, r0, r6
 8001028:	2864      	cmp	r0, #100	; 0x64
 800102a:	d9f7      	bls.n	800101c <HAL_RCC_OscConfig+0x108>
 800102c:	e7db      	b.n	8000fe6 <HAL_RCC_OscConfig+0xd2>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800102e:	68e3      	ldr	r3, [r4, #12]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d904      	bls.n	800103e <HAL_RCC_OscConfig+0x12a>
 8001034:	f640 514d 	movw	r1, #3405	; 0xd4d
 8001038:	485e      	ldr	r0, [pc, #376]	; (80011b4 <HAL_RCC_OscConfig+0x2a0>)
 800103a:	f000 fe45 	bl	8001cc8 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800103e:	6923      	ldr	r3, [r4, #16]
 8001040:	2b1f      	cmp	r3, #31
 8001042:	d904      	bls.n	800104e <HAL_RCC_OscConfig+0x13a>
 8001044:	f640 514e 	movw	r1, #3406	; 0xd4e
 8001048:	485a      	ldr	r0, [pc, #360]	; (80011b4 <HAL_RCC_OscConfig+0x2a0>)
 800104a:	f000 fe3d 	bl	8001cc8 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800104e:	4b5a      	ldr	r3, [pc, #360]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
 8001050:	689a      	ldr	r2, [r3, #8]
 8001052:	f012 0f0c 	tst.w	r2, #12
 8001056:	d010      	beq.n	800107a <HAL_RCC_OscConfig+0x166>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001058:	689a      	ldr	r2, [r3, #8]
 800105a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800105e:	2a08      	cmp	r2, #8
 8001060:	d102      	bne.n	8001068 <HAL_RCC_OscConfig+0x154>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	0258      	lsls	r0, r3, #9
 8001066:	d508      	bpl.n	800107a <HAL_RCC_OscConfig+0x166>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001068:	4a53      	ldr	r2, [pc, #332]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
 800106a:	6893      	ldr	r3, [r2, #8]
 800106c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001070:	2b0c      	cmp	r3, #12
 8001072:	d111      	bne.n	8001098 <HAL_RCC_OscConfig+0x184>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001074:	6853      	ldr	r3, [r2, #4]
 8001076:	0259      	lsls	r1, r3, #9
 8001078:	d40e      	bmi.n	8001098 <HAL_RCC_OscConfig+0x184>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800107a:	4b4f      	ldr	r3, [pc, #316]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	0792      	lsls	r2, r2, #30
 8001080:	d502      	bpl.n	8001088 <HAL_RCC_OscConfig+0x174>
 8001082:	68e2      	ldr	r2, [r4, #12]
 8001084:	2a01      	cmp	r2, #1
 8001086:	d196      	bne.n	8000fb6 <HAL_RCC_OscConfig+0xa2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	6921      	ldr	r1, [r4, #16]
 800108c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001090:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001094:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001096:	e74e      	b.n	8000f36 <HAL_RCC_OscConfig+0x22>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001098:	68e2      	ldr	r2, [r4, #12]
 800109a:	4b48      	ldr	r3, [pc, #288]	; (80011bc <HAL_RCC_OscConfig+0x2a8>)
 800109c:	b1b2      	cbz	r2, 80010cc <HAL_RCC_OscConfig+0x1b8>
        __HAL_RCC_HSI_ENABLE();
 800109e:	2201      	movs	r2, #1
 80010a0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80010a2:	f7ff fad7 	bl	8000654 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a6:	4d44      	ldr	r5, [pc, #272]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 80010a8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010aa:	682b      	ldr	r3, [r5, #0]
 80010ac:	079f      	lsls	r7, r3, #30
 80010ae:	d507      	bpl.n	80010c0 <HAL_RCC_OscConfig+0x1ac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010b0:	682b      	ldr	r3, [r5, #0]
 80010b2:	6922      	ldr	r2, [r4, #16]
 80010b4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80010b8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80010bc:	602b      	str	r3, [r5, #0]
 80010be:	e73a      	b.n	8000f36 <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010c0:	f7ff fac8 	bl	8000654 <HAL_GetTick>
 80010c4:	1b80      	subs	r0, r0, r6
 80010c6:	2802      	cmp	r0, #2
 80010c8:	d9ef      	bls.n	80010aa <HAL_RCC_OscConfig+0x196>
 80010ca:	e78c      	b.n	8000fe6 <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_HSI_DISABLE();
 80010cc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80010ce:	f7ff fac1 	bl	8000654 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010d2:	4d39      	ldr	r5, [pc, #228]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 80010d4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010d6:	682b      	ldr	r3, [r5, #0]
 80010d8:	0798      	lsls	r0, r3, #30
 80010da:	f57f af2c 	bpl.w	8000f36 <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010de:	f7ff fab9 	bl	8000654 <HAL_GetTick>
 80010e2:	1b80      	subs	r0, r0, r6
 80010e4:	2802      	cmp	r0, #2
 80010e6:	d9f6      	bls.n	80010d6 <HAL_RCC_OscConfig+0x1c2>
 80010e8:	e77d      	b.n	8000fe6 <HAL_RCC_OscConfig+0xd2>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80010ea:	6963      	ldr	r3, [r4, #20]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d904      	bls.n	80010fa <HAL_RCC_OscConfig+0x1e6>
 80010f0:	f640 5194 	movw	r1, #3476	; 0xd94
 80010f4:	482f      	ldr	r0, [pc, #188]	; (80011b4 <HAL_RCC_OscConfig+0x2a0>)
 80010f6:	f000 fde7 	bl	8001cc8 <assert_failed>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80010fa:	6962      	ldr	r2, [r4, #20]
 80010fc:	4b30      	ldr	r3, [pc, #192]	; (80011c0 <HAL_RCC_OscConfig+0x2ac>)
 80010fe:	b17a      	cbz	r2, 8001120 <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_LSI_ENABLE();
 8001100:	2201      	movs	r2, #1
 8001102:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001104:	f7ff faa6 	bl	8000654 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001108:	4d2b      	ldr	r5, [pc, #172]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
      tickstart = HAL_GetTick();
 800110a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800110c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800110e:	079b      	lsls	r3, r3, #30
 8001110:	f53f af15 	bmi.w	8000f3e <HAL_RCC_OscConfig+0x2a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001114:	f7ff fa9e 	bl	8000654 <HAL_GetTick>
 8001118:	1b80      	subs	r0, r0, r6
 800111a:	2802      	cmp	r0, #2
 800111c:	d9f6      	bls.n	800110c <HAL_RCC_OscConfig+0x1f8>
 800111e:	e762      	b.n	8000fe6 <HAL_RCC_OscConfig+0xd2>
      __HAL_RCC_LSI_DISABLE();
 8001120:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001122:	f7ff fa97 	bl	8000654 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001126:	4d24      	ldr	r5, [pc, #144]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
      tickstart = HAL_GetTick();
 8001128:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800112a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800112c:	079f      	lsls	r7, r3, #30
 800112e:	f57f af06 	bpl.w	8000f3e <HAL_RCC_OscConfig+0x2a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001132:	f7ff fa8f 	bl	8000654 <HAL_GetTick>
 8001136:	1b80      	subs	r0, r0, r6
 8001138:	2802      	cmp	r0, #2
 800113a:	d9f6      	bls.n	800112a <HAL_RCC_OscConfig+0x216>
 800113c:	e753      	b.n	8000fe6 <HAL_RCC_OscConfig+0xd2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800113e:	68a3      	ldr	r3, [r4, #8]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d906      	bls.n	8001152 <HAL_RCC_OscConfig+0x23e>
 8001144:	2b05      	cmp	r3, #5
 8001146:	d004      	beq.n	8001152 <HAL_RCC_OscConfig+0x23e>
 8001148:	f44f 615c 	mov.w	r1, #3520	; 0xdc0
 800114c:	4819      	ldr	r0, [pc, #100]	; (80011b4 <HAL_RCC_OscConfig+0x2a0>)
 800114e:	f000 fdbb 	bl	8001cc8 <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001152:	4b19      	ldr	r3, [pc, #100]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
 8001154:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001156:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800115a:	d128      	bne.n	80011ae <HAL_RCC_OscConfig+0x29a>
      __HAL_RCC_PWR_CLK_ENABLE();
 800115c:	9201      	str	r2, [sp, #4]
 800115e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001160:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001164:	641a      	str	r2, [r3, #64]	; 0x40
 8001166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800116c:	9301      	str	r3, [sp, #4]
 800116e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001170:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001172:	4d14      	ldr	r5, [pc, #80]	; (80011c4 <HAL_RCC_OscConfig+0x2b0>)
 8001174:	682b      	ldr	r3, [r5, #0]
 8001176:	05d8      	lsls	r0, r3, #23
 8001178:	d526      	bpl.n	80011c8 <HAL_RCC_OscConfig+0x2b4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800117a:	68a3      	ldr	r3, [r4, #8]
 800117c:	4d0e      	ldr	r5, [pc, #56]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
 800117e:	2b01      	cmp	r3, #1
 8001180:	d132      	bne.n	80011e8 <HAL_RCC_OscConfig+0x2d4>
 8001182:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800118a:	f7ff fa63 	bl	8000654 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800118e:	4d0a      	ldr	r5, [pc, #40]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
      tickstart = HAL_GetTick();
 8001190:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001192:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001196:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001198:	079a      	lsls	r2, r3, #30
 800119a:	d544      	bpl.n	8001226 <HAL_RCC_OscConfig+0x312>
    if(pwrclkchanged == SET)
 800119c:	2e00      	cmp	r6, #0
 800119e:	f43f aed2 	beq.w	8000f46 <HAL_RCC_OscConfig+0x32>
      __HAL_RCC_PWR_CLK_DISABLE();
 80011a2:	4a05      	ldr	r2, [pc, #20]	; (80011b8 <HAL_RCC_OscConfig+0x2a4>)
 80011a4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80011a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011aa:	6413      	str	r3, [r2, #64]	; 0x40
 80011ac:	e6cb      	b.n	8000f46 <HAL_RCC_OscConfig+0x32>
    FlagStatus       pwrclkchanged = RESET;
 80011ae:	2600      	movs	r6, #0
 80011b0:	e7df      	b.n	8001172 <HAL_RCC_OscConfig+0x25e>
 80011b2:	bf00      	nop
 80011b4:	08002938 	.word	0x08002938
 80011b8:	40023800 	.word	0x40023800
 80011bc:	42470000 	.word	0x42470000
 80011c0:	42470e80 	.word	0x42470e80
 80011c4:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011c8:	682b      	ldr	r3, [r5, #0]
 80011ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011ce:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80011d0:	f7ff fa40 	bl	8000654 <HAL_GetTick>
 80011d4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011d6:	682b      	ldr	r3, [r5, #0]
 80011d8:	05d9      	lsls	r1, r3, #23
 80011da:	d4ce      	bmi.n	800117a <HAL_RCC_OscConfig+0x266>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011dc:	f7ff fa3a 	bl	8000654 <HAL_GetTick>
 80011e0:	1bc0      	subs	r0, r0, r7
 80011e2:	2802      	cmp	r0, #2
 80011e4:	d9f7      	bls.n	80011d6 <HAL_RCC_OscConfig+0x2c2>
 80011e6:	e6fe      	b.n	8000fe6 <HAL_RCC_OscConfig+0xd2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011e8:	2b05      	cmp	r3, #5
 80011ea:	d104      	bne.n	80011f6 <HAL_RCC_OscConfig+0x2e2>
 80011ec:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80011ee:	f043 0304 	orr.w	r3, r3, #4
 80011f2:	672b      	str	r3, [r5, #112]	; 0x70
 80011f4:	e7c5      	b.n	8001182 <HAL_RCC_OscConfig+0x26e>
 80011f6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80011f8:	f022 0201 	bic.w	r2, r2, #1
 80011fc:	672a      	str	r2, [r5, #112]	; 0x70
 80011fe:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001200:	f022 0204 	bic.w	r2, r2, #4
 8001204:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001206:	2b00      	cmp	r3, #0
 8001208:	d1bf      	bne.n	800118a <HAL_RCC_OscConfig+0x276>
      tickstart = HAL_GetTick();
 800120a:	f7ff fa23 	bl	8000654 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800120e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001212:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001214:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001216:	079b      	lsls	r3, r3, #30
 8001218:	d5c0      	bpl.n	800119c <HAL_RCC_OscConfig+0x288>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800121a:	f7ff fa1b 	bl	8000654 <HAL_GetTick>
 800121e:	1bc0      	subs	r0, r0, r7
 8001220:	4540      	cmp	r0, r8
 8001222:	d9f7      	bls.n	8001214 <HAL_RCC_OscConfig+0x300>
 8001224:	e6df      	b.n	8000fe6 <HAL_RCC_OscConfig+0xd2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001226:	f7ff fa15 	bl	8000654 <HAL_GetTick>
 800122a:	1bc0      	subs	r0, r0, r7
 800122c:	4540      	cmp	r0, r8
 800122e:	d9b2      	bls.n	8001196 <HAL_RCC_OscConfig+0x282>
 8001230:	e6d9      	b.n	8000fe6 <HAL_RCC_OscConfig+0xd2>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001232:	4e42      	ldr	r6, [pc, #264]	; (800133c <HAL_RCC_OscConfig+0x428>)
 8001234:	68b3      	ldr	r3, [r6, #8]
 8001236:	f003 030c 	and.w	r3, r3, #12
 800123a:	2b08      	cmp	r3, #8
 800123c:	f43f aebb 	beq.w	8000fb6 <HAL_RCC_OscConfig+0xa2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001240:	2a02      	cmp	r2, #2
 8001242:	4d3f      	ldr	r5, [pc, #252]	; (8001340 <HAL_RCC_OscConfig+0x42c>)
 8001244:	d16a      	bne.n	800131c <HAL_RCC_OscConfig+0x408>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8001246:	69e3      	ldr	r3, [r4, #28]
 8001248:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800124c:	d004      	beq.n	8001258 <HAL_RCC_OscConfig+0x344>
 800124e:	f640 610c 	movw	r1, #3596	; 0xe0c
 8001252:	483c      	ldr	r0, [pc, #240]	; (8001344 <HAL_RCC_OscConfig+0x430>)
 8001254:	f000 fd38 	bl	8001cc8 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8001258:	6a23      	ldr	r3, [r4, #32]
 800125a:	2b3f      	cmp	r3, #63	; 0x3f
 800125c:	d904      	bls.n	8001268 <HAL_RCC_OscConfig+0x354>
 800125e:	f640 610d 	movw	r1, #3597	; 0xe0d
 8001262:	4838      	ldr	r0, [pc, #224]	; (8001344 <HAL_RCC_OscConfig+0x430>)
 8001264:	f000 fd30 	bl	8001cc8 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8001268:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800126a:	3b32      	subs	r3, #50	; 0x32
 800126c:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 8001270:	d904      	bls.n	800127c <HAL_RCC_OscConfig+0x368>
 8001272:	f640 610e 	movw	r1, #3598	; 0xe0e
 8001276:	4833      	ldr	r0, [pc, #204]	; (8001344 <HAL_RCC_OscConfig+0x430>)
 8001278:	f000 fd26 	bl	8001cc8 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800127c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800127e:	2a08      	cmp	r2, #8
 8001280:	d804      	bhi.n	800128c <HAL_RCC_OscConfig+0x378>
 8001282:	f44f 73aa 	mov.w	r3, #340	; 0x154
 8001286:	40d3      	lsrs	r3, r2
 8001288:	07d8      	lsls	r0, r3, #31
 800128a:	d404      	bmi.n	8001296 <HAL_RCC_OscConfig+0x382>
 800128c:	f640 610f 	movw	r1, #3599	; 0xe0f
 8001290:	482c      	ldr	r0, [pc, #176]	; (8001344 <HAL_RCC_OscConfig+0x430>)
 8001292:	f000 fd19 	bl	8001cc8 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8001296:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001298:	3b02      	subs	r3, #2
 800129a:	2b0d      	cmp	r3, #13
 800129c:	d904      	bls.n	80012a8 <HAL_RCC_OscConfig+0x394>
 800129e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80012a2:	4828      	ldr	r0, [pc, #160]	; (8001344 <HAL_RCC_OscConfig+0x430>)
 80012a4:	f000 fd10 	bl	8001cc8 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 80012a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80012aa:	3b02      	subs	r3, #2
 80012ac:	2b05      	cmp	r3, #5
 80012ae:	d904      	bls.n	80012ba <HAL_RCC_OscConfig+0x3a6>
 80012b0:	f640 6111 	movw	r1, #3601	; 0xe11
 80012b4:	4823      	ldr	r0, [pc, #140]	; (8001344 <HAL_RCC_OscConfig+0x430>)
 80012b6:	f000 fd07 	bl	8001cc8 <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80012be:	f7ff f9c9 	bl	8000654 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012c2:	4e1e      	ldr	r6, [pc, #120]	; (800133c <HAL_RCC_OscConfig+0x428>)
        tickstart = HAL_GetTick();
 80012c4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012c6:	6833      	ldr	r3, [r6, #0]
 80012c8:	0199      	lsls	r1, r3, #6
 80012ca:	d421      	bmi.n	8001310 <HAL_RCC_OscConfig+0x3fc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012cc:	6a22      	ldr	r2, [r4, #32]
 80012ce:	69e3      	ldr	r3, [r4, #28]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80012d4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80012d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80012da:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80012de:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80012e0:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80012e4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012e6:	4c15      	ldr	r4, [pc, #84]	; (800133c <HAL_RCC_OscConfig+0x428>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012e8:	0852      	lsrs	r2, r2, #1
 80012ea:	3a01      	subs	r2, #1
 80012ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80012f0:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 80012f2:	2301      	movs	r3, #1
 80012f4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80012f6:	f7ff f9ad 	bl	8000654 <HAL_GetTick>
 80012fa:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012fc:	6823      	ldr	r3, [r4, #0]
 80012fe:	019a      	lsls	r2, r3, #6
 8001300:	f53f ae2d 	bmi.w	8000f5e <HAL_RCC_OscConfig+0x4a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001304:	f7ff f9a6 	bl	8000654 <HAL_GetTick>
 8001308:	1b40      	subs	r0, r0, r5
 800130a:	2802      	cmp	r0, #2
 800130c:	d9f6      	bls.n	80012fc <HAL_RCC_OscConfig+0x3e8>
 800130e:	e66a      	b.n	8000fe6 <HAL_RCC_OscConfig+0xd2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001310:	f7ff f9a0 	bl	8000654 <HAL_GetTick>
 8001314:	1bc0      	subs	r0, r0, r7
 8001316:	2802      	cmp	r0, #2
 8001318:	d9d5      	bls.n	80012c6 <HAL_RCC_OscConfig+0x3b2>
 800131a:	e664      	b.n	8000fe6 <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_PLL_DISABLE();
 800131c:	2300      	movs	r3, #0
 800131e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001320:	f7ff f998 	bl	8000654 <HAL_GetTick>
 8001324:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001326:	6833      	ldr	r3, [r6, #0]
 8001328:	019b      	lsls	r3, r3, #6
 800132a:	f57f ae18 	bpl.w	8000f5e <HAL_RCC_OscConfig+0x4a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800132e:	f7ff f991 	bl	8000654 <HAL_GetTick>
 8001332:	1b00      	subs	r0, r0, r4
 8001334:	2802      	cmp	r0, #2
 8001336:	d9f6      	bls.n	8001326 <HAL_RCC_OscConfig+0x412>
 8001338:	e655      	b.n	8000fe6 <HAL_RCC_OscConfig+0xd2>
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800
 8001340:	42470060 	.word	0x42470060
 8001344:	08002938 	.word	0x08002938

08001348 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001348:	6803      	ldr	r3, [r0, #0]
 800134a:	68da      	ldr	r2, [r3, #12]
 800134c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001350:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001352:	695a      	ldr	r2, [r3, #20]
 8001354:	f022 0201 	bic.w	r2, r2, #1
 8001358:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800135a:	2320      	movs	r3, #32
 800135c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001360:	4770      	bx	lr
	...

08001364 <UART_SetConfig>:
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8001364:	6842      	ldr	r2, [r0, #4]
 8001366:	4b9e      	ldr	r3, [pc, #632]	; (80015e0 <UART_SetConfig+0x27c>)
 8001368:	429a      	cmp	r2, r3
{
 800136a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800136e:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8001370:	d904      	bls.n	800137c <UART_SetConfig+0x18>
 8001372:	f640 1185 	movw	r1, #2437	; 0x985
 8001376:	489b      	ldr	r0, [pc, #620]	; (80015e4 <UART_SetConfig+0x280>)
 8001378:	f000 fca6 	bl	8001cc8 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800137c:	68e3      	ldr	r3, [r4, #12]
 800137e:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8001382:	d004      	beq.n	800138e <UART_SetConfig+0x2a>
 8001384:	f640 1186 	movw	r1, #2438	; 0x986
 8001388:	4896      	ldr	r0, [pc, #600]	; (80015e4 <UART_SetConfig+0x280>)
 800138a:	f000 fc9d 	bl	8001cc8 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800138e:	6923      	ldr	r3, [r4, #16]
 8001390:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8001394:	d007      	beq.n	80013a6 <UART_SetConfig+0x42>
 8001396:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800139a:	d004      	beq.n	80013a6 <UART_SetConfig+0x42>
 800139c:	f640 1187 	movw	r1, #2439	; 0x987
 80013a0:	4890      	ldr	r0, [pc, #576]	; (80015e4 <UART_SetConfig+0x280>)
 80013a2:	f000 fc91 	bl	8001cc8 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80013a6:	6963      	ldr	r3, [r4, #20]
 80013a8:	f64f 72f3 	movw	r2, #65523	; 0xfff3
 80013ac:	4213      	tst	r3, r2
 80013ae:	d100      	bne.n	80013b2 <UART_SetConfig+0x4e>
 80013b0:	b923      	cbnz	r3, 80013bc <UART_SetConfig+0x58>
 80013b2:	f640 1188 	movw	r1, #2440	; 0x988
 80013b6:	488b      	ldr	r0, [pc, #556]	; (80015e4 <UART_SetConfig+0x280>)
 80013b8:	f000 fc86 	bl	8001cc8 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80013bc:	6826      	ldr	r6, [r4, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80013be:	68e2      	ldr	r2, [r4, #12]
  tmpreg = huart->Instance->CR2;
 80013c0:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80013c2:	6920      	ldr	r0, [r4, #16]
 80013c4:	69e1      	ldr	r1, [r4, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80013c6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80013ca:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80013cc:	6133      	str	r3, [r6, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80013ce:	68a3      	ldr	r3, [r4, #8]
  tmpreg = huart->Instance->CR1;
 80013d0:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80013d2:	4303      	orrs	r3, r0
 80013d4:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80013d6:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80013da:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80013dc:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80013e0:	430b      	orrs	r3, r1
 80013e2:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80013e4:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80013e6:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80013e8:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80013ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 80013ee:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80013f0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80013f4:	6173      	str	r3, [r6, #20]
 80013f6:	4b7c      	ldr	r3, [pc, #496]	; (80015e8 <UART_SetConfig+0x284>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80013f8:	d17c      	bne.n	80014f4 <UART_SetConfig+0x190>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80013fa:	429e      	cmp	r6, r3
 80013fc:	d003      	beq.n	8001406 <UART_SetConfig+0xa2>
 80013fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001402:	429e      	cmp	r6, r3
 8001404:	d144      	bne.n	8001490 <UART_SetConfig+0x12c>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001406:	f7ff fd2d 	bl	8000e64 <HAL_RCC_GetPCLK2Freq>
 800140a:	2519      	movs	r5, #25
 800140c:	fb05 f300 	mul.w	r3, r5, r0
 8001410:	6860      	ldr	r0, [r4, #4]
 8001412:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001416:	0040      	lsls	r0, r0, #1
 8001418:	fbb3 f3f0 	udiv	r3, r3, r0
 800141c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001420:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001424:	f7ff fd1e 	bl	8000e64 <HAL_RCC_GetPCLK2Freq>
 8001428:	6863      	ldr	r3, [r4, #4]
 800142a:	4368      	muls	r0, r5
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	fbb0 f7f3 	udiv	r7, r0, r3
 8001432:	f7ff fd17 	bl	8000e64 <HAL_RCC_GetPCLK2Freq>
 8001436:	6863      	ldr	r3, [r4, #4]
 8001438:	4368      	muls	r0, r5
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001440:	fbb3 f3f9 	udiv	r3, r3, r9
 8001444:	fb09 7313 	mls	r3, r9, r3, r7
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	3332      	adds	r3, #50	; 0x32
 800144c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001456:	f7ff fd05 	bl	8000e64 <HAL_RCC_GetPCLK2Freq>
 800145a:	6862      	ldr	r2, [r4, #4]
 800145c:	4368      	muls	r0, r5
 800145e:	0052      	lsls	r2, r2, #1
 8001460:	fbb0 faf2 	udiv	sl, r0, r2
 8001464:	f7ff fcfe 	bl	8000e64 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001468:	6863      	ldr	r3, [r4, #4]
 800146a:	4368      	muls	r0, r5
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001472:	fbb3 f3f9 	udiv	r3, r3, r9
 8001476:	fb09 a313 	mls	r3, r9, r3, sl
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	3332      	adds	r3, #50	; 0x32
 800147e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001482:	f003 0307 	and.w	r3, r3, #7
 8001486:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001488:	443b      	add	r3, r7
 800148a:	60b3      	str	r3, [r6, #8]
 800148c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001490:	f7ff fcd8 	bl	8000e44 <HAL_RCC_GetPCLK1Freq>
 8001494:	2519      	movs	r5, #25
 8001496:	fb05 f300 	mul.w	r3, r5, r0
 800149a:	6860      	ldr	r0, [r4, #4]
 800149c:	f04f 0964 	mov.w	r9, #100	; 0x64
 80014a0:	0040      	lsls	r0, r0, #1
 80014a2:	fbb3 f3f0 	udiv	r3, r3, r0
 80014a6:	fbb3 f3f9 	udiv	r3, r3, r9
 80014aa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80014ae:	f7ff fcc9 	bl	8000e44 <HAL_RCC_GetPCLK1Freq>
 80014b2:	6863      	ldr	r3, [r4, #4]
 80014b4:	4368      	muls	r0, r5
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	fbb0 f7f3 	udiv	r7, r0, r3
 80014bc:	f7ff fcc2 	bl	8000e44 <HAL_RCC_GetPCLK1Freq>
 80014c0:	6863      	ldr	r3, [r4, #4]
 80014c2:	4368      	muls	r0, r5
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80014ca:	fbb3 f3f9 	udiv	r3, r3, r9
 80014ce:	fb09 7313 	mls	r3, r9, r3, r7
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	3332      	adds	r3, #50	; 0x32
 80014d6:	fbb3 f3f9 	udiv	r3, r3, r9
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80014e0:	f7ff fcb0 	bl	8000e44 <HAL_RCC_GetPCLK1Freq>
 80014e4:	6862      	ldr	r2, [r4, #4]
 80014e6:	4368      	muls	r0, r5
 80014e8:	0052      	lsls	r2, r2, #1
 80014ea:	fbb0 faf2 	udiv	sl, r0, r2
 80014ee:	f7ff fca9 	bl	8000e44 <HAL_RCC_GetPCLK1Freq>
 80014f2:	e7b9      	b.n	8001468 <UART_SetConfig+0x104>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80014f4:	429e      	cmp	r6, r3
 80014f6:	d002      	beq.n	80014fe <UART_SetConfig+0x19a>
 80014f8:	4b3c      	ldr	r3, [pc, #240]	; (80015ec <UART_SetConfig+0x288>)
 80014fa:	429e      	cmp	r6, r3
 80014fc:	d140      	bne.n	8001580 <UART_SetConfig+0x21c>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80014fe:	f7ff fcb1 	bl	8000e64 <HAL_RCC_GetPCLK2Freq>
 8001502:	6867      	ldr	r7, [r4, #4]
 8001504:	2519      	movs	r5, #25
 8001506:	f04f 0964 	mov.w	r9, #100	; 0x64
 800150a:	fb05 f300 	mul.w	r3, r5, r0
 800150e:	00bf      	lsls	r7, r7, #2
 8001510:	fbb3 f3f7 	udiv	r3, r3, r7
 8001514:	fbb3 f3f9 	udiv	r3, r3, r9
 8001518:	011f      	lsls	r7, r3, #4
 800151a:	f7ff fca3 	bl	8000e64 <HAL_RCC_GetPCLK2Freq>
 800151e:	6863      	ldr	r3, [r4, #4]
 8001520:	4368      	muls	r0, r5
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	fbb0 f8f3 	udiv	r8, r0, r3
 8001528:	f7ff fc9c 	bl	8000e64 <HAL_RCC_GetPCLK2Freq>
 800152c:	6863      	ldr	r3, [r4, #4]
 800152e:	4368      	muls	r0, r5
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	fbb0 f3f3 	udiv	r3, r0, r3
 8001536:	fbb3 f3f9 	udiv	r3, r3, r9
 800153a:	fb09 8313 	mls	r3, r9, r3, r8
 800153e:	011b      	lsls	r3, r3, #4
 8001540:	3332      	adds	r3, #50	; 0x32
 8001542:	fbb3 f3f9 	udiv	r3, r3, r9
 8001546:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800154a:	f7ff fc8b 	bl	8000e64 <HAL_RCC_GetPCLK2Freq>
 800154e:	6862      	ldr	r2, [r4, #4]
 8001550:	4368      	muls	r0, r5
 8001552:	0092      	lsls	r2, r2, #2
 8001554:	fbb0 faf2 	udiv	sl, r0, r2
 8001558:	f7ff fc84 	bl	8000e64 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800155c:	6863      	ldr	r3, [r4, #4]
 800155e:	4368      	muls	r0, r5
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	fbb0 f3f3 	udiv	r3, r0, r3
 8001566:	fbb3 f3f9 	udiv	r3, r3, r9
 800156a:	fb09 a313 	mls	r3, r9, r3, sl
 800156e:	011b      	lsls	r3, r3, #4
 8001570:	3332      	adds	r3, #50	; 0x32
 8001572:	fbb3 f3f9 	udiv	r3, r3, r9
 8001576:	f003 030f 	and.w	r3, r3, #15
 800157a:	ea43 0308 	orr.w	r3, r3, r8
 800157e:	e783      	b.n	8001488 <UART_SetConfig+0x124>
 8001580:	f7ff fc60 	bl	8000e44 <HAL_RCC_GetPCLK1Freq>
 8001584:	6867      	ldr	r7, [r4, #4]
 8001586:	2519      	movs	r5, #25
 8001588:	f04f 0964 	mov.w	r9, #100	; 0x64
 800158c:	fb05 f300 	mul.w	r3, r5, r0
 8001590:	00bf      	lsls	r7, r7, #2
 8001592:	fbb3 f3f7 	udiv	r3, r3, r7
 8001596:	fbb3 f3f9 	udiv	r3, r3, r9
 800159a:	011f      	lsls	r7, r3, #4
 800159c:	f7ff fc52 	bl	8000e44 <HAL_RCC_GetPCLK1Freq>
 80015a0:	6863      	ldr	r3, [r4, #4]
 80015a2:	4368      	muls	r0, r5
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	fbb0 f8f3 	udiv	r8, r0, r3
 80015aa:	f7ff fc4b 	bl	8000e44 <HAL_RCC_GetPCLK1Freq>
 80015ae:	6863      	ldr	r3, [r4, #4]
 80015b0:	4368      	muls	r0, r5
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80015b8:	fbb3 f3f9 	udiv	r3, r3, r9
 80015bc:	fb09 8313 	mls	r3, r9, r3, r8
 80015c0:	011b      	lsls	r3, r3, #4
 80015c2:	3332      	adds	r3, #50	; 0x32
 80015c4:	fbb3 f3f9 	udiv	r3, r3, r9
 80015c8:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80015cc:	f7ff fc3a 	bl	8000e44 <HAL_RCC_GetPCLK1Freq>
 80015d0:	6862      	ldr	r2, [r4, #4]
 80015d2:	4368      	muls	r0, r5
 80015d4:	0092      	lsls	r2, r2, #2
 80015d6:	fbb0 faf2 	udiv	sl, r0, r2
 80015da:	f7ff fc33 	bl	8000e44 <HAL_RCC_GetPCLK1Freq>
 80015de:	e7bd      	b.n	800155c <UART_SetConfig+0x1f8>
 80015e0:	00a037a0 	.word	0x00a037a0
 80015e4:	08002973 	.word	0x08002973
 80015e8:	40011000 	.word	0x40011000
 80015ec:	40011400 	.word	0x40011400

080015f0 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80015f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015f2:	4604      	mov	r4, r0
 80015f4:	460e      	mov	r6, r1
 80015f6:	4617      	mov	r7, r2
 80015f8:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80015fa:	6821      	ldr	r1, [r4, #0]
 80015fc:	680b      	ldr	r3, [r1, #0]
 80015fe:	ea36 0303 	bics.w	r3, r6, r3
 8001602:	d101      	bne.n	8001608 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001604:	2000      	movs	r0, #0
}
 8001606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001608:	1c6b      	adds	r3, r5, #1
 800160a:	d0f7      	beq.n	80015fc <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800160c:	b995      	cbnz	r5, 8001634 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800160e:	6823      	ldr	r3, [r4, #0]
 8001610:	68da      	ldr	r2, [r3, #12]
 8001612:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001616:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001618:	695a      	ldr	r2, [r3, #20]
 800161a:	f022 0201 	bic.w	r2, r2, #1
 800161e:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001620:	2320      	movs	r3, #32
 8001622:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001626:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 800162a:	2300      	movs	r3, #0
 800162c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001630:	2003      	movs	r0, #3
 8001632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001634:	f7ff f80e 	bl	8000654 <HAL_GetTick>
 8001638:	1bc0      	subs	r0, r0, r7
 800163a:	4285      	cmp	r5, r0
 800163c:	d2dd      	bcs.n	80015fa <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800163e:	e7e6      	b.n	800160e <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001640 <HAL_UART_Init>:
{
 8001640:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001642:	4604      	mov	r4, r0
 8001644:	2800      	cmp	r0, #0
 8001646:	d074      	beq.n	8001732 <HAL_UART_Init+0xf2>
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8001648:	6981      	ldr	r1, [r0, #24]
 800164a:	6803      	ldr	r3, [r0, #0]
 800164c:	4a3a      	ldr	r2, [pc, #232]	; (8001738 <HAL_UART_Init+0xf8>)
 800164e:	2900      	cmp	r1, #0
 8001650:	d057      	beq.n	8001702 <HAL_UART_Init+0xc2>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8001652:	4293      	cmp	r3, r2
 8001654:	d010      	beq.n	8001678 <HAL_UART_Init+0x38>
 8001656:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 800165a:	4293      	cmp	r3, r2
 800165c:	d00c      	beq.n	8001678 <HAL_UART_Init+0x38>
 800165e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001662:	4293      	cmp	r3, r2
 8001664:	d008      	beq.n	8001678 <HAL_UART_Init+0x38>
 8001666:	f502 424c 	add.w	r2, r2, #52224	; 0xcc00
 800166a:	4293      	cmp	r3, r2
 800166c:	d004      	beq.n	8001678 <HAL_UART_Init+0x38>
 800166e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001672:	4832      	ldr	r0, [pc, #200]	; (800173c <HAL_UART_Init+0xfc>)
 8001674:	f000 fb28 	bl	8001cc8 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8001678:	69a3      	ldr	r3, [r4, #24]
 800167a:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800167e:	d004      	beq.n	800168a <HAL_UART_Init+0x4a>
 8001680:	f240 1101 	movw	r1, #257	; 0x101
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8001684:	482d      	ldr	r0, [pc, #180]	; (800173c <HAL_UART_Init+0xfc>)
 8001686:	f000 fb1f 	bl	8001cc8 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800168a:	68a3      	ldr	r3, [r4, #8]
 800168c:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8001690:	d004      	beq.n	800169c <HAL_UART_Init+0x5c>
 8001692:	f240 1107 	movw	r1, #263	; 0x107
 8001696:	4829      	ldr	r0, [pc, #164]	; (800173c <HAL_UART_Init+0xfc>)
 8001698:	f000 fb16 	bl	8001cc8 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800169c:	69e3      	ldr	r3, [r4, #28]
 800169e:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 80016a2:	d004      	beq.n	80016ae <HAL_UART_Init+0x6e>
 80016a4:	f44f 7184 	mov.w	r1, #264	; 0x108
 80016a8:	4824      	ldr	r0, [pc, #144]	; (800173c <HAL_UART_Init+0xfc>)
 80016aa:	f000 fb0d 	bl	8001cc8 <assert_failed>
  if(huart->gState == HAL_UART_STATE_RESET)
 80016ae:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 80016b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016b6:	b923      	cbnz	r3, 80016c2 <HAL_UART_Init+0x82>
    huart->Lock = HAL_UNLOCKED;
 80016b8:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80016bc:	4620      	mov	r0, r4
 80016be:	f000 fb77 	bl	8001db0 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80016c2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80016c4:	2324      	movs	r3, #36	; 0x24
 80016c6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80016ca:	68d3      	ldr	r3, [r2, #12]
 80016cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80016d0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80016d2:	4620      	mov	r0, r4
 80016d4:	f7ff fe46 	bl	8001364 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80016d8:	6823      	ldr	r3, [r4, #0]
 80016da:	691a      	ldr	r2, [r3, #16]
 80016dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80016e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80016e2:	695a      	ldr	r2, [r3, #20]
 80016e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80016e8:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80016ea:	68da      	ldr	r2, [r3, #12]
 80016ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016f0:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016f2:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80016f4:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016f6:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80016f8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80016fc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001700:	bd10      	pop	{r4, pc}
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8001702:	4293      	cmp	r3, r2
 8001704:	d0c1      	beq.n	800168a <HAL_UART_Init+0x4a>
 8001706:	4a0e      	ldr	r2, [pc, #56]	; (8001740 <HAL_UART_Init+0x100>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d0be      	beq.n	800168a <HAL_UART_Init+0x4a>
 800170c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001710:	4293      	cmp	r3, r2
 8001712:	d0ba      	beq.n	800168a <HAL_UART_Init+0x4a>
 8001714:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001718:	4293      	cmp	r3, r2
 800171a:	d0b6      	beq.n	800168a <HAL_UART_Init+0x4a>
 800171c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001720:	4293      	cmp	r3, r2
 8001722:	d0b2      	beq.n	800168a <HAL_UART_Init+0x4a>
 8001724:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 8001728:	4293      	cmp	r3, r2
 800172a:	d0ae      	beq.n	800168a <HAL_UART_Init+0x4a>
 800172c:	f240 1105 	movw	r1, #261	; 0x105
 8001730:	e7a8      	b.n	8001684 <HAL_UART_Init+0x44>
    return HAL_ERROR;
 8001732:	2001      	movs	r0, #1
}
 8001734:	bd10      	pop	{r4, pc}
 8001736:	bf00      	nop
 8001738:	40011000 	.word	0x40011000
 800173c:	08002973 	.word	0x08002973
 8001740:	40004400 	.word	0x40004400

08001744 <HAL_UART_Transmit>:
{
 8001744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001748:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 800174a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800174e:	2b20      	cmp	r3, #32
{
 8001750:	4604      	mov	r4, r0
 8001752:	460d      	mov	r5, r1
 8001754:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8001756:	d14f      	bne.n	80017f8 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 8001758:	2900      	cmp	r1, #0
 800175a:	d04a      	beq.n	80017f2 <HAL_UART_Transmit+0xae>
 800175c:	2a00      	cmp	r2, #0
 800175e:	d048      	beq.n	80017f2 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8001760:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001764:	2b01      	cmp	r3, #1
 8001766:	d047      	beq.n	80017f8 <HAL_UART_Transmit+0xb4>
 8001768:	2301      	movs	r3, #1
 800176a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800176e:	2300      	movs	r3, #0
 8001770:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001772:	2321      	movs	r3, #33	; 0x21
 8001774:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001778:	f7fe ff6c 	bl	8000654 <HAL_GetTick>
    huart->TxXferSize = Size;
 800177c:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8001780:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001782:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001786:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001788:	b29b      	uxth	r3, r3
 800178a:	b96b      	cbnz	r3, 80017a8 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800178c:	463b      	mov	r3, r7
 800178e:	4632      	mov	r2, r6
 8001790:	2140      	movs	r1, #64	; 0x40
 8001792:	4620      	mov	r0, r4
 8001794:	f7ff ff2c 	bl	80015f0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001798:	b9b0      	cbnz	r0, 80017c8 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 800179a:	2320      	movs	r3, #32
 800179c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80017a0:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 80017a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 80017a8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80017aa:	3b01      	subs	r3, #1
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80017b0:	68a3      	ldr	r3, [r4, #8]
 80017b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80017b6:	4632      	mov	r2, r6
 80017b8:	463b      	mov	r3, r7
 80017ba:	f04f 0180 	mov.w	r1, #128	; 0x80
 80017be:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80017c0:	d10e      	bne.n	80017e0 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80017c2:	f7ff ff15 	bl	80015f0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80017c6:	b110      	cbz	r0, 80017ce <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 80017c8:	2003      	movs	r0, #3
 80017ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80017ce:	882b      	ldrh	r3, [r5, #0]
 80017d0:	6822      	ldr	r2, [r4, #0]
 80017d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017d6:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80017d8:	6923      	ldr	r3, [r4, #16]
 80017da:	b943      	cbnz	r3, 80017ee <HAL_UART_Transmit+0xaa>
          pData +=2U;
 80017dc:	3502      	adds	r5, #2
 80017de:	e7d2      	b.n	8001786 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80017e0:	f7ff ff06 	bl	80015f0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80017e4:	2800      	cmp	r0, #0
 80017e6:	d1ef      	bne.n	80017c8 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80017e8:	6823      	ldr	r3, [r4, #0]
 80017ea:	782a      	ldrb	r2, [r5, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	3501      	adds	r5, #1
 80017f0:	e7c9      	b.n	8001786 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80017f2:	2001      	movs	r0, #1
 80017f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80017f8:	2002      	movs	r0, #2
}
 80017fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080017fe <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 80017fe:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001802:	2b20      	cmp	r3, #32
 8001804:	d11c      	bne.n	8001840 <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8001806:	b1c9      	cbz	r1, 800183c <HAL_UART_Receive_IT+0x3e>
 8001808:	b1c2      	cbz	r2, 800183c <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 800180a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800180e:	2b01      	cmp	r3, #1
 8001810:	d016      	beq.n	8001840 <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 8001812:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8001814:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001816:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001818:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800181a:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800181c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001820:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8001822:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001824:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 8001826:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800182a:	f041 0101 	orr.w	r1, r1, #1
 800182e:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001830:	68d1      	ldr	r1, [r2, #12]
 8001832:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8001836:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001838:	4618      	mov	r0, r3
 800183a:	4770      	bx	lr
      return HAL_ERROR;
 800183c:	2001      	movs	r0, #1
 800183e:	4770      	bx	lr
    return HAL_BUSY; 
 8001840:	2002      	movs	r0, #2
}
 8001842:	4770      	bx	lr

08001844 <HAL_UART_TxCpltCallback>:
 8001844:	4770      	bx	lr

08001846 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001846:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800184a:	2b22      	cmp	r3, #34	; 0x22
{
 800184c:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800184e:	d132      	bne.n	80018b6 <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001850:	6883      	ldr	r3, [r0, #8]
 8001852:	6901      	ldr	r1, [r0, #16]
 8001854:	6802      	ldr	r2, [r0, #0]
 8001856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800185a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800185c:	d11f      	bne.n	800189e <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800185e:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001860:	b9c9      	cbnz	r1, 8001896 <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001862:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001866:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 800186a:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 800186c:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 800186e:	3c01      	subs	r4, #1
 8001870:	b2a4      	uxth	r4, r4
 8001872:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001874:	b96c      	cbnz	r4, 8001892 <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001876:	6803      	ldr	r3, [r0, #0]
 8001878:	68da      	ldr	r2, [r3, #12]
 800187a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800187e:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001880:	695a      	ldr	r2, [r3, #20]
 8001882:	f022 0201 	bic.w	r2, r2, #1
 8001886:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001888:	2320      	movs	r3, #32
 800188a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800188e:	f000 f9f7 	bl	8001c80 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8001892:	2000      	movs	r0, #0
}
 8001894:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001896:	b2d2      	uxtb	r2, r2
 8001898:	f823 2b01 	strh.w	r2, [r3], #1
 800189c:	e7e5      	b.n	800186a <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 800189e:	b921      	cbnz	r1, 80018aa <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80018a0:	1c59      	adds	r1, r3, #1
 80018a2:	6852      	ldr	r2, [r2, #4]
 80018a4:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80018a6:	701a      	strb	r2, [r3, #0]
 80018a8:	e7e0      	b.n	800186c <UART_Receive_IT+0x26>
 80018aa:	6852      	ldr	r2, [r2, #4]
 80018ac:	1c59      	adds	r1, r3, #1
 80018ae:	6281      	str	r1, [r0, #40]	; 0x28
 80018b0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80018b4:	e7f7      	b.n	80018a6 <UART_Receive_IT+0x60>
    return HAL_BUSY;
 80018b6:	2002      	movs	r0, #2
 80018b8:	bd10      	pop	{r4, pc}

080018ba <HAL_UART_ErrorCallback>:
 80018ba:	4770      	bx	lr

080018bc <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80018bc:	6803      	ldr	r3, [r0, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80018c0:	68d9      	ldr	r1, [r3, #12]
{
 80018c2:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 80018c4:	0716      	lsls	r6, r2, #28
{
 80018c6:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80018c8:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80018ca:	d107      	bne.n	80018dc <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80018cc:	0696      	lsls	r6, r2, #26
 80018ce:	d55a      	bpl.n	8001986 <HAL_UART_IRQHandler+0xca>
 80018d0:	068d      	lsls	r5, r1, #26
 80018d2:	d558      	bpl.n	8001986 <HAL_UART_IRQHandler+0xca>
}
 80018d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80018d8:	f7ff bfb5 	b.w	8001846 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80018dc:	f015 0501 	ands.w	r5, r5, #1
 80018e0:	d102      	bne.n	80018e8 <HAL_UART_IRQHandler+0x2c>
 80018e2:	f411 7f90 	tst.w	r1, #288	; 0x120
 80018e6:	d04e      	beq.n	8001986 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80018e8:	07d3      	lsls	r3, r2, #31
 80018ea:	d505      	bpl.n	80018f8 <HAL_UART_IRQHandler+0x3c>
 80018ec:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80018ee:	bf42      	ittt	mi
 80018f0:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80018f2:	f043 0301 	orrmi.w	r3, r3, #1
 80018f6:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80018f8:	0750      	lsls	r0, r2, #29
 80018fa:	d504      	bpl.n	8001906 <HAL_UART_IRQHandler+0x4a>
 80018fc:	b11d      	cbz	r5, 8001906 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80018fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001900:	f043 0302 	orr.w	r3, r3, #2
 8001904:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001906:	0793      	lsls	r3, r2, #30
 8001908:	d504      	bpl.n	8001914 <HAL_UART_IRQHandler+0x58>
 800190a:	b11d      	cbz	r5, 8001914 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800190c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800190e:	f043 0304 	orr.w	r3, r3, #4
 8001912:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001914:	0716      	lsls	r6, r2, #28
 8001916:	d504      	bpl.n	8001922 <HAL_UART_IRQHandler+0x66>
 8001918:	b11d      	cbz	r5, 8001922 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800191a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800191c:	f043 0308 	orr.w	r3, r3, #8
 8001920:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001922:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001924:	2b00      	cmp	r3, #0
 8001926:	d066      	beq.n	80019f6 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001928:	0695      	lsls	r5, r2, #26
 800192a:	d504      	bpl.n	8001936 <HAL_UART_IRQHandler+0x7a>
 800192c:	0688      	lsls	r0, r1, #26
 800192e:	d502      	bpl.n	8001936 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001930:	4620      	mov	r0, r4
 8001932:	f7ff ff88 	bl	8001846 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001936:	6823      	ldr	r3, [r4, #0]
 8001938:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800193a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800193c:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 800193e:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001940:	d402      	bmi.n	8001948 <HAL_UART_IRQHandler+0x8c>
 8001942:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001946:	d01a      	beq.n	800197e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001948:	f7ff fcfe 	bl	8001348 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800194c:	6823      	ldr	r3, [r4, #0]
 800194e:	695a      	ldr	r2, [r3, #20]
 8001950:	0652      	lsls	r2, r2, #25
 8001952:	d510      	bpl.n	8001976 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001954:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001956:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001958:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800195c:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800195e:	b150      	cbz	r0, 8001976 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001960:	4b25      	ldr	r3, [pc, #148]	; (80019f8 <HAL_UART_IRQHandler+0x13c>)
 8001962:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001964:	f7fe ff39 	bl	80007da <HAL_DMA_Abort_IT>
 8001968:	2800      	cmp	r0, #0
 800196a:	d044      	beq.n	80019f6 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800196c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800196e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001972:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001974:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001976:	4620      	mov	r0, r4
 8001978:	f7ff ff9f 	bl	80018ba <HAL_UART_ErrorCallback>
 800197c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800197e:	f7ff ff9c 	bl	80018ba <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001982:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001984:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001986:	0616      	lsls	r6, r2, #24
 8001988:	d527      	bpl.n	80019da <HAL_UART_IRQHandler+0x11e>
 800198a:	060d      	lsls	r5, r1, #24
 800198c:	d525      	bpl.n	80019da <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800198e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001992:	2a21      	cmp	r2, #33	; 0x21
 8001994:	d12f      	bne.n	80019f6 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001996:	68a2      	ldr	r2, [r4, #8]
 8001998:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800199c:	6a22      	ldr	r2, [r4, #32]
 800199e:	d117      	bne.n	80019d0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80019a0:	8811      	ldrh	r1, [r2, #0]
 80019a2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80019a6:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80019a8:	6921      	ldr	r1, [r4, #16]
 80019aa:	b979      	cbnz	r1, 80019cc <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80019ac:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80019ae:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80019b0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80019b2:	3a01      	subs	r2, #1
 80019b4:	b292      	uxth	r2, r2
 80019b6:	84e2      	strh	r2, [r4, #38]	; 0x26
 80019b8:	b9ea      	cbnz	r2, 80019f6 <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80019ba:	68da      	ldr	r2, [r3, #12]
 80019bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019c0:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80019c2:	68da      	ldr	r2, [r3, #12]
 80019c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80019cc:	3201      	adds	r2, #1
 80019ce:	e7ee      	b.n	80019ae <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80019d0:	1c51      	adds	r1, r2, #1
 80019d2:	6221      	str	r1, [r4, #32]
 80019d4:	7812      	ldrb	r2, [r2, #0]
 80019d6:	605a      	str	r2, [r3, #4]
 80019d8:	e7ea      	b.n	80019b0 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80019da:	0650      	lsls	r0, r2, #25
 80019dc:	d50b      	bpl.n	80019f6 <HAL_UART_IRQHandler+0x13a>
 80019de:	064a      	lsls	r2, r1, #25
 80019e0:	d509      	bpl.n	80019f6 <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80019e2:	68da      	ldr	r2, [r3, #12]
 80019e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80019e8:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80019ea:	2320      	movs	r3, #32
 80019ec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80019f0:	4620      	mov	r0, r4
 80019f2:	f7ff ff27 	bl	8001844 <HAL_UART_TxCpltCallback>
 80019f6:	bd70      	pop	{r4, r5, r6, pc}
 80019f8:	080019fd 	.word	0x080019fd

080019fc <UART_DMAAbortOnError>:
{
 80019fc:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019fe:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8001a00:	2300      	movs	r3, #0
 8001a02:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8001a04:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001a06:	f7ff ff58 	bl	80018ba <HAL_UART_ErrorCallback>
 8001a0a:	bd08      	pop	{r3, pc}

08001a0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a0c:	b530      	push	{r4, r5, lr}
 8001a0e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a10:	4b29      	ldr	r3, [pc, #164]	; (8001ab8 <SystemClock_Config+0xac>)
 8001a12:	2100      	movs	r1, #0
 8001a14:	9100      	str	r1, [sp, #0]
 8001a16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a18:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a1c:	641a      	str	r2, [r3, #64]	; 0x40
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a20:	4a26      	ldr	r2, [pc, #152]	; (8001abc <SystemClock_Config+0xb0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a26:	9300      	str	r3, [sp, #0]
 8001a28:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a2a:	9101      	str	r1, [sp, #4]
 8001a2c:	6813      	ldr	r3, [r2, #0]
 8001a2e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a36:	6013      	str	r3, [r2, #0]
 8001a38:	6813      	ldr	r3, [r2, #0]
 8001a3a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a3e:	9301      	str	r3, [sp, #4]
 8001a40:	9b01      	ldr	r3, [sp, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a42:	2301      	movs	r3, #1
 8001a44:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a4a:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a4c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a50:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a52:	2308      	movs	r3, #8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a54:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a56:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a58:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001a5a:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a5e:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a60:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001a62:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a64:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001a66:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a68:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a6a:	f7ff fa53 	bl	8000f14 <HAL_RCC_OscConfig>
 8001a6e:	b100      	cbz	r0, 8001a72 <SystemClock_Config+0x66>
 8001a70:	e7fe      	b.n	8001a70 <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a72:	230f      	movs	r3, #15
 8001a74:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a76:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a7c:	9006      	str	r0, [sp, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a7e:	4621      	mov	r1, r4
 8001a80:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a82:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a84:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a86:	f7ff f8e3 	bl	8000c50 <HAL_RCC_ClockConfig>
 8001a8a:	4604      	mov	r4, r0
 8001a8c:	b100      	cbz	r0, 8001a90 <SystemClock_Config+0x84>
 8001a8e:	e7fe      	b.n	8001a8e <SystemClock_Config+0x82>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001a90:	f7ff f9d2 	bl	8000e38 <HAL_RCC_GetHCLKFreq>
 8001a94:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a98:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a9c:	f7fe fe6a 	bl	8000774 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001aa0:	4628      	mov	r0, r5
 8001aa2:	f7fe fe7d 	bl	80007a0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001aa6:	4622      	mov	r2, r4
 8001aa8:	4621      	mov	r1, r4
 8001aaa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001aae:	f7fe fe09 	bl	80006c4 <HAL_NVIC_SetPriority>
}
 8001ab2:	b015      	add	sp, #84	; 0x54
 8001ab4:	bd30      	pop	{r4, r5, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	40007000 	.word	0x40007000

08001ac0 <write_debug>:

//void write_debug(char *str, uint16_t len) {
//	HAL_UART_Transmit(&huart2, (uint8_t *) str, len, 0xFFFF);
//}

void write_debug(char *str, ...) {
 8001ac0:	b40f      	push	{r0, r1, r2, r3}
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b082      	sub	sp, #8
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	f107 0310 	add.w	r3, r7, #16
	char output_str[PRINT_DEBUG_BUFFER_SIZE];
 8001acc:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
void write_debug(char *str, ...) {
 8001ad0:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	va_start(args, str);
 8001ad4:	607b      	str	r3, [r7, #4]
	int len = vsnprintf(output_str, PRINT_DEBUG_BUFFER_SIZE, str, args);
 8001ad6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ada:	4668      	mov	r0, sp
 8001adc:	f000 faa8 	bl	8002030 <vsniprintf>
	va_end (args);

	if (len >= PRINT_DEBUG_BUFFER_SIZE) {
		len = PRINT_DEBUG_BUFFER_SIZE - 1;
 8001ae0:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001ae4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001ae8:	bf28      	it	cs
 8001aea:	4610      	movcs	r0, r2
	}

	HAL_UART_Transmit(&huart2, (uint8_t *) output_str, len, 0xffff);
 8001aec:	b282      	uxth	r2, r0
 8001aee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af2:	4669      	mov	r1, sp
 8001af4:	4804      	ldr	r0, [pc, #16]	; (8001b08 <write_debug+0x48>)
 8001af6:	f7ff fe25 	bl	8001744 <HAL_UART_Transmit>
}
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b02:	b004      	add	sp, #16
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	20000174 	.word	0x20000174

08001b0c <main>:
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08a      	sub	sp, #40	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b10:	2400      	movs	r4, #0
  HAL_Init();
 8001b12:	f7fe fd79 	bl	8000608 <HAL_Init>
  SystemClock_Config();
 8001b16:	f7ff ff79 	bl	8001a0c <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b1a:	4b4a      	ldr	r3, [pc, #296]	; (8001c44 <main+0x138>)
 8001b1c:	9401      	str	r4, [sp, #4]
 8001b1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b20:	4849      	ldr	r0, [pc, #292]	; (8001c48 <main+0x13c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b22:	f042 0204 	orr.w	r2, r2, #4
 8001b26:	631a      	str	r2, [r3, #48]	; 0x30
 8001b28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b2a:	f002 0204 	and.w	r2, r2, #4
 8001b2e:	9201      	str	r2, [sp, #4]
 8001b30:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b32:	9402      	str	r4, [sp, #8]
 8001b34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b36:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001b3a:	631a      	str	r2, [r3, #48]	; 0x30
 8001b3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b3e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001b42:	9202      	str	r2, [sp, #8]
 8001b44:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b46:	9403      	str	r4, [sp, #12]
 8001b48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b4a:	f042 0201 	orr.w	r2, r2, #1
 8001b4e:	631a      	str	r2, [r3, #48]	; 0x30
 8001b50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b52:	f002 0201 	and.w	r2, r2, #1
 8001b56:	9203      	str	r2, [sp, #12]
 8001b58:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5a:	9404      	str	r4, [sp, #16]
 8001b5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b5e:	f042 0202 	orr.w	r2, r2, #2
 8001b62:	631a      	str	r2, [r3, #48]	; 0x30
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b6a:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6c:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b6e:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b70:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b72:	f7fe ff81 	bl	8000a78 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8001b76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b7a:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b7c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b7e:	4b33      	ldr	r3, [pc, #204]	; (8001c4c <main+0x140>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b80:	4833      	ldr	r0, [pc, #204]	; (8001c50 <main+0x144>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b82:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b86:	2601      	movs	r6, #1
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b88:	f7fe fe3a 	bl	8000800 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin;
 8001b8c:	2320      	movs	r3, #32
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001b8e:	482e      	ldr	r0, [pc, #184]	; (8001c48 <main+0x13c>)
  GPIO_InitStruct.Pin = LD2_Pin;
 8001b90:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001b92:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b94:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b96:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b98:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001b9a:	f7fe fe31 	bl	8000800 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8001b9e:	482d      	ldr	r0, [pc, #180]	; (8001c54 <main+0x148>)
  huart2.Init.BaudRate = 115200;
 8001ba0:	4b2d      	ldr	r3, [pc, #180]	; (8001c58 <main+0x14c>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ba2:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8001ba4:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
 8001ba8:	e880 0028 	stmia.w	r0, {r3, r5}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bac:	250c      	movs	r5, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bae:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bb0:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bb2:	6145      	str	r5, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bb4:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb6:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bb8:	f7ff fd42 	bl	8001640 <HAL_UART_Init>
 8001bbc:	b100      	cbz	r0, 8001bc0 <main+0xb4>
 8001bbe:	e7fe      	b.n	8001bbe <main+0xb2>
  hi2c1.Instance = I2C1;
 8001bc0:	4b26      	ldr	r3, [pc, #152]	; (8001c5c <main+0x150>)
  hi2c1.Init.ClockSpeed = 100000;
 8001bc2:	4a27      	ldr	r2, [pc, #156]	; (8001c60 <main+0x154>)
 8001bc4:	4927      	ldr	r1, [pc, #156]	; (8001c64 <main+0x158>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bc6:	6098      	str	r0, [r3, #8]
  hi2c1.Init.ClockSpeed = 100000;
 8001bc8:	e883 0006 	stmia.w	r3, {r1, r2}
  hi2c1.Init.OwnAddress1 = 0;
 8001bcc:	60d8      	str	r0, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bd2:	6158      	str	r0, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bd4:	6198      	str	r0, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bd6:	61d8      	str	r0, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bd8:	6218      	str	r0, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bda:	4618      	mov	r0, r3
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bdc:	611a      	str	r2, [r3, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bde:	f7fe ff65 	bl	8000aac <HAL_I2C_Init>
 8001be2:	b100      	cbz	r0, 8001be6 <main+0xda>
 8001be4:	e7fe      	b.n	8001be4 <main+0xd8>
  huart1.Instance = USART1;
 8001be6:	4c20      	ldr	r4, [pc, #128]	; (8001c68 <main+0x15c>)
  huart1.Init.BaudRate = 9600;
 8001be8:	4b20      	ldr	r3, [pc, #128]	; (8001c6c <main+0x160>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bea:	60a0      	str	r0, [r4, #8]
  huart1.Init.BaudRate = 9600;
 8001bec:	f44f 5716 	mov.w	r7, #9600	; 0x2580
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bf0:	60e0      	str	r0, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bf2:	6120      	str	r0, [r4, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bf4:	61a0      	str	r0, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bf6:	61e0      	str	r0, [r4, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bf8:	4620      	mov	r0, r4
  huart1.Init.BaudRate = 9600;
 8001bfa:	e884 0088 	stmia.w	r4, {r3, r7}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bfe:	6165      	str	r5, [r4, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c00:	f7ff fd1e 	bl	8001640 <HAL_UART_Init>
 8001c04:	b100      	cbz	r0, 8001c08 <main+0xfc>
 8001c06:	e7fe      	b.n	8001c06 <main+0xfa>
  huart4.Instance = UART4;
 8001c08:	4b19      	ldr	r3, [pc, #100]	; (8001c70 <main+0x164>)
 8001c0a:	4a1a      	ldr	r2, [pc, #104]	; (8001c74 <main+0x168>)
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001c0c:	6098      	str	r0, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001c0e:	60d8      	str	r0, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001c10:	6118      	str	r0, [r3, #16]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c12:	6198      	str	r0, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c14:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001c16:	4618      	mov	r0, r3
  huart4.Init.BaudRate = 9600;
 8001c18:	e883 0084 	stmia.w	r3, {r2, r7}
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001c1c:	615d      	str	r5, [r3, #20]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001c1e:	f7ff fd0f 	bl	8001640 <HAL_UART_Init>
 8001c22:	b100      	cbz	r0, 8001c26 <main+0x11a>
 8001c24:	e7fe      	b.n	8001c24 <main+0x118>
  HAL_UART_Receive_IT(&huart1, &bluetooth_command, 1);
 8001c26:	4620      	mov	r0, r4
 8001c28:	4632      	mov	r2, r6
 8001c2a:	4913      	ldr	r1, [pc, #76]	; (8001c78 <main+0x16c>)
	  write_debug("*");
 8001c2c:	4c13      	ldr	r4, [pc, #76]	; (8001c7c <main+0x170>)
  HAL_UART_Receive_IT(&huart1, &bluetooth_command, 1);
 8001c2e:	f7ff fde6 	bl	80017fe <HAL_UART_Receive_IT>
	  write_debug("*");
 8001c32:	4620      	mov	r0, r4
 8001c34:	f7ff ff44 	bl	8001ac0 <write_debug>
	  HAL_Delay(2000);
 8001c38:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001c3c:	f7fe fd10 	bl	8000660 <HAL_Delay>
 8001c40:	e7f7      	b.n	8001c32 <main+0x126>
 8001c42:	bf00      	nop
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40020000 	.word	0x40020000
 8001c4c:	10210000 	.word	0x10210000
 8001c50:	40020800 	.word	0x40020800
 8001c54:	20000174 	.word	0x20000174
 8001c58:	40004400 	.word	0x40004400
 8001c5c:	200000a0 	.word	0x200000a0
 8001c60:	000186a0 	.word	0x000186a0
 8001c64:	40005400 	.word	0x40005400
 8001c68:	200000f4 	.word	0x200000f4
 8001c6c:	40011000 	.word	0x40011000
 8001c70:	20000134 	.word	0x20000134
 8001c74:	40004c00 	.word	0x40004c00
 8001c78:	2000008c 	.word	0x2000008c
 8001c7c:	080029c9 	.word	0x080029c9

08001c80 <HAL_UART_RxCpltCallback>:
	*lat = 491394222;  // 49° 13.94222' N
	*lon = 163523552;  // 16° 35.23552' E
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
  if (huart->Instance == USART1) {
 8001c80:	6802      	ldr	r2, [r0, #0]
 8001c82:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <HAL_UART_RxCpltCallback+0x34>)
 8001c84:	429a      	cmp	r2, r3
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001c86:	b510      	push	{r4, lr}
  if (huart->Instance == USART1) {
 8001c88:	d112      	bne.n	8001cb0 <HAL_UART_RxCpltCallback+0x30>
    write_debug("Data received: %c\r\n", bluetooth_command);
 8001c8a:	4c0b      	ldr	r4, [pc, #44]	; (8001cb8 <HAL_UART_RxCpltCallback+0x38>)
 8001c8c:	480b      	ldr	r0, [pc, #44]	; (8001cbc <HAL_UART_RxCpltCallback+0x3c>)
 8001c8e:	7821      	ldrb	r1, [r4, #0]
 8001c90:	f7ff ff16 	bl	8001ac0 <write_debug>
    HAL_UART_Transmit(&huart1, (uint8_t*) "Ahojky\r\n", 8, 1000);
 8001c94:	2208      	movs	r2, #8
 8001c96:	490a      	ldr	r1, [pc, #40]	; (8001cc0 <HAL_UART_RxCpltCallback+0x40>)
 8001c98:	480a      	ldr	r0, [pc, #40]	; (8001cc4 <HAL_UART_RxCpltCallback+0x44>)
 8001c9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c9e:	f7ff fd51 	bl	8001744 <HAL_UART_Transmit>
    HAL_UART_Receive_IT(&huart1, &bluetooth_command, 1);
 8001ca2:	4621      	mov	r1, r4
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	4807      	ldr	r0, [pc, #28]	; (8001cc4 <HAL_UART_RxCpltCallback+0x44>)
  }
}
 8001ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_UART_Receive_IT(&huart1, &bluetooth_command, 1);
 8001cac:	f7ff bda7 	b.w	80017fe <HAL_UART_Receive_IT>
 8001cb0:	bd10      	pop	{r4, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40011000 	.word	0x40011000
 8001cb8:	2000008c 	.word	0x2000008c
 8001cbc:	080029ac 	.word	0x080029ac
 8001cc0:	080029c0 	.word	0x080029c0
 8001cc4:	200000f4 	.word	0x200000f4

08001cc8 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t* file, uint32_t line)
{ 
 8001cc8:	4770      	bx	lr
	...

08001ccc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ccc:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cce:	4b22      	ldr	r3, [pc, #136]	; (8001d58 <HAL_MspInit+0x8c>)
 8001cd0:	2400      	movs	r4, #0
 8001cd2:	9400      	str	r4, [sp, #0]
 8001cd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001cda:	645a      	str	r2, [r3, #68]	; 0x44
 8001cdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cde:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001ce2:	9200      	str	r2, [sp, #0]
 8001ce4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ce6:	9401      	str	r4, [sp, #4]
 8001ce8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001cee:	641a      	str	r2, [r3, #64]	; 0x40
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf6:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001cf8:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cfa:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001cfc:	f7fe fcc4 	bl	8000688 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001d00:	4622      	mov	r2, r4
 8001d02:	4621      	mov	r1, r4
 8001d04:	f06f 000b 	mvn.w	r0, #11
 8001d08:	f7fe fcdc 	bl	80006c4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001d0c:	4622      	mov	r2, r4
 8001d0e:	4621      	mov	r1, r4
 8001d10:	f06f 000a 	mvn.w	r0, #10
 8001d14:	f7fe fcd6 	bl	80006c4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001d18:	4622      	mov	r2, r4
 8001d1a:	4621      	mov	r1, r4
 8001d1c:	f06f 0009 	mvn.w	r0, #9
 8001d20:	f7fe fcd0 	bl	80006c4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001d24:	4622      	mov	r2, r4
 8001d26:	4621      	mov	r1, r4
 8001d28:	f06f 0004 	mvn.w	r0, #4
 8001d2c:	f7fe fcca 	bl	80006c4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001d30:	4622      	mov	r2, r4
 8001d32:	4621      	mov	r1, r4
 8001d34:	f06f 0003 	mvn.w	r0, #3
 8001d38:	f7fe fcc4 	bl	80006c4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001d3c:	4622      	mov	r2, r4
 8001d3e:	4621      	mov	r1, r4
 8001d40:	f06f 0001 	mvn.w	r0, #1
 8001d44:	f7fe fcbe 	bl	80006c4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001d48:	4622      	mov	r2, r4
 8001d4a:	4621      	mov	r1, r4
 8001d4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d50:	f7fe fcb8 	bl	80006c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d54:	b002      	add	sp, #8
 8001d56:	bd10      	pop	{r4, pc}
 8001d58:	40023800 	.word	0x40023800

08001d5c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d5c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8001d5e:	6802      	ldr	r2, [r0, #0]
 8001d60:	4b10      	ldr	r3, [pc, #64]	; (8001da4 <HAL_I2C_MspInit+0x48>)
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d11b      	bne.n	8001d9e <HAL_I2C_MspInit+0x42>
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d6a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d6c:	2312      	movs	r3, #18
 8001d6e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d70:	2301      	movs	r3, #1
 8001d72:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d74:	2303      	movs	r3, #3
 8001d76:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d78:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7a:	eb0d 0103 	add.w	r1, sp, r3
 8001d7e:	480a      	ldr	r0, [pc, #40]	; (8001da8 <HAL_I2C_MspInit+0x4c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d80:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d82:	f7fe fd3d 	bl	8000800 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	4b08      	ldr	r3, [pc, #32]	; (8001dac <HAL_I2C_MspInit+0x50>)
 8001d8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d8e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001d92:	641a      	str	r2, [r3, #64]	; 0x40
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d9e:	b007      	add	sp, #28
 8001da0:	f85d fb04 	ldr.w	pc, [sp], #4
 8001da4:	40005400 	.word	0x40005400
 8001da8:	40020400 	.word	0x40020400
 8001dac:	40023800 	.word	0x40023800

08001db0 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001db0:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART4)
 8001db2:	6803      	ldr	r3, [r0, #0]
 8001db4:	4a36      	ldr	r2, [pc, #216]	; (8001e90 <HAL_UART_MspInit+0xe0>)
 8001db6:	4293      	cmp	r3, r2
{
 8001db8:	b089      	sub	sp, #36	; 0x24
  if(huart->Instance==UART4)
 8001dba:	d124      	bne.n	8001e06 <HAL_UART_MspInit+0x56>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	4b34      	ldr	r3, [pc, #208]	; (8001e94 <HAL_UART_MspInit+0xe4>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc2:	4835      	ldr	r0, [pc, #212]	; (8001e98 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_UART4_CLK_ENABLE();
 8001dc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dc6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001dca:	641a      	str	r2, [r3, #64]	; 0x40
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001dd2:	2402      	movs	r4, #2
    __HAL_RCC_UART4_CLK_ENABLE();
 8001dd4:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dd6:	2701      	movs	r7, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd8:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001dda:	2508      	movs	r5, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ddc:	a903      	add	r1, sp, #12
    __HAL_RCC_UART4_CLK_ENABLE();
 8001dde:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001de0:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de2:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001de4:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de6:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001de8:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dea:	f7fe fd09 	bl	8000800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001dee:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df2:	482a      	ldr	r0, [pc, #168]	; (8001e9c <HAL_UART_MspInit+0xec>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001df4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df6:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001df8:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dfa:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001dfc:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dfe:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e00:	f7fe fcfe 	bl	8000800 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e04:	e025      	b.n	8001e52 <HAL_UART_MspInit+0xa2>
  else if(huart->Instance==USART1)
 8001e06:	4a26      	ldr	r2, [pc, #152]	; (8001ea0 <HAL_UART_MspInit+0xf0>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d124      	bne.n	8001e56 <HAL_UART_MspInit+0xa6>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e0c:	2400      	movs	r4, #0
 8001e0e:	4b21      	ldr	r3, [pc, #132]	; (8001e94 <HAL_UART_MspInit+0xe4>)
 8001e10:	9401      	str	r4, [sp, #4]
 8001e12:	6c59      	ldr	r1, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e14:	4820      	ldr	r0, [pc, #128]	; (8001e98 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e16:	f041 0110 	orr.w	r1, r1, #16
 8001e1a:	6459      	str	r1, [r3, #68]	; 0x44
 8001e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1e:	f003 0310 	and.w	r3, r3, #16
 8001e22:	9301      	str	r3, [sp, #4]
 8001e24:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e26:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e2a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e30:	2301      	movs	r3, #1
 8001e32:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e34:	2303      	movs	r3, #3
 8001e36:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e38:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e3a:	2307      	movs	r3, #7
 8001e3c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3e:	f7fe fcdf 	bl	8000800 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e42:	2025      	movs	r0, #37	; 0x25
 8001e44:	4622      	mov	r2, r4
 8001e46:	4621      	mov	r1, r4
 8001e48:	f7fe fc3c 	bl	80006c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e4c:	2025      	movs	r0, #37	; 0x25
 8001e4e:	f7fe fc7b 	bl	8000748 <HAL_NVIC_EnableIRQ>
}
 8001e52:	b009      	add	sp, #36	; 0x24
 8001e54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(huart->Instance==USART2)
 8001e56:	4a13      	ldr	r2, [pc, #76]	; (8001ea4 <HAL_UART_MspInit+0xf4>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d1fa      	bne.n	8001e52 <HAL_UART_MspInit+0xa2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	9302      	str	r3, [sp, #8]
 8001e60:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <HAL_UART_MspInit+0xe4>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e62:	480d      	ldr	r0, [pc, #52]	; (8001e98 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e66:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001e6a:	641a      	str	r2, [r3, #64]	; 0x40
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e72:	9302      	str	r3, [sp, #8]
 8001e74:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e76:	230c      	movs	r3, #12
 8001e78:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e82:	2303      	movs	r3, #3
 8001e84:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e86:	2307      	movs	r3, #7
 8001e88:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e8a:	a903      	add	r1, sp, #12
 8001e8c:	e7b8      	b.n	8001e00 <HAL_UART_MspInit+0x50>
 8001e8e:	bf00      	nop
 8001e90:	40004c00 	.word	0x40004c00
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40020000 	.word	0x40020000
 8001e9c:	40020800 	.word	0x40020800
 8001ea0:	40011000 	.word	0x40011000
 8001ea4:	40004400 	.word	0x40004400

08001ea8 <NMI_Handler>:
 8001ea8:	4770      	bx	lr

08001eaa <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001eaa:	e7fe      	b.n	8001eaa <HardFault_Handler>

08001eac <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001eac:	e7fe      	b.n	8001eac <MemManage_Handler>

08001eae <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001eae:	e7fe      	b.n	8001eae <BusFault_Handler>

08001eb0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001eb0:	e7fe      	b.n	8001eb0 <UsageFault_Handler>

08001eb2 <SVC_Handler>:
 8001eb2:	4770      	bx	lr

08001eb4 <DebugMon_Handler>:
 8001eb4:	4770      	bx	lr

08001eb6 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001eb6:	4770      	bx	lr

08001eb8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001eb8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eba:	f7fe fbbf 	bl	800063c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ebe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001ec2:	f7fe bc86 	b.w	80007d2 <HAL_SYSTICK_IRQHandler>
	...

08001ec8 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ec8:	4801      	ldr	r0, [pc, #4]	; (8001ed0 <USART1_IRQHandler+0x8>)
 8001eca:	f7ff bcf7 	b.w	80018bc <HAL_UART_IRQHandler>
 8001ece:	bf00      	nop
 8001ed0:	200000f4 	.word	0x200000f4

08001ed4 <_sbrk>:
{
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8001ed4:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <_sbrk+0x14>)
 8001ed6:	6819      	ldr	r1, [r3, #0]
{
 8001ed8:	4602      	mov	r2, r0
	if (heap_end == 0) {
 8001eda:	b909      	cbnz	r1, 8001ee0 <_sbrk+0xc>
		heap_end = & end;
 8001edc:	4903      	ldr	r1, [pc, #12]	; (8001eec <_sbrk+0x18>)
 8001ede:	6019      	str	r1, [r3, #0]
	}

	prev_heap_end = heap_end;
 8001ee0:	6818      	ldr	r0, [r3, #0]
	heap_end += incr;
 8001ee2:	4402      	add	r2, r0
 8001ee4:	601a      	str	r2, [r3, #0]

	return (void *) prev_heap_end;
}
 8001ee6:	4770      	bx	lr
 8001ee8:	20000090 	.word	0x20000090
 8001eec:	200001b8 	.word	0x200001b8

08001ef0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ef0:	490f      	ldr	r1, [pc, #60]	; (8001f30 <SystemInit+0x40>)
 8001ef2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001ef6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001efe:	4b0d      	ldr	r3, [pc, #52]	; (8001f34 <SystemInit+0x44>)
 8001f00:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001f02:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001f04:	f042 0201 	orr.w	r2, r2, #1
 8001f08:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001f0a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001f12:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f16:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001f18:	4a07      	ldr	r2, [pc, #28]	; (8001f38 <SystemInit+0x48>)
 8001f1a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f22:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001f24:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f26:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001f2a:	608b      	str	r3, [r1, #8]
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	e000ed00 	.word	0xe000ed00
 8001f34:	40023800 	.word	0x40023800
 8001f38:	24003010 	.word	0x24003010

08001f3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f74 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001f40:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001f42:	e003      	b.n	8001f4c <LoopCopyDataInit>

08001f44 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001f44:	4b0c      	ldr	r3, [pc, #48]	; (8001f78 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001f46:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001f48:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001f4a:	3104      	adds	r1, #4

08001f4c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001f4c:	480b      	ldr	r0, [pc, #44]	; (8001f7c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001f4e:	4b0c      	ldr	r3, [pc, #48]	; (8001f80 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001f50:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001f52:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f54:	d3f6      	bcc.n	8001f44 <CopyDataInit>
  ldr  r2, =_sbss
 8001f56:	4a0b      	ldr	r2, [pc, #44]	; (8001f84 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001f58:	e002      	b.n	8001f60 <LoopFillZerobss>

08001f5a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f5a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f5c:	f842 3b04 	str.w	r3, [r2], #4

08001f60 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f60:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f62:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f64:	d3f9      	bcc.n	8001f5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f66:	f7ff ffc3 	bl	8001ef0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f6a:	f000 f811 	bl	8001f90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f6e:	f7ff fdcd 	bl	8001b0c <main>
  bx  lr    
 8001f72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f74:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001f78:	08002a28 	.word	0x08002a28
  ldr  r0, =_sdata
 8001f7c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001f80:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001f84:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001f88:	200001b8 	.word	0x200001b8

08001f8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f8c:	e7fe      	b.n	8001f8c <ADC_IRQHandler>
	...

08001f90 <__libc_init_array>:
 8001f90:	b570      	push	{r4, r5, r6, lr}
 8001f92:	4e0d      	ldr	r6, [pc, #52]	; (8001fc8 <__libc_init_array+0x38>)
 8001f94:	4c0d      	ldr	r4, [pc, #52]	; (8001fcc <__libc_init_array+0x3c>)
 8001f96:	1ba4      	subs	r4, r4, r6
 8001f98:	10a4      	asrs	r4, r4, #2
 8001f9a:	2500      	movs	r5, #0
 8001f9c:	42a5      	cmp	r5, r4
 8001f9e:	d109      	bne.n	8001fb4 <__libc_init_array+0x24>
 8001fa0:	4e0b      	ldr	r6, [pc, #44]	; (8001fd0 <__libc_init_array+0x40>)
 8001fa2:	4c0c      	ldr	r4, [pc, #48]	; (8001fd4 <__libc_init_array+0x44>)
 8001fa4:	f000 fc4a 	bl	800283c <_init>
 8001fa8:	1ba4      	subs	r4, r4, r6
 8001faa:	10a4      	asrs	r4, r4, #2
 8001fac:	2500      	movs	r5, #0
 8001fae:	42a5      	cmp	r5, r4
 8001fb0:	d105      	bne.n	8001fbe <__libc_init_array+0x2e>
 8001fb2:	bd70      	pop	{r4, r5, r6, pc}
 8001fb4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001fb8:	4798      	blx	r3
 8001fba:	3501      	adds	r5, #1
 8001fbc:	e7ee      	b.n	8001f9c <__libc_init_array+0xc>
 8001fbe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001fc2:	4798      	blx	r3
 8001fc4:	3501      	adds	r5, #1
 8001fc6:	e7f2      	b.n	8001fae <__libc_init_array+0x1e>
 8001fc8:	08002a20 	.word	0x08002a20
 8001fcc:	08002a20 	.word	0x08002a20
 8001fd0:	08002a20 	.word	0x08002a20
 8001fd4:	08002a24 	.word	0x08002a24

08001fd8 <_vsniprintf_r>:
 8001fd8:	b530      	push	{r4, r5, lr}
 8001fda:	1e14      	subs	r4, r2, #0
 8001fdc:	4605      	mov	r5, r0
 8001fde:	b09b      	sub	sp, #108	; 0x6c
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	da05      	bge.n	8001ff0 <_vsniprintf_r+0x18>
 8001fe4:	238b      	movs	r3, #139	; 0x8b
 8001fe6:	602b      	str	r3, [r5, #0]
 8001fe8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001fec:	b01b      	add	sp, #108	; 0x6c
 8001fee:	bd30      	pop	{r4, r5, pc}
 8001ff0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8001ff4:	f8ad 300c 	strh.w	r3, [sp, #12]
 8001ff8:	bf14      	ite	ne
 8001ffa:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8001ffe:	4623      	moveq	r3, r4
 8002000:	9302      	str	r3, [sp, #8]
 8002002:	9305      	str	r3, [sp, #20]
 8002004:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002008:	9100      	str	r1, [sp, #0]
 800200a:	9104      	str	r1, [sp, #16]
 800200c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8002010:	4602      	mov	r2, r0
 8002012:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002014:	4669      	mov	r1, sp
 8002016:	4628      	mov	r0, r5
 8002018:	f000 f920 	bl	800225c <_svfiprintf_r>
 800201c:	1c43      	adds	r3, r0, #1
 800201e:	bfbc      	itt	lt
 8002020:	238b      	movlt	r3, #139	; 0x8b
 8002022:	602b      	strlt	r3, [r5, #0]
 8002024:	2c00      	cmp	r4, #0
 8002026:	d0e1      	beq.n	8001fec <_vsniprintf_r+0x14>
 8002028:	9b00      	ldr	r3, [sp, #0]
 800202a:	2200      	movs	r2, #0
 800202c:	701a      	strb	r2, [r3, #0]
 800202e:	e7dd      	b.n	8001fec <_vsniprintf_r+0x14>

08002030 <vsniprintf>:
 8002030:	b507      	push	{r0, r1, r2, lr}
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	4613      	mov	r3, r2
 8002036:	460a      	mov	r2, r1
 8002038:	4601      	mov	r1, r0
 800203a:	4803      	ldr	r0, [pc, #12]	; (8002048 <vsniprintf+0x18>)
 800203c:	6800      	ldr	r0, [r0, #0]
 800203e:	f7ff ffcb 	bl	8001fd8 <_vsniprintf_r>
 8002042:	b003      	add	sp, #12
 8002044:	f85d fb04 	ldr.w	pc, [sp], #4
 8002048:	2000000c 	.word	0x2000000c

0800204c <_free_r>:
 800204c:	b538      	push	{r3, r4, r5, lr}
 800204e:	4605      	mov	r5, r0
 8002050:	2900      	cmp	r1, #0
 8002052:	d045      	beq.n	80020e0 <_free_r+0x94>
 8002054:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002058:	1f0c      	subs	r4, r1, #4
 800205a:	2b00      	cmp	r3, #0
 800205c:	bfb8      	it	lt
 800205e:	18e4      	addlt	r4, r4, r3
 8002060:	f000 fbbb 	bl	80027da <__malloc_lock>
 8002064:	4a1f      	ldr	r2, [pc, #124]	; (80020e4 <_free_r+0x98>)
 8002066:	6813      	ldr	r3, [r2, #0]
 8002068:	4610      	mov	r0, r2
 800206a:	b933      	cbnz	r3, 800207a <_free_r+0x2e>
 800206c:	6063      	str	r3, [r4, #4]
 800206e:	6014      	str	r4, [r2, #0]
 8002070:	4628      	mov	r0, r5
 8002072:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002076:	f000 bbb1 	b.w	80027dc <__malloc_unlock>
 800207a:	42a3      	cmp	r3, r4
 800207c:	d90c      	bls.n	8002098 <_free_r+0x4c>
 800207e:	6821      	ldr	r1, [r4, #0]
 8002080:	1862      	adds	r2, r4, r1
 8002082:	4293      	cmp	r3, r2
 8002084:	bf04      	itt	eq
 8002086:	681a      	ldreq	r2, [r3, #0]
 8002088:	685b      	ldreq	r3, [r3, #4]
 800208a:	6063      	str	r3, [r4, #4]
 800208c:	bf04      	itt	eq
 800208e:	1852      	addeq	r2, r2, r1
 8002090:	6022      	streq	r2, [r4, #0]
 8002092:	6004      	str	r4, [r0, #0]
 8002094:	e7ec      	b.n	8002070 <_free_r+0x24>
 8002096:	4613      	mov	r3, r2
 8002098:	685a      	ldr	r2, [r3, #4]
 800209a:	b10a      	cbz	r2, 80020a0 <_free_r+0x54>
 800209c:	42a2      	cmp	r2, r4
 800209e:	d9fa      	bls.n	8002096 <_free_r+0x4a>
 80020a0:	6819      	ldr	r1, [r3, #0]
 80020a2:	1858      	adds	r0, r3, r1
 80020a4:	42a0      	cmp	r0, r4
 80020a6:	d10b      	bne.n	80020c0 <_free_r+0x74>
 80020a8:	6820      	ldr	r0, [r4, #0]
 80020aa:	4401      	add	r1, r0
 80020ac:	1858      	adds	r0, r3, r1
 80020ae:	4282      	cmp	r2, r0
 80020b0:	6019      	str	r1, [r3, #0]
 80020b2:	d1dd      	bne.n	8002070 <_free_r+0x24>
 80020b4:	6810      	ldr	r0, [r2, #0]
 80020b6:	6852      	ldr	r2, [r2, #4]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	4401      	add	r1, r0
 80020bc:	6019      	str	r1, [r3, #0]
 80020be:	e7d7      	b.n	8002070 <_free_r+0x24>
 80020c0:	d902      	bls.n	80020c8 <_free_r+0x7c>
 80020c2:	230c      	movs	r3, #12
 80020c4:	602b      	str	r3, [r5, #0]
 80020c6:	e7d3      	b.n	8002070 <_free_r+0x24>
 80020c8:	6820      	ldr	r0, [r4, #0]
 80020ca:	1821      	adds	r1, r4, r0
 80020cc:	428a      	cmp	r2, r1
 80020ce:	bf04      	itt	eq
 80020d0:	6811      	ldreq	r1, [r2, #0]
 80020d2:	6852      	ldreq	r2, [r2, #4]
 80020d4:	6062      	str	r2, [r4, #4]
 80020d6:	bf04      	itt	eq
 80020d8:	1809      	addeq	r1, r1, r0
 80020da:	6021      	streq	r1, [r4, #0]
 80020dc:	605c      	str	r4, [r3, #4]
 80020de:	e7c7      	b.n	8002070 <_free_r+0x24>
 80020e0:	bd38      	pop	{r3, r4, r5, pc}
 80020e2:	bf00      	nop
 80020e4:	20000094 	.word	0x20000094

080020e8 <_malloc_r>:
 80020e8:	b570      	push	{r4, r5, r6, lr}
 80020ea:	1ccd      	adds	r5, r1, #3
 80020ec:	f025 0503 	bic.w	r5, r5, #3
 80020f0:	3508      	adds	r5, #8
 80020f2:	2d0c      	cmp	r5, #12
 80020f4:	bf38      	it	cc
 80020f6:	250c      	movcc	r5, #12
 80020f8:	2d00      	cmp	r5, #0
 80020fa:	4606      	mov	r6, r0
 80020fc:	db01      	blt.n	8002102 <_malloc_r+0x1a>
 80020fe:	42a9      	cmp	r1, r5
 8002100:	d903      	bls.n	800210a <_malloc_r+0x22>
 8002102:	230c      	movs	r3, #12
 8002104:	6033      	str	r3, [r6, #0]
 8002106:	2000      	movs	r0, #0
 8002108:	bd70      	pop	{r4, r5, r6, pc}
 800210a:	f000 fb66 	bl	80027da <__malloc_lock>
 800210e:	4a23      	ldr	r2, [pc, #140]	; (800219c <_malloc_r+0xb4>)
 8002110:	6814      	ldr	r4, [r2, #0]
 8002112:	4621      	mov	r1, r4
 8002114:	b991      	cbnz	r1, 800213c <_malloc_r+0x54>
 8002116:	4c22      	ldr	r4, [pc, #136]	; (80021a0 <_malloc_r+0xb8>)
 8002118:	6823      	ldr	r3, [r4, #0]
 800211a:	b91b      	cbnz	r3, 8002124 <_malloc_r+0x3c>
 800211c:	4630      	mov	r0, r6
 800211e:	f000 fb27 	bl	8002770 <_sbrk_r>
 8002122:	6020      	str	r0, [r4, #0]
 8002124:	4629      	mov	r1, r5
 8002126:	4630      	mov	r0, r6
 8002128:	f000 fb22 	bl	8002770 <_sbrk_r>
 800212c:	1c43      	adds	r3, r0, #1
 800212e:	d126      	bne.n	800217e <_malloc_r+0x96>
 8002130:	230c      	movs	r3, #12
 8002132:	6033      	str	r3, [r6, #0]
 8002134:	4630      	mov	r0, r6
 8002136:	f000 fb51 	bl	80027dc <__malloc_unlock>
 800213a:	e7e4      	b.n	8002106 <_malloc_r+0x1e>
 800213c:	680b      	ldr	r3, [r1, #0]
 800213e:	1b5b      	subs	r3, r3, r5
 8002140:	d41a      	bmi.n	8002178 <_malloc_r+0x90>
 8002142:	2b0b      	cmp	r3, #11
 8002144:	d90f      	bls.n	8002166 <_malloc_r+0x7e>
 8002146:	600b      	str	r3, [r1, #0]
 8002148:	50cd      	str	r5, [r1, r3]
 800214a:	18cc      	adds	r4, r1, r3
 800214c:	4630      	mov	r0, r6
 800214e:	f000 fb45 	bl	80027dc <__malloc_unlock>
 8002152:	f104 000b 	add.w	r0, r4, #11
 8002156:	1d23      	adds	r3, r4, #4
 8002158:	f020 0007 	bic.w	r0, r0, #7
 800215c:	1ac3      	subs	r3, r0, r3
 800215e:	d01b      	beq.n	8002198 <_malloc_r+0xb0>
 8002160:	425a      	negs	r2, r3
 8002162:	50e2      	str	r2, [r4, r3]
 8002164:	bd70      	pop	{r4, r5, r6, pc}
 8002166:	428c      	cmp	r4, r1
 8002168:	bf0d      	iteet	eq
 800216a:	6863      	ldreq	r3, [r4, #4]
 800216c:	684b      	ldrne	r3, [r1, #4]
 800216e:	6063      	strne	r3, [r4, #4]
 8002170:	6013      	streq	r3, [r2, #0]
 8002172:	bf18      	it	ne
 8002174:	460c      	movne	r4, r1
 8002176:	e7e9      	b.n	800214c <_malloc_r+0x64>
 8002178:	460c      	mov	r4, r1
 800217a:	6849      	ldr	r1, [r1, #4]
 800217c:	e7ca      	b.n	8002114 <_malloc_r+0x2c>
 800217e:	1cc4      	adds	r4, r0, #3
 8002180:	f024 0403 	bic.w	r4, r4, #3
 8002184:	42a0      	cmp	r0, r4
 8002186:	d005      	beq.n	8002194 <_malloc_r+0xac>
 8002188:	1a21      	subs	r1, r4, r0
 800218a:	4630      	mov	r0, r6
 800218c:	f000 faf0 	bl	8002770 <_sbrk_r>
 8002190:	3001      	adds	r0, #1
 8002192:	d0cd      	beq.n	8002130 <_malloc_r+0x48>
 8002194:	6025      	str	r5, [r4, #0]
 8002196:	e7d9      	b.n	800214c <_malloc_r+0x64>
 8002198:	bd70      	pop	{r4, r5, r6, pc}
 800219a:	bf00      	nop
 800219c:	20000094 	.word	0x20000094
 80021a0:	20000098 	.word	0x20000098

080021a4 <__ssputs_r>:
 80021a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021a8:	688e      	ldr	r6, [r1, #8]
 80021aa:	429e      	cmp	r6, r3
 80021ac:	4682      	mov	sl, r0
 80021ae:	460c      	mov	r4, r1
 80021b0:	4691      	mov	r9, r2
 80021b2:	4698      	mov	r8, r3
 80021b4:	d835      	bhi.n	8002222 <__ssputs_r+0x7e>
 80021b6:	898a      	ldrh	r2, [r1, #12]
 80021b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80021bc:	d031      	beq.n	8002222 <__ssputs_r+0x7e>
 80021be:	6825      	ldr	r5, [r4, #0]
 80021c0:	6909      	ldr	r1, [r1, #16]
 80021c2:	1a6f      	subs	r7, r5, r1
 80021c4:	6965      	ldr	r5, [r4, #20]
 80021c6:	2302      	movs	r3, #2
 80021c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80021cc:	fb95 f5f3 	sdiv	r5, r5, r3
 80021d0:	f108 0301 	add.w	r3, r8, #1
 80021d4:	443b      	add	r3, r7
 80021d6:	429d      	cmp	r5, r3
 80021d8:	bf38      	it	cc
 80021da:	461d      	movcc	r5, r3
 80021dc:	0553      	lsls	r3, r2, #21
 80021de:	d531      	bpl.n	8002244 <__ssputs_r+0xa0>
 80021e0:	4629      	mov	r1, r5
 80021e2:	f7ff ff81 	bl	80020e8 <_malloc_r>
 80021e6:	4606      	mov	r6, r0
 80021e8:	b950      	cbnz	r0, 8002200 <__ssputs_r+0x5c>
 80021ea:	230c      	movs	r3, #12
 80021ec:	f8ca 3000 	str.w	r3, [sl]
 80021f0:	89a3      	ldrh	r3, [r4, #12]
 80021f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021f6:	81a3      	strh	r3, [r4, #12]
 80021f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80021fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002200:	463a      	mov	r2, r7
 8002202:	6921      	ldr	r1, [r4, #16]
 8002204:	f000 fac4 	bl	8002790 <memcpy>
 8002208:	89a3      	ldrh	r3, [r4, #12]
 800220a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800220e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002212:	81a3      	strh	r3, [r4, #12]
 8002214:	6126      	str	r6, [r4, #16]
 8002216:	6165      	str	r5, [r4, #20]
 8002218:	443e      	add	r6, r7
 800221a:	1bed      	subs	r5, r5, r7
 800221c:	6026      	str	r6, [r4, #0]
 800221e:	60a5      	str	r5, [r4, #8]
 8002220:	4646      	mov	r6, r8
 8002222:	4546      	cmp	r6, r8
 8002224:	bf28      	it	cs
 8002226:	4646      	movcs	r6, r8
 8002228:	4632      	mov	r2, r6
 800222a:	4649      	mov	r1, r9
 800222c:	6820      	ldr	r0, [r4, #0]
 800222e:	f000 faba 	bl	80027a6 <memmove>
 8002232:	68a3      	ldr	r3, [r4, #8]
 8002234:	1b9b      	subs	r3, r3, r6
 8002236:	60a3      	str	r3, [r4, #8]
 8002238:	6823      	ldr	r3, [r4, #0]
 800223a:	441e      	add	r6, r3
 800223c:	6026      	str	r6, [r4, #0]
 800223e:	2000      	movs	r0, #0
 8002240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002244:	462a      	mov	r2, r5
 8002246:	f000 faca 	bl	80027de <_realloc_r>
 800224a:	4606      	mov	r6, r0
 800224c:	2800      	cmp	r0, #0
 800224e:	d1e1      	bne.n	8002214 <__ssputs_r+0x70>
 8002250:	6921      	ldr	r1, [r4, #16]
 8002252:	4650      	mov	r0, sl
 8002254:	f7ff fefa 	bl	800204c <_free_r>
 8002258:	e7c7      	b.n	80021ea <__ssputs_r+0x46>
	...

0800225c <_svfiprintf_r>:
 800225c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002260:	b09d      	sub	sp, #116	; 0x74
 8002262:	4680      	mov	r8, r0
 8002264:	9303      	str	r3, [sp, #12]
 8002266:	898b      	ldrh	r3, [r1, #12]
 8002268:	061c      	lsls	r4, r3, #24
 800226a:	460d      	mov	r5, r1
 800226c:	4616      	mov	r6, r2
 800226e:	d50f      	bpl.n	8002290 <_svfiprintf_r+0x34>
 8002270:	690b      	ldr	r3, [r1, #16]
 8002272:	b96b      	cbnz	r3, 8002290 <_svfiprintf_r+0x34>
 8002274:	2140      	movs	r1, #64	; 0x40
 8002276:	f7ff ff37 	bl	80020e8 <_malloc_r>
 800227a:	6028      	str	r0, [r5, #0]
 800227c:	6128      	str	r0, [r5, #16]
 800227e:	b928      	cbnz	r0, 800228c <_svfiprintf_r+0x30>
 8002280:	230c      	movs	r3, #12
 8002282:	f8c8 3000 	str.w	r3, [r8]
 8002286:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800228a:	e0c5      	b.n	8002418 <_svfiprintf_r+0x1bc>
 800228c:	2340      	movs	r3, #64	; 0x40
 800228e:	616b      	str	r3, [r5, #20]
 8002290:	2300      	movs	r3, #0
 8002292:	9309      	str	r3, [sp, #36]	; 0x24
 8002294:	2320      	movs	r3, #32
 8002296:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800229a:	2330      	movs	r3, #48	; 0x30
 800229c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80022a0:	f04f 0b01 	mov.w	fp, #1
 80022a4:	4637      	mov	r7, r6
 80022a6:	463c      	mov	r4, r7
 80022a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d13c      	bne.n	800232a <_svfiprintf_r+0xce>
 80022b0:	ebb7 0a06 	subs.w	sl, r7, r6
 80022b4:	d00b      	beq.n	80022ce <_svfiprintf_r+0x72>
 80022b6:	4653      	mov	r3, sl
 80022b8:	4632      	mov	r2, r6
 80022ba:	4629      	mov	r1, r5
 80022bc:	4640      	mov	r0, r8
 80022be:	f7ff ff71 	bl	80021a4 <__ssputs_r>
 80022c2:	3001      	adds	r0, #1
 80022c4:	f000 80a3 	beq.w	800240e <_svfiprintf_r+0x1b2>
 80022c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80022ca:	4453      	add	r3, sl
 80022cc:	9309      	str	r3, [sp, #36]	; 0x24
 80022ce:	783b      	ldrb	r3, [r7, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 809c 	beq.w	800240e <_svfiprintf_r+0x1b2>
 80022d6:	2300      	movs	r3, #0
 80022d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022dc:	9304      	str	r3, [sp, #16]
 80022de:	9307      	str	r3, [sp, #28]
 80022e0:	9205      	str	r2, [sp, #20]
 80022e2:	9306      	str	r3, [sp, #24]
 80022e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80022e8:	931a      	str	r3, [sp, #104]	; 0x68
 80022ea:	2205      	movs	r2, #5
 80022ec:	7821      	ldrb	r1, [r4, #0]
 80022ee:	4850      	ldr	r0, [pc, #320]	; (8002430 <_svfiprintf_r+0x1d4>)
 80022f0:	f7fd ff8e 	bl	8000210 <memchr>
 80022f4:	1c67      	adds	r7, r4, #1
 80022f6:	9b04      	ldr	r3, [sp, #16]
 80022f8:	b9d8      	cbnz	r0, 8002332 <_svfiprintf_r+0xd6>
 80022fa:	06d9      	lsls	r1, r3, #27
 80022fc:	bf44      	itt	mi
 80022fe:	2220      	movmi	r2, #32
 8002300:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002304:	071a      	lsls	r2, r3, #28
 8002306:	bf44      	itt	mi
 8002308:	222b      	movmi	r2, #43	; 0x2b
 800230a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800230e:	7822      	ldrb	r2, [r4, #0]
 8002310:	2a2a      	cmp	r2, #42	; 0x2a
 8002312:	d016      	beq.n	8002342 <_svfiprintf_r+0xe6>
 8002314:	9a07      	ldr	r2, [sp, #28]
 8002316:	2100      	movs	r1, #0
 8002318:	200a      	movs	r0, #10
 800231a:	4627      	mov	r7, r4
 800231c:	3401      	adds	r4, #1
 800231e:	783b      	ldrb	r3, [r7, #0]
 8002320:	3b30      	subs	r3, #48	; 0x30
 8002322:	2b09      	cmp	r3, #9
 8002324:	d951      	bls.n	80023ca <_svfiprintf_r+0x16e>
 8002326:	b1c9      	cbz	r1, 800235c <_svfiprintf_r+0x100>
 8002328:	e011      	b.n	800234e <_svfiprintf_r+0xf2>
 800232a:	2b25      	cmp	r3, #37	; 0x25
 800232c:	d0c0      	beq.n	80022b0 <_svfiprintf_r+0x54>
 800232e:	4627      	mov	r7, r4
 8002330:	e7b9      	b.n	80022a6 <_svfiprintf_r+0x4a>
 8002332:	4a3f      	ldr	r2, [pc, #252]	; (8002430 <_svfiprintf_r+0x1d4>)
 8002334:	1a80      	subs	r0, r0, r2
 8002336:	fa0b f000 	lsl.w	r0, fp, r0
 800233a:	4318      	orrs	r0, r3
 800233c:	9004      	str	r0, [sp, #16]
 800233e:	463c      	mov	r4, r7
 8002340:	e7d3      	b.n	80022ea <_svfiprintf_r+0x8e>
 8002342:	9a03      	ldr	r2, [sp, #12]
 8002344:	1d11      	adds	r1, r2, #4
 8002346:	6812      	ldr	r2, [r2, #0]
 8002348:	9103      	str	r1, [sp, #12]
 800234a:	2a00      	cmp	r2, #0
 800234c:	db01      	blt.n	8002352 <_svfiprintf_r+0xf6>
 800234e:	9207      	str	r2, [sp, #28]
 8002350:	e004      	b.n	800235c <_svfiprintf_r+0x100>
 8002352:	4252      	negs	r2, r2
 8002354:	f043 0302 	orr.w	r3, r3, #2
 8002358:	9207      	str	r2, [sp, #28]
 800235a:	9304      	str	r3, [sp, #16]
 800235c:	783b      	ldrb	r3, [r7, #0]
 800235e:	2b2e      	cmp	r3, #46	; 0x2e
 8002360:	d10e      	bne.n	8002380 <_svfiprintf_r+0x124>
 8002362:	787b      	ldrb	r3, [r7, #1]
 8002364:	2b2a      	cmp	r3, #42	; 0x2a
 8002366:	f107 0101 	add.w	r1, r7, #1
 800236a:	d132      	bne.n	80023d2 <_svfiprintf_r+0x176>
 800236c:	9b03      	ldr	r3, [sp, #12]
 800236e:	1d1a      	adds	r2, r3, #4
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	9203      	str	r2, [sp, #12]
 8002374:	2b00      	cmp	r3, #0
 8002376:	bfb8      	it	lt
 8002378:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800237c:	3702      	adds	r7, #2
 800237e:	9305      	str	r3, [sp, #20]
 8002380:	4c2c      	ldr	r4, [pc, #176]	; (8002434 <_svfiprintf_r+0x1d8>)
 8002382:	7839      	ldrb	r1, [r7, #0]
 8002384:	2203      	movs	r2, #3
 8002386:	4620      	mov	r0, r4
 8002388:	f7fd ff42 	bl	8000210 <memchr>
 800238c:	b138      	cbz	r0, 800239e <_svfiprintf_r+0x142>
 800238e:	2340      	movs	r3, #64	; 0x40
 8002390:	1b00      	subs	r0, r0, r4
 8002392:	fa03 f000 	lsl.w	r0, r3, r0
 8002396:	9b04      	ldr	r3, [sp, #16]
 8002398:	4303      	orrs	r3, r0
 800239a:	9304      	str	r3, [sp, #16]
 800239c:	3701      	adds	r7, #1
 800239e:	7839      	ldrb	r1, [r7, #0]
 80023a0:	4825      	ldr	r0, [pc, #148]	; (8002438 <_svfiprintf_r+0x1dc>)
 80023a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80023a6:	2206      	movs	r2, #6
 80023a8:	1c7e      	adds	r6, r7, #1
 80023aa:	f7fd ff31 	bl	8000210 <memchr>
 80023ae:	2800      	cmp	r0, #0
 80023b0:	d035      	beq.n	800241e <_svfiprintf_r+0x1c2>
 80023b2:	4b22      	ldr	r3, [pc, #136]	; (800243c <_svfiprintf_r+0x1e0>)
 80023b4:	b9fb      	cbnz	r3, 80023f6 <_svfiprintf_r+0x19a>
 80023b6:	9b03      	ldr	r3, [sp, #12]
 80023b8:	3307      	adds	r3, #7
 80023ba:	f023 0307 	bic.w	r3, r3, #7
 80023be:	3308      	adds	r3, #8
 80023c0:	9303      	str	r3, [sp, #12]
 80023c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80023c4:	444b      	add	r3, r9
 80023c6:	9309      	str	r3, [sp, #36]	; 0x24
 80023c8:	e76c      	b.n	80022a4 <_svfiprintf_r+0x48>
 80023ca:	fb00 3202 	mla	r2, r0, r2, r3
 80023ce:	2101      	movs	r1, #1
 80023d0:	e7a3      	b.n	800231a <_svfiprintf_r+0xbe>
 80023d2:	2300      	movs	r3, #0
 80023d4:	9305      	str	r3, [sp, #20]
 80023d6:	4618      	mov	r0, r3
 80023d8:	240a      	movs	r4, #10
 80023da:	460f      	mov	r7, r1
 80023dc:	3101      	adds	r1, #1
 80023de:	783a      	ldrb	r2, [r7, #0]
 80023e0:	3a30      	subs	r2, #48	; 0x30
 80023e2:	2a09      	cmp	r2, #9
 80023e4:	d903      	bls.n	80023ee <_svfiprintf_r+0x192>
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d0ca      	beq.n	8002380 <_svfiprintf_r+0x124>
 80023ea:	9005      	str	r0, [sp, #20]
 80023ec:	e7c8      	b.n	8002380 <_svfiprintf_r+0x124>
 80023ee:	fb04 2000 	mla	r0, r4, r0, r2
 80023f2:	2301      	movs	r3, #1
 80023f4:	e7f1      	b.n	80023da <_svfiprintf_r+0x17e>
 80023f6:	ab03      	add	r3, sp, #12
 80023f8:	9300      	str	r3, [sp, #0]
 80023fa:	462a      	mov	r2, r5
 80023fc:	4b10      	ldr	r3, [pc, #64]	; (8002440 <_svfiprintf_r+0x1e4>)
 80023fe:	a904      	add	r1, sp, #16
 8002400:	4640      	mov	r0, r8
 8002402:	f3af 8000 	nop.w
 8002406:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800240a:	4681      	mov	r9, r0
 800240c:	d1d9      	bne.n	80023c2 <_svfiprintf_r+0x166>
 800240e:	89ab      	ldrh	r3, [r5, #12]
 8002410:	065b      	lsls	r3, r3, #25
 8002412:	f53f af38 	bmi.w	8002286 <_svfiprintf_r+0x2a>
 8002416:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002418:	b01d      	add	sp, #116	; 0x74
 800241a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800241e:	ab03      	add	r3, sp, #12
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	462a      	mov	r2, r5
 8002424:	4b06      	ldr	r3, [pc, #24]	; (8002440 <_svfiprintf_r+0x1e4>)
 8002426:	a904      	add	r1, sp, #16
 8002428:	4640      	mov	r0, r8
 800242a:	f000 f881 	bl	8002530 <_printf_i>
 800242e:	e7ea      	b.n	8002406 <_svfiprintf_r+0x1aa>
 8002430:	080029e3 	.word	0x080029e3
 8002434:	080029e9 	.word	0x080029e9
 8002438:	080029ed 	.word	0x080029ed
 800243c:	00000000 	.word	0x00000000
 8002440:	080021a5 	.word	0x080021a5

08002444 <_printf_common>:
 8002444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002448:	4691      	mov	r9, r2
 800244a:	461f      	mov	r7, r3
 800244c:	688a      	ldr	r2, [r1, #8]
 800244e:	690b      	ldr	r3, [r1, #16]
 8002450:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002454:	4293      	cmp	r3, r2
 8002456:	bfb8      	it	lt
 8002458:	4613      	movlt	r3, r2
 800245a:	f8c9 3000 	str.w	r3, [r9]
 800245e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002462:	4606      	mov	r6, r0
 8002464:	460c      	mov	r4, r1
 8002466:	b112      	cbz	r2, 800246e <_printf_common+0x2a>
 8002468:	3301      	adds	r3, #1
 800246a:	f8c9 3000 	str.w	r3, [r9]
 800246e:	6823      	ldr	r3, [r4, #0]
 8002470:	0699      	lsls	r1, r3, #26
 8002472:	bf42      	ittt	mi
 8002474:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002478:	3302      	addmi	r3, #2
 800247a:	f8c9 3000 	strmi.w	r3, [r9]
 800247e:	6825      	ldr	r5, [r4, #0]
 8002480:	f015 0506 	ands.w	r5, r5, #6
 8002484:	d107      	bne.n	8002496 <_printf_common+0x52>
 8002486:	f104 0a19 	add.w	sl, r4, #25
 800248a:	68e3      	ldr	r3, [r4, #12]
 800248c:	f8d9 2000 	ldr.w	r2, [r9]
 8002490:	1a9b      	subs	r3, r3, r2
 8002492:	429d      	cmp	r5, r3
 8002494:	db29      	blt.n	80024ea <_printf_common+0xa6>
 8002496:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800249a:	6822      	ldr	r2, [r4, #0]
 800249c:	3300      	adds	r3, #0
 800249e:	bf18      	it	ne
 80024a0:	2301      	movne	r3, #1
 80024a2:	0692      	lsls	r2, r2, #26
 80024a4:	d42e      	bmi.n	8002504 <_printf_common+0xc0>
 80024a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80024aa:	4639      	mov	r1, r7
 80024ac:	4630      	mov	r0, r6
 80024ae:	47c0      	blx	r8
 80024b0:	3001      	adds	r0, #1
 80024b2:	d021      	beq.n	80024f8 <_printf_common+0xb4>
 80024b4:	6823      	ldr	r3, [r4, #0]
 80024b6:	68e5      	ldr	r5, [r4, #12]
 80024b8:	f8d9 2000 	ldr.w	r2, [r9]
 80024bc:	f003 0306 	and.w	r3, r3, #6
 80024c0:	2b04      	cmp	r3, #4
 80024c2:	bf08      	it	eq
 80024c4:	1aad      	subeq	r5, r5, r2
 80024c6:	68a3      	ldr	r3, [r4, #8]
 80024c8:	6922      	ldr	r2, [r4, #16]
 80024ca:	bf0c      	ite	eq
 80024cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024d0:	2500      	movne	r5, #0
 80024d2:	4293      	cmp	r3, r2
 80024d4:	bfc4      	itt	gt
 80024d6:	1a9b      	subgt	r3, r3, r2
 80024d8:	18ed      	addgt	r5, r5, r3
 80024da:	f04f 0900 	mov.w	r9, #0
 80024de:	341a      	adds	r4, #26
 80024e0:	454d      	cmp	r5, r9
 80024e2:	d11b      	bne.n	800251c <_printf_common+0xd8>
 80024e4:	2000      	movs	r0, #0
 80024e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024ea:	2301      	movs	r3, #1
 80024ec:	4652      	mov	r2, sl
 80024ee:	4639      	mov	r1, r7
 80024f0:	4630      	mov	r0, r6
 80024f2:	47c0      	blx	r8
 80024f4:	3001      	adds	r0, #1
 80024f6:	d103      	bne.n	8002500 <_printf_common+0xbc>
 80024f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002500:	3501      	adds	r5, #1
 8002502:	e7c2      	b.n	800248a <_printf_common+0x46>
 8002504:	18e1      	adds	r1, r4, r3
 8002506:	1c5a      	adds	r2, r3, #1
 8002508:	2030      	movs	r0, #48	; 0x30
 800250a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800250e:	4422      	add	r2, r4
 8002510:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002514:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002518:	3302      	adds	r3, #2
 800251a:	e7c4      	b.n	80024a6 <_printf_common+0x62>
 800251c:	2301      	movs	r3, #1
 800251e:	4622      	mov	r2, r4
 8002520:	4639      	mov	r1, r7
 8002522:	4630      	mov	r0, r6
 8002524:	47c0      	blx	r8
 8002526:	3001      	adds	r0, #1
 8002528:	d0e6      	beq.n	80024f8 <_printf_common+0xb4>
 800252a:	f109 0901 	add.w	r9, r9, #1
 800252e:	e7d7      	b.n	80024e0 <_printf_common+0x9c>

08002530 <_printf_i>:
 8002530:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002534:	4617      	mov	r7, r2
 8002536:	7e0a      	ldrb	r2, [r1, #24]
 8002538:	b085      	sub	sp, #20
 800253a:	2a6e      	cmp	r2, #110	; 0x6e
 800253c:	4698      	mov	r8, r3
 800253e:	4606      	mov	r6, r0
 8002540:	460c      	mov	r4, r1
 8002542:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002544:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002548:	f000 80bc 	beq.w	80026c4 <_printf_i+0x194>
 800254c:	d81a      	bhi.n	8002584 <_printf_i+0x54>
 800254e:	2a63      	cmp	r2, #99	; 0x63
 8002550:	d02e      	beq.n	80025b0 <_printf_i+0x80>
 8002552:	d80a      	bhi.n	800256a <_printf_i+0x3a>
 8002554:	2a00      	cmp	r2, #0
 8002556:	f000 80c8 	beq.w	80026ea <_printf_i+0x1ba>
 800255a:	2a58      	cmp	r2, #88	; 0x58
 800255c:	f000 808a 	beq.w	8002674 <_printf_i+0x144>
 8002560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002564:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002568:	e02a      	b.n	80025c0 <_printf_i+0x90>
 800256a:	2a64      	cmp	r2, #100	; 0x64
 800256c:	d001      	beq.n	8002572 <_printf_i+0x42>
 800256e:	2a69      	cmp	r2, #105	; 0x69
 8002570:	d1f6      	bne.n	8002560 <_printf_i+0x30>
 8002572:	6821      	ldr	r1, [r4, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	f011 0f80 	tst.w	r1, #128	; 0x80
 800257a:	d023      	beq.n	80025c4 <_printf_i+0x94>
 800257c:	1d11      	adds	r1, r2, #4
 800257e:	6019      	str	r1, [r3, #0]
 8002580:	6813      	ldr	r3, [r2, #0]
 8002582:	e027      	b.n	80025d4 <_printf_i+0xa4>
 8002584:	2a73      	cmp	r2, #115	; 0x73
 8002586:	f000 80b4 	beq.w	80026f2 <_printf_i+0x1c2>
 800258a:	d808      	bhi.n	800259e <_printf_i+0x6e>
 800258c:	2a6f      	cmp	r2, #111	; 0x6f
 800258e:	d02a      	beq.n	80025e6 <_printf_i+0xb6>
 8002590:	2a70      	cmp	r2, #112	; 0x70
 8002592:	d1e5      	bne.n	8002560 <_printf_i+0x30>
 8002594:	680a      	ldr	r2, [r1, #0]
 8002596:	f042 0220 	orr.w	r2, r2, #32
 800259a:	600a      	str	r2, [r1, #0]
 800259c:	e003      	b.n	80025a6 <_printf_i+0x76>
 800259e:	2a75      	cmp	r2, #117	; 0x75
 80025a0:	d021      	beq.n	80025e6 <_printf_i+0xb6>
 80025a2:	2a78      	cmp	r2, #120	; 0x78
 80025a4:	d1dc      	bne.n	8002560 <_printf_i+0x30>
 80025a6:	2278      	movs	r2, #120	; 0x78
 80025a8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80025ac:	496e      	ldr	r1, [pc, #440]	; (8002768 <_printf_i+0x238>)
 80025ae:	e064      	b.n	800267a <_printf_i+0x14a>
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80025b6:	1d11      	adds	r1, r2, #4
 80025b8:	6019      	str	r1, [r3, #0]
 80025ba:	6813      	ldr	r3, [r2, #0]
 80025bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80025c0:	2301      	movs	r3, #1
 80025c2:	e0a3      	b.n	800270c <_printf_i+0x1dc>
 80025c4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80025c8:	f102 0104 	add.w	r1, r2, #4
 80025cc:	6019      	str	r1, [r3, #0]
 80025ce:	d0d7      	beq.n	8002580 <_printf_i+0x50>
 80025d0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	da03      	bge.n	80025e0 <_printf_i+0xb0>
 80025d8:	222d      	movs	r2, #45	; 0x2d
 80025da:	425b      	negs	r3, r3
 80025dc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80025e0:	4962      	ldr	r1, [pc, #392]	; (800276c <_printf_i+0x23c>)
 80025e2:	220a      	movs	r2, #10
 80025e4:	e017      	b.n	8002616 <_printf_i+0xe6>
 80025e6:	6820      	ldr	r0, [r4, #0]
 80025e8:	6819      	ldr	r1, [r3, #0]
 80025ea:	f010 0f80 	tst.w	r0, #128	; 0x80
 80025ee:	d003      	beq.n	80025f8 <_printf_i+0xc8>
 80025f0:	1d08      	adds	r0, r1, #4
 80025f2:	6018      	str	r0, [r3, #0]
 80025f4:	680b      	ldr	r3, [r1, #0]
 80025f6:	e006      	b.n	8002606 <_printf_i+0xd6>
 80025f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80025fc:	f101 0004 	add.w	r0, r1, #4
 8002600:	6018      	str	r0, [r3, #0]
 8002602:	d0f7      	beq.n	80025f4 <_printf_i+0xc4>
 8002604:	880b      	ldrh	r3, [r1, #0]
 8002606:	4959      	ldr	r1, [pc, #356]	; (800276c <_printf_i+0x23c>)
 8002608:	2a6f      	cmp	r2, #111	; 0x6f
 800260a:	bf14      	ite	ne
 800260c:	220a      	movne	r2, #10
 800260e:	2208      	moveq	r2, #8
 8002610:	2000      	movs	r0, #0
 8002612:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002616:	6865      	ldr	r5, [r4, #4]
 8002618:	60a5      	str	r5, [r4, #8]
 800261a:	2d00      	cmp	r5, #0
 800261c:	f2c0 809c 	blt.w	8002758 <_printf_i+0x228>
 8002620:	6820      	ldr	r0, [r4, #0]
 8002622:	f020 0004 	bic.w	r0, r0, #4
 8002626:	6020      	str	r0, [r4, #0]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d13f      	bne.n	80026ac <_printf_i+0x17c>
 800262c:	2d00      	cmp	r5, #0
 800262e:	f040 8095 	bne.w	800275c <_printf_i+0x22c>
 8002632:	4675      	mov	r5, lr
 8002634:	2a08      	cmp	r2, #8
 8002636:	d10b      	bne.n	8002650 <_printf_i+0x120>
 8002638:	6823      	ldr	r3, [r4, #0]
 800263a:	07da      	lsls	r2, r3, #31
 800263c:	d508      	bpl.n	8002650 <_printf_i+0x120>
 800263e:	6923      	ldr	r3, [r4, #16]
 8002640:	6862      	ldr	r2, [r4, #4]
 8002642:	429a      	cmp	r2, r3
 8002644:	bfde      	ittt	le
 8002646:	2330      	movle	r3, #48	; 0x30
 8002648:	f805 3c01 	strble.w	r3, [r5, #-1]
 800264c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002650:	ebae 0305 	sub.w	r3, lr, r5
 8002654:	6123      	str	r3, [r4, #16]
 8002656:	f8cd 8000 	str.w	r8, [sp]
 800265a:	463b      	mov	r3, r7
 800265c:	aa03      	add	r2, sp, #12
 800265e:	4621      	mov	r1, r4
 8002660:	4630      	mov	r0, r6
 8002662:	f7ff feef 	bl	8002444 <_printf_common>
 8002666:	3001      	adds	r0, #1
 8002668:	d155      	bne.n	8002716 <_printf_i+0x1e6>
 800266a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800266e:	b005      	add	sp, #20
 8002670:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002674:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002678:	493c      	ldr	r1, [pc, #240]	; (800276c <_printf_i+0x23c>)
 800267a:	6822      	ldr	r2, [r4, #0]
 800267c:	6818      	ldr	r0, [r3, #0]
 800267e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002682:	f100 0504 	add.w	r5, r0, #4
 8002686:	601d      	str	r5, [r3, #0]
 8002688:	d001      	beq.n	800268e <_printf_i+0x15e>
 800268a:	6803      	ldr	r3, [r0, #0]
 800268c:	e002      	b.n	8002694 <_printf_i+0x164>
 800268e:	0655      	lsls	r5, r2, #25
 8002690:	d5fb      	bpl.n	800268a <_printf_i+0x15a>
 8002692:	8803      	ldrh	r3, [r0, #0]
 8002694:	07d0      	lsls	r0, r2, #31
 8002696:	bf44      	itt	mi
 8002698:	f042 0220 	orrmi.w	r2, r2, #32
 800269c:	6022      	strmi	r2, [r4, #0]
 800269e:	b91b      	cbnz	r3, 80026a8 <_printf_i+0x178>
 80026a0:	6822      	ldr	r2, [r4, #0]
 80026a2:	f022 0220 	bic.w	r2, r2, #32
 80026a6:	6022      	str	r2, [r4, #0]
 80026a8:	2210      	movs	r2, #16
 80026aa:	e7b1      	b.n	8002610 <_printf_i+0xe0>
 80026ac:	4675      	mov	r5, lr
 80026ae:	fbb3 f0f2 	udiv	r0, r3, r2
 80026b2:	fb02 3310 	mls	r3, r2, r0, r3
 80026b6:	5ccb      	ldrb	r3, [r1, r3]
 80026b8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80026bc:	4603      	mov	r3, r0
 80026be:	2800      	cmp	r0, #0
 80026c0:	d1f5      	bne.n	80026ae <_printf_i+0x17e>
 80026c2:	e7b7      	b.n	8002634 <_printf_i+0x104>
 80026c4:	6808      	ldr	r0, [r1, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	6949      	ldr	r1, [r1, #20]
 80026ca:	f010 0f80 	tst.w	r0, #128	; 0x80
 80026ce:	d004      	beq.n	80026da <_printf_i+0x1aa>
 80026d0:	1d10      	adds	r0, r2, #4
 80026d2:	6018      	str	r0, [r3, #0]
 80026d4:	6813      	ldr	r3, [r2, #0]
 80026d6:	6019      	str	r1, [r3, #0]
 80026d8:	e007      	b.n	80026ea <_printf_i+0x1ba>
 80026da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80026de:	f102 0004 	add.w	r0, r2, #4
 80026e2:	6018      	str	r0, [r3, #0]
 80026e4:	6813      	ldr	r3, [r2, #0]
 80026e6:	d0f6      	beq.n	80026d6 <_printf_i+0x1a6>
 80026e8:	8019      	strh	r1, [r3, #0]
 80026ea:	2300      	movs	r3, #0
 80026ec:	6123      	str	r3, [r4, #16]
 80026ee:	4675      	mov	r5, lr
 80026f0:	e7b1      	b.n	8002656 <_printf_i+0x126>
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	1d11      	adds	r1, r2, #4
 80026f6:	6019      	str	r1, [r3, #0]
 80026f8:	6815      	ldr	r5, [r2, #0]
 80026fa:	6862      	ldr	r2, [r4, #4]
 80026fc:	2100      	movs	r1, #0
 80026fe:	4628      	mov	r0, r5
 8002700:	f7fd fd86 	bl	8000210 <memchr>
 8002704:	b108      	cbz	r0, 800270a <_printf_i+0x1da>
 8002706:	1b40      	subs	r0, r0, r5
 8002708:	6060      	str	r0, [r4, #4]
 800270a:	6863      	ldr	r3, [r4, #4]
 800270c:	6123      	str	r3, [r4, #16]
 800270e:	2300      	movs	r3, #0
 8002710:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002714:	e79f      	b.n	8002656 <_printf_i+0x126>
 8002716:	6923      	ldr	r3, [r4, #16]
 8002718:	462a      	mov	r2, r5
 800271a:	4639      	mov	r1, r7
 800271c:	4630      	mov	r0, r6
 800271e:	47c0      	blx	r8
 8002720:	3001      	adds	r0, #1
 8002722:	d0a2      	beq.n	800266a <_printf_i+0x13a>
 8002724:	6823      	ldr	r3, [r4, #0]
 8002726:	079b      	lsls	r3, r3, #30
 8002728:	d507      	bpl.n	800273a <_printf_i+0x20a>
 800272a:	2500      	movs	r5, #0
 800272c:	f104 0919 	add.w	r9, r4, #25
 8002730:	68e3      	ldr	r3, [r4, #12]
 8002732:	9a03      	ldr	r2, [sp, #12]
 8002734:	1a9b      	subs	r3, r3, r2
 8002736:	429d      	cmp	r5, r3
 8002738:	db05      	blt.n	8002746 <_printf_i+0x216>
 800273a:	68e0      	ldr	r0, [r4, #12]
 800273c:	9b03      	ldr	r3, [sp, #12]
 800273e:	4298      	cmp	r0, r3
 8002740:	bfb8      	it	lt
 8002742:	4618      	movlt	r0, r3
 8002744:	e793      	b.n	800266e <_printf_i+0x13e>
 8002746:	2301      	movs	r3, #1
 8002748:	464a      	mov	r2, r9
 800274a:	4639      	mov	r1, r7
 800274c:	4630      	mov	r0, r6
 800274e:	47c0      	blx	r8
 8002750:	3001      	adds	r0, #1
 8002752:	d08a      	beq.n	800266a <_printf_i+0x13a>
 8002754:	3501      	adds	r5, #1
 8002756:	e7eb      	b.n	8002730 <_printf_i+0x200>
 8002758:	2b00      	cmp	r3, #0
 800275a:	d1a7      	bne.n	80026ac <_printf_i+0x17c>
 800275c:	780b      	ldrb	r3, [r1, #0]
 800275e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002762:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002766:	e765      	b.n	8002634 <_printf_i+0x104>
 8002768:	08002a05 	.word	0x08002a05
 800276c:	080029f4 	.word	0x080029f4

08002770 <_sbrk_r>:
 8002770:	b538      	push	{r3, r4, r5, lr}
 8002772:	4c06      	ldr	r4, [pc, #24]	; (800278c <_sbrk_r+0x1c>)
 8002774:	2300      	movs	r3, #0
 8002776:	4605      	mov	r5, r0
 8002778:	4608      	mov	r0, r1
 800277a:	6023      	str	r3, [r4, #0]
 800277c:	f7ff fbaa 	bl	8001ed4 <_sbrk>
 8002780:	1c43      	adds	r3, r0, #1
 8002782:	d102      	bne.n	800278a <_sbrk_r+0x1a>
 8002784:	6823      	ldr	r3, [r4, #0]
 8002786:	b103      	cbz	r3, 800278a <_sbrk_r+0x1a>
 8002788:	602b      	str	r3, [r5, #0]
 800278a:	bd38      	pop	{r3, r4, r5, pc}
 800278c:	200001b4 	.word	0x200001b4

08002790 <memcpy>:
 8002790:	b510      	push	{r4, lr}
 8002792:	1e43      	subs	r3, r0, #1
 8002794:	440a      	add	r2, r1
 8002796:	4291      	cmp	r1, r2
 8002798:	d100      	bne.n	800279c <memcpy+0xc>
 800279a:	bd10      	pop	{r4, pc}
 800279c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80027a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80027a4:	e7f7      	b.n	8002796 <memcpy+0x6>

080027a6 <memmove>:
 80027a6:	4288      	cmp	r0, r1
 80027a8:	b510      	push	{r4, lr}
 80027aa:	eb01 0302 	add.w	r3, r1, r2
 80027ae:	d803      	bhi.n	80027b8 <memmove+0x12>
 80027b0:	1e42      	subs	r2, r0, #1
 80027b2:	4299      	cmp	r1, r3
 80027b4:	d10c      	bne.n	80027d0 <memmove+0x2a>
 80027b6:	bd10      	pop	{r4, pc}
 80027b8:	4298      	cmp	r0, r3
 80027ba:	d2f9      	bcs.n	80027b0 <memmove+0xa>
 80027bc:	1881      	adds	r1, r0, r2
 80027be:	1ad2      	subs	r2, r2, r3
 80027c0:	42d3      	cmn	r3, r2
 80027c2:	d100      	bne.n	80027c6 <memmove+0x20>
 80027c4:	bd10      	pop	{r4, pc}
 80027c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80027ca:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80027ce:	e7f7      	b.n	80027c0 <memmove+0x1a>
 80027d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80027d4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80027d8:	e7eb      	b.n	80027b2 <memmove+0xc>

080027da <__malloc_lock>:
 80027da:	4770      	bx	lr

080027dc <__malloc_unlock>:
 80027dc:	4770      	bx	lr

080027de <_realloc_r>:
 80027de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027e0:	4607      	mov	r7, r0
 80027e2:	4614      	mov	r4, r2
 80027e4:	460e      	mov	r6, r1
 80027e6:	b921      	cbnz	r1, 80027f2 <_realloc_r+0x14>
 80027e8:	4611      	mov	r1, r2
 80027ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80027ee:	f7ff bc7b 	b.w	80020e8 <_malloc_r>
 80027f2:	b922      	cbnz	r2, 80027fe <_realloc_r+0x20>
 80027f4:	f7ff fc2a 	bl	800204c <_free_r>
 80027f8:	4625      	mov	r5, r4
 80027fa:	4628      	mov	r0, r5
 80027fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027fe:	f000 f814 	bl	800282a <_malloc_usable_size_r>
 8002802:	4284      	cmp	r4, r0
 8002804:	d90f      	bls.n	8002826 <_realloc_r+0x48>
 8002806:	4621      	mov	r1, r4
 8002808:	4638      	mov	r0, r7
 800280a:	f7ff fc6d 	bl	80020e8 <_malloc_r>
 800280e:	4605      	mov	r5, r0
 8002810:	2800      	cmp	r0, #0
 8002812:	d0f2      	beq.n	80027fa <_realloc_r+0x1c>
 8002814:	4631      	mov	r1, r6
 8002816:	4622      	mov	r2, r4
 8002818:	f7ff ffba 	bl	8002790 <memcpy>
 800281c:	4631      	mov	r1, r6
 800281e:	4638      	mov	r0, r7
 8002820:	f7ff fc14 	bl	800204c <_free_r>
 8002824:	e7e9      	b.n	80027fa <_realloc_r+0x1c>
 8002826:	4635      	mov	r5, r6
 8002828:	e7e7      	b.n	80027fa <_realloc_r+0x1c>

0800282a <_malloc_usable_size_r>:
 800282a:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800282e:	2800      	cmp	r0, #0
 8002830:	f1a0 0004 	sub.w	r0, r0, #4
 8002834:	bfbc      	itt	lt
 8002836:	580b      	ldrlt	r3, [r1, r0]
 8002838:	18c0      	addlt	r0, r0, r3
 800283a:	4770      	bx	lr

0800283c <_init>:
 800283c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800283e:	bf00      	nop
 8002840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002842:	bc08      	pop	{r3}
 8002844:	469e      	mov	lr, r3
 8002846:	4770      	bx	lr

08002848 <_fini>:
 8002848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800284a:	bf00      	nop
 800284c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800284e:	bc08      	pop	{r3}
 8002850:	469e      	mov	lr, r3
 8002852:	4770      	bx	lr
