FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
.. SPDX-License-Identifier: GPL-2.0

=================
PCI Test Function
=================

:Author: Kishon Vijay Abraham I <kishon@ti.com>

Traditionally PCI RC has always been validated by using standard
PCI cards like ethernet PCI cards or USB PCI cards or SATA PCI cards.
However with the addition of EP-core in linux kernel, it is possible
to configure a PCI controller that can operate in EP mode to work as
a test device.

The PCI endpoint test device is a virtual device (defined in software)
used to test the endpoint functionality and serve as a sample driver
for other PCI endpoint devices (to use the EP framework).

The PCI endpoint test device has the following registers:

	1) PCI_ENDPOINT_TEST_MAGIC
	2) PCI_ENDPOINT_TEST_COMMAND
	3) PCI_ENDPOINT_TEST_STATUS
	4) PCI_ENDPOINT_TEST_SRC_ADDR
	5) PCI_ENDPOINT_TEST_DST_ADDR
	6) PCI_ENDPOINT_TEST_SIZE
	7) PCI_ENDPOINT_TEST_CHECKSUM
	8) PCI_ENDPOINT_TEST_IRQ_TYPE
	9) PCI_ENDPOINT_TEST_IRQ_NUMBER

* PCI_ENDPOINT_TEST_MAGIC

This register will be used to test BAR0. A known pattern will be written
and read back from MAGIC register to verify BAR0.

* PCI_ENDPOINT_TEST_COMMAND

This register will be used by the host driver to indicate the function
that the endpoint device must perform.

========	================================================================
Bitfield	Description
========	================================================================
Bit 0		raise legacy IRQ
Bit 1		raise MSI IRQ
Bit 2		raise MSI-X IRQ
Bit 3		read command (read data from RC buffer)
Bit 4		write command (write data to RC buffer)
Bit 5		copy command (copy data from one RC buffer to another RC buffer)
========	================================================================

* PCI_ENDPOINT_TEST_STATUS

This register reflects the status of the PCI endpoint device.

========	==============================
Bitfield	Description
========	==============================
Bit 0		read success
/* bench 3358.0.0 eed435e77c02 */
/* bench 3358.0.1 078c703d4af5 */
/* bench 3358.0.2 3a4645838704 */
/* bench 3358.0.3 d4327269d9c7 */
/* bench 3358.0.4 66c58e1d77af */
/* bench 3358.0.5 5c41e7726015 */
/* bench 3358.0.6 21179b008cb4 */
/* bench 3358.0.7 08d2fb678b49 */
/* bench 3358.0.8 d14efa6b841a */
/* bench 3358.0.9 0c4d022b1715 */
/* bench 3358.0.10 ea6c4d0eff9e */
Bit 2		write success
Bit 3		write fail
Bit 4		copy success
Bit 5		copy fail
Bit 6		IRQ raised
Bit 7		source address is invalid
Bit 8		destination address is invalid
========	==============================

* PCI_ENDPOINT_TEST_SRC_ADDR

/* bench 5079.0.0 b146335c723d */
/* bench 23413.0.0 fbc18f769d22 */
/* bench 23413.0.1 168d34446afb */
/* bench 23413.0.2 d3c0708ffd6f */
/* bench 23413.0.3 3f5858a0c2e4 */
/* bench 23413.0.4 574a9d3f7083 */
/* bench 23413.0.5 b4e8cad5be7a */
/* bench 23413.0.6 560beb681558 */
/* bench 23413.0.7 c89004494cbe */
/* bench 23413.0.8 5bd75e67887f */
/* bench 5079.0.3 5fb1c9d7a5b4 */
/* bench 5079.0.4 95aedf0fff72 */
/* bench 5079.0.5 9134f00715b2 */
/* bench 5079.0.6 67babcd7026c */
/* bench 5079.0.7 1821ea12df8f */
/* bench 5079.0.8 f853de6c04b4 */
/* bench 5079.0.9 4ff09e77cfc1 */
/* bench 5079.0.10 d6d4f4c2f0bd */
/* bench 5079.0.11 931d0faef839 */
This register contains the source address (RC buffer address) for the
COPY/READ command.

* PCI_ENDPOINT_TEST_DST_ADDR

This register contains the destination address (RC buffer address) for
the COPY/WRITE command.

* PCI_ENDPOINT_TEST_IRQ_TYPE

This register contains the interrupt type (Legacy/MSI) triggered
for the READ/WRITE/COPY and raise IRQ (Legacy/MSI) commands.

Possible types:

======	==
Legacy	0
MSI	1
MSI-X	2
======	==
/* bench 10402.0.0 2281fdd04177 */

This register contains the triggered ID interrupt.

Admissible values:

======	===========
Legacy	0
MSI	[1 .. 32]
MSI-X	[1 .. 2048]
======	===========
