Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul  9 03:26:29 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file ./report/adpcm_main_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|               Instance               |                            Module                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+--------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                         |                                                       (top) |       4243 |       4147 |      96 |    0 | 2989 |      1 |      4 |    0 |         50 |
|   bd_0_i                             |                                                        bd_0 |       4243 |       4147 |      96 |    0 | 2989 |      1 |      4 |    0 |         50 |
|     hls_inst                         |                                             bd_0_hls_inst_0 |       4243 |       4147 |      96 |    0 | 2989 |      1 |      4 |    0 |         50 |
|       (hls_inst)                     |                                             bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                           |                                  bd_0_hls_inst_0_adpcm_main |       4243 |       4147 |      96 |    0 | 2989 |      1 |      4 |    0 |         50 |
|         (inst)                       |                                  bd_0_hls_inst_0_adpcm_main |         18 |         18 |       0 |    0 |  891 |      0 |      0 |    0 |          0 |
|         accumc_U                     |             bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W |         16 |          0 |      16 |    0 |   32 |      0 |      0 |    0 |          0 |
|         accumd_U                     |           bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W_0 |         84 |         68 |      16 |    0 |   32 |      0 |      0 |    0 |          0 |
|         dec_del_bph_U                |          bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W |         73 |         57 |      16 |    0 |   32 |      0 |      0 |    0 |          0 |
|         dec_del_bpl_U                |        bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 |         62 |         46 |      16 |    0 |   32 |      0 |      0 |    0 |          0 |
|         dec_del_dhx_U                |         bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         dec_del_dltx_U               |       bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W_2 |         40 |         40 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         delay_bph_U                  |        bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 |         90 |         74 |      16 |    0 |   32 |      0 |      0 |    0 |          0 |
|         delay_bpl_U                  |        bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_4 |         74 |         58 |      16 |    0 |   32 |      0 |      0 |    0 |          0 |
|         delay_dhx_U                  |       bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 |         16 |         16 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         delay_dltx_U                 |       bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W_6 |          8 |          8 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         grp_decode_fu_399            |                           bd_0_hls_inst_0_adpcm_main_decode |       1566 |       1566 |       0 |    0 |  718 |      0 |      0 |    0 |         10 |
|           (grp_decode_fu_399)        |                           bd_0_hls_inst_0_adpcm_main_decode |        961 |        961 |       0 |    0 |  599 |      0 |      0 |    0 |          0 |
|           grp_filtez_fu_317          |                        bd_0_hls_inst_0_adpcm_main_filtez_18 |        155 |        155 |       0 |    0 |   56 |      0 |      0 |    0 |          2 |
|             (grp_filtez_fu_317)      |                        bd_0_hls_inst_0_adpcm_main_filtez_18 |        109 |        109 |       0 |    0 |   56 |      0 |      0 |    0 |          0 |
|             mul_16s_32s_48_1_1_U44   |            bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1_28 |         46 |         46 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           grp_upzero_fu_352          |                        bd_0_hls_inst_0_adpcm_main_upzero_19 |        116 |        116 |       0 |    0 |   63 |      0 |      0 |    0 |          1 |
|             (grp_upzero_fu_352)      |                        bd_0_hls_inst_0_adpcm_main_upzero_19 |         92 |         92 |       0 |    0 |   63 |      0 |      0 |    0 |          0 |
|             mul_16s_16s_32_1_1_U70   |            bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1_27 |         24 |         24 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_14s_15ns_29_1_1_U134   |           bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1_20 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_15s_32s_47_1_1_U130    |            bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_21 |         59 |         59 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mul_15s_32s_47_1_1_U131    |            bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_22 |         63 |         63 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mul_16s_15ns_31_1_1_U135   |           bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_23 |         93 |         93 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_15ns_31_1_1_U136   |           bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_24 |         19 |         19 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_32s_7s_39_1_1_U132     |             bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1_25 |        150 |        150 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           mux_4_2_14_1_1_U133        |                bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1_26 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|         grp_encode_fu_333            |                           bd_0_hls_inst_0_adpcm_main_encode |       1739 |       1739 |       0 |    0 | 1056 |      0 |      0 |    0 |         24 |
|           (grp_encode_fu_333)        |                           bd_0_hls_inst_0_adpcm_main_encode |        403 |        403 |       0 |    0 |  749 |      0 |      0 |    0 |          0 |
|           grp_filtez_fu_318          |                           bd_0_hls_inst_0_adpcm_main_filtez |        262 |        262 |       0 |    0 |   56 |      0 |      0 |    0 |          2 |
|             (grp_filtez_fu_318)      |                           bd_0_hls_inst_0_adpcm_main_filtez |        216 |        216 |       0 |    0 |   56 |      0 |      0 |    0 |          0 |
|             mul_16s_32s_48_1_1_U44   |               bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1 |         46 |         46 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           grp_quantl_fu_336          |                           bd_0_hls_inst_0_adpcm_main_quantl |         97 |         97 |       0 |    0 |   70 |      0 |      0 |    0 |          1 |
|             (grp_quantl_fu_336)      |                           bd_0_hls_inst_0_adpcm_main_quantl |          8 |          8 |       0 |    0 |   59 |      0 |      0 |    0 |          0 |
|             mul_15ns_15ns_30_1_1_U57 |             bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_30_1_1 |         27 |         27 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             quant26bt_neg_U          | bd_0_hls_inst_0_adpcm_main_quantl_quant26bt_neg_ROM_AUTO_1R |          5 |          5 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|             quant26bt_pos_U          | bd_0_hls_inst_0_adpcm_main_quantl_quant26bt_pos_ROM_AUTO_1R |          9 |          9 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|             wd_abs_r_fu_116          |                            bd_0_hls_inst_0_adpcm_main_abs_r |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_uppol1_fu_422          |                         bd_0_hls_inst_0_adpcm_main_uppol1_9 |        213 |        213 |       0 |    0 |   36 |      0 |      0 |    0 |          4 |
|             (grp_uppol1_fu_422)      |                         bd_0_hls_inst_0_adpcm_main_uppol1_9 |        149 |        149 |       0 |    0 |   36 |      0 |      0 |    0 |          0 |
|             mul_32s_32s_64_1_1_U83   |            bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_17 |         65 |         65 |       0 |    0 |    0 |      0 |      0 |    0 |          4 |
|           grp_uppol2_fu_388          |                        bd_0_hls_inst_0_adpcm_main_uppol2_10 |        271 |        271 |       0 |    0 |   19 |      0 |      0 |    0 |          8 |
|             (grp_uppol2_fu_388)      |                        bd_0_hls_inst_0_adpcm_main_uppol2_10 |        128 |        128 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|             mul_32s_32s_64_1_1_U75   |            bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_15 |         80 |         80 |       0 |    0 |    0 |      0 |      0 |    0 |          4 |
|             mul_32s_32s_64_1_1_U76   |            bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_16 |         63 |         63 |       0 |    0 |    0 |      0 |      0 |    0 |          4 |
|           grp_upzero_fu_361          |                           bd_0_hls_inst_0_adpcm_main_upzero |         75 |         75 |       0 |    0 |   63 |      0 |      0 |    0 |          1 |
|             (grp_upzero_fu_361)      |                           bd_0_hls_inst_0_adpcm_main_upzero |         51 |         51 |       0 |    0 |   63 |      0 |      0 |    0 |          0 |
|             mul_16s_16s_32_1_1_U70   |            bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1_14 |         24 |         24 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           grp_upzero_fu_370          |                        bd_0_hls_inst_0_adpcm_main_upzero_11 |         75 |         75 |       0 |    0 |   63 |      0 |      0 |    0 |          1 |
|             (grp_upzero_fu_370)      |                        bd_0_hls_inst_0_adpcm_main_upzero_11 |         51 |         51 |       0 |    0 |   63 |      0 |      0 |    0 |          0 |
|             mul_16s_16s_32_1_1_U70   |               bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1 |         24 |         24 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_14s_15ns_29_1_1_U98    |              bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1 |         31 |         31 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_15ns_11ns_25_1_1_U95   |             bd_0_hls_inst_0_adpcm_main_mul_15ns_11ns_25_1_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_15s_32s_47_1_1_U92     |            bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_12 |         47 |         47 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mul_15s_32s_47_1_1_U93     |            bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_13 |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mul_16s_15ns_31_1_1_U96    |              bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_32s_7s_39_1_1_U94      |                bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1 |        194 |        194 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           mux_4_2_14_1_1_U97         |                   bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|         grp_filtep_fu_650            |                           bd_0_hls_inst_0_adpcm_main_filtep |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          4 |
|           (grp_filtep_fu_650)        |                           bd_0_hls_inst_0_adpcm_main_filtep |         47 |         47 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           mul_15s_32s_47_1_1_U48     |               bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mul_16s_32s_47_1_1_U49     |               bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         grp_logscl_fu_657            |                           bd_0_hls_inst_0_adpcm_main_logscl |         57 |         57 |       0 |    0 |   28 |      0 |      0 |    0 |          0 |
|           (grp_logscl_fu_657)        |                           bd_0_hls_inst_0_adpcm_main_logscl |         28 |         28 |       0 |    0 |   17 |      0 |      0 |    0 |          0 |
|           wl_code_table_U            | bd_0_hls_inst_0_adpcm_main_logscl_wl_code_table_ROM_AUTO_1R |         30 |         30 |       0 |    0 |   11 |      0 |      0 |    0 |          0 |
|         grp_reset_fu_243             |                            bd_0_hls_inst_0_adpcm_main_reset |         25 |         25 |       0 |    0 |   20 |      0 |      0 |    0 |          0 |
|         grp_scalel_fu_663            |                           bd_0_hls_inst_0_adpcm_main_scalel |         78 |         78 |       0 |    0 |   29 |      0 |      0 |    0 |          0 |
|           (grp_scalel_fu_663)        |                           bd_0_hls_inst_0_adpcm_main_scalel |         10 |         10 |       0 |    0 |   18 |      0 |      0 |    0 |          0 |
|           ilb_table_U                |     bd_0_hls_inst_0_adpcm_main_scalel_ilb_table_ROM_AUTO_1R |         68 |         68 |       0 |    0 |   11 |      0 |      0 |    0 |          0 |
|         grp_uppol1_fu_669            |                           bd_0_hls_inst_0_adpcm_main_uppol1 |        129 |        129 |       0 |    0 |   36 |      0 |      0 |    0 |          4 |
|           (grp_uppol1_fu_669)        |                           bd_0_hls_inst_0_adpcm_main_uppol1 |         81 |         81 |       0 |    0 |   36 |      0 |      0 |    0 |          0 |
|           mul_32s_32s_64_1_1_U83     |             bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_8 |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          4 |
|         grp_uppol2_fu_676            |                           bd_0_hls_inst_0_adpcm_main_uppol2 |         96 |         96 |       0 |    0 |   19 |      0 |      0 |    0 |          8 |
|           (grp_uppol2_fu_676)        |                           bd_0_hls_inst_0_adpcm_main_uppol2 |          2 |          2 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|           mul_32s_32s_64_1_1_U75     |               bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1 |         47 |         47 |       0 |    0 |    0 |      0 |      0 |    0 |          4 |
|           mul_32s_32s_64_1_1_U76     |             bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_7 |         47 |         47 |       0 |    0 |    0 |      0 |      0 |    0 |          4 |
|         tqmf_U                       |               bd_0_hls_inst_0_adpcm_main_tqmf_RAM_AUTO_1R1W |         66 |         66 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
+--------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


