;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	MOV @121, 106
	SLT 210, 60
	ADD @3, 0
	SPL 0, <402
	DAT #271, <60
	SPL 0, <402
	DJN <-661, @-20
	ADD 210, 60
	DJN -0, 908
	CMP #513, 2
	DJN -1, @-20
	ADD 210, 70
	JMZ -1, @26
	SUB @121, 103
	ADD 30, 9
	ADD 30, 9
	SUB 30, 9
	SLT 0, 402
	MOV @221, 106
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	SUB @127, @-6
	SUB @-127, 100
	CMP #513, 2
	ADD 30, 9
	MOV 717, <-20
	SLT 0, 402
	SPL <127, 106
	MOV -1, <-26
	SPL @0, #2
	SPL @0, #2
	MOV -1, <-26
	MOV 1, <21
	SPL 0, <402
	JMP @72, #200
	SLT 210, 60
	DAT #210, #60
	MOV -1, <-26
	JMP @72, #200
	CMP -207, <-120
	DAT #210, #60
	SPL @0, #2
	MOV -1, <-26
	MOV 717, <-20
	MOV -1, <-26
