
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    47234000                       # Number of ticks simulated
final_tick                                   47234000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157044                       # Simulator instruction rate (inst/s)
host_op_rate                                   164473                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30307960                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681492                       # Number of bytes of host memory used
host_seconds                                     1.56                       # Real time elapsed on the host
sim_insts                                      244741                       # Number of instructions simulated
sim_ops                                        256322                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          31872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          23040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              59072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        31872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34048                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 923                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         674768175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         487784223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          17614430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5419825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          13549562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           6774781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           5419825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           5419825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           4064869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           6774781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           5419825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           2709912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           5419825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           2709912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           6774781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1250624550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    674768175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     17614430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     13549562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      5419825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      4064869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      2709912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      2709912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        720836685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        674768175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        487784223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         17614430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5419825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         13549562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          6774781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          5419825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          5419825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          4064869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          6774781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          5419825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          2709912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          5419825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          2709912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          6774781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1250624550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  59072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   59072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      47194000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.740624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.165890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           96     44.44%     44.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45     20.83%     65.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23     10.65%     75.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      4.17%     80.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      3.70%     83.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.70%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.31%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.85%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      8.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          216                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     12192250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                29498500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4615000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13209.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31959.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1250.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1250.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      704                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      51131.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1413720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   771375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5896800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31969305                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               143250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               43245810                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            920.564313                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        59250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45372000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   219240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   119625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1263600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25026705                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6237000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35917530                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            764.467076                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     10226500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35210750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9407                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7227                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              985                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                7166                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4017                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            56.056377                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    844                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 210                       # Number of system calls
system.cpu0.numCycles                           94469                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             19740                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         56367                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9407                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4861                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        31440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2097                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     6878                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  653                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             52233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.252044                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.659928                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   41058     78.61%     78.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     805      1.54%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1131      2.17%     82.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     654      1.25%     83.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     875      1.68%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     533      1.02%     86.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     873      1.67%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1466      2.81%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4838      9.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               52233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.099578                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.596672                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   16015                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                26094                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     8262                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1115                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   747                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 906                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  313                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 57750                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1147                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   747                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   16800                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2554                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9998                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     8554                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                13580                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 55948                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                   405                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    98                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12714                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              63545                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               267201                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           74795                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                44604                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   18941                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               140                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           139                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4653                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                8414                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8109                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              566                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             509                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     52518                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                279                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    45542                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              602                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        40101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            79                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        52233                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.871901                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.489316                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              36457     69.80%     69.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3603      6.90%     76.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2231      4.27%     80.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               2291      4.39%     85.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               7651     14.65%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          52233                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                28579     62.75%     62.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2131      4.68%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                7633     16.76%     84.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7196     15.80%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 45542                       # Type of FU issued
system.cpu0.iq.rate                          0.482084                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          4                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000088                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            143867                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            66503                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        43727                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 45518                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             119                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2819                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1442                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          105                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   747                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2000                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  537                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              52804                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              225                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 8414                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8109                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               133                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            52                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           181                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          556                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 737                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                44669                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 7252                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              873                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       14304                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5835                       # Number of branches executed
system.cpu0.iew.exec_stores                      7052                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.472843                       # Inst execution rate
system.cpu0.iew.wb_sent                         43995                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        43755                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    26139                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    56829                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.463168                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.459959                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13690                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              684                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        50139                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.780091                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.770642                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        37730     75.25%     75.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         4381      8.74%     83.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2095      4.18%     88.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          980      1.95%     90.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1837      3.66%     93.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1015      2.02%     95.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          663      1.32%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          303      0.60%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1135      2.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        50139                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               33530                       # Number of instructions committed
system.cpu0.commit.committedOps                 39113                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         12262                       # Number of memory references committed
system.cpu0.commit.loads                         5595                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                      4975                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    34682                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 311                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           24770     63.33%     63.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2078      5.31%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           5595     14.30%     82.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6667     17.05%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            39113                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1135                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      101429                       # The number of ROB reads
system.cpu0.rob.rob_writes                     107707                       # The number of ROB writes
system.cpu0.timesIdled                            405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      33530                       # Number of Instructions Simulated
system.cpu0.committedOps                        39113                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.817447                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.817447                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.354931                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.354931                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   57730                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  27675                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   153786                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   22183                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  15396                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   119                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               70                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          185.573848                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              10124                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              385                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.296104                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   185.573848                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.362449                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.362449                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            27359                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           27359                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         6545                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6545                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3433                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3433                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         9978                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            9978                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         9983                       # number of overall hits
system.cpu0.dcache.overall_hits::total           9983                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          291                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          291                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         3081                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3081                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            6                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3372                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3372                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3372                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3372                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16727992                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16727992                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    228939781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    228939781                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       209999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       209999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        42001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    245667773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    245667773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    245667773                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    245667773                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         6836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        13350                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        13350                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        13355                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        13355                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.042569                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.042569                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.472981                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.472981                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.107143                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.107143                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.252584                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.252584                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.252490                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.252490                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57484.508591                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57484.508591                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 74306.972087                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74306.972087                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 34999.833333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34999.833333                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 14000.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14000.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 72855.211447                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72855.211447                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 72855.211447                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72855.211447                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          699                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.928571                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           35                       # number of writebacks
system.cpu0.dcache.writebacks::total               35                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          120                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2811                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2811                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2931                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2931                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2931                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2931                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          171                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          171                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          270                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          441                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          441                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     11240516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11240516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     20442230                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     20442230                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       199001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       199001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     31682746                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     31682746                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     31682746                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     31682746                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.025015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.025015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.041449                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041449                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.107143                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.107143                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.033034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.033034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.033021                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.033021                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65734.011696                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65734.011696                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 75711.962963                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75711.962963                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 33166.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33166.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 12499.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12499.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 71842.961451                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71842.961451                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 71842.961451                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71842.961451                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              221                       # number of replacements
system.cpu0.icache.tags.tagsinuse          243.119726                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6084                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              602                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.106312                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   243.119726                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.474843                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.474843                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            14358                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           14358                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6084                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6084                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6084                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6084                       # number of overall hits
system.cpu0.icache.overall_hits::total           6084                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          794                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          794                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          794                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           794                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          794                       # number of overall misses
system.cpu0.icache.overall_misses::total          794                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53707477                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53707477                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53707477                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53707477                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53707477                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53707477                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         6878                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         6878                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         6878                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         6878                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         6878                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         6878                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.115441                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.115441                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.115441                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.115441                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.115441                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.115441                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 67641.658690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67641.658690                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 67641.658690                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67641.658690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 67641.658690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67641.658690                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          638                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          638                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          190                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          190                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          190                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          604                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          604                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          604                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          604                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41973023                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41973023                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41973023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41973023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41973023                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41973023                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.087816                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.087816                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.087816                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.087816                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.087816                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.087816                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69491.759934                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69491.759934                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69491.759934                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69491.759934                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69491.759934                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69491.759934                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   7540                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7024                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              169                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                4631                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3994                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.244872                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    189                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           15533                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              3361                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         38064                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       7540                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4183                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    407                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     2101                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   92                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             12796                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.130041                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.739188                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    7188     56.17%     56.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     216      1.69%     57.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      52      0.41%     58.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     188      1.47%     59.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     148      1.16%     60.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     183      1.43%     62.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     130      1.02%     63.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     647      5.06%     68.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4044     31.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               12796                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.485418                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.450525                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    3841                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3742                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     2593                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2445                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   174                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 241                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 37454                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   174                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    4079                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    624                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1603                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     4771                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1544                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 36708                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  1384                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              59306                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               178562                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           51873                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                52598                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    6706                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                59                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            57                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     3948                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                6221                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1062                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              371                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             369                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     35747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 91                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    33361                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              378                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        13691                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        12796                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.607143                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.801482                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3661     28.61%     28.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                614      4.80%     33.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                455      3.56%     36.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                427      3.34%     40.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               7639     59.70%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          12796                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    12    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                25117     75.29%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1540      4.62%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                5931     17.78%     97.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                773      2.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 33361                       # Type of FU issued
system.cpu1.iq.rate                          2.147750                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                         12                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000360                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             79908                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            39945                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        32932                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 33373                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          763                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          407                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   174                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    414                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              35841                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               88                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 6221                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1062                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                44                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            65                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 147                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                33195                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 5881                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              166                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        6616                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    6339                       # Number of branches executed
system.cpu1.iew.exec_stores                       735                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.137063                       # Inst execution rate
system.cpu1.iew.wb_sent                         33003                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        32932                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    24617                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    46891                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.120131                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.524983                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4093                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              140                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        12207                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.600557                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.628857                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3997     32.74%     32.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2029     16.62%     49.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          358      2.93%     52.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1956     16.02%     68.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          119      0.97%     69.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2281     18.69%     87.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          151      1.24%     89.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          183      1.50%     90.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1133      9.28%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        12207                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               30879                       # Number of instructions committed
system.cpu1.commit.committedOps                 31745                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          6113                       # Number of memory references committed
system.cpu1.commit.loads                         5458                       # Number of loads committed
system.cpu1.commit.membars                         35                       # Number of memory barriers committed
system.cpu1.commit.branches                      6144                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    25747                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  91                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           24093     75.90%     75.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1539      4.85%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.74% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           5458     17.19%     97.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           655      2.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            31745                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1133                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       46587                       # The number of ROB reads
system.cpu1.rob.rob_writes                      72269                       # The number of ROB writes
system.cpu1.timesIdled                             29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       78935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      30879                       # Number of Instructions Simulated
system.cpu1.committedOps                        31745                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.503028                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.503028                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.987961                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.987961                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   46733                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  18124                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   116682                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   36267                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   7176                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    58                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                1                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            8.168147                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               6254                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            89.342857                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     8.168147                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.015953                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.015953                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.134766                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            13020                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           13020                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         5640                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           5640                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           610                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         6250                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            6250                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         6252                       # number of overall hits
system.cpu1.dcache.overall_hits::total           6252                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          157                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           12                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          186                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           186                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          189                       # number of overall misses
system.cpu1.dcache.overall_misses::total          189                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      4125670                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4125670                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1911750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1911750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        66998                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        66998                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        42001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      6037420                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      6037420                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      6037420                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      6037420                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         5797                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         5797                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         6436                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6436                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         6441                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6441                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.027083                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027083                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.045383                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045383                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.028900                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028900                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.029343                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029343                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 26278.152866                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26278.152866                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 65922.413793                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65922.413793                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  5583.166667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  5583.166667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 10500.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10500.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 32459.247312                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32459.247312                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 31944.021164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31944.021164                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          293                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          293                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           79                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           96                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           96                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           78                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           12                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           90                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           92                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       700306                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       700306                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       540000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       540000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        48002                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        48002                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1240306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1240306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1254306                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1254306                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.013455                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013455                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.018779                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018779                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.013984                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013984                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014283                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014283                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  8978.282051                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8978.282051                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        45000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        45000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  4000.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4000.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9374.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9374.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13781.177778                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13781.177778                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13633.760870                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13633.760870                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.990510                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               2022                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            36.763636                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.990510                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013653                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013653                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4257                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4257                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         2022                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2022                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         2022                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2022                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         2022                       # number of overall hits
system.cpu1.icache.overall_hits::total           2022                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           79                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           79                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           79                       # number of overall misses
system.cpu1.icache.overall_misses::total           79                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4811170                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4811170                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4811170                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4811170                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4811170                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4811170                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         2101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         2101                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2101                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         2101                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2101                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.037601                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.037601                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.037601                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.037601                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.037601                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.037601                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60900.886076                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60900.886076                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60900.886076                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60900.886076                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60900.886076                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60900.886076                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3005793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3005793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3005793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3005793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3005793                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3005793                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.026178                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.026178                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.026178                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.026178                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.026178                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.026178                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54650.781818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54650.781818                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54650.781818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54650.781818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54650.781818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54650.781818                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   7865                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             7379                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              156                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4863                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   4181                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.975735                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    191                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           14983                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              3271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         39307                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       7865                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              4372                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         9225                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    387                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     2059                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   92                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             12697                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.246042                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.771383                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    6983     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     188      1.48%     56.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      52      0.41%     56.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     182      1.43%     58.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     150      1.18%     59.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     162      1.28%     60.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     128      1.01%     61.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     617      4.86%     66.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4235     33.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               12697                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.524928                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.623440                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    3870                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 3486                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     2554                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2621                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   165                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 232                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 38574                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  117                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   165                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    4104                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    430                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1446                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     4910                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1641                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 37947                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  1470                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                     6                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands              61811                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               184631                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           53620                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                55111                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    6696                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                53                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            52                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     4226                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                6433                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1062                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              391                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             374                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     37154                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 78                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    34683                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              428                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        13974                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        12697                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.731590                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.761211                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3281     25.84%     25.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                569      4.48%     30.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                459      3.62%     33.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                356      2.80%     36.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               8032     63.26%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          12697                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    14    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                26241     75.66%     75.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1541      4.44%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                6110     17.62%     97.72% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                791      2.28%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 34683                       # Type of FU issued
system.cpu2.iq.rate                          2.314823                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                         14                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000404                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             82505                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            41331                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        34280                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 34697                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          776                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          380                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   165                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    410                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              37235                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 6433                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1062                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            66                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 133                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                34546                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 6078                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              137                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        6835                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    6646                       # Number of branches executed
system.cpu2.iew.exec_stores                       757                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.305680                       # Inst execution rate
system.cpu2.iew.wb_sent                         34346                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        34280                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    25674                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    49162                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.287926                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.522233                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4025                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              128                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        12121                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.734758                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.622010                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3652     30.13%     30.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         1957     16.15%     46.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          328      2.71%     48.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         2133     17.60%     66.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          105      0.87%     67.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2460     20.30%     87.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          153      1.26%     89.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          166      1.37%     90.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1167      9.63%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        12121                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               32220                       # Number of instructions committed
system.cpu2.commit.committedOps                 33148                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          6339                       # Number of memory references committed
system.cpu2.commit.loads                         5657                       # Number of loads committed
system.cpu2.commit.membars                         37                       # Number of memory barriers committed
system.cpu2.commit.branches                      6475                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    26830                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  97                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           25270     76.23%     76.23% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1539      4.64%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           5657     17.07%     97.94% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           682      2.06%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            33148                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 1167                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       47763                       # The number of ROB reads
system.cpu2.rob.rob_writes                      74993                       # The number of ROB writes
system.cpu2.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       79485                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      32220                       # Number of Instructions Simulated
system.cpu2.committedOps                        33148                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.465022                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.465022                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.150437                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.150437                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   48570                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  18669                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   121266                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   38163                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   7356                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            8.221170                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               6466                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            92.371429                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     8.221170                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.016057                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.016057                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.134766                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            13475                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           13475                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         5822                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           5822                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          643                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           643                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         6465                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            6465                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         6467                       # number of overall hits
system.cpu2.dcache.overall_hits::total           6467                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          179                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          179                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           32                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          211                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           211                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          214                       # number of overall misses
system.cpu2.dcache.overall_misses::total          214                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3068862                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3068862                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1964996                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1964996                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        20500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        20500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      5033858                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5033858                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      5033858                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5033858                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         6001                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6001                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          675                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          675                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         6676                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         6676                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         6681                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         6681                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.029828                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029828                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.047407                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047407                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.031606                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031606                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.032031                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032031                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 17144.480447                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 17144.480447                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 61406.125000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 61406.125000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         4100                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         4100                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 23857.146919                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23857.146919                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 23522.700935                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23522.700935                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          100                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          120                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          120                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           79                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           91                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           93                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       594575                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       594575                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       586752                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       586752                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1181327                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1181327                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1186327                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1186327                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.013164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.017778                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017778                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.013631                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013631                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.013920                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013920                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  7526.265823                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7526.265823                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data        48896                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        48896                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         2600                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2600                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 12981.615385                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12981.615385                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 12756.204301                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12756.204301                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.851045                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               1987                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            37.490566                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.851045                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.013381                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.013381                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             4171                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            4171                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         1987                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1987                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         1987                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1987                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         1987                       # number of overall hits
system.cpu2.icache.overall_hits::total           1987                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           72                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           72                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           72                       # number of overall misses
system.cpu2.icache.overall_misses::total           72                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      3984690                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3984690                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      3984690                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3984690                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      3984690                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3984690                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         2059                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         2059                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         2059                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         2059                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         2059                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         2059                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.034968                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.034968                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.034968                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.034968                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.034968                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.034968                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 55342.916667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55342.916667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 55342.916667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55342.916667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 55342.916667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55342.916667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           19                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           19                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2549794                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2549794                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2549794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2549794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2549794                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2549794                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.025741                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.025741                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.025741                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.025741                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.025741                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.025741                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 48109.320755                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48109.320755                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 48109.320755                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48109.320755                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 48109.320755                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48109.320755                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   7772                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             7259                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              163                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                4938                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   4118                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            83.394087                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    206                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           14351                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              3135                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         38853                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       7772                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              4324                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         9402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    399                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     2101                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   92                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             12744                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.205901                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.751834                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    6998     54.91%     54.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     258      2.02%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      57      0.45%     57.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     188      1.48%     58.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     143      1.12%     59.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     165      1.29%     61.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     139      1.09%     62.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     679      5.33%     67.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4117     32.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               12744                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.541565                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.707337                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    3772                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 3666                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     2698                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2437                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   170                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 238                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 38191                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   170                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    4032                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    550                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1517                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     4844                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1630                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 37525                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  1443                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              60879                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               182522                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           52970                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                53840                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    7039                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                50                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            49                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     4333                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                6398                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1071                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              401                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             362                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     36632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 79                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    34104                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              412                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        14290                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        12744                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.676083                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.777837                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3431     26.92%     26.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                603      4.73%     31.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                476      3.74%     35.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                387      3.04%     38.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               7847     61.57%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          12744                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    11    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                25702     75.36%     75.36% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1540      4.52%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                6057     17.76%     97.64% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                805      2.36%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 34104                       # Type of FU issued
system.cpu3.iq.rate                          2.376420                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                         11                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000323                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             81375                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            40980                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        33688                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 34115                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          838                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          393                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   170                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    435                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              36714                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 6398                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1071                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            70                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 138                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                33971                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 6023                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              133                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        6797                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    6490                       # Number of branches executed
system.cpu3.iew.exec_stores                       774                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.367152                       # Inst execution rate
system.cpu3.iew.wb_sent                         33759                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        33688                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    25150                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    47955                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.347432                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.524450                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           4257                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              134                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        12138                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.673917                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.650704                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3775     31.10%     31.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2118     17.45%     48.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          351      2.89%     51.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1936     15.95%     67.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          104      0.86%     68.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2285     18.83%     87.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          193      1.59%     88.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          179      1.47%     90.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1197      9.86%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        12138                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               31540                       # Number of instructions committed
system.cpu3.commit.committedOps                 32456                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          6238                       # Number of memory references committed
system.cpu3.commit.loads                         5560                       # Number of loads committed
system.cpu3.commit.membars                         36                       # Number of memory barriers committed
system.cpu3.commit.branches                      6306                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    26305                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  96                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           24679     76.04%     76.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1539      4.74%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.78% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           5560     17.13%     97.91% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           678      2.09%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            32456                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 1197                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       47298                       # The number of ROB reads
system.cpu3.rob.rob_writes                      74034                       # The number of ROB writes
system.cpu3.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       80117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      31540                       # Number of Instructions Simulated
system.cpu3.committedOps                        32456                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.455010                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.455010                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.197756                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.197756                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   47769                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  18497                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   119352                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   37189                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   7349                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            8.326143                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               6418                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            90.394366                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     8.326143                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.016262                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.016262                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.138672                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13356                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13356                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         5779                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           5779                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          638                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           638                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         6417                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6417                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         6419                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6419                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          166                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          166                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           32                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            5                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          198                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           198                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          201                       # number of overall misses
system.cpu3.dcache.overall_misses::total          201                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      3760961                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3760961                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2031250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2031250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        20500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        20500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      5792211                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      5792211                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      5792211                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      5792211                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         5945                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         5945                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          670                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          670                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         6615                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6615                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         6620                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6620                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.027923                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027923                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.047761                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.047761                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.029932                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029932                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.030363                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.030363                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 22656.391566                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 22656.391566                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 63476.562500                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 63476.562500                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         4100                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4100                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 29253.590909                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29253.590909                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 28816.970149                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28816.970149                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          199                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          199                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           86                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          106                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          106                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           80                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           92                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           94                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       731770                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       731770                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       521750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       521750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1253520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1253520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1258520                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1258520                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.013457                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013457                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.017910                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.017910                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.013908                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013908                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.014199                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014199                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  9147.125000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9147.125000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 43479.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 43479.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         2600                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2600                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 13625.217391                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13625.217391                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 13388.510638                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13388.510638                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.936963                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               2026                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            36.836364                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.936963                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.013549                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.013549                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4257                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4257                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         2026                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           2026                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         2026                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            2026                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         2026                       # number of overall hits
system.cpu3.icache.overall_hits::total           2026                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           75                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           75                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           75                       # number of overall misses
system.cpu3.icache.overall_misses::total           75                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      3423191                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3423191                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      3423191                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3423191                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      3423191                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3423191                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         2101                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         2101                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         2101                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         2101                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         2101                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         2101                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.035697                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.035697                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.035697                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.035697                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.035697                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.035697                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 45642.546667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45642.546667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 45642.546667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45642.546667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 45642.546667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45642.546667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           20                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           20                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2013546                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2013546                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2013546                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2013546                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2013546                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2013546                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.026178                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.026178                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.026178                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.026178                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.026178                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.026178                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 36609.927273                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 36609.927273                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 36609.927273                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 36609.927273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 36609.927273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 36609.927273                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   7486                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             6995                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              165                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                4525                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   3981                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            87.977901                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    195                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           13789                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              3053                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         37860                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       7486                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              4176                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         9277                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    401                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                     2086                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   96                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             12538                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             3.179454                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.751645                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    6960     55.51%     55.51% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     219      1.75%     57.26% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                      62      0.49%     57.75% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     182      1.45%     59.20% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     142      1.13%     60.34% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     158      1.26%     61.60% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     130      1.04%     62.63% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                     643      5.13%     67.76% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    4042     32.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               12538                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.542897                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       2.745667                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    3705                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 3651                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     2594                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 2416                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   171                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 231                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 37238                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   171                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    3944                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    534                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1607                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     4743                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 1538                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 36566                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                  1380                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.RenamedOperands              59111                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               177948                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           51725                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                52425                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    6682                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                50                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            50                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     3998                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                6272                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               1056                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              406                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores             379                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     35695                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 78                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    33256                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              424                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           4134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        13917                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        12538                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        2.652417                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.790255                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               3463     27.62%     27.62% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                600      4.79%     32.41% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2                449      3.58%     35.99% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3                346      2.76%     38.75% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4               7680     61.25%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          12538                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     7    100.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                25009     75.20%     75.20% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                1540      4.63%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.83% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                5941     17.86%     97.70% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                766      2.30%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 33256                       # Type of FU issued
system.cpu4.iq.rate                          2.411778                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          7                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.000210                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             79481                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            39922                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        32827                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 33263                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          826                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          409                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   171                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    416                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              35776                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 6272                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                1056                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                35                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            70                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 140                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                33126                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 5915                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              130                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        6649                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    6295                       # Number of branches executed
system.cpu4.iew.exec_stores                       734                       # Number of stores executed
system.cpu4.iew.exec_rate                    2.402350                       # Inst execution rate
system.cpu4.iew.wb_sent                         32902                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        32827                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    24606                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    46923                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      2.380666                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.524391                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           4069                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              136                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        11950                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     2.647615                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.648061                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         3813     31.91%     31.91% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         2012     16.84%     48.74% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          354      2.96%     51.71% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         1906     15.95%     67.66% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          136      1.14%     68.79% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         2244     18.78%     87.57% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          152      1.27%     88.85% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          139      1.16%     90.01% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8         1194      9.99%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        11950                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               30769                       # Number of instructions committed
system.cpu4.commit.committedOps                 31639                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          6093                       # Number of memory references committed
system.cpu4.commit.loads                         5446                       # Number of loads committed
system.cpu4.commit.membars                         35                       # Number of memory barriers committed
system.cpu4.commit.branches                      6118                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    25668                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  91                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           24007     75.88%     75.88% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           1539      4.86%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.74% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           5446     17.21%     97.96% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           647      2.04%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            31639                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                 1194                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       46126                       # The number of ROB reads
system.cpu4.rob.rob_writes                      72076                       # The number of ROB writes
system.cpu4.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       80679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      30769                       # Number of Instructions Simulated
system.cpu4.committedOps                        31639                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.448146                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.448146                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              2.231416                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        2.231416                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   46640                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  18106                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                   116445                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   36096                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   7169                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            8.194765                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               6256                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            88.112676                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     8.194765                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.016005                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.016005                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.138672                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            13036                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           13036                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         5648                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           5648                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          607                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           607                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data         6255                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            6255                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         6257                       # number of overall hits
system.cpu4.dcache.overall_hits::total           6257                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          167                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          167                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           32                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            3                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            4                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          199                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           199                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          202                       # number of overall misses
system.cpu4.dcache.overall_misses::total          202                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      3589684                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      3589684                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2543244                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2543244                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        16000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        16000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        42501                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        42501                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      6132928                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      6132928                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      6132928                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      6132928                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         5815                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         5815                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          639                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          639                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         6454                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         6454                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         6459                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         6459                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.028719                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.028719                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.050078                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.050078                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.030834                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.030834                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.031274                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.031274                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 21495.113772                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 21495.113772                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 79476.375000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 79476.375000                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data         4000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 10625.250000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 10625.250000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 30818.733668                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 30818.733668                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 30361.029703                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 30361.029703                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          203                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     2.600000                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          203                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           87                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data          107                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data          107                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           80                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           92                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           94                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data       546291                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total       546291                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       767753                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       767753                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1314044                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1314044                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1319044                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1319044                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.013758                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.013758                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.018779                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.018779                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.014255                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.014255                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.014553                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.014553                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  6828.637500                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  6828.637500                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 63979.416667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 63979.416667                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  9499.750000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  9499.750000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 14283.086957                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 14283.086957                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 14032.382979                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 14032.382979                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            6.983857                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               2014                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            35.333333                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     6.983857                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.013640                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.013640                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             4229                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            4229                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         2014                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           2014                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         2014                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            2014                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         2014                       # number of overall hits
system.cpu4.icache.overall_hits::total           2014                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           72                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           72                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           72                       # number of overall misses
system.cpu4.icache.overall_misses::total           72                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      1977699                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      1977699                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      1977699                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      1977699                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      1977699                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      1977699                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         2086                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         2086                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         2086                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         2086                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         2086                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         2086                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.034516                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.034516                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.034516                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.034516                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.034516                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.034516                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 27468.041667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 27468.041667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 27468.041667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 27468.041667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 27468.041667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 27468.041667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           57                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           57                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           57                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1678541                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1678541                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1678541                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1678541                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1678541                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1678541                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.027325                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.027325                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.027325                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.027325                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.027325                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.027325                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 29448.087719                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 29448.087719                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 29448.087719                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 29448.087719                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 29448.087719                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 29448.087719                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   7186                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             6723                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              166                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                4237                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   3813                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            89.992920                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    180                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           13245                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              3004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         36829                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       7186                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              3993                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         8788                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    397                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                     2041                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   95                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             11998                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             3.222204                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.755306                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    6569     54.75%     54.75% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     244      2.03%     56.78% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                      48      0.40%     57.18% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     163      1.36%     58.54% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     145      1.21%     59.75% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     158      1.32%     61.07% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     122      1.02%     62.09% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                     663      5.53%     67.61% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    3886     32.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               11998                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.542544                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       2.780596                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    3630                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 3352                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     2529                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 2318                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   168                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 197                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 36097                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  122                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   168                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    3857                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    425                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1489                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     4583                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 1475                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 35375                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                  1320                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.RenamedOperands              57095                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               172217                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           50251                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                50489                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    6604                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     3895                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                6098                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                954                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              319                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores             119                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     34350                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 76                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    32052                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              384                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           3873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        13257                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        11998                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        2.671445                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.775957                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               3213     26.78%     26.78% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                612      5.10%     31.88% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2                424      3.53%     35.41% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3                404      3.37%     38.78% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4               7345     61.22%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          11998                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     8    100.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                24003     74.89%     74.89% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                1540      4.80%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.69% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                5773     18.01%     97.70% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                736      2.30%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 32052                       # Type of FU issued
system.cpu5.iq.rate                          2.419932                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          8                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.000250                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             76494                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            38306                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        31610                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 32060                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          808                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          329                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   168                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    394                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              34429                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               48                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 6098                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 954                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                35                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            65                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 140                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                31909                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 5743                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              143                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        6446                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    6014                       # Number of branches executed
system.cpu5.iew.exec_stores                       703                       # Number of stores executed
system.cpu5.iew.exec_rate                    2.409136                       # Inst execution rate
system.cpu5.iew.wb_sent                         31685                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        31610                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    23707                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    45035                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      2.386561                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.526413                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           3866                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              136                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        11435                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     2.671885                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.649235                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3611     31.58%     31.58% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         1886     16.49%     48.07% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          358      3.13%     51.20% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         1842     16.11%     67.31% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          126      1.10%     68.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         2190     19.15%     87.56% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          144      1.26%     88.82% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          117      1.02%     89.85% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8         1161     10.15%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        11435                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               29722                       # Number of instructions committed
system.cpu5.commit.committedOps                 30553                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          5915                       # Number of memory references committed
system.cpu5.commit.loads                         5290                       # Number of loads committed
system.cpu5.commit.membars                         33                       # Number of memory barriers committed
system.cpu5.commit.branches                      5861                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    24833                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  87                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           23099     75.60%     75.60% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           1539      5.04%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.64% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           5290     17.31%     97.95% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           625      2.05%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            30553                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                 1161                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       44368                       # The number of ROB reads
system.cpu5.rob.rob_writes                      69416                       # The number of ROB writes
system.cpu5.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       81223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      29722                       # Number of Instructions Simulated
system.cpu5.committedOps                        30553                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.445630                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.445630                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              2.244017                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        2.244017                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   45076                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  17558                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                   112293                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   34566                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   6955                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            7.928029                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               6080                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            86.857143                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     7.928029                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.015484                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.015484                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.136719                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            12671                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           12671                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         5495                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           5495                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          584                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           584                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data         6079                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            6079                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         6081                       # number of overall hits
system.cpu5.dcache.overall_hits::total           6081                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          161                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          161                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           32                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            3                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            6                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          193                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           193                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          196                       # number of overall misses
system.cpu5.dcache.overall_misses::total          196                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2750918                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2750918                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      2020000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2020000                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        51000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        51000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      4770918                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      4770918                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      4770918                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      4770918                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         5656                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         5656                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          616                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          616                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         6272                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         6272                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         6277                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         6277                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.028465                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028465                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.051948                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.051948                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.030772                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.030772                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.031225                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.031225                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 17086.447205                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 17086.447205                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data        63125                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        63125                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data         8500                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total         8500                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 24719.782383                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 24719.782383                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 24341.418367                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 24341.418367                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     2.750000                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           83                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data          103                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data          103                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           78                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            6                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           90                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           92                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data       558796                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total       558796                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       547250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       547250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        42000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        42000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1106046                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1106046                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1111046                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1111046                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.013791                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.013791                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.019481                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.019481                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.014349                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.014349                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.014657                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.014657                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  7164.051282                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  7164.051282                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 45604.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 45604.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data         7000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 12289.400000                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 12289.400000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 12076.586957                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 12076.586957                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            6.661044                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               1972                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            35.214286                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     6.661044                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.013010                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.013010                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4138                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4138                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst         1972                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           1972                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst         1972                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            1972                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst         1972                       # number of overall hits
system.cpu5.icache.overall_hits::total           1972                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           69                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           69                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           69                       # number of overall misses
system.cpu5.icache.overall_misses::total           69                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      1772694                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      1772694                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      1772694                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      1772694                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      1772694                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      1772694                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst         2041                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2041                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst         2041                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2041                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst         2041                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2041                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.033807                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.033807                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.033807                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.033807                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.033807                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.033807                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 25691.217391                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 25691.217391                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 25691.217391                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 25691.217391                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 25691.217391                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 25691.217391                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           56                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           56                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           56                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1415790                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1415790                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1415790                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1415790                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1415790                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1415790                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.027438                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.027438                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.027438                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.027438                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.027438                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.027438                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 25281.964286                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 25281.964286                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 25281.964286                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 25281.964286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 25281.964286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 25281.964286                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   6806                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             6382                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              169                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                3929                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   3626                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            92.288114                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    160                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           12655                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         35574                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       6806                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              3786                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         8326                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    397                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                     2001                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   94                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             11360                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             3.279137                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.777786                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    6218     54.74%     54.74% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     146      1.29%     56.02% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      49      0.43%     56.45% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     145      1.28%     57.73% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     155      1.36%     59.09% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     142      1.25%     60.34% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     118      1.04%     61.38% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                     562      4.95%     66.33% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    3825     33.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               11360                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.537811                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       2.811063                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    3529                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 2988                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     2332                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 2341                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   169                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 188                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 34744                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   169                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    3695                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    433                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1279                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     4465                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 1318                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 34057                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                  1214                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              54635                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               165923                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           48583                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                47966                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    6668                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                34                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            32                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     3213                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                5986                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                913                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              362                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores             120                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     33037                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 71                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    30579                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              382                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           3963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        13977                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            11                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        11360                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        2.691813                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.763109                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               2944     25.92%     25.92% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                622      5.48%     31.39% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2                415      3.65%     35.04% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3                389      3.42%     38.47% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4               6990     61.53%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          11360                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     5    100.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                22806     74.58%     74.58% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                1540      5.04%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.62% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                5553     18.16%     97.78% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                680      2.22%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 30579                       # Type of FU issued
system.cpu6.iq.rate                          2.416357                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          5                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.000164                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             72905                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            37079                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        30152                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 30584                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          884                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          320                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   169                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    402                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              33111                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 5986                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 913                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            65                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 147                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                30428                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 5526                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              151                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        6174                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    5659                       # Number of branches executed
system.cpu6.iew.exec_stores                       648                       # Number of stores executed
system.cpu6.iew.exec_rate                    2.404425                       # Inst execution rate
system.cpu6.iew.wb_sent                         30232                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        30152                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    22700                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    42981                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      2.382616                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.528140                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           3943                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              140                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        10788                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     2.701613                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.579531                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3316     30.74%     30.74% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         1562     14.48%     45.22% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          387      3.59%     48.80% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         1958     18.15%     66.95% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          144      1.33%     68.29% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         2246     20.82%     89.11% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           97      0.90%     90.01% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           77      0.71%     90.72% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8         1001      9.28%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        10788                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               28358                       # Number of instructions committed
system.cpu6.commit.committedOps                 29145                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          5695                       # Number of memory references committed
system.cpu6.commit.loads                         5102                       # Number of loads committed
system.cpu6.commit.membars                         32                       # Number of memory barriers committed
system.cpu6.commit.branches                      5526                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    23752                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  82                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           21911     75.18%     75.18% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           1539      5.28%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           5102     17.51%     97.97% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           593      2.03%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            29145                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                 1001                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       42576                       # The number of ROB reads
system.cpu6.rob.rob_writes                      66775                       # The number of ROB writes
system.cpu6.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       81813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      28358                       # Number of Instructions Simulated
system.cpu6.committedOps                        29145                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.446259                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.446259                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              2.240853                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        2.240853                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   43117                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  16932                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                   107268                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   32625                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   6672                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            7.655672                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               5859                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            83.700000                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     7.655672                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.014952                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.014952                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.136719                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            12201                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           12201                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         5305                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           5305                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          553                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           553                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            1                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data         5858                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            5858                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         5860                       # number of overall hits
system.cpu6.dcache.overall_hits::total           5860                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          151                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           32                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            3                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            5                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          183                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           183                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          186                       # number of overall misses
system.cpu6.dcache.overall_misses::total          186                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2887208                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2887208                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      2277250                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2277250                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        37999                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        37999                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      5164458                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      5164458                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      5164458                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      5164458                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         5456                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         5456                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          585                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          585                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         6041                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         6041                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         6046                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         6046                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.027676                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.027676                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.054701                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.054701                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.030293                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.030293                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.030764                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.030764                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 19120.582781                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 19120.582781                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 71164.062500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 71164.062500                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data  7599.800000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  7599.800000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 28221.081967                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 28221.081967                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 27765.903226                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 27765.903226                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           78                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           98                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           98                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           73                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            5                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           85                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           87                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data       513783                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       513783                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       645250                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       645250                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        29501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        29501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1159033                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1159033                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1164033                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1164033                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.013380                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.013380                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.020513                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.020513                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.014071                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.014071                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.014390                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.014390                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  7038.123288                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  7038.123288                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 53770.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 53770.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  5900.200000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5900.200000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 13635.682353                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 13635.682353                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 13379.689655                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 13379.689655                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.303230                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               1929                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            34.446429                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.303230                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.012311                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.012311                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4058                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4058                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst         1929                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1929                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst         1929                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1929                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst         1929                       # number of overall hits
system.cpu6.icache.overall_hits::total           1929                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           72                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           72                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           72                       # number of overall misses
system.cpu6.icache.overall_misses::total           72                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1846693                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1846693                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1846693                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1846693                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1846693                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1846693                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst         2001                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2001                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst         2001                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2001                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst         2001                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2001                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.035982                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.035982                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.035982                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.035982                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.035982                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.035982                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 25648.513889                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 25648.513889                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 25648.513889                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 25648.513889                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 25648.513889                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 25648.513889                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           56                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           56                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1423299                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1423299                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1423299                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1423299                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1423299                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1423299                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.027986                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.027986                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.027986                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.027986                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.027986                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.027986                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 25416.053571                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 25416.053571                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 25416.053571                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 25416.053571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 25416.053571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 25416.053571                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   6536                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             6138                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              154                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                6257                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   3469                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            55.441905                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    189                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           12309                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         33957                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       6536                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              3658                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         8261                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    375                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                     1958                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   69                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             11326                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             3.137383                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.747744                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    6348     56.05%     56.05% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     201      1.77%     57.82% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                      99      0.87%     58.70% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                     121      1.07%     59.77% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     130      1.15%     60.91% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     111      0.98%     61.89% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     125      1.10%     63.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                     581      5.13%     68.13% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    3610     31.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               11326                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.530994                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       2.758713                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    3536                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 3092                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     2328                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 2211                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   158                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 179                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 33327                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   158                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    3741                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    344                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1462                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     4312                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 1308                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 32727                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                  1205                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              52775                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               159511                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           46738                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                46759                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    6012                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                31                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            31                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     3171                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                5803                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                842                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              299                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores             128                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     31916                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 65                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    29784                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              260                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           3458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        12495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        11326                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        2.629702                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.780219                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3099     27.36%     27.36% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                593      5.24%     32.60% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2                446      3.94%     36.54% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3                453      4.00%     40.54% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4               6735     59.46%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          11326                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    13    100.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                22075     74.12%     74.12% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                1540      5.17%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.29% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                5526     18.55%     97.84% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                643      2.16%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 29784                       # Type of FU issued
system.cpu7.iq.rate                          2.419693                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                         13                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.000436                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             71167                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            35450                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        29317                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 29797                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          777                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          236                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   158                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    345                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              31984                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 5803                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 842                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                29                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            58                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 131                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                29592                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 5437                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              192                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        6073                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    5443                       # Number of branches executed
system.cpu7.iew.exec_stores                       636                       # Number of stores executed
system.cpu7.iew.exec_rate                    2.404095                       # Inst execution rate
system.cpu7.iew.wb_sent                         29422                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        29317                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    21985                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    41395                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      2.381753                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.531103                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           3399                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              125                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        10822                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     2.635650                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.543701                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3472     32.08%     32.08% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         1512     13.97%     46.05% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          324      2.99%     49.05% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         2041     18.86%     67.91% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           66      0.61%     68.52% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         2310     21.35%     89.86% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          126      1.16%     91.03% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           98      0.91%     91.93% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8          873      8.07%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        10822                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               27723                       # Number of instructions committed
system.cpu7.commit.committedOps                 28523                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          5632                       # Number of memory references committed
system.cpu7.commit.loads                         5026                       # Number of loads committed
system.cpu7.commit.membars                         33                       # Number of memory barriers committed
system.cpu7.commit.branches                      5358                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    23298                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  83                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           21352     74.86%     74.86% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           1539      5.40%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.25% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           5026     17.62%     97.88% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           606      2.12%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            28523                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                  873                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       41546                       # The number of ROB reads
system.cpu7.rob.rob_writes                      64418                       # The number of ROB writes
system.cpu7.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       82159                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      27723                       # Number of Instructions Simulated
system.cpu7.committedOps                        28523                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.444000                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.444000                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              2.252254                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        2.252254                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   42052                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  16640                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                   104574                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   31451                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   6651                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            8.003029                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               5838                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               74                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            78.891892                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     8.003029                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.015631                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.015631                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           74                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.144531                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            12101                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           12101                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         5267                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           5267                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          567                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           567                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::cpu7.data         5834                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            5834                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         5836                       # number of overall hits
system.cpu7.dcache.overall_hits::total           5836                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          130                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          130                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           33                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            3                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          163                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           163                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          166                       # number of overall misses
system.cpu7.dcache.overall_misses::total          166                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      1161492                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      1161492                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1390248                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1390248                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        12000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        12500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      2551740                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      2551740                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      2551740                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      2551740                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         5397                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         5397                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          600                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          600                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         5997                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         5997                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         6002                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         6002                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.024087                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.024087                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.055000                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.055000                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.027180                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.027180                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.027657                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027657                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data  8934.553846                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  8934.553846                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 42128.727273                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 42128.727273                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data  4166.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 15654.846626                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 15654.846626                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 15371.927711                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 15371.927711                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           61                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           19                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           80                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           80                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           69                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           83                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           85                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data       433755                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total       433755                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       382251                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       382251                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data       816006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total       816006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data       821006                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total       821006                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.012785                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.012785                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.023333                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.023333                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.013840                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.013840                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.014162                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.014162                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  6286.304348                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  6286.304348                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 27303.642857                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 27303.642857                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data  9831.397590                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  9831.397590                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data  9658.894118                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  9658.894118                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            5.724097                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               1896                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            37.176471                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     5.724097                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.011180                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.011180                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             3967                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            3967                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst         1896                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1896                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst         1896                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1896                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst         1896                       # number of overall hits
system.cpu7.icache.overall_hits::total           1896                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           62                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           62                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           62                       # number of overall misses
system.cpu7.icache.overall_misses::total           62                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1505962                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1505962                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1505962                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1505962                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1505962                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1505962                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst         1958                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         1958                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst         1958                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         1958                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst         1958                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         1958                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.031665                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.031665                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.031665                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.031665                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.031665                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.031665                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 24289.709677                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 24289.709677                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 24289.709677                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 24289.709677                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 24289.709677                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 24289.709677                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           51                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1090525                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1090525                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1090525                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1090525                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1090525                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1090525                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.026047                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.026047                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.026047                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.026047                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.026047                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.026047                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 21382.843137                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 21382.843137                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 21382.843137                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 21382.843137                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 21382.843137                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 21382.843137                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   384.410716                       # Cycle average of tags in use
system.l2.tags.total_refs                         470                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       667                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.704648                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        5.183682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       298.510648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        76.152640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.913685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.417147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.139899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.364436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         0.208843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.217269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.233296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data         0.069172                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.036439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.046925                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           667                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          525                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.081421                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     26247                       # Number of tag accesses
system.l2.tags.data_accesses                    26247                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  99                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                   8                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  13                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     472                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               35                       # number of Writeback hits
system.l2.Writeback_hits::total                    35                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   99                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                      476                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  99                       # number of overall hits
system.l2.overall_hits::cpu0.data                  45                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  23                       # number of overall hits
system.l2.overall_hits::cpu1.data                   8                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  26                       # number of overall hits
system.l2.overall_hits::cpu2.data                  11                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu3.data                  10                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  42                       # number of overall hits
system.l2.overall_hits::cpu4.data                  10                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  45                       # number of overall hits
system.l2.overall_hits::cpu5.data                  11                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  45                       # number of overall hits
system.l2.overall_hits::cpu6.data                  11                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  44                       # number of overall hits
system.l2.overall_hits::cpu7.data                  13                       # number of overall hits
system.l2.overall_hits::total                     476                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               505                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               127                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   772                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 277                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                505                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                375                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1049                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               505                       # number of overall misses
system.l2.overall_misses::cpu0.data               375                       # number of overall misses
system.l2.overall_misses::cpu1.inst                32                       # number of overall misses
system.l2.overall_misses::cpu1.data                 8                       # number of overall misses
system.l2.overall_misses::cpu2.inst                27                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                22                       # number of overall misses
system.l2.overall_misses::cpu3.data                 6                       # number of overall misses
system.l2.overall_misses::cpu4.inst                15                       # number of overall misses
system.l2.overall_misses::cpu4.data                 7                       # number of overall misses
system.l2.overall_misses::cpu5.inst                11                       # number of overall misses
system.l2.overall_misses::cpu5.data                 6                       # number of overall misses
system.l2.overall_misses::cpu6.inst                11                       # number of overall misses
system.l2.overall_misses::cpu6.data                 6                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 7                       # number of overall misses
system.l2.overall_misses::cpu7.data                 5                       # number of overall misses
system.l2.overall_misses::total                  1049                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40319500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10694500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2688750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       263750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2200250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       145500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1593500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       133750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1152000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data        95750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst       859750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data       100250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst       869250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data        97250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       565500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data        69250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        61848500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     19637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       509500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       554750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       490750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data       740750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data       511250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data       607250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data       351250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23402500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40319500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     30331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2688750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       773250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2200250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       700250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1593500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data       836500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst       859750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data       611500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst       869250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data       704500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       565500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data       420500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         85251000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40319500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     30331500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2688750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       773250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2200250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       700250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1593500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       624500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1152000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data       836500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst       859750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data       611500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst       869250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data       704500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       565500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data       420500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        85251000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             604                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1244                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           35                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                35                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               18                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               281                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              604                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data               18                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1525                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             604                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data              18                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1525                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.836093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.747059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.581818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.509434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.153846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.400000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.263158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.196429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.196429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.137255                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.071429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.620579                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.992000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985765                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.836093                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.892857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.581818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.509434                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.263158                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.196429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.196429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.137255                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.277778                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.687869                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.836093                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.892857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.581818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.509434                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.263158                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.196429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.196429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.137255                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.687869                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 79840.594059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 84208.661417                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 84023.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 65937.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 81490.740741                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        72750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 72431.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        66875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst        76800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        47875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 78159.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        50125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 79022.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data        48625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 80785.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data        69250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 80114.637306                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 79181.451613                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data       127375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 138687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 122687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data       148150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 127812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 151812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 87812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84485.559567                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 79840.594059                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data        80884                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 84023.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 96656.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 81490.740741                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 116708.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 72431.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 104083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst        76800                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data       119500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 78159.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 101916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 79022.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 117416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 80785.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data        84100                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81268.827455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 79840.594059                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data        80884                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 84023.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 96656.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 81490.740741                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 116708.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 72431.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 104083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst        76800                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data       119500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 78159.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 101916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 79022.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 117416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 80785.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data        84100                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81268.827455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              121                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          121                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                125                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 125                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                125                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          499                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              647                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            277                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               924                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              924                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33709750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8209250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       957500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       819500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        60000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       230250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       172000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       112500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       112500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44440000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       268515                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       268515                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        54502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     16547500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       459500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       504750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       440250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data       677750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data       460250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data       556750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data       300750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19947500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33709750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     24756750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       459500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       819500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       564750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       230250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       440250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       172000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data       677750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data       460250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       112500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data       556750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       112500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data       357500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     64387500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33709750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     24756750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       459500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       819500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       564750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       230250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       440250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       172000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data       677750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data       460250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       112500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data       556750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       112500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data       357500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     64387500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.826159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.658824                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.236364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.188679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.072727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.052632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.035714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.071429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.520096                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.992000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985765                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.826159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.857143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.236364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.188679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.072727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.035714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.277778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.605902                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.826159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.857143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.236364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.188679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.072727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.035714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.277778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.605902                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 67554.609218                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 73296.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 73653.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        81950                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        60000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 57562.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 57333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68686.244204                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17901                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17901                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18167.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 66723.790323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data       114875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 126187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 110062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data       135550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 115062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 139187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 75187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72012.635379                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 67554.609218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 68768.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 73653.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       114875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        81950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data       112950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 57562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 110062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 57333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data       135550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 115062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 139187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data        71500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69683.441558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 67554.609218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 68768.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 73653.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       114875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        81950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data       112950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 57562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 110062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 57333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data       135550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 115062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 139187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data        71500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69683.441558                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 646                       # Transaction distribution
system.membus.trans_dist::ReadResp                645                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               24                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              18                       # Transaction distribution
system.membus.trans_dist::ReadExReq               277                       # Transaction distribution
system.membus.trans_dist::ReadExResp              277                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        59008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   59008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               30                       # Total snoops (count)
system.membus.snoop_fanout::samples               971                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     971    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 971                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1143001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4917482                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1755                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1753                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               35                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              27                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             51                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        29120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  99712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             591                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             2173                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  2173    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2173                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1122498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1000977                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            724999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             91207                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            171693                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             86206                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            162173                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            90454                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           155480                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            90459                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy           156457                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            88210                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy           156454                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            88701                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy           144966                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            79975                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy           133994                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
