\hypertarget{struct_l_p_c___p_m_c___t}{}\section{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T Struct Reference}
\label{struct_l_p_c___p_m_c___t}\index{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}}


Power Management Controller register block structure.  




{\ttfamily \#include $<$pmc\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_m_c___t_a012307165bc5d49d48001f342f69bb6c}{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___p_m_c___t_adb3df3ecce2ea8154b410ce505b42354}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}6\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_m_c___t_aa7e6af3a03da05230646526186461f48}{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Power Management Controller register block structure. 

Definition at line 47 of file pmc\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___p_m_c___t_a012307165bc5d49d48001f342f69bb6c}\label{struct_l_p_c___p_m_c___t_a012307165bc5d49d48001f342f69bb6c}} 
\index{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}!P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA@{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA}}
\index{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA@{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA}!L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA}{PD0\_SLEEP0\_HW\_ENA}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+T\+::\+P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA}

$<$ P\+MC Structure Hardware sleep event enable register 

Definition at line 48 of file pmc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___p_m_c___t_aa7e6af3a03da05230646526186461f48}\label{struct_l_p_c___p_m_c___t_aa7e6af3a03da05230646526186461f48}} 
\index{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}!P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE@{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE}}
\index{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE@{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE}!L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE}{PD0\_SLEEP0\_MODE}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+T\+::\+P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE}

Sleep power mode register 

Definition at line 50 of file pmc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___p_m_c___t_adb3df3ecce2ea8154b410ce505b42354}\label{struct_l_p_c___p_m_c___t_adb3df3ecce2ea8154b410ce505b42354}} 
\index{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}6\mbox{]}}



Definition at line 49 of file pmc\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{pmc__18xx__43xx_8h}{pmc\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
