#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000015d0938bb00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000015d09416fa0 .scope module, "tb_sample_buffer" "tb_sample_buffer" 3 3;
 .timescale -9 -12;
v0000015d09412f40_0 .var "clk", 0 0;
v0000015d094135d0_0 .var/i "i", 31 0;
v0000015d094130d0_0 .var "read_addr", 7 0;
v0000015d09413c10_0 .var "rst", 0 0;
v0000015d09413f30_0 .var "sample_in", 15 0;
v0000015d09413a30_0 .net "sample_out", 15 0, v0000015d09417360_0;  1 drivers
v0000015d09413df0_0 .var "sample_valid", 0 0;
S_0000015d09417130 .scope module, "dut" "sample_buffer" 3 14, 4 4 0, S_0000015d09416fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "sample_valid";
    .port_info 3 /INPUT 16 "sample_in";
    .port_info 4 /INPUT 8 "read_addr";
    .port_info 5 /OUTPUT 16 "sample_out";
v0000015d094069d0_0 .net "clk", 0 0, v0000015d09412f40_0;  1 drivers
v0000015d09416a30_0 .net "read_addr", 7 0, v0000015d094130d0_0;  1 drivers
v0000015d09416ad0_0 .net "rst", 0 0, v0000015d09413c10_0;  1 drivers
v0000015d09416b70_0 .net "sample_in", 15 0, v0000015d09413f30_0;  1 drivers
v0000015d09416c10_0 .net "sample_out", 15 0, v0000015d09417360_0;  alias, 1 drivers
v0000015d09412e00_0 .net "sample_valid", 0 0, v0000015d09413df0_0;  1 drivers
v0000015d09412ea0_0 .var "write_ptr", 7 0;
S_0000015d094168a0 .scope module, "ram" "sample_ram" 4 24, 5 4 0, S_0000015d09417130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 16 "wdata";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /OUTPUT 16 "rdata";
v0000015d093e2b90_0 .net "clk", 0 0, v0000015d09412f40_0;  alias, 1 drivers
v0000015d093e2910 .array "mem", 255 0, 15 0;
v0000015d094172c0_0 .net "raddr", 7 0, v0000015d094130d0_0;  alias, 1 drivers
v0000015d09417360_0 .var "rdata", 15 0;
v0000015d0938bc90_0 .net "waddr", 7 0, v0000015d09412ea0_0;  1 drivers
v0000015d0938bd30_0 .net "wdata", 15 0, v0000015d09413f30_0;  alias, 1 drivers
v0000015d09406930_0 .net "we", 0 0, v0000015d09413df0_0;  alias, 1 drivers
E_0000015d0938c0a0 .event posedge, v0000015d093e2b90_0;
    .scope S_0000015d094168a0;
T_0 ;
    %wait E_0000015d0938c0a0;
    %load/vec4 v0000015d09406930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000015d0938bd30_0;
    %load/vec4 v0000015d0938bc90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d093e2910, 0, 4;
T_0.0 ;
    %load/vec4 v0000015d094172c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000015d093e2910, 4;
    %assign/vec4 v0000015d09417360_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000015d09417130;
T_1 ;
    %wait E_0000015d0938c0a0;
    %load/vec4 v0000015d09416ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015d09412ea0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000015d09412e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000015d09412ea0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000015d09412ea0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015d09416fa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015d09412f40_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0000015d09416fa0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000015d09412f40_0;
    %inv;
    %store/vec4 v0000015d09412f40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000015d09416fa0;
T_4 ;
    %vpi_call/w 3 26 "$dumpfile", "tb_sample_buffer.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000015d09416fa0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015d09413c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015d09413df0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000015d09413f30_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000015d094130d0_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000015d0938c0a0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015d09413c10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015d094135d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000015d094135d0_0;
    %cmpi/s 270, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_0000015d0938c0a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015d09413df0_0, 0, 1;
    %load/vec4 v0000015d094135d0_0;
    %pad/s 16;
    %store/vec4 v0000015d09413f30_0, 0, 16;
    %load/vec4 v0000015d094135d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015d094135d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015d09413df0_0, 0, 1;
    %wait E_0000015d0938c0a0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000015d094130d0_0, 0, 8;
    %wait E_0000015d0938c0a0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000015d094130d0_0, 0, 8;
    %wait E_0000015d0938c0a0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000015d094130d0_0, 0, 8;
    %delay 50000, 0;
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim\tb_sample_buffer.v";
    "rtl\sample_buffer.v";
    "rtl\sample_ram.v";
