{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595263407072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595263407073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 00:43:26 2020 " "Processing started: Tue Jul 21 00:43:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595263407073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263407073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off model_machine -c model_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off model_machine -c model_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263407073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595263407441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595263407441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "PC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416571 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arch " "Found design unit 1: IR-IR_arch" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416572 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-RAM_arch " "Found design unit 1: RAM-RAM_arch" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416574 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_MUX-RAM_MUX_arch " "Found design unit 1: RAM_MUX-RAM_MUX_arch" {  } { { "RAM_MUX.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM_MUX.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416575 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_MUX " "Found entity 1: RAM_MUX" {  } { { "RAM_MUX.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-MAR_arch " "Found design unit 1: MAR-MAR_arch" {  } { { "MAR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/MAR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416577 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/MAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-ACC_arch " "Found design unit 1: ACC-ACC_arch" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416578 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416579 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL-CTRL_arch " "Found design unit 1: CTRL-CTRL_arch" {  } { { "CTRL.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/CTRL.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416581 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CTRL.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/CTRL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR-DR_arch " "Found design unit 1: DR-DR_arch" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416582 ""} { "Info" "ISGN_ENTITY_NAME" "1 DR " "Found entity 1: DR" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-COUNTER_arch " "Found design unit 1: COUNTER-COUNTER_arch" {  } { { "COUNTER.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/COUNTER.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416584 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/COUNTER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file model_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 model_machine-mod_mach_arch " "Found design unit 1: model_machine-mod_mach_arch" {  } { { "model_machine.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416586 ""} { "Info" "ISGN_ENTITY_NAME" "1 model_machine " "Found entity 1: model_machine" {  } { { "model_machine.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ibus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ibus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IBUS-IBUS_arch " "Found design unit 1: IBUS-IBUS_arch" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416587 ""} { "Info" "ISGN_ENTITY_NAME" "1 IBUS " "Found entity 1: IBUS" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595263416587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263416587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "model_machine " "Elaborating entity \"model_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595263416646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IBUS IBUS:u0 " "Elaborating entity \"IBUS\" for hierarchy \"IBUS:u0\"" {  } { { "model_machine.vhd" "u0" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263416661 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_dr_in IBUS.vhd(18) " "VHDL Process Statement warning at IBUS.vhd(18): signal \"ibus_dr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595263416662 "|model_machine|IBUS:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_dr_in IBUS.vhd(19) " "VHDL Process Statement warning at IBUS.vhd(19): signal \"ibus_dr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595263416662 "|model_machine|IBUS:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_acc_in IBUS.vhd(20) " "VHDL Process Statement warning at IBUS.vhd(20): signal \"ibus_acc_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595263416662 "|model_machine|IBUS:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_acc_in IBUS.vhd(21) " "VHDL Process Statement warning at IBUS.vhd(21): signal \"ibus_acc_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595263416662 "|model_machine|IBUS:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_alu_in IBUS.vhd(22) " "VHDL Process Statement warning at IBUS.vhd(22): signal \"ibus_alu_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595263416662 "|model_machine|IBUS:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_alu_in IBUS.vhd(23) " "VHDL Process Statement warning at IBUS.vhd(23): signal \"ibus_alu_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595263416662 "|model_machine|IBUS:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:u1 " "Elaborating entity \"PC\" for hierarchy \"PC:u1\"" {  } { { "model_machine.vhd" "u1" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263416662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt PC.vhd(23) " "VHDL Process Statement warning at PC.vhd(23): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/PC.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595263416663 "|model_machine|PC:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:u2 " "Elaborating entity \"MAR\" for hierarchy \"MAR:u2\"" {  } { { "model_machine.vhd" "u2" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263416663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_MUX RAM_MUX:u3 " "Elaborating entity \"RAM_MUX\" for hierarchy \"RAM_MUX:u3\"" {  } { { "model_machine.vhd" "u3" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263416664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:u4 " "Elaborating entity \"RAM\" for hierarchy \"RAM:u4\"" {  } { { "model_machine.vhd" "u4" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263416665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:u5 " "Elaborating entity \"DR\" for hierarchy \"DR:u5\"" {  } { { "model_machine.vhd" "u5" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263416666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:u6 " "Elaborating entity \"ACC\" for hierarchy \"ACC:u6\"" {  } { { "model_machine.vhd" "u6" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263416667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:u7 " "Elaborating entity \"ALU\" for hierarchy \"ALU:u7\"" {  } { { "model_machine.vhd" "u7" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263416668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:u8 " "Elaborating entity \"IR\" for hierarchy \"IR:u8\"" {  } { { "model_machine.vhd" "u8" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263416669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:u9 " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:u9\"" {  } { { "model_machine.vhd" "u9" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263416670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:u10 " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:u10\"" {  } { { "model_machine.vhd" "u10" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263416671 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[0\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[0\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[1\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[1\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[2\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[2\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[3\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[3\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[4\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[4\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[5\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[5\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[6\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[6\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[7\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[7\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[8\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[8\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[9\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[9\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[10\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[10\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[11\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[11\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[12\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[12\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[13\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[13\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[14\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[14\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[15\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[15\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[0\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[0\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[1\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[1\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[2\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[2\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[3\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[3\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[4\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[4\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[5\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[5\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[6\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[6\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[7\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[7\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[8\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[8\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[9\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[9\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[10\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[10\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[11\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[11\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[12\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[12\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[13\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[13\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[14\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[14\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[15\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[15\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[0\] " "Converted tri-state buffer \"DR:u5\|dr_out\[0\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[1\] " "Converted tri-state buffer \"DR:u5\|dr_out\[1\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[2\] " "Converted tri-state buffer \"DR:u5\|dr_out\[2\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[3\] " "Converted tri-state buffer \"DR:u5\|dr_out\[3\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[4\] " "Converted tri-state buffer \"DR:u5\|dr_out\[4\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[5\] " "Converted tri-state buffer \"DR:u5\|dr_out\[5\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[6\] " "Converted tri-state buffer \"DR:u5\|dr_out\[6\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[7\] " "Converted tri-state buffer \"DR:u5\|dr_out\[7\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[8\] " "Converted tri-state buffer \"DR:u5\|dr_out\[8\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[9\] " "Converted tri-state buffer \"DR:u5\|dr_out\[9\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[10\] " "Converted tri-state buffer \"DR:u5\|dr_out\[10\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[11\] " "Converted tri-state buffer \"DR:u5\|dr_out\[11\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[12\] " "Converted tri-state buffer \"DR:u5\|dr_out\[12\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[13\] " "Converted tri-state buffer \"DR:u5\|dr_out\[13\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[14\] " "Converted tri-state buffer \"DR:u5\|dr_out\[14\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[15\] " "Converted tri-state buffer \"DR:u5\|dr_out\[15\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595263416853 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1595263416853 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:u4\|mem " "RAM logic \"RAM:u4\|mem\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "mem" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1595263416911 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1595263416911 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[0\] DR:u5\|temp\[0\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[0\]\" to the node \"DR:u5\|temp\[0\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[1\] DR:u5\|temp\[1\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[1\]\" to the node \"DR:u5\|temp\[1\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[2\] DR:u5\|temp\[2\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[2\]\" to the node \"DR:u5\|temp\[2\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[3\] DR:u5\|temp\[3\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[3\]\" to the node \"DR:u5\|temp\[3\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[4\] DR:u5\|temp\[4\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[4\]\" to the node \"DR:u5\|temp\[4\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[5\] DR:u5\|temp\[5\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[5\]\" to the node \"DR:u5\|temp\[5\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[6\] DR:u5\|temp\[6\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[6\]\" to the node \"DR:u5\|temp\[6\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[7\] DR:u5\|temp\[7\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[7\]\" to the node \"DR:u5\|temp\[7\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[8\] DR:u5\|temp\[8\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[8\]\" to the node \"DR:u5\|temp\[8\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[9\] DR:u5\|temp\[9\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[9\]\" to the node \"DR:u5\|temp\[9\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[10\] DR:u5\|temp\[10\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[10\]\" to the node \"DR:u5\|temp\[10\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[11\] DR:u5\|temp\[11\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[11\]\" to the node \"DR:u5\|temp\[11\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[12\] DR:u5\|temp\[12\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[12\]\" to the node \"DR:u5\|temp\[12\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[13\] DR:u5\|temp\[13\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[13\]\" to the node \"DR:u5\|temp\[13\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[14\] DR:u5\|temp\[14\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[14\]\" to the node \"DR:u5\|temp\[14\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[15\] DR:u5\|temp\[15\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[15\]\" to the node \"DR:u5\|temp\[15\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[0\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[0\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[1\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[1\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[2\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[2\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[3\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[3\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[4\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[4\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[5\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[5\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[6\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[6\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[7\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[7\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[8\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[8\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[9\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[9\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[10\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[10\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[11\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[11\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[12\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[12\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[13\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[13\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[14\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[14\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[15\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[15\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595263417187 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1595263417187 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "COUNTER.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/COUNTER.vhd" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1595263417191 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1595263417191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1595263417418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1595263417967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595263417967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "852 " "Implemented 852 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1595263418034 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1595263418034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "737 " "Implemented 737 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1595263418034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1595263418034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595263418050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 00:43:38 2020 " "Processing ended: Tue Jul 21 00:43:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595263418050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595263418050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595263418050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595263418050 ""}
