// Seed: 949697209
`timescale 1ps / 1ps
module module_0 (
    input tri id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    output id_8,
    input id_9,
    input logic id_10,
    output id_11
);
  assign id_1  = id_9 * 1 - id_10;
  assign id_11 = id_0[1'b0];
  initial id_8 = id_7;
endmodule
