system useramr2w2 (memavant : {i | 0<=i<=9} of integer; 
                   awrite1 : {t | 0<=t<=4} of integer; 
                   dwrite1 : {t | 0<=t<=4} of integer; 
                   awrite2 : {t | 6<=t<=7} of integer; 
                   dwrite2 : {t | 6<=t<=7} of integer; 
                   aread1 : {t | 3<=t<=4} of integer; 
                   aread2 : {t | 3<=t<=4} of integer)
       returns    (memapres : {i | 0<=i<=9} of integer; 
                   dread1 : {t | 3<=t<=4} of integer; 
                   dread2 : {t | 3<=t<=4} of integer);
var
  memavantext : {i,t | 0<=i<=9; 0<=t<=7} of integer;
  memapresext1 : {i,t | 0<=i<=9; 0<=t<=4} of integer;
  memapresext2 : {i,t | 0<=i<=9; 6<=t<=7} of integer;
  memapresext : {i,t | 0<=i<=9; 0<=t<=7} of integer;
  memavant_ramwrite1 : {i,t | 0<=i<=9; 0<=t<=4} of integer;
  a : {t | 0<=t<=4} of integer;
  d : {t | 0<=t<=4} of integer;
  memapres_ramwrite1 : {i,t | 0<=i<=9; 0<=t<=4} of integer;
  index : {i,t | 0<=i<=9; 0<=t<=4} of integer;
  memavant_ramwrite2 : {i,t | 0<=i<=9; 6<=t<=7} of integer;
  a_ramwrite2 : {t | 6<=t<=7} of integer;
  d_ramwrite2 : {t | 6<=t<=7} of integer;
  memapres_ramwrite2 : {i,t | 0<=i<=9; 6<=t<=7} of integer;
  index_ramwrite2 : {i,t | 0<=i<=9; 6<=t<=7} of integer;
  mem : {i,t | 0<=i<=9; 3<=t<=4} of integer;
  a_rom3 : {t | 3<=t<=4} of integer;
  d_rom3 : {t | 3<=t<=4} of integer;
  dprim : {i,t | -1<=i<=9; 3<=t<=4} of integer;
  index_rom3 : {i,t | 0<=i<=9; 3<=t<=4} of integer;
  select : {i,t | 0<=i<=9; 3<=t<=4} of integer;
  mem_rom4 : {i,t | 0<=i<=9; 3<=t<=4} of integer;
  a_rom4 : {t | 3<=t<=4} of integer;
  d_rom4 : {t | 3<=t<=4} of integer;
  dprim_rom4 : {i,t | -1<=i<=9; 3<=t<=4} of integer;
  index_rom4 : {i,t | 0<=i<=9; 3<=t<=4} of integer;
  select_rom4 : {i,t | 0<=i<=9; 3<=t<=4} of integer;
let
  memavantext = 
      case
        {i,t | t=0} : memavant.(i,t->i);
        {i,t | 1<=t} : memapresext.(i,t->i,t-1);
      esac;
  memavant_ramwrite1 = memavantext;
  a = awrite1;
  d = dwrite1;
  index = 
      case
        {i,t | i=0; 0<=t<=4} : 0.(i,t->);
        {i,t | 1<=i; 0<=t<=4} : index.(i,t->i-1,t) + 1.(i,t->);
      esac;
  memapres_ramwrite1 = if (index.(i,t->i,t) = a.(i,t->)) then d.(i,t->) else 
          memavant_ramwrite1.(i,t->i,t);
  memapresext1 = memapres_ramwrite1;
  memavant_ramwrite2 = memavantext;
  a_ramwrite2 = awrite2;
  d_ramwrite2 = dwrite2;
  index_ramwrite2 = 
      case
        {i,t | i=0; 6<=t<=7} : 0.(i,t->);
        {i,t | 1<=i; 6<=t<=7} : index_ramwrite2.(i,t->i-1,t) + 1.(i,t->);
      esac;
  memapres_ramwrite2 = if (index_ramwrite2.(i,t->i,t) = a_ramwrite2.(i,t->)
          ) then d_ramwrite2.(i,t->) else memavant_ramwrite2.(i,t->i,t);
  memapresext2 = memapres_ramwrite2;
  memapresext = 
      case
        {i,t | 0<=t<=4} : memapresext1.(i,t->i,t);
        {i,t | t=5} : memapresext.(i,t->i,t-1);
        {i,t | 6<=t<=7} : memapresext2.(i,t->i,t);
      esac;
  mem = memapresext;
  a_rom3 = aread1;
  dprim = 
      case
        {i,t | i=-1; 3<=t<=4} : 0.(i,t->);
        {i,t | 0<=i<=9; 3<=t<=4} : dprim.(i,t->i-1,t) + select;
      esac;
  index_rom3 = 
      case
        {i,t | i=0; 3<=t<=4} : 0.(i,t->);
        {i,t | 1<=i; 3<=t<=4} : index_rom3.(i,t->i-1,t) + 1.(i,t->);
      esac;
  select = if (index_rom3.(i,t->i,t) = a_rom3.(i,t->)) then mem.(i,t->i,t)
           else 0.(i,t->);
  d_rom3 = dprim.(t->9,t);
  dread1 = d_rom3;
  mem_rom4 = memapresext;
  a_rom4 = aread2;
  dprim_rom4 = 
      case
        {i,t | i=-1; 3<=t<=4} : 0.(i,t->);
        {i,t | 0<=i<=9; 3<=t<=4} : dprim_rom4.(i,t->i-1,t) + select_rom4;
      esac;
  index_rom4 = 
      case
        {i,t | i=0; 3<=t<=4} : 0.(i,t->);
        {i,t | 1<=i; 3<=t<=4} : index_rom4.(i,t->i-1,t) + 1.(i,t->);
      esac;
  select_rom4 = if (index_rom4.(i,t->i,t) = a_rom4.(i,t->)) then 
          mem_rom4.(i,t->i,t) else 0.(i,t->);
  d_rom4 = dprim_rom4.(t->9,t);
  dread2 = d_rom4;
  memapres = memapresext.(i->i,7);
tel;
