$date
	Tue Dec 16 14:47:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_butterfly $end
$var wire 12 ! out_b [11:0] $end
$var wire 12 " out_a [11:0] $end
$var reg 12 # tb_a [11:0] $end
$var reg 12 $ tb_b [11:0] $end
$var reg 12 % tb_zeta [11:0] $end
$scope module dut $end
$var wire 12 & a [11:0] $end
$var wire 12 ' b [11:0] $end
$var wire 12 ( zeta [11:0] $end
$var wire 12 ) t [11:0] $end
$var wire 12 * out_b [11:0] $end
$var wire 12 + out_a [11:0] $end
$scope module add_unit $end
$var wire 12 , a [11:0] $end
$var wire 13 - sum_sub_q [12:0] $end
$var wire 13 . sum_raw [12:0] $end
$var wire 12 / out [11:0] $end
$var wire 12 0 b [11:0] $end
$upscope $end
$scope module mult_unit $end
$var wire 12 1 a [11:0] $end
$var wire 12 2 b [11:0] $end
$var wire 28 3 t [27:0] $end
$var wire 12 4 res_raw [11:0] $end
$var wire 24 5 prod [23:0] $end
$var wire 12 6 out [11:0] $end
$var wire 16 7 m [15:0] $end
$var parameter 16 8 QINV $end
$upscope $end
$scope module sub_unit $end
$var wire 12 9 a [11:0] $end
$var wire 12 : b [11:0] $end
$var wire 12 ; out [11:0] $end
$var wire 13 < diff_raw [12:0] $end
$var wire 13 = diff_add_q [12:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1111001100000001 8
$end
#0
$dumpvars
b100101000001 =
b1110001000000 <
b100101000001 ;
b10000100100 :
b1100100 9
b1001110111110100 7
b10000100100 6
b111110100 5
b100100101 4
b100100101 3
b1010 2
b110010 1
b10000100100 0
b10010001000 /
b10010001000 .
b1011110000111 -
b1100100 ,
b10010001000 +
b100101000001 *
b10000100100 )
b1010 (
b110010 '
b1100100 &
b1010 %
b110010 $
b1100100 #
b10010001000 "
b100101000001 !
$end
#10000
