#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8b75513a50 .scope module, "alu_add" "alu_add" 2 3;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f8b755122f0_0 .net "rd", 31 0, L_0x7f8b75527e00;  1 drivers
o0x10a94d038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b75525cc0_0 .net "rs1", 31 0, o0x10a94d038;  0 drivers
o0x10a94d068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b75525d60_0 .net "rs2", 31 0, o0x10a94d068;  0 drivers
L_0x7f8b75527e00 .arith/sum 32, o0x10a94d038, o0x10a94d068;
S_0x7f8b75512ea0 .scope module, "alu_and" "alu_and" 2 90;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x10a94d158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x10a94d188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f8b75527f00 .functor AND 32, o0x10a94d158, o0x10a94d188, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x7f8b75525e60_0 .net "rd", 31 0, L_0x7f8b75527f00;  1 drivers
v0x7f8b75525f20_0 .net "rs1", 31 0, o0x10a94d158;  0 drivers
v0x7f8b75525fc0_0 .net "rs2", 31 0, o0x10a94d188;  0 drivers
S_0x7f8b75513f40 .scope module, "alu_or" "alu_or" 2 81;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x10a94d278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x10a94d2a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f8b75527fd0 .functor OR 32, o0x10a94d278, o0x10a94d2a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8b755260c0_0 .net "rd", 31 0, L_0x7f8b75527fd0;  1 drivers
v0x7f8b75526180_0 .net "rs1", 31 0, o0x10a94d278;  0 drivers
v0x7f8b75526220_0 .net "rs2", 31 0, o0x10a94d2a8;  0 drivers
S_0x7f8b75511fa0 .scope module, "alu_sll" "alu_sll" 2 21;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f8b75526320_0 .net "amount", 4 0, L_0x7f8b755280c0;  1 drivers
v0x7f8b755263e0_0 .net "rd", 31 0, L_0x7f8b755281a0;  1 drivers
o0x10a94d3c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b75526480_0 .net "rs1", 31 0, o0x10a94d3c8;  0 drivers
o0x10a94d3f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b75526530_0 .net "rs2", 31 0, o0x10a94d3f8;  0 drivers
L_0x7f8b755280c0 .part o0x10a94d3f8, 0, 5;
L_0x7f8b755281a0 .shift/l 32, o0x10a94d3c8, L_0x7f8b755280c0;
S_0x7f8b75503430 .scope module, "alu_slt" "alu_slt" 2 32;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x10a97e008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8b75526630_0 .net/2u *"_s0", 30 0, L_0x10a97e008;  1 drivers
v0x7f8b755266f0_0 .net *"_s2", 0 0, L_0x7f8b755282c0;  1 drivers
v0x7f8b75526790_0 .net "rd", 31 0, L_0x7f8b755283c0;  1 drivers
o0x10a94d548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b75526830_0 .net "rs1", 31 0, o0x10a94d548;  0 drivers
o0x10a94d578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b755268e0_0 .net "rs2", 31 0, o0x10a94d578;  0 drivers
L_0x7f8b755282c0 .cmp/gt.s 32, o0x10a94d578, o0x10a94d548;
L_0x7f8b755283c0 .concat [ 1 31 0 0], L_0x7f8b755282c0, L_0x10a97e008;
S_0x7f8b75504270 .scope module, "alu_sltu" "alu_sltu" 2 41;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x10a97e050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8b75526a00_0 .net/2u *"_s0", 30 0, L_0x10a97e050;  1 drivers
v0x7f8b75526ac0_0 .net *"_s2", 0 0, L_0x7f8b75528520;  1 drivers
v0x7f8b75526b60_0 .net "rd", 31 0, L_0x7f8b75528600;  1 drivers
o0x10a94d6c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b75526c00_0 .net "rs1", 31 0, o0x10a94d6c8;  0 drivers
o0x10a94d6f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b75526cb0_0 .net "rs2", 31 0, o0x10a94d6f8;  0 drivers
L_0x7f8b75528520 .cmp/gt 32, o0x10a94d6f8, o0x10a94d6c8;
L_0x7f8b75528600 .concat [ 1 31 0 0], L_0x7f8b75528520, L_0x10a97e050;
S_0x7f8b75508590 .scope module, "alu_sra_tb" "alu_sra_tb" 3 6;
 .timescale -8 -10;
v0x7f8b75527360_0 .var "clk", 0 0;
v0x7f8b75527410_0 .net "rd", 31 0, L_0x7f8b75528840;  1 drivers
v0x7f8b755274b0_0 .var "rs1", 31 0;
v0x7f8b75527580_0 .var "rs2", 31 0;
E_0x7f8b75526dd0 .event negedge, v0x7f8b75527360_0;
S_0x7f8b75526e20 .scope module, "specimen" "alu_sra" 3 11, 2 70 0, S_0x7f8b75508590;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f8b75527030_0 .net "amount", 4 0, L_0x7f8b75528760;  1 drivers
v0x7f8b755270f0_0 .net "rd", 31 0, L_0x7f8b75528840;  alias, 1 drivers
v0x7f8b755271a0_0 .net "rs1", 31 0, v0x7f8b755274b0_0;  1 drivers
v0x7f8b75527260_0 .net "rs2", 31 0, v0x7f8b75527580_0;  1 drivers
L_0x7f8b75528760 .part v0x7f8b75527580_0, 0, 5;
L_0x7f8b75528840 .shift/rs 32, v0x7f8b755274b0_0, L_0x7f8b75528760;
S_0x7f8b75505550 .scope module, "alu_srl" "alu_srl" 2 59;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f8b75527630_0 .net "amount", 4 0, L_0x7f8b755289a0;  1 drivers
v0x7f8b755276d0_0 .net "rd", 31 0, L_0x7f8b75528a40;  1 drivers
o0x10a94d998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b75527780_0 .net "rs1", 31 0, o0x10a94d998;  0 drivers
o0x10a94d9c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b75527840_0 .net "rs2", 31 0, o0x10a94d9c8;  0 drivers
L_0x7f8b755289a0 .part o0x10a94d9c8, 0, 5;
L_0x7f8b75528a40 .shift/r 32, o0x10a94d998, L_0x7f8b755289a0;
S_0x7f8b755024a0 .scope module, "alu_sub" "alu_sub" 2 12;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f8b75527940_0 .net "rd", 31 0, L_0x7f8b75528b20;  1 drivers
o0x10a94dab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b75527a00_0 .net "rs1", 31 0, o0x10a94dab8;  0 drivers
o0x10a94dae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b75527aa0_0 .net "rs2", 31 0, o0x10a94dae8;  0 drivers
L_0x7f8b75528b20 .arith/sub 32, o0x10a94dab8, o0x10a94dae8;
S_0x7f8b75501340 .scope module, "alu_xor" "alu_xor" 2 50;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x10a94dbd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x10a94dc08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f8b75528c20 .functor XOR 32, o0x10a94dbd8, o0x10a94dc08, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8b75527ba0_0 .net "rd", 31 0, L_0x7f8b75528c20;  1 drivers
v0x7f8b75527c60_0 .net "rs1", 31 0, o0x10a94dbd8;  0 drivers
v0x7f8b75527d00_0 .net "rs2", 31 0, o0x10a94dc08;  0 drivers
    .scope S_0x7f8b75508590;
T_0 ;
    %vpi_call 3 13 "$display", "--- alu_sra simulation..." {0 0 0};
    %vpi_call 3 14 "$dumpfile", "./testbench/alu_sra.dump" {0 0 0};
    %vpi_call 3 15 "$dumpvars" {0 0 0};
    %vpi_call 3 16 "$display", "--- clk = %-d", 32'sb00000000000000000000000000010100 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8b755274b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8b75527580_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b75527360_0, 0, 1;
    %delay 100, 0;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7f8b755274b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f8b75527580_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967294, 0, 32;
    %assign/vec4 v0x7f8b755274b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f8b75527580_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f8b755274b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f8b75527580_0, 0;
    %delay 2000, 0;
    %vpi_call 3 22 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f8b75508590;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0x7f8b75527360_0;
    %inv;
    %store/vec4 v0x7f8b75527360_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8b75508590;
T_2 ;
    %wait E_0x7f8b75526dd0;
    %vpi_call 3 28 "$display", "time= %d: rs1=%d | rs2=%d | rd=%d", $time, v0x7f8b755274b0_0, v0x7f8b75527580_0, v0x7f8b75527410_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./alu_function.v";
    "./testbench/alu_sra_tb.v";
