
*** Running vivado
    with args -log tlc_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tlc_top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tlc_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.410 ; gain = 87.992 ; free physical = 306724 ; free virtual = 343226
Command: synth_design -top tlc_top -part xc7a75tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 829635
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/software/xilinx-tools-2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.273 ; gain = 379.730 ; free physical = 304644 ; free virtual = 341143
Synthesis current peak Physical Memory [PSS] (MB): peak = 1917.078; parent = 1795.650; children = 121.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3686.027; parent = 2733.246; children = 952.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tlc_top' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc_top.sv:15]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/clk_divider.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/clk_divider.sv:3]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/timer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/timer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlc' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'tlc' (0#1) [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'okHost' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71820]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71820]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79972]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 9.920000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 54.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79972]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT1' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'PWRDWN' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
WARNING: [Synth 8-7023] instance 'mmcm0' of module 'MMCME2_BASE' has 18 connections declared, but only 6 given [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/OK_library/okLibrary.v:53]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'GND' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:39687]
INFO: [Synth 8-6155] done synthesizing module 'GND' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:39687]
INFO: [Synth 8-6157] synthesizing module 'VCC' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:135335]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:135335]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79043]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79043]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79005]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79005]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79085]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79085]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79043]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79043]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38844]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38844]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1497]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79005]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79005]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79005]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79005]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79043]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79043]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79085]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79085]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38648]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38648]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38492]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38492]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:128498]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:128498]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized0' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38648]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized0' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38648]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79085]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79085]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79085]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79085]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79131]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:36967]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:36967]
INFO: [Synth 8-6157] synthesizing module 'FDCE__parameterized0' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38492]
INFO: [Synth 8-6155] done synthesizing module 'FDCE__parameterized0' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38492]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized1' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38648]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized1' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'RAM128X1S' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123464]
INFO: [Synth 8-6155] done synthesizing module 'RAM128X1S' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123464]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123711]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123711]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized8' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized9' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized9' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized10' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized10' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized11' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized11' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized20' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized20' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized12' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized12' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized13' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized13' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized21' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized21' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized14' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized14' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized15' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized15' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized16' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized16' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized22' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized22' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized17' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized17' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized18' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized18' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized19' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized19' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized20' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized20' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized23' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized23' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized24' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized24' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized21' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized21' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79227]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1__parameterized0' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:128498]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1__parameterized0' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:128498]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized25' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized25' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized26' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized26' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized27' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized27' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized28' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized28' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized29' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized29' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized30' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized30' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized31' [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized31' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized32' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized33' (0#1) [/software/xilinx-tools-2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'dna' of module 'okHost' is unconnected for instance 'okHI' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc_top.sv:110]
WARNING: [Synth 8-7071] port 'dna_valid' of module 'okHost' is unconnected for instance 'okHI' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc_top.sv:110]
WARNING: [Synth 8-7023] instance 'okHI' of module 'okHost' has 9 connections declared, but only 7 given [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc_top.sv:110]
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element reset_road_reg was removed.  [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc.sv:33]
WARNING: [Synth 8-7129] Port okHE[112] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[111] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[110] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[109] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[108] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[107] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[106] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[105] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[104] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[103] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[102] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[101] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[100] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[99] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[98] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[97] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[96] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[95] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[94] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[93] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[92] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[91] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[90] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[89] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[88] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[87] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[86] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[85] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[84] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[83] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[82] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[81] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[80] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[79] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[78] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[77] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[76] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[75] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[74] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[73] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[72] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[71] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[70] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[69] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[68] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[67] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[66] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[65] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[64] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[63] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[62] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[61] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[60] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[59] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[58] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[57] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[56] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[55] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[54] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[53] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[52] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[51] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[50] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[49] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[48] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[47] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[46] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[45] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[43] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[42] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[31] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[30] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[29] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[28] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[27] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[26] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[25] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[24] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[23] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[22] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[21] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[20] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[19] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[18] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[17] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[16] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[15] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[14] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[13] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[12] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[11] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[10] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[9] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[8] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[7] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[6] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[5] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[4] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[3] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[2] in module okWireOut is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2822.211 ; gain = 472.668 ; free physical = 304554 ; free virtual = 341055
Synthesis current peak Physical Memory [PSS] (MB): peak = 1917.078; parent = 1795.650; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3774.996; parent = 2822.215; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2837.055 ; gain = 487.512 ; free physical = 304546 ; free virtual = 341047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1917.078; parent = 1795.650; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.840; parent = 2837.059; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2837.055 ; gain = 487.512 ; free physical = 304543 ; free virtual = 341044
Synthesis current peak Physical Memory [PSS] (MB): peak = 1917.078; parent = 1795.650; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.840; parent = 2837.059; children = 952.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2842.992 ; gain = 0.000 ; free physical = 304546 ; free virtual = 341046
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'sys_clkp'. [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'sys_clkp'. [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'sys_clkn'. [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'sys_clkn'. [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'sys_clkp'. [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'sys_clkp'. [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:98]
INFO: [Timing 38-2] Deriving generated clocks [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:99]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk'. [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:99]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:99]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks sys_clk]'. [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:99]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:99]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'la_inst/la_buf_inst*'. [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc:113]
Finished Parsing XDC File [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/tlc_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/constraints/XEM7310.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tlc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tlc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.805 ; gain = 0.000 ; free physical = 304393 ; free virtual = 340894
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2991.805 ; gain = 0.000 ; free physical = 304391 ; free virtual = 340892
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/software/xilinx-tools-2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303947 ; free virtual = 340450
Synthesis current peak Physical Memory [PSS] (MB): peak = 1917.078; parent = 1795.650; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303939 ; free virtual = 340442
Synthesis current peak Physical Memory [PSS] (MB): peak = 1917.078; parent = 1795.650; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303883 ; free virtual = 340386
Synthesis current peak Physical Memory [PSS] (MB): peak = 1917.078; parent = 1795.650; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303699 ; free virtual = 340203
Synthesis current peak Physical Memory [PSS] (MB): peak = 1917.078; parent = 1795.650; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (l008c72ad3b3ec61be52cde84a395c4fa_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (l317e0a6720f17cacca076a392154f6ab_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (la85eaf42c58af45585f858cdefb86492_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lf38b0951701b1c1d5bc7a746e996b3c6_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (okHI/iob_regs[16].regin0) is unused and will be removed from module tlc_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303501 ; free virtual = 340011
Synthesis current peak Physical Memory [PSS] (MB): peak = 1917.078; parent = 1795.650; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303489 ; free virtual = 340000
Synthesis current peak Physical Memory [PSS] (MB): peak = 2000.953; parent = 1879.807; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303463 ; free virtual = 339974
Synthesis current peak Physical Memory [PSS] (MB): peak = 2002.973; parent = 1881.826; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303419 ; free virtual = 339929
Synthesis current peak Physical Memory [PSS] (MB): peak = 2005.018; parent = 1883.877; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303223 ; free virtual = 339733
Synthesis current peak Physical Memory [PSS] (MB): peak = 2005.018; parent = 1883.877; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303221 ; free virtual = 339732
Synthesis current peak Physical Memory [PSS] (MB): peak = 2005.018; parent = 1883.877; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303212 ; free virtual = 339730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2005.018; parent = 1883.877; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303212 ; free virtual = 339725
Synthesis current peak Physical Memory [PSS] (MB): peak = 2005.018; parent = 1883.877; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303212 ; free virtual = 339725
Synthesis current peak Physical Memory [PSS] (MB): peak = 2005.018; parent = 1883.877; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303212 ; free virtual = 339724
Synthesis current peak Physical Memory [PSS] (MB): peak = 2005.018; parent = 1883.877; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |    58|
|3     |DNA_PORT    |     1|
|4     |LUT1        |    59|
|5     |LUT2        |    82|
|6     |LUT3        |    69|
|7     |LUT4        |   316|
|8     |LUT5        |   108|
|9     |LUT6        |   495|
|11    |MMCME2_BASE |     1|
|12    |RAM128X1S   |     8|
|13    |RAM32M      |     4|
|14    |RAMB18E1    |     2|
|16    |RAMB36E1    |     1|
|17    |FDCE        |   159|
|18    |FDPE        |    37|
|19    |FDRE        |   602|
|20    |FDSE        |     5|
|21    |IBUF        |     4|
|22    |IBUFG       |     1|
|23    |IOBUF       |    33|
|24    |OBUF        |     3|
|25    |OBUFT       |     8|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303200 ; free virtual = 339712
Synthesis current peak Physical Memory [PSS] (MB): peak = 2005.018; parent = 1883.877; children = 121.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.574; parent = 2959.793; children = 952.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 918 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2991.805 ; gain = 487.512 ; free physical = 303260 ; free virtual = 339773
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2991.805 ; gain = 642.262 ; free physical = 303261 ; free virtual = 339773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2991.805 ; gain = 0.000 ; free physical = 303384 ; free virtual = 339897
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.805 ; gain = 0.000 ; free physical = 303332 ; free virtual = 339849
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Synth Design complete, checksum: 24ed3fe
INFO: [Common 17-83] Releasing license: Synthesis
225 Infos, 231 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2991.805 ; gain = 992.395 ; free physical = 303490 ; free virtual = 340007
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/khyang/harvard/cs1410_lab/lab3/lab3_server/CS1410_lab3.runs/synth_1/tlc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tlc_top_utilization_synth.rpt -pb tlc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 00:19:11 2025...
