#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr  4 23:46:19 2023
# Process ID: 327401
# Current directory: /home/guest/Documents/vlsi_2/time/cur/dilithium2/crypto_sign/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/crypto_sign/xsim_script.tcl}
# Log file: /home/guest/Documents/vlsi_2/time/cur/dilithium2/crypto_sign/solution1/sim/verilog/xsim.log
# Journal file: /home/guest/Documents/vlsi_2/time/cur/dilithium2/crypto_sign/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/crypto_sign/xsim_script.tcl
# xsim {crypto_sign} -autoloadwcfg -tclbatch {crypto_sign.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source crypto_sign.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "25000000"
// RTL Simulation : 1 / 2 [n/a] @ "3294635000000"
// RTL Simulation : 2 / 2 [n/a] @ "5443055000000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5443095 us : File "/home/guest/Documents/vlsi_2/time/cur/dilithium2/crypto_sign/solution1/sim/verilog/crypto_sign.autotb.v" Line 499
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:03:52 . Memory (MB): peak = 1455.105 ; gain = 0.000 ; free physical = 4966 ; free virtual = 11659
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr  4 23:50:21 2023...
