/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/fifo_generator_v13_0_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap fifo_generator_v13_0_6 /home/feilong/Storages/fpga/000_vivado_sim_linux32/fifo_generator_v13_0_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work fifo_generator_v13_0_6 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/fifo_generator_v13_0_6/.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.lin64.cmf
