// Seed: 3558343548
module module_0 ();
  wand id_1 = -1;
  assign module_2.id_0 = 0;
endmodule
module module_1;
  wire id_1, id_2, id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  supply0 id_4;
  assign id_4 = 1;
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri1  id_1,
    output logic id_2,
    input  wire  id_3,
    output tri0  id_4
    , id_6
);
  always @(posedge 1 or posedge id_1) begin : LABEL_0
    $unsigned(51);
    ;
    id_2 <= id_3;
  end
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_1 = 32'd72
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire _id_1;
  string id_7 = "";
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
