<pre>name: define-directive
description: Define and undef checks
should_fail: 0
tags: 5.6.4
files: <a href="../../../tests/chapter-5/5.6.4--compiler-directives-define.sv" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-define.sv</a>
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../tests/chapter-5/5.6.4--compiler-directives-define.sv" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-define.sv</a>:22: Unimplemented compiler directive or undefined macro `undefineall.
</pre>