<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<title>Gengjie Chen @ CUHK-CSE</title>
<meta name="keywords" content="Gengjie Chen" />
<link rel="shortcut icon" href="img/logo-cuhk2.png" />
<!-- Global site tag (gtag.js) - Google Analytics -->
<script async src="https://www.googletagmanager.com/gtag/js?id=UA-109128119-1"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());
  gtag('config', 'UA-109128119-1');
</script>
</head>
<body>
<div id="layout-content">
<p><img src="./img/gengjie.jpg" width=200px align="right"/></p>
<h1>Gengjie Chen</h1>
<p><b>Ph.D. Candidate</b></p>
<p><a href="https://www.cse.cuhk.edu.hk">Department of Computer Science and Engineering</a><br />
<a href="https://www.cuhk.edu.hk">The Chinese University of Hong Kong</a><br /></p>
<p>Office: Room 913, Ho Sin Hang Engineering Building<br />
Email: gjchen AT cse.cuhk.edu.hk<br /></p>
<a href="https://dblp.uni-trier.de/pers/hd/c/Chen:Gengjie"><img src="./img/logo-dblp.png"  height="30px"></a>
<a href="https://scholar.google.com/citations?user=blVJ7usAAAAJ"><img src="./img/logo-scholar.png"  height="30px"></a>
<a href="https://github.com/chengengjie"><img src="./img/logo-github.png"  height="30px"></a>
<a href="https://www.linkedin.com/in/gengjie-chen-4b79b2a9/"><img src="./img/logo-linkedin.png"  height="30px"></a>
<h2>Biography</h2>
<p>I am currently a third-year Ph.D. student in the <a href="https://www.cse.cuhk.edu.hk">Department of Computer Science and Engineering</a> of <a href="https://www.cuhk.edu.hk">The Chinese University of Hong Kong (CUHK)</a>, supervised by Prof. <a href="http://www.cse.cuhk.edu.hk/~fyyoung/">Evangeline F.Y. Young</a>. Before that, I obtained my bachelor degree in the Department of Electronic and Communication Engineering from <a href="http://www.sysu.edu.cn/2012/en/index.htm">Sun Yat-sen University (SYSU)</a> in 2015.</p>
<p>My research interest includes combinatorial optimization and electronic design automation.</p>
<h2>Honors</h2>
<ul>
<li><p><a href="http://ieee-ceda.org/awards/william-j-mccalla-iccad-best-paper-award">ICCAD Best Paper Award</a> in 2017</p>
</li>
<li><p><a href="https://cerg1.ugc.edu.hk/hkpfs/index.html">Hong Kong Ph.D. Fellowship</a> since 2015</p>
</li>
<li><p>SYSU Excellent Graduate in 2015</p>
</li>
<li><p>National Scholarship in 2014</p>
</li>
<li><p>Globalink Research Internship Award in 2014</p>
</li>
<li><p>1st-Class Prize of David Sin Excellent Undergraduate Overseas Study Scholarship in 2014</p>
</li>
</ul>
<h3>Contest Awards</h3>
<ul>
<li><p>2rd Place at <a href="http://www.ispd.cc/contests/18/">ISPD 2018 Contest</a> on &ldquo;Initial Detailed Routing&rdquo;</p>
</li>
<li><p>3rd Place at <a href="http://www.ispd.cc/contests/17/">ISPD 2017 Contest</a> on &ldquo;Clock-Aware FPGA Placement&rdquo;</p>
</li>
<li><p>1st Place at <a href="http://cad-contest-2016.el.cycu.edu.tw/CAD-contest-at-ICCAD2016/">ICCAD 2016 Contest</a> on &ldquo;Non-Exact Projective NPNP Boolean Matching&rdquo;</p>
</li>
<li><p>2nd Place at <a href="http://www.ispd.cc/contests/16/">ISPD 2016 Contest</a> on &ldquo;Routability-Driven FPGA Placement&rdquo;</p>
</li>
<li><p>1st Place at <a href="http://cad-contest.el.cycu.edu.tw/CAD-contest-at-ICCAD2015/">ICCAD 2015 Contest</a> on &ldquo;3D Interlayer Cooling Optimized Network&rdquo;</p>
</li>
<li><p>2nd-Class Prize in National Undergraduate Electronic Design Contest in 2013</p>
</li>
</ul>
<h2>Publications</h2>
<h3>Journal Paper</h3>
<ul>
<li><p>[J1] <b>Gengjie Chen</b>, Chak-Wa Pui, Wing-Kai Chow, Ka-Chun Lam, Jian Kuang, Evangeline F. Y. Young and Bei Yu, 
<a href="https://doi.org/10.1109/TCAD.2017.2778058">&ldquo;RippleFPGA: Routability-Driven Simultaneous Packing and Placement for Modern FPGAs&rdquo;</a>, 
accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>).</p>
</li>
</ul>
<h3>Conference Papers</h3>
<ul>
<li><p>[C7] Haocheng Li, Wing-Kai Chow, <b>Gengjie Chen</b>, Evangeline F.Y. Young, Bei Yu, 
Routability-Driven and Fence-Aware Legalization for Mixed-Cell-Height Circuits, 
ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, CA, USA, June 24–28, 2018.</p>
</li>
</ul>
<ul>
<li><p>[C6] Chak-Wa Pui, Peishan Tu, Haocheng Li, <b>Gengjie Chen</b>, Evangeline F.Y. Young, 
A Two-Step Search Engine For Large Scale Boolean Matching Under NP3 Equivalence, 
IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC</b>), Jeju Island, Korea, Jan. 22-25, 2018.</p>
</li>
</ul>
<ul>
<li><p>[C5] <b>Gengjie Chen</b>, Peishan Tu, Evangeline F.Y. Young.
<a href="https://doi.org/10.1109/ICCAD.2017.8203828">&ldquo;SALT: Provably Good Routing Topology by a Novel Steiner Shallow-Light Tree Algorithm&rdquo;</a>,
IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Irvine, CA, USA, Nov. 13-16, 2017.
<b><font color="red">(Best Paper Award)</font></b></p>
</li>
</ul>
<ul>
<li><p>[C4] Chak-Wa Pui, <b>Gengjie Chen</b>, Yuzhe Ma, Evangeline F.Y. Young, Bei Yu, 
<a href="https://doi.org/10.1109/ICCAD.2017.8203880">&ldquo;Clock-Aware UltraScale FPGA Placement with Machine Learning Routability Prediction&rdquo;</a>, 
IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Irvine, CA, USA, Nov. 13-16, 2017.</p>
</li>
</ul>
<ul>
<li><p>[C3] <b>Gengjie Chen</b>, Jian Kuang, Zhiliang Zeng, Hang Zhang, Evangeline F.Y. Young, and Bei Yu, 
<a href="https://doi.org/10.1145/3061639.3062285">&ldquo;Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design&rdquo;</a>, 
ACM/IEEE Design Automation Conference (<b>DAC</b>), Austin, TX, USA, June 18–22, 2017.</p>
</li>
</ul>
<ul>
<li><p>[C2] Chak-Wa Pui, <b>Gengjie Chen</b>, Wing-Kai Chow, Jian Kuang, Ka-Chun Lam, Peishan Tu, Hang Zhang, Evangeline F.Y. Young, Bei Yu, 
<a href="http://doi.org/10.1145/2966986.2980084">&ldquo;RippleFPGA: A Routability-Driven Placement for Large-Scale Heterogeneous FPGAs&rdquo;</a>, 
IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Austin, TX, USA, Nov. 7-10, 2016.</p>
</li>
</ul>
<ul>
<li><p>[C1] <b>Gengjie Chen</b>, Pierre-Luc St-Charles, Wassim Bouachir, Guillaume-Alexandre Bilodeau, and Robert Bergevin, 
<a href="https://doi.org/10.1109/ICIP.2015.7351162">&ldquo;Reproducible Evaluation of Pan-Tilt-Zoom Tracking&rdquo;</a>, 
IEEE International Conference on Image Processing (<b>ICIP</b>), Quebec City, QC, Canada, Sep. 27-30, 2015.</p>
</li>
</ul>
<h2>Experiences</h2>
<p>Software Engineer Intern | <a href="https://www.cadence.com/">Cadence</a></p>
<ul>
<li><p>On register clustering for high-performance multi-tap clock</p>
</li>
<li><p>May - Sep. 2017, Austin, TX, USA</p>
</li>
</ul>
<p>Software Engineer Intern | <a href="https://www.synopsys.com/">Synopsys</a></p>
<ul>
<li><p>On buffer calibration for clock tree synthesis</p>
</li>
<li><p>June - Sep. 2016, Mountain View, CA, USA</p>
</li>
</ul>
<p>Research Intern | <a href="https://www.polymtl.ca/en">École Polytechnique de Montréal</a></p>
<ul>
<li><p>On reproducible evaluation of pan-tilt-zoom tracking</p>
</li>
<li><p>Supervised by <a href="https://www.polymtl.ca/recherche/rc/en/professeurs/details.php?NoProf=295">Guillaume-Alexandre Bilodeau</a></p>
</li>
<li><p>Funded by <a href="https://www.mitacs.ca/">Canada's MITACS</a> and <a href="https://en.csc.edu.cn/">China Scholarship Council</a></p>
</li>
<li><p>June - Aug. 2014, Montreal, QC, Canada</p>
</li>
</ul>
<p>Exchange Student | <a href="http://www.nsysu.edu.tw/bin/home.php?Lang=en">Nation Sun Yat-sen University</a></p>
<ul>
<li><p>Supported by 1st-Class Prize of David Sin Excellent Undergraduate Overseas Study Scholarship</p>
</li>
<li><p>Feb. - June 2014, Kaohsiung, Taiwan</p>
</li>
</ul>
<h2>Teaching</h2>
<ul>
<li><p>CSCI2510 Computer Organization (2017 Fall &amp; 2015 Fall)</p>
</li>
<li><p>CENG2010 Digital Logic Design Laboratory (2017 Spring)</p>
</li>
<li><p>CSCI2100 Data Structures (2016 Fall)</p>
</li>
<li><p>CSCI2520 Data Structures and Applications (2016 Spring)</p>
</li>
</ul>
<!-- Start of StatCounter Code for Default Guide -->
<script type="text/javascript">
var sc_project=11492685; 
var sc_invisible=0; 
var sc_security="16864fb6"; 
var scJsHost = (("https:" == document.location.protocol) ?
"https://secure." : "http://www.");
document.write("<sc"+"ript type='text/javascript' src='" +
scJsHost+
"statcounter.com/counter/counter.js'></"+"script>");
</script>
<noscript><div class="statcounter"><a title="Web Analytics"
href="http://statcounter.com/" target="_blank"><img
class="statcounter"
src="//c.statcounter.com/11492685/0/16864fb6/0/" alt="Web
Analytics"></a></div></noscript>
<!-- End of StatCounter Code for Default Guide -->
</div>
</body>
</html>
