

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Sat Dec 28 18:43:55 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1592|  12568|  1592|  12568|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1589|  12565|        26|          4|          1| 392 ~ 3136 |    yes   |
        +----------+------+-------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 4, D = 26, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 29 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 3 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 30 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 31 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_42 = trunc i5 %output_height_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 33 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %empty_42 to i8" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 34 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i4 %empty to i8" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 35 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.34ns)   --->   "%mul_ln9 = mul i8 %zext_ln9, %zext_ln9_1" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 36 'mul' 'mul_ln9' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 37 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 38 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 39 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i5 %output_width_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 40 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i5 %output_height_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 41 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i6 %input_width_read to i7" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 42 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %input_height_read to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 43 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln28_1_cast4 = zext i7 %sext_ln9_2 to i14" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 44 'zext' 'zext_ln28_1_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i6 %sext_ln9_1 to i8" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 45 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln34_1_cast = zext i6 %sext_ln9 to i12" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 46 'zext' 'zext_ln34_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_43 = trunc i6 %output_depth_read to i5" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 47 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i5 %empty_43 to i13" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 48 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i8 %mul_ln9 to i13" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 49 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (4.17ns)   --->   "%mul_ln9_1 = mul i13 %zext_ln9_2, %zext_ln9_3" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 50 'mul' 'mul_ln9_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %empty, 0" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 51 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.66ns)   --->   "br label %.preheader7" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.66>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i13 [ 0, %0 ], [ %add_ln18, %hls_label_0 ]" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 53 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln18, %hls_label_0 ]" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 54 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln19_1, %hls_label_0 ]" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 55 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %out_d_0 to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 56 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.74ns)   --->   "%mul_ln28 = mul i9 %zext_ln28_1, %zext_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 57 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (2.09ns)   --->   "%icmp_ln18 = icmp eq i13 %indvar_flatten39, %mul_ln9_1" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 58 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 59 'add' 'out_d' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp eq i8 %indvar_flatten, %mul_ln9" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 60 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.91ns)   --->   "%add_ln19_1 = add i8 %indvar_flatten, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 61 'add' 'add_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %0 ], [ %select_ln19, %hls_label_0 ]" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 62 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.02ns)   --->   "%select_ln34 = select i1 %icmp_ln19, i4 0, i4 %out_h_0" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 63 'select' 'select_ln34' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i5 %out_d to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 64 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (3.74ns)   --->   "%mul_ln28_1 = mul i9 %zext_ln28_4, %zext_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 65 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln18)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %hls_label_0 ]"   --->   Operation 66 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.30ns)   --->   "%icmp_ln20_1 = icmp eq i4 %out_w_0, %empty" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 67 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln18 & !icmp_ln19)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.73ns)   --->   "%out_h = add i4 %select_ln34, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 68 'add' 'out_h' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i5 %shl_ln to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 70 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %zext_ln28_3, %mul_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 71 'add' 'tmp_0_0' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.67ns)   --->   "%add_ln18 = add i13 %indvar_flatten39, 1" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 72 'add' 'add_ln18' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln34_8 = select i1 %icmp_ln19, i9 %mul_ln28_1, i9 %mul_ln28" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 73 'select' 'select_ln34_8' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.99ns)   --->   "%select_ln34_12 = select i1 %icmp_ln19, i1 %icmp_ln20, i1 %icmp_ln20_1" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 74 'select' 'select_ln34_12' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.21ns)   --->   "%select_ln18 = select i1 %icmp_ln19, i5 %out_d, i5 %out_d_0" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 75 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%shl_ln28_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 76 'bitconcatenate' 'shl_ln28_mid1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%zext_ln28_13 = zext i5 %shl_ln28_mid1 to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 77 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln28_13, %select_ln34_8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 78 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.24ns)   --->   "%select_ln19_1 = select i1 %icmp_ln19, i8 1, i8 %add_ln19_1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 79 'select' 'select_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.02>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_1)   --->   "%select_ln34_10 = select i1 %icmp_ln19, i9 %mul_ln28_1, i9 %tmp_0_0" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 80 'select' 'select_ln34_10' <Predicate = (!icmp_ln18 & !select_ln34_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28_1 = or i1 %select_ln34_12, %icmp_ln19" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 81 'or' 'or_ln28_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %or_ln28_1, i4 0, i4 %out_w_0" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 82 'select' 'select_ln28' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %select_ln34_12, i9 %tmp_0_0_mid1, i9 %select_ln34_10" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 83 'select' 'select_ln28_1' <Predicate = (!icmp_ln18)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (1.02ns)   --->   "%select_ln19 = select i1 %select_ln34_12, i4 %out_h, i4 %select_ln34" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 84 'select' 'select_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.35>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i9 %select_ln28_1 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 85 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (4.35ns)   --->   "%mul_ln28_2 = mul i14 %zext_ln28_1_cast4, %zext_ln28_14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 86 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln18)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (1.73ns)   --->   "%out_w = add i4 %select_ln28, 1" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 87 'add' 'out_w' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.81>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln28_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln28, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 88 'bitconcatenate' 'shl_ln28_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i5 %shl_ln28_1 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 89 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.81ns)   --->   "%add_ln28 = add i14 %mul_ln28_2, %zext_ln28_7" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 90 'add' 'add_ln28' <Predicate = (!icmp_ln18)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln28 = or i5 %shl_ln28_1, 1" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 91 'or' 'or_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i5 %or_ln28 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 92 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.81ns)   --->   "%add_ln28_1 = add i14 %mul_ln28_2, %zext_ln28_9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 93 'add' 'add_ln28_1' <Predicate = (!icmp_ln18)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.68>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i14 %add_ln28 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 94 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 95 'getelementptr' 'input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 96 [3/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 96 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i14 %add_ln28_1 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 97 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_10" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 98 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 99 [3/3] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 99 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 11 <SV = 10> <Delay = 1.68>
ST_11 : Operation 100 [2/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 100 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 101 [2/3] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 101 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 12 <SV = 11> <Delay = 1.82>
ST_12 : Operation 102 [1/1] (1.82ns)   --->   "%add_ln28_4 = add i9 %select_ln28_1, 1" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 102 'add' 'add_ln28_4' <Predicate = (!icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 103 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 104 [1/3] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 104 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 13 <SV = 12> <Delay = 4.35>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i9 %add_ln28_4 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 105 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (4.35ns)   --->   "%mul_ln28_3 = mul i14 %zext_ln28_1_cast4, %zext_ln28_15" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 106 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln18)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (2.42ns)   --->   "%icmp_ln29 = icmp slt i16 %input_load, %input_load_1" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 107 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln18)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.81>
ST_14 : Operation 108 [1/1] (0.70ns)   --->   "%select_ln29 = select i1 %icmp_ln29, i14 %add_ln28_1, i14 %add_ln28" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 108 'select' 'select_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (1.81ns)   --->   "%add_ln28_2 = add i14 %mul_ln28_3, %zext_ln28_7" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 109 'add' 'add_ln28_2' <Predicate = (!icmp_ln18)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (1.81ns)   --->   "%add_ln28_3 = add i14 %mul_ln28_3, %zext_ln28_9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 110 'add' 'add_ln28_3' <Predicate = (!icmp_ln18)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.68>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i14 %select_ln29 to i64" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 111 'zext' 'zext_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 112 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 113 [3/3] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 113 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i14 %add_ln28_2 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 114 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_11" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 115 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 116 [3/3] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 116 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 16 <SV = 15> <Delay = 1.68>
ST_16 : Operation 117 [2/3] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 117 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_16 : Operation 118 [2/3] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 118 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 17 <SV = 16> <Delay = 1.68>
ST_17 : Operation 119 [1/3] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 119 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_17 : Operation 120 [1/3] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 120 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 18 <SV = 17> <Delay = 2.42>
ST_18 : Operation 121 [1/1] (2.42ns)   --->   "%icmp_ln29_1 = icmp slt i16 %input_load_2, %input_load_3" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 121 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.70>
ST_19 : Operation 122 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln29_1, i14 %add_ln28_2, i14 %select_ln29" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 122 'select' 'select_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.68>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i14 %select_ln29_1 to i64" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 123 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_19" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 124 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 125 [3/3] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 125 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i14 %add_ln28_3 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 126 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_12" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 127 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 128 [3/3] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 128 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 21 <SV = 20> <Delay = 3.78>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln34_8 = zext i5 %out_d to i8" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 129 'zext' 'zext_ln34_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (3.78ns)   --->   "%mul_ln34_1 = mul i8 %zext_ln34_8, %zext_ln34" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 130 'mul' 'mul_ln34_1' <Predicate = (!icmp_ln18)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [2/3] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 131 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_21 : Operation 132 [2/3] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 132 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 22 <SV = 21> <Delay = 1.68>
ST_22 : Operation 133 [1/3] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 133 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_22 : Operation 134 [1/3] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 134 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 23 <SV = 22> <Delay = 3.78>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln34_7 = zext i5 %out_d_0 to i8" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 135 'zext' 'zext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (3.78ns)   --->   "%mul_ln34 = mul i8 %zext_ln34_7, %zext_ln34" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 136 'mul' 'mul_ln34' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (2.42ns)   --->   "%icmp_ln29_2 = icmp slt i16 %input_load_4, %input_load_5" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 137 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.91>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i4 %out_h_0 to i8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 138 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln19 & !select_ln34_12)> <Delay = 0.00>
ST_24 : Operation 139 [1/1] (1.91ns)   --->   "%tmp2 = add i8 %zext_ln28_2, %mul_ln34" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 139 'add' 'tmp2' <Predicate = (!icmp_ln19 & !select_ln34_12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %1, label %hls_label_0" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%select_ln34_9 = select i1 %icmp_ln19, i8 %mul_ln34_1, i8 %mul_ln34" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 141 'select' 'select_ln34_9' <Predicate = (!icmp_ln18 & select_ln34_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%zext_ln28_6 = zext i4 %out_h to i8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 142 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln18 & select_ln34_12)> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp2_mid1 = add i8 %zext_ln28_6, %select_ln34_9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 143 'add' 'tmp2_mid1' <Predicate = (!icmp_ln18 & select_ln34_12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 144 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln29_2, i14 %add_ln28_3, i14 %select_ln29_1" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 144 'select' 'select_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.68>
ST_25 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_2)   --->   "%select_ln34_11 = select i1 %icmp_ln19, i8 %mul_ln34_1, i8 %tmp2" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 145 'select' 'select_ln34_11' <Predicate = (!icmp_ln18 & !select_ln34_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 146 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %select_ln34_12, i8 %tmp2_mid1, i8 %select_ln34_11" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 146 'select' 'select_ln28_2' <Predicate = (!icmp_ln18)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i14 %select_ln29_2 to i64" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 147 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_20" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 148 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 149 [3/3] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 149 'load' 'input_load_6' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 26 <SV = 25> <Delay = 6.38>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i8 %select_ln28_2 to i12" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 150 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (3.36ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln28_4 = mul i12 %zext_ln34_1_cast, %zext_ln28_16" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 151 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln18)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i4 %select_ln28 to i12" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 152 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 153 [2/3] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 153 'load' 'input_load_6' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_26 : Operation 154 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln34 = add i12 %zext_ln28_5, %mul_ln28_4" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 154 'add' 'add_ln34' <Predicate = (!icmp_ln18)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 1.68>
ST_27 : Operation 155 [1/3] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 155 'load' 'input_load_6' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 28 <SV = 27> <Delay = 1.68>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 3136, i64 0)"   --->   Operation 156 'speclooptripcount' 'empty_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 157 'specregionbegin' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 158 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i12 %add_ln34 to i64" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 159 'zext' 'zext_ln34_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34_9" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 160 'getelementptr' 'output_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 161 [1/1] (1.68ns)   --->   "store i16 %input_load_6, i16* %output_addr, align 2" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 161 'store' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [../layers_c/max_pooling2d.cpp:35]   --->   Operation 162 'specregionend' 'empty_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader7" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 163 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 29 <SV = 24> <Delay = 0.00>
ST_29 : Operation 164 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 164 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 6ns.

 <State 1>: 2.34ns
The critical path consists of the following:
	wire read on port 'output_width' (../layers_c/max_pooling2d.cpp:9) [8]  (0 ns)
	'mul' operation ('mul_ln9', ../layers_c/max_pooling2d.cpp:9) [25]  (2.34 ns)

 <State 2>: 4.17ns
The critical path consists of the following:
	wire read on port 'output_depth' (../layers_c/max_pooling2d.cpp:9) [10]  (0 ns)
	'mul' operation ('mul_ln9_1', ../layers_c/max_pooling2d.cpp:9) [28]  (4.17 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'phi' operation ('out_d_0', ../layers_c/max_pooling2d.cpp:18) with incoming values : ('select_ln18', ../layers_c/max_pooling2d.cpp:18) [33]  (0 ns)
	'mul' operation ('mul_ln28', ../layers_c/max_pooling2d.cpp:28) [39]  (3.74 ns)

 <State 4>: 3.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_1', ../layers_c/max_pooling2d.cpp:28) [56]  (3.74 ns)

 <State 5>: 1.74ns
The critical path consists of the following:
	'add' operation ('out_h', ../layers_c/max_pooling2d.cpp:19) [65]  (1.74 ns)

 <State 6>: 1.82ns
The critical path consists of the following:
	'add' operation ('tmp_0_0', ../layers_c/max_pooling2d.cpp:28) [44]  (1.82 ns)

 <State 7>: 1.02ns
The critical path consists of the following:
	'or' operation ('or_ln28_1', ../layers_c/max_pooling2d.cpp:28) [66]  (0 ns)
	'select' operation ('select_ln28', ../layers_c/max_pooling2d.cpp:28) [67]  (1.02 ns)

 <State 8>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_2', ../layers_c/max_pooling2d.cpp:28) [74]  (4.35 ns)

 <State 9>: 1.81ns
The critical path consists of the following:
	'add' operation ('add_ln28', ../layers_c/max_pooling2d.cpp:28) [88]  (1.81 ns)

 <State 10>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr', ../layers_c/max_pooling2d.cpp:28) [90]  (0 ns)
	'load' operation ('input_load', ../layers_c/max_pooling2d.cpp:28) on array 'input_r' [91]  (1.68 ns)

 <State 11>: 1.68ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/max_pooling2d.cpp:28) on array 'input_r' [91]  (1.68 ns)

 <State 12>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln28_4', ../layers_c/max_pooling2d.cpp:28) [75]  (1.82 ns)

 <State 13>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_3', ../layers_c/max_pooling2d.cpp:28) [77]  (4.35 ns)

 <State 14>: 1.81ns
The critical path consists of the following:
	'add' operation ('add_ln28_2', ../layers_c/max_pooling2d.cpp:28) [103]  (1.81 ns)

 <State 15>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr_2', ../layers_c/max_pooling2d.cpp:28) [101]  (0 ns)
	'load' operation ('input_load_2', ../layers_c/max_pooling2d.cpp:29) on array 'input_r' [102]  (1.68 ns)

 <State 16>: 1.68ns
The critical path consists of the following:
	'load' operation ('input_load_2', ../layers_c/max_pooling2d.cpp:29) on array 'input_r' [102]  (1.68 ns)

 <State 17>: 1.68ns
The critical path consists of the following:
	'load' operation ('input_load_2', ../layers_c/max_pooling2d.cpp:29) on array 'input_r' [102]  (1.68 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln29_1', ../layers_c/max_pooling2d.cpp:29) [107]  (2.43 ns)

 <State 19>: 0.702ns
The critical path consists of the following:
	'select' operation ('select_ln29_1', ../layers_c/max_pooling2d.cpp:29) [108]  (0.702 ns)

 <State 20>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr_4', ../layers_c/max_pooling2d.cpp:28) [110]  (0 ns)
	'load' operation ('input_load_4', ../layers_c/max_pooling2d.cpp:29) on array 'input_r' [111]  (1.68 ns)

 <State 21>: 3.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln34_1', ../layers_c/max_pooling2d.cpp:34) [58]  (3.78 ns)

 <State 22>: 1.68ns
The critical path consists of the following:
	'load' operation ('input_load_4', ../layers_c/max_pooling2d.cpp:29) on array 'input_r' [111]  (1.68 ns)

 <State 23>: 3.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln34', ../layers_c/max_pooling2d.cpp:34) [40]  (3.78 ns)

 <State 24>: 1.92ns
The critical path consists of the following:
	'add' operation ('tmp2', ../layers_c/max_pooling2d.cpp:28) [45]  (1.92 ns)

 <State 25>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr_6', ../layers_c/max_pooling2d.cpp:28) [119]  (0 ns)
	'load' operation ('input_load_6', ../layers_c/max_pooling2d.cpp:29) on array 'input_r' [120]  (1.68 ns)

 <State 26>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[121] ('mul_ln28_4', ../layers_c/max_pooling2d.cpp:28) [81]  (3.36 ns)
	'add' operation of DSP[121] ('add_ln34', ../layers_c/max_pooling2d.cpp:34) [121]  (3.02 ns)

 <State 27>: 1.68ns
The critical path consists of the following:
	'load' operation ('input_load_6', ../layers_c/max_pooling2d.cpp:29) on array 'input_r' [120]  (1.68 ns)

 <State 28>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', ../layers_c/max_pooling2d.cpp:34) [123]  (0 ns)
	'store' operation ('store_ln34', ../layers_c/max_pooling2d.cpp:34) of variable 'input_load_6', ../layers_c/max_pooling2d.cpp:29 on array 'output_r' [124]  (1.68 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
