{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562092294423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562092294426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 20:31:34 2019 " "Processing started: Tue Jul 02 20:31:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562092294426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092294426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDMatrixFPGA -c LEDMatrixFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off LEDMatrixFPGA -c LEDMatrixFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092294426 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ScreenBuffer.qip " "Tcl Script File ScreenBuffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ScreenBuffer.qip " "set_global_assignment -name QIP_FILE ScreenBuffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562092294519 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1562092294519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562092294704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562092294704 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDMatrixFPGA.v(167) " "Verilog HDL information at LEDMatrixFPGA.v(167): always construct contains both blocking and non-blocking assignments" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1562092301891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrixfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file ledmatrixfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDMatrixFPGA " "Found entity 1: LEDMatrixFPGA" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downclocker.v 1 1 " "Found 1 design units, including 1 entities, in source file downclocker.v" { { "Info" "ISGN_ENTITY_NAME" "1 Downclocker " "Found entity 1: Downclocker" {  } { { "Downclocker.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Downclocker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MatrixPresenter.v(88) " "Verilog HDL information at MatrixPresenter.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1562092301894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixpresenter.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixpresenter.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrixPresenter " "Found entity 1: matrixPresenter" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll1 " "Found entity 1: Pll1" {  } { { "Pll1.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_SRAM " "Found entity 1: PLL_SRAM" {  } { { "PLL_SRAM.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301898 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frameBuffer.v(185) " "Verilog HDL information at frameBuffer.v(185): always construct contains both blocking and non-blocking assignments" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 185 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1562092301900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 frameBuffer " "Found entity 1: frameBuffer" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_row_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_row_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MATRIX_ROW_BUFFER " "Found entity 1: MATRIX_ROW_BUFFER" {  } { { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2chandler.v 2 2 " "Found 2 design units, including 2 entities, in source file a2chandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 A2CHandler " "Found entity 1: A2CHandler" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301904 ""} { "Info" "ISGN_ENTITY_NAME" "2 PushButton_Debouncer " "Found entity 2: PushButton_Debouncer" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_a2c.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_a2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_A2C " "Found entity 1: FIFO_A2C" {  } { { "FIFO_A2C.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_row_buffer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_row_buffer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MATRIX_ROW_BUFFER_2 " "Found entity 1: MATRIX_ROW_BUFFER_2" {  } { { "MATRIX_ROW_BUFFER_2.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301907 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mediaDataGatherer.v(126) " "Verilog HDL information at mediaDataGatherer.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1562092301908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mediadatagatherer.v 1 1 " "Found 1 design units, including 1 entities, in source file mediadatagatherer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mediaDataGatherer " "Found entity 1: mediaDataGatherer" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiverowbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file receiverowbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReceiveRowBuffer " "Found entity 1: ReceiveRowBuffer" {  } { { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rawrowbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file rawrowbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 RawRowBuffer " "Found entity 1: RawRowBuffer" {  } { { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092301912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092301912 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk50 MatrixPresenter.v(31) " "Verilog HDL Implicit Net warning at MatrixPresenter.v(31): created implicit net for \"clk50\"" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092301912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LEDMatrixFPGA " "Elaborating entity \"LEDMatrixFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562092302010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delayCounter LEDMatrixFPGA.v(76) " "Verilog HDL or VHDL warning at LEDMatrixFPGA.v(76): object \"delayCounter\" assigned a value but never read" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302011 "|LEDMatrixFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Downclocker Downclocker:downclocker1sec " "Elaborating entity \"Downclocker\" for hierarchy \"Downclocker:downclocker1sec\"" {  } { { "LEDMatrixFPGA.v" "downclocker1sec" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixPresenter matrixPresenter:matrixPresenter " "Elaborating entity \"matrixPresenter\" for hierarchy \"matrixPresenter:matrixPresenter\"" {  } { { "LEDMatrixFPGA.v" "matrixPresenter" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MatrixPresenter.v(34) " "Verilog HDL assignment warning at MatrixPresenter.v(34): truncated value with size 32 to match size of target (8)" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302014 "|LEDMatrixFPGA|matrixPresenter:matrixPresenter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 MatrixPresenter.v(39) " "Verilog HDL assignment warning at MatrixPresenter.v(39): truncated value with size 16 to match size of target (5)" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302014 "|LEDMatrixFPGA|matrixPresenter:matrixPresenter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MatrixPresenter.v(180) " "Verilog HDL assignment warning at MatrixPresenter.v(180): truncated value with size 32 to match size of target (16)" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302014 "|LEDMatrixFPGA|matrixPresenter:matrixPresenter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MatrixPresenter.v(191) " "Verilog HDL assignment warning at MatrixPresenter.v(191): truncated value with size 32 to match size of target (16)" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302014 "|LEDMatrixFPGA|matrixPresenter:matrixPresenter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 MatrixPresenter.v(201) " "Verilog HDL assignment warning at MatrixPresenter.v(201): truncated value with size 32 to match size of target (2)" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302014 "|LEDMatrixFPGA|matrixPresenter:matrixPresenter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll1 Pll1:pll1 " "Elaborating entity \"Pll1\" for hierarchy \"Pll1:pll1\"" {  } { { "LEDMatrixFPGA.v" "pll1" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Pll1:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Pll1:pll1\|altpll:altpll_component\"" {  } { { "Pll1.v" "altpll_component" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll1:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Pll1:pll1\|altpll:altpll_component\"" {  } { { "Pll1.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll1:pll1\|altpll:altpll_component " "Instantiated megafunction \"Pll1:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302044 ""}  } { { "Pll1.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562092302044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll1_altpll " "Found entity 1: Pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092302078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092302078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll1_altpll Pll1:pll1\|altpll:altpll_component\|Pll1_altpll:auto_generated " "Elaborating entity \"Pll1_altpll\" for hierarchy \"Pll1:pll1\|altpll:altpll_component\|Pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_SRAM PLL_SRAM:pllSDRAM " "Elaborating entity \"PLL_SRAM\" for hierarchy \"PLL_SRAM:pllSDRAM\"" {  } { { "LEDMatrixFPGA.v" "pllSDRAM" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_SRAM:pllSDRAM\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_SRAM:pllSDRAM\|altpll:altpll_component\"" {  } { { "PLL_SRAM.v" "altpll_component" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_SRAM:pllSDRAM\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_SRAM:pllSDRAM\|altpll:altpll_component\"" {  } { { "PLL_SRAM.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_SRAM:pllSDRAM\|altpll:altpll_component " "Instantiated megafunction \"PLL_SRAM:pllSDRAM\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_SRAM " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_SRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302097 ""}  } { { "PLL_SRAM.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562092302097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sram_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sram_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_SRAM_altpll " "Found entity 1: PLL_SRAM_altpll" {  } { { "db/pll_sram_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll_sram_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092302130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092302130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_SRAM_altpll PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated " "Elaborating entity \"PLL_SRAM_altpll\" for hierarchy \"PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameBuffer frameBuffer:frameBuffer " "Elaborating entity \"frameBuffer\" for hierarchy \"frameBuffer:frameBuffer\"" {  } { { "LEDMatrixFPGA.v" "frameBuffer" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 frameBuffer.v(308) " "Verilog HDL assignment warning at frameBuffer.v(308): truncated value with size 12 to match size of target (8)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302136 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frameBuffer.v(415) " "Verilog HDL assignment warning at frameBuffer.v(415): truncated value with size 8 to match size of target (5)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302136 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 frameBuffer.v(419) " "Verilog HDL assignment warning at frameBuffer.v(419): truncated value with size 8 to match size of target (2)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302136 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 frameBuffer.v(432) " "Verilog HDL assignment warning at frameBuffer.v(432): truncated value with size 8 to match size of target (2)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302136 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 frameBuffer.v(480) " "Verilog HDL assignment warning at frameBuffer.v(480): truncated value with size 32 to match size of target (8)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302136 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frameBuffer.v(498) " "Verilog HDL assignment warning at frameBuffer.v(498): truncated value with size 8 to match size of target (5)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302136 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 frameBuffer.v(502) " "Verilog HDL assignment warning at frameBuffer.v(502): truncated value with size 8 to match size of target (2)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302136 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 frameBuffer.v(515) " "Verilog HDL assignment warning at frameBuffer.v(515): truncated value with size 8 to match size of target (2)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302136 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 frameBuffer.v(573) " "Verilog HDL assignment warning at frameBuffer.v(573): truncated value with size 8 to match size of target (2)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302136 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 frameBuffer.v(600) " "Verilog HDL assignment warning at frameBuffer.v(600): truncated value with size 32 to match size of target (8)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302136 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MATRIX_ROW_BUFFER frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1 " "Elaborating entity \"MATRIX_ROW_BUFFER\" for hierarchy \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\"" {  } { { "frameBuffer.v" "rowBuffer1" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\"" {  } { { "MATRIX_ROW_BUFFER.v" "altsyncram_component" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\"" {  } { { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component " "Instantiated megafunction \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302173 ""}  } { { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562092302173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_chf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_chf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_chf1 " "Found entity 1: altsyncram_chf1" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092302208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092302208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_chf1 frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated " "Elaborating entity \"altsyncram_chf1\" for hierarchy \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MATRIX_ROW_BUFFER_2 frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2 " "Elaborating entity \"MATRIX_ROW_BUFFER_2\" for hierarchy \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\"" {  } { { "frameBuffer.v" "rowBuffer2" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mediaDataGatherer frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer " "Elaborating entity \"mediaDataGatherer\" for hierarchy \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\"" {  } { { "frameBuffer.v" "flashGatherer" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302226 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xStart mediaDataGatherer.v(68) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(68): object \"xStart\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302227 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yStart mediaDataGatherer.v(69) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(69): object \"yStart\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302227 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mediaID mediaDataGatherer.v(70) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(70): object \"mediaID\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302227 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mediaType mediaDataGatherer.v(116) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(116): object \"mediaType\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302227 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startingFlashRow mediaDataGatherer.v(117) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(117): object \"startingFlashRow\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302227 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mediaHeight mediaDataGatherer.v(119) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(119): object \"mediaHeight\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302227 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frameNumber mediaDataGatherer.v(120) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(120): object \"frameNumber\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302227 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waitTime mediaDataGatherer.v(121) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(121): object \"waitTime\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302227 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mediaDataGatherer.v(141) " "Verilog HDL assignment warning at mediaDataGatherer.v(141): truncated value with size 32 to match size of target (10)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302228 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mediaDataGatherer.v(166) " "Verilog HDL assignment warning at mediaDataGatherer.v(166): truncated value with size 32 to match size of target (5)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302228 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mediaDataGatherer.v(167) " "Verilog HDL assignment warning at mediaDataGatherer.v(167): truncated value with size 32 to match size of target (8)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302228 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mediaDataGatherer.v(176) " "Verilog HDL assignment warning at mediaDataGatherer.v(176): truncated value with size 32 to match size of target (11)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302228 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mediaDataGatherer.v(184) " "Verilog HDL Case Statement warning at mediaDataGatherer.v(184): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 184 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1562092302229 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mediaDataGatherer.v(225) " "Verilog HDL assignment warning at mediaDataGatherer.v(225): truncated value with size 32 to match size of target (11)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302229 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mediaDataGatherer.v(391) " "Verilog HDL assignment warning at mediaDataGatherer.v(391): truncated value with size 32 to match size of target (11)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302230 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mediaDataGatherer.v(456) " "Verilog HDL assignment warning at mediaDataGatherer.v(456): truncated value with size 32 to match size of target (3)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302230 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mediaDataGatherer.v(496) " "Verilog HDL assignment warning at mediaDataGatherer.v(496): truncated value with size 32 to match size of target (3)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302230 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rowBufferAddress 0 mediaDataGatherer.v(105) " "Net \"rowBufferAddress\" at mediaDataGatherer.v(105) has no driver or initial value, using a default initial value '0'" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 105 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1562092302235 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rowBufferIN 0 mediaDataGatherer.v(106) " "Net \"rowBufferIN\" at mediaDataGatherer.v(106) has no driver or initial value, using a default initial value '0'" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1562092302235 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RawRowBuffer frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer " "Elaborating entity \"RawRowBuffer\" for hierarchy \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\"" {  } { { "mediaDataGatherer.v" "RAWrowBuffer" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\"" {  } { { "RawRowBuffer.v" "altsyncram_component" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\"" {  } { { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302285 ""}  } { { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562092302285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oif1 " "Found entity 1: altsyncram_oif1" {  } { { "db/altsyncram_oif1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092302320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092302320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oif1 frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated " "Elaborating entity \"altsyncram_oif1\" for hierarchy \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiveRowBuffer frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer " "Elaborating entity \"ReceiveRowBuffer\" for hierarchy \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\"" {  } { { "mediaDataGatherer.v" "rowBuffer" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2CHandler A2CHandler:handler " "Elaborating entity \"A2CHandler\" for hierarchy \"A2CHandler:handler\"" {  } { { "LEDMatrixFPGA.v" "handler" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastCKstate A2CHandler.v(9) " "Verilog HDL or VHDL warning at A2CHandler.v(9): object \"lastCKstate\" assigned a value but never read" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302339 "|LEDMatrixFPGA|A2CHandler:handler"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACKcount A2CHandler.v(42) " "Verilog HDL or VHDL warning at A2CHandler.v(42): object \"ACKcount\" assigned a value but never read" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302339 "|LEDMatrixFPGA|A2CHandler:handler"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastCLK A2CHandler.v(69) " "Verilog HDL or VHDL warning at A2CHandler.v(69): object \"lastCLK\" assigned a value but never read" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302339 "|LEDMatrixFPGA|A2CHandler:handler"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "retry A2CHandler.v(70) " "Verilog HDL or VHDL warning at A2CHandler.v(70): object \"retry\" assigned a value but never read" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562092302339 "|LEDMatrixFPGA|A2CHandler:handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 A2CHandler.v(59) " "Verilog HDL assignment warning at A2CHandler.v(59): truncated value with size 32 to match size of target (7)" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302339 "|LEDMatrixFPGA|A2CHandler:handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_A2C A2CHandler:handler\|FIFO_A2C:a2c_fifo " "Elaborating entity \"FIFO_A2C\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\"" {  } { { "A2CHandler.v" "a2c_fifo" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\"" {  } { { "FIFO_A2C.v" "scfifo_component" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\"" {  } { { "FIFO_A2C.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092302481 ""}  } { { "FIFO_A2C.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562092302481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tq11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tq11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tq11 " "Found entity 1: scfifo_tq11" {  } { { "db/scfifo_tq11.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/scfifo_tq11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092302510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092302510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tq11 A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated " "Elaborating entity \"scfifo_tq11\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4121.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4121.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4121 " "Found entity 1: a_dpfifo_4121" {  } { { "db/a_dpfifo_4121.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092302519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092302519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4121 A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo " "Elaborating entity \"a_dpfifo_4121\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\"" {  } { { "db/scfifo_tq11.tdf" "dpfifo" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/scfifo_tq11.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_18e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_18e " "Found entity 1: a_fefifo_18e" {  } { { "db/a_fefifo_18e.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_fefifo_18e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092302528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092302528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_18e A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|a_fefifo_18e:fifo_state " "Elaborating entity \"a_fefifo_18e\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|a_fefifo_18e:fifo_state\"" {  } { { "db/a_dpfifo_4121.tdf" "fifo_state" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_537.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_537.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_537 " "Found entity 1: cntr_537" {  } { { "db/cntr_537.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/cntr_537.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092302558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092302558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_537 A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|a_fefifo_18e:fifo_state\|cntr_537:count_usedw " "Elaborating entity \"cntr_537\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|a_fefifo_18e:fifo_state\|cntr_537:count_usedw\"" {  } { { "db/a_fefifo_18e.tdf" "count_usedw" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_fefifo_18e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2m1 " "Found entity 1: altsyncram_a2m1" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_a2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092302598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092302598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a2m1 A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|altsyncram_a2m1:FIFOram " "Elaborating entity \"altsyncram_a2m1\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|altsyncram_a2m1:FIFOram\"" {  } { { "db/a_dpfifo_4121.tdf" "FIFOram" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p2b " "Found entity 1: cntr_p2b" {  } { { "db/cntr_p2b.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/cntr_p2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092302638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092302638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p2b A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|cntr_p2b:rd_ptr_count " "Elaborating entity \"cntr_p2b\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|cntr_p2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_4121.tdf" "rd_ptr_count" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushButton_Debouncer A2CHandler:handler\|PushButton_Debouncer:deb " "Elaborating entity \"PushButton_Debouncer\" for hierarchy \"A2CHandler:handler\|PushButton_Debouncer:deb\"" {  } { { "A2CHandler.v" "deb" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092302646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 A2CHandler.v(180) " "Verilog HDL assignment warning at A2CHandler.v(180): truncated value with size 32 to match size of target (2)" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562092302646 "|LEDMatrixFPGA|A2CHandler:handler|PushButton_Debouncer:deb"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[4\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[5\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[6\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[7\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[8\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[9\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[10\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[11\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[12\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[13\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[14\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[15\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[1\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_oif1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 95 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[2\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_oif1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 95 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[3\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_oif1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 95 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302782 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562092302782 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562092302782 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pll1:pll1\|altpll:altpll_component\|Pll1_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"Pll1:pll1\|altpll:altpll_component\|Pll1_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll1_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll1_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "Pll1.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v" 90 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092302784 "|LEDMatrixFPGA|Pll1:pll1|altpll:altpll_component|Pll1_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562092302784 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562092302784 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 73 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092303343 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 73 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092303343 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 73 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092303343 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 73 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092303343 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER_2.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 74 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092303343 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER_2.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 74 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092303343 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER_2.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 74 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092303343 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER_2.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 74 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092303343 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562092303343 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562092303343 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "matrixPresenter:matrixPresenter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrixPresenter:matrixPresenter\|Mult0\"" {  } { { "MatrixPresenter.v" "Mult0" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092303352 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|Mod0\"" {  } { { "mediaDataGatherer.v" "Mod0" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092303352 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|Div0\"" {  } { { "mediaDataGatherer.v" "Div0" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092303352 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1562092303352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrixPresenter:matrixPresenter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrixPresenter:matrixPresenter\|lpm_mult:Mult0\"" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092303383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrixPresenter:matrixPresenter\|lpm_mult:Mult0 " "Instantiated megafunction \"matrixPresenter:matrixPresenter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303383 ""}  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562092303383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_brs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_brs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_brs " "Found entity 1: mult_brs" {  } { { "db/mult_brs.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/mult_brs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092303414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092303414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Mod0\"" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092303433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Mod0 " "Instantiated megafunction \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303433 ""}  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562092303433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vll " "Found entity 1: lpm_divide_vll" {  } { { "db/lpm_divide_vll.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/lpm_divide_vll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092303463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092303463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092303473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092303473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6ie " "Found entity 1: alt_u_div_6ie" {  } { { "db/alt_u_div_6ie.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/alt_u_div_6ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092303490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092303490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092303526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092303526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092303557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092303557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Div0\"" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 166 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092303565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Div0 " "Instantiated megafunction \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562092303565 ""}  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 166 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562092303565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_stl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_stl " "Found entity 1: lpm_divide_stl" {  } { { "db/lpm_divide_stl.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/lpm_divide_stl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562092303597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092303597 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "39 " "Ignored 39 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "39 " "Ignored 39 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1562092303842 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1562092303842 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_SO " "bidirectional pin \"FLASH_SO\" has no driver" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562092303845 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1562092303845 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562092304212 "|LEDMatrixFPGA|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[8\] GND " "Pin \"SDRAM_A\[8\]\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562092304212 "|LEDMatrixFPGA|SDRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[9\] GND " "Pin \"SDRAM_A\[9\]\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562092304212 "|LEDMatrixFPGA|SDRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[11\] GND " "Pin \"SDRAM_A\[11\]\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562092304212 "|LEDMatrixFPGA|SDRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[12\] GND " "Pin \"SDRAM_A\[12\]\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562092304212 "|LEDMatrixFPGA|SDRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562092304212 "|LEDMatrixFPGA|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQMH GND " "Pin \"SDRAM_DQMH\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562092304212 "|LEDMatrixFPGA|SDRAM_DQMH"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQML GND " "Pin \"SDRAM_DQML\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562092304212 "|LEDMatrixFPGA|SDRAM_DQML"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562092304212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562092304285 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562092304933 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sync/Programacion/LEDMatrix/FPGA/output_files/LEDMatrixFPGA.map.smsg " "Generated suppressed messages file D:/Sync/Programacion/LEDMatrix/FPGA/output_files/LEDMatrixFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092305058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562092305223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562092305223 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[0\] " "No output dependent on input pin \"button\[0\]\"" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092305355 "|LEDMatrixFPGA|button[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[1\] " "No output dependent on input pin \"button\[1\]\"" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092305355 "|LEDMatrixFPGA|button[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[2\] " "No output dependent on input pin \"button\[2\]\"" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092305355 "|LEDMatrixFPGA|button[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[3\] " "No output dependent on input pin \"button\[3\]\"" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562092305355 "|LEDMatrixFPGA|button[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1562092305355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1676 " "Implemented 1676 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562092305355 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562092305355 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1562092305355 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1527 " "Implemented 1527 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562092305355 ""} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Implemented 69 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1562092305355 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1562092305355 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1562092305355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562092305355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562092305390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 20:31:45 2019 " "Processing ended: Tue Jul 02 20:31:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562092305390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562092305390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562092305390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562092305390 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ScreenBuffer.qip " "Tcl Script File ScreenBuffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ScreenBuffer.qip " "set_global_assignment -name QIP_FILE ScreenBuffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562092306368 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1562092306368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1562092306382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562092306382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 20:31:46 2019 " "Processing started: Tue Jul 02 20:31:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562092306382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562092306382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LEDMatrixFPGA -c LEDMatrixFPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LEDMatrixFPGA -c LEDMatrixFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562092306382 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1562092306449 ""}
{ "Info" "0" "" "Project  = LEDMatrixFPGA" {  } {  } 0 0 "Project  = LEDMatrixFPGA" 0 0 "Fitter" 0 0 1562092306450 ""}
{ "Info" "0" "" "Revision = LEDMatrixFPGA" {  } {  } 0 0 "Revision = LEDMatrixFPGA" 0 0 "Fitter" 0 0 1562092306450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1562092306540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1562092306540 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LEDMatrixFPGA 10M08DAF484C8GES " "Selected device 10M08DAF484C8GES for design \"LEDMatrixFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562092306554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562092306581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562092306581 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sram_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll_sram_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1562092306620 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_sram_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll_sram_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1562092306620 ""}  } { { "db/pll_sram_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll_sram_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1562092306620 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562092306678 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562092306683 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562092306800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562092306800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562092306800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562092306800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562092306800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562092306800 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562092306800 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 4694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562092306804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 4696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562092306804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 4698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562092306804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 4700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562092306804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 4702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562092306804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 4704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562092306804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 4706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562092306804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 4708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562092306804 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562092306804 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1562092306804 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1562092306804 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1562092306804 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1562092306804 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562092306806 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1562092306828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LEDMatrixFPGA.sdc " "Synopsys Design Constraints File file not found: 'LEDMatrixFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562092307463 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562092307463 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562092307467 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562092307478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1562092307479 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562092307479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562092307570 ""}  } { { "db/pll_sram_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll_sram_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562092307570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562092307570 ""}  } { { "db/pll_sram_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll_sram_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562092307570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state  " "Automatically promoted node A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562092307571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state~0 " "Destination node A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state~0" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 2940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562092307571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "A2CHandler:handler\|PushButton_Debouncer:deb\|PB_cnt~0 " "Destination node A2CHandler:handler\|PushButton_Debouncer:deb\|PB_cnt~0" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 3234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562092307571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "A2CHandler:handler\|PushButton_Debouncer:deb\|PB_cnt~1 " "Destination node A2CHandler:handler\|PushButton_Debouncer:deb\|PB_cnt~1" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 3235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562092307571 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562092307571 ""}  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562092307571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562092307977 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562092307978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562092307979 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562092307981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562092307983 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562092307986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562092308047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 Block RAM " "Packed 40 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1562092308049 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562092308049 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|pll1 clk\[1\] SDRAM_CLK~output " "PLL \"PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sram_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll_sram_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_SRAM.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v" 94 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 90 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1562092308115 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562092308144 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1562092308150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562092308667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562092308868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562092308884 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562092310673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562092310673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562092311281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1562092312028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562092312028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1562092312733 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562092312733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562092312736 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1562092312905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562092312921 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08DAF484C8GES " "Timing characteristics of device 10M08DAF484C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1562092312921 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562092313416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562092313417 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08DAF484C8GES " "Timing characteristics of device 10M08DAF484C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1562092313417 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562092314131 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562092314782 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_SO a permanently disabled " "Pin FLASH_SO has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FLASH_SO } } } { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_SO" } } } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/Sync/Programacion/LEDMatrix/FPGA/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562092314959 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1562092314959 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sync/Programacion/LEDMatrix/FPGA/output_files/LEDMatrixFPGA.fit.smsg " "Generated suppressed messages file D:/Sync/Programacion/LEDMatrix/FPGA/output_files/LEDMatrixFPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562092315047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5731 " "Peak virtual memory: 5731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562092315589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 20:31:55 2019 " "Processing ended: Tue Jul 02 20:31:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562092315589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562092315589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562092315589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562092315589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1562092316482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562092316486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 20:31:56 2019 " "Processing started: Tue Jul 02 20:31:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562092316486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1562092316486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LEDMatrixFPGA -c LEDMatrixFPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LEDMatrixFPGA -c LEDMatrixFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1562092316486 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ScreenBuffer.qip " "Tcl Script File ScreenBuffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ScreenBuffer.qip " "set_global_assignment -name QIP_FILE ScreenBuffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562092316581 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1562092316581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1562092316695 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1562092317004 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1562092317029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562092317272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 20:31:57 2019 " "Processing ended: Tue Jul 02 20:31:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562092317272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562092317272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562092317272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1562092317272 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1562092317892 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ScreenBuffer.qip " "Tcl Script File ScreenBuffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ScreenBuffer.qip " "set_global_assignment -name QIP_FILE ScreenBuffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562092318261 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1562092318261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1562092318275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562092318275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 20:31:58 2019 " "Processing started: Tue Jul 02 20:31:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562092318275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1562092318275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LEDMatrixFPGA -c LEDMatrixFPGA " "Command: quartus_sta LEDMatrixFPGA -c LEDMatrixFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1562092318275 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1562092318344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1562092318524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1562092318524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092318551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092318551 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LEDMatrixFPGA.sdc " "Synopsys Design Constraints File file not found: 'LEDMatrixFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1562092318708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092318708 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1562092318712 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1562092318712 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1562092318712 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562092318712 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092318712 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state " "create_clock -period 1.000 -name A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1562092318713 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562092318713 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1562092318718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562092318718 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1562092318719 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1562092318727 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1562092318740 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562092318744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.893 " "Worst-case setup slack is -19.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.893            -537.742 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -19.893            -537.742 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.053            -144.031 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state  " "   -2.053            -144.031 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092318748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.427 " "Worst-case hold slack is -0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427              -0.427 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.427              -0.427 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state  " "    0.343               0.000 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092318755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562092318759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562092318764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -130.856 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state  " "   -1.487            -130.856 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.671               0.000 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.671               0.000 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.925               0.000 clk50  " "    9.925               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092318769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092318769 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092318777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092318777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092318777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092318777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.394 ns " "Worst Case Available Settling Time: 7.394 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092318777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092318777 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562092318777 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1562092318783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1562092318805 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08DAF484C8GES " "Timing characteristics of device 10M08DAF484C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1562092318805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1562092319518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562092319646 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562092319662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.454 " "Worst-case setup slack is -17.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.454            -457.716 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -17.454            -457.716 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.892            -130.794 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state  " "   -1.892            -130.794 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092319666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.451 " "Worst-case hold slack is -0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -0.451 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.451              -0.451 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state  " "    0.306               0.000 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092319674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562092319678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562092319682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -130.856 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state  " "   -1.487            -130.856 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.682               0.000 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.682               0.000 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.935               0.000 clk50  " "    9.935               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092319687 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.501 ns " "Worst Case Available Settling Time: 7.501 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319696 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562092319696 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1562092319702 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562092319854 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562092319859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.164 " "Worst-case setup slack is -1.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164             -37.186 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.164             -37.186 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -5.980 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state  " "   -0.211              -5.980 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092319864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.224 " "Worst-case hold slack is -0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224              -0.224 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.224              -0.224 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state  " "    0.145               0.000 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092319871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562092319879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562092319883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -88.000 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state  " "   -1.000             -88.000 A2CHandler:handler\|PushButton_Debouncer:deb\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.719               0.000 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.719               0.000 pllSDRAM\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 clk50  " "    9.649               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562092319888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562092319888 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.856 ns " "Worst Case Available Settling Time: 8.856 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562092319896 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562092319896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1562092320668 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1562092320669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562092320750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 20:32:00 2019 " "Processing ended: Tue Jul 02 20:32:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562092320750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562092320750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562092320750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1562092320750 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus Prime Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1562092321379 ""}
