INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sources_1/new/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sim_1/new/ALU_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_testbench
