

================================================================
== Vivado HLS Report for 'image_filter_Dilate_0_0_1080_1920_s'
================================================================
* Date:           Tue Dec 13 04:46:28 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        prj
* Solution:       pynq_solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      5.77|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  202|  2090426|  202|  2090426|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1       |    0|        0|          1|          -|          -|          1|    no    |
        |- loop_height  |  200|  2090424| 20 ~ 1932 |          -|          -| 10 ~ 1082 |    no    |
        | + loop_width  |   17|     1929|          9|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp_23_i)
	3  / (!tmp_23_i)
3 --> 
	4  / (!exitcond1)
4 --> 
	13  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	4  / true
13 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_14 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: cols_read [1/1] 0.00ns
entry:2  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

ST_1: rows_read [1/1] 0.00ns
entry:3  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

ST_1: k_buf_0_val_3 [1/1] 0.00ns
entry:4  %k_buf_0_val_3 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_4 [1/1] 0.00ns
entry:5  %k_buf_0_val_4 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_5 [1/1] 0.00ns
entry:6  %k_buf_0_val_5 = alloca [1920 x i8], align 1

ST_1: stg_21 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_22 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: rows_assign_cast_i_cast [1/1] 0.00ns
entry:9  %rows_assign_cast_i_cast = zext i11 %rows_read to i12

ST_1: cols_assign_cast_i_cast [1/1] 0.00ns
entry:10  %cols_assign_cast_i_cast = zext i11 %cols_read to i12

ST_1: stg_25 [1/1] 1.57ns
entry:11  br label %arrayctor.loop1.i.i.i


 <State 2>: 1.84ns
ST_2: tmp_23_i [1/1] 0.00ns
arrayctor.loop1.i.i.i:0  %tmp_23_i = phi i1 [ %tmp_24_i, %arrayctor.loop1.i.i.i ], [ false, %entry ]

ST_2: tmp_24_i [1/1] 1.37ns
arrayctor.loop1.i.i.i:1  %tmp_24_i = xor i1 %tmp_23_i, true

ST_2: rbegin_i_i_i_i [1/1] 0.00ns
arrayctor.loop1.i.i.i:2  %rbegin_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

ST_2: rend_i_i_i_i [1/1] 0.00ns
arrayctor.loop1.i.i.i:3  %rend_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i_i_i) nounwind

ST_2: stg_30 [1/1] 0.00ns
arrayctor.loop1.i.i.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_31 [1/1] 0.00ns
arrayctor.loop1.i.i.i:5  br i1 %tmp_23_i, label %arrayctor.loop1.i.i.i, label %._crit_edge.i.i.i.i

ST_2: src_kernel_win_0_val_0_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:0  %src_kernel_win_0_val_0_1 = alloca i8

ST_2: src_kernel_win_0_val_0_1_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:1  %src_kernel_win_0_val_0_1_1 = alloca i8

ST_2: src_kernel_win_0_val_1_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:2  %src_kernel_win_0_val_1_1 = alloca i8

ST_2: src_kernel_win_0_val_1_1_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:3  %src_kernel_win_0_val_1_1_1 = alloca i8

ST_2: src_kernel_win_0_val_2_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:4  %src_kernel_win_0_val_2_1 = alloca i8

ST_2: src_kernel_win_0_val_2_1_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:5  %src_kernel_win_0_val_2_1_1 = alloca i8

ST_2: right_border_buf_0_val_0_0 [1/1] 0.00ns
._crit_edge.i.i.i.i:6  %right_border_buf_0_val_0_0 = alloca i8

ST_2: right_border_buf_0_val_2_0 [1/1] 0.00ns
._crit_edge.i.i.i.i:7  %right_border_buf_0_val_2_0 = alloca i8

ST_2: right_border_buf_0_val_1_0 [1/1] 0.00ns
._crit_edge.i.i.i.i:8  %right_border_buf_0_val_1_0 = alloca i8

ST_2: widthloop [1/1] 1.84ns
._crit_edge.i.i.i.i:9  %widthloop = add i11 2, %cols_read

ST_2: tmp_35_i [1/1] 1.84ns
._crit_edge.i.i.i.i:10  %tmp_35_i = add i11 -1, %cols_read

ST_2: tmp [1/1] 0.00ns
._crit_edge.i.i.i.i:11  %tmp = trunc i11 %tmp_35_i to i2

ST_2: p_assign_2 [1/1] 1.84ns
._crit_edge.i.i.i.i:12  %p_assign_2 = add i11 -1, %rows_read

ST_2: tmp_57 [1/1] 0.00ns
._crit_edge.i.i.i.i:13  %tmp_57 = trunc i11 %p_assign_2 to i2

ST_2: tmp_s [1/1] 1.84ns
._crit_edge.i.i.i.i:14  %tmp_s = add i11 2, %rows_read

ST_2: stg_47 [1/1] 1.57ns
._crit_edge.i.i.i.i:15  br label %0


 <State 3>: 5.35ns
ST_3: p_014_0_i_i_i [1/1] 0.00ns
:0  %p_014_0_i_i_i = phi i11 [ 0, %._crit_edge.i.i.i.i ], [ %i_V, %5 ]

ST_3: tmp_36_cast_i_cast7 [1/1] 0.00ns
:1  %tmp_36_cast_i_cast7 = zext i11 %p_014_0_i_i_i to i12

ST_3: stg_50 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1082, i64 0)

ST_3: exitcond1 [1/1] 2.11ns
:3  %exitcond1 = icmp eq i11 %p_014_0_i_i_i, %tmp_s

ST_3: i_V [1/1] 1.84ns
:4  %i_V = add i11 %p_014_0_i_i_i, 1

ST_3: stg_53 [1/1] 0.00ns
:5  br i1 %exitcond1, label %"Dilate<0, 0, 1080, 1920>.exit", label %1

ST_3: stg_54 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_3: tmp_57_i [1/1] 0.00ns
:1  %tmp_57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_3: tmp_38_i [1/1] 2.11ns
:2  %tmp_38_i = icmp ult i11 %p_014_0_i_i_i, %rows_read

ST_3: tmp_159_not_i [1/1] 1.37ns
:3  %tmp_159_not_i = xor i1 %tmp_38_i, true

ST_3: tmp_58 [1/1] 0.00ns
:4  %tmp_58 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_014_0_i_i_i, i32 1, i32 10)

ST_3: icmp [1/1] 2.07ns
:5  %icmp = icmp ne i10 %tmp_58, 0

ST_3: tmp_194_i [1/1] 2.11ns
:6  %tmp_194_i = icmp eq i11 %p_014_0_i_i_i, 0

ST_3: tmp_194_2_i [1/1] 2.11ns
:7  %tmp_194_2_i = icmp eq i11 %p_014_0_i_i_i, 1

ST_3: tmp_216_i [1/1] 2.11ns
:8  %tmp_216_i = icmp ugt i11 %p_014_0_i_i_i, %rows_read

ST_3: tmp_219_i [1/1] 1.84ns
:9  %tmp_219_i = add i12 %tmp_36_cast_i_cast7, -1

ST_3: tmp_221_i [1/1] 2.14ns
:10  %tmp_221_i = icmp slt i12 %tmp_219_i, %rows_assign_cast_i_cast

ST_3: tmp_59 [1/1] 0.00ns (grouped into LUT with out node tmp_63)
:11  %tmp_59 = trunc i11 %p_assign_2 to i2

ST_3: tmp_60 [1/1] 0.00ns (grouped into LUT with out node tmp_63)
:12  %tmp_60 = trunc i12 %tmp_219_i to i2

ST_3: tmp_61 [1/1] 0.00ns (grouped into LUT with out node tmp_63)
:13  %tmp_61 = trunc i11 %p_assign_2 to i2

ST_3: tmp_62 [1/1] 0.00ns (grouped into LUT with out node tmp_63)
:14  %tmp_62 = select i1 %tmp_221_i, i2 %tmp_60, i2 %tmp_61

ST_3: tmp_63 [1/1] 1.37ns (out node of the LUT)
:15  %tmp_63 = sub i2 %tmp_59, %tmp_62

ST_3: p_assign_4_1_i [1/1] 1.84ns
:16  %p_assign_4_1_i = add i12 %tmp_36_cast_i_cast7, -2

ST_3: tmp_221_1_i [1/1] 2.14ns
:17  %tmp_221_1_i = icmp slt i12 %p_assign_4_1_i, %rows_assign_cast_i_cast

ST_3: tmp_64 [1/1] 0.00ns (grouped into LUT with out node row_assign_7_1_t_i)
:18  %tmp_64 = trunc i12 %p_assign_4_1_i to i2

ST_3: tmp_20 [1/1] 0.00ns (grouped into LUT with out node row_assign_7_1_t_i)
:19  %tmp_20 = select i1 %tmp_221_1_i, i2 %tmp_64, i2 %tmp_57

ST_3: row_assign_7_1_t_i [1/1] 1.37ns (out node of the LUT)
:20  %row_assign_7_1_t_i = sub i2 %tmp_57, %tmp_20

ST_3: p_assign_4_2_i [1/1] 1.84ns
:21  %p_assign_4_2_i = add i12 %tmp_36_cast_i_cast7, -3

ST_3: tmp_221_2_i [1/1] 2.14ns
:22  %tmp_221_2_i = icmp slt i12 %p_assign_4_2_i, %rows_assign_cast_i_cast

ST_3: tmp_65 [1/1] 0.00ns (grouped into LUT with out node row_assign_7_2_t_i)
:23  %tmp_65 = trunc i12 %p_assign_4_2_i to i2

ST_3: tmp_21 [1/1] 0.00ns (grouped into LUT with out node row_assign_7_2_t_i)
:24  %tmp_21 = select i1 %tmp_221_2_i, i2 %tmp_65, i2 %tmp_57

ST_3: row_assign_7_2_t_i [1/1] 1.37ns (out node of the LUT)
:25  %row_assign_7_2_t_i = sub i2 %tmp_57, %tmp_21

ST_3: stg_80 [1/1] 1.57ns
:26  br label %2

ST_3: stg_81 [1/1] 0.00ns
Dilate<0, 0, 1080, 1920>.exit:0  ret void


 <State 4>: 5.35ns
ST_4: p_027_0_i_i_i [1/1] 0.00ns
:0  %p_027_0_i_i_i = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge401.i.i.i ]

ST_4: tmp_39_cast_i_cast6 [1/1] 0.00ns
:1  %tmp_39_cast_i_cast6 = zext i11 %p_027_0_i_i_i to i12

ST_4: stg_84 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)

ST_4: exitcond [1/1] 2.11ns
:3  %exitcond = icmp eq i11 %p_027_0_i_i_i, %widthloop

ST_4: j_V [1/1] 1.84ns
:4  %j_V = add i11 %p_027_0_i_i_i, 1

ST_4: stg_87 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %.critedge.i.i.i_ifconv

ST_4: tmp_66 [1/1] 0.00ns
.critedge.i.i.i_ifconv:6  %tmp_66 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_027_0_i_i_i, i32 1, i32 10)

ST_4: icmp2 [1/1] 2.07ns
.critedge.i.i.i_ifconv:7  %icmp2 = icmp ne i10 %tmp_66, 0

ST_4: ImagLoc_x [1/1] 1.84ns
.critedge.i.i.i_ifconv:9  %ImagLoc_x = add i12 -1, %tmp_39_cast_i_cast6

ST_4: tmp_68 [1/1] 0.00ns (grouped into LUT with out node or_cond_i_i_i_i)
.critedge.i.i.i_ifconv:11  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_4: rev [1/1] 0.00ns (grouped into LUT with out node or_cond_i_i_i_i)
.critedge.i.i.i_ifconv:12  %rev = xor i1 %tmp_68, true

ST_4: tmp_43_i [1/1] 2.14ns
.critedge.i.i.i_ifconv:13  %tmp_43_i = icmp slt i12 %ImagLoc_x, %cols_assign_cast_i_cast

ST_4: or_cond_i_i_i_i [1/1] 1.37ns (out node of the LUT)
.critedge.i.i.i_ifconv:14  %or_cond_i_i_i_i = and i1 %tmp_43_i, %rev

ST_4: brmerge_i [1/1] 1.37ns
.critedge.i.i.i_ifconv:20  %brmerge_i = or i1 %tmp_43_i, %tmp_159_not_i

ST_4: stg_96 [1/1] 0.00ns
:0  br i1 %icmp, label %4, label %borderInterpolate.exit410.i.i.0.i

ST_4: stg_97 [1/1] 0.00ns
borderInterpolate.exit410.i.i.0.i:1  br i1 %tmp_194_i, label %"operator().exit452.i.i.0.i", label %._crit_edge396.i.i.1.i

ST_4: stg_98 [1/1] 0.00ns
._crit_edge396.i.i.1.i:0  br i1 %tmp_194_2_i, label %"operator().exit452.i.i.2.i", label %._crit_edge396.i.i.2.i

ST_4: stg_99 [1/1] 0.00ns
._crit_edge396.i.i.2.i:0  br label %._crit_edge394.i.i.i_ifconv

ST_4: stg_100 [1/1] 0.00ns
:0  br i1 %tmp_38_i, label %.preheader388.i.i.preheader.0.i, label %._crit_edge394.i.i.i_ifconv

ST_4: or_cond_i_i_i [1/1] 1.37ns
._crit_edge394.i.i.i_ifconv:6  %or_cond_i_i_i = and i1 %icmp, %icmp2

ST_4: stg_102 [1/1] 0.00ns
._crit_edge394.i.i.i_ifconv:7  br i1 %or_cond_i_i_i, label %._crit_edge.i458.i.i.0.0.i, label %._crit_edge401.i.i.i


 <State 5>: 4.08ns
ST_5: tmp_67 [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i.i.i_ifconv:10  %tmp_67 = trunc i12 %ImagLoc_x to i11

ST_5: tmp_69 [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i.i.i_ifconv:15  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_5: p_assign_1 [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i.i.i_ifconv:16  %p_assign_1 = select i1 %tmp_69, i11 0, i11 %tmp_35_i

ST_5: x [1/1] 1.37ns (out node of the LUT)
.critedge.i.i.i_ifconv:17  %x = select i1 %or_cond_i_i_i_i, i11 %tmp_67, i11 %p_assign_1

ST_5: tmp_70 [1/1] 0.00ns
.critedge.i.i.i_ifconv:18  %tmp_70 = trunc i11 %x to i2

ST_5: col_assign_1 [1/1] 0.80ns
.critedge.i.i.i_ifconv:19  %col_assign_1 = sub i2 %tmp, %tmp_70

ST_5: tmp_179_i [1/1] 0.00ns
.critedge.i.i.i_ifconv:21  %tmp_179_i = zext i11 %x to i64

ST_5: k_buf_0_val_3_addr [1/1] 0.00ns
.critedge.i.i.i_ifconv:22  %k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_179_i

ST_5: k_buf_0_val_3_load [2/2] 2.71ns
.critedge.i.i.i_ifconv:23  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

ST_5: k_buf_0_val_4_addr [1/1] 0.00ns
.critedge.i.i.i_ifconv:26  %k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_179_i

ST_5: k_buf_0_val_4_load [2/2] 2.71ns
.critedge.i.i.i_ifconv:27  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

ST_5: k_buf_0_val_5_addr [1/1] 0.00ns
.critedge.i.i.i_ifconv:30  %k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_179_i

ST_5: k_buf_0_val_5_load [2/2] 2.71ns
.critedge.i.i.i_ifconv:31  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

ST_5: stg_116 [1/1] 0.00ns
.critedge.i.i.i_ifconv:34  br i1 %or_cond_i_i_i_i, label %3, label %._crit_edge394.i.i.i_ifconv


 <State 6>: 5.77ns
ST_6: right_border_buf_0_val_0_0_s [1/1] 0.00ns
.critedge.i.i.i_ifconv:0  %right_border_buf_0_val_0_0_s = load i8* %right_border_buf_0_val_0_0

ST_6: right_border_buf_0_val_2_0_s [1/1] 0.00ns
.critedge.i.i.i_ifconv:1  %right_border_buf_0_val_2_0_s = load i8* %right_border_buf_0_val_2_0

ST_6: right_border_buf_0_val_1_0_s [1/1] 0.00ns
.critedge.i.i.i_ifconv:2  %right_border_buf_0_val_1_0_s = load i8* %right_border_buf_0_val_1_0

ST_6: k_buf_0_val_3_load [1/2] 2.71ns
.critedge.i.i.i_ifconv:23  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

ST_6: tmp_22 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_0_0)
.critedge.i.i.i_ifconv:24  %tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_0_0_s, i8 undef, i8 undef, i2 %col_assign_1)

ST_6: col_buf_0_val_0_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i.i.i_ifconv:25  %col_buf_0_val_0_0 = select i1 %brmerge_i, i8 %k_buf_0_val_3_load, i8 %tmp_22

ST_6: k_buf_0_val_4_load [1/2] 2.71ns
.critedge.i.i.i_ifconv:27  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

ST_6: tmp_23 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_1_0)
.critedge.i.i.i_ifconv:28  %tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_1_0_s, i8 undef, i8 undef, i2 %col_assign_1)

ST_6: col_buf_0_val_1_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i.i.i_ifconv:29  %col_buf_0_val_1_0 = select i1 %brmerge_i, i8 %k_buf_0_val_4_load, i8 %tmp_23

ST_6: k_buf_0_val_5_load [1/2] 2.71ns
.critedge.i.i.i_ifconv:31  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

ST_6: tmp_24 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_2_0)
.critedge.i.i.i_ifconv:32  %tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_2_0_s, i8 undef, i8 undef, i2 %col_assign_1)

ST_6: col_buf_0_val_2_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i.i.i_ifconv:33  %col_buf_0_val_2_0 = select i1 %brmerge_i, i8 %k_buf_0_val_5_load, i8 %tmp_24

ST_6: tmp_73 [1/1] 3.06ns
borderInterpolate.exit410.i.i.0.i:0  %tmp_73 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_6: stg_130 [1/1] 2.71ns
operator().exit452.i.i.0.i:0  store i8 %tmp_73, i8* %k_buf_0_val_5_addr, align 1

ST_6: stg_131 [1/1] 2.71ns
operator().exit452.i.i.0.i:1  store i8 %tmp_73, i8* %k_buf_0_val_4_addr, align 1

ST_6: stg_132 [1/1] 0.00ns
operator().exit452.i.i.0.i:2  br label %._crit_edge396.i.i.1.i

ST_6: stg_133 [1/1] 2.71ns
operator().exit452.i.i.2.i:0  store i8 %tmp_73, i8* %k_buf_0_val_3_addr, align 1

ST_6: stg_134 [1/1] 0.00ns
operator().exit452.i.i.2.i:1  br label %._crit_edge396.i.i.2.i

ST_6: stg_135 [1/1] 2.71ns
.preheader388.i.i.preheader.0.i:0  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

ST_6: stg_136 [1/1] 2.71ns
.preheader388.i.i.preheader.0.i:1  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

ST_6: tmp_72 [1/1] 3.06ns
.preheader388.i.i.preheader.0.i:2  %tmp_72 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_6: stg_138 [1/1] 2.71ns
.preheader388.i.i.preheader.0.i:3  store i8 %tmp_72, i8* %k_buf_0_val_3_addr, align 1

ST_6: stg_139 [1/1] 0.00ns
.preheader388.i.i.preheader.0.i:4  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_0

ST_6: stg_140 [1/1] 0.00ns
.preheader388.i.i.preheader.0.i:5  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_0

ST_6: stg_141 [1/1] 0.00ns
.preheader388.i.i.preheader.0.i:6  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_0

ST_6: stg_142 [1/1] 0.00ns
.preheader388.i.i.preheader.0.i:7  br label %._crit_edge394.i.i.i_ifconv


 <State 7>: 5.37ns
ST_7: tmp_25 [1/1] 1.57ns
._crit_edge394.i.i.i_ifconv:0  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_63)

ST_7: src_kernel_win_0_val_0_0 [1/1] 1.37ns
._crit_edge394.i.i.i_ifconv:1  %src_kernel_win_0_val_0_0 = select i1 %tmp_216_i, i8 %tmp_25, i8 %col_buf_0_val_0_0

ST_7: tmp_26 [1/1] 1.57ns
._crit_edge394.i.i.i_ifconv:2  %tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_7_1_t_i)

ST_7: src_kernel_win_0_val_1_0 [1/1] 1.37ns
._crit_edge394.i.i.i_ifconv:3  %src_kernel_win_0_val_1_0 = select i1 %tmp_216_i, i8 %tmp_26, i8 %col_buf_0_val_1_0

ST_7: tmp_27 [1/1] 1.57ns
._crit_edge394.i.i.i_ifconv:4  %tmp_27 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_7_2_t_i)

ST_7: src_kernel_win_0_val_2_0 [1/1] 1.37ns
._crit_edge394.i.i.i_ifconv:5  %src_kernel_win_0_val_2_0 = select i1 %tmp_216_i, i8 %tmp_27, i8 %col_buf_0_val_2_0

ST_7: src_kernel_win_0_val_2_1_lo [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:4  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

ST_7: src_kernel_win_0_val_2_1_1_s [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:5  %src_kernel_win_0_val_2_1_1_s = load i8* %src_kernel_win_0_val_2_1_1

ST_7: tmp_240_0_1_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:6  %tmp_240_0_1_i = icmp ugt i8 %src_kernel_win_0_val_2_1_lo, %src_kernel_win_0_val_2_1_1_s

ST_7: temp_0_i_i_i_059_i_i_1_0_1_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:7  %temp_0_i_i_i_059_i_i_1_0_1_i = select i1 %tmp_240_0_1_i, i8 %src_kernel_win_0_val_2_1_lo, i8 %src_kernel_win_0_val_2_1_1_s

ST_7: tmp_240_0_2_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:8  %tmp_240_0_2_i = icmp ugt i8 %src_kernel_win_0_val_2_0, %temp_0_i_i_i_059_i_i_1_0_1_i

ST_7: src_kernel_win_0_val_2_1_lo_1 [1/1] 0.00ns
._crit_edge401.i.i.i:2  %src_kernel_win_0_val_2_1_lo_1 = load i8* %src_kernel_win_0_val_2_1

ST_7: stg_155 [1/1] 0.00ns
._crit_edge401.i.i.i:4  store i8 %src_kernel_win_0_val_2_1_lo_1, i8* %src_kernel_win_0_val_2_1_1

ST_7: stg_156 [1/1] 0.00ns
._crit_edge401.i.i.i:5  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1


 <State 8>: 4.74ns
ST_8: src_kernel_win_0_val_1_1_lo [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:2  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1

ST_8: src_kernel_win_0_val_1_1_1_s [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:3  %src_kernel_win_0_val_1_1_1_s = load i8* %src_kernel_win_0_val_1_1_1

ST_8: temp_0_i_i_i_059_i_i_1_0_2_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:9  %temp_0_i_i_i_059_i_i_1_0_2_i = select i1 %tmp_240_0_2_i, i8 %src_kernel_win_0_val_2_0, i8 %temp_0_i_i_i_059_i_i_1_0_1_i

ST_8: tmp_240_1_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:10  %tmp_240_1_i = icmp ugt i8 %src_kernel_win_0_val_1_1_1_s, %temp_0_i_i_i_059_i_i_1_0_2_i

ST_8: temp_0_i_i_i_059_i_i_1_1_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:11  %temp_0_i_i_i_059_i_i_1_1_i = select i1 %tmp_240_1_i, i8 %src_kernel_win_0_val_1_1_1_s, i8 %temp_0_i_i_i_059_i_i_1_0_2_i

ST_8: src_kernel_win_0_val_1_1_lo_1 [1/1] 0.00ns
._crit_edge401.i.i.i:1  %src_kernel_win_0_val_1_1_lo_1 = load i8* %src_kernel_win_0_val_1_1

ST_8: stg_163 [1/1] 0.00ns
._crit_edge401.i.i.i:6  store i8 %src_kernel_win_0_val_1_1_lo_1, i8* %src_kernel_win_0_val_1_1_1

ST_8: stg_164 [1/1] 0.00ns
._crit_edge401.i.i.i:7  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1


 <State 9>: 5.37ns
ST_9: tmp_240_1_1_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:12  %tmp_240_1_1_i = icmp ugt i8 %src_kernel_win_0_val_1_1_lo, %temp_0_i_i_i_059_i_i_1_1_i

ST_9: temp_0_i_i_i_059_i_i_1_1_1_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:13  %temp_0_i_i_i_059_i_i_1_1_1_i = select i1 %tmp_240_1_1_i, i8 %src_kernel_win_0_val_1_1_lo, i8 %temp_0_i_i_i_059_i_i_1_1_i

ST_9: tmp_240_1_2_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:14  %tmp_240_1_2_i = icmp ugt i8 %src_kernel_win_0_val_1_0, %temp_0_i_i_i_059_i_i_1_1_1_i


 <State 10>: 4.74ns
ST_10: stg_168 [1/1] 0.00ns
.critedge.i.i.i_ifconv:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_10: tmp_58_i [1/1] 0.00ns
.critedge.i.i.i_ifconv:4  %tmp_58_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_10: stg_170 [1/1] 0.00ns
.critedge.i.i.i_ifconv:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_10: stg_171 [1/1] 0.00ns
.critedge.i.i.i_ifconv:8  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1847) nounwind

ST_10: src_kernel_win_0_val_0_1_lo [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1

ST_10: src_kernel_win_0_val_0_1_1_s [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:1  %src_kernel_win_0_val_0_1_1_s = load i8* %src_kernel_win_0_val_0_1_1

ST_10: temp_0_i_i_i_059_i_i_1_1_2_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:15  %temp_0_i_i_i_059_i_i_1_1_2_i = select i1 %tmp_240_1_2_i, i8 %src_kernel_win_0_val_1_0, i8 %temp_0_i_i_i_059_i_i_1_1_1_i

ST_10: tmp_240_2_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:16  %tmp_240_2_i = icmp ugt i8 %src_kernel_win_0_val_0_1_1_s, %temp_0_i_i_i_059_i_i_1_1_2_i

ST_10: temp_0_i_i_i_059_i_i_1_2_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:17  %temp_0_i_i_i_059_i_i_1_2_i = select i1 %tmp_240_2_i, i8 %src_kernel_win_0_val_0_1_1_s, i8 %temp_0_i_i_i_059_i_i_1_1_2_i

ST_10: src_kernel_win_0_val_0_1_lo_1 [1/1] 0.00ns
._crit_edge401.i.i.i:0  %src_kernel_win_0_val_0_1_lo_1 = load i8* %src_kernel_win_0_val_0_1

ST_10: empty [1/1] 0.00ns
._crit_edge401.i.i.i:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_58_i)

ST_10: stg_179 [1/1] 0.00ns
._crit_edge401.i.i.i:8  store i8 %src_kernel_win_0_val_0_1_lo_1, i8* %src_kernel_win_0_val_0_1_1

ST_10: stg_180 [1/1] 0.00ns
._crit_edge401.i.i.i:9  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1

ST_10: stg_181 [1/1] 0.00ns
._crit_edge401.i.i.i:10  br label %2


 <State 11>: 5.37ns
ST_11: tmp_240_2_1_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:18  %tmp_240_2_1_i = icmp ugt i8 %src_kernel_win_0_val_0_1_lo, %temp_0_i_i_i_059_i_i_1_2_i

ST_11: temp_0_i_i_i_059_i_i_1_2_1_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:19  %temp_0_i_i_i_059_i_i_1_2_1_i = select i1 %tmp_240_2_1_i, i8 %src_kernel_win_0_val_0_1_lo, i8 %temp_0_i_i_i_059_i_i_1_2_i

ST_11: tmp_240_2_2_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:20  %tmp_240_2_2_i = icmp ugt i8 %src_kernel_win_0_val_0_0, %temp_0_i_i_i_059_i_i_1_2_1_i


 <State 12>: 4.43ns
ST_12: tmp_28 [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:21  %tmp_28 = select i1 %tmp_240_2_2_i, i8 %src_kernel_win_0_val_0_0, i8 %temp_0_i_i_i_059_i_i_1_2_1_i

ST_12: stg_186 [1/1] 3.06ns
._crit_edge.i458.i.i.0.0.i:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_28)

ST_12: stg_187 [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:23  br label %._crit_edge401.i.i.i


 <State 13>: 0.00ns
ST_13: empty_60 [1/1] 0.00ns
:0  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_57_i)

ST_13: stg_189 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 0.875ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
