GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\serdes\customized_phy\customized_phy.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\serdes\.\..\static_macro_define.v'("E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v":10)
Back to file 'E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v'("E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v":10)
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\serdes\.\..\usb3_0_phy_name.v'("E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v":11)
Back to file 'E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v'("E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v":11)
Undeclared symbol 'csr_tdo', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v":527)
Undeclared symbol 'spi_miso', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v":531)
Undeclared symbol 'ahb_clk_o', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v":532)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\static_macro_define.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\top.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\.\usb30_user_layer\UserEndpt_define.v'("E:\WORK\usb30_device_controller\prj\src\top.v":1)
Back to file 'E:\WORK\usb30_device_controller\prj\src\top.v'("E:\WORK\usb30_device_controller\prj\src\top.v":1)
Undeclared symbol 'phy_phy_status', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\top.v":443)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\upar_arbiter.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\upar_arbiter_wrap.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_macro_define.v'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":1)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":1)
Undeclared symbol 'phy_pipe_half_clk', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":306)
Undeclared symbol 'phy_pipe_half_clk_phase', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":307)
Undeclared symbol 'phy_pipe_quarter_clk', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":308)
Undeclared symbol 'ext_clk', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":309)
Undeclared symbol 'phy_out_enable', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":472)
Undeclared symbol 'phy_phy_status_o', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":484)
Undeclared symbol 'prot_buf_out_rden', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":748)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh'
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":45)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":56)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":62)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":63)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":64)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":65)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":66)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":67)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":68)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":69)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":70)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":71)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":72)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":73)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":74)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":75)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":76)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":77)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":78)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":79)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":80)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":82)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":83)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":84)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":85)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":86)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":87)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":89)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":90)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":91)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":92)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":93)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":94)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":96)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":97)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":98)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":99)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":100)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":101)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":102)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":103)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":104)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":105)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":106)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":107)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":108)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":109)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":110)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":112)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":113)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":114)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":116)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":121)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":123)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":125)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":130)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":134)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":148)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":154)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":157)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":162)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":166)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":169)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":174)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":182)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":184)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":185)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":186)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":187)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":188)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":189)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":190)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":191)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":192)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":202)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":204)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":206)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":208)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":209)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":214)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":216)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":218)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":221)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":222)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":227)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":230)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":235)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh":240)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_crc.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_descramble.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_descramble.v":35)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_descramble.v'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_descramble.v":35)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_descrip_rom.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v":62)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v":62)
Undeclared symbol 'ep0_in_buf_out_arm', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v":407)
Undeclared symbol 'ep0_in_buf_out_rden', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v":408)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0in_ram.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_lfsr.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":108)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":108)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ltssm_device.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ltssm_device.v":69)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ltssm_device.v'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ltssm_device.v":69)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_macro_define.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_pipe.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_pipe.v":84)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_pipe.v'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_pipe.v":84)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_protocol.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_macro_define.v'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_protocol.v":1)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_protocol.v'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_protocol.v":1)
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_protocol.v":412)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_protocol.v'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_protocol.v":412)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_scramble.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_const.vh'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_scramble.v":33)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_scramble.v'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_scramble.v":33)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_TxLcmd.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh'("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":34)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v'("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":34)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\DataTransfer.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh'
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh":1)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh":2)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh":3)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh":4)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh":5)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh":6)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh":7)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh":8)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh":9)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh":10)
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\usb_descrip.vh":11)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\UserEndpt_define.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\UserLayer_top.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\UserEndpt_define.v'("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\UserLayer_top.v":1)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\UserLayer_top.v'("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\UserLayer_top.v":1)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\static_macro_define.v'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":3)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":3)
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_name.v'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":4)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":4)
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top_define.vh'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":5)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":5)
Undeclared symbol 'TxDeemph', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":265)
Undeclared symbol 'TxMargin', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":266)
Undeclared symbol 'TxSwing', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":267)
Undeclared symbol 'Rate', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":275)
Undeclared symbol 'csr_tdo', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":1603)
Undeclared symbol 'spi_miso', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":1617)
Undeclared symbol 'ahb_clk_o', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":1619)
Undeclared symbol 'tl_clkp_i', assumed default net type 'wire'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":1644)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_name.v'
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top.v'
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\static_macro_define.v'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top.v":2)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top.v'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top.v":2)
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_name.v'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top.v":3)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top.v'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top.v":3)
Analyzing included file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top_define.vh'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top.v":4)
Back to file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top.v'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top.v":4)
Analyzing Verilog file 'E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top_define.vh'
Compiling module 'top'("E:\WORK\usb30_device_controller\prj\src\top.v":2)
Compiling module 'SerDes_Top'("E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v":13)
Compiling module '**'("E:\WORK\usb30_device_controller\prj\src\upar_arbiter_wrap.v":50)
Compiling module '**'("E:\WORK\usb30_device_controller\prj\src\upar_arbiter.v":291)
Compiling module 'USB3_0_PHY_Top'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy_top.v":9)
WARN  (EX3073) : Port 'pclk_o' remains unconnected for this instance("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":278)
WARN  (EX3073) : Port 'ahb_rstn_o' remains unconnected for this instance("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":300)
Compiling module '~usb3_0_phy.USB3_0_PHY_Top'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":10)
Compiling module '~usb_pipe_interface.USB3_0_PHY_Top'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":431)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 2 for port 'TxDeemph'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":265)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 3 for port 'TxMargin'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":266)
Compiling module '~upar_csr.USB3_0_PHY_Top'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":1140)
Compiling module '~x4_decoder_8b10b.USB3_0_PHY_Top'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":1678)
Compiling module '~decoder_8b10b.USB3_0_PHY_Top'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":1804)
Compiling module '~x4_encoder_8b10b.USB3_0_PHY_Top'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":2134)
Compiling module '~encoder_8b10b.USB3_0_PHY_Top'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":2252)
Compiling module '~usb3_lfps_detector.USB3_0_PHY_Top'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":2379)
Compiling module '~word_alignment.USB3_0_PHY_Top'("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":2911)
WARN  (EX1998) : Net 'TxDeemph' does not have a driver("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":265)
WARN  (EX1998) : Net 'TxMargin' does not have a driver("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":266)
WARN  (EX1998) : Net 'TxSwing' does not have a driver("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":267)
WARN  (EX1998) : Net 'Rate' does not have a driver("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":275)
WARN  (EX2565) : Input 'serdes_rxelecidle_i' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":424)
WARN  (EX1998) : Net 'q1_lane1_chbond_start' does not have a driver("E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v":63)
WARN  (EX1998) : Net 'q1_lane1_fabric_c2i_clk' does not have a driver("E:\WORK\usb30_device_controller\prj\src\serdes\serdes.v":66)
Compiling module 'usb30_device_controller_top'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":3)
Compiling module 'usb3_pipe'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_pipe.v":11)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 13("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_pipe.v":486)
Compiling module 'usb3_descramble'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_descramble.v":11)
Compiling module 'usb3_lfsr'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_lfsr.v":16)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'clock'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_pipe.v":923)
Compiling module 'usb3_scramble'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_scramble.v":11)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'clock'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_pipe.v":948)
WARN  (EX3670) : Actual bit length 2 differs from formal bit length 3 for port 'phy_tx_margin'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":518)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'link_out_skp_inhibit'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":562)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'link_out_skp_defer'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":563)
Compiling module 'usb3_ltssm_device'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ltssm_device.v":11)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'port_power_err'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":588)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'lfps_send_poll'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":625)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'lfps_send_ping'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":626)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'lfps_send_u1'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":627)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'lfps_send_u2lb'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":628)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'lfps_send_u3'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":629)
Compiling module 'usb3_link'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":127)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":432)
Compiling module 'usb3_TXLcmd'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_TxLcmd.v":1)
Extracting RAM for identifier 'mem'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_TxLcmd.v":18)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_TxLcmd.v":28)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_TxLcmd.v":32)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":779)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":782)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":991)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":994)
Compiling module 'usb3_crc_cw'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_crc.v":21)
Compiling module 'usb3_crc_hp'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_crc.v":47)
Compiling module 'usb3_crc_dpp32_tx'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_crc.v":175)
Compiling module 'usb3_crc_dpp24'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_crc.v":246)
Compiling module 'usb3_crc_dpp16'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_crc.v":303)
Compiling module 'usb3_crc_dpp8'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_crc.v":358)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1343)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1389)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 11("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1469)
Compiling module 'usb3_crc_dpp32_rx'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_crc.v":99)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1584)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1599)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1687)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1692)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1821)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1824)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1842)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1845)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1992)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":2049)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":2073)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":2161)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":2179)
Compiling module 'usb3_protocol'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_protocol.v":3)
Compiling module 'usb3_ep0'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v":1)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v":121)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v":133)
Compiling module 'usb3_ep0in_ram'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0in_ram.v":4)
Extracting RAM for identifier 'mem'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0in_ram.v":14)
Compiling module 'usb3_ep'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep.v":1)
Extracting RAM for identifier 'buf_a'("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep.v":95)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep.v":90)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep.v":124)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v":214)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v":215)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v":430)
Compiling module 'UserLayer_top'("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\UserLayer_top.v":3)
Compiling module 'ControlTransfer'("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":4)
Extracting RAM for identifier 'mem'("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":424)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":578)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":145)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":150)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":155)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":161)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":162)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":167)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":172)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":179)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":180)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":181)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":186)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":192)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":198)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":232)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":240)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":286)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 7("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":322)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 11("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":379)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":382)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":419)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":484)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":520)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\ControlTransfer.v":550)
Compiling module 'DataTransfer'("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\DataTransfer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\WORK\usb30_device_controller\prj\src\usb30_user_layer\DataTransfer.v":73)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "pclk_o" of module "~usb_pipe_interface.USB3_0_PHY_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":436)
WARN  (EX0211) : The output port "ahb_rstn_o" of module "~upar_csr.USB3_0_PHY_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":1145)
WARN  (EX0211) : The output port "test_dec_en_o" of module "~upar_csr.USB3_0_PHY_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\WORK\usb30_device_controller\prj\src\usb3_0_phy.v":1146)
WARN  (EX0211) : The output port "ep0_out_buf_rden" of module "usb30_device_controller_top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb30_device_controller_top.v":58)
WARN  (EX0211) : The output port "err_setup_pkt" of module "usb3_ep0" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_ep0.v":24)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "usb3_crc_cw" instantiated to "iu3ccw1" is swept in optimizing("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1802)
WARN  (NL0002) : The module "usb3_crc_cw" instantiated to "iu3ccw2" is swept in optimizing("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1807)
WARN  (NL0002) : The module "usb3_crc_cw" instantiated to "iu3ccw3" is swept in optimizing("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1487)
WARN  (NL0002) : The module "usb3_crc_cw" instantiated to "iu3ccw4" is swept in optimizing("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1125)
WARN  (NL0002) : The module "usb3_crc_cw" instantiated to "iu3ccw5" is swept in optimizing("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1120)
WARN  (NL0002) : The module "usb3_crc_dpp16" instantiated to "iu3cdprx16" is swept in optimizing("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1513)
WARN  (NL0002) : The module "usb3_crc_dpp24" instantiated to "iu3cdprx24" is swept in optimizing("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1505)
WARN  (NL0002) : The module "usb3_crc_dpp8" instantiated to "iu3cdprx8" is swept in optimizing("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1520)
WARN  (NL0002) : The module "usb3_crc_dpp16" instantiated to "iu3cdptx16" is swept in optimizing("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1161)
WARN  (NL0002) : The module "usb3_crc_dpp24" instantiated to "iu3cdptx24" is swept in optimizing("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1154)
WARN  (NL0002) : The module "usb3_crc_dpp8" instantiated to "iu3cdptx8" is swept in optimizing("E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\usb3_link.v":1168)
[95%] Generate netlist file "E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\impl\gwsynthesis\prj.vg" completed
[100%] Generate report file "E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\impl\gwsynthesis\prj_syn.rpt.html" completed
GowinSynthesis finish
