<stg><name>DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2</name>


<trans_list>

<trans id="365" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_0_0_0_0_09141500_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09141500_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_0_1_0_0_09151502_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09151502_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p_0_2_0_0_09161504_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09161504_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %p_0_0_0950_114941505_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0950_114941505_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %p_0_0_0949_114961507_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0949_114961507_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %p_0_0_0948_114981509_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0948_114981509_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %p_0_0_0_0_09081512_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09081512_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %p_0_1_0_0_09091514_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09091514_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %p_0_2_0_0_09101516_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09101516_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %p_0_0_09501401_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_09501401_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %p_0_0_09491404_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_09491404_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %p_0_0_09481407_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_09481407_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %p_0_0_0950_21431_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0950_21431_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %p_0_0_0949_21434_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0949_21434_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %p_0_0_0948_21437_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0948_21437_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgG, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRB, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %red_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %red_i

]]></Node>
<StgValue><ssdm name="red_i_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %cmp59_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp59_i

]]></Node>
<StgValue><ssdm name="cmp59_i_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:20 %tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:21 %xor_i_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %xor_i

]]></Node>
<StgValue><ssdm name="xor_i_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:22 %tmp_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_51

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:23 %cmp203_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp203_i

]]></Node>
<StgValue><ssdm name="cmp203_i_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:24 %loopWidth_i_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %loopWidth_i

]]></Node>
<StgValue><ssdm name="loopWidth_i_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:25 %p_0_0_09501402_lcssa1454_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_09501402_lcssa1454_i

]]></Node>
<StgValue><ssdm name="p_0_0_09501402_lcssa1454_i_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:26 %p_0_0_09491405_lcssa1456_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_09491405_lcssa1456_i

]]></Node>
<StgValue><ssdm name="p_0_0_09491405_lcssa1456_i_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:27 %p_0_0_09481408_lcssa1458_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_09481408_lcssa1458_i

]]></Node>
<StgValue><ssdm name="p_0_0_09481408_lcssa1458_i_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:28 %p_0_0_0950_21432_lcssa1466_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0950_21432_lcssa1466_i

]]></Node>
<StgValue><ssdm name="p_0_0_0950_21432_lcssa1466_i_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:29 %p_0_0_0949_21435_lcssa1468_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0949_21435_lcssa1468_i

]]></Node>
<StgValue><ssdm name="p_0_0_0949_21435_lcssa1468_i_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:30 %p_0_0_0948_21438_lcssa1470_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0948_21438_lcssa1470_i

]]></Node>
<StgValue><ssdm name="p_0_0_0948_21438_lcssa1470_i_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:31 %p_0_0_0_0_09141499_lcssa1536_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0_0_09141499_lcssa1536_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09141499_lcssa1536_i_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:32 %p_0_1_0_0_09151501_lcssa1538_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_1_0_0_09151501_lcssa1538_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09151501_lcssa1538_i_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:33 %p_0_2_0_0_09161503_lcssa1540_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_2_0_0_09161503_lcssa1540_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09161503_lcssa1540_i_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:34 %p_0_0_0950_114941506_lcssa1542_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0950_114941506_lcssa1542_i

]]></Node>
<StgValue><ssdm name="p_0_0_0950_114941506_lcssa1542_i_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:35 %p_0_0_0949_114961508_lcssa1544_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0949_114961508_lcssa1544_i

]]></Node>
<StgValue><ssdm name="p_0_0_0949_114961508_lcssa1544_i_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:36 %p_0_0_0948_114981510_lcssa1546_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0948_114981510_lcssa1546_i

]]></Node>
<StgValue><ssdm name="p_0_0_0948_114981510_lcssa1546_i_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:37 %p_0_0_0_0_09081511_lcssa1548_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0_0_09081511_lcssa1548_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09081511_lcssa1548_i_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:38 %p_0_1_0_0_09091513_lcssa1550_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_1_0_0_09091513_lcssa1550_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09091513_lcssa1550_i_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:39 %p_0_2_0_0_09101515_lcssa1552_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_2_0_0_09101515_lcssa1552_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09101515_lcssa1552_i_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="64">
<![CDATA[
newFuncRoot:40 %lineBuffer_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="lineBuffer_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="30" op_0_bw="64">
<![CDATA[
newFuncRoot:41 %lineBuffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="lineBuffer"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i10 %p_0_0_0948_21438_lcssa1470_i_read, i10 %p_0_0_0948_21437_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i10 %p_0_0_0949_21435_lcssa1468_i_read, i10 %p_0_0_0949_21434_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i10 %p_0_0_0950_21432_lcssa1466_i_read, i10 %p_0_0_0950_21431_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i10 %p_0_0_09481408_lcssa1458_i_read, i10 %p_0_0_09481407_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i10 %p_0_0_09491405_lcssa1456_i_read, i10 %p_0_0_09491404_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i10 %p_0_0_09501402_lcssa1454_i_read, i10 %p_0_0_09501401_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i10 %p_0_2_0_0_09101515_lcssa1552_i_read, i10 %p_0_2_0_0_09101516_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i10 %p_0_1_0_0_09091513_lcssa1550_i_read, i10 %p_0_1_0_0_09091514_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:50 %store_ln0 = store i10 %p_0_0_0_0_09081511_lcssa1548_i_read, i10 %p_0_0_0_0_09081512_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:51 %store_ln0 = store i10 %p_0_0_0948_114981510_lcssa1546_i_read, i10 %p_0_0_0948_114981509_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:52 %store_ln0 = store i10 %p_0_0_0949_114961508_lcssa1544_i_read, i10 %p_0_0_0949_114961507_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:53 %store_ln0 = store i10 %p_0_0_0950_114941506_lcssa1542_i_read, i10 %p_0_0_0950_114941505_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:54 %store_ln0 = store i10 %p_0_2_0_0_09161503_lcssa1540_i_read, i10 %p_0_2_0_0_09161504_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:55 %store_ln0 = store i10 %p_0_1_0_0_09151501_lcssa1538_i_read, i10 %p_0_1_0_0_09151502_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:56 %store_ln0 = store i10 %p_0_0_0_0_09141499_lcssa1536_i_read, i10 %p_0_0_0_0_09141500_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:57 %store_ln603 = store i11 0, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln603"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:58 %br_ln633 = br void %for.body14.i

]]></Node>
<StgValue><ssdm name="br_ln633"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body14.i:0 %z = load i11 %x

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body14.i:16 %icmp_ln633 = icmp_eq  i11 %z, i11 %loopWidth_i_read

]]></Node>
<StgValue><ssdm name="icmp_ln633"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body14.i:18 %x_5 = add i11 %z, i11 1

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body14.i:19 %br_ln633 = br i1 %icmp_ln633, void %for.body14.split.i, void %for.inc565.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln633"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="11">
<![CDATA[
for.body14.split.i:0 %trunc_ln633 = trunc i11 %z

]]></Node>
<StgValue><ssdm name="trunc_ln633"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="11">
<![CDATA[
for.body14.split.i:3 %zext_ln633 = zext i11 %x_5

]]></Node>
<StgValue><ssdm name="zext_ln633"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body14.split.i:4 %icmp_ln643 = icmp_ult  i11 %z, i11 %tmp

]]></Node>
<StgValue><ssdm name="icmp_ln643"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_646_3.i:0 %lineBuffer_addr = getelementptr i30 %lineBuffer, i64 0, i64 %zext_ln633

]]></Node>
<StgValue><ssdm name="lineBuffer_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="30" op_0_bw="11">
<![CDATA[
VITIS_LOOP_646_3.i:1 %LineBufVal = load i11 %lineBuffer_addr

]]></Node>
<StgValue><ssdm name="LineBufVal"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_646_3.i:5 %lineBuffer_1_addr = getelementptr i30 %lineBuffer_1, i64 0, i64 %zext_ln633

]]></Node>
<StgValue><ssdm name="lineBuffer_1_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="11">
<![CDATA[
VITIS_LOOP_646_3.i:6 %LineBufVal_1 = load i11 %lineBuffer_1_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_693_11.i:3 %cmp161_i = icmp_eq  i11 %z, i11 0

]]></Node>
<StgValue><ssdm name="cmp161_i"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body290.i:17 %xor_ln772 = xor i1 %tmp_1, i1 %trunc_ln633

]]></Node>
<StgValue><ssdm name="xor_ln772"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body290.i:18 %xor_ln772_1 = xor i1 %xor_ln772, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln772_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="1">
<![CDATA[
for.body290.i:19 %zext_ln772 = zext i1 %xor_ln772_1

]]></Node>
<StgValue><ssdm name="zext_ln772"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body290.i:20 %icmp_ln772 = icmp_eq  i15 %xor_i_read, i15 %zext_ln772

]]></Node>
<StgValue><ssdm name="icmp_ln772"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end517.i:18 %icmp_ln833 = icmp_ne  i11 %z, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln833"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end517.i:19 %and_ln833 = and i1 %cmp203_i_read, i1 %icmp_ln833

]]></Node>
<StgValue><ssdm name="and_ln833"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end517.i:20 %br_ln833 = br i1 %and_ln833, void %for.inc562.i, void %if.then560.i

]]></Node>
<StgValue><ssdm name="br_ln833"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc562.i:6 %store_ln603 = store i11 %x_5, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln603"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:2 %p_0_1_0_0_09151502_i_load = load i10 %p_0_1_0_0_09151502_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09151502_i_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:8 %p_0_1_0_0_09091514_i_load = load i10 %p_0_1_0_0_09091514_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09091514_i_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="30" op_0_bw="11">
<![CDATA[
VITIS_LOOP_646_3.i:1 %LineBufVal = load i11 %lineBuffer_addr

]]></Node>
<StgValue><ssdm name="LineBufVal"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="30">
<![CDATA[
VITIS_LOOP_646_3.i:2 %trunc_ln654 = trunc i30 %LineBufVal

]]></Node>
<StgValue><ssdm name="trunc_ln654"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_646_3.i:3 %tmp_6_i1 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %LineBufVal, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_646_3.i:4 %tmp_7_i2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %LineBufVal, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_7_i2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="11">
<![CDATA[
VITIS_LOOP_646_3.i:6 %LineBufVal_1 = load i11 %lineBuffer_1_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="30">
<![CDATA[
VITIS_LOOP_646_3.i:7 %trunc_ln654_1 = trunc i30 %LineBufVal_1

]]></Node>
<StgValue><ssdm name="trunc_ln654_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_646_3.i:8 %tmp_9_i3 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %LineBufVal_1, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_9_i3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_646_3.i:9 %tmp_i4 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %LineBufVal_1, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_646_3.i:10 %br_ln664 = br i1 %cmp59_i_read, void %VITIS_LOOP_693_11.i, void %VITIS_LOOP_667_7.i

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_667_7.i:0 %InPix = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %imgG

]]></Node>
<StgValue><ssdm name="InPix"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="30">
<![CDATA[
VITIS_LOOP_667_7.i:1 %trunc_ln666 = trunc i30 %InPix

]]></Node>
<StgValue><ssdm name="trunc_ln666"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_667_7.i:2 %trunc_ln666_1_i = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %InPix, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln666_1_i"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_667_7.i:3 %trunc_ln666_2_i = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %InPix, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln666_2_i"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="30" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_667_7.i:4 %store_ln812 = store i30 %InPix, i11 %lineBuffer_addr

]]></Node>
<StgValue><ssdm name="store_ln812"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_667_7.i:5 %br_ln678 = br void %VITIS_LOOP_693_11.i

]]></Node>
<StgValue><ssdm name="br_ln678"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:1 %p_0_0_0949_21484_ph_i = phi i10 %trunc_ln666_1_i, void %VITIS_LOOP_667_7.i, i10 %tmp_6_i1, void %VITIS_LOOP_646_3.i

]]></Node>
<StgValue><ssdm name="p_0_0_0949_21484_ph_i"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:25 %store_ln666 = store i10 %p_0_0_0949_21484_ph_i, i10 %p_0_1_0_0_09091514_i

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:31 %store_ln654 = store i10 %tmp_9_i3, i10 %p_0_1_0_0_09151502_i

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:1 %p_0_0_0_0_09141500_i_load = load i10 %p_0_0_0_0_09141500_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09141500_i_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:3 %p_0_2_0_0_09161504_i_load = load i10 %p_0_2_0_0_09161504_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09161504_i_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:4 %p_0_0_0950_114941505_i_load = load i10 %p_0_0_0950_114941505_i

]]></Node>
<StgValue><ssdm name="p_0_0_0950_114941505_i_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:5 %p_0_0_0949_114961507_i_load = load i10 %p_0_0_0949_114961507_i

]]></Node>
<StgValue><ssdm name="p_0_0_0949_114961507_i_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:6 %p_0_0_0948_114981509_i_load = load i10 %p_0_0_0948_114981509_i

]]></Node>
<StgValue><ssdm name="p_0_0_0948_114981509_i_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:7 %p_0_0_0_0_09081512_i_load = load i10 %p_0_0_0_0_09081512_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09081512_i_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:9 %p_0_2_0_0_09101516_i_load = load i10 %p_0_2_0_0_09101516_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09101516_i_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:10 %p_0_0_09501401_i_load = load i10 %p_0_0_09501401_i

]]></Node>
<StgValue><ssdm name="p_0_0_09501401_i_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:11 %p_0_0_09491404_i_load = load i10 %p_0_0_09491404_i

]]></Node>
<StgValue><ssdm name="p_0_0_09491404_i_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:12 %p_0_0_09481407_i_load = load i10 %p_0_0_09481407_i

]]></Node>
<StgValue><ssdm name="p_0_0_09481407_i_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:13 %p_0_0_0950_21431_i_load = load i10 %p_0_0_0950_21431_i

]]></Node>
<StgValue><ssdm name="p_0_0_0950_21431_i_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:14 %p_0_0_0949_21434_i_load = load i10 %p_0_0_0949_21434_i

]]></Node>
<StgValue><ssdm name="p_0_0_0949_21434_i_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14.i:15 %p_0_0_0948_21437_i_load = load i10 %p_0_0_0948_21437_i

]]></Node>
<StgValue><ssdm name="p_0_0_0948_21437_i_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body14.i:17 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1921, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body14.split.i:1 %specpipeline_ln636 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln636"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body14.split.i:2 %specloopname_ln633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln633"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body14.split.i:5 %br_ln643 = br i1 %icmp_ln643, void %for.body290.i, void %VITIS_LOOP_646_3.i

]]></Node>
<StgValue><ssdm name="br_ln643"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:0 %p_0_0_0948_21486_ph_i = phi i10 %trunc_ln666_2_i, void %VITIS_LOOP_667_7.i, i10 %tmp_7_i2, void %VITIS_LOOP_646_3.i

]]></Node>
<StgValue><ssdm name="p_0_0_0948_21486_ph_i"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:2 %p_0_0_0950_21482_ph_i = phi i10 %trunc_ln666, void %VITIS_LOOP_667_7.i, i10 %trunc_ln654, void %VITIS_LOOP_646_3.i

]]></Node>
<StgValue><ssdm name="p_0_0_0950_21482_ph_i"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:4 %select_ln710 = select i1 %cmp161_i, i10 %trunc_ln654, i10 %p_0_0_0950_114941505_i_load

]]></Node>
<StgValue><ssdm name="select_ln710"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:5 %select_ln710_1 = select i1 %cmp161_i, i10 %tmp_6_i1, i10 %p_0_0_0949_114961507_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:6 %select_ln710_2 = select i1 %cmp161_i, i10 %tmp_7_i2, i10 %p_0_0_0948_114981509_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
<literal name="red_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:7 %select_ln710_3 = select i1 %cmp161_i, i10 %tmp_i4, i10 %p_0_0_09481407_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:8 %select_ln710_4 = select i1 %cmp161_i, i10 %tmp_9_i3, i10 %p_0_0_09491404_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
<literal name="red_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:9 %select_ln710_5 = select i1 %cmp161_i, i10 %trunc_ln654_1, i10 %p_0_0_09501401_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_5"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:10 %select_ln710_6 = select i1 %cmp161_i, i10 %tmp_i4, i10 %p_0_2_0_0_09161504_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_6"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:11 %select_ln710_7 = select i1 %cmp161_i, i10 %tmp_9_i3, i10 %p_0_1_0_0_09151502_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_7"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:12 %select_ln710_8 = select i1 %cmp161_i, i10 %trunc_ln654_1, i10 %p_0_0_0_0_09141500_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_8"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
<literal name="red_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:13 %select_ln710_9 = select i1 %cmp161_i, i10 %p_0_0_0948_21486_ph_i, i10 %p_0_0_0948_21437_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_9"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:14 %select_ln710_10 = select i1 %cmp161_i, i10 %p_0_0_0949_21484_ph_i, i10 %p_0_0_0949_21434_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_10"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
<literal name="red_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:15 %select_ln710_11 = select i1 %cmp161_i, i10 %p_0_0_0950_21482_ph_i, i10 %p_0_0_0950_21431_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_11"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:16 %select_ln710_12 = select i1 %cmp161_i, i10 %p_0_0_0948_21486_ph_i, i10 %p_0_2_0_0_09101516_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_12"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:17 %select_ln710_13 = select i1 %cmp161_i, i10 %p_0_0_0949_21484_ph_i, i10 %p_0_1_0_0_09091514_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_13"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:18 %select_ln710_14 = select i1 %cmp161_i, i10 %p_0_0_0950_21482_ph_i, i10 %p_0_0_0_0_09081512_i_load

]]></Node>
<StgValue><ssdm name="select_ln710_14"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:19 %PixBufVal_2 = select i1 %cmp203_i_read, i10 %tmp_7_i2, i10 %p_0_0_0948_21486_ph_i

]]></Node>
<StgValue><ssdm name="PixBufVal_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:20 %PixBufVal_1 = select i1 %cmp203_i_read, i10 %tmp_6_i1, i10 %p_0_0_0949_21484_ph_i

]]></Node>
<StgValue><ssdm name="PixBufVal_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:21 %PixBufVal = select i1 %cmp203_i_read, i10 %trunc_ln654, i10 %p_0_0_0950_21482_ph_i

]]></Node>
<StgValue><ssdm name="PixBufVal"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
VITIS_LOOP_693_11.i:22 %LineBufVal_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %PixBufVal_2, i10 %PixBufVal_1, i10 %PixBufVal

]]></Node>
<StgValue><ssdm name="LineBufVal_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="30" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:23 %store_ln740 = store i30 %LineBufVal_2, i11 %lineBuffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:24 %store_ln666 = store i10 %p_0_0_0948_21486_ph_i, i10 %p_0_2_0_0_09101516_i

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:26 %store_ln666 = store i10 %p_0_0_0950_21482_ph_i, i10 %p_0_0_0_0_09081512_i

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:27 %store_ln654 = store i10 %tmp_7_i2, i10 %p_0_0_0948_114981509_i

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:28 %store_ln654 = store i10 %tmp_6_i1, i10 %p_0_0_0949_114961507_i

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:29 %store_ln654 = store i10 %trunc_ln654, i10 %p_0_0_0950_114941505_i

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:30 %store_ln654 = store i10 %tmp_i4, i10 %p_0_2_0_0_09161504_i

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:32 %store_ln654 = store i10 %trunc_ln654_1, i10 %p_0_0_0_0_09141500_i

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_693_11.i:33 %br_ln742 = br void %for.body290.i

]]></Node>
<StgValue><ssdm name="br_ln742"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:1 %downleft_1 = phi i10 %select_ln710_10, void %VITIS_LOOP_693_11.i, i10 %p_0_0_0949_21434_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="downleft_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:3 %p_0_0_0948_21438_i = phi i10 %select_ln710_12, void %VITIS_LOOP_693_11.i, i10 %p_0_2_0_0_09101516_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="p_0_0_0948_21438_i"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:4 %p_0_0_0949_21435_i = phi i10 %select_ln710_13, void %VITIS_LOOP_693_11.i, i10 %p_0_1_0_0_09091514_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="p_0_0_0949_21435_i"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:5 %p_0_0_0950_21432_i = phi i10 %select_ln710_14, void %VITIS_LOOP_693_11.i, i10 %p_0_0_0_0_09081512_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="p_0_0_0950_21432_i"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:7 %pix_3 = phi i10 %select_ln710_1, void %VITIS_LOOP_693_11.i, i10 %p_0_0_0949_114961507_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="pix_3"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:10 %upleft_1 = phi i10 %select_ln710_4, void %VITIS_LOOP_693_11.i, i10 %p_0_0_09491404_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="upleft_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:12 %p_0_0_09481408_i = phi i10 %select_ln710_6, void %VITIS_LOOP_693_11.i, i10 %p_0_2_0_0_09161504_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="p_0_0_09481408_i"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:13 %p_0_0_09491405_i = phi i10 %select_ln710_7, void %VITIS_LOOP_693_11.i, i10 %p_0_1_0_0_09151502_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="p_0_0_09491405_i"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:14 %p_0_0_09501402_i = phi i10 %select_ln710_8, void %VITIS_LOOP_693_11.i, i10 %p_0_0_0_0_09141500_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="p_0_0_09501402_i"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then315.i:0 %p_0_1_0_0_09151502_i_load_1 = load i10 %p_0_1_0_0_09151502_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09151502_i_load_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then315.i:1 %p_0_1_0_0_09091514_i_load_1 = load i10 %p_0_1_0_0_09091514_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09091514_i_load_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="10">
<![CDATA[
if.then315.i:4 %zext_ln790 = zext i10 %pix_3

]]></Node>
<StgValue><ssdm name="zext_ln790"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="10">
<![CDATA[
if.then315.i:5 %zext_ln790_1 = zext i10 %upleft_1

]]></Node>
<StgValue><ssdm name="zext_ln790_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then315.i:6 %sub_ln790 = sub i11 %zext_ln790, i11 %zext_ln790_1

]]></Node>
<StgValue><ssdm name="sub_ln790"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="11">
<![CDATA[
if.then315.i:7 %trunc_ln61 = trunc i11 %sub_ln790

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then315.i:8 %sub_ln61 = sub i10 0, i10 %trunc_ln61

]]></Node>
<StgValue><ssdm name="sub_ln61"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
if.then315.i:9 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln790, i32 10

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.then315.i:10 %agdiff = select i1 %tmp_2, i10 %sub_ln61, i10 %trunc_ln61

]]></Node>
<StgValue><ssdm name="agdiff"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="10">
<![CDATA[
if.then315.i:11 %zext_ln791 = zext i10 %downleft_1

]]></Node>
<StgValue><ssdm name="zext_ln791"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then315.i:12 %sub_ln791 = sub i11 %zext_ln790, i11 %zext_ln791

]]></Node>
<StgValue><ssdm name="sub_ln791"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="11">
<![CDATA[
if.then315.i:13 %trunc_ln61_1 = trunc i11 %sub_ln791

]]></Node>
<StgValue><ssdm name="trunc_ln61_1"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then315.i:14 %sub_ln61_1 = sub i10 0, i10 %trunc_ln61_1

]]></Node>
<StgValue><ssdm name="sub_ln61_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
if.then315.i:15 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln791, i32 10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.then315.i:16 %agdiff_1 = select i1 %tmp_3, i10 %sub_ln61_1, i10 %trunc_ln61_1

]]></Node>
<StgValue><ssdm name="agdiff_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="10">
<![CDATA[
if.then315.i:17 %zext_ln792 = zext i10 %p_0_1_0_0_09151502_i_load_1

]]></Node>
<StgValue><ssdm name="zext_ln792"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then315.i:18 %sub_ln792 = sub i11 %zext_ln790, i11 %zext_ln792

]]></Node>
<StgValue><ssdm name="sub_ln792"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="11">
<![CDATA[
if.then315.i:19 %trunc_ln61_2 = trunc i11 %sub_ln792

]]></Node>
<StgValue><ssdm name="trunc_ln61_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then315.i:20 %sub_ln61_2 = sub i10 0, i10 %trunc_ln61_2

]]></Node>
<StgValue><ssdm name="sub_ln61_2"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
if.then315.i:21 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln792, i32 10

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.then315.i:22 %agdiff_2 = select i1 %tmp_4, i10 %sub_ln61_2, i10 %trunc_ln61_2

]]></Node>
<StgValue><ssdm name="agdiff_2"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="10">
<![CDATA[
if.then315.i:23 %zext_ln793 = zext i10 %p_0_1_0_0_09091514_i_load_1

]]></Node>
<StgValue><ssdm name="zext_ln793"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then315.i:24 %sub_ln793 = sub i11 %zext_ln790, i11 %zext_ln793

]]></Node>
<StgValue><ssdm name="sub_ln793"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="11">
<![CDATA[
if.then315.i:25 %trunc_ln61_3 = trunc i11 %sub_ln793

]]></Node>
<StgValue><ssdm name="trunc_ln61_3"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then315.i:26 %sub_ln61_3 = sub i10 0, i10 %trunc_ln61_3

]]></Node>
<StgValue><ssdm name="sub_ln61_3"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
if.then315.i:27 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln793, i32 10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.then315.i:28 %agdiff_3 = select i1 %tmp_5, i10 %sub_ln61_3, i10 %trunc_ln61_3

]]></Node>
<StgValue><ssdm name="agdiff_3"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc562.i:0 %store_ln710 = store i10 %p_0_0_0948_21438_i, i10 %p_0_0_0948_21437_i

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc562.i:1 %store_ln710 = store i10 %p_0_0_0949_21435_i, i10 %p_0_0_0949_21434_i

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc562.i:2 %store_ln710 = store i10 %p_0_0_0950_21432_i, i10 %p_0_0_0950_21431_i

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc562.i:3 %store_ln710 = store i10 %p_0_0_09481408_i, i10 %p_0_0_09481407_i

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc562.i:4 %store_ln710 = store i10 %p_0_0_09491405_i, i10 %p_0_0_09491404_i

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc562.i:5 %store_ln710 = store i10 %p_0_0_09501402_i, i10 %p_0_0_09501401_i

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
for.inc562.i:7 %br_ln633 = br void %for.body14.i

]]></Node>
<StgValue><ssdm name="br_ln633"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="red_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:0 %downleft_2 = phi i10 %select_ln710_9, void %VITIS_LOOP_693_11.i, i10 %p_0_0_0948_21437_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="downleft_2"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="red_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:2 %downleft = phi i10 %select_ln710_11, void %VITIS_LOOP_693_11.i, i10 %p_0_0_0950_21431_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="downleft"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:6 %pix_4 = phi i10 %select_ln710_2, void %VITIS_LOOP_693_11.i, i10 %p_0_0_0948_114981509_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="pix_4"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:8 %pix = phi i10 %select_ln710, void %VITIS_LOOP_693_11.i, i10 %p_0_0_0950_114941505_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="red_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:9 %upleft_2 = phi i10 %select_ln710_3, void %VITIS_LOOP_693_11.i, i10 %p_0_0_09481407_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="upleft_2"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="red_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body290.i:11 %upleft = phi i10 %select_ln710_5, void %VITIS_LOOP_693_11.i, i10 %p_0_0_09501401_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="upleft"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then315.i:29 %enable = icmp_ult  i10 %agdiff, i10 %agdiff_1

]]></Node>
<StgValue><ssdm name="enable"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="1">
<![CDATA[
if.then315.i:30 %zext_ln769 = zext i1 %enable

]]></Node>
<StgValue><ssdm name="zext_ln769"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then315.i:31 %icmp_ln796 = icmp_ult  i10 %agdiff, i10 %agdiff_2

]]></Node>
<StgValue><ssdm name="icmp_ln796"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then315.i:32 %or_ln_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %enable

]]></Node>
<StgValue><ssdm name="or_ln_i"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.then315.i:33 %enable_1 = select i1 %icmp_ln796, i2 %or_ln_i, i2 %zext_ln769

]]></Node>
<StgValue><ssdm name="enable_1"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="2">
<![CDATA[
if.then315.i:34 %zext_ln769_1 = zext i2 %enable_1

]]></Node>
<StgValue><ssdm name="zext_ln769_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then315.i:35 %icmp_ln797 = icmp_ult  i10 %agdiff, i10 %agdiff_3

]]></Node>
<StgValue><ssdm name="icmp_ln797"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
if.then315.i:36 %enable_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %enable_1

]]></Node>
<StgValue><ssdm name="enable_2"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then315.i:37 %enable_3 = select i1 %icmp_ln797, i3 %enable_2, i3 %zext_ln769_1

]]></Node>
<StgValue><ssdm name="enable_3"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="3">
<![CDATA[
if.then315.i:38 %zext_ln769_2 = zext i3 %enable_3

]]></Node>
<StgValue><ssdm name="zext_ln769_2"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then315.i:39 %icmp_ln798 = icmp_ult  i10 %agdiff_1, i10 %agdiff_2

]]></Node>
<StgValue><ssdm name="icmp_ln798"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
if.then315.i:40 %or_ln1_i = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %enable_3

]]></Node>
<StgValue><ssdm name="or_ln1_i"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.then315.i:41 %enable_4 = select i1 %icmp_ln798, i4 %or_ln1_i, i4 %zext_ln769_2

]]></Node>
<StgValue><ssdm name="enable_4"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="4">
<![CDATA[
if.then315.i:42 %zext_ln769_3 = zext i4 %enable_4

]]></Node>
<StgValue><ssdm name="zext_ln769_3"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then315.i:43 %icmp_ln799 = icmp_ult  i10 %agdiff_1, i10 %agdiff_3

]]></Node>
<StgValue><ssdm name="icmp_ln799"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
if.then315.i:44 %enable_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %enable_4

]]></Node>
<StgValue><ssdm name="enable_5"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.then315.i:45 %enable_6 = select i1 %icmp_ln799, i5 %enable_5, i5 %zext_ln769_3

]]></Node>
<StgValue><ssdm name="enable_6"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="5">
<![CDATA[
if.then315.i:46 %zext_ln769_4 = zext i5 %enable_6

]]></Node>
<StgValue><ssdm name="zext_ln769_4"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then315.i:47 %icmp_ln800 = icmp_ult  i10 %agdiff_2, i10 %agdiff_3

]]></Node>
<StgValue><ssdm name="icmp_ln800"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
if.then315.i:48 %or_ln2_i = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %enable_6

]]></Node>
<StgValue><ssdm name="or_ln2_i"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.then315.i:49 %enable_7 = select i1 %icmp_ln800, i6 %or_ln2_i, i6 %zext_ln769_4

]]></Node>
<StgValue><ssdm name="enable_7"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="red_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog.i:4 %p_0_0_0_0_09141500_i_load_1 = load i10 %p_0_0_0_0_09141500_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09141500_i_load_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="red_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog.i:5 %p_0_2_0_0_09161504_i_load_1 = load i10 %p_0_2_0_0_09161504_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09161504_i_load_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="red_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog.i:6 %p_0_0_0_0_09081512_i_load_1 = load i10 %p_0_0_0_0_09081512_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09081512_i_load_1"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="red_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog.i:7 %p_0_2_0_0_09101516_i_load_1 = load i10 %p_0_2_0_0_09101516_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09101516_i_load_1"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
sw.epilog.i:8 %select_ln817 = select i1 %red_i_read, i10 %upleft_2, i10 %upleft

]]></Node>
<StgValue><ssdm name="select_ln817"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="10">
<![CDATA[
sw.epilog.i:9 %zext_ln817 = zext i10 %select_ln817

]]></Node>
<StgValue><ssdm name="zext_ln817"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.epilog.i:10 %sub_ln817 = sub i11 %zext_ln790_1, i11 %zext_ln817

]]></Node>
<StgValue><ssdm name="sub_ln817"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
sw.epilog.i:14 %select_ln818 = select i1 %red_i_read, i10 %downleft_2, i10 %downleft

]]></Node>
<StgValue><ssdm name="select_ln818"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="10">
<![CDATA[
sw.epilog.i:15 %zext_ln818 = zext i10 %select_ln818

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.epilog.i:16 %sub_ln818 = sub i11 %zext_ln791, i11 %zext_ln818

]]></Node>
<StgValue><ssdm name="sub_ln818"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
sw.epilog.i:21 %select_ln819 = select i1 %red_i_read, i10 %p_0_2_0_0_09161504_i_load_1, i10 %p_0_0_0_0_09141500_i_load_1

]]></Node>
<StgValue><ssdm name="select_ln819"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="10">
<![CDATA[
sw.epilog.i:22 %zext_ln819 = zext i10 %select_ln819

]]></Node>
<StgValue><ssdm name="zext_ln819"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.epilog.i:23 %sub_ln819 = sub i11 %zext_ln792, i11 %zext_ln819

]]></Node>
<StgValue><ssdm name="sub_ln819"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
sw.epilog.i:28 %select_ln820 = select i1 %red_i_read, i10 %p_0_2_0_0_09101516_i_load_1, i10 %p_0_0_0_0_09081512_i_load_1

]]></Node>
<StgValue><ssdm name="select_ln820"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="10">
<![CDATA[
sw.epilog.i:29 %zext_ln820 = zext i10 %select_ln820

]]></Node>
<StgValue><ssdm name="zext_ln820"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.epilog.i:30 %sub_ln820 = sub i11 %zext_ln793, i11 %zext_ln820

]]></Node>
<StgValue><ssdm name="sub_ln820"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0">
<![CDATA[
if.then315.i:50 %switch_ln802 = switch i6 %enable_7, void %sw.epilog.i, i6 30, void %sw.bb.i, i6 31, void %sw.bb.i, i6 62, void %sw.bb.i, i6 63, void %sw.bb.i, i6 37, void %sw.bb420.i, i6 39, void %sw.bb420.i, i6 53, void %sw.bb420.i, i6 55, void %sw.bb420.i, i6 3, void %sw.bb429.i, i6 7, void %sw.bb429.i, i6 11, void %sw.bb429.i, i6 15, void %sw.bb429.i, i6 48, void %sw.bb438.i, i6 52, void %sw.bb438.i, i6 56, void %sw.bb438.i, i6 60, void %sw.bb438.i, i6 8, void %sw.bb447.i, i6 10, void %sw.bb447.i, i6 24, void %sw.bb447.i, i6 26, void %sw.bb447.i, i6 0, void %sw.bb456.i, i6 1, void %sw.bb456.i, i6 32, void %sw.bb456.i, i6 33, void %sw.bb456.i

]]></Node>
<StgValue><ssdm name="switch_ln802"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-31"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-32"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
sw.bb456.i:0 %br_ln814 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln814"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="26"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="24"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="10"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
sw.bb447.i:0 %br_ln812 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln812"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
sw.bb438.i:0 %br_ln810 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln810"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="15"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="11"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="7"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
sw.bb429.i:0 %br_ln808 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-25"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
sw.bb420.i:0 %br_ln806 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln806"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="31"/>
</and_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
<literal name="enable_7" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i:0 %br_ln804 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln804"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
sw.epilog.i:0 %en_rgd_3 = phi i1 1, void %sw.bb456.i, i1 1, void %sw.bb447.i, i1 0, void %sw.bb438.i, i1 1, void %sw.bb429.i, i1 0, void %sw.bb420.i, i1 0, void %sw.bb.i, i1 0, void %if.then315.i

]]></Node>
<StgValue><ssdm name="en_rgd_3"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
sw.epilog.i:1 %en_rgd_2 = phi i1 1, void %sw.bb456.i, i1 0, void %sw.bb447.i, i1 1, void %sw.bb438.i, i1 0, void %sw.bb429.i, i1 1, void %sw.bb420.i, i1 0, void %sw.bb.i, i1 0, void %if.then315.i

]]></Node>
<StgValue><ssdm name="en_rgd_2"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
sw.epilog.i:2 %en_rgd_1 = phi i1 0, void %sw.bb456.i, i1 1, void %sw.bb447.i, i1 1, void %sw.bb438.i, i1 0, void %sw.bb429.i, i1 0, void %sw.bb420.i, i1 1, void %sw.bb.i, i1 0, void %if.then315.i

]]></Node>
<StgValue><ssdm name="en_rgd_1"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
sw.epilog.i:3 %en_rgd = phi i1 0, void %sw.bb456.i, i1 0, void %sw.bb447.i, i1 0, void %sw.bb438.i, i1 1, void %sw.bb429.i, i1 1, void %sw.bb420.i, i1 1, void %sw.bb.i, i1 0, void %if.then315.i

]]></Node>
<StgValue><ssdm name="en_rgd"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
sw.epilog.i:11 %select_ln817_1 = select i1 %en_rgd, i11 2047, i11 0

]]></Node>
<StgValue><ssdm name="select_ln817_1"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.epilog.i:12 %and_ln817 = and i11 %sub_ln817, i11 %select_ln817_1

]]></Node>
<StgValue><ssdm name="and_ln817"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="11">
<![CDATA[
sw.epilog.i:13 %sext_ln818 = sext i11 %and_ln817

]]></Node>
<StgValue><ssdm name="sext_ln818"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
sw.epilog.i:17 %select_ln818_1 = select i1 %en_rgd_1, i11 2047, i11 0

]]></Node>
<StgValue><ssdm name="select_ln818_1"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.epilog.i:18 %and_ln818 = and i11 %sub_ln818, i11 %select_ln818_1

]]></Node>
<StgValue><ssdm name="and_ln818"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="11">
<![CDATA[
sw.epilog.i:19 %sext_ln817 = sext i11 %and_ln818

]]></Node>
<StgValue><ssdm name="sext_ln817"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
sw.epilog.i:20 %add_ln817 = add i12 %sext_ln817, i12 %sext_ln818

]]></Node>
<StgValue><ssdm name="add_ln817"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
sw.epilog.i:24 %select_ln819_1 = select i1 %en_rgd_2, i11 2047, i11 0

]]></Node>
<StgValue><ssdm name="select_ln819_1"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.epilog.i:25 %and_ln819 = and i11 %sub_ln819, i11 %select_ln819_1

]]></Node>
<StgValue><ssdm name="and_ln819"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="12">
<![CDATA[
sw.epilog.i:26 %sext_ln818_1 = sext i12 %add_ln817

]]></Node>
<StgValue><ssdm name="sext_ln818_1"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="11">
<![CDATA[
sw.epilog.i:27 %sext_ln820 = sext i11 %and_ln819

]]></Node>
<StgValue><ssdm name="sext_ln820"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
sw.epilog.i:31 %select_ln820_1 = select i1 %en_rgd_3, i11 2047, i11 0

]]></Node>
<StgValue><ssdm name="select_ln820_1"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.epilog.i:32 %and_ln820 = and i11 %sub_ln820, i11 %select_ln820_1

]]></Node>
<StgValue><ssdm name="and_ln820"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="11">
<![CDATA[
sw.epilog.i:33 %sext_ln820_1 = sext i11 %and_ln820

]]></Node>
<StgValue><ssdm name="sext_ln820_1"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
sw.epilog.i:34 %add_ln820 = add i12 %sext_ln820, i12 %sext_ln820_1

]]></Node>
<StgValue><ssdm name="add_ln820"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="13" op_0_bw="12">
<![CDATA[
sw.epilog.i:35 %sext_ln820_2 = sext i12 %add_ln820

]]></Node>
<StgValue><ssdm name="sext_ln820_2"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.epilog.i:36 %add_ln820_1 = add i13 %sext_ln820_2, i13 %sext_ln818_1

]]></Node>
<StgValue><ssdm name="add_ln820_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="10">
<![CDATA[
for.body290.i:15 %zext_ln763 = zext i10 %pix

]]></Node>
<StgValue><ssdm name="zext_ln763"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="10">
<![CDATA[
for.body290.i:16 %zext_ln765 = zext i10 %pix_4

]]></Node>
<StgValue><ssdm name="zext_ln765"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body290.i:21 %br_ln772 = br i1 %icmp_ln772, void %if.end517.i, void %if.then315.i

]]></Node>
<StgValue><ssdm name="br_ln772"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.then315.i:2 %CH = select i1 %red_i_read, i10 %pix, i10 %pix_4

]]></Node>
<StgValue><ssdm name="CH"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="10">
<![CDATA[
if.then315.i:3 %zext_ln788 = zext i10 %CH

]]></Node>
<StgValue><ssdm name="zext_ln788"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
sw.epilog.i:37 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln820_1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.epilog.i:38 %sub_ln820_1 = sub i13 0, i13 %add_ln820_1

]]></Node>
<StgValue><ssdm name="sub_ln820_1"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.epilog.i:39 %trunc_ln820_1_i = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln820_1, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln820_1_i"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
sw.epilog.i:40 %sub_ln820_2 = sub i12 0, i12 %trunc_ln820_1_i

]]></Node>
<StgValue><ssdm name="sub_ln820_2"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.epilog.i:41 %trunc_ln820_2_i = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln820_1, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln820_2_i"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
sw.epilog.i:42 %select_ln820_2 = select i1 %tmp_6, i12 %sub_ln820_2, i12 %trunc_ln820_2_i

]]></Node>
<StgValue><ssdm name="select_ln820_2"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="10">
<![CDATA[
sw.epilog.i:43 %zext_ln817_1 = zext i10 %pix_3

]]></Node>
<StgValue><ssdm name="zext_ln817_1"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
sw.epilog.i:44 %CV = sub i12 %zext_ln817_1, i12 %select_ln820_2

]]></Node>
<StgValue><ssdm name="CV"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
sw.epilog.i:45 %r = select i1 %red_i_read, i12 %zext_ln788, i12 %CV

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
sw.epilog.i:46 %b = select i1 %red_i_read, i12 %CV, i12 %zext_ln788

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:0 %store_ln0 = store i10 %p_0_2_0_0_09101516_i_load, i10 %p_0_2_0_0_09101516_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:1 %store_ln0 = store i10 %p_0_1_0_0_09091514_i_load, i10 %p_0_1_0_0_09091514_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:2 %store_ln0 = store i10 %p_0_0_0_0_09081512_i_load, i10 %p_0_0_0_0_09081512_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:3 %store_ln0 = store i10 %p_0_0_0948_114981509_i_load, i10 %p_0_0_0948_114981509_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:4 %store_ln0 = store i10 %p_0_0_0949_114961507_i_load, i10 %p_0_0_0949_114961507_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:5 %store_ln0 = store i10 %p_0_0_0950_114941505_i_load, i10 %p_0_0_0950_114941505_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:6 %store_ln0 = store i10 %p_0_2_0_0_09161504_i_load, i10 %p_0_2_0_0_09161504_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:7 %store_ln0 = store i10 %p_0_1_0_0_09151502_i_load, i10 %p_0_1_0_0_09151502_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:8 %store_ln0 = store i10 %p_0_0_0_0_09141500_i_load, i10 %p_0_0_0_0_09141500_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:9 %store_ln0 = store i10 %p_0_0_0948_21437_i_load, i10 %p_0_0_0948_21437_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:10 %store_ln0 = store i10 %p_0_0_0949_21434_i_load, i10 %p_0_0_0949_21434_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:11 %store_ln0 = store i10 %p_0_0_0950_21431_i_load, i10 %p_0_0_0950_21431_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:12 %store_ln0 = store i10 %p_0_0_09481407_i_load, i10 %p_0_0_09481407_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:13 %store_ln0 = store i10 %p_0_0_09491404_i_load, i10 %p_0_0_09491404_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc565.i.exitStub:14 %store_ln0 = store i10 %p_0_0_09501401_i_load, i10 %p_0_0_09501401_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0">
<![CDATA[
for.inc565.i.exitStub:15 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.i:47 %br_ln826 = br void %if.end517.i

]]></Node>
<StgValue><ssdm name="br_ln826"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
if.end517.i:0 %r_1 = phi i12 %r, void %sw.epilog.i, i12 %zext_ln763, void %for.body290.i

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
if.end517.i:1 %b_1 = phi i12 %b, void %sw.epilog.i, i12 %zext_ln765, void %for.body290.i

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
if.end517.i:2 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="2" op_0_bw="2" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end517.i:3 %tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %r_1, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end517.i:4 %icmp_ln827 = icmp_eq  i2 %tmp_8, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln827"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="12">
<![CDATA[
if.end517.i:5 %trunc_ln827 = trunc i12 %r_1

]]></Node>
<StgValue><ssdm name="trunc_ln827"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end517.i:6 %xor_ln827 = xor i1 %tmp_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln827"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end517.i:7 %select_ln827 = select i1 %xor_ln827, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln827"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end517.i:8 %or_ln827 = or i1 %tmp_7, i1 %icmp_ln827

]]></Node>
<StgValue><ssdm name="or_ln827"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end517.i:9 %select_ln827_1 = select i1 %or_ln827, i10 %select_ln827, i10 %trunc_ln827

]]></Node>
<StgValue><ssdm name="select_ln827_1"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
if.end517.i:10 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %b_1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="2" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end517.i:11 %tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %b_1, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end517.i:12 %icmp_ln829 = icmp_eq  i2 %tmp_10, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln829"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="12">
<![CDATA[
if.end517.i:13 %trunc_ln829 = trunc i12 %b_1

]]></Node>
<StgValue><ssdm name="trunc_ln829"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end517.i:14 %xor_ln829 = xor i1 %tmp_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln829"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end517.i:15 %select_ln829 = select i1 %xor_ln829, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln829"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end517.i:16 %or_ln829 = or i1 %tmp_9, i1 %icmp_ln829

]]></Node>
<StgValue><ssdm name="or_ln829"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end517.i:17 %select_ln829_1 = select i1 %or_ln829, i10 %select_ln829, i10 %trunc_ln829

]]></Node>
<StgValue><ssdm name="select_ln829_1"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
if.then560.i:0 %or_ln835_3_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %select_ln829_1, i10 %pix_3, i10 %select_ln827_1

]]></Node>
<StgValue><ssdm name="or_ln835_3_i"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30">
<![CDATA[
if.then560.i:1 %write_ln835 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %imgRB, i30 %or_ln835_3_i

]]></Node>
<StgValue><ssdm name="write_ln835"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
if.then560.i:2 %br_ln836 = br void %for.inc562.i

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
