waive -msg {Clock pin soc.x_apb.x_gpio.x_gpio_apbif.rtlc_N1271, of flop soc.x_apb.x_gpio.x_gpio_apbif.int_gpio_swporta_ctl[0] , is tied to constant value}  -rule {  {Clock_info03c}  }  -comment {Created by autumn on 29-Apr-2024 22:54:24} 
waive -du {  {pa_ifu_icache}  }  -msg {Asynchronous reset signal 'soc.i_pad_jtg_nrst_b' is synchronized at least twice (at 'soc.x_cpu_sub_system_ahb.x_e906_top.x_pa_core_top.x_pa_core.x_pa_ifu_top.x_pa_ifu_ifetch.x_pa_ifu_icache.icache_rd_prot[2]' and 'soc.x_cpu_sub_system_ahb.x_e906_top.x_pa_core_top.x_pa_core.x_pa_ifu_top.x_pa_ifu_ifetch.x_pa_ifu_icache.icache_rd_prot[1]') relative to clock signal 'soc.i_pad_clk'}  -rule {  {Reset_sync04}  }  -comment {Created by autumn on 29-Apr-2024 23:03:01} 
waive -du {  {tdt_dmi_sync_dff}  }  -msg {Asynchronous reset signal 'soc.i_pad_jtg_nrst_b' is synchronized at least twice (at 'soc.x_cpu_sub_system_ahb.x_tdt_dmi_top.x_tdt_dmi.x_tdt_apb_master.x_tdt_dmi_pulse_dmihardreset.x_tdt_dmi_sync_dff_back.sync_ff[0]' and 'soc.x_cpu_sub_system_ahb.x_tdt_dmi_top.x_tdt_dmi.x_tdt_apb_master.x_tdt_dmi_pulse_cmd_vld.x_tdt_dmi_sync_dff_back.sync_ff[0]') relative to clock signal 'soc.i_pad_jtg_tclk'}  -rule {  {Reset_sync04}  }  -comment {Created by autumn on 29-Apr-2024 23:03:01} 
waive -du {  {uart_receive}  }  -msg {Asynchronous reset signal 'soc.i_pad_jtg_nrst_b' is synchronized at least twice (at 'soc.x_apb.x_uart.x_uart_receive.sync1' and 'soc.x_cpu_sub_system_ahb.x_e906_top.x_pa_clkrst_top.x_pa_rst_top.ciu_rst_ff_1st') relative to clock signal 'soc.i_pad_clk'}  -rule {  {Reset_sync04}  }  -comment {Created by autumn on 29-Apr-2024 23:03:01} 
waive -du {  {tdt_dmi_sync_dff}  }  -msg {Asynchronous reset signal 'soc.i_pad_jtg_trst_b' is synchronized at least twice (at 'soc.x_cpu_sub_system_ahb.x_tdt_dmi_top.x_tdt_dmi.x_tdt_apb_master.x_tdt_dmi_pulse_dmihardreset.x_tdt_dmi_sync_dff_back.sync_ff[0]' and 'soc.x_cpu_sub_system_ahb.x_tdt_dmi_top.x_tdt_dmi.x_tdt_apb_master.x_tdt_dmi_pulse_cmd_vld.x_tdt_dmi_sync_dff_back.sync_ff[0]') relative to clock signal 'soc.i_pad_jtg_tclk'}  -rule {  {Reset_sync04}  }  -comment {Created by autumn on 29-Apr-2024 23:03:01} 
waive -du {  {tdt_dmi_sync_dff}  }  -msg {Asynchronous reset signal 'soc.i_pad_rst_b' is synchronized at least twice (at 'soc.x_cpu_sub_system_ahb.x_tdt_dmi_top.x_tdt_dmi.x_tdt_apb_master.x_tdt_dmi_pulse_dmihardreset.x_tdt_dmi_sync_dff_back.sync_ff[0]' and 'soc.x_cpu_sub_system_ahb.x_tdt_dmi_top.x_tdt_dmi.x_tdt_apb_master.x_tdt_dmi_pulse_cmd_vld.x_tdt_dmi_sync_dff_back.sync_ff[0]') relative to clock signal 'soc.i_pad_jtg_tclk'}  -rule {  {Reset_sync04}  }  -comment {Created by autumn on 29-Apr-2024 23:03:01} 
waive -msg {Reset signal 'soc.pad_had_jtg_trst_b' used to reset signal 'soc.x_cpu_sub_system_ahb.x_tdt_dmi_top.x_tdt_dmi.x_tdt_dtm_top.x_tdt_dtm_ctrl.tap5_cur_st[0]' (domain 'soc.i_pad_jtg_tclk') is generated from domain 'soc.i_pad_clk'}  -rule {  {Reset_sync02}  }  -comment {Created by autumn on 29-Apr-2024 23:13:06} 
waive -msg {Reset signal 'soc.pg_reset_b' used to reset signal 'soc.x_cpu_sub_system_ahb.pad_cpu_sys_cnt[0]' (domain 'soc.i_pad_clk') is generated from unconstrained clock }  -rule {  {Reset_sync02}  }  -comment {Created by autumn on 29-Apr-2024 23:13:06} 
waive -du {  {pa_dtu_cdc_pulse}  }  -msg {Asynchronous reset signal 'soc.i_pad_jtg_nrst_b' is synchronized at least twice (at 'soc.x_cpu_sub_system_ahb.x_e906_top.x_pa_core_top.x_pa_dtu_top.x_pa_dtu_cdc.x_pa_tdt_dm_dtu_ack_havereset_cdc.src_sync1' and 'soc.x_cpu_sub_system_ahb.x_e906_top.x_pa_core_top.x_pa_dtu_top.x_pa_dtu_cdc.x_pa_dtu_rtu_resume_req_cdc.src_sync1') relative to clock signal 'soc.x_cpu_sub_system_ahb.cpu_clk_div2'}  -rule {  {Reset_sync04}  }  -comment {Created by autumn on 30-Apr-2024 08:51:42} 
