---
layout: default
title: "PCB Design Rules | è¨­è¨ˆãƒ«ãƒ¼ãƒ«"
---

---

# ğŸ“ PCB Design Rules / è¨­è¨ˆãƒ«ãƒ¼ãƒ«

---

## ğŸ”— ãƒªãƒ³ã‚¯ / Links

| é …ç›® / Item | èª¬æ˜ / Description | Links |
|-------------|-------------------|-------|
| ğŸŒ View Site | ãƒšãƒ¼ã‚¸è¡¨ç¤º / *View this page on site* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/PCB/design_rules.html) |
| ğŸ“‚ View Repo | GitHubãƒªãƒã‚¸ãƒˆãƒª / *View source on GitHub* | [![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/PCB/design_rules.md) |

## ğŸ”— ãƒªãƒ³ã‚¯ / Links

| é …ç›® / Item | èª¬æ˜ / Description | Links |
|-------------|---------------------|-------|
| ğŸŒ View Site | ãƒšãƒ¼ã‚¸è¡¨ç¤º / *View this page on site* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/PCB/design_rules.html) |
| ğŸ“‚ View Repo | GitHubãƒªãƒã‚¸ãƒˆãƒª / *View source on GitHub* | [![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/PCB/design_rules.md) |

---

## ğŸ“‘ ç›®æ¬¡ / Table of Contents
1. [ğŸ— æ¦‚è¦ / Overview](#-æ¦‚è¦--overview)  
2. [ğŸ”‘ ä¸»è¦ãƒ«ãƒ¼ãƒ« / Key Rules](#-ä¸»è¦ãƒ«ãƒ¼ãƒ«--key-rules)  
   - [ğŸ›¤ ãƒˆãƒ¬ãƒ¼ã‚¹å¹…ã¨é–“éš” / Trace Width & Spacing](#-ãƒˆãƒ¬ãƒ¼ã‚¹å¹…ã¨é–“éš”--trace-width--spacing)  
   - [ğŸ•³ ãƒ“ã‚¢è¨­è¨ˆ / Via Design](#-ãƒ“ã‚¢è¨­è¨ˆ--via-design)  
   - [âš¡ ã‚¯ãƒªã‚¢ãƒ©ãƒ³ã‚¹ / Clearance](#-ã‚¯ãƒªã‚¢ãƒ©ãƒ³ã‚¹--clearance)  
   - [ğŸ“ ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯” / Aspect Ratio](#-ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”--aspect-ratio)  
   - [ğŸ¯ ãƒ©ãƒ³ãƒ‰ã‚µã‚¤ã‚º / Pad Size](#-ãƒ©ãƒ³ãƒ‰ã‚µã‚¤ã‚º--pad-size)  
3. [ğŸ“ å›½éš›è¦æ ¼ã¨åŸºæº– / Standards & Guidelines](#-å›½éš›è¦æ ¼ã¨åŸºæº–--standards--guidelines)  
4. [ğŸ›  è¨­è¨ˆæ”¯æ´ãƒ„ãƒ¼ãƒ« / Design Aids](#-è¨­è¨ˆæ”¯æ´ãƒ„ãƒ¼ãƒ«--design-aids)  
5. [ğŸ¯ å­¦ç¿’ç›®æ¨™ / Learning Goals](#-å­¦ç¿’ç›®æ¨™--learning-goals)  
6. [ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links](#-é–¢é€£ãƒªãƒ³ã‚¯--related-links)  
7. [â¬†ï¸ Back to PCB](#ï¸-back-to-pcb)  

---

## ğŸ— æ¦‚è¦ / Overview
PCBè¨­è¨ˆã«ãŠã‘ã‚‹è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã¯ã€**è£½é€ å¯èƒ½æ€§ãƒ»ä¿¡é ¼æ€§ãƒ»æ€§èƒ½** ã‚’ä¿è¨¼ã™ã‚‹ãŸã‚ã®åŸºæº–ã§ã™ã€‚  
*Design rules in PCB layout ensure manufacturability, reliability, and performance.*  

ã“ã‚Œã«ã¯ãƒˆãƒ¬ãƒ¼ã‚¹å¹…ãƒ»é–“éš”ã€ãƒ“ã‚¢å¾„ã€ã‚¯ãƒªã‚¢ãƒ©ãƒ³ã‚¹ã€ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”ã€æœ€å°ãƒ©ãƒ³ãƒ‰ã‚µã‚¤ã‚ºãªã©ãŒå«ã¾ã‚Œã¾ã™ã€‚  
*Includes trace width/spacing, via diameter, clearance, aspect ratio, and minimum pad size.*  

---

## ğŸ”‘ ä¸»è¦ãƒ«ãƒ¼ãƒ« / Key Rules

### ğŸ›¤ ãƒˆãƒ¬ãƒ¼ã‚¹å¹…ã¨é–“éš” / Trace Width & Spacing
- é›»æµå®¹é‡ã¨ã‚¸ãƒ¥ãƒ¼ãƒ«ç™ºç†±ã«åŸºã¥ãè¨­è¨ˆã€‚  
- ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡ãŒå¿…è¦ãªå ´åˆã¯ä¼é€ç·šè·¯ãƒ¢ãƒ‡ãƒ«ã§ç®—å‡ºã€‚  
- IPC-2221 ã«åŸºã¥ãæœ€å°å€¤ã‚’åŸºæº–ã«ã™ã‚‹ã€‚  

*Designed based on current capacity and Joule heating.  
For controlled impedance, calculated using transmission line models.  
Minimum values follow IPC-2221 guidelines.*  

---

### ğŸ•³ ãƒ“ã‚¢è¨­è¨ˆ / Via Design
- ã‚¹ãƒ«ãƒ¼ãƒ›ãƒ¼ãƒ«ã€ãƒ–ãƒ©ã‚¤ãƒ³ãƒ‰ã€ãƒ™ãƒªãƒ¼ãƒ‰ã€ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢ã®é¸æŠã€‚  
- ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”ï¼ˆç©´å¾„ã¨åŸºæ¿åšã®æ¯”ï¼‰ã«ã‚ˆã‚‹è£½é€ åˆ¶ç´„ã€‚  
- SI/PI ã‚’è€ƒæ…®ã—ãŸã‚¹ã‚¿ãƒ–é•·æŠ‘åˆ¶ãŒé‡è¦ã€‚  

*Through, blind, buried, and microvia options.  
Aspect ratio constraints from hole diameter vs board thickness.  
Stub length minimization is critical for SI/PI.*  

---

### âš¡ ã‚¯ãƒªã‚¢ãƒ©ãƒ³ã‚¹ / Clearance
- é«˜é›»åœ§è¨­è¨ˆã§ã¯æ²¿é¢è·é›¢ãƒ»ç©ºé–“è·é›¢ã‚’è¦æ ¼ã«å¾“ã„ç¢ºä¿ã€‚  
- é«˜å‘¨æ³¢è¨­è¨ˆã§ã¯ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ãƒ»ä¸è¦çµåˆã‚’ä½æ¸›ã™ã‚‹ãŸã‚ã«é…æ…®ã€‚  

*For high voltage, maintain creepage and clearance per standards.  
For high frequency, minimize crosstalk and unintended coupling.*  

---

### ğŸ“ ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯” / Aspect Ratio
- æ¨å¥¨å€¤ï¼šâ‰¦10:1ï¼ˆä¾‹ï¼šåŸºæ¿åš 1.6mm / ç©´å¾„ 0.15mm â†’ é™ç•Œè¿‘ã„ï¼‰ã€‚  
- é«˜å¯†åº¦åŸºæ¿ã§ã¯ãƒ¬ãƒ¼ã‚¶ãƒ¼ãƒ“ã‚¢ã‚„åŸ‹ã‚ãƒ“ã‚¢ã‚’æ¤œè¨ã€‚  

*Recommended â‰¤10:1.  
For high-density boards, consider laser or buried vias.*  

---

### ğŸ¯ ãƒ©ãƒ³ãƒ‰ã‚µã‚¤ã‚º / Pad Size
- å®Ÿè£…ä¿¡é ¼æ€§ã«ç›´çµã™ã‚‹ãŸã‚ã€ãƒ©ãƒ³ãƒ‰å¾„ã¯ã¯ã‚“ã æ¥åˆå¼·åº¦ã«åˆã‚ã›ã‚‹ã€‚  
- BGAãƒ»CSP ã§ã¯ãƒ¡ãƒ¼ã‚«ãƒ¼æ¨å¥¨ãƒ©ãƒ³ãƒ‰ãƒ‘ã‚¿ãƒ¼ãƒ³ã‚’éµå®ˆã€‚  

*Pad diameter directly impacts mounting reliability.  
For BGA/CSP, follow manufacturer-recommended patterns.*  

---

## ğŸ“ å›½éš›è¦æ ¼ã¨åŸºæº– / Standards & Guidelines
- **IPC-2221**: æ±ç”¨è¨­è¨ˆãƒ«ãƒ¼ãƒ« / *Generic Standard on Printed Board Design*  
- **IPC-7351**: ãƒ©ãƒ³ãƒ‰ãƒ‘ã‚¿ãƒ¼ãƒ³è¨­è¨ˆã‚¬ã‚¤ãƒ‰ / *Land Pattern Standard*  
- **IEC 60664**: çµ¶ç¸ã‚¯ãƒªã‚¢ãƒ©ãƒ³ã‚¹ãƒ»æ²¿é¢è·é›¢è¦æ ¼ / *Insulation coordination*  
- **UL 796**: ãƒ—ãƒªãƒ³ãƒˆé…ç·šæ¿ã®å®‰å…¨è¦æ ¼ / *Safety standard for printed wiring boards*  

---

## ğŸ›  è¨­è¨ˆæ”¯æ´ãƒ„ãƒ¼ãƒ« / Design Aids
- **DRC (Design Rule Check)**: CADãƒ„ãƒ¼ãƒ«ã§ã®è‡ªå‹•ãƒã‚§ãƒƒã‚¯ã€‚  
  *Automatic verification of rules in PCB CAD tools.*  
- **ã‚·ã‚°ãƒŠãƒ«ã‚¤ãƒ³ãƒ†ã‚°ãƒªãƒ†ã‚£ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³**: HyperLynx, ADS, SIwave ç­‰ã€‚  
  *Signal integrity simulations using HyperLynx, ADS, SIwave, etc.*  
- **è£½é€ å´DFMãƒ«ãƒ¼ãƒ«**: PCBãƒ¡ãƒ¼ã‚«ãƒ¼ãŒæç¤ºã™ã‚‹ãƒ«ãƒ¼ãƒ«ã‚»ãƒƒãƒˆã€‚  
  *DFM rules provided by PCB fabricators.*  

---

## ğŸ¯ å­¦ç¿’ç›®æ¨™ / Learning Goals
- è£½é€ ã¨ä¿¡é ¼æ€§ã‚’ä¸¡ç«‹ã™ã‚‹ãŸã‚ã®è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã‚’ç†è§£ã™ã‚‹ã€‚  
  *Understand design rules for manufacturability and reliability.*  
- IPC/IEC è¦æ ¼ã«åŸºã¥ã„ãŸã‚¯ãƒªã‚¢ãƒ©ãƒ³ã‚¹ãƒ»ãƒ©ãƒ³ãƒ‰è¨­è¨ˆã‚’ç¿’å¾—ã™ã‚‹ã€‚  
  *Learn clearance and pad design based on IPC/IEC standards.*  
- DRCã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚’æ´»ç”¨ã—ãŸè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã‚’æ§‹ç¯‰ã§ãã‚‹ã€‚  
  *Establish design flow using DRC and simulations.*  

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

| é …ç›® / Item | èª¬æ˜ / Description | Links |
|-------------|-------------------|-------|
| ğŸ“ Stack-up | å±¤æ§‹æˆã®è¨­è¨ˆæŒ‡é‡<br>*PCB layer stack-up guidelines* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](./stackup.md)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](../PCB/stackup.md) |
| ğŸ•³ Via Design | ãƒ“ã‚¢ã®ç¨®é¡ã¨è¨­è¨ˆæŒ‡é‡<br>*Types of vias and design guidelines* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](./via-design.md)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](../PCB/via-design.md) |
| ğŸ“ Impedance Control | ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡ã®åŸºç¤<br>*Fundamentals of impedance control* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](./impedance-control.md)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](../PCB/impedance-control.md) |
| ğŸ›  Assembly | éƒ¨å“å®Ÿè£…ãƒ—ãƒ­ã‚»ã‚¹<br>*PCB assembly processes* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](./assembly.md)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](../PCB/assembly.md) |

---

## â¬†ï¸ Back to PCB

| é …ç›® / Item | èª¬æ˜ / Description | Links |
|-------------|-------------------|-------|
| ğŸŒ Back to Site | PCBå…¨ä½“ãƒšãƒ¼ã‚¸ã¸æˆ»ã‚‹<br>*Back to PCB site* | [![Back Site](https://img.shields.io/badge/â¬†ï¸%20Back-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/PCB/) |
| ğŸ“‚ Back to Repo | GitHubãƒªãƒã‚¸ãƒˆãƒªã«æˆ»ã‚‹<br>*Back to GitHub repo* | [![Back Repo](https://img.shields.io/badge/â¬†ï¸%20Back-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/Assembly-Integration/PCB) |
