{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@499:550@HdlStmIf", "\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\nassign up_eot = up_dma_cyclic ? 1'b0 : up_req_eot;\n\n\ngenerate if (DMA_2D_TRANSFER == 1) begin\n\ndmac_2d_transfer #(\n  .DMA_LENGTH_WIDTH(DMA_LENGTH_WIDTH),\n  .BYTES_PER_BEAT_WIDTH_DEST(BYTES_PER_BEAT_WIDTH_DEST),\n  .BYTES_PER_BEAT_WIDTH_SRC(BYTES_PER_BEAT_WIDTH_SRC)\n) i_2d_transfer (\n  .req_aclk(s_axi_aclk),\n  .req_aresetn(s_axi_aresetn),\n\n  .req_eot(up_req_eot),\n\n  .req_valid(up_dma_req_valid),\n  .req_ready(up_dma_req_ready),\n  .req_dest_address(up_dma_dest_address),\n  .req_src_address(up_dma_src_address),\n  .req_x_length(up_dma_x_length),\n  .req_y_length(up_dma_y_length),\n  .req_dest_stride(up_dma_dest_stride),\n  .req_src_stride(up_dma_src_stride),\n  .req_sync_transfer_start(up_dma_sync_transfer_start),\n\n  .out_req_valid(dma_req_valid),\n  .out_req_ready(dma_req_ready),\n  .out_req_dest_address(dma_req_dest_address),\n  .out_req_src_address(dma_req_src_address),\n  .out_req_length(dma_req_length),\n  .out_req_sync_transfer_start(dma_req_sync_transfer_start),\n  .out_eot(dma_req_eot)\n);\n\nend else begin\n\nassign dma_req_valid = up_dma_req_valid;\nassign up_dma_req_ready = dma_req_ready;\nassign dma_req_dest_address = up_dma_dest_address;\nassign dma_req_src_address = up_dma_src_address;\nassign dma_req_length = up_dma_x_length;\nassign dma_req_sync_transfer_start = up_dma_sync_transfer_start;\nassign up_req_eot = dma_req_eot;\n\nend endgenerate\n\ndmac_request_arb #(\n  .DMA_DATA_WIDTH_SRC(DMA_DATA_WIDTH_SRC),\n  .DMA_DATA_WIDTH_DEST(DMA_DATA_WIDTH_DEST),\n  .DMA_LENGTH_WIDTH(DMA_LENGTH_WIDTH),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[521, "  .req_y_length(up_dma_y_length),\n"], [522, "  .req_dest_stride(up_dma_dest_stride),\n"], [523, "  .req_src_stride(up_dma_src_stride),\n"]], "Add": [[523, "  .req_y_length(up_dma_y_length_s),\n"], [523, "  .req_dest_stride(up_dma_dest_stride_s),\n"], [523, "  .req_src_stride(up_dma_src_stride_s),\n"]]}}