# Processor
Author: Clayton Shafer   
This repository contains parts of a RISC CPU, written in Verilog as a class project. All rights reserved. 
