$comment
	File created using the following command:
		vcd file FULL_addsub.msim.vcd -direction
$end
$date
	Mon Apr 01 03:45:52 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FULL_addsub_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var wire 1 $ BO $end
$var wire 1 % DIFF $end
$var wire 1 & carry $end
$var wire 1 ' sum $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / a~combout $end
$var wire 1 0 b~combout $end
$var wire 1 1 cin~combout $end
$var wire 1 2 sum~0_combout $end
$var wire 1 3 carry~0_combout $end
$var wire 1 4 BO~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
x(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
$end
#10000
1#
11
0(
14
12
1$
1%
1'
#20000
1"
0#
10
01
1(
#30000
1#
11
0(
13
02
1&
0%
0'
#40000
1!
0"
0#
1/
00
01
1(
04
03
12
0$
0&
1%
1'
#50000
1#
11
0(
13
02
1&
0%
0'
#60000
1"
0#
10
01
1(
#70000
1#
11
0(
14
12
1$
1%
1'
#80000
0!
0"
0#
0/
00
01
1(
04
03
02
0$
0&
0%
0'
#120000
