INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sources_1/new/DatapathMultiCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module DatapathMultiCycle
INFO: [VRFC 10-311] analyzing module MemorySingleCycle
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sources_1/new/DividerUnsignedPipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DividerUnsignedPipelined
INFO: [VRFC 10-311] analyzing module divu_1iter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp1
INFO: [VRFC 10-311] analyzing module gp4
INFO: [VRFC 10-311] analyzing module gp8
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sim_1/new/multicycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
