{
  "design": {
    "design_info": {
      "boundary_crc": "0x7B50282B02ED35D9",
      "device": "xc7a35ticsg324-1L",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "util_reduced_logic_0": "",
      "c_shift_ram_0": "",
      "c_shift_ram_1": "",
      "c_shift_ram_2": "",
      "c_shift_ram_3": "",
      "fadd_wrap_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "led0": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "led1": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 1}",
            "value_src": "ip_prop"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "util_reduced_logic_0": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "design_1_util_reduced_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "xor"
          },
          "C_SIZE": {
            "value": "32"
          }
        }
      },
      "c_shift_ram_0": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_c_shift_ram_0_0",
        "parameters": {
          "AsyncInitVal": {
            "value": "00000000000000000000000000000000"
          },
          "DefaultData": {
            "value": "00000000000000000000000000000000"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "32"
          }
        }
      },
      "c_shift_ram_1": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_c_shift_ram_0_1",
        "parameters": {
          "AsyncInitVal": {
            "value": "00000000000000000000000000000000"
          },
          "DefaultData": {
            "value": "00000000000000000000000000000000"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "32"
          }
        }
      },
      "c_shift_ram_2": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_c_shift_ram_0_2",
        "parameters": {
          "AsyncInitVal": {
            "value": "00000000000000000000000000000000"
          },
          "DefaultData": {
            "value": "00000000000000000000000000000000"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "32"
          }
        }
      },
      "c_shift_ram_3": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_c_shift_ram_3_0",
        "parameters": {
          "AsyncInitVal": {
            "value": "0"
          },
          "DefaultData": {
            "value": "0"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "1"
          }
        }
      },
      "fadd_wrap_0": {
        "vlnv": "xilinx.com:module_ref:fadd_wrap:1.0",
        "xci_name": "design_1_fadd_wrap_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fadd_wrap",
          "boundary_crc": "0x0"
        },
        "ports": {
          "x1": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          },
          "x2": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          },
          "y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ovf": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0"
      }
    },
    "nets": {
      "c_shift_ram_0_Q": {
        "ports": [
          "c_shift_ram_0/Q",
          "c_shift_ram_0/D",
          "fadd_wrap_0/x1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "c_shift_ram_1_Q": {
        "ports": [
          "c_shift_ram_1/Q",
          "c_shift_ram_1/D",
          "fadd_wrap_0/x2"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "fadd_wrap_0_y": {
        "ports": [
          "fadd_wrap_0/y",
          "c_shift_ram_2/D"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "fadd_wrap_0_ovf": {
        "ports": [
          "fadd_wrap_0/ovf",
          "c_shift_ram_3/D"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "c_shift_ram_2_Q": {
        "ports": [
          "c_shift_ram_2/Q",
          "util_reduced_logic_0/Op1"
        ]
      },
      "util_reduced_logic_0_Res": {
        "ports": [
          "util_reduced_logic_0/Res",
          "led0"
        ]
      },
      "c_shift_ram_3_Q": {
        "ports": [
          "c_shift_ram_3/Q",
          "led1"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "c_shift_ram_0/CLK",
          "c_shift_ram_1/CLK",
          "c_shift_ram_2/CLK",
          "c_shift_ram_3/CLK"
        ]
      },
      "reset_1": {
        "ports": [
          "reset"
        ]
      }
    }
  }
}