<stg><name>linear_forward_no_mu</name>


<trans_list>

<trans id="456" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="2" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="82" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:0  %w_scale_V_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %w_scale_V)

]]></Node>
<StgValue><ssdm name="w_scale_V_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:1  %scales_0_V_read_1 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %scales_0_V_read)

]]></Node>
<StgValue><ssdm name="scales_0_V_read_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="61" op_0_bw="22">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:2  %zext_ln160 = zext i22 %w_scale_V_read to i61

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1836)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="61" op_0_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:4  %sext_ln1148 = sext i40 %scales_0_V_read_1 to i61

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:5  %mul_ln1148 = mul i61 %zext_ln160, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="72" op_0_bw="61">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:6  %sext_ln161 = sext i61 %mul_ln1148 to i72

]]></Node>
<StgValue><ssdm name="sext_ln161"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:7  br label %0

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln161_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %j_0_0 = phi i7 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %select_ln165_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:2  %ko_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln162, %ifFalse ]

]]></Node>
<StgValue><ssdm name="ko_0_0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %icmp_ln161 = icmp eq i10 %indvar_flatten, -448

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %add_ln161_1 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln161, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_3

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:0  %add_ln161 = add i7 1, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3  %icmp_ln162 = icmp eq i3 %ko_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:4  %select_ln165 = select i1 %icmp_ln162, i3 0, i3 %ko_0_0

]]></Node>
<StgValue><ssdm name="select_ln165"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:11  %zext_ln165_1 = zext i3 %select_ln165 to i64

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:26  %input_0_0_0_V_add = getelementptr [6 x i8]* %input_0_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_0_0_0_V_add"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:27  %input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_0_0_V_loa"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:40  %input_0_1_0_V_add = getelementptr [6 x i8]* %input_0_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_0_1_0_V_add"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:41  %input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_1_0_V_loa"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:52  %input_0_2_0_V_add = getelementptr [6 x i8]* %input_0_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_0_2_0_V_add"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:53  %input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_2_0_V_loa"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:64  %input_0_3_0_V_add = getelementptr [6 x i8]* %input_0_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_0_3_0_V_add"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:65  %input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_3_0_V_loa"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:77  %input_1_0_0_V_add = getelementptr [6 x i8]* %input_1_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_add"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:78  %input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_loa"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:89  %input_1_1_0_V_add = getelementptr [6 x i8]* %input_1_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_add"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:90  %input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_loa"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:101  %input_1_2_0_V_add = getelementptr [6 x i8]* %input_1_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_add"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:102  %input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_loa"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:113  %input_1_3_0_V_add = getelementptr [6 x i8]* %input_1_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_add"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:114  %input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_loa"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:126  %input_2_0_0_V_add = getelementptr [6 x i8]* %input_2_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_2_0_0_V_add"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:127  %input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_0_0_V_loa"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:138  %input_2_1_0_V_add = getelementptr [6 x i8]* %input_2_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_2_1_0_V_add"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:139  %input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_1_0_V_loa"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:150  %input_2_2_0_V_add = getelementptr [6 x i8]* %input_2_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_2_2_0_V_add"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:151  %input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_2_0_V_loa"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:162  %input_2_3_0_V_add = getelementptr [6 x i8]* %input_2_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_2_3_0_V_add"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:163  %input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_3_0_V_loa"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:175  %input_3_0_0_V_add = getelementptr [6 x i8]* %input_3_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_3_0_0_V_add"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:176  %input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_0_0_V_loa"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:187  %input_3_1_0_V_add = getelementptr [6 x i8]* %input_3_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_3_1_0_V_add"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:188  %input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_1_0_V_loa"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:199  %input_3_2_0_V_add = getelementptr [6 x i8]* %input_3_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_3_2_0_V_add"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:200  %input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_2_0_V_loa"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:211  %input_3_3_0_V_add = getelementptr [6 x i8]* %input_3_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_3_3_0_V_add"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:212  %input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_3_0_V_loa"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:5  %select_ln165_1 = select i1 %icmp_ln162, i7 %add_ln161, i7 %j_0_0

]]></Node>
<StgValue><ssdm name="select_ln165_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="7">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:7  %zext_ln162 = zext i7 %select_ln165_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:12  %tmp_56 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %select_ln165, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="10">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:13  %zext_ln165_2 = zext i10 %tmp_56 to i11

]]></Node>
<StgValue><ssdm name="zext_ln165_2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:14  %tmp_57 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln165, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:15  %zext_ln165_3 = zext i8 %tmp_57 to i11

]]></Node>
<StgValue><ssdm name="zext_ln165_3"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:16  %sub_ln165 = sub i11 %zext_ln165_2, %zext_ln165_3

]]></Node>
<StgValue><ssdm name="sub_ln165"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:17  %add_ln165 = add i11 %zext_ln162, %sub_ln165

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="11">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:18  %sext_ln165 = sext i11 %add_ln165 to i64

]]></Node>
<StgValue><ssdm name="sext_ln165"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:19  %packed_weights_0_ad = getelementptr [576 x i8]* %packed_weights_0, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_0_ad"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:20  %packed_weights_1_ad = getelementptr [576 x i8]* %packed_weights_1, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_1_ad"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:21  %packed_weights_2_ad = getelementptr [576 x i8]* %packed_weights_2, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_2_ad"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:22  %packed_weights_3_ad = getelementptr [576 x i8]* %packed_weights_3, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_3_ad"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="10">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:23  %packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_0_lo"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:27  %input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_0_0_V_loa"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:41  %input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_1_0_V_loa"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:53  %input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_2_0_V_loa"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:65  %input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_3_0_V_loa"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="10">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:74  %packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_1_lo"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:78  %input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_loa"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:90  %input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_loa"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:102  %input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_loa"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:114  %input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_loa"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="10">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:123  %packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_2_lo"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:127  %input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_0_0_V_loa"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:139  %input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_1_0_V_loa"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:151  %input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_2_0_V_loa"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:163  %input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_3_0_V_loa"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="10">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:172  %packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_3_lo"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:176  %input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_0_0_V_loa"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:188  %input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_1_0_V_loa"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:200  %input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_2_0_V_loa"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:212  %input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_3_0_V_loa"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="7">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:6  %zext_ln165 = zext i7 %select_ln165_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="10">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:23  %packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_0_lo"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:24  %trunc_ln167 = trunc i8 %packed_weights_0_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:25  %icmp_ln169 = icmp eq i2 %trunc_ln167, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:28  %icmp_ln170 = icmp eq i2 %trunc_ln167, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:29  %sub_ln701 = sub i8 0, %input_0_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:30  %xor_ln169 = xor i1 %icmp_ln169, true

]]></Node>
<StgValue><ssdm name="xor_ln169"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:31  %and_ln170 = and i1 %icmp_ln170, %xor_ln169

]]></Node>
<StgValue><ssdm name="and_ln170"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:32  %output_0_V_addr = getelementptr [96 x i40]* %output_0_V, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="output_0_V_addr"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="40" op_0_bw="7">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:33  %output_0_V_load = load i40* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:34  %select_ln169 = select i1 %icmp_ln169, i8 %input_0_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:35  %select_ln170 = select i1 %and_ln170, i8 %sub_ln701, i8 %select_ln169

]]></Node>
<StgValue><ssdm name="select_ln170"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:38  %trunc_ln167_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_3"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:39  %icmp_ln169_1 = icmp eq i2 %trunc_ln167_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:42  %icmp_ln170_1 = icmp eq i2 %trunc_ln167_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:43  %sub_ln701_1 = sub i8 0, %input_0_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:44  %xor_ln169_1 = xor i1 %icmp_ln169_1, true

]]></Node>
<StgValue><ssdm name="xor_ln169_1"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:45  %and_ln170_1 = and i1 %icmp_ln170_1, %xor_ln169_1

]]></Node>
<StgValue><ssdm name="and_ln170_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:46  %select_ln169_1 = select i1 %icmp_ln169_1, i8 %input_0_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:47  %select_ln170_1 = select i1 %and_ln170_1, i8 %sub_ln701_1, i8 %select_ln169_1

]]></Node>
<StgValue><ssdm name="select_ln170_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:48  %shl_ln703_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_1, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:49  %sext_ln703_1 = sext i24 %shl_ln703_1 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:50  %trunc_ln167_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_4"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:51  %icmp_ln169_2 = icmp eq i2 %trunc_ln167_4, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_2"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:54  %icmp_ln170_2 = icmp eq i2 %trunc_ln167_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_2"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:55  %sub_ln701_2 = sub i8 0, %input_0_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_2"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:56  %xor_ln169_2 = xor i1 %icmp_ln169_2, true

]]></Node>
<StgValue><ssdm name="xor_ln169_2"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:57  %and_ln170_2 = and i1 %icmp_ln170_2, %xor_ln169_2

]]></Node>
<StgValue><ssdm name="and_ln170_2"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:58  %select_ln169_2 = select i1 %icmp_ln169_2, i8 %input_0_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_2"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:59  %select_ln170_2 = select i1 %and_ln170_2, i8 %sub_ln701_2, i8 %select_ln169_2

]]></Node>
<StgValue><ssdm name="select_ln170_2"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:60  %shl_ln703_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_2, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_2"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:61  %sext_ln703_2 = sext i24 %shl_ln703_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:62  %trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="10">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:74  %packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_1_lo"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:75  %trunc_ln167_2 = trunc i8 %packed_weights_1_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_2"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:87  %trunc_ln167_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_8"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:99  %trunc_ln167_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_9"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:111  %trunc_ln169_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:112  %icmp_ln169_7 = icmp eq i2 %trunc_ln169_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_7"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:115  %icmp_ln170_7 = icmp eq i2 %trunc_ln169_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_7"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:116  %sub_ln701_7 = sub i8 0, %input_1_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_7"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:117  %xor_ln169_7 = xor i1 %icmp_ln169_7, true

]]></Node>
<StgValue><ssdm name="xor_ln169_7"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:118  %and_ln170_7 = and i1 %icmp_ln170_7, %xor_ln169_7

]]></Node>
<StgValue><ssdm name="and_ln170_7"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:119  %select_ln169_7 = select i1 %icmp_ln169_7, i8 %input_1_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_7"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:120  %select_ln170_7 = select i1 %and_ln170_7, i8 %sub_ln701_7, i8 %select_ln169_7

]]></Node>
<StgValue><ssdm name="select_ln170_7"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:121  %shl_ln703_7 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_7, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_7"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:122  %sext_ln703_7 = sext i24 %shl_ln703_7 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="10">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:123  %packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_2_lo"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:124  %trunc_ln167_6 = trunc i8 %packed_weights_2_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_6"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:125  %icmp_ln169_8 = icmp eq i2 %trunc_ln167_6, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_8"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:128  %icmp_ln170_8 = icmp eq i2 %trunc_ln167_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_8"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:129  %sub_ln701_8 = sub i8 0, %input_2_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_8"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:130  %xor_ln169_8 = xor i1 %icmp_ln169_8, true

]]></Node>
<StgValue><ssdm name="xor_ln169_8"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:131  %and_ln170_8 = and i1 %icmp_ln170_8, %xor_ln169_8

]]></Node>
<StgValue><ssdm name="and_ln170_8"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:132  %select_ln169_8 = select i1 %icmp_ln169_8, i8 %input_2_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_8"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:133  %select_ln170_8 = select i1 %and_ln170_8, i8 %sub_ln701_8, i8 %select_ln169_8

]]></Node>
<StgValue><ssdm name="select_ln170_8"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:134  %shl_ln703_8 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_8, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_8"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:135  %sext_ln703_8 = sext i24 %shl_ln703_8 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:136  %trunc_ln167_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:137  %icmp_ln169_9 = icmp eq i2 %trunc_ln167_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_9"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:140  %icmp_ln170_9 = icmp eq i2 %trunc_ln167_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_9"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:141  %sub_ln701_9 = sub i8 0, %input_2_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_9"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:142  %xor_ln169_9 = xor i1 %icmp_ln169_9, true

]]></Node>
<StgValue><ssdm name="xor_ln169_9"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:143  %and_ln170_9 = and i1 %icmp_ln170_9, %xor_ln169_9

]]></Node>
<StgValue><ssdm name="and_ln170_9"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:144  %select_ln169_9 = select i1 %icmp_ln169_9, i8 %input_2_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_9"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:145  %select_ln170_9 = select i1 %and_ln170_9, i8 %sub_ln701_9, i8 %select_ln169_9

]]></Node>
<StgValue><ssdm name="select_ln170_9"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:146  %shl_ln703_9 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_9, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_9"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:147  %sext_ln703_9 = sext i24 %shl_ln703_9 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:148  %trunc_ln167_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_5"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:149  %icmp_ln169_10 = icmp eq i2 %trunc_ln167_5, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_10"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:152  %icmp_ln170_10 = icmp eq i2 %trunc_ln167_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_10"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:153  %sub_ln701_10 = sub i8 0, %input_2_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_10"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:154  %xor_ln169_10 = xor i1 %icmp_ln169_10, true

]]></Node>
<StgValue><ssdm name="xor_ln169_10"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:155  %and_ln170_10 = and i1 %icmp_ln170_10, %xor_ln169_10

]]></Node>
<StgValue><ssdm name="and_ln170_10"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:156  %select_ln169_10 = select i1 %icmp_ln169_10, i8 %input_2_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_10"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:157  %select_ln170_10 = select i1 %and_ln170_10, i8 %sub_ln701_10, i8 %select_ln169_10

]]></Node>
<StgValue><ssdm name="select_ln170_10"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:158  %shl_ln703_s = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_10, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_s"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:159  %sext_ln703_10 = sext i24 %shl_ln703_s to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:160  %trunc_ln169_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_2"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:161  %icmp_ln169_11 = icmp eq i2 %trunc_ln169_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_11"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:164  %icmp_ln170_11 = icmp eq i2 %trunc_ln169_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_11"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:165  %sub_ln701_11 = sub i8 0, %input_2_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_11"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:166  %xor_ln169_11 = xor i1 %icmp_ln169_11, true

]]></Node>
<StgValue><ssdm name="xor_ln169_11"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:167  %and_ln170_11 = and i1 %icmp_ln170_11, %xor_ln169_11

]]></Node>
<StgValue><ssdm name="and_ln170_11"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:168  %select_ln169_11 = select i1 %icmp_ln169_11, i8 %input_2_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_11"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:169  %select_ln170_11 = select i1 %and_ln170_11, i8 %sub_ln701_11, i8 %select_ln169_11

]]></Node>
<StgValue><ssdm name="select_ln170_11"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:170  %shl_ln703_10 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_11, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_10"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:171  %sext_ln703_11 = sext i24 %shl_ln703_10 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="10">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:172  %packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_3_lo"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:173  %trunc_ln167_7 = trunc i8 %packed_weights_3_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_7"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:174  %icmp_ln169_12 = icmp eq i2 %trunc_ln167_7, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_12"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:177  %icmp_ln170_12 = icmp eq i2 %trunc_ln167_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_12"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:178  %sub_ln701_12 = sub i8 0, %input_3_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_12"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:179  %xor_ln169_12 = xor i1 %icmp_ln169_12, true

]]></Node>
<StgValue><ssdm name="xor_ln169_12"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:180  %and_ln170_12 = and i1 %icmp_ln170_12, %xor_ln169_12

]]></Node>
<StgValue><ssdm name="and_ln170_12"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:181  %select_ln169_12 = select i1 %icmp_ln169_12, i8 %input_3_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_12"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:182  %select_ln170_12 = select i1 %and_ln170_12, i8 %sub_ln701_12, i8 %select_ln169_12

]]></Node>
<StgValue><ssdm name="select_ln170_12"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:183  %shl_ln703_11 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_12, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_11"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:184  %sext_ln703_12 = sext i24 %shl_ln703_11 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:185  %trunc_ln167_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_s"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:190  %sub_ln701_13 = sub i8 0, %input_3_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_13"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:197  %trunc_ln167_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_10"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:198  %icmp_ln169_14 = icmp eq i2 %trunc_ln167_10, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_14"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:201  %icmp_ln170_14 = icmp eq i2 %trunc_ln167_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_14"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:202  %sub_ln701_14 = sub i8 0, %input_3_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_14"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:203  %xor_ln169_14 = xor i1 %icmp_ln169_14, true

]]></Node>
<StgValue><ssdm name="xor_ln169_14"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:204  %and_ln170_14 = and i1 %icmp_ln170_14, %xor_ln169_14

]]></Node>
<StgValue><ssdm name="and_ln170_14"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:205  %select_ln169_14 = select i1 %icmp_ln169_14, i8 %input_3_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_14"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:206  %select_ln170_14 = select i1 %and_ln170_14, i8 %sub_ln701_14, i8 %select_ln169_14

]]></Node>
<StgValue><ssdm name="select_ln170_14"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:207  %shl_ln703_13 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_14, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_13"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:208  %sext_ln703_14 = sext i24 %shl_ln703_13 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:209  %trunc_ln169_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_3"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:210  %icmp_ln169_15 = icmp eq i2 %trunc_ln169_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_15"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:213  %icmp_ln170_15 = icmp eq i2 %trunc_ln169_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_15"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:214  %sub_ln701_15 = sub i8 0, %input_3_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_15"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:215  %xor_ln169_15 = xor i1 %icmp_ln169_15, true

]]></Node>
<StgValue><ssdm name="xor_ln169_15"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:216  %and_ln170_15 = and i1 %icmp_ln170_15, %xor_ln169_15

]]></Node>
<StgValue><ssdm name="and_ln170_15"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:217  %select_ln169_15 = select i1 %icmp_ln169_15, i8 %input_3_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_15"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:218  %select_ln170_15 = select i1 %and_ln170_15, i8 %sub_ln701_15, i8 %select_ln169_15

]]></Node>
<StgValue><ssdm name="select_ln170_15"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:219  %shl_ln703_14 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_15, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_14"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:220  %sext_ln703_15 = sext i24 %shl_ln703_14 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:222  %add_ln703_27 = add i25 %sext_ln703_1, %sext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:232  %add_ln703_33 = add i25 %sext_ln703_7, %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:234  %add_ln703_34 = add i25 %sext_ln703_9, %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:238  %add_ln703_36 = add i25 %sext_ln703_11, %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:240  %add_ln703_37 = add i25 %sext_ln703_14, %sext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:251  %add_ln162 = add i3 1, %select_ln165

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="295" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="40" op_0_bw="7">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:33  %output_0_V_load = load i40* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:36  %shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="40" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:37  %sext_ln703 = sext i24 %shl_ln to i40

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:63  %icmp_ln169_3 = icmp eq i2 %trunc_ln, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_3"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:66  %icmp_ln170_3 = icmp eq i2 %trunc_ln, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_3"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:67  %sub_ln701_3 = sub i8 0, %input_0_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_3"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:68  %xor_ln169_3 = xor i1 %icmp_ln169_3, true

]]></Node>
<StgValue><ssdm name="xor_ln169_3"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:69  %and_ln170_3 = and i1 %icmp_ln170_3, %xor_ln169_3

]]></Node>
<StgValue><ssdm name="and_ln170_3"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:70  %select_ln169_3 = select i1 %icmp_ln169_3, i8 %input_0_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_3"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:71  %select_ln170_3 = select i1 %and_ln170_3, i8 %sub_ln701_3, i8 %select_ln169_3

]]></Node>
<StgValue><ssdm name="select_ln170_3"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:72  %shl_ln703_3 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_3, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_3"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:73  %sext_ln703_3 = sext i24 %shl_ln703_3 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:76  %icmp_ln169_4 = icmp eq i2 %trunc_ln167_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_4"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:79  %icmp_ln170_4 = icmp eq i2 %trunc_ln167_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_4"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:80  %sub_ln701_4 = sub i8 0, %input_1_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_4"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:81  %xor_ln169_4 = xor i1 %icmp_ln169_4, true

]]></Node>
<StgValue><ssdm name="xor_ln169_4"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:82  %and_ln170_4 = and i1 %icmp_ln170_4, %xor_ln169_4

]]></Node>
<StgValue><ssdm name="and_ln170_4"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:83  %select_ln169_4 = select i1 %icmp_ln169_4, i8 %input_1_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_4"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:84  %select_ln170_4 = select i1 %and_ln170_4, i8 %sub_ln701_4, i8 %select_ln169_4

]]></Node>
<StgValue><ssdm name="select_ln170_4"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:85  %shl_ln703_4 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_4, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_4"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:86  %sext_ln703_4 = sext i24 %shl_ln703_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:88  %icmp_ln169_5 = icmp eq i2 %trunc_ln167_8, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_5"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:91  %icmp_ln170_5 = icmp eq i2 %trunc_ln167_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_5"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:92  %sub_ln701_5 = sub i8 0, %input_1_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_5"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:93  %xor_ln169_5 = xor i1 %icmp_ln169_5, true

]]></Node>
<StgValue><ssdm name="xor_ln169_5"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:94  %and_ln170_5 = and i1 %icmp_ln170_5, %xor_ln169_5

]]></Node>
<StgValue><ssdm name="and_ln170_5"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:95  %select_ln169_5 = select i1 %icmp_ln169_5, i8 %input_1_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_5"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:96  %select_ln170_5 = select i1 %and_ln170_5, i8 %sub_ln701_5, i8 %select_ln169_5

]]></Node>
<StgValue><ssdm name="select_ln170_5"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:97  %shl_ln703_5 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_5, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_5"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:98  %sext_ln703_5 = sext i24 %shl_ln703_5 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:100  %icmp_ln169_6 = icmp eq i2 %trunc_ln167_9, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_6"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:103  %icmp_ln170_6 = icmp eq i2 %trunc_ln167_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_6"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:104  %sub_ln701_6 = sub i8 0, %input_1_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_6"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:105  %xor_ln169_6 = xor i1 %icmp_ln169_6, true

]]></Node>
<StgValue><ssdm name="xor_ln169_6"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:106  %and_ln170_6 = and i1 %icmp_ln170_6, %xor_ln169_6

]]></Node>
<StgValue><ssdm name="and_ln170_6"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:107  %select_ln169_6 = select i1 %icmp_ln169_6, i8 %input_1_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_6"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:108  %select_ln170_6 = select i1 %and_ln170_6, i8 %sub_ln701_6, i8 %select_ln169_6

]]></Node>
<StgValue><ssdm name="select_ln170_6"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:109  %shl_ln703_6 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_6, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_6"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:110  %sext_ln703_6 = sext i24 %shl_ln703_6 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:186  %icmp_ln169_13 = icmp eq i2 %trunc_ln167_s, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_13"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:189  %icmp_ln170_13 = icmp eq i2 %trunc_ln167_s, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_13"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:191  %xor_ln169_13 = xor i1 %icmp_ln169_13, true

]]></Node>
<StgValue><ssdm name="xor_ln169_13"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:192  %and_ln170_13 = and i1 %icmp_ln170_13, %xor_ln169_13

]]></Node>
<StgValue><ssdm name="and_ln170_13"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:193  %select_ln169_13 = select i1 %icmp_ln169_13, i8 %input_3_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_13"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:194  %select_ln170_13 = select i1 %and_ln170_13, i8 %sub_ln701_13, i8 %select_ln169_13

]]></Node>
<StgValue><ssdm name="select_ln170_13"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:195  %shl_ln703_12 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_13, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_12"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="26" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:196  %sext_ln703_13 = sext i24 %shl_ln703_12 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:221  %add_ln703 = add i40 %output_0_V_load, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="40" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:223  %sext_ln703_16 = sext i25 %add_ln703_27 to i40

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:224  %add_ln703_28 = add i40 %sext_ln703_16, %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:225  %add_ln703_29 = add i25 %sext_ln703_3, %sext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:226  %sext_ln703_17 = sext i25 %add_ln703_29 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:227  %add_ln703_30 = add i25 %sext_ln703_5, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:228  %sext_ln703_18 = sext i25 %add_ln703_30 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:229  %add_ln703_31 = add i26 %sext_ln703_18, %sext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:233  %sext_ln703_20 = sext i25 %add_ln703_33 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:235  %sext_ln703_21 = sext i25 %add_ln703_34 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:236  %add_ln703_35 = add i26 %sext_ln703_21, %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="28" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:237  %sext_ln703_22 = sext i26 %add_ln703_35 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="27" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:239  %sext_ln703_23 = sext i25 %add_ln703_36 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:241  %sext_ln703_24 = sext i25 %add_ln703_37 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:242  %add_ln703_38 = add i26 %sext_ln703_24, %sext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:243  %sext_ln703_25 = sext i26 %add_ln703_38 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:244  %add_ln703_39 = add i27 %sext_ln703_25, %sext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="28" op_0_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:245  %sext_ln703_26 = sext i27 %add_ln703_39 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:246  %add_ln703_40 = add i28 %sext_ln703_26, %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="40" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:230  %sext_ln703_19 = sext i26 %add_ln703_31 to i40

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:231  %add_ln703_32 = add i40 %sext_ln703_19, %add_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="40" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:247  %sext_ln703_27 = sext i28 %add_ln703_40 to i40

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:248  %add_ln703_41 = add i40 %sext_ln703_27, %add_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="40" op_1_bw="7" op_2_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:249  store i40 %add_ln703_41, i40* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1  call void (...)* @_ssdm_op_SpecLoopName([58 x i8]* @LINEAR_FORWARD_NO_MU)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:8  call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1838) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:9  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1838)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln163"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:250  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1838, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:252  %icmp_ln162_1 = icmp eq i3 %add_ln162, -2

]]></Node>
<StgValue><ssdm name="icmp_ln162_1"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:253  br i1 %icmp_ln162_1, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="72" op_0_bw="72" op_1_bw="40" op_2_bw="32">
<![CDATA[
ifTrue:0  %shl_ln2 = call i72 @_ssdm_op_BitConcatenate.i72.i40.i32(i40 %add_ln703_41, i32 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="76" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="376" st_id="8" stage="75" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="377" st_id="9" stage="74" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="378" st_id="10" stage="73" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="379" st_id="11" stage="72" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="380" st_id="12" stage="71" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="381" st_id="13" stage="70" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="382" st_id="14" stage="69" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="383" st_id="15" stage="68" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="384" st_id="16" stage="67" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="385" st_id="17" stage="66" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="386" st_id="18" stage="65" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="387" st_id="19" stage="64" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="388" st_id="20" stage="63" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="389" st_id="21" stage="62" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="390" st_id="22" stage="61" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="391" st_id="23" stage="60" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="392" st_id="24" stage="59" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="393" st_id="25" stage="58" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="394" st_id="26" stage="57" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="395" st_id="27" stage="56" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="396" st_id="28" stage="55" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="397" st_id="29" stage="54" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="398" st_id="30" stage="53" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="399" st_id="31" stage="52" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="400" st_id="32" stage="51" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="401" st_id="33" stage="50" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="402" st_id="34" stage="49" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="403" st_id="35" stage="48" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="404" st_id="36" stage="47" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="405" st_id="37" stage="46" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="406" st_id="38" stage="45" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="407" st_id="39" stage="44" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="408" st_id="40" stage="43" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="409" st_id="41" stage="42" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="410" st_id="42" stage="41" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="411" st_id="43" stage="40" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="412" st_id="44" stage="39" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="413" st_id="45" stage="38" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="414" st_id="46" stage="37" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="415" st_id="47" stage="36" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="416" st_id="48" stage="35" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="417" st_id="49" stage="34" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="418" st_id="50" stage="33" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="419" st_id="51" stage="32" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="420" st_id="52" stage="31" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="421" st_id="53" stage="30" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="422" st_id="54" stage="29" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="423" st_id="55" stage="28" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="424" st_id="56" stage="27" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="425" st_id="57" stage="26" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="426" st_id="58" stage="25" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="427" st_id="59" stage="24" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="428" st_id="60" stage="23" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="429" st_id="61" stage="22" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="430" st_id="62" stage="21" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="431" st_id="63" stage="20" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="432" st_id="64" stage="19" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="433" st_id="65" stage="18" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="434" st_id="66" stage="17" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="435" st_id="67" stage="16" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="436" st_id="68" stage="15" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="437" st_id="69" stage="14" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="438" st_id="70" stage="13" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="439" st_id="71" stage="12" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="440" st_id="72" stage="11" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="441" st_id="73" stage="10" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="442" st_id="74" stage="9" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="443" st_id="75" stage="8" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="444" st_id="76" stage="7" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="445" st_id="77" stage="6" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="446" st_id="78" stage="5" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="447" st_id="79" stage="4" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="448" st_id="80" stage="3" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="449" st_id="81" stage="2" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="450" st_id="82" stage="1" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="451" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="40" op_0_bw="40">
<![CDATA[
ifTrue:2  %trunc_ln703 = trunc i72 %sdiv_ln1148 to i40

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="452" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="40" op_1_bw="7" op_2_bw="40" op_3_bw="0">
<![CDATA[
ifTrue:3  store i40 %trunc_ln703, i40* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="453" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:4  br label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="454" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1836, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="455" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln178"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
