///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2017, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// shrm_csr_seq_hwioreg.h : automatically generated by Autoseq  3.4 4/28/2017 
// User Name:amareshc
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __SHRM_CSR_SEQ_REG_SDI_H__
#define __SHRM_CSR_SEQ_REG_SDI_H__

#include "seq_hwio.h"
#include "shrm_csr_seq_hwiobase.h"
#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block SHRM_CSR
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_INFO ////

#define HWIO_SHRM_CSR_HW_INFO_ADDR(x)                                (x+0x00000000)
#define HWIO_SHRM_CSR_HW_INFO_PHYS(x)                                (x+0x00000000)
#define HWIO_SHRM_CSR_HW_INFO_RMSK                                   0xffffffff
#define HWIO_SHRM_CSR_HW_INFO_SHFT                                            0
#define HWIO_SHRM_CSR_HW_INFO_IN(x)                                  \
	in_dword_masked ( HWIO_SHRM_CSR_HW_INFO_ADDR(x), HWIO_SHRM_CSR_HW_INFO_RMSK)
#define HWIO_SHRM_CSR_HW_INFO_INM(x, mask)                           \
	in_dword_masked ( HWIO_SHRM_CSR_HW_INFO_ADDR(x), mask) 
#define HWIO_SHRM_CSR_HW_INFO_OUT(x, val)                            \
	out_dword( HWIO_SHRM_CSR_HW_INFO_ADDR(x), val)
#define HWIO_SHRM_CSR_HW_INFO_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_HW_INFO_ADDR(x), mask, val, HWIO_SHRM_CSR_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_HW_INFO_MAJOR_REVISION_BMSK                    0xff000000
#define HWIO_SHRM_CSR_HW_INFO_MAJOR_REVISION_SHFT                          0x18

#define HWIO_SHRM_CSR_HW_INFO_BRANCH_REVISION_BMSK                   0x00ff0000
#define HWIO_SHRM_CSR_HW_INFO_BRANCH_REVISION_SHFT                         0x10

#define HWIO_SHRM_CSR_HW_INFO_MINOR_REVISION_BMSK                    0x0000ff00
#define HWIO_SHRM_CSR_HW_INFO_MINOR_REVISION_SHFT                           0x8

#define HWIO_SHRM_CSR_HW_INFO_ECO_REVISION_BMSK                      0x000000ff
#define HWIO_SHRM_CSR_HW_INFO_ECO_REVISION_SHFT                             0x0

//// Register SHRM_CGC_OVERRIDE_CTRL ////

#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_ADDR(x)                 (x+0x00000004)
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_PHYS(x)                 (x+0x00000004)
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_RMSK                    0x00011111
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_SHFT                             0
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_IN(x)                   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_ADDR(x), HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_RMSK)
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_INM(x, mask)            \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_OUT(x, val)             \
	out_dword( HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_GLOBAL_CGC_BMSK         0x00010000
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_GLOBAL_CGC_SHFT               0x10
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_GLOBAL_CGC_DISABLE_FVAL       0x0u
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_GLOBAL_CGC_ENABLE_FVAL        0x1u

#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_IRAM_BMSK               0x00001000
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_IRAM_SHFT                      0xc
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_IRAM_DISABLE_FVAL             0x0u
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_IRAM_ENABLE_FVAL              0x1u

#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_DRAM_BMSK               0x00000100
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_DRAM_SHFT                      0x8
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_DRAM_DISABLE_FVAL             0x0u
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_DRAM_ENABLE_FVAL              0x1u

#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_SPROC_BMSK              0x00000010
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_SPROC_SHFT                     0x4
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_SPROC_DISABLE_FVAL            0x0u
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_SPROC_ENABLE_FVAL             0x1u

#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_RCI_BMSK                0x00000001
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_RCI_SHFT                       0x0
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_RCI_DISABLE_FVAL              0x0u
#define HWIO_SHRM_CSR_SHRM_CGC_OVERRIDE_CTRL_RCI_ENABLE_FVAL               0x1u

//// Register SHRM_SPROC_STATUS ////

#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_ADDR(x)                      (x+0x00000008)
#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_PHYS(x)                      (x+0x00000008)
#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_RMSK                         0x00000001
#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_SHFT                                  0
#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_IN(x)                        \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SPROC_STATUS_ADDR(x), HWIO_SHRM_CSR_SHRM_SPROC_STATUS_RMSK)
#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_INM(x, mask)                 \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SPROC_STATUS_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_OUT(x, val)                  \
	out_dword( HWIO_SHRM_CSR_SHRM_SPROC_STATUS_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_SPROC_STATUS_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_SPROC_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_STATE_BMSK                   0x00000001
#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_STATE_SHFT                          0x0
#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_STATE_RUN_STATE_FVAL               0x0u
#define HWIO_SHRM_CSR_SHRM_SPROC_STATUS_STATE_WAITI_STATE_FVAL             0x1u

//// Register SHRM_SW_LOGGING ////

#define HWIO_SHRM_CSR_SHRM_SW_LOGGING_ADDR(x)                        (x+0x0000000c)
#define HWIO_SHRM_CSR_SHRM_SW_LOGGING_PHYS(x)                        (x+0x0000000c)
#define HWIO_SHRM_CSR_SHRM_SW_LOGGING_RMSK                           0xffffffff
#define HWIO_SHRM_CSR_SHRM_SW_LOGGING_SHFT                                    0
#define HWIO_SHRM_CSR_SHRM_SW_LOGGING_IN(x)                          \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SW_LOGGING_ADDR(x), HWIO_SHRM_CSR_SHRM_SW_LOGGING_RMSK)
#define HWIO_SHRM_CSR_SHRM_SW_LOGGING_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SW_LOGGING_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_SW_LOGGING_OUT(x, val)                    \
	out_dword( HWIO_SHRM_CSR_SHRM_SW_LOGGING_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_SW_LOGGING_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_SW_LOGGING_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_SW_LOGGING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_SW_LOGGING_VALUE_BMSK                     0xffffffff
#define HWIO_SHRM_CSR_SHRM_SW_LOGGING_VALUE_SHFT                            0x0

//// Register SHRM_RSI_PATH ////

#define HWIO_SHRM_CSR_SHRM_RSI_PATH_ADDR(x)                          (x+0x00000010)
#define HWIO_SHRM_CSR_SHRM_RSI_PATH_PHYS(x)                          (x+0x00000010)
#define HWIO_SHRM_CSR_SHRM_RSI_PATH_RMSK                             0x00000001
#define HWIO_SHRM_CSR_SHRM_RSI_PATH_SHFT                                      0
#define HWIO_SHRM_CSR_SHRM_RSI_PATH_IN(x)                            \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RSI_PATH_ADDR(x), HWIO_SHRM_CSR_SHRM_RSI_PATH_RMSK)
#define HWIO_SHRM_CSR_SHRM_RSI_PATH_INM(x, mask)                     \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RSI_PATH_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_RSI_PATH_OUT(x, val)                      \
	out_dword( HWIO_SHRM_CSR_SHRM_RSI_PATH_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_RSI_PATH_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_RSI_PATH_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_RSI_PATH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_RSI_PATH_SEL_BMSK                         0x00000001
#define HWIO_SHRM_CSR_SHRM_RSI_PATH_SEL_SHFT                                0x0
#define HWIO_SHRM_CSR_SHRM_RSI_PATH_SEL_RSI_OVERRIDE_PATH_FVAL             0x0u
#define HWIO_SHRM_CSR_SHRM_RSI_PATH_SEL_RSI_PATH_FVAL                      0x1u

//// Register AOP2SHRM_INTERRUPT_EN ////

#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_ADDR(x)                  (x+0x00000020)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_PHYS(x)                  (x+0x00000020)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_RMSK                     0x00000001
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_SHFT                              0
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_IN(x)                    \
	in_dword_masked ( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_ADDR(x), HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_RMSK)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_INM(x, mask)             \
	in_dword_masked ( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_ADDR(x), mask) 
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_OUT(x, val)              \
	out_dword( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_ADDR(x), val)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_ADDR(x), mask, val, HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_EN_BMSK                  0x00000001
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_EN_SHFT                         0x0
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_EN_DISABLE_FVAL                0x0u
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_EN_EN_ENABLE_FVAL                 0x1u

//// Register AOP2SHRM_INTERRUPT_TRIGGER ////

#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_ADDR(x)             (x+0x00000024)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_PHYS(x)             (x+0x00000024)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_RMSK                0x00000001
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_SHFT                         0
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_IN(x)               \
	in_dword_masked ( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_ADDR(x), HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_RMSK)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_INM(x, mask)        \
	in_dword_masked ( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_ADDR(x), mask) 
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_OUT(x, val)         \
	out_dword( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_ADDR(x), val)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_ADDR(x), mask, val, HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_TRIGGER_BMSK        0x00000001
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_TRIGGER_SHFT               0x0
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_TRIGGER_CLR_FVAL          0x0u
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_TRIGGER_TRIGGER_SET_FVAL          0x1u

//// Register AOP2SHRM_INTERRUPT_CMD ////

#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_ADDR(x)                 (x+0x00000028)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_PHYS(x)                 (x+0x00000028)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_RMSK                    0xffffffff
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_SHFT                             0
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_IN(x)                   \
	in_dword_masked ( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_ADDR(x), HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_RMSK)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_INM(x, mask)            \
	in_dword_masked ( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_ADDR(x), mask) 
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_OUT(x, val)             \
	out_dword( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_ADDR(x), val)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_ADDR(x), mask, val, HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_CMD_PAYLOAD_BMSK        0xffffffff
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_CMD_CMD_PAYLOAD_SHFT               0x0

//// Register AOP2SHRM_INTERRUPT_STATUS ////

#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_ADDR(x)              (x+0x0000001c)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_PHYS(x)              (x+0x0000001c)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_RMSK                 0x00000001
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_SHFT                          0
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_IN(x)                \
	in_dword_masked ( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_ADDR(x), HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_RMSK)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_OUT(x, val)          \
	out_dword( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_STATUS_BMSK          0x00000001
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_STATUS_SHFT                 0x0
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_STATUS_COMPLETED_FVAL       0x0u
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_STATUS_STATUS_PROCESSING_FVAL       0x1u

//// Register AOP2SHRM_INTERRUPT_RESPONSE ////

#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_ADDR(x)            (x+0x0000002c)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_PHYS(x)            (x+0x0000002c)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_RMSK               0xffffffff
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_SHFT                        0
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_IN(x)              \
	in_dword_masked ( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_ADDR(x), HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_RMSK)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_INM(x, mask)       \
	in_dword_masked ( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_ADDR(x), mask) 
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_OUT(x, val)        \
	out_dword( HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_ADDR(x), val)
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_ADDR(x), mask, val, HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_RSP_PAYLOAD_BMSK   0xffffffff
#define HWIO_SHRM_CSR_AOP2SHRM_INTERRUPT_RESPONSE_RSP_PAYLOAD_SHFT          0x0

//// Register SHRM2AOP_INTERRUPT_EN ////

#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_ADDR(x)                  (x+0x00000040)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_PHYS(x)                  (x+0x00000040)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_RMSK                     0x00000001
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_SHFT                              0
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_IN(x)                    \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_ADDR(x), HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_RMSK)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_INM(x, mask)             \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_OUT(x, val)              \
	out_dword( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_EN_BMSK                  0x00000001
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_EN_SHFT                         0x0
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_EN_DISABLE_FVAL                0x0u
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_EN_EN_ENABLE_FVAL                 0x1u

//// Register SHRM2AOP_INTERRUPT_TRIGGER ////

#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_ADDR(x)             (x+0x00000044)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_PHYS(x)             (x+0x00000044)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_RMSK                0x00000001
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_SHFT                         0
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_IN(x)               \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_ADDR(x), HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_RMSK)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_INM(x, mask)        \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_OUT(x, val)         \
	out_dword( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_TRIGGER_BMSK        0x00000001
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_TRIGGER_SHFT               0x0
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_TRIGGER_CLR_FVAL          0x0u
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_TRIGGER_TRIGGER_SET_FVAL          0x1u

//// Register SHRM2AOP_INTERRUPT_CMD ////

#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_ADDR(x)                 (x+0x00000048)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_PHYS(x)                 (x+0x00000048)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_RMSK                    0xffffffff
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_SHFT                             0
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_IN(x)                   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_ADDR(x), HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_RMSK)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_INM(x, mask)            \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_OUT(x, val)             \
	out_dword( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_CMD_PAYLOAD_BMSK        0xffffffff
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_CMD_CMD_PAYLOAD_SHFT               0x0

//// Register SHRM2AOP_INTERRUPT_STATUS ////

#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_ADDR(x)              (x+0x00000050)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_PHYS(x)              (x+0x00000050)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_RMSK                 0x00000001
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_SHFT                          0
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_IN(x)                \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_ADDR(x), HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_RMSK)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_OUT(x, val)          \
	out_dword( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_STATUS_BMSK          0x00000001
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_STATUS_SHFT                 0x0
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_STATUS_COMPLETED_FVAL       0x0u
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_STATUS_STATUS_PROCESSING_FVAL       0x1u

//// Register SHRM2AOP_INTERRUPT_RESPONSE ////

#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_ADDR(x)            (x+0x0000004c)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_PHYS(x)            (x+0x0000004c)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_RMSK               0xffffffff
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_SHFT                        0
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_IN(x)              \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_ADDR(x), HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_RMSK)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_INM(x, mask)       \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_OUT(x, val)        \
	out_dword( HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_RSP_PAYLOAD_BMSK   0xffffffff
#define HWIO_SHRM_CSR_SHRM2AOP_INTERRUPT_RESPONSE_RSP_PAYLOAD_SHFT          0x0

//// Register SHRM_RPM_PORT_OVERRIDE_EN ////

#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_ADDR(x)              (x+0x00000060)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_PHYS(x)              (x+0x00000060)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_RMSK                 0x00000001
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_SHFT                          0
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_IN(x)                \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_ADDR(x), HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_RMSK)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_INM(x, mask)         \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_OUT(x, val)          \
	out_dword( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_EN_BMSK              0x00000001
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_EN_SHFT                     0x0
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_EN_DISABLE_FVAL            0x0u
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_EN_EN_ENABLE_FVAL             0x1u

//// Register SHRM_RPM_PORT_OVERRIDE_TRIGGER ////

#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_ADDR(x)         (x+0x00000064)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_PHYS(x)         (x+0x00000064)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_RMSK            0x00000001
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_SHFT                     0
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_IN(x)           \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_ADDR(x), HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_RMSK)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_INM(x, mask)    \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_OUT(x, val)     \
	out_dword( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_TRIGGER_BMSK    0x00000001
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_TRIGGER_SHFT           0x0
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_TRIGGER_CLR_FVAL       0x0u
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_TRIGGER_TRIGGER_SET_FVAL       0x1u

//// Register SHRM_RPM_PORT_OVERRIDE_CMD ////

#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_ADDR(x)             (x+0x00000068)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_PHYS(x)             (x+0x00000068)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_RMSK                0xffffffff
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_SHFT                         0
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_IN(x)               \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_ADDR(x), HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_RMSK)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_INM(x, mask)        \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_OUT(x, val)         \
	out_dword( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_CMD_PAYLOAD_BMSK    0xffffffff
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_CMD_CMD_PAYLOAD_SHFT           0x0

//// Register SHRM_RPM_PORT_OVERRIDE_RESPONSE ////

#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_ADDR(x)        (x+0x0000006c)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_PHYS(x)        (x+0x0000006c)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_RMSK           0xffffffff
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_SHFT                    0
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_IN(x)          \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_ADDR(x), HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_RMSK)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_INM(x, mask)   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_OUT(x, val)    \
	out_dword( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_RSP_PAYLOAD_BMSK 0xffffffff
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_RESPONSE_RSP_PAYLOAD_SHFT        0x0

//// Register SHRM_RPM_PORT_OVERRIDE_STATUS ////

#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_ADDR(x)          (x+0x00000070)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_PHYS(x)          (x+0x00000070)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_RMSK             0x00000001
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_SHFT                      0
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_IN(x)            \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_ADDR(x), HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_RMSK)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_OUT(x, val)      \
	out_dword( HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_STATUS_BMSK      0x00000001
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_STATUS_SHFT             0x0
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_STATUS_COMPLETED_FVAL       0x0u
#define HWIO_SHRM_CSR_SHRM_RPM_PORT_OVERRIDE_STATUS_STATUS_PROCESSING_FVAL       0x1u

//// Register SHRM_APB_DEBUG_CTRL ////

#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_ADDR(x)                    (x+0x00000074)
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_PHYS(x)                    (x+0x00000074)
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_RMSK                       0x00000001
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_SHFT                                0
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_ADDR(x), HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_RMSK)
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_OUT(x, val)                \
	out_dword( HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_EN_BMSK                    0x00000001
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_EN_SHFT                           0x0
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_EN_DISABLE_FVAL                  0x0u
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_CTRL_EN_ENSABLE_FVAL                  0x1u

//// Register SHRM_APB_DEBUG_STATUS ////

#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_ADDR(x)                  (x+0x00000078)
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_PHYS(x)                  (x+0x00000078)
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_RMSK                     0x00ffffff
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_SHFT                              0
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_ADDR(x), HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_RMSK)
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_OUT(x, val)              \
	out_dword( HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_STATUS_BMSK              0x00ff0000
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_STATUS_SHFT                    0x10

#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_PC_BMSK                  0x0000ffff
#define HWIO_SHRM_CSR_SHRM_APB_DEBUG_STATUS_PC_SHFT                         0x0

//// Register SHRM_PERF_COUNTER_n_CNTL ////

#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_ADDR(base, n)         (base+0x80+0x4*n)
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_PHYS(base, n)         (base+0x80+0x4*n)
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_RMSK                  0x00000101
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_SHFT                           0
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_MAXn                           1
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_INI(base, n)          \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_ADDR(base, n), HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_RMSK)
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_INMI(base, n, mask)   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_ADDR(base, n), mask) 
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_OUTI(base, n, val)    \
	out_dword( HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_ADDR(base, n), val)
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_ADDR(base, n), mask, val, HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_CLR_BMSK              0x00000100
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_CLR_SHFT                     0x8

#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_RUN_STOP_BMSK         0x00000001
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTL_RUN_STOP_SHFT                0x0

//// Register SHRM_PERF_COUNTER_n_CNTR ////

#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_ADDR(base, n)         (base+0x90+0x4*n)
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_PHYS(base, n)         (base+0x90+0x4*n)
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_RMSK                  0xffffffff
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_SHFT                           0
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_MAXn                           1
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_INI(base, n)          \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_ADDR(base, n), HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_RMSK)
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_INMI(base, n, mask)   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_ADDR(base, n), mask) 
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_OUTI(base, n, val)    \
	out_dword( HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_ADDR(base, n), val)
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_ADDR(base, n), mask, val, HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_VALUE_BMSK            0xffffffff
#define HWIO_SHRM_CSR_SHRM_PERF_COUNTER_n_CNTR_VALUE_SHFT                   0x0

//// Register SHRM_QOS_ENCODING ////

#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ADDR(x)                      (x+0x000000a0)
#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_PHYS(x)                      (x+0x000000a0)
#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_RMSK                         0xffffffff
#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_SHFT                                  0
#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_IN(x)                        \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ADDR(x), HWIO_SHRM_CSR_SHRM_QOS_ENCODING_RMSK)
#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_INM(x, mask)                 \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_OUT(x, val)                  \
	out_dword( HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_QOS_ENCODING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ACV_CTRL_BMSK                0xff000000
#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ACV_CTRL_SHFT                      0x18

#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ALC_CTRL_BMSK                0x00ff0000
#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ALC_CTRL_SHFT                      0x10

#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ACV_BMSK                     0x0000ff00
#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ACV_SHFT                            0x8

#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ALC_BMSK                     0x000000ff
#define HWIO_SHRM_CSR_SHRM_QOS_ENCODING_ALC_SHFT                            0x0

//// Register SHRM_QOS_OUTPUT_POLICY_OVERRIDE ////

#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_ADDR(x)        (x+0x000000a4)
#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_PHYS(x)        (x+0x000000a4)
#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_RMSK           0x00001111
#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_SHFT                    0
#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_IN(x)          \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_ADDR(x), HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_RMSK)
#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_INM(x, mask)   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_OUT(x, val)    \
	out_dword( HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_THROTTLE_POLICY_OVERRIDE_EN_BMSK 0x00001000
#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_THROTTLE_POLICY_OVERRIDE_EN_SHFT        0xc

#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_MEMNOC_POLICY_OVERRIDE_EN_BMSK 0x00000100
#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_MEMNOC_POLICY_OVERRIDE_EN_SHFT        0x8

#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_MC_POLICY_OVERRIDE_EN_BMSK 0x00000010
#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_MC_POLICY_OVERRIDE_EN_SHFT        0x4

#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_LLCC_POLICY_OVERRIDE_EN_BMSK 0x00000001
#define HWIO_SHRM_CSR_SHRM_QOS_OUTPUT_POLICY_OVERRIDE_LLCC_POLICY_OVERRIDE_EN_SHFT        0x0

//// Register SHRM_CGC_THRESHOLD_CTRL ////

#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_ADDR(x)                (x+0x000000b0)
#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_PHYS(x)                (x+0x000000b0)
#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_RMSK                   0x00ff00ff
#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_SHFT                            0
#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_IN(x)                  \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_ADDR(x), HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_RMSK)
#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_INM(x, mask)           \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_OUT(x, val)            \
	out_dword( HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_SHRM_BMSK              0x00ff0000
#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_SHRM_SHFT                    0x10

#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_CFG_BMSK               0x000000ff
#define HWIO_SHRM_CSR_SHRM_CGC_THRESHOLD_CTRL_CFG_SHFT                      0x0

//// Register SCRATCH_n_REG ////

#define HWIO_SHRM_CSR_SCRATCH_n_REG_ADDR(base, n)                    (base+0x100+0x4*n)
#define HWIO_SHRM_CSR_SCRATCH_n_REG_PHYS(base, n)                    (base+0x100+0x4*n)
#define HWIO_SHRM_CSR_SCRATCH_n_REG_RMSK                             0xffffffff
#define HWIO_SHRM_CSR_SCRATCH_n_REG_SHFT                                      0
#define HWIO_SHRM_CSR_SCRATCH_n_REG_MAXn                                     15
#define HWIO_SHRM_CSR_SCRATCH_n_REG_INI(base, n)                     \
	in_dword_masked ( HWIO_SHRM_CSR_SCRATCH_n_REG_ADDR(base, n), HWIO_SHRM_CSR_SCRATCH_n_REG_RMSK)
#define HWIO_SHRM_CSR_SCRATCH_n_REG_INMI(base, n, mask)              \
	in_dword_masked ( HWIO_SHRM_CSR_SCRATCH_n_REG_ADDR(base, n), mask) 
#define HWIO_SHRM_CSR_SCRATCH_n_REG_OUTI(base, n, val)               \
	out_dword( HWIO_SHRM_CSR_SCRATCH_n_REG_ADDR(base, n), val)
#define HWIO_SHRM_CSR_SCRATCH_n_REG_OUTMI(base, n, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SCRATCH_n_REG_ADDR(base, n), mask, val, HWIO_SHRM_CSR_SCRATCH_n_REG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SCRATCH_n_REG_DATA_BMSK                        0xffffffff
#define HWIO_SHRM_CSR_SCRATCH_n_REG_DATA_SHFT                               0x0

//// Register SHRM_QOS_INSTn_LUTm_INPUT ////

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_ADDR(base, n, m)     (base+0x400+0x20*n+0x4*m)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_PHYS(base, n, m)     (base+0x400+0x20*n+0x4*m)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_RMSK                 0x70000f0f
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_SHFT                          0
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_MAXn                         15
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_MAXm                          3
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_INI2(base, n, m)     \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_ADDR(base, n, m), HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_RMSK)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_INMI2(base, n, m, mask) \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_ADDR(base, n, m), mask) 
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_OUTI2(base, n, m, val) \
	out_dword( HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_ADDR(base, n, m), val)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_OUTMI2(base, n, m, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_ADDR(base, n, m), mask, val, HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_INI2(base, n, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_OPERATION_BMSK       0x70000000
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_OPERATION_SHFT             0x1c

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_MASK_BMSK            0x00000f00
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_MASK_SHFT                   0x8

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_MATCH_BMSK           0x0000000f
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_LUTm_INPUT_MATCH_SHFT                  0x0

//// Register SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL ////

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_ADDR(base, n) (base+0x800+0x4*n)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_PHYS(base, n) (base+0x800+0x4*n)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_RMSK       0x000f030f
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_SHFT                0
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_MAXn               15
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_INI(base, n) \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_ADDR(base, n), HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_RMSK)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_ADDR(base, n), mask) 
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_OUTI(base, n, val) \
	out_dword( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_ADDR(base, n), val)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_ADDR(base, n), mask, val, HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_POLICY_BMSK 0x000f0000
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_POLICY_SHFT       0x10

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_MODE_BMSK  0x00000300
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_MODE_SHFT         0x8

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_VALUE_BMSK 0x0000000f
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_THROTTLE_CNTL_VALUE_SHFT        0x0

//// Register SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL ////

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_ADDR(base, n) (base+0x840+0x4*n)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_PHYS(base, n) (base+0x840+0x4*n)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_RMSK         0x000f030f
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_SHFT                  0
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_MAXn                 15
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_INI(base, n) \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_ADDR(base, n), HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_RMSK)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_ADDR(base, n), mask) 
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_OUTI(base, n, val) \
	out_dword( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_ADDR(base, n), val)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_ADDR(base, n), mask, val, HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_POLICY_BMSK  0x000f0000
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_POLICY_SHFT        0x10

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_MODE_BMSK    0x00000300
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_MODE_SHFT           0x8

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_VALUE_BMSK   0x0000000f
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MEMNOC_CNTL_VALUE_SHFT          0x0

//// Register SHRM_QOS_INSTn_OUTPUT_MC_CNTL ////

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_ADDR(base, n)    (base+0x880+0x4*n)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_PHYS(base, n)    (base+0x880+0x4*n)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_RMSK             0x000f030f
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_SHFT                      0
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_MAXn                     15
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_INI(base, n)     \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_ADDR(base, n), HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_RMSK)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_ADDR(base, n), mask) 
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_OUTI(base, n, val) \
	out_dword( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_ADDR(base, n), val)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_ADDR(base, n), mask, val, HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_POLICY_BMSK      0x000f0000
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_POLICY_SHFT            0x10

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_MODE_BMSK        0x00000300
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_MODE_SHFT               0x8

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_VALUE_BMSK       0x0000000f
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_MC_CNTL_VALUE_SHFT              0x0

//// Register SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL ////

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_ADDR(base, n)  (base+0x8C0+0x4*n)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_PHYS(base, n)  (base+0x8C0+0x4*n)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_RMSK           0x000f030f
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_SHFT                    0
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_MAXn                   15
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_INI(base, n)   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_ADDR(base, n), HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_RMSK)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_ADDR(base, n), mask) 
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_OUTI(base, n, val) \
	out_dword( HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_ADDR(base, n), val)
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_ADDR(base, n), mask, val, HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_POLICY_BMSK    0x000f0000
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_POLICY_SHFT          0x10

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_MODE_BMSK      0x00000300
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_MODE_SHFT             0x8

#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_VALUE_BMSK     0x0000000f
#define HWIO_SHRM_CSR_SHRM_QOS_INSTn_OUTPUT_LLCC_CNTL_VALUE_SHFT            0x0

//// Register SHRM_QOS_CTRL ////

#define HWIO_SHRM_CSR_SHRM_QOS_CTRL_ADDR(x)                          (x+0x00000900)
#define HWIO_SHRM_CSR_SHRM_QOS_CTRL_PHYS(x)                          (x+0x00000900)
#define HWIO_SHRM_CSR_SHRM_QOS_CTRL_RMSK                             0x00000001
#define HWIO_SHRM_CSR_SHRM_QOS_CTRL_SHFT                                      0
#define HWIO_SHRM_CSR_SHRM_QOS_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_CTRL_ADDR(x), HWIO_SHRM_CSR_SHRM_QOS_CTRL_RMSK)
#define HWIO_SHRM_CSR_SHRM_QOS_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_QOS_CTRL_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_QOS_CTRL_OUT(x, val)                      \
	out_dword( HWIO_SHRM_CSR_SHRM_QOS_CTRL_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_QOS_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_QOS_CTRL_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_QOS_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_QOS_CTRL_LOAD_PARAMETERS_BMSK             0x00000001
#define HWIO_SHRM_CSR_SHRM_QOS_CTRL_LOAD_PARAMETERS_SHFT                    0x0

//// Register SHRM_SPROC_CTRL ////

#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_ADDR(x)                        (x+0x00001000)
#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_PHYS(x)                        (x+0x00001000)
#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_RMSK                           0x00000101
#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_SHFT                                    0
#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_IN(x)                          \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SPROC_CTRL_ADDR(x), HWIO_SHRM_CSR_SHRM_SPROC_CTRL_RMSK)
#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SPROC_CTRL_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_OUT(x, val)                    \
	out_dword( HWIO_SHRM_CSR_SHRM_SPROC_CTRL_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_SPROC_CTRL_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_SPROC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_START_VEC_SEL_BMSK             0x00000100
#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_START_VEC_SEL_SHFT                    0x8

#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_RUN_STALL_BMSK                 0x00000001
#define HWIO_SHRM_CSR_SHRM_SPROC_CTRL_RUN_STALL_SHFT                        0x0

//// Register APPS2SHRM_INTERRUPT_EN ////

#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_ADDR(x)                 (x+0x00001020)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_PHYS(x)                 (x+0x00001020)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_RMSK                    0x00000001
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_SHFT                             0
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_IN(x)                   \
	in_dword_masked ( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_ADDR(x), HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_RMSK)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_INM(x, mask)            \
	in_dword_masked ( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_ADDR(x), mask) 
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_OUT(x, val)             \
	out_dword( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_ADDR(x), val)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_ADDR(x), mask, val, HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_EN_BMSK                 0x00000001
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_EN_SHFT                        0x0
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_EN_DISABLE_FVAL               0x0u
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_EN_EN_ENABLE_FVAL                0x1u

//// Register APPS2SHRM_INTERRUPT_TRIGGER ////

#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_ADDR(x)            (x+0x00001024)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_PHYS(x)            (x+0x00001024)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_RMSK               0x00000001
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_SHFT                        0
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_IN(x)              \
	in_dword_masked ( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_ADDR(x), HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_RMSK)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_INM(x, mask)       \
	in_dword_masked ( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_ADDR(x), mask) 
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_OUT(x, val)        \
	out_dword( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_ADDR(x), val)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_ADDR(x), mask, val, HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_TRIGGER_BMSK       0x00000001
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_TRIGGER_SHFT              0x0
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_TRIGGER_CLR_FVAL         0x0u
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_TRIGGER_TRIGGER_SET_FVAL         0x1u

//// Register APPS2SHRM_INTERRUPT_CMD ////

#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_ADDR(x)                (x+0x00001028)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_PHYS(x)                (x+0x00001028)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_RMSK                   0xffffffff
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_SHFT                            0
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_IN(x)                  \
	in_dword_masked ( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_ADDR(x), HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_RMSK)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_INM(x, mask)           \
	in_dword_masked ( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_ADDR(x), mask) 
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_OUT(x, val)            \
	out_dword( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_ADDR(x), val)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_ADDR(x), mask, val, HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_CMD_PAYLOAD_BMSK       0xffffffff
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_CMD_CMD_PAYLOAD_SHFT              0x0

//// Register APPS2SHRM_INTERRUPT_STATUS ////

#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_ADDR(x)             (x+0x00000030)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_PHYS(x)             (x+0x00000030)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_RMSK                0x00000001
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_SHFT                         0
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_IN(x)               \
	in_dword_masked ( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_ADDR(x), HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_RMSK)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_INM(x, mask)        \
	in_dword_masked ( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_OUT(x, val)         \
	out_dword( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_STATUS_BMSK         0x00000001
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_STATUS_SHFT                0x0
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_STATUS_COMPLETED_FVAL       0x0u
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_STATUS_STATUS_PROCESSING_FVAL       0x1u

//// Register APPS2SHRM_INTERRUPT_RESPONSE ////

#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_ADDR(x)           (x+0x0000102c)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_PHYS(x)           (x+0x0000102c)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_RMSK              0xffffffff
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_SHFT                       0
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_IN(x)             \
	in_dword_masked ( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_ADDR(x), HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_RMSK)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_INM(x, mask)      \
	in_dword_masked ( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_ADDR(x), mask) 
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_OUT(x, val)       \
	out_dword( HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_ADDR(x), val)
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_ADDR(x), mask, val, HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_RSP_PAYLOAD_BMSK  0xffffffff
#define HWIO_SHRM_CSR_APPS2SHRM_INTERRUPT_RESPONSE_RSP_PAYLOAD_SHFT         0x0

//// Register SHRM2APPS_INTERRUPT_EN ////

#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_ADDR(x)                 (x+0x00001040)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_PHYS(x)                 (x+0x00001040)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_RMSK                    0x00000001
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_SHFT                             0
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_IN(x)                   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_ADDR(x), HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_RMSK)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_INM(x, mask)            \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_OUT(x, val)             \
	out_dword( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_EN_BMSK                 0x00000001
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_EN_SHFT                        0x0
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_EN_DISABLE_FVAL               0x0u
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_EN_EN_ENABLE_FVAL                0x1u

//// Register SHRM2APPS_INTERRUPT_TRIGGER ////

#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_ADDR(x)            (x+0x00001044)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_PHYS(x)            (x+0x00001044)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_RMSK               0x00000001
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_SHFT                        0
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_IN(x)              \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_ADDR(x), HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_RMSK)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_INM(x, mask)       \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_OUT(x, val)        \
	out_dword( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_TRIGGER_BMSK       0x00000001
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_TRIGGER_SHFT              0x0
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_TRIGGER_CLR_FVAL         0x0u
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_TRIGGER_TRIGGER_SET_FVAL         0x1u

//// Register SHRM2APPS_INTERRUPT_CMD ////

#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_ADDR(x)                (x+0x00001048)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_PHYS(x)                (x+0x00001048)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_RMSK                   0xffffffff
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_SHFT                            0
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_IN(x)                  \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_ADDR(x), HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_RMSK)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_INM(x, mask)           \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_OUT(x, val)            \
	out_dword( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_CMD_PAYLOAD_BMSK       0xffffffff
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_CMD_CMD_PAYLOAD_SHFT              0x0

//// Register SHRM2APPS_INTERRUPT_STATUS ////

#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_ADDR(x)             (x+0x0000104c)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_PHYS(x)             (x+0x0000104c)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_RMSK                0x00000001
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_SHFT                         0
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_IN(x)               \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_ADDR(x), HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_RMSK)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_INM(x, mask)        \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_OUT(x, val)         \
	out_dword( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_STATUS_BMSK         0x00000001
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_STATUS_SHFT                0x0
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_STATUS_COMPLETED_FVAL       0x0u
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_STATUS_STATUS_PROCESSING_FVAL       0x1u

//// Register SHRM2APPS_INTERRUPT_RESPONSE ////

#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_ADDR(x)           (x+0x00001050)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_PHYS(x)           (x+0x00001050)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_RMSK              0xffffffff
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_SHFT                       0
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_IN(x)             \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_ADDR(x), HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_RMSK)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_INM(x, mask)      \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_OUT(x, val)       \
	out_dword( HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_RSP_PAYLOAD_BMSK  0xffffffff
#define HWIO_SHRM_CSR_SHRM2APPS_INTERRUPT_RESPONSE_RSP_PAYLOAD_SHFT         0x0

//// Register SHRM_SWRST_TRIG ////

#define HWIO_SHRM_CSR_SHRM_SWRST_TRIG_ADDR(x)                        (x+0x00001080)
#define HWIO_SHRM_CSR_SHRM_SWRST_TRIG_PHYS(x)                        (x+0x00001080)
#define HWIO_SHRM_CSR_SHRM_SWRST_TRIG_RMSK                           0x00000001
#define HWIO_SHRM_CSR_SHRM_SWRST_TRIG_SHFT                                    0
#define HWIO_SHRM_CSR_SHRM_SWRST_TRIG_IN(x)                          \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SWRST_TRIG_ADDR(x), HWIO_SHRM_CSR_SHRM_SWRST_TRIG_RMSK)
#define HWIO_SHRM_CSR_SHRM_SWRST_TRIG_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SWRST_TRIG_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_SWRST_TRIG_OUT(x, val)                    \
	out_dword( HWIO_SHRM_CSR_SHRM_SWRST_TRIG_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_SWRST_TRIG_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_SWRST_TRIG_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_SWRST_TRIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_SWRST_TRIG_SWRESET_ENA_BMSK               0x00000001
#define HWIO_SHRM_CSR_SHRM_SWRST_TRIG_SWRESET_ENA_SHFT                      0x0

//// Register SHRM_SWRST_CLKGATE_SEQ ////

#define HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_ADDR(x)                 (x+0x00001084)
#define HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_PHYS(x)                 (x+0x00001084)
#define HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_RMSK                    0xffffffff
#define HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_SHFT                             0
#define HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_IN(x)                   \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_ADDR(x), HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_RMSK)
#define HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_INM(x, mask)            \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_OUT(x, val)             \
	out_dword( HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_SWRESET_CLK_EN_BMSK     0xffffffff
#define HWIO_SHRM_CSR_SHRM_SWRST_CLKGATE_SEQ_SWRESET_CLK_EN_SHFT            0x0

//// Register SHRM_SWRST_RES_SEQ ////

#define HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_ADDR(x)                     (x+0x00001088)
#define HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_PHYS(x)                     (x+0x00001088)
#define HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_RMSK                        0xffffffff
#define HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_SHFT                                 0
#define HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_IN(x)                       \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_ADDR(x), HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_RMSK)
#define HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_INM(x, mask)                \
	in_dword_masked ( HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_ADDR(x), mask) 
#define HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_OUT(x, val)                 \
	out_dword( HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_ADDR(x), val)
#define HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_ADDR(x), mask, val, HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_SWRESET_ARES_SET_BMSK       0xffffffff
#define HWIO_SHRM_CSR_SHRM_SWRST_RES_SEQ_SWRESET_ARES_SET_SHFT              0x0


#endif

