 
{
    "GENERAL": {
      "DESIGN_STAGE"    : "yosys",
      "STRATEGY"        : "performance",
      "POWER_ANALYSIS"  : false,
      "SWEEP"           : false 
    },
    "OpenFPGA_Commandline_args": {
        "continue_on_fail"  : false,
        "debug"             : true,
        "test_run"          : false,
        "show_thread_logs"  : true
    },
    "SYNTHESIS_PARAM": {
        "command"   : "synth_rs",
        "verific"   : true,
        "synth_ql":{
            "top"       : "${TOP_MODULE}",
            "family"    : "qlf_k6n10f",
            "no_abc_opt": null,
            "edif"      : null,
            "blif"      : "${OUTPUT_BLIF}",
            "verilog"   : null,
            "no_dsp"    : true,
            "no_adder"  : true,
            "no_bram"   : true,
            "no_ff_map" : null
        },
        "synth_rs":{
            "top"       : "${TOP_MODULE}",
            "tech"      : "generic",
            "goal"      : "area",
            "blif"      : "${OUTPUT_BLIF}",
            "verilog"   : "${OUTPUT_VERILOG}",
            "no_dsp"    : true,
            "no_bram"   : true,
            "effort"     : "medium",
            "abc"       : null,
            "cec"       : null

        },
        "synth":{
            "top"       : "${TOP_MODULE}",
            "auto-top"  : null,
            "flatten"   : true,
            "encfile"   : null,
            "lut"       : null,
            "nofsm"     : null,
            "noabc"     : null,
            "noalumacc" : null,
            "nordff"    : null,
            "noshare"   : null,
            "run"       : null,
            "flowmap"   : null
        }
    },
    "ABC": {
        "lut"   : "6",
        "script": null
    },
    "BENCHMARKS": {
        "Core_Swerv_EH2": {
            "design":"RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/Core/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "jtag_tck",
                "Clock2": "clk"
            }
        },
        "dbg_eh2": {
            "design":"RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/dbg/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "free_clk",
                "Clock3": "clk_override"
            }
        },
        "dec_eh2": {
            "design":"RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/dec/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "free_clk",
                "Clock3": "free_l2clk",
                "Clock4": "active_thread_l2clk"
            }
        },
        "dmi_eh2": {
            "design":"RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/dmi/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "tck",
                "Clock2": "core_clk"
            }
        },
        "exu_eh2": {
            "design":"RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/exu/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "active_thread_l2clk",
                "Clock3":"clk_override"
            }
        },
        "ifu_eh2": {
            "design":"RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/ifu/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "active_thread_l2clk",
                "Clock3":"clk_override",
                "Clock4":"active_clk"
            }
        },
        "lsu_eh2": {
            "design":"RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/lsu/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "active_thread_l2clk",
                "Clock3":"clk_override",
                "Clock4":"active_clk",
                "Clock5":"free_clk"
            }
        }
    }
}