DECL|CC2650_GPIO_DIN31_0_DIO0_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO0_MASK = 0x00000001,
DECL|CC2650_GPIO_DIN31_0_DIO0_POS|enumerator|CC2650_GPIO_DIN31_0_DIO0_POS = 0,
DECL|CC2650_GPIO_DIN31_0_DIO10_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO10_MASK = 0x00000400,
DECL|CC2650_GPIO_DIN31_0_DIO10_POS|enumerator|CC2650_GPIO_DIN31_0_DIO10_POS = 10,
DECL|CC2650_GPIO_DIN31_0_DIO11_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO11_MASK = 0x00000800,
DECL|CC2650_GPIO_DIN31_0_DIO11_POS|enumerator|CC2650_GPIO_DIN31_0_DIO11_POS = 11,
DECL|CC2650_GPIO_DIN31_0_DIO12_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO12_MASK = 0x00001000,
DECL|CC2650_GPIO_DIN31_0_DIO12_POS|enumerator|CC2650_GPIO_DIN31_0_DIO12_POS = 12,
DECL|CC2650_GPIO_DIN31_0_DIO13_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO13_MASK = 0x00002000,
DECL|CC2650_GPIO_DIN31_0_DIO13_POS|enumerator|CC2650_GPIO_DIN31_0_DIO13_POS = 13,
DECL|CC2650_GPIO_DIN31_0_DIO14_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO14_MASK = 0x00004000,
DECL|CC2650_GPIO_DIN31_0_DIO14_POS|enumerator|CC2650_GPIO_DIN31_0_DIO14_POS = 14,
DECL|CC2650_GPIO_DIN31_0_DIO15_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO15_MASK = 0x00008000,
DECL|CC2650_GPIO_DIN31_0_DIO15_POS|enumerator|CC2650_GPIO_DIN31_0_DIO15_POS = 15,
DECL|CC2650_GPIO_DIN31_0_DIO16_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO16_MASK = 0x00010000,
DECL|CC2650_GPIO_DIN31_0_DIO16_POS|enumerator|CC2650_GPIO_DIN31_0_DIO16_POS = 16,
DECL|CC2650_GPIO_DIN31_0_DIO17_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO17_MASK = 0x00020000,
DECL|CC2650_GPIO_DIN31_0_DIO17_POS|enumerator|CC2650_GPIO_DIN31_0_DIO17_POS = 17,
DECL|CC2650_GPIO_DIN31_0_DIO18_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO18_MASK = 0x00040000,
DECL|CC2650_GPIO_DIN31_0_DIO18_POS|enumerator|CC2650_GPIO_DIN31_0_DIO18_POS = 18,
DECL|CC2650_GPIO_DIN31_0_DIO19_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO19_MASK = 0x00080000,
DECL|CC2650_GPIO_DIN31_0_DIO19_POS|enumerator|CC2650_GPIO_DIN31_0_DIO19_POS = 19,
DECL|CC2650_GPIO_DIN31_0_DIO1_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO1_MASK = 0x00000002,
DECL|CC2650_GPIO_DIN31_0_DIO1_POS|enumerator|CC2650_GPIO_DIN31_0_DIO1_POS = 1,
DECL|CC2650_GPIO_DIN31_0_DIO20_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO20_MASK = 0x00100000,
DECL|CC2650_GPIO_DIN31_0_DIO20_POS|enumerator|CC2650_GPIO_DIN31_0_DIO20_POS = 20,
DECL|CC2650_GPIO_DIN31_0_DIO21_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO21_MASK = 0x00200000,
DECL|CC2650_GPIO_DIN31_0_DIO21_POS|enumerator|CC2650_GPIO_DIN31_0_DIO21_POS = 21,
DECL|CC2650_GPIO_DIN31_0_DIO22_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO22_MASK = 0x00400000,
DECL|CC2650_GPIO_DIN31_0_DIO22_POS|enumerator|CC2650_GPIO_DIN31_0_DIO22_POS = 22,
DECL|CC2650_GPIO_DIN31_0_DIO23_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO23_MASK = 0x00800000,
DECL|CC2650_GPIO_DIN31_0_DIO23_POS|enumerator|CC2650_GPIO_DIN31_0_DIO23_POS = 23,
DECL|CC2650_GPIO_DIN31_0_DIO24_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO24_MASK = 0x01000000,
DECL|CC2650_GPIO_DIN31_0_DIO24_POS|enumerator|CC2650_GPIO_DIN31_0_DIO24_POS = 24,
DECL|CC2650_GPIO_DIN31_0_DIO25_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO25_MASK = 0x02000000,
DECL|CC2650_GPIO_DIN31_0_DIO25_POS|enumerator|CC2650_GPIO_DIN31_0_DIO25_POS = 25,
DECL|CC2650_GPIO_DIN31_0_DIO26_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO26_MASK = 0x04000000,
DECL|CC2650_GPIO_DIN31_0_DIO26_POS|enumerator|CC2650_GPIO_DIN31_0_DIO26_POS = 26,
DECL|CC2650_GPIO_DIN31_0_DIO27_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO27_MASK = 0x08000000,
DECL|CC2650_GPIO_DIN31_0_DIO27_POS|enumerator|CC2650_GPIO_DIN31_0_DIO27_POS = 27,
DECL|CC2650_GPIO_DIN31_0_DIO28_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO28_MASK = 0x10000000,
DECL|CC2650_GPIO_DIN31_0_DIO28_POS|enumerator|CC2650_GPIO_DIN31_0_DIO28_POS = 28,
DECL|CC2650_GPIO_DIN31_0_DIO29_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO29_MASK = 0x20000000,
DECL|CC2650_GPIO_DIN31_0_DIO29_POS|enumerator|CC2650_GPIO_DIN31_0_DIO29_POS = 29,
DECL|CC2650_GPIO_DIN31_0_DIO2_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO2_MASK = 0x00000004,
DECL|CC2650_GPIO_DIN31_0_DIO2_POS|enumerator|CC2650_GPIO_DIN31_0_DIO2_POS = 2,
DECL|CC2650_GPIO_DIN31_0_DIO30_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO30_MASK = 0x40000000,
DECL|CC2650_GPIO_DIN31_0_DIO30_POS|enumerator|CC2650_GPIO_DIN31_0_DIO30_POS = 30,
DECL|CC2650_GPIO_DIN31_0_DIO31_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO31_MASK = 0x80000000
DECL|CC2650_GPIO_DIN31_0_DIO31_POS|enumerator|CC2650_GPIO_DIN31_0_DIO31_POS = 31
DECL|CC2650_GPIO_DIN31_0_DIO3_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO3_MASK = 0x00000008,
DECL|CC2650_GPIO_DIN31_0_DIO3_POS|enumerator|CC2650_GPIO_DIN31_0_DIO3_POS = 3,
DECL|CC2650_GPIO_DIN31_0_DIO4_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO4_MASK = 0x00000010,
DECL|CC2650_GPIO_DIN31_0_DIO4_POS|enumerator|CC2650_GPIO_DIN31_0_DIO4_POS = 4,
DECL|CC2650_GPIO_DIN31_0_DIO5_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO5_MASK = 0x00000020,
DECL|CC2650_GPIO_DIN31_0_DIO5_POS|enumerator|CC2650_GPIO_DIN31_0_DIO5_POS = 5,
DECL|CC2650_GPIO_DIN31_0_DIO6_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO6_MASK = 0x00000040,
DECL|CC2650_GPIO_DIN31_0_DIO6_POS|enumerator|CC2650_GPIO_DIN31_0_DIO6_POS = 6,
DECL|CC2650_GPIO_DIN31_0_DIO7_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO7_MASK = 0x00000080,
DECL|CC2650_GPIO_DIN31_0_DIO7_POS|enumerator|CC2650_GPIO_DIN31_0_DIO7_POS = 7,
DECL|CC2650_GPIO_DIN31_0_DIO8_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO8_MASK = 0x00000100,
DECL|CC2650_GPIO_DIN31_0_DIO8_POS|enumerator|CC2650_GPIO_DIN31_0_DIO8_POS = 8,
DECL|CC2650_GPIO_DIN31_0_DIO9_MASK|enumerator|CC2650_GPIO_DIN31_0_DIO9_MASK = 0x00000200,
DECL|CC2650_GPIO_DIN31_0_DIO9_POS|enumerator|CC2650_GPIO_DIN31_0_DIO9_POS = 9,
DECL|CC2650_GPIO_DIN31_0_MASK|enum|enum CC2650_GPIO_DIN31_0_MASK {
DECL|CC2650_GPIO_DIN31_0_POS|enum|enum CC2650_GPIO_DIN31_0_POS {
DECL|CC2650_GPIO_DIN31_0|enumerator|CC2650_GPIO_DIN31_0 = 0xC0,
DECL|CC2650_GPIO_DOE31_0_DIO0_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO0_MASK = 0x00000001,
DECL|CC2650_GPIO_DOE31_0_DIO0_POS|enumerator|CC2650_GPIO_DOE31_0_DIO0_POS = 0,
DECL|CC2650_GPIO_DOE31_0_DIO10_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO10_MASK = 0x00000400,
DECL|CC2650_GPIO_DOE31_0_DIO10_POS|enumerator|CC2650_GPIO_DOE31_0_DIO10_POS = 10,
DECL|CC2650_GPIO_DOE31_0_DIO11_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO11_MASK = 0x00000800,
DECL|CC2650_GPIO_DOE31_0_DIO11_POS|enumerator|CC2650_GPIO_DOE31_0_DIO11_POS = 11,
DECL|CC2650_GPIO_DOE31_0_DIO12_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO12_MASK = 0x00001000,
DECL|CC2650_GPIO_DOE31_0_DIO12_POS|enumerator|CC2650_GPIO_DOE31_0_DIO12_POS = 12,
DECL|CC2650_GPIO_DOE31_0_DIO13_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO13_MASK = 0x00002000,
DECL|CC2650_GPIO_DOE31_0_DIO13_POS|enumerator|CC2650_GPIO_DOE31_0_DIO13_POS = 13,
DECL|CC2650_GPIO_DOE31_0_DIO14_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO14_MASK = 0x00004000,
DECL|CC2650_GPIO_DOE31_0_DIO14_POS|enumerator|CC2650_GPIO_DOE31_0_DIO14_POS = 14,
DECL|CC2650_GPIO_DOE31_0_DIO15_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO15_MASK = 0x00008000,
DECL|CC2650_GPIO_DOE31_0_DIO15_POS|enumerator|CC2650_GPIO_DOE31_0_DIO15_POS = 15,
DECL|CC2650_GPIO_DOE31_0_DIO16_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO16_MASK = 0x00010000,
DECL|CC2650_GPIO_DOE31_0_DIO16_POS|enumerator|CC2650_GPIO_DOE31_0_DIO16_POS = 16,
DECL|CC2650_GPIO_DOE31_0_DIO17_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO17_MASK = 0x00020000,
DECL|CC2650_GPIO_DOE31_0_DIO17_POS|enumerator|CC2650_GPIO_DOE31_0_DIO17_POS = 17,
DECL|CC2650_GPIO_DOE31_0_DIO18_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO18_MASK = 0x00040000,
DECL|CC2650_GPIO_DOE31_0_DIO18_POS|enumerator|CC2650_GPIO_DOE31_0_DIO18_POS = 18,
DECL|CC2650_GPIO_DOE31_0_DIO19_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO19_MASK = 0x00080000,
DECL|CC2650_GPIO_DOE31_0_DIO19_POS|enumerator|CC2650_GPIO_DOE31_0_DIO19_POS = 19,
DECL|CC2650_GPIO_DOE31_0_DIO1_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO1_MASK = 0x00000002,
DECL|CC2650_GPIO_DOE31_0_DIO1_POS|enumerator|CC2650_GPIO_DOE31_0_DIO1_POS = 1,
DECL|CC2650_GPIO_DOE31_0_DIO20_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO20_MASK = 0x00100000,
DECL|CC2650_GPIO_DOE31_0_DIO20_POS|enumerator|CC2650_GPIO_DOE31_0_DIO20_POS = 20,
DECL|CC2650_GPIO_DOE31_0_DIO21_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO21_MASK = 0x00200000,
DECL|CC2650_GPIO_DOE31_0_DIO21_POS|enumerator|CC2650_GPIO_DOE31_0_DIO21_POS = 21,
DECL|CC2650_GPIO_DOE31_0_DIO22_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO22_MASK = 0x00400000,
DECL|CC2650_GPIO_DOE31_0_DIO22_POS|enumerator|CC2650_GPIO_DOE31_0_DIO22_POS = 22,
DECL|CC2650_GPIO_DOE31_0_DIO23_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO23_MASK = 0x00800000,
DECL|CC2650_GPIO_DOE31_0_DIO23_POS|enumerator|CC2650_GPIO_DOE31_0_DIO23_POS = 23,
DECL|CC2650_GPIO_DOE31_0_DIO24_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO24_MASK = 0x01000000,
DECL|CC2650_GPIO_DOE31_0_DIO24_POS|enumerator|CC2650_GPIO_DOE31_0_DIO24_POS = 24,
DECL|CC2650_GPIO_DOE31_0_DIO25_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO25_MASK = 0x02000000,
DECL|CC2650_GPIO_DOE31_0_DIO25_POS|enumerator|CC2650_GPIO_DOE31_0_DIO25_POS = 25,
DECL|CC2650_GPIO_DOE31_0_DIO26_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO26_MASK = 0x04000000,
DECL|CC2650_GPIO_DOE31_0_DIO26_POS|enumerator|CC2650_GPIO_DOE31_0_DIO26_POS = 26,
DECL|CC2650_GPIO_DOE31_0_DIO27_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO27_MASK = 0x08000000,
DECL|CC2650_GPIO_DOE31_0_DIO27_POS|enumerator|CC2650_GPIO_DOE31_0_DIO27_POS = 27,
DECL|CC2650_GPIO_DOE31_0_DIO28_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO28_MASK = 0x10000000,
DECL|CC2650_GPIO_DOE31_0_DIO28_POS|enumerator|CC2650_GPIO_DOE31_0_DIO28_POS = 28,
DECL|CC2650_GPIO_DOE31_0_DIO29_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO29_MASK = 0x20000000,
DECL|CC2650_GPIO_DOE31_0_DIO29_POS|enumerator|CC2650_GPIO_DOE31_0_DIO29_POS = 29,
DECL|CC2650_GPIO_DOE31_0_DIO2_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO2_MASK = 0x00000004,
DECL|CC2650_GPIO_DOE31_0_DIO2_POS|enumerator|CC2650_GPIO_DOE31_0_DIO2_POS = 2,
DECL|CC2650_GPIO_DOE31_0_DIO30_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO30_MASK = 0x40000000,
DECL|CC2650_GPIO_DOE31_0_DIO30_POS|enumerator|CC2650_GPIO_DOE31_0_DIO30_POS = 30,
DECL|CC2650_GPIO_DOE31_0_DIO31_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO31_MASK = 0x80000000
DECL|CC2650_GPIO_DOE31_0_DIO31_POS|enumerator|CC2650_GPIO_DOE31_0_DIO31_POS = 31
DECL|CC2650_GPIO_DOE31_0_DIO3_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO3_MASK = 0x00000008,
DECL|CC2650_GPIO_DOE31_0_DIO3_POS|enumerator|CC2650_GPIO_DOE31_0_DIO3_POS = 3,
DECL|CC2650_GPIO_DOE31_0_DIO4_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO4_MASK = 0x00000010,
DECL|CC2650_GPIO_DOE31_0_DIO4_POS|enumerator|CC2650_GPIO_DOE31_0_DIO4_POS = 4,
DECL|CC2650_GPIO_DOE31_0_DIO5_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO5_MASK = 0x00000020,
DECL|CC2650_GPIO_DOE31_0_DIO5_POS|enumerator|CC2650_GPIO_DOE31_0_DIO5_POS = 5,
DECL|CC2650_GPIO_DOE31_0_DIO6_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO6_MASK = 0x00000040,
DECL|CC2650_GPIO_DOE31_0_DIO6_POS|enumerator|CC2650_GPIO_DOE31_0_DIO6_POS = 6,
DECL|CC2650_GPIO_DOE31_0_DIO7_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO7_MASK = 0x00000080,
DECL|CC2650_GPIO_DOE31_0_DIO7_POS|enumerator|CC2650_GPIO_DOE31_0_DIO7_POS = 7,
DECL|CC2650_GPIO_DOE31_0_DIO8_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO8_MASK = 0x00000100,
DECL|CC2650_GPIO_DOE31_0_DIO8_POS|enumerator|CC2650_GPIO_DOE31_0_DIO8_POS = 8,
DECL|CC2650_GPIO_DOE31_0_DIO9_MASK|enumerator|CC2650_GPIO_DOE31_0_DIO9_MASK = 0x00000200,
DECL|CC2650_GPIO_DOE31_0_DIO9_POS|enumerator|CC2650_GPIO_DOE31_0_DIO9_POS = 9,
DECL|CC2650_GPIO_DOE31_0_MASK|enum|enum CC2650_GPIO_DOE31_0_MASK {
DECL|CC2650_GPIO_DOE31_0_POS|enum|enum CC2650_GPIO_DOE31_0_POS {
DECL|CC2650_GPIO_DOE31_0|enumerator|CC2650_GPIO_DOE31_0 = 0xD0,
DECL|CC2650_GPIO_DOUT11_8_DIO10_MASK|enumerator|CC2650_GPIO_DOUT11_8_DIO10_MASK = 0x00010000,
DECL|CC2650_GPIO_DOUT11_8_DIO10_POS|enumerator|CC2650_GPIO_DOUT11_8_DIO10_POS = 16,
DECL|CC2650_GPIO_DOUT11_8_DIO11_MASK|enumerator|CC2650_GPIO_DOUT11_8_DIO11_MASK = 0x01000000
DECL|CC2650_GPIO_DOUT11_8_DIO11_POS|enumerator|CC2650_GPIO_DOUT11_8_DIO11_POS = 24
DECL|CC2650_GPIO_DOUT11_8_DIO8_MASK|enumerator|CC2650_GPIO_DOUT11_8_DIO8_MASK = 0x00000001,
DECL|CC2650_GPIO_DOUT11_8_DIO8_POS|enumerator|CC2650_GPIO_DOUT11_8_DIO8_POS = 0,
DECL|CC2650_GPIO_DOUT11_8_DIO9_MASK|enumerator|CC2650_GPIO_DOUT11_8_DIO9_MASK = 0x00000100,
DECL|CC2650_GPIO_DOUT11_8_DIO9_POS|enumerator|CC2650_GPIO_DOUT11_8_DIO9_POS = 8,
DECL|CC2650_GPIO_DOUT11_8_MASK|enum|enum CC2650_GPIO_DOUT11_8_MASK {
DECL|CC2650_GPIO_DOUT11_8_POS|enum|enum CC2650_GPIO_DOUT11_8_POS {
DECL|CC2650_GPIO_DOUT11_8|enumerator|CC2650_GPIO_DOUT11_8 = 0x8,
DECL|CC2650_GPIO_DOUT15_12_DIO12_MASK|enumerator|CC2650_GPIO_DOUT15_12_DIO12_MASK = 0x00000001,
DECL|CC2650_GPIO_DOUT15_12_DIO12_POS|enumerator|CC2650_GPIO_DOUT15_12_DIO12_POS = 0,
DECL|CC2650_GPIO_DOUT15_12_DIO13_MASK|enumerator|CC2650_GPIO_DOUT15_12_DIO13_MASK = 0x00000100,
DECL|CC2650_GPIO_DOUT15_12_DIO13_POS|enumerator|CC2650_GPIO_DOUT15_12_DIO13_POS = 8,
DECL|CC2650_GPIO_DOUT15_12_DIO14_MASK|enumerator|CC2650_GPIO_DOUT15_12_DIO14_MASK = 0x00010000,
DECL|CC2650_GPIO_DOUT15_12_DIO14_POS|enumerator|CC2650_GPIO_DOUT15_12_DIO14_POS = 16,
DECL|CC2650_GPIO_DOUT15_12_DIO15_MASK|enumerator|CC2650_GPIO_DOUT15_12_DIO15_MASK = 0x01000000
DECL|CC2650_GPIO_DOUT15_12_DIO15_POS|enumerator|CC2650_GPIO_DOUT15_12_DIO15_POS = 24
DECL|CC2650_GPIO_DOUT15_12_MASK|enum|enum CC2650_GPIO_DOUT15_12_MASK {
DECL|CC2650_GPIO_DOUT15_12_POS|enum|enum CC2650_GPIO_DOUT15_12_POS {
DECL|CC2650_GPIO_DOUT15_12|enumerator|CC2650_GPIO_DOUT15_12 = 0xC,
DECL|CC2650_GPIO_DOUT19_16_DIO16_MASK|enumerator|CC2650_GPIO_DOUT19_16_DIO16_MASK = 0x00000001,
DECL|CC2650_GPIO_DOUT19_16_DIO16_POS|enumerator|CC2650_GPIO_DOUT19_16_DIO16_POS = 0,
DECL|CC2650_GPIO_DOUT19_16_DIO17_MASK|enumerator|CC2650_GPIO_DOUT19_16_DIO17_MASK = 0x00000100,
DECL|CC2650_GPIO_DOUT19_16_DIO17_POS|enumerator|CC2650_GPIO_DOUT19_16_DIO17_POS = 8,
DECL|CC2650_GPIO_DOUT19_16_DIO18_MASK|enumerator|CC2650_GPIO_DOUT19_16_DIO18_MASK = 0x00010000,
DECL|CC2650_GPIO_DOUT19_16_DIO18_POS|enumerator|CC2650_GPIO_DOUT19_16_DIO18_POS = 16,
DECL|CC2650_GPIO_DOUT19_16_DIO19_MASK|enumerator|CC2650_GPIO_DOUT19_16_DIO19_MASK = 0x01000000
DECL|CC2650_GPIO_DOUT19_16_DIO19_POS|enumerator|CC2650_GPIO_DOUT19_16_DIO19_POS = 24
DECL|CC2650_GPIO_DOUT19_16_MASK|enum|enum CC2650_GPIO_DOUT19_16_MASK {
DECL|CC2650_GPIO_DOUT19_16_POS|enum|enum CC2650_GPIO_DOUT19_16_POS {
DECL|CC2650_GPIO_DOUT19_16|enumerator|CC2650_GPIO_DOUT19_16 = 0x10,
DECL|CC2650_GPIO_DOUT23_20_DIO20_MASK|enumerator|CC2650_GPIO_DOUT23_20_DIO20_MASK = 0x00000001,
DECL|CC2650_GPIO_DOUT23_20_DIO20_POS|enumerator|CC2650_GPIO_DOUT23_20_DIO20_POS = 0,
DECL|CC2650_GPIO_DOUT23_20_DIO21_MASK|enumerator|CC2650_GPIO_DOUT23_20_DIO21_MASK = 0x00000100,
DECL|CC2650_GPIO_DOUT23_20_DIO21_POS|enumerator|CC2650_GPIO_DOUT23_20_DIO21_POS = 8,
DECL|CC2650_GPIO_DOUT23_20_DIO22_MASK|enumerator|CC2650_GPIO_DOUT23_20_DIO22_MASK = 0x00010000,
DECL|CC2650_GPIO_DOUT23_20_DIO22_POS|enumerator|CC2650_GPIO_DOUT23_20_DIO22_POS = 16,
DECL|CC2650_GPIO_DOUT23_20_DIO23_MASK|enumerator|CC2650_GPIO_DOUT23_20_DIO23_MASK = 0x01000000
DECL|CC2650_GPIO_DOUT23_20_DIO23_POS|enumerator|CC2650_GPIO_DOUT23_20_DIO23_POS = 24
DECL|CC2650_GPIO_DOUT23_20_MASK|enum|enum CC2650_GPIO_DOUT23_20_MASK {
DECL|CC2650_GPIO_DOUT23_20_POS|enum|enum CC2650_GPIO_DOUT23_20_POS {
DECL|CC2650_GPIO_DOUT23_20|enumerator|CC2650_GPIO_DOUT23_20 = 0x14,
DECL|CC2650_GPIO_DOUT27_24_DIO24_MASK|enumerator|CC2650_GPIO_DOUT27_24_DIO24_MASK = 0x00000001,
DECL|CC2650_GPIO_DOUT27_24_DIO24_POS|enumerator|CC2650_GPIO_DOUT27_24_DIO24_POS = 0,
DECL|CC2650_GPIO_DOUT27_24_DIO25_MASK|enumerator|CC2650_GPIO_DOUT27_24_DIO25_MASK = 0x00000100,
DECL|CC2650_GPIO_DOUT27_24_DIO25_POS|enumerator|CC2650_GPIO_DOUT27_24_DIO25_POS = 8,
DECL|CC2650_GPIO_DOUT27_24_DIO26_MASK|enumerator|CC2650_GPIO_DOUT27_24_DIO26_MASK = 0x00010000,
DECL|CC2650_GPIO_DOUT27_24_DIO26_POS|enumerator|CC2650_GPIO_DOUT27_24_DIO26_POS = 16,
DECL|CC2650_GPIO_DOUT27_24_DIO27_MASK|enumerator|CC2650_GPIO_DOUT27_24_DIO27_MASK = 0x01000000
DECL|CC2650_GPIO_DOUT27_24_DIO27_POS|enumerator|CC2650_GPIO_DOUT27_24_DIO27_POS = 24
DECL|CC2650_GPIO_DOUT27_24_MASK|enum|enum CC2650_GPIO_DOUT27_24_MASK {
DECL|CC2650_GPIO_DOUT27_24_POS|enum|enum CC2650_GPIO_DOUT27_24_POS {
DECL|CC2650_GPIO_DOUT27_24|enumerator|CC2650_GPIO_DOUT27_24 = 0x18,
DECL|CC2650_GPIO_DOUT31_0_DIO0_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO0_MASK = 0x00000001,
DECL|CC2650_GPIO_DOUT31_0_DIO0_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO0_POS = 0,
DECL|CC2650_GPIO_DOUT31_0_DIO10_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO10_MASK = 0x00000400,
DECL|CC2650_GPIO_DOUT31_0_DIO10_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO10_POS = 10,
DECL|CC2650_GPIO_DOUT31_0_DIO11_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO11_MASK = 0x00000800,
DECL|CC2650_GPIO_DOUT31_0_DIO11_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO11_POS = 11,
DECL|CC2650_GPIO_DOUT31_0_DIO12_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO12_MASK = 0x00001000,
DECL|CC2650_GPIO_DOUT31_0_DIO12_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO12_POS = 12,
DECL|CC2650_GPIO_DOUT31_0_DIO13_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO13_MASK = 0x00002000,
DECL|CC2650_GPIO_DOUT31_0_DIO13_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO13_POS = 13,
DECL|CC2650_GPIO_DOUT31_0_DIO14_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO14_MASK = 0x00004000,
DECL|CC2650_GPIO_DOUT31_0_DIO14_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO14_POS = 14,
DECL|CC2650_GPIO_DOUT31_0_DIO15_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO15_MASK = 0x00008000,
DECL|CC2650_GPIO_DOUT31_0_DIO15_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO15_POS = 15,
DECL|CC2650_GPIO_DOUT31_0_DIO16_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO16_MASK = 0x00010000,
DECL|CC2650_GPIO_DOUT31_0_DIO16_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO16_POS = 16,
DECL|CC2650_GPIO_DOUT31_0_DIO17_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO17_MASK = 0x00020000,
DECL|CC2650_GPIO_DOUT31_0_DIO17_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO17_POS = 17,
DECL|CC2650_GPIO_DOUT31_0_DIO18_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO18_MASK = 0x00040000,
DECL|CC2650_GPIO_DOUT31_0_DIO18_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO18_POS = 18,
DECL|CC2650_GPIO_DOUT31_0_DIO19_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO19_MASK = 0x00080000,
DECL|CC2650_GPIO_DOUT31_0_DIO19_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO19_POS = 19,
DECL|CC2650_GPIO_DOUT31_0_DIO1_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO1_MASK = 0x00000002,
DECL|CC2650_GPIO_DOUT31_0_DIO1_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO1_POS = 1,
DECL|CC2650_GPIO_DOUT31_0_DIO20_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO20_MASK = 0x00100000,
DECL|CC2650_GPIO_DOUT31_0_DIO20_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO20_POS = 20,
DECL|CC2650_GPIO_DOUT31_0_DIO21_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO21_MASK = 0x00200000,
DECL|CC2650_GPIO_DOUT31_0_DIO21_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO21_POS = 21,
DECL|CC2650_GPIO_DOUT31_0_DIO22_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO22_MASK = 0x00400000,
DECL|CC2650_GPIO_DOUT31_0_DIO22_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO22_POS = 22,
DECL|CC2650_GPIO_DOUT31_0_DIO23_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO23_MASK = 0x00800000,
DECL|CC2650_GPIO_DOUT31_0_DIO23_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO23_POS = 23,
DECL|CC2650_GPIO_DOUT31_0_DIO24_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO24_MASK = 0x01000000,
DECL|CC2650_GPIO_DOUT31_0_DIO24_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO24_POS = 24,
DECL|CC2650_GPIO_DOUT31_0_DIO25_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO25_MASK = 0x02000000,
DECL|CC2650_GPIO_DOUT31_0_DIO25_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO25_POS = 25,
DECL|CC2650_GPIO_DOUT31_0_DIO26_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO26_MASK = 0x04000000,
DECL|CC2650_GPIO_DOUT31_0_DIO26_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO26_POS = 26,
DECL|CC2650_GPIO_DOUT31_0_DIO27_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO27_MASK = 0x08000000,
DECL|CC2650_GPIO_DOUT31_0_DIO27_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO27_POS = 27,
DECL|CC2650_GPIO_DOUT31_0_DIO28_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO28_MASK = 0x10000000,
DECL|CC2650_GPIO_DOUT31_0_DIO28_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO28_POS = 28,
DECL|CC2650_GPIO_DOUT31_0_DIO29_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO29_MASK = 0x20000000,
DECL|CC2650_GPIO_DOUT31_0_DIO29_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO29_POS = 29,
DECL|CC2650_GPIO_DOUT31_0_DIO2_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO2_MASK = 0x00000004,
DECL|CC2650_GPIO_DOUT31_0_DIO2_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO2_POS = 2,
DECL|CC2650_GPIO_DOUT31_0_DIO30_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO30_MASK = 0x40000000,
DECL|CC2650_GPIO_DOUT31_0_DIO30_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO30_POS = 30,
DECL|CC2650_GPIO_DOUT31_0_DIO31_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO31_MASK = 0x80000000
DECL|CC2650_GPIO_DOUT31_0_DIO31_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO31_POS = 31
DECL|CC2650_GPIO_DOUT31_0_DIO3_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO3_MASK = 0x00000008,
DECL|CC2650_GPIO_DOUT31_0_DIO3_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO3_POS = 3,
DECL|CC2650_GPIO_DOUT31_0_DIO4_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO4_MASK = 0x00000010,
DECL|CC2650_GPIO_DOUT31_0_DIO4_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO4_POS = 4,
DECL|CC2650_GPIO_DOUT31_0_DIO5_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO5_MASK = 0x00000020,
DECL|CC2650_GPIO_DOUT31_0_DIO5_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO5_POS = 5,
DECL|CC2650_GPIO_DOUT31_0_DIO6_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO6_MASK = 0x00000040,
DECL|CC2650_GPIO_DOUT31_0_DIO6_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO6_POS = 6,
DECL|CC2650_GPIO_DOUT31_0_DIO7_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO7_MASK = 0x00000080,
DECL|CC2650_GPIO_DOUT31_0_DIO7_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO7_POS = 7,
DECL|CC2650_GPIO_DOUT31_0_DIO8_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO8_MASK = 0x00000100,
DECL|CC2650_GPIO_DOUT31_0_DIO8_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO8_POS = 8,
DECL|CC2650_GPIO_DOUT31_0_DIO9_MASK|enumerator|CC2650_GPIO_DOUT31_0_DIO9_MASK = 0x00000200,
DECL|CC2650_GPIO_DOUT31_0_DIO9_POS|enumerator|CC2650_GPIO_DOUT31_0_DIO9_POS = 9,
DECL|CC2650_GPIO_DOUT31_0_MASK|enum|enum CC2650_GPIO_DOUT31_0_MASK {
DECL|CC2650_GPIO_DOUT31_0_POS|enum|enum CC2650_GPIO_DOUT31_0_POS {
DECL|CC2650_GPIO_DOUT31_0|enumerator|CC2650_GPIO_DOUT31_0 = 0x80,
DECL|CC2650_GPIO_DOUT31_28_DIO28_POS|enumerator|CC2650_GPIO_DOUT31_28_DIO28_POS = 0,
DECL|CC2650_GPIO_DOUT31_28_DIO28|enumerator|CC2650_GPIO_DOUT31_28_DIO28 = 0x00000001,
DECL|CC2650_GPIO_DOUT31_28_DIO29_POS|enumerator|CC2650_GPIO_DOUT31_28_DIO29_POS = 8,
DECL|CC2650_GPIO_DOUT31_28_DIO29|enumerator|CC2650_GPIO_DOUT31_28_DIO29 = 0x00000100,
DECL|CC2650_GPIO_DOUT31_28_DIO30_POS|enumerator|CC2650_GPIO_DOUT31_28_DIO30_POS = 16,
DECL|CC2650_GPIO_DOUT31_28_DIO30|enumerator|CC2650_GPIO_DOUT31_28_DIO30 = 0x00010000,
DECL|CC2650_GPIO_DOUT31_28_DIO31_POS|enumerator|CC2650_GPIO_DOUT31_28_DIO31_POS = 24
DECL|CC2650_GPIO_DOUT31_28_DIO31|enumerator|CC2650_GPIO_DOUT31_28_DIO31 = 0x01000000
DECL|CC2650_GPIO_DOUT31_28_MASK|enum|enum CC2650_GPIO_DOUT31_28_MASK {
DECL|CC2650_GPIO_DOUT31_28_POS|enum|enum CC2650_GPIO_DOUT31_28_POS {
DECL|CC2650_GPIO_DOUT31_28|enumerator|CC2650_GPIO_DOUT31_28 = 0x1C,
DECL|CC2650_GPIO_DOUT3_0_DIO0_MASK|enumerator|CC2650_GPIO_DOUT3_0_DIO0_MASK = 0x00000001,
DECL|CC2650_GPIO_DOUT3_0_DIO0_POS|enumerator|CC2650_GPIO_DOUT3_0_DIO0_POS = 0,
DECL|CC2650_GPIO_DOUT3_0_DIO1_MASK|enumerator|CC2650_GPIO_DOUT3_0_DIO1_MASK = 0x00000100,
DECL|CC2650_GPIO_DOUT3_0_DIO1_POS|enumerator|CC2650_GPIO_DOUT3_0_DIO1_POS = 8,
DECL|CC2650_GPIO_DOUT3_0_DIO2_MASK|enumerator|CC2650_GPIO_DOUT3_0_DIO2_MASK = 0x00010000,
DECL|CC2650_GPIO_DOUT3_0_DIO2_POS|enumerator|CC2650_GPIO_DOUT3_0_DIO2_POS = 16,
DECL|CC2650_GPIO_DOUT3_0_DIO3_MASK|enumerator|CC2650_GPIO_DOUT3_0_DIO3_MASK = 0x01000000
DECL|CC2650_GPIO_DOUT3_0_DIO3_POS|enumerator|CC2650_GPIO_DOUT3_0_DIO3_POS = 24
DECL|CC2650_GPIO_DOUT3_0_MASK|enum|enum CC2650_GPIO_DOUT3_0_MASK {
DECL|CC2650_GPIO_DOUT3_0_POS|enum|enum CC2650_GPIO_DOUT3_0_POS {
DECL|CC2650_GPIO_DOUT3_0|enumerator|CC2650_GPIO_DOUT3_0 = 0x0,
DECL|CC2650_GPIO_DOUT7_4_DIO4_MASK|enumerator|CC2650_GPIO_DOUT7_4_DIO4_MASK = 0x00000001,
DECL|CC2650_GPIO_DOUT7_4_DIO4_POS|enumerator|CC2650_GPIO_DOUT7_4_DIO4_POS = 0,
DECL|CC2650_GPIO_DOUT7_4_DIO5_MASK|enumerator|CC2650_GPIO_DOUT7_4_DIO5_MASK = 0x00000100,
DECL|CC2650_GPIO_DOUT7_4_DIO5_POS|enumerator|CC2650_GPIO_DOUT7_4_DIO5_POS = 8,
DECL|CC2650_GPIO_DOUT7_4_DIO6_MASK|enumerator|CC2650_GPIO_DOUT7_4_DIO6_MASK = 0x00010000,
DECL|CC2650_GPIO_DOUT7_4_DIO6_POS|enumerator|CC2650_GPIO_DOUT7_4_DIO6_POS = 16,
DECL|CC2650_GPIO_DOUT7_4_DIO7_MASK|enumerator|CC2650_GPIO_DOUT7_4_DIO7_MASK = 0x01000000
DECL|CC2650_GPIO_DOUT7_4_DIO7_POS|enumerator|CC2650_GPIO_DOUT7_4_DIO7_POS = 24
DECL|CC2650_GPIO_DOUT7_4_MASK|enum|enum CC2650_GPIO_DOUT7_4_MASK {
DECL|CC2650_GPIO_DOUT7_4_POS|enum|enum CC2650_GPIO_DOUT7_4_POS {
DECL|CC2650_GPIO_DOUT7_4|enumerator|CC2650_GPIO_DOUT7_4 = 0x4,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO0_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO0_MASK = 0x00000001,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO0_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO0_POS = 0,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO10_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO10_MASK = 0x00000400,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO10_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO10_POS = 10,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO11_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO11_MASK = 0x00000800,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO11_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO11_POS = 11,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO12_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO12_MASK = 0x00001000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO12_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO12_POS = 12,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO13_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO13_MASK = 0x00002000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO13_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO13_POS = 13,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO14_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO14_MASK = 0x00004000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO14_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO14_POS = 14,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO15_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO15_MASK = 0x00008000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO15_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO15_POS = 15,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO16_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO16_MASK = 0x00010000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO16_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO16_POS = 16,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO17_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO17_MASK = 0x00020000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO17_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO17_POS = 17,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO18_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO18_MASK = 0x00040000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO18_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO18_POS = 18,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO19_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO19_MASK = 0x00080000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO19_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO19_POS = 19,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO1_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO1_MASK = 0x00000002,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO1_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO1_POS = 1,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO20_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO20_MASK = 0x00100000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO20_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO20_POS = 20,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO21_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO21_MASK = 0x00200000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO21_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO21_POS = 21,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO22_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO22_MASK = 0x00400000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO22_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO22_POS = 22,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO23_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO23_MASK = 0x00800000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO23_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO23_POS = 23,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO24_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO24_MASK = 0x01000000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO24_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO24_POS = 24,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO25_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO25_MASK = 0x02000000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO25_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO25_POS = 25,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO26_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO26_MASK = 0x04000000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO26_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO26_POS = 26,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO27_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO27_MASK = 0x08000000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO27_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO27_POS = 27,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO28_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO28_MASK = 0x10000000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO28_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO28_POS = 28,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO29_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO29_MASK = 0x20000000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO29_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO29_POS = 29,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO2_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO2_MASK = 0x00000004,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO2_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO2_POS = 2,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO30_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO30_MASK = 0x40000000,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO30_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO30_POS = 30,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO31_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO31_MASK = 0x80000000
DECL|CC2650_GPIO_DOUTCLR31_0_DIO31_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO31_POS = 31
DECL|CC2650_GPIO_DOUTCLR31_0_DIO3_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO3_MASK = 0x00000008,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO3_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO3_POS = 3,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO4_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO4_MASK = 0x00000010,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO4_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO4_POS = 4,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO5_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO5_MASK = 0x00000020,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO5_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO5_POS = 5,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO6_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO6_MASK = 0x00000040,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO6_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO6_POS = 6,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO7_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO7_MASK = 0x00000080,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO7_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO7_POS = 7,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO8_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO8_MASK = 0x00000100,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO8_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO8_POS = 8,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO9_MASK|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO9_MASK = 0x00000200,
DECL|CC2650_GPIO_DOUTCLR31_0_DIO9_POS|enumerator|CC2650_GPIO_DOUTCLR31_0_DIO9_POS = 9,
DECL|CC2650_GPIO_DOUTCLR31_0_MASK|enum|enum CC2650_GPIO_DOUTCLR31_0_MASK {
DECL|CC2650_GPIO_DOUTCLR31_0_POS|enum|enum CC2650_GPIO_DOUTCLR31_0_POS {
DECL|CC2650_GPIO_DOUTCLR31_0|enumerator|CC2650_GPIO_DOUTCLR31_0 = 0XA0,
DECL|CC2650_GPIO_DOUTSET31_0_DIO0_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO0_MASK = 0x00000001,
DECL|CC2650_GPIO_DOUTSET31_0_DIO0_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO0_POS = 0,
DECL|CC2650_GPIO_DOUTSET31_0_DIO10_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO10_MASK = 0x00000400,
DECL|CC2650_GPIO_DOUTSET31_0_DIO10_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO10_POS = 10,
DECL|CC2650_GPIO_DOUTSET31_0_DIO11_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO11_MASK = 0x00000800,
DECL|CC2650_GPIO_DOUTSET31_0_DIO11_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO11_POS = 11,
DECL|CC2650_GPIO_DOUTSET31_0_DIO12_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO12_MASK = 0x00001000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO12_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO12_POS = 12,
DECL|CC2650_GPIO_DOUTSET31_0_DIO13_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO13_MASK = 0x00002000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO13_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO13_POS = 13,
DECL|CC2650_GPIO_DOUTSET31_0_DIO14_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO14_MASK = 0x00004000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO14_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO14_POS = 14,
DECL|CC2650_GPIO_DOUTSET31_0_DIO15_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO15_MASK = 0x00008000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO15_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO15_POS = 15,
DECL|CC2650_GPIO_DOUTSET31_0_DIO16_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO16_MASK = 0x00010000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO16_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO16_POS = 16,
DECL|CC2650_GPIO_DOUTSET31_0_DIO17_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO17_MASK = 0x00020000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO17_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO17_POS = 17,
DECL|CC2650_GPIO_DOUTSET31_0_DIO18_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO18_MASK = 0x00040000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO18_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO18_POS = 18,
DECL|CC2650_GPIO_DOUTSET31_0_DIO19_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO19_MASK = 0x00080000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO19_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO19_POS = 19,
DECL|CC2650_GPIO_DOUTSET31_0_DIO1_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO1_MASK = 0x00000002,
DECL|CC2650_GPIO_DOUTSET31_0_DIO1_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO1_POS = 1,
DECL|CC2650_GPIO_DOUTSET31_0_DIO20_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO20_MASK = 0x00100000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO20_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO20_POS = 20,
DECL|CC2650_GPIO_DOUTSET31_0_DIO21_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO21_MASK = 0x00200000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO21_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO21_POS = 21,
DECL|CC2650_GPIO_DOUTSET31_0_DIO22_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO22_MASK = 0x00400000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO22_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO22_POS = 22,
DECL|CC2650_GPIO_DOUTSET31_0_DIO23_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO23_MASK = 0x00800000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO23_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO23_POS = 23,
DECL|CC2650_GPIO_DOUTSET31_0_DIO24_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO24_MASK = 0x01000000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO24_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO24_POS = 24,
DECL|CC2650_GPIO_DOUTSET31_0_DIO25_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO25_MASK = 0x02000000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO25_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO25_POS = 25,
DECL|CC2650_GPIO_DOUTSET31_0_DIO26_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO26_MASK = 0x04000000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO26_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO26_POS = 26,
DECL|CC2650_GPIO_DOUTSET31_0_DIO27_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO27_MASK = 0x08000000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO27_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO27_POS = 27,
DECL|CC2650_GPIO_DOUTSET31_0_DIO28_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO28_MASK = 0x10000000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO28_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO28_POS = 28,
DECL|CC2650_GPIO_DOUTSET31_0_DIO29_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO29_MASK = 0x20000000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO29_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO29_POS = 29,
DECL|CC2650_GPIO_DOUTSET31_0_DIO2_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO2_MASK = 0x00000004,
DECL|CC2650_GPIO_DOUTSET31_0_DIO2_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO2_POS = 2,
DECL|CC2650_GPIO_DOUTSET31_0_DIO30_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO30_MASK = 0x40000000,
DECL|CC2650_GPIO_DOUTSET31_0_DIO30_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO30_POS = 30,
DECL|CC2650_GPIO_DOUTSET31_0_DIO31_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO31_MASK = 0x80000000
DECL|CC2650_GPIO_DOUTSET31_0_DIO31_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO31_POS = 31
DECL|CC2650_GPIO_DOUTSET31_0_DIO3_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO3_MASK = 0x00000008,
DECL|CC2650_GPIO_DOUTSET31_0_DIO3_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO3_POS = 3,
DECL|CC2650_GPIO_DOUTSET31_0_DIO4_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO4_MASK = 0x00000010,
DECL|CC2650_GPIO_DOUTSET31_0_DIO4_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO4_POS = 4,
DECL|CC2650_GPIO_DOUTSET31_0_DIO5_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO5_MASK = 0x00000020,
DECL|CC2650_GPIO_DOUTSET31_0_DIO5_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO5_POS = 5,
DECL|CC2650_GPIO_DOUTSET31_0_DIO6_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO6_MASK = 0x00000040,
DECL|CC2650_GPIO_DOUTSET31_0_DIO6_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO6_POS = 6,
DECL|CC2650_GPIO_DOUTSET31_0_DIO7_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO7_MASK = 0x00000080,
DECL|CC2650_GPIO_DOUTSET31_0_DIO7_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO7_POS = 7,
DECL|CC2650_GPIO_DOUTSET31_0_DIO8_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO8_MASK = 0x00000100,
DECL|CC2650_GPIO_DOUTSET31_0_DIO8_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO8_POS = 8,
DECL|CC2650_GPIO_DOUTSET31_0_DIO9_MASK|enumerator|CC2650_GPIO_DOUTSET31_0_DIO9_MASK = 0x00000200,
DECL|CC2650_GPIO_DOUTSET31_0_DIO9_POS|enumerator|CC2650_GPIO_DOUTSET31_0_DIO9_POS = 9,
DECL|CC2650_GPIO_DOUTSET31_0_MASK|enum|enum CC2650_GPIO_DOUTSET31_0_MASK {
DECL|CC2650_GPIO_DOUTSET31_0_POS|enum|enum CC2650_GPIO_DOUTSET31_0_POS {
DECL|CC2650_GPIO_DOUTSET31_0|enumerator|CC2650_GPIO_DOUTSET31_0 = 0x90,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO0_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO0_MASK = 0x00000001,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO0_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO0_POS = 0,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO10_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO10_MASK = 0x00000400,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO10_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO10_POS = 10,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO11_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO11_MASK = 0x00000800,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO11_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO11_POS = 11,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO12_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO12_MASK = 0x00001000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO12_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO12_POS = 12,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO13_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO13_MASK = 0x00002000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO13_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO13_POS = 13,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO14_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO14_MASK = 0x00004000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO14_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO14_POS = 14,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO15_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO15_MASK = 0x00008000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO15_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO15_POS = 15,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO16_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO16_MASK = 0x00010000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO16_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO16_POS = 16,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO17_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO17_MASK = 0x00020000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO17_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO17_POS = 17,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO18_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO18_MASK = 0x00040000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO18_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO18_POS = 18,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO19_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO19_MASK = 0x00080000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO19_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO19_POS = 19,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO1_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO1_MASK = 0x00000002,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO1_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO1_POS = 1,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO20_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO20_MASK = 0x00100000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO20_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO20_POS = 20,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO21_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO21_MASK = 0x00200000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO21_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO21_POS = 21,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO22_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO22_MASK = 0x00400000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO22_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO22_POS = 22,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO23_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO23_MASK = 0x00800000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO23_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO23_POS = 23,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO24_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO24_MASK = 0x01000000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO24_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO24_POS = 24,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO25_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO25_MASK = 0x02000000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO25_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO25_POS = 25,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO26_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO26_MASK = 0x04000000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO26_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO26_POS = 26,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO27_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO27_MASK = 0x08000000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO27_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO27_POS = 27,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO28_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO28_MASK = 0x10000000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO28_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO28_POS = 28,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO29_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO29_MASK = 0x20000000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO29_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO29_POS = 29,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO2_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO2_MASK = 0x00000004,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO2_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO2_POS = 2,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO30_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO30_MASK = 0x40000000,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO30_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO30_POS = 30,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO31_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO31_MASK = 0x80000000
DECL|CC2650_GPIO_DOUTTGL31_0_DIO31_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO31_POS = 31
DECL|CC2650_GPIO_DOUTTGL31_0_DIO3_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO3_MASK = 0x00000008,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO3_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO3_POS = 3,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO4_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO4_MASK = 0x00000010,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO4_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO4_POS = 4,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO5_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO5_MASK = 0x00000020,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO5_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO5_POS = 5,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO6_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO6_MASK = 0x00000040,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO6_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO6_POS = 6,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO7_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO7_MASK = 0x00000080,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO7_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO7_POS = 7,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO8_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO8_MASK = 0x00000100,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO8_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO8_POS = 8,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO9_MASK|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO9_MASK = 0x00000200,
DECL|CC2650_GPIO_DOUTTGL31_0_DIO9_POS|enumerator|CC2650_GPIO_DOUTTGL31_0_DIO9_POS = 9,
DECL|CC2650_GPIO_DOUTTGL31_0_MASK|enum|enum CC2650_GPIO_DOUTTGL31_0_MASK {
DECL|CC2650_GPIO_DOUTTGL31_0_POS|enum|enum CC2650_GPIO_DOUTTGL31_0_POS {
DECL|CC2650_GPIO_DOUTTGL31_0|enumerator|CC2650_GPIO_DOUTTGL31_0 = 0xB0,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO0_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO0_MASK = 0x00000001,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO0_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO0_POS = 0,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO10_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO10_MASK = 0x00000400,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO10_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO10_POS = 10,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO11_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO11_MASK = 0x00000800,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO11_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO11_POS = 11,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO12_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO12_MASK = 0x00001000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO12_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO12_POS = 12,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO13_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO13_MASK = 0x00002000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO13_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO13_POS = 13,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO14_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO14_MASK = 0x00004000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO14_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO14_POS = 14,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO15_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO15_MASK = 0x00008000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO15_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO15_POS = 15,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO16_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO16_MASK = 0x00010000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO16_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO16_POS = 16,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO17_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO17_MASK = 0x00020000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO17_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO17_POS = 17,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO18_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO18_MASK = 0x00040000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO18_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO18_POS = 18,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO19_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO19_MASK = 0x00080000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO19_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO19_POS = 19,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO1_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO1_MASK = 0x00000002,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO1_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO1_POS = 1,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO20_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO20_MASK = 0x00100000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO20_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO20_POS = 20,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO21_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO21_MASK = 0x00200000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO21_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO21_POS = 21,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO22_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO22_MASK = 0x00400000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO22_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO22_POS = 22,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO23_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO23_MASK = 0x00800000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO23_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO23_POS = 23,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO24_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO24_MASK = 0x01000000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO24_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO24_POS = 24,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO25_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO25_MASK = 0x02000000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO25_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO25_POS = 25,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO26_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO26_MASK = 0x04000000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO26_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO26_POS = 26,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO27_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO27_MASK = 0x08000000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO27_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO27_POS = 27,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO28_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO28_MASK = 0x10000000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO28_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO28_POS = 28,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO29_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO29_MASK = 0x20000000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO29_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO29_POS = 29,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO2_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO2_MASK = 0x00000004,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO2_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO2_POS = 2,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO30_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO30_MASK = 0x40000000,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO30_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO30_POS = 30,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO31_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO31_MASK = 0x80000000
DECL|CC2650_GPIO_EVFLAGS31_0_DIO31_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO31_POS = 31
DECL|CC2650_GPIO_EVFLAGS31_0_DIO3_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO3_MASK = 0x00000008,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO3_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO3_POS = 3,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO4_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO4_MASK = 0x00000010,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO4_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO4_POS = 4,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO5_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO5_MASK = 0x00000020,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO5_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO5_POS = 5,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO6_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO6_MASK = 0x00000040,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO6_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO6_POS = 6,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO7_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO7_MASK = 0x00000080,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO7_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO7_POS = 7,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO8_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO8_MASK = 0x00000100,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO8_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO8_POS = 8,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO9_MASK|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO9_MASK = 0x00000200,
DECL|CC2650_GPIO_EVFLAGS31_0_DIO9_POS|enumerator|CC2650_GPIO_EVFLAGS31_0_DIO9_POS = 9,
DECL|CC2650_GPIO_EVFLAGS31_0_MASK|enum|enum CC2650_GPIO_EVFLAGS31_0_MASK {
DECL|CC2650_GPIO_EVFLAGS31_0_POS|enum|enum CC2650_GPIO_EVFLAGS31_0_POS {
DECL|CC2650_GPIO_EVFLAGS31_0|enumerator|CC2650_GPIO_EVFLAGS31_0 = 0xE0
DECL|CC2650_GPIO_Registers|enum|enum CC2650_GPIO_Registers {
DECL|_CC2650_GPIO_H_|macro|_CC2650_GPIO_H_
