
Warning:  This is very much a work in progress.


Naming Conventions
------------------
module_ip.v        - top level module for Vivado IP packaging
module_impl.sv     - glue between top level module and implementation
                     (mostly because systemverilog is disallowed in IP
                      top modules, so we can't instantiate interfaces
                      in them -- sadness)
axi4_*             - implements AXI4 master and/or slave interface
axi4lite_*         - implements AXI4LITE master and/or slave interface
*_testbench.sv     - contains a verilator-friendly testbench module

Repository Layout
-----------------
hdl/...            - verilog and systemverilg sources
build/...          - makefiles and tcl scripts

Generated Files
---------------
ip/${name}/...     - where Vivado IP packages are generated
obj/verilated/...  - where Verilator intermediates are generated
bin/...            - where executables end up
