#![no_std]
#![allow(non_camel_case_types, non_snake_case, non_upper_case_globals)]
#[repr(i32)]
pub enum IRQn_Type {
    Reset_IRQn = -15,
    NonMaskableInt_IRQn = -14,
    HardFault_IRQn = -13,
    MemoryManagement_IRQn = -12,
    BusFault_IRQn = -11,
    UsageFault_IRQn = -10,
    SecureFault_IRQn = -9,
    SVCall_IRQn = -5,
    DebugMonitor_IRQn = -4,
    PendSV_IRQn = -2,
    SysTick_IRQn = -1,
    WWDG_IRQn = 0,
    PVD_AVD_IRQn = 1,
    RTC_IRQn = 2,
    RTC_S_IRQn = 3,
    TAMP_IRQn = 4,
    RAMCFG_IRQn = 5,
    FLASH_IRQn = 6,
    FLASH_S_IRQn = 7,
    GTZC_IRQn = 8,
    RCC_IRQn = 9,
    RCC_S_IRQn = 10,
    EXTI0_IRQn = 11,
    EXTI1_IRQn = 12,
    EXTI2_IRQn = 13,
    EXTI3_IRQn = 14,
    EXTI4_IRQn = 15,
    EXTI5_IRQn = 16,
    EXTI6_IRQn = 17,
    EXTI7_IRQn = 18,
    EXTI8_IRQn = 19,
    EXTI9_IRQn = 20,
    EXTI10_IRQn = 21,
    EXTI11_IRQn = 22,
    EXTI12_IRQn = 23,
    EXTI13_IRQn = 24,
    EXTI14_IRQn = 25,
    EXTI15_IRQn = 26,
    GPDMA1_Channel0_IRQn = 27,
    GPDMA1_Channel1_IRQn = 28,
    GPDMA1_Channel2_IRQn = 29,
    GPDMA1_Channel3_IRQn = 30,
    GPDMA1_Channel4_IRQn = 31,
    GPDMA1_Channel5_IRQn = 32,
    GPDMA1_Channel6_IRQn = 33,
    GPDMA1_Channel7_IRQn = 34,
    IWDG_IRQn = 35,
    ADC1_IRQn = 37,
    DAC1_IRQn = 38,
    FDCAN1_IT0_IRQn = 39,
    FDCAN1_IT1_IRQn = 40,
    TIM1_BRK_IRQn = 41,
    TIM1_UP_IRQn = 42,
    TIM1_TRG_COM_IRQn = 43,
    TIM1_CC_IRQn = 44,
    TIM2_IRQn = 45,
    TIM3_IRQn = 46,
    TIM4_IRQn = 47,
    TIM5_IRQn = 48,
    TIM6_IRQn = 49,
    TIM7_IRQn = 50,
    I2C1_EV_IRQn = 51,
    I2C1_ER_IRQn = 52,
    I2C2_EV_IRQn = 53,
    I2C2_ER_IRQn = 54,
    SPI1_IRQn = 55,
    SPI2_IRQn = 56,
    SPI3_IRQn = 57,
    USART1_IRQn = 58,
    USART2_IRQn = 59,
    USART3_IRQn = 60,
    UART4_IRQn = 61,
    UART5_IRQn = 62,
    LPUART1_IRQn = 63,
    LPTIM1_IRQn = 64,
    TIM8_BRK_IRQn = 65,
    TIM8_UP_IRQn = 66,
    TIM8_TRG_COM_IRQn = 67,
    TIM8_CC_IRQn = 68,
    ADC2_IRQn = 69,
    LPTIM2_IRQn = 70,
    TIM15_IRQn = 71,
    TIM16_IRQn = 72,
    TIM17_IRQn = 73,
    USB_DRD_FS_IRQn = 74,
    CRS_IRQn = 75,
    UCPD1_IRQn = 76,
    FMC_IRQn = 77,
    OCTOSPI1_IRQn = 78,
    SDMMC1_IRQn = 79,
    I2C3_EV_IRQn = 80,
    I2C3_ER_IRQn = 81,
    SPI4_IRQn = 82,
    SPI5_IRQn = 83,
    SPI6_IRQn = 84,
    USART6_IRQn = 85,
    USART10_IRQn = 86,
    USART11_IRQn = 87,
    SAI1_IRQn = 88,
    SAI2_IRQn = 89,
    GPDMA2_Channel0_IRQn = 90,
    GPDMA2_Channel1_IRQn = 91,
    GPDMA2_Channel2_IRQn = 92,
    GPDMA2_Channel3_IRQn = 93,
    GPDMA2_Channel4_IRQn = 94,
    GPDMA2_Channel5_IRQn = 95,
    GPDMA2_Channel6_IRQn = 96,
    GPDMA2_Channel7_IRQn = 97,
    UART7_IRQn = 98,
    UART8_IRQn = 99,
    UART9_IRQn = 100,
    UART12_IRQn = 101,
    FPU_IRQn = 103,
    ICACHE_IRQn = 104,
    DCACHE1_IRQn = 105,
    DCMI_PSSI_IRQn = 108,
    CORDIC_IRQn = 111,
    FMAC_IRQn = 112,
    DTS_IRQn = 113,
    RNG_IRQn = 114,
    HASH_IRQn = 117,
    PKA_IRQn = 118,
    CEC_IRQn = 119,
    TIM12_IRQn = 120,
    TIM13_IRQn = 121,
    TIM14_IRQn = 122,
    I3C1_EV_IRQn = 123,
    I3C1_ER_IRQn = 124,
    I2C4_EV_IRQn = 125,
    I2C4_ER_IRQn = 126,
    LPTIM3_IRQn = 127,
    LPTIM4_IRQn = 128,
    LPTIM5_IRQn = 129,
    LPTIM6_IRQn = 130,
}
#[repr(C)]
pub struct CRC_TypeDef {
    pub DR: u32,
    pub IDR: u32,
    pub CR: u32,
    pub RESERVED2: u32,
    pub INIT: u32,
    pub POL: u32,
    pub RESERVED3: [u32; 246],
    pub HWCFGR: u32,
    pub VERR: u32,
    pub PIDR: u32,
    pub SIDR: u32,
}
#[repr(C)]
pub struct I2C_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub OAR1: u32,
    pub OAR2: u32,
    pub TIMINGR: u32,
    pub TIMEOUTR: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub PECR: u32,
    pub RXDR: u32,
    pub TXDR: u32,
}
#[repr(C)]
pub struct I3C_TypeDef {
    pub CR: u32,
    pub CFGR: u32,
    pub RESERVED1: [u32; 2],
    pub RDR: u32,
    pub RDWR: u32,
    pub TDR: u32,
    pub TDWR: u32,
    pub IBIDR: u32,
    pub TGTTDR: u32,
    pub RESERVED2: [u32; 2],
    pub SR: u32,
    pub SER: u32,
    pub RESERVED3: [u32; 2],
    pub RMR: u32,
    pub RESERVED4: [u32; 3],
    pub EVR: u32,
    pub IER: u32,
    pub CEVR: u32,
    pub RESERVED5: u32,
    pub DEVR0: u32,
    pub DEVRX: [u32; 4],
    pub RESERVED6: [u32; 7],
    pub MAXRLR: u32,
    pub MAXWLR: u32,
    pub RESERVED7: [u32; 2],
    pub TIMINGR0: u32,
    pub TIMINGR1: u32,
    pub TIMINGR2: u32,
    pub RESERVED9: [u32; 5],
    pub BCR: u32,
    pub DCR: u32,
    pub GETCAPR: u32,
    pub CRCAPR: u32,
    pub GETMXDSR: u32,
    pub EPIDR: u32,
}
#[repr(C)]
pub struct DAC_TypeDef {
    pub CR: u32,
    pub SWTRIGR: u32,
    pub DHR12R1: u32,
    pub DHR12L1: u32,
    pub DHR8R1: u32,
    pub DHR12R2: u32,
    pub DHR12L2: u32,
    pub DHR8R2: u32,
    pub DHR12RD: u32,
    pub DHR12LD: u32,
    pub DHR8RD: u32,
    pub DOR1: u32,
    pub DOR2: u32,
    pub SR: u32,
    pub CCR: u32,
    pub MCR: u32,
    pub SHSR1: u32,
    pub SHSR2: u32,
    pub SHHR: u32,
    pub SHRR: u32,
    pub RESERVED: [u32; 1],
    pub AUTOCR: u32,
}
#[repr(C)]
pub struct CRS_TypeDef {
    pub CR: u32,
    pub CFGR: u32,
    pub ISR: u32,
    pub ICR: u32,
}
#[repr(C)]
pub struct HASH_TypeDef {
    pub CR: u32,
    pub DIN: u32,
    pub STR: u32,
    pub HR: [u32; 5],
    pub IMR: u32,
    pub SR: u32,
    pub RESERVED: [u32; 52],
    pub CSR: [u32; 103],
}
#[repr(C)]
pub struct HASH_DIGEST_TypeDef {
    pub HR: [u32; 16],
}
#[repr(C)]
pub struct RNG_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub DR: u32,
    pub RESERVED: u32,
    pub HTCR: u32,
}
#[repr(C)]
pub struct DBGMCU_TypeDef {
    pub IDCODE: u32,
    pub CR: u32,
    pub APB1FZR1: u32,
    pub APB1FZR2: u32,
    pub APB2FZR: u32,
    pub APB3FZR: u32,
    pub RESERVED1: [u32; 2],
    pub AHB1FZR: u32,
    pub RESERVED2: [u32; 54],
    pub SR: u32,
    pub DBG_AUTH_HOST: u32,
    pub DBG_AUTH_DEV: u32,
    pub DBG_AUTH_ACK: u32,
    pub RESERVED3: [u32; 945],
    pub PIDR4: u32,
    pub PIDR5: u32,
    pub PIDR6: u32,
    pub PIDR7: u32,
    pub PIDR0: u32,
    pub PIDR1: u32,
    pub PIDR2: u32,
    pub PIDR3: u32,
    pub CIDR0: u32,
    pub CIDR1: u32,
    pub CIDR2: u32,
    pub CIDR3: u32,
}
#[repr(C)]
pub struct DCMI_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub RISR: u32,
    pub IER: u32,
    pub MISR: u32,
    pub ICR: u32,
    pub ESCR: u32,
    pub ESUR: u32,
    pub CWSTRTR: u32,
    pub CWSIZER: u32,
    pub DR: u32,
}
#[repr(C)]
pub struct PSSI_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub RIS: u32,
    pub IER: u32,
    pub MIS: u32,
    pub ICR: u32,
    pub RESERVED1: [u32; 4],
    pub DR: u32,
}
#[repr(C)]
pub struct DMA_TypeDef {
    pub SECCFGR: u32,
    pub PRIVCFGR: u32,
    pub RCFGLOCKR: u32,
    pub MISR: u32,
    pub SMISR: u32,
}
#[repr(C)]
pub struct DMA_Channel_TypeDef {
    pub CLBAR: u32,
    pub RESERVED1: [u32; 2],
    pub CFCR: u32,
    pub CSR: u32,
    pub CCR: u32,
    pub RESERVED2: [u32; 10],
    pub CTR1: u32,
    pub CTR2: u32,
    pub CBR1: u32,
    pub CSAR: u32,
    pub CDAR: u32,
    pub CTR3: u32,
    pub CBR2: u32,
    pub RESERVED3: [u32; 8],
    pub CLLR: u32,
}
#[repr(C)]
pub struct EXTI_TypeDef {
    pub RTSR1: u32,
    pub FTSR1: u32,
    pub SWIER1: u32,
    pub RPR1: u32,
    pub FPR1: u32,
    pub SECCFGR1: u32,
    pub PRIVCFGR1: u32,
    pub RESERVED1: u32,
    pub RTSR2: u32,
    pub FTSR2: u32,
    pub SWIER2: u32,
    pub RPR2: u32,
    pub FPR2: u32,
    pub SECCFGR2: u32,
    pub PRIVCFGR2: u32,
    pub RESERVED2: [u32; 9],
    pub EXTICR: [u32; 4],
    pub LOCKR: u32,
    pub RESERVED3: [u32; 3],
    pub IMR1: u32,
    pub EMR1: u32,
    pub RESERVED4: [u32; 2],
    pub IMR2: u32,
    pub EMR2: u32,
}
#[repr(C)]
pub struct FLASH_TypeDef {
    pub ACR: u32,
    pub NSKEYR: u32,
    pub SECKEYR: u32,
    pub OPTKEYR: u32,
    pub NSOBKKEYR: u32,
    pub SECOBKKEYR: u32,
    pub OPSR: u32,
    pub OPTCR: u32,
    pub NSSR: u32,
    pub SECSR: u32,
    pub NSCR: u32,
    pub SECCR: u32,
    pub NSCCR: u32,
    pub SECCCR: u32,
    pub RESERVED1: u32,
    pub PRIVCFGR: u32,
    pub NSOBKCFGR: u32,
    pub SECOBKCFGR: u32,
    pub HDPEXTR: u32,
    pub RESERVED2: u32,
    pub OPTSR_CUR: u32,
    pub OPTSR_PRG: u32,
    pub RESERVED3: [u32; 2],
    pub NSEPOCHR_CUR: u32,
    pub NSEPOCHR_PRG: u32,
    pub SECEPOCHR_CUR: u32,
    pub SECEPOCHR_PRG: u32,
    pub OPTSR2_CUR: u32,
    pub OPTSR2_PRG: u32,
    pub RESERVED4: [u32; 2],
    pub NSBOOTR_CUR: u32,
    pub NSBOOTR_PRG: u32,
    pub SECBOOTR_CUR: u32,
    pub SECBOOTR_PRG: u32,
    pub OTPBLR_CUR: u32,
    pub OTPBLR_PRG: u32,
    pub RESERVED5: [u32; 2],
    pub SECBB1R1: u32,
    pub SECBB1R2: u32,
    pub SECBB1R3: u32,
    pub SECBB1R4: u32,
    pub RESERVED6: [u32; 4],
    pub PRIVBB1R1: u32,
    pub PRIVBB1R2: u32,
    pub PRIVBB1R3: u32,
    pub PRIVBB1R4: u32,
    pub RESERVED7: [u32; 4],
    pub SECWM1R_CUR: u32,
    pub SECWM1R_PRG: u32,
    pub WRP1R_CUR: u32,
    pub WRP1R_PRG: u32,
    pub EDATA1R_CUR: u32,
    pub EDATA1R_PRG: u32,
    pub HDP1R_CUR: u32,
    pub HDP1R_PRG: u32,
    pub ECCCORR: u32,
    pub ECCDETR: u32,
    pub ECCDR: u32,
    pub RESERVED8: [u32; 37],
    pub SECBB2R1: u32,
    pub SECBB2R2: u32,
    pub SECBB2R3: u32,
    pub SECBB2R4: u32,
    pub RESERVED9: [u32; 4],
    pub PRIVBB2R1: u32,
    pub PRIVBB2R2: u32,
    pub PRIVBB2R3: u32,
    pub PRIVBB2R4: u32,
    pub RESERVED10: [u32; 4],
    pub SECWM2R_CUR: u32,
    pub SECWM2R_PRG: u32,
    pub WRP2R_CUR: u32,
    pub WRP2R_PRG: u32,
    pub EDATA2R_CUR: u32,
    pub EDATA2R_PRG: u32,
    pub HDP2R_CUR: u32,
    pub HDP2R_PRG: u32,
}
#[repr(C)]
pub struct FMAC_TypeDef {
    pub X1BUFCFG: u32,
    pub X2BUFCFG: u32,
    pub YBUFCFG: u32,
    pub PARAM: u32,
    pub CR: u32,
    pub SR: u32,
    pub WDATA: u32,
    pub RDATA: u32,
}
#[repr(C)]
pub struct GPIO_TypeDef {
    pub MODER: u32,
    pub OTYPER: u32,
    pub OSPEEDR: u32,
    pub PUPDR: u32,
    pub IDR: u32,
    pub ODR: u32,
    pub BSRR: u32,
    pub LCKR: u32,
    pub AFR: [u32; 2],
    pub BRR: u32,
    pub HSLVR: u32,
    pub SECCFGR: u32,
}
#[repr(C)]
pub struct GTZC_TZSC_TypeDef {
    pub CR: u32,
    pub RESERVED1: [u32; 3],
    pub SECCFGR1: u32,
    pub SECCFGR2: u32,
    pub SECCFGR3: u32,
    pub RESERVED2: u32,
    pub PRIVCFGR1: u32,
    pub PRIVCFGR2: u32,
    pub PRIVCFGR3: u32,
    pub RESERVED3: [u32; 5],
    pub MPCWM1ACFGR: u32,
    pub MPCWM1AR: u32,
    pub MPCWM1BCFGR: u32,
    pub MPCWM1BR: u32,
    pub MPCWM2ACFGR: u32,
    pub MPCWM2AR: u32,
    pub MPCWM2BCFGR: u32,
    pub MPCWM2BR: u32,
    pub MPCWM3ACFGR: u32,
    pub MPCWM3AR: u32,
    pub MPCWM3BCFGR: u32,
    pub MPCWM3BR: u32,
    pub MPCWM4ACFGR: u32,
    pub MPCWM4AR: u32,
    pub MPCWM4BCFGR: u32,
    pub MPCWM4BR: u32,
}
#[repr(C)]
pub struct GTZC_MPCBB_TypeDef {
    pub CR: u32,
    pub RESERVED1: [u32; 3],
    pub CFGLOCKR1: u32,
    pub RESERVED2: [u32; 59],
    pub SECCFGR: [u32; 32],
    pub RESERVED3: [u32; 32],
    pub PRIVCFGR: [u32; 32],
}
#[repr(C)]
pub struct GTZC_TZIC_TypeDef {
    pub IER1: u32,
    pub IER2: u32,
    pub IER3: u32,
    pub IER4: u32,
    pub SR1: u32,
    pub SR2: u32,
    pub SR3: u32,
    pub SR4: u32,
    pub FCR1: u32,
    pub FCR2: u32,
    pub FCR3: u32,
    pub FCR4: u32,
}
#[repr(C)]
pub struct ICACHE_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub IER: u32,
    pub FCR: u32,
    pub HMONR: u32,
    pub MMONR: u32,
    pub RESERVED1: [u32; 2],
    pub CRR0: u32,
    pub CRR1: u32,
    pub CRR2: u32,
    pub CRR3: u32,
}
#[repr(C)]
pub struct DCACHE_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub IER: u32,
    pub FCR: u32,
    pub RHMONR: u32,
    pub RMMONR: u32,
    pub RESERVED1: [u32; 2],
    pub WHMONR: u32,
    pub WMMONR: u32,
    pub CMDRSADDRR: u32,
    pub CMDREADDRR: u32,
}
#[repr(C)]
pub struct TIM_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SMCR: u32,
    pub DIER: u32,
    pub SR: u32,
    pub EGR: u32,
    pub CCMR1: u32,
    pub CCMR2: u32,
    pub CCER: u32,
    pub CNT: u32,
    pub PSC: u32,
    pub ARR: u32,
    pub RCR: u32,
    pub CCR1: u32,
    pub CCR2: u32,
    pub CCR3: u32,
    pub CCR4: u32,
    pub BDTR: u32,
    pub CCR5: u32,
    pub CCR6: u32,
    pub CCMR3: u32,
    pub DTR2: u32,
    pub ECR: u32,
    pub TISEL: u32,
    pub AF1: u32,
    pub AF2: u32,
    pub OR1: u32,
    pub RESERVED0: [u32; 220],
    pub DCR: u32,
    pub DMAR: u32,
}
#[repr(C)]
pub struct LPTIM_TypeDef {
    pub ISR: u32,
    pub ICR: u32,
    pub DIER: u32,
    pub CFGR: u32,
    pub CR: u32,
    pub CCR1: u32,
    pub ARR: u32,
    pub CNT: u32,
    pub RESERVED0: u32,
    pub CFGR2: u32,
    pub RCR: u32,
    pub CCMR1: u32,
    pub RESERVED1: u32,
    pub CCR2: u32,
}
#[repr(C)]
pub struct XSPI_TypeDef {
    pub CR: u32,
    pub RESERVED: u32,
    pub DCR1: u32,
    pub DCR2: u32,
    pub DCR3: u32,
    pub DCR4: u32,
    pub RESERVED1: [u32; 2],
    pub SR: u32,
    pub FCR: u32,
    pub RESERVED2: [u32; 6],
    pub DLR: u32,
    pub RESERVED3: u32,
    pub AR: u32,
    pub RESERVED4: u32,
    pub DR: u32,
    pub RESERVED5: [u32; 11],
    pub PSMKR: u32,
    pub RESERVED6: u32,
    pub PSMAR: u32,
    pub RESERVED7: u32,
    pub PIR: u32,
    pub RESERVED8: [u32; 27],
    pub CCR: u32,
    pub RESERVED9: u32,
    pub TCR: u32,
    pub RESERVED10: u32,
    pub IR: u32,
    pub RESERVED11: [u32; 3],
    pub ABR: u32,
    pub RESERVED12: [u32; 3],
    pub LPTR: u32,
    pub RESERVED13: [u32; 3],
    pub WPCCR: u32,
    pub RESERVED14: u32,
    pub WPTCR: u32,
    pub RESERVED15: u32,
    pub WPIR: u32,
    pub RESERVED16: [u32; 3],
    pub WPABR: u32,
    pub RESERVED17: [u32; 7],
    pub WCCR: u32,
    pub RESERVED18: u32,
    pub WTCR: u32,
    pub RESERVED19: u32,
    pub WIR: u32,
    pub RESERVED20: [u32; 3],
    pub WABR: u32,
    pub RESERVED21: [u32; 23],
    pub HLCR: u32,
}
#[repr(C)]
pub struct PWR_TypeDef {
    pub PMCR: u32,
    pub PMSR: u32,
    pub RESERVED1: [u32; 2],
    pub VOSCR: u32,
    pub VOSSR: u32,
    pub RESERVED2: [u32; 2],
    pub BDCR: u32,
    pub DBPCR: u32,
    pub BDSR: u32,
    pub UCPDR: u32,
    pub SCCR: u32,
    pub VMCR: u32,
    pub USBSCR: u32,
    pub VMSR: u32,
    pub WUSCR: u32,
    pub WUSR: u32,
    pub WUCR: u32,
    pub RESERVED3: u32,
    pub IORETR: u32,
    pub RESERVED4: [u32; 43],
    pub SECCFGR: u32,
    pub PRIVCFGR: u32,
}
#[repr(C)]
pub struct RAMCFG_TypeDef {
    pub CR: u32,
    pub IER: u32,
    pub ISR: u32,
    pub SEAR: u32,
    pub DEAR: u32,
    pub ICR: u32,
    pub WPR1: u32,
    pub WPR2: u32,
    pub RESERVED: u32,
    pub ECCKEY: u32,
    pub ERKEYR: u32,
}
#[repr(C)]
pub struct RCC_TypeDef {
    pub CR: u32,
    pub RESERVED1: [u32; 3],
    pub HSICFGR: u32,
    pub CRRCR: u32,
    pub CSICFGR: u32,
    pub CFGR1: u32,
    pub CFGR2: u32,
    pub RESERVED2: u32,
    pub PLL1CFGR: u32,
    pub PLL2CFGR: u32,
    pub PLL3CFGR: u32,
    pub PLL1DIVR: u32,
    pub PLL1FRACR: u32,
    pub PLL2DIVR: u32,
    pub PLL2FRACR: u32,
    pub PLL3DIVR: u32,
    pub PLL3FRACR: u32,
    pub RESERVED5: u32,
    pub CIER: u32,
    pub CIFR: u32,
    pub CICR: u32,
    pub RESERVED6: u32,
    pub AHB1RSTR: u32,
    pub AHB2RSTR: u32,
    pub RESERVED7: u32,
    pub AHB4RSTR: u32,
    pub RESERVED9: u32,
    pub APB1LRSTR: u32,
    pub APB1HRSTR: u32,
    pub APB2RSTR: u32,
    pub APB3RSTR: u32,
    pub RESERVED10: u32,
    pub AHB1ENR: u32,
    pub AHB2ENR: u32,
    pub RESERVED11: u32,
    pub AHB4ENR: u32,
    pub RESERVED13: u32,
    pub APB1LENR: u32,
    pub APB1HENR: u32,
    pub APB2ENR: u32,
    pub APB3ENR: u32,
    pub RESERVED14: u32,
    pub AHB1LPENR: u32,
    pub AHB2LPENR: u32,
    pub RESERVED15: u32,
    pub AHB4LPENR: u32,
    pub RESERVED17: u32,
    pub APB1LLPENR: u32,
    pub APB1HLPENR: u32,
    pub APB2LPENR: u32,
    pub APB3LPENR: u32,
    pub RESERVED18: u32,
    pub CCIPR1: u32,
    pub CCIPR2: u32,
    pub CCIPR3: u32,
    pub CCIPR4: u32,
    pub CCIPR5: u32,
    pub RESERVED19: u32,
    pub BDCR: u32,
    pub RSR: u32,
    pub RESERVED20: [u32; 6],
    pub SECCFGR: u32,
    pub PRIVCFGR: u32,
}
#[repr(C)]
pub struct PKA_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub CLRFR: u32,
    pub Reserved: [u32; 253],
    pub RAM: [u32; 1334],
}
#[repr(C)]
pub struct RTC_TypeDef {
    pub TR: u32,
    pub DR: u32,
    pub SSR: u32,
    pub ICSR: u32,
    pub PRER: u32,
    pub WUTR: u32,
    pub CR: u32,
    pub PRIVCFGR: u32,
    pub SECCFGR: u32,
    pub WPR: u32,
    pub CALR: u32,
    pub SHIFTR: u32,
    pub TSTR: u32,
    pub TSDR: u32,
    pub TSSSR: u32,
    pub RESERVED0: u32,
    pub ALRMAR: u32,
    pub ALRMASSR: u32,
    pub ALRMBR: u32,
    pub ALRMBSSR: u32,
    pub SR: u32,
    pub MISR: u32,
    pub SMISR: u32,
    pub SCR: u32,
    pub OR: u32,
    pub RESERVED1: [u32; 3],
    pub ALRABINR: u32,
    pub ALRBBINR: u32,
}
#[repr(C)]
pub struct TAMP_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub FLTCR: u32,
    pub ATCR1: u32,
    pub ATSEEDR: u32,
    pub ATOR: u32,
    pub ATCR2: u32,
    pub SECCFGR: u32,
    pub PRIVCFGR: u32,
    pub RESERVED0: u32,
    pub IER: u32,
    pub SR: u32,
    pub MISR: u32,
    pub SMISR: u32,
    pub SCR: u32,
    pub COUNT1R: u32,
    pub RESERVED1: [u32; 3],
    pub OR: u32,
    pub ERCFGR: u32,
    pub RESERVED2: [u32; 42],
    pub BKP0R: u32,
    pub BKP1R: u32,
    pub BKP2R: u32,
    pub BKP3R: u32,
    pub BKP4R: u32,
    pub BKP5R: u32,
    pub BKP6R: u32,
    pub BKP7R: u32,
    pub BKP8R: u32,
    pub BKP9R: u32,
    pub BKP10R: u32,
    pub BKP11R: u32,
    pub BKP12R: u32,
    pub BKP13R: u32,
    pub BKP14R: u32,
    pub BKP15R: u32,
    pub BKP16R: u32,
    pub BKP17R: u32,
    pub BKP18R: u32,
    pub BKP19R: u32,
    pub BKP20R: u32,
    pub BKP21R: u32,
    pub BKP22R: u32,
    pub BKP23R: u32,
    pub BKP24R: u32,
    pub BKP25R: u32,
    pub BKP26R: u32,
    pub BKP27R: u32,
    pub BKP28R: u32,
    pub BKP29R: u32,
    pub BKP30R: u32,
    pub BKP31R: u32,
}
#[repr(C)]
pub struct USART_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub BRR: u32,
    pub GTPR: u32,
    pub RTOR: u32,
    pub RQR: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub RDR: u32,
    pub TDR: u32,
    pub PRESC: u32,
}
#[repr(C)]
pub struct SAI_TypeDef {
    pub GCR: u32,
    pub RESERVED: [u32; 16],
    pub PDMCR: u32,
    pub PDMDLY: u32,
}
#[repr(C)]
pub struct SAI_Block_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub FRCR: u32,
    pub SLOTR: u32,
    pub IMR: u32,
    pub SR: u32,
    pub CLRFR: u32,
    pub DR: u32,
}
#[repr(C)]
pub struct SBS_TypeDef {
    pub RESERVED1: [u32; 4],
    pub HDPLCR: u32,
    pub HDPLSR: u32,
    pub NEXTHDPLCR: u32,
    pub RESERVED2: u32,
    pub DBGCR: u32,
    pub DBGLOCKR: u32,
    pub RESERVED3: [u32; 3],
    pub RSSCMDR: u32,
    pub RESERVED4: [u32; 26],
    pub EPOCHSELCR: u32,
    pub RESERVED5: [u32; 7],
    pub SECCFGR: u32,
    pub RESERVED6: [u32; 15],
    pub PMCR: u32,
    pub FPUIMR: u32,
    pub MESR: u32,
    pub RESERVED7: u32,
    pub CCCSR: u32,
    pub CCVALR: u32,
    pub CCSWCR: u32,
    pub RESERVED8: u32,
    pub CFGR2: u32,
    pub RESERVED9: [u32; 8],
    pub CNSLCKR: u32,
    pub CSLCKR: u32,
    pub ECCNMIR: u32,
}
#[repr(C)]
pub struct SDMMC_TypeDef {
    pub POWER: u32,
    pub CLKCR: u32,
    pub ARG: u32,
    pub CMD: u32,
    pub RESPCMD: u32,
    pub RESP1: u32,
    pub RESP2: u32,
    pub RESP3: u32,
    pub RESP4: u32,
    pub DTIMER: u32,
    pub DLEN: u32,
    pub DCTRL: u32,
    pub DCOUNT: u32,
    pub STA: u32,
    pub ICR: u32,
    pub MASK: u32,
    pub ACKTIME: u32,
    pub RESERVED0: [u32; 3],
    pub IDMACTRL: u32,
    pub IDMABSIZE: u32,
    pub IDMABASER: u32,
    pub RESERVED1: [u32; 2],
    pub IDMALAR: u32,
    pub IDMABAR: u32,
    pub RESERVED2: [u32; 5],
    pub FIFO: u32,
}
#[repr(C)]
pub struct DLYB_TypeDef {
    pub CR: u32,
    pub CFGR: u32,
}
#[repr(C)]
pub struct UCPD_TypeDef {
    pub CFG1: u32,
    pub CFG2: u32,
    pub CFG3: u32,
    pub CR: u32,
    pub IMR: u32,
    pub SR: u32,
    pub ICR: u32,
    pub TX_ORDSET: u32,
    pub TX_PAYSZ: u32,
    pub TXDR: u32,
    pub RX_ORDSET: u32,
    pub RX_PAYSZ: u32,
    pub RXDR: u32,
    pub RX_ORDEXT1: u32,
    pub RX_ORDEXT2: u32,
    pub RESERVED: [u32; 949],
    pub IPVER: u32,
    pub IPID: u32,
    pub MID: u32,
}
#[repr(C)]
pub struct USB_DRD_TypeDef {
    pub CHEP0R: u32,
    pub CHEP1R: u32,
    pub CHEP2R: u32,
    pub CHEP3R: u32,
    pub CHEP4R: u32,
    pub CHEP5R: u32,
    pub CHEP6R: u32,
    pub CHEP7R: u32,
    pub RESERVED0: [u32; 8],
    pub CNTR: u32,
    pub ISTR: u32,
    pub FNR: u32,
    pub DADDR: u32,
    pub RESERVED1: u32,
    pub LPMCSR: u32,
    pub BCDR: u32,
}
#[repr(C)]
pub struct USB_DRD_PMABuffDescTypeDef {
    pub TXBD: u32,
    pub RXBD: u32,
}
#[repr(C)]
pub struct FDCAN_GlobalTypeDef {
    pub CREL: u32,
    pub ENDN: u32,
    pub RESERVED1: u32,
    pub DBTP: u32,
    pub TEST: u32,
    pub RWD: u32,
    pub CCCR: u32,
    pub NBTP: u32,
    pub TSCC: u32,
    pub TSCV: u32,
    pub TOCC: u32,
    pub TOCV: u32,
    pub RESERVED2: [u32; 4],
    pub ECR: u32,
    pub PSR: u32,
    pub TDCR: u32,
    pub RESERVED3: u32,
    pub IR: u32,
    pub IE: u32,
    pub ILS: u32,
    pub ILE: u32,
    pub RESERVED4: [u32; 8],
    pub RXGFC: u32,
    pub XIDAM: u32,
    pub HPMS: u32,
    pub RESERVED5: u32,
    pub RXF0S: u32,
    pub RXF0A: u32,
    pub RXF1S: u32,
    pub RXF1A: u32,
    pub RESERVED6: [u32; 8],
    pub TXBC: u32,
    pub TXFQS: u32,
    pub TXBRP: u32,
    pub TXBAR: u32,
    pub TXBCR: u32,
    pub TXBTO: u32,
    pub TXBCF: u32,
    pub TXBTIE: u32,
    pub TXBCIE: u32,
    pub TXEFS: u32,
    pub TXEFA: u32,
}
#[repr(C)]
pub struct FDCAN_Config_TypeDef {
    pub CKDIV: u32,
    pub RESERVED1: [u32; 128],
    pub OPTR: u32,
    pub RESERVED2: [u32; 58],
    pub HWCFG: u32,
    pub VERR: u32,
    pub IPIDR: u32,
    pub SIDR: u32,
}
#[repr(C)]
pub struct CEC_TypeDef {
    pub CR: u32,
    pub CFGR: u32,
    pub TXDR: u32,
    pub RXDR: u32,
    pub ISR: u32,
    pub IER: u32,
}
#[repr(C)]
pub struct FMC_Bank1_TypeDef {
    pub BTCR: [u32; 8],
    pub PCSCNTR: u32,
}
#[repr(C)]
pub struct FMC_Bank1E_TypeDef {
    pub BWTR: [u32; 7],
}
#[repr(C)]
pub struct FMC_Bank3_TypeDef {
    pub PCR: u32,
    pub SR: u32,
    pub PMEM: u32,
    pub PATT: u32,
    pub RESERVED0: u32,
    pub ECCR: u32,
}
#[repr(C)]
pub struct FMC_Bank5_6_TypeDef {
    pub SDCR: [u32; 2],
    pub SDTR: [u32; 2],
    pub SDCMR: u32,
    pub SDRTR: u32,
    pub SDSR: u32,
}
#[repr(C)]
pub struct VREFBUF_TypeDef {
    pub CSR: u32,
    pub CCR: u32,
}
#[repr(C)]
pub struct ADC_TypeDef {
    pub ISR: u32,
    pub IER: u32,
    pub CR: u32,
    pub CFGR: u32,
    pub CFGR2: u32,
    pub SMPR1: u32,
    pub SMPR2: u32,
    pub RESERVED1: u32,
    pub TR1: u32,
    pub TR2: u32,
    pub TR3: u32,
    pub RESERVED2: u32,
    pub SQR1: u32,
    pub SQR2: u32,
    pub SQR3: u32,
    pub SQR4: u32,
    pub DR: u32,
    pub RESERVED3: u32,
    pub RESERVED4: u32,
    pub JSQR: u32,
    pub RESERVED5: [u32; 4],
    pub OFR1: u32,
    pub OFR2: u32,
    pub OFR3: u32,
    pub OFR4: u32,
    pub RESERVED6: [u32; 4],
    pub JDR1: u32,
    pub JDR2: u32,
    pub JDR3: u32,
    pub JDR4: u32,
    pub RESERVED7: [u32; 4],
    pub AWD2CR: u32,
    pub AWD3CR: u32,
    pub RESERVED8: u32,
    pub RESERVED9: u32,
    pub DIFSEL: u32,
    pub CALFACT: u32,
    pub RESERVED10: [u32; 4],
    pub OR: u32,
}
#[repr(C)]
pub struct ADC_Common_TypeDef {
    pub CSR: u32,
    pub RESERVED1: u32,
    pub CCR: u32,
    pub CDR: u32,
}
#[repr(C)]
pub struct CORDIC_TypeDef {
    pub CSR: u32,
    pub WDATA: u32,
    pub RDATA: u32,
}
#[repr(C)]
pub struct IWDG_TypeDef {
    pub KR: u32,
    pub PR: u32,
    pub RLR: u32,
    pub SR: u32,
    pub WINR: u32,
    pub EWCR: u32,
}
#[repr(C)]
pub struct SPI_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub CFG1: u32,
    pub CFG2: u32,
    pub IER: u32,
    pub SR: u32,
    pub IFCR: u32,
    pub RESERVED0: u32,
    pub TXDR: u32,
    pub RESERVED1: [u32; 3],
    pub RXDR: u32,
    pub RESERVED2: [u32; 3],
    pub CRCPOLY: u32,
    pub TXCRC: u32,
    pub RXCRC: u32,
    pub UDRDR: u32,
    pub I2SCFGR: u32,
}
#[repr(C)]
pub struct DTS_TypeDef {
    pub CFGR1: u32,
    pub RESERVED0: u32,
    pub T0VALR1: u32,
    pub RESERVED1: u32,
    pub RAMPVALR: u32,
    pub ITR1: u32,
    pub RESERVED2: u32,
    pub DR: u32,
    pub SR: u32,
    pub ITENR: u32,
    pub ICIFR: u32,
    pub OR: u32,
}
#[repr(C)]
pub struct WWDG_TypeDef {
    pub CR: u32,
    pub CFR: u32,
    pub SR: u32,
}
#[repr(C)]
pub struct RSSLIB_DataProvisioningConf_t {
    pub pSource: u32,
    pub pDestination: u32,
    pub Size: u32,
    pub DoEncryption: u32,
    pub Crc: u32,
}
#[repr(C)]
pub struct S_pFuncTypeDef {
    pub JumpHDPLvl2: u32,
    pub JumpHDPLvl3: u32,
    pub JumpHDPLvl3NS: u32,
}
#[repr(C)]
pub struct NSC_pFuncTypeDef {
    pub DataProvisioning: u32,
}
#[repr(C)]
pub struct RSSLIB_pFunc_TypeDef {
    pub NSC: u32,
    pub RESERVED1: [u32; 3],
    pub S: u32,
}
#[repr(C)]
pub struct NSSLIB_pFunc_TypeDef {
    pub JumpHDPLvl2: u32,
    pub JumpHDPLvl3: u32,
}
pub const __CM33_REV: u32 = 0x0000;
pub const __SAUREGION_PRESENT: u32 = 1;
pub const __MPU_PRESENT: u32 = 1;
pub const __VTOR_PRESENT: u32 = 1;
pub const __NVIC_PRIO_BITS: u32 = 4;
pub const __Vendor_SysTickConfig: u32 = 0;
pub const __FPU_PRESENT: u32 = 1;
pub const __DSP_PRESENT: u32 = 1;
pub const RTC_BKP_NB: u32 = 32;
pub const RTC_TAMP_NB: u32 = 8;
pub const SRAM1_SIZE: u32 = 0x40000;
pub const SRAM2_SIZE: u32 = 0x10000;
pub const SRAM3_SIZE: u32 = 0x50000;
pub const BKPSRAM_SIZE: u32 = 0x01000;
pub const FLASH_BASE_NS: u32 = 0x08000000;
pub const SRAM1_BASE_NS: u32 = 0x20000000;
pub const SRAM2_BASE_NS: u32 = 0x20040000;
pub const SRAM3_BASE_NS: u32 = 0x20050000;
pub const PERIPH_BASE_NS: u32 = 0x40000000;
pub const FMC_BASE: u32 = 0x60000000;
pub const OCTOSPI1_BASE: u32 = 0x90000000;
pub const FMC_BANK1: u32 = FMC_BASE;
pub const FMC_BANK1_1: u32 = FMC_BANK1;
pub const FMC_BANK1_2: u32 = FMC_BANK1 + 0x04000000;
pub const FMC_BANK1_3: u32 = FMC_BANK1 + 0x08000000;
pub const FMC_BANK1_4: u32 = FMC_BANK1 + 0x0C000000;
pub const FMC_BANK3: u32 = FMC_BASE + 0x20000000;
pub const FMC_SDRAM_BANK_1: u32 = FMC_BASE + 0x60000000;
pub const FMC_SDRAM_BANK_2: u32 = FMC_BASE + 0x70000000;
pub const APB1PERIPH_BASE_NS: u32 = PERIPH_BASE_NS;
pub const APB2PERIPH_BASE_NS: u32 = PERIPH_BASE_NS + 0x00010000;
pub const AHB1PERIPH_BASE_NS: u32 = PERIPH_BASE_NS + 0x00020000;
pub const AHB2PERIPH_BASE_NS: u32 = PERIPH_BASE_NS + 0x02020000;
pub const APB3PERIPH_BASE_NS: u32 = PERIPH_BASE_NS + 0x04000000;
pub const AHB3PERIPH_BASE_NS: u32 = PERIPH_BASE_NS + 0x04020000;
pub const AHB4PERIPH_BASE_NS: u32 = PERIPH_BASE_NS + 0x06000000;
pub const TIM2_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x0000;
pub const TIM3_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x0400;
pub const TIM4_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x0800;
pub const TIM5_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x0C00;
pub const TIM6_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x1000;
pub const TIM7_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x1400;
pub const TIM12_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x1800;
pub const TIM13_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x1C00;
pub const TIM14_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x2000;
pub const WWDG_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x2C00;
pub const IWDG_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x3000;
pub const SPI2_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x3800;
pub const SPI3_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x3C00;
pub const USART2_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x4400;
pub const USART3_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x4800;
pub const UART4_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x4C00;
pub const UART5_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x5000;
pub const I2C1_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x5400;
pub const I2C2_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x5800;
pub const I3C1_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x5C00;
pub const CRS_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x6000;
pub const USART6_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x6400;
pub const USART10_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x6800;
pub const USART11_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x6C00;
pub const CEC_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x7000;
pub const UART7_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x7800;
pub const UART8_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x7C00;
pub const UART9_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x8000;
pub const UART12_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x8400;
pub const DTS_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x8C00;
pub const LPTIM2_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x9400;
pub const FDCAN1_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0xA400;
pub const FDCAN_CONFIG_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0xA500;
pub const SRAMCAN_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0xAC00;
pub const UCPD1_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0xDC00;
pub const TIM1_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x2C00;
pub const SPI1_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x3000;
pub const TIM8_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x3400;
pub const USART1_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x3800;
pub const TIM15_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x4000;
pub const TIM16_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x4400;
pub const TIM17_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x4800;
pub const SPI4_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x4C00;
pub const SPI6_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x5000;
pub const SAI1_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x5400;
pub const SAI1_Block_A_BASE_NS: u32 = SAI1_BASE_NS + 0x004;
pub const SAI1_Block_B_BASE_NS: u32 = SAI1_BASE_NS + 0x024;
pub const SAI2_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x5800;
pub const SAI2_Block_A_BASE_NS: u32 = SAI2_BASE_NS + 0x004;
pub const SAI2_Block_B_BASE_NS: u32 = SAI2_BASE_NS + 0x024;
pub const USB_DRD_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x6000;
pub const USB_DRD_PMAADDR_NS: u32 = APB2PERIPH_BASE_NS + 0x6400;
pub const GPDMA1_BASE_NS: u32 = AHB1PERIPH_BASE_NS;
pub const GPDMA2_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x01000;
pub const FLASH_R_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x02000;
pub const CRC_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x03000;
pub const CORDIC_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x03800;
pub const FMAC_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x03C00;
pub const RAMCFG_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x06000;
pub const ICACHE_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x10400;
pub const DCACHE1_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x11400;
pub const GTZC_TZSC1_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x12400;
pub const GTZC_TZIC1_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x12800;
pub const GTZC_MPCBB1_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x12C00;
pub const GTZC_MPCBB2_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x13000;
pub const GTZC_MPCBB3_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x13400;
pub const BKPSRAM_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x16400;
pub const GPDMA1_Channel0_BASE_NS: u32 = GPDMA1_BASE_NS + 0x0050;
pub const GPDMA1_Channel1_BASE_NS: u32 = GPDMA1_BASE_NS + 0x00D0;
pub const GPDMA1_Channel2_BASE_NS: u32 = GPDMA1_BASE_NS + 0x0150;
pub const GPDMA1_Channel3_BASE_NS: u32 = GPDMA1_BASE_NS + 0x01D0;
pub const GPDMA1_Channel4_BASE_NS: u32 = GPDMA1_BASE_NS + 0x0250;
pub const GPDMA1_Channel5_BASE_NS: u32 = GPDMA1_BASE_NS + 0x02D0;
pub const GPDMA1_Channel6_BASE_NS: u32 = GPDMA1_BASE_NS + 0x0350;
pub const GPDMA1_Channel7_BASE_NS: u32 = GPDMA1_BASE_NS + 0x03D0;
pub const GPDMA2_Channel0_BASE_NS: u32 = GPDMA2_BASE_NS + 0x0050;
pub const GPDMA2_Channel1_BASE_NS: u32 = GPDMA2_BASE_NS + 0x00D0;
pub const GPDMA2_Channel2_BASE_NS: u32 = GPDMA2_BASE_NS + 0x0150;
pub const GPDMA2_Channel3_BASE_NS: u32 = GPDMA2_BASE_NS + 0x01D0;
pub const GPDMA2_Channel4_BASE_NS: u32 = GPDMA2_BASE_NS + 0x0250;
pub const GPDMA2_Channel5_BASE_NS: u32 = GPDMA2_BASE_NS + 0x02D0;
pub const GPDMA2_Channel6_BASE_NS: u32 = GPDMA2_BASE_NS + 0x0350;
pub const GPDMA2_Channel7_BASE_NS: u32 = GPDMA2_BASE_NS + 0x03D0;
pub const RAMCFG_SRAM1_BASE_NS: u32 = RAMCFG_BASE_NS;
pub const RAMCFG_SRAM2_BASE_NS: u32 = RAMCFG_BASE_NS + 0x0040;
pub const RAMCFG_SRAM3_BASE_NS: u32 = RAMCFG_BASE_NS + 0x0080;
pub const RAMCFG_BKPRAM_BASE_NS: u32 = RAMCFG_BASE_NS + 0x0100;
pub const GPIOA_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x00000;
pub const GPIOB_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x00400;
pub const GPIOC_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x00800;
pub const GPIOD_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x00C00;
pub const GPIOE_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x01000;
pub const GPIOF_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x01400;
pub const GPIOG_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x01800;
pub const GPIOH_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x01C00;
pub const GPIOI_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x02000;
pub const ADC1_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x08000;
pub const ADC2_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x08100;
pub const ADC12_COMMON_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x08300;
pub const DAC1_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x08400;
pub const DCMI_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x0C000;
pub const PSSI_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x0C400;
pub const HASH_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA0400;
pub const HASH_DIGEST_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA0710;
pub const RNG_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA0800;
pub const PKA_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA2000;
pub const PKA_RAM_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA2400;
pub const SBS_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x0400;
pub const SPI5_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x2000;
pub const LPUART1_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x2400;
pub const I2C3_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x2800;
pub const I2C4_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x2C00;
pub const LPTIM1_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x4400;
pub const LPTIM3_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x4800;
pub const LPTIM4_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x4C00;
pub const LPTIM5_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x5000;
pub const LPTIM6_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x5400;
pub const VREFBUF_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x7400;
pub const RTC_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x7800;
pub const TAMP_BASE_NS: u32 = APB3PERIPH_BASE_NS + 0x7C00;
pub const PWR_BASE_NS: u32 = AHB3PERIPH_BASE_NS + 0x0800;
pub const RCC_BASE_NS: u32 = AHB3PERIPH_BASE_NS + 0x0C00;
pub const EXTI_BASE_NS: u32 = AHB3PERIPH_BASE_NS + 0x2000;
pub const DEBUG_BASE_NS: u32 = AHB3PERIPH_BASE_NS + 0x4000;
pub const SDMMC1_BASE_NS: u32 = AHB4PERIPH_BASE_NS + 0x8000;
pub const DLYB_SDMMC1_BASE_NS: u32 = AHB4PERIPH_BASE_NS + 0x8400;
pub const FMC_R_BASE_NS: u32 = AHB4PERIPH_BASE_NS + 0x1000400;
pub const OCTOSPI1_R_BASE_NS: u32 = AHB4PERIPH_BASE_NS + 0x1001400;
pub const DLYB_OCTOSPI1_BASE_NS: u32 = AHB4PERIPH_BASE_NS + 0x0F000;
pub const FMC_Bank1_R_BASE_NS: u32 = FMC_R_BASE_NS + 0x0000;
pub const FMC_Bank1E_R_BASE_NS: u32 = FMC_R_BASE_NS + 0x0104;
pub const FMC_Bank3_R_BASE_NS: u32 = FMC_R_BASE_NS + 0x0080;
pub const FMC_Bank5_6_R_BASE_NS: u32 = FMC_R_BASE_NS + 0x0140;
pub const FLASH_BASE_S: u32 = 0x0C000000;
pub const SRAM1_BASE_S: u32 = 0x30000000;
pub const SRAM2_BASE_S: u32 = 0x30040000;
pub const SRAM3_BASE_S: u32 = 0x30050000;
pub const PERIPH_BASE_S: u32 = 0x50000000;
pub const APB1PERIPH_BASE_S: u32 = PERIPH_BASE_S;
pub const APB2PERIPH_BASE_S: u32 = PERIPH_BASE_S + 0x00010000;
pub const AHB1PERIPH_BASE_S: u32 = PERIPH_BASE_S + 0x00020000;
pub const AHB2PERIPH_BASE_S: u32 = PERIPH_BASE_S + 0x02020000;
pub const APB3PERIPH_BASE_S: u32 = PERIPH_BASE_S + 0x04000000;
pub const AHB3PERIPH_BASE_S: u32 = PERIPH_BASE_S + 0x04020000;
pub const AHB4PERIPH_BASE_S: u32 = PERIPH_BASE_S + 0x06000000;
pub const TIM2_BASE_S: u32 = APB1PERIPH_BASE_S + 0x0000;
pub const TIM3_BASE_S: u32 = APB1PERIPH_BASE_S + 0x0400;
pub const TIM4_BASE_S: u32 = APB1PERIPH_BASE_S + 0x0800;
pub const TIM5_BASE_S: u32 = APB1PERIPH_BASE_S + 0x0C00;
pub const TIM6_BASE_S: u32 = APB1PERIPH_BASE_S + 0x1000;
pub const TIM7_BASE_S: u32 = APB1PERIPH_BASE_S + 0x1400;
pub const TIM12_BASE_S: u32 = APB1PERIPH_BASE_S + 0x1800;
pub const TIM13_BASE_S: u32 = APB1PERIPH_BASE_S + 0x1C00;
pub const TIM14_BASE_S: u32 = APB1PERIPH_BASE_S + 0x2000;
pub const WWDG_BASE_S: u32 = APB1PERIPH_BASE_S + 0x2C00;
pub const IWDG_BASE_S: u32 = APB1PERIPH_BASE_S + 0x3000;
pub const SPI2_BASE_S: u32 = APB1PERIPH_BASE_S + 0x3800;
pub const SPI3_BASE_S: u32 = APB1PERIPH_BASE_S + 0x3C00;
pub const USART2_BASE_S: u32 = APB1PERIPH_BASE_S + 0x4400;
pub const USART3_BASE_S: u32 = APB1PERIPH_BASE_S + 0x4800;
pub const UART4_BASE_S: u32 = APB1PERIPH_BASE_S + 0x4C00;
pub const UART5_BASE_S: u32 = APB1PERIPH_BASE_S + 0x5000;
pub const I2C1_BASE_S: u32 = APB1PERIPH_BASE_S + 0x5400;
pub const I2C2_BASE_S: u32 = APB1PERIPH_BASE_S + 0x5800;
pub const I3C1_BASE_S: u32 = APB1PERIPH_BASE_S + 0x5C00;
pub const CRS_BASE_S: u32 = APB1PERIPH_BASE_S + 0x6000;
pub const USART6_BASE_S: u32 = APB1PERIPH_BASE_S + 0x6400;
pub const USART10_BASE_S: u32 = APB1PERIPH_BASE_S + 0x6800;
pub const USART11_BASE_S: u32 = APB1PERIPH_BASE_S + 0x6C00;
pub const CEC_BASE_S: u32 = APB1PERIPH_BASE_S + 0x7000;
pub const UART7_BASE_S: u32 = APB1PERIPH_BASE_S + 0x7800;
pub const UART8_BASE_S: u32 = APB1PERIPH_BASE_S + 0x7C00;
pub const UART9_BASE_S: u32 = APB1PERIPH_BASE_S + 0x8000;
pub const UART12_BASE_S: u32 = APB1PERIPH_BASE_S + 0x8400;
pub const DTS_BASE_S: u32 = APB1PERIPH_BASE_S + 0x8C00;
pub const LPTIM2_BASE_S: u32 = APB1PERIPH_BASE_S + 0x9400;
pub const FDCAN1_BASE_S: u32 = APB1PERIPH_BASE_S + 0xA400;
pub const FDCAN_CONFIG_BASE_S: u32 = APB1PERIPH_BASE_S + 0xA500;
pub const SRAMCAN_BASE_S: u32 = APB1PERIPH_BASE_S + 0xAC00;
pub const UCPD1_BASE_S: u32 = APB1PERIPH_BASE_S + 0xDC00;
pub const TIM1_BASE_S: u32 = APB2PERIPH_BASE_S + 0x2C00;
pub const SPI1_BASE_S: u32 = APB2PERIPH_BASE_S + 0x3000;
pub const TIM8_BASE_S: u32 = APB2PERIPH_BASE_S + 0x3400;
pub const USART1_BASE_S: u32 = APB2PERIPH_BASE_S + 0x3800;
pub const TIM15_BASE_S: u32 = APB2PERIPH_BASE_S + 0x4000;
pub const TIM16_BASE_S: u32 = APB2PERIPH_BASE_S + 0x4400;
pub const TIM17_BASE_S: u32 = APB2PERIPH_BASE_S + 0x4800;
pub const SPI4_BASE_S: u32 = APB2PERIPH_BASE_S + 0x4C00;
pub const SPI6_BASE_S: u32 = APB2PERIPH_BASE_S + 0x5000;
pub const SAI1_BASE_S: u32 = APB2PERIPH_BASE_S + 0x5400;
pub const SAI1_Block_A_BASE_S: u32 = SAI1_BASE_S + 0x004;
pub const SAI1_Block_B_BASE_S: u32 = SAI1_BASE_S + 0x024;
pub const SAI2_BASE_S: u32 = APB2PERIPH_BASE_S + 0x5800;
pub const SAI2_Block_A_BASE_S: u32 = SAI2_BASE_S + 0x004;
pub const SAI2_Block_B_BASE_S: u32 = SAI2_BASE_S + 0x024;
pub const USB_DRD_BASE_S: u32 = APB2PERIPH_BASE_S + 0x6000;
pub const USB_DRD_PMAADDR_S: u32 = APB2PERIPH_BASE_S + 0x6400;
pub const GPDMA1_BASE_S: u32 = AHB1PERIPH_BASE_S;
pub const GPDMA2_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x01000;
pub const FLASH_R_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x02000;
pub const CRC_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x03000;
pub const CORDIC_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x03800;
pub const FMAC_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x03C00;
pub const RAMCFG_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x06000;
pub const ICACHE_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x10400;
pub const DCACHE1_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x11400;
pub const GTZC_TZSC1_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x12400;
pub const GTZC_TZIC1_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x12800;
pub const GTZC_MPCBB1_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x12C00;
pub const GTZC_MPCBB2_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x13000;
pub const GTZC_MPCBB3_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x13400;
pub const BKPSRAM_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x16400;
pub const GPDMA1_Channel0_BASE_S: u32 = GPDMA1_BASE_S + 0x0050;
pub const GPDMA1_Channel1_BASE_S: u32 = GPDMA1_BASE_S + 0x00D0;
pub const GPDMA1_Channel2_BASE_S: u32 = GPDMA1_BASE_S + 0x0150;
pub const GPDMA1_Channel3_BASE_S: u32 = GPDMA1_BASE_S + 0x01D0;
pub const GPDMA1_Channel4_BASE_S: u32 = GPDMA1_BASE_S + 0x0250;
pub const GPDMA1_Channel5_BASE_S: u32 = GPDMA1_BASE_S + 0x02D0;
pub const GPDMA1_Channel6_BASE_S: u32 = GPDMA1_BASE_S + 0x0350;
pub const GPDMA1_Channel7_BASE_S: u32 = GPDMA1_BASE_S + 0x03D0;
pub const GPDMA2_Channel0_BASE_S: u32 = GPDMA2_BASE_S + 0x0050;
pub const GPDMA2_Channel1_BASE_S: u32 = GPDMA2_BASE_S + 0x00D0;
pub const GPDMA2_Channel2_BASE_S: u32 = GPDMA2_BASE_S + 0x0150;
pub const GPDMA2_Channel3_BASE_S: u32 = GPDMA2_BASE_S + 0x01D0;
pub const GPDMA2_Channel4_BASE_S: u32 = GPDMA2_BASE_S + 0x0250;
pub const GPDMA2_Channel5_BASE_S: u32 = GPDMA2_BASE_S + 0x02D0;
pub const GPDMA2_Channel6_BASE_S: u32 = GPDMA2_BASE_S + 0x0350;
pub const GPDMA2_Channel7_BASE_S: u32 = GPDMA2_BASE_S + 0x03D0;
pub const RAMCFG_SRAM1_BASE_S: u32 = RAMCFG_BASE_S;
pub const RAMCFG_SRAM2_BASE_S: u32 = RAMCFG_BASE_S + 0x0040;
pub const RAMCFG_SRAM3_BASE_S: u32 = RAMCFG_BASE_S + 0x0080;
pub const RAMCFG_BKPRAM_BASE_S: u32 = RAMCFG_BASE_S + 0x0100;
pub const GPIOA_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x00000;
pub const GPIOB_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x00400;
pub const GPIOC_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x00800;
pub const GPIOD_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x00C00;
pub const GPIOE_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x01000;
pub const GPIOF_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x01400;
pub const GPIOG_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x01800;
pub const GPIOH_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x01C00;
pub const GPIOI_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x02000;
pub const ADC1_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x08000;
pub const ADC2_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x08100;
pub const ADC12_COMMON_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x08300;
pub const DAC1_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x08400;
pub const DCMI_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x0C000;
pub const PSSI_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x0C400;
pub const HASH_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA0400;
pub const HASH_DIGEST_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA0710;
pub const RNG_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA0800;
pub const PKA_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA2000;
pub const PKA_RAM_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA2400;
pub const SBS_BASE_S: u32 = APB3PERIPH_BASE_S + 0x0400;
pub const SPI5_BASE_S: u32 = APB3PERIPH_BASE_S + 0x2000;
pub const LPUART1_BASE_S: u32 = APB3PERIPH_BASE_S + 0x2400;
pub const I2C3_BASE_S: u32 = APB3PERIPH_BASE_S + 0x2800;
pub const I2C4_BASE_S: u32 = APB3PERIPH_BASE_S + 0x2C00;
pub const LPTIM1_BASE_S: u32 = APB3PERIPH_BASE_S + 0x4400;
pub const LPTIM3_BASE_S: u32 = APB3PERIPH_BASE_S + 0x4800;
pub const LPTIM4_BASE_S: u32 = APB3PERIPH_BASE_S + 0x4C00;
pub const LPTIM5_BASE_S: u32 = APB3PERIPH_BASE_S + 0x5000;
pub const LPTIM6_BASE_S: u32 = APB3PERIPH_BASE_S + 0x5400;
pub const VREFBUF_BASE_S: u32 = APB3PERIPH_BASE_S + 0x7400;
pub const RTC_BASE_S: u32 = APB3PERIPH_BASE_S + 0x7800;
pub const TAMP_BASE_S: u32 = APB3PERIPH_BASE_S + 0x7C00;
pub const PWR_BASE_S: u32 = AHB3PERIPH_BASE_S + 0x0800;
pub const RCC_BASE_S: u32 = AHB3PERIPH_BASE_S + 0x0C00;
pub const EXTI_BASE_S: u32 = AHB3PERIPH_BASE_S + 0x2000;
pub const DEBUG_BASE_S: u32 = AHB3PERIPH_BASE_S + 0x4000;
pub const SDMMC1_BASE_S: u32 = AHB4PERIPH_BASE_S + 0x8000;
pub const DLYB_SDMMC1_BASE_S: u32 = AHB4PERIPH_BASE_S + 0x8400;
pub const FMC_R_BASE_S: u32 = AHB4PERIPH_BASE_S + 0x1000400;
pub const OCTOSPI1_R_BASE_S: u32 = AHB4PERIPH_BASE_S + 0x1001400;
pub const DLYB_OCTOSPI1_BASE_S: u32 = AHB4PERIPH_BASE_S + 0x0F000;
pub const FMC_Bank1_R_BASE_S: u32 = FMC_R_BASE_S + 0x0000;
pub const FMC_Bank1E_R_BASE_S: u32 = FMC_R_BASE_S + 0x0104;
pub const FMC_Bank3_R_BASE_S: u32 = FMC_R_BASE_S + 0x0080;
pub const FMC_Bank5_6_R_BASE_S: u32 = FMC_R_BASE_S + 0x0140;
pub const DBGMCU_BASE: u32 = 0x44024000;
pub const PACKAGE_BASE: u32 = 0x08FFF80E;
pub const UID_BASE: u32 = 0x08FFF800;
pub const FLASHSIZE_BASE: u32 = 0x08FFF80C;
pub const FLASH_OTP_BASE: u32 = 0x08FFF000;
pub const FLASH_OTP_SIZE: u32 = 0x800;
pub const FLASH_SYSTEM_BASE_NS: u32 = 0x0BF80000;
pub const FLASH_SYSTEM_BASE_S: u32 = 0x0FF80000;
pub const FLASH_SYSTEM_SIZE: u32 = 0x10000;
pub const FLASH_EDATA_BASE_NS: u32 = 0x09000000;
pub const FLASH_EDATA_BASE_S: u32 = 0x0D000000;
pub const FLASH_EDATA_SIZE: u32 = 0x18000;
pub const FLASH_OBK_BASE_NS: u32 = 0x0BFD0000;
pub const FLASH_OBK_BASE_S: u32 = 0x0FFD0000;
pub const FLASH_OBK_SIZE: u32 = 0x2000;
pub const FLASH_OBK_HDPL0_SIZE: u32 = 0x100;
pub const FLASH_OBK_HDPL1_BASE_NS: u32 = FLASH_OBK_BASE_NS + FLASH_OBK_HDPL0_SIZE;
pub const FLASH_OBK_HDPL1_BASE_S: u32 = FLASH_OBK_BASE_S + FLASH_OBK_HDPL0_SIZE;
pub const FLASH_OBK_HDPL1_SIZE: u32 = 0x800;
pub const FLASH_OBK_HDPL2_BASE_NS: u32 = FLASH_OBK_HDPL1_BASE_NS + FLASH_OBK_HDPL1_SIZE;
pub const FLASH_OBK_HDPL2_BASE_S: u32 = FLASH_OBK_HDPL1_BASE_S + FLASH_OBK_HDPL1_SIZE;
pub const FLASH_OBK_HDPL2_SIZE: u32 = 0x300;
pub const FLASH_OBK_HDPL3_BASE_NS: u32 = FLASH_OBK_HDPL2_BASE_NS + FLASH_OBK_HDPL2_SIZE;
pub const FLASH_OBK_HDPL3_BASE_S: u32 = FLASH_OBK_HDPL2_BASE_S + FLASH_OBK_HDPL2_SIZE;
pub const FLASH_OBK_HDPL3_SIZE: u32 = 0x13F0;
pub const FLASH_OBK_HDPL3S_BASE_NS: u32 = FLASH_OBK_HDPL3_BASE_NS;
pub const FLASH_OBK_HDPL3S_BASE_S: u32 = FLASH_OBK_HDPL3_BASE_S;
pub const FLASH_OBK_HDPL3S_SIZE: u32 = 0x0C00;
pub const FLASH_OBK_HDPL3NS_BASE_NS: u32 = FLASH_OBK_HDPL3_BASE_NS + FLASH_OBK_HDPL3S_SIZE;
pub const FLASH_OBK_HDPL3NS_BASE_S: u32 = FLASH_OBK_HDPL3_BASE_S + FLASH_OBK_HDPL3S_SIZE;
pub const FLASH_OBK_HDPL3NS_SIZE: u32 = FLASH_OBK_HDPL3_SIZE - FLASH_OBK_HDPL3S_SIZE;
pub const RSSLIB_SYS_FLASH_NS_PFUNC_START: u32 = 0xBF9FB68;
pub const RSSLIB_SYS_FLASH_NS_PFUNC_END: u32 = 0xBF9FB84;
pub const RSSLIB_ERROR: u32 = 0xF5F5F5F5;
pub const RSSLIB_SUCCESS: u32 = 0xEAEAEAEA;
pub const RSSLIB_PFUNC_BASE: u32 = 0xBF9FB68;
pub const NSSLIB_SYS_FLASH_NS_PFUNC_START: u32 = 0xBF9FB6C;
pub const NSSLIB_SYS_FLASH_NS_PFUNC_END: u32 = 0xBF9FB74;
pub const NSSLIB_ERROR: u32 = 0xF5F5F5F5;
pub const NSSLIB_SUCCESS: u32 = 0xEAEAEAEA;
pub const NSSLIB_PFUNC_BASE: u32 = 0xBF9FB6C;
pub const FLASH_BASE: u32 = FLASH_BASE_S;
pub const FLASH_OBK_BASE: u32 = FLASH_OBK_BASE_S;
pub const FLASH_EDATA_BASE: u32 = FLASH_EDATA_BASE_S;
pub const FLASH_SYSTEM_BASE: u32 = FLASH_SYSTEM_BASE_S;
pub const SRAM1_BASE: u32 = SRAM1_BASE_S;
pub const SRAM2_BASE: u32 = SRAM2_BASE_S;
pub const SRAM3_BASE: u32 = SRAM3_BASE_S;
pub const BKPSRAM_BASE: u32 = BKPSRAM_BASE_S;
pub const PERIPH_BASE: u32 = PERIPH_BASE_S;
pub const APB1PERIPH_BASE: u32 = APB1PERIPH_BASE_S;
pub const APB2PERIPH_BASE: u32 = APB2PERIPH_BASE_S;
pub const APB3PERIPH_BASE: u32 = APB3PERIPH_BASE_S;
pub const AHB1PERIPH_BASE: u32 = AHB1PERIPH_BASE_S;
pub const AHB2PERIPH_BASE: u32 = AHB2PERIPH_BASE_S;
pub const AHB3PERIPH_BASE: u32 = AHB3PERIPH_BASE_S;
pub const AHB4PERIPH_BASE: u32 = AHB4PERIPH_BASE_S;
pub const CORDIC: u32 = CORDIC_S;
pub const CORDIC_BASE: u32 = CORDIC_BASE_S;
pub const RCC: u32 = RCC_S;
pub const RCC_BASE: u32 = RCC_BASE_S;
pub const DCMI: u32 = DCMI_S;
pub const DCMI_BASE: u32 = DCMI_BASE_S;
pub const PSSI: u32 = PSSI_S;
pub const PSSI_BASE: u32 = PSSI_BASE_S;
pub const DTS: u32 = DTS_S;
pub const DTS_BASE: u32 = DTS_BASE_S;
pub const FLASH: u32 = FLASH_S;
pub const FLASH_R_BASE: u32 = FLASH_R_BASE_S;
pub const FMAC: u32 = FMAC_S;
pub const FMAC_BASE: u32 = FMAC_BASE_S;
pub const GPDMA1: u32 = GPDMA1_S;
pub const GPDMA1_BASE: u32 = GPDMA1_BASE_S;
pub const GPDMA1_Channel0: u32 = GPDMA1_Channel0_S;
pub const GPDMA1_Channel0_BASE: u32 = GPDMA1_Channel0_BASE_S;
pub const GPDMA1_Channel1: u32 = GPDMA1_Channel1_S;
pub const GPDMA1_Channel1_BASE: u32 = GPDMA1_Channel1_BASE_S;
pub const GPDMA1_Channel2: u32 = GPDMA1_Channel2_S;
pub const GPDMA1_Channel2_BASE: u32 = GPDMA1_Channel2_BASE_S;
pub const GPDMA1_Channel3: u32 = GPDMA1_Channel3_S;
pub const GPDMA1_Channel3_BASE: u32 = GPDMA1_Channel3_BASE_S;
pub const GPDMA1_Channel4: u32 = GPDMA1_Channel4_S;
pub const GPDMA1_Channel4_BASE: u32 = GPDMA1_Channel4_BASE_S;
pub const GPDMA1_Channel5: u32 = GPDMA1_Channel5_S;
pub const GPDMA1_Channel5_BASE: u32 = GPDMA1_Channel5_BASE_S;
pub const GPDMA1_Channel6: u32 = GPDMA1_Channel6_S;
pub const GPDMA1_Channel6_BASE: u32 = GPDMA1_Channel6_BASE_S;
pub const GPDMA1_Channel7: u32 = GPDMA1_Channel7_S;
pub const GPDMA1_Channel7_BASE: u32 = GPDMA1_Channel7_BASE_S;
pub const GPDMA2: u32 = GPDMA2_S;
pub const GPDMA2_BASE: u32 = GPDMA2_BASE_S;
pub const GPDMA2_Channel0: u32 = GPDMA2_Channel0_S;
pub const GPDMA2_Channel0_BASE: u32 = GPDMA2_Channel0_BASE_S;
pub const GPDMA2_Channel1: u32 = GPDMA2_Channel1_S;
pub const GPDMA2_Channel1_BASE: u32 = GPDMA2_Channel1_BASE_S;
pub const GPDMA2_Channel2: u32 = GPDMA2_Channel2_S;
pub const GPDMA2_Channel2_BASE: u32 = GPDMA2_Channel2_BASE_S;
pub const GPDMA2_Channel3: u32 = GPDMA2_Channel3_S;
pub const GPDMA2_Channel3_BASE: u32 = GPDMA2_Channel3_BASE_S;
pub const GPDMA2_Channel4: u32 = GPDMA2_Channel4_S;
pub const GPDMA2_Channel4_BASE: u32 = GPDMA2_Channel4_BASE_S;
pub const GPDMA2_Channel5: u32 = GPDMA2_Channel5_S;
pub const GPDMA2_Channel5_BASE: u32 = GPDMA2_Channel5_BASE_S;
pub const GPDMA2_Channel6: u32 = GPDMA2_Channel6_S;
pub const GPDMA2_Channel6_BASE: u32 = GPDMA2_Channel6_BASE_S;
pub const GPDMA2_Channel7: u32 = GPDMA2_Channel7_S;
pub const GPDMA2_Channel7_BASE: u32 = GPDMA2_Channel7_BASE_S;
pub const GPIOA: u32 = GPIOA_S;
pub const GPIOA_BASE: u32 = GPIOA_BASE_S;
pub const GPIOB: u32 = GPIOB_S;
pub const GPIOB_BASE: u32 = GPIOB_BASE_S;
pub const GPIOC: u32 = GPIOC_S;
pub const GPIOC_BASE: u32 = GPIOC_BASE_S;
pub const GPIOD: u32 = GPIOD_S;
pub const GPIOD_BASE: u32 = GPIOD_BASE_S;
pub const GPIOE: u32 = GPIOE_S;
pub const GPIOE_BASE: u32 = GPIOE_BASE_S;
pub const GPIOF: u32 = GPIOF_S;
pub const GPIOF_BASE: u32 = GPIOF_BASE_S;
pub const GPIOG: u32 = GPIOG_S;
pub const GPIOG_BASE: u32 = GPIOG_BASE_S;
pub const GPIOH: u32 = GPIOH_S;
pub const GPIOH_BASE: u32 = GPIOH_BASE_S;
pub const GPIOI: u32 = GPIOI_S;
pub const GPIOI_BASE: u32 = GPIOI_BASE_S;
pub const PWR: u32 = PWR_S;
pub const PWR_BASE: u32 = PWR_BASE_S;
pub const RAMCFG_SRAM1: u32 = RAMCFG_SRAM1_S;
pub const RAMCFG_SRAM1_BASE: u32 = RAMCFG_SRAM1_BASE_S;
pub const RAMCFG_SRAM2: u32 = RAMCFG_SRAM2_S;
pub const RAMCFG_SRAM2_BASE: u32 = RAMCFG_SRAM2_BASE_S;
pub const RAMCFG_SRAM3: u32 = RAMCFG_SRAM3_S;
pub const RAMCFG_SRAM3_BASE: u32 = RAMCFG_SRAM3_BASE_S;
pub const RAMCFG_BKPRAM: u32 = RAMCFG_BKPRAM_S;
pub const RAMCFG_BKPRAM_BASE: u32 = RAMCFG_BKPRAM_BASE_S;
pub const EXTI: u32 = EXTI_S;
pub const EXTI_BASE: u32 = EXTI_BASE_S;
pub const ICACHE: u32 = ICACHE_S;
pub const ICACHE_BASE: u32 = ICACHE_BASE_S;
pub const DCACHE1: u32 = DCACHE1_S;
pub const DCACHE1_BASE: u32 = DCACHE1_BASE_S;
pub const GTZC_TZSC1: u32 = GTZC_TZSC1_S;
pub const GTZC_TZSC1_BASE: u32 = GTZC_TZSC1_BASE_S;
pub const GTZC_TZIC1: u32 = GTZC_TZIC1_S;
pub const GTZC_TZIC1_BASE: u32 = GTZC_TZIC1_BASE_S;
pub const GTZC_MPCBB1: u32 = GTZC_MPCBB1_S;
pub const GTZC_MPCBB1_BASE: u32 = GTZC_MPCBB1_BASE_S;
pub const GTZC_MPCBB2: u32 = GTZC_MPCBB2_S;
pub const GTZC_MPCBB2_BASE: u32 = GTZC_MPCBB2_BASE_S;
pub const GTZC_MPCBB3: u32 = GTZC_MPCBB3_S;
pub const GTZC_MPCBB3_BASE: u32 = GTZC_MPCBB3_BASE_S;
pub const RTC: u32 = RTC_S;
pub const RTC_BASE: u32 = RTC_BASE_S;
pub const TAMP: u32 = TAMP_S;
pub const TAMP_BASE: u32 = TAMP_BASE_S;
pub const TIM1: u32 = TIM1_S;
pub const TIM1_BASE: u32 = TIM1_BASE_S;
pub const TIM2: u32 = TIM2_S;
pub const TIM2_BASE: u32 = TIM2_BASE_S;
pub const TIM3: u32 = TIM3_S;
pub const TIM3_BASE: u32 = TIM3_BASE_S;
pub const TIM4: u32 = TIM4_S;
pub const TIM4_BASE: u32 = TIM4_BASE_S;
pub const TIM5: u32 = TIM5_S;
pub const TIM5_BASE: u32 = TIM5_BASE_S;
pub const TIM6: u32 = TIM6_S;
pub const TIM6_BASE: u32 = TIM6_BASE_S;
pub const TIM7: u32 = TIM7_S;
pub const TIM7_BASE: u32 = TIM7_BASE_S;
pub const TIM8: u32 = TIM8_S;
pub const TIM8_BASE: u32 = TIM8_BASE_S;
pub const TIM15: u32 = TIM15_S;
pub const TIM15_BASE: u32 = TIM15_BASE_S;
pub const TIM12: u32 = TIM12_S;
pub const TIM12_BASE: u32 = TIM12_BASE_S;
pub const TIM13: u32 = TIM13_S;
pub const TIM13_BASE: u32 = TIM13_BASE_S;
pub const TIM14: u32 = TIM14_S;
pub const TIM14_BASE: u32 = TIM14_BASE_S;
pub const TIM16: u32 = TIM16_S;
pub const TIM16_BASE: u32 = TIM16_BASE_S;
pub const TIM17: u32 = TIM17_S;
pub const TIM17_BASE: u32 = TIM17_BASE_S;
pub const WWDG: u32 = WWDG_S;
pub const WWDG_BASE: u32 = WWDG_BASE_S;
pub const IWDG: u32 = IWDG_S;
pub const IWDG_BASE: u32 = IWDG_BASE_S;
pub const SPI1: u32 = SPI1_S;
pub const SPI1_BASE: u32 = SPI1_BASE_S;
pub const SPI2: u32 = SPI2_S;
pub const SPI2_BASE: u32 = SPI2_BASE_S;
pub const SPI3: u32 = SPI3_S;
pub const SPI3_BASE: u32 = SPI3_BASE_S;
pub const SPI4: u32 = SPI4_S;
pub const SPI4_BASE: u32 = SPI4_BASE_S;
pub const SPI5: u32 = SPI5_S;
pub const SPI5_BASE: u32 = SPI5_BASE_S;
pub const SPI6: u32 = SPI6_S;
pub const SPI6_BASE: u32 = SPI6_BASE_S;
pub const USART1: u32 = USART1_S;
pub const USART1_BASE: u32 = USART1_BASE_S;
pub const USART2: u32 = USART2_S;
pub const USART2_BASE: u32 = USART2_BASE_S;
pub const USART3: u32 = USART3_S;
pub const USART3_BASE: u32 = USART3_BASE_S;
pub const UART4: u32 = UART4_S;
pub const UART4_BASE: u32 = UART4_BASE_S;
pub const UART5: u32 = UART5_S;
pub const UART5_BASE: u32 = UART5_BASE_S;
pub const USART6: u32 = USART6_S;
pub const USART6_BASE: u32 = USART6_BASE_S;
pub const UART7: u32 = UART7_S;
pub const UART7_BASE: u32 = UART7_BASE_S;
pub const UART8: u32 = UART8_S;
pub const UART8_BASE: u32 = UART8_BASE_S;
pub const UART9: u32 = UART9_S;
pub const UART9_BASE: u32 = UART9_BASE_S;
pub const USART10: u32 = USART10_S;
pub const USART10_BASE: u32 = USART10_BASE_S;
pub const USART11: u32 = USART11_S;
pub const USART11_BASE: u32 = USART11_BASE_S;
pub const UART12: u32 = UART12_S;
pub const UART12_BASE: u32 = UART12_BASE_S;
pub const CEC: u32 = CEC_S;
pub const CEC_BASE: u32 = CEC_BASE_S;
pub const I2C1: u32 = I2C1_S;
pub const I2C1_BASE: u32 = I2C1_BASE_S;
pub const I2C2: u32 = I2C2_S;
pub const I2C2_BASE: u32 = I2C2_BASE_S;
pub const I2C3: u32 = I2C3_S;
pub const I2C3_BASE: u32 = I2C3_BASE_S;
pub const I2C4: u32 = I2C4_S;
pub const I2C4_BASE: u32 = I2C4_BASE_S;
pub const I3C1: u32 = I3C1_S;
pub const I3C1_BASE: u32 = I3C1_BASE_S;
pub const CRS: u32 = CRS_S;
pub const CRS_BASE: u32 = CRS_BASE_S;
pub const FDCAN1: u32 = FDCAN1_S;
pub const FDCAN1_BASE: u32 = FDCAN1_BASE_S;
pub const FDCAN_CONFIG: u32 = FDCAN_CONFIG_S;
pub const FDCAN_CONFIG_BASE: u32 = FDCAN_CONFIG_BASE_S;
pub const SRAMCAN_BASE: u32 = SRAMCAN_BASE_S;
pub const DAC1: u32 = DAC1_S;
pub const DAC1_BASE: u32 = DAC1_BASE_S;
pub const LPTIM1: u32 = LPTIM1_S;
pub const LPTIM1_BASE: u32 = LPTIM1_BASE_S;
pub const LPTIM2: u32 = LPTIM2_S;
pub const LPTIM2_BASE: u32 = LPTIM2_BASE_S;
pub const LPTIM3: u32 = LPTIM3_S;
pub const LPTIM3_BASE: u32 = LPTIM3_BASE_S;
pub const LPTIM4: u32 = LPTIM4_S;
pub const LPTIM4_BASE: u32 = LPTIM4_BASE_S;
pub const LPTIM5: u32 = LPTIM5_S;
pub const LPTIM5_BASE: u32 = LPTIM5_BASE_S;
pub const LPTIM6: u32 = LPTIM6_S;
pub const LPTIM6_BASE: u32 = LPTIM6_BASE_S;
pub const LPUART1: u32 = LPUART1_S;
pub const LPUART1_BASE: u32 = LPUART1_BASE_S;
pub const UCPD1: u32 = UCPD1_S;
pub const UCPD1_BASE: u32 = UCPD1_BASE_S;
pub const SBS: u32 = SBS_S;
pub const SBS_BASE: u32 = SBS_BASE_S;
pub const VREFBUF: u32 = VREFBUF_S;
pub const VREFBUF_BASE: u32 = VREFBUF_BASE_S;
pub const SAI1: u32 = SAI1_S;
pub const SAI1_BASE: u32 = SAI1_BASE_S;
pub const SAI1_Block_A: u32 = SAI1_Block_A_S;
pub const SAI1_Block_A_BASE: u32 = SAI1_Block_A_BASE_S;
pub const SAI1_Block_B: u32 = SAI1_Block_B_S;
pub const SAI1_Block_B_BASE: u32 = SAI1_Block_B_BASE_S;
pub const SAI2: u32 = SAI2_S;
pub const SAI2_BASE: u32 = SAI2_BASE_S;
pub const SAI2_Block_A: u32 = SAI2_Block_A_S;
pub const SAI2_Block_A_BASE: u32 = SAI2_Block_A_BASE_S;
pub const SAI2_Block_B: u32 = SAI2_Block_B_S;
pub const SAI2_Block_B_BASE: u32 = SAI2_Block_B_BASE_S;
pub const USB_DRD_FS: u32 = USB_DRD_FS_S;
pub const USB_DRD_BASE: u32 = USB_DRD_BASE_S;
pub const USB_DRD_PMAADDR: u32 = USB_DRD_PMAADDR_S;
pub const USB_DRD_PMA_BUFF: u32 = USB_DRD_PMA_BUFF_S;
pub const CRC: u32 = CRC_S;
pub const CRC_BASE: u32 = CRC_BASE_S;
pub const ADC1: u32 = ADC1_S;
pub const ADC1_BASE: u32 = ADC1_BASE_S;
pub const ADC2: u32 = ADC2_S;
pub const ADC2_BASE: u32 = ADC2_BASE_S;
pub const ADC12_COMMON: u32 = ADC12_COMMON_S;
pub const ADC12_COMMON_BASE: u32 = ADC12_COMMON_BASE_S;
pub const HASH: u32 = HASH_S;
pub const HASH_BASE: u32 = HASH_BASE_S;
pub const HASH_DIGEST: u32 = HASH_DIGEST_S;
pub const HASH_DIGEST_BASE: u32 = HASH_DIGEST_BASE_S;
pub const RNG: u32 = RNG_S;
pub const RNG_BASE: u32 = RNG_BASE_S;
pub const PKA: u32 = PKA_S;
pub const PKA_BASE: u32 = PKA_BASE_S;
pub const PKA_RAM_BASE: u32 = PKA_RAM_BASE_S;
pub const SDMMC1: u32 = SDMMC1_S;
pub const SDMMC1_BASE: u32 = SDMMC1_BASE_S;
pub const FMC_Bank1_R: u32 = FMC_Bank1_R_S;
pub const FMC_Bank1_R_BASE: u32 = FMC_Bank1_R_BASE_S;
pub const FMC_Bank1E_R: u32 = FMC_Bank1E_R_S;
pub const FMC_Bank1E_R_BASE: u32 = FMC_Bank1E_R_BASE_S;
pub const FMC_Bank3_R: u32 = FMC_Bank3_R_S;
pub const FMC_Bank3_R_BASE: u32 = FMC_Bank3_R_BASE_S;
pub const FMC_Bank5_6_R: u32 = FMC_Bank5_6_R_S;
pub const FMC_Bank5_6_R_BASE: u32 = FMC_Bank5_6_R_BASE_S;
pub const OCTOSPI1: u32 = OCTOSPI1_S;
pub const OCTOSPI1_R_BASE: u32 = OCTOSPI1_R_BASE_S;
pub const DLYB_SDMMC1: u32 = DLYB_SDMMC1_S;
pub const DLYB_SDMMC1_BASE: u32 = DLYB_SDMMC1_BASE_S;
pub const DLYB_OCTOSPI1: u32 = DLYB_OCTOSPI1_S;
pub const DLYB_OCTOSPI1_BASE: u32 = DLYB_OCTOSPI1_BASE_S;
pub const FLASH_BASE: u32 = FLASH_BASE_NS;
pub const FLASH_OBK_BASE: u32 = FLASH_OBK_BASE_NS;
pub const FLASH_EDATA_BASE: u32 = FLASH_EDATA_BASE_NS;
pub const FLASH_SYSTEM_BASE: u32 = FLASH_SYSTEM_BASE_NS;
pub const SRAM1_BASE: u32 = SRAM1_BASE_NS;
pub const SRAM2_BASE: u32 = SRAM2_BASE_NS;
pub const SRAM3_BASE: u32 = SRAM3_BASE_NS;
pub const BKPSRAM_BASE: u32 = BKPSRAM_BASE_NS;
pub const PERIPH_BASE: u32 = PERIPH_BASE_NS;
pub const APB1PERIPH_BASE: u32 = APB1PERIPH_BASE_NS;
pub const APB2PERIPH_BASE: u32 = APB2PERIPH_BASE_NS;
pub const APB3PERIPH_BASE: u32 = APB3PERIPH_BASE_NS;
pub const AHB1PERIPH_BASE: u32 = AHB1PERIPH_BASE_NS;
pub const AHB2PERIPH_BASE: u32 = AHB2PERIPH_BASE_NS;
pub const AHB3PERIPH_BASE: u32 = AHB3PERIPH_BASE_NS;
pub const AHB4PERIPH_BASE: u32 = AHB4PERIPH_BASE_NS;
pub const CORDIC: u32 = CORDIC_NS;
pub const CORDIC_BASE: u32 = CORDIC_BASE_NS;
pub const RCC: u32 = RCC_NS;
pub const RCC_BASE: u32 = RCC_BASE_NS;
pub const DCMI: u32 = DCMI_NS;
pub const DCMI_BASE: u32 = DCMI_BASE_NS;
pub const PSSI: u32 = PSSI_NS;
pub const PSSI_BASE: u32 = PSSI_BASE_NS;
pub const DTS: u32 = DTS_NS;
pub const DTS_BASE: u32 = DTS_BASE_NS;
pub const FLASH: u32 = FLASH_NS;
pub const FLASH_R_BASE: u32 = FLASH_R_BASE_NS;
pub const FMAC: u32 = FMAC_NS;
pub const FMAC_BASE: u32 = FMAC_BASE_NS;
pub const GPDMA1: u32 = GPDMA1_NS;
pub const GPDMA1_BASE: u32 = GPDMA1_BASE_NS;
pub const GPDMA1_Channel0: u32 = GPDMA1_Channel0_NS;
pub const GPDMA1_Channel0_BASE: u32 = GPDMA1_Channel0_BASE_NS;
pub const GPDMA1_Channel1: u32 = GPDMA1_Channel1_NS;
pub const GPDMA1_Channel1_BASE: u32 = GPDMA1_Channel1_BASE_NS;
pub const GPDMA1_Channel2: u32 = GPDMA1_Channel2_NS;
pub const GPDMA1_Channel2_BASE: u32 = GPDMA1_Channel2_BASE_NS;
pub const GPDMA1_Channel3: u32 = GPDMA1_Channel3_NS;
pub const GPDMA1_Channel3_BASE: u32 = GPDMA1_Channel3_BASE_NS;
pub const GPDMA1_Channel4: u32 = GPDMA1_Channel4_NS;
pub const GPDMA1_Channel4_BASE: u32 = GPDMA1_Channel4_BASE_NS;
pub const GPDMA1_Channel5: u32 = GPDMA1_Channel5_NS;
pub const GPDMA1_Channel5_BASE: u32 = GPDMA1_Channel5_BASE_NS;
pub const GPDMA1_Channel6: u32 = GPDMA1_Channel6_NS;
pub const GPDMA1_Channel6_BASE: u32 = GPDMA1_Channel6_BASE_NS;
pub const GPDMA1_Channel7: u32 = GPDMA1_Channel7_NS;
pub const GPDMA1_Channel7_BASE: u32 = GPDMA1_Channel7_BASE_NS;
pub const GPDMA2: u32 = GPDMA2_NS;
pub const GPDMA2_BASE: u32 = GPDMA2_BASE_NS;
pub const GPDMA2_Channel0: u32 = GPDMA2_Channel0_NS;
pub const GPDMA2_Channel0_BASE: u32 = GPDMA2_Channel0_BASE_NS;
pub const GPDMA2_Channel1: u32 = GPDMA2_Channel1_NS;
pub const GPDMA2_Channel1_BASE: u32 = GPDMA2_Channel1_BASE_NS;
pub const GPDMA2_Channel2: u32 = GPDMA2_Channel2_NS;
pub const GPDMA2_Channel2_BASE: u32 = GPDMA2_Channel2_BASE_NS;
pub const GPDMA2_Channel3: u32 = GPDMA2_Channel3_NS;
pub const GPDMA2_Channel3_BASE: u32 = GPDMA2_Channel3_BASE_NS;
pub const GPDMA2_Channel4: u32 = GPDMA2_Channel4_NS;
pub const GPDMA2_Channel4_BASE: u32 = GPDMA2_Channel4_BASE_NS;
pub const GPDMA2_Channel5: u32 = GPDMA2_Channel5_NS;
pub const GPDMA2_Channel5_BASE: u32 = GPDMA2_Channel5_BASE_NS;
pub const GPDMA2_Channel6: u32 = GPDMA2_Channel6_NS;
pub const GPDMA2_Channel6_BASE: u32 = GPDMA2_Channel6_BASE_NS;
pub const GPDMA2_Channel7: u32 = GPDMA2_Channel7_NS;
pub const GPDMA2_Channel7_BASE: u32 = GPDMA2_Channel7_BASE_NS;
pub const GPIOA: u32 = GPIOA_NS;
pub const GPIOA_BASE: u32 = GPIOA_BASE_NS;
pub const GPIOB: u32 = GPIOB_NS;
pub const GPIOB_BASE: u32 = GPIOB_BASE_NS;
pub const GPIOC: u32 = GPIOC_NS;
pub const GPIOC_BASE: u32 = GPIOC_BASE_NS;
pub const GPIOD: u32 = GPIOD_NS;
pub const GPIOD_BASE: u32 = GPIOD_BASE_NS;
pub const GPIOE: u32 = GPIOE_NS;
pub const GPIOE_BASE: u32 = GPIOE_BASE_NS;
pub const GPIOF: u32 = GPIOF_NS;
pub const GPIOF_BASE: u32 = GPIOF_BASE_NS;
pub const GPIOG: u32 = GPIOG_NS;
pub const GPIOG_BASE: u32 = GPIOG_BASE_NS;
pub const GPIOH: u32 = GPIOH_NS;
pub const GPIOH_BASE: u32 = GPIOH_BASE_NS;
pub const GPIOI: u32 = GPIOI_NS;
pub const GPIOI_BASE: u32 = GPIOI_BASE_NS;
pub const PWR: u32 = PWR_NS;
pub const PWR_BASE: u32 = PWR_BASE_NS;
pub const RAMCFG_SRAM1: u32 = RAMCFG_SRAM1_NS;
pub const RAMCFG_SRAM1_BASE: u32 = RAMCFG_SRAM1_BASE_NS;
pub const RAMCFG_SRAM2: u32 = RAMCFG_SRAM2_NS;
pub const RAMCFG_SRAM2_BASE: u32 = RAMCFG_SRAM2_BASE_NS;
pub const RAMCFG_SRAM3: u32 = RAMCFG_SRAM3_NS;
pub const RAMCFG_SRAM3_BASE: u32 = RAMCFG_SRAM3_BASE_NS;
pub const RAMCFG_BKPRAM: u32 = RAMCFG_BKPRAM_NS;
pub const RAMCFG_BKPRAM_BASE: u32 = RAMCFG_BKPRAM_BASE_NS;
pub const EXTI: u32 = EXTI_NS;
pub const EXTI_BASE: u32 = EXTI_BASE_NS;
pub const ICACHE: u32 = ICACHE_NS;
pub const ICACHE_BASE: u32 = ICACHE_BASE_NS;
pub const DCACHE1: u32 = DCACHE1_NS;
pub const DCACHE1_BASE: u32 = DCACHE1_BASE_NS;
pub const GTZC_TZSC1: u32 = GTZC_TZSC1_NS;
pub const GTZC_TZSC1_BASE: u32 = GTZC_TZSC1_BASE_NS;
pub const GTZC_TZIC1: u32 = GTZC_TZIC1_NS;
pub const GTZC_TZIC1_BASE: u32 = GTZC_TZIC1_BASE_NS;
pub const GTZC_MPCBB1: u32 = GTZC_MPCBB1_NS;
pub const GTZC_MPCBB1_BASE: u32 = GTZC_MPCBB1_BASE_NS;
pub const GTZC_MPCBB2: u32 = GTZC_MPCBB2_NS;
pub const GTZC_MPCBB2_BASE: u32 = GTZC_MPCBB2_BASE_NS;
pub const GTZC_MPCBB3: u32 = GTZC_MPCBB3_NS;
pub const GTZC_MPCBB3_BASE: u32 = GTZC_MPCBB3_BASE_NS;
pub const RTC: u32 = RTC_NS;
pub const RTC_BASE: u32 = RTC_BASE_NS;
pub const TAMP: u32 = TAMP_NS;
pub const TAMP_BASE: u32 = TAMP_BASE_NS;
pub const TIM1: u32 = TIM1_NS;
pub const TIM1_BASE: u32 = TIM1_BASE_NS;
pub const TIM2: u32 = TIM2_NS;
pub const TIM2_BASE: u32 = TIM2_BASE_NS;
pub const TIM3: u32 = TIM3_NS;
pub const TIM3_BASE: u32 = TIM3_BASE_NS;
pub const TIM4: u32 = TIM4_NS;
pub const TIM4_BASE: u32 = TIM4_BASE_NS;
pub const TIM5: u32 = TIM5_NS;
pub const TIM5_BASE: u32 = TIM5_BASE_NS;
pub const TIM6: u32 = TIM6_NS;
pub const TIM6_BASE: u32 = TIM6_BASE_NS;
pub const TIM7: u32 = TIM7_NS;
pub const TIM7_BASE: u32 = TIM7_BASE_NS;
pub const TIM8: u32 = TIM8_NS;
pub const TIM8_BASE: u32 = TIM8_BASE_NS;
pub const TIM12: u32 = TIM12_NS;
pub const TIM12_BASE: u32 = TIM12_BASE_NS;
pub const TIM13: u32 = TIM13_NS;
pub const TIM13_BASE: u32 = TIM13_BASE_NS;
pub const TIM14: u32 = TIM14_NS;
pub const TIM14_BASE: u32 = TIM14_BASE_NS;
pub const TIM15: u32 = TIM15_NS;
pub const TIM15_BASE: u32 = TIM15_BASE_NS;
pub const TIM16: u32 = TIM16_NS;
pub const TIM16_BASE: u32 = TIM16_BASE_NS;
pub const TIM17: u32 = TIM17_NS;
pub const TIM17_BASE: u32 = TIM17_BASE_NS;
pub const WWDG: u32 = WWDG_NS;
pub const WWDG_BASE: u32 = WWDG_BASE_NS;
pub const IWDG: u32 = IWDG_NS;
pub const IWDG_BASE: u32 = IWDG_BASE_NS;
pub const SPI1: u32 = SPI1_NS;
pub const SPI1_BASE: u32 = SPI1_BASE_NS;
pub const SPI2: u32 = SPI2_NS;
pub const SPI2_BASE: u32 = SPI2_BASE_NS;
pub const SPI3: u32 = SPI3_NS;
pub const SPI3_BASE: u32 = SPI3_BASE_NS;
pub const SPI4: u32 = SPI4_NS;
pub const SPI4_BASE: u32 = SPI4_BASE_NS;
pub const SPI5: u32 = SPI5_NS;
pub const SPI5_BASE: u32 = SPI5_BASE_NS;
pub const SPI6: u32 = SPI6_NS;
pub const SPI6_BASE: u32 = SPI6_BASE_NS;
pub const USART1: u32 = USART1_NS;
pub const USART1_BASE: u32 = USART1_BASE_NS;
pub const USART2: u32 = USART2_NS;
pub const USART2_BASE: u32 = USART2_BASE_NS;
pub const USART3: u32 = USART3_NS;
pub const USART3_BASE: u32 = USART3_BASE_NS;
pub const UART4: u32 = UART4_NS;
pub const UART4_BASE: u32 = UART4_BASE_NS;
pub const UART5: u32 = UART5_NS;
pub const UART5_BASE: u32 = UART5_BASE_NS;
pub const USART6: u32 = USART6_NS;
pub const USART6_BASE: u32 = USART6_BASE_NS;
pub const UART7: u32 = UART7_NS;
pub const UART7_BASE: u32 = UART7_BASE_NS;
pub const UART8: u32 = UART8_NS;
pub const UART8_BASE: u32 = UART8_BASE_NS;
pub const UART9: u32 = UART9_NS;
pub const UART9_BASE: u32 = UART9_BASE_NS;
pub const USART10: u32 = USART10_NS;
pub const USART10_BASE: u32 = USART10_BASE_NS;
pub const USART11: u32 = USART11_NS;
pub const USART11_BASE: u32 = USART11_BASE_NS;
pub const UART12: u32 = UART12_NS;
pub const UART12_BASE: u32 = UART12_BASE_NS;
pub const CEC: u32 = CEC_NS;
pub const CEC_BASE: u32 = CEC_BASE_NS;
pub const I2C1: u32 = I2C1_NS;
pub const I2C1_BASE: u32 = I2C1_BASE_NS;
pub const I2C2: u32 = I2C2_NS;
pub const I2C2_BASE: u32 = I2C2_BASE_NS;
pub const I2C3: u32 = I2C3_NS;
pub const I2C3_BASE: u32 = I2C3_BASE_NS;
pub const I2C4: u32 = I2C4_NS;
pub const I2C4_BASE: u32 = I2C4_BASE_NS;
pub const I3C1: u32 = I3C1_NS;
pub const I3C1_BASE: u32 = I3C1_BASE_NS;
pub const CRS: u32 = CRS_NS;
pub const CRS_BASE: u32 = CRS_BASE_NS;
pub const FDCAN1: u32 = FDCAN1_NS;
pub const FDCAN1_BASE: u32 = FDCAN1_BASE_NS;
pub const FDCAN_CONFIG: u32 = FDCAN_CONFIG_NS;
pub const FDCAN_CONFIG_BASE: u32 = FDCAN_CONFIG_BASE_NS;
pub const SRAMCAN_BASE: u32 = SRAMCAN_BASE_NS;
pub const DAC1: u32 = DAC1_NS;
pub const DAC1_BASE: u32 = DAC1_BASE_NS;
pub const LPTIM1: u32 = LPTIM1_NS;
pub const LPTIM1_BASE: u32 = LPTIM1_BASE_NS;
pub const LPTIM2: u32 = LPTIM2_NS;
pub const LPTIM2_BASE: u32 = LPTIM2_BASE_NS;
pub const LPTIM3: u32 = LPTIM3_NS;
pub const LPTIM3_BASE: u32 = LPTIM3_BASE_NS;
pub const LPTIM4: u32 = LPTIM4_NS;
pub const LPTIM4_BASE: u32 = LPTIM4_BASE_NS;
pub const LPTIM5: u32 = LPTIM5_NS;
pub const LPTIM5_BASE: u32 = LPTIM5_BASE_NS;
pub const LPTIM6: u32 = LPTIM6_NS;
pub const LPTIM6_BASE: u32 = LPTIM6_BASE_NS;
pub const LPUART1: u32 = LPUART1_NS;
pub const LPUART1_BASE: u32 = LPUART1_BASE_NS;
pub const UCPD1: u32 = UCPD1_NS;
pub const UCPD1_BASE: u32 = UCPD1_BASE_NS;
pub const SBS: u32 = SBS_NS;
pub const SBS_BASE: u32 = SBS_BASE_NS;
pub const VREFBUF: u32 = VREFBUF_NS;
pub const VREFBUF_BASE: u32 = VREFBUF_BASE_NS;
pub const SAI1: u32 = SAI1_NS;
pub const SAI1_BASE: u32 = SAI1_BASE_NS;
pub const SAI1_Block_A: u32 = SAI1_Block_A_NS;
pub const SAI1_Block_A_BASE: u32 = SAI1_Block_A_BASE_NS;
pub const SAI1_Block_B: u32 = SAI1_Block_B_NS;
pub const SAI1_Block_B_BASE: u32 = SAI1_Block_B_BASE_NS;
pub const SAI2: u32 = SAI2_NS;
pub const SAI2_BASE: u32 = SAI2_BASE_NS;
pub const SAI2_Block_A: u32 = SAI2_Block_A_NS;
pub const SAI2_Block_A_BASE: u32 = SAI2_Block_A_BASE_NS;
pub const SAI2_Block_B: u32 = SAI2_Block_B_NS;
pub const SAI2_Block_B_BASE: u32 = SAI2_Block_B_BASE_NS;
pub const USB_DRD_FS: u32 = USB_DRD_FS_NS;
pub const USB_DRD_BASE: u32 = USB_DRD_BASE_NS;
pub const USB_DRD_PMAADDR: u32 = USB_DRD_PMAADDR_NS;
pub const USB_DRD_PMA_BUFF: u32 = USB_DRD_PMA_BUFF_NS;
pub const CRC: u32 = CRC_NS;
pub const CRC_BASE: u32 = CRC_BASE_NS;
pub const ADC1: u32 = ADC1_NS;
pub const ADC1_BASE: u32 = ADC1_BASE_NS;
pub const ADC2: u32 = ADC2_NS;
pub const ADC2_BASE: u32 = ADC2_BASE_NS;
pub const ADC12_COMMON: u32 = ADC12_COMMON_NS;
pub const ADC12_COMMON_BASE: u32 = ADC12_COMMON_BASE_NS;
pub const HASH: u32 = HASH_NS;
pub const HASH_BASE: u32 = HASH_BASE_NS;
pub const HASH_DIGEST: u32 = HASH_DIGEST_NS;
pub const HASH_DIGEST_BASE: u32 = HASH_DIGEST_BASE_NS;
pub const RNG: u32 = RNG_NS;
pub const RNG_BASE: u32 = RNG_BASE_NS;
pub const PKA: u32 = PKA_NS;
pub const PKA_BASE: u32 = PKA_BASE_NS;
pub const PKA_RAM_BASE: u32 = PKA_RAM_BASE_NS;
pub const SDMMC1: u32 = SDMMC1_NS;
pub const SDMMC1_BASE: u32 = SDMMC1_BASE_NS;
pub const FMC_Bank1_R: u32 = FMC_Bank1_R_NS;
pub const FMC_Bank1_R_BASE: u32 = FMC_Bank1_R_BASE_NS;
pub const FMC_Bank1E_R: u32 = FMC_Bank1E_R_NS;
pub const FMC_Bank1E_R_BASE: u32 = FMC_Bank1E_R_BASE_NS;
pub const FMC_Bank3_R: u32 = FMC_Bank3_R_NS;
pub const FMC_Bank3_R_BASE: u32 = FMC_Bank3_R_BASE_NS;
pub const FMC_Bank5_6_R: u32 = FMC_Bank5_6_R_NS;
pub const FMC_Bank5_6_R_BASE: u32 = FMC_Bank5_6_R_BASE_NS;
pub const OCTOSPI1: u32 = OCTOSPI1_NS;
pub const OCTOSPI1_R_BASE: u32 = OCTOSPI1_R_BASE_NS;
pub const DLYB_SDMMC1: u32 = DLYB_SDMMC1_NS;
pub const DLYB_SDMMC1_BASE: u32 = DLYB_SDMMC1_BASE_NS;
pub const DLYB_OCTOSPI1: u32 = DLYB_OCTOSPI1_NS;
pub const DLYB_OCTOSPI1_BASE: u32 = DLYB_OCTOSPI1_BASE_NS;
pub const ADC_ISR_ADRDY_Pos: u32 = 0;
pub const ADC_ISR_ADRDY_Msk: u32 = 0x1 << ADC_ISR_ADRDY_Pos;
pub const ADC_ISR_ADRDY: u32 = ADC_ISR_ADRDY_Msk;
pub const ADC_ISR_EOSMP_Pos: u32 = 1;
pub const ADC_ISR_EOSMP_Msk: u32 = 0x1 << ADC_ISR_EOSMP_Pos;
pub const ADC_ISR_EOSMP: u32 = ADC_ISR_EOSMP_Msk;
pub const ADC_ISR_EOC_Pos: u32 = 2;
pub const ADC_ISR_EOC_Msk: u32 = 0x1 << ADC_ISR_EOC_Pos;
pub const ADC_ISR_EOC: u32 = ADC_ISR_EOC_Msk;
pub const ADC_ISR_EOS_Pos: u32 = 3;
pub const ADC_ISR_EOS_Msk: u32 = 0x1 << ADC_ISR_EOS_Pos;
pub const ADC_ISR_EOS: u32 = ADC_ISR_EOS_Msk;
pub const ADC_ISR_OVR_Pos: u32 = 4;
pub const ADC_ISR_OVR_Msk: u32 = 0x1 << ADC_ISR_OVR_Pos;
pub const ADC_ISR_OVR: u32 = ADC_ISR_OVR_Msk;
pub const ADC_ISR_JEOC_Pos: u32 = 5;
pub const ADC_ISR_JEOC_Msk: u32 = 0x1 << ADC_ISR_JEOC_Pos;
pub const ADC_ISR_JEOC: u32 = ADC_ISR_JEOC_Msk;
pub const ADC_ISR_JEOS_Pos: u32 = 6;
pub const ADC_ISR_JEOS_Msk: u32 = 0x1 << ADC_ISR_JEOS_Pos;
pub const ADC_ISR_JEOS: u32 = ADC_ISR_JEOS_Msk;
pub const ADC_ISR_AWD1_Pos: u32 = 7;
pub const ADC_ISR_AWD1_Msk: u32 = 0x1 << ADC_ISR_AWD1_Pos;
pub const ADC_ISR_AWD1: u32 = ADC_ISR_AWD1_Msk;
pub const ADC_ISR_AWD2_Pos: u32 = 8;
pub const ADC_ISR_AWD2_Msk: u32 = 0x1 << ADC_ISR_AWD2_Pos;
pub const ADC_ISR_AWD2: u32 = ADC_ISR_AWD2_Msk;
pub const ADC_ISR_AWD3_Pos: u32 = 9;
pub const ADC_ISR_AWD3_Msk: u32 = 0x1 << ADC_ISR_AWD3_Pos;
pub const ADC_ISR_AWD3: u32 = ADC_ISR_AWD3_Msk;
pub const ADC_ISR_JQOVF_Pos: u32 = 10;
pub const ADC_ISR_JQOVF_Msk: u32 = 0x1 << ADC_ISR_JQOVF_Pos;
pub const ADC_ISR_JQOVF: u32 = ADC_ISR_JQOVF_Msk;
pub const ADC_IER_ADRDYIE_Pos: u32 = 0;
pub const ADC_IER_ADRDYIE_Msk: u32 = 0x1 << ADC_IER_ADRDYIE_Pos;
pub const ADC_IER_ADRDYIE: u32 = ADC_IER_ADRDYIE_Msk;
pub const ADC_IER_EOSMPIE_Pos: u32 = 1;
pub const ADC_IER_EOSMPIE_Msk: u32 = 0x1 << ADC_IER_EOSMPIE_Pos;
pub const ADC_IER_EOSMPIE: u32 = ADC_IER_EOSMPIE_Msk;
pub const ADC_IER_EOCIE_Pos: u32 = 2;
pub const ADC_IER_EOCIE_Msk: u32 = 0x1 << ADC_IER_EOCIE_Pos;
pub const ADC_IER_EOCIE: u32 = ADC_IER_EOCIE_Msk;
pub const ADC_IER_EOSIE_Pos: u32 = 3;
pub const ADC_IER_EOSIE_Msk: u32 = 0x1 << ADC_IER_EOSIE_Pos;
pub const ADC_IER_EOSIE: u32 = ADC_IER_EOSIE_Msk;
pub const ADC_IER_OVRIE_Pos: u32 = 4;
pub const ADC_IER_OVRIE_Msk: u32 = 0x1 << ADC_IER_OVRIE_Pos;
pub const ADC_IER_OVRIE: u32 = ADC_IER_OVRIE_Msk;
pub const ADC_IER_JEOCIE_Pos: u32 = 5;
pub const ADC_IER_JEOCIE_Msk: u32 = 0x1 << ADC_IER_JEOCIE_Pos;
pub const ADC_IER_JEOCIE: u32 = ADC_IER_JEOCIE_Msk;
pub const ADC_IER_JEOSIE_Pos: u32 = 6;
pub const ADC_IER_JEOSIE_Msk: u32 = 0x1 << ADC_IER_JEOSIE_Pos;
pub const ADC_IER_JEOSIE: u32 = ADC_IER_JEOSIE_Msk;
pub const ADC_IER_AWD1IE_Pos: u32 = 7;
pub const ADC_IER_AWD1IE_Msk: u32 = 0x1 << ADC_IER_AWD1IE_Pos;
pub const ADC_IER_AWD1IE: u32 = ADC_IER_AWD1IE_Msk;
pub const ADC_IER_AWD2IE_Pos: u32 = 8;
pub const ADC_IER_AWD2IE_Msk: u32 = 0x1 << ADC_IER_AWD2IE_Pos;
pub const ADC_IER_AWD2IE: u32 = ADC_IER_AWD2IE_Msk;
pub const ADC_IER_AWD3IE_Pos: u32 = 9;
pub const ADC_IER_AWD3IE_Msk: u32 = 0x1 << ADC_IER_AWD3IE_Pos;
pub const ADC_IER_AWD3IE: u32 = ADC_IER_AWD3IE_Msk;
pub const ADC_IER_JQOVFIE_Pos: u32 = 10;
pub const ADC_IER_JQOVFIE_Msk: u32 = 0x1 << ADC_IER_JQOVFIE_Pos;
pub const ADC_IER_JQOVFIE: u32 = ADC_IER_JQOVFIE_Msk;
pub const ADC_CR_ADEN_Pos: u32 = 0;
pub const ADC_CR_ADEN_Msk: u32 = 0x1 << ADC_CR_ADEN_Pos;
pub const ADC_CR_ADEN: u32 = ADC_CR_ADEN_Msk;
pub const ADC_CR_ADDIS_Pos: u32 = 1;
pub const ADC_CR_ADDIS_Msk: u32 = 0x1 << ADC_CR_ADDIS_Pos;
pub const ADC_CR_ADDIS: u32 = ADC_CR_ADDIS_Msk;
pub const ADC_CR_ADSTART_Pos: u32 = 2;
pub const ADC_CR_ADSTART_Msk: u32 = 0x1 << ADC_CR_ADSTART_Pos;
pub const ADC_CR_ADSTART: u32 = ADC_CR_ADSTART_Msk;
pub const ADC_CR_JADSTART_Pos: u32 = 3;
pub const ADC_CR_JADSTART_Msk: u32 = 0x1 << ADC_CR_JADSTART_Pos;
pub const ADC_CR_JADSTART: u32 = ADC_CR_JADSTART_Msk;
pub const ADC_CR_ADSTP_Pos: u32 = 4;
pub const ADC_CR_ADSTP_Msk: u32 = 0x1 << ADC_CR_ADSTP_Pos;
pub const ADC_CR_ADSTP: u32 = ADC_CR_ADSTP_Msk;
pub const ADC_CR_JADSTP_Pos: u32 = 5;
pub const ADC_CR_JADSTP_Msk: u32 = 0x1 << ADC_CR_JADSTP_Pos;
pub const ADC_CR_JADSTP: u32 = ADC_CR_JADSTP_Msk;
pub const ADC_CR_ADVREGEN_Pos: u32 = 28;
pub const ADC_CR_ADVREGEN_Msk: u32 = 0x1 << ADC_CR_ADVREGEN_Pos;
pub const ADC_CR_ADVREGEN: u32 = ADC_CR_ADVREGEN_Msk;
pub const ADC_CR_DEEPPWD_Pos: u32 = 29;
pub const ADC_CR_DEEPPWD_Msk: u32 = 0x1 << ADC_CR_DEEPPWD_Pos;
pub const ADC_CR_DEEPPWD: u32 = ADC_CR_DEEPPWD_Msk;
pub const ADC_CR_ADCALDIF_Pos: u32 = 30;
pub const ADC_CR_ADCALDIF_Msk: u32 = 0x1 << ADC_CR_ADCALDIF_Pos;
pub const ADC_CR_ADCALDIF: u32 = ADC_CR_ADCALDIF_Msk;
pub const ADC_CR_ADCAL_Pos: u32 = 31;
pub const ADC_CR_ADCAL_Msk: u32 = 0x1 << ADC_CR_ADCAL_Pos;
pub const ADC_CR_ADCAL: u32 = ADC_CR_ADCAL_Msk;
pub const ADC_CFGR_DMAEN_Pos: u32 = 0;
pub const ADC_CFGR_DMAEN_Msk: u32 = 0x1 << ADC_CFGR_DMAEN_Pos;
pub const ADC_CFGR_DMAEN: u32 = ADC_CFGR_DMAEN_Msk;
pub const ADC_CFGR_DMACFG_Pos: u32 = 1;
pub const ADC_CFGR_DMACFG_Msk: u32 = 0x1 << ADC_CFGR_DMACFG_Pos;
pub const ADC_CFGR_DMACFG: u32 = ADC_CFGR_DMACFG_Msk;
pub const ADC_CFGR_RES_Pos: u32 = 3;
pub const ADC_CFGR_RES_Msk: u32 = 0x3 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_RES: u32 = ADC_CFGR_RES_Msk;
pub const ADC_CFGR_RES_0: u32 = 0x1 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_RES_1: u32 = 0x2 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_EXTSEL_Pos: u32 = 5;
pub const ADC_CFGR_EXTSEL_Msk: u32 = 0x1F << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL: u32 = ADC_CFGR_EXTSEL_Msk;
pub const ADC_CFGR_EXTSEL_0: u32 = 0x1 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_1: u32 = 0x2 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_2: u32 = 0x4 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_3: u32 = 0x8 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_4: u32 = 0x10 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTEN_Pos: u32 = 10;
pub const ADC_CFGR_EXTEN_Msk: u32 = 0x3 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_EXTEN: u32 = ADC_CFGR_EXTEN_Msk;
pub const ADC_CFGR_EXTEN_0: u32 = 0x1 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_EXTEN_1: u32 = 0x2 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_OVRMOD_Pos: u32 = 12;
pub const ADC_CFGR_OVRMOD_Msk: u32 = 0x1 << ADC_CFGR_OVRMOD_Pos;
pub const ADC_CFGR_OVRMOD: u32 = ADC_CFGR_OVRMOD_Msk;
pub const ADC_CFGR_CONT_Pos: u32 = 13;
pub const ADC_CFGR_CONT_Msk: u32 = 0x1 << ADC_CFGR_CONT_Pos;
pub const ADC_CFGR_CONT: u32 = ADC_CFGR_CONT_Msk;
pub const ADC_CFGR_AUTDLY_Pos: u32 = 14;
pub const ADC_CFGR_AUTDLY_Msk: u32 = 0x1 << ADC_CFGR_AUTDLY_Pos;
pub const ADC_CFGR_AUTDLY: u32 = ADC_CFGR_AUTDLY_Msk;
pub const ADC_CFGR_ALIGN_Pos: u32 = 15;
pub const ADC_CFGR_ALIGN_Msk: u32 = 0x1 << ADC_CFGR_ALIGN_Pos;
pub const ADC_CFGR_ALIGN: u32 = ADC_CFGR_ALIGN_Msk;
pub const ADC_CFGR_DISCEN_Pos: u32 = 16;
pub const ADC_CFGR_DISCEN_Msk: u32 = 0x1 << ADC_CFGR_DISCEN_Pos;
pub const ADC_CFGR_DISCEN: u32 = ADC_CFGR_DISCEN_Msk;
pub const ADC_CFGR_DISCNUM_Pos: u32 = 17;
pub const ADC_CFGR_DISCNUM_Msk: u32 = 0x7 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM: u32 = ADC_CFGR_DISCNUM_Msk;
pub const ADC_CFGR_DISCNUM_0: u32 = 0x1 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM_1: u32 = 0x2 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM_2: u32 = 0x4 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_JDISCEN_Pos: u32 = 20;
pub const ADC_CFGR_JDISCEN_Msk: u32 = 0x1 << ADC_CFGR_JDISCEN_Pos;
pub const ADC_CFGR_JDISCEN: u32 = ADC_CFGR_JDISCEN_Msk;
pub const ADC_CFGR_JQM_Pos: u32 = 21;
pub const ADC_CFGR_JQM_Msk: u32 = 0x1 << ADC_CFGR_JQM_Pos;
pub const ADC_CFGR_JQM: u32 = ADC_CFGR_JQM_Msk;
pub const ADC_CFGR_AWD1SGL_Pos: u32 = 22;
pub const ADC_CFGR_AWD1SGL_Msk: u32 = 0x1 << ADC_CFGR_AWD1SGL_Pos;
pub const ADC_CFGR_AWD1SGL: u32 = ADC_CFGR_AWD1SGL_Msk;
pub const ADC_CFGR_AWD1EN_Pos: u32 = 23;
pub const ADC_CFGR_AWD1EN_Msk: u32 = 0x1 << ADC_CFGR_AWD1EN_Pos;
pub const ADC_CFGR_AWD1EN: u32 = ADC_CFGR_AWD1EN_Msk;
pub const ADC_CFGR_JAWD1EN_Pos: u32 = 24;
pub const ADC_CFGR_JAWD1EN_Msk: u32 = 0x1 << ADC_CFGR_JAWD1EN_Pos;
pub const ADC_CFGR_JAWD1EN: u32 = ADC_CFGR_JAWD1EN_Msk;
pub const ADC_CFGR_JAUTO_Pos: u32 = 25;
pub const ADC_CFGR_JAUTO_Msk: u32 = 0x1 << ADC_CFGR_JAUTO_Pos;
pub const ADC_CFGR_JAUTO: u32 = ADC_CFGR_JAUTO_Msk;
pub const ADC_CFGR_AWD1CH_Pos: u32 = 26;
pub const ADC_CFGR_AWD1CH_Msk: u32 = 0x1F << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH: u32 = ADC_CFGR_AWD1CH_Msk;
pub const ADC_CFGR_AWD1CH_0: u32 = 0x01 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_1: u32 = 0x02 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_2: u32 = 0x04 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_3: u32 = 0x08 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_4: u32 = 0x10 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_JQDIS_Pos: u32 = 31;
pub const ADC_CFGR_JQDIS_Msk: u32 = 0x1 << ADC_CFGR_JQDIS_Pos;
pub const ADC_CFGR_JQDIS: u32 = ADC_CFGR_JQDIS_Msk;
pub const ADC_CFGR2_ROVSE_Pos: u32 = 0;
pub const ADC_CFGR2_ROVSE_Msk: u32 = 0x1 << ADC_CFGR2_ROVSE_Pos;
pub const ADC_CFGR2_ROVSE: u32 = ADC_CFGR2_ROVSE_Msk;
pub const ADC_CFGR2_JOVSE_Pos: u32 = 1;
pub const ADC_CFGR2_JOVSE_Msk: u32 = 0x1 << ADC_CFGR2_JOVSE_Pos;
pub const ADC_CFGR2_JOVSE: u32 = ADC_CFGR2_JOVSE_Msk;
pub const ADC_CFGR2_OVSR_Pos: u32 = 2;
pub const ADC_CFGR2_OVSR_Msk: u32 = 0x7 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR: u32 = ADC_CFGR2_OVSR_Msk;
pub const ADC_CFGR2_OVSR_0: u32 = 0x1 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_1: u32 = 0x2 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_2: u32 = 0x4 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSS_Pos: u32 = 5;
pub const ADC_CFGR2_OVSS_Msk: u32 = 0xF << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS: u32 = ADC_CFGR2_OVSS_Msk;
pub const ADC_CFGR2_OVSS_0: u32 = 0x1 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_1: u32 = 0x2 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_2: u32 = 0x4 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_3: u32 = 0x8 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_TROVS_Pos: u32 = 9;
pub const ADC_CFGR2_TROVS_Msk: u32 = 0x1 << ADC_CFGR2_TROVS_Pos;
pub const ADC_CFGR2_TROVS: u32 = ADC_CFGR2_TROVS_Msk;
pub const ADC_CFGR2_ROVSM_Pos: u32 = 10;
pub const ADC_CFGR2_ROVSM_Msk: u32 = 0x1 << ADC_CFGR2_ROVSM_Pos;
pub const ADC_CFGR2_ROVSM: u32 = ADC_CFGR2_ROVSM_Msk;
pub const ADC_CFGR2_GCOMP_Pos: u32 = 16;
pub const ADC_CFGR2_GCOMP_Msk: u32 = 0x1 << ADC_CFGR2_GCOMP_Pos;
pub const ADC_CFGR2_GCOMP: u32 = ADC_CFGR2_GCOMP_Msk;
pub const ADC_CFGR2_SWTRIG_Pos: u32 = 25;
pub const ADC_CFGR2_SWTRIG_Msk: u32 = 0x1 << ADC_CFGR2_SWTRIG_Pos;
pub const ADC_CFGR2_SWTRIG: u32 = ADC_CFGR2_SWTRIG_Msk;
pub const ADC_CFGR2_BULB_Pos: u32 = 26;
pub const ADC_CFGR2_BULB_Msk: u32 = 0x1 << ADC_CFGR2_BULB_Pos;
pub const ADC_CFGR2_BULB: u32 = ADC_CFGR2_BULB_Msk;
pub const ADC_CFGR2_SMPTRIG_Pos: u32 = 27;
pub const ADC_CFGR2_SMPTRIG_Msk: u32 = 0x1 << ADC_CFGR2_SMPTRIG_Pos;
pub const ADC_CFGR2_SMPTRIG: u32 = ADC_CFGR2_SMPTRIG_Msk;
pub const ADC_CFGR2_LFTRIG_Pos: u32 = 29;
pub const ADC_CFGR2_LFTRIG_Msk: u32 = 0x1 << ADC_CFGR2_LFTRIG_Pos;
pub const ADC_CFGR2_LFTRIG: u32 = ADC_CFGR2_LFTRIG_Msk;
pub const ADC_SMPR1_SMP0_Pos: u32 = 0;
pub const ADC_SMPR1_SMP0_Msk: u32 = 0x7 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0: u32 = ADC_SMPR1_SMP0_Msk;
pub const ADC_SMPR1_SMP0_0: u32 = 0x1 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0_1: u32 = 0x2 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0_2: u32 = 0x4 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP1_Pos: u32 = 3;
pub const ADC_SMPR1_SMP1_Msk: u32 = 0x7 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1: u32 = ADC_SMPR1_SMP1_Msk;
pub const ADC_SMPR1_SMP1_0: u32 = 0x1 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1_1: u32 = 0x2 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1_2: u32 = 0x4 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP2_Pos: u32 = 6;
pub const ADC_SMPR1_SMP2_Msk: u32 = 0x7 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2: u32 = ADC_SMPR1_SMP2_Msk;
pub const ADC_SMPR1_SMP2_0: u32 = 0x1 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2_1: u32 = 0x2 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2_2: u32 = 0x4 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP3_Pos: u32 = 9;
pub const ADC_SMPR1_SMP3_Msk: u32 = 0x7 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3: u32 = ADC_SMPR1_SMP3_Msk;
pub const ADC_SMPR1_SMP3_0: u32 = 0x1 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3_1: u32 = 0x2 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3_2: u32 = 0x4 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP4_Pos: u32 = 12;
pub const ADC_SMPR1_SMP4_Msk: u32 = 0x7 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4: u32 = ADC_SMPR1_SMP4_Msk;
pub const ADC_SMPR1_SMP4_0: u32 = 0x1 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4_1: u32 = 0x2 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4_2: u32 = 0x4 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP5_Pos: u32 = 15;
pub const ADC_SMPR1_SMP5_Msk: u32 = 0x7 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5: u32 = ADC_SMPR1_SMP5_Msk;
pub const ADC_SMPR1_SMP5_0: u32 = 0x1 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5_1: u32 = 0x2 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5_2: u32 = 0x4 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP6_Pos: u32 = 18;
pub const ADC_SMPR1_SMP6_Msk: u32 = 0x7 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6: u32 = ADC_SMPR1_SMP6_Msk;
pub const ADC_SMPR1_SMP6_0: u32 = 0x1 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6_1: u32 = 0x2 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6_2: u32 = 0x4 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP7_Pos: u32 = 21;
pub const ADC_SMPR1_SMP7_Msk: u32 = 0x7 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7: u32 = ADC_SMPR1_SMP7_Msk;
pub const ADC_SMPR1_SMP7_0: u32 = 0x1 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7_1: u32 = 0x2 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7_2: u32 = 0x4 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP8_Pos: u32 = 24;
pub const ADC_SMPR1_SMP8_Msk: u32 = 0x7 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8: u32 = ADC_SMPR1_SMP8_Msk;
pub const ADC_SMPR1_SMP8_0: u32 = 0x1 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8_1: u32 = 0x2 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8_2: u32 = 0x4 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP9_Pos: u32 = 27;
pub const ADC_SMPR1_SMP9_Msk: u32 = 0x7 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9: u32 = ADC_SMPR1_SMP9_Msk;
pub const ADC_SMPR1_SMP9_0: u32 = 0x1 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9_1: u32 = 0x2 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9_2: u32 = 0x4 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMPPLUS_Pos: u32 = 31;
pub const ADC_SMPR1_SMPPLUS_Msk: u32 = 0x1 << ADC_SMPR1_SMPPLUS_Pos;
pub const ADC_SMPR1_SMPPLUS: u32 = ADC_SMPR1_SMPPLUS_Msk;
pub const ADC_SMPR2_SMP10_Pos: u32 = 0;
pub const ADC_SMPR2_SMP10_Msk: u32 = 0x7 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10: u32 = ADC_SMPR2_SMP10_Msk;
pub const ADC_SMPR2_SMP10_0: u32 = 0x1 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10_1: u32 = 0x2 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10_2: u32 = 0x4 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP11_Pos: u32 = 3;
pub const ADC_SMPR2_SMP11_Msk: u32 = 0x7 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11: u32 = ADC_SMPR2_SMP11_Msk;
pub const ADC_SMPR2_SMP11_0: u32 = 0x1 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11_1: u32 = 0x2 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11_2: u32 = 0x4 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP12_Pos: u32 = 6;
pub const ADC_SMPR2_SMP12_Msk: u32 = 0x7 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12: u32 = ADC_SMPR2_SMP12_Msk;
pub const ADC_SMPR2_SMP12_0: u32 = 0x1 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12_1: u32 = 0x2 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12_2: u32 = 0x4 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP13_Pos: u32 = 9;
pub const ADC_SMPR2_SMP13_Msk: u32 = 0x7 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13: u32 = ADC_SMPR2_SMP13_Msk;
pub const ADC_SMPR2_SMP13_0: u32 = 0x1 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13_1: u32 = 0x2 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13_2: u32 = 0x4 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP14_Pos: u32 = 12;
pub const ADC_SMPR2_SMP14_Msk: u32 = 0x7 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14: u32 = ADC_SMPR2_SMP14_Msk;
pub const ADC_SMPR2_SMP14_0: u32 = 0x1 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14_1: u32 = 0x2 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14_2: u32 = 0x4 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP15_Pos: u32 = 15;
pub const ADC_SMPR2_SMP15_Msk: u32 = 0x7 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15: u32 = ADC_SMPR2_SMP15_Msk;
pub const ADC_SMPR2_SMP15_0: u32 = 0x1 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15_1: u32 = 0x2 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15_2: u32 = 0x4 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP16_Pos: u32 = 18;
pub const ADC_SMPR2_SMP16_Msk: u32 = 0x7 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16: u32 = ADC_SMPR2_SMP16_Msk;
pub const ADC_SMPR2_SMP16_0: u32 = 0x1 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16_1: u32 = 0x2 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16_2: u32 = 0x4 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP17_Pos: u32 = 21;
pub const ADC_SMPR2_SMP17_Msk: u32 = 0x7 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17: u32 = ADC_SMPR2_SMP17_Msk;
pub const ADC_SMPR2_SMP17_0: u32 = 0x1 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17_1: u32 = 0x2 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17_2: u32 = 0x4 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP18_Pos: u32 = 24;
pub const ADC_SMPR2_SMP18_Msk: u32 = 0x7 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18: u32 = ADC_SMPR2_SMP18_Msk;
pub const ADC_SMPR2_SMP18_0: u32 = 0x1 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18_1: u32 = 0x2 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18_2: u32 = 0x4 << ADC_SMPR2_SMP18_Pos;
pub const ADC_TR1_LT1_Pos: u32 = 0;
pub const ADC_TR1_LT1_Msk: u32 = 0xFFF << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1: u32 = ADC_TR1_LT1_Msk;
pub const ADC_TR1_AWDFILT_Pos: u32 = 12;
pub const ADC_TR1_AWDFILT_Msk: u32 = 0x7 << ADC_TR1_AWDFILT_Pos;
pub const ADC_TR1_AWDFILT: u32 = ADC_TR1_AWDFILT_Msk;
pub const ADC_TR1_AWDFILT_0: u32 = 0x1 << ADC_TR1_AWDFILT_Pos;
pub const ADC_TR1_AWDFILT_1: u32 = 0x2 << ADC_TR1_AWDFILT_Pos;
pub const ADC_TR1_AWDFILT_2: u32 = 0x4 << ADC_TR1_AWDFILT_Pos;
pub const ADC_TR1_HT1_Pos: u32 = 16;
pub const ADC_TR1_HT1_Msk: u32 = 0xFFF << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1: u32 = ADC_TR1_HT1_Msk;
pub const ADC_TR2_LT2_Pos: u32 = 0;
pub const ADC_TR2_LT2_Msk: u32 = 0xFF << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2: u32 = ADC_TR2_LT2_Msk;
pub const ADC_TR2_HT2_Pos: u32 = 16;
pub const ADC_TR2_HT2_Msk: u32 = 0xFF << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2: u32 = ADC_TR2_HT2_Msk;
pub const ADC_TR3_LT3_Pos: u32 = 0;
pub const ADC_TR3_LT3_Msk: u32 = 0xFF << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3: u32 = ADC_TR3_LT3_Msk;
pub const ADC_TR3_HT3_Pos: u32 = 16;
pub const ADC_TR3_HT3_Msk: u32 = 0xFF << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3: u32 = ADC_TR3_HT3_Msk;
pub const ADC_SQR1_L_Pos: u32 = 0;
pub const ADC_SQR1_L_Msk: u32 = 0xF << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L: u32 = ADC_SQR1_L_Msk;
pub const ADC_SQR1_L_0: u32 = 0x1 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_1: u32 = 0x2 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_2: u32 = 0x4 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_3: u32 = 0x8 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_SQ1_Pos: u32 = 6;
pub const ADC_SQR1_SQ1_Msk: u32 = 0x1F << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1: u32 = ADC_SQR1_SQ1_Msk;
pub const ADC_SQR1_SQ1_0: u32 = 0x01 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_1: u32 = 0x02 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_2: u32 = 0x04 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_3: u32 = 0x08 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_4: u32 = 0x10 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ2_Pos: u32 = 12;
pub const ADC_SQR1_SQ2_Msk: u32 = 0x1F << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2: u32 = ADC_SQR1_SQ2_Msk;
pub const ADC_SQR1_SQ2_0: u32 = 0x01 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_1: u32 = 0x02 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_2: u32 = 0x04 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_3: u32 = 0x08 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_4: u32 = 0x10 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ3_Pos: u32 = 18;
pub const ADC_SQR1_SQ3_Msk: u32 = 0x1F << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3: u32 = ADC_SQR1_SQ3_Msk;
pub const ADC_SQR1_SQ3_0: u32 = 0x01 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_1: u32 = 0x02 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_2: u32 = 0x04 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_3: u32 = 0x08 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_4: u32 = 0x10 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ4_Pos: u32 = 24;
pub const ADC_SQR1_SQ4_Msk: u32 = 0x1F << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4: u32 = ADC_SQR1_SQ4_Msk;
pub const ADC_SQR1_SQ4_0: u32 = 0x01 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_1: u32 = 0x02 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_2: u32 = 0x04 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_3: u32 = 0x08 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_4: u32 = 0x10 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR2_SQ5_Pos: u32 = 0;
pub const ADC_SQR2_SQ5_Msk: u32 = 0x1F << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5: u32 = ADC_SQR2_SQ5_Msk;
pub const ADC_SQR2_SQ5_0: u32 = 0x01 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_1: u32 = 0x02 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_2: u32 = 0x04 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_3: u32 = 0x08 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_4: u32 = 0x10 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ6_Pos: u32 = 6;
pub const ADC_SQR2_SQ6_Msk: u32 = 0x1F << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6: u32 = ADC_SQR2_SQ6_Msk;
pub const ADC_SQR2_SQ6_0: u32 = 0x01 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_1: u32 = 0x02 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_2: u32 = 0x04 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_3: u32 = 0x08 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_4: u32 = 0x10 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ7_Pos: u32 = 12;
pub const ADC_SQR2_SQ7_Msk: u32 = 0x1F << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7: u32 = ADC_SQR2_SQ7_Msk;
pub const ADC_SQR2_SQ7_0: u32 = 0x01 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_1: u32 = 0x02 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_2: u32 = 0x04 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_3: u32 = 0x08 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_4: u32 = 0x10 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ8_Pos: u32 = 18;
pub const ADC_SQR2_SQ8_Msk: u32 = 0x1F << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8: u32 = ADC_SQR2_SQ8_Msk;
pub const ADC_SQR2_SQ8_0: u32 = 0x01 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_1: u32 = 0x02 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_2: u32 = 0x04 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_3: u32 = 0x08 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_4: u32 = 0x10 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ9_Pos: u32 = 24;
pub const ADC_SQR2_SQ9_Msk: u32 = 0x1F << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9: u32 = ADC_SQR2_SQ9_Msk;
pub const ADC_SQR2_SQ9_0: u32 = 0x01 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_1: u32 = 0x02 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_2: u32 = 0x04 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_3: u32 = 0x08 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_4: u32 = 0x10 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR3_SQ10_Pos: u32 = 0;
pub const ADC_SQR3_SQ10_Msk: u32 = 0x1F << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10: u32 = ADC_SQR3_SQ10_Msk;
pub const ADC_SQR3_SQ10_0: u32 = 0x01 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_1: u32 = 0x02 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_2: u32 = 0x04 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_3: u32 = 0x08 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_4: u32 = 0x10 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ11_Pos: u32 = 6;
pub const ADC_SQR3_SQ11_Msk: u32 = 0x1F << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11: u32 = ADC_SQR3_SQ11_Msk;
pub const ADC_SQR3_SQ11_0: u32 = 0x01 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_1: u32 = 0x02 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_2: u32 = 0x04 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_3: u32 = 0x08 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_4: u32 = 0x10 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ12_Pos: u32 = 12;
pub const ADC_SQR3_SQ12_Msk: u32 = 0x1F << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12: u32 = ADC_SQR3_SQ12_Msk;
pub const ADC_SQR3_SQ12_0: u32 = 0x01 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_1: u32 = 0x02 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_2: u32 = 0x04 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_3: u32 = 0x08 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_4: u32 = 0x10 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ13_Pos: u32 = 18;
pub const ADC_SQR3_SQ13_Msk: u32 = 0x1F << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13: u32 = ADC_SQR3_SQ13_Msk;
pub const ADC_SQR3_SQ13_0: u32 = 0x01 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_1: u32 = 0x02 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_2: u32 = 0x04 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_3: u32 = 0x08 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_4: u32 = 0x10 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ14_Pos: u32 = 24;
pub const ADC_SQR3_SQ14_Msk: u32 = 0x1F << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14: u32 = ADC_SQR3_SQ14_Msk;
pub const ADC_SQR3_SQ14_0: u32 = 0x01 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_1: u32 = 0x02 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_2: u32 = 0x04 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_3: u32 = 0x08 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_4: u32 = 0x10 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR4_SQ15_Pos: u32 = 0;
pub const ADC_SQR4_SQ15_Msk: u32 = 0x1F << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15: u32 = ADC_SQR4_SQ15_Msk;
pub const ADC_SQR4_SQ15_0: u32 = 0x01 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_1: u32 = 0x02 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_2: u32 = 0x04 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_3: u32 = 0x08 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_4: u32 = 0x10 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ16_Pos: u32 = 6;
pub const ADC_SQR4_SQ16_Msk: u32 = 0x1F << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16: u32 = ADC_SQR4_SQ16_Msk;
pub const ADC_SQR4_SQ16_0: u32 = 0x01 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_1: u32 = 0x02 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_2: u32 = 0x04 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_3: u32 = 0x08 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_4: u32 = 0x10 << ADC_SQR4_SQ16_Pos;
pub const ADC_DR_RDATA_Pos: u32 = 0;
pub const ADC_DR_RDATA_Msk: u32 = 0xFFFF << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA: u32 = ADC_DR_RDATA_Msk;
pub const ADC_JSQR_JL_Pos: u32 = 0;
pub const ADC_JSQR_JL_Msk: u32 = 0x3 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL: u32 = ADC_JSQR_JL_Msk;
pub const ADC_JSQR_JL_0: u32 = 0x1 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL_1: u32 = 0x2 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JEXTSEL_Pos: u32 = 2;
pub const ADC_JSQR_JEXTSEL_Msk: u32 = 0x1F << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL: u32 = ADC_JSQR_JEXTSEL_Msk;
pub const ADC_JSQR_JEXTSEL_0: u32 = 0x1 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_1: u32 = 0x2 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_2: u32 = 0x4 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_3: u32 = 0x8 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_4: u32 = 0x10 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTEN_Pos: u32 = 7;
pub const ADC_JSQR_JEXTEN_Msk: u32 = 0x3 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JEXTEN: u32 = ADC_JSQR_JEXTEN_Msk;
pub const ADC_JSQR_JEXTEN_0: u32 = 0x1 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JEXTEN_1: u32 = 0x2 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JSQ1_Pos: u32 = 9;
pub const ADC_JSQR_JSQ1_Msk: u32 = 0x1F << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1: u32 = ADC_JSQR_JSQ1_Msk;
pub const ADC_JSQR_JSQ1_0: u32 = 0x01 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_1: u32 = 0x02 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_2: u32 = 0x04 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_3: u32 = 0x08 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_4: u32 = 0x10 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ2_Pos: u32 = 15;
pub const ADC_JSQR_JSQ2_Msk: u32 = 0x1F << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2: u32 = ADC_JSQR_JSQ2_Msk;
pub const ADC_JSQR_JSQ2_0: u32 = 0x01 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_1: u32 = 0x02 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_2: u32 = 0x04 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_3: u32 = 0x08 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_4: u32 = 0x10 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ3_Pos: u32 = 21;
pub const ADC_JSQR_JSQ3_Msk: u32 = 0x1F << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3: u32 = ADC_JSQR_JSQ3_Msk;
pub const ADC_JSQR_JSQ3_0: u32 = 0x01 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_1: u32 = 0x02 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_2: u32 = 0x04 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_3: u32 = 0x08 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_4: u32 = 0x10 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ4_Pos: u32 = 27;
pub const ADC_JSQR_JSQ4_Msk: u32 = 0x1F << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4: u32 = ADC_JSQR_JSQ4_Msk;
pub const ADC_JSQR_JSQ4_0: u32 = 0x01 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_1: u32 = 0x02 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_2: u32 = 0x04 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_3: u32 = 0x08 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_4: u32 = 0x10 << ADC_JSQR_JSQ4_Pos;
pub const ADC_OFR1_OFFSET1_Pos: u32 = 0;
pub const ADC_OFR1_OFFSET1_Msk: u32 = 0xFFF << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1: u32 = ADC_OFR1_OFFSET1_Msk;
pub const ADC_OFR1_OFFSETPOS_Pos: u32 = 24;
pub const ADC_OFR1_OFFSETPOS_Msk: u32 = 0x1 << ADC_OFR1_OFFSETPOS_Pos;
pub const ADC_OFR1_OFFSETPOS: u32 = ADC_OFR1_OFFSETPOS_Msk;
pub const ADC_OFR1_SATEN_Pos: u32 = 25;
pub const ADC_OFR1_SATEN_Msk: u32 = 0x1 << ADC_OFR1_SATEN_Pos;
pub const ADC_OFR1_SATEN: u32 = ADC_OFR1_SATEN_Msk;
pub const ADC_OFR1_OFFSET1_CH_Pos: u32 = 26;
pub const ADC_OFR1_OFFSET1_CH_Msk: u32 = 0x1F << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH: u32 = ADC_OFR1_OFFSET1_CH_Msk;
pub const ADC_OFR1_OFFSET1_CH_0: u32 = 0x01 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_1: u32 = 0x02 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_2: u32 = 0x04 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_3: u32 = 0x08 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_4: u32 = 0x10 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_EN_Pos: u32 = 31;
pub const ADC_OFR1_OFFSET1_EN_Msk: u32 = 0x1 << ADC_OFR1_OFFSET1_EN_Pos;
pub const ADC_OFR1_OFFSET1_EN: u32 = ADC_OFR1_OFFSET1_EN_Msk;
pub const ADC_OFR2_OFFSET2_Pos: u32 = 0;
pub const ADC_OFR2_OFFSET2_Msk: u32 = 0xFFF << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2: u32 = ADC_OFR2_OFFSET2_Msk;
pub const ADC_OFR2_OFFSETPOS_Pos: u32 = 24;
pub const ADC_OFR2_OFFSETPOS_Msk: u32 = 0x1 << ADC_OFR2_OFFSETPOS_Pos;
pub const ADC_OFR2_OFFSETPOS: u32 = ADC_OFR2_OFFSETPOS_Msk;
pub const ADC_OFR2_SATEN_Pos: u32 = 25;
pub const ADC_OFR2_SATEN_Msk: u32 = 0x1 << ADC_OFR2_SATEN_Pos;
pub const ADC_OFR2_SATEN: u32 = ADC_OFR2_SATEN_Msk;
pub const ADC_OFR2_OFFSET2_CH_Pos: u32 = 26;
pub const ADC_OFR2_OFFSET2_CH_Msk: u32 = 0x1F << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH: u32 = ADC_OFR2_OFFSET2_CH_Msk;
pub const ADC_OFR2_OFFSET2_CH_0: u32 = 0x01 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_1: u32 = 0x02 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_2: u32 = 0x04 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_3: u32 = 0x08 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_4: u32 = 0x10 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_EN_Pos: u32 = 31;
pub const ADC_OFR2_OFFSET2_EN_Msk: u32 = 0x1 << ADC_OFR2_OFFSET2_EN_Pos;
pub const ADC_OFR2_OFFSET2_EN: u32 = ADC_OFR2_OFFSET2_EN_Msk;
pub const ADC_OFR3_OFFSET3_Pos: u32 = 0;
pub const ADC_OFR3_OFFSET3_Msk: u32 = 0xFFF << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3: u32 = ADC_OFR3_OFFSET3_Msk;
pub const ADC_OFR3_OFFSETPOS_Pos: u32 = 24;
pub const ADC_OFR3_OFFSETPOS_Msk: u32 = 0x1 << ADC_OFR3_OFFSETPOS_Pos;
pub const ADC_OFR3_OFFSETPOS: u32 = ADC_OFR3_OFFSETPOS_Msk;
pub const ADC_OFR3_SATEN_Pos: u32 = 25;
pub const ADC_OFR3_SATEN_Msk: u32 = 0x1 << ADC_OFR3_SATEN_Pos;
pub const ADC_OFR3_SATEN: u32 = ADC_OFR3_SATEN_Msk;
pub const ADC_OFR3_OFFSET3_CH_Pos: u32 = 26;
pub const ADC_OFR3_OFFSET3_CH_Msk: u32 = 0x1F << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH: u32 = ADC_OFR3_OFFSET3_CH_Msk;
pub const ADC_OFR3_OFFSET3_CH_0: u32 = 0x01 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_1: u32 = 0x02 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_2: u32 = 0x04 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_3: u32 = 0x08 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_4: u32 = 0x10 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_EN_Pos: u32 = 31;
pub const ADC_OFR3_OFFSET3_EN_Msk: u32 = 0x1 << ADC_OFR3_OFFSET3_EN_Pos;
pub const ADC_OFR3_OFFSET3_EN: u32 = ADC_OFR3_OFFSET3_EN_Msk;
pub const ADC_OFR4_OFFSET4_Pos: u32 = 0;
pub const ADC_OFR4_OFFSET4_Msk: u32 = 0xFFF << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4: u32 = ADC_OFR4_OFFSET4_Msk;
pub const ADC_OFR4_OFFSETPOS_Pos: u32 = 24;
pub const ADC_OFR4_OFFSETPOS_Msk: u32 = 0x1 << ADC_OFR4_OFFSETPOS_Pos;
pub const ADC_OFR4_OFFSETPOS: u32 = ADC_OFR4_OFFSETPOS_Msk;
pub const ADC_OFR4_SATEN_Pos: u32 = 25;
pub const ADC_OFR4_SATEN_Msk: u32 = 0x1 << ADC_OFR4_SATEN_Pos;
pub const ADC_OFR4_SATEN: u32 = ADC_OFR4_SATEN_Msk;
pub const ADC_OFR4_OFFSET4_CH_Pos: u32 = 26;
pub const ADC_OFR4_OFFSET4_CH_Msk: u32 = 0x1F << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH: u32 = ADC_OFR4_OFFSET4_CH_Msk;
pub const ADC_OFR4_OFFSET4_CH_0: u32 = 0x01 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_1: u32 = 0x02 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_2: u32 = 0x04 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_3: u32 = 0x08 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_4: u32 = 0x10 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_EN_Pos: u32 = 31;
pub const ADC_OFR4_OFFSET4_EN_Msk: u32 = 0x1 << ADC_OFR4_OFFSET4_EN_Pos;
pub const ADC_OFR4_OFFSET4_EN: u32 = ADC_OFR4_OFFSET4_EN_Msk;
pub const ADC_JDR1_JDATA_Pos: u32 = 0;
pub const ADC_JDR1_JDATA_Msk: u32 = 0xFFFF << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA: u32 = ADC_JDR1_JDATA_Msk;
pub const ADC_JDR2_JDATA_Pos: u32 = 0;
pub const ADC_JDR2_JDATA_Msk: u32 = 0xFFFF << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA: u32 = ADC_JDR2_JDATA_Msk;
pub const ADC_JDR3_JDATA_Pos: u32 = 0;
pub const ADC_JDR3_JDATA_Msk: u32 = 0xFFFF << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA: u32 = ADC_JDR3_JDATA_Msk;
pub const ADC_JDR4_JDATA_Pos: u32 = 0;
pub const ADC_JDR4_JDATA_Msk: u32 = 0xFFFF << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA: u32 = ADC_JDR4_JDATA_Msk;
pub const ADC_AWD2CR_AWD2CH_Pos: u32 = 0;
pub const ADC_AWD2CR_AWD2CH_Msk: u32 = 0xFFFFF << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH: u32 = ADC_AWD2CR_AWD2CH_Msk;
pub const ADC_AWD2CR_AWD2CH_0: u32 = 0x00001 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_1: u32 = 0x00002 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_2: u32 = 0x00004 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_3: u32 = 0x00008 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_4: u32 = 0x00010 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_5: u32 = 0x00020 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_6: u32 = 0x00040 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_7: u32 = 0x00080 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_8: u32 = 0x00100 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_9: u32 = 0x00200 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_10: u32 = 0x00400 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_11: u32 = 0x00800 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_12: u32 = 0x01000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_13: u32 = 0x02000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_14: u32 = 0x04000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_15: u32 = 0x08000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_16: u32 = 0x10000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_17: u32 = 0x20000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_18: u32 = 0x40000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_19: u32 = 0x80000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD3CR_AWD3CH_Pos: u32 = 0;
pub const ADC_AWD3CR_AWD3CH_Msk: u32 = 0xFFFFF << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH: u32 = ADC_AWD3CR_AWD3CH_Msk;
pub const ADC_AWD3CR_AWD3CH_0: u32 = 0x00001 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_1: u32 = 0x00002 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_2: u32 = 0x00004 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_3: u32 = 0x00008 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_4: u32 = 0x00010 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_5: u32 = 0x00020 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_6: u32 = 0x00040 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_7: u32 = 0x00080 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_8: u32 = 0x00100 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_9: u32 = 0x00200 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_10: u32 = 0x00400 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_11: u32 = 0x00800 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_12: u32 = 0x01000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_13: u32 = 0x02000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_14: u32 = 0x04000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_15: u32 = 0x08000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_16: u32 = 0x10000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_17: u32 = 0x20000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_18: u32 = 0x40000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD2CH_19: u32 = 0x80000 << ADC_AWD3CR_AWD2CH_Pos;
pub const ADC_DIFSEL_DIFSEL_Pos: u32 = 0;
pub const ADC_DIFSEL_DIFSEL_Msk: u32 = 0xFFFFF << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL: u32 = ADC_DIFSEL_DIFSEL_Msk;
pub const ADC_DIFSEL_DIFSEL_0: u32 = 0x00001 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_1: u32 = 0x00002 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_2: u32 = 0x00004 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_3: u32 = 0x00008 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_4: u32 = 0x00010 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_5: u32 = 0x00020 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_6: u32 = 0x00040 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_7: u32 = 0x00080 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_8: u32 = 0x00100 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_9: u32 = 0x00200 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_10: u32 = 0x00400 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_11: u32 = 0x00800 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_12: u32 = 0x01000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_13: u32 = 0x02000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_14: u32 = 0x04000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_15: u32 = 0x08000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_16: u32 = 0x10000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_17: u32 = 0x20000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_18: u32 = 0x40000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_19: u32 = 0x80000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_CALFACT_CALFACT_S_Pos: u32 = 0;
pub const ADC_CALFACT_CALFACT_S_Msk: u32 = 0x7F << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S: u32 = ADC_CALFACT_CALFACT_S_Msk;
pub const ADC_CALFACT_CALFACT_S_0: u32 = 0x01 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_1: u32 = 0x02 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_2: u32 = 0x04 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_3: u32 = 0x08 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_4: u32 = 0x10 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_5: u32 = 0x20 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_6: u32 = 0x40 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_D_Pos: u32 = 16;
pub const ADC_CALFACT_CALFACT_D_Msk: u32 = 0x7F << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D: u32 = ADC_CALFACT_CALFACT_D_Msk;
pub const ADC_CALFACT_CALFACT_D_0: u32 = 0x01 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_1: u32 = 0x02 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_2: u32 = 0x04 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_3: u32 = 0x08 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_4: u32 = 0x10 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_5: u32 = 0x20 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_6: u32 = 0x40 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_OR_OP0_Pos: u32 = 0;
pub const ADC_OR_OP0_Msk: u32 = 0x01 << ADC_OR_OP0_Pos;
pub const ADC_OR_OP0: u32 = ADC_OR_OP0_Msk;
pub const ADC_OR_OP1_Pos: u32 = 1;
pub const ADC_OR_OP1_Msk: u32 = 0x01 << ADC_OR_OP1_Pos;
pub const ADC_OR_OP1: u32 = ADC_OR_OP1_Msk;
pub const ADC_CSR_ADRDY_MST_Pos: u32 = 0;
pub const ADC_CSR_ADRDY_MST_Msk: u32 = 0x1 << ADC_CSR_ADRDY_MST_Pos;
pub const ADC_CSR_ADRDY_MST: u32 = ADC_CSR_ADRDY_MST_Msk;
pub const ADC_CSR_EOSMP_MST_Pos: u32 = 1;
pub const ADC_CSR_EOSMP_MST_Msk: u32 = 0x1 << ADC_CSR_EOSMP_MST_Pos;
pub const ADC_CSR_EOSMP_MST: u32 = ADC_CSR_EOSMP_MST_Msk;
pub const ADC_CSR_EOC_MST_Pos: u32 = 2;
pub const ADC_CSR_EOC_MST_Msk: u32 = 0x1 << ADC_CSR_EOC_MST_Pos;
pub const ADC_CSR_EOC_MST: u32 = ADC_CSR_EOC_MST_Msk;
pub const ADC_CSR_EOS_MST_Pos: u32 = 3;
pub const ADC_CSR_EOS_MST_Msk: u32 = 0x1 << ADC_CSR_EOS_MST_Pos;
pub const ADC_CSR_EOS_MST: u32 = ADC_CSR_EOS_MST_Msk;
pub const ADC_CSR_OVR_MST_Pos: u32 = 4;
pub const ADC_CSR_OVR_MST_Msk: u32 = 0x1 << ADC_CSR_OVR_MST_Pos;
pub const ADC_CSR_OVR_MST: u32 = ADC_CSR_OVR_MST_Msk;
pub const ADC_CSR_JEOC_MST_Pos: u32 = 5;
pub const ADC_CSR_JEOC_MST_Msk: u32 = 0x1 << ADC_CSR_JEOC_MST_Pos;
pub const ADC_CSR_JEOC_MST: u32 = ADC_CSR_JEOC_MST_Msk;
pub const ADC_CSR_JEOS_MST_Pos: u32 = 6;
pub const ADC_CSR_JEOS_MST_Msk: u32 = 0x1 << ADC_CSR_JEOS_MST_Pos;
pub const ADC_CSR_JEOS_MST: u32 = ADC_CSR_JEOS_MST_Msk;
pub const ADC_CSR_AWD1_MST_Pos: u32 = 7;
pub const ADC_CSR_AWD1_MST_Msk: u32 = 0x1 << ADC_CSR_AWD1_MST_Pos;
pub const ADC_CSR_AWD1_MST: u32 = ADC_CSR_AWD1_MST_Msk;
pub const ADC_CSR_AWD2_MST_Pos: u32 = 8;
pub const ADC_CSR_AWD2_MST_Msk: u32 = 0x1 << ADC_CSR_AWD2_MST_Pos;
pub const ADC_CSR_AWD2_MST: u32 = ADC_CSR_AWD2_MST_Msk;
pub const ADC_CSR_AWD3_MST_Pos: u32 = 9;
pub const ADC_CSR_AWD3_MST_Msk: u32 = 0x1 << ADC_CSR_AWD3_MST_Pos;
pub const ADC_CSR_AWD3_MST: u32 = ADC_CSR_AWD3_MST_Msk;
pub const ADC_CSR_JQOVF_MST_Pos: u32 = 10;
pub const ADC_CSR_JQOVF_MST_Msk: u32 = 0x1 << ADC_CSR_JQOVF_MST_Pos;
pub const ADC_CSR_JQOVF_MST: u32 = ADC_CSR_JQOVF_MST_Msk;
pub const ADC_CSR_ADRDY_SLV_Pos: u32 = 16;
pub const ADC_CSR_ADRDY_SLV_Msk: u32 = 0x1 << ADC_CSR_ADRDY_SLV_Pos;
pub const ADC_CSR_ADRDY_SLV: u32 = ADC_CSR_ADRDY_SLV_Msk;
pub const ADC_CSR_EOSMP_SLV_Pos: u32 = 17;
pub const ADC_CSR_EOSMP_SLV_Msk: u32 = 0x1 << ADC_CSR_EOSMP_SLV_Pos;
pub const ADC_CSR_EOSMP_SLV: u32 = ADC_CSR_EOSMP_SLV_Msk;
pub const ADC_CSR_EOC_SLV_Pos: u32 = 18;
pub const ADC_CSR_EOC_SLV_Msk: u32 = 0x1 << ADC_CSR_EOC_SLV_Pos;
pub const ADC_CSR_EOC_SLV: u32 = ADC_CSR_EOC_SLV_Msk;
pub const ADC_CSR_EOS_SLV_Pos: u32 = 19;
pub const ADC_CSR_EOS_SLV_Msk: u32 = 0x1 << ADC_CSR_EOS_SLV_Pos;
pub const ADC_CSR_EOS_SLV: u32 = ADC_CSR_EOS_SLV_Msk;
pub const ADC_CSR_OVR_SLV_Pos: u32 = 20;
pub const ADC_CSR_OVR_SLV_Msk: u32 = 0x1 << ADC_CSR_OVR_SLV_Pos;
pub const ADC_CSR_OVR_SLV: u32 = ADC_CSR_OVR_SLV_Msk;
pub const ADC_CSR_JEOC_SLV_Pos: u32 = 21;
pub const ADC_CSR_JEOC_SLV_Msk: u32 = 0x1 << ADC_CSR_JEOC_SLV_Pos;
pub const ADC_CSR_JEOC_SLV: u32 = ADC_CSR_JEOC_SLV_Msk;
pub const ADC_CSR_JEOS_SLV_Pos: u32 = 22;
pub const ADC_CSR_JEOS_SLV_Msk: u32 = 0x1 << ADC_CSR_JEOS_SLV_Pos;
pub const ADC_CSR_JEOS_SLV: u32 = ADC_CSR_JEOS_SLV_Msk;
pub const ADC_CSR_AWD1_SLV_Pos: u32 = 23;
pub const ADC_CSR_AWD1_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD1_SLV_Pos;
pub const ADC_CSR_AWD1_SLV: u32 = ADC_CSR_AWD1_SLV_Msk;
pub const ADC_CSR_AWD2_SLV_Pos: u32 = 24;
pub const ADC_CSR_AWD2_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD2_SLV_Pos;
pub const ADC_CSR_AWD2_SLV: u32 = ADC_CSR_AWD2_SLV_Msk;
pub const ADC_CSR_AWD3_SLV_Pos: u32 = 25;
pub const ADC_CSR_AWD3_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD3_SLV_Pos;
pub const ADC_CSR_AWD3_SLV: u32 = ADC_CSR_AWD3_SLV_Msk;
pub const ADC_CSR_JQOVF_SLV_Pos: u32 = 26;
pub const ADC_CSR_JQOVF_SLV_Msk: u32 = 0x1 << ADC_CSR_JQOVF_SLV_Pos;
pub const ADC_CSR_JQOVF_SLV: u32 = ADC_CSR_JQOVF_SLV_Msk;
pub const ADC_CCR_DUAL_Pos: u32 = 0;
pub const ADC_CCR_DUAL_Msk: u32 = 0x1F << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL: u32 = ADC_CCR_DUAL_Msk;
pub const ADC_CCR_DUAL_0: u32 = 0x01 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_1: u32 = 0x02 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_2: u32 = 0x04 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_3: u32 = 0x08 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_4: u32 = 0x10 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DELAY_Pos: u32 = 8;
pub const ADC_CCR_DELAY_Msk: u32 = 0xF << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY: u32 = ADC_CCR_DELAY_Msk;
pub const ADC_CCR_DELAY_0: u32 = 0x1 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_1: u32 = 0x2 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_2: u32 = 0x4 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_3: u32 = 0x8 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DMACFG_Pos: u32 = 13;
pub const ADC_CCR_DMACFG_Msk: u32 = 0x1 << ADC_CCR_DMACFG_Pos;
pub const ADC_CCR_DMACFG: u32 = ADC_CCR_DMACFG_Msk;
pub const ADC_CCR_MDMA_Pos: u32 = 14;
pub const ADC_CCR_MDMA_Msk: u32 = 0x3 << ADC_CCR_MDMA_Pos;
pub const ADC_CCR_MDMA: u32 = ADC_CCR_MDMA_Msk;
pub const ADC_CCR_MDMA_0: u32 = 0x1 << ADC_CCR_MDMA_Pos;
pub const ADC_CCR_MDMA_1: u32 = 0x2 << ADC_CCR_MDMA_Pos;
pub const ADC_CCR_CKMODE_Pos: u32 = 16;
pub const ADC_CCR_CKMODE_Msk: u32 = 0x3 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_CKMODE: u32 = ADC_CCR_CKMODE_Msk;
pub const ADC_CCR_CKMODE_0: u32 = 0x1 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_CKMODE_1: u32 = 0x2 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_PRESC_Pos: u32 = 18;
pub const ADC_CCR_PRESC_Msk: u32 = 0xF << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC: u32 = ADC_CCR_PRESC_Msk;
pub const ADC_CCR_PRESC_0: u32 = 0x1 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_1: u32 = 0x2 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_2: u32 = 0x4 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_3: u32 = 0x8 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_VREFEN_Pos: u32 = 22;
pub const ADC_CCR_VREFEN_Msk: u32 = 0x1 << ADC_CCR_VREFEN_Pos;
pub const ADC_CCR_VREFEN: u32 = ADC_CCR_VREFEN_Msk;
pub const ADC_CCR_TSEN_Pos: u32 = 23;
pub const ADC_CCR_TSEN_Msk: u32 = 0x1 << ADC_CCR_TSEN_Pos;
pub const ADC_CCR_TSEN: u32 = ADC_CCR_TSEN_Msk;
pub const ADC_CCR_VBATEN_Pos: u32 = 24;
pub const ADC_CCR_VBATEN_Msk: u32 = 0x1 << ADC_CCR_VBATEN_Pos;
pub const ADC_CCR_VBATEN: u32 = ADC_CCR_VBATEN_Msk;
pub const ADC_CDR_RDATA_MST_Pos: u32 = 0;
pub const ADC_CDR_RDATA_MST_Msk: u32 = 0xFFFF << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST: u32 = ADC_CDR_RDATA_MST_Msk;
pub const ADC_CDR_RDATA_SLV_Pos: u32 = 16;
pub const ADC_CDR_RDATA_SLV_Msk: u32 = 0xFFFF << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV: u32 = ADC_CDR_RDATA_SLV_Msk;
pub const CORDIC_CSR_FUNC_Pos: u32 = 0;
pub const CORDIC_CSR_FUNC_Msk: u32 = 0xF << CORDIC_CSR_FUNC_Pos;
pub const CORDIC_CSR_FUNC: u32 = CORDIC_CSR_FUNC_Msk;
pub const CORDIC_CSR_FUNC_0: u32 = 0x1 << CORDIC_CSR_FUNC_Pos;
pub const CORDIC_CSR_FUNC_1: u32 = 0x2 << CORDIC_CSR_FUNC_Pos;
pub const CORDIC_CSR_FUNC_2: u32 = 0x4 << CORDIC_CSR_FUNC_Pos;
pub const CORDIC_CSR_FUNC_3: u32 = 0x8 << CORDIC_CSR_FUNC_Pos;
pub const CORDIC_CSR_PRECISION_Pos: u32 = 4;
pub const CORDIC_CSR_PRECISION_Msk: u32 = 0xF << CORDIC_CSR_PRECISION_Pos;
pub const CORDIC_CSR_PRECISION: u32 = CORDIC_CSR_PRECISION_Msk;
pub const CORDIC_CSR_PRECISION_0: u32 = 0x1 << CORDIC_CSR_PRECISION_Pos;
pub const CORDIC_CSR_PRECISION_1: u32 = 0x2 << CORDIC_CSR_PRECISION_Pos;
pub const CORDIC_CSR_PRECISION_2: u32 = 0x4 << CORDIC_CSR_PRECISION_Pos;
pub const CORDIC_CSR_PRECISION_3: u32 = 0x8 << CORDIC_CSR_PRECISION_Pos;
pub const CORDIC_CSR_SCALE_Pos: u32 = 8;
pub const CORDIC_CSR_SCALE_Msk: u32 = 0x7 << CORDIC_CSR_SCALE_Pos;
pub const CORDIC_CSR_SCALE: u32 = CORDIC_CSR_SCALE_Msk;
pub const CORDIC_CSR_SCALE_0: u32 = 0x1 << CORDIC_CSR_SCALE_Pos;
pub const CORDIC_CSR_SCALE_1: u32 = 0x2 << CORDIC_CSR_SCALE_Pos;
pub const CORDIC_CSR_SCALE_2: u32 = 0x4 << CORDIC_CSR_SCALE_Pos;
pub const CORDIC_CSR_IEN_Pos: u32 = 16;
pub const CORDIC_CSR_IEN_Msk: u32 = 0x1 << CORDIC_CSR_IEN_Pos;
pub const CORDIC_CSR_IEN: u32 = CORDIC_CSR_IEN_Msk;
pub const CORDIC_CSR_DMAREN_Pos: u32 = 17;
pub const CORDIC_CSR_DMAREN_Msk: u32 = 0x1 << CORDIC_CSR_DMAREN_Pos;
pub const CORDIC_CSR_DMAREN: u32 = CORDIC_CSR_DMAREN_Msk;
pub const CORDIC_CSR_DMAWEN_Pos: u32 = 18;
pub const CORDIC_CSR_DMAWEN_Msk: u32 = 0x1 << CORDIC_CSR_DMAWEN_Pos;
pub const CORDIC_CSR_DMAWEN: u32 = CORDIC_CSR_DMAWEN_Msk;
pub const CORDIC_CSR_NRES_Pos: u32 = 19;
pub const CORDIC_CSR_NRES_Msk: u32 = 0x1 << CORDIC_CSR_NRES_Pos;
pub const CORDIC_CSR_NRES: u32 = CORDIC_CSR_NRES_Msk;
pub const CORDIC_CSR_NARGS_Pos: u32 = 20;
pub const CORDIC_CSR_NARGS_Msk: u32 = 0x1 << CORDIC_CSR_NARGS_Pos;
pub const CORDIC_CSR_NARGS: u32 = CORDIC_CSR_NARGS_Msk;
pub const CORDIC_CSR_RESSIZE_Pos: u32 = 21;
pub const CORDIC_CSR_RESSIZE_Msk: u32 = 0x1 << CORDIC_CSR_RESSIZE_Pos;
pub const CORDIC_CSR_RESSIZE: u32 = CORDIC_CSR_RESSIZE_Msk;
pub const CORDIC_CSR_ARGSIZE_Pos: u32 = 22;
pub const CORDIC_CSR_ARGSIZE_Msk: u32 = 0x1 << CORDIC_CSR_ARGSIZE_Pos;
pub const CORDIC_CSR_ARGSIZE: u32 = CORDIC_CSR_ARGSIZE_Msk;
pub const CORDIC_CSR_RRDY_Pos: u32 = 31;
pub const CORDIC_CSR_RRDY_Msk: u32 = 0x1 << CORDIC_CSR_RRDY_Pos;
pub const CORDIC_CSR_RRDY: u32 = CORDIC_CSR_RRDY_Msk;
pub const CORDIC_WDATA_ARG_Pos: u32 = 0;
pub const CORDIC_WDATA_ARG_Msk: u32 = 0xFFFFFFFF << CORDIC_WDATA_ARG_Pos;
pub const CORDIC_WDATA_ARG: u32 = CORDIC_WDATA_ARG_Msk;
pub const CORDIC_RDATA_RES_Pos: u32 = 0;
pub const CORDIC_RDATA_RES_Msk: u32 = 0xFFFFFFFF << CORDIC_RDATA_RES_Pos;
pub const CORDIC_RDATA_RES: u32 = CORDIC_RDATA_RES_Msk;
pub const CRC_DR_DR_Pos: u32 = 0;
pub const CRC_DR_DR_Msk: u32 = 0xFFFFFFFF << CRC_DR_DR_Pos;
pub const CRC_DR_DR: u32 = CRC_DR_DR_Msk;
pub const CRC_IDR_IDR_Pos: u32 = 0;
pub const CRC_IDR_IDR_Msk: u32 = 0xFFFFFFFF << CRC_IDR_IDR_Pos;
pub const CRC_IDR_IDR: u32 = CRC_IDR_IDR_Msk;
pub const CRC_CR_RESET_Pos: u32 = 0;
pub const CRC_CR_RESET_Msk: u32 = 0x1 << CRC_CR_RESET_Pos;
pub const CRC_CR_RESET: u32 = CRC_CR_RESET_Msk;
pub const CRC_CR_POLYSIZE_Pos: u32 = 3;
pub const CRC_CR_POLYSIZE_Msk: u32 = 0x3 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_POLYSIZE: u32 = CRC_CR_POLYSIZE_Msk;
pub const CRC_CR_POLYSIZE_0: u32 = 0x1 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_POLYSIZE_1: u32 = 0x2 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_REV_IN_Pos: u32 = 5;
pub const CRC_CR_REV_IN_Msk: u32 = 0x3 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_IN: u32 = CRC_CR_REV_IN_Msk;
pub const CRC_CR_REV_IN_0: u32 = 0x1 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_IN_1: u32 = 0x2 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_OUT_Pos: u32 = 7;
pub const CRC_CR_REV_OUT_Msk: u32 = 0x1 << CRC_CR_REV_OUT_Pos;
pub const CRC_CR_REV_OUT: u32 = CRC_CR_REV_OUT_Msk;
pub const CRC_INIT_INIT_Pos: u32 = 0;
pub const CRC_INIT_INIT_Msk: u32 = 0xFFFFFFFF << CRC_INIT_INIT_Pos;
pub const CRC_INIT_INIT: u32 = CRC_INIT_INIT_Msk;
pub const CRC_POL_POL_Pos: u32 = 0;
pub const CRC_POL_POL_Msk: u32 = 0xFFFFFFFF << CRC_POL_POL_Pos;
pub const CRC_POL_POL: u32 = CRC_POL_POL_Msk;
pub const CRS_CR_SYNCOKIE_Pos: u32 = 0;
pub const CRS_CR_SYNCOKIE_Msk: u32 = 0x1 << CRS_CR_SYNCOKIE_Pos;
pub const CRS_CR_SYNCOKIE: u32 = CRS_CR_SYNCOKIE_Msk;
pub const CRS_CR_SYNCWARNIE_Pos: u32 = 1;
pub const CRS_CR_SYNCWARNIE_Msk: u32 = 0x1 << CRS_CR_SYNCWARNIE_Pos;
pub const CRS_CR_SYNCWARNIE: u32 = CRS_CR_SYNCWARNIE_Msk;
pub const CRS_CR_ERRIE_Pos: u32 = 2;
pub const CRS_CR_ERRIE_Msk: u32 = 0x1 << CRS_CR_ERRIE_Pos;
pub const CRS_CR_ERRIE: u32 = CRS_CR_ERRIE_Msk;
pub const CRS_CR_ESYNCIE_Pos: u32 = 3;
pub const CRS_CR_ESYNCIE_Msk: u32 = 0x1 << CRS_CR_ESYNCIE_Pos;
pub const CRS_CR_ESYNCIE: u32 = CRS_CR_ESYNCIE_Msk;
pub const CRS_CR_CEN_Pos: u32 = 5;
pub const CRS_CR_CEN_Msk: u32 = 0x1 << CRS_CR_CEN_Pos;
pub const CRS_CR_CEN: u32 = CRS_CR_CEN_Msk;
pub const CRS_CR_AUTOTRIMEN_Pos: u32 = 6;
pub const CRS_CR_AUTOTRIMEN_Msk: u32 = 0x1 << CRS_CR_AUTOTRIMEN_Pos;
pub const CRS_CR_AUTOTRIMEN: u32 = CRS_CR_AUTOTRIMEN_Msk;
pub const CRS_CR_SWSYNC_Pos: u32 = 7;
pub const CRS_CR_SWSYNC_Msk: u32 = 0x1 << CRS_CR_SWSYNC_Pos;
pub const CRS_CR_SWSYNC: u32 = CRS_CR_SWSYNC_Msk;
pub const CRS_CR_TRIM_Pos: u32 = 8;
pub const CRS_CR_TRIM_Msk: u32 = 0x3F << CRS_CR_TRIM_Pos;
pub const CRS_CR_TRIM: u32 = CRS_CR_TRIM_Msk;
pub const CRS_CFGR_RELOAD_Pos: u32 = 0;
pub const CRS_CFGR_RELOAD_Msk: u32 = 0xFFFF << CRS_CFGR_RELOAD_Pos;
pub const CRS_CFGR_RELOAD: u32 = CRS_CFGR_RELOAD_Msk;
pub const CRS_CFGR_FELIM_Pos: u32 = 16;
pub const CRS_CFGR_FELIM_Msk: u32 = 0xFF << CRS_CFGR_FELIM_Pos;
pub const CRS_CFGR_FELIM: u32 = CRS_CFGR_FELIM_Msk;
pub const CRS_CFGR_SYNCDIV_Pos: u32 = 24;
pub const CRS_CFGR_SYNCDIV_Msk: u32 = 0x7 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCDIV: u32 = CRS_CFGR_SYNCDIV_Msk;
pub const CRS_CFGR_SYNCDIV_0: u32 = 0x1 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCDIV_1: u32 = 0x2 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCDIV_2: u32 = 0x4 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCSRC_Pos: u32 = 28;
pub const CRS_CFGR_SYNCSRC_Msk: u32 = 0x3 << CRS_CFGR_SYNCSRC_Pos;
pub const CRS_CFGR_SYNCSRC: u32 = CRS_CFGR_SYNCSRC_Msk;
pub const CRS_CFGR_SYNCSRC_0: u32 = 0x1 << CRS_CFGR_SYNCSRC_Pos;
pub const CRS_CFGR_SYNCSRC_1: u32 = 0x2 << CRS_CFGR_SYNCSRC_Pos;
pub const CRS_CFGR_SYNCPOL_Pos: u32 = 31;
pub const CRS_CFGR_SYNCPOL_Msk: u32 = 0x1 << CRS_CFGR_SYNCPOL_Pos;
pub const CRS_CFGR_SYNCPOL: u32 = CRS_CFGR_SYNCPOL_Msk;
pub const CRS_ISR_SYNCOKF_Pos: u32 = 0;
pub const CRS_ISR_SYNCOKF_Msk: u32 = 0x1 << CRS_ISR_SYNCOKF_Pos;
pub const CRS_ISR_SYNCOKF: u32 = CRS_ISR_SYNCOKF_Msk;
pub const CRS_ISR_SYNCWARNF_Pos: u32 = 1;
pub const CRS_ISR_SYNCWARNF_Msk: u32 = 0x1 << CRS_ISR_SYNCWARNF_Pos;
pub const CRS_ISR_SYNCWARNF: u32 = CRS_ISR_SYNCWARNF_Msk;
pub const CRS_ISR_ERRF_Pos: u32 = 2;
pub const CRS_ISR_ERRF_Msk: u32 = 0x1 << CRS_ISR_ERRF_Pos;
pub const CRS_ISR_ERRF: u32 = CRS_ISR_ERRF_Msk;
pub const CRS_ISR_ESYNCF_Pos: u32 = 3;
pub const CRS_ISR_ESYNCF_Msk: u32 = 0x1 << CRS_ISR_ESYNCF_Pos;
pub const CRS_ISR_ESYNCF: u32 = CRS_ISR_ESYNCF_Msk;
pub const CRS_ISR_SYNCERR_Pos: u32 = 8;
pub const CRS_ISR_SYNCERR_Msk: u32 = 0x1 << CRS_ISR_SYNCERR_Pos;
pub const CRS_ISR_SYNCERR: u32 = CRS_ISR_SYNCERR_Msk;
pub const CRS_ISR_SYNCMISS_Pos: u32 = 9;
pub const CRS_ISR_SYNCMISS_Msk: u32 = 0x1 << CRS_ISR_SYNCMISS_Pos;
pub const CRS_ISR_SYNCMISS: u32 = CRS_ISR_SYNCMISS_Msk;
pub const CRS_ISR_TRIMOVF_Pos: u32 = 10;
pub const CRS_ISR_TRIMOVF_Msk: u32 = 0x1 << CRS_ISR_TRIMOVF_Pos;
pub const CRS_ISR_TRIMOVF: u32 = CRS_ISR_TRIMOVF_Msk;
pub const CRS_ISR_FEDIR_Pos: u32 = 15;
pub const CRS_ISR_FEDIR_Msk: u32 = 0x1 << CRS_ISR_FEDIR_Pos;
pub const CRS_ISR_FEDIR: u32 = CRS_ISR_FEDIR_Msk;
pub const CRS_ISR_FECAP_Pos: u32 = 16;
pub const CRS_ISR_FECAP_Msk: u32 = 0xFFFF << CRS_ISR_FECAP_Pos;
pub const CRS_ISR_FECAP: u32 = CRS_ISR_FECAP_Msk;
pub const CRS_ICR_SYNCOKC_Pos: u32 = 0;
pub const CRS_ICR_SYNCOKC_Msk: u32 = 0x1 << CRS_ICR_SYNCOKC_Pos;
pub const CRS_ICR_SYNCOKC: u32 = CRS_ICR_SYNCOKC_Msk;
pub const CRS_ICR_SYNCWARNC_Pos: u32 = 1;
pub const CRS_ICR_SYNCWARNC_Msk: u32 = 0x1 << CRS_ICR_SYNCWARNC_Pos;
pub const CRS_ICR_SYNCWARNC: u32 = CRS_ICR_SYNCWARNC_Msk;
pub const CRS_ICR_ERRC_Pos: u32 = 2;
pub const CRS_ICR_ERRC_Msk: u32 = 0x1 << CRS_ICR_ERRC_Pos;
pub const CRS_ICR_ERRC: u32 = CRS_ICR_ERRC_Msk;
pub const CRS_ICR_ESYNCC_Pos: u32 = 3;
pub const CRS_ICR_ESYNCC_Msk: u32 = 0x1 << CRS_ICR_ESYNCC_Pos;
pub const CRS_ICR_ESYNCC: u32 = CRS_ICR_ESYNCC_Msk;
pub const RNG_CR_RNGEN_Pos: u32 = 2;
pub const RNG_CR_RNGEN_Msk: u32 = 0x1 << RNG_CR_RNGEN_Pos;
pub const RNG_CR_RNGEN: u32 = RNG_CR_RNGEN_Msk;
pub const RNG_CR_IE_Pos: u32 = 3;
pub const RNG_CR_IE_Msk: u32 = 0x1 << RNG_CR_IE_Pos;
pub const RNG_CR_IE: u32 = RNG_CR_IE_Msk;
pub const RNG_CR_CED_Pos: u32 = 5;
pub const RNG_CR_CED_Msk: u32 = 0x1 << RNG_CR_CED_Pos;
pub const RNG_CR_CED: u32 = RNG_CR_CED_Msk;
pub const RNG_CR_ARDIS_Pos: u32 = 7;
pub const RNG_CR_ARDIS_Msk: u32 = 0x1 << RNG_CR_ARDIS_Pos;
pub const RNG_CR_ARDIS: u32 = RNG_CR_ARDIS_Msk;
pub const RNG_CR_RNG_CONFIG3_Pos: u32 = 8;
pub const RNG_CR_RNG_CONFIG3_Msk: u32 = 0xF << RNG_CR_RNG_CONFIG3_Pos;
pub const RNG_CR_RNG_CONFIG3: u32 = RNG_CR_RNG_CONFIG3_Msk;
pub const RNG_CR_NISTC_Pos: u32 = 12;
pub const RNG_CR_NISTC_Msk: u32 = 0x1 << RNG_CR_NISTC_Pos;
pub const RNG_CR_NISTC: u32 = RNG_CR_NISTC_Msk;
pub const RNG_CR_RNG_CONFIG2_Pos: u32 = 13;
pub const RNG_CR_RNG_CONFIG2_Msk: u32 = 0x7 << RNG_CR_RNG_CONFIG2_Pos;
pub const RNG_CR_RNG_CONFIG2: u32 = RNG_CR_RNG_CONFIG2_Msk;
pub const RNG_CR_CLKDIV_Pos: u32 = 16;
pub const RNG_CR_CLKDIV_Msk: u32 = 0xF << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV: u32 = RNG_CR_CLKDIV_Msk;
pub const RNG_CR_CLKDIV_0: u32 = 0x1 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV_1: u32 = 0x2 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV_2: u32 = 0x4 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV_3: u32 = 0x8 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_RNG_CONFIG1_Pos: u32 = 20;
pub const RNG_CR_RNG_CONFIG1_Msk: u32 = 0x3F << RNG_CR_RNG_CONFIG1_Pos;
pub const RNG_CR_RNG_CONFIG1: u32 = RNG_CR_RNG_CONFIG1_Msk;
pub const RNG_CR_CONDRST_Pos: u32 = 30;
pub const RNG_CR_CONDRST_Msk: u32 = 0x1 << RNG_CR_CONDRST_Pos;
pub const RNG_CR_CONDRST: u32 = RNG_CR_CONDRST_Msk;
pub const RNG_CR_CONFIGLOCK_Pos: u32 = 31;
pub const RNG_CR_CONFIGLOCK_Msk: u32 = 0x1 << RNG_CR_CONFIGLOCK_Pos;
pub const RNG_CR_CONFIGLOCK: u32 = RNG_CR_CONFIGLOCK_Msk;
pub const RNG_SR_DRDY_Pos: u32 = 0;
pub const RNG_SR_DRDY_Msk: u32 = 0x1 << RNG_SR_DRDY_Pos;
pub const RNG_SR_DRDY: u32 = RNG_SR_DRDY_Msk;
pub const RNG_SR_CECS_Pos: u32 = 1;
pub const RNG_SR_CECS_Msk: u32 = 0x1 << RNG_SR_CECS_Pos;
pub const RNG_SR_CECS: u32 = RNG_SR_CECS_Msk;
pub const RNG_SR_SECS_Pos: u32 = 2;
pub const RNG_SR_SECS_Msk: u32 = 0x1 << RNG_SR_SECS_Pos;
pub const RNG_SR_SECS: u32 = RNG_SR_SECS_Msk;
pub const RNG_SR_CEIS_Pos: u32 = 5;
pub const RNG_SR_CEIS_Msk: u32 = 0x1 << RNG_SR_CEIS_Pos;
pub const RNG_SR_CEIS: u32 = RNG_SR_CEIS_Msk;
pub const RNG_SR_SEIS_Pos: u32 = 6;
pub const RNG_SR_SEIS_Msk: u32 = 0x1 << RNG_SR_SEIS_Pos;
pub const RNG_SR_SEIS: u32 = RNG_SR_SEIS_Msk;
pub const RNG_HTCR_HTCFG_Pos: u32 = 0;
pub const RNG_HTCR_HTCFG_Msk: u32 = 0xFFFFFFFF << RNG_HTCR_HTCFG_Pos;
pub const RNG_HTCR_HTCFG: u32 = RNG_HTCR_HTCFG_Msk;
pub const DAC_CR_EN1_Pos: u32 = 0;
pub const DAC_CR_EN1_Msk: u32 = 0x1 << DAC_CR_EN1_Pos;
pub const DAC_CR_EN1: u32 = DAC_CR_EN1_Msk;
pub const DAC_CR_TEN1_Pos: u32 = 1;
pub const DAC_CR_TEN1_Msk: u32 = 0x1 << DAC_CR_TEN1_Pos;
pub const DAC_CR_TEN1: u32 = DAC_CR_TEN1_Msk;
pub const DAC_CR_TSEL1_Pos: u32 = 2;
pub const DAC_CR_TSEL1_Msk: u32 = 0xF << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1: u32 = DAC_CR_TSEL1_Msk;
pub const DAC_CR_TSEL1_0: u32 = 0x1 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_1: u32 = 0x2 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_2: u32 = 0x4 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_3: u32 = 0x8 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_WAVE1_Pos: u32 = 6;
pub const DAC_CR_WAVE1_Msk: u32 = 0x3 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1: u32 = DAC_CR_WAVE1_Msk;
pub const DAC_CR_WAVE1_0: u32 = 0x1 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1_1: u32 = 0x2 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_MAMP1_Pos: u32 = 8;
pub const DAC_CR_MAMP1_Msk: u32 = 0xF << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1: u32 = DAC_CR_MAMP1_Msk;
pub const DAC_CR_MAMP1_0: u32 = 0x1 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_1: u32 = 0x2 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_2: u32 = 0x4 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_3: u32 = 0x8 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_DMAEN1_Pos: u32 = 12;
pub const DAC_CR_DMAEN1_Msk: u32 = 0x1 << DAC_CR_DMAEN1_Pos;
pub const DAC_CR_DMAEN1: u32 = DAC_CR_DMAEN1_Msk;
pub const DAC_CR_DMAUDRIE1_Pos: u32 = 13;
pub const DAC_CR_DMAUDRIE1_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE1_Pos;
pub const DAC_CR_DMAUDRIE1: u32 = DAC_CR_DMAUDRIE1_Msk;
pub const DAC_CR_CEN1_Pos: u32 = 14;
pub const DAC_CR_CEN1_Msk: u32 = 0x1 << DAC_CR_CEN1_Pos;
pub const DAC_CR_CEN1: u32 = DAC_CR_CEN1_Msk;
pub const DAC_CR_EN2_Pos: u32 = 16;
pub const DAC_CR_EN2_Msk: u32 = 0x1 << DAC_CR_EN2_Pos;
pub const DAC_CR_EN2: u32 = DAC_CR_EN2_Msk;
pub const DAC_CR_TEN2_Pos: u32 = 17;
pub const DAC_CR_TEN2_Msk: u32 = 0x1 << DAC_CR_TEN2_Pos;
pub const DAC_CR_TEN2: u32 = DAC_CR_TEN2_Msk;
pub const DAC_CR_TSEL2_Pos: u32 = 18;
pub const DAC_CR_TSEL2_Msk: u32 = 0xF << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2: u32 = DAC_CR_TSEL2_Msk;
pub const DAC_CR_TSEL2_0: u32 = 0x1 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_1: u32 = 0x2 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_2: u32 = 0x4 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_3: u32 = 0x8 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_WAVE2_Pos: u32 = 22;
pub const DAC_CR_WAVE2_Msk: u32 = 0x3 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2: u32 = DAC_CR_WAVE2_Msk;
pub const DAC_CR_WAVE2_0: u32 = 0x1 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2_1: u32 = 0x2 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_MAMP2_Pos: u32 = 24;
pub const DAC_CR_MAMP2_Msk: u32 = 0xF << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2: u32 = DAC_CR_MAMP2_Msk;
pub const DAC_CR_MAMP2_0: u32 = 0x1 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_1: u32 = 0x2 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_2: u32 = 0x4 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_3: u32 = 0x8 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_DMAEN2_Pos: u32 = 28;
pub const DAC_CR_DMAEN2_Msk: u32 = 0x1 << DAC_CR_DMAEN2_Pos;
pub const DAC_CR_DMAEN2: u32 = DAC_CR_DMAEN2_Msk;
pub const DAC_CR_DMAUDRIE2_Pos: u32 = 29;
pub const DAC_CR_DMAUDRIE2_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE2_Pos;
pub const DAC_CR_DMAUDRIE2: u32 = DAC_CR_DMAUDRIE2_Msk;
pub const DAC_CR_CEN2_Pos: u32 = 30;
pub const DAC_CR_CEN2_Msk: u32 = 0x1 << DAC_CR_CEN2_Pos;
pub const DAC_CR_CEN2: u32 = DAC_CR_CEN2_Msk;
pub const DAC_SWTRIGR_SWTRIG1_Pos: u32 = 0;
pub const DAC_SWTRIGR_SWTRIG1_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG1_Pos;
pub const DAC_SWTRIGR_SWTRIG1: u32 = DAC_SWTRIGR_SWTRIG1_Msk;
pub const DAC_SWTRIGR_SWTRIG2_Pos: u32 = 1;
pub const DAC_SWTRIGR_SWTRIG2_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG2_Pos;
pub const DAC_SWTRIGR_SWTRIG2: u32 = DAC_SWTRIGR_SWTRIG2_Msk;
pub const DAC_SWTRIGR_SWTRIGB1_Pos: u32 = 16;
pub const DAC_SWTRIGR_SWTRIGB1_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIGB1_Pos;
pub const DAC_SWTRIGR_SWTRIGB1: u32 = DAC_SWTRIGR_SWTRIGB1_Msk;
pub const DAC_SWTRIGR_SWTRIGB2_Pos: u32 = 17;
pub const DAC_SWTRIGR_SWTRIGB2_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIGB2_Pos;
pub const DAC_SWTRIGR_SWTRIGB2: u32 = DAC_SWTRIGR_SWTRIGB2_Msk;
pub const DAC_DHR12R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12R1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12R1_DACC1DHR_Pos;
pub const DAC_DHR12R1_DACC1DHR: u32 = DAC_DHR12R1_DACC1DHR_Msk;
pub const DAC_DHR12R1_DACC1DHRB_Pos: u32 = 16;
pub const DAC_DHR12R1_DACC1DHRB_Msk: u32 = 0xFFF << DAC_DHR12R1_DACC1DHRB_Pos;
pub const DAC_DHR12R1_DACC1DHRB: u32 = DAC_DHR12R1_DACC1DHRB_Msk;
pub const DAC_DHR12L1_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12L1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12L1_DACC1DHR_Pos;
pub const DAC_DHR12L1_DACC1DHR: u32 = DAC_DHR12L1_DACC1DHR_Msk;
pub const DAC_DHR12L1_DACC1DHRB_Pos: u32 = 20;
pub const DAC_DHR12L1_DACC1DHRB_Msk: u32 = 0xFFF << DAC_DHR12L1_DACC1DHRB_Pos;
pub const DAC_DHR12L1_DACC1DHRB: u32 = DAC_DHR12L1_DACC1DHRB_Msk;
pub const DAC_DHR8R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8R1_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8R1_DACC1DHR_Pos;
pub const DAC_DHR8R1_DACC1DHR: u32 = DAC_DHR8R1_DACC1DHR_Msk;
pub const DAC_DHR8R1_DACC1DHRB_Pos: u32 = 8;
pub const DAC_DHR8R1_DACC1DHRB_Msk: u32 = 0xFF << DAC_DHR8R1_DACC1DHRB_Pos;
pub const DAC_DHR8R1_DACC1DHRB: u32 = DAC_DHR8R1_DACC1DHRB_Msk;
pub const DAC_DHR12R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR12R2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12R2_DACC2DHR_Pos;
pub const DAC_DHR12R2_DACC2DHR: u32 = DAC_DHR12R2_DACC2DHR_Msk;
pub const DAC_DHR12R2_DACC2DHRB_Pos: u32 = 16;
pub const DAC_DHR12R2_DACC2DHRB_Msk: u32 = 0xFFF << DAC_DHR12R2_DACC2DHRB_Pos;
pub const DAC_DHR12R2_DACC2DHRB: u32 = DAC_DHR12R2_DACC2DHRB_Msk;
pub const DAC_DHR12L2_DACC2DHR_Pos: u32 = 4;
pub const DAC_DHR12L2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12L2_DACC2DHR_Pos;
pub const DAC_DHR12L2_DACC2DHR: u32 = DAC_DHR12L2_DACC2DHR_Msk;
pub const DAC_DHR12L2_DACC2DHRB_Pos: u32 = 20;
pub const DAC_DHR12L2_DACC2DHRB_Msk: u32 = 0xFFF << DAC_DHR12L2_DACC2DHRB_Pos;
pub const DAC_DHR12L2_DACC2DHRB: u32 = DAC_DHR12L2_DACC2DHRB_Msk;
pub const DAC_DHR8R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR8R2_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8R2_DACC2DHR_Pos;
pub const DAC_DHR8R2_DACC2DHR: u32 = DAC_DHR8R2_DACC2DHR_Msk;
pub const DAC_DHR8R2_DACC2DHRB_Pos: u32 = 8;
pub const DAC_DHR8R2_DACC2DHRB_Msk: u32 = 0xFF << DAC_DHR8R2_DACC2DHRB_Pos;
pub const DAC_DHR8R2_DACC2DHRB: u32 = DAC_DHR8R2_DACC2DHRB_Msk;
pub const DAC_DHR12RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12RD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC1DHR_Pos;
pub const DAC_DHR12RD_DACC1DHR: u32 = DAC_DHR12RD_DACC1DHR_Msk;
pub const DAC_DHR12RD_DACC2DHR_Pos: u32 = 16;
pub const DAC_DHR12RD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC2DHR_Pos;
pub const DAC_DHR12RD_DACC2DHR: u32 = DAC_DHR12RD_DACC2DHR_Msk;
pub const DAC_DHR12LD_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12LD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC1DHR_Pos;
pub const DAC_DHR12LD_DACC1DHR: u32 = DAC_DHR12LD_DACC1DHR_Msk;
pub const DAC_DHR12LD_DACC2DHR_Pos: u32 = 20;
pub const DAC_DHR12LD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC2DHR_Pos;
pub const DAC_DHR12LD_DACC2DHR: u32 = DAC_DHR12LD_DACC2DHR_Msk;
pub const DAC_DHR8RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8RD_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC1DHR_Pos;
pub const DAC_DHR8RD_DACC1DHR: u32 = DAC_DHR8RD_DACC1DHR_Msk;
pub const DAC_DHR8RD_DACC2DHR_Pos: u32 = 8;
pub const DAC_DHR8RD_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC2DHR_Pos;
pub const DAC_DHR8RD_DACC2DHR: u32 = DAC_DHR8RD_DACC2DHR_Msk;
pub const DAC_DOR1_DACC1DOR_Pos: u32 = 0;
pub const DAC_DOR1_DACC1DOR_Msk: u32 = 0xFFF << DAC_DOR1_DACC1DOR_Pos;
pub const DAC_DOR1_DACC1DOR: u32 = DAC_DOR1_DACC1DOR_Msk;
pub const DAC_DOR1_DACC1DORB_Pos: u32 = 16;
pub const DAC_DOR1_DACC1DORB_Msk: u32 = 0xFFF << DAC_DOR1_DACC1DORB_Pos;
pub const DAC_DOR1_DACC1DORB: u32 = DAC_DOR1_DACC1DORB_Msk;
pub const DAC_DOR2_DACC2DOR_Pos: u32 = 0;
pub const DAC_DOR2_DACC2DOR_Msk: u32 = 0xFFF << DAC_DOR2_DACC2DOR_Pos;
pub const DAC_DOR2_DACC2DOR: u32 = DAC_DOR2_DACC2DOR_Msk;
pub const DAC_DOR2_DACC2DORB_Pos: u32 = 16;
pub const DAC_DOR2_DACC2DORB_Msk: u32 = 0xFFF << DAC_DOR2_DACC2DORB_Pos;
pub const DAC_DOR2_DACC2DORB: u32 = DAC_DOR2_DACC2DORB_Msk;
pub const DAC_SR_DAC1RDY_Pos: u32 = 11;
pub const DAC_SR_DAC1RDY_Msk: u32 = 0x1 << DAC_SR_DAC1RDY_Pos;
pub const DAC_SR_DAC1RDY: u32 = DAC_SR_DAC1RDY_Msk;
pub const DAC_SR_DORSTAT1_Pos: u32 = 12;
pub const DAC_SR_DORSTAT1_Msk: u32 = 0x1 << DAC_SR_DORSTAT1_Pos;
pub const DAC_SR_DORSTAT1: u32 = DAC_SR_DORSTAT1_Msk;
pub const DAC_SR_DMAUDR1_Pos: u32 = 13;
pub const DAC_SR_DMAUDR1_Msk: u32 = 0x1 << DAC_SR_DMAUDR1_Pos;
pub const DAC_SR_DMAUDR1: u32 = DAC_SR_DMAUDR1_Msk;
pub const DAC_SR_CAL_FLAG1_Pos: u32 = 14;
pub const DAC_SR_CAL_FLAG1_Msk: u32 = 0x1 << DAC_SR_CAL_FLAG1_Pos;
pub const DAC_SR_CAL_FLAG1: u32 = DAC_SR_CAL_FLAG1_Msk;
pub const DAC_SR_BWST1_Pos: u32 = 15;
pub const DAC_SR_BWST1_Msk: u32 = 0x1 << DAC_SR_BWST1_Pos;
pub const DAC_SR_BWST1: u32 = DAC_SR_BWST1_Msk;
pub const DAC_SR_DAC2RDY_Pos: u32 = 27;
pub const DAC_SR_DAC2RDY_Msk: u32 = 0x1 << DAC_SR_DAC2RDY_Pos;
pub const DAC_SR_DAC2RDY: u32 = DAC_SR_DAC2RDY_Msk;
pub const DAC_SR_DORSTAT2_Pos: u32 = 28;
pub const DAC_SR_DORSTAT2_Msk: u32 = 0x1 << DAC_SR_DORSTAT2_Pos;
pub const DAC_SR_DORSTAT2: u32 = DAC_SR_DORSTAT2_Msk;
pub const DAC_SR_DMAUDR2_Pos: u32 = 29;
pub const DAC_SR_DMAUDR2_Msk: u32 = 0x1 << DAC_SR_DMAUDR2_Pos;
pub const DAC_SR_DMAUDR2: u32 = DAC_SR_DMAUDR2_Msk;
pub const DAC_SR_CAL_FLAG2_Pos: u32 = 30;
pub const DAC_SR_CAL_FLAG2_Msk: u32 = 0x1 << DAC_SR_CAL_FLAG2_Pos;
pub const DAC_SR_CAL_FLAG2: u32 = DAC_SR_CAL_FLAG2_Msk;
pub const DAC_SR_BWST2_Pos: u32 = 31;
pub const DAC_SR_BWST2_Msk: u32 = 0x1 << DAC_SR_BWST2_Pos;
pub const DAC_SR_BWST2: u32 = DAC_SR_BWST2_Msk;
pub const DAC_CCR_OTRIM1_Pos: u32 = 0;
pub const DAC_CCR_OTRIM1_Msk: u32 = 0x1F << DAC_CCR_OTRIM1_Pos;
pub const DAC_CCR_OTRIM1: u32 = DAC_CCR_OTRIM1_Msk;
pub const DAC_CCR_OTRIM2_Pos: u32 = 16;
pub const DAC_CCR_OTRIM2_Msk: u32 = 0x1F << DAC_CCR_OTRIM2_Pos;
pub const DAC_CCR_OTRIM2: u32 = DAC_CCR_OTRIM2_Msk;
pub const DAC_MCR_MODE1_Pos: u32 = 0;
pub const DAC_MCR_MODE1_Msk: u32 = 0x7 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1: u32 = DAC_MCR_MODE1_Msk;
pub const DAC_MCR_MODE1_0: u32 = 0x1 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1_1: u32 = 0x2 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1_2: u32 = 0x4 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_DMADOUBLE1_Pos: u32 = 8;
pub const DAC_MCR_DMADOUBLE1_Msk: u32 = 0x1 << DAC_MCR_DMADOUBLE1_Pos;
pub const DAC_MCR_DMADOUBLE1: u32 = DAC_MCR_DMADOUBLE1_Msk;
pub const DAC_MCR_SINFORMAT1_Pos: u32 = 9;
pub const DAC_MCR_SINFORMAT1_Msk: u32 = 0x1 << DAC_MCR_SINFORMAT1_Pos;
pub const DAC_MCR_SINFORMAT1: u32 = DAC_MCR_SINFORMAT1_Msk;
pub const DAC_MCR_HFSEL_Pos: u32 = 14;
pub const DAC_MCR_HFSEL_Msk: u32 = 0x3 << DAC_MCR_HFSEL_Pos;
pub const DAC_MCR_HFSEL: u32 = DAC_MCR_HFSEL_Msk;
pub const DAC_MCR_HFSEL_0: u32 = 0x1 << DAC_MCR_HFSEL_Pos;
pub const DAC_MCR_HFSEL_1: u32 = 0x2 << DAC_MCR_HFSEL_Pos;
pub const DAC_MCR_MODE2_Pos: u32 = 16;
pub const DAC_MCR_MODE2_Msk: u32 = 0x7 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2: u32 = DAC_MCR_MODE2_Msk;
pub const DAC_MCR_MODE2_0: u32 = 0x1 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2_1: u32 = 0x2 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2_2: u32 = 0x4 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_DMADOUBLE2_Pos: u32 = 24;
pub const DAC_MCR_DMADOUBLE2_Msk: u32 = 0x1 << DAC_MCR_DMADOUBLE2_Pos;
pub const DAC_MCR_DMADOUBLE2: u32 = DAC_MCR_DMADOUBLE2_Msk;
pub const DAC_MCR_SINFORMAT2_Pos: u32 = 25;
pub const DAC_MCR_SINFORMAT2_Msk: u32 = 0x1 << DAC_MCR_SINFORMAT2_Pos;
pub const DAC_MCR_SINFORMAT2: u32 = DAC_MCR_SINFORMAT2_Msk;
pub const DAC_SHSR1_TSAMPLE1_Pos: u32 = 0;
pub const DAC_SHSR1_TSAMPLE1_Msk: u32 = 0x3FF << DAC_SHSR1_TSAMPLE1_Pos;
pub const DAC_SHSR1_TSAMPLE1: u32 = DAC_SHSR1_TSAMPLE1_Msk;
pub const DAC_SHSR2_TSAMPLE2_Pos: u32 = 0;
pub const DAC_SHSR2_TSAMPLE2_Msk: u32 = 0x3FF << DAC_SHSR2_TSAMPLE2_Pos;
pub const DAC_SHSR2_TSAMPLE2: u32 = DAC_SHSR2_TSAMPLE2_Msk;
pub const DAC_SHHR_THOLD1_Pos: u32 = 0;
pub const DAC_SHHR_THOLD1_Msk: u32 = 0x3FF << DAC_SHHR_THOLD1_Pos;
pub const DAC_SHHR_THOLD1: u32 = DAC_SHHR_THOLD1_Msk;
pub const DAC_SHHR_THOLD2_Pos: u32 = 16;
pub const DAC_SHHR_THOLD2_Msk: u32 = 0x3FF << DAC_SHHR_THOLD2_Pos;
pub const DAC_SHHR_THOLD2: u32 = DAC_SHHR_THOLD2_Msk;
pub const DAC_SHRR_TREFRESH1_Pos: u32 = 0;
pub const DAC_SHRR_TREFRESH1_Msk: u32 = 0xFF << DAC_SHRR_TREFRESH1_Pos;
pub const DAC_SHRR_TREFRESH1: u32 = DAC_SHRR_TREFRESH1_Msk;
pub const DAC_SHRR_TREFRESH2_Pos: u32 = 16;
pub const DAC_SHRR_TREFRESH2_Msk: u32 = 0xFF << DAC_SHRR_TREFRESH2_Pos;
pub const DAC_SHRR_TREFRESH2: u32 = DAC_SHRR_TREFRESH2_Msk;
pub const DAC_AUTOCR_AUTOMODE_Pos: u32 = 22;
pub const DAC_AUTOCR_AUTOMODE_Msk: u32 = 0x1 << DAC_AUTOCR_AUTOMODE_Pos;
pub const DAC_AUTOCR_AUTOMODE: u32 = DAC_AUTOCR_AUTOMODE_Msk;
pub const HASH_CR_INIT_Pos: u32 = 2;
pub const HASH_CR_INIT_Msk: u32 = 0x1 << HASH_CR_INIT_Pos;
pub const HASH_CR_INIT: u32 = HASH_CR_INIT_Msk;
pub const HASH_CR_DMAE_Pos: u32 = 3;
pub const HASH_CR_DMAE_Msk: u32 = 0x1 << HASH_CR_DMAE_Pos;
pub const HASH_CR_DMAE: u32 = HASH_CR_DMAE_Msk;
pub const HASH_CR_DATATYPE_Pos: u32 = 4;
pub const HASH_CR_DATATYPE_Msk: u32 = 0x3 << HASH_CR_DATATYPE_Pos;
pub const HASH_CR_DATATYPE: u32 = HASH_CR_DATATYPE_Msk;
pub const HASH_CR_DATATYPE_0: u32 = 0x1 << HASH_CR_DATATYPE_Pos;
pub const HASH_CR_DATATYPE_1: u32 = 0x2 << HASH_CR_DATATYPE_Pos;
pub const HASH_CR_MODE_Pos: u32 = 6;
pub const HASH_CR_MODE_Msk: u32 = 0x1 << HASH_CR_MODE_Pos;
pub const HASH_CR_MODE: u32 = HASH_CR_MODE_Msk;
pub const HASH_CR_NBW_Pos: u32 = 8;
pub const HASH_CR_NBW_Msk: u32 = 0xF << HASH_CR_NBW_Pos;
pub const HASH_CR_NBW: u32 = HASH_CR_NBW_Msk;
pub const HASH_CR_NBW_0: u32 = 0x1 << HASH_CR_NBW_Pos;
pub const HASH_CR_NBW_1: u32 = 0x2 << HASH_CR_NBW_Pos;
pub const HASH_CR_NBW_2: u32 = 0x4 << HASH_CR_NBW_Pos;
pub const HASH_CR_NBW_3: u32 = 0x8 << HASH_CR_NBW_Pos;
pub const HASH_CR_DINNE_Pos: u32 = 12;
pub const HASH_CR_DINNE_Msk: u32 = 0x1 << HASH_CR_DINNE_Pos;
pub const HASH_CR_DINNE: u32 = HASH_CR_DINNE_Msk;
pub const HASH_CR_MDMAT_Pos: u32 = 13;
pub const HASH_CR_MDMAT_Msk: u32 = 0x1 << HASH_CR_MDMAT_Pos;
pub const HASH_CR_MDMAT: u32 = HASH_CR_MDMAT_Msk;
pub const HASH_CR_LKEY_Pos: u32 = 16;
pub const HASH_CR_LKEY_Msk: u32 = 0x1 << HASH_CR_LKEY_Pos;
pub const HASH_CR_LKEY: u32 = HASH_CR_LKEY_Msk;
pub const HASH_CR_ALGO_Pos: u32 = 17;
pub const HASH_CR_ALGO_Msk: u32 = 0xF << HASH_CR_ALGO_Pos;
pub const HASH_CR_ALGO: u32 = HASH_CR_ALGO_Msk;
pub const HASH_CR_ALGO_0: u32 = 0x1 << HASH_CR_ALGO_Pos;
pub const HASH_CR_ALGO_1: u32 = 0x2 << HASH_CR_ALGO_Pos;
pub const HASH_CR_ALGO_2: u32 = 0x4 << HASH_CR_ALGO_Pos;
pub const HASH_CR_ALGO_3: u32 = 0x8 << HASH_CR_ALGO_Pos;
pub const HASH_STR_NBLW_Pos: u32 = 0;
pub const HASH_STR_NBLW_Msk: u32 = 0x1F << HASH_STR_NBLW_Pos;
pub const HASH_STR_NBLW: u32 = HASH_STR_NBLW_Msk;
pub const HASH_STR_NBLW_0: u32 = 0x01 << HASH_STR_NBLW_Pos;
pub const HASH_STR_NBLW_1: u32 = 0x02 << HASH_STR_NBLW_Pos;
pub const HASH_STR_NBLW_2: u32 = 0x04 << HASH_STR_NBLW_Pos;
pub const HASH_STR_NBLW_3: u32 = 0x08 << HASH_STR_NBLW_Pos;
pub const HASH_STR_NBLW_4: u32 = 0x10 << HASH_STR_NBLW_Pos;
pub const HASH_STR_DCAL_Pos: u32 = 8;
pub const HASH_STR_DCAL_Msk: u32 = 0x1 << HASH_STR_DCAL_Pos;
pub const HASH_STR_DCAL: u32 = HASH_STR_DCAL_Msk;
pub const HASH_IMR_DINIE_Pos: u32 = 0;
pub const HASH_IMR_DINIE_Msk: u32 = 0x1 << HASH_IMR_DINIE_Pos;
pub const HASH_IMR_DINIE: u32 = HASH_IMR_DINIE_Msk;
pub const HASH_IMR_DCIE_Pos: u32 = 1;
pub const HASH_IMR_DCIE_Msk: u32 = 0x1 << HASH_IMR_DCIE_Pos;
pub const HASH_IMR_DCIE: u32 = HASH_IMR_DCIE_Msk;
pub const HASH_SR_DINIS_Pos: u32 = 0;
pub const HASH_SR_DINIS_Msk: u32 = 0x1 << HASH_SR_DINIS_Pos;
pub const HASH_SR_DINIS: u32 = HASH_SR_DINIS_Msk;
pub const HASH_SR_DCIS_Pos: u32 = 1;
pub const HASH_SR_DCIS_Msk: u32 = 0x1 << HASH_SR_DCIS_Pos;
pub const HASH_SR_DCIS: u32 = HASH_SR_DCIS_Msk;
pub const HASH_SR_DMAS_Pos: u32 = 2;
pub const HASH_SR_DMAS_Msk: u32 = 0x1 << HASH_SR_DMAS_Pos;
pub const HASH_SR_DMAS: u32 = HASH_SR_DMAS_Msk;
pub const HASH_SR_BUSY_Pos: u32 = 3;
pub const HASH_SR_BUSY_Msk: u32 = 0x1 << HASH_SR_BUSY_Pos;
pub const HASH_SR_BUSY: u32 = HASH_SR_BUSY_Msk;
pub const HASH_SR_NBWE_Pos: u32 = 16;
pub const HASH_SR_NBWE_Msk: u32 = 0xF << HASH_SR_NBWE_Pos;
pub const HASH_SR_NBWE: u32 = HASH_SR_NBWE_Msk;
pub const HASH_SR_NBWE_0: u32 = 0x01 << HASH_SR_NBWE_Pos;
pub const HASH_SR_NBWE_1: u32 = 0x02 << HASH_SR_NBWE_Pos;
pub const HASH_SR_NBWE_2: u32 = 0x04 << HASH_SR_NBWE_Pos;
pub const HASH_SR_NBWE_3: u32 = 0x08 << HASH_SR_NBWE_Pos;
pub const HASH_SR_DINNE_Pos: u32 = 15;
pub const HASH_SR_DINNE_Msk: u32 = 0x1 << HASH_SR_DINNE_Pos;
pub const HASH_SR_DINNE: u32 = HASH_SR_DINNE_Msk;
pub const HASH_SR_NBWP_Pos: u32 = 9;
pub const HASH_SR_NBWP_Msk: u32 = 0xF << HASH_SR_NBWP_Pos;
pub const HASH_SR_NBWP: u32 = HASH_SR_NBWP_Msk;
pub const HASH_SR_NBWP_0: u32 = 0x01 << HASH_SR_NBWP_Pos;
pub const HASH_SR_NBWP_1: u32 = 0x02 << HASH_SR_NBWP_Pos;
pub const HASH_SR_NBWP_2: u32 = 0x04 << HASH_SR_NBWP_Pos;
pub const HASH_SR_NBWP_3: u32 = 0x08 << HASH_SR_NBWP_Pos;
pub const DBGMCU_IDCODE_DEV_ID_Pos: u32 = 0;
pub const DBGMCU_IDCODE_DEV_ID_Msk: u32 = 0xFFF << DBGMCU_IDCODE_DEV_ID_Pos;
pub const DBGMCU_IDCODE_DEV_ID: u32 = DBGMCU_IDCODE_DEV_ID_Msk;
pub const DBGMCU_IDCODE_REV_ID_Pos: u32 = 16;
pub const DBGMCU_IDCODE_REV_ID_Msk: u32 = 0xFFFF << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID: u32 = DBGMCU_IDCODE_REV_ID_Msk;
pub const DBGMCU_CR_DBG_STOP_Pos: u32 = 1;
pub const DBGMCU_CR_DBG_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STOP_Pos;
pub const DBGMCU_CR_DBG_STOP: u32 = DBGMCU_CR_DBG_STOP_Msk;
pub const DBGMCU_CR_DBG_STANDBY_Pos: u32 = 2;
pub const DBGMCU_CR_DBG_STANDBY_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STANDBY_Pos;
pub const DBGMCU_CR_DBG_STANDBY: u32 = DBGMCU_CR_DBG_STANDBY_Msk;
pub const DBGMCU_CR_TRACE_IOEN_Pos: u32 = 4;
pub const DBGMCU_CR_TRACE_IOEN_Msk: u32 = 0x1 << DBGMCU_CR_TRACE_IOEN_Pos;
pub const DBGMCU_CR_TRACE_IOEN: u32 = DBGMCU_CR_TRACE_IOEN_Msk;
pub const DBGMCU_CR_TRACE_CLKEN_Pos: u32 = 5;
pub const DBGMCU_CR_TRACE_CLKEN_Msk: u32 = 0x1 << DBGMCU_CR_TRACE_CLKEN_Pos;
pub const DBGMCU_CR_TRACE_CLKEN: u32 = DBGMCU_CR_TRACE_CLKEN_Msk;
pub const DBGMCU_CR_TRACE_MODE_Pos: u32 = 6;
pub const DBGMCU_CR_TRACE_MODE_Msk: u32 = 0x3 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_TRACE_MODE: u32 = DBGMCU_CR_TRACE_MODE_Msk;
pub const DBGMCU_CR_TRACE_MODE_0: u32 = 0x1 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_TRACE_MODE_1: u32 = 0x2 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_DCRT_Pos: u32 = 16;
pub const DBGMCU_CR_DCRT_Msk: u32 = 0x1 << DBGMCU_CR_DCRT_Pos;
pub const DBGMCU_CR_DCRT: u32 = DBGMCU_CR_DCRT_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos: u32 = 0;
pub const DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM2_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos: u32 = 1;
pub const DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM3_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos: u32 = 2;
pub const DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM4_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos: u32 = 3;
pub const DBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM5_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos: u32 = 4;
pub const DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM6_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos: u32 = 5;
pub const DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM7_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM12_STOP_Pos: u32 = 6;
pub const DBGMCU_APB1FZR1_DBG_TIM12_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM12_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM12_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM12_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM13_STOP_Pos: u32 = 7;
pub const DBGMCU_APB1FZR1_DBG_TIM13_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM13_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM13_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM13_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM14_STOP_Pos: u32 = 8;
pub const DBGMCU_APB1FZR1_DBG_TIM14_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM14_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM14_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM14_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos: u32 = 11;
pub const DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_WWDG_STOP: u32 = DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos: u32 = 12;
pub const DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_IWDG_STOP: u32 = DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos: u32 = 21;
pub const DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_I2C1_STOP: u32 = DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos: u32 = 22;
pub const DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_I2C2_STOP: u32 = DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_I3C1_STOP_Pos: u32 = 23;
pub const DBGMCU_APB1FZR1_DBG_I3C1_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_I3C1_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_I3C1_STOP: u32 = DBGMCU_APB1FZR1_DBG_I3C1_STOP_Msk;
pub const DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos: u32 = 5;
pub const DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos;
pub const DBGMCU_APB1FZR2_DBG_LPTIM2_STOP: u32 = DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk;
pub const DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos: u32 = 11;
pub const DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk: u32 = 0x1 << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos;
pub const DBGMCU_APB2FZR_DBG_TIM1_STOP: u32 = DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk;
pub const DBGMCU_APB2FZR_DBG_TIM8_STOP_Pos: u32 = 13;
pub const DBGMCU_APB2FZR_DBG_TIM8_STOP_Msk: u32 = 0x1 << DBGMCU_APB2FZR_DBG_TIM8_STOP_Pos;
pub const DBGMCU_APB2FZR_DBG_TIM8_STOP: u32 = DBGMCU_APB2FZR_DBG_TIM8_STOP_Msk;
pub const DBGMCU_APB2FZR_DBG_TIM15_STOP_Pos: u32 = 16;
pub const DBGMCU_APB2FZR_DBG_TIM15_STOP_Msk: u32 = 0x1 << DBGMCU_APB2FZR_DBG_TIM15_STOP_Pos;
pub const DBGMCU_APB2FZR_DBG_TIM15_STOP: u32 = DBGMCU_APB2FZR_DBG_TIM15_STOP_Msk;
pub const DBGMCU_APB2FZR_DBG_TIM16_STOP_Pos: u32 = 17;
pub const DBGMCU_APB2FZR_DBG_TIM16_STOP_Msk: u32 = 0x1 << DBGMCU_APB2FZR_DBG_TIM16_STOP_Pos;
pub const DBGMCU_APB2FZR_DBG_TIM16_STOP: u32 = DBGMCU_APB2FZR_DBG_TIM16_STOP_Msk;
pub const DBGMCU_APB2FZR_DBG_TIM17_STOP_Pos: u32 = 18;
pub const DBGMCU_APB2FZR_DBG_TIM17_STOP_Msk: u32 = 0x1 << DBGMCU_APB2FZR_DBG_TIM17_STOP_Pos;
pub const DBGMCU_APB2FZR_DBG_TIM17_STOP: u32 = DBGMCU_APB2FZR_DBG_TIM17_STOP_Msk;
pub const DBGMCU_APB3FZR_DBG_I2C3_STOP_Pos: u32 = 10;
pub const DBGMCU_APB3FZR_DBG_I2C3_STOP_Msk: u32 = 0x1 << DBGMCU_APB3FZR_DBG_I2C3_STOP_Pos;
pub const DBGMCU_APB3FZR_DBG_I2C3_STOP: u32 = DBGMCU_APB3FZR_DBG_I2C3_STOP_Msk;
pub const DBGMCU_APB3FZR_DBG_I2C4_STOP_Pos: u32 = 11;
pub const DBGMCU_APB3FZR_DBG_I2C4_STOP_Msk: u32 = 0x1 << DBGMCU_APB3FZR_DBG_I2C4_STOP_Pos;
pub const DBGMCU_APB3FZR_DBG_I2C4_STOP: u32 = DBGMCU_APB3FZR_DBG_I2C4_STOP_Msk;
pub const DBGMCU_APB3FZR_DBG_LPTIM1_STOP_Pos: u32 = 17;
pub const DBGMCU_APB3FZR_DBG_LPTIM1_STOP_Msk: u32 = 0x1 << DBGMCU_APB3FZR_DBG_LPTIM1_STOP_Pos;
pub const DBGMCU_APB3FZR_DBG_LPTIM1_STOP: u32 = DBGMCU_APB3FZR_DBG_LPTIM1_STOP_Msk;
pub const DBGMCU_APB3FZR_DBG_LPTIM3_STOP_Pos: u32 = 18;
pub const DBGMCU_APB3FZR_DBG_LPTIM3_STOP_Msk: u32 = 0x1 << DBGMCU_APB3FZR_DBG_LPTIM3_STOP_Pos;
pub const DBGMCU_APB3FZR_DBG_LPTIM3_STOP: u32 = DBGMCU_APB3FZR_DBG_LPTIM3_STOP_Msk;
pub const DBGMCU_APB3FZR_DBG_LPTIM4_STOP_Pos: u32 = 19;
pub const DBGMCU_APB3FZR_DBG_LPTIM4_STOP_Msk: u32 = 0x1 << DBGMCU_APB3FZR_DBG_LPTIM4_STOP_Pos;
pub const DBGMCU_APB3FZR_DBG_LPTIM4_STOP: u32 = DBGMCU_APB3FZR_DBG_LPTIM4_STOP_Msk;
pub const DBGMCU_APB3FZR_DBG_LPTIM5_STOP_Pos: u32 = 20;
pub const DBGMCU_APB3FZR_DBG_LPTIM5_STOP_Msk: u32 = 0x1 << DBGMCU_APB3FZR_DBG_LPTIM5_STOP_Pos;
pub const DBGMCU_APB3FZR_DBG_LPTIM5_STOP: u32 = DBGMCU_APB3FZR_DBG_LPTIM5_STOP_Msk;
pub const DBGMCU_APB3FZR_DBG_LPTIM6_STOP_Pos: u32 = 21;
pub const DBGMCU_APB3FZR_DBG_LPTIM6_STOP_Msk: u32 = 0x1 << DBGMCU_APB3FZR_DBG_LPTIM6_STOP_Pos;
pub const DBGMCU_APB3FZR_DBG_LPTIM6_STOP: u32 = DBGMCU_APB3FZR_DBG_LPTIM6_STOP_Msk;
pub const DBGMCU_APB3FZR_DBG_RTC_STOP_Pos: u32 = 30;
pub const DBGMCU_APB3FZR_DBG_RTC_STOP_Msk: u32 = 0x1 << DBGMCU_APB3FZR_DBG_RTC_STOP_Pos;
pub const DBGMCU_APB3FZR_DBG_RTC_STOP: u32 = DBGMCU_APB3FZR_DBG_RTC_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH0_STOP_Pos: u32 = 0;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH0_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH0_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH0_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH0_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH1_STOP_Pos: u32 = 1;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH1_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH1_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH1_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH1_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH2_STOP_Pos: u32 = 2;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH2_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH2_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH2_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH2_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH3_STOP_Pos: u32 = 3;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH3_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH3_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH3_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH3_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH4_STOP_Pos: u32 = 4;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH4_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH4_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH4_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH4_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH5_STOP_Pos: u32 = 5;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH5_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH5_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH5_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH5_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH6_STOP_Pos: u32 = 6;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH6_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH6_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH6_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH6_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH7_STOP_Pos: u32 = 7;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH7_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH7_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH7_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH7_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP_Pos: u32 = 8;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP_Pos: u32 = 9;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP_Pos: u32 = 10;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP_Pos: u32 = 11;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH12_STOP_Pos: u32 = 12;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH12_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH12_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH12_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH12_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH13_STOP_Pos: u32 = 13;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH13_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH13_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH13_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH13_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH14_STOP_Pos: u32 = 14;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH14_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH14_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH14_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH14_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH15_STOP_Pos: u32 = 15;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH15_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA1_CH15_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA1_CH15_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA1_CH15_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH0_STOP_Pos: u32 = 16;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH0_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH0_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH0_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH0_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH1_STOP_Pos: u32 = 17;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH1_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH1_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH1_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH1_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH2_STOP_Pos: u32 = 18;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH2_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH2_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH2_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH2_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH3_STOP_Pos: u32 = 19;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH3_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH3_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH3_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH3_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH4_STOP_Pos: u32 = 20;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH4_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH4_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH4_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH4_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH5_STOP_Pos: u32 = 21;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH5_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH5_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH5_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH5_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH6_STOP_Pos: u32 = 22;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH6_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH6_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH6_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH6_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH7_STOP_Pos: u32 = 23;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH7_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH7_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH7_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH7_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP_Pos: u32 = 24;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP_Pos: u32 = 25;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP_Pos: u32 = 26;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP_Pos: u32 = 27;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH12_STOP_Pos: u32 = 28;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH12_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH12_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH12_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH12_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH13_STOP_Pos: u32 = 29;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH13_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH13_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH13_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH13_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH14_STOP_Pos: u32 = 30;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH14_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH14_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH14_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH14_STOP_Msk;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH15_STOP_Pos: u32 = 31;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH15_STOP_Msk: u32 =
    0x1 << DBGMCU_AHB1FZR_DBG_GPDMA2_CH15_STOP_Pos;
pub const DBGMCU_AHB1FZR_DBG_GPDMA2_CH15_STOP: u32 = DBGMCU_AHB1FZR_DBG_GPDMA2_CH15_STOP_Msk;
pub const DBGMCU_SR_ACC_PORT_PRES_Pos: u32 = 0;
pub const DBGMCU_SR_ACC_PORT_PRES_Msk: u32 = 0xFFFF << DBGMCU_SR_ACC_PORT_PRES_Pos;
pub const DBGMCU_SR_ACC_PORT_PRES: u32 = DBGMCU_SR_ACC_PORT_PRES_Msk;
pub const DBGMCU_SR_ACC_PORT_ENBL_Pos: u32 = 16;
pub const DBGMCU_SR_ACC_PORT_ENBL_Msk: u32 = 0xFFFF << DBGMCU_SR_ACC_PORT_ENBL_Pos;
pub const DBGMCU_SR_ACC_PORT_ENBL: u32 = DBGMCU_SR_ACC_PORT_ENBL_Msk;
pub const DBGMCU_DBG_AUTH_HOST_Pos: u32 = 0;
pub const DBGMCU_DBG_AUTH_HOST_Msk: u32 = 0xFFFFFFFF << DBGMCU_DBG_AUTH_HOST_Pos;
pub const DBGMCU_DBG_AUTH_HOST: u32 = DBGMCU_DBG_AUTH_HOST_Msk;
pub const DBGMCU_DBG_AUTH_DEV_Pos: u32 = 0;
pub const DBGMCU_DBG_AUTH_DEV_Msk: u32 = 0xFFFFFFFF << DBGMCU_DBG_AUTH_DEV_Pos;
pub const DBGMCU_DBG_AUTH_DEV: u32 = DBGMCU_DBG_AUTH_DEV_Msk;
pub const DBGMCU_DBG_AUTH_ACK_HOST_Pos: u32 = 0;
pub const DBGMCU_DBG_AUTH_ACK_HOST_Msk: u32 = 0x1 << DBGMCU_DBG_AUTH_ACK_HOST_Pos;
pub const DBGMCU_DBG_AUTH_ACK_HOST: u32 = DBGMCU_DBG_AUTH_ACK_HOST_Msk;
pub const DBGMCU_DBG_AUTH_ACK_DEV_Pos: u32 = 1;
pub const DBGMCU_DBG_AUTH_ACK_DEV_Msk: u32 = 0x1 << DBGMCU_DBG_AUTH_ACK_DEV_Pos;
pub const DBGMCU_DBG_AUTH_ACK_DEV: u32 = DBGMCU_DBG_AUTH_ACK_DEV_Msk;
pub const DBGMCU_PIDR4_JEP106CON_Pos: u32 = 0;
pub const DBGMCU_PIDR4_JEP106CON_Msk: u32 = 0xF << DBGMCU_PIDR4_JEP106CON_Pos;
pub const DBGMCU_PIDR4_JEP106CON: u32 = DBGMCU_PIDR4_JEP106CON_Msk;
pub const DBGMCU_PIDR4_4KCOUNT_Pos: u32 = 4;
pub const DBGMCU_PIDR4_4KCOUNT_Msk: u32 = 0xF << DBGMCU_PIDR4_4KCOUNT_Pos;
pub const DBGMCU_PIDR4_4KCOUNT: u32 = DBGMCU_PIDR4_4KCOUNT_Msk;
pub const DBGMCU_PIDR0_PARTNUM_Pos: u32 = 0;
pub const DBGMCU_PIDR0_PARTNUM_Msk: u32 = 0xFF << DBGMCU_PIDR0_PARTNUM_Pos;
pub const DBGMCU_PIDR0_PARTNUM: u32 = DBGMCU_PIDR0_PARTNUM_Msk;
pub const DBGMCU_PIDR1_PARTNUM_Pos: u32 = 0;
pub const DBGMCU_PIDR1_PARTNUM_Msk: u32 = 0xF << DBGMCU_PIDR1_PARTNUM_Pos;
pub const DBGMCU_PIDR1_PARTNUM: u32 = DBGMCU_PIDR1_PARTNUM_Msk;
pub const DBGMCU_PIDR1_JEP106ID_Pos: u32 = 4;
pub const DBGMCU_PIDR1_JEP106ID_Msk: u32 = 0xF << DBGMCU_PIDR1_JEP106ID_Pos;
pub const DBGMCU_PIDR1_JEP106ID: u32 = DBGMCU_PIDR1_JEP106ID_Msk;
pub const DBGMCU_PIDR2_JEP106ID_Pos: u32 = 0;
pub const DBGMCU_PIDR2_JEP106ID_Msk: u32 = 0x7 << DBGMCU_PIDR2_JEP106ID_Pos;
pub const DBGMCU_PIDR2_JEP106ID: u32 = DBGMCU_PIDR2_JEP106ID_Msk;
pub const DBGMCU_PIDR2_JEDEC_Pos: u32 = 3;
pub const DBGMCU_PIDR2_JEDEC_Msk: u32 = 0x1 << DBGMCU_PIDR2_JEDEC_Pos;
pub const DBGMCU_PIDR2_JEDEC: u32 = DBGMCU_PIDR2_JEDEC_Msk;
pub const DBGMCU_PIDR2_REVISION_Pos: u32 = 4;
pub const DBGMCU_PIDR2_REVISION_Msk: u32 = 0xF << DBGMCU_PIDR2_REVISION_Pos;
pub const DBGMCU_PIDR2_REVISION: u32 = DBGMCU_PIDR2_REVISION_Msk;
pub const DBGMCU_PIDR3_CMOD_Pos: u32 = 0;
pub const DBGMCU_PIDR3_CMOD_Msk: u32 = 0xF << DBGMCU_PIDR3_CMOD_Pos;
pub const DBGMCU_PIDR3_CMOD: u32 = DBGMCU_PIDR3_CMOD_Msk;
pub const DBGMCU_PIDR3_REVAND_Pos: u32 = 4;
pub const DBGMCU_PIDR3_REVAND_Msk: u32 = 0xF << DBGMCU_PIDR3_REVAND_Pos;
pub const DBGMCU_PIDR3_REVAND: u32 = DBGMCU_PIDR3_REVAND_Msk;
pub const DBGMCU_CIDR0_PREAMBLE_Pos: u32 = 0;
pub const DBGMCU_CIDR0_PREAMBLE_Msk: u32 = 0xFF << DBGMCU_CIDR0_PREAMBLE_Pos;
pub const DBGMCU_CIDR0_PREAMBLE: u32 = DBGMCU_CIDR0_PREAMBLE_Msk;
pub const DBGMCU_CIDR1_PREAMBLE_Pos: u32 = 0;
pub const DBGMCU_CIDR1_PREAMBLE_Msk: u32 = 0xF << DBGMCU_CIDR1_PREAMBLE_Pos;
pub const DBGMCU_CIDR1_PREAMBLE: u32 = DBGMCU_CIDR1_PREAMBLE_Msk;
pub const DBGMCU_CIDR1_CLASS_Pos: u32 = 4;
pub const DBGMCU_CIDR1_CLASS_Msk: u32 = 0xF << DBGMCU_CIDR1_CLASS_Pos;
pub const DBGMCU_CIDR1_CLASS: u32 = DBGMCU_CIDR1_CLASS_Msk;
pub const DBGMCU_CIDR2_PREAMBLE_Pos: u32 = 0;
pub const DBGMCU_CIDR2_PREAMBLE_Msk: u32 = 0xFF << DBGMCU_CIDR2_PREAMBLE_Pos;
pub const DBGMCU_CIDR2_PREAMBLE: u32 = DBGMCU_CIDR2_PREAMBLE_Msk;
pub const DBGMCU_CIDR3_PREAMBLE_Pos: u32 = 0;
pub const DBGMCU_CIDR3_PREAMBLE_Msk: u32 = 0xFF << DBGMCU_CIDR3_PREAMBLE_Pos;
pub const DBGMCU_CIDR3_PREAMBLE: u32 = DBGMCU_CIDR3_PREAMBLE_Msk;
pub const DCMI_CR_CAPTURE_Pos: u32 = 0;
pub const DCMI_CR_CAPTURE_Msk: u32 = 0x1 << DCMI_CR_CAPTURE_Pos;
pub const DCMI_CR_CAPTURE: u32 = DCMI_CR_CAPTURE_Msk;
pub const DCMI_CR_CM_Pos: u32 = 1;
pub const DCMI_CR_CM_Msk: u32 = 0x1 << DCMI_CR_CM_Pos;
pub const DCMI_CR_CM: u32 = DCMI_CR_CM_Msk;
pub const DCMI_CR_CROP_Pos: u32 = 2;
pub const DCMI_CR_CROP_Msk: u32 = 0x1 << DCMI_CR_CROP_Pos;
pub const DCMI_CR_CROP: u32 = DCMI_CR_CROP_Msk;
pub const DCMI_CR_JPEG_Pos: u32 = 3;
pub const DCMI_CR_JPEG_Msk: u32 = 0x1 << DCMI_CR_JPEG_Pos;
pub const DCMI_CR_JPEG: u32 = DCMI_CR_JPEG_Msk;
pub const DCMI_CR_ESS_Pos: u32 = 4;
pub const DCMI_CR_ESS_Msk: u32 = 0x1 << DCMI_CR_ESS_Pos;
pub const DCMI_CR_ESS: u32 = DCMI_CR_ESS_Msk;
pub const DCMI_CR_PCKPOL_Pos: u32 = 5;
pub const DCMI_CR_PCKPOL_Msk: u32 = 0x1 << DCMI_CR_PCKPOL_Pos;
pub const DCMI_CR_PCKPOL: u32 = DCMI_CR_PCKPOL_Msk;
pub const DCMI_CR_HSPOL_Pos: u32 = 6;
pub const DCMI_CR_HSPOL_Msk: u32 = 0x1 << DCMI_CR_HSPOL_Pos;
pub const DCMI_CR_HSPOL: u32 = DCMI_CR_HSPOL_Msk;
pub const DCMI_CR_VSPOL_Pos: u32 = 7;
pub const DCMI_CR_VSPOL_Msk: u32 = 0x1 << DCMI_CR_VSPOL_Pos;
pub const DCMI_CR_VSPOL: u32 = DCMI_CR_VSPOL_Msk;
pub const DCMI_CR_FCRC_Pos: u32 = 8;
pub const DCMI_CR_FCRC_Msk: u32 = 0x3 << DCMI_CR_FCRC_Pos;
pub const DCMI_CR_FCRC: u32 = DCMI_CR_FCRC_Msk;
pub const DCMI_CR_FCRC_0: u32 = 0x1 << DCMI_CR_FCRC_Pos;
pub const DCMI_CR_FCRC_1: u32 = 0x2 << DCMI_CR_FCRC_Pos;
pub const DCMI_CR_EDM_Pos: u32 = 10;
pub const DCMI_CR_EDM_Msk: u32 = 0x3 << DCMI_CR_EDM_Pos;
pub const DCMI_CR_EDM: u32 = DCMI_CR_EDM_Msk;
pub const DCMI_CR_EDM_0: u32 = 0x1 << DCMI_CR_EDM_Pos;
pub const DCMI_CR_EDM_1: u32 = 0x2 << DCMI_CR_EDM_Pos;
pub const DCMI_CR_ENABLE_Pos: u32 = 14;
pub const DCMI_CR_ENABLE_Msk: u32 = 0x1 << DCMI_CR_ENABLE_Pos;
pub const DCMI_CR_ENABLE: u32 = DCMI_CR_ENABLE_Msk;
pub const DCMI_CR_BSM_Pos: u32 = 16;
pub const DCMI_CR_BSM_Msk: u32 = 0x3 << DCMI_CR_BSM_Pos;
pub const DCMI_CR_BSM: u32 = DCMI_CR_BSM_Msk;
pub const DCMI_CR_BSM_0: u32 = 0x1 << DCMI_CR_BSM_Pos;
pub const DCMI_CR_BSM_1: u32 = 0x2 << DCMI_CR_BSM_Pos;
pub const DCMI_CR_OEBS_Pos: u32 = 18;
pub const DCMI_CR_OEBS_Msk: u32 = 0x1 << DCMI_CR_OEBS_Pos;
pub const DCMI_CR_OEBS: u32 = DCMI_CR_OEBS_Msk;
pub const DCMI_CR_LSM_Pos: u32 = 19;
pub const DCMI_CR_LSM_Msk: u32 = 0x1 << DCMI_CR_LSM_Pos;
pub const DCMI_CR_LSM: u32 = DCMI_CR_LSM_Msk;
pub const DCMI_CR_OELS_Pos: u32 = 20;
pub const DCMI_CR_OELS_Msk: u32 = 0x1 << DCMI_CR_OELS_Pos;
pub const DCMI_CR_OELS: u32 = DCMI_CR_OELS_Msk;
pub const DCMI_CR_PSDM_Pos: u32 = 31;
pub const DCMI_CR_PSDM_Msk: u32 = 0x0 << DCMI_CR_PSDM_Pos;
pub const DCMI_CR_PSDM: u32 = DCMI_CR_PSDM_Msk;
pub const DCMI_SR_HSYNC_Pos: u32 = 0;
pub const DCMI_SR_HSYNC_Msk: u32 = 0x1 << DCMI_SR_HSYNC_Pos;
pub const DCMI_SR_HSYNC: u32 = DCMI_SR_HSYNC_Msk;
pub const DCMI_SR_VSYNC_Pos: u32 = 1;
pub const DCMI_SR_VSYNC_Msk: u32 = 0x1 << DCMI_SR_VSYNC_Pos;
pub const DCMI_SR_VSYNC: u32 = DCMI_SR_VSYNC_Msk;
pub const DCMI_SR_FNE_Pos: u32 = 2;
pub const DCMI_SR_FNE_Msk: u32 = 0x1 << DCMI_SR_FNE_Pos;
pub const DCMI_SR_FNE: u32 = DCMI_SR_FNE_Msk;
pub const DCMI_RIS_FRAME_RIS_Pos: u32 = 0;
pub const DCMI_RIS_FRAME_RIS_Msk: u32 = 0x1 << DCMI_RIS_FRAME_RIS_Pos;
pub const DCMI_RIS_FRAME_RIS: u32 = DCMI_RIS_FRAME_RIS_Msk;
pub const DCMI_RIS_OVR_RIS_Pos: u32 = 1;
pub const DCMI_RIS_OVR_RIS_Msk: u32 = 0x1 << DCMI_RIS_OVR_RIS_Pos;
pub const DCMI_RIS_OVR_RIS: u32 = DCMI_RIS_OVR_RIS_Msk;
pub const DCMI_RIS_ERR_RIS_Pos: u32 = 2;
pub const DCMI_RIS_ERR_RIS_Msk: u32 = 0x1 << DCMI_RIS_ERR_RIS_Pos;
pub const DCMI_RIS_ERR_RIS: u32 = DCMI_RIS_ERR_RIS_Msk;
pub const DCMI_RIS_VSYNC_RIS_Pos: u32 = 3;
pub const DCMI_RIS_VSYNC_RIS_Msk: u32 = 0x1 << DCMI_RIS_VSYNC_RIS_Pos;
pub const DCMI_RIS_VSYNC_RIS: u32 = DCMI_RIS_VSYNC_RIS_Msk;
pub const DCMI_RIS_LINE_RIS_Pos: u32 = 4;
pub const DCMI_RIS_LINE_RIS_Msk: u32 = 0x1 << DCMI_RIS_LINE_RIS_Pos;
pub const DCMI_RIS_LINE_RIS: u32 = DCMI_RIS_LINE_RIS_Msk;
pub const DCMI_IER_FRAME_IE_Pos: u32 = 0;
pub const DCMI_IER_FRAME_IE_Msk: u32 = 0x1 << DCMI_IER_FRAME_IE_Pos;
pub const DCMI_IER_FRAME_IE: u32 = DCMI_IER_FRAME_IE_Msk;
pub const DCMI_IER_OVR_IE_Pos: u32 = 1;
pub const DCMI_IER_OVR_IE_Msk: u32 = 0x1 << DCMI_IER_OVR_IE_Pos;
pub const DCMI_IER_OVR_IE: u32 = DCMI_IER_OVR_IE_Msk;
pub const DCMI_IER_ERR_IE_Pos: u32 = 2;
pub const DCMI_IER_ERR_IE_Msk: u32 = 0x1 << DCMI_IER_ERR_IE_Pos;
pub const DCMI_IER_ERR_IE: u32 = DCMI_IER_ERR_IE_Msk;
pub const DCMI_IER_VSYNC_IE_Pos: u32 = 3;
pub const DCMI_IER_VSYNC_IE_Msk: u32 = 0x1 << DCMI_IER_VSYNC_IE_Pos;
pub const DCMI_IER_VSYNC_IE: u32 = DCMI_IER_VSYNC_IE_Msk;
pub const DCMI_IER_LINE_IE_Pos: u32 = 4;
pub const DCMI_IER_LINE_IE_Msk: u32 = 0x1 << DCMI_IER_LINE_IE_Pos;
pub const DCMI_IER_LINE_IE: u32 = DCMI_IER_LINE_IE_Msk;
pub const DCMI_MIS_FRAME_MIS_Pos: u32 = 0;
pub const DCMI_MIS_FRAME_MIS_Msk: u32 = 0x1 << DCMI_MIS_FRAME_MIS_Pos;
pub const DCMI_MIS_FRAME_MIS: u32 = DCMI_MIS_FRAME_MIS_Msk;
pub const DCMI_MIS_OVR_MIS_Pos: u32 = 1;
pub const DCMI_MIS_OVR_MIS_Msk: u32 = 0x1 << DCMI_MIS_OVR_MIS_Pos;
pub const DCMI_MIS_OVR_MIS: u32 = DCMI_MIS_OVR_MIS_Msk;
pub const DCMI_MIS_ERR_MIS_Pos: u32 = 2;
pub const DCMI_MIS_ERR_MIS_Msk: u32 = 0x1 << DCMI_MIS_ERR_MIS_Pos;
pub const DCMI_MIS_ERR_MIS: u32 = DCMI_MIS_ERR_MIS_Msk;
pub const DCMI_MIS_VSYNC_MIS_Pos: u32 = 3;
pub const DCMI_MIS_VSYNC_MIS_Msk: u32 = 0x1 << DCMI_MIS_VSYNC_MIS_Pos;
pub const DCMI_MIS_VSYNC_MIS: u32 = DCMI_MIS_VSYNC_MIS_Msk;
pub const DCMI_MIS_LINE_MIS_Pos: u32 = 4;
pub const DCMI_MIS_LINE_MIS_Msk: u32 = 0x1 << DCMI_MIS_LINE_MIS_Pos;
pub const DCMI_MIS_LINE_MIS: u32 = DCMI_MIS_LINE_MIS_Msk;
pub const DCMI_ICR_FRAME_ISC_Pos: u32 = 0;
pub const DCMI_ICR_FRAME_ISC_Msk: u32 = 0x1 << DCMI_ICR_FRAME_ISC_Pos;
pub const DCMI_ICR_FRAME_ISC: u32 = DCMI_ICR_FRAME_ISC_Msk;
pub const DCMI_ICR_OVR_ISC_Pos: u32 = 1;
pub const DCMI_ICR_OVR_ISC_Msk: u32 = 0x1 << DCMI_ICR_OVR_ISC_Pos;
pub const DCMI_ICR_OVR_ISC: u32 = DCMI_ICR_OVR_ISC_Msk;
pub const DCMI_ICR_ERR_ISC_Pos: u32 = 2;
pub const DCMI_ICR_ERR_ISC_Msk: u32 = 0x1 << DCMI_ICR_ERR_ISC_Pos;
pub const DCMI_ICR_ERR_ISC: u32 = DCMI_ICR_ERR_ISC_Msk;
pub const DCMI_ICR_VSYNC_ISC_Pos: u32 = 3;
pub const DCMI_ICR_VSYNC_ISC_Msk: u32 = 0x1 << DCMI_ICR_VSYNC_ISC_Pos;
pub const DCMI_ICR_VSYNC_ISC: u32 = DCMI_ICR_VSYNC_ISC_Msk;
pub const DCMI_ICR_LINE_ISC_Pos: u32 = 4;
pub const DCMI_ICR_LINE_ISC_Msk: u32 = 0x1 << DCMI_ICR_LINE_ISC_Pos;
pub const DCMI_ICR_LINE_ISC: u32 = DCMI_ICR_LINE_ISC_Msk;
pub const DCMI_ESCR_FSC_Pos: u32 = 0;
pub const DCMI_ESCR_FSC_Msk: u32 = 0xFF << DCMI_ESCR_FSC_Pos;
pub const DCMI_ESCR_FSC: u32 = DCMI_ESCR_FSC_Msk;
pub const DCMI_ESCR_LSC_Pos: u32 = 8;
pub const DCMI_ESCR_LSC_Msk: u32 = 0xFF << DCMI_ESCR_LSC_Pos;
pub const DCMI_ESCR_LSC: u32 = DCMI_ESCR_LSC_Msk;
pub const DCMI_ESCR_LEC_Pos: u32 = 16;
pub const DCMI_ESCR_LEC_Msk: u32 = 0xFF << DCMI_ESCR_LEC_Pos;
pub const DCMI_ESCR_LEC: u32 = DCMI_ESCR_LEC_Msk;
pub const DCMI_ESCR_FEC_Pos: u32 = 24;
pub const DCMI_ESCR_FEC_Msk: u32 = 0xFF << DCMI_ESCR_FEC_Pos;
pub const DCMI_ESCR_FEC: u32 = DCMI_ESCR_FEC_Msk;
pub const DCMI_ESUR_FSU_Pos: u32 = 0;
pub const DCMI_ESUR_FSU_Msk: u32 = 0xFF << DCMI_ESUR_FSU_Pos;
pub const DCMI_ESUR_FSU: u32 = DCMI_ESUR_FSU_Msk;
pub const DCMI_ESUR_LSU_Pos: u32 = 8;
pub const DCMI_ESUR_LSU_Msk: u32 = 0xFF << DCMI_ESUR_LSU_Pos;
pub const DCMI_ESUR_LSU: u32 = DCMI_ESUR_LSU_Msk;
pub const DCMI_ESUR_LEU_Pos: u32 = 16;
pub const DCMI_ESUR_LEU_Msk: u32 = 0xFF << DCMI_ESUR_LEU_Pos;
pub const DCMI_ESUR_LEU: u32 = DCMI_ESUR_LEU_Msk;
pub const DCMI_ESUR_FEU_Pos: u32 = 24;
pub const DCMI_ESUR_FEU_Msk: u32 = 0xFF << DCMI_ESUR_FEU_Pos;
pub const DCMI_ESUR_FEU: u32 = DCMI_ESUR_FEU_Msk;
pub const DCMI_CWSTRT_HOFFCNT_Pos: u32 = 0;
pub const DCMI_CWSTRT_HOFFCNT_Msk: u32 = 0x3FFF << DCMI_CWSTRT_HOFFCNT_Pos;
pub const DCMI_CWSTRT_HOFFCNT: u32 = DCMI_CWSTRT_HOFFCNT_Msk;
pub const DCMI_CWSTRT_VST_Pos: u32 = 16;
pub const DCMI_CWSTRT_VST_Msk: u32 = 0x1FFF << DCMI_CWSTRT_VST_Pos;
pub const DCMI_CWSTRT_VST: u32 = DCMI_CWSTRT_VST_Msk;
pub const DCMI_CWSIZE_CAPCNT_Pos: u32 = 0;
pub const DCMI_CWSIZE_CAPCNT_Msk: u32 = 0x3FFF << DCMI_CWSIZE_CAPCNT_Pos;
pub const DCMI_CWSIZE_CAPCNT: u32 = DCMI_CWSIZE_CAPCNT_Msk;
pub const DCMI_CWSIZE_VLINE_Pos: u32 = 16;
pub const DCMI_CWSIZE_VLINE_Msk: u32 = 0x3FFF << DCMI_CWSIZE_VLINE_Pos;
pub const DCMI_CWSIZE_VLINE: u32 = DCMI_CWSIZE_VLINE_Msk;
pub const DCMI_DR_BYTE0_Pos: u32 = 0;
pub const DCMI_DR_BYTE0_Msk: u32 = 0xFF << DCMI_DR_BYTE0_Pos;
pub const DCMI_DR_BYTE0: u32 = DCMI_DR_BYTE0_Msk;
pub const DCMI_DR_BYTE1_Pos: u32 = 8;
pub const DCMI_DR_BYTE1_Msk: u32 = 0xFF << DCMI_DR_BYTE1_Pos;
pub const DCMI_DR_BYTE1: u32 = DCMI_DR_BYTE1_Msk;
pub const DCMI_DR_BYTE2_Pos: u32 = 16;
pub const DCMI_DR_BYTE2_Msk: u32 = 0xFF << DCMI_DR_BYTE2_Pos;
pub const DCMI_DR_BYTE2: u32 = DCMI_DR_BYTE2_Msk;
pub const DCMI_DR_BYTE3_Pos: u32 = 24;
pub const DCMI_DR_BYTE3_Msk: u32 = 0xFF << DCMI_DR_BYTE3_Pos;
pub const DCMI_DR_BYTE3: u32 = DCMI_DR_BYTE3_Msk;
pub const DMA_SECCFGR_SEC0_Pos: u32 = 0;
pub const DMA_SECCFGR_SEC0_Msk: u32 = 0x1 << DMA_SECCFGR_SEC0_Pos;
pub const DMA_SECCFGR_SEC0: u32 = DMA_SECCFGR_SEC0_Msk;
pub const DMA_SECCFGR_SEC1_Pos: u32 = 1;
pub const DMA_SECCFGR_SEC1_Msk: u32 = 0x1 << DMA_SECCFGR_SEC1_Pos;
pub const DMA_SECCFGR_SEC1: u32 = DMA_SECCFGR_SEC1_Msk;
pub const DMA_SECCFGR_SEC2_Pos: u32 = 2;
pub const DMA_SECCFGR_SEC2_Msk: u32 = 0x1 << DMA_SECCFGR_SEC2_Pos;
pub const DMA_SECCFGR_SEC2: u32 = DMA_SECCFGR_SEC2_Msk;
pub const DMA_SECCFGR_SEC3_Pos: u32 = 3;
pub const DMA_SECCFGR_SEC3_Msk: u32 = 0x1 << DMA_SECCFGR_SEC3_Pos;
pub const DMA_SECCFGR_SEC3: u32 = DMA_SECCFGR_SEC3_Msk;
pub const DMA_SECCFGR_SEC4_Pos: u32 = 4;
pub const DMA_SECCFGR_SEC4_Msk: u32 = 0x1 << DMA_SECCFGR_SEC4_Pos;
pub const DMA_SECCFGR_SEC4: u32 = DMA_SECCFGR_SEC4_Msk;
pub const DMA_SECCFGR_SEC5_Pos: u32 = 5;
pub const DMA_SECCFGR_SEC5_Msk: u32 = 0x1 << DMA_SECCFGR_SEC5_Pos;
pub const DMA_SECCFGR_SEC5: u32 = DMA_SECCFGR_SEC5_Msk;
pub const DMA_SECCFGR_SEC6_Pos: u32 = 6;
pub const DMA_SECCFGR_SEC6_Msk: u32 = 0x1 << DMA_SECCFGR_SEC6_Pos;
pub const DMA_SECCFGR_SEC6: u32 = DMA_SECCFGR_SEC6_Msk;
pub const DMA_SECCFGR_SEC7_Pos: u32 = 7;
pub const DMA_SECCFGR_SEC7_Msk: u32 = 0x1 << DMA_SECCFGR_SEC7_Pos;
pub const DMA_SECCFGR_SEC7: u32 = DMA_SECCFGR_SEC7_Msk;
pub const DMA_PRIVCFGR_PRIV0_Pos: u32 = 0;
pub const DMA_PRIVCFGR_PRIV0_Msk: u32 = 0x1 << DMA_PRIVCFGR_PRIV0_Pos;
pub const DMA_PRIVCFGR_PRIV0: u32 = DMA_PRIVCFGR_PRIV0_Msk;
pub const DMA_PRIVCFGR_PRIV1_Pos: u32 = 1;
pub const DMA_PRIVCFGR_PRIV1_Msk: u32 = 0x1 << DMA_PRIVCFGR_PRIV1_Pos;
pub const DMA_PRIVCFGR_PRIV1: u32 = DMA_PRIVCFGR_PRIV1_Msk;
pub const DMA_PRIVCFGR_PRIV2_Pos: u32 = 2;
pub const DMA_PRIVCFGR_PRIV2_Msk: u32 = 0x1 << DMA_PRIVCFGR_PRIV2_Pos;
pub const DMA_PRIVCFGR_PRIV2: u32 = DMA_PRIVCFGR_PRIV2_Msk;
pub const DMA_PRIVCFGR_PRIV3_Pos: u32 = 3;
pub const DMA_PRIVCFGR_PRIV3_Msk: u32 = 0x1 << DMA_PRIVCFGR_PRIV3_Pos;
pub const DMA_PRIVCFGR_PRIV3: u32 = DMA_PRIVCFGR_PRIV3_Msk;
pub const DMA_PRIVCFGR_PRIV4_Pos: u32 = 4;
pub const DMA_PRIVCFGR_PRIV4_Msk: u32 = 0x1 << DMA_PRIVCFGR_PRIV4_Pos;
pub const DMA_PRIVCFGR_PRIV4: u32 = DMA_PRIVCFGR_PRIV4_Msk;
pub const DMA_PRIVCFGR_PRIV5_Pos: u32 = 5;
pub const DMA_PRIVCFGR_PRIV5_Msk: u32 = 0x1 << DMA_PRIVCFGR_PRIV5_Pos;
pub const DMA_PRIVCFGR_PRIV5: u32 = DMA_PRIVCFGR_PRIV5_Msk;
pub const DMA_PRIVCFGR_PRIV6_Pos: u32 = 6;
pub const DMA_PRIVCFGR_PRIV6_Msk: u32 = 0x1 << DMA_PRIVCFGR_PRIV6_Pos;
pub const DMA_PRIVCFGR_PRIV6: u32 = DMA_PRIVCFGR_PRIV6_Msk;
pub const DMA_PRIVCFGR_PRIV7_Pos: u32 = 7;
pub const DMA_PRIVCFGR_PRIV7_Msk: u32 = 0x1 << DMA_PRIVCFGR_PRIV7_Pos;
pub const DMA_PRIVCFGR_PRIV7: u32 = DMA_PRIVCFGR_PRIV7_Msk;
pub const DMA_RCFGLOCKR_LOCK0_Pos: u32 = 0;
pub const DMA_RCFGLOCKR_LOCK0_Msk: u32 = 0x1 << DMA_RCFGLOCKR_LOCK0_Pos;
pub const DMA_RCFGLOCKR_LOCK0: u32 = DMA_RCFGLOCKR_LOCK0_Msk;
pub const DMA_RCFGLOCKR_LOCK1_Pos: u32 = 1;
pub const DMA_RCFGLOCKR_LOCK1_Msk: u32 = 0x1 << DMA_RCFGLOCKR_LOCK1_Pos;
pub const DMA_RCFGLOCKR_LOCK1: u32 = DMA_RCFGLOCKR_LOCK1_Msk;
pub const DMA_RCFGLOCKR_LOCK2_Pos: u32 = 2;
pub const DMA_RCFGLOCKR_LOCK2_Msk: u32 = 0x1 << DMA_RCFGLOCKR_LOCK2_Pos;
pub const DMA_RCFGLOCKR_LOCK2: u32 = DMA_RCFGLOCKR_LOCK2_Msk;
pub const DMA_RCFGLOCKR_LOCK3_Pos: u32 = 3;
pub const DMA_RCFGLOCKR_LOCK3_Msk: u32 = 0x1 << DMA_RCFGLOCKR_LOCK3_Pos;
pub const DMA_RCFGLOCKR_LOCK3: u32 = DMA_RCFGLOCKR_LOCK3_Msk;
pub const DMA_RCFGLOCKR_LOCK4_Pos: u32 = 4;
pub const DMA_RCFGLOCKR_LOCK4_Msk: u32 = 0x1 << DMA_RCFGLOCKR_LOCK4_Pos;
pub const DMA_RCFGLOCKR_LOCK4: u32 = DMA_RCFGLOCKR_LOCK4_Msk;
pub const DMA_RCFGLOCKR_LOCK5_Pos: u32 = 5;
pub const DMA_RCFGLOCKR_LOCK5_Msk: u32 = 0x1 << DMA_RCFGLOCKR_LOCK5_Pos;
pub const DMA_RCFGLOCKR_LOCK5: u32 = DMA_RCFGLOCKR_LOCK5_Msk;
pub const DMA_RCFGLOCKR_LOCK6_Pos: u32 = 6;
pub const DMA_RCFGLOCKR_LOCK6_Msk: u32 = 0x1 << DMA_RCFGLOCKR_LOCK6_Pos;
pub const DMA_RCFGLOCKR_LOCK6: u32 = DMA_RCFGLOCKR_LOCK6_Msk;
pub const DMA_RCFGLOCKR_LOCK7_Pos: u32 = 7;
pub const DMA_RCFGLOCKR_LOCK7_Msk: u32 = 0x1 << DMA_RCFGLOCKR_LOCK7_Pos;
pub const DMA_RCFGLOCKR_LOCK7: u32 = DMA_RCFGLOCKR_LOCK7_Msk;
pub const DMA_MISR_MIS0_Pos: u32 = 0;
pub const DMA_MISR_MIS0_Msk: u32 = 0x1 << DMA_MISR_MIS0_Pos;
pub const DMA_MISR_MIS0: u32 = DMA_MISR_MIS0_Msk;
pub const DMA_MISR_MIS1_Pos: u32 = 1;
pub const DMA_MISR_MIS1_Msk: u32 = 0x1 << DMA_MISR_MIS1_Pos;
pub const DMA_MISR_MIS1: u32 = DMA_MISR_MIS1_Msk;
pub const DMA_MISR_MIS2_Pos: u32 = 2;
pub const DMA_MISR_MIS2_Msk: u32 = 0x1 << DMA_MISR_MIS2_Pos;
pub const DMA_MISR_MIS2: u32 = DMA_MISR_MIS2_Msk;
pub const DMA_MISR_MIS3_Pos: u32 = 3;
pub const DMA_MISR_MIS3_Msk: u32 = 0x1 << DMA_MISR_MIS3_Pos;
pub const DMA_MISR_MIS3: u32 = DMA_MISR_MIS3_Msk;
pub const DMA_MISR_MIS4_Pos: u32 = 4;
pub const DMA_MISR_MIS4_Msk: u32 = 0x1 << DMA_MISR_MIS4_Pos;
pub const DMA_MISR_MIS4: u32 = DMA_MISR_MIS4_Msk;
pub const DMA_MISR_MIS5_Pos: u32 = 5;
pub const DMA_MISR_MIS5_Msk: u32 = 0x1 << DMA_MISR_MIS5_Pos;
pub const DMA_MISR_MIS5: u32 = DMA_MISR_MIS5_Msk;
pub const DMA_MISR_MIS6_Pos: u32 = 6;
pub const DMA_MISR_MIS6_Msk: u32 = 0x1 << DMA_MISR_MIS6_Pos;
pub const DMA_MISR_MIS6: u32 = DMA_MISR_MIS6_Msk;
pub const DMA_MISR_MIS7_Pos: u32 = 7;
pub const DMA_MISR_MIS7_Msk: u32 = 0x1 << DMA_MISR_MIS7_Pos;
pub const DMA_MISR_MIS7: u32 = DMA_MISR_MIS7_Msk;
pub const DMA_SMISR_MIS0_Pos: u32 = 0;
pub const DMA_SMISR_MIS0_Msk: u32 = 0x1 << DMA_SMISR_MIS0_Pos;
pub const DMA_SMISR_MIS0: u32 = DMA_SMISR_MIS0_Msk;
pub const DMA_SMISR_MIS1_Pos: u32 = 1;
pub const DMA_SMISR_MIS1_Msk: u32 = 0x1 << DMA_SMISR_MIS1_Pos;
pub const DMA_SMISR_MIS1: u32 = DMA_SMISR_MIS1_Msk;
pub const DMA_SMISR_MIS2_Pos: u32 = 2;
pub const DMA_SMISR_MIS2_Msk: u32 = 0x1 << DMA_SMISR_MIS2_Pos;
pub const DMA_SMISR_MIS2: u32 = DMA_SMISR_MIS2_Msk;
pub const DMA_SMISR_MIS3_Pos: u32 = 3;
pub const DMA_SMISR_MIS3_Msk: u32 = 0x1 << DMA_SMISR_MIS3_Pos;
pub const DMA_SMISR_MIS3: u32 = DMA_SMISR_MIS3_Msk;
pub const DMA_SMISR_MIS4_Pos: u32 = 4;
pub const DMA_SMISR_MIS4_Msk: u32 = 0x1 << DMA_SMISR_MIS4_Pos;
pub const DMA_SMISR_MIS4: u32 = DMA_SMISR_MIS4_Msk;
pub const DMA_SMISR_MIS5_Pos: u32 = 5;
pub const DMA_SMISR_MIS5_Msk: u32 = 0x1 << DMA_SMISR_MIS5_Pos;
pub const DMA_SMISR_MIS5: u32 = DMA_SMISR_MIS5_Msk;
pub const DMA_SMISR_MIS6_Pos: u32 = 6;
pub const DMA_SMISR_MIS6_Msk: u32 = 0x1 << DMA_SMISR_MIS6_Pos;
pub const DMA_SMISR_MIS6: u32 = DMA_SMISR_MIS6_Msk;
pub const DMA_SMISR_MIS7_Pos: u32 = 7;
pub const DMA_SMISR_MIS7_Msk: u32 = 0x1 << DMA_SMISR_MIS7_Pos;
pub const DMA_SMISR_MIS7: u32 = DMA_SMISR_MIS7_Msk;
pub const DMA_CLBAR_LBA_Pos: u32 = 16;
pub const DMA_CLBAR_LBA_Msk: u32 = 0xFFFF << DMA_CLBAR_LBA_Pos;
pub const DMA_CLBAR_LBA: u32 = DMA_CLBAR_LBA_Msk;
pub const DMA_CFCR_TCF_Pos: u32 = 8;
pub const DMA_CFCR_TCF_Msk: u32 = 0x1 << DMA_CFCR_TCF_Pos;
pub const DMA_CFCR_TCF: u32 = DMA_CFCR_TCF_Msk;
pub const DMA_CFCR_HTF_Pos: u32 = 9;
pub const DMA_CFCR_HTF_Msk: u32 = 0x1 << DMA_CFCR_HTF_Pos;
pub const DMA_CFCR_HTF: u32 = DMA_CFCR_HTF_Msk;
pub const DMA_CFCR_DTEF_Pos: u32 = 10;
pub const DMA_CFCR_DTEF_Msk: u32 = 0x1 << DMA_CFCR_DTEF_Pos;
pub const DMA_CFCR_DTEF: u32 = DMA_CFCR_DTEF_Msk;
pub const DMA_CFCR_ULEF_Pos: u32 = 11;
pub const DMA_CFCR_ULEF_Msk: u32 = 0x1 << DMA_CFCR_ULEF_Pos;
pub const DMA_CFCR_ULEF: u32 = DMA_CFCR_ULEF_Msk;
pub const DMA_CFCR_USEF_Pos: u32 = 12;
pub const DMA_CFCR_USEF_Msk: u32 = 0x1 << DMA_CFCR_USEF_Pos;
pub const DMA_CFCR_USEF: u32 = DMA_CFCR_USEF_Msk;
pub const DMA_CFCR_SUSPF_Pos: u32 = 13;
pub const DMA_CFCR_SUSPF_Msk: u32 = 0x1 << DMA_CFCR_SUSPF_Pos;
pub const DMA_CFCR_SUSPF: u32 = DMA_CFCR_SUSPF_Msk;
pub const DMA_CFCR_TOF_Pos: u32 = 14;
pub const DMA_CFCR_TOF_Msk: u32 = 0x1 << DMA_CFCR_TOF_Pos;
pub const DMA_CFCR_TOF: u32 = DMA_CFCR_TOF_Msk;
pub const DMA_CSR_IDLEF_Pos: u32 = 0;
pub const DMA_CSR_IDLEF_Msk: u32 = 0x1 << DMA_CSR_IDLEF_Pos;
pub const DMA_CSR_IDLEF: u32 = DMA_CSR_IDLEF_Msk;
pub const DMA_CSR_TCF_Pos: u32 = 8;
pub const DMA_CSR_TCF_Msk: u32 = 0x1 << DMA_CSR_TCF_Pos;
pub const DMA_CSR_TCF: u32 = DMA_CSR_TCF_Msk;
pub const DMA_CSR_HTF_Pos: u32 = 9;
pub const DMA_CSR_HTF_Msk: u32 = 0x1 << DMA_CSR_HTF_Pos;
pub const DMA_CSR_HTF: u32 = DMA_CSR_HTF_Msk;
pub const DMA_CSR_DTEF_Pos: u32 = 10;
pub const DMA_CSR_DTEF_Msk: u32 = 0x1 << DMA_CSR_DTEF_Pos;
pub const DMA_CSR_DTEF: u32 = DMA_CSR_DTEF_Msk;
pub const DMA_CSR_ULEF_Pos: u32 = 11;
pub const DMA_CSR_ULEF_Msk: u32 = 0x1 << DMA_CSR_ULEF_Pos;
pub const DMA_CSR_ULEF: u32 = DMA_CSR_ULEF_Msk;
pub const DMA_CSR_USEF_Pos: u32 = 12;
pub const DMA_CSR_USEF_Msk: u32 = 0x1 << DMA_CSR_USEF_Pos;
pub const DMA_CSR_USEF: u32 = DMA_CSR_USEF_Msk;
pub const DMA_CSR_SUSPF_Pos: u32 = 13;
pub const DMA_CSR_SUSPF_Msk: u32 = 0x1 << DMA_CSR_SUSPF_Pos;
pub const DMA_CSR_SUSPF: u32 = DMA_CSR_SUSPF_Msk;
pub const DMA_CSR_TOF_Pos: u32 = 14;
pub const DMA_CSR_TOF_Msk: u32 = 0x1 << DMA_CSR_TOF_Pos;
pub const DMA_CSR_TOF: u32 = DMA_CSR_TOF_Msk;
pub const DMA_CSR_FIFOL_Pos: u32 = 16;
pub const DMA_CSR_FIFOL_Msk: u32 = 0xFF << DMA_CSR_FIFOL_Pos;
pub const DMA_CSR_FIFOL: u32 = DMA_CSR_FIFOL_Msk;
pub const DMA_CCR_EN_Pos: u32 = 0;
pub const DMA_CCR_EN_Msk: u32 = 0x1 << DMA_CCR_EN_Pos;
pub const DMA_CCR_EN: u32 = DMA_CCR_EN_Msk;
pub const DMA_CCR_RESET_Pos: u32 = 1;
pub const DMA_CCR_RESET_Msk: u32 = 0x1 << DMA_CCR_RESET_Pos;
pub const DMA_CCR_RESET: u32 = DMA_CCR_RESET_Msk;
pub const DMA_CCR_SUSP_Pos: u32 = 2;
pub const DMA_CCR_SUSP_Msk: u32 = 0x1 << DMA_CCR_SUSP_Pos;
pub const DMA_CCR_SUSP: u32 = DMA_CCR_SUSP_Msk;
pub const DMA_CCR_TCIE_Pos: u32 = 8;
pub const DMA_CCR_TCIE_Msk: u32 = 0x1 << DMA_CCR_TCIE_Pos;
pub const DMA_CCR_TCIE: u32 = DMA_CCR_TCIE_Msk;
pub const DMA_CCR_HTIE_Pos: u32 = 9;
pub const DMA_CCR_HTIE_Msk: u32 = 0x1 << DMA_CCR_HTIE_Pos;
pub const DMA_CCR_HTIE: u32 = DMA_CCR_HTIE_Msk;
pub const DMA_CCR_DTEIE_Pos: u32 = 10;
pub const DMA_CCR_DTEIE_Msk: u32 = 0x1 << DMA_CCR_DTEIE_Pos;
pub const DMA_CCR_DTEIE: u32 = DMA_CCR_DTEIE_Msk;
pub const DMA_CCR_ULEIE_Pos: u32 = 11;
pub const DMA_CCR_ULEIE_Msk: u32 = 0x1 << DMA_CCR_ULEIE_Pos;
pub const DMA_CCR_ULEIE: u32 = DMA_CCR_ULEIE_Msk;
pub const DMA_CCR_USEIE_Pos: u32 = 12;
pub const DMA_CCR_USEIE_Msk: u32 = 0x1 << DMA_CCR_USEIE_Pos;
pub const DMA_CCR_USEIE: u32 = DMA_CCR_USEIE_Msk;
pub const DMA_CCR_SUSPIE_Pos: u32 = 13;
pub const DMA_CCR_SUSPIE_Msk: u32 = 0x1 << DMA_CCR_SUSPIE_Pos;
pub const DMA_CCR_SUSPIE: u32 = DMA_CCR_SUSPIE_Msk;
pub const DMA_CCR_TOIE_Pos: u32 = 14;
pub const DMA_CCR_TOIE_Msk: u32 = 0x1 << DMA_CCR_TOIE_Pos;
pub const DMA_CCR_TOIE: u32 = DMA_CCR_TOIE_Msk;
pub const DMA_CCR_LSM_Pos: u32 = 16;
pub const DMA_CCR_LSM_Msk: u32 = 0x1 << DMA_CCR_LSM_Pos;
pub const DMA_CCR_LSM: u32 = DMA_CCR_LSM_Msk;
pub const DMA_CCR_LAP_Pos: u32 = 17;
pub const DMA_CCR_LAP_Msk: u32 = 0x1 << DMA_CCR_LAP_Pos;
pub const DMA_CCR_LAP: u32 = DMA_CCR_LAP_Msk;
pub const DMA_CCR_PRIO_Pos: u32 = 22;
pub const DMA_CCR_PRIO_Msk: u32 = 0x3 << DMA_CCR_PRIO_Pos;
pub const DMA_CCR_PRIO: u32 = DMA_CCR_PRIO_Msk;
pub const DMA_CCR_PRIO_0: u32 = 0x1 << DMA_CCR_PRIO_Pos;
pub const DMA_CCR_PRIO_1: u32 = 0x2 << DMA_CCR_PRIO_Pos;
pub const DMA_CTR1_SDW_LOG2_Pos: u32 = 0;
pub const DMA_CTR1_SDW_LOG2_Msk: u32 = 0x3 << DMA_CTR1_SDW_LOG2_Pos;
pub const DMA_CTR1_SDW_LOG2: u32 = DMA_CTR1_SDW_LOG2_Msk;
pub const DMA_CTR1_SDW_LOG2_0: u32 = 0x1 << DMA_CTR1_SDW_LOG2_Pos;
pub const DMA_CTR1_SDW_LOG2_1: u32 = 0x2 << DMA_CTR1_SDW_LOG2_Pos;
pub const DMA_CTR1_SINC_Pos: u32 = 3;
pub const DMA_CTR1_SINC_Msk: u32 = 0x1 << DMA_CTR1_SINC_Pos;
pub const DMA_CTR1_SINC: u32 = DMA_CTR1_SINC_Msk;
pub const DMA_CTR1_SBL_1_Pos: u32 = 4;
pub const DMA_CTR1_SBL_1_Msk: u32 = 0x3F << DMA_CTR1_SBL_1_Pos;
pub const DMA_CTR1_SBL_1: u32 = DMA_CTR1_SBL_1_Msk;
pub const DMA_CTR1_PAM_Pos: u32 = 11;
pub const DMA_CTR1_PAM_Msk: u32 = 0x3 << DMA_CTR1_PAM_Pos;
pub const DMA_CTR1_PAM: u32 = DMA_CTR1_PAM_Msk;
pub const DMA_CTR1_PAM_0: u32 = 0x1 << DMA_CTR1_PAM_Pos;
pub const DMA_CTR1_PAM_1: u32 = 0x2 << DMA_CTR1_PAM_Pos;
pub const DMA_CTR1_SBX_Pos: u32 = 13;
pub const DMA_CTR1_SBX_Msk: u32 = 0x1 << DMA_CTR1_SBX_Pos;
pub const DMA_CTR1_SBX: u32 = DMA_CTR1_SBX_Msk;
pub const DMA_CTR1_SAP_Pos: u32 = 14;
pub const DMA_CTR1_SAP_Msk: u32 = 0x1 << DMA_CTR1_SAP_Pos;
pub const DMA_CTR1_SAP: u32 = DMA_CTR1_SAP_Msk;
pub const DMA_CTR1_SSEC_Pos: u32 = 15;
pub const DMA_CTR1_SSEC_Msk: u32 = 0x1 << DMA_CTR1_SSEC_Pos;
pub const DMA_CTR1_SSEC: u32 = DMA_CTR1_SSEC_Msk;
pub const DMA_CTR1_DDW_LOG2_Pos: u32 = 16;
pub const DMA_CTR1_DDW_LOG2_Msk: u32 = 0x3 << DMA_CTR1_DDW_LOG2_Pos;
pub const DMA_CTR1_DDW_LOG2: u32 = DMA_CTR1_DDW_LOG2_Msk;
pub const DMA_CTR1_DDW_LOG2_0: u32 = 0x1 << DMA_CTR1_DDW_LOG2_Pos;
pub const DMA_CTR1_DDW_LOG2_1: u32 = 0x2 << DMA_CTR1_DDW_LOG2_Pos;
pub const DMA_CTR1_DINC_Pos: u32 = 19;
pub const DMA_CTR1_DINC_Msk: u32 = 0x1 << DMA_CTR1_DINC_Pos;
pub const DMA_CTR1_DINC: u32 = DMA_CTR1_DINC_Msk;
pub const DMA_CTR1_DBL_1_Pos: u32 = 20;
pub const DMA_CTR1_DBL_1_Msk: u32 = 0x3F << DMA_CTR1_DBL_1_Pos;
pub const DMA_CTR1_DBL_1: u32 = DMA_CTR1_DBL_1_Msk;
pub const DMA_CTR1_DBX_Pos: u32 = 26;
pub const DMA_CTR1_DBX_Msk: u32 = 0x1 << DMA_CTR1_DBX_Pos;
pub const DMA_CTR1_DBX: u32 = DMA_CTR1_DBX_Msk;
pub const DMA_CTR1_DHX_Pos: u32 = 27;
pub const DMA_CTR1_DHX_Msk: u32 = 0x1 << DMA_CTR1_DHX_Pos;
pub const DMA_CTR1_DHX: u32 = DMA_CTR1_DHX_Msk;
pub const DMA_CTR1_DAP_Pos: u32 = 30;
pub const DMA_CTR1_DAP_Msk: u32 = 0x1 << DMA_CTR1_DAP_Pos;
pub const DMA_CTR1_DAP: u32 = DMA_CTR1_DAP_Msk;
pub const DMA_CTR1_DSEC_Pos: u32 = 31;
pub const DMA_CTR1_DSEC_Msk: u32 = 0x1 << DMA_CTR1_DSEC_Pos;
pub const DMA_CTR1_DSEC: u32 = DMA_CTR1_DSEC_Msk;
pub const DMA_CTR2_REQSEL_Pos: u32 = 0;
pub const DMA_CTR2_REQSEL_Msk: u32 = 0xFF << DMA_CTR2_REQSEL_Pos;
pub const DMA_CTR2_REQSEL: u32 = DMA_CTR2_REQSEL_Msk;
pub const DMA_CTR2_SWREQ_Pos: u32 = 9;
pub const DMA_CTR2_SWREQ_Msk: u32 = 0x1 << DMA_CTR2_SWREQ_Pos;
pub const DMA_CTR2_SWREQ: u32 = DMA_CTR2_SWREQ_Msk;
pub const DMA_CTR2_DREQ_Pos: u32 = 10;
pub const DMA_CTR2_DREQ_Msk: u32 = 0x1 << DMA_CTR2_DREQ_Pos;
pub const DMA_CTR2_DREQ: u32 = DMA_CTR2_DREQ_Msk;
pub const DMA_CTR2_BREQ_Pos: u32 = 11;
pub const DMA_CTR2_BREQ_Msk: u32 = 0x1 << DMA_CTR2_BREQ_Pos;
pub const DMA_CTR2_BREQ: u32 = DMA_CTR2_BREQ_Msk;
pub const DMA_CTR2_PFREQ_Pos: u32 = 12;
pub const DMA_CTR2_PFREQ_Msk: u32 = 0x1 << DMA_CTR2_PFREQ_Pos;
pub const DMA_CTR2_PFREQ: u32 = DMA_CTR2_PFREQ_Msk;
pub const DMA_CTR2_TRIGM_Pos: u32 = 14;
pub const DMA_CTR2_TRIGM_Msk: u32 = 0x3 << DMA_CTR2_TRIGM_Pos;
pub const DMA_CTR2_TRIGM: u32 = DMA_CTR2_TRIGM_Msk;
pub const DMA_CTR2_TRIGM_0: u32 = 0x1 << DMA_CTR2_TRIGM_Pos;
pub const DMA_CTR2_TRIGM_1: u32 = 0x2 << DMA_CTR2_TRIGM_Pos;
pub const DMA_CTR2_TRIGSEL_Pos: u32 = 16;
pub const DMA_CTR2_TRIGSEL_Msk: u32 = 0x3F << DMA_CTR2_TRIGSEL_Pos;
pub const DMA_CTR2_TRIGSEL: u32 = DMA_CTR2_TRIGSEL_Msk;
pub const DMA_CTR2_TRIGPOL_Pos: u32 = 24;
pub const DMA_CTR2_TRIGPOL_Msk: u32 = 0x3 << DMA_CTR2_TRIGPOL_Pos;
pub const DMA_CTR2_TRIGPOL: u32 = DMA_CTR2_TRIGPOL_Msk;
pub const DMA_CTR2_TRIGPOL_0: u32 = 0x1 << DMA_CTR2_TRIGPOL_Pos;
pub const DMA_CTR2_TRIGPOL_1: u32 = 0x2 << DMA_CTR2_TRIGPOL_Pos;
pub const DMA_CTR2_TCEM_Pos: u32 = 30;
pub const DMA_CTR2_TCEM_Msk: u32 = 0x3 << DMA_CTR2_TCEM_Pos;
pub const DMA_CTR2_TCEM: u32 = DMA_CTR2_TCEM_Msk;
pub const DMA_CTR2_TCEM_0: u32 = 0x1 << DMA_CTR2_TCEM_Pos;
pub const DMA_CTR2_TCEM_1: u32 = 0x2 << DMA_CTR2_TCEM_Pos;
pub const DMA_CBR1_BNDT_Pos: u32 = 0;
pub const DMA_CBR1_BNDT_Msk: u32 = 0xFFFF << DMA_CBR1_BNDT_Pos;
pub const DMA_CBR1_BNDT: u32 = DMA_CBR1_BNDT_Msk;
pub const DMA_CBR1_BRC_Pos: u32 = 16;
pub const DMA_CBR1_BRC_Msk: u32 = 0x7FF << DMA_CBR1_BRC_Pos;
pub const DMA_CBR1_BRC: u32 = DMA_CBR1_BRC_Msk;
pub const DMA_CBR1_SDEC_Pos: u32 = 28;
pub const DMA_CBR1_SDEC_Msk: u32 = 0x1 << DMA_CBR1_SDEC_Pos;
pub const DMA_CBR1_SDEC: u32 = DMA_CBR1_SDEC_Msk;
pub const DMA_CBR1_DDEC_Pos: u32 = 29;
pub const DMA_CBR1_DDEC_Msk: u32 = 0x1 << DMA_CBR1_DDEC_Pos;
pub const DMA_CBR1_DDEC: u32 = DMA_CBR1_DDEC_Msk;
pub const DMA_CBR1_BRSDEC_Pos: u32 = 30;
pub const DMA_CBR1_BRSDEC_Msk: u32 = 0x1 << DMA_CBR1_BRSDEC_Pos;
pub const DMA_CBR1_BRSDEC: u32 = DMA_CBR1_BRSDEC_Msk;
pub const DMA_CBR1_BRDDEC_Pos: u32 = 31;
pub const DMA_CBR1_BRDDEC_Msk: u32 = 0x1 << DMA_CBR1_BRDDEC_Pos;
pub const DMA_CBR1_BRDDEC: u32 = DMA_CBR1_BRDDEC_Msk;
pub const DMA_CSAR_SA_Pos: u32 = 0;
pub const DMA_CSAR_SA_Msk: u32 = 0xFFFFFFFF << DMA_CSAR_SA_Pos;
pub const DMA_CSAR_SA: u32 = DMA_CSAR_SA_Msk;
pub const DMA_CDAR_DA_Pos: u32 = 0;
pub const DMA_CDAR_DA_Msk: u32 = 0xFFFFFFFF << DMA_CDAR_DA_Pos;
pub const DMA_CDAR_DA: u32 = DMA_CDAR_DA_Msk;
pub const DMA_CTR3_SAO_Pos: u32 = 0;
pub const DMA_CTR3_SAO_Msk: u32 = 0x1FFF << DMA_CTR3_SAO_Pos;
pub const DMA_CTR3_SAO: u32 = DMA_CTR3_SAO_Msk;
pub const DMA_CTR3_DAO_Pos: u32 = 16;
pub const DMA_CTR3_DAO_Msk: u32 = 0x1FFF << DMA_CTR3_DAO_Pos;
pub const DMA_CTR3_DAO: u32 = DMA_CTR3_DAO_Msk;
pub const DMA_CBR2_BRSAO_Pos: u32 = 0;
pub const DMA_CBR2_BRSAO_Msk: u32 = 0xFFFF << DMA_CBR2_BRSAO_Pos;
pub const DMA_CBR2_BRSAO: u32 = DMA_CBR2_BRSAO_Msk;
pub const DMA_CBR2_BRDAO_Pos: u32 = 16;
pub const DMA_CBR2_BRDAO_Msk: u32 = 0xFFFF << DMA_CBR2_BRDAO_Pos;
pub const DMA_CBR2_BRDAO: u32 = DMA_CBR2_BRDAO_Msk;
pub const DMA_CLLR_LA_Pos: u32 = 2;
pub const DMA_CLLR_LA_Msk: u32 = 0x3FFF << DMA_CLLR_LA_Pos;
pub const DMA_CLLR_LA: u32 = DMA_CLLR_LA_Msk;
pub const DMA_CLLR_ULL_Pos: u32 = 16;
pub const DMA_CLLR_ULL_Msk: u32 = 0x1 << DMA_CLLR_ULL_Pos;
pub const DMA_CLLR_ULL: u32 = DMA_CLLR_ULL_Msk;
pub const DMA_CLLR_UB2_Pos: u32 = 25;
pub const DMA_CLLR_UB2_Msk: u32 = 0x1 << DMA_CLLR_UB2_Pos;
pub const DMA_CLLR_UB2: u32 = DMA_CLLR_UB2_Msk;
pub const DMA_CLLR_UT3_Pos: u32 = 26;
pub const DMA_CLLR_UT3_Msk: u32 = 0x1 << DMA_CLLR_UT3_Pos;
pub const DMA_CLLR_UT3: u32 = DMA_CLLR_UT3_Msk;
pub const DMA_CLLR_UDA_Pos: u32 = 27;
pub const DMA_CLLR_UDA_Msk: u32 = 0x1 << DMA_CLLR_UDA_Pos;
pub const DMA_CLLR_UDA: u32 = DMA_CLLR_UDA_Msk;
pub const DMA_CLLR_USA_Pos: u32 = 28;
pub const DMA_CLLR_USA_Msk: u32 = 0x1 << DMA_CLLR_USA_Pos;
pub const DMA_CLLR_USA: u32 = DMA_CLLR_USA_Msk;
pub const DMA_CLLR_UB1_Pos: u32 = 29;
pub const DMA_CLLR_UB1_Msk: u32 = 0x1 << DMA_CLLR_UB1_Pos;
pub const DMA_CLLR_UB1: u32 = DMA_CLLR_UB1_Msk;
pub const DMA_CLLR_UT2_Pos: u32 = 30;
pub const DMA_CLLR_UT2_Msk: u32 = 0x1 << DMA_CLLR_UT2_Pos;
pub const DMA_CLLR_UT2: u32 = DMA_CLLR_UT2_Msk;
pub const DMA_CLLR_UT1_Pos: u32 = 31;
pub const DMA_CLLR_UT1_Msk: u32 = 0x1 << DMA_CLLR_UT1_Pos;
pub const DMA_CLLR_UT1: u32 = DMA_CLLR_UT1_Msk;
pub const EXTI_RTSR1_RT0_Pos: u32 = 0;
pub const EXTI_RTSR1_RT0_Msk: u32 = 0x1 << EXTI_RTSR1_RT0_Pos;
pub const EXTI_RTSR1_RT0: u32 = EXTI_RTSR1_RT0_Msk;
pub const EXTI_RTSR1_RT1_Pos: u32 = 1;
pub const EXTI_RTSR1_RT1_Msk: u32 = 0x1 << EXTI_RTSR1_RT1_Pos;
pub const EXTI_RTSR1_RT1: u32 = EXTI_RTSR1_RT1_Msk;
pub const EXTI_RTSR1_RT2_Pos: u32 = 2;
pub const EXTI_RTSR1_RT2_Msk: u32 = 0x1 << EXTI_RTSR1_RT2_Pos;
pub const EXTI_RTSR1_RT2: u32 = EXTI_RTSR1_RT2_Msk;
pub const EXTI_RTSR1_RT3_Pos: u32 = 3;
pub const EXTI_RTSR1_RT3_Msk: u32 = 0x1 << EXTI_RTSR1_RT3_Pos;
pub const EXTI_RTSR1_RT3: u32 = EXTI_RTSR1_RT3_Msk;
pub const EXTI_RTSR1_RT4_Pos: u32 = 4;
pub const EXTI_RTSR1_RT4_Msk: u32 = 0x1 << EXTI_RTSR1_RT4_Pos;
pub const EXTI_RTSR1_RT4: u32 = EXTI_RTSR1_RT4_Msk;
pub const EXTI_RTSR1_RT5_Pos: u32 = 5;
pub const EXTI_RTSR1_RT5_Msk: u32 = 0x1 << EXTI_RTSR1_RT5_Pos;
pub const EXTI_RTSR1_RT5: u32 = EXTI_RTSR1_RT5_Msk;
pub const EXTI_RTSR1_RT6_Pos: u32 = 6;
pub const EXTI_RTSR1_RT6_Msk: u32 = 0x1 << EXTI_RTSR1_RT6_Pos;
pub const EXTI_RTSR1_RT6: u32 = EXTI_RTSR1_RT6_Msk;
pub const EXTI_RTSR1_RT7_Pos: u32 = 7;
pub const EXTI_RTSR1_RT7_Msk: u32 = 0x1 << EXTI_RTSR1_RT7_Pos;
pub const EXTI_RTSR1_RT7: u32 = EXTI_RTSR1_RT7_Msk;
pub const EXTI_RTSR1_RT8_Pos: u32 = 8;
pub const EXTI_RTSR1_RT8_Msk: u32 = 0x1 << EXTI_RTSR1_RT8_Pos;
pub const EXTI_RTSR1_RT8: u32 = EXTI_RTSR1_RT8_Msk;
pub const EXTI_RTSR1_RT9_Pos: u32 = 9;
pub const EXTI_RTSR1_RT9_Msk: u32 = 0x1 << EXTI_RTSR1_RT9_Pos;
pub const EXTI_RTSR1_RT9: u32 = EXTI_RTSR1_RT9_Msk;
pub const EXTI_RTSR1_RT10_Pos: u32 = 10;
pub const EXTI_RTSR1_RT10_Msk: u32 = 0x1 << EXTI_RTSR1_RT10_Pos;
pub const EXTI_RTSR1_RT10: u32 = EXTI_RTSR1_RT10_Msk;
pub const EXTI_RTSR1_RT11_Pos: u32 = 11;
pub const EXTI_RTSR1_RT11_Msk: u32 = 0x1 << EXTI_RTSR1_RT11_Pos;
pub const EXTI_RTSR1_RT11: u32 = EXTI_RTSR1_RT11_Msk;
pub const EXTI_RTSR1_RT12_Pos: u32 = 12;
pub const EXTI_RTSR1_RT12_Msk: u32 = 0x1 << EXTI_RTSR1_RT12_Pos;
pub const EXTI_RTSR1_RT12: u32 = EXTI_RTSR1_RT12_Msk;
pub const EXTI_RTSR1_RT13_Pos: u32 = 13;
pub const EXTI_RTSR1_RT13_Msk: u32 = 0x1 << EXTI_RTSR1_RT13_Pos;
pub const EXTI_RTSR1_RT13: u32 = EXTI_RTSR1_RT13_Msk;
pub const EXTI_RTSR1_RT14_Pos: u32 = 14;
pub const EXTI_RTSR1_RT14_Msk: u32 = 0x1 << EXTI_RTSR1_RT14_Pos;
pub const EXTI_RTSR1_RT14: u32 = EXTI_RTSR1_RT14_Msk;
pub const EXTI_RTSR1_RT15_Pos: u32 = 15;
pub const EXTI_RTSR1_RT15_Msk: u32 = 0x1 << EXTI_RTSR1_RT15_Pos;
pub const EXTI_RTSR1_RT15: u32 = EXTI_RTSR1_RT15_Msk;
pub const EXTI_RTSR1_RT16_Pos: u32 = 16;
pub const EXTI_RTSR1_RT16_Msk: u32 = 0x1 << EXTI_RTSR1_RT16_Pos;
pub const EXTI_RTSR1_RT16: u32 = EXTI_RTSR1_RT16_Msk;
pub const EXTI_FTSR1_FT0_Pos: u32 = 0;
pub const EXTI_FTSR1_FT0_Msk: u32 = 0x1 << EXTI_FTSR1_FT0_Pos;
pub const EXTI_FTSR1_FT0: u32 = EXTI_FTSR1_FT0_Msk;
pub const EXTI_FTSR1_FT1_Pos: u32 = 1;
pub const EXTI_FTSR1_FT1_Msk: u32 = 0x1 << EXTI_FTSR1_FT1_Pos;
pub const EXTI_FTSR1_FT1: u32 = EXTI_FTSR1_FT1_Msk;
pub const EXTI_FTSR1_FT2_Pos: u32 = 2;
pub const EXTI_FTSR1_FT2_Msk: u32 = 0x1 << EXTI_FTSR1_FT2_Pos;
pub const EXTI_FTSR1_FT2: u32 = EXTI_FTSR1_FT2_Msk;
pub const EXTI_FTSR1_FT3_Pos: u32 = 3;
pub const EXTI_FTSR1_FT3_Msk: u32 = 0x1 << EXTI_FTSR1_FT3_Pos;
pub const EXTI_FTSR1_FT3: u32 = EXTI_FTSR1_FT3_Msk;
pub const EXTI_FTSR1_FT4_Pos: u32 = 4;
pub const EXTI_FTSR1_FT4_Msk: u32 = 0x1 << EXTI_FTSR1_FT4_Pos;
pub const EXTI_FTSR1_FT4: u32 = EXTI_FTSR1_FT4_Msk;
pub const EXTI_FTSR1_FT5_Pos: u32 = 5;
pub const EXTI_FTSR1_FT5_Msk: u32 = 0x1 << EXTI_FTSR1_FT5_Pos;
pub const EXTI_FTSR1_FT5: u32 = EXTI_FTSR1_FT5_Msk;
pub const EXTI_FTSR1_FT6_Pos: u32 = 6;
pub const EXTI_FTSR1_FT6_Msk: u32 = 0x1 << EXTI_FTSR1_FT6_Pos;
pub const EXTI_FTSR1_FT6: u32 = EXTI_FTSR1_FT6_Msk;
pub const EXTI_FTSR1_FT7_Pos: u32 = 7;
pub const EXTI_FTSR1_FT7_Msk: u32 = 0x1 << EXTI_FTSR1_FT7_Pos;
pub const EXTI_FTSR1_FT7: u32 = EXTI_FTSR1_FT7_Msk;
pub const EXTI_FTSR1_FT8_Pos: u32 = 8;
pub const EXTI_FTSR1_FT8_Msk: u32 = 0x1 << EXTI_FTSR1_FT8_Pos;
pub const EXTI_FTSR1_FT8: u32 = EXTI_FTSR1_FT8_Msk;
pub const EXTI_FTSR1_FT9_Pos: u32 = 9;
pub const EXTI_FTSR1_FT9_Msk: u32 = 0x1 << EXTI_FTSR1_FT9_Pos;
pub const EXTI_FTSR1_FT9: u32 = EXTI_FTSR1_FT9_Msk;
pub const EXTI_FTSR1_FT10_Pos: u32 = 10;
pub const EXTI_FTSR1_FT10_Msk: u32 = 0x1 << EXTI_FTSR1_FT10_Pos;
pub const EXTI_FTSR1_FT10: u32 = EXTI_FTSR1_FT10_Msk;
pub const EXTI_FTSR1_FT11_Pos: u32 = 11;
pub const EXTI_FTSR1_FT11_Msk: u32 = 0x1 << EXTI_FTSR1_FT11_Pos;
pub const EXTI_FTSR1_FT11: u32 = EXTI_FTSR1_FT11_Msk;
pub const EXTI_FTSR1_FT12_Pos: u32 = 12;
pub const EXTI_FTSR1_FT12_Msk: u32 = 0x1 << EXTI_FTSR1_FT12_Pos;
pub const EXTI_FTSR1_FT12: u32 = EXTI_FTSR1_FT12_Msk;
pub const EXTI_FTSR1_FT13_Pos: u32 = 13;
pub const EXTI_FTSR1_FT13_Msk: u32 = 0x1 << EXTI_FTSR1_FT13_Pos;
pub const EXTI_FTSR1_FT13: u32 = EXTI_FTSR1_FT13_Msk;
pub const EXTI_FTSR1_FT14_Pos: u32 = 14;
pub const EXTI_FTSR1_FT14_Msk: u32 = 0x1 << EXTI_FTSR1_FT14_Pos;
pub const EXTI_FTSR1_FT14: u32 = EXTI_FTSR1_FT14_Msk;
pub const EXTI_FTSR1_FT15_Pos: u32 = 15;
pub const EXTI_FTSR1_FT15_Msk: u32 = 0x1 << EXTI_FTSR1_FT15_Pos;
pub const EXTI_FTSR1_FT15: u32 = EXTI_FTSR1_FT15_Msk;
pub const EXTI_FTSR1_FT16_Pos: u32 = 16;
pub const EXTI_FTSR1_FT16_Msk: u32 = 0x1 << EXTI_FTSR1_FT16_Pos;
pub const EXTI_FTSR1_FT16: u32 = EXTI_FTSR1_FT16_Msk;
pub const EXTI_SWIER1_SWI0_Pos: u32 = 0;
pub const EXTI_SWIER1_SWI0_Msk: u32 = 0x1 << EXTI_SWIER1_SWI0_Pos;
pub const EXTI_SWIER1_SWI0: u32 = EXTI_SWIER1_SWI0_Msk;
pub const EXTI_SWIER1_SWI1_Pos: u32 = 1;
pub const EXTI_SWIER1_SWI1_Msk: u32 = 0x1 << EXTI_SWIER1_SWI1_Pos;
pub const EXTI_SWIER1_SWI1: u32 = EXTI_SWIER1_SWI1_Msk;
pub const EXTI_SWIER1_SWI2_Pos: u32 = 2;
pub const EXTI_SWIER1_SWI2_Msk: u32 = 0x1 << EXTI_SWIER1_SWI2_Pos;
pub const EXTI_SWIER1_SWI2: u32 = EXTI_SWIER1_SWI2_Msk;
pub const EXTI_SWIER1_SWI3_Pos: u32 = 3;
pub const EXTI_SWIER1_SWI3_Msk: u32 = 0x1 << EXTI_SWIER1_SWI3_Pos;
pub const EXTI_SWIER1_SWI3: u32 = EXTI_SWIER1_SWI3_Msk;
pub const EXTI_SWIER1_SWI4_Pos: u32 = 4;
pub const EXTI_SWIER1_SWI4_Msk: u32 = 0x1 << EXTI_SWIER1_SWI4_Pos;
pub const EXTI_SWIER1_SWI4: u32 = EXTI_SWIER1_SWI4_Msk;
pub const EXTI_SWIER1_SWI5_Pos: u32 = 5;
pub const EXTI_SWIER1_SWI5_Msk: u32 = 0x1 << EXTI_SWIER1_SWI5_Pos;
pub const EXTI_SWIER1_SWI5: u32 = EXTI_SWIER1_SWI5_Msk;
pub const EXTI_SWIER1_SWI6_Pos: u32 = 6;
pub const EXTI_SWIER1_SWI6_Msk: u32 = 0x1 << EXTI_SWIER1_SWI6_Pos;
pub const EXTI_SWIER1_SWI6: u32 = EXTI_SWIER1_SWI6_Msk;
pub const EXTI_SWIER1_SWI7_Pos: u32 = 7;
pub const EXTI_SWIER1_SWI7_Msk: u32 = 0x1 << EXTI_SWIER1_SWI7_Pos;
pub const EXTI_SWIER1_SWI7: u32 = EXTI_SWIER1_SWI7_Msk;
pub const EXTI_SWIER1_SWI8_Pos: u32 = 8;
pub const EXTI_SWIER1_SWI8_Msk: u32 = 0x1 << EXTI_SWIER1_SWI8_Pos;
pub const EXTI_SWIER1_SWI8: u32 = EXTI_SWIER1_SWI8_Msk;
pub const EXTI_SWIER1_SWI9_Pos: u32 = 9;
pub const EXTI_SWIER1_SWI9_Msk: u32 = 0x1 << EXTI_SWIER1_SWI9_Pos;
pub const EXTI_SWIER1_SWI9: u32 = EXTI_SWIER1_SWI9_Msk;
pub const EXTI_SWIER1_SWI10_Pos: u32 = 10;
pub const EXTI_SWIER1_SWI10_Msk: u32 = 0x1 << EXTI_SWIER1_SWI10_Pos;
pub const EXTI_SWIER1_SWI10: u32 = EXTI_SWIER1_SWI10_Msk;
pub const EXTI_SWIER1_SWI11_Pos: u32 = 11;
pub const EXTI_SWIER1_SWI11_Msk: u32 = 0x1 << EXTI_SWIER1_SWI11_Pos;
pub const EXTI_SWIER1_SWI11: u32 = EXTI_SWIER1_SWI11_Msk;
pub const EXTI_SWIER1_SWI12_Pos: u32 = 12;
pub const EXTI_SWIER1_SWI12_Msk: u32 = 0x1 << EXTI_SWIER1_SWI12_Pos;
pub const EXTI_SWIER1_SWI12: u32 = EXTI_SWIER1_SWI12_Msk;
pub const EXTI_SWIER1_SWI13_Pos: u32 = 13;
pub const EXTI_SWIER1_SWI13_Msk: u32 = 0x1 << EXTI_SWIER1_SWI13_Pos;
pub const EXTI_SWIER1_SWI13: u32 = EXTI_SWIER1_SWI13_Msk;
pub const EXTI_SWIER1_SWI14_Pos: u32 = 14;
pub const EXTI_SWIER1_SWI14_Msk: u32 = 0x1 << EXTI_SWIER1_SWI14_Pos;
pub const EXTI_SWIER1_SWI14: u32 = EXTI_SWIER1_SWI14_Msk;
pub const EXTI_SWIER1_SWI15_Pos: u32 = 15;
pub const EXTI_SWIER1_SWI15_Msk: u32 = 0x1 << EXTI_SWIER1_SWI15_Pos;
pub const EXTI_SWIER1_SWI15: u32 = EXTI_SWIER1_SWI15_Msk;
pub const EXTI_SWIER1_SWI16_Pos: u32 = 16;
pub const EXTI_SWIER1_SWI16_Msk: u32 = 0x1 << EXTI_SWIER1_SWI16_Pos;
pub const EXTI_SWIER1_SWI16: u32 = EXTI_SWIER1_SWI16_Msk;
pub const EXTI_RPR1_RPIF0_Pos: u32 = 0;
pub const EXTI_RPR1_RPIF0_Msk: u32 = 0x1 << EXTI_RPR1_RPIF0_Pos;
pub const EXTI_RPR1_RPIF0: u32 = EXTI_RPR1_RPIF0_Msk;
pub const EXTI_RPR1_RPIF1_Pos: u32 = 1;
pub const EXTI_RPR1_RPIF1_Msk: u32 = 0x1 << EXTI_RPR1_RPIF1_Pos;
pub const EXTI_RPR1_RPIF1: u32 = EXTI_RPR1_RPIF1_Msk;
pub const EXTI_RPR1_RPIF2_Pos: u32 = 2;
pub const EXTI_RPR1_RPIF2_Msk: u32 = 0x1 << EXTI_RPR1_RPIF2_Pos;
pub const EXTI_RPR1_RPIF2: u32 = EXTI_RPR1_RPIF2_Msk;
pub const EXTI_RPR1_RPIF3_Pos: u32 = 3;
pub const EXTI_RPR1_RPIF3_Msk: u32 = 0x1 << EXTI_RPR1_RPIF3_Pos;
pub const EXTI_RPR1_RPIF3: u32 = EXTI_RPR1_RPIF3_Msk;
pub const EXTI_RPR1_RPIF4_Pos: u32 = 4;
pub const EXTI_RPR1_RPIF4_Msk: u32 = 0x1 << EXTI_RPR1_RPIF4_Pos;
pub const EXTI_RPR1_RPIF4: u32 = EXTI_RPR1_RPIF4_Msk;
pub const EXTI_RPR1_RPIF5_Pos: u32 = 5;
pub const EXTI_RPR1_RPIF5_Msk: u32 = 0x1 << EXTI_RPR1_RPIF5_Pos;
pub const EXTI_RPR1_RPIF5: u32 = EXTI_RPR1_RPIF5_Msk;
pub const EXTI_RPR1_RPIF6_Pos: u32 = 6;
pub const EXTI_RPR1_RPIF6_Msk: u32 = 0x1 << EXTI_RPR1_RPIF6_Pos;
pub const EXTI_RPR1_RPIF6: u32 = EXTI_RPR1_RPIF6_Msk;
pub const EXTI_RPR1_RPIF7_Pos: u32 = 7;
pub const EXTI_RPR1_RPIF7_Msk: u32 = 0x1 << EXTI_RPR1_RPIF7_Pos;
pub const EXTI_RPR1_RPIF7: u32 = EXTI_RPR1_RPIF7_Msk;
pub const EXTI_RPR1_RPIF8_Pos: u32 = 8;
pub const EXTI_RPR1_RPIF8_Msk: u32 = 0x1 << EXTI_RPR1_RPIF8_Pos;
pub const EXTI_RPR1_RPIF8: u32 = EXTI_RPR1_RPIF8_Msk;
pub const EXTI_RPR1_RPIF9_Pos: u32 = 9;
pub const EXTI_RPR1_RPIF9_Msk: u32 = 0x1 << EXTI_RPR1_RPIF9_Pos;
pub const EXTI_RPR1_RPIF9: u32 = EXTI_RPR1_RPIF9_Msk;
pub const EXTI_RPR1_RPIF10_Pos: u32 = 10;
pub const EXTI_RPR1_RPIF10_Msk: u32 = 0x1 << EXTI_RPR1_RPIF10_Pos;
pub const EXTI_RPR1_RPIF10: u32 = EXTI_RPR1_RPIF10_Msk;
pub const EXTI_RPR1_RPIF11_Pos: u32 = 11;
pub const EXTI_RPR1_RPIF11_Msk: u32 = 0x1 << EXTI_RPR1_RPIF11_Pos;
pub const EXTI_RPR1_RPIF11: u32 = EXTI_RPR1_RPIF11_Msk;
pub const EXTI_RPR1_RPIF12_Pos: u32 = 12;
pub const EXTI_RPR1_RPIF12_Msk: u32 = 0x1 << EXTI_RPR1_RPIF12_Pos;
pub const EXTI_RPR1_RPIF12: u32 = EXTI_RPR1_RPIF12_Msk;
pub const EXTI_RPR1_RPIF13_Pos: u32 = 13;
pub const EXTI_RPR1_RPIF13_Msk: u32 = 0x1 << EXTI_RPR1_RPIF13_Pos;
pub const EXTI_RPR1_RPIF13: u32 = EXTI_RPR1_RPIF13_Msk;
pub const EXTI_RPR1_RPIF14_Pos: u32 = 14;
pub const EXTI_RPR1_RPIF14_Msk: u32 = 0x1 << EXTI_RPR1_RPIF14_Pos;
pub const EXTI_RPR1_RPIF14: u32 = EXTI_RPR1_RPIF14_Msk;
pub const EXTI_RPR1_RPIF15_Pos: u32 = 15;
pub const EXTI_RPR1_RPIF15_Msk: u32 = 0x1 << EXTI_RPR1_RPIF15_Pos;
pub const EXTI_RPR1_RPIF15: u32 = EXTI_RPR1_RPIF15_Msk;
pub const EXTI_RPR1_RPIF16_Pos: u32 = 16;
pub const EXTI_RPR1_RPIF16_Msk: u32 = 0x1 << EXTI_RPR1_RPIF16_Pos;
pub const EXTI_RPR1_RPIF16: u32 = EXTI_RPR1_RPIF16_Msk;
pub const EXTI_FPR1_FPIF0_Pos: u32 = 0;
pub const EXTI_FPR1_FPIF0_Msk: u32 = 0x1 << EXTI_FPR1_FPIF0_Pos;
pub const EXTI_FPR1_FPIF0: u32 = EXTI_FPR1_FPIF0_Msk;
pub const EXTI_FPR1_FPIF1_Pos: u32 = 1;
pub const EXTI_FPR1_FPIF1_Msk: u32 = 0x1 << EXTI_FPR1_FPIF1_Pos;
pub const EXTI_FPR1_FPIF1: u32 = EXTI_FPR1_FPIF1_Msk;
pub const EXTI_FPR1_FPIF2_Pos: u32 = 2;
pub const EXTI_FPR1_FPIF2_Msk: u32 = 0x1 << EXTI_FPR1_FPIF2_Pos;
pub const EXTI_FPR1_FPIF2: u32 = EXTI_FPR1_FPIF2_Msk;
pub const EXTI_FPR1_FPIF3_Pos: u32 = 3;
pub const EXTI_FPR1_FPIF3_Msk: u32 = 0x1 << EXTI_FPR1_FPIF3_Pos;
pub const EXTI_FPR1_FPIF3: u32 = EXTI_FPR1_FPIF3_Msk;
pub const EXTI_FPR1_FPIF4_Pos: u32 = 4;
pub const EXTI_FPR1_FPIF4_Msk: u32 = 0x1 << EXTI_FPR1_FPIF4_Pos;
pub const EXTI_FPR1_FPIF4: u32 = EXTI_FPR1_FPIF4_Msk;
pub const EXTI_FPR1_FPIF5_Pos: u32 = 5;
pub const EXTI_FPR1_FPIF5_Msk: u32 = 0x1 << EXTI_FPR1_FPIF5_Pos;
pub const EXTI_FPR1_FPIF5: u32 = EXTI_FPR1_FPIF5_Msk;
pub const EXTI_FPR1_FPIF6_Pos: u32 = 6;
pub const EXTI_FPR1_FPIF6_Msk: u32 = 0x1 << EXTI_FPR1_FPIF6_Pos;
pub const EXTI_FPR1_FPIF6: u32 = EXTI_FPR1_FPIF6_Msk;
pub const EXTI_FPR1_FPIF7_Pos: u32 = 7;
pub const EXTI_FPR1_FPIF7_Msk: u32 = 0x1 << EXTI_FPR1_FPIF7_Pos;
pub const EXTI_FPR1_FPIF7: u32 = EXTI_FPR1_FPIF7_Msk;
pub const EXTI_FPR1_FPIF8_Pos: u32 = 8;
pub const EXTI_FPR1_FPIF8_Msk: u32 = 0x1 << EXTI_FPR1_FPIF8_Pos;
pub const EXTI_FPR1_FPIF8: u32 = EXTI_FPR1_FPIF8_Msk;
pub const EXTI_FPR1_FPIF9_Pos: u32 = 9;
pub const EXTI_FPR1_FPIF9_Msk: u32 = 0x1 << EXTI_FPR1_FPIF9_Pos;
pub const EXTI_FPR1_FPIF9: u32 = EXTI_FPR1_FPIF9_Msk;
pub const EXTI_FPR1_FPIF10_Pos: u32 = 10;
pub const EXTI_FPR1_FPIF10_Msk: u32 = 0x1 << EXTI_FPR1_FPIF10_Pos;
pub const EXTI_FPR1_FPIF10: u32 = EXTI_FPR1_FPIF10_Msk;
pub const EXTI_FPR1_FPIF11_Pos: u32 = 11;
pub const EXTI_FPR1_FPIF11_Msk: u32 = 0x1 << EXTI_FPR1_FPIF11_Pos;
pub const EXTI_FPR1_FPIF11: u32 = EXTI_FPR1_FPIF11_Msk;
pub const EXTI_FPR1_FPIF12_Pos: u32 = 12;
pub const EXTI_FPR1_FPIF12_Msk: u32 = 0x1 << EXTI_FPR1_FPIF12_Pos;
pub const EXTI_FPR1_FPIF12: u32 = EXTI_FPR1_FPIF12_Msk;
pub const EXTI_FPR1_FPIF13_Pos: u32 = 13;
pub const EXTI_FPR1_FPIF13_Msk: u32 = 0x1 << EXTI_FPR1_FPIF13_Pos;
pub const EXTI_FPR1_FPIF13: u32 = EXTI_FPR1_FPIF13_Msk;
pub const EXTI_FPR1_FPIF14_Pos: u32 = 14;
pub const EXTI_FPR1_FPIF14_Msk: u32 = 0x1 << EXTI_FPR1_FPIF14_Pos;
pub const EXTI_FPR1_FPIF14: u32 = EXTI_FPR1_FPIF14_Msk;
pub const EXTI_FPR1_FPIF15_Pos: u32 = 15;
pub const EXTI_FPR1_FPIF15_Msk: u32 = 0x1 << EXTI_FPR1_FPIF15_Pos;
pub const EXTI_FPR1_FPIF15: u32 = EXTI_FPR1_FPIF15_Msk;
pub const EXTI_FPR1_FPIF16_Pos: u32 = 16;
pub const EXTI_FPR1_FPIF16_Msk: u32 = 0x1 << EXTI_FPR1_FPIF16_Pos;
pub const EXTI_FPR1_FPIF16: u32 = EXTI_FPR1_FPIF16_Msk;
pub const EXTI_SECENR1_SEC0_Pos: u32 = 0;
pub const EXTI_SECENR1_SEC0_Msk: u32 = 0x1 << EXTI_SECENR1_SEC0_Pos;
pub const EXTI_SECENR1_SEC0: u32 = EXTI_SECENR1_SEC0_Msk;
pub const EXTI_SECENR1_SEC1_Pos: u32 = 1;
pub const EXTI_SECENR1_SEC1_Msk: u32 = 0x1 << EXTI_SECENR1_SEC1_Pos;
pub const EXTI_SECENR1_SEC1: u32 = EXTI_SECENR1_SEC1_Msk;
pub const EXTI_SECENR1_SEC2_Pos: u32 = 2;
pub const EXTI_SECENR1_SEC2_Msk: u32 = 0x1 << EXTI_SECENR1_SEC2_Pos;
pub const EXTI_SECENR1_SEC2: u32 = EXTI_SECENR1_SEC2_Msk;
pub const EXTI_SECENR1_SEC3_Pos: u32 = 3;
pub const EXTI_SECENR1_SEC3_Msk: u32 = 0x1 << EXTI_SECENR1_SEC3_Pos;
pub const EXTI_SECENR1_SEC3: u32 = EXTI_SECENR1_SEC3_Msk;
pub const EXTI_SECENR1_SEC4_Pos: u32 = 4;
pub const EXTI_SECENR1_SEC4_Msk: u32 = 0x1 << EXTI_SECENR1_SEC4_Pos;
pub const EXTI_SECENR1_SEC4: u32 = EXTI_SECENR1_SEC4_Msk;
pub const EXTI_SECENR1_SEC5_Pos: u32 = 5;
pub const EXTI_SECENR1_SEC5_Msk: u32 = 0x1 << EXTI_SECENR1_SEC5_Pos;
pub const EXTI_SECENR1_SEC5: u32 = EXTI_SECENR1_SEC5_Msk;
pub const EXTI_SECENR1_SEC6_Pos: u32 = 6;
pub const EXTI_SECENR1_SEC6_Msk: u32 = 0x1 << EXTI_SECENR1_SEC6_Pos;
pub const EXTI_SECENR1_SEC6: u32 = EXTI_SECENR1_SEC6_Msk;
pub const EXTI_SECENR1_SEC7_Pos: u32 = 7;
pub const EXTI_SECENR1_SEC7_Msk: u32 = 0x1 << EXTI_SECENR1_SEC7_Pos;
pub const EXTI_SECENR1_SEC7: u32 = EXTI_SECENR1_SEC7_Msk;
pub const EXTI_SECENR1_SEC8_Pos: u32 = 8;
pub const EXTI_SECENR1_SEC8_Msk: u32 = 0x1 << EXTI_SECENR1_SEC8_Pos;
pub const EXTI_SECENR1_SEC8: u32 = EXTI_SECENR1_SEC8_Msk;
pub const EXTI_SECENR1_SEC9_Pos: u32 = 9;
pub const EXTI_SECENR1_SEC9_Msk: u32 = 0x1 << EXTI_SECENR1_SEC9_Pos;
pub const EXTI_SECENR1_SEC9: u32 = EXTI_SECENR1_SEC9_Msk;
pub const EXTI_SECENR1_SEC10_Pos: u32 = 10;
pub const EXTI_SECENR1_SEC10_Msk: u32 = 0x1 << EXTI_SECENR1_SEC10_Pos;
pub const EXTI_SECENR1_SEC10: u32 = EXTI_SECENR1_SEC10_Msk;
pub const EXTI_SECENR1_SEC11_Pos: u32 = 11;
pub const EXTI_SECENR1_SEC11_Msk: u32 = 0x1 << EXTI_SECENR1_SEC11_Pos;
pub const EXTI_SECENR1_SEC11: u32 = EXTI_SECENR1_SEC11_Msk;
pub const EXTI_SECENR1_SEC12_Pos: u32 = 12;
pub const EXTI_SECENR1_SEC12_Msk: u32 = 0x1 << EXTI_SECENR1_SEC12_Pos;
pub const EXTI_SECENR1_SEC12: u32 = EXTI_SECENR1_SEC12_Msk;
pub const EXTI_SECENR1_SEC13_Pos: u32 = 13;
pub const EXTI_SECENR1_SEC13_Msk: u32 = 0x1 << EXTI_SECENR1_SEC13_Pos;
pub const EXTI_SECENR1_SEC13: u32 = EXTI_SECENR1_SEC13_Msk;
pub const EXTI_SECENR1_SEC14_Pos: u32 = 14;
pub const EXTI_SECENR1_SEC14_Msk: u32 = 0x1 << EXTI_SECENR1_SEC14_Pos;
pub const EXTI_SECENR1_SEC14: u32 = EXTI_SECENR1_SEC14_Msk;
pub const EXTI_SECENR1_SEC15_Pos: u32 = 15;
pub const EXTI_SECENR1_SEC15_Msk: u32 = 0x1 << EXTI_SECENR1_SEC15_Pos;
pub const EXTI_SECENR1_SEC15: u32 = EXTI_SECENR1_SEC15_Msk;
pub const EXTI_SECENR1_SEC16_Pos: u32 = 16;
pub const EXTI_SECENR1_SEC16_Msk: u32 = 0x1 << EXTI_SECENR1_SEC16_Pos;
pub const EXTI_SECENR1_SEC16: u32 = EXTI_SECENR1_SEC16_Msk;
pub const EXTI_SECENR1_SEC17_Pos: u32 = 17;
pub const EXTI_SECENR1_SEC17_Msk: u32 = 0x1 << EXTI_SECENR1_SEC17_Pos;
pub const EXTI_SECENR1_SEC17: u32 = EXTI_SECENR1_SEC17_Msk;
pub const EXTI_SECENR1_SEC18_Pos: u32 = 18;
pub const EXTI_SECENR1_SEC18_Msk: u32 = 0x1 << EXTI_SECENR1_SEC18_Pos;
pub const EXTI_SECENR1_SEC18: u32 = EXTI_SECENR1_SEC18_Msk;
pub const EXTI_SECENR1_SEC19_Pos: u32 = 19;
pub const EXTI_SECENR1_SEC19_Msk: u32 = 0x1 << EXTI_SECENR1_SEC19_Pos;
pub const EXTI_SECENR1_SEC19: u32 = EXTI_SECENR1_SEC19_Msk;
pub const EXTI_SECENR1_SEC20_Pos: u32 = 20;
pub const EXTI_SECENR1_SEC20_Msk: u32 = 0x1 << EXTI_SECENR1_SEC20_Pos;
pub const EXTI_SECENR1_SEC20: u32 = EXTI_SECENR1_SEC20_Msk;
pub const EXTI_SECENR1_SEC21_Pos: u32 = 21;
pub const EXTI_SECENR1_SEC21_Msk: u32 = 0x1 << EXTI_SECENR1_SEC21_Pos;
pub const EXTI_SECENR1_SEC21: u32 = EXTI_SECENR1_SEC21_Msk;
pub const EXTI_SECENR1_SEC22_Pos: u32 = 22;
pub const EXTI_SECENR1_SEC22_Msk: u32 = 0x1 << EXTI_SECENR1_SEC22_Pos;
pub const EXTI_SECENR1_SEC22: u32 = EXTI_SECENR1_SEC22_Msk;
pub const EXTI_SECENR1_SEC23_Pos: u32 = 23;
pub const EXTI_SECENR1_SEC23_Msk: u32 = 0x1 << EXTI_SECENR1_SEC23_Pos;
pub const EXTI_SECENR1_SEC23: u32 = EXTI_SECENR1_SEC23_Msk;
pub const EXTI_SECENR1_SEC24_Pos: u32 = 24;
pub const EXTI_SECENR1_SEC24_Msk: u32 = 0x1 << EXTI_SECENR1_SEC24_Pos;
pub const EXTI_SECENR1_SEC24: u32 = EXTI_SECENR1_SEC24_Msk;
pub const EXTI_SECENR1_SEC25_Pos: u32 = 25;
pub const EXTI_SECENR1_SEC25_Msk: u32 = 0x1 << EXTI_SECENR1_SEC25_Pos;
pub const EXTI_SECENR1_SEC25: u32 = EXTI_SECENR1_SEC25_Msk;
pub const EXTI_SECENR1_SEC26_Pos: u32 = 26;
pub const EXTI_SECENR1_SEC26_Msk: u32 = 0x1 << EXTI_SECENR1_SEC26_Pos;
pub const EXTI_SECENR1_SEC26: u32 = EXTI_SECENR1_SEC26_Msk;
pub const EXTI_SECENR1_SEC27_Pos: u32 = 27;
pub const EXTI_SECENR1_SEC27_Msk: u32 = 0x1 << EXTI_SECENR1_SEC27_Pos;
pub const EXTI_SECENR1_SEC27: u32 = EXTI_SECENR1_SEC27_Msk;
pub const EXTI_SECENR1_SEC28_Pos: u32 = 28;
pub const EXTI_SECENR1_SEC28_Msk: u32 = 0x1 << EXTI_SECENR1_SEC28_Pos;
pub const EXTI_SECENR1_SEC28: u32 = EXTI_SECENR1_SEC28_Msk;
pub const EXTI_SECENR1_SEC29_Pos: u32 = 29;
pub const EXTI_SECENR1_SEC29_Msk: u32 = 0x1 << EXTI_SECENR1_SEC29_Pos;
pub const EXTI_SECENR1_SEC29: u32 = EXTI_SECENR1_SEC29_Msk;
pub const EXTI_SECENR1_SEC30_Pos: u32 = 30;
pub const EXTI_SECENR1_SEC30_Msk: u32 = 0x1 << EXTI_SECENR1_SEC30_Pos;
pub const EXTI_SECENR1_SEC30: u32 = EXTI_SECENR1_SEC30_Msk;
pub const EXTI_SECENR1_SEC31_Pos: u32 = 31;
pub const EXTI_SECENR1_SEC31_Msk: u32 = 0x1 << EXTI_SECENR1_SEC31_Pos;
pub const EXTI_SECENR1_SEC31: u32 = EXTI_SECENR1_SEC31_Msk;
pub const EXTI_PRIVENR1_PRIV0_Pos: u32 = 0;
pub const EXTI_PRIVENR1_PRIV0_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV0_Pos;
pub const EXTI_PRIVENR1_PRIV0: u32 = EXTI_PRIVENR1_PRIV0_Msk;
pub const EXTI_PRIVENR1_PRIV1_Pos: u32 = 1;
pub const EXTI_PRIVENR1_PRIV1_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV1_Pos;
pub const EXTI_PRIVENR1_PRIV1: u32 = EXTI_PRIVENR1_PRIV1_Msk;
pub const EXTI_PRIVENR1_PRIV2_Pos: u32 = 2;
pub const EXTI_PRIVENR1_PRIV2_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV2_Pos;
pub const EXTI_PRIVENR1_PRIV2: u32 = EXTI_PRIVENR1_PRIV2_Msk;
pub const EXTI_PRIVENR1_PRIV3_Pos: u32 = 3;
pub const EXTI_PRIVENR1_PRIV3_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV3_Pos;
pub const EXTI_PRIVENR1_PRIV3: u32 = EXTI_PRIVENR1_PRIV3_Msk;
pub const EXTI_PRIVENR1_PRIV4_Pos: u32 = 4;
pub const EXTI_PRIVENR1_PRIV4_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV4_Pos;
pub const EXTI_PRIVENR1_PRIV4: u32 = EXTI_PRIVENR1_PRIV4_Msk;
pub const EXTI_PRIVENR1_PRIV5_Pos: u32 = 5;
pub const EXTI_PRIVENR1_PRIV5_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV5_Pos;
pub const EXTI_PRIVENR1_PRIV5: u32 = EXTI_PRIVENR1_PRIV5_Msk;
pub const EXTI_PRIVENR1_PRIV6_Pos: u32 = 6;
pub const EXTI_PRIVENR1_PRIV6_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV6_Pos;
pub const EXTI_PRIVENR1_PRIV6: u32 = EXTI_PRIVENR1_PRIV6_Msk;
pub const EXTI_PRIVENR1_PRIV7_Pos: u32 = 7;
pub const EXTI_PRIVENR1_PRIV7_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV7_Pos;
pub const EXTI_PRIVENR1_PRIV7: u32 = EXTI_PRIVENR1_PRIV7_Msk;
pub const EXTI_PRIVENR1_PRIV8_Pos: u32 = 8;
pub const EXTI_PRIVENR1_PRIV8_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV8_Pos;
pub const EXTI_PRIVENR1_PRIV8: u32 = EXTI_PRIVENR1_PRIV8_Msk;
pub const EXTI_PRIVENR1_PRIV9_Pos: u32 = 9;
pub const EXTI_PRIVENR1_PRIV9_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV9_Pos;
pub const EXTI_PRIVENR1_PRIV9: u32 = EXTI_PRIVENR1_PRIV9_Msk;
pub const EXTI_PRIVENR1_PRIV10_Pos: u32 = 10;
pub const EXTI_PRIVENR1_PRIV10_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV10_Pos;
pub const EXTI_PRIVENR1_PRIV10: u32 = EXTI_PRIVENR1_PRIV10_Msk;
pub const EXTI_PRIVENR1_PRIV11_Pos: u32 = 11;
pub const EXTI_PRIVENR1_PRIV11_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV11_Pos;
pub const EXTI_PRIVENR1_PRIV11: u32 = EXTI_PRIVENR1_PRIV11_Msk;
pub const EXTI_PRIVENR1_PRIV12_Pos: u32 = 12;
pub const EXTI_PRIVENR1_PRIV12_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV12_Pos;
pub const EXTI_PRIVENR1_PRIV12: u32 = EXTI_PRIVENR1_PRIV12_Msk;
pub const EXTI_PRIVENR1_PRIV13_Pos: u32 = 13;
pub const EXTI_PRIVENR1_PRIV13_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV13_Pos;
pub const EXTI_PRIVENR1_PRIV13: u32 = EXTI_PRIVENR1_PRIV13_Msk;
pub const EXTI_PRIVENR1_PRIV14_Pos: u32 = 14;
pub const EXTI_PRIVENR1_PRIV14_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV14_Pos;
pub const EXTI_PRIVENR1_PRIV14: u32 = EXTI_PRIVENR1_PRIV14_Msk;
pub const EXTI_PRIVENR1_PRIV15_Pos: u32 = 15;
pub const EXTI_PRIVENR1_PRIV15_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV15_Pos;
pub const EXTI_PRIVENR1_PRIV15: u32 = EXTI_PRIVENR1_PRIV15_Msk;
pub const EXTI_PRIVENR1_PRIV16_Pos: u32 = 16;
pub const EXTI_PRIVENR1_PRIV16_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV16_Pos;
pub const EXTI_PRIVENR1_PRIV16: u32 = EXTI_PRIVENR1_PRIV16_Msk;
pub const EXTI_PRIVENR1_PRIV17_Pos: u32 = 17;
pub const EXTI_PRIVENR1_PRIV17_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV17_Pos;
pub const EXTI_PRIVENR1_PRIV17: u32 = EXTI_PRIVENR1_PRIV17_Msk;
pub const EXTI_PRIVENR1_PRIV18_Pos: u32 = 18;
pub const EXTI_PRIVENR1_PRIV18_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV18_Pos;
pub const EXTI_PRIVENR1_PRIV18: u32 = EXTI_PRIVENR1_PRIV18_Msk;
pub const EXTI_PRIVENR1_PRIV19_Pos: u32 = 19;
pub const EXTI_PRIVENR1_PRIV19_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV19_Pos;
pub const EXTI_PRIVENR1_PRIV19: u32 = EXTI_PRIVENR1_PRIV19_Msk;
pub const EXTI_PRIVENR1_PRIV20_Pos: u32 = 20;
pub const EXTI_PRIVENR1_PRIV20_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV20_Pos;
pub const EXTI_PRIVENR1_PRIV20: u32 = EXTI_PRIVENR1_PRIV20_Msk;
pub const EXTI_PRIVENR1_PRIV21_Pos: u32 = 21;
pub const EXTI_PRIVENR1_PRIV21_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV21_Pos;
pub const EXTI_PRIVENR1_PRIV21: u32 = EXTI_PRIVENR1_PRIV21_Msk;
pub const EXTI_PRIVENR1_PRIV22_Pos: u32 = 22;
pub const EXTI_PRIVENR1_PRIV22_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV22_Pos;
pub const EXTI_PRIVENR1_PRIV22: u32 = EXTI_PRIVENR1_PRIV22_Msk;
pub const EXTI_PRIVENR1_PRIV23_Pos: u32 = 23;
pub const EXTI_PRIVENR1_PRIV23_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV23_Pos;
pub const EXTI_PRIVENR1_PRIV23: u32 = EXTI_PRIVENR1_PRIV23_Msk;
pub const EXTI_PRIVENR1_PRIV24_Pos: u32 = 24;
pub const EXTI_PRIVENR1_PRIV24_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV24_Pos;
pub const EXTI_PRIVENR1_PRIV24: u32 = EXTI_PRIVENR1_PRIV24_Msk;
pub const EXTI_PRIVENR1_PRIV25_Pos: u32 = 25;
pub const EXTI_PRIVENR1_PRIV25_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV25_Pos;
pub const EXTI_PRIVENR1_PRIV25: u32 = EXTI_PRIVENR1_PRIV25_Msk;
pub const EXTI_PRIVENR1_PRIV26_Pos: u32 = 26;
pub const EXTI_PRIVENR1_PRIV26_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV26_Pos;
pub const EXTI_PRIVENR1_PRIV26: u32 = EXTI_PRIVENR1_PRIV26_Msk;
pub const EXTI_PRIVENR1_PRIV27_Pos: u32 = 27;
pub const EXTI_PRIVENR1_PRIV27_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV27_Pos;
pub const EXTI_PRIVENR1_PRIV27: u32 = EXTI_PRIVENR1_PRIV27_Msk;
pub const EXTI_PRIVENR1_PRIV28_Pos: u32 = 28;
pub const EXTI_PRIVENR1_PRIV28_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV28_Pos;
pub const EXTI_PRIVENR1_PRIV28: u32 = EXTI_PRIVENR1_PRIV28_Msk;
pub const EXTI_PRIVENR1_PRIV29_Pos: u32 = 29;
pub const EXTI_PRIVENR1_PRIV29_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV29_Pos;
pub const EXTI_PRIVENR1_PRIV29: u32 = EXTI_PRIVENR1_PRIV29_Msk;
pub const EXTI_PRIVENR1_PRIV30_Pos: u32 = 30;
pub const EXTI_PRIVENR1_PRIV30_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV30_Pos;
pub const EXTI_PRIVENR1_PRIV30: u32 = EXTI_PRIVENR1_PRIV30_Msk;
pub const EXTI_PRIVENR1_PRIV31_Pos: u32 = 31;
pub const EXTI_PRIVENR1_PRIV31_Msk: u32 = 0x1 << EXTI_PRIVENR1_PRIV31_Pos;
pub const EXTI_PRIVENR1_PRIV31: u32 = EXTI_PRIVENR1_PRIV31_Msk;
pub const EXTI_RTSR2_TR_Pos: u32 = 12;
pub const EXTI_RTSR2_TR_Msk: u32 = 0x244 << EXTI_RTSR2_TR_Pos;
pub const EXTI_RTSR2_TR: u32 = EXTI_RTSR2_TR_Msk;
pub const EXTI_RTSR2_TR46_Pos: u32 = 14;
pub const EXTI_RTSR2_TR46_Msk: u32 = 0x1 << EXTI_RTSR2_TR46_Pos;
pub const EXTI_RTSR2_TR46: u32 = EXTI_RTSR2_TR46_Msk;
pub const EXTI_RTSR2_TR50_Pos: u32 = 18;
pub const EXTI_RTSR2_TR50_Msk: u32 = 0x1 << EXTI_RTSR2_TR50_Pos;
pub const EXTI_RTSR2_TR50: u32 = EXTI_RTSR2_TR50_Msk;
pub const EXTI_RTSR2_TR53_Pos: u32 = 21;
pub const EXTI_RTSR2_TR53_Msk: u32 = 0x1 << EXTI_RTSR2_TR53_Pos;
pub const EXTI_RTSR2_TR53: u32 = EXTI_RTSR2_TR53_Msk;
pub const EXTI_FTSR2_TR_Pos: u32 = 12;
pub const EXTI_FTSR2_TR_Msk: u32 = 0x244 << EXTI_FTSR2_TR_Pos;
pub const EXTI_FTSR2_TR: u32 = EXTI_FTSR2_TR_Msk;
pub const EXTI_FTSR2_TR46_Pos: u32 = 14;
pub const EXTI_FTSR2_TR46_Msk: u32 = 0x1 << EXTI_FTSR2_TR46_Pos;
pub const EXTI_FTSR2_TR46: u32 = EXTI_FTSR2_TR46_Msk;
pub const EXTI_FTSR2_TR50_Pos: u32 = 18;
pub const EXTI_FTSR2_TR50_Msk: u32 = 0x1 << EXTI_FTSR2_TR50_Pos;
pub const EXTI_FTSR2_TR50: u32 = EXTI_FTSR2_TR50_Msk;
pub const EXTI_FTSR2_TR53_Pos: u32 = 21;
pub const EXTI_FTSR2_TR53_Msk: u32 = 0x1 << EXTI_FTSR2_TR53_Pos;
pub const EXTI_FTSR2_TR53: u32 = EXTI_FTSR2_TR53_Msk;
pub const EXTI_SWIER2_SWIER46_Pos: u32 = 14;
pub const EXTI_SWIER2_SWIER46_Msk: u32 = 0x1 << EXTI_SWIER2_SWIER46_Pos;
pub const EXTI_SWIER2_SWIER46: u32 = EXTI_SWIER2_SWIER46_Msk;
pub const EXTI_SWIER2_SWIER50_Pos: u32 = 18;
pub const EXTI_SWIER2_SWIER50_Msk: u32 = 0x1 << EXTI_SWIER2_SWIER50_Pos;
pub const EXTI_SWIER2_SWIER50: u32 = EXTI_SWIER2_SWIER50_Msk;
pub const EXTI_SWIER2_SWIER53_Pos: u32 = 21;
pub const EXTI_SWIER2_SWIER53_Msk: u32 = 0x1 << EXTI_SWIER2_SWIER53_Pos;
pub const EXTI_SWIER2_SWIER53: u32 = EXTI_SWIER2_SWIER53_Msk;
pub const EXTI_RPR2_RPIF_Pos: u32 = 12;
pub const EXTI_RPR2_RPIF_Msk: u32 = 0x244 << EXTI_RPR2_RPIF_Pos;
pub const EXTI_RPR2_RPIF: u32 = EXTI_RPR2_RPIF_Msk;
pub const EXTI_RPR2_RPIF46_Pos: u32 = 14;
pub const EXTI_RPR2_RPIF46_Msk: u32 = 0x1 << EXTI_RPR2_RPIF46_Pos;
pub const EXTI_RPR2_RPIF46: u32 = EXTI_RPR2_RPIF46_Msk;
pub const EXTI_RPR2_RPIF50_Pos: u32 = 18;
pub const EXTI_RPR2_RPIF50_Msk: u32 = 0x1 << EXTI_RPR2_RPIF50_Pos;
pub const EXTI_RPR2_RPIF50: u32 = EXTI_RPR2_RPIF50_Msk;
pub const EXTI_RPR2_RPIF53_Pos: u32 = 21;
pub const EXTI_RPR2_RPIF53_Msk: u32 = 0x1 << EXTI_RPR2_RPIF53_Pos;
pub const EXTI_RPR2_RPIF53: u32 = EXTI_RPR2_RPIF53_Msk;
pub const EXTI_FPR2_FPIF_Pos: u32 = 12;
pub const EXTI_FPR2_FPIF_Msk: u32 = 0x244 << EXTI_FPR2_FPIF_Pos;
pub const EXTI_FPR2_FPIF: u32 = EXTI_FPR2_FPIF_Msk;
pub const EXTI_FPR2_FPIF46_Pos: u32 = 14;
pub const EXTI_FPR2_FPIF46_Msk: u32 = 0x1 << EXTI_FPR2_FPIF46_Pos;
pub const EXTI_FPR2_FPIF46: u32 = EXTI_FPR2_FPIF46_Msk;
pub const EXTI_FPR2_FPIF50_Pos: u32 = 18;
pub const EXTI_FPR2_FPIF50_Msk: u32 = 0x1 << EXTI_FPR2_FPIF50_Pos;
pub const EXTI_FPR2_FPIF50: u32 = EXTI_FPR2_FPIF50_Msk;
pub const EXTI_FPR2_FPIF53_Pos: u32 = 21;
pub const EXTI_FPR2_FPIF53_Msk: u32 = 0x1 << EXTI_FPR2_FPIF53_Pos;
pub const EXTI_FPR2_FPIF53: u32 = EXTI_FPR2_FPIF53_Msk;
pub const EXTI_SECENR2_SEC32_Pos: u32 = 0;
pub const EXTI_SECENR2_SEC32_Msk: u32 = 0x1 << EXTI_SECENR2_SEC32_Pos;
pub const EXTI_SECENR2_SEC32: u32 = EXTI_SECENR2_SEC32_Msk;
pub const EXTI_SECENR2_SEC33_Pos: u32 = 1;
pub const EXTI_SECENR2_SEC33_Msk: u32 = 0x1 << EXTI_SECENR2_SEC33_Pos;
pub const EXTI_SECENR2_SEC33: u32 = EXTI_SECENR2_SEC33_Msk;
pub const EXTI_SECENR2_SEC34_Pos: u32 = 2;
pub const EXTI_SECENR2_SEC34_Msk: u32 = 0x1 << EXTI_SECENR2_SEC34_Pos;
pub const EXTI_SECENR2_SEC34: u32 = EXTI_SECENR2_SEC34_Msk;
pub const EXTI_SECENR2_SEC35_Pos: u32 = 3;
pub const EXTI_SECENR2_SEC35_Msk: u32 = 0x1 << EXTI_SECENR2_SEC35_Pos;
pub const EXTI_SECENR2_SEC35: u32 = EXTI_SECENR2_SEC35_Msk;
pub const EXTI_SECENR2_SEC36_Pos: u32 = 4;
pub const EXTI_SECENR2_SEC36_Msk: u32 = 0x1 << EXTI_SECENR2_SEC36_Pos;
pub const EXTI_SECENR2_SEC36: u32 = EXTI_SECENR2_SEC36_Msk;
pub const EXTI_SECENR2_SEC37_Pos: u32 = 5;
pub const EXTI_SECENR2_SEC37_Msk: u32 = 0x1 << EXTI_SECENR2_SEC37_Pos;
pub const EXTI_SECENR2_SEC37: u32 = EXTI_SECENR2_SEC37_Msk;
pub const EXTI_SECENR2_SEC38_Pos: u32 = 6;
pub const EXTI_SECENR2_SEC38_Msk: u32 = 0x1 << EXTI_SECENR2_SEC38_Pos;
pub const EXTI_SECENR2_SEC38: u32 = EXTI_SECENR2_SEC38_Msk;
pub const EXTI_SECENR2_SEC39_Pos: u32 = 7;
pub const EXTI_SECENR2_SEC39_Msk: u32 = 0x1 << EXTI_SECENR2_SEC39_Pos;
pub const EXTI_SECENR2_SEC39: u32 = EXTI_SECENR2_SEC39_Msk;
pub const EXTI_SECENR2_SEC40_Pos: u32 = 8;
pub const EXTI_SECENR2_SEC40_Msk: u32 = 0x1 << EXTI_SECENR2_SEC40_Pos;
pub const EXTI_SECENR2_SEC40: u32 = EXTI_SECENR2_SEC40_Msk;
pub const EXTI_SECENR2_SEC41_Pos: u32 = 9;
pub const EXTI_SECENR2_SEC41_Msk: u32 = 0x1 << EXTI_SECENR2_SEC41_Pos;
pub const EXTI_SECENR2_SEC41: u32 = EXTI_SECENR2_SEC41_Msk;
pub const EXTI_SECENR2_SEC42_Pos: u32 = 10;
pub const EXTI_SECENR2_SEC42_Msk: u32 = 0x1 << EXTI_SECENR2_SEC42_Pos;
pub const EXTI_SECENR2_SEC42: u32 = EXTI_SECENR2_SEC42_Msk;
pub const EXTI_SECENR2_SEC43_Pos: u32 = 11;
pub const EXTI_SECENR2_SEC43_Msk: u32 = 0x1 << EXTI_SECENR2_SEC43_Pos;
pub const EXTI_SECENR2_SEC43: u32 = EXTI_SECENR2_SEC43_Msk;
pub const EXTI_SECENR2_SEC44_Pos: u32 = 12;
pub const EXTI_SECENR2_SEC44_Msk: u32 = 0x1 << EXTI_SECENR2_SEC44_Pos;
pub const EXTI_SECENR2_SEC44: u32 = EXTI_SECENR2_SEC44_Msk;
pub const EXTI_SECENR2_SEC45_Pos: u32 = 13;
pub const EXTI_SECENR2_SEC45_Msk: u32 = 0x1 << EXTI_SECENR2_SEC45_Pos;
pub const EXTI_SECENR2_SEC45: u32 = EXTI_SECENR2_SEC45_Msk;
pub const EXTI_SECENR2_SEC46_Pos: u32 = 14;
pub const EXTI_SECENR2_SEC46_Msk: u32 = 0x1 << EXTI_SECENR2_SEC46_Pos;
pub const EXTI_SECENR2_SEC46: u32 = EXTI_SECENR2_SEC46_Msk;
pub const EXTI_SECENR2_SEC47_Pos: u32 = 15;
pub const EXTI_SECENR2_SEC47_Msk: u32 = 0x1 << EXTI_SECENR2_SEC47_Pos;
pub const EXTI_SECENR2_SEC47: u32 = EXTI_SECENR2_SEC47_Msk;
pub const EXTI_SECENR2_SEC48_Pos: u32 = 16;
pub const EXTI_SECENR2_SEC48_Msk: u32 = 0x1 << EXTI_SECENR2_SEC48_Pos;
pub const EXTI_SECENR2_SEC48: u32 = EXTI_SECENR2_SEC48_Msk;
pub const EXTI_SECENR2_SEC49_Pos: u32 = 17;
pub const EXTI_SECENR2_SEC49_Msk: u32 = 0x1 << EXTI_SECENR2_SEC49_Pos;
pub const EXTI_SECENR2_SEC49: u32 = EXTI_SECENR2_SEC49_Msk;
pub const EXTI_SECENR2_SEC50_Pos: u32 = 18;
pub const EXTI_SECENR2_SEC50_Msk: u32 = 0x1 << EXTI_SECENR2_SEC50_Pos;
pub const EXTI_SECENR2_SEC50: u32 = EXTI_SECENR2_SEC50_Msk;
pub const EXTI_SECENR2_SEC51_Pos: u32 = 19;
pub const EXTI_SECENR2_SEC51_Msk: u32 = 0x1 << EXTI_SECENR2_SEC51_Pos;
pub const EXTI_SECENR2_SEC51: u32 = EXTI_SECENR2_SEC51_Msk;
pub const EXTI_SECENR2_SEC52_Pos: u32 = 20;
pub const EXTI_SECENR2_SEC52_Msk: u32 = 0x1 << EXTI_SECENR2_SEC52_Pos;
pub const EXTI_SECENR2_SEC52: u32 = EXTI_SECENR2_SEC52_Msk;
pub const EXTI_SECENR2_SEC53_Pos: u32 = 21;
pub const EXTI_SECENR2_SEC53_Msk: u32 = 0x1 << EXTI_SECENR2_SEC53_Pos;
pub const EXTI_SECENR2_SEC53: u32 = EXTI_SECENR2_SEC53_Msk;
pub const EXTI_SECENR2_SEC54_Pos: u32 = 22;
pub const EXTI_SECENR2_SEC54_Msk: u32 = 0x1 << EXTI_SECENR2_SEC54_Pos;
pub const EXTI_SECENR2_SEC54: u32 = EXTI_SECENR2_SEC54_Msk;
pub const EXTI_SECENR2_SEC55_Pos: u32 = 23;
pub const EXTI_SECENR2_SEC55_Msk: u32 = 0x1 << EXTI_SECENR2_SEC55_Pos;
pub const EXTI_SECENR2_SEC55: u32 = EXTI_SECENR2_SEC55_Msk;
pub const EXTI_SECENR2_SEC56_Pos: u32 = 24;
pub const EXTI_SECENR2_SEC56_Msk: u32 = 0x1 << EXTI_SECENR2_SEC56_Pos;
pub const EXTI_SECENR2_SEC56: u32 = EXTI_SECENR2_SEC56_Msk;
pub const EXTI_SECENR2_SEC57_Pos: u32 = 25;
pub const EXTI_SECENR2_SEC57_Msk: u32 = 0x1 << EXTI_SECENR2_SEC57_Pos;
pub const EXTI_SECENR2_SEC57: u32 = EXTI_SECENR2_SEC57_Msk;
pub const EXTI_PRIVENR2_PRIV32_Pos: u32 = 0;
pub const EXTI_PRIVENR2_PRIV32_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV32_Pos;
pub const EXTI_PRIVENR2_PRIV32: u32 = EXTI_PRIVENR2_PRIV32_Msk;
pub const EXTI_PRIVENR2_PRIV33_Pos: u32 = 1;
pub const EXTI_PRIVENR2_PRIV33_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV33_Pos;
pub const EXTI_PRIVENR2_PRIV33: u32 = EXTI_PRIVENR2_PRIV33_Msk;
pub const EXTI_PRIVENR2_PRIV34_Pos: u32 = 2;
pub const EXTI_PRIVENR2_PRIV34_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV34_Pos;
pub const EXTI_PRIVENR2_PRIV34: u32 = EXTI_PRIVENR2_PRIV34_Msk;
pub const EXTI_PRIVENR2_PRIV35_Pos: u32 = 3;
pub const EXTI_PRIVENR2_PRIV35_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV35_Pos;
pub const EXTI_PRIVENR2_PRIV35: u32 = EXTI_PRIVENR2_PRIV35_Msk;
pub const EXTI_PRIVENR2_PRIV36_Pos: u32 = 4;
pub const EXTI_PRIVENR2_PRIV36_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV36_Pos;
pub const EXTI_PRIVENR2_PRIV36: u32 = EXTI_PRIVENR2_PRIV36_Msk;
pub const EXTI_PRIVENR2_PRIV37_Pos: u32 = 5;
pub const EXTI_PRIVENR2_PRIV37_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV37_Pos;
pub const EXTI_PRIVENR2_PRIV37: u32 = EXTI_PRIVENR2_PRIV37_Msk;
pub const EXTI_PRIVENR2_PRIV38_Pos: u32 = 6;
pub const EXTI_PRIVENR2_PRIV38_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV38_Pos;
pub const EXTI_PRIVENR2_PRIV38: u32 = EXTI_PRIVENR2_PRIV38_Msk;
pub const EXTI_PRIVENR2_PRIV39_Pos: u32 = 7;
pub const EXTI_PRIVENR2_PRIV39_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV39_Pos;
pub const EXTI_PRIVENR2_PRIV39: u32 = EXTI_PRIVENR2_PRIV39_Msk;
pub const EXTI_PRIVENR2_PRIV40_Pos: u32 = 8;
pub const EXTI_PRIVENR2_PRIV40_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV40_Pos;
pub const EXTI_PRIVENR2_PRIV40: u32 = EXTI_PRIVENR2_PRIV40_Msk;
pub const EXTI_PRIVENR2_PRIV41_Pos: u32 = 9;
pub const EXTI_PRIVENR2_PRIV41_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV41_Pos;
pub const EXTI_PRIVENR2_PRIV41: u32 = EXTI_PRIVENR2_PRIV41_Msk;
pub const EXTI_PRIVENR2_PRIV42_Pos: u32 = 10;
pub const EXTI_PRIVENR2_PRIV42_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV42_Pos;
pub const EXTI_PRIVENR2_PRIV42: u32 = EXTI_PRIVENR2_PRIV42_Msk;
pub const EXTI_PRIVENR2_PRIV43_Pos: u32 = 11;
pub const EXTI_PRIVENR2_PRIV43_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV43_Pos;
pub const EXTI_PRIVENR2_PRIV43: u32 = EXTI_PRIVENR2_PRIV43_Msk;
pub const EXTI_PRIVENR2_PRIV44_Pos: u32 = 12;
pub const EXTI_PRIVENR2_PRIV44_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV44_Pos;
pub const EXTI_PRIVENR2_PRIV44: u32 = EXTI_PRIVENR2_PRIV44_Msk;
pub const EXTI_PRIVENR2_PRIV45_Pos: u32 = 13;
pub const EXTI_PRIVENR2_PRIV45_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV45_Pos;
pub const EXTI_PRIVENR2_PRIV45: u32 = EXTI_PRIVENR2_PRIV45_Msk;
pub const EXTI_PRIVENR2_PRIV46_Pos: u32 = 14;
pub const EXTI_PRIVENR2_PRIV46_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV46_Pos;
pub const EXTI_PRIVENR2_PRIV46: u32 = EXTI_PRIVENR2_PRIV46_Msk;
pub const EXTI_PRIVENR2_PRIV47_Pos: u32 = 15;
pub const EXTI_PRIVENR2_PRIV47_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV47_Pos;
pub const EXTI_PRIVENR2_PRIV47: u32 = EXTI_PRIVENR2_PRIV47_Msk;
pub const EXTI_PRIVENR2_PRIV48_Pos: u32 = 16;
pub const EXTI_PRIVENR2_PRIV48_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV48_Pos;
pub const EXTI_PRIVENR2_PRIV48: u32 = EXTI_PRIVENR2_PRIV48_Msk;
pub const EXTI_PRIVENR2_PRIV49_Pos: u32 = 17;
pub const EXTI_PRIVENR2_PRIV49_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV49_Pos;
pub const EXTI_PRIVENR2_PRIV49: u32 = EXTI_PRIVENR2_PRIV49_Msk;
pub const EXTI_PRIVENR2_PRIV50_Pos: u32 = 18;
pub const EXTI_PRIVENR2_PRIV50_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV50_Pos;
pub const EXTI_PRIVENR2_PRIV50: u32 = EXTI_PRIVENR2_PRIV50_Msk;
pub const EXTI_PRIVENR2_PRIV51_Pos: u32 = 19;
pub const EXTI_PRIVENR2_PRIV51_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV51_Pos;
pub const EXTI_PRIVENR2_PRIV51: u32 = EXTI_PRIVENR2_PRIV51_Msk;
pub const EXTI_PRIVENR2_PRIV52_Pos: u32 = 20;
pub const EXTI_PRIVENR2_PRIV52_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV52_Pos;
pub const EXTI_PRIVENR2_PRIV52: u32 = EXTI_PRIVENR2_PRIV52_Msk;
pub const EXTI_PRIVENR2_PRIV53_Pos: u32 = 21;
pub const EXTI_PRIVENR2_PRIV53_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV53_Pos;
pub const EXTI_PRIVENR2_PRIV53: u32 = EXTI_PRIVENR2_PRIV53_Msk;
pub const EXTI_PRIVENR2_PRIV54_Pos: u32 = 22;
pub const EXTI_PRIVENR2_PRIV54_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV54_Pos;
pub const EXTI_PRIVENR2_PRIV54: u32 = EXTI_PRIVENR2_PRIV54_Msk;
pub const EXTI_PRIVENR2_PRIV55_Pos: u32 = 23;
pub const EXTI_PRIVENR2_PRIV55_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV55_Pos;
pub const EXTI_PRIVENR2_PRIV55: u32 = EXTI_PRIVENR2_PRIV55_Msk;
pub const EXTI_PRIVENR2_PRIV56_Pos: u32 = 24;
pub const EXTI_PRIVENR2_PRIV56_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV56_Pos;
pub const EXTI_PRIVENR2_PRIV56: u32 = EXTI_PRIVENR2_PRIV56_Msk;
pub const EXTI_PRIVENR2_PRIV57_Pos: u32 = 25;
pub const EXTI_PRIVENR2_PRIV57_Msk: u32 = 0x1 << EXTI_PRIVENR2_PRIV57_Pos;
pub const EXTI_PRIVENR2_PRIV57: u32 = EXTI_PRIVENR2_PRIV57_Msk;
pub const EXTI_EXTICR1_EXTI0_Pos: u32 = 0;
pub const EXTI_EXTICR1_EXTI0_Msk: u32 = 0xF << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI0: u32 = EXTI_EXTICR1_EXTI0_Msk;
pub const EXTI_EXTICR1_EXTI0_0: u32 = 0x1 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI0_1: u32 = 0x2 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI0_2: u32 = 0x4 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI0_3: u32 = 0x8 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI1_Pos: u32 = 8;
pub const EXTI_EXTICR1_EXTI1_Msk: u32 = 0xF << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI1: u32 = EXTI_EXTICR1_EXTI1_Msk;
pub const EXTI_EXTICR1_EXTI1_0: u32 = 0x1 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI1_1: u32 = 0x2 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI1_2: u32 = 0x4 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI1_3: u32 = 0x8 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI2_Pos: u32 = 16;
pub const EXTI_EXTICR1_EXTI2_Msk: u32 = 0xF << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI2: u32 = EXTI_EXTICR1_EXTI2_Msk;
pub const EXTI_EXTICR1_EXTI2_0: u32 = 0x1 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI2_1: u32 = 0x2 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI2_2: u32 = 0x4 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI2_3: u32 = 0x8 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI3_Pos: u32 = 24;
pub const EXTI_EXTICR1_EXTI3_Msk: u32 = 0xF << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR1_EXTI3: u32 = EXTI_EXTICR1_EXTI3_Msk;
pub const EXTI_EXTICR1_EXTI3_0: u32 = 0x1 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR1_EXTI3_1: u32 = 0x2 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR1_EXTI3_2: u32 = 0x4 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR1_EXTI3_3: u32 = 0x8 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR2_EXTI4_Pos: u32 = 0;
pub const EXTI_EXTICR2_EXTI4_Msk: u32 = 0xF << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI4: u32 = EXTI_EXTICR2_EXTI4_Msk;
pub const EXTI_EXTICR2_EXTI4_0: u32 = 0x1 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI4_1: u32 = 0x2 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI4_2: u32 = 0x4 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI4_3: u32 = 0x8 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI5_Pos: u32 = 8;
pub const EXTI_EXTICR2_EXTI5_Msk: u32 = 0xF << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI5: u32 = EXTI_EXTICR2_EXTI5_Msk;
pub const EXTI_EXTICR2_EXTI5_0: u32 = 0x1 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI5_1: u32 = 0x2 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI5_2: u32 = 0x4 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI5_3: u32 = 0x8 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI6_Pos: u32 = 16;
pub const EXTI_EXTICR2_EXTI6_Msk: u32 = 0xF << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI6: u32 = EXTI_EXTICR2_EXTI6_Msk;
pub const EXTI_EXTICR2_EXTI6_0: u32 = 0x1 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI6_1: u32 = 0x2 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI6_2: u32 = 0x4 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI6_3: u32 = 0x8 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI7_Pos: u32 = 24;
pub const EXTI_EXTICR2_EXTI7_Msk: u32 = 0xF << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR2_EXTI7: u32 = EXTI_EXTICR2_EXTI7_Msk;
pub const EXTI_EXTICR2_EXTI7_0: u32 = 0x1 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR2_EXTI7_1: u32 = 0x2 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR2_EXTI7_2: u32 = 0x4 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR2_EXTI7_3: u32 = 0x8 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR3_EXTI8_Pos: u32 = 0;
pub const EXTI_EXTICR3_EXTI8_Msk: u32 = 0xF << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI8: u32 = EXTI_EXTICR3_EXTI8_Msk;
pub const EXTI_EXTICR3_EXTI8_0: u32 = 0x1 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI8_1: u32 = 0x2 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI8_2: u32 = 0x4 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI8_3: u32 = 0x8 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI9_Pos: u32 = 8;
pub const EXTI_EXTICR3_EXTI9_Msk: u32 = 0xF << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI9: u32 = EXTI_EXTICR3_EXTI9_Msk;
pub const EXTI_EXTICR3_EXTI9_0: u32 = 0x1 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI9_1: u32 = 0x2 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI9_2: u32 = 0x4 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI9_3: u32 = 0x8 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI10_Pos: u32 = 16;
pub const EXTI_EXTICR3_EXTI10_Msk: u32 = 0xF << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI10: u32 = EXTI_EXTICR3_EXTI10_Msk;
pub const EXTI_EXTICR3_EXTI10_0: u32 = 0x1 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI10_1: u32 = 0x2 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI10_2: u32 = 0x4 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI10_3: u32 = 0x8 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI11_Pos: u32 = 24;
pub const EXTI_EXTICR3_EXTI11_Msk: u32 = 0xF << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR3_EXTI11: u32 = EXTI_EXTICR3_EXTI11_Msk;
pub const EXTI_EXTICR3_EXTI11_0: u32 = 0x1 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR3_EXTI11_1: u32 = 0x2 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR3_EXTI11_2: u32 = 0x4 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR3_EXTI11_3: u32 = 0x8 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR4_EXTI12_Pos: u32 = 0;
pub const EXTI_EXTICR4_EXTI12_Msk: u32 = 0xF << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI12: u32 = EXTI_EXTICR4_EXTI12_Msk;
pub const EXTI_EXTICR4_EXTI12_0: u32 = 0x1 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI12_1: u32 = 0x2 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI12_2: u32 = 0x4 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI12_3: u32 = 0x8 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI13_Pos: u32 = 8;
pub const EXTI_EXTICR4_EXTI13_Msk: u32 = 0xF << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI13: u32 = EXTI_EXTICR4_EXTI13_Msk;
pub const EXTI_EXTICR4_EXTI13_0: u32 = 0x1 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI13_1: u32 = 0x2 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI13_2: u32 = 0x4 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI13_3: u32 = 0x8 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI14_Pos: u32 = 16;
pub const EXTI_EXTICR4_EXTI14_Msk: u32 = 0xF << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI14: u32 = EXTI_EXTICR4_EXTI14_Msk;
pub const EXTI_EXTICR4_EXTI14_0: u32 = 0x1 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI14_1: u32 = 0x2 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI14_2: u32 = 0x4 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI14_3: u32 = 0x8 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI15_Pos: u32 = 24;
pub const EXTI_EXTICR4_EXTI15_Msk: u32 = 0xF << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_EXTICR4_EXTI15: u32 = EXTI_EXTICR4_EXTI15_Msk;
pub const EXTI_EXTICR4_EXTI15_0: u32 = 0x1 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_EXTICR4_EXTI15_1: u32 = 0x2 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_EXTICR4_EXTI15_2: u32 = 0x4 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_EXTICR4_EXTI15_3: u32 = 0x8 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_LOCKR_LOCK_Pos: u32 = 0;
pub const EXTI_LOCKR_LOCK_Msk: u32 = 0x1 << EXTI_LOCKR_LOCK_Pos;
pub const EXTI_LOCKR_LOCK: u32 = EXTI_LOCKR_LOCK_Msk;
pub const EXTI_IMR1_IM_Pos: u32 = 0;
pub const EXTI_IMR1_IM_Msk: u32 = 0xFFFFFFFF << EXTI_IMR1_IM_Pos;
pub const EXTI_IMR1_IM: u32 = EXTI_IMR1_IM_Msk;
pub const EXTI_IMR1_IM0_Pos: u32 = 0;
pub const EXTI_IMR1_IM0_Msk: u32 = 0x1 << EXTI_IMR1_IM0_Pos;
pub const EXTI_IMR1_IM0: u32 = EXTI_IMR1_IM0_Msk;
pub const EXTI_IMR1_IM1_Pos: u32 = 1;
pub const EXTI_IMR1_IM1_Msk: u32 = 0x1 << EXTI_IMR1_IM1_Pos;
pub const EXTI_IMR1_IM1: u32 = EXTI_IMR1_IM1_Msk;
pub const EXTI_IMR1_IM2_Pos: u32 = 2;
pub const EXTI_IMR1_IM2_Msk: u32 = 0x1 << EXTI_IMR1_IM2_Pos;
pub const EXTI_IMR1_IM2: u32 = EXTI_IMR1_IM2_Msk;
pub const EXTI_IMR1_IM3_Pos: u32 = 3;
pub const EXTI_IMR1_IM3_Msk: u32 = 0x1 << EXTI_IMR1_IM3_Pos;
pub const EXTI_IMR1_IM3: u32 = EXTI_IMR1_IM3_Msk;
pub const EXTI_IMR1_IM4_Pos: u32 = 4;
pub const EXTI_IMR1_IM4_Msk: u32 = 0x1 << EXTI_IMR1_IM4_Pos;
pub const EXTI_IMR1_IM4: u32 = EXTI_IMR1_IM4_Msk;
pub const EXTI_IMR1_IM5_Pos: u32 = 5;
pub const EXTI_IMR1_IM5_Msk: u32 = 0x1 << EXTI_IMR1_IM5_Pos;
pub const EXTI_IMR1_IM5: u32 = EXTI_IMR1_IM5_Msk;
pub const EXTI_IMR1_IM6_Pos: u32 = 6;
pub const EXTI_IMR1_IM6_Msk: u32 = 0x1 << EXTI_IMR1_IM6_Pos;
pub const EXTI_IMR1_IM6: u32 = EXTI_IMR1_IM6_Msk;
pub const EXTI_IMR1_IM7_Pos: u32 = 7;
pub const EXTI_IMR1_IM7_Msk: u32 = 0x1 << EXTI_IMR1_IM7_Pos;
pub const EXTI_IMR1_IM7: u32 = EXTI_IMR1_IM7_Msk;
pub const EXTI_IMR1_IM8_Pos: u32 = 8;
pub const EXTI_IMR1_IM8_Msk: u32 = 0x1 << EXTI_IMR1_IM8_Pos;
pub const EXTI_IMR1_IM8: u32 = EXTI_IMR1_IM8_Msk;
pub const EXTI_IMR1_IM9_Pos: u32 = 9;
pub const EXTI_IMR1_IM9_Msk: u32 = 0x1 << EXTI_IMR1_IM9_Pos;
pub const EXTI_IMR1_IM9: u32 = EXTI_IMR1_IM9_Msk;
pub const EXTI_IMR1_IM10_Pos: u32 = 10;
pub const EXTI_IMR1_IM10_Msk: u32 = 0x1 << EXTI_IMR1_IM10_Pos;
pub const EXTI_IMR1_IM10: u32 = EXTI_IMR1_IM10_Msk;
pub const EXTI_IMR1_IM11_Pos: u32 = 11;
pub const EXTI_IMR1_IM11_Msk: u32 = 0x1 << EXTI_IMR1_IM11_Pos;
pub const EXTI_IMR1_IM11: u32 = EXTI_IMR1_IM11_Msk;
pub const EXTI_IMR1_IM12_Pos: u32 = 12;
pub const EXTI_IMR1_IM12_Msk: u32 = 0x1 << EXTI_IMR1_IM12_Pos;
pub const EXTI_IMR1_IM12: u32 = EXTI_IMR1_IM12_Msk;
pub const EXTI_IMR1_IM13_Pos: u32 = 13;
pub const EXTI_IMR1_IM13_Msk: u32 = 0x1 << EXTI_IMR1_IM13_Pos;
pub const EXTI_IMR1_IM13: u32 = EXTI_IMR1_IM13_Msk;
pub const EXTI_IMR1_IM14_Pos: u32 = 14;
pub const EXTI_IMR1_IM14_Msk: u32 = 0x1 << EXTI_IMR1_IM14_Pos;
pub const EXTI_IMR1_IM14: u32 = EXTI_IMR1_IM14_Msk;
pub const EXTI_IMR1_IM15_Pos: u32 = 15;
pub const EXTI_IMR1_IM15_Msk: u32 = 0x1 << EXTI_IMR1_IM15_Pos;
pub const EXTI_IMR1_IM15: u32 = EXTI_IMR1_IM15_Msk;
pub const EXTI_IMR1_IM16_Pos: u32 = 16;
pub const EXTI_IMR1_IM16_Msk: u32 = 0x1 << EXTI_IMR1_IM16_Pos;
pub const EXTI_IMR1_IM16: u32 = EXTI_IMR1_IM16_Msk;
pub const EXTI_IMR1_IM17_Pos: u32 = 17;
pub const EXTI_IMR1_IM17_Msk: u32 = 0x1 << EXTI_IMR1_IM17_Pos;
pub const EXTI_IMR1_IM17: u32 = EXTI_IMR1_IM17_Msk;
pub const EXTI_IMR1_IM18_Pos: u32 = 18;
pub const EXTI_IMR1_IM18_Msk: u32 = 0x1 << EXTI_IMR1_IM18_Pos;
pub const EXTI_IMR1_IM18: u32 = EXTI_IMR1_IM18_Msk;
pub const EXTI_IMR1_IM19_Pos: u32 = 19;
pub const EXTI_IMR1_IM19_Msk: u32 = 0x1 << EXTI_IMR1_IM19_Pos;
pub const EXTI_IMR1_IM19: u32 = EXTI_IMR1_IM19_Msk;
pub const EXTI_IMR1_IM20_Pos: u32 = 20;
pub const EXTI_IMR1_IM20_Msk: u32 = 0x1 << EXTI_IMR1_IM20_Pos;
pub const EXTI_IMR1_IM20: u32 = EXTI_IMR1_IM20_Msk;
pub const EXTI_IMR1_IM21_Pos: u32 = 21;
pub const EXTI_IMR1_IM21_Msk: u32 = 0x1 << EXTI_IMR1_IM21_Pos;
pub const EXTI_IMR1_IM21: u32 = EXTI_IMR1_IM21_Msk;
pub const EXTI_IMR1_IM22_Pos: u32 = 22;
pub const EXTI_IMR1_IM22_Msk: u32 = 0x1 << EXTI_IMR1_IM22_Pos;
pub const EXTI_IMR1_IM22: u32 = EXTI_IMR1_IM22_Msk;
pub const EXTI_IMR1_IM23_Pos: u32 = 23;
pub const EXTI_IMR1_IM23_Msk: u32 = 0x1 << EXTI_IMR1_IM23_Pos;
pub const EXTI_IMR1_IM23: u32 = EXTI_IMR1_IM23_Msk;
pub const EXTI_IMR1_IM24_Pos: u32 = 24;
pub const EXTI_IMR1_IM24_Msk: u32 = 0x1 << EXTI_IMR1_IM24_Pos;
pub const EXTI_IMR1_IM24: u32 = EXTI_IMR1_IM24_Msk;
pub const EXTI_IMR1_IM25_Pos: u32 = 25;
pub const EXTI_IMR1_IM25_Msk: u32 = 0x1 << EXTI_IMR1_IM25_Pos;
pub const EXTI_IMR1_IM25: u32 = EXTI_IMR1_IM25_Msk;
pub const EXTI_IMR1_IM26_Pos: u32 = 26;
pub const EXTI_IMR1_IM26_Msk: u32 = 0x1 << EXTI_IMR1_IM26_Pos;
pub const EXTI_IMR1_IM26: u32 = EXTI_IMR1_IM26_Msk;
pub const EXTI_IMR1_IM27_Pos: u32 = 27;
pub const EXTI_IMR1_IM27_Msk: u32 = 0x1 << EXTI_IMR1_IM27_Pos;
pub const EXTI_IMR1_IM27: u32 = EXTI_IMR1_IM27_Msk;
pub const EXTI_IMR1_IM28_Pos: u32 = 28;
pub const EXTI_IMR1_IM28_Msk: u32 = 0x1 << EXTI_IMR1_IM28_Pos;
pub const EXTI_IMR1_IM28: u32 = EXTI_IMR1_IM28_Msk;
pub const EXTI_IMR1_IM29_Pos: u32 = 29;
pub const EXTI_IMR1_IM29_Msk: u32 = 0x1 << EXTI_IMR1_IM29_Pos;
pub const EXTI_IMR1_IM29: u32 = EXTI_IMR1_IM29_Msk;
pub const EXTI_IMR1_IM30_Pos: u32 = 30;
pub const EXTI_IMR1_IM30_Msk: u32 = 0x1 << EXTI_IMR1_IM30_Pos;
pub const EXTI_IMR1_IM30: u32 = EXTI_IMR1_IM30_Msk;
pub const EXTI_IMR1_IM31_Pos: u32 = 31;
pub const EXTI_IMR1_IM31_Msk: u32 = 0x1 << EXTI_IMR1_IM31_Pos;
pub const EXTI_IMR1_IM31: u32 = EXTI_IMR1_IM31_Msk;
pub const EXTI_EMR1_EM_Pos: u32 = 0;
pub const EXTI_EMR1_EM_Msk: u32 = 0xFFFFFFFF << EXTI_EMR1_EM_Pos;
pub const EXTI_EMR1_EM: u32 = EXTI_EMR1_EM_Msk;
pub const EXTI_EMR1_EM0_Pos: u32 = 0;
pub const EXTI_EMR1_EM0_Msk: u32 = 0x1 << EXTI_EMR1_EM0_Pos;
pub const EXTI_EMR1_EM0: u32 = EXTI_EMR1_EM0_Msk;
pub const EXTI_EMR1_EM1_Pos: u32 = 1;
pub const EXTI_EMR1_EM1_Msk: u32 = 0x1 << EXTI_EMR1_EM1_Pos;
pub const EXTI_EMR1_EM1: u32 = EXTI_EMR1_EM1_Msk;
pub const EXTI_EMR1_EM2_Pos: u32 = 2;
pub const EXTI_EMR1_EM2_Msk: u32 = 0x1 << EXTI_EMR1_EM2_Pos;
pub const EXTI_EMR1_EM2: u32 = EXTI_EMR1_EM2_Msk;
pub const EXTI_EMR1_EM3_Pos: u32 = 3;
pub const EXTI_EMR1_EM3_Msk: u32 = 0x1 << EXTI_EMR1_EM3_Pos;
pub const EXTI_EMR1_EM3: u32 = EXTI_EMR1_EM3_Msk;
pub const EXTI_EMR1_EM4_Pos: u32 = 4;
pub const EXTI_EMR1_EM4_Msk: u32 = 0x1 << EXTI_EMR1_EM4_Pos;
pub const EXTI_EMR1_EM4: u32 = EXTI_EMR1_EM4_Msk;
pub const EXTI_EMR1_EM5_Pos: u32 = 5;
pub const EXTI_EMR1_EM5_Msk: u32 = 0x1 << EXTI_EMR1_EM5_Pos;
pub const EXTI_EMR1_EM5: u32 = EXTI_EMR1_EM5_Msk;
pub const EXTI_EMR1_EM6_Pos: u32 = 6;
pub const EXTI_EMR1_EM6_Msk: u32 = 0x1 << EXTI_EMR1_EM6_Pos;
pub const EXTI_EMR1_EM6: u32 = EXTI_EMR1_EM6_Msk;
pub const EXTI_EMR1_EM7_Pos: u32 = 7;
pub const EXTI_EMR1_EM7_Msk: u32 = 0x1 << EXTI_EMR1_EM7_Pos;
pub const EXTI_EMR1_EM7: u32 = EXTI_EMR1_EM7_Msk;
pub const EXTI_EMR1_EM8_Pos: u32 = 8;
pub const EXTI_EMR1_EM8_Msk: u32 = 0x1 << EXTI_EMR1_EM8_Pos;
pub const EXTI_EMR1_EM8: u32 = EXTI_EMR1_EM8_Msk;
pub const EXTI_EMR1_EM9_Pos: u32 = 9;
pub const EXTI_EMR1_EM9_Msk: u32 = 0x1 << EXTI_EMR1_EM9_Pos;
pub const EXTI_EMR1_EM9: u32 = EXTI_EMR1_EM9_Msk;
pub const EXTI_EMR1_EM10_Pos: u32 = 10;
pub const EXTI_EMR1_EM10_Msk: u32 = 0x1 << EXTI_EMR1_EM10_Pos;
pub const EXTI_EMR1_EM10: u32 = EXTI_EMR1_EM10_Msk;
pub const EXTI_EMR1_EM11_Pos: u32 = 11;
pub const EXTI_EMR1_EM11_Msk: u32 = 0x1 << EXTI_EMR1_EM11_Pos;
pub const EXTI_EMR1_EM11: u32 = EXTI_EMR1_EM11_Msk;
pub const EXTI_EMR1_EM12_Pos: u32 = 12;
pub const EXTI_EMR1_EM12_Msk: u32 = 0x1 << EXTI_EMR1_EM12_Pos;
pub const EXTI_EMR1_EM12: u32 = EXTI_EMR1_EM12_Msk;
pub const EXTI_EMR1_EM13_Pos: u32 = 13;
pub const EXTI_EMR1_EM13_Msk: u32 = 0x1 << EXTI_EMR1_EM13_Pos;
pub const EXTI_EMR1_EM13: u32 = EXTI_EMR1_EM13_Msk;
pub const EXTI_EMR1_EM14_Pos: u32 = 14;
pub const EXTI_EMR1_EM14_Msk: u32 = 0x1 << EXTI_EMR1_EM14_Pos;
pub const EXTI_EMR1_EM14: u32 = EXTI_EMR1_EM14_Msk;
pub const EXTI_EMR1_EM15_Pos: u32 = 15;
pub const EXTI_EMR1_EM15_Msk: u32 = 0x1 << EXTI_EMR1_EM15_Pos;
pub const EXTI_EMR1_EM15: u32 = EXTI_EMR1_EM15_Msk;
pub const EXTI_EMR1_EM16_Pos: u32 = 16;
pub const EXTI_EMR1_EM16_Msk: u32 = 0x1 << EXTI_EMR1_EM16_Pos;
pub const EXTI_EMR1_EM16: u32 = EXTI_EMR1_EM16_Msk;
pub const EXTI_EMR1_EM17_Pos: u32 = 17;
pub const EXTI_EMR1_EM17_Msk: u32 = 0x1 << EXTI_EMR1_EM17_Pos;
pub const EXTI_EMR1_EM17: u32 = EXTI_EMR1_EM17_Msk;
pub const EXTI_EMR1_EM18_Pos: u32 = 18;
pub const EXTI_EMR1_EM18_Msk: u32 = 0x1 << EXTI_EMR1_EM18_Pos;
pub const EXTI_EMR1_EM18: u32 = EXTI_EMR1_EM18_Msk;
pub const EXTI_EMR1_EM19_Pos: u32 = 19;
pub const EXTI_EMR1_EM19_Msk: u32 = 0x1 << EXTI_EMR1_EM19_Pos;
pub const EXTI_EMR1_EM19: u32 = EXTI_EMR1_EM19_Msk;
pub const EXTI_EMR1_EM20_Pos: u32 = 20;
pub const EXTI_EMR1_EM20_Msk: u32 = 0x1 << EXTI_EMR1_EM20_Pos;
pub const EXTI_EMR1_EM20: u32 = EXTI_EMR1_EM20_Msk;
pub const EXTI_EMR1_EM21_Pos: u32 = 21;
pub const EXTI_EMR1_EM21_Msk: u32 = 0x1 << EXTI_EMR1_EM21_Pos;
pub const EXTI_EMR1_EM21: u32 = EXTI_EMR1_EM21_Msk;
pub const EXTI_EMR1_EM22_Pos: u32 = 22;
pub const EXTI_EMR1_EM22_Msk: u32 = 0x1 << EXTI_EMR1_EM22_Pos;
pub const EXTI_EMR1_EM22: u32 = EXTI_EMR1_EM22_Msk;
pub const EXTI_EMR1_EM23_Pos: u32 = 23;
pub const EXTI_EMR1_EM23_Msk: u32 = 0x1 << EXTI_EMR1_EM23_Pos;
pub const EXTI_EMR1_EM23: u32 = EXTI_EMR1_EM23_Msk;
pub const EXTI_EMR1_EM24_Pos: u32 = 24;
pub const EXTI_EMR1_EM24_Msk: u32 = 0x1 << EXTI_EMR1_EM24_Pos;
pub const EXTI_EMR1_EM24: u32 = EXTI_EMR1_EM24_Msk;
pub const EXTI_EMR1_EM25_Pos: u32 = 25;
pub const EXTI_EMR1_EM25_Msk: u32 = 0x1 << EXTI_EMR1_EM25_Pos;
pub const EXTI_EMR1_EM25: u32 = EXTI_EMR1_EM25_Msk;
pub const EXTI_EMR1_EM26_Pos: u32 = 26;
pub const EXTI_EMR1_EM26_Msk: u32 = 0x1 << EXTI_EMR1_EM26_Pos;
pub const EXTI_EMR1_EM26: u32 = EXTI_EMR1_EM26_Msk;
pub const EXTI_EMR1_EM27_Pos: u32 = 27;
pub const EXTI_EMR1_EM27_Msk: u32 = 0x1 << EXTI_EMR1_EM27_Pos;
pub const EXTI_EMR1_EM27: u32 = EXTI_EMR1_EM27_Msk;
pub const EXTI_EMR1_EM28_Pos: u32 = 28;
pub const EXTI_EMR1_EM28_Msk: u32 = 0x1 << EXTI_EMR1_EM28_Pos;
pub const EXTI_EMR1_EM28: u32 = EXTI_EMR1_EM28_Msk;
pub const EXTI_EMR1_EM29_Pos: u32 = 29;
pub const EXTI_EMR1_EM29_Msk: u32 = 0x1 << EXTI_EMR1_EM29_Pos;
pub const EXTI_EMR1_EM29: u32 = EXTI_EMR1_EM29_Msk;
pub const EXTI_EMR1_EM30_Pos: u32 = 30;
pub const EXTI_EMR1_EM30_Msk: u32 = 0x1 << EXTI_EMR1_EM30_Pos;
pub const EXTI_EMR1_EM30: u32 = EXTI_EMR1_EM30_Msk;
pub const EXTI_EMR1_EM31_Pos: u32 = 31;
pub const EXTI_EMR1_EM31_Msk: u32 = 0x1 << EXTI_EMR1_EM31_Pos;
pub const EXTI_EMR1_EM31: u32 = EXTI_EMR1_EM31_Msk;
pub const EXTI_IMR2_IM_Pos: u32 = 0;
pub const EXTI_IMR2_IM_Msk: u32 = 0x03FFFFFF << EXTI_IMR2_IM_Pos;
pub const EXTI_IMR2_IM: u32 = EXTI_IMR2_IM_Msk;
pub const EXTI_IMR2_IM32_Pos: u32 = 0;
pub const EXTI_IMR2_IM32_Msk: u32 = 0x1 << EXTI_IMR2_IM32_Pos;
pub const EXTI_IMR2_IM32: u32 = EXTI_IMR2_IM32_Msk;
pub const EXTI_IMR2_IM33_Pos: u32 = 1;
pub const EXTI_IMR2_IM33_Msk: u32 = 0x1 << EXTI_IMR2_IM33_Pos;
pub const EXTI_IMR2_IM33: u32 = EXTI_IMR2_IM33_Msk;
pub const EXTI_IMR2_IM34_Pos: u32 = 2;
pub const EXTI_IMR2_IM34_Msk: u32 = 0x1 << EXTI_IMR2_IM34_Pos;
pub const EXTI_IMR2_IM34: u32 = EXTI_IMR2_IM34_Msk;
pub const EXTI_IMR2_IM35_Pos: u32 = 3;
pub const EXTI_IMR2_IM35_Msk: u32 = 0x1 << EXTI_IMR2_IM35_Pos;
pub const EXTI_IMR2_IM35: u32 = EXTI_IMR2_IM35_Msk;
pub const EXTI_IMR2_IM36_Pos: u32 = 4;
pub const EXTI_IMR2_IM36_Msk: u32 = 0x1 << EXTI_IMR2_IM36_Pos;
pub const EXTI_IMR2_IM36: u32 = EXTI_IMR2_IM36_Msk;
pub const EXTI_IMR2_IM37_Pos: u32 = 5;
pub const EXTI_IMR2_IM37_Msk: u32 = 0x1 << EXTI_IMR2_IM37_Pos;
pub const EXTI_IMR2_IM37: u32 = EXTI_IMR2_IM37_Msk;
pub const EXTI_IMR2_IM38_Pos: u32 = 6;
pub const EXTI_IMR2_IM38_Msk: u32 = 0x1 << EXTI_IMR2_IM38_Pos;
pub const EXTI_IMR2_IM38: u32 = EXTI_IMR2_IM38_Msk;
pub const EXTI_IMR2_IM39_Pos: u32 = 7;
pub const EXTI_IMR2_IM39_Msk: u32 = 0x1 << EXTI_IMR2_IM39_Pos;
pub const EXTI_IMR2_IM39: u32 = EXTI_IMR2_IM39_Msk;
pub const EXTI_IMR2_IM40_Pos: u32 = 8;
pub const EXTI_IMR2_IM40_Msk: u32 = 0x1 << EXTI_IMR2_IM40_Pos;
pub const EXTI_IMR2_IM40: u32 = EXTI_IMR2_IM40_Msk;
pub const EXTI_IMR2_IM41_Pos: u32 = 9;
pub const EXTI_IMR2_IM41_Msk: u32 = 0x1 << EXTI_IMR2_IM41_Pos;
pub const EXTI_IMR2_IM41: u32 = EXTI_IMR2_IM41_Msk;
pub const EXTI_IMR2_IM42_Pos: u32 = 10;
pub const EXTI_IMR2_IM42_Msk: u32 = 0x1 << EXTI_IMR2_IM42_Pos;
pub const EXTI_IMR2_IM42: u32 = EXTI_IMR2_IM42_Msk;
pub const EXTI_IMR2_IM43_Pos: u32 = 11;
pub const EXTI_IMR2_IM43_Msk: u32 = 0x1 << EXTI_IMR2_IM43_Pos;
pub const EXTI_IMR2_IM43: u32 = EXTI_IMR2_IM43_Msk;
pub const EXTI_IMR2_IM44_Pos: u32 = 12;
pub const EXTI_IMR2_IM44_Msk: u32 = 0x1 << EXTI_IMR2_IM44_Pos;
pub const EXTI_IMR2_IM44: u32 = EXTI_IMR2_IM44_Msk;
pub const EXTI_IMR2_IM45_Pos: u32 = 13;
pub const EXTI_IMR2_IM45_Msk: u32 = 0x1 << EXTI_IMR2_IM45_Pos;
pub const EXTI_IMR2_IM45: u32 = EXTI_IMR2_IM45_Msk;
pub const EXTI_IMR2_IM46_Pos: u32 = 14;
pub const EXTI_IMR2_IM46_Msk: u32 = 0x1 << EXTI_IMR2_IM46_Pos;
pub const EXTI_IMR2_IM46: u32 = EXTI_IMR2_IM46_Msk;
pub const EXTI_IMR2_IM47_Pos: u32 = 15;
pub const EXTI_IMR2_IM47_Msk: u32 = 0x1 << EXTI_IMR2_IM47_Pos;
pub const EXTI_IMR2_IM47: u32 = EXTI_IMR2_IM47_Msk;
pub const EXTI_IMR2_IM48_Pos: u32 = 16;
pub const EXTI_IMR2_IM48_Msk: u32 = 0x1 << EXTI_IMR2_IM48_Pos;
pub const EXTI_IMR2_IM48: u32 = EXTI_IMR2_IM48_Msk;
pub const EXTI_IMR2_IM49_Pos: u32 = 17;
pub const EXTI_IMR2_IM49_Msk: u32 = 0x1 << EXTI_IMR2_IM49_Pos;
pub const EXTI_IMR2_IM49: u32 = EXTI_IMR2_IM49_Msk;
pub const EXTI_IMR2_IM50_Pos: u32 = 18;
pub const EXTI_IMR2_IM50_Msk: u32 = 0x1 << EXTI_IMR2_IM50_Pos;
pub const EXTI_IMR2_IM50: u32 = EXTI_IMR2_IM50_Msk;
pub const EXTI_IMR2_IM51_Pos: u32 = 19;
pub const EXTI_IMR2_IM51_Msk: u32 = 0x1 << EXTI_IMR2_IM51_Pos;
pub const EXTI_IMR2_IM51: u32 = EXTI_IMR2_IM51_Msk;
pub const EXTI_IMR2_IM52_Pos: u32 = 20;
pub const EXTI_IMR2_IM52_Msk: u32 = 0x1 << EXTI_IMR2_IM52_Pos;
pub const EXTI_IMR2_IM52: u32 = EXTI_IMR2_IM52_Msk;
pub const EXTI_IMR2_IM53_Pos: u32 = 21;
pub const EXTI_IMR2_IM53_Msk: u32 = 0x1 << EXTI_IMR2_IM53_Pos;
pub const EXTI_IMR2_IM53: u32 = EXTI_IMR2_IM53_Msk;
pub const EXTI_IMR2_IM54_Pos: u32 = 22;
pub const EXTI_IMR2_IM54_Msk: u32 = 0x1 << EXTI_IMR2_IM54_Pos;
pub const EXTI_IMR2_IM54: u32 = EXTI_IMR2_IM54_Msk;
pub const EXTI_IMR2_IM55_Pos: u32 = 23;
pub const EXTI_IMR2_IM55_Msk: u32 = 0x1 << EXTI_IMR2_IM55_Pos;
pub const EXTI_IMR2_IM55: u32 = EXTI_IMR2_IM55_Msk;
pub const EXTI_IMR2_IM56_Pos: u32 = 24;
pub const EXTI_IMR2_IM56_Msk: u32 = 0x1 << EXTI_IMR2_IM56_Pos;
pub const EXTI_IMR2_IM56: u32 = EXTI_IMR2_IM56_Msk;
pub const EXTI_IMR2_IM57_Pos: u32 = 25;
pub const EXTI_IMR2_IM57_Msk: u32 = 0x1 << EXTI_IMR2_IM57_Pos;
pub const EXTI_IMR2_IM57: u32 = EXTI_IMR2_IM57_Msk;
pub const EXTI_EMR2_EM_Pos: u32 = 0;
pub const EXTI_EMR2_EM_Msk: u32 = 0x03FFFFFF << EXTI_EMR2_EM_Pos;
pub const EXTI_EMR2_EM: u32 = EXTI_EMR2_EM_Msk;
pub const EXTI_EMR2_EM32_Pos: u32 = 0;
pub const EXTI_EMR2_EM32_Msk: u32 = 0x1 << EXTI_EMR2_EM32_Pos;
pub const EXTI_EMR2_EM32: u32 = EXTI_EMR2_EM32_Msk;
pub const EXTI_EMR2_EM33_Pos: u32 = 1;
pub const EXTI_EMR2_EM33_Msk: u32 = 0x1 << EXTI_EMR2_EM33_Pos;
pub const EXTI_EMR2_EM33: u32 = EXTI_EMR2_EM33_Msk;
pub const EXTI_EMR2_EM34_Pos: u32 = 2;
pub const EXTI_EMR2_EM34_Msk: u32 = 0x1 << EXTI_EMR2_EM34_Pos;
pub const EXTI_EMR2_EM34: u32 = EXTI_EMR2_EM34_Msk;
pub const EXTI_EMR2_EM35_Pos: u32 = 3;
pub const EXTI_EMR2_EM35_Msk: u32 = 0x1 << EXTI_EMR2_EM35_Pos;
pub const EXTI_EMR2_EM35: u32 = EXTI_EMR2_EM35_Msk;
pub const EXTI_EMR2_EM36_Pos: u32 = 4;
pub const EXTI_EMR2_EM36_Msk: u32 = 0x1 << EXTI_EMR2_EM36_Pos;
pub const EXTI_EMR2_EM36: u32 = EXTI_EMR2_EM36_Msk;
pub const EXTI_EMR2_EM37_Pos: u32 = 5;
pub const EXTI_EMR2_EM37_Msk: u32 = 0x1 << EXTI_EMR2_EM37_Pos;
pub const EXTI_EMR2_EM37: u32 = EXTI_EMR2_EM37_Msk;
pub const EXTI_EMR2_EM38_Pos: u32 = 6;
pub const EXTI_EMR2_EM38_Msk: u32 = 0x1 << EXTI_EMR2_EM38_Pos;
pub const EXTI_EMR2_EM38: u32 = EXTI_EMR2_EM38_Msk;
pub const EXTI_EMR2_EM39_Pos: u32 = 7;
pub const EXTI_EMR2_EM39_Msk: u32 = 0x1 << EXTI_EMR2_EM39_Pos;
pub const EXTI_EMR2_EM39: u32 = EXTI_EMR2_EM39_Msk;
pub const EXTI_EMR2_EM40_Pos: u32 = 8;
pub const EXTI_EMR2_EM40_Msk: u32 = 0x1 << EXTI_EMR2_EM40_Pos;
pub const EXTI_EMR2_EM40: u32 = EXTI_EMR2_EM40_Msk;
pub const EXTI_EMR2_EM41_Pos: u32 = 9;
pub const EXTI_EMR2_EM41_Msk: u32 = 0x1 << EXTI_EMR2_EM41_Pos;
pub const EXTI_EMR2_EM41: u32 = EXTI_EMR2_EM41_Msk;
pub const EXTI_EMR2_EM42_Pos: u32 = 10;
pub const EXTI_EMR2_EM42_Msk: u32 = 0x1 << EXTI_EMR2_EM42_Pos;
pub const EXTI_EMR2_EM42: u32 = EXTI_EMR2_EM42_Msk;
pub const EXTI_EMR2_EM43_Pos: u32 = 11;
pub const EXTI_EMR2_EM43_Msk: u32 = 0x1 << EXTI_EMR2_EM43_Pos;
pub const EXTI_EMR2_EM43: u32 = EXTI_EMR2_EM43_Msk;
pub const EXTI_EMR2_EM44_Pos: u32 = 12;
pub const EXTI_EMR2_EM44_Msk: u32 = 0x1 << EXTI_EMR2_EM44_Pos;
pub const EXTI_EMR2_EM44: u32 = EXTI_EMR2_EM44_Msk;
pub const EXTI_EMR2_EM45_Pos: u32 = 13;
pub const EXTI_EMR2_EM45_Msk: u32 = 0x1 << EXTI_EMR2_EM45_Pos;
pub const EXTI_EMR2_EM45: u32 = EXTI_EMR2_EM45_Msk;
pub const EXTI_EMR2_EM46_Pos: u32 = 14;
pub const EXTI_EMR2_EM46_Msk: u32 = 0x1 << EXTI_EMR2_EM46_Pos;
pub const EXTI_EMR2_EM46: u32 = EXTI_EMR2_EM46_Msk;
pub const EXTI_EMR2_EM47_Pos: u32 = 15;
pub const EXTI_EMR2_EM47_Msk: u32 = 0x1 << EXTI_EMR2_EM47_Pos;
pub const EXTI_EMR2_EM47: u32 = EXTI_EMR2_EM47_Msk;
pub const EXTI_EMR2_EM48_Pos: u32 = 16;
pub const EXTI_EMR2_EM48_Msk: u32 = 0x1 << EXTI_EMR2_EM48_Pos;
pub const EXTI_EMR2_EM48: u32 = EXTI_EMR2_EM48_Msk;
pub const EXTI_EMR2_EM49_Pos: u32 = 17;
pub const EXTI_EMR2_EM49_Msk: u32 = 0x1 << EXTI_EMR2_EM49_Pos;
pub const EXTI_EMR2_EM49: u32 = EXTI_EMR2_EM49_Msk;
pub const EXTI_EMR2_EM50_Pos: u32 = 18;
pub const EXTI_EMR2_EM50_Msk: u32 = 0x1 << EXTI_EMR2_EM50_Pos;
pub const EXTI_EMR2_EM50: u32 = EXTI_EMR2_EM50_Msk;
pub const EXTI_EMR2_EM51_Pos: u32 = 19;
pub const EXTI_EMR2_EM51_Msk: u32 = 0x1 << EXTI_EMR2_EM51_Pos;
pub const EXTI_EMR2_EM51: u32 = EXTI_EMR2_EM51_Msk;
pub const EXTI_EMR2_EM52_Pos: u32 = 20;
pub const EXTI_EMR2_EM52_Msk: u32 = 0x1 << EXTI_EMR2_EM52_Pos;
pub const EXTI_EMR2_EM52: u32 = EXTI_EMR2_EM52_Msk;
pub const EXTI_EMR2_EM53_Pos: u32 = 21;
pub const EXTI_EMR2_EM53_Msk: u32 = 0x1 << EXTI_EMR2_EM53_Pos;
pub const EXTI_EMR2_EM53: u32 = EXTI_EMR2_EM53_Msk;
pub const EXTI_EMR2_EM54_Pos: u32 = 22;
pub const EXTI_EMR2_EM54_Msk: u32 = 0x1 << EXTI_EMR2_EM54_Pos;
pub const EXTI_EMR2_EM54: u32 = EXTI_EMR2_EM54_Msk;
pub const EXTI_EMR2_EM55_Pos: u32 = 23;
pub const EXTI_EMR2_EM55_Msk: u32 = 0x1 << EXTI_EMR2_EM55_Pos;
pub const EXTI_EMR2_EM55: u32 = EXTI_EMR2_EM55_Msk;
pub const EXTI_EMR2_EM56_Pos: u32 = 24;
pub const EXTI_EMR2_EM56_Msk: u32 = 0x1 << EXTI_EMR2_EM56_Pos;
pub const EXTI_EMR2_EM56: u32 = EXTI_EMR2_EM56_Msk;
pub const EXTI_EMR2_EM57_Pos: u32 = 25;
pub const EXTI_EMR2_EM57_Msk: u32 = 0x1 << EXTI_EMR2_EM57_Pos;
pub const EXTI_EMR2_EM57: u32 = EXTI_EMR2_EM57_Msk;
pub const FDCAN_CREL_DAY_Pos: u32 = 0;
pub const FDCAN_CREL_DAY_Msk: u32 = 0xFF << FDCAN_CREL_DAY_Pos;
pub const FDCAN_CREL_DAY: u32 = FDCAN_CREL_DAY_Msk;
pub const FDCAN_CREL_MON_Pos: u32 = 8;
pub const FDCAN_CREL_MON_Msk: u32 = 0xFF << FDCAN_CREL_MON_Pos;
pub const FDCAN_CREL_MON: u32 = FDCAN_CREL_MON_Msk;
pub const FDCAN_CREL_YEAR_Pos: u32 = 16;
pub const FDCAN_CREL_YEAR_Msk: u32 = 0xF << FDCAN_CREL_YEAR_Pos;
pub const FDCAN_CREL_YEAR: u32 = FDCAN_CREL_YEAR_Msk;
pub const FDCAN_CREL_SUBSTEP_Pos: u32 = 20;
pub const FDCAN_CREL_SUBSTEP_Msk: u32 = 0xF << FDCAN_CREL_SUBSTEP_Pos;
pub const FDCAN_CREL_SUBSTEP: u32 = FDCAN_CREL_SUBSTEP_Msk;
pub const FDCAN_CREL_STEP_Pos: u32 = 24;
pub const FDCAN_CREL_STEP_Msk: u32 = 0xF << FDCAN_CREL_STEP_Pos;
pub const FDCAN_CREL_STEP: u32 = FDCAN_CREL_STEP_Msk;
pub const FDCAN_CREL_REL_Pos: u32 = 28;
pub const FDCAN_CREL_REL_Msk: u32 = 0xF << FDCAN_CREL_REL_Pos;
pub const FDCAN_CREL_REL: u32 = FDCAN_CREL_REL_Msk;
pub const FDCAN_ENDN_ETV_Pos: u32 = 0;
pub const FDCAN_ENDN_ETV_Msk: u32 = 0xFFFFFFFF << FDCAN_ENDN_ETV_Pos;
pub const FDCAN_ENDN_ETV: u32 = FDCAN_ENDN_ETV_Msk;
pub const FDCAN_DBTP_DSJW_Pos: u32 = 0;
pub const FDCAN_DBTP_DSJW_Msk: u32 = 0xF << FDCAN_DBTP_DSJW_Pos;
pub const FDCAN_DBTP_DSJW: u32 = FDCAN_DBTP_DSJW_Msk;
pub const FDCAN_DBTP_DTSEG2_Pos: u32 = 4;
pub const FDCAN_DBTP_DTSEG2_Msk: u32 = 0xF << FDCAN_DBTP_DTSEG2_Pos;
pub const FDCAN_DBTP_DTSEG2: u32 = FDCAN_DBTP_DTSEG2_Msk;
pub const FDCAN_DBTP_DTSEG1_Pos: u32 = 8;
pub const FDCAN_DBTP_DTSEG1_Msk: u32 = 0x1F << FDCAN_DBTP_DTSEG1_Pos;
pub const FDCAN_DBTP_DTSEG1: u32 = FDCAN_DBTP_DTSEG1_Msk;
pub const FDCAN_DBTP_DBRP_Pos: u32 = 16;
pub const FDCAN_DBTP_DBRP_Msk: u32 = 0x1F << FDCAN_DBTP_DBRP_Pos;
pub const FDCAN_DBTP_DBRP: u32 = FDCAN_DBTP_DBRP_Msk;
pub const FDCAN_DBTP_TDC_Pos: u32 = 23;
pub const FDCAN_DBTP_TDC_Msk: u32 = 0x1 << FDCAN_DBTP_TDC_Pos;
pub const FDCAN_DBTP_TDC: u32 = FDCAN_DBTP_TDC_Msk;
pub const FDCAN_TEST_LBCK_Pos: u32 = 4;
pub const FDCAN_TEST_LBCK_Msk: u32 = 0x1 << FDCAN_TEST_LBCK_Pos;
pub const FDCAN_TEST_LBCK: u32 = FDCAN_TEST_LBCK_Msk;
pub const FDCAN_TEST_TX_Pos: u32 = 5;
pub const FDCAN_TEST_TX_Msk: u32 = 0x3 << FDCAN_TEST_TX_Pos;
pub const FDCAN_TEST_TX: u32 = FDCAN_TEST_TX_Msk;
pub const FDCAN_TEST_RX_Pos: u32 = 7;
pub const FDCAN_TEST_RX_Msk: u32 = 0x1 << FDCAN_TEST_RX_Pos;
pub const FDCAN_TEST_RX: u32 = FDCAN_TEST_RX_Msk;
pub const FDCAN_RWD_WDC_Pos: u32 = 0;
pub const FDCAN_RWD_WDC_Msk: u32 = 0xFF << FDCAN_RWD_WDC_Pos;
pub const FDCAN_RWD_WDC: u32 = FDCAN_RWD_WDC_Msk;
pub const FDCAN_RWD_WDV_Pos: u32 = 8;
pub const FDCAN_RWD_WDV_Msk: u32 = 0xFF << FDCAN_RWD_WDV_Pos;
pub const FDCAN_RWD_WDV: u32 = FDCAN_RWD_WDV_Msk;
pub const FDCAN_CCCR_INIT_Pos: u32 = 0;
pub const FDCAN_CCCR_INIT_Msk: u32 = 0x1 << FDCAN_CCCR_INIT_Pos;
pub const FDCAN_CCCR_INIT: u32 = FDCAN_CCCR_INIT_Msk;
pub const FDCAN_CCCR_CCE_Pos: u32 = 1;
pub const FDCAN_CCCR_CCE_Msk: u32 = 0x1 << FDCAN_CCCR_CCE_Pos;
pub const FDCAN_CCCR_CCE: u32 = FDCAN_CCCR_CCE_Msk;
pub const FDCAN_CCCR_ASM_Pos: u32 = 2;
pub const FDCAN_CCCR_ASM_Msk: u32 = 0x1 << FDCAN_CCCR_ASM_Pos;
pub const FDCAN_CCCR_ASM: u32 = FDCAN_CCCR_ASM_Msk;
pub const FDCAN_CCCR_CSA_Pos: u32 = 3;
pub const FDCAN_CCCR_CSA_Msk: u32 = 0x1 << FDCAN_CCCR_CSA_Pos;
pub const FDCAN_CCCR_CSA: u32 = FDCAN_CCCR_CSA_Msk;
pub const FDCAN_CCCR_CSR_Pos: u32 = 4;
pub const FDCAN_CCCR_CSR_Msk: u32 = 0x1 << FDCAN_CCCR_CSR_Pos;
pub const FDCAN_CCCR_CSR: u32 = FDCAN_CCCR_CSR_Msk;
pub const FDCAN_CCCR_MON_Pos: u32 = 5;
pub const FDCAN_CCCR_MON_Msk: u32 = 0x1 << FDCAN_CCCR_MON_Pos;
pub const FDCAN_CCCR_MON: u32 = FDCAN_CCCR_MON_Msk;
pub const FDCAN_CCCR_DAR_Pos: u32 = 6;
pub const FDCAN_CCCR_DAR_Msk: u32 = 0x1 << FDCAN_CCCR_DAR_Pos;
pub const FDCAN_CCCR_DAR: u32 = FDCAN_CCCR_DAR_Msk;
pub const FDCAN_CCCR_TEST_Pos: u32 = 7;
pub const FDCAN_CCCR_TEST_Msk: u32 = 0x1 << FDCAN_CCCR_TEST_Pos;
pub const FDCAN_CCCR_TEST: u32 = FDCAN_CCCR_TEST_Msk;
pub const FDCAN_CCCR_FDOE_Pos: u32 = 8;
pub const FDCAN_CCCR_FDOE_Msk: u32 = 0x1 << FDCAN_CCCR_FDOE_Pos;
pub const FDCAN_CCCR_FDOE: u32 = FDCAN_CCCR_FDOE_Msk;
pub const FDCAN_CCCR_BRSE_Pos: u32 = 9;
pub const FDCAN_CCCR_BRSE_Msk: u32 = 0x1 << FDCAN_CCCR_BRSE_Pos;
pub const FDCAN_CCCR_BRSE: u32 = FDCAN_CCCR_BRSE_Msk;
pub const FDCAN_CCCR_PXHD_Pos: u32 = 12;
pub const FDCAN_CCCR_PXHD_Msk: u32 = 0x1 << FDCAN_CCCR_PXHD_Pos;
pub const FDCAN_CCCR_PXHD: u32 = FDCAN_CCCR_PXHD_Msk;
pub const FDCAN_CCCR_EFBI_Pos: u32 = 13;
pub const FDCAN_CCCR_EFBI_Msk: u32 = 0x1 << FDCAN_CCCR_EFBI_Pos;
pub const FDCAN_CCCR_EFBI: u32 = FDCAN_CCCR_EFBI_Msk;
pub const FDCAN_CCCR_TXP_Pos: u32 = 14;
pub const FDCAN_CCCR_TXP_Msk: u32 = 0x1 << FDCAN_CCCR_TXP_Pos;
pub const FDCAN_CCCR_TXP: u32 = FDCAN_CCCR_TXP_Msk;
pub const FDCAN_CCCR_NISO_Pos: u32 = 15;
pub const FDCAN_CCCR_NISO_Msk: u32 = 0x1 << FDCAN_CCCR_NISO_Pos;
pub const FDCAN_CCCR_NISO: u32 = FDCAN_CCCR_NISO_Msk;
pub const FDCAN_NBTP_NTSEG2_Pos: u32 = 0;
pub const FDCAN_NBTP_NTSEG2_Msk: u32 = 0x7F << FDCAN_NBTP_NTSEG2_Pos;
pub const FDCAN_NBTP_NTSEG2: u32 = FDCAN_NBTP_NTSEG2_Msk;
pub const FDCAN_NBTP_NTSEG1_Pos: u32 = 8;
pub const FDCAN_NBTP_NTSEG1_Msk: u32 = 0xFF << FDCAN_NBTP_NTSEG1_Pos;
pub const FDCAN_NBTP_NTSEG1: u32 = FDCAN_NBTP_NTSEG1_Msk;
pub const FDCAN_NBTP_NBRP_Pos: u32 = 16;
pub const FDCAN_NBTP_NBRP_Msk: u32 = 0x1FF << FDCAN_NBTP_NBRP_Pos;
pub const FDCAN_NBTP_NBRP: u32 = FDCAN_NBTP_NBRP_Msk;
pub const FDCAN_NBTP_NSJW_Pos: u32 = 25;
pub const FDCAN_NBTP_NSJW_Msk: u32 = 0x7F << FDCAN_NBTP_NSJW_Pos;
pub const FDCAN_NBTP_NSJW: u32 = FDCAN_NBTP_NSJW_Msk;
pub const FDCAN_TSCC_TSS_Pos: u32 = 0;
pub const FDCAN_TSCC_TSS_Msk: u32 = 0x3 << FDCAN_TSCC_TSS_Pos;
pub const FDCAN_TSCC_TSS: u32 = FDCAN_TSCC_TSS_Msk;
pub const FDCAN_TSCC_TCP_Pos: u32 = 16;
pub const FDCAN_TSCC_TCP_Msk: u32 = 0xF << FDCAN_TSCC_TCP_Pos;
pub const FDCAN_TSCC_TCP: u32 = FDCAN_TSCC_TCP_Msk;
pub const FDCAN_TSCV_TSC_Pos: u32 = 0;
pub const FDCAN_TSCV_TSC_Msk: u32 = 0xFFFF << FDCAN_TSCV_TSC_Pos;
pub const FDCAN_TSCV_TSC: u32 = FDCAN_TSCV_TSC_Msk;
pub const FDCAN_TOCC_ETOC_Pos: u32 = 0;
pub const FDCAN_TOCC_ETOC_Msk: u32 = 0x1 << FDCAN_TOCC_ETOC_Pos;
pub const FDCAN_TOCC_ETOC: u32 = FDCAN_TOCC_ETOC_Msk;
pub const FDCAN_TOCC_TOS_Pos: u32 = 1;
pub const FDCAN_TOCC_TOS_Msk: u32 = 0x3 << FDCAN_TOCC_TOS_Pos;
pub const FDCAN_TOCC_TOS: u32 = FDCAN_TOCC_TOS_Msk;
pub const FDCAN_TOCC_TOP_Pos: u32 = 16;
pub const FDCAN_TOCC_TOP_Msk: u32 = 0xFFFF << FDCAN_TOCC_TOP_Pos;
pub const FDCAN_TOCC_TOP: u32 = FDCAN_TOCC_TOP_Msk;
pub const FDCAN_TOCV_TOC_Pos: u32 = 0;
pub const FDCAN_TOCV_TOC_Msk: u32 = 0xFFFF << FDCAN_TOCV_TOC_Pos;
pub const FDCAN_TOCV_TOC: u32 = FDCAN_TOCV_TOC_Msk;
pub const FDCAN_ECR_TEC_Pos: u32 = 0;
pub const FDCAN_ECR_TEC_Msk: u32 = 0xFF << FDCAN_ECR_TEC_Pos;
pub const FDCAN_ECR_TEC: u32 = FDCAN_ECR_TEC_Msk;
pub const FDCAN_ECR_REC_Pos: u32 = 8;
pub const FDCAN_ECR_REC_Msk: u32 = 0x7F << FDCAN_ECR_REC_Pos;
pub const FDCAN_ECR_REC: u32 = FDCAN_ECR_REC_Msk;
pub const FDCAN_ECR_RP_Pos: u32 = 15;
pub const FDCAN_ECR_RP_Msk: u32 = 0x1 << FDCAN_ECR_RP_Pos;
pub const FDCAN_ECR_RP: u32 = FDCAN_ECR_RP_Msk;
pub const FDCAN_ECR_CEL_Pos: u32 = 16;
pub const FDCAN_ECR_CEL_Msk: u32 = 0xFF << FDCAN_ECR_CEL_Pos;
pub const FDCAN_ECR_CEL: u32 = FDCAN_ECR_CEL_Msk;
pub const FDCAN_PSR_LEC_Pos: u32 = 0;
pub const FDCAN_PSR_LEC_Msk: u32 = 0x7 << FDCAN_PSR_LEC_Pos;
pub const FDCAN_PSR_LEC: u32 = FDCAN_PSR_LEC_Msk;
pub const FDCAN_PSR_ACT_Pos: u32 = 3;
pub const FDCAN_PSR_ACT_Msk: u32 = 0x3 << FDCAN_PSR_ACT_Pos;
pub const FDCAN_PSR_ACT: u32 = FDCAN_PSR_ACT_Msk;
pub const FDCAN_PSR_EP_Pos: u32 = 5;
pub const FDCAN_PSR_EP_Msk: u32 = 0x1 << FDCAN_PSR_EP_Pos;
pub const FDCAN_PSR_EP: u32 = FDCAN_PSR_EP_Msk;
pub const FDCAN_PSR_EW_Pos: u32 = 6;
pub const FDCAN_PSR_EW_Msk: u32 = 0x1 << FDCAN_PSR_EW_Pos;
pub const FDCAN_PSR_EW: u32 = FDCAN_PSR_EW_Msk;
pub const FDCAN_PSR_BO_Pos: u32 = 7;
pub const FDCAN_PSR_BO_Msk: u32 = 0x1 << FDCAN_PSR_BO_Pos;
pub const FDCAN_PSR_BO: u32 = FDCAN_PSR_BO_Msk;
pub const FDCAN_PSR_DLEC_Pos: u32 = 8;
pub const FDCAN_PSR_DLEC_Msk: u32 = 0x7 << FDCAN_PSR_DLEC_Pos;
pub const FDCAN_PSR_DLEC: u32 = FDCAN_PSR_DLEC_Msk;
pub const FDCAN_PSR_RESI_Pos: u32 = 11;
pub const FDCAN_PSR_RESI_Msk: u32 = 0x1 << FDCAN_PSR_RESI_Pos;
pub const FDCAN_PSR_RESI: u32 = FDCAN_PSR_RESI_Msk;
pub const FDCAN_PSR_RBRS_Pos: u32 = 12;
pub const FDCAN_PSR_RBRS_Msk: u32 = 0x1 << FDCAN_PSR_RBRS_Pos;
pub const FDCAN_PSR_RBRS: u32 = FDCAN_PSR_RBRS_Msk;
pub const FDCAN_PSR_REDL_Pos: u32 = 13;
pub const FDCAN_PSR_REDL_Msk: u32 = 0x1 << FDCAN_PSR_REDL_Pos;
pub const FDCAN_PSR_REDL: u32 = FDCAN_PSR_REDL_Msk;
pub const FDCAN_PSR_PXE_Pos: u32 = 14;
pub const FDCAN_PSR_PXE_Msk: u32 = 0x1 << FDCAN_PSR_PXE_Pos;
pub const FDCAN_PSR_PXE: u32 = FDCAN_PSR_PXE_Msk;
pub const FDCAN_PSR_TDCV_Pos: u32 = 16;
pub const FDCAN_PSR_TDCV_Msk: u32 = 0x7F << FDCAN_PSR_TDCV_Pos;
pub const FDCAN_PSR_TDCV: u32 = FDCAN_PSR_TDCV_Msk;
pub const FDCAN_TDCR_TDCF_Pos: u32 = 0;
pub const FDCAN_TDCR_TDCF_Msk: u32 = 0x7F << FDCAN_TDCR_TDCF_Pos;
pub const FDCAN_TDCR_TDCF: u32 = FDCAN_TDCR_TDCF_Msk;
pub const FDCAN_TDCR_TDCO_Pos: u32 = 8;
pub const FDCAN_TDCR_TDCO_Msk: u32 = 0x7F << FDCAN_TDCR_TDCO_Pos;
pub const FDCAN_TDCR_TDCO: u32 = FDCAN_TDCR_TDCO_Msk;
pub const FDCAN_IR_RF0N_Pos: u32 = 0;
pub const FDCAN_IR_RF0N_Msk: u32 = 0x1 << FDCAN_IR_RF0N_Pos;
pub const FDCAN_IR_RF0N: u32 = FDCAN_IR_RF0N_Msk;
pub const FDCAN_IR_RF0F_Pos: u32 = 1;
pub const FDCAN_IR_RF0F_Msk: u32 = 0x1 << FDCAN_IR_RF0F_Pos;
pub const FDCAN_IR_RF0F: u32 = FDCAN_IR_RF0F_Msk;
pub const FDCAN_IR_RF0L_Pos: u32 = 2;
pub const FDCAN_IR_RF0L_Msk: u32 = 0x1 << FDCAN_IR_RF0L_Pos;
pub const FDCAN_IR_RF0L: u32 = FDCAN_IR_RF0L_Msk;
pub const FDCAN_IR_RF1N_Pos: u32 = 3;
pub const FDCAN_IR_RF1N_Msk: u32 = 0x1 << FDCAN_IR_RF1N_Pos;
pub const FDCAN_IR_RF1N: u32 = FDCAN_IR_RF1N_Msk;
pub const FDCAN_IR_RF1F_Pos: u32 = 4;
pub const FDCAN_IR_RF1F_Msk: u32 = 0x1 << FDCAN_IR_RF1F_Pos;
pub const FDCAN_IR_RF1F: u32 = FDCAN_IR_RF1F_Msk;
pub const FDCAN_IR_RF1L_Pos: u32 = 5;
pub const FDCAN_IR_RF1L_Msk: u32 = 0x1 << FDCAN_IR_RF1L_Pos;
pub const FDCAN_IR_RF1L: u32 = FDCAN_IR_RF1L_Msk;
pub const FDCAN_IR_HPM_Pos: u32 = 6;
pub const FDCAN_IR_HPM_Msk: u32 = 0x1 << FDCAN_IR_HPM_Pos;
pub const FDCAN_IR_HPM: u32 = FDCAN_IR_HPM_Msk;
pub const FDCAN_IR_TC_Pos: u32 = 7;
pub const FDCAN_IR_TC_Msk: u32 = 0x1 << FDCAN_IR_TC_Pos;
pub const FDCAN_IR_TC: u32 = FDCAN_IR_TC_Msk;
pub const FDCAN_IR_TCF_Pos: u32 = 8;
pub const FDCAN_IR_TCF_Msk: u32 = 0x1 << FDCAN_IR_TCF_Pos;
pub const FDCAN_IR_TCF: u32 = FDCAN_IR_TCF_Msk;
pub const FDCAN_IR_TFE_Pos: u32 = 9;
pub const FDCAN_IR_TFE_Msk: u32 = 0x1 << FDCAN_IR_TFE_Pos;
pub const FDCAN_IR_TFE: u32 = FDCAN_IR_TFE_Msk;
pub const FDCAN_IR_TEFN_Pos: u32 = 10;
pub const FDCAN_IR_TEFN_Msk: u32 = 0x1 << FDCAN_IR_TEFN_Pos;
pub const FDCAN_IR_TEFN: u32 = FDCAN_IR_TEFN_Msk;
pub const FDCAN_IR_TEFF_Pos: u32 = 11;
pub const FDCAN_IR_TEFF_Msk: u32 = 0x1 << FDCAN_IR_TEFF_Pos;
pub const FDCAN_IR_TEFF: u32 = FDCAN_IR_TEFF_Msk;
pub const FDCAN_IR_TEFL_Pos: u32 = 12;
pub const FDCAN_IR_TEFL_Msk: u32 = 0x1 << FDCAN_IR_TEFL_Pos;
pub const FDCAN_IR_TEFL: u32 = FDCAN_IR_TEFL_Msk;
pub const FDCAN_IR_TSW_Pos: u32 = 13;
pub const FDCAN_IR_TSW_Msk: u32 = 0x1 << FDCAN_IR_TSW_Pos;
pub const FDCAN_IR_TSW: u32 = FDCAN_IR_TSW_Msk;
pub const FDCAN_IR_MRAF_Pos: u32 = 14;
pub const FDCAN_IR_MRAF_Msk: u32 = 0x1 << FDCAN_IR_MRAF_Pos;
pub const FDCAN_IR_MRAF: u32 = FDCAN_IR_MRAF_Msk;
pub const FDCAN_IR_TOO_Pos: u32 = 15;
pub const FDCAN_IR_TOO_Msk: u32 = 0x1 << FDCAN_IR_TOO_Pos;
pub const FDCAN_IR_TOO: u32 = FDCAN_IR_TOO_Msk;
pub const FDCAN_IR_ELO_Pos: u32 = 16;
pub const FDCAN_IR_ELO_Msk: u32 = 0x1 << FDCAN_IR_ELO_Pos;
pub const FDCAN_IR_ELO: u32 = FDCAN_IR_ELO_Msk;
pub const FDCAN_IR_EP_Pos: u32 = 17;
pub const FDCAN_IR_EP_Msk: u32 = 0x1 << FDCAN_IR_EP_Pos;
pub const FDCAN_IR_EP: u32 = FDCAN_IR_EP_Msk;
pub const FDCAN_IR_EW_Pos: u32 = 18;
pub const FDCAN_IR_EW_Msk: u32 = 0x1 << FDCAN_IR_EW_Pos;
pub const FDCAN_IR_EW: u32 = FDCAN_IR_EW_Msk;
pub const FDCAN_IR_BO_Pos: u32 = 19;
pub const FDCAN_IR_BO_Msk: u32 = 0x1 << FDCAN_IR_BO_Pos;
pub const FDCAN_IR_BO: u32 = FDCAN_IR_BO_Msk;
pub const FDCAN_IR_WDI_Pos: u32 = 20;
pub const FDCAN_IR_WDI_Msk: u32 = 0x1 << FDCAN_IR_WDI_Pos;
pub const FDCAN_IR_WDI: u32 = FDCAN_IR_WDI_Msk;
pub const FDCAN_IR_PEA_Pos: u32 = 21;
pub const FDCAN_IR_PEA_Msk: u32 = 0x1 << FDCAN_IR_PEA_Pos;
pub const FDCAN_IR_PEA: u32 = FDCAN_IR_PEA_Msk;
pub const FDCAN_IR_PED_Pos: u32 = 22;
pub const FDCAN_IR_PED_Msk: u32 = 0x1 << FDCAN_IR_PED_Pos;
pub const FDCAN_IR_PED: u32 = FDCAN_IR_PED_Msk;
pub const FDCAN_IR_ARA_Pos: u32 = 23;
pub const FDCAN_IR_ARA_Msk: u32 = 0x1 << FDCAN_IR_ARA_Pos;
pub const FDCAN_IR_ARA: u32 = FDCAN_IR_ARA_Msk;
pub const FDCAN_IE_RF0NE_Pos: u32 = 0;
pub const FDCAN_IE_RF0NE_Msk: u32 = 0x1 << FDCAN_IE_RF0NE_Pos;
pub const FDCAN_IE_RF0NE: u32 = FDCAN_IE_RF0NE_Msk;
pub const FDCAN_IE_RF0FE_Pos: u32 = 1;
pub const FDCAN_IE_RF0FE_Msk: u32 = 0x1 << FDCAN_IE_RF0FE_Pos;
pub const FDCAN_IE_RF0FE: u32 = FDCAN_IE_RF0FE_Msk;
pub const FDCAN_IE_RF0LE_Pos: u32 = 2;
pub const FDCAN_IE_RF0LE_Msk: u32 = 0x1 << FDCAN_IE_RF0LE_Pos;
pub const FDCAN_IE_RF0LE: u32 = FDCAN_IE_RF0LE_Msk;
pub const FDCAN_IE_RF1NE_Pos: u32 = 3;
pub const FDCAN_IE_RF1NE_Msk: u32 = 0x1 << FDCAN_IE_RF1NE_Pos;
pub const FDCAN_IE_RF1NE: u32 = FDCAN_IE_RF1NE_Msk;
pub const FDCAN_IE_RF1FE_Pos: u32 = 4;
pub const FDCAN_IE_RF1FE_Msk: u32 = 0x1 << FDCAN_IE_RF1FE_Pos;
pub const FDCAN_IE_RF1FE: u32 = FDCAN_IE_RF1FE_Msk;
pub const FDCAN_IE_RF1LE_Pos: u32 = 5;
pub const FDCAN_IE_RF1LE_Msk: u32 = 0x1 << FDCAN_IE_RF1LE_Pos;
pub const FDCAN_IE_RF1LE: u32 = FDCAN_IE_RF1LE_Msk;
pub const FDCAN_IE_HPME_Pos: u32 = 6;
pub const FDCAN_IE_HPME_Msk: u32 = 0x1 << FDCAN_IE_HPME_Pos;
pub const FDCAN_IE_HPME: u32 = FDCAN_IE_HPME_Msk;
pub const FDCAN_IE_TCE_Pos: u32 = 7;
pub const FDCAN_IE_TCE_Msk: u32 = 0x1 << FDCAN_IE_TCE_Pos;
pub const FDCAN_IE_TCE: u32 = FDCAN_IE_TCE_Msk;
pub const FDCAN_IE_TCFE_Pos: u32 = 8;
pub const FDCAN_IE_TCFE_Msk: u32 = 0x1 << FDCAN_IE_TCFE_Pos;
pub const FDCAN_IE_TCFE: u32 = FDCAN_IE_TCFE_Msk;
pub const FDCAN_IE_TFEE_Pos: u32 = 9;
pub const FDCAN_IE_TFEE_Msk: u32 = 0x1 << FDCAN_IE_TFEE_Pos;
pub const FDCAN_IE_TFEE: u32 = FDCAN_IE_TFEE_Msk;
pub const FDCAN_IE_TEFNE_Pos: u32 = 10;
pub const FDCAN_IE_TEFNE_Msk: u32 = 0x1 << FDCAN_IE_TEFNE_Pos;
pub const FDCAN_IE_TEFNE: u32 = FDCAN_IE_TEFNE_Msk;
pub const FDCAN_IE_TEFFE_Pos: u32 = 11;
pub const FDCAN_IE_TEFFE_Msk: u32 = 0x1 << FDCAN_IE_TEFFE_Pos;
pub const FDCAN_IE_TEFFE: u32 = FDCAN_IE_TEFFE_Msk;
pub const FDCAN_IE_TEFLE_Pos: u32 = 12;
pub const FDCAN_IE_TEFLE_Msk: u32 = 0x1 << FDCAN_IE_TEFLE_Pos;
pub const FDCAN_IE_TEFLE: u32 = FDCAN_IE_TEFLE_Msk;
pub const FDCAN_IE_TSWE_Pos: u32 = 13;
pub const FDCAN_IE_TSWE_Msk: u32 = 0x1 << FDCAN_IE_TSWE_Pos;
pub const FDCAN_IE_TSWE: u32 = FDCAN_IE_TSWE_Msk;
pub const FDCAN_IE_MRAFE_Pos: u32 = 14;
pub const FDCAN_IE_MRAFE_Msk: u32 = 0x1 << FDCAN_IE_MRAFE_Pos;
pub const FDCAN_IE_MRAFE: u32 = FDCAN_IE_MRAFE_Msk;
pub const FDCAN_IE_TOOE_Pos: u32 = 15;
pub const FDCAN_IE_TOOE_Msk: u32 = 0x1 << FDCAN_IE_TOOE_Pos;
pub const FDCAN_IE_TOOE: u32 = FDCAN_IE_TOOE_Msk;
pub const FDCAN_IE_ELOE_Pos: u32 = 16;
pub const FDCAN_IE_ELOE_Msk: u32 = 0x1 << FDCAN_IE_ELOE_Pos;
pub const FDCAN_IE_ELOE: u32 = FDCAN_IE_ELOE_Msk;
pub const FDCAN_IE_EPE_Pos: u32 = 17;
pub const FDCAN_IE_EPE_Msk: u32 = 0x1 << FDCAN_IE_EPE_Pos;
pub const FDCAN_IE_EPE: u32 = FDCAN_IE_EPE_Msk;
pub const FDCAN_IE_EWE_Pos: u32 = 18;
pub const FDCAN_IE_EWE_Msk: u32 = 0x1 << FDCAN_IE_EWE_Pos;
pub const FDCAN_IE_EWE: u32 = FDCAN_IE_EWE_Msk;
pub const FDCAN_IE_BOE_Pos: u32 = 19;
pub const FDCAN_IE_BOE_Msk: u32 = 0x1 << FDCAN_IE_BOE_Pos;
pub const FDCAN_IE_BOE: u32 = FDCAN_IE_BOE_Msk;
pub const FDCAN_IE_WDIE_Pos: u32 = 20;
pub const FDCAN_IE_WDIE_Msk: u32 = 0x1 << FDCAN_IE_WDIE_Pos;
pub const FDCAN_IE_WDIE: u32 = FDCAN_IE_WDIE_Msk;
pub const FDCAN_IE_PEAE_Pos: u32 = 21;
pub const FDCAN_IE_PEAE_Msk: u32 = 0x1 << FDCAN_IE_PEAE_Pos;
pub const FDCAN_IE_PEAE: u32 = FDCAN_IE_PEAE_Msk;
pub const FDCAN_IE_PEDE_Pos: u32 = 22;
pub const FDCAN_IE_PEDE_Msk: u32 = 0x1 << FDCAN_IE_PEDE_Pos;
pub const FDCAN_IE_PEDE: u32 = FDCAN_IE_PEDE_Msk;
pub const FDCAN_IE_ARAE_Pos: u32 = 23;
pub const FDCAN_IE_ARAE_Msk: u32 = 0x1 << FDCAN_IE_ARAE_Pos;
pub const FDCAN_IE_ARAE: u32 = FDCAN_IE_ARAE_Msk;
pub const FDCAN_ILS_RXFIFO0_Pos: u32 = 0;
pub const FDCAN_ILS_RXFIFO0_Msk: u32 = 0x1 << FDCAN_ILS_RXFIFO0_Pos;
pub const FDCAN_ILS_RXFIFO0: u32 = FDCAN_ILS_RXFIFO0_Msk;
pub const FDCAN_ILS_RXFIFO1_Pos: u32 = 1;
pub const FDCAN_ILS_RXFIFO1_Msk: u32 = 0x1 << FDCAN_ILS_RXFIFO1_Pos;
pub const FDCAN_ILS_RXFIFO1: u32 = FDCAN_ILS_RXFIFO1_Msk;
pub const FDCAN_ILS_SMSG_Pos: u32 = 2;
pub const FDCAN_ILS_SMSG_Msk: u32 = 0x1 << FDCAN_ILS_SMSG_Pos;
pub const FDCAN_ILS_SMSG: u32 = FDCAN_ILS_SMSG_Msk;
pub const FDCAN_ILS_TFERR_Pos: u32 = 3;
pub const FDCAN_ILS_TFERR_Msk: u32 = 0x1 << FDCAN_ILS_TFERR_Pos;
pub const FDCAN_ILS_TFERR: u32 = FDCAN_ILS_TFERR_Msk;
pub const FDCAN_ILS_MISC_Pos: u32 = 4;
pub const FDCAN_ILS_MISC_Msk: u32 = 0x1 << FDCAN_ILS_MISC_Pos;
pub const FDCAN_ILS_MISC: u32 = FDCAN_ILS_MISC_Msk;
pub const FDCAN_ILS_BERR_Pos: u32 = 5;
pub const FDCAN_ILS_BERR_Msk: u32 = 0x1 << FDCAN_ILS_BERR_Pos;
pub const FDCAN_ILS_BERR: u32 = FDCAN_ILS_BERR_Msk;
pub const FDCAN_ILS_PERR_Pos: u32 = 6;
pub const FDCAN_ILS_PERR_Msk: u32 = 0x1 << FDCAN_ILS_PERR_Pos;
pub const FDCAN_ILS_PERR: u32 = FDCAN_ILS_PERR_Msk;
pub const FDCAN_ILE_EINT0_Pos: u32 = 0;
pub const FDCAN_ILE_EINT0_Msk: u32 = 0x1 << FDCAN_ILE_EINT0_Pos;
pub const FDCAN_ILE_EINT0: u32 = FDCAN_ILE_EINT0_Msk;
pub const FDCAN_ILE_EINT1_Pos: u32 = 1;
pub const FDCAN_ILE_EINT1_Msk: u32 = 0x1 << FDCAN_ILE_EINT1_Pos;
pub const FDCAN_ILE_EINT1: u32 = FDCAN_ILE_EINT1_Msk;
pub const FDCAN_RXGFC_RRFE_Pos: u32 = 0;
pub const FDCAN_RXGFC_RRFE_Msk: u32 = 0x1 << FDCAN_RXGFC_RRFE_Pos;
pub const FDCAN_RXGFC_RRFE: u32 = FDCAN_RXGFC_RRFE_Msk;
pub const FDCAN_RXGFC_RRFS_Pos: u32 = 1;
pub const FDCAN_RXGFC_RRFS_Msk: u32 = 0x1 << FDCAN_RXGFC_RRFS_Pos;
pub const FDCAN_RXGFC_RRFS: u32 = FDCAN_RXGFC_RRFS_Msk;
pub const FDCAN_RXGFC_ANFE_Pos: u32 = 2;
pub const FDCAN_RXGFC_ANFE_Msk: u32 = 0x3 << FDCAN_RXGFC_ANFE_Pos;
pub const FDCAN_RXGFC_ANFE: u32 = FDCAN_RXGFC_ANFE_Msk;
pub const FDCAN_RXGFC_ANFS_Pos: u32 = 4;
pub const FDCAN_RXGFC_ANFS_Msk: u32 = 0x3 << FDCAN_RXGFC_ANFS_Pos;
pub const FDCAN_RXGFC_ANFS: u32 = FDCAN_RXGFC_ANFS_Msk;
pub const FDCAN_RXGFC_F1OM_Pos: u32 = 8;
pub const FDCAN_RXGFC_F1OM_Msk: u32 = 0x1 << FDCAN_RXGFC_F1OM_Pos;
pub const FDCAN_RXGFC_F1OM: u32 = FDCAN_RXGFC_F1OM_Msk;
pub const FDCAN_RXGFC_F0OM_Pos: u32 = 9;
pub const FDCAN_RXGFC_F0OM_Msk: u32 = 0x1 << FDCAN_RXGFC_F0OM_Pos;
pub const FDCAN_RXGFC_F0OM: u32 = FDCAN_RXGFC_F0OM_Msk;
pub const FDCAN_RXGFC_LSS_Pos: u32 = 16;
pub const FDCAN_RXGFC_LSS_Msk: u32 = 0x1F << FDCAN_RXGFC_LSS_Pos;
pub const FDCAN_RXGFC_LSS: u32 = FDCAN_RXGFC_LSS_Msk;
pub const FDCAN_RXGFC_LSE_Pos: u32 = 24;
pub const FDCAN_RXGFC_LSE_Msk: u32 = 0xF << FDCAN_RXGFC_LSE_Pos;
pub const FDCAN_RXGFC_LSE: u32 = FDCAN_RXGFC_LSE_Msk;
pub const FDCAN_XIDAM_EIDM_Pos: u32 = 0;
pub const FDCAN_XIDAM_EIDM_Msk: u32 = 0x1FFFFFFF << FDCAN_XIDAM_EIDM_Pos;
pub const FDCAN_XIDAM_EIDM: u32 = FDCAN_XIDAM_EIDM_Msk;
pub const FDCAN_HPMS_BIDX_Pos: u32 = 0;
pub const FDCAN_HPMS_BIDX_Msk: u32 = 0x7 << FDCAN_HPMS_BIDX_Pos;
pub const FDCAN_HPMS_BIDX: u32 = FDCAN_HPMS_BIDX_Msk;
pub const FDCAN_HPMS_MSI_Pos: u32 = 6;
pub const FDCAN_HPMS_MSI_Msk: u32 = 0x3 << FDCAN_HPMS_MSI_Pos;
pub const FDCAN_HPMS_MSI: u32 = FDCAN_HPMS_MSI_Msk;
pub const FDCAN_HPMS_FIDX_Pos: u32 = 8;
pub const FDCAN_HPMS_FIDX_Msk: u32 = 0x1F << FDCAN_HPMS_FIDX_Pos;
pub const FDCAN_HPMS_FIDX: u32 = FDCAN_HPMS_FIDX_Msk;
pub const FDCAN_HPMS_FLST_Pos: u32 = 15;
pub const FDCAN_HPMS_FLST_Msk: u32 = 0x1 << FDCAN_HPMS_FLST_Pos;
pub const FDCAN_HPMS_FLST: u32 = FDCAN_HPMS_FLST_Msk;
pub const FDCAN_RXF0S_F0FL_Pos: u32 = 0;
pub const FDCAN_RXF0S_F0FL_Msk: u32 = 0xF << FDCAN_RXF0S_F0FL_Pos;
pub const FDCAN_RXF0S_F0FL: u32 = FDCAN_RXF0S_F0FL_Msk;
pub const FDCAN_RXF0S_F0GI_Pos: u32 = 8;
pub const FDCAN_RXF0S_F0GI_Msk: u32 = 0x3 << FDCAN_RXF0S_F0GI_Pos;
pub const FDCAN_RXF0S_F0GI: u32 = FDCAN_RXF0S_F0GI_Msk;
pub const FDCAN_RXF0S_F0PI_Pos: u32 = 16;
pub const FDCAN_RXF0S_F0PI_Msk: u32 = 0x3 << FDCAN_RXF0S_F0PI_Pos;
pub const FDCAN_RXF0S_F0PI: u32 = FDCAN_RXF0S_F0PI_Msk;
pub const FDCAN_RXF0S_F0F_Pos: u32 = 24;
pub const FDCAN_RXF0S_F0F_Msk: u32 = 0x1 << FDCAN_RXF0S_F0F_Pos;
pub const FDCAN_RXF0S_F0F: u32 = FDCAN_RXF0S_F0F_Msk;
pub const FDCAN_RXF0S_RF0L_Pos: u32 = 25;
pub const FDCAN_RXF0S_RF0L_Msk: u32 = 0x1 << FDCAN_RXF0S_RF0L_Pos;
pub const FDCAN_RXF0S_RF0L: u32 = FDCAN_RXF0S_RF0L_Msk;
pub const FDCAN_RXF0A_F0AI_Pos: u32 = 0;
pub const FDCAN_RXF0A_F0AI_Msk: u32 = 0x7 << FDCAN_RXF0A_F0AI_Pos;
pub const FDCAN_RXF0A_F0AI: u32 = FDCAN_RXF0A_F0AI_Msk;
pub const FDCAN_RXF1S_F1FL_Pos: u32 = 0;
pub const FDCAN_RXF1S_F1FL_Msk: u32 = 0xF << FDCAN_RXF1S_F1FL_Pos;
pub const FDCAN_RXF1S_F1FL: u32 = FDCAN_RXF1S_F1FL_Msk;
pub const FDCAN_RXF1S_F1GI_Pos: u32 = 8;
pub const FDCAN_RXF1S_F1GI_Msk: u32 = 0x3 << FDCAN_RXF1S_F1GI_Pos;
pub const FDCAN_RXF1S_F1GI: u32 = FDCAN_RXF1S_F1GI_Msk;
pub const FDCAN_RXF1S_F1PI_Pos: u32 = 16;
pub const FDCAN_RXF1S_F1PI_Msk: u32 = 0x3 << FDCAN_RXF1S_F1PI_Pos;
pub const FDCAN_RXF1S_F1PI: u32 = FDCAN_RXF1S_F1PI_Msk;
pub const FDCAN_RXF1S_F1F_Pos: u32 = 24;
pub const FDCAN_RXF1S_F1F_Msk: u32 = 0x1 << FDCAN_RXF1S_F1F_Pos;
pub const FDCAN_RXF1S_F1F: u32 = FDCAN_RXF1S_F1F_Msk;
pub const FDCAN_RXF1S_RF1L_Pos: u32 = 25;
pub const FDCAN_RXF1S_RF1L_Msk: u32 = 0x1 << FDCAN_RXF1S_RF1L_Pos;
pub const FDCAN_RXF1S_RF1L: u32 = FDCAN_RXF1S_RF1L_Msk;
pub const FDCAN_RXF1A_F1AI_Pos: u32 = 0;
pub const FDCAN_RXF1A_F1AI_Msk: u32 = 0x7 << FDCAN_RXF1A_F1AI_Pos;
pub const FDCAN_RXF1A_F1AI: u32 = FDCAN_RXF1A_F1AI_Msk;
pub const FDCAN_TXBC_TFQM_Pos: u32 = 24;
pub const FDCAN_TXBC_TFQM_Msk: u32 = 0x1 << FDCAN_TXBC_TFQM_Pos;
pub const FDCAN_TXBC_TFQM: u32 = FDCAN_TXBC_TFQM_Msk;
pub const FDCAN_TXFQS_TFFL_Pos: u32 = 0;
pub const FDCAN_TXFQS_TFFL_Msk: u32 = 0x7 << FDCAN_TXFQS_TFFL_Pos;
pub const FDCAN_TXFQS_TFFL: u32 = FDCAN_TXFQS_TFFL_Msk;
pub const FDCAN_TXFQS_TFGI_Pos: u32 = 8;
pub const FDCAN_TXFQS_TFGI_Msk: u32 = 0x3 << FDCAN_TXFQS_TFGI_Pos;
pub const FDCAN_TXFQS_TFGI: u32 = FDCAN_TXFQS_TFGI_Msk;
pub const FDCAN_TXFQS_TFQPI_Pos: u32 = 16;
pub const FDCAN_TXFQS_TFQPI_Msk: u32 = 0x3 << FDCAN_TXFQS_TFQPI_Pos;
pub const FDCAN_TXFQS_TFQPI: u32 = FDCAN_TXFQS_TFQPI_Msk;
pub const FDCAN_TXFQS_TFQF_Pos: u32 = 21;
pub const FDCAN_TXFQS_TFQF_Msk: u32 = 0x1 << FDCAN_TXFQS_TFQF_Pos;
pub const FDCAN_TXFQS_TFQF: u32 = FDCAN_TXFQS_TFQF_Msk;
pub const FDCAN_TXBRP_TRP_Pos: u32 = 0;
pub const FDCAN_TXBRP_TRP_Msk: u32 = 0x7 << FDCAN_TXBRP_TRP_Pos;
pub const FDCAN_TXBRP_TRP: u32 = FDCAN_TXBRP_TRP_Msk;
pub const FDCAN_TXBAR_AR_Pos: u32 = 0;
pub const FDCAN_TXBAR_AR_Msk: u32 = 0x7 << FDCAN_TXBAR_AR_Pos;
pub const FDCAN_TXBAR_AR: u32 = FDCAN_TXBAR_AR_Msk;
pub const FDCAN_TXBCR_CR_Pos: u32 = 0;
pub const FDCAN_TXBCR_CR_Msk: u32 = 0x7 << FDCAN_TXBCR_CR_Pos;
pub const FDCAN_TXBCR_CR: u32 = FDCAN_TXBCR_CR_Msk;
pub const FDCAN_TXBTO_TO_Pos: u32 = 0;
pub const FDCAN_TXBTO_TO_Msk: u32 = 0x7 << FDCAN_TXBTO_TO_Pos;
pub const FDCAN_TXBTO_TO: u32 = FDCAN_TXBTO_TO_Msk;
pub const FDCAN_TXBCF_CF_Pos: u32 = 0;
pub const FDCAN_TXBCF_CF_Msk: u32 = 0x7 << FDCAN_TXBCF_CF_Pos;
pub const FDCAN_TXBCF_CF: u32 = FDCAN_TXBCF_CF_Msk;
pub const FDCAN_TXBTIE_TIE_Pos: u32 = 0;
pub const FDCAN_TXBTIE_TIE_Msk: u32 = 0x7 << FDCAN_TXBTIE_TIE_Pos;
pub const FDCAN_TXBTIE_TIE: u32 = FDCAN_TXBTIE_TIE_Msk;
pub const FDCAN_TXBCIE_CFIE_Pos: u32 = 0;
pub const FDCAN_TXBCIE_CFIE_Msk: u32 = 0x7 << FDCAN_TXBCIE_CFIE_Pos;
pub const FDCAN_TXBCIE_CFIE: u32 = FDCAN_TXBCIE_CFIE_Msk;
pub const FDCAN_TXEFS_EFFL_Pos: u32 = 0;
pub const FDCAN_TXEFS_EFFL_Msk: u32 = 0x7 << FDCAN_TXEFS_EFFL_Pos;
pub const FDCAN_TXEFS_EFFL: u32 = FDCAN_TXEFS_EFFL_Msk;
pub const FDCAN_TXEFS_EFGI_Pos: u32 = 8;
pub const FDCAN_TXEFS_EFGI_Msk: u32 = 0x3 << FDCAN_TXEFS_EFGI_Pos;
pub const FDCAN_TXEFS_EFGI: u32 = FDCAN_TXEFS_EFGI_Msk;
pub const FDCAN_TXEFS_EFPI_Pos: u32 = 16;
pub const FDCAN_TXEFS_EFPI_Msk: u32 = 0x3 << FDCAN_TXEFS_EFPI_Pos;
pub const FDCAN_TXEFS_EFPI: u32 = FDCAN_TXEFS_EFPI_Msk;
pub const FDCAN_TXEFS_EFF_Pos: u32 = 24;
pub const FDCAN_TXEFS_EFF_Msk: u32 = 0x1 << FDCAN_TXEFS_EFF_Pos;
pub const FDCAN_TXEFS_EFF: u32 = FDCAN_TXEFS_EFF_Msk;
pub const FDCAN_TXEFS_TEFL_Pos: u32 = 25;
pub const FDCAN_TXEFS_TEFL_Msk: u32 = 0x1 << FDCAN_TXEFS_TEFL_Pos;
pub const FDCAN_TXEFS_TEFL: u32 = FDCAN_TXEFS_TEFL_Msk;
pub const FDCAN_TXEFA_EFAI_Pos: u32 = 0;
pub const FDCAN_TXEFA_EFAI_Msk: u32 = 0x3 << FDCAN_TXEFA_EFAI_Pos;
pub const FDCAN_TXEFA_EFAI: u32 = FDCAN_TXEFA_EFAI_Msk;
pub const FDCAN_CKDIV_PDIV_Pos: u32 = 0;
pub const FDCAN_CKDIV_PDIV_Msk: u32 = 0xF << FDCAN_CKDIV_PDIV_Pos;
pub const FDCAN_CKDIV_PDIV: u32 = FDCAN_CKDIV_PDIV_Msk;
pub const CEC_CR_CECEN_Pos: u32 = 0;
pub const CEC_CR_CECEN_Msk: u32 = 0x1 << CEC_CR_CECEN_Pos;
pub const CEC_CR_CECEN: u32 = CEC_CR_CECEN_Msk;
pub const CEC_CR_TXSOM_Pos: u32 = 1;
pub const CEC_CR_TXSOM_Msk: u32 = 0x1 << CEC_CR_TXSOM_Pos;
pub const CEC_CR_TXSOM: u32 = CEC_CR_TXSOM_Msk;
pub const CEC_CR_TXEOM_Pos: u32 = 2;
pub const CEC_CR_TXEOM_Msk: u32 = 0x1 << CEC_CR_TXEOM_Pos;
pub const CEC_CR_TXEOM: u32 = CEC_CR_TXEOM_Msk;
pub const CEC_CFGR_SFT_Pos: u32 = 0;
pub const CEC_CFGR_SFT_Msk: u32 = 0x7 << CEC_CFGR_SFT_Pos;
pub const CEC_CFGR_SFT: u32 = CEC_CFGR_SFT_Msk;
pub const CEC_CFGR_RXTOL_Pos: u32 = 3;
pub const CEC_CFGR_RXTOL_Msk: u32 = 0x1 << CEC_CFGR_RXTOL_Pos;
pub const CEC_CFGR_RXTOL: u32 = CEC_CFGR_RXTOL_Msk;
pub const CEC_CFGR_BRESTP_Pos: u32 = 4;
pub const CEC_CFGR_BRESTP_Msk: u32 = 0x1 << CEC_CFGR_BRESTP_Pos;
pub const CEC_CFGR_BRESTP: u32 = CEC_CFGR_BRESTP_Msk;
pub const CEC_CFGR_BREGEN_Pos: u32 = 5;
pub const CEC_CFGR_BREGEN_Msk: u32 = 0x1 << CEC_CFGR_BREGEN_Pos;
pub const CEC_CFGR_BREGEN: u32 = CEC_CFGR_BREGEN_Msk;
pub const CEC_CFGR_LBPEGEN_Pos: u32 = 6;
pub const CEC_CFGR_LBPEGEN_Msk: u32 = 0x1 << CEC_CFGR_LBPEGEN_Pos;
pub const CEC_CFGR_LBPEGEN: u32 = CEC_CFGR_LBPEGEN_Msk;
pub const CEC_CFGR_SFTOPT_Pos: u32 = 8;
pub const CEC_CFGR_SFTOPT_Msk: u32 = 0x1 << CEC_CFGR_SFTOPT_Pos;
pub const CEC_CFGR_SFTOPT: u32 = CEC_CFGR_SFTOPT_Msk;
pub const CEC_CFGR_BRDNOGEN_Pos: u32 = 7;
pub const CEC_CFGR_BRDNOGEN_Msk: u32 = 0x1 << CEC_CFGR_BRDNOGEN_Pos;
pub const CEC_CFGR_BRDNOGEN: u32 = CEC_CFGR_BRDNOGEN_Msk;
pub const CEC_CFGR_OAR_Pos: u32 = 16;
pub const CEC_CFGR_OAR_Msk: u32 = 0x7FFF << CEC_CFGR_OAR_Pos;
pub const CEC_CFGR_OAR: u32 = CEC_CFGR_OAR_Msk;
pub const CEC_CFGR_LSTN_Pos: u32 = 31;
pub const CEC_CFGR_LSTN_Msk: u32 = 0x1 << CEC_CFGR_LSTN_Pos;
pub const CEC_CFGR_LSTN: u32 = CEC_CFGR_LSTN_Msk;
pub const CEC_TXDR_TXD_Pos: u32 = 0;
pub const CEC_TXDR_TXD_Msk: u32 = 0xFF << CEC_TXDR_TXD_Pos;
pub const CEC_TXDR_TXD: u32 = CEC_TXDR_TXD_Msk;
pub const CEC_RXDR_RXD_Pos: u32 = 0;
pub const CEC_RXDR_RXD_Msk: u32 = 0xFF << CEC_RXDR_RXD_Pos;
pub const CEC_RXDR_RXD: u32 = CEC_RXDR_RXD_Msk;
pub const CEC_ISR_RXBR_Pos: u32 = 0;
pub const CEC_ISR_RXBR_Msk: u32 = 0x1 << CEC_ISR_RXBR_Pos;
pub const CEC_ISR_RXBR: u32 = CEC_ISR_RXBR_Msk;
pub const CEC_ISR_RXEND_Pos: u32 = 1;
pub const CEC_ISR_RXEND_Msk: u32 = 0x1 << CEC_ISR_RXEND_Pos;
pub const CEC_ISR_RXEND: u32 = CEC_ISR_RXEND_Msk;
pub const CEC_ISR_RXOVR_Pos: u32 = 2;
pub const CEC_ISR_RXOVR_Msk: u32 = 0x1 << CEC_ISR_RXOVR_Pos;
pub const CEC_ISR_RXOVR: u32 = CEC_ISR_RXOVR_Msk;
pub const CEC_ISR_BRE_Pos: u32 = 3;
pub const CEC_ISR_BRE_Msk: u32 = 0x1 << CEC_ISR_BRE_Pos;
pub const CEC_ISR_BRE: u32 = CEC_ISR_BRE_Msk;
pub const CEC_ISR_SBPE_Pos: u32 = 4;
pub const CEC_ISR_SBPE_Msk: u32 = 0x1 << CEC_ISR_SBPE_Pos;
pub const CEC_ISR_SBPE: u32 = CEC_ISR_SBPE_Msk;
pub const CEC_ISR_LBPE_Pos: u32 = 5;
pub const CEC_ISR_LBPE_Msk: u32 = 0x1 << CEC_ISR_LBPE_Pos;
pub const CEC_ISR_LBPE: u32 = CEC_ISR_LBPE_Msk;
pub const CEC_ISR_RXACKE_Pos: u32 = 6;
pub const CEC_ISR_RXACKE_Msk: u32 = 0x1 << CEC_ISR_RXACKE_Pos;
pub const CEC_ISR_RXACKE: u32 = CEC_ISR_RXACKE_Msk;
pub const CEC_ISR_ARBLST_Pos: u32 = 7;
pub const CEC_ISR_ARBLST_Msk: u32 = 0x1 << CEC_ISR_ARBLST_Pos;
pub const CEC_ISR_ARBLST: u32 = CEC_ISR_ARBLST_Msk;
pub const CEC_ISR_TXBR_Pos: u32 = 8;
pub const CEC_ISR_TXBR_Msk: u32 = 0x1 << CEC_ISR_TXBR_Pos;
pub const CEC_ISR_TXBR: u32 = CEC_ISR_TXBR_Msk;
pub const CEC_ISR_TXEND_Pos: u32 = 9;
pub const CEC_ISR_TXEND_Msk: u32 = 0x1 << CEC_ISR_TXEND_Pos;
pub const CEC_ISR_TXEND: u32 = CEC_ISR_TXEND_Msk;
pub const CEC_ISR_TXUDR_Pos: u32 = 10;
pub const CEC_ISR_TXUDR_Msk: u32 = 0x1 << CEC_ISR_TXUDR_Pos;
pub const CEC_ISR_TXUDR: u32 = CEC_ISR_TXUDR_Msk;
pub const CEC_ISR_TXERR_Pos: u32 = 11;
pub const CEC_ISR_TXERR_Msk: u32 = 0x1 << CEC_ISR_TXERR_Pos;
pub const CEC_ISR_TXERR: u32 = CEC_ISR_TXERR_Msk;
pub const CEC_ISR_TXACKE_Pos: u32 = 12;
pub const CEC_ISR_TXACKE_Msk: u32 = 0x1 << CEC_ISR_TXACKE_Pos;
pub const CEC_ISR_TXACKE: u32 = CEC_ISR_TXACKE_Msk;
pub const CEC_IER_RXBRIE_Pos: u32 = 0;
pub const CEC_IER_RXBRIE_Msk: u32 = 0x1 << CEC_IER_RXBRIE_Pos;
pub const CEC_IER_RXBRIE: u32 = CEC_IER_RXBRIE_Msk;
pub const CEC_IER_RXENDIE_Pos: u32 = 1;
pub const CEC_IER_RXENDIE_Msk: u32 = 0x1 << CEC_IER_RXENDIE_Pos;
pub const CEC_IER_RXENDIE: u32 = CEC_IER_RXENDIE_Msk;
pub const CEC_IER_RXOVRIE_Pos: u32 = 2;
pub const CEC_IER_RXOVRIE_Msk: u32 = 0x1 << CEC_IER_RXOVRIE_Pos;
pub const CEC_IER_RXOVRIE: u32 = CEC_IER_RXOVRIE_Msk;
pub const CEC_IER_BREIE_Pos: u32 = 3;
pub const CEC_IER_BREIE_Msk: u32 = 0x1 << CEC_IER_BREIE_Pos;
pub const CEC_IER_BREIE: u32 = CEC_IER_BREIE_Msk;
pub const CEC_IER_SBPEIE_Pos: u32 = 4;
pub const CEC_IER_SBPEIE_Msk: u32 = 0x1 << CEC_IER_SBPEIE_Pos;
pub const CEC_IER_SBPEIE: u32 = CEC_IER_SBPEIE_Msk;
pub const CEC_IER_LBPEIE_Pos: u32 = 5;
pub const CEC_IER_LBPEIE_Msk: u32 = 0x1 << CEC_IER_LBPEIE_Pos;
pub const CEC_IER_LBPEIE: u32 = CEC_IER_LBPEIE_Msk;
pub const CEC_IER_RXACKEIE_Pos: u32 = 6;
pub const CEC_IER_RXACKEIE_Msk: u32 = 0x1 << CEC_IER_RXACKEIE_Pos;
pub const CEC_IER_RXACKEIE: u32 = CEC_IER_RXACKEIE_Msk;
pub const CEC_IER_ARBLSTIE_Pos: u32 = 7;
pub const CEC_IER_ARBLSTIE_Msk: u32 = 0x1 << CEC_IER_ARBLSTIE_Pos;
pub const CEC_IER_ARBLSTIE: u32 = CEC_IER_ARBLSTIE_Msk;
pub const CEC_IER_TXBRIE_Pos: u32 = 8;
pub const CEC_IER_TXBRIE_Msk: u32 = 0x1 << CEC_IER_TXBRIE_Pos;
pub const CEC_IER_TXBRIE: u32 = CEC_IER_TXBRIE_Msk;
pub const CEC_IER_TXENDIE_Pos: u32 = 9;
pub const CEC_IER_TXENDIE_Msk: u32 = 0x1 << CEC_IER_TXENDIE_Pos;
pub const CEC_IER_TXENDIE: u32 = CEC_IER_TXENDIE_Msk;
pub const CEC_IER_TXUDRIE_Pos: u32 = 10;
pub const CEC_IER_TXUDRIE_Msk: u32 = 0x1 << CEC_IER_TXUDRIE_Pos;
pub const CEC_IER_TXUDRIE: u32 = CEC_IER_TXUDRIE_Msk;
pub const CEC_IER_TXERRIE_Pos: u32 = 11;
pub const CEC_IER_TXERRIE_Msk: u32 = 0x1 << CEC_IER_TXERRIE_Pos;
pub const CEC_IER_TXERRIE: u32 = CEC_IER_TXERRIE_Msk;
pub const CEC_IER_TXACKEIE_Pos: u32 = 12;
pub const CEC_IER_TXACKEIE_Msk: u32 = 0x1 << CEC_IER_TXACKEIE_Pos;
pub const CEC_IER_TXACKEIE: u32 = CEC_IER_TXACKEIE_Msk;
pub const FLASH_LATENCY_DEFAULT: u32 = FLASH_ACR_LATENCY_3WS;
pub const FLASH_BLOCKBASED_NB_REG: u32 = 4;
pub const FLASH_SIZE_DEFAULT: u32 = 0x200000;
pub const FLASH_SECTOR_NB: u32 = 128;
pub const FLASH_BANK_SIZE: u32 = FLASH_SIZE >> 1;
pub const FLASH_SECTOR_SIZE: u32 = 0x2000;
pub const FLASH_ACR_LATENCY_Pos: u32 = 0;
pub const FLASH_ACR_LATENCY_Msk: u32 = 0xF << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY: u32 = FLASH_ACR_LATENCY_Msk;
pub const FLASH_ACR_LATENCY_0WS: u32 = 0x00000000;
pub const FLASH_ACR_LATENCY_1WS: u32 = 0x00000001;
pub const FLASH_ACR_LATENCY_2WS: u32 = 0x00000002;
pub const FLASH_ACR_LATENCY_3WS: u32 = 0x00000003;
pub const FLASH_ACR_LATENCY_4WS: u32 = 0x00000004;
pub const FLASH_ACR_LATENCY_5WS: u32 = 0x00000005;
pub const FLASH_ACR_LATENCY_6WS: u32 = 0x00000006;
pub const FLASH_ACR_LATENCY_7WS: u32 = 0x00000007;
pub const FLASH_ACR_LATENCY_8WS: u32 = 0x00000008;
pub const FLASH_ACR_LATENCY_9WS: u32 = 0x00000009;
pub const FLASH_ACR_LATENCY_10WS: u32 = 0x0000000A;
pub const FLASH_ACR_LATENCY_11WS: u32 = 0x0000000B;
pub const FLASH_ACR_LATENCY_12WS: u32 = 0x0000000C;
pub const FLASH_ACR_LATENCY_13WS: u32 = 0x0000000D;
pub const FLASH_ACR_LATENCY_14WS: u32 = 0x0000000E;
pub const FLASH_ACR_LATENCY_15WS: u32 = 0x0000000F;
pub const FLASH_ACR_WRHIGHFREQ_Pos: u32 = 4;
pub const FLASH_ACR_WRHIGHFREQ_Msk: u32 = 0x3 << FLASH_ACR_WRHIGHFREQ_Pos;
pub const FLASH_ACR_WRHIGHFREQ: u32 = FLASH_ACR_WRHIGHFREQ_Msk;
pub const FLASH_ACR_WRHIGHFREQ_0: u32 = 0x1 << FLASH_ACR_WRHIGHFREQ_Pos;
pub const FLASH_ACR_WRHIGHFREQ_1: u32 = 0x2 << FLASH_ACR_WRHIGHFREQ_Pos;
pub const FLASH_ACR_PRFTEN_Pos: u32 = 8;
pub const FLASH_ACR_PRFTEN_Msk: u32 = 0x1 << FLASH_ACR_PRFTEN_Pos;
pub const FLASH_ACR_PRFTEN: u32 = FLASH_ACR_PRFTEN_Msk;
pub const FLASH_OPSR_ADDR_OP_Pos: u32 = 0;
pub const FLASH_OPSR_ADDR_OP_Msk: u32 = 0xFFFFF << FLASH_OPSR_ADDR_OP_Pos;
pub const FLASH_OPSR_ADDR_OP: u32 = FLASH_OPSR_ADDR_OP_Msk;
pub const FLASH_OPSR_DATA_OP_Pos: u32 = 21;
pub const FLASH_OPSR_DATA_OP_Msk: u32 = 0x1 << FLASH_OPSR_DATA_OP_Pos;
pub const FLASH_OPSR_DATA_OP: u32 = FLASH_OPSR_DATA_OP_Msk;
pub const FLASH_OPSR_BK_OP_Pos: u32 = 22;
pub const FLASH_OPSR_BK_OP_Msk: u32 = 0x1 << FLASH_OPSR_BK_OP_Pos;
pub const FLASH_OPSR_BK_OP: u32 = FLASH_OPSR_BK_OP_Msk;
pub const FLASH_OPSR_SYSF_OP_Pos: u32 = 23;
pub const FLASH_OPSR_SYSF_OP_Msk: u32 = 0x1 << FLASH_OPSR_SYSF_OP_Pos;
pub const FLASH_OPSR_SYSF_OP: u32 = FLASH_OPSR_SYSF_OP_Msk;
pub const FLASH_OPSR_OTP_OP_Pos: u32 = 24;
pub const FLASH_OPSR_OTP_OP_Msk: u32 = 0x1 << FLASH_OPSR_OTP_OP_Pos;
pub const FLASH_OPSR_OTP_OP: u32 = FLASH_OPSR_OTP_OP_Msk;
pub const FLASH_OPSR_CODE_OP_Pos: u32 = 29;
pub const FLASH_OPSR_CODE_OP_Msk: u32 = 0x7 << FLASH_OPSR_CODE_OP_Pos;
pub const FLASH_OPSR_CODE_OP: u32 = FLASH_OPSR_CODE_OP_Msk;
pub const FLASH_OPSR_CODE_OP_0: u32 = 0x1 << FLASH_OPSR_CODE_OP_Pos;
pub const FLASH_OPSR_CODE_OP_1: u32 = 0x2 << FLASH_OPSR_CODE_OP_Pos;
pub const FLASH_OPSR_CODE_OP_2: u32 = 0x4 << FLASH_OPSR_CODE_OP_Pos;
pub const FLASH_OPTCR_OPTLOCK_Pos: u32 = 0;
pub const FLASH_OPTCR_OPTLOCK_Msk: u32 = 0x1 << FLASH_OPTCR_OPTLOCK_Pos;
pub const FLASH_OPTCR_OPTLOCK: u32 = FLASH_OPTCR_OPTLOCK_Msk;
pub const FLASH_OPTCR_OPTSTART_Pos: u32 = 1;
pub const FLASH_OPTCR_OPTSTART_Msk: u32 = 0x1 << FLASH_OPTCR_OPTSTART_Pos;
pub const FLASH_OPTCR_OPTSTART: u32 = FLASH_OPTCR_OPTSTART_Msk;
pub const FLASH_OPTCR_SWAP_BANK_Pos: u32 = 31;
pub const FLASH_OPTCR_SWAP_BANK_Msk: u32 = 0x1 << FLASH_OPTCR_SWAP_BANK_Pos;
pub const FLASH_OPTCR_SWAP_BANK: u32 = FLASH_OPTCR_SWAP_BANK_Msk;
pub const FLASH_SR_BSY_Pos: u32 = 0;
pub const FLASH_SR_BSY_Msk: u32 = 0x1 << FLASH_SR_BSY_Pos;
pub const FLASH_SR_BSY: u32 = FLASH_SR_BSY_Msk;
pub const FLASH_SR_WBNE_Pos: u32 = 1;
pub const FLASH_SR_WBNE_Msk: u32 = 0x1 << FLASH_SR_WBNE_Pos;
pub const FLASH_SR_WBNE: u32 = FLASH_SR_WBNE_Msk;
pub const FLASH_SR_DBNE_Pos: u32 = 3;
pub const FLASH_SR_DBNE_Msk: u32 = 0x1 << FLASH_SR_DBNE_Pos;
pub const FLASH_SR_DBNE: u32 = FLASH_SR_DBNE_Msk;
pub const FLASH_SR_EOP_Pos: u32 = 16;
pub const FLASH_SR_EOP_Msk: u32 = 0x1 << FLASH_SR_EOP_Pos;
pub const FLASH_SR_EOP: u32 = FLASH_SR_EOP_Msk;
pub const FLASH_SR_WRPERR_Pos: u32 = 17;
pub const FLASH_SR_WRPERR_Msk: u32 = 0x1 << FLASH_SR_WRPERR_Pos;
pub const FLASH_SR_WRPERR: u32 = FLASH_SR_WRPERR_Msk;
pub const FLASH_SR_PGSERR_Pos: u32 = 18;
pub const FLASH_SR_PGSERR_Msk: u32 = 0x1 << FLASH_SR_PGSERR_Pos;
pub const FLASH_SR_PGSERR: u32 = FLASH_SR_PGSERR_Msk;
pub const FLASH_SR_STRBERR_Pos: u32 = 19;
pub const FLASH_SR_STRBERR_Msk: u32 = 0x1 << FLASH_SR_STRBERR_Pos;
pub const FLASH_SR_STRBERR: u32 = FLASH_SR_STRBERR_Msk;
pub const FLASH_SR_INCERR_Pos: u32 = 20;
pub const FLASH_SR_INCERR_Msk: u32 = 0x1 << FLASH_SR_INCERR_Pos;
pub const FLASH_SR_INCERR: u32 = FLASH_SR_INCERR_Msk;
pub const FLASH_SR_OBKERR_Pos: u32 = 21;
pub const FLASH_SR_OBKERR_Msk: u32 = 0x1 << FLASH_SR_OBKERR_Pos;
pub const FLASH_SR_OBKERR: u32 = FLASH_SR_OBKERR_Msk;
pub const FLASH_SR_OBKWERR_Pos: u32 = 22;
pub const FLASH_SR_OBKWERR_Msk: u32 = 0x1 << FLASH_SR_OBKWERR_Pos;
pub const FLASH_SR_OBKWERR: u32 = FLASH_SR_OBKWERR_Msk;
pub const FLASH_SR_OPTCHANGEERR_Pos: u32 = 23;
pub const FLASH_SR_OPTCHANGEERR_Msk: u32 = 0x1 << FLASH_SR_OPTCHANGEERR_Pos;
pub const FLASH_SR_OPTCHANGEERR: u32 = FLASH_SR_OPTCHANGEERR_Msk;
pub const FLASH_CR_LOCK_Pos: u32 = 0;
pub const FLASH_CR_LOCK_Msk: u32 = 0x1 << FLASH_CR_LOCK_Pos;
pub const FLASH_CR_LOCK: u32 = FLASH_CR_LOCK_Msk;
pub const FLASH_CR_PG_Pos: u32 = 1;
pub const FLASH_CR_PG_Msk: u32 = 0x1 << FLASH_CR_PG_Pos;
pub const FLASH_CR_PG: u32 = FLASH_CR_PG_Msk;
pub const FLASH_CR_SER_Pos: u32 = 2;
pub const FLASH_CR_SER_Msk: u32 = 0x1 << FLASH_CR_SER_Pos;
pub const FLASH_CR_SER: u32 = FLASH_CR_SER_Msk;
pub const FLASH_CR_BER_Pos: u32 = 3;
pub const FLASH_CR_BER_Msk: u32 = 0x1 << FLASH_CR_BER_Pos;
pub const FLASH_CR_BER: u32 = FLASH_CR_BER_Msk;
pub const FLASH_CR_FW_Pos: u32 = 4;
pub const FLASH_CR_FW_Msk: u32 = 0x1 << FLASH_CR_FW_Pos;
pub const FLASH_CR_FW: u32 = FLASH_CR_FW_Msk;
pub const FLASH_CR_START_Pos: u32 = 5;
pub const FLASH_CR_START_Msk: u32 = 0x1 << FLASH_CR_START_Pos;
pub const FLASH_CR_START: u32 = FLASH_CR_START_Msk;
pub const FLASH_CR_SNB_Pos: u32 = 6;
pub const FLASH_CR_SNB_Msk: u32 = 0x7F << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB: u32 = FLASH_CR_SNB_Msk;
pub const FLASH_CR_SNB_0: u32 = 0x01 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_1: u32 = 0x02 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_2: u32 = 0x04 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_3: u32 = 0x08 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_4: u32 = 0x10 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_5: u32 = 0x20 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_6: u32 = 0x40 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_MER_Pos: u32 = 15;
pub const FLASH_CR_MER_Msk: u32 = 0x1 << FLASH_CR_MER_Pos;
pub const FLASH_CR_MER: u32 = FLASH_CR_MER_Msk;
pub const FLASH_CR_EOPIE_Pos: u32 = 16;
pub const FLASH_CR_EOPIE_Msk: u32 = 0x1 << FLASH_CR_EOPIE_Pos;
pub const FLASH_CR_EOPIE: u32 = FLASH_CR_EOPIE_Msk;
pub const FLASH_CR_WRPERRIE_Pos: u32 = 17;
pub const FLASH_CR_WRPERRIE_Msk: u32 = 0x1 << FLASH_CR_WRPERRIE_Pos;
pub const FLASH_CR_WRPERRIE: u32 = FLASH_CR_WRPERRIE_Msk;
pub const FLASH_CR_PGSERRIE_Pos: u32 = 18;
pub const FLASH_CR_PGSERRIE_Msk: u32 = 0x1 << FLASH_CR_PGSERRIE_Pos;
pub const FLASH_CR_PGSERRIE: u32 = FLASH_CR_PGSERRIE_Msk;
pub const FLASH_CR_STRBERRIE_Pos: u32 = 19;
pub const FLASH_CR_STRBERRIE_Msk: u32 = 0x1 << FLASH_CR_STRBERRIE_Pos;
pub const FLASH_CR_STRBERRIE: u32 = FLASH_CR_STRBERRIE_Msk;
pub const FLASH_CR_INCERRIE_Pos: u32 = 20;
pub const FLASH_CR_INCERRIE_Msk: u32 = 0x1 << FLASH_CR_INCERRIE_Pos;
pub const FLASH_CR_INCERRIE: u32 = FLASH_CR_INCERRIE_Msk;
pub const FLASH_CR_OBKERRIE_Pos: u32 = 21;
pub const FLASH_CR_OBKERRIE_Msk: u32 = 0x1 << FLASH_CR_OBKERRIE_Pos;
pub const FLASH_CR_OBKERRIE: u32 = FLASH_CR_OBKERRIE_Msk;
pub const FLASH_CR_OBKWERRIE_Pos: u32 = 22;
pub const FLASH_CR_OBKWERRIE_Msk: u32 = 0x1 << FLASH_CR_OBKWERRIE_Pos;
pub const FLASH_CR_OBKWERRIE: u32 = FLASH_CR_OBKWERRIE_Msk;
pub const FLASH_CR_OPTCHANGEERRIE_Pos: u32 = 23;
pub const FLASH_CR_OPTCHANGEERRIE_Msk: u32 = 0x1 << FLASH_CR_OPTCHANGEERRIE_Pos;
pub const FLASH_CR_OPTCHANGEERRIE: u32 = FLASH_CR_OPTCHANGEERRIE_Msk;
pub const FLASH_CR_INV_Pos: u32 = 29;
pub const FLASH_CR_INV_Msk: u32 = 0x1 << FLASH_CR_INV_Pos;
pub const FLASH_CR_INV: u32 = FLASH_CR_INV_Msk;
pub const FLASH_CR_BKSEL_Pos: u32 = 31;
pub const FLASH_CR_BKSEL_Msk: u32 = 0x1 << FLASH_CR_BKSEL_Pos;
pub const FLASH_CR_BKSEL: u32 = FLASH_CR_BKSEL_Msk;
pub const FLASH_CCR_CLR_EOP_Pos: u32 = 16;
pub const FLASH_CCR_CLR_EOP_Msk: u32 = 0x1 << FLASH_CCR_CLR_EOP_Pos;
pub const FLASH_CCR_CLR_EOP: u32 = FLASH_CCR_CLR_EOP_Msk;
pub const FLASH_CCR_CLR_WRPERR_Pos: u32 = 17;
pub const FLASH_CCR_CLR_WRPERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_WRPERR_Pos;
pub const FLASH_CCR_CLR_WRPERR: u32 = FLASH_CCR_CLR_WRPERR_Msk;
pub const FLASH_CCR_CLR_PGSERR_Pos: u32 = 18;
pub const FLASH_CCR_CLR_PGSERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_PGSERR_Pos;
pub const FLASH_CCR_CLR_PGSERR: u32 = FLASH_CCR_CLR_PGSERR_Msk;
pub const FLASH_CCR_CLR_STRBERR_Pos: u32 = 19;
pub const FLASH_CCR_CLR_STRBERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_STRBERR_Pos;
pub const FLASH_CCR_CLR_STRBERR: u32 = FLASH_CCR_CLR_STRBERR_Msk;
pub const FLASH_CCR_CLR_INCERR_Pos: u32 = 20;
pub const FLASH_CCR_CLR_INCERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_INCERR_Pos;
pub const FLASH_CCR_CLR_INCERR: u32 = FLASH_CCR_CLR_INCERR_Msk;
pub const FLASH_CCR_CLR_OBKERR_Pos: u32 = 21;
pub const FLASH_CCR_CLR_OBKERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_OBKERR_Pos;
pub const FLASH_CCR_CLR_OBKERR: u32 = FLASH_CCR_CLR_OBKERR_Msk;
pub const FLASH_CCR_CLR_OBKWERR_Pos: u32 = 22;
pub const FLASH_CCR_CLR_OBKWERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_OBKWERR_Pos;
pub const FLASH_CCR_CLR_OBKWERR: u32 = FLASH_CCR_CLR_OBKWERR_Msk;
pub const FLASH_CCR_CLR_OPTCHANGEERR_Pos: u32 = 23;
pub const FLASH_CCR_CLR_OPTCHANGEERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_OPTCHANGEERR_Pos;
pub const FLASH_CCR_CLR_OPTCHANGEERR: u32 = FLASH_CCR_CLR_OPTCHANGEERR_Msk;
pub const FLASH_PRIVCFGR_SPRIV_Pos: u32 = 0;
pub const FLASH_PRIVCFGR_SPRIV_Msk: u32 = 0x1 << FLASH_PRIVCFGR_SPRIV_Pos;
pub const FLASH_PRIVCFGR_SPRIV: u32 = FLASH_PRIVCFGR_SPRIV_Msk;
pub const FLASH_PRIVCFGR_NSPRIV_Pos: u32 = 1;
pub const FLASH_PRIVCFGR_NSPRIV_Msk: u32 = 0x1 << FLASH_PRIVCFGR_NSPRIV_Pos;
pub const FLASH_PRIVCFGR_NSPRIV: u32 = FLASH_PRIVCFGR_NSPRIV_Msk;
pub const FLASH_OBKCFGR_LOCK_Pos: u32 = 0;
pub const FLASH_OBKCFGR_LOCK_Msk: u32 = 0x1 << FLASH_OBKCFGR_LOCK_Pos;
pub const FLASH_OBKCFGR_LOCK: u32 = FLASH_OBKCFGR_LOCK_Msk;
pub const FLASH_OBKCFGR_SWAP_SECT_REQ_Pos: u32 = 1;
pub const FLASH_OBKCFGR_SWAP_SECT_REQ_Msk: u32 = 0x1 << FLASH_OBKCFGR_SWAP_SECT_REQ_Pos;
pub const FLASH_OBKCFGR_SWAP_SECT_REQ: u32 = FLASH_OBKCFGR_SWAP_SECT_REQ_Msk;
pub const FLASH_OBKCFGR_ALT_SECT_Pos: u32 = 2;
pub const FLASH_OBKCFGR_ALT_SECT_Msk: u32 = 0x1 << FLASH_OBKCFGR_ALT_SECT_Pos;
pub const FLASH_OBKCFGR_ALT_SECT: u32 = FLASH_OBKCFGR_ALT_SECT_Msk;
pub const FLASH_OBKCFGR_ALT_SECT_ERASE_Pos: u32 = 3;
pub const FLASH_OBKCFGR_ALT_SECT_ERASE_Msk: u32 = 0x1 << FLASH_OBKCFGR_ALT_SECT_ERASE_Pos;
pub const FLASH_OBKCFGR_ALT_SECT_ERASE: u32 = FLASH_OBKCFGR_ALT_SECT_ERASE_Msk;
pub const FLASH_OBKCFGR_SWAP_OFFSET_Pos: u32 = 16;
pub const FLASH_OBKCFGR_SWAP_OFFSET_Msk: u32 = 0x1FF << FLASH_OBKCFGR_SWAP_OFFSET_Pos;
pub const FLASH_OBKCFGR_SWAP_OFFSET: u32 = FLASH_OBKCFGR_SWAP_OFFSET_Msk;
pub const FLASH_HDPEXTR_HDP1_EXT_Pos: u32 = 0;
pub const FLASH_HDPEXTR_HDP1_EXT_Msk: u32 = 0x7F << FLASH_HDPEXTR_HDP1_EXT_Pos;
pub const FLASH_HDPEXTR_HDP1_EXT: u32 = FLASH_HDPEXTR_HDP1_EXT_Msk;
pub const FLASH_HDPEXTR_HDP2_EXT_Pos: u32 = 16;
pub const FLASH_HDPEXTR_HDP2_EXT_Msk: u32 = 0x7F << FLASH_HDPEXTR_HDP2_EXT_Pos;
pub const FLASH_HDPEXTR_HDP2_EXT: u32 = FLASH_HDPEXTR_HDP2_EXT_Msk;
pub const FLASH_OPTSR_BOR_LEV_Pos: u32 = 0;
pub const FLASH_OPTSR_BOR_LEV_Msk: u32 = 0x3 << FLASH_OPTSR_BOR_LEV_Pos;
pub const FLASH_OPTSR_BOR_LEV: u32 = FLASH_OPTSR_BOR_LEV_Msk;
pub const FLASH_OPTSR_BOR_LEV_0: u32 = 0x1 << FLASH_OPTSR_BOR_LEV_Pos;
pub const FLASH_OPTSR_BOR_LEV_1: u32 = 0x2 << FLASH_OPTSR_BOR_LEV_Pos;
pub const FLASH_OPTSR_BORH_EN_Pos: u32 = 2;
pub const FLASH_OPTSR_BORH_EN_Msk: u32 = 0x1 << FLASH_OPTSR_BORH_EN_Pos;
pub const FLASH_OPTSR_BORH_EN: u32 = FLASH_OPTSR_BORH_EN_Msk;
pub const FLASH_OPTSR_IWDG_SW_Pos: u32 = 3;
pub const FLASH_OPTSR_IWDG_SW_Msk: u32 = 0x1 << FLASH_OPTSR_IWDG_SW_Pos;
pub const FLASH_OPTSR_IWDG_SW: u32 = FLASH_OPTSR_IWDG_SW_Msk;
pub const FLASH_OPTSR_WWDG_SW_Pos: u32 = 4;
pub const FLASH_OPTSR_WWDG_SW_Msk: u32 = 0x1 << FLASH_OPTSR_WWDG_SW_Pos;
pub const FLASH_OPTSR_WWDG_SW: u32 = FLASH_OPTSR_WWDG_SW_Msk;
pub const FLASH_OPTSR_NRST_STOP_Pos: u32 = 6;
pub const FLASH_OPTSR_NRST_STOP_Msk: u32 = 0x1 << FLASH_OPTSR_NRST_STOP_Pos;
pub const FLASH_OPTSR_NRST_STOP: u32 = FLASH_OPTSR_NRST_STOP_Msk;
pub const FLASH_OPTSR_NRST_STDBY_Pos: u32 = 7;
pub const FLASH_OPTSR_NRST_STDBY_Msk: u32 = 0x1 << FLASH_OPTSR_NRST_STDBY_Pos;
pub const FLASH_OPTSR_NRST_STDBY: u32 = FLASH_OPTSR_NRST_STDBY_Msk;
pub const FLASH_OPTSR_PRODUCT_STATE_Pos: u32 = 8;
pub const FLASH_OPTSR_PRODUCT_STATE_Msk: u32 = 0xFF << FLASH_OPTSR_PRODUCT_STATE_Pos;
pub const FLASH_OPTSR_PRODUCT_STATE: u32 = FLASH_OPTSR_PRODUCT_STATE_Msk;
pub const FLASH_OPTSR_IO_VDD_HSLV_Pos: u32 = 16;
pub const FLASH_OPTSR_IO_VDD_HSLV_Msk: u32 = 0x1 << FLASH_OPTSR_IO_VDD_HSLV_Pos;
pub const FLASH_OPTSR_IO_VDD_HSLV: u32 = FLASH_OPTSR_IO_VDD_HSLV_Msk;
pub const FLASH_OPTSR_IO_VDDIO2_HSLV_Pos: u32 = 17;
pub const FLASH_OPTSR_IO_VDDIO2_HSLV_Msk: u32 = 0x1 << FLASH_OPTSR_IO_VDDIO2_HSLV_Pos;
pub const FLASH_OPTSR_IO_VDDIO2_HSLV: u32 = FLASH_OPTSR_IO_VDDIO2_HSLV_Msk;
pub const FLASH_OPTSR_IWDG_STOP_Pos: u32 = 20;
pub const FLASH_OPTSR_IWDG_STOP_Msk: u32 = 0x1 << FLASH_OPTSR_IWDG_STOP_Pos;
pub const FLASH_OPTSR_IWDG_STOP: u32 = FLASH_OPTSR_IWDG_STOP_Msk;
pub const FLASH_OPTSR_IWDG_STDBY_Pos: u32 = 21;
pub const FLASH_OPTSR_IWDG_STDBY_Msk: u32 = 0x1 << FLASH_OPTSR_IWDG_STDBY_Pos;
pub const FLASH_OPTSR_IWDG_STDBY: u32 = FLASH_OPTSR_IWDG_STDBY_Msk;
pub const FLASH_OPTSR_BOOT_UBE_Pos: u32 = 22;
pub const FLASH_OPTSR_BOOT_UBE_Msk: u32 = 0xFF << FLASH_OPTSR_BOOT_UBE_Pos;
pub const FLASH_OPTSR_BOOT_UBE: u32 = FLASH_OPTSR_BOOT_UBE_Msk;
pub const FLASH_OPTSR_SWAP_BANK_Pos: u32 = 31;
pub const FLASH_OPTSR_SWAP_BANK_Msk: u32 = 0x1 << FLASH_OPTSR_SWAP_BANK_Pos;
pub const FLASH_OPTSR_SWAP_BANK: u32 = FLASH_OPTSR_SWAP_BANK_Msk;
pub const FLASH_EPOCHR_EPOCH_Pos: u32 = 0;
pub const FLASH_EPOCHR_EPOCH_Msk: u32 = 0xFFFFFF << FLASH_EPOCHR_EPOCH_Pos;
pub const FLASH_EPOCHR_EPOCH: u32 = FLASH_EPOCHR_EPOCH_Msk;
pub const FLASH_OPTSR2_SRAM1_3_RST_Pos: u32 = 2;
pub const FLASH_OPTSR2_SRAM1_3_RST_Msk: u32 = 0x1 << FLASH_OPTSR2_SRAM1_3_RST_Pos;
pub const FLASH_OPTSR2_SRAM1_3_RST: u32 = FLASH_OPTSR2_SRAM1_3_RST_Msk;
pub const FLASH_OPTSR2_SRAM2_RST_Pos: u32 = 3;
pub const FLASH_OPTSR2_SRAM2_RST_Msk: u32 = 0x1 << FLASH_OPTSR2_SRAM2_RST_Pos;
pub const FLASH_OPTSR2_SRAM2_RST: u32 = FLASH_OPTSR2_SRAM2_RST_Msk;
pub const FLASH_OPTSR2_BKPRAM_ECC_Pos: u32 = 4;
pub const FLASH_OPTSR2_BKPRAM_ECC_Msk: u32 = 0x1 << FLASH_OPTSR2_BKPRAM_ECC_Pos;
pub const FLASH_OPTSR2_BKPRAM_ECC: u32 = FLASH_OPTSR2_BKPRAM_ECC_Msk;
pub const FLASH_OPTSR2_SRAM3_ECC_Pos: u32 = 5;
pub const FLASH_OPTSR2_SRAM3_ECC_Msk: u32 = 0x1 << FLASH_OPTSR2_SRAM3_ECC_Pos;
pub const FLASH_OPTSR2_SRAM3_ECC: u32 = FLASH_OPTSR2_SRAM3_ECC_Msk;
pub const FLASH_OPTSR2_SRAM2_ECC_Pos: u32 = 6;
pub const FLASH_OPTSR2_SRAM2_ECC_Msk: u32 = 0x1 << FLASH_OPTSR2_SRAM2_ECC_Pos;
pub const FLASH_OPTSR2_SRAM2_ECC: u32 = FLASH_OPTSR2_SRAM2_ECC_Msk;
pub const FLASH_OPTSR2_USBPD_DIS_Pos: u32 = 8;
pub const FLASH_OPTSR2_USBPD_DIS_Msk: u32 = 0x1 << FLASH_OPTSR2_USBPD_DIS_Pos;
pub const FLASH_OPTSR2_USBPD_DIS: u32 = FLASH_OPTSR2_USBPD_DIS_Msk;
pub const FLASH_OPTSR2_TZEN_Pos: u32 = 24;
pub const FLASH_OPTSR2_TZEN_Msk: u32 = 0xFF << FLASH_OPTSR2_TZEN_Pos;
pub const FLASH_OPTSR2_TZEN: u32 = FLASH_OPTSR2_TZEN_Msk;
pub const FLASH_BOOTR_BOOT_LOCK_Pos: u32 = 0;
pub const FLASH_BOOTR_BOOT_LOCK_Msk: u32 = 0xFF << FLASH_BOOTR_BOOT_LOCK_Pos;
pub const FLASH_BOOTR_BOOT_LOCK: u32 = FLASH_BOOTR_BOOT_LOCK_Msk;
pub const FLASH_BOOTR_BOOTADD_Pos: u32 = 8;
pub const FLASH_BOOTR_BOOTADD_Msk: u32 = 0xFFFFFF << FLASH_BOOTR_BOOTADD_Pos;
pub const FLASH_BOOTR_BOOTADD: u32 = FLASH_BOOTR_BOOTADD_Msk;
pub const FLASH_PRIVBBR_PRIVBB_Pos: u32 = 0;
pub const FLASH_PRIVBBR_PRIVBB_Msk: u32 = 0xFFFFFFFF << FLASH_PRIVBBR_PRIVBB_Pos;
pub const FLASH_PRIVBBR_PRIVBB: u32 = FLASH_PRIVBBR_PRIVBB_Msk;
pub const FLASH_SECWMR_SECWM_STRT_Pos: u32 = 0;
pub const FLASH_SECWMR_SECWM_STRT_Msk: u32 = 0x7F << FLASH_SECWMR_SECWM_STRT_Pos;
pub const FLASH_SECWMR_SECWM_STRT: u32 = FLASH_SECWMR_SECWM_STRT_Msk;
pub const FLASH_SECWMR_SECWM_END_Pos: u32 = 16;
pub const FLASH_SECWMR_SECWM_END_Msk: u32 = 0x7F << FLASH_SECWMR_SECWM_END_Pos;
pub const FLASH_SECWMR_SECWM_END: u32 = FLASH_SECWMR_SECWM_END_Msk;
pub const FLASH_WRPR_WRPSG_Pos: u32 = 0;
pub const FLASH_WRPR_WRPSG_Msk: u32 = 0xFFFFFFFF << FLASH_WRPR_WRPSG_Pos;
pub const FLASH_WRPR_WRPSG: u32 = FLASH_WRPR_WRPSG_Msk;
pub const FLASH_EDATAR_EDATA_STRT_Pos: u32 = 0;
pub const FLASH_EDATAR_EDATA_STRT_Msk: u32 = 0x7 << FLASH_EDATAR_EDATA_STRT_Pos;
pub const FLASH_EDATAR_EDATA_STRT: u32 = FLASH_EDATAR_EDATA_STRT_Msk;
pub const FLASH_EDATAR_EDATA_EN_Pos: u32 = 15;
pub const FLASH_EDATAR_EDATA_EN_Msk: u32 = 0x1 << FLASH_EDATAR_EDATA_EN_Pos;
pub const FLASH_EDATAR_EDATA_EN: u32 = FLASH_EDATAR_EDATA_EN_Msk;
pub const FLASH_HDPR_HDP_STRT_Pos: u32 = 0;
pub const FLASH_HDPR_HDP_STRT_Msk: u32 = 0x7F << FLASH_HDPR_HDP_STRT_Pos;
pub const FLASH_HDPR_HDP_STRT: u32 = FLASH_HDPR_HDP_STRT_Msk;
pub const FLASH_HDPR_HDP_END_Pos: u32 = 16;
pub const FLASH_HDPR_HDP_END_Msk: u32 = 0x7F << FLASH_HDPR_HDP_END_Pos;
pub const FLASH_HDPR_HDP_END: u32 = FLASH_HDPR_HDP_END_Msk;
pub const FLASH_ECCR_ADDR_ECC_Pos: u32 = 0;
pub const FLASH_ECCR_ADDR_ECC_Msk: u32 = 0xFFFF << FLASH_ECCR_ADDR_ECC_Pos;
pub const FLASH_ECCR_ADDR_ECC: u32 = FLASH_ECCR_ADDR_ECC_Msk;
pub const FLASH_ECCR_OBK_ECC_Pos: u32 = 20;
pub const FLASH_ECCR_OBK_ECC_Msk: u32 = 0x1 << FLASH_ECCR_OBK_ECC_Pos;
pub const FLASH_ECCR_OBK_ECC: u32 = FLASH_ECCR_OBK_ECC_Msk;
pub const FLASH_ECCR_DATA_ECC_Pos: u32 = 21;
pub const FLASH_ECCR_DATA_ECC_Msk: u32 = 0x1 << FLASH_ECCR_DATA_ECC_Pos;
pub const FLASH_ECCR_DATA_ECC: u32 = FLASH_ECCR_DATA_ECC_Msk;
pub const FLASH_ECCR_BK_ECC_Pos: u32 = 22;
pub const FLASH_ECCR_BK_ECC_Msk: u32 = 0x1 << FLASH_ECCR_BK_ECC_Pos;
pub const FLASH_ECCR_BK_ECC: u32 = FLASH_ECCR_BK_ECC_Msk;
pub const FLASH_ECCR_SYSF_ECC_Pos: u32 = 23;
pub const FLASH_ECCR_SYSF_ECC_Msk: u32 = 0x1 << FLASH_ECCR_SYSF_ECC_Pos;
pub const FLASH_ECCR_SYSF_ECC: u32 = FLASH_ECCR_SYSF_ECC_Msk;
pub const FLASH_ECCR_OTP_ECC_Pos: u32 = 24;
pub const FLASH_ECCR_OTP_ECC_Msk: u32 = 0x1 << FLASH_ECCR_OTP_ECC_Pos;
pub const FLASH_ECCR_OTP_ECC: u32 = FLASH_ECCR_OTP_ECC_Msk;
pub const FLASH_ECCR_ECCIE_Pos: u32 = 25;
pub const FLASH_ECCR_ECCIE_Msk: u32 = 0x1 << FLASH_ECCR_ECCIE_Pos;
pub const FLASH_ECCR_ECCIE: u32 = FLASH_ECCR_ECCIE_Msk;
pub const FLASH_ECCR_ECCC_Pos: u32 = 30;
pub const FLASH_ECCR_ECCC_Msk: u32 = 0x1 << FLASH_ECCR_ECCC_Pos;
pub const FLASH_ECCR_ECCC: u32 = FLASH_ECCR_ECCC_Msk;
pub const FLASH_ECCR_ECCD_Pos: u32 = 31;
pub const FLASH_ECCR_ECCD_Msk: u32 = 0x1 << FLASH_ECCR_ECCD_Pos;
pub const FLASH_ECCR_ECCD: u32 = FLASH_ECCR_ECCD_Msk;
pub const FLASH_ECCDR_FAIL_DATA_Pos: u32 = 0;
pub const FLASH_ECCDR_FAIL_DATA_Msk: u32 = 0xFFFF << FLASH_ECCDR_FAIL_DATA_Pos;
pub const FLASH_ECCDR_FAIL_DATA: u32 = FLASH_ECCDR_FAIL_DATA_Msk;
pub const FMAC_X1BUFCFG_X1_BASE_Pos: u32 = 0;
pub const FMAC_X1BUFCFG_X1_BASE_Msk: u32 = 0xFF << FMAC_X1BUFCFG_X1_BASE_Pos;
pub const FMAC_X1BUFCFG_X1_BASE: u32 = FMAC_X1BUFCFG_X1_BASE_Msk;
pub const FMAC_X1BUFCFG_X1_BUF_SIZE_Pos: u32 = 8;
pub const FMAC_X1BUFCFG_X1_BUF_SIZE_Msk: u32 = 0xFF << FMAC_X1BUFCFG_X1_BUF_SIZE_Pos;
pub const FMAC_X1BUFCFG_X1_BUF_SIZE: u32 = FMAC_X1BUFCFG_X1_BUF_SIZE_Msk;
pub const FMAC_X1BUFCFG_FULL_WM_Pos: u32 = 24;
pub const FMAC_X1BUFCFG_FULL_WM_Msk: u32 = 0x3 << FMAC_X1BUFCFG_FULL_WM_Pos;
pub const FMAC_X1BUFCFG_FULL_WM: u32 = FMAC_X1BUFCFG_FULL_WM_Msk;
pub const FMAC_X2BUFCFG_X2_BASE_Pos: u32 = 0;
pub const FMAC_X2BUFCFG_X2_BASE_Msk: u32 = 0xFF << FMAC_X2BUFCFG_X2_BASE_Pos;
pub const FMAC_X2BUFCFG_X2_BASE: u32 = FMAC_X2BUFCFG_X2_BASE_Msk;
pub const FMAC_X2BUFCFG_X2_BUF_SIZE_Pos: u32 = 8;
pub const FMAC_X2BUFCFG_X2_BUF_SIZE_Msk: u32 = 0xFF << FMAC_X2BUFCFG_X2_BUF_SIZE_Pos;
pub const FMAC_X2BUFCFG_X2_BUF_SIZE: u32 = FMAC_X2BUFCFG_X2_BUF_SIZE_Msk;
pub const FMAC_YBUFCFG_Y_BASE_Pos: u32 = 0;
pub const FMAC_YBUFCFG_Y_BASE_Msk: u32 = 0xFF << FMAC_YBUFCFG_Y_BASE_Pos;
pub const FMAC_YBUFCFG_Y_BASE: u32 = FMAC_YBUFCFG_Y_BASE_Msk;
pub const FMAC_YBUFCFG_Y_BUF_SIZE_Pos: u32 = 8;
pub const FMAC_YBUFCFG_Y_BUF_SIZE_Msk: u32 = 0xFF << FMAC_YBUFCFG_Y_BUF_SIZE_Pos;
pub const FMAC_YBUFCFG_Y_BUF_SIZE: u32 = FMAC_YBUFCFG_Y_BUF_SIZE_Msk;
pub const FMAC_YBUFCFG_EMPTY_WM_Pos: u32 = 24;
pub const FMAC_YBUFCFG_EMPTY_WM_Msk: u32 = 0x3 << FMAC_YBUFCFG_EMPTY_WM_Pos;
pub const FMAC_YBUFCFG_EMPTY_WM: u32 = FMAC_YBUFCFG_EMPTY_WM_Msk;
pub const FMAC_PARAM_P_Pos: u32 = 0;
pub const FMAC_PARAM_P_Msk: u32 = 0xFF << FMAC_PARAM_P_Pos;
pub const FMAC_PARAM_P: u32 = FMAC_PARAM_P_Msk;
pub const FMAC_PARAM_Q_Pos: u32 = 8;
pub const FMAC_PARAM_Q_Msk: u32 = 0xFF << FMAC_PARAM_Q_Pos;
pub const FMAC_PARAM_Q: u32 = FMAC_PARAM_Q_Msk;
pub const FMAC_PARAM_R_Pos: u32 = 16;
pub const FMAC_PARAM_R_Msk: u32 = 0xFF << FMAC_PARAM_R_Pos;
pub const FMAC_PARAM_R: u32 = FMAC_PARAM_R_Msk;
pub const FMAC_PARAM_FUNC_Pos: u32 = 24;
pub const FMAC_PARAM_FUNC_Msk: u32 = 0x7F << FMAC_PARAM_FUNC_Pos;
pub const FMAC_PARAM_FUNC: u32 = FMAC_PARAM_FUNC_Msk;
pub const FMAC_PARAM_FUNC_0: u32 = 0x1 << FMAC_PARAM_FUNC_Pos;
pub const FMAC_PARAM_FUNC_1: u32 = 0x2 << FMAC_PARAM_FUNC_Pos;
pub const FMAC_PARAM_FUNC_2: u32 = 0x4 << FMAC_PARAM_FUNC_Pos;
pub const FMAC_PARAM_FUNC_3: u32 = 0x8 << FMAC_PARAM_FUNC_Pos;
pub const FMAC_PARAM_FUNC_4: u32 = 0x10 << FMAC_PARAM_FUNC_Pos;
pub const FMAC_PARAM_FUNC_5: u32 = 0x20 << FMAC_PARAM_FUNC_Pos;
pub const FMAC_PARAM_FUNC_6: u32 = 0x40 << FMAC_PARAM_FUNC_Pos;
pub const FMAC_PARAM_START_Pos: u32 = 31;
pub const FMAC_PARAM_START_Msk: u32 = 0x1 << FMAC_PARAM_START_Pos;
pub const FMAC_PARAM_START: u32 = FMAC_PARAM_START_Msk;
pub const FMAC_CR_RIEN_Pos: u32 = 0;
pub const FMAC_CR_RIEN_Msk: u32 = 0x1 << FMAC_CR_RIEN_Pos;
pub const FMAC_CR_RIEN: u32 = FMAC_CR_RIEN_Msk;
pub const FMAC_CR_WIEN_Pos: u32 = 1;
pub const FMAC_CR_WIEN_Msk: u32 = 0x1 << FMAC_CR_WIEN_Pos;
pub const FMAC_CR_WIEN: u32 = FMAC_CR_WIEN_Msk;
pub const FMAC_CR_OVFLIEN_Pos: u32 = 2;
pub const FMAC_CR_OVFLIEN_Msk: u32 = 0x1 << FMAC_CR_OVFLIEN_Pos;
pub const FMAC_CR_OVFLIEN: u32 = FMAC_CR_OVFLIEN_Msk;
pub const FMAC_CR_UNFLIEN_Pos: u32 = 3;
pub const FMAC_CR_UNFLIEN_Msk: u32 = 0x1 << FMAC_CR_UNFLIEN_Pos;
pub const FMAC_CR_UNFLIEN: u32 = FMAC_CR_UNFLIEN_Msk;
pub const FMAC_CR_SATIEN_Pos: u32 = 4;
pub const FMAC_CR_SATIEN_Msk: u32 = 0x1 << FMAC_CR_SATIEN_Pos;
pub const FMAC_CR_SATIEN: u32 = FMAC_CR_SATIEN_Msk;
pub const FMAC_CR_DMAREN_Pos: u32 = 8;
pub const FMAC_CR_DMAREN_Msk: u32 = 0x1 << FMAC_CR_DMAREN_Pos;
pub const FMAC_CR_DMAREN: u32 = FMAC_CR_DMAREN_Msk;
pub const FMAC_CR_DMAWEN_Pos: u32 = 9;
pub const FMAC_CR_DMAWEN_Msk: u32 = 0x1 << FMAC_CR_DMAWEN_Pos;
pub const FMAC_CR_DMAWEN: u32 = FMAC_CR_DMAWEN_Msk;
pub const FMAC_CR_CLIPEN_Pos: u32 = 15;
pub const FMAC_CR_CLIPEN_Msk: u32 = 0x1 << FMAC_CR_CLIPEN_Pos;
pub const FMAC_CR_CLIPEN: u32 = FMAC_CR_CLIPEN_Msk;
pub const FMAC_CR_RESET_Pos: u32 = 16;
pub const FMAC_CR_RESET_Msk: u32 = 0x1 << FMAC_CR_RESET_Pos;
pub const FMAC_CR_RESET: u32 = FMAC_CR_RESET_Msk;
pub const FMAC_SR_YEMPTY_Pos: u32 = 0;
pub const FMAC_SR_YEMPTY_Msk: u32 = 0x1 << FMAC_SR_YEMPTY_Pos;
pub const FMAC_SR_YEMPTY: u32 = FMAC_SR_YEMPTY_Msk;
pub const FMAC_SR_X1FULL_Pos: u32 = 1;
pub const FMAC_SR_X1FULL_Msk: u32 = 0x1 << FMAC_SR_X1FULL_Pos;
pub const FMAC_SR_X1FULL: u32 = FMAC_SR_X1FULL_Msk;
pub const FMAC_SR_OVFL_Pos: u32 = 8;
pub const FMAC_SR_OVFL_Msk: u32 = 0x1 << FMAC_SR_OVFL_Pos;
pub const FMAC_SR_OVFL: u32 = FMAC_SR_OVFL_Msk;
pub const FMAC_SR_UNFL_Pos: u32 = 9;
pub const FMAC_SR_UNFL_Msk: u32 = 0x1 << FMAC_SR_UNFL_Pos;
pub const FMAC_SR_UNFL: u32 = FMAC_SR_UNFL_Msk;
pub const FMAC_SR_SAT_Pos: u32 = 10;
pub const FMAC_SR_SAT_Msk: u32 = 0x1 << FMAC_SR_SAT_Pos;
pub const FMAC_SR_SAT: u32 = FMAC_SR_SAT_Msk;
pub const FMAC_WDATA_WDATA_Pos: u32 = 0;
pub const FMAC_WDATA_WDATA_Msk: u32 = 0xFFFF << FMAC_WDATA_WDATA_Pos;
pub const FMAC_WDATA_WDATA: u32 = FMAC_WDATA_WDATA_Msk;
pub const FMAC_RDATA_RDATA_Pos: u32 = 0;
pub const FMAC_RDATA_RDATA_Msk: u32 = 0xFFFF << FMAC_RDATA_RDATA_Pos;
pub const FMAC_RDATA_RDATA: u32 = FMAC_RDATA_RDATA_Msk;
pub const FMC_BCR1_CCLKEN_Pos: u32 = 20;
pub const FMC_BCR1_CCLKEN_Msk: u32 = 0x1 << FMC_BCR1_CCLKEN_Pos;
pub const FMC_BCR1_CCLKEN: u32 = FMC_BCR1_CCLKEN_Msk;
pub const FMC_BCR1_WFDIS_Pos: u32 = 21;
pub const FMC_BCR1_WFDIS_Msk: u32 = 0x1 << FMC_BCR1_WFDIS_Pos;
pub const FMC_BCR1_WFDIS: u32 = FMC_BCR1_WFDIS_Msk;
pub const FMC_BCR1_FMCEN_Pos: u32 = 31;
pub const FMC_BCR1_FMCEN_Msk: u32 = 0x1 << FMC_BCR1_FMCEN_Pos;
pub const FMC_BCR1_FMCEN: u32 = FMC_BCR1_FMCEN_Msk;
pub const FMC_BCRx_MBKEN_Pos: u32 = 0;
pub const FMC_BCRx_MBKEN_Msk: u32 = 0x1 << FMC_BCRx_MBKEN_Pos;
pub const FMC_BCRx_MBKEN: u32 = FMC_BCRx_MBKEN_Msk;
pub const FMC_BCRx_MUXEN_Pos: u32 = 1;
pub const FMC_BCRx_MUXEN_Msk: u32 = 0x1 << FMC_BCRx_MUXEN_Pos;
pub const FMC_BCRx_MUXEN: u32 = FMC_BCRx_MUXEN_Msk;
pub const FMC_BCRx_MTYP_Pos: u32 = 2;
pub const FMC_BCRx_MTYP_Msk: u32 = 0x3 << FMC_BCRx_MTYP_Pos;
pub const FMC_BCRx_MTYP: u32 = FMC_BCRx_MTYP_Msk;
pub const FMC_BCRx_MTYP_0: u32 = 0x1 << FMC_BCRx_MTYP_Pos;
pub const FMC_BCRx_MTYP_1: u32 = 0x2 << FMC_BCRx_MTYP_Pos;
pub const FMC_BCRx_MWID_Pos: u32 = 4;
pub const FMC_BCRx_MWID_Msk: u32 = 0x3 << FMC_BCRx_MWID_Pos;
pub const FMC_BCRx_MWID: u32 = FMC_BCRx_MWID_Msk;
pub const FMC_BCRx_MWID_0: u32 = 0x1 << FMC_BCRx_MWID_Pos;
pub const FMC_BCRx_MWID_1: u32 = 0x2 << FMC_BCRx_MWID_Pos;
pub const FMC_BCRx_FACCEN_Pos: u32 = 6;
pub const FMC_BCRx_FACCEN_Msk: u32 = 0x1 << FMC_BCRx_FACCEN_Pos;
pub const FMC_BCRx_FACCEN: u32 = FMC_BCRx_FACCEN_Msk;
pub const FMC_BCRx_BURSTEN_Pos: u32 = 8;
pub const FMC_BCRx_BURSTEN_Msk: u32 = 0x1 << FMC_BCRx_BURSTEN_Pos;
pub const FMC_BCRx_BURSTEN: u32 = FMC_BCRx_BURSTEN_Msk;
pub const FMC_BCRx_WAITPOL_Pos: u32 = 9;
pub const FMC_BCRx_WAITPOL_Msk: u32 = 0x1 << FMC_BCRx_WAITPOL_Pos;
pub const FMC_BCRx_WAITPOL: u32 = FMC_BCRx_WAITPOL_Msk;
pub const FMC_BCRx_WAITCFG_Pos: u32 = 11;
pub const FMC_BCRx_WAITCFG_Msk: u32 = 0x1 << FMC_BCRx_WAITCFG_Pos;
pub const FMC_BCRx_WAITCFG: u32 = FMC_BCRx_WAITCFG_Msk;
pub const FMC_BCRx_WREN_Pos: u32 = 12;
pub const FMC_BCRx_WREN_Msk: u32 = 0x1 << FMC_BCRx_WREN_Pos;
pub const FMC_BCRx_WREN: u32 = FMC_BCRx_WREN_Msk;
pub const FMC_BCRx_WAITEN_Pos: u32 = 13;
pub const FMC_BCRx_WAITEN_Msk: u32 = 0x1 << FMC_BCRx_WAITEN_Pos;
pub const FMC_BCRx_WAITEN: u32 = FMC_BCRx_WAITEN_Msk;
pub const FMC_BCRx_EXTMOD_Pos: u32 = 14;
pub const FMC_BCRx_EXTMOD_Msk: u32 = 0x1 << FMC_BCRx_EXTMOD_Pos;
pub const FMC_BCRx_EXTMOD: u32 = FMC_BCRx_EXTMOD_Msk;
pub const FMC_BCRx_ASYNCWAIT_Pos: u32 = 15;
pub const FMC_BCRx_ASYNCWAIT_Msk: u32 = 0x1 << FMC_BCRx_ASYNCWAIT_Pos;
pub const FMC_BCRx_ASYNCWAIT: u32 = FMC_BCRx_ASYNCWAIT_Msk;
pub const FMC_BCRx_CPSIZE_Pos: u32 = 16;
pub const FMC_BCRx_CPSIZE_Msk: u32 = 0x7 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CPSIZE: u32 = FMC_BCRx_CPSIZE_Msk;
pub const FMC_BCRx_CPSIZE_0: u32 = 0x1 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CPSIZE_1: u32 = 0x2 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CPSIZE_2: u32 = 0x4 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CBURSTRW_Pos: u32 = 19;
pub const FMC_BCRx_CBURSTRW_Msk: u32 = 0x1 << FMC_BCRx_CBURSTRW_Pos;
pub const FMC_BCRx_CBURSTRW: u32 = FMC_BCRx_CBURSTRW_Msk;
pub const FMC_BCRx_NBLSET_Pos: u32 = 22;
pub const FMC_BCRx_NBLSET_Msk: u32 = 0x3 << FMC_BCRx_NBLSET_Pos;
pub const FMC_BCRx_NBLSET: u32 = FMC_BCRx_NBLSET_Msk;
pub const FMC_BCRx_NBLSET_0: u32 = 0x1 << FMC_BCRx_NBLSET_Pos;
pub const FMC_BCRx_NBLSET_1: u32 = 0x2 << FMC_BCRx_NBLSET_Pos;
pub const FMC_BTRx_ADDSET_Pos: u32 = 0;
pub const FMC_BTRx_ADDSET_Msk: u32 = 0xF << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET: u32 = FMC_BTRx_ADDSET_Msk;
pub const FMC_BTRx_ADDSET_0: u32 = 0x1 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET_1: u32 = 0x2 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET_2: u32 = 0x4 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET_3: u32 = 0x8 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDHLD_Pos: u32 = 4;
pub const FMC_BTRx_ADDHLD_Msk: u32 = 0xF << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD: u32 = FMC_BTRx_ADDHLD_Msk;
pub const FMC_BTRx_ADDHLD_0: u32 = 0x1 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD_1: u32 = 0x2 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD_2: u32 = 0x4 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD_3: u32 = 0x8 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_DATAST_Pos: u32 = 8;
pub const FMC_BTRx_DATAST_Msk: u32 = 0xFF << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST: u32 = FMC_BTRx_DATAST_Msk;
pub const FMC_BTRx_DATAST_0: u32 = 0x01 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_1: u32 = 0x02 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_2: u32 = 0x04 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_3: u32 = 0x08 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_4: u32 = 0x10 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_5: u32 = 0x20 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_6: u32 = 0x40 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_7: u32 = 0x80 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_BUSTURN_Pos: u32 = 16;
pub const FMC_BTRx_BUSTURN_Msk: u32 = 0xF << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN: u32 = FMC_BTRx_BUSTURN_Msk;
pub const FMC_BTRx_BUSTURN_0: u32 = 0x1 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN_1: u32 = 0x2 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN_2: u32 = 0x4 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN_3: u32 = 0x8 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_CLKDIV_Pos: u32 = 20;
pub const FMC_BTRx_CLKDIV_Msk: u32 = 0xF << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV: u32 = FMC_BTRx_CLKDIV_Msk;
pub const FMC_BTRx_CLKDIV_0: u32 = 0x1 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV_1: u32 = 0x2 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV_2: u32 = 0x4 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV_3: u32 = 0x8 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_DATLAT_Pos: u32 = 24;
pub const FMC_BTRx_DATLAT_Msk: u32 = 0xF << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT: u32 = FMC_BTRx_DATLAT_Msk;
pub const FMC_BTRx_DATLAT_0: u32 = 0x1 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT_1: u32 = 0x2 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT_2: u32 = 0x4 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT_3: u32 = 0x8 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_ACCMOD_Pos: u32 = 28;
pub const FMC_BTRx_ACCMOD_Msk: u32 = 0x3 << FMC_BTRx_ACCMOD_Pos;
pub const FMC_BTRx_ACCMOD: u32 = FMC_BTRx_ACCMOD_Msk;
pub const FMC_BTRx_ACCMOD_0: u32 = 0x1 << FMC_BTRx_ACCMOD_Pos;
pub const FMC_BTRx_ACCMOD_1: u32 = 0x2 << FMC_BTRx_ACCMOD_Pos;
pub const FMC_BTRx_DATAHLD_Pos: u32 = 30;
pub const FMC_BTRx_DATAHLD_Msk: u32 = 0x3 << FMC_BTRx_DATAHLD_Pos;
pub const FMC_BTRx_DATAHLD: u32 = FMC_BTRx_DATAHLD_Msk;
pub const FMC_BTRx_DATAHLD_0: u32 = 0x1 << FMC_BTRx_DATAHLD_Pos;
pub const FMC_BTRx_DATAHLD_1: u32 = 0x2 << FMC_BTRx_DATAHLD_Pos;
pub const FMC_BWTRx_ADDSET_Pos: u32 = 0;
pub const FMC_BWTRx_ADDSET_Msk: u32 = 0xF << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET: u32 = FMC_BWTRx_ADDSET_Msk;
pub const FMC_BWTRx_ADDSET_0: u32 = 0x1 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET_1: u32 = 0x2 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET_2: u32 = 0x4 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET_3: u32 = 0x8 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDHLD_Pos: u32 = 4;
pub const FMC_BWTRx_ADDHLD_Msk: u32 = 0xF << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD: u32 = FMC_BWTRx_ADDHLD_Msk;
pub const FMC_BWTRx_ADDHLD_0: u32 = 0x1 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD_1: u32 = 0x2 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD_2: u32 = 0x4 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD_3: u32 = 0x8 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_DATAST_Pos: u32 = 8;
pub const FMC_BWTRx_DATAST_Msk: u32 = 0xFF << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST: u32 = FMC_BWTRx_DATAST_Msk;
pub const FMC_BWTRx_DATAST_0: u32 = 0x01 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_1: u32 = 0x02 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_2: u32 = 0x04 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_3: u32 = 0x08 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_4: u32 = 0x10 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_5: u32 = 0x20 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_6: u32 = 0x40 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_7: u32 = 0x80 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_BUSTURN_Pos: u32 = 16;
pub const FMC_BWTRx_BUSTURN_Msk: u32 = 0xF << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN: u32 = FMC_BWTRx_BUSTURN_Msk;
pub const FMC_BWTRx_BUSTURN_0: u32 = 0x1 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN_1: u32 = 0x2 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN_2: u32 = 0x4 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN_3: u32 = 0x8 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_ACCMOD_Pos: u32 = 28;
pub const FMC_BWTRx_ACCMOD_Msk: u32 = 0x3 << FMC_BWTRx_ACCMOD_Pos;
pub const FMC_BWTRx_ACCMOD: u32 = FMC_BWTRx_ACCMOD_Msk;
pub const FMC_BWTRx_ACCMOD_0: u32 = 0x1 << FMC_BWTRx_ACCMOD_Pos;
pub const FMC_BWTRx_ACCMOD_1: u32 = 0x2 << FMC_BWTRx_ACCMOD_Pos;
pub const FMC_BWTRx_DATAHLD_Pos: u32 = 30;
pub const FMC_BWTRx_DATAHLD_Msk: u32 = 0x3 << FMC_BWTRx_DATAHLD_Pos;
pub const FMC_BWTRx_DATAHLD: u32 = FMC_BWTRx_DATAHLD_Msk;
pub const FMC_BWTRx_DATAHLD_0: u32 = 0x1 << FMC_BWTRx_DATAHLD_Pos;
pub const FMC_BWTRx_DATAHLD_1: u32 = 0x2 << FMC_BWTRx_DATAHLD_Pos;
pub const FMC_PCSCNTR_CSCOUNT_Pos: u32 = 0;
pub const FMC_PCSCNTR_CSCOUNT_Msk: u32 = 0xFFFF << FMC_PCSCNTR_CSCOUNT_Pos;
pub const FMC_PCSCNTR_CSCOUNT: u32 = FMC_PCSCNTR_CSCOUNT_Msk;
pub const FMC_PCSCNTR_CNTB1EN_Pos: u32 = 16;
pub const FMC_PCSCNTR_CNTB1EN_Msk: u32 = 0x1 << FMC_PCSCNTR_CNTB1EN_Pos;
pub const FMC_PCSCNTR_CNTB1EN: u32 = FMC_PCSCNTR_CNTB1EN_Msk;
pub const FMC_PCSCNTR_CNTB2EN_Pos: u32 = 17;
pub const FMC_PCSCNTR_CNTB2EN_Msk: u32 = 0x1 << FMC_PCSCNTR_CNTB2EN_Pos;
pub const FMC_PCSCNTR_CNTB2EN: u32 = FMC_PCSCNTR_CNTB2EN_Msk;
pub const FMC_PCSCNTR_CNTB3EN_Pos: u32 = 18;
pub const FMC_PCSCNTR_CNTB3EN_Msk: u32 = 0x1 << FMC_PCSCNTR_CNTB3EN_Pos;
pub const FMC_PCSCNTR_CNTB3EN: u32 = FMC_PCSCNTR_CNTB3EN_Msk;
pub const FMC_PCSCNTR_CNTB4EN_Pos: u32 = 19;
pub const FMC_PCSCNTR_CNTB4EN_Msk: u32 = 0x1 << FMC_PCSCNTR_CNTB4EN_Pos;
pub const FMC_PCSCNTR_CNTB4EN: u32 = FMC_PCSCNTR_CNTB4EN_Msk;
pub const FMC_PCR_PWAITEN_Pos: u32 = 1;
pub const FMC_PCR_PWAITEN_Msk: u32 = 0x1 << FMC_PCR_PWAITEN_Pos;
pub const FMC_PCR_PWAITEN: u32 = FMC_PCR_PWAITEN_Msk;
pub const FMC_PCR_PBKEN_Pos: u32 = 2;
pub const FMC_PCR_PBKEN_Msk: u32 = 0x1 << FMC_PCR_PBKEN_Pos;
pub const FMC_PCR_PBKEN: u32 = FMC_PCR_PBKEN_Msk;
pub const FMC_PCR_PTYP_Pos: u32 = 3;
pub const FMC_PCR_PTYP_Msk: u32 = 0x1 << FMC_PCR_PTYP_Pos;
pub const FMC_PCR_PTYP: u32 = FMC_PCR_PTYP_Msk;
pub const FMC_PCR_PWID_Pos: u32 = 4;
pub const FMC_PCR_PWID_Msk: u32 = 0x3 << FMC_PCR_PWID_Pos;
pub const FMC_PCR_PWID: u32 = FMC_PCR_PWID_Msk;
pub const FMC_PCR_PWID_0: u32 = 0x1 << FMC_PCR_PWID_Pos;
pub const FMC_PCR_PWID_1: u32 = 0x2 << FMC_PCR_PWID_Pos;
pub const FMC_PCR_ECCEN_Pos: u32 = 6;
pub const FMC_PCR_ECCEN_Msk: u32 = 0x1 << FMC_PCR_ECCEN_Pos;
pub const FMC_PCR_ECCEN: u32 = FMC_PCR_ECCEN_Msk;
pub const FMC_PCR_TCLR_Pos: u32 = 9;
pub const FMC_PCR_TCLR_Msk: u32 = 0xF << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR: u32 = FMC_PCR_TCLR_Msk;
pub const FMC_PCR_TCLR_0: u32 = 0x1 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR_1: u32 = 0x2 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR_2: u32 = 0x4 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR_3: u32 = 0x8 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TAR_Pos: u32 = 13;
pub const FMC_PCR_TAR_Msk: u32 = 0xF << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR: u32 = FMC_PCR_TAR_Msk;
pub const FMC_PCR_TAR_0: u32 = 0x1 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR_1: u32 = 0x2 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR_2: u32 = 0x4 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR_3: u32 = 0x8 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_ECCPS_Pos: u32 = 17;
pub const FMC_PCR_ECCPS_Msk: u32 = 0x7 << FMC_PCR_ECCPS_Pos;
pub const FMC_PCR_ECCPS: u32 = FMC_PCR_ECCPS_Msk;
pub const FMC_PCR_ECCPS_0: u32 = 0x1 << FMC_PCR_ECCPS_Pos;
pub const FMC_PCR_ECCPS_1: u32 = 0x2 << FMC_PCR_ECCPS_Pos;
pub const FMC_PCR_ECCPS_2: u32 = 0x4 << FMC_PCR_ECCPS_Pos;
pub const FMC_SR_IRS_Pos: u32 = 0;
pub const FMC_SR_IRS_Msk: u32 = 0x1 << FMC_SR_IRS_Pos;
pub const FMC_SR_IRS: u32 = FMC_SR_IRS_Msk;
pub const FMC_SR_ILS_Pos: u32 = 1;
pub const FMC_SR_ILS_Msk: u32 = 0x1 << FMC_SR_ILS_Pos;
pub const FMC_SR_ILS: u32 = FMC_SR_ILS_Msk;
pub const FMC_SR_IFS_Pos: u32 = 2;
pub const FMC_SR_IFS_Msk: u32 = 0x1 << FMC_SR_IFS_Pos;
pub const FMC_SR_IFS: u32 = FMC_SR_IFS_Msk;
pub const FMC_SR_IREN_Pos: u32 = 3;
pub const FMC_SR_IREN_Msk: u32 = 0x1 << FMC_SR_IREN_Pos;
pub const FMC_SR_IREN: u32 = FMC_SR_IREN_Msk;
pub const FMC_SR_ILEN_Pos: u32 = 4;
pub const FMC_SR_ILEN_Msk: u32 = 0x1 << FMC_SR_ILEN_Pos;
pub const FMC_SR_ILEN: u32 = FMC_SR_ILEN_Msk;
pub const FMC_SR_IFEN_Pos: u32 = 5;
pub const FMC_SR_IFEN_Msk: u32 = 0x1 << FMC_SR_IFEN_Pos;
pub const FMC_SR_IFEN: u32 = FMC_SR_IFEN_Msk;
pub const FMC_SR_FEMPT_Pos: u32 = 6;
pub const FMC_SR_FEMPT_Msk: u32 = 0x1 << FMC_SR_FEMPT_Pos;
pub const FMC_SR_FEMPT: u32 = FMC_SR_FEMPT_Msk;
pub const FMC_PMEM_MEMSET_Pos: u32 = 0;
pub const FMC_PMEM_MEMSET_Msk: u32 = 0xFF << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET: u32 = FMC_PMEM_MEMSET_Msk;
pub const FMC_PMEM_MEMSET_0: u32 = 0x01 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_1: u32 = 0x02 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_2: u32 = 0x04 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_3: u32 = 0x08 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_4: u32 = 0x10 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_5: u32 = 0x20 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_6: u32 = 0x40 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_7: u32 = 0x80 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMWAIT_Pos: u32 = 8;
pub const FMC_PMEM_MEMWAIT_Msk: u32 = 0xFF << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT: u32 = FMC_PMEM_MEMWAIT_Msk;
pub const FMC_PMEM_MEMWAIT_0: u32 = 0x01 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_1: u32 = 0x02 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_2: u32 = 0x04 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_3: u32 = 0x08 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_4: u32 = 0x10 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_5: u32 = 0x20 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_6: u32 = 0x40 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_7: u32 = 0x80 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMHOLD_Pos: u32 = 16;
pub const FMC_PMEM_MEMHOLD_Msk: u32 = 0xFF << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD: u32 = FMC_PMEM_MEMHOLD_Msk;
pub const FMC_PMEM_MEMHOLD_0: u32 = 0x01 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_1: u32 = 0x02 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_2: u32 = 0x04 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_3: u32 = 0x08 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_4: u32 = 0x10 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_5: u32 = 0x20 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_6: u32 = 0x40 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_7: u32 = 0x80 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHIZ_Pos: u32 = 24;
pub const FMC_PMEM_MEMHIZ_Msk: u32 = 0xFF << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ: u32 = FMC_PMEM_MEMHIZ_Msk;
pub const FMC_PMEM_MEMHIZ_0: u32 = 0x01 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_1: u32 = 0x02 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_2: u32 = 0x04 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_3: u32 = 0x08 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_4: u32 = 0x10 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_5: u32 = 0x20 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_6: u32 = 0x40 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_7: u32 = 0x80 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PATT_ATTSET_Pos: u32 = 0;
pub const FMC_PATT_ATTSET_Msk: u32 = 0xFF << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET: u32 = FMC_PATT_ATTSET_Msk;
pub const FMC_PATT_ATTSET_0: u32 = 0x01 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_1: u32 = 0x02 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_2: u32 = 0x04 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_3: u32 = 0x08 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_4: u32 = 0x10 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_5: u32 = 0x20 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_6: u32 = 0x40 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_7: u32 = 0x80 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTWAIT_Pos: u32 = 8;
pub const FMC_PATT_ATTWAIT_Msk: u32 = 0xFF << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT: u32 = FMC_PATT_ATTWAIT_Msk;
pub const FMC_PATT_ATTWAIT_0: u32 = 0x01 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_1: u32 = 0x02 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_2: u32 = 0x04 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_3: u32 = 0x08 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_4: u32 = 0x10 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_5: u32 = 0x20 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_6: u32 = 0x40 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_7: u32 = 0x80 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTHOLD_Pos: u32 = 16;
pub const FMC_PATT_ATTHOLD_Msk: u32 = 0xFF << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD: u32 = FMC_PATT_ATTHOLD_Msk;
pub const FMC_PATT_ATTHOLD_0: u32 = 0x01 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_1: u32 = 0x02 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_2: u32 = 0x04 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_3: u32 = 0x08 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_4: u32 = 0x10 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_5: u32 = 0x20 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_6: u32 = 0x40 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_7: u32 = 0x80 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHIZ_Pos: u32 = 24;
pub const FMC_PATT_ATTHIZ_Msk: u32 = 0xFF << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ: u32 = FMC_PATT_ATTHIZ_Msk;
pub const FMC_PATT_ATTHIZ_0: u32 = 0x01 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_1: u32 = 0x02 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_2: u32 = 0x04 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_3: u32 = 0x08 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_4: u32 = 0x10 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_5: u32 = 0x20 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_6: u32 = 0x40 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_7: u32 = 0x80 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_ECCR3_ECC3_Pos: u32 = 0;
pub const FMC_ECCR3_ECC3_Msk: u32 = 0xFFFFFFFF << FMC_ECCR3_ECC3_Pos;
pub const FMC_ECCR3_ECC3: u32 = FMC_ECCR3_ECC3_Msk;
pub const FMC_SDCRx_NC_Pos: u32 = 0;
pub const FMC_SDCRx_NC_Msk: u32 = 0x3 << FMC_SDCRx_NC_Pos;
pub const FMC_SDCRx_NC: u32 = FMC_SDCRx_NC_Msk;
pub const FMC_SDCRx_NC_0: u32 = 0x1 << FMC_SDCRx_NC_Pos;
pub const FMC_SDCRx_NC_1: u32 = 0x2 << FMC_SDCRx_NC_Pos;
pub const FMC_SDCRx_NR_Pos: u32 = 2;
pub const FMC_SDCRx_NR_Msk: u32 = 0x3 << FMC_SDCRx_NR_Pos;
pub const FMC_SDCRx_NR: u32 = FMC_SDCRx_NR_Msk;
pub const FMC_SDCRx_NR_0: u32 = 0x1 << FMC_SDCRx_NR_Pos;
pub const FMC_SDCRx_NR_1: u32 = 0x2 << FMC_SDCRx_NR_Pos;
pub const FMC_SDCRx_MWID_Pos: u32 = 4;
pub const FMC_SDCRx_MWID_Msk: u32 = 0x3 << FMC_SDCRx_MWID_Pos;
pub const FMC_SDCRx_MWID: u32 = FMC_SDCRx_MWID_Msk;
pub const FMC_SDCRx_MWID_0: u32 = 0x1 << FMC_SDCRx_MWID_Pos;
pub const FMC_SDCRx_MWID_1: u32 = 0x2 << FMC_SDCRx_MWID_Pos;
pub const FMC_SDCRx_NB_Pos: u32 = 6;
pub const FMC_SDCRx_NB_Msk: u32 = 0x1 << FMC_SDCRx_NB_Pos;
pub const FMC_SDCRx_NB: u32 = FMC_SDCRx_NB_Msk;
pub const FMC_SDCRx_CAS_Pos: u32 = 7;
pub const FMC_SDCRx_CAS_Msk: u32 = 0x3 << FMC_SDCRx_CAS_Pos;
pub const FMC_SDCRx_CAS: u32 = FMC_SDCRx_CAS_Msk;
pub const FMC_SDCRx_CAS_0: u32 = 0x1 << FMC_SDCRx_CAS_Pos;
pub const FMC_SDCRx_CAS_1: u32 = 0x2 << FMC_SDCRx_CAS_Pos;
pub const FMC_SDCRx_WP_Pos: u32 = 9;
pub const FMC_SDCRx_WP_Msk: u32 = 0x1 << FMC_SDCRx_WP_Pos;
pub const FMC_SDCRx_WP: u32 = FMC_SDCRx_WP_Msk;
pub const FMC_SDCRx_SDCLK_Pos: u32 = 10;
pub const FMC_SDCRx_SDCLK_Msk: u32 = 0x3 << FMC_SDCRx_SDCLK_Pos;
pub const FMC_SDCRx_SDCLK: u32 = FMC_SDCRx_SDCLK_Msk;
pub const FMC_SDCRx_SDCLK_0: u32 = 0x1 << FMC_SDCRx_SDCLK_Pos;
pub const FMC_SDCRx_SDCLK_1: u32 = 0x2 << FMC_SDCRx_SDCLK_Pos;
pub const FMC_SDCRx_RBURST_Pos: u32 = 12;
pub const FMC_SDCRx_RBURST_Msk: u32 = 0x1 << FMC_SDCRx_RBURST_Pos;
pub const FMC_SDCRx_RBURST: u32 = FMC_SDCRx_RBURST_Msk;
pub const FMC_SDCRx_RPIPE_Pos: u32 = 13;
pub const FMC_SDCRx_RPIPE_Msk: u32 = 0x3 << FMC_SDCRx_RPIPE_Pos;
pub const FMC_SDCRx_RPIPE: u32 = FMC_SDCRx_RPIPE_Msk;
pub const FMC_SDCRx_RPIPE_0: u32 = 0x1 << FMC_SDCRx_RPIPE_Pos;
pub const FMC_SDCRx_RPIPE_1: u32 = 0x2 << FMC_SDCRx_RPIPE_Pos;
pub const FMC_SDTRx_TMRD_Pos: u32 = 0;
pub const FMC_SDTRx_TMRD_Msk: u32 = 0xF << FMC_SDTRx_TMRD_Pos;
pub const FMC_SDTRx_TMRD: u32 = FMC_SDTRx_TMRD_Msk;
pub const FMC_SDTRx_TMRD_0: u32 = 0x1 << FMC_SDTRx_TMRD_Pos;
pub const FMC_SDTRx_TMRD_1: u32 = 0x2 << FMC_SDTRx_TMRD_Pos;
pub const FMC_SDTRx_TMRD_2: u32 = 0x4 << FMC_SDTRx_TMRD_Pos;
pub const FMC_SDTRx_TMRD_3: u32 = 0x8 << FMC_SDTRx_TMRD_Pos;
pub const FMC_SDTRx_TXSR_Pos: u32 = 4;
pub const FMC_SDTRx_TXSR_Msk: u32 = 0xF << FMC_SDTRx_TXSR_Pos;
pub const FMC_SDTRx_TXSR: u32 = FMC_SDTRx_TXSR_Msk;
pub const FMC_SDTRx_TXSR_0: u32 = 0x1 << FMC_SDTRx_TXSR_Pos;
pub const FMC_SDTRx_TXSR_1: u32 = 0x2 << FMC_SDTRx_TXSR_Pos;
pub const FMC_SDTRx_TXSR_2: u32 = 0x4 << FMC_SDTRx_TXSR_Pos;
pub const FMC_SDTRx_TXSR_3: u32 = 0x8 << FMC_SDTRx_TXSR_Pos;
pub const FMC_SDTRx_TRAS_Pos: u32 = 8;
pub const FMC_SDTRx_TRAS_Msk: u32 = 0xF << FMC_SDTRx_TRAS_Pos;
pub const FMC_SDTRx_TRAS: u32 = FMC_SDTRx_TRAS_Msk;
pub const FMC_SDTRx_TRAS_0: u32 = 0x1 << FMC_SDTRx_TRAS_Pos;
pub const FMC_SDTRx_TRAS_1: u32 = 0x2 << FMC_SDTRx_TRAS_Pos;
pub const FMC_SDTRx_TRAS_2: u32 = 0x4 << FMC_SDTRx_TRAS_Pos;
pub const FMC_SDTRx_TRAS_3: u32 = 0x8 << FMC_SDTRx_TRAS_Pos;
pub const FMC_SDTRx_TRC_Pos: u32 = 12;
pub const FMC_SDTRx_TRC_Msk: u32 = 0xF << FMC_SDTRx_TRC_Pos;
pub const FMC_SDTRx_TRC: u32 = FMC_SDTRx_TRC_Msk;
pub const FMC_SDTRx_TRC_0: u32 = 0x1 << FMC_SDTRx_TRC_Pos;
pub const FMC_SDTRx_TRC_1: u32 = 0x2 << FMC_SDTRx_TRC_Pos;
pub const FMC_SDTRx_TRC_2: u32 = 0x4 << FMC_SDTRx_TRC_Pos;
pub const FMC_SDTRx_TWR_Pos: u32 = 16;
pub const FMC_SDTRx_TWR_Msk: u32 = 0xF << FMC_SDTRx_TWR_Pos;
pub const FMC_SDTRx_TWR: u32 = FMC_SDTRx_TWR_Msk;
pub const FMC_SDTRx_TWR_0: u32 = 0x1 << FMC_SDTRx_TWR_Pos;
pub const FMC_SDTRx_TWR_1: u32 = 0x2 << FMC_SDTRx_TWR_Pos;
pub const FMC_SDTRx_TWR_2: u32 = 0x4 << FMC_SDTRx_TWR_Pos;
pub const FMC_SDTRx_TRP_Pos: u32 = 20;
pub const FMC_SDTRx_TRP_Msk: u32 = 0xF << FMC_SDTRx_TRP_Pos;
pub const FMC_SDTRx_TRP: u32 = FMC_SDTRx_TRP_Msk;
pub const FMC_SDTRx_TRP_0: u32 = 0x1 << FMC_SDTRx_TRP_Pos;
pub const FMC_SDTRx_TRP_1: u32 = 0x2 << FMC_SDTRx_TRP_Pos;
pub const FMC_SDTRx_TRP_2: u32 = 0x4 << FMC_SDTRx_TRP_Pos;
pub const FMC_SDTRx_TRCD_Pos: u32 = 24;
pub const FMC_SDTRx_TRCD_Msk: u32 = 0xF << FMC_SDTRx_TRCD_Pos;
pub const FMC_SDTRx_TRCD: u32 = FMC_SDTRx_TRCD_Msk;
pub const FMC_SDTRx_TRCD_0: u32 = 0x1 << FMC_SDTRx_TRCD_Pos;
pub const FMC_SDTRx_TRCD_1: u32 = 0x2 << FMC_SDTRx_TRCD_Pos;
pub const FMC_SDTRx_TRCD_2: u32 = 0x4 << FMC_SDTRx_TRCD_Pos;
pub const FMC_SDCMR_MODE_Pos: u32 = 0;
pub const FMC_SDCMR_MODE_Msk: u32 = 0x7 << FMC_SDCMR_MODE_Pos;
pub const FMC_SDCMR_MODE: u32 = FMC_SDCMR_MODE_Msk;
pub const FMC_SDCMR_MODE_0: u32 = 0x1 << FMC_SDCMR_MODE_Pos;
pub const FMC_SDCMR_MODE_1: u32 = 0x2 << FMC_SDCMR_MODE_Pos;
pub const FMC_SDCMR_MODE_2: u32 = 0x4 << FMC_SDCMR_MODE_Pos;
pub const FMC_SDCMR_CTB2_Pos: u32 = 3;
pub const FMC_SDCMR_CTB2_Msk: u32 = 0x1 << FMC_SDCMR_CTB2_Pos;
pub const FMC_SDCMR_CTB2: u32 = FMC_SDCMR_CTB2_Msk;
pub const FMC_SDCMR_CTB1_Pos: u32 = 4;
pub const FMC_SDCMR_CTB1_Msk: u32 = 0x1 << FMC_SDCMR_CTB1_Pos;
pub const FMC_SDCMR_CTB1: u32 = FMC_SDCMR_CTB1_Msk;
pub const FMC_SDCMR_NRFS_Pos: u32 = 5;
pub const FMC_SDCMR_NRFS_Msk: u32 = 0xF << FMC_SDCMR_NRFS_Pos;
pub const FMC_SDCMR_NRFS: u32 = FMC_SDCMR_NRFS_Msk;
pub const FMC_SDCMR_NRFS_0: u32 = 0x1 << FMC_SDCMR_NRFS_Pos;
pub const FMC_SDCMR_NRFS_1: u32 = 0x2 << FMC_SDCMR_NRFS_Pos;
pub const FMC_SDCMR_NRFS_2: u32 = 0x4 << FMC_SDCMR_NRFS_Pos;
pub const FMC_SDCMR_NRFS_3: u32 = 0x8 << FMC_SDCMR_NRFS_Pos;
pub const FMC_SDCMR_MRD_Pos: u32 = 9;
pub const FMC_SDCMR_MRD_Msk: u32 = 0x1FFF << FMC_SDCMR_MRD_Pos;
pub const FMC_SDCMR_MRD: u32 = FMC_SDCMR_MRD_Msk;
pub const FMC_SDRTR_CRE_Pos: u32 = 0;
pub const FMC_SDRTR_CRE_Msk: u32 = 0x1 << FMC_SDRTR_CRE_Pos;
pub const FMC_SDRTR_CRE: u32 = FMC_SDRTR_CRE_Msk;
pub const FMC_SDRTR_COUNT_Pos: u32 = 1;
pub const FMC_SDRTR_COUNT_Msk: u32 = 0x1FFF << FMC_SDRTR_COUNT_Pos;
pub const FMC_SDRTR_COUNT: u32 = FMC_SDRTR_COUNT_Msk;
pub const FMC_SDRTR_REIE_Pos: u32 = 14;
pub const FMC_SDRTR_REIE_Msk: u32 = 0x1 << FMC_SDRTR_REIE_Pos;
pub const FMC_SDRTR_REIE: u32 = FMC_SDRTR_REIE_Msk;
pub const FMC_SDSR_RE_Pos: u32 = 0;
pub const FMC_SDSR_RE_Msk: u32 = 0x1 << FMC_SDSR_RE_Pos;
pub const FMC_SDSR_RE: u32 = FMC_SDSR_RE_Msk;
pub const FMC_SDSR_MODES1_Pos: u32 = 1;
pub const FMC_SDSR_MODES1_Msk: u32 = 0x3 << FMC_SDSR_MODES1_Pos;
pub const FMC_SDSR_MODES1: u32 = FMC_SDSR_MODES1_Msk;
pub const FMC_SDSR_MODES1_0: u32 = 0x1 << FMC_SDSR_MODES1_Pos;
pub const FMC_SDSR_MODES1_1: u32 = 0x2 << FMC_SDSR_MODES1_Pos;
pub const FMC_SDSR_MODES2_Pos: u32 = 3;
pub const FMC_SDSR_MODES2_Msk: u32 = 0x3 << FMC_SDSR_MODES2_Pos;
pub const FMC_SDSR_MODES2: u32 = FMC_SDSR_MODES2_Msk;
pub const FMC_SDSR_MODES2_0: u32 = 0x1 << FMC_SDSR_MODES2_Pos;
pub const FMC_SDSR_MODES2_1: u32 = 0x2 << FMC_SDSR_MODES2_Pos;
pub const GPIO_MODER_MODE0_Pos: u32 = 0;
pub const GPIO_MODER_MODE0_Msk: u32 = 0x3 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE0: u32 = GPIO_MODER_MODE0_Msk;
pub const GPIO_MODER_MODE0_0: u32 = 0x1 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE0_1: u32 = 0x2 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE1_Pos: u32 = 2;
pub const GPIO_MODER_MODE1_Msk: u32 = 0x3 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE1: u32 = GPIO_MODER_MODE1_Msk;
pub const GPIO_MODER_MODE1_0: u32 = 0x1 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE1_1: u32 = 0x2 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE2_Pos: u32 = 4;
pub const GPIO_MODER_MODE2_Msk: u32 = 0x3 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE2: u32 = GPIO_MODER_MODE2_Msk;
pub const GPIO_MODER_MODE2_0: u32 = 0x1 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE2_1: u32 = 0x2 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE3_Pos: u32 = 6;
pub const GPIO_MODER_MODE3_Msk: u32 = 0x3 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE3: u32 = GPIO_MODER_MODE3_Msk;
pub const GPIO_MODER_MODE3_0: u32 = 0x1 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE3_1: u32 = 0x2 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE4_Pos: u32 = 8;
pub const GPIO_MODER_MODE4_Msk: u32 = 0x3 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE4: u32 = GPIO_MODER_MODE4_Msk;
pub const GPIO_MODER_MODE4_0: u32 = 0x1 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE4_1: u32 = 0x2 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE5_Pos: u32 = 10;
pub const GPIO_MODER_MODE5_Msk: u32 = 0x3 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE5: u32 = GPIO_MODER_MODE5_Msk;
pub const GPIO_MODER_MODE5_0: u32 = 0x1 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE5_1: u32 = 0x2 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE6_Pos: u32 = 12;
pub const GPIO_MODER_MODE6_Msk: u32 = 0x3 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE6: u32 = GPIO_MODER_MODE6_Msk;
pub const GPIO_MODER_MODE6_0: u32 = 0x1 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE6_1: u32 = 0x2 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE7_Pos: u32 = 14;
pub const GPIO_MODER_MODE7_Msk: u32 = 0x3 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE7: u32 = GPIO_MODER_MODE7_Msk;
pub const GPIO_MODER_MODE7_0: u32 = 0x1 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE7_1: u32 = 0x2 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE8_Pos: u32 = 16;
pub const GPIO_MODER_MODE8_Msk: u32 = 0x3 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE8: u32 = GPIO_MODER_MODE8_Msk;
pub const GPIO_MODER_MODE8_0: u32 = 0x1 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE8_1: u32 = 0x2 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE9_Pos: u32 = 18;
pub const GPIO_MODER_MODE9_Msk: u32 = 0x3 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE9: u32 = GPIO_MODER_MODE9_Msk;
pub const GPIO_MODER_MODE9_0: u32 = 0x1 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE9_1: u32 = 0x2 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE10_Pos: u32 = 20;
pub const GPIO_MODER_MODE10_Msk: u32 = 0x3 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE10: u32 = GPIO_MODER_MODE10_Msk;
pub const GPIO_MODER_MODE10_0: u32 = 0x1 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE10_1: u32 = 0x2 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE11_Pos: u32 = 22;
pub const GPIO_MODER_MODE11_Msk: u32 = 0x3 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE11: u32 = GPIO_MODER_MODE11_Msk;
pub const GPIO_MODER_MODE11_0: u32 = 0x1 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE11_1: u32 = 0x2 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE12_Pos: u32 = 24;
pub const GPIO_MODER_MODE12_Msk: u32 = 0x3 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE12: u32 = GPIO_MODER_MODE12_Msk;
pub const GPIO_MODER_MODE12_0: u32 = 0x1 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE12_1: u32 = 0x2 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE13_Pos: u32 = 26;
pub const GPIO_MODER_MODE13_Msk: u32 = 0x3 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE13: u32 = GPIO_MODER_MODE13_Msk;
pub const GPIO_MODER_MODE13_0: u32 = 0x1 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE13_1: u32 = 0x2 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE14_Pos: u32 = 28;
pub const GPIO_MODER_MODE14_Msk: u32 = 0x3 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE14: u32 = GPIO_MODER_MODE14_Msk;
pub const GPIO_MODER_MODE14_0: u32 = 0x1 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE14_1: u32 = 0x2 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE15_Pos: u32 = 30;
pub const GPIO_MODER_MODE15_Msk: u32 = 0x3 << GPIO_MODER_MODE15_Pos;
pub const GPIO_MODER_MODE15: u32 = GPIO_MODER_MODE15_Msk;
pub const GPIO_MODER_MODE15_0: u32 = 0x1 << GPIO_MODER_MODE15_Pos;
pub const GPIO_MODER_MODE15_1: u32 = 0x2 << GPIO_MODER_MODE15_Pos;
pub const GPIO_OTYPER_OT0_Pos: u32 = 0;
pub const GPIO_OTYPER_OT0_Msk: u32 = 0x1 << GPIO_OTYPER_OT0_Pos;
pub const GPIO_OTYPER_OT0: u32 = GPIO_OTYPER_OT0_Msk;
pub const GPIO_OTYPER_OT1_Pos: u32 = 1;
pub const GPIO_OTYPER_OT1_Msk: u32 = 0x1 << GPIO_OTYPER_OT1_Pos;
pub const GPIO_OTYPER_OT1: u32 = GPIO_OTYPER_OT1_Msk;
pub const GPIO_OTYPER_OT2_Pos: u32 = 2;
pub const GPIO_OTYPER_OT2_Msk: u32 = 0x1 << GPIO_OTYPER_OT2_Pos;
pub const GPIO_OTYPER_OT2: u32 = GPIO_OTYPER_OT2_Msk;
pub const GPIO_OTYPER_OT3_Pos: u32 = 3;
pub const GPIO_OTYPER_OT3_Msk: u32 = 0x1 << GPIO_OTYPER_OT3_Pos;
pub const GPIO_OTYPER_OT3: u32 = GPIO_OTYPER_OT3_Msk;
pub const GPIO_OTYPER_OT4_Pos: u32 = 4;
pub const GPIO_OTYPER_OT4_Msk: u32 = 0x1 << GPIO_OTYPER_OT4_Pos;
pub const GPIO_OTYPER_OT4: u32 = GPIO_OTYPER_OT4_Msk;
pub const GPIO_OTYPER_OT5_Pos: u32 = 5;
pub const GPIO_OTYPER_OT5_Msk: u32 = 0x1 << GPIO_OTYPER_OT5_Pos;
pub const GPIO_OTYPER_OT5: u32 = GPIO_OTYPER_OT5_Msk;
pub const GPIO_OTYPER_OT6_Pos: u32 = 6;
pub const GPIO_OTYPER_OT6_Msk: u32 = 0x1 << GPIO_OTYPER_OT6_Pos;
pub const GPIO_OTYPER_OT6: u32 = GPIO_OTYPER_OT6_Msk;
pub const GPIO_OTYPER_OT7_Pos: u32 = 7;
pub const GPIO_OTYPER_OT7_Msk: u32 = 0x1 << GPIO_OTYPER_OT7_Pos;
pub const GPIO_OTYPER_OT7: u32 = GPIO_OTYPER_OT7_Msk;
pub const GPIO_OTYPER_OT8_Pos: u32 = 8;
pub const GPIO_OTYPER_OT8_Msk: u32 = 0x1 << GPIO_OTYPER_OT8_Pos;
pub const GPIO_OTYPER_OT8: u32 = GPIO_OTYPER_OT8_Msk;
pub const GPIO_OTYPER_OT9_Pos: u32 = 9;
pub const GPIO_OTYPER_OT9_Msk: u32 = 0x1 << GPIO_OTYPER_OT9_Pos;
pub const GPIO_OTYPER_OT9: u32 = GPIO_OTYPER_OT9_Msk;
pub const GPIO_OTYPER_OT10_Pos: u32 = 10;
pub const GPIO_OTYPER_OT10_Msk: u32 = 0x1 << GPIO_OTYPER_OT10_Pos;
pub const GPIO_OTYPER_OT10: u32 = GPIO_OTYPER_OT10_Msk;
pub const GPIO_OTYPER_OT11_Pos: u32 = 11;
pub const GPIO_OTYPER_OT11_Msk: u32 = 0x1 << GPIO_OTYPER_OT11_Pos;
pub const GPIO_OTYPER_OT11: u32 = GPIO_OTYPER_OT11_Msk;
pub const GPIO_OTYPER_OT12_Pos: u32 = 12;
pub const GPIO_OTYPER_OT12_Msk: u32 = 0x1 << GPIO_OTYPER_OT12_Pos;
pub const GPIO_OTYPER_OT12: u32 = GPIO_OTYPER_OT12_Msk;
pub const GPIO_OTYPER_OT13_Pos: u32 = 13;
pub const GPIO_OTYPER_OT13_Msk: u32 = 0x1 << GPIO_OTYPER_OT13_Pos;
pub const GPIO_OTYPER_OT13: u32 = GPIO_OTYPER_OT13_Msk;
pub const GPIO_OTYPER_OT14_Pos: u32 = 14;
pub const GPIO_OTYPER_OT14_Msk: u32 = 0x1 << GPIO_OTYPER_OT14_Pos;
pub const GPIO_OTYPER_OT14: u32 = GPIO_OTYPER_OT14_Msk;
pub const GPIO_OTYPER_OT15_Pos: u32 = 15;
pub const GPIO_OTYPER_OT15_Msk: u32 = 0x1 << GPIO_OTYPER_OT15_Pos;
pub const GPIO_OTYPER_OT15: u32 = GPIO_OTYPER_OT15_Msk;
pub const GPIO_OSPEEDR_OSPEED0_Pos: u32 = 0;
pub const GPIO_OSPEEDR_OSPEED0_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED0: u32 = GPIO_OSPEEDR_OSPEED0_Msk;
pub const GPIO_OSPEEDR_OSPEED0_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED0_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED1_Pos: u32 = 2;
pub const GPIO_OSPEEDR_OSPEED1_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED1: u32 = GPIO_OSPEEDR_OSPEED1_Msk;
pub const GPIO_OSPEEDR_OSPEED1_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED1_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED2_Pos: u32 = 4;
pub const GPIO_OSPEEDR_OSPEED2_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED2: u32 = GPIO_OSPEEDR_OSPEED2_Msk;
pub const GPIO_OSPEEDR_OSPEED2_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED2_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED3_Pos: u32 = 6;
pub const GPIO_OSPEEDR_OSPEED3_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED3: u32 = GPIO_OSPEEDR_OSPEED3_Msk;
pub const GPIO_OSPEEDR_OSPEED3_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED3_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED4_Pos: u32 = 8;
pub const GPIO_OSPEEDR_OSPEED4_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED4: u32 = GPIO_OSPEEDR_OSPEED4_Msk;
pub const GPIO_OSPEEDR_OSPEED4_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED4_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED5_Pos: u32 = 10;
pub const GPIO_OSPEEDR_OSPEED5_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED5: u32 = GPIO_OSPEEDR_OSPEED5_Msk;
pub const GPIO_OSPEEDR_OSPEED5_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED5_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED6_Pos: u32 = 12;
pub const GPIO_OSPEEDR_OSPEED6_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED6: u32 = GPIO_OSPEEDR_OSPEED6_Msk;
pub const GPIO_OSPEEDR_OSPEED6_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED6_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED7_Pos: u32 = 14;
pub const GPIO_OSPEEDR_OSPEED7_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED7: u32 = GPIO_OSPEEDR_OSPEED7_Msk;
pub const GPIO_OSPEEDR_OSPEED7_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED7_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED8_Pos: u32 = 16;
pub const GPIO_OSPEEDR_OSPEED8_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED8: u32 = GPIO_OSPEEDR_OSPEED8_Msk;
pub const GPIO_OSPEEDR_OSPEED8_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED8_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED9_Pos: u32 = 18;
pub const GPIO_OSPEEDR_OSPEED9_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED9: u32 = GPIO_OSPEEDR_OSPEED9_Msk;
pub const GPIO_OSPEEDR_OSPEED9_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED9_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED10_Pos: u32 = 20;
pub const GPIO_OSPEEDR_OSPEED10_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED10: u32 = GPIO_OSPEEDR_OSPEED10_Msk;
pub const GPIO_OSPEEDR_OSPEED10_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED10_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED11_Pos: u32 = 22;
pub const GPIO_OSPEEDR_OSPEED11_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED11: u32 = GPIO_OSPEEDR_OSPEED11_Msk;
pub const GPIO_OSPEEDR_OSPEED11_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED11_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED12_Pos: u32 = 24;
pub const GPIO_OSPEEDR_OSPEED12_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED12: u32 = GPIO_OSPEEDR_OSPEED12_Msk;
pub const GPIO_OSPEEDR_OSPEED12_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED12_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED13_Pos: u32 = 26;
pub const GPIO_OSPEEDR_OSPEED13_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED13: u32 = GPIO_OSPEEDR_OSPEED13_Msk;
pub const GPIO_OSPEEDR_OSPEED13_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED13_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED14_Pos: u32 = 28;
pub const GPIO_OSPEEDR_OSPEED14_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED14: u32 = GPIO_OSPEEDR_OSPEED14_Msk;
pub const GPIO_OSPEEDR_OSPEED14_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED14_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED15_Pos: u32 = 30;
pub const GPIO_OSPEEDR_OSPEED15_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_OSPEEDR_OSPEED15: u32 = GPIO_OSPEEDR_OSPEED15_Msk;
pub const GPIO_OSPEEDR_OSPEED15_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_OSPEEDR_OSPEED15_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_PUPDR_PUPD0_Pos: u32 = 0;
pub const GPIO_PUPDR_PUPD0_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD0: u32 = GPIO_PUPDR_PUPD0_Msk;
pub const GPIO_PUPDR_PUPD0_0: u32 = 0x1 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD0_1: u32 = 0x2 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD1_Pos: u32 = 2;
pub const GPIO_PUPDR_PUPD1_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD1: u32 = GPIO_PUPDR_PUPD1_Msk;
pub const GPIO_PUPDR_PUPD1_0: u32 = 0x1 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD1_1: u32 = 0x2 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD2_Pos: u32 = 4;
pub const GPIO_PUPDR_PUPD2_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD2: u32 = GPIO_PUPDR_PUPD2_Msk;
pub const GPIO_PUPDR_PUPD2_0: u32 = 0x1 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD2_1: u32 = 0x2 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD3_Pos: u32 = 6;
pub const GPIO_PUPDR_PUPD3_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD3: u32 = GPIO_PUPDR_PUPD3_Msk;
pub const GPIO_PUPDR_PUPD3_0: u32 = 0x1 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD3_1: u32 = 0x2 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD4_Pos: u32 = 8;
pub const GPIO_PUPDR_PUPD4_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD4: u32 = GPIO_PUPDR_PUPD4_Msk;
pub const GPIO_PUPDR_PUPD4_0: u32 = 0x1 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD4_1: u32 = 0x2 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD5_Pos: u32 = 10;
pub const GPIO_PUPDR_PUPD5_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD5: u32 = GPIO_PUPDR_PUPD5_Msk;
pub const GPIO_PUPDR_PUPD5_0: u32 = 0x1 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD5_1: u32 = 0x2 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD6_Pos: u32 = 12;
pub const GPIO_PUPDR_PUPD6_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD6: u32 = GPIO_PUPDR_PUPD6_Msk;
pub const GPIO_PUPDR_PUPD6_0: u32 = 0x1 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD6_1: u32 = 0x2 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD7_Pos: u32 = 14;
pub const GPIO_PUPDR_PUPD7_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD7: u32 = GPIO_PUPDR_PUPD7_Msk;
pub const GPIO_PUPDR_PUPD7_0: u32 = 0x1 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD7_1: u32 = 0x2 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD8_Pos: u32 = 16;
pub const GPIO_PUPDR_PUPD8_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD8: u32 = GPIO_PUPDR_PUPD8_Msk;
pub const GPIO_PUPDR_PUPD8_0: u32 = 0x1 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD8_1: u32 = 0x2 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD9_Pos: u32 = 18;
pub const GPIO_PUPDR_PUPD9_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD9: u32 = GPIO_PUPDR_PUPD9_Msk;
pub const GPIO_PUPDR_PUPD9_0: u32 = 0x1 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD9_1: u32 = 0x2 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD10_Pos: u32 = 20;
pub const GPIO_PUPDR_PUPD10_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD10: u32 = GPIO_PUPDR_PUPD10_Msk;
pub const GPIO_PUPDR_PUPD10_0: u32 = 0x1 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD10_1: u32 = 0x2 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD11_Pos: u32 = 22;
pub const GPIO_PUPDR_PUPD11_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD11: u32 = GPIO_PUPDR_PUPD11_Msk;
pub const GPIO_PUPDR_PUPD11_0: u32 = 0x1 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD11_1: u32 = 0x2 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD12_Pos: u32 = 24;
pub const GPIO_PUPDR_PUPD12_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD12: u32 = GPIO_PUPDR_PUPD12_Msk;
pub const GPIO_PUPDR_PUPD12_0: u32 = 0x1 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD12_1: u32 = 0x2 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD13_Pos: u32 = 26;
pub const GPIO_PUPDR_PUPD13_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD13: u32 = GPIO_PUPDR_PUPD13_Msk;
pub const GPIO_PUPDR_PUPD13_0: u32 = 0x1 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD13_1: u32 = 0x2 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD14_Pos: u32 = 28;
pub const GPIO_PUPDR_PUPD14_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD14: u32 = GPIO_PUPDR_PUPD14_Msk;
pub const GPIO_PUPDR_PUPD14_0: u32 = 0x1 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD14_1: u32 = 0x2 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD15_Pos: u32 = 30;
pub const GPIO_PUPDR_PUPD15_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_PUPDR_PUPD15: u32 = GPIO_PUPDR_PUPD15_Msk;
pub const GPIO_PUPDR_PUPD15_0: u32 = 0x1 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_PUPDR_PUPD15_1: u32 = 0x2 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_IDR_ID0_Pos: u32 = 0;
pub const GPIO_IDR_ID0_Msk: u32 = 0x1 << GPIO_IDR_ID0_Pos;
pub const GPIO_IDR_ID0: u32 = GPIO_IDR_ID0_Msk;
pub const GPIO_IDR_ID1_Pos: u32 = 1;
pub const GPIO_IDR_ID1_Msk: u32 = 0x1 << GPIO_IDR_ID1_Pos;
pub const GPIO_IDR_ID1: u32 = GPIO_IDR_ID1_Msk;
pub const GPIO_IDR_ID2_Pos: u32 = 2;
pub const GPIO_IDR_ID2_Msk: u32 = 0x1 << GPIO_IDR_ID2_Pos;
pub const GPIO_IDR_ID2: u32 = GPIO_IDR_ID2_Msk;
pub const GPIO_IDR_ID3_Pos: u32 = 3;
pub const GPIO_IDR_ID3_Msk: u32 = 0x1 << GPIO_IDR_ID3_Pos;
pub const GPIO_IDR_ID3: u32 = GPIO_IDR_ID3_Msk;
pub const GPIO_IDR_ID4_Pos: u32 = 4;
pub const GPIO_IDR_ID4_Msk: u32 = 0x1 << GPIO_IDR_ID4_Pos;
pub const GPIO_IDR_ID4: u32 = GPIO_IDR_ID4_Msk;
pub const GPIO_IDR_ID5_Pos: u32 = 5;
pub const GPIO_IDR_ID5_Msk: u32 = 0x1 << GPIO_IDR_ID5_Pos;
pub const GPIO_IDR_ID5: u32 = GPIO_IDR_ID5_Msk;
pub const GPIO_IDR_ID6_Pos: u32 = 6;
pub const GPIO_IDR_ID6_Msk: u32 = 0x1 << GPIO_IDR_ID6_Pos;
pub const GPIO_IDR_ID6: u32 = GPIO_IDR_ID6_Msk;
pub const GPIO_IDR_ID7_Pos: u32 = 7;
pub const GPIO_IDR_ID7_Msk: u32 = 0x1 << GPIO_IDR_ID7_Pos;
pub const GPIO_IDR_ID7: u32 = GPIO_IDR_ID7_Msk;
pub const GPIO_IDR_ID8_Pos: u32 = 8;
pub const GPIO_IDR_ID8_Msk: u32 = 0x1 << GPIO_IDR_ID8_Pos;
pub const GPIO_IDR_ID8: u32 = GPIO_IDR_ID8_Msk;
pub const GPIO_IDR_ID9_Pos: u32 = 9;
pub const GPIO_IDR_ID9_Msk: u32 = 0x1 << GPIO_IDR_ID9_Pos;
pub const GPIO_IDR_ID9: u32 = GPIO_IDR_ID9_Msk;
pub const GPIO_IDR_ID10_Pos: u32 = 10;
pub const GPIO_IDR_ID10_Msk: u32 = 0x1 << GPIO_IDR_ID10_Pos;
pub const GPIO_IDR_ID10: u32 = GPIO_IDR_ID10_Msk;
pub const GPIO_IDR_ID11_Pos: u32 = 11;
pub const GPIO_IDR_ID11_Msk: u32 = 0x1 << GPIO_IDR_ID11_Pos;
pub const GPIO_IDR_ID11: u32 = GPIO_IDR_ID11_Msk;
pub const GPIO_IDR_ID12_Pos: u32 = 12;
pub const GPIO_IDR_ID12_Msk: u32 = 0x1 << GPIO_IDR_ID12_Pos;
pub const GPIO_IDR_ID12: u32 = GPIO_IDR_ID12_Msk;
pub const GPIO_IDR_ID13_Pos: u32 = 13;
pub const GPIO_IDR_ID13_Msk: u32 = 0x1 << GPIO_IDR_ID13_Pos;
pub const GPIO_IDR_ID13: u32 = GPIO_IDR_ID13_Msk;
pub const GPIO_IDR_ID14_Pos: u32 = 14;
pub const GPIO_IDR_ID14_Msk: u32 = 0x1 << GPIO_IDR_ID14_Pos;
pub const GPIO_IDR_ID14: u32 = GPIO_IDR_ID14_Msk;
pub const GPIO_IDR_ID15_Pos: u32 = 15;
pub const GPIO_IDR_ID15_Msk: u32 = 0x1 << GPIO_IDR_ID15_Pos;
pub const GPIO_IDR_ID15: u32 = GPIO_IDR_ID15_Msk;
pub const GPIO_ODR_OD0_Pos: u32 = 0;
pub const GPIO_ODR_OD0_Msk: u32 = 0x1 << GPIO_ODR_OD0_Pos;
pub const GPIO_ODR_OD0: u32 = GPIO_ODR_OD0_Msk;
pub const GPIO_ODR_OD1_Pos: u32 = 1;
pub const GPIO_ODR_OD1_Msk: u32 = 0x1 << GPIO_ODR_OD1_Pos;
pub const GPIO_ODR_OD1: u32 = GPIO_ODR_OD1_Msk;
pub const GPIO_ODR_OD2_Pos: u32 = 2;
pub const GPIO_ODR_OD2_Msk: u32 = 0x1 << GPIO_ODR_OD2_Pos;
pub const GPIO_ODR_OD2: u32 = GPIO_ODR_OD2_Msk;
pub const GPIO_ODR_OD3_Pos: u32 = 3;
pub const GPIO_ODR_OD3_Msk: u32 = 0x1 << GPIO_ODR_OD3_Pos;
pub const GPIO_ODR_OD3: u32 = GPIO_ODR_OD3_Msk;
pub const GPIO_ODR_OD4_Pos: u32 = 4;
pub const GPIO_ODR_OD4_Msk: u32 = 0x1 << GPIO_ODR_OD4_Pos;
pub const GPIO_ODR_OD4: u32 = GPIO_ODR_OD4_Msk;
pub const GPIO_ODR_OD5_Pos: u32 = 5;
pub const GPIO_ODR_OD5_Msk: u32 = 0x1 << GPIO_ODR_OD5_Pos;
pub const GPIO_ODR_OD5: u32 = GPIO_ODR_OD5_Msk;
pub const GPIO_ODR_OD6_Pos: u32 = 6;
pub const GPIO_ODR_OD6_Msk: u32 = 0x1 << GPIO_ODR_OD6_Pos;
pub const GPIO_ODR_OD6: u32 = GPIO_ODR_OD6_Msk;
pub const GPIO_ODR_OD7_Pos: u32 = 7;
pub const GPIO_ODR_OD7_Msk: u32 = 0x1 << GPIO_ODR_OD7_Pos;
pub const GPIO_ODR_OD7: u32 = GPIO_ODR_OD7_Msk;
pub const GPIO_ODR_OD8_Pos: u32 = 8;
pub const GPIO_ODR_OD8_Msk: u32 = 0x1 << GPIO_ODR_OD8_Pos;
pub const GPIO_ODR_OD8: u32 = GPIO_ODR_OD8_Msk;
pub const GPIO_ODR_OD9_Pos: u32 = 9;
pub const GPIO_ODR_OD9_Msk: u32 = 0x1 << GPIO_ODR_OD9_Pos;
pub const GPIO_ODR_OD9: u32 = GPIO_ODR_OD9_Msk;
pub const GPIO_ODR_OD10_Pos: u32 = 10;
pub const GPIO_ODR_OD10_Msk: u32 = 0x1 << GPIO_ODR_OD10_Pos;
pub const GPIO_ODR_OD10: u32 = GPIO_ODR_OD10_Msk;
pub const GPIO_ODR_OD11_Pos: u32 = 11;
pub const GPIO_ODR_OD11_Msk: u32 = 0x1 << GPIO_ODR_OD11_Pos;
pub const GPIO_ODR_OD11: u32 = GPIO_ODR_OD11_Msk;
pub const GPIO_ODR_OD12_Pos: u32 = 12;
pub const GPIO_ODR_OD12_Msk: u32 = 0x1 << GPIO_ODR_OD12_Pos;
pub const GPIO_ODR_OD12: u32 = GPIO_ODR_OD12_Msk;
pub const GPIO_ODR_OD13_Pos: u32 = 13;
pub const GPIO_ODR_OD13_Msk: u32 = 0x1 << GPIO_ODR_OD13_Pos;
pub const GPIO_ODR_OD13: u32 = GPIO_ODR_OD13_Msk;
pub const GPIO_ODR_OD14_Pos: u32 = 14;
pub const GPIO_ODR_OD14_Msk: u32 = 0x1 << GPIO_ODR_OD14_Pos;
pub const GPIO_ODR_OD14: u32 = GPIO_ODR_OD14_Msk;
pub const GPIO_ODR_OD15_Pos: u32 = 15;
pub const GPIO_ODR_OD15_Msk: u32 = 0x1 << GPIO_ODR_OD15_Pos;
pub const GPIO_ODR_OD15: u32 = GPIO_ODR_OD15_Msk;
pub const GPIO_BSRR_BS0_Pos: u32 = 0;
pub const GPIO_BSRR_BS0_Msk: u32 = 0x1 << GPIO_BSRR_BS0_Pos;
pub const GPIO_BSRR_BS0: u32 = GPIO_BSRR_BS0_Msk;
pub const GPIO_BSRR_BS1_Pos: u32 = 1;
pub const GPIO_BSRR_BS1_Msk: u32 = 0x1 << GPIO_BSRR_BS1_Pos;
pub const GPIO_BSRR_BS1: u32 = GPIO_BSRR_BS1_Msk;
pub const GPIO_BSRR_BS2_Pos: u32 = 2;
pub const GPIO_BSRR_BS2_Msk: u32 = 0x1 << GPIO_BSRR_BS2_Pos;
pub const GPIO_BSRR_BS2: u32 = GPIO_BSRR_BS2_Msk;
pub const GPIO_BSRR_BS3_Pos: u32 = 3;
pub const GPIO_BSRR_BS3_Msk: u32 = 0x1 << GPIO_BSRR_BS3_Pos;
pub const GPIO_BSRR_BS3: u32 = GPIO_BSRR_BS3_Msk;
pub const GPIO_BSRR_BS4_Pos: u32 = 4;
pub const GPIO_BSRR_BS4_Msk: u32 = 0x1 << GPIO_BSRR_BS4_Pos;
pub const GPIO_BSRR_BS4: u32 = GPIO_BSRR_BS4_Msk;
pub const GPIO_BSRR_BS5_Pos: u32 = 5;
pub const GPIO_BSRR_BS5_Msk: u32 = 0x1 << GPIO_BSRR_BS5_Pos;
pub const GPIO_BSRR_BS5: u32 = GPIO_BSRR_BS5_Msk;
pub const GPIO_BSRR_BS6_Pos: u32 = 6;
pub const GPIO_BSRR_BS6_Msk: u32 = 0x1 << GPIO_BSRR_BS6_Pos;
pub const GPIO_BSRR_BS6: u32 = GPIO_BSRR_BS6_Msk;
pub const GPIO_BSRR_BS7_Pos: u32 = 7;
pub const GPIO_BSRR_BS7_Msk: u32 = 0x1 << GPIO_BSRR_BS7_Pos;
pub const GPIO_BSRR_BS7: u32 = GPIO_BSRR_BS7_Msk;
pub const GPIO_BSRR_BS8_Pos: u32 = 8;
pub const GPIO_BSRR_BS8_Msk: u32 = 0x1 << GPIO_BSRR_BS8_Pos;
pub const GPIO_BSRR_BS8: u32 = GPIO_BSRR_BS8_Msk;
pub const GPIO_BSRR_BS9_Pos: u32 = 9;
pub const GPIO_BSRR_BS9_Msk: u32 = 0x1 << GPIO_BSRR_BS9_Pos;
pub const GPIO_BSRR_BS9: u32 = GPIO_BSRR_BS9_Msk;
pub const GPIO_BSRR_BS10_Pos: u32 = 10;
pub const GPIO_BSRR_BS10_Msk: u32 = 0x1 << GPIO_BSRR_BS10_Pos;
pub const GPIO_BSRR_BS10: u32 = GPIO_BSRR_BS10_Msk;
pub const GPIO_BSRR_BS11_Pos: u32 = 11;
pub const GPIO_BSRR_BS11_Msk: u32 = 0x1 << GPIO_BSRR_BS11_Pos;
pub const GPIO_BSRR_BS11: u32 = GPIO_BSRR_BS11_Msk;
pub const GPIO_BSRR_BS12_Pos: u32 = 12;
pub const GPIO_BSRR_BS12_Msk: u32 = 0x1 << GPIO_BSRR_BS12_Pos;
pub const GPIO_BSRR_BS12: u32 = GPIO_BSRR_BS12_Msk;
pub const GPIO_BSRR_BS13_Pos: u32 = 13;
pub const GPIO_BSRR_BS13_Msk: u32 = 0x1 << GPIO_BSRR_BS13_Pos;
pub const GPIO_BSRR_BS13: u32 = GPIO_BSRR_BS13_Msk;
pub const GPIO_BSRR_BS14_Pos: u32 = 14;
pub const GPIO_BSRR_BS14_Msk: u32 = 0x1 << GPIO_BSRR_BS14_Pos;
pub const GPIO_BSRR_BS14: u32 = GPIO_BSRR_BS14_Msk;
pub const GPIO_BSRR_BS15_Pos: u32 = 15;
pub const GPIO_BSRR_BS15_Msk: u32 = 0x1 << GPIO_BSRR_BS15_Pos;
pub const GPIO_BSRR_BS15: u32 = GPIO_BSRR_BS15_Msk;
pub const GPIO_BSRR_BR0_Pos: u32 = 16;
pub const GPIO_BSRR_BR0_Msk: u32 = 0x1 << GPIO_BSRR_BR0_Pos;
pub const GPIO_BSRR_BR0: u32 = GPIO_BSRR_BR0_Msk;
pub const GPIO_BSRR_BR1_Pos: u32 = 17;
pub const GPIO_BSRR_BR1_Msk: u32 = 0x1 << GPIO_BSRR_BR1_Pos;
pub const GPIO_BSRR_BR1: u32 = GPIO_BSRR_BR1_Msk;
pub const GPIO_BSRR_BR2_Pos: u32 = 18;
pub const GPIO_BSRR_BR2_Msk: u32 = 0x1 << GPIO_BSRR_BR2_Pos;
pub const GPIO_BSRR_BR2: u32 = GPIO_BSRR_BR2_Msk;
pub const GPIO_BSRR_BR3_Pos: u32 = 19;
pub const GPIO_BSRR_BR3_Msk: u32 = 0x1 << GPIO_BSRR_BR3_Pos;
pub const GPIO_BSRR_BR3: u32 = GPIO_BSRR_BR3_Msk;
pub const GPIO_BSRR_BR4_Pos: u32 = 20;
pub const GPIO_BSRR_BR4_Msk: u32 = 0x1 << GPIO_BSRR_BR4_Pos;
pub const GPIO_BSRR_BR4: u32 = GPIO_BSRR_BR4_Msk;
pub const GPIO_BSRR_BR5_Pos: u32 = 21;
pub const GPIO_BSRR_BR5_Msk: u32 = 0x1 << GPIO_BSRR_BR5_Pos;
pub const GPIO_BSRR_BR5: u32 = GPIO_BSRR_BR5_Msk;
pub const GPIO_BSRR_BR6_Pos: u32 = 22;
pub const GPIO_BSRR_BR6_Msk: u32 = 0x1 << GPIO_BSRR_BR6_Pos;
pub const GPIO_BSRR_BR6: u32 = GPIO_BSRR_BR6_Msk;
pub const GPIO_BSRR_BR7_Pos: u32 = 23;
pub const GPIO_BSRR_BR7_Msk: u32 = 0x1 << GPIO_BSRR_BR7_Pos;
pub const GPIO_BSRR_BR7: u32 = GPIO_BSRR_BR7_Msk;
pub const GPIO_BSRR_BR8_Pos: u32 = 24;
pub const GPIO_BSRR_BR8_Msk: u32 = 0x1 << GPIO_BSRR_BR8_Pos;
pub const GPIO_BSRR_BR8: u32 = GPIO_BSRR_BR8_Msk;
pub const GPIO_BSRR_BR9_Pos: u32 = 25;
pub const GPIO_BSRR_BR9_Msk: u32 = 0x1 << GPIO_BSRR_BR9_Pos;
pub const GPIO_BSRR_BR9: u32 = GPIO_BSRR_BR9_Msk;
pub const GPIO_BSRR_BR10_Pos: u32 = 26;
pub const GPIO_BSRR_BR10_Msk: u32 = 0x1 << GPIO_BSRR_BR10_Pos;
pub const GPIO_BSRR_BR10: u32 = GPIO_BSRR_BR10_Msk;
pub const GPIO_BSRR_BR11_Pos: u32 = 27;
pub const GPIO_BSRR_BR11_Msk: u32 = 0x1 << GPIO_BSRR_BR11_Pos;
pub const GPIO_BSRR_BR11: u32 = GPIO_BSRR_BR11_Msk;
pub const GPIO_BSRR_BR12_Pos: u32 = 28;
pub const GPIO_BSRR_BR12_Msk: u32 = 0x1 << GPIO_BSRR_BR12_Pos;
pub const GPIO_BSRR_BR12: u32 = GPIO_BSRR_BR12_Msk;
pub const GPIO_BSRR_BR13_Pos: u32 = 29;
pub const GPIO_BSRR_BR13_Msk: u32 = 0x1 << GPIO_BSRR_BR13_Pos;
pub const GPIO_BSRR_BR13: u32 = GPIO_BSRR_BR13_Msk;
pub const GPIO_BSRR_BR14_Pos: u32 = 30;
pub const GPIO_BSRR_BR14_Msk: u32 = 0x1 << GPIO_BSRR_BR14_Pos;
pub const GPIO_BSRR_BR14: u32 = GPIO_BSRR_BR14_Msk;
pub const GPIO_BSRR_BR15_Pos: u32 = 31;
pub const GPIO_BSRR_BR15_Msk: u32 = 0x1 << GPIO_BSRR_BR15_Pos;
pub const GPIO_BSRR_BR15: u32 = GPIO_BSRR_BR15_Msk;
pub const GPIO_LCKR_LCK0_Pos: u32 = 0;
pub const GPIO_LCKR_LCK0_Msk: u32 = 0x1 << GPIO_LCKR_LCK0_Pos;
pub const GPIO_LCKR_LCK0: u32 = GPIO_LCKR_LCK0_Msk;
pub const GPIO_LCKR_LCK1_Pos: u32 = 1;
pub const GPIO_LCKR_LCK1_Msk: u32 = 0x1 << GPIO_LCKR_LCK1_Pos;
pub const GPIO_LCKR_LCK1: u32 = GPIO_LCKR_LCK1_Msk;
pub const GPIO_LCKR_LCK2_Pos: u32 = 2;
pub const GPIO_LCKR_LCK2_Msk: u32 = 0x1 << GPIO_LCKR_LCK2_Pos;
pub const GPIO_LCKR_LCK2: u32 = GPIO_LCKR_LCK2_Msk;
pub const GPIO_LCKR_LCK3_Pos: u32 = 3;
pub const GPIO_LCKR_LCK3_Msk: u32 = 0x1 << GPIO_LCKR_LCK3_Pos;
pub const GPIO_LCKR_LCK3: u32 = GPIO_LCKR_LCK3_Msk;
pub const GPIO_LCKR_LCK4_Pos: u32 = 4;
pub const GPIO_LCKR_LCK4_Msk: u32 = 0x1 << GPIO_LCKR_LCK4_Pos;
pub const GPIO_LCKR_LCK4: u32 = GPIO_LCKR_LCK4_Msk;
pub const GPIO_LCKR_LCK5_Pos: u32 = 5;
pub const GPIO_LCKR_LCK5_Msk: u32 = 0x1 << GPIO_LCKR_LCK5_Pos;
pub const GPIO_LCKR_LCK5: u32 = GPIO_LCKR_LCK5_Msk;
pub const GPIO_LCKR_LCK6_Pos: u32 = 6;
pub const GPIO_LCKR_LCK6_Msk: u32 = 0x1 << GPIO_LCKR_LCK6_Pos;
pub const GPIO_LCKR_LCK6: u32 = GPIO_LCKR_LCK6_Msk;
pub const GPIO_LCKR_LCK7_Pos: u32 = 7;
pub const GPIO_LCKR_LCK7_Msk: u32 = 0x1 << GPIO_LCKR_LCK7_Pos;
pub const GPIO_LCKR_LCK7: u32 = GPIO_LCKR_LCK7_Msk;
pub const GPIO_LCKR_LCK8_Pos: u32 = 8;
pub const GPIO_LCKR_LCK8_Msk: u32 = 0x1 << GPIO_LCKR_LCK8_Pos;
pub const GPIO_LCKR_LCK8: u32 = GPIO_LCKR_LCK8_Msk;
pub const GPIO_LCKR_LCK9_Pos: u32 = 9;
pub const GPIO_LCKR_LCK9_Msk: u32 = 0x1 << GPIO_LCKR_LCK9_Pos;
pub const GPIO_LCKR_LCK9: u32 = GPIO_LCKR_LCK9_Msk;
pub const GPIO_LCKR_LCK10_Pos: u32 = 10;
pub const GPIO_LCKR_LCK10_Msk: u32 = 0x1 << GPIO_LCKR_LCK10_Pos;
pub const GPIO_LCKR_LCK10: u32 = GPIO_LCKR_LCK10_Msk;
pub const GPIO_LCKR_LCK11_Pos: u32 = 11;
pub const GPIO_LCKR_LCK11_Msk: u32 = 0x1 << GPIO_LCKR_LCK11_Pos;
pub const GPIO_LCKR_LCK11: u32 = GPIO_LCKR_LCK11_Msk;
pub const GPIO_LCKR_LCK12_Pos: u32 = 12;
pub const GPIO_LCKR_LCK12_Msk: u32 = 0x1 << GPIO_LCKR_LCK12_Pos;
pub const GPIO_LCKR_LCK12: u32 = GPIO_LCKR_LCK12_Msk;
pub const GPIO_LCKR_LCK13_Pos: u32 = 13;
pub const GPIO_LCKR_LCK13_Msk: u32 = 0x1 << GPIO_LCKR_LCK13_Pos;
pub const GPIO_LCKR_LCK13: u32 = GPIO_LCKR_LCK13_Msk;
pub const GPIO_LCKR_LCK14_Pos: u32 = 14;
pub const GPIO_LCKR_LCK14_Msk: u32 = 0x1 << GPIO_LCKR_LCK14_Pos;
pub const GPIO_LCKR_LCK14: u32 = GPIO_LCKR_LCK14_Msk;
pub const GPIO_LCKR_LCK15_Pos: u32 = 15;
pub const GPIO_LCKR_LCK15_Msk: u32 = 0x1 << GPIO_LCKR_LCK15_Pos;
pub const GPIO_LCKR_LCK15: u32 = GPIO_LCKR_LCK15_Msk;
pub const GPIO_LCKR_LCKK_Pos: u32 = 16;
pub const GPIO_LCKR_LCKK_Msk: u32 = 0x1 << GPIO_LCKR_LCKK_Pos;
pub const GPIO_LCKR_LCKK: u32 = GPIO_LCKR_LCKK_Msk;
pub const GPIO_AFRL_AFSEL0_Pos: u32 = 0;
pub const GPIO_AFRL_AFSEL0_Msk: u32 = 0xF << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0: u32 = GPIO_AFRL_AFSEL0_Msk;
pub const GPIO_AFRL_AFSEL0_0: u32 = 0x1 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_1: u32 = 0x2 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_2: u32 = 0x4 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_3: u32 = 0x8 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL1_Pos: u32 = 4;
pub const GPIO_AFRL_AFSEL1_Msk: u32 = 0xF << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1: u32 = GPIO_AFRL_AFSEL1_Msk;
pub const GPIO_AFRL_AFSEL1_0: u32 = 0x1 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_1: u32 = 0x2 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_2: u32 = 0x4 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_3: u32 = 0x8 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL2_Pos: u32 = 8;
pub const GPIO_AFRL_AFSEL2_Msk: u32 = 0xF << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2: u32 = GPIO_AFRL_AFSEL2_Msk;
pub const GPIO_AFRL_AFSEL2_0: u32 = 0x1 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_1: u32 = 0x2 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_2: u32 = 0x4 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_3: u32 = 0x8 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL3_Pos: u32 = 12;
pub const GPIO_AFRL_AFSEL3_Msk: u32 = 0xF << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3: u32 = GPIO_AFRL_AFSEL3_Msk;
pub const GPIO_AFRL_AFSEL3_0: u32 = 0x1 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_1: u32 = 0x2 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_2: u32 = 0x4 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_3: u32 = 0x8 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL4_Pos: u32 = 16;
pub const GPIO_AFRL_AFSEL4_Msk: u32 = 0xF << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4: u32 = GPIO_AFRL_AFSEL4_Msk;
pub const GPIO_AFRL_AFSEL4_0: u32 = 0x1 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_1: u32 = 0x2 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_2: u32 = 0x4 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_3: u32 = 0x8 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL5_Pos: u32 = 20;
pub const GPIO_AFRL_AFSEL5_Msk: u32 = 0xF << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5: u32 = GPIO_AFRL_AFSEL5_Msk;
pub const GPIO_AFRL_AFSEL5_0: u32 = 0x1 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_1: u32 = 0x2 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_2: u32 = 0x4 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_3: u32 = 0x8 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL6_Pos: u32 = 24;
pub const GPIO_AFRL_AFSEL6_Msk: u32 = 0xF << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6: u32 = GPIO_AFRL_AFSEL6_Msk;
pub const GPIO_AFRL_AFSEL6_0: u32 = 0x1 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_1: u32 = 0x2 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_2: u32 = 0x4 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_3: u32 = 0x8 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL7_Pos: u32 = 28;
pub const GPIO_AFRL_AFSEL7_Msk: u32 = 0xF << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7: u32 = GPIO_AFRL_AFSEL7_Msk;
pub const GPIO_AFRL_AFSEL7_0: u32 = 0x1 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_1: u32 = 0x2 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_2: u32 = 0x4 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_3: u32 = 0x8 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRH_AFSEL8_Pos: u32 = 0;
pub const GPIO_AFRH_AFSEL8_Msk: u32 = 0xF << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8: u32 = GPIO_AFRH_AFSEL8_Msk;
pub const GPIO_AFRH_AFSEL8_0: u32 = 0x1 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_1: u32 = 0x2 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_2: u32 = 0x4 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_3: u32 = 0x8 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL9_Pos: u32 = 4;
pub const GPIO_AFRH_AFSEL9_Msk: u32 = 0xF << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9: u32 = GPIO_AFRH_AFSEL9_Msk;
pub const GPIO_AFRH_AFSEL9_0: u32 = 0x1 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_1: u32 = 0x2 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_2: u32 = 0x4 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_3: u32 = 0x8 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL10_Pos: u32 = 8;
pub const GPIO_AFRH_AFSEL10_Msk: u32 = 0xF << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10: u32 = GPIO_AFRH_AFSEL10_Msk;
pub const GPIO_AFRH_AFSEL10_0: u32 = 0x1 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_1: u32 = 0x2 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_2: u32 = 0x4 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_3: u32 = 0x8 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL11_Pos: u32 = 12;
pub const GPIO_AFRH_AFSEL11_Msk: u32 = 0xF << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11: u32 = GPIO_AFRH_AFSEL11_Msk;
pub const GPIO_AFRH_AFSEL11_0: u32 = 0x1 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_1: u32 = 0x2 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_2: u32 = 0x4 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_3: u32 = 0x8 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL12_Pos: u32 = 16;
pub const GPIO_AFRH_AFSEL12_Msk: u32 = 0xF << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12: u32 = GPIO_AFRH_AFSEL12_Msk;
pub const GPIO_AFRH_AFSEL12_0: u32 = 0x1 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_1: u32 = 0x2 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_2: u32 = 0x4 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_3: u32 = 0x8 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL13_Pos: u32 = 20;
pub const GPIO_AFRH_AFSEL13_Msk: u32 = 0xF << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13: u32 = GPIO_AFRH_AFSEL13_Msk;
pub const GPIO_AFRH_AFSEL13_0: u32 = 0x1 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_1: u32 = 0x2 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_2: u32 = 0x4 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_3: u32 = 0x8 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL14_Pos: u32 = 24;
pub const GPIO_AFRH_AFSEL14_Msk: u32 = 0xF << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14: u32 = GPIO_AFRH_AFSEL14_Msk;
pub const GPIO_AFRH_AFSEL14_0: u32 = 0x1 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_1: u32 = 0x2 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_2: u32 = 0x4 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_3: u32 = 0x8 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL15_Pos: u32 = 28;
pub const GPIO_AFRH_AFSEL15_Msk: u32 = 0xF << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15: u32 = GPIO_AFRH_AFSEL15_Msk;
pub const GPIO_AFRH_AFSEL15_0: u32 = 0x1 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_1: u32 = 0x2 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_2: u32 = 0x4 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_3: u32 = 0x8 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_BRR_BR0_Pos: u32 = 0;
pub const GPIO_BRR_BR0_Msk: u32 = 0x1 << GPIO_BRR_BR0_Pos;
pub const GPIO_BRR_BR0: u32 = GPIO_BRR_BR0_Msk;
pub const GPIO_BRR_BR1_Pos: u32 = 1;
pub const GPIO_BRR_BR1_Msk: u32 = 0x1 << GPIO_BRR_BR1_Pos;
pub const GPIO_BRR_BR1: u32 = GPIO_BRR_BR1_Msk;
pub const GPIO_BRR_BR2_Pos: u32 = 2;
pub const GPIO_BRR_BR2_Msk: u32 = 0x1 << GPIO_BRR_BR2_Pos;
pub const GPIO_BRR_BR2: u32 = GPIO_BRR_BR2_Msk;
pub const GPIO_BRR_BR3_Pos: u32 = 3;
pub const GPIO_BRR_BR3_Msk: u32 = 0x1 << GPIO_BRR_BR3_Pos;
pub const GPIO_BRR_BR3: u32 = GPIO_BRR_BR3_Msk;
pub const GPIO_BRR_BR4_Pos: u32 = 4;
pub const GPIO_BRR_BR4_Msk: u32 = 0x1 << GPIO_BRR_BR4_Pos;
pub const GPIO_BRR_BR4: u32 = GPIO_BRR_BR4_Msk;
pub const GPIO_BRR_BR5_Pos: u32 = 5;
pub const GPIO_BRR_BR5_Msk: u32 = 0x1 << GPIO_BRR_BR5_Pos;
pub const GPIO_BRR_BR5: u32 = GPIO_BRR_BR5_Msk;
pub const GPIO_BRR_BR6_Pos: u32 = 6;
pub const GPIO_BRR_BR6_Msk: u32 = 0x1 << GPIO_BRR_BR6_Pos;
pub const GPIO_BRR_BR6: u32 = GPIO_BRR_BR6_Msk;
pub const GPIO_BRR_BR7_Pos: u32 = 7;
pub const GPIO_BRR_BR7_Msk: u32 = 0x1 << GPIO_BRR_BR7_Pos;
pub const GPIO_BRR_BR7: u32 = GPIO_BRR_BR7_Msk;
pub const GPIO_BRR_BR8_Pos: u32 = 8;
pub const GPIO_BRR_BR8_Msk: u32 = 0x1 << GPIO_BRR_BR8_Pos;
pub const GPIO_BRR_BR8: u32 = GPIO_BRR_BR8_Msk;
pub const GPIO_BRR_BR9_Pos: u32 = 9;
pub const GPIO_BRR_BR9_Msk: u32 = 0x1 << GPIO_BRR_BR9_Pos;
pub const GPIO_BRR_BR9: u32 = GPIO_BRR_BR9_Msk;
pub const GPIO_BRR_BR10_Pos: u32 = 10;
pub const GPIO_BRR_BR10_Msk: u32 = 0x1 << GPIO_BRR_BR10_Pos;
pub const GPIO_BRR_BR10: u32 = GPIO_BRR_BR10_Msk;
pub const GPIO_BRR_BR11_Pos: u32 = 11;
pub const GPIO_BRR_BR11_Msk: u32 = 0x1 << GPIO_BRR_BR11_Pos;
pub const GPIO_BRR_BR11: u32 = GPIO_BRR_BR11_Msk;
pub const GPIO_BRR_BR12_Pos: u32 = 12;
pub const GPIO_BRR_BR12_Msk: u32 = 0x1 << GPIO_BRR_BR12_Pos;
pub const GPIO_BRR_BR12: u32 = GPIO_BRR_BR12_Msk;
pub const GPIO_BRR_BR13_Pos: u32 = 13;
pub const GPIO_BRR_BR13_Msk: u32 = 0x1 << GPIO_BRR_BR13_Pos;
pub const GPIO_BRR_BR13: u32 = GPIO_BRR_BR13_Msk;
pub const GPIO_BRR_BR14_Pos: u32 = 14;
pub const GPIO_BRR_BR14_Msk: u32 = 0x1 << GPIO_BRR_BR14_Pos;
pub const GPIO_BRR_BR14: u32 = GPIO_BRR_BR14_Msk;
pub const GPIO_BRR_BR15_Pos: u32 = 15;
pub const GPIO_BRR_BR15_Msk: u32 = 0x1 << GPIO_BRR_BR15_Pos;
pub const GPIO_BRR_BR15: u32 = GPIO_BRR_BR15_Msk;
pub const GPIO_HSLVR_HSLV0_Pos: u32 = 0;
pub const GPIO_HSLVR_HSLV0_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV0_Pos;
pub const GPIO_HSLVR_HSLV0: u32 = GPIO_HSLVR_HSLV0_Msk;
pub const GPIO_HSLVR_HSLV1_Pos: u32 = 1;
pub const GPIO_HSLVR_HSLV1_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV1_Pos;
pub const GPIO_HSLVR_HSLV1: u32 = GPIO_HSLVR_HSLV1_Msk;
pub const GPIO_HSLVR_HSLV2_Pos: u32 = 2;
pub const GPIO_HSLVR_HSLV2_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV2_Pos;
pub const GPIO_HSLVR_HSLV2: u32 = GPIO_HSLVR_HSLV2_Msk;
pub const GPIO_HSLVR_HSLV3_Pos: u32 = 3;
pub const GPIO_HSLVR_HSLV3_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV3_Pos;
pub const GPIO_HSLVR_HSLV3: u32 = GPIO_HSLVR_HSLV3_Msk;
pub const GPIO_HSLVR_HSLV4_Pos: u32 = 4;
pub const GPIO_HSLVR_HSLV4_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV4_Pos;
pub const GPIO_HSLVR_HSLV4: u32 = GPIO_HSLVR_HSLV4_Msk;
pub const GPIO_HSLVR_HSLV5_Pos: u32 = 5;
pub const GPIO_HSLVR_HSLV5_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV5_Pos;
pub const GPIO_HSLVR_HSLV5: u32 = GPIO_HSLVR_HSLV5_Msk;
pub const GPIO_HSLVR_HSLV6_Pos: u32 = 6;
pub const GPIO_HSLVR_HSLV6_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV6_Pos;
pub const GPIO_HSLVR_HSLV6: u32 = GPIO_HSLVR_HSLV6_Msk;
pub const GPIO_HSLVR_HSLV7_Pos: u32 = 7;
pub const GPIO_HSLVR_HSLV7_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV7_Pos;
pub const GPIO_HSLVR_HSLV7: u32 = GPIO_HSLVR_HSLV7_Msk;
pub const GPIO_HSLVR_HSLV8_Pos: u32 = 8;
pub const GPIO_HSLVR_HSLV8_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV8_Pos;
pub const GPIO_HSLVR_HSLV8: u32 = GPIO_HSLVR_HSLV8_Msk;
pub const GPIO_HSLVR_HSLV9_Pos: u32 = 9;
pub const GPIO_HSLVR_HSLV9_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV9_Pos;
pub const GPIO_HSLVR_HSLV9: u32 = GPIO_HSLVR_HSLV9_Msk;
pub const GPIO_HSLVR_HSLV10_Pos: u32 = 10;
pub const GPIO_HSLVR_HSLV10_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV10_Pos;
pub const GPIO_HSLVR_HSLV10: u32 = GPIO_HSLVR_HSLV10_Msk;
pub const GPIO_HSLVR_HSLV11_Pos: u32 = 11;
pub const GPIO_HSLVR_HSLV11_Msk: u32 = x1 << GPIO_HSLVR_HSLV11_Pos;
pub const GPIO_HSLVR_HSLV11: u32 = GPIO_HSLVR_HSLV11_Msk;
pub const GPIO_HSLVR_HSLV12_Pos: u32 = 12;
pub const GPIO_HSLVR_HSLV12_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV12_Pos;
pub const GPIO_HSLVR_HSLV12: u32 = GPIO_HSLVR_HSLV12_Msk;
pub const GPIO_HSLVR_HSLV13_Pos: u32 = 13;
pub const GPIO_HSLVR_HSLV13_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV13_Pos;
pub const GPIO_HSLVR_HSLV13: u32 = GPIO_HSLVR_HSLV13_Msk;
pub const GPIO_HSLVR_HSLV14_Pos: u32 = 14;
pub const GPIO_HSLVR_HSLV14_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV14_Pos;
pub const GPIO_HSLVR_HSLV14: u32 = GPIO_HSLVR_HSLV14_Msk;
pub const GPIO_HSLVR_HSLV15_Pos: u32 = 15;
pub const GPIO_HSLVR_HSLV15_Msk: u32 = 0x1 << GPIO_HSLVR_HSLV15_Pos;
pub const GPIO_HSLVR_HSLV15: u32 = GPIO_HSLVR_HSLV15_Msk;
pub const GPIO_SECCFGR_SEC0_Pos: u32 = 0;
pub const GPIO_SECCFGR_SEC0_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC0_Pos;
pub const GPIO_SECCFGR_SEC0: u32 = GPIO_SECCFGR_SEC0_Msk;
pub const GPIO_SECCFGR_SEC1_Pos: u32 = 1;
pub const GPIO_SECCFGR_SEC1_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC1_Pos;
pub const GPIO_SECCFGR_SEC1: u32 = GPIO_SECCFGR_SEC1_Msk;
pub const GPIO_SECCFGR_SEC2_Pos: u32 = 2;
pub const GPIO_SECCFGR_SEC2_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC2_Pos;
pub const GPIO_SECCFGR_SEC2: u32 = GPIO_SECCFGR_SEC2_Msk;
pub const GPIO_SECCFGR_SEC3_Pos: u32 = 3;
pub const GPIO_SECCFGR_SEC3_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC3_Pos;
pub const GPIO_SECCFGR_SEC3: u32 = GPIO_SECCFGR_SEC3_Msk;
pub const GPIO_SECCFGR_SEC4_Pos: u32 = 4;
pub const GPIO_SECCFGR_SEC4_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC4_Pos;
pub const GPIO_SECCFGR_SEC4: u32 = GPIO_SECCFGR_SEC4_Msk;
pub const GPIO_SECCFGR_SEC5_Pos: u32 = 5;
pub const GPIO_SECCFGR_SEC5_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC5_Pos;
pub const GPIO_SECCFGR_SEC5: u32 = GPIO_SECCFGR_SEC5_Msk;
pub const GPIO_SECCFGR_SEC6_Pos: u32 = 6;
pub const GPIO_SECCFGR_SEC6_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC6_Pos;
pub const GPIO_SECCFGR_SEC6: u32 = GPIO_SECCFGR_SEC6_Msk;
pub const GPIO_SECCFGR_SEC7_Pos: u32 = 7;
pub const GPIO_SECCFGR_SEC7_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC7_Pos;
pub const GPIO_SECCFGR_SEC7: u32 = GPIO_SECCFGR_SEC7_Msk;
pub const GPIO_SECCFGR_SEC8_Pos: u32 = 8;
pub const GPIO_SECCFGR_SEC8_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC8_Pos;
pub const GPIO_SECCFGR_SEC8: u32 = GPIO_SECCFGR_SEC8_Msk;
pub const GPIO_SECCFGR_SEC9_Pos: u32 = 9;
pub const GPIO_SECCFGR_SEC9_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC9_Pos;
pub const GPIO_SECCFGR_SEC9: u32 = GPIO_SECCFGR_SEC9_Msk;
pub const GPIO_SECCFGR_SEC10_Pos: u32 = 10;
pub const GPIO_SECCFGR_SEC10_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC10_Pos;
pub const GPIO_SECCFGR_SEC10: u32 = GPIO_SECCFGR_SEC10_Msk;
pub const GPIO_SECCFGR_SEC11_Pos: u32 = 11;
pub const GPIO_SECCFGR_SEC11_Msk: u32 = x1 << GPIO_SECCFGR_SEC11_Pos;
pub const GPIO_SECCFGR_SEC11: u32 = GPIO_SECCFGR_SEC11_Msk;
pub const GPIO_SECCFGR_SEC12_Pos: u32 = 12;
pub const GPIO_SECCFGR_SEC12_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC12_Pos;
pub const GPIO_SECCFGR_SEC12: u32 = GPIO_SECCFGR_SEC12_Msk;
pub const GPIO_SECCFGR_SEC13_Pos: u32 = 13;
pub const GPIO_SECCFGR_SEC13_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC13_Pos;
pub const GPIO_SECCFGR_SEC13: u32 = GPIO_SECCFGR_SEC13_Msk;
pub const GPIO_SECCFGR_SEC14_Pos: u32 = 14;
pub const GPIO_SECCFGR_SEC14_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC14_Pos;
pub const GPIO_SECCFGR_SEC14: u32 = GPIO_SECCFGR_SEC14_Msk;
pub const GPIO_SECCFGR_SEC15_Pos: u32 = 15;
pub const GPIO_SECCFGR_SEC15_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC15_Pos;
pub const GPIO_SECCFGR_SEC15: u32 = GPIO_SECCFGR_SEC15_Msk;
pub const ICACHE_CR_EN_Pos: u32 = 0;
pub const ICACHE_CR_EN_Msk: u32 = 0x1 << ICACHE_CR_EN_Pos;
pub const ICACHE_CR_EN: u32 = ICACHE_CR_EN_Msk;
pub const ICACHE_CR_CACHEINV_Pos: u32 = 1;
pub const ICACHE_CR_CACHEINV_Msk: u32 = 0x1 << ICACHE_CR_CACHEINV_Pos;
pub const ICACHE_CR_CACHEINV: u32 = ICACHE_CR_CACHEINV_Msk;
pub const ICACHE_CR_WAYSEL_Pos: u32 = 2;
pub const ICACHE_CR_WAYSEL_Msk: u32 = 0x1 << ICACHE_CR_WAYSEL_Pos;
pub const ICACHE_CR_WAYSEL: u32 = ICACHE_CR_WAYSEL_Msk;
pub const ICACHE_CR_HITMEN_Pos: u32 = 16;
pub const ICACHE_CR_HITMEN_Msk: u32 = 0x1 << ICACHE_CR_HITMEN_Pos;
pub const ICACHE_CR_HITMEN: u32 = ICACHE_CR_HITMEN_Msk;
pub const ICACHE_CR_MISSMEN_Pos: u32 = 17;
pub const ICACHE_CR_MISSMEN_Msk: u32 = 0x1 << ICACHE_CR_MISSMEN_Pos;
pub const ICACHE_CR_MISSMEN: u32 = ICACHE_CR_MISSMEN_Msk;
pub const ICACHE_CR_HITMRST_Pos: u32 = 18;
pub const ICACHE_CR_HITMRST_Msk: u32 = 0x1 << ICACHE_CR_HITMRST_Pos;
pub const ICACHE_CR_HITMRST: u32 = ICACHE_CR_HITMRST_Msk;
pub const ICACHE_CR_MISSMRST_Pos: u32 = 19;
pub const ICACHE_CR_MISSMRST_Msk: u32 = 0x1 << ICACHE_CR_MISSMRST_Pos;
pub const ICACHE_CR_MISSMRST: u32 = ICACHE_CR_MISSMRST_Msk;
pub const ICACHE_SR_BUSYF_Pos: u32 = 0;
pub const ICACHE_SR_BUSYF_Msk: u32 = 0x1 << ICACHE_SR_BUSYF_Pos;
pub const ICACHE_SR_BUSYF: u32 = ICACHE_SR_BUSYF_Msk;
pub const ICACHE_SR_BSYENDF_Pos: u32 = 1;
pub const ICACHE_SR_BSYENDF_Msk: u32 = 0x1 << ICACHE_SR_BSYENDF_Pos;
pub const ICACHE_SR_BSYENDF: u32 = ICACHE_SR_BSYENDF_Msk;
pub const ICACHE_SR_ERRF_Pos: u32 = 2;
pub const ICACHE_SR_ERRF_Msk: u32 = 0x1 << ICACHE_SR_ERRF_Pos;
pub const ICACHE_SR_ERRF: u32 = ICACHE_SR_ERRF_Msk;
pub const ICACHE_IER_BSYENDIE_Pos: u32 = 1;
pub const ICACHE_IER_BSYENDIE_Msk: u32 = 0x1 << ICACHE_IER_BSYENDIE_Pos;
pub const ICACHE_IER_BSYENDIE: u32 = ICACHE_IER_BSYENDIE_Msk;
pub const ICACHE_IER_ERRIE_Pos: u32 = 2;
pub const ICACHE_IER_ERRIE_Msk: u32 = 0x1 << ICACHE_IER_ERRIE_Pos;
pub const ICACHE_IER_ERRIE: u32 = ICACHE_IER_ERRIE_Msk;
pub const ICACHE_FCR_CBSYENDF_Pos: u32 = 1;
pub const ICACHE_FCR_CBSYENDF_Msk: u32 = 0x1 << ICACHE_FCR_CBSYENDF_Pos;
pub const ICACHE_FCR_CBSYENDF: u32 = ICACHE_FCR_CBSYENDF_Msk;
pub const ICACHE_FCR_CERRF_Pos: u32 = 2;
pub const ICACHE_FCR_CERRF_Msk: u32 = 0x1 << ICACHE_FCR_CERRF_Pos;
pub const ICACHE_FCR_CERRF: u32 = ICACHE_FCR_CERRF_Msk;
pub const ICACHE_HMONR_HITMON_Pos: u32 = 0;
pub const ICACHE_HMONR_HITMON_Msk: u32 = 0xFFFFFFFF << ICACHE_HMONR_HITMON_Pos;
pub const ICACHE_HMONR_HITMON: u32 = ICACHE_HMONR_HITMON_Msk;
pub const ICACHE_MMONR_MISSMON_Pos: u32 = 0;
pub const ICACHE_MMONR_MISSMON_Msk: u32 = 0xFFFF << ICACHE_MMONR_MISSMON_Pos;
pub const ICACHE_MMONR_MISSMON: u32 = ICACHE_MMONR_MISSMON_Msk;
pub const ICACHE_CRRx_BASEADDR_Pos: u32 = 0;
pub const ICACHE_CRRx_BASEADDR_Msk: u32 = 0xFF << ICACHE_CRRx_BASEADDR_Pos;
pub const ICACHE_CRRx_BASEADDR: u32 = ICACHE_CRRx_BASEADDR_Msk;
pub const ICACHE_CRRx_RSIZE_Pos: u32 = 9;
pub const ICACHE_CRRx_RSIZE_Msk: u32 = 0x7 << ICACHE_CRRx_RSIZE_Pos;
pub const ICACHE_CRRx_RSIZE: u32 = ICACHE_CRRx_RSIZE_Msk;
pub const ICACHE_CRRx_RSIZE_0: u32 = 0x1 << ICACHE_CRRx_RSIZE_Pos;
pub const ICACHE_CRRx_RSIZE_1: u32 = 0x2 << ICACHE_CRRx_RSIZE_Pos;
pub const ICACHE_CRRx_RSIZE_2: u32 = 0x4 << ICACHE_CRRx_RSIZE_Pos;
pub const ICACHE_CRRx_REN_Pos: u32 = 15;
pub const ICACHE_CRRx_REN_Msk: u32 = 0x1 << ICACHE_CRRx_REN_Pos;
pub const ICACHE_CRRx_REN: u32 = ICACHE_CRRx_REN_Msk;
pub const ICACHE_CRRx_REMAPADDR_Pos: u32 = 16;
pub const ICACHE_CRRx_REMAPADDR_Msk: u32 = 0x7FF << ICACHE_CRRx_REMAPADDR_Pos;
pub const ICACHE_CRRx_REMAPADDR: u32 = ICACHE_CRRx_REMAPADDR_Msk;
pub const ICACHE_CRRx_MSTSEL_Pos: u32 = 28;
pub const ICACHE_CRRx_MSTSEL_Msk: u32 = 0x1 << ICACHE_CRRx_MSTSEL_Pos;
pub const ICACHE_CRRx_MSTSEL: u32 = ICACHE_CRRx_MSTSEL_Msk;
pub const ICACHE_CRRx_HBURST_Pos: u32 = 31;
pub const ICACHE_CRRx_HBURST_Msk: u32 = 0x1 << ICACHE_CRRx_HBURST_Pos;
pub const ICACHE_CRRx_HBURST: u32 = ICACHE_CRRx_HBURST_Msk;
pub const DCACHE_CR_EN_Pos: u32 = 0;
pub const DCACHE_CR_EN_Msk: u32 = 0x1 << DCACHE_CR_EN_Pos;
pub const DCACHE_CR_EN: u32 = DCACHE_CR_EN_Msk;
pub const DCACHE_CR_CACHEINV_Pos: u32 = 1;
pub const DCACHE_CR_CACHEINV_Msk: u32 = 0x1 << DCACHE_CR_CACHEINV_Pos;
pub const DCACHE_CR_CACHEINV: u32 = DCACHE_CR_CACHEINV_Msk;
pub const DCACHE_CR_CACHECMD_Pos: u32 = 8;
pub const DCACHE_CR_CACHECMD_Msk: u32 = 0x7 << DCACHE_CR_CACHECMD_Pos;
pub const DCACHE_CR_CACHECMD: u32 = DCACHE_CR_CACHECMD_Msk;
pub const DCACHE_CR_CACHECMD_0: u32 = 0x1 << DCACHE_CR_CACHECMD_Pos;
pub const DCACHE_CR_CACHECMD_1: u32 = 0x2 << DCACHE_CR_CACHECMD_Pos;
pub const DCACHE_CR_CACHECMD_2: u32 = 0x4 << DCACHE_CR_CACHECMD_Pos;
pub const DCACHE_CR_STARTCMD_Pos: u32 = 11;
pub const DCACHE_CR_STARTCMD_Msk: u32 = 0x1 << DCACHE_CR_STARTCMD_Pos;
pub const DCACHE_CR_STARTCMD: u32 = DCACHE_CR_STARTCMD_Msk;
pub const DCACHE_CR_RHITMEN_Pos: u32 = 16;
pub const DCACHE_CR_RHITMEN_Msk: u32 = 0x1 << DCACHE_CR_RHITMEN_Pos;
pub const DCACHE_CR_RHITMEN: u32 = DCACHE_CR_RHITMEN_Msk;
pub const DCACHE_CR_RMISSMEN_Pos: u32 = 17;
pub const DCACHE_CR_RMISSMEN_Msk: u32 = 0x1 << DCACHE_CR_RMISSMEN_Pos;
pub const DCACHE_CR_RMISSMEN: u32 = DCACHE_CR_RMISSMEN_Msk;
pub const DCACHE_CR_RHITMRST_Pos: u32 = 18;
pub const DCACHE_CR_RHITMRST_Msk: u32 = 0x1 << DCACHE_CR_RHITMRST_Pos;
pub const DCACHE_CR_RHITMRST: u32 = DCACHE_CR_RHITMRST_Msk;
pub const DCACHE_CR_RMISSMRST_Pos: u32 = 19;
pub const DCACHE_CR_RMISSMRST_Msk: u32 = 0x1 << DCACHE_CR_RMISSMRST_Pos;
pub const DCACHE_CR_RMISSMRST: u32 = DCACHE_CR_RMISSMRST_Msk;
pub const DCACHE_CR_WHITMEN_Pos: u32 = 20;
pub const DCACHE_CR_WHITMEN_Msk: u32 = 0x1 << DCACHE_CR_WHITMEN_Pos;
pub const DCACHE_CR_WHITMEN: u32 = DCACHE_CR_WHITMEN_Msk;
pub const DCACHE_CR_WMISSMEN_Pos: u32 = 21;
pub const DCACHE_CR_WMISSMEN_Msk: u32 = 0x1 << DCACHE_CR_WMISSMEN_Pos;
pub const DCACHE_CR_WMISSMEN: u32 = DCACHE_CR_WMISSMEN_Msk;
pub const DCACHE_CR_WHITMRST_Pos: u32 = 22;
pub const DCACHE_CR_WHITMRST_Msk: u32 = 0x1 << DCACHE_CR_WHITMRST_Pos;
pub const DCACHE_CR_WHITMRST: u32 = DCACHE_CR_WHITMRST_Msk;
pub const DCACHE_CR_WMISSMRST_Pos: u32 = 23;
pub const DCACHE_CR_WMISSMRST_Msk: u32 = 0x1 << DCACHE_CR_WMISSMRST_Pos;
pub const DCACHE_CR_WMISSMRST: u32 = DCACHE_CR_WMISSMRST_Msk;
pub const DCACHE_CR_HBURST_Pos: u32 = 31;
pub const DCACHE_CR_HBURST_Msk: u32 = 0x1 << DCACHE_CR_HBURST_Pos;
pub const DCACHE_CR_HBURST: u32 = DCACHE_CR_HBURST_Msk;
pub const DCACHE_SR_BUSYF_Pos: u32 = 0;
pub const DCACHE_SR_BUSYF_Msk: u32 = 0x1 << DCACHE_SR_BUSYF_Pos;
pub const DCACHE_SR_BUSYF: u32 = DCACHE_SR_BUSYF_Msk;
pub const DCACHE_SR_BSYENDF_Pos: u32 = 1;
pub const DCACHE_SR_BSYENDF_Msk: u32 = 0x1 << DCACHE_SR_BSYENDF_Pos;
pub const DCACHE_SR_BSYENDF: u32 = DCACHE_SR_BSYENDF_Msk;
pub const DCACHE_SR_ERRF_Pos: u32 = 2;
pub const DCACHE_SR_ERRF_Msk: u32 = 0x1 << DCACHE_SR_ERRF_Pos;
pub const DCACHE_SR_ERRF: u32 = DCACHE_SR_ERRF_Msk;
pub const DCACHE_SR_BUSYCMDF_Pos: u32 = 3;
pub const DCACHE_SR_BUSYCMDF_Msk: u32 = 0x1 << DCACHE_SR_BUSYCMDF_Pos;
pub const DCACHE_SR_BUSYCMDF: u32 = DCACHE_SR_BUSYCMDF_Msk;
pub const DCACHE_SR_CMDENDF_Pos: u32 = 4;
pub const DCACHE_SR_CMDENDF_Msk: u32 = 0x1 << DCACHE_SR_CMDENDF_Pos;
pub const DCACHE_SR_CMDENDF: u32 = DCACHE_SR_CMDENDF_Msk;
pub const DCACHE_IER_BSYENDIE_Pos: u32 = 1;
pub const DCACHE_IER_BSYENDIE_Msk: u32 = 0x1 << DCACHE_IER_BSYENDIE_Pos;
pub const DCACHE_IER_BSYENDIE: u32 = DCACHE_IER_BSYENDIE_Msk;
pub const DCACHE_IER_ERRIE_Pos: u32 = 2;
pub const DCACHE_IER_ERRIE_Msk: u32 = 0x1 << DCACHE_IER_ERRIE_Pos;
pub const DCACHE_IER_ERRIE: u32 = DCACHE_IER_ERRIE_Msk;
pub const DCACHE_IER_CMDENDIE_Pos: u32 = 4;
pub const DCACHE_IER_CMDENDIE_Msk: u32 = 0x1 << DCACHE_IER_CMDENDIE_Pos;
pub const DCACHE_IER_CMDENDIE: u32 = DCACHE_IER_CMDENDIE_Msk;
pub const DCACHE_FCR_CBSYENDF_Pos: u32 = 1;
pub const DCACHE_FCR_CBSYENDF_Msk: u32 = 0x1 << DCACHE_FCR_CBSYENDF_Pos;
pub const DCACHE_FCR_CBSYENDF: u32 = DCACHE_FCR_CBSYENDF_Msk;
pub const DCACHE_FCR_CERRF_Pos: u32 = 2;
pub const DCACHE_FCR_CERRF_Msk: u32 = 0x1 << DCACHE_FCR_CERRF_Pos;
pub const DCACHE_FCR_CERRF: u32 = DCACHE_FCR_CERRF_Msk;
pub const DCACHE_FCR_CCMDENDF_Pos: u32 = 4;
pub const DCACHE_FCR_CCMDENDF_Msk: u32 = 0x1 << DCACHE_FCR_CCMDENDF_Pos;
pub const DCACHE_FCR_CCMDENDF: u32 = DCACHE_FCR_CCMDENDF_Msk;
pub const DCACHE_RHMONR_RHITMON_Pos: u32 = 0;
pub const DCACHE_RHMONR_RHITMON_Msk: u32 = 0xFFFFFFFF << DCACHE_RHMONR_RHITMON_Pos;
pub const DCACHE_RHMONR_RHITMON: u32 = DCACHE_RHMONR_RHITMON_Msk;
pub const DCACHE_RMMONR_RMISSMON_Pos: u32 = 0;
pub const DCACHE_RMMONR_RMISSMON_Msk: u32 = 0xFFFF << DCACHE_RMMONR_RMISSMON_Pos;
pub const DCACHE_RMMONR_RMISSMON: u32 = DCACHE_RMMONR_RMISSMON_Msk;
pub const DCACHE_WHMONR_WHITMON_Pos: u32 = 0;
pub const DCACHE_WHMONR_WHITMON_Msk: u32 = 0xFFFFFFFF << DCACHE_WHMONR_WHITMON_Pos;
pub const DCACHE_WHMONR_WHITMON: u32 = DCACHE_WHMONR_WHITMON_Msk;
pub const DCACHE_WMMONR_WMISSMON_Pos: u32 = 0;
pub const DCACHE_WMMONR_WMISSMON_Msk: u32 = 0xFFFF << DCACHE_WMMONR_WMISSMON_Pos;
pub const DCACHE_WMMONR_WMISSMON: u32 = DCACHE_WMMONR_WMISSMON_Msk;
pub const DCACHE_CMDRSADDRR_CMDSTARTADDR_Pos: u32 = 0;
pub const DCACHE_CMDRSADDRR_CMDSTARTADDR_Msk: u32 =
    0xFFFFFFF0 << DCACHE_CMDRSADDRR_CMDSTARTADDR_Pos;
pub const DCACHE_CMDRSADDRR_CMDSTARTADDR: u32 = DCACHE_CMDRSADDRR_CMDSTARTADDR_Msk;
pub const DCACHE_CMDREADDRR_CMDENDADDR_Pos: u32 = 0;
pub const DCACHE_CMDREADDRR_CMDENDADDR_Msk: u32 = 0xFFFFFFF0 << DCACHE_CMDREADDRR_CMDENDADDR_Pos;
pub const DCACHE_CMDREADDRR_CMDENDADDR: u32 = DCACHE_CMDREADDRR_CMDENDADDR_Msk;
pub const DTS_CFGR1_TS1_EN_Pos: u32 = 0;
pub const DTS_CFGR1_TS1_EN_Msk: u32 = 0x1 << DTS_CFGR1_TS1_EN_Pos;
pub const DTS_CFGR1_TS1_EN: u32 = DTS_CFGR1_TS1_EN_Msk;
pub const DTS_CFGR1_TS1_START_Pos: u32 = 4;
pub const DTS_CFGR1_TS1_START_Msk: u32 = 0x1 << DTS_CFGR1_TS1_START_Pos;
pub const DTS_CFGR1_TS1_START: u32 = DTS_CFGR1_TS1_START_Msk;
pub const DTS_CFGR1_TS1_INTRIG_SEL_Pos: u32 = 8;
pub const DTS_CFGR1_TS1_INTRIG_SEL_Msk: u32 = 0xF << DTS_CFGR1_TS1_INTRIG_SEL_Pos;
pub const DTS_CFGR1_TS1_INTRIG_SEL: u32 = DTS_CFGR1_TS1_INTRIG_SEL_Msk;
pub const DTS_CFGR1_TS1_INTRIG_SEL_0: u32 = 0x1 << DTS_CFGR1_TS1_INTRIG_SEL_Pos;
pub const DTS_CFGR1_TS1_INTRIG_SEL_1: u32 = 0x2 << DTS_CFGR1_TS1_INTRIG_SEL_Pos;
pub const DTS_CFGR1_TS1_INTRIG_SEL_2: u32 = 0x4 << DTS_CFGR1_TS1_INTRIG_SEL_Pos;
pub const DTS_CFGR1_TS1_INTRIG_SEL_3: u32 = 0x8 << DTS_CFGR1_TS1_INTRIG_SEL_Pos;
pub const DTS_CFGR1_TS1_SMP_TIME_Pos: u32 = 16;
pub const DTS_CFGR1_TS1_SMP_TIME_Msk: u32 = 0xF << DTS_CFGR1_TS1_SMP_TIME_Pos;
pub const DTS_CFGR1_TS1_SMP_TIME: u32 = DTS_CFGR1_TS1_SMP_TIME_Msk;
pub const DTS_CFGR1_TS1_SMP_TIME_0: u32 = 0x1 << DTS_CFGR1_TS1_SMP_TIME_Pos;
pub const DTS_CFGR1_TS1_SMP_TIME_1: u32 = 0x2 << DTS_CFGR1_TS1_SMP_TIME_Pos;
pub const DTS_CFGR1_TS1_SMP_TIME_2: u32 = 0x4 << DTS_CFGR1_TS1_SMP_TIME_Pos;
pub const DTS_CFGR1_TS1_SMP_TIME_3: u32 = 0x8 << DTS_CFGR1_TS1_SMP_TIME_Pos;
pub const DTS_CFGR1_REFCLK_SEL_Pos: u32 = 20;
pub const DTS_CFGR1_REFCLK_SEL_Msk: u32 = 0x1 << DTS_CFGR1_REFCLK_SEL_Pos;
pub const DTS_CFGR1_REFCLK_SEL: u32 = DTS_CFGR1_REFCLK_SEL_Msk;
pub const DTS_CFGR1_Q_MEAS_OPT_Pos: u32 = 21;
pub const DTS_CFGR1_Q_MEAS_OPT_Msk: u32 = 0x1 << DTS_CFGR1_Q_MEAS_OPT_Pos;
pub const DTS_CFGR1_Q_MEAS_OPT: u32 = DTS_CFGR1_Q_MEAS_OPT_Msk;
pub const DTS_CFGR1_HSREF_CLK_DIV_Pos: u32 = 24;
pub const DTS_CFGR1_HSREF_CLK_DIV_Msk: u32 = 0x7F << DTS_CFGR1_HSREF_CLK_DIV_Pos;
pub const DTS_CFGR1_HSREF_CLK_DIV: u32 = DTS_CFGR1_HSREF_CLK_DIV_Msk;
pub const DTS_T0VALR1_TS1_FMT0_Pos: u32 = 0;
pub const DTS_T0VALR1_TS1_FMT0_Msk: u32 = 0xFFFF << DTS_T0VALR1_TS1_FMT0_Pos;
pub const DTS_T0VALR1_TS1_FMT0: u32 = DTS_T0VALR1_TS1_FMT0_Msk;
pub const DTS_T0VALR1_TS1_T0_Pos: u32 = 16;
pub const DTS_T0VALR1_TS1_T0_Msk: u32 = 0x3 << DTS_T0VALR1_TS1_T0_Pos;
pub const DTS_T0VALR1_TS1_T0: u32 = DTS_T0VALR1_TS1_T0_Msk;
pub const DTS_RAMPVALR_TS1_RAMP_COEFF_Pos: u32 = 0;
pub const DTS_RAMPVALR_TS1_RAMP_COEFF_Msk: u32 = 0xFFFF << DTS_RAMPVALR_TS1_RAMP_COEFF_Pos;
pub const DTS_RAMPVALR_TS1_RAMP_COEFF: u32 = DTS_RAMPVALR_TS1_RAMP_COEFF_Msk;
pub const DTS_ITR1_TS1_LITTHD_Pos: u32 = 0;
pub const DTS_ITR1_TS1_LITTHD_Msk: u32 = 0xFFFF << DTS_ITR1_TS1_LITTHD_Pos;
pub const DTS_ITR1_TS1_LITTHD: u32 = DTS_ITR1_TS1_LITTHD_Msk;
pub const DTS_ITR1_TS1_HITTHD_Pos: u32 = 16;
pub const DTS_ITR1_TS1_HITTHD_Msk: u32 = 0xFFFF << DTS_ITR1_TS1_HITTHD_Pos;
pub const DTS_ITR1_TS1_HITTHD: u32 = DTS_ITR1_TS1_HITTHD_Msk;
pub const DTS_DR_TS1_MFREQ_Pos: u32 = 0;
pub const DTS_DR_TS1_MFREQ_Msk: u32 = 0xFFFF << DTS_DR_TS1_MFREQ_Pos;
pub const DTS_DR_TS1_MFREQ: u32 = DTS_DR_TS1_MFREQ_Msk;
pub const DTS_SR_TS1_ITEF_Pos: u32 = 0;
pub const DTS_SR_TS1_ITEF_Msk: u32 = 0x1 << DTS_SR_TS1_ITEF_Pos;
pub const DTS_SR_TS1_ITEF: u32 = DTS_SR_TS1_ITEF_Msk;
pub const DTS_SR_TS1_ITLF_Pos: u32 = 1;
pub const DTS_SR_TS1_ITLF_Msk: u32 = 0x1 << DTS_SR_TS1_ITLF_Pos;
pub const DTS_SR_TS1_ITLF: u32 = DTS_SR_TS1_ITLF_Msk;
pub const DTS_SR_TS1_ITHF_Pos: u32 = 2;
pub const DTS_SR_TS1_ITHF_Msk: u32 = 0x1 << DTS_SR_TS1_ITHF_Pos;
pub const DTS_SR_TS1_ITHF: u32 = DTS_SR_TS1_ITHF_Msk;
pub const DTS_SR_TS1_AITEF_Pos: u32 = 4;
pub const DTS_SR_TS1_AITEF_Msk: u32 = 0x1 << DTS_SR_TS1_AITEF_Pos;
pub const DTS_SR_TS1_AITEF: u32 = DTS_SR_TS1_AITEF_Msk;
pub const DTS_SR_TS1_AITLF_Pos: u32 = 5;
pub const DTS_SR_TS1_AITLF_Msk: u32 = 0x1 << DTS_SR_TS1_AITLF_Pos;
pub const DTS_SR_TS1_AITLF: u32 = DTS_SR_TS1_AITLF_Msk;
pub const DTS_SR_TS1_AITHF_Pos: u32 = 6;
pub const DTS_SR_TS1_AITHF_Msk: u32 = 0x1 << DTS_SR_TS1_AITHF_Pos;
pub const DTS_SR_TS1_AITHF: u32 = DTS_SR_TS1_AITHF_Msk;
pub const DTS_SR_TS1_RDY_Pos: u32 = 15;
pub const DTS_SR_TS1_RDY_Msk: u32 = 0x1 << DTS_SR_TS1_RDY_Pos;
pub const DTS_SR_TS1_RDY: u32 = DTS_SR_TS1_RDY_Msk;
pub const DTS_ITENR_TS1_ITEEN_Pos: u32 = 0;
pub const DTS_ITENR_TS1_ITEEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_ITEEN_Pos;
pub const DTS_ITENR_TS1_ITEEN: u32 = DTS_ITENR_TS1_ITEEN_Msk;
pub const DTS_ITENR_TS1_ITLEN_Pos: u32 = 1;
pub const DTS_ITENR_TS1_ITLEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_ITLEN_Pos;
pub const DTS_ITENR_TS1_ITLEN: u32 = DTS_ITENR_TS1_ITLEN_Msk;
pub const DTS_ITENR_TS1_ITHEN_Pos: u32 = 2;
pub const DTS_ITENR_TS1_ITHEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_ITHEN_Pos;
pub const DTS_ITENR_TS1_ITHEN: u32 = DTS_ITENR_TS1_ITHEN_Msk;
pub const DTS_ITENR_TS1_AITEEN_Pos: u32 = 4;
pub const DTS_ITENR_TS1_AITEEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_AITEEN_Pos;
pub const DTS_ITENR_TS1_AITEEN: u32 = DTS_ITENR_TS1_AITEEN_Msk;
pub const DTS_ITENR_TS1_AITLEN_Pos: u32 = 5;
pub const DTS_ITENR_TS1_AITLEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_AITLEN_Pos;
pub const DTS_ITENR_TS1_AITLEN: u32 = DTS_ITENR_TS1_AITLEN_Msk;
pub const DTS_ITENR_TS1_AITHEN_Pos: u32 = 6;
pub const DTS_ITENR_TS1_AITHEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_AITHEN_Pos;
pub const DTS_ITENR_TS1_AITHEN: u32 = DTS_ITENR_TS1_AITHEN_Msk;
pub const DTS_ICIFR_TS1_CITEF_Pos: u32 = 0;
pub const DTS_ICIFR_TS1_CITEF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CITEF_Pos;
pub const DTS_ICIFR_TS1_CITEF: u32 = DTS_ICIFR_TS1_CITEF_Msk;
pub const DTS_ICIFR_TS1_CITLF_Pos: u32 = 1;
pub const DTS_ICIFR_TS1_CITLF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CITLF_Pos;
pub const DTS_ICIFR_TS1_CITLF: u32 = DTS_ICIFR_TS1_CITLF_Msk;
pub const DTS_ICIFR_TS1_CITHF_Pos: u32 = 2;
pub const DTS_ICIFR_TS1_CITHF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CITHF_Pos;
pub const DTS_ICIFR_TS1_CITHF: u32 = DTS_ICIFR_TS1_CITHF_Msk;
pub const DTS_ICIFR_TS1_CAITEF_Pos: u32 = 4;
pub const DTS_ICIFR_TS1_CAITEF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CAITEF_Pos;
pub const DTS_ICIFR_TS1_CAITEF: u32 = DTS_ICIFR_TS1_CAITEF_Msk;
pub const DTS_ICIFR_TS1_CAITLF_Pos: u32 = 5;
pub const DTS_ICIFR_TS1_CAITLF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CAITLF_Pos;
pub const DTS_ICIFR_TS1_CAITLF: u32 = DTS_ICIFR_TS1_CAITLF_Msk;
pub const DTS_ICIFR_TS1_CAITHF_Pos: u32 = 6;
pub const DTS_ICIFR_TS1_CAITHF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CAITHF_Pos;
pub const DTS_ICIFR_TS1_CAITHF: u32 = DTS_ICIFR_TS1_CAITHF_Msk;
pub const TIM_CR1_CEN_Pos: u32 = 0;
pub const TIM_CR1_CEN_Msk: u32 = 0x1 << TIM_CR1_CEN_Pos;
pub const TIM_CR1_CEN: u32 = TIM_CR1_CEN_Msk;
pub const TIM_CR1_UDIS_Pos: u32 = 1;
pub const TIM_CR1_UDIS_Msk: u32 = 0x1 << TIM_CR1_UDIS_Pos;
pub const TIM_CR1_UDIS: u32 = TIM_CR1_UDIS_Msk;
pub const TIM_CR1_URS_Pos: u32 = 2;
pub const TIM_CR1_URS_Msk: u32 = 0x1 << TIM_CR1_URS_Pos;
pub const TIM_CR1_URS: u32 = TIM_CR1_URS_Msk;
pub const TIM_CR1_OPM_Pos: u32 = 3;
pub const TIM_CR1_OPM_Msk: u32 = 0x1 << TIM_CR1_OPM_Pos;
pub const TIM_CR1_OPM: u32 = TIM_CR1_OPM_Msk;
pub const TIM_CR1_DIR_Pos: u32 = 4;
pub const TIM_CR1_DIR_Msk: u32 = 0x1 << TIM_CR1_DIR_Pos;
pub const TIM_CR1_DIR: u32 = TIM_CR1_DIR_Msk;
pub const TIM_CR1_CMS_Pos: u32 = 5;
pub const TIM_CR1_CMS_Msk: u32 = 0x3 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS: u32 = TIM_CR1_CMS_Msk;
pub const TIM_CR1_CMS_0: u32 = 0x1 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS_1: u32 = 0x2 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_ARPE_Pos: u32 = 7;
pub const TIM_CR1_ARPE_Msk: u32 = 0x1 << TIM_CR1_ARPE_Pos;
pub const TIM_CR1_ARPE: u32 = TIM_CR1_ARPE_Msk;
pub const TIM_CR1_CKD_Pos: u32 = 8;
pub const TIM_CR1_CKD_Msk: u32 = 0x3 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD: u32 = TIM_CR1_CKD_Msk;
pub const TIM_CR1_CKD_0: u32 = 0x1 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD_1: u32 = 0x2 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_UIFREMAP_Pos: u32 = 11;
pub const TIM_CR1_UIFREMAP_Msk: u32 = 0x1 << TIM_CR1_UIFREMAP_Pos;
pub const TIM_CR1_UIFREMAP: u32 = TIM_CR1_UIFREMAP_Msk;
pub const TIM_CR1_DITHEN_Pos: u32 = 12;
pub const TIM_CR1_DITHEN_Msk: u32 = 0x1 << TIM_CR1_DITHEN_Pos;
pub const TIM_CR1_DITHEN: u32 = TIM_CR1_DITHEN_Msk;
pub const TIM_CR2_CCPC_Pos: u32 = 0;
pub const TIM_CR2_CCPC_Msk: u32 = 0x1 << TIM_CR2_CCPC_Pos;
pub const TIM_CR2_CCPC: u32 = TIM_CR2_CCPC_Msk;
pub const TIM_CR2_CCUS_Pos: u32 = 2;
pub const TIM_CR2_CCUS_Msk: u32 = 0x1 << TIM_CR2_CCUS_Pos;
pub const TIM_CR2_CCUS: u32 = TIM_CR2_CCUS_Msk;
pub const TIM_CR2_CCDS_Pos: u32 = 3;
pub const TIM_CR2_CCDS_Msk: u32 = 0x1 << TIM_CR2_CCDS_Pos;
pub const TIM_CR2_CCDS: u32 = TIM_CR2_CCDS_Msk;
pub const TIM_CR2_MMS_Pos: u32 = 4;
pub const TIM_CR2_MMS_Msk: u32 = 0x200007 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS: u32 = TIM_CR2_MMS_Msk;
pub const TIM_CR2_MMS_0: u32 = 0x000001 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_1: u32 = 0x000002 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_2: u32 = 0x000004 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_3: u32 = 0x200000 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_TI1S_Pos: u32 = 7;
pub const TIM_CR2_TI1S_Msk: u32 = 0x1 << TIM_CR2_TI1S_Pos;
pub const TIM_CR2_TI1S: u32 = TIM_CR2_TI1S_Msk;
pub const TIM_CR2_OIS1_Pos: u32 = 8;
pub const TIM_CR2_OIS1_Msk: u32 = 0x1 << TIM_CR2_OIS1_Pos;
pub const TIM_CR2_OIS1: u32 = TIM_CR2_OIS1_Msk;
pub const TIM_CR2_OIS1N_Pos: u32 = 9;
pub const TIM_CR2_OIS1N_Msk: u32 = 0x1 << TIM_CR2_OIS1N_Pos;
pub const TIM_CR2_OIS1N: u32 = TIM_CR2_OIS1N_Msk;
pub const TIM_CR2_OIS2_Pos: u32 = 10;
pub const TIM_CR2_OIS2_Msk: u32 = 0x1 << TIM_CR2_OIS2_Pos;
pub const TIM_CR2_OIS2: u32 = TIM_CR2_OIS2_Msk;
pub const TIM_CR2_OIS2N_Pos: u32 = 11;
pub const TIM_CR2_OIS2N_Msk: u32 = 0x1 << TIM_CR2_OIS2N_Pos;
pub const TIM_CR2_OIS2N: u32 = TIM_CR2_OIS2N_Msk;
pub const TIM_CR2_OIS3_Pos: u32 = 12;
pub const TIM_CR2_OIS3_Msk: u32 = 0x1 << TIM_CR2_OIS3_Pos;
pub const TIM_CR2_OIS3: u32 = TIM_CR2_OIS3_Msk;
pub const TIM_CR2_OIS3N_Pos: u32 = 13;
pub const TIM_CR2_OIS3N_Msk: u32 = 0x1 << TIM_CR2_OIS3N_Pos;
pub const TIM_CR2_OIS3N: u32 = TIM_CR2_OIS3N_Msk;
pub const TIM_CR2_OIS4_Pos: u32 = 14;
pub const TIM_CR2_OIS4_Msk: u32 = 0x1 << TIM_CR2_OIS4_Pos;
pub const TIM_CR2_OIS4: u32 = TIM_CR2_OIS4_Msk;
pub const TIM_CR2_OIS4N_Pos: u32 = 15;
pub const TIM_CR2_OIS4N_Msk: u32 = 0x1 << TIM_CR2_OIS4N_Pos;
pub const TIM_CR2_OIS4N: u32 = TIM_CR2_OIS4N_Msk;
pub const TIM_CR2_OIS5_Pos: u32 = 16;
pub const TIM_CR2_OIS5_Msk: u32 = 0x1 << TIM_CR2_OIS5_Pos;
pub const TIM_CR2_OIS5: u32 = TIM_CR2_OIS5_Msk;
pub const TIM_CR2_OIS6_Pos: u32 = 18;
pub const TIM_CR2_OIS6_Msk: u32 = 0x1 << TIM_CR2_OIS6_Pos;
pub const TIM_CR2_OIS6: u32 = TIM_CR2_OIS6_Msk;
pub const TIM_CR2_MMS2_Pos: u32 = 20;
pub const TIM_CR2_MMS2_Msk: u32 = 0xF << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2: u32 = TIM_CR2_MMS2_Msk;
pub const TIM_CR2_MMS2_0: u32 = 0x1 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_1: u32 = 0x2 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_2: u32 = 0x4 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_3: u32 = 0x8 << TIM_CR2_MMS2_Pos;
pub const TIM_SMCR_SMS_Pos: u32 = 0;
pub const TIM_SMCR_SMS_Msk: u32 = 0x10007 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS: u32 = TIM_SMCR_SMS_Msk;
pub const TIM_SMCR_SMS_0: u32 = 0x00001 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_1: u32 = 0x00002 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_2: u32 = 0x00004 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_3: u32 = 0x10000 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_OCCS_Pos: u32 = 3;
pub const TIM_SMCR_OCCS_Msk: u32 = 0x1 << TIM_SMCR_OCCS_Pos;
pub const TIM_SMCR_OCCS: u32 = TIM_SMCR_OCCS_Msk;
pub const TIM_SMCR_TS_Pos: u32 = 4;
pub const TIM_SMCR_TS_Msk: u32 = 0x30007 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS: u32 = TIM_SMCR_TS_Msk;
pub const TIM_SMCR_TS_0: u32 = 0x00001 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_1: u32 = 0x00002 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_2: u32 = 0x00004 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_3: u32 = 0x10000 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_4: u32 = 0x20000 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_MSM_Pos: u32 = 7;
pub const TIM_SMCR_MSM_Msk: u32 = 0x1 << TIM_SMCR_MSM_Pos;
pub const TIM_SMCR_MSM: u32 = TIM_SMCR_MSM_Msk;
pub const TIM_SMCR_ETF_Pos: u32 = 8;
pub const TIM_SMCR_ETF_Msk: u32 = 0xF << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF: u32 = TIM_SMCR_ETF_Msk;
pub const TIM_SMCR_ETF_0: u32 = 0x1 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_1: u32 = 0x2 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_2: u32 = 0x4 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_3: u32 = 0x8 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETPS_Pos: u32 = 12;
pub const TIM_SMCR_ETPS_Msk: u32 = 0x3 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS: u32 = TIM_SMCR_ETPS_Msk;
pub const TIM_SMCR_ETPS_0: u32 = 0x1 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS_1: u32 = 0x2 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ECE_Pos: u32 = 14;
pub const TIM_SMCR_ECE_Msk: u32 = 0x1 << TIM_SMCR_ECE_Pos;
pub const TIM_SMCR_ECE: u32 = TIM_SMCR_ECE_Msk;
pub const TIM_SMCR_ETP_Pos: u32 = 15;
pub const TIM_SMCR_ETP_Msk: u32 = 0x1 << TIM_SMCR_ETP_Pos;
pub const TIM_SMCR_ETP: u32 = TIM_SMCR_ETP_Msk;
pub const TIM_SMCR_SMSPE_Pos: u32 = 24;
pub const TIM_SMCR_SMSPE_Msk: u32 = 0x1 << TIM_SMCR_SMSPE_Pos;
pub const TIM_SMCR_SMSPE: u32 = TIM_SMCR_SMSPE_Msk;
pub const TIM_SMCR_SMSPS_Pos: u32 = 25;
pub const TIM_SMCR_SMSPS_Msk: u32 = 0x1 << TIM_SMCR_SMSPS_Pos;
pub const TIM_SMCR_SMSPS: u32 = TIM_SMCR_SMSPS_Msk;
pub const TIM_DIER_UIE_Pos: u32 = 0;
pub const TIM_DIER_UIE_Msk: u32 = 0x1 << TIM_DIER_UIE_Pos;
pub const TIM_DIER_UIE: u32 = TIM_DIER_UIE_Msk;
pub const TIM_DIER_CC1IE_Pos: u32 = 1;
pub const TIM_DIER_CC1IE_Msk: u32 = 0x1 << TIM_DIER_CC1IE_Pos;
pub const TIM_DIER_CC1IE: u32 = TIM_DIER_CC1IE_Msk;
pub const TIM_DIER_CC2IE_Pos: u32 = 2;
pub const TIM_DIER_CC2IE_Msk: u32 = 0x1 << TIM_DIER_CC2IE_Pos;
pub const TIM_DIER_CC2IE: u32 = TIM_DIER_CC2IE_Msk;
pub const TIM_DIER_CC3IE_Pos: u32 = 3;
pub const TIM_DIER_CC3IE_Msk: u32 = 0x1 << TIM_DIER_CC3IE_Pos;
pub const TIM_DIER_CC3IE: u32 = TIM_DIER_CC3IE_Msk;
pub const TIM_DIER_CC4IE_Pos: u32 = 4;
pub const TIM_DIER_CC4IE_Msk: u32 = 0x1 << TIM_DIER_CC4IE_Pos;
pub const TIM_DIER_CC4IE: u32 = TIM_DIER_CC4IE_Msk;
pub const TIM_DIER_COMIE_Pos: u32 = 5;
pub const TIM_DIER_COMIE_Msk: u32 = 0x1 << TIM_DIER_COMIE_Pos;
pub const TIM_DIER_COMIE: u32 = TIM_DIER_COMIE_Msk;
pub const TIM_DIER_TIE_Pos: u32 = 6;
pub const TIM_DIER_TIE_Msk: u32 = 0x1 << TIM_DIER_TIE_Pos;
pub const TIM_DIER_TIE: u32 = TIM_DIER_TIE_Msk;
pub const TIM_DIER_BIE_Pos: u32 = 7;
pub const TIM_DIER_BIE_Msk: u32 = 0x1 << TIM_DIER_BIE_Pos;
pub const TIM_DIER_BIE: u32 = TIM_DIER_BIE_Msk;
pub const TIM_DIER_UDE_Pos: u32 = 8;
pub const TIM_DIER_UDE_Msk: u32 = 0x1 << TIM_DIER_UDE_Pos;
pub const TIM_DIER_UDE: u32 = TIM_DIER_UDE_Msk;
pub const TIM_DIER_CC1DE_Pos: u32 = 9;
pub const TIM_DIER_CC1DE_Msk: u32 = 0x1 << TIM_DIER_CC1DE_Pos;
pub const TIM_DIER_CC1DE: u32 = TIM_DIER_CC1DE_Msk;
pub const TIM_DIER_CC2DE_Pos: u32 = 10;
pub const TIM_DIER_CC2DE_Msk: u32 = 0x1 << TIM_DIER_CC2DE_Pos;
pub const TIM_DIER_CC2DE: u32 = TIM_DIER_CC2DE_Msk;
pub const TIM_DIER_CC3DE_Pos: u32 = 11;
pub const TIM_DIER_CC3DE_Msk: u32 = 0x1 << TIM_DIER_CC3DE_Pos;
pub const TIM_DIER_CC3DE: u32 = TIM_DIER_CC3DE_Msk;
pub const TIM_DIER_CC4DE_Pos: u32 = 12;
pub const TIM_DIER_CC4DE_Msk: u32 = 0x1 << TIM_DIER_CC4DE_Pos;
pub const TIM_DIER_CC4DE: u32 = TIM_DIER_CC4DE_Msk;
pub const TIM_DIER_COMDE_Pos: u32 = 13;
pub const TIM_DIER_COMDE_Msk: u32 = 0x1 << TIM_DIER_COMDE_Pos;
pub const TIM_DIER_COMDE: u32 = TIM_DIER_COMDE_Msk;
pub const TIM_DIER_TDE_Pos: u32 = 14;
pub const TIM_DIER_TDE_Msk: u32 = 0x1 << TIM_DIER_TDE_Pos;
pub const TIM_DIER_TDE: u32 = TIM_DIER_TDE_Msk;
pub const TIM_DIER_IDXIE_Pos: u32 = 20;
pub const TIM_DIER_IDXIE_Msk: u32 = 0x1 << TIM_DIER_IDXIE_Pos;
pub const TIM_DIER_IDXIE: u32 = TIM_DIER_IDXIE_Msk;
pub const TIM_DIER_DIRIE_Pos: u32 = 21;
pub const TIM_DIER_DIRIE_Msk: u32 = 0x1 << TIM_DIER_DIRIE_Pos;
pub const TIM_DIER_DIRIE: u32 = TIM_DIER_DIRIE_Msk;
pub const TIM_DIER_IERRIE_Pos: u32 = 22;
pub const TIM_DIER_IERRIE_Msk: u32 = 0x1 << TIM_DIER_IERRIE_Pos;
pub const TIM_DIER_IERRIE: u32 = TIM_DIER_IERRIE_Msk;
pub const TIM_DIER_TERRIE_Pos: u32 = 23;
pub const TIM_DIER_TERRIE_Msk: u32 = 0x1 << TIM_DIER_TERRIE_Pos;
pub const TIM_DIER_TERRIE: u32 = TIM_DIER_TERRIE_Msk;
pub const TIM_SR_UIF_Pos: u32 = 0;
pub const TIM_SR_UIF_Msk: u32 = 0x1 << TIM_SR_UIF_Pos;
pub const TIM_SR_UIF: u32 = TIM_SR_UIF_Msk;
pub const TIM_SR_CC1IF_Pos: u32 = 1;
pub const TIM_SR_CC1IF_Msk: u32 = 0x1 << TIM_SR_CC1IF_Pos;
pub const TIM_SR_CC1IF: u32 = TIM_SR_CC1IF_Msk;
pub const TIM_SR_CC2IF_Pos: u32 = 2;
pub const TIM_SR_CC2IF_Msk: u32 = 0x1 << TIM_SR_CC2IF_Pos;
pub const TIM_SR_CC2IF: u32 = TIM_SR_CC2IF_Msk;
pub const TIM_SR_CC3IF_Pos: u32 = 3;
pub const TIM_SR_CC3IF_Msk: u32 = 0x1 << TIM_SR_CC3IF_Pos;
pub const TIM_SR_CC3IF: u32 = TIM_SR_CC3IF_Msk;
pub const TIM_SR_CC4IF_Pos: u32 = 4;
pub const TIM_SR_CC4IF_Msk: u32 = 0x1 << TIM_SR_CC4IF_Pos;
pub const TIM_SR_CC4IF: u32 = TIM_SR_CC4IF_Msk;
pub const TIM_SR_COMIF_Pos: u32 = 5;
pub const TIM_SR_COMIF_Msk: u32 = 0x1 << TIM_SR_COMIF_Pos;
pub const TIM_SR_COMIF: u32 = TIM_SR_COMIF_Msk;
pub const TIM_SR_TIF_Pos: u32 = 6;
pub const TIM_SR_TIF_Msk: u32 = 0x1 << TIM_SR_TIF_Pos;
pub const TIM_SR_TIF: u32 = TIM_SR_TIF_Msk;
pub const TIM_SR_BIF_Pos: u32 = 7;
pub const TIM_SR_BIF_Msk: u32 = 0x1 << TIM_SR_BIF_Pos;
pub const TIM_SR_BIF: u32 = TIM_SR_BIF_Msk;
pub const TIM_SR_B2IF_Pos: u32 = 8;
pub const TIM_SR_B2IF_Msk: u32 = 0x1 << TIM_SR_B2IF_Pos;
pub const TIM_SR_B2IF: u32 = TIM_SR_B2IF_Msk;
pub const TIM_SR_CC1OF_Pos: u32 = 9;
pub const TIM_SR_CC1OF_Msk: u32 = 0x1 << TIM_SR_CC1OF_Pos;
pub const TIM_SR_CC1OF: u32 = TIM_SR_CC1OF_Msk;
pub const TIM_SR_CC2OF_Pos: u32 = 10;
pub const TIM_SR_CC2OF_Msk: u32 = 0x1 << TIM_SR_CC2OF_Pos;
pub const TIM_SR_CC2OF: u32 = TIM_SR_CC2OF_Msk;
pub const TIM_SR_CC3OF_Pos: u32 = 11;
pub const TIM_SR_CC3OF_Msk: u32 = 0x1 << TIM_SR_CC3OF_Pos;
pub const TIM_SR_CC3OF: u32 = TIM_SR_CC3OF_Msk;
pub const TIM_SR_CC4OF_Pos: u32 = 12;
pub const TIM_SR_CC4OF_Msk: u32 = 0x1 << TIM_SR_CC4OF_Pos;
pub const TIM_SR_CC4OF: u32 = TIM_SR_CC4OF_Msk;
pub const TIM_SR_SBIF_Pos: u32 = 13;
pub const TIM_SR_SBIF_Msk: u32 = 0x1 << TIM_SR_SBIF_Pos;
pub const TIM_SR_SBIF: u32 = TIM_SR_SBIF_Msk;
pub const TIM_SR_CC5IF_Pos: u32 = 16;
pub const TIM_SR_CC5IF_Msk: u32 = 0x1 << TIM_SR_CC5IF_Pos;
pub const TIM_SR_CC5IF: u32 = TIM_SR_CC5IF_Msk;
pub const TIM_SR_CC6IF_Pos: u32 = 17;
pub const TIM_SR_CC6IF_Msk: u32 = 0x1 << TIM_SR_CC6IF_Pos;
pub const TIM_SR_CC6IF: u32 = TIM_SR_CC6IF_Msk;
pub const TIM_SR_IDXF_Pos: u32 = 20;
pub const TIM_SR_IDXF_Msk: u32 = 0x1 << TIM_SR_IDXF_Pos;
pub const TIM_SR_IDXF: u32 = TIM_SR_IDXF_Msk;
pub const TIM_SR_DIRF_Pos: u32 = 21;
pub const TIM_SR_DIRF_Msk: u32 = 0x1 << TIM_SR_DIRF_Pos;
pub const TIM_SR_DIRF: u32 = TIM_SR_DIRF_Msk;
pub const TIM_SR_IERRF_Pos: u32 = 22;
pub const TIM_SR_IERRF_Msk: u32 = 0x1 << TIM_SR_IERRF_Pos;
pub const TIM_SR_IERRF: u32 = TIM_SR_IERRF_Msk;
pub const TIM_SR_TERRF_Pos: u32 = 23;
pub const TIM_SR_TERRF_Msk: u32 = 0x1 << TIM_SR_TERRF_Pos;
pub const TIM_SR_TERRF: u32 = TIM_SR_TERRF_Msk;
pub const TIM_EGR_UG_Pos: u32 = 0;
pub const TIM_EGR_UG_Msk: u32 = 0x1 << TIM_EGR_UG_Pos;
pub const TIM_EGR_UG: u32 = TIM_EGR_UG_Msk;
pub const TIM_EGR_CC1G_Pos: u32 = 1;
pub const TIM_EGR_CC1G_Msk: u32 = 0x1 << TIM_EGR_CC1G_Pos;
pub const TIM_EGR_CC1G: u32 = TIM_EGR_CC1G_Msk;
pub const TIM_EGR_CC2G_Pos: u32 = 2;
pub const TIM_EGR_CC2G_Msk: u32 = 0x1 << TIM_EGR_CC2G_Pos;
pub const TIM_EGR_CC2G: u32 = TIM_EGR_CC2G_Msk;
pub const TIM_EGR_CC3G_Pos: u32 = 3;
pub const TIM_EGR_CC3G_Msk: u32 = 0x1 << TIM_EGR_CC3G_Pos;
pub const TIM_EGR_CC3G: u32 = TIM_EGR_CC3G_Msk;
pub const TIM_EGR_CC4G_Pos: u32 = 4;
pub const TIM_EGR_CC4G_Msk: u32 = 0x1 << TIM_EGR_CC4G_Pos;
pub const TIM_EGR_CC4G: u32 = TIM_EGR_CC4G_Msk;
pub const TIM_EGR_COMG_Pos: u32 = 5;
pub const TIM_EGR_COMG_Msk: u32 = 0x1 << TIM_EGR_COMG_Pos;
pub const TIM_EGR_COMG: u32 = TIM_EGR_COMG_Msk;
pub const TIM_EGR_TG_Pos: u32 = 6;
pub const TIM_EGR_TG_Msk: u32 = 0x1 << TIM_EGR_TG_Pos;
pub const TIM_EGR_TG: u32 = TIM_EGR_TG_Msk;
pub const TIM_EGR_BG_Pos: u32 = 7;
pub const TIM_EGR_BG_Msk: u32 = 0x1 << TIM_EGR_BG_Pos;
pub const TIM_EGR_BG: u32 = TIM_EGR_BG_Msk;
pub const TIM_EGR_B2G_Pos: u32 = 8;
pub const TIM_EGR_B2G_Msk: u32 = 0x1 << TIM_EGR_B2G_Pos;
pub const TIM_EGR_B2G: u32 = TIM_EGR_B2G_Msk;
pub const TIM_CCMR1_CC1S_Pos: u32 = 0;
pub const TIM_CCMR1_CC1S_Msk: u32 = 0x3 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S: u32 = TIM_CCMR1_CC1S_Msk;
pub const TIM_CCMR1_CC1S_0: u32 = 0x1 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S_1: u32 = 0x2 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_OC1FE_Pos: u32 = 2;
pub const TIM_CCMR1_OC1FE_Msk: u32 = 0x1 << TIM_CCMR1_OC1FE_Pos;
pub const TIM_CCMR1_OC1FE: u32 = TIM_CCMR1_OC1FE_Msk;
pub const TIM_CCMR1_OC1PE_Pos: u32 = 3;
pub const TIM_CCMR1_OC1PE_Msk: u32 = 0x1 << TIM_CCMR1_OC1PE_Pos;
pub const TIM_CCMR1_OC1PE: u32 = TIM_CCMR1_OC1PE_Msk;
pub const TIM_CCMR1_OC1M_Pos: u32 = 4;
pub const TIM_CCMR1_OC1M_Msk: u32 = 0x1007 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M: u32 = TIM_CCMR1_OC1M_Msk;
pub const TIM_CCMR1_OC1M_0: u32 = 0x0001 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_1: u32 = 0x0002 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_2: u32 = 0x0004 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_3: u32 = 0x1000 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1CE_Pos: u32 = 7;
pub const TIM_CCMR1_OC1CE_Msk: u32 = 0x1 << TIM_CCMR1_OC1CE_Pos;
pub const TIM_CCMR1_OC1CE: u32 = TIM_CCMR1_OC1CE_Msk;
pub const TIM_CCMR1_CC2S_Pos: u32 = 8;
pub const TIM_CCMR1_CC2S_Msk: u32 = 0x3 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S: u32 = TIM_CCMR1_CC2S_Msk;
pub const TIM_CCMR1_CC2S_0: u32 = 0x1 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S_1: u32 = 0x2 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_OC2FE_Pos: u32 = 10;
pub const TIM_CCMR1_OC2FE_Msk: u32 = 0x1 << TIM_CCMR1_OC2FE_Pos;
pub const TIM_CCMR1_OC2FE: u32 = TIM_CCMR1_OC2FE_Msk;
pub const TIM_CCMR1_OC2PE_Pos: u32 = 11;
pub const TIM_CCMR1_OC2PE_Msk: u32 = 0x1 << TIM_CCMR1_OC2PE_Pos;
pub const TIM_CCMR1_OC2PE: u32 = TIM_CCMR1_OC2PE_Msk;
pub const TIM_CCMR1_OC2M_Pos: u32 = 12;
pub const TIM_CCMR1_OC2M_Msk: u32 = 0x1007 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M: u32 = TIM_CCMR1_OC2M_Msk;
pub const TIM_CCMR1_OC2M_0: u32 = 0x0001 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_1: u32 = 0x0002 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_2: u32 = 0x0004 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_3: u32 = 0x1000 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2CE_Pos: u32 = 15;
pub const TIM_CCMR1_OC2CE_Msk: u32 = 0x1 << TIM_CCMR1_OC2CE_Pos;
pub const TIM_CCMR1_OC2CE: u32 = TIM_CCMR1_OC2CE_Msk;
pub const TIM_CCMR1_IC1PSC_Pos: u32 = 2;
pub const TIM_CCMR1_IC1PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC: u32 = TIM_CCMR1_IC1PSC_Msk;
pub const TIM_CCMR1_IC1PSC_0: u32 = 0x1 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC_1: u32 = 0x2 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1F_Pos: u32 = 4;
pub const TIM_CCMR1_IC1F_Msk: u32 = 0xF << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F: u32 = TIM_CCMR1_IC1F_Msk;
pub const TIM_CCMR1_IC1F_0: u32 = 0x1 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_1: u32 = 0x2 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_2: u32 = 0x4 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_3: u32 = 0x8 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC2PSC_Pos: u32 = 10;
pub const TIM_CCMR1_IC2PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC: u32 = TIM_CCMR1_IC2PSC_Msk;
pub const TIM_CCMR1_IC2PSC_0: u32 = 0x1 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC_1: u32 = 0x2 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2F_Pos: u32 = 12;
pub const TIM_CCMR1_IC2F_Msk: u32 = 0xF << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F: u32 = TIM_CCMR1_IC2F_Msk;
pub const TIM_CCMR1_IC2F_0: u32 = 0x1 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_1: u32 = 0x2 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_2: u32 = 0x4 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_3: u32 = 0x8 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR2_CC3S_Pos: u32 = 0;
pub const TIM_CCMR2_CC3S_Msk: u32 = 0x3 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S: u32 = TIM_CCMR2_CC3S_Msk;
pub const TIM_CCMR2_CC3S_0: u32 = 0x1 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S_1: u32 = 0x2 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_OC3FE_Pos: u32 = 2;
pub const TIM_CCMR2_OC3FE_Msk: u32 = 0x1 << TIM_CCMR2_OC3FE_Pos;
pub const TIM_CCMR2_OC3FE: u32 = TIM_CCMR2_OC3FE_Msk;
pub const TIM_CCMR2_OC3PE_Pos: u32 = 3;
pub const TIM_CCMR2_OC3PE_Msk: u32 = 0x1 << TIM_CCMR2_OC3PE_Pos;
pub const TIM_CCMR2_OC3PE: u32 = TIM_CCMR2_OC3PE_Msk;
pub const TIM_CCMR2_OC3M_Pos: u32 = 4;
pub const TIM_CCMR2_OC3M_Msk: u32 = 0x1007 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M: u32 = TIM_CCMR2_OC3M_Msk;
pub const TIM_CCMR2_OC3M_0: u32 = 0x0001 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_1: u32 = 0x0002 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_2: u32 = 0x0004 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_3: u32 = 0x1000 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3CE_Pos: u32 = 7;
pub const TIM_CCMR2_OC3CE_Msk: u32 = 0x1 << TIM_CCMR2_OC3CE_Pos;
pub const TIM_CCMR2_OC3CE: u32 = TIM_CCMR2_OC3CE_Msk;
pub const TIM_CCMR2_CC4S_Pos: u32 = 8;
pub const TIM_CCMR2_CC4S_Msk: u32 = 0x3 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S: u32 = TIM_CCMR2_CC4S_Msk;
pub const TIM_CCMR2_CC4S_0: u32 = 0x1 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S_1: u32 = 0x2 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_OC4FE_Pos: u32 = 10;
pub const TIM_CCMR2_OC4FE_Msk: u32 = 0x1 << TIM_CCMR2_OC4FE_Pos;
pub const TIM_CCMR2_OC4FE: u32 = TIM_CCMR2_OC4FE_Msk;
pub const TIM_CCMR2_OC4PE_Pos: u32 = 11;
pub const TIM_CCMR2_OC4PE_Msk: u32 = 0x1 << TIM_CCMR2_OC4PE_Pos;
pub const TIM_CCMR2_OC4PE: u32 = TIM_CCMR2_OC4PE_Msk;
pub const TIM_CCMR2_OC4M_Pos: u32 = 12;
pub const TIM_CCMR2_OC4M_Msk: u32 = 0x1007 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M: u32 = TIM_CCMR2_OC4M_Msk;
pub const TIM_CCMR2_OC4M_0: u32 = 0x0001 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_1: u32 = 0x0002 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_2: u32 = 0x0004 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_3: u32 = 0x1000 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4CE_Pos: u32 = 15;
pub const TIM_CCMR2_OC4CE_Msk: u32 = 0x1 << TIM_CCMR2_OC4CE_Pos;
pub const TIM_CCMR2_OC4CE: u32 = TIM_CCMR2_OC4CE_Msk;
pub const TIM_CCMR2_IC3PSC_Pos: u32 = 2;
pub const TIM_CCMR2_IC3PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC: u32 = TIM_CCMR2_IC3PSC_Msk;
pub const TIM_CCMR2_IC3PSC_0: u32 = 0x1 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC_1: u32 = 0x2 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3F_Pos: u32 = 4;
pub const TIM_CCMR2_IC3F_Msk: u32 = 0xF << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F: u32 = TIM_CCMR2_IC3F_Msk;
pub const TIM_CCMR2_IC3F_0: u32 = 0x1 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_1: u32 = 0x2 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_2: u32 = 0x4 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_3: u32 = 0x8 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC4PSC_Pos: u32 = 10;
pub const TIM_CCMR2_IC4PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC: u32 = TIM_CCMR2_IC4PSC_Msk;
pub const TIM_CCMR2_IC4PSC_0: u32 = 0x1 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC_1: u32 = 0x2 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4F_Pos: u32 = 12;
pub const TIM_CCMR2_IC4F_Msk: u32 = 0xF << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F: u32 = TIM_CCMR2_IC4F_Msk;
pub const TIM_CCMR2_IC4F_0: u32 = 0x1 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_1: u32 = 0x2 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_2: u32 = 0x4 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_3: u32 = 0x8 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR3_OC5FE_Pos: u32 = 2;
pub const TIM_CCMR3_OC5FE_Msk: u32 = 0x1 << TIM_CCMR3_OC5FE_Pos;
pub const TIM_CCMR3_OC5FE: u32 = TIM_CCMR3_OC5FE_Msk;
pub const TIM_CCMR3_OC5PE_Pos: u32 = 3;
pub const TIM_CCMR3_OC5PE_Msk: u32 = 0x1 << TIM_CCMR3_OC5PE_Pos;
pub const TIM_CCMR3_OC5PE: u32 = TIM_CCMR3_OC5PE_Msk;
pub const TIM_CCMR3_OC5M_Pos: u32 = 4;
pub const TIM_CCMR3_OC5M_Msk: u32 = 0x1007 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M: u32 = TIM_CCMR3_OC5M_Msk;
pub const TIM_CCMR3_OC5M_0: u32 = 0x0001 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_1: u32 = 0x0002 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_2: u32 = 0x0004 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_3: u32 = 0x1000 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5CE_Pos: u32 = 7;
pub const TIM_CCMR3_OC5CE_Msk: u32 = 0x1 << TIM_CCMR3_OC5CE_Pos;
pub const TIM_CCMR3_OC5CE: u32 = TIM_CCMR3_OC5CE_Msk;
pub const TIM_CCMR3_OC6FE_Pos: u32 = 10;
pub const TIM_CCMR3_OC6FE_Msk: u32 = 0x1 << TIM_CCMR3_OC6FE_Pos;
pub const TIM_CCMR3_OC6FE: u32 = TIM_CCMR3_OC6FE_Msk;
pub const TIM_CCMR3_OC6PE_Pos: u32 = 11;
pub const TIM_CCMR3_OC6PE_Msk: u32 = 0x1 << TIM_CCMR3_OC6PE_Pos;
pub const TIM_CCMR3_OC6PE: u32 = TIM_CCMR3_OC6PE_Msk;
pub const TIM_CCMR3_OC6M_Pos: u32 = 12;
pub const TIM_CCMR3_OC6M_Msk: u32 = 0x1007 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M: u32 = TIM_CCMR3_OC6M_Msk;
pub const TIM_CCMR3_OC6M_0: u32 = 0x0001 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_1: u32 = 0x0002 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_2: u32 = 0x0004 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_3: u32 = 0x1000 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6CE_Pos: u32 = 15;
pub const TIM_CCMR3_OC6CE_Msk: u32 = 0x1 << TIM_CCMR3_OC6CE_Pos;
pub const TIM_CCMR3_OC6CE: u32 = TIM_CCMR3_OC6CE_Msk;
pub const TIM_CCER_CC1E_Pos: u32 = 0;
pub const TIM_CCER_CC1E_Msk: u32 = 0x1 << TIM_CCER_CC1E_Pos;
pub const TIM_CCER_CC1E: u32 = TIM_CCER_CC1E_Msk;
pub const TIM_CCER_CC1P_Pos: u32 = 1;
pub const TIM_CCER_CC1P_Msk: u32 = 0x1 << TIM_CCER_CC1P_Pos;
pub const TIM_CCER_CC1P: u32 = TIM_CCER_CC1P_Msk;
pub const TIM_CCER_CC1NE_Pos: u32 = 2;
pub const TIM_CCER_CC1NE_Msk: u32 = 0x1 << TIM_CCER_CC1NE_Pos;
pub const TIM_CCER_CC1NE: u32 = TIM_CCER_CC1NE_Msk;
pub const TIM_CCER_CC1NP_Pos: u32 = 3;
pub const TIM_CCER_CC1NP_Msk: u32 = 0x1 << TIM_CCER_CC1NP_Pos;
pub const TIM_CCER_CC1NP: u32 = TIM_CCER_CC1NP_Msk;
pub const TIM_CCER_CC2E_Pos: u32 = 4;
pub const TIM_CCER_CC2E_Msk: u32 = 0x1 << TIM_CCER_CC2E_Pos;
pub const TIM_CCER_CC2E: u32 = TIM_CCER_CC2E_Msk;
pub const TIM_CCER_CC2P_Pos: u32 = 5;
pub const TIM_CCER_CC2P_Msk: u32 = 0x1 << TIM_CCER_CC2P_Pos;
pub const TIM_CCER_CC2P: u32 = TIM_CCER_CC2P_Msk;
pub const TIM_CCER_CC2NE_Pos: u32 = 6;
pub const TIM_CCER_CC2NE_Msk: u32 = 0x1 << TIM_CCER_CC2NE_Pos;
pub const TIM_CCER_CC2NE: u32 = TIM_CCER_CC2NE_Msk;
pub const TIM_CCER_CC2NP_Pos: u32 = 7;
pub const TIM_CCER_CC2NP_Msk: u32 = 0x1 << TIM_CCER_CC2NP_Pos;
pub const TIM_CCER_CC2NP: u32 = TIM_CCER_CC2NP_Msk;
pub const TIM_CCER_CC3E_Pos: u32 = 8;
pub const TIM_CCER_CC3E_Msk: u32 = 0x1 << TIM_CCER_CC3E_Pos;
pub const TIM_CCER_CC3E: u32 = TIM_CCER_CC3E_Msk;
pub const TIM_CCER_CC3P_Pos: u32 = 9;
pub const TIM_CCER_CC3P_Msk: u32 = 0x1 << TIM_CCER_CC3P_Pos;
pub const TIM_CCER_CC3P: u32 = TIM_CCER_CC3P_Msk;
pub const TIM_CCER_CC3NE_Pos: u32 = 10;
pub const TIM_CCER_CC3NE_Msk: u32 = 0x1 << TIM_CCER_CC3NE_Pos;
pub const TIM_CCER_CC3NE: u32 = TIM_CCER_CC3NE_Msk;
pub const TIM_CCER_CC3NP_Pos: u32 = 11;
pub const TIM_CCER_CC3NP_Msk: u32 = 0x1 << TIM_CCER_CC3NP_Pos;
pub const TIM_CCER_CC3NP: u32 = TIM_CCER_CC3NP_Msk;
pub const TIM_CCER_CC4E_Pos: u32 = 12;
pub const TIM_CCER_CC4E_Msk: u32 = 0x1 << TIM_CCER_CC4E_Pos;
pub const TIM_CCER_CC4E: u32 = TIM_CCER_CC4E_Msk;
pub const TIM_CCER_CC4P_Pos: u32 = 13;
pub const TIM_CCER_CC4P_Msk: u32 = 0x1 << TIM_CCER_CC4P_Pos;
pub const TIM_CCER_CC4P: u32 = TIM_CCER_CC4P_Msk;
pub const TIM_CCER_CC4NE_Pos: u32 = 14;
pub const TIM_CCER_CC4NE_Msk: u32 = 0x1 << TIM_CCER_CC4NE_Pos;
pub const TIM_CCER_CC4NE: u32 = TIM_CCER_CC4NE_Msk;
pub const TIM_CCER_CC4NP_Pos: u32 = 15;
pub const TIM_CCER_CC4NP_Msk: u32 = 0x1 << TIM_CCER_CC4NP_Pos;
pub const TIM_CCER_CC4NP: u32 = TIM_CCER_CC4NP_Msk;
pub const TIM_CCER_CC5E_Pos: u32 = 16;
pub const TIM_CCER_CC5E_Msk: u32 = 0x1 << TIM_CCER_CC5E_Pos;
pub const TIM_CCER_CC5E: u32 = TIM_CCER_CC5E_Msk;
pub const TIM_CCER_CC5P_Pos: u32 = 17;
pub const TIM_CCER_CC5P_Msk: u32 = 0x1 << TIM_CCER_CC5P_Pos;
pub const TIM_CCER_CC5P: u32 = TIM_CCER_CC5P_Msk;
pub const TIM_CCER_CC6E_Pos: u32 = 20;
pub const TIM_CCER_CC6E_Msk: u32 = 0x1 << TIM_CCER_CC6E_Pos;
pub const TIM_CCER_CC6E: u32 = TIM_CCER_CC6E_Msk;
pub const TIM_CCER_CC6P_Pos: u32 = 21;
pub const TIM_CCER_CC6P_Msk: u32 = 0x1 << TIM_CCER_CC6P_Pos;
pub const TIM_CCER_CC6P: u32 = TIM_CCER_CC6P_Msk;
pub const TIM_CNT_CNT_Pos: u32 = 0;
pub const TIM_CNT_CNT_Msk: u32 = 0xFFFFFFFF << TIM_CNT_CNT_Pos;
pub const TIM_CNT_CNT: u32 = TIM_CNT_CNT_Msk;
pub const TIM_CNT_UIFCPY_Pos: u32 = 31;
pub const TIM_CNT_UIFCPY_Msk: u32 = 0x1 << TIM_CNT_UIFCPY_Pos;
pub const TIM_CNT_UIFCPY: u32 = TIM_CNT_UIFCPY_Msk;
pub const TIM_PSC_PSC_Pos: u32 = 0;
pub const TIM_PSC_PSC_Msk: u32 = 0xFFFF << TIM_PSC_PSC_Pos;
pub const TIM_PSC_PSC: u32 = TIM_PSC_PSC_Msk;
pub const TIM_ARR_ARR_Pos: u32 = 0;
pub const TIM_ARR_ARR_Msk: u32 = 0xFFFFFFFF << TIM_ARR_ARR_Pos;
pub const TIM_ARR_ARR: u32 = TIM_ARR_ARR_Msk;
pub const TIM_RCR_REP_Pos: u32 = 0;
pub const TIM_RCR_REP_Msk: u32 = 0xFFFF << TIM_RCR_REP_Pos;
pub const TIM_RCR_REP: u32 = TIM_RCR_REP_Msk;
pub const TIM_CCR1_CCR1_Pos: u32 = 0;
pub const TIM_CCR1_CCR1_Msk: u32 = 0xFFFF << TIM_CCR1_CCR1_Pos;
pub const TIM_CCR1_CCR1: u32 = TIM_CCR1_CCR1_Msk;
pub const TIM_CCR2_CCR2_Pos: u32 = 0;
pub const TIM_CCR2_CCR2_Msk: u32 = 0xFFFF << TIM_CCR2_CCR2_Pos;
pub const TIM_CCR2_CCR2: u32 = TIM_CCR2_CCR2_Msk;
pub const TIM_CCR3_CCR3_Pos: u32 = 0;
pub const TIM_CCR3_CCR3_Msk: u32 = 0xFFFF << TIM_CCR3_CCR3_Pos;
pub const TIM_CCR3_CCR3: u32 = TIM_CCR3_CCR3_Msk;
pub const TIM_CCR4_CCR4_Pos: u32 = 0;
pub const TIM_CCR4_CCR4_Msk: u32 = 0xFFFF << TIM_CCR4_CCR4_Pos;
pub const TIM_CCR4_CCR4: u32 = TIM_CCR4_CCR4_Msk;
pub const TIM_CCR5_CCR5_Pos: u32 = 0;
pub const TIM_CCR5_CCR5_Msk: u32 = 0xFFFFFFFF << TIM_CCR5_CCR5_Pos;
pub const TIM_CCR5_CCR5: u32 = TIM_CCR5_CCR5_Msk;
pub const TIM_CCR5_GC5C1_Pos: u32 = 29;
pub const TIM_CCR5_GC5C1_Msk: u32 = 0x1 << TIM_CCR5_GC5C1_Pos;
pub const TIM_CCR5_GC5C1: u32 = TIM_CCR5_GC5C1_Msk;
pub const TIM_CCR5_GC5C2_Pos: u32 = 30;
pub const TIM_CCR5_GC5C2_Msk: u32 = 0x1 << TIM_CCR5_GC5C2_Pos;
pub const TIM_CCR5_GC5C2: u32 = TIM_CCR5_GC5C2_Msk;
pub const TIM_CCR5_GC5C3_Pos: u32 = 31;
pub const TIM_CCR5_GC5C3_Msk: u32 = 0x1 << TIM_CCR5_GC5C3_Pos;
pub const TIM_CCR5_GC5C3: u32 = TIM_CCR5_GC5C3_Msk;
pub const TIM_CCR6_CCR6_Pos: u32 = 0;
pub const TIM_CCR6_CCR6_Msk: u32 = 0xFFFF << TIM_CCR6_CCR6_Pos;
pub const TIM_CCR6_CCR6: u32 = TIM_CCR6_CCR6_Msk;
pub const TIM_BDTR_DTG_Pos: u32 = 0;
pub const TIM_BDTR_DTG_Msk: u32 = 0xFF << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG: u32 = TIM_BDTR_DTG_Msk;
pub const TIM_BDTR_DTG_0: u32 = 0x01 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_1: u32 = 0x02 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_2: u32 = 0x04 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_3: u32 = 0x08 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_4: u32 = 0x10 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_5: u32 = 0x20 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_6: u32 = 0x40 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_7: u32 = 0x80 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_LOCK_Pos: u32 = 8;
pub const TIM_BDTR_LOCK_Msk: u32 = 0x3 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK: u32 = TIM_BDTR_LOCK_Msk;
pub const TIM_BDTR_LOCK_0: u32 = 0x1 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK_1: u32 = 0x2 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_OSSI_Pos: u32 = 10;
pub const TIM_BDTR_OSSI_Msk: u32 = 0x1 << TIM_BDTR_OSSI_Pos;
pub const TIM_BDTR_OSSI: u32 = TIM_BDTR_OSSI_Msk;
pub const TIM_BDTR_OSSR_Pos: u32 = 11;
pub const TIM_BDTR_OSSR_Msk: u32 = 0x1 << TIM_BDTR_OSSR_Pos;
pub const TIM_BDTR_OSSR: u32 = TIM_BDTR_OSSR_Msk;
pub const TIM_BDTR_BKE_Pos: u32 = 12;
pub const TIM_BDTR_BKE_Msk: u32 = 0x1 << TIM_BDTR_BKE_Pos;
pub const TIM_BDTR_BKE: u32 = TIM_BDTR_BKE_Msk;
pub const TIM_BDTR_BKP_Pos: u32 = 13;
pub const TIM_BDTR_BKP_Msk: u32 = 0x1 << TIM_BDTR_BKP_Pos;
pub const TIM_BDTR_BKP: u32 = TIM_BDTR_BKP_Msk;
pub const TIM_BDTR_AOE_Pos: u32 = 14;
pub const TIM_BDTR_AOE_Msk: u32 = 0x1 << TIM_BDTR_AOE_Pos;
pub const TIM_BDTR_AOE: u32 = TIM_BDTR_AOE_Msk;
pub const TIM_BDTR_MOE_Pos: u32 = 15;
pub const TIM_BDTR_MOE_Msk: u32 = 0x1 << TIM_BDTR_MOE_Pos;
pub const TIM_BDTR_MOE: u32 = TIM_BDTR_MOE_Msk;
pub const TIM_BDTR_BKF_Pos: u32 = 16;
pub const TIM_BDTR_BKF_Msk: u32 = 0xF << TIM_BDTR_BKF_Pos;
pub const TIM_BDTR_BKF: u32 = TIM_BDTR_BKF_Msk;
pub const TIM_BDTR_BK2F_Pos: u32 = 20;
pub const TIM_BDTR_BK2F_Msk: u32 = 0xF << TIM_BDTR_BK2F_Pos;
pub const TIM_BDTR_BK2F: u32 = TIM_BDTR_BK2F_Msk;
pub const TIM_BDTR_BK2E_Pos: u32 = 24;
pub const TIM_BDTR_BK2E_Msk: u32 = 0x1 << TIM_BDTR_BK2E_Pos;
pub const TIM_BDTR_BK2E: u32 = TIM_BDTR_BK2E_Msk;
pub const TIM_BDTR_BK2P_Pos: u32 = 25;
pub const TIM_BDTR_BK2P_Msk: u32 = 0x1 << TIM_BDTR_BK2P_Pos;
pub const TIM_BDTR_BK2P: u32 = TIM_BDTR_BK2P_Msk;
pub const TIM_BDTR_BKDSRM_Pos: u32 = 26;
pub const TIM_BDTR_BKDSRM_Msk: u32 = 0x1 << TIM_BDTR_BKDSRM_Pos;
pub const TIM_BDTR_BKDSRM: u32 = TIM_BDTR_BKDSRM_Msk;
pub const TIM_BDTR_BK2DSRM_Pos: u32 = 27;
pub const TIM_BDTR_BK2DSRM_Msk: u32 = 0x1 << TIM_BDTR_BK2DSRM_Pos;
pub const TIM_BDTR_BK2DSRM: u32 = TIM_BDTR_BK2DSRM_Msk;
pub const TIM_BDTR_BKBID_Pos: u32 = 28;
pub const TIM_BDTR_BKBID_Msk: u32 = 0x1 << TIM_BDTR_BKBID_Pos;
pub const TIM_BDTR_BKBID: u32 = TIM_BDTR_BKBID_Msk;
pub const TIM_BDTR_BK2BID_Pos: u32 = 29;
pub const TIM_BDTR_BK2BID_Msk: u32 = 0x1 << TIM_BDTR_BK2BID_Pos;
pub const TIM_BDTR_BK2BID: u32 = TIM_BDTR_BK2BID_Msk;
pub const TIM_DCR_DBA_Pos: u32 = 0;
pub const TIM_DCR_DBA_Msk: u32 = 0x1F << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA: u32 = TIM_DCR_DBA_Msk;
pub const TIM_DCR_DBA_0: u32 = 0x01 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_1: u32 = 0x02 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_2: u32 = 0x04 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_3: u32 = 0x08 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_4: u32 = 0x10 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBL_Pos: u32 = 8;
pub const TIM_DCR_DBL_Msk: u32 = 0x1F << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL: u32 = TIM_DCR_DBL_Msk;
pub const TIM_DCR_DBL_0: u32 = 0x01 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_1: u32 = 0x02 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_2: u32 = 0x04 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_3: u32 = 0x08 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_4: u32 = 0x10 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBSS_Pos: u32 = 16;
pub const TIM_DCR_DBSS_Msk: u32 = 0xF << TIM_DCR_DBSS_Pos;
pub const TIM_DCR_DBSS: u32 = TIM_DCR_DBSS_Msk;
pub const TIM_DCR_DBSS_0: u32 = 0x01 << TIM_DCR_DBSS_Pos;
pub const TIM_DCR_DBSS_1: u32 = 0x02 << TIM_DCR_DBSS_Pos;
pub const TIM_DCR_DBSS_2: u32 = 0x04 << TIM_DCR_DBSS_Pos;
pub const TIM_DCR_DBSS_3: u32 = 0x08 << TIM_DCR_DBSS_Pos;
pub const TIM1_AF1_BKINE_Pos: u32 = 0;
pub const TIM1_AF1_BKINE_Msk: u32 = 0x1 << TIM1_AF1_BKINE_Pos;
pub const TIM1_AF1_BKINE: u32 = TIM1_AF1_BKINE_Msk;
pub const TIM1_AF1_BKCMP1E_Pos: u32 = 1;
pub const TIM1_AF1_BKCMP1E_Msk: u32 = 0x1 << TIM1_AF1_BKCMP1E_Pos;
pub const TIM1_AF1_BKCMP1E: u32 = TIM1_AF1_BKCMP1E_Msk;
pub const TIM1_AF1_BKCMP2E_Pos: u32 = 2;
pub const TIM1_AF1_BKCMP2E_Msk: u32 = 0x1 << TIM1_AF1_BKCMP2E_Pos;
pub const TIM1_AF1_BKCMP2E: u32 = TIM1_AF1_BKCMP2E_Msk;
pub const TIM1_AF1_BKDF1BK0E_Pos: u32 = 8;
pub const TIM1_AF1_BKDF1BK0E_Msk: u32 = 0x1 << TIM1_AF1_BKDF1BK0E_Pos;
pub const TIM1_AF1_BKDF1BK0E: u32 = TIM1_AF1_BKDF1BK0E_Msk;
pub const TIM1_AF1_BKINP_Pos: u32 = 9;
pub const TIM1_AF1_BKINP_Msk: u32 = 0x1 << TIM1_AF1_BKINP_Pos;
pub const TIM1_AF1_BKINP: u32 = TIM1_AF1_BKINP_Msk;
pub const TIM1_AF1_BKCMP1P_Pos: u32 = 10;
pub const TIM1_AF1_BKCMP1P_Msk: u32 = 0x1 << TIM1_AF1_BKCMP1P_Pos;
pub const TIM1_AF1_BKCMP1P: u32 = TIM1_AF1_BKCMP1P_Msk;
pub const TIM1_AF1_BKCMP2P_Pos: u32 = 11;
pub const TIM1_AF1_BKCMP2P_Msk: u32 = 0x1 << TIM1_AF1_BKCMP2P_Pos;
pub const TIM1_AF1_BKCMP2P: u32 = TIM1_AF1_BKCMP2P_Msk;
pub const TIM1_AF1_ETRSEL_Pos: u32 = 14;
pub const TIM1_AF1_ETRSEL_Msk: u32 = 0xF << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL: u32 = TIM1_AF1_ETRSEL_Msk;
pub const TIM1_AF1_ETRSEL_0: u32 = 0x1 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL_1: u32 = 0x2 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL_2: u32 = 0x4 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL_3: u32 = 0x8 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF2_BK2INE_Pos: u32 = 0;
pub const TIM1_AF2_BK2INE_Msk: u32 = 0x1 << TIM1_AF2_BK2INE_Pos;
pub const TIM1_AF2_BK2INE: u32 = TIM1_AF2_BK2INE_Msk;
pub const TIM1_AF2_BK2CMP1E_Pos: u32 = 1;
pub const TIM1_AF2_BK2CMP1E_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP1E_Pos;
pub const TIM1_AF2_BK2CMP1E: u32 = TIM1_AF2_BK2CMP1E_Msk;
pub const TIM1_AF2_BK2CMP2E_Pos: u32 = 2;
pub const TIM1_AF2_BK2CMP2E_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP2E_Pos;
pub const TIM1_AF2_BK2CMP2E: u32 = TIM1_AF2_BK2CMP2E_Msk;
pub const TIM1_AF2_BK2DF1BK1E_Pos: u32 = 8;
pub const TIM1_AF2_BK2DF1BK1E_Msk: u32 = 0x1 << TIM1_AF2_BK2DF1BK1E_Pos;
pub const TIM1_AF2_BK2DF1BK1E: u32 = TIM1_AF2_BK2DF1BK1E_Msk;
pub const TIM1_AF2_BK2INP_Pos: u32 = 9;
pub const TIM1_AF2_BK2INP_Msk: u32 = 0x1 << TIM1_AF2_BK2INP_Pos;
pub const TIM1_AF2_BK2INP: u32 = TIM1_AF2_BK2INP_Msk;
pub const TIM1_AF2_BK2CMP1P_Pos: u32 = 10;
pub const TIM1_AF2_BK2CMP1P_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP1P_Pos;
pub const TIM1_AF2_BK2CMP1P: u32 = TIM1_AF2_BK2CMP1P_Msk;
pub const TIM1_AF2_BK2CMP2P_Pos: u32 = 11;
pub const TIM1_AF2_BK2CMP2P_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP2P_Pos;
pub const TIM1_AF2_BK2CMP2P: u32 = TIM1_AF2_BK2CMP2P_Msk;
pub const TIM1_AF2_OCRSEL_Pos: u32 = 16;
pub const TIM1_AF2_OCRSEL_Msk: u32 = 0x1 << TIM1_AF2_OCRSEL_Pos;
pub const TIM1_AF2_OCRSEL: u32 = TIM1_AF2_OCRSEL_Msk;
pub const TIM1_AF2_OCRSEL_0: u32 = 0x1 << TIM1_AF2_OCRSEL_Pos;
pub const TIM_OR1_RTCPREEN_Pos: u32 = 1;
pub const TIM_OR1_RTCPREEN_Msk: u32 = 0x1 << TIM_OR1_RTCPREEN_Pos;
pub const TIM_OR1_RTCPREEN: u32 = TIM_OR1_RTCPREEN_Msk;
pub const TIM_TISEL_TI1SEL_Pos: u32 = 0;
pub const TIM_TISEL_TI1SEL_Msk: u32 = 0xF << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL: u32 = TIM_TISEL_TI1SEL_Msk;
pub const TIM_TISEL_TI1SEL_0: u32 = 0x1 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL_1: u32 = 0x2 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL_2: u32 = 0x4 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL_3: u32 = 0x8 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI2SEL_Pos: u32 = 8;
pub const TIM_TISEL_TI2SEL_Msk: u32 = 0xF << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL: u32 = TIM_TISEL_TI2SEL_Msk;
pub const TIM_TISEL_TI2SEL_0: u32 = 0x1 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL_1: u32 = 0x2 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL_2: u32 = 0x4 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL_3: u32 = 0x8 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI3SEL_Pos: u32 = 16;
pub const TIM_TISEL_TI3SEL_Msk: u32 = 0xF << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL: u32 = TIM_TISEL_TI3SEL_Msk;
pub const TIM_TISEL_TI3SEL_0: u32 = 0x1 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL_1: u32 = 0x2 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL_2: u32 = 0x4 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL_3: u32 = 0x8 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI4SEL_Pos: u32 = 24;
pub const TIM_TISEL_TI4SEL_Msk: u32 = 0xF << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL: u32 = TIM_TISEL_TI4SEL_Msk;
pub const TIM_TISEL_TI4SEL_0: u32 = 0x1 << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL_1: u32 = 0x2 << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL_2: u32 = 0x4 << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL_3: u32 = 0x8 << TIM_TISEL_TI4SEL_Pos;
pub const TIM_DTR2_DTGF_Pos: u32 = 0;
pub const TIM_DTR2_DTGF_Msk: u32 = 0xFF << TIM_DTR2_DTGF_Pos;
pub const TIM_DTR2_DTGF: u32 = TIM_DTR2_DTGF_Msk;
pub const TIM_DTR2_DTGF_0: u32 = 0x01 << TIM_DTR2_DTGF_Pos;
pub const TIM_DTR2_DTGF_1: u32 = 0x02 << TIM_DTR2_DTGF_Pos;
pub const TIM_DTR2_DTGF_2: u32 = 0x04 << TIM_DTR2_DTGF_Pos;
pub const TIM_DTR2_DTGF_3: u32 = 0x08 << TIM_DTR2_DTGF_Pos;
pub const TIM_DTR2_DTGF_4: u32 = 0x10 << TIM_DTR2_DTGF_Pos;
pub const TIM_DTR2_DTGF_5: u32 = 0x20 << TIM_DTR2_DTGF_Pos;
pub const TIM_DTR2_DTGF_6: u32 = 0x40 << TIM_DTR2_DTGF_Pos;
pub const TIM_DTR2_DTGF_7: u32 = 0x80 << TIM_DTR2_DTGF_Pos;
pub const TIM_DTR2_DTAE_Pos: u32 = 16;
pub const TIM_DTR2_DTAE_Msk: u32 = 0x1 << TIM_DTR2_DTAE_Pos;
pub const TIM_DTR2_DTAE: u32 = TIM_DTR2_DTAE_Msk;
pub const TIM_DTR2_DTPE_Pos: u32 = 17;
pub const TIM_DTR2_DTPE_Msk: u32 = 0x1 << TIM_DTR2_DTPE_Pos;
pub const TIM_DTR2_DTPE: u32 = TIM_DTR2_DTPE_Msk;
pub const TIM_ECR_IE_Pos: u32 = 0;
pub const TIM_ECR_IE_Msk: u32 = 0x1 << TIM_ECR_IE_Pos;
pub const TIM_ECR_IE: u32 = TIM_ECR_IE_Msk;
pub const TIM_ECR_IDIR_Pos: u32 = 1;
pub const TIM_ECR_IDIR_Msk: u32 = 0x3 << TIM_ECR_IDIR_Pos;
pub const TIM_ECR_IDIR: u32 = TIM_ECR_IDIR_Msk;
pub const TIM_ECR_IDIR_0: u32 = 0x01 << TIM_ECR_IDIR_Pos;
pub const TIM_ECR_IDIR_1: u32 = 0x02 << TIM_ECR_IDIR_Pos;
pub const TIM_ECR_IBLK_Pos: u32 = 3;
pub const TIM_ECR_IBLK_Msk: u32 = 0x5 << TIM_ECR_IBLK_Pos;
pub const TIM_ECR_IBLK: u32 = TIM_ECR_IBLK_Msk;
pub const TIM_ECR_IBLK_0: u32 = 0x01 << TIM_ECR_IBLK_Pos;
pub const TIM_ECR_IBLK_1: u32 = 0x02 << TIM_ECR_IBLK_Pos;
pub const TIM_ECR_FIDX_Pos: u32 = 5;
pub const TIM_ECR_FIDX_Msk: u32 = 0x1 << TIM_ECR_FIDX_Pos;
pub const TIM_ECR_FIDX: u32 = TIM_ECR_FIDX_Msk;
pub const TIM_ECR_IPOS_Pos: u32 = 6;
pub const TIM_ECR_IPOS_Msk: u32 = 0x3 << TIM_ECR_IPOS_Pos;
pub const TIM_ECR_IPOS: u32 = TIM_ECR_IPOS_Msk;
pub const TIM_ECR_IPOS_0: u32 = 0x01 << TIM_ECR_IPOS_Pos;
pub const TIM_ECR_IPOS_1: u32 = 0x02 << TIM_ECR_IPOS_Pos;
pub const TIM_ECR_PW_Pos: u32 = 16;
pub const TIM_ECR_PW_Msk: u32 = 0xFF << TIM_ECR_PW_Pos;
pub const TIM_ECR_PW: u32 = TIM_ECR_PW_Msk;
pub const TIM_ECR_PW_0: u32 = 0x01 << TIM_ECR_PW_Pos;
pub const TIM_ECR_PW_1: u32 = 0x02 << TIM_ECR_PW_Pos;
pub const TIM_ECR_PW_2: u32 = 0x04 << TIM_ECR_PW_Pos;
pub const TIM_ECR_PW_3: u32 = 0x08 << TIM_ECR_PW_Pos;
pub const TIM_ECR_PW_4: u32 = 0x10 << TIM_ECR_PW_Pos;
pub const TIM_ECR_PW_5: u32 = 0x20 << TIM_ECR_PW_Pos;
pub const TIM_ECR_PW_6: u32 = 0x40 << TIM_ECR_PW_Pos;
pub const TIM_ECR_PW_7: u32 = 0x80 << TIM_ECR_PW_Pos;
pub const TIM_ECR_PWPRSC_Pos: u32 = 24;
pub const TIM_ECR_PWPRSC_Msk: u32 = 0x7 << TIM_ECR_PWPRSC_Pos;
pub const TIM_ECR_PWPRSC: u32 = TIM_ECR_PWPRSC_Msk;
pub const TIM_ECR_PWPRSC_0: u32 = 0x01 << TIM_ECR_PWPRSC_Pos;
pub const TIM_ECR_PWPRSC_1: u32 = 0x02 << TIM_ECR_PWPRSC_Pos;
pub const TIM_ECR_PWPRSC_2: u32 = 0x04 << TIM_ECR_PWPRSC_Pos;
pub const TIM_DMAR_DMAB_Pos: u32 = 0;
pub const TIM_DMAR_DMAB_Msk: u32 = 0xFFFFFFFF << TIM_DMAR_DMAB_Pos;
pub const TIM_DMAR_DMAB: u32 = TIM_DMAR_DMAB_Msk;
pub const LPTIM_ISR_CC1IF_Pos: u32 = 0;
pub const LPTIM_ISR_CC1IF_Msk: u32 = 0x1 << LPTIM_ISR_CC1IF_Pos;
pub const LPTIM_ISR_CC1IF: u32 = LPTIM_ISR_CC1IF_Msk;
pub const LPTIM_ISR_ARRM_Pos: u32 = 1;
pub const LPTIM_ISR_ARRM_Msk: u32 = 0x1 << LPTIM_ISR_ARRM_Pos;
pub const LPTIM_ISR_ARRM: u32 = LPTIM_ISR_ARRM_Msk;
pub const LPTIM_ISR_EXTTRIG_Pos: u32 = 2;
pub const LPTIM_ISR_EXTTRIG_Msk: u32 = 0x1 << LPTIM_ISR_EXTTRIG_Pos;
pub const LPTIM_ISR_EXTTRIG: u32 = LPTIM_ISR_EXTTRIG_Msk;
pub const LPTIM_ISR_CMP1OK_Pos: u32 = 3;
pub const LPTIM_ISR_CMP1OK_Msk: u32 = 0x1 << LPTIM_ISR_CMP1OK_Pos;
pub const LPTIM_ISR_CMP1OK: u32 = LPTIM_ISR_CMP1OK_Msk;
pub const LPTIM_ISR_ARROK_Pos: u32 = 4;
pub const LPTIM_ISR_ARROK_Msk: u32 = 0x1 << LPTIM_ISR_ARROK_Pos;
pub const LPTIM_ISR_ARROK: u32 = LPTIM_ISR_ARROK_Msk;
pub const LPTIM_ISR_UP_Pos: u32 = 5;
pub const LPTIM_ISR_UP_Msk: u32 = 0x1 << LPTIM_ISR_UP_Pos;
pub const LPTIM_ISR_UP: u32 = LPTIM_ISR_UP_Msk;
pub const LPTIM_ISR_DOWN_Pos: u32 = 6;
pub const LPTIM_ISR_DOWN_Msk: u32 = 0x1 << LPTIM_ISR_DOWN_Pos;
pub const LPTIM_ISR_DOWN: u32 = LPTIM_ISR_DOWN_Msk;
pub const LPTIM_ISR_UE_Pos: u32 = 7;
pub const LPTIM_ISR_UE_Msk: u32 = 0x1 << LPTIM_ISR_UE_Pos;
pub const LPTIM_ISR_UE: u32 = LPTIM_ISR_UE_Msk;
pub const LPTIM_ISR_REPOK_Pos: u32 = 8;
pub const LPTIM_ISR_REPOK_Msk: u32 = 0x1 << LPTIM_ISR_REPOK_Pos;
pub const LPTIM_ISR_REPOK: u32 = LPTIM_ISR_REPOK_Msk;
pub const LPTIM_ISR_CC2IF_Pos: u32 = 9;
pub const LPTIM_ISR_CC2IF_Msk: u32 = 0x1 << LPTIM_ISR_CC2IF_Pos;
pub const LPTIM_ISR_CC2IF: u32 = LPTIM_ISR_CC2IF_Msk;
pub const LPTIM_ISR_CC1OF_Pos: u32 = 12;
pub const LPTIM_ISR_CC1OF_Msk: u32 = 0x1 << LPTIM_ISR_CC1OF_Pos;
pub const LPTIM_ISR_CC1OF: u32 = LPTIM_ISR_CC1OF_Msk;
pub const LPTIM_ISR_CC2OF_Pos: u32 = 13;
pub const LPTIM_ISR_CC2OF_Msk: u32 = 0x1 << LPTIM_ISR_CC2OF_Pos;
pub const LPTIM_ISR_CC2OF: u32 = LPTIM_ISR_CC2OF_Msk;
pub const LPTIM_ISR_CMP2OK_Pos: u32 = 19;
pub const LPTIM_ISR_CMP2OK_Msk: u32 = 0x1 << LPTIM_ISR_CMP2OK_Pos;
pub const LPTIM_ISR_CMP2OK: u32 = LPTIM_ISR_CMP2OK_Msk;
pub const LPTIM_ISR_DIEROK_Pos: u32 = 24;
pub const LPTIM_ISR_DIEROK_Msk: u32 = 0x1 << LPTIM_ISR_DIEROK_Pos;
pub const LPTIM_ISR_DIEROK: u32 = LPTIM_ISR_DIEROK_Msk;
pub const LPTIM_ICR_CC1CF_Pos: u32 = 0;
pub const LPTIM_ICR_CC1CF_Msk: u32 = 0x1 << LPTIM_ICR_CC1CF_Pos;
pub const LPTIM_ICR_CC1CF: u32 = LPTIM_ICR_CC1CF_Msk;
pub const LPTIM_ICR_ARRMCF_Pos: u32 = 1;
pub const LPTIM_ICR_ARRMCF_Msk: u32 = 0x1 << LPTIM_ICR_ARRMCF_Pos;
pub const LPTIM_ICR_ARRMCF: u32 = LPTIM_ICR_ARRMCF_Msk;
pub const LPTIM_ICR_EXTTRIGCF_Pos: u32 = 2;
pub const LPTIM_ICR_EXTTRIGCF_Msk: u32 = 0x1 << LPTIM_ICR_EXTTRIGCF_Pos;
pub const LPTIM_ICR_EXTTRIGCF: u32 = LPTIM_ICR_EXTTRIGCF_Msk;
pub const LPTIM_ICR_CMP1OKCF_Pos: u32 = 3;
pub const LPTIM_ICR_CMP1OKCF_Msk: u32 = 0x1 << LPTIM_ICR_CMP1OKCF_Pos;
pub const LPTIM_ICR_CMP1OKCF: u32 = LPTIM_ICR_CMP1OKCF_Msk;
pub const LPTIM_ICR_ARROKCF_Pos: u32 = 4;
pub const LPTIM_ICR_ARROKCF_Msk: u32 = 0x1 << LPTIM_ICR_ARROKCF_Pos;
pub const LPTIM_ICR_ARROKCF: u32 = LPTIM_ICR_ARROKCF_Msk;
pub const LPTIM_ICR_UPCF_Pos: u32 = 5;
pub const LPTIM_ICR_UPCF_Msk: u32 = 0x1 << LPTIM_ICR_UPCF_Pos;
pub const LPTIM_ICR_UPCF: u32 = LPTIM_ICR_UPCF_Msk;
pub const LPTIM_ICR_DOWNCF_Pos: u32 = 6;
pub const LPTIM_ICR_DOWNCF_Msk: u32 = 0x1 << LPTIM_ICR_DOWNCF_Pos;
pub const LPTIM_ICR_DOWNCF: u32 = LPTIM_ICR_DOWNCF_Msk;
pub const LPTIM_ICR_UECF_Pos: u32 = 7;
pub const LPTIM_ICR_UECF_Msk: u32 = 0x1 << LPTIM_ICR_UECF_Pos;
pub const LPTIM_ICR_UECF: u32 = LPTIM_ICR_UECF_Msk;
pub const LPTIM_ICR_REPOKCF_Pos: u32 = 8;
pub const LPTIM_ICR_REPOKCF_Msk: u32 = 0x1 << LPTIM_ICR_REPOKCF_Pos;
pub const LPTIM_ICR_REPOKCF: u32 = LPTIM_ICR_REPOKCF_Msk;
pub const LPTIM_ICR_CC2CF_Pos: u32 = 9;
pub const LPTIM_ICR_CC2CF_Msk: u32 = 0x1 << LPTIM_ICR_CC2CF_Pos;
pub const LPTIM_ICR_CC2CF: u32 = LPTIM_ICR_CC2CF_Msk;
pub const LPTIM_ICR_CC1OCF_Pos: u32 = 12;
pub const LPTIM_ICR_CC1OCF_Msk: u32 = 0x1 << LPTIM_ICR_CC1OCF_Pos;
pub const LPTIM_ICR_CC1OCF: u32 = LPTIM_ICR_CC1OCF_Msk;
pub const LPTIM_ICR_CC2OCF_Pos: u32 = 13;
pub const LPTIM_ICR_CC2OCF_Msk: u32 = 0x1 << LPTIM_ICR_CC2OCF_Pos;
pub const LPTIM_ICR_CC2OCF: u32 = LPTIM_ICR_CC2OCF_Msk;
pub const LPTIM_ICR_CMP2OKCF_Pos: u32 = 19;
pub const LPTIM_ICR_CMP2OKCF_Msk: u32 = 0x1 << LPTIM_ICR_CMP2OKCF_Pos;
pub const LPTIM_ICR_CMP2OKCF: u32 = LPTIM_ICR_CMP2OKCF_Msk;
pub const LPTIM_ICR_DIEROKCF_Pos: u32 = 24;
pub const LPTIM_ICR_DIEROKCF_Msk: u32 = 0x1 << LPTIM_ICR_DIEROKCF_Pos;
pub const LPTIM_ICR_DIEROKCF: u32 = LPTIM_ICR_DIEROKCF_Msk;
pub const LPTIM_DIER_CC1IE_Pos: u32 = 0;
pub const LPTIM_DIER_CC1IE_Msk: u32 = 0x1 << LPTIM_DIER_CC1IE_Pos;
pub const LPTIM_DIER_CC1IE: u32 = LPTIM_DIER_CC1IE_Msk;
pub const LPTIM_DIER_ARRMIE_Pos: u32 = 1;
pub const LPTIM_DIER_ARRMIE_Msk: u32 = 0x1 << LPTIM_DIER_ARRMIE_Pos;
pub const LPTIM_DIER_ARRMIE: u32 = LPTIM_DIER_ARRMIE_Msk;
pub const LPTIM_DIER_EXTTRIGIE_Pos: u32 = 2;
pub const LPTIM_DIER_EXTTRIGIE_Msk: u32 = 0x1 << LPTIM_DIER_EXTTRIGIE_Pos;
pub const LPTIM_DIER_EXTTRIGIE: u32 = LPTIM_DIER_EXTTRIGIE_Msk;
pub const LPTIM_DIER_CMP1OKIE_Pos: u32 = 3;
pub const LPTIM_DIER_CMP1OKIE_Msk: u32 = 0x1 << LPTIM_DIER_CMP1OKIE_Pos;
pub const LPTIM_DIER_CMP1OKIE: u32 = LPTIM_DIER_CMP1OKIE_Msk;
pub const LPTIM_DIER_ARROKIE_Pos: u32 = 4;
pub const LPTIM_DIER_ARROKIE_Msk: u32 = 0x1 << LPTIM_DIER_ARROKIE_Pos;
pub const LPTIM_DIER_ARROKIE: u32 = LPTIM_DIER_ARROKIE_Msk;
pub const LPTIM_DIER_UPIE_Pos: u32 = 5;
pub const LPTIM_DIER_UPIE_Msk: u32 = 0x1 << LPTIM_DIER_UPIE_Pos;
pub const LPTIM_DIER_UPIE: u32 = LPTIM_DIER_UPIE_Msk;
pub const LPTIM_DIER_DOWNIE_Pos: u32 = 6;
pub const LPTIM_DIER_DOWNIE_Msk: u32 = 0x1 << LPTIM_DIER_DOWNIE_Pos;
pub const LPTIM_DIER_DOWNIE: u32 = LPTIM_DIER_DOWNIE_Msk;
pub const LPTIM_DIER_UEIE_Pos: u32 = 7;
pub const LPTIM_DIER_UEIE_Msk: u32 = 0x1 << LPTIM_DIER_UEIE_Pos;
pub const LPTIM_DIER_UEIE: u32 = LPTIM_DIER_UEIE_Msk;
pub const LPTIM_DIER_REPOKIE_Pos: u32 = 8;
pub const LPTIM_DIER_REPOKIE_Msk: u32 = 0x1 << LPTIM_DIER_REPOKIE_Pos;
pub const LPTIM_DIER_REPOKIE: u32 = LPTIM_DIER_REPOKIE_Msk;
pub const LPTIM_DIER_CC2IE_Pos: u32 = 9;
pub const LPTIM_DIER_CC2IE_Msk: u32 = 0x1 << LPTIM_DIER_CC2IE_Pos;
pub const LPTIM_DIER_CC2IE: u32 = LPTIM_DIER_CC2IE_Msk;
pub const LPTIM_DIER_CC1OIE_Pos: u32 = 12;
pub const LPTIM_DIER_CC1OIE_Msk: u32 = 0x1 << LPTIM_DIER_CC1OIE_Pos;
pub const LPTIM_DIER_CC1OIE: u32 = LPTIM_DIER_CC1OIE_Msk;
pub const LPTIM_DIER_CC2OIE_Pos: u32 = 13;
pub const LPTIM_DIER_CC2OIE_Msk: u32 = 0x1 << LPTIM_DIER_CC2OIE_Pos;
pub const LPTIM_DIER_CC2OIE: u32 = LPTIM_DIER_CC2OIE_Msk;
pub const LPTIM_DIER_CC1DE_Pos: u32 = 16;
pub const LPTIM_DIER_CC1DE_Msk: u32 = 0x1 << LPTIM_DIER_CC1DE_Pos;
pub const LPTIM_DIER_CC1DE: u32 = LPTIM_DIER_CC1DE_Msk;
pub const LPTIM_DIER_CMP2OKIE_Pos: u32 = 19;
pub const LPTIM_DIER_CMP2OKIE_Msk: u32 = 0x1 << LPTIM_DIER_CMP2OKIE_Pos;
pub const LPTIM_DIER_CMP2OKIE: u32 = LPTIM_DIER_CMP2OKIE_Msk;
pub const LPTIM_DIER_UEDE_Pos: u32 = 23;
pub const LPTIM_DIER_UEDE_Msk: u32 = 0x1 << LPTIM_DIER_UEDE_Pos;
pub const LPTIM_DIER_UEDE: u32 = LPTIM_DIER_UEDE_Msk;
pub const LPTIM_DIER_CC2DE_Pos: u32 = 25;
pub const LPTIM_DIER_CC2DE_Msk: u32 = 0x1 << LPTIM_DIER_CC2DE_Pos;
pub const LPTIM_DIER_CC2DE: u32 = LPTIM_DIER_CC2DE_Msk;
pub const LPTIM_CFGR_CKSEL_Pos: u32 = 0;
pub const LPTIM_CFGR_CKSEL_Msk: u32 = 0x1 << LPTIM_CFGR_CKSEL_Pos;
pub const LPTIM_CFGR_CKSEL: u32 = LPTIM_CFGR_CKSEL_Msk;
pub const LPTIM_CFGR_CKPOL_Pos: u32 = 1;
pub const LPTIM_CFGR_CKPOL_Msk: u32 = 0x3 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKPOL: u32 = LPTIM_CFGR_CKPOL_Msk;
pub const LPTIM_CFGR_CKPOL_0: u32 = 0x1 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKPOL_1: u32 = 0x2 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKFLT_Pos: u32 = 3;
pub const LPTIM_CFGR_CKFLT_Msk: u32 = 0x3 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_CKFLT: u32 = LPTIM_CFGR_CKFLT_Msk;
pub const LPTIM_CFGR_CKFLT_0: u32 = 0x1 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_CKFLT_1: u32 = 0x2 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_TRGFLT_Pos: u32 = 6;
pub const LPTIM_CFGR_TRGFLT_Msk: u32 = 0x3 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_TRGFLT: u32 = LPTIM_CFGR_TRGFLT_Msk;
pub const LPTIM_CFGR_TRGFLT_0: u32 = 0x1 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_TRGFLT_1: u32 = 0x2 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_PRESC_Pos: u32 = 9;
pub const LPTIM_CFGR_PRESC_Msk: u32 = 0x7 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC: u32 = LPTIM_CFGR_PRESC_Msk;
pub const LPTIM_CFGR_PRESC_0: u32 = 0x1 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC_1: u32 = 0x2 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC_2: u32 = 0x4 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_TRIGSEL_Pos: u32 = 13;
pub const LPTIM_CFGR_TRIGSEL_Msk: u32 = 0x7 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL: u32 = LPTIM_CFGR_TRIGSEL_Msk;
pub const LPTIM_CFGR_TRIGSEL_0: u32 = 0x1 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL_1: u32 = 0x2 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL_2: u32 = 0x4 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGEN_Pos: u32 = 17;
pub const LPTIM_CFGR_TRIGEN_Msk: u32 = 0x3 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TRIGEN: u32 = LPTIM_CFGR_TRIGEN_Msk;
pub const LPTIM_CFGR_TRIGEN_0: u32 = 0x1 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TRIGEN_1: u32 = 0x2 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TIMOUT_Pos: u32 = 19;
pub const LPTIM_CFGR_TIMOUT_Msk: u32 = 0x1 << LPTIM_CFGR_TIMOUT_Pos;
pub const LPTIM_CFGR_TIMOUT: u32 = LPTIM_CFGR_TIMOUT_Msk;
pub const LPTIM_CFGR_WAVE_Pos: u32 = 20;
pub const LPTIM_CFGR_WAVE_Msk: u32 = 0x1 << LPTIM_CFGR_WAVE_Pos;
pub const LPTIM_CFGR_WAVE: u32 = LPTIM_CFGR_WAVE_Msk;
pub const LPTIM_CFGR_WAVPOL_Pos: u32 = 21;
pub const LPTIM_CFGR_WAVPOL_Msk: u32 = 0x1 << LPTIM_CFGR_WAVPOL_Pos;
pub const LPTIM_CFGR_WAVPOL: u32 = LPTIM_CFGR_WAVPOL_Msk;
pub const LPTIM_CFGR_PRELOAD_Pos: u32 = 22;
pub const LPTIM_CFGR_PRELOAD_Msk: u32 = 0x1 << LPTIM_CFGR_PRELOAD_Pos;
pub const LPTIM_CFGR_PRELOAD: u32 = LPTIM_CFGR_PRELOAD_Msk;
pub const LPTIM_CFGR_COUNTMODE_Pos: u32 = 23;
pub const LPTIM_CFGR_COUNTMODE_Msk: u32 = 0x1 << LPTIM_CFGR_COUNTMODE_Pos;
pub const LPTIM_CFGR_COUNTMODE: u32 = LPTIM_CFGR_COUNTMODE_Msk;
pub const LPTIM_CFGR_ENC_Pos: u32 = 24;
pub const LPTIM_CFGR_ENC_Msk: u32 = 0x1 << LPTIM_CFGR_ENC_Pos;
pub const LPTIM_CFGR_ENC: u32 = LPTIM_CFGR_ENC_Msk;
pub const LPTIM_CR_ENABLE_Pos: u32 = 0;
pub const LPTIM_CR_ENABLE_Msk: u32 = 0x1 << LPTIM_CR_ENABLE_Pos;
pub const LPTIM_CR_ENABLE: u32 = LPTIM_CR_ENABLE_Msk;
pub const LPTIM_CR_SNGSTRT_Pos: u32 = 1;
pub const LPTIM_CR_SNGSTRT_Msk: u32 = 0x1 << LPTIM_CR_SNGSTRT_Pos;
pub const LPTIM_CR_SNGSTRT: u32 = LPTIM_CR_SNGSTRT_Msk;
pub const LPTIM_CR_CNTSTRT_Pos: u32 = 2;
pub const LPTIM_CR_CNTSTRT_Msk: u32 = 0x1 << LPTIM_CR_CNTSTRT_Pos;
pub const LPTIM_CR_CNTSTRT: u32 = LPTIM_CR_CNTSTRT_Msk;
pub const LPTIM_CR_COUNTRST_Pos: u32 = 3;
pub const LPTIM_CR_COUNTRST_Msk: u32 = 0x1 << LPTIM_CR_COUNTRST_Pos;
pub const LPTIM_CR_COUNTRST: u32 = LPTIM_CR_COUNTRST_Msk;
pub const LPTIM_CR_RSTARE_Pos: u32 = 4;
pub const LPTIM_CR_RSTARE_Msk: u32 = 0x1 << LPTIM_CR_RSTARE_Pos;
pub const LPTIM_CR_RSTARE: u32 = LPTIM_CR_RSTARE_Msk;
pub const LPTIM_CCR1_CCR1_Pos: u32 = 0;
pub const LPTIM_CCR1_CCR1_Msk: u32 = 0xFFFF << LPTIM_CCR1_CCR1_Pos;
pub const LPTIM_CCR1_CCR1: u32 = LPTIM_CCR1_CCR1_Msk;
pub const LPTIM_ARR_ARR_Pos: u32 = 0;
pub const LPTIM_ARR_ARR_Msk: u32 = 0xFFFF << LPTIM_ARR_ARR_Pos;
pub const LPTIM_ARR_ARR: u32 = LPTIM_ARR_ARR_Msk;
pub const LPTIM_CNT_CNT_Pos: u32 = 0;
pub const LPTIM_CNT_CNT_Msk: u32 = 0xFFFF << LPTIM_CNT_CNT_Pos;
pub const LPTIM_CNT_CNT: u32 = LPTIM_CNT_CNT_Msk;
pub const LPTIM_CFGR2_IN1SEL_Pos: u32 = 0;
pub const LPTIM_CFGR2_IN1SEL_Msk: u32 = 0x3 << LPTIM_CFGR2_IN1SEL_Pos;
pub const LPTIM_CFGR2_IN1SEL: u32 = LPTIM_CFGR2_IN1SEL_Msk;
pub const LPTIM_CFGR2_IN1SEL_0: u32 = 0x1 << LPTIM_CFGR2_IN1SEL_Pos;
pub const LPTIM_CFGR2_IN1SEL_1: u32 = 0x2 << LPTIM_CFGR2_IN1SEL_Pos;
pub const LPTIM_CFGR2_IN2SEL_Pos: u32 = 4;
pub const LPTIM_CFGR2_IN2SEL_Msk: u32 = 0x3 << LPTIM_CFGR2_IN2SEL_Pos;
pub const LPTIM_CFGR2_IN2SEL: u32 = LPTIM_CFGR2_IN2SEL_Msk;
pub const LPTIM_CFGR2_IN2SEL_0: u32 = 0x1 << LPTIM_CFGR2_IN2SEL_Pos;
pub const LPTIM_CFGR2_IN2SEL_1: u32 = 0x2 << LPTIM_CFGR2_IN2SEL_Pos;
pub const LPTIM_CFGR2_IC1SEL_Pos: u32 = 16;
pub const LPTIM_CFGR2_IC1SEL_Msk: u32 = 0x3 << LPTIM_CFGR2_IC1SEL_Pos;
pub const LPTIM_CFGR2_IC1SEL: u32 = LPTIM_CFGR2_IC1SEL_Msk;
pub const LPTIM_CFGR2_IC1SEL_0: u32 = 0x1 << LPTIM_CFGR2_IC1SEL_Pos;
pub const LPTIM_CFGR2_IC1SEL_1: u32 = 0x2 << LPTIM_CFGR2_IC1SEL_Pos;
pub const LPTIM_CFGR2_IC2SEL_Pos: u32 = 20;
pub const LPTIM_CFGR2_IC2SEL_Msk: u32 = 0x3 << LPTIM_CFGR2_IC2SEL_Pos;
pub const LPTIM_CFGR2_IC2SEL: u32 = LPTIM_CFGR2_IC2SEL_Msk;
pub const LPTIM_CFGR2_IC2SEL_0: u32 = 0x1 << LPTIM_CFGR2_IC2SEL_Pos;
pub const LPTIM_CFGR2_IC2SEL_1: u32 = 0x2 << LPTIM_CFGR2_IC2SEL_Pos;
pub const LPTIM_RCR_REP_Pos: u32 = 0;
pub const LPTIM_RCR_REP_Msk: u32 = 0xFF << LPTIM_RCR_REP_Pos;
pub const LPTIM_RCR_REP: u32 = LPTIM_RCR_REP_Msk;
pub const LPTIM_CCMR1_CC1SEL_Pos: u32 = 0;
pub const LPTIM_CCMR1_CC1SEL_Msk: u32 = 0x1 << LPTIM_CCMR1_CC1SEL_Pos;
pub const LPTIM_CCMR1_CC1SEL: u32 = LPTIM_CCMR1_CC1SEL_Msk;
pub const LPTIM_CCMR1_CC1E_Pos: u32 = 1;
pub const LPTIM_CCMR1_CC1E_Msk: u32 = 0x1 << LPTIM_CCMR1_CC1E_Pos;
pub const LPTIM_CCMR1_CC1E: u32 = LPTIM_CCMR1_CC1E_Msk;
pub const LPTIM_CCMR1_CC1P_Pos: u32 = 2;
pub const LPTIM_CCMR1_CC1P_Msk: u32 = 0x3 << LPTIM_CCMR1_CC1P_Pos;
pub const LPTIM_CCMR1_CC1P: u32 = LPTIM_CCMR1_CC1P_Msk;
pub const LPTIM_CCMR1_CC1P_0: u32 = 0x1 << LPTIM_CCMR1_CC1P_Pos;
pub const LPTIM_CCMR1_CC1P_1: u32 = 0x2 << LPTIM_CCMR1_CC1P_Pos;
pub const LPTIM_CCMR1_IC1PSC_Pos: u32 = 8;
pub const LPTIM_CCMR1_IC1PSC_Msk: u32 = 0x3 << LPTIM_CCMR1_IC1PSC_Pos;
pub const LPTIM_CCMR1_IC1PSC: u32 = LPTIM_CCMR1_IC1PSC_Msk;
pub const LPTIM_CCMR1_IC1PSC_0: u32 = 0x1 << LPTIM_CCMR1_IC1PSC_Pos;
pub const LPTIM_CCMR1_IC1PSC_1: u32 = 0x2 << LPTIM_CCMR1_IC1PSC_Pos;
pub const LPTIM_CCMR1_IC1F_Pos: u32 = 12;
pub const LPTIM_CCMR1_IC1F_Msk: u32 = 0x3 << LPTIM_CCMR1_IC1F_Pos;
pub const LPTIM_CCMR1_IC1F: u32 = LPTIM_CCMR1_IC1F_Msk;
pub const LPTIM_CCMR1_IC1F_0: u32 = 0x1 << LPTIM_CCMR1_IC1F_Pos;
pub const LPTIM_CCMR1_IC1F_1: u32 = 0x2 << LPTIM_CCMR1_IC1F_Pos;
pub const LPTIM_CCMR1_CC2SEL_Pos: u32 = 16;
pub const LPTIM_CCMR1_CC2SEL_Msk: u32 = 0x1 << LPTIM_CCMR1_CC2SEL_Pos;
pub const LPTIM_CCMR1_CC2SEL: u32 = LPTIM_CCMR1_CC2SEL_Msk;
pub const LPTIM_CCMR1_CC2E_Pos: u32 = 17;
pub const LPTIM_CCMR1_CC2E_Msk: u32 = 0x1 << LPTIM_CCMR1_CC2E_Pos;
pub const LPTIM_CCMR1_CC2E: u32 = LPTIM_CCMR1_CC2E_Msk;
pub const LPTIM_CCMR1_CC2P_Pos: u32 = 18;
pub const LPTIM_CCMR1_CC2P_Msk: u32 = 0x3 << LPTIM_CCMR1_CC2P_Pos;
pub const LPTIM_CCMR1_CC2P: u32 = LPTIM_CCMR1_CC2P_Msk;
pub const LPTIM_CCMR1_CC2P_0: u32 = 0x1 << LPTIM_CCMR1_CC2P_Pos;
pub const LPTIM_CCMR1_CC2P_1: u32 = 0x2 << LPTIM_CCMR1_CC2P_Pos;
pub const LPTIM_CCMR1_IC2PSC_Pos: u32 = 24;
pub const LPTIM_CCMR1_IC2PSC_Msk: u32 = 0x3 << LPTIM_CCMR1_IC2PSC_Pos;
pub const LPTIM_CCMR1_IC2PSC: u32 = LPTIM_CCMR1_IC2PSC_Msk;
pub const LPTIM_CCMR1_IC2PSC_0: u32 = 0x1 << LPTIM_CCMR1_IC2PSC_Pos;
pub const LPTIM_CCMR1_IC2PSC_1: u32 = 0x2 << LPTIM_CCMR1_IC2PSC_Pos;
pub const LPTIM_CCMR1_IC2F_Pos: u32 = 28;
pub const LPTIM_CCMR1_IC2F_Msk: u32 = 0x3 << LPTIM_CCMR1_IC2F_Pos;
pub const LPTIM_CCMR1_IC2F: u32 = LPTIM_CCMR1_IC2F_Msk;
pub const LPTIM_CCMR1_IC2F_0: u32 = 0x1 << LPTIM_CCMR1_IC2F_Pos;
pub const LPTIM_CCMR1_IC2F_1: u32 = 0x2 << LPTIM_CCMR1_IC2F_Pos;
pub const LPTIM_CCR2_CCR2_Pos: u32 = 0;
pub const LPTIM_CCR2_CCR2_Msk: u32 = 0xFFFF << LPTIM_CCR2_CCR2_Pos;
pub const LPTIM_CCR2_CCR2: u32 = LPTIM_CCR2_CCR2_Msk;
pub const PSSI_CR_CKPOL_Pos: u32 = 5;
pub const PSSI_CR_CKPOL_Msk: u32 = 0x1 << PSSI_CR_CKPOL_Pos;
pub const PSSI_CR_CKPOL: u32 = PSSI_CR_CKPOL_Msk;
pub const PSSI_CR_DEPOL_Pos: u32 = 6;
pub const PSSI_CR_DEPOL_Msk: u32 = 0x1 << PSSI_CR_DEPOL_Pos;
pub const PSSI_CR_DEPOL: u32 = PSSI_CR_DEPOL_Msk;
pub const PSSI_CR_RDYPOL_Pos: u32 = 8;
pub const PSSI_CR_RDYPOL_Msk: u32 = 0x1 << PSSI_CR_RDYPOL_Pos;
pub const PSSI_CR_RDYPOL: u32 = PSSI_CR_RDYPOL_Msk;
pub const PSSI_CR_EDM_Pos: u32 = 10;
pub const PSSI_CR_EDM_Msk: u32 = 0x3 << PSSI_CR_EDM_Pos;
pub const PSSI_CR_EDM: u32 = PSSI_CR_EDM_Msk;
pub const PSSI_CR_ENABLE_Pos: u32 = 14;
pub const PSSI_CR_ENABLE_Msk: u32 = 0x1 << PSSI_CR_ENABLE_Pos;
pub const PSSI_CR_ENABLE: u32 = PSSI_CR_ENABLE_Msk;
pub const PSSI_CR_DERDYCFG_Pos: u32 = 18;
pub const PSSI_CR_DERDYCFG_Msk: u32 = 0x7 << PSSI_CR_DERDYCFG_Pos;
pub const PSSI_CR_DERDYCFG: u32 = PSSI_CR_DERDYCFG_Msk;
pub const PSSI_CR_DMAEN_Pos: u32 = 30;
pub const PSSI_CR_DMAEN_Msk: u32 = 0x1 << PSSI_CR_DMAEN_Pos;
pub const PSSI_CR_DMAEN: u32 = PSSI_CR_DMAEN_Msk;
pub const PSSI_CR_OUTEN_Pos: u32 = 31;
pub const PSSI_CR_OUTEN_Msk: u32 = 0x1 << PSSI_CR_OUTEN_Pos;
pub const PSSI_CR_OUTEN: u32 = PSSI_CR_OUTEN_Msk;
pub const PSSI_SR_RTT4B_Pos: u32 = 2;
pub const PSSI_SR_RTT4B_Msk: u32 = 0x1 << PSSI_SR_RTT4B_Pos;
pub const PSSI_SR_RTT4B: u32 = PSSI_SR_RTT4B_Msk;
pub const PSSI_SR_RTT1B_Pos: u32 = 3;
pub const PSSI_SR_RTT1B_Msk: u32 = 0x1 << PSSI_SR_RTT1B_Pos;
pub const PSSI_SR_RTT1B: u32 = PSSI_SR_RTT1B_Msk;
pub const PSSI_RIS_OVR_RIS_Pos: u32 = 1;
pub const PSSI_RIS_OVR_RIS_Msk: u32 = 0x1 << PSSI_RIS_OVR_RIS_Pos;
pub const PSSI_RIS_OVR_RIS: u32 = PSSI_RIS_OVR_RIS_Msk;
pub const PSSI_IER_OVR_IE_Pos: u32 = 1;
pub const PSSI_IER_OVR_IE_Msk: u32 = 0x1 << PSSI_IER_OVR_IE_Pos;
pub const PSSI_IER_OVR_IE: u32 = PSSI_IER_OVR_IE_Msk;
pub const PSSI_MIS_OVR_MIS_Pos: u32 = 1;
pub const PSSI_MIS_OVR_MIS_Msk: u32 = 0x1 << PSSI_MIS_OVR_MIS_Pos;
pub const PSSI_MIS_OVR_MIS: u32 = PSSI_MIS_OVR_MIS_Msk;
pub const PSSI_ICR_OVR_ISC_Pos: u32 = 1;
pub const PSSI_ICR_OVR_ISC_Msk: u32 = 0x1 << PSSI_ICR_OVR_ISC_Pos;
pub const PSSI_ICR_OVR_ISC: u32 = PSSI_ICR_OVR_ISC_Msk;
pub const PSSI_DR_DR_Pos: u32 = 0;
pub const PSSI_DR_DR_Msk: u32 = 0xFFFFFFFF << PSSI_DR_DR_Pos;
pub const PSSI_DR_DR: u32 = PSSI_DR_DR_Msk;
pub const SDMMC_POWER_PWRCTRL_Pos: u32 = 0;
pub const SDMMC_POWER_PWRCTRL_Msk: u32 = 0x3 << SDMMC_POWER_PWRCTRL_Pos;
pub const SDMMC_POWER_PWRCTRL: u32 = SDMMC_POWER_PWRCTRL_Msk;
pub const SDMMC_POWER_PWRCTRL_0: u32 = 0x1 << SDMMC_POWER_PWRCTRL_Pos;
pub const SDMMC_POWER_PWRCTRL_1: u32 = 0x2 << SDMMC_POWER_PWRCTRL_Pos;
pub const SDMMC_POWER_VSWITCH_Pos: u32 = 2;
pub const SDMMC_POWER_VSWITCH_Msk: u32 = 0x1 << SDMMC_POWER_VSWITCH_Pos;
pub const SDMMC_POWER_VSWITCH: u32 = SDMMC_POWER_VSWITCH_Msk;
pub const SDMMC_POWER_VSWITCHEN_Pos: u32 = 3;
pub const SDMMC_POWER_VSWITCHEN_Msk: u32 = 0x1 << SDMMC_POWER_VSWITCHEN_Pos;
pub const SDMMC_POWER_VSWITCHEN: u32 = SDMMC_POWER_VSWITCHEN_Msk;
pub const SDMMC_POWER_DIRPOL_Pos: u32 = 4;
pub const SDMMC_POWER_DIRPOL_Msk: u32 = 0x1 << SDMMC_POWER_DIRPOL_Pos;
pub const SDMMC_POWER_DIRPOL: u32 = SDMMC_POWER_DIRPOL_Msk;
pub const SDMMC_CLKCR_CLKDIV_Pos: u32 = 0;
pub const SDMMC_CLKCR_CLKDIV_Msk: u32 = 0x3FF << SDMMC_CLKCR_CLKDIV_Pos;
pub const SDMMC_CLKCR_CLKDIV: u32 = SDMMC_CLKCR_CLKDIV_Msk;
pub const SDMMC_CLKCR_PWRSAV_Pos: u32 = 12;
pub const SDMMC_CLKCR_PWRSAV_Msk: u32 = 0x1 << SDMMC_CLKCR_PWRSAV_Pos;
pub const SDMMC_CLKCR_PWRSAV: u32 = SDMMC_CLKCR_PWRSAV_Msk;
pub const SDMMC_CLKCR_WIDBUS_Pos: u32 = 14;
pub const SDMMC_CLKCR_WIDBUS_Msk: u32 = 0x3 << SDMMC_CLKCR_WIDBUS_Pos;
pub const SDMMC_CLKCR_WIDBUS: u32 = SDMMC_CLKCR_WIDBUS_Msk;
pub const SDMMC_CLKCR_WIDBUS_0: u32 = 0x1 << SDMMC_CLKCR_WIDBUS_Pos;
pub const SDMMC_CLKCR_WIDBUS_1: u32 = 0x2 << SDMMC_CLKCR_WIDBUS_Pos;
pub const SDMMC_CLKCR_NEGEDGE_Pos: u32 = 16;
pub const SDMMC_CLKCR_NEGEDGE_Msk: u32 = 0x1 << SDMMC_CLKCR_NEGEDGE_Pos;
pub const SDMMC_CLKCR_NEGEDGE: u32 = SDMMC_CLKCR_NEGEDGE_Msk;
pub const SDMMC_CLKCR_HWFC_EN_Pos: u32 = 17;
pub const SDMMC_CLKCR_HWFC_EN_Msk: u32 = 0x1 << SDMMC_CLKCR_HWFC_EN_Pos;
pub const SDMMC_CLKCR_HWFC_EN: u32 = SDMMC_CLKCR_HWFC_EN_Msk;
pub const SDMMC_CLKCR_DDR_Pos: u32 = 18;
pub const SDMMC_CLKCR_DDR_Msk: u32 = 0x1 << SDMMC_CLKCR_DDR_Pos;
pub const SDMMC_CLKCR_DDR: u32 = SDMMC_CLKCR_DDR_Msk;
pub const SDMMC_CLKCR_BUSSPEED_Pos: u32 = 19;
pub const SDMMC_CLKCR_BUSSPEED_Msk: u32 = 0x1 << SDMMC_CLKCR_BUSSPEED_Pos;
pub const SDMMC_CLKCR_BUSSPEED: u32 = SDMMC_CLKCR_BUSSPEED_Msk;
pub const SDMMC_CLKCR_SELCLKRX_Pos: u32 = 20;
pub const SDMMC_CLKCR_SELCLKRX_Msk: u32 = 0x3 << SDMMC_CLKCR_SELCLKRX_Pos;
pub const SDMMC_CLKCR_SELCLKRX: u32 = SDMMC_CLKCR_SELCLKRX_Msk;
pub const SDMMC_CLKCR_SELCLKRX_0: u32 = 0x1 << SDMMC_CLKCR_SELCLKRX_Pos;
pub const SDMMC_CLKCR_SELCLKRX_1: u32 = 0x2 << SDMMC_CLKCR_SELCLKRX_Pos;
pub const SDMMC_ARG_CMDARG_Pos: u32 = 0;
pub const SDMMC_ARG_CMDARG_Msk: u32 = 0xFFFFFFFF << SDMMC_ARG_CMDARG_Pos;
pub const SDMMC_ARG_CMDARG: u32 = SDMMC_ARG_CMDARG_Msk;
pub const SDMMC_CMD_CMDINDEX_Pos: u32 = 0;
pub const SDMMC_CMD_CMDINDEX_Msk: u32 = 0x3F << SDMMC_CMD_CMDINDEX_Pos;
pub const SDMMC_CMD_CMDINDEX: u32 = SDMMC_CMD_CMDINDEX_Msk;
pub const SDMMC_CMD_CMDTRANS_Pos: u32 = 6;
pub const SDMMC_CMD_CMDTRANS_Msk: u32 = 0x1 << SDMMC_CMD_CMDTRANS_Pos;
pub const SDMMC_CMD_CMDTRANS: u32 = SDMMC_CMD_CMDTRANS_Msk;
pub const SDMMC_CMD_CMDSTOP_Pos: u32 = 7;
pub const SDMMC_CMD_CMDSTOP_Msk: u32 = 0x1 << SDMMC_CMD_CMDSTOP_Pos;
pub const SDMMC_CMD_CMDSTOP: u32 = SDMMC_CMD_CMDSTOP_Msk;
pub const SDMMC_CMD_WAITRESP_Pos: u32 = 8;
pub const SDMMC_CMD_WAITRESP_Msk: u32 = 0x3 << SDMMC_CMD_WAITRESP_Pos;
pub const SDMMC_CMD_WAITRESP: u32 = SDMMC_CMD_WAITRESP_Msk;
pub const SDMMC_CMD_WAITRESP_0: u32 = 0x1 << SDMMC_CMD_WAITRESP_Pos;
pub const SDMMC_CMD_WAITRESP_1: u32 = 0x2 << SDMMC_CMD_WAITRESP_Pos;
pub const SDMMC_CMD_WAITINT_Pos: u32 = 10;
pub const SDMMC_CMD_WAITINT_Msk: u32 = 0x1 << SDMMC_CMD_WAITINT_Pos;
pub const SDMMC_CMD_WAITINT: u32 = SDMMC_CMD_WAITINT_Msk;
pub const SDMMC_CMD_WAITPEND_Pos: u32 = 11;
pub const SDMMC_CMD_WAITPEND_Msk: u32 = 0x1 << SDMMC_CMD_WAITPEND_Pos;
pub const SDMMC_CMD_WAITPEND: u32 = SDMMC_CMD_WAITPEND_Msk;
pub const SDMMC_CMD_CPSMEN_Pos: u32 = 12;
pub const SDMMC_CMD_CPSMEN_Msk: u32 = 0x1 << SDMMC_CMD_CPSMEN_Pos;
pub const SDMMC_CMD_CPSMEN: u32 = SDMMC_CMD_CPSMEN_Msk;
pub const SDMMC_CMD_DTHOLD_Pos: u32 = 13;
pub const SDMMC_CMD_DTHOLD_Msk: u32 = 0x1 << SDMMC_CMD_DTHOLD_Pos;
pub const SDMMC_CMD_DTHOLD: u32 = SDMMC_CMD_DTHOLD_Msk;
pub const SDMMC_CMD_BOOTMODE_Pos: u32 = 14;
pub const SDMMC_CMD_BOOTMODE_Msk: u32 = 0x1 << SDMMC_CMD_BOOTMODE_Pos;
pub const SDMMC_CMD_BOOTMODE: u32 = SDMMC_CMD_BOOTMODE_Msk;
pub const SDMMC_CMD_BOOTEN_Pos: u32 = 15;
pub const SDMMC_CMD_BOOTEN_Msk: u32 = 0x1 << SDMMC_CMD_BOOTEN_Pos;
pub const SDMMC_CMD_BOOTEN: u32 = SDMMC_CMD_BOOTEN_Msk;
pub const SDMMC_CMD_CMDSUSPEND_Pos: u32 = 16;
pub const SDMMC_CMD_CMDSUSPEND_Msk: u32 = 0x1 << SDMMC_CMD_CMDSUSPEND_Pos;
pub const SDMMC_CMD_CMDSUSPEND: u32 = SDMMC_CMD_CMDSUSPEND_Msk;
pub const SDMMC_RESPCMD_RESPCMD_Pos: u32 = 0;
pub const SDMMC_RESPCMD_RESPCMD_Msk: u32 = 0x3F << SDMMC_RESPCMD_RESPCMD_Pos;
pub const SDMMC_RESPCMD_RESPCMD: u32 = SDMMC_RESPCMD_RESPCMD_Msk;
pub const SDMMC_RESP1_CARDSTATUS1_Pos: u32 = 0;
pub const SDMMC_RESP1_CARDSTATUS1_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP1_CARDSTATUS1_Pos;
pub const SDMMC_RESP1_CARDSTATUS1: u32 = SDMMC_RESP1_CARDSTATUS1_Msk;
pub const SDMMC_RESP2_CARDSTATUS2_Pos: u32 = 0;
pub const SDMMC_RESP2_CARDSTATUS2_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP2_CARDSTATUS2_Pos;
pub const SDMMC_RESP2_CARDSTATUS2: u32 = SDMMC_RESP2_CARDSTATUS2_Msk;
pub const SDMMC_RESP3_CARDSTATUS3_Pos: u32 = 0;
pub const SDMMC_RESP3_CARDSTATUS3_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP3_CARDSTATUS3_Pos;
pub const SDMMC_RESP3_CARDSTATUS3: u32 = SDMMC_RESP3_CARDSTATUS3_Msk;
pub const SDMMC_RESP4_CARDSTATUS4_Pos: u32 = 0;
pub const SDMMC_RESP4_CARDSTATUS4_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP4_CARDSTATUS4_Pos;
pub const SDMMC_RESP4_CARDSTATUS4: u32 = SDMMC_RESP4_CARDSTATUS4_Msk;
pub const SDMMC_DTIMER_DATATIME_Pos: u32 = 0;
pub const SDMMC_DTIMER_DATATIME_Msk: u32 = 0xFFFFFFFF << SDMMC_DTIMER_DATATIME_Pos;
pub const SDMMC_DTIMER_DATATIME: u32 = SDMMC_DTIMER_DATATIME_Msk;
pub const SDMMC_DLEN_DATALENGTH_Pos: u32 = 0;
pub const SDMMC_DLEN_DATALENGTH_Msk: u32 = 0x1FFFFFF << SDMMC_DLEN_DATALENGTH_Pos;
pub const SDMMC_DLEN_DATALENGTH: u32 = SDMMC_DLEN_DATALENGTH_Msk;
pub const SDMMC_DCTRL_DTEN_Pos: u32 = 0;
pub const SDMMC_DCTRL_DTEN_Msk: u32 = 0x1 << SDMMC_DCTRL_DTEN_Pos;
pub const SDMMC_DCTRL_DTEN: u32 = SDMMC_DCTRL_DTEN_Msk;
pub const SDMMC_DCTRL_DTDIR_Pos: u32 = 1;
pub const SDMMC_DCTRL_DTDIR_Msk: u32 = 0x1 << SDMMC_DCTRL_DTDIR_Pos;
pub const SDMMC_DCTRL_DTDIR: u32 = SDMMC_DCTRL_DTDIR_Msk;
pub const SDMMC_DCTRL_DTMODE_Pos: u32 = 2;
pub const SDMMC_DCTRL_DTMODE_Msk: u32 = 0x3 << SDMMC_DCTRL_DTMODE_Pos;
pub const SDMMC_DCTRL_DTMODE: u32 = SDMMC_DCTRL_DTMODE_Msk;
pub const SDMMC_DCTRL_DTMODE_0: u32 = 0x1 << SDMMC_DCTRL_DTMODE_Pos;
pub const SDMMC_DCTRL_DTMODE_1: u32 = 0x2 << SDMMC_DCTRL_DTMODE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_Pos: u32 = 4;
pub const SDMMC_DCTRL_DBLOCKSIZE_Msk: u32 = 0xF << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE: u32 = SDMMC_DCTRL_DBLOCKSIZE_Msk;
pub const SDMMC_DCTRL_DBLOCKSIZE_0: u32 = 0x1 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_1: u32 = 0x2 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_2: u32 = 0x4 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_3: u32 = 0x8 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_RWSTART_Pos: u32 = 8;
pub const SDMMC_DCTRL_RWSTART_Msk: u32 = 0x1 << SDMMC_DCTRL_RWSTART_Pos;
pub const SDMMC_DCTRL_RWSTART: u32 = SDMMC_DCTRL_RWSTART_Msk;
pub const SDMMC_DCTRL_RWSTOP_Pos: u32 = 9;
pub const SDMMC_DCTRL_RWSTOP_Msk: u32 = 0x1 << SDMMC_DCTRL_RWSTOP_Pos;
pub const SDMMC_DCTRL_RWSTOP: u32 = SDMMC_DCTRL_RWSTOP_Msk;
pub const SDMMC_DCTRL_RWMOD_Pos: u32 = 10;
pub const SDMMC_DCTRL_RWMOD_Msk: u32 = 0x1 << SDMMC_DCTRL_RWMOD_Pos;
pub const SDMMC_DCTRL_RWMOD: u32 = SDMMC_DCTRL_RWMOD_Msk;
pub const SDMMC_DCTRL_SDIOEN_Pos: u32 = 11;
pub const SDMMC_DCTRL_SDIOEN_Msk: u32 = 0x1 << SDMMC_DCTRL_SDIOEN_Pos;
pub const SDMMC_DCTRL_SDIOEN: u32 = SDMMC_DCTRL_SDIOEN_Msk;
pub const SDMMC_DCTRL_BOOTACKEN_Pos: u32 = 12;
pub const SDMMC_DCTRL_BOOTACKEN_Msk: u32 = 0x1 << SDMMC_DCTRL_BOOTACKEN_Pos;
pub const SDMMC_DCTRL_BOOTACKEN: u32 = SDMMC_DCTRL_BOOTACKEN_Msk;
pub const SDMMC_DCTRL_FIFORST_Pos: u32 = 13;
pub const SDMMC_DCTRL_FIFORST_Msk: u32 = 0x1 << SDMMC_DCTRL_FIFORST_Pos;
pub const SDMMC_DCTRL_FIFORST: u32 = SDMMC_DCTRL_FIFORST_Msk;
pub const SDMMC_DCOUNT_DATACOUNT_Pos: u32 = 0;
pub const SDMMC_DCOUNT_DATACOUNT_Msk: u32 = 0x1FFFFFF << SDMMC_DCOUNT_DATACOUNT_Pos;
pub const SDMMC_DCOUNT_DATACOUNT: u32 = SDMMC_DCOUNT_DATACOUNT_Msk;
pub const SDMMC_STA_CCRCFAIL_Pos: u32 = 0;
pub const SDMMC_STA_CCRCFAIL_Msk: u32 = 0x1 << SDMMC_STA_CCRCFAIL_Pos;
pub const SDMMC_STA_CCRCFAIL: u32 = SDMMC_STA_CCRCFAIL_Msk;
pub const SDMMC_STA_DCRCFAIL_Pos: u32 = 1;
pub const SDMMC_STA_DCRCFAIL_Msk: u32 = 0x1 << SDMMC_STA_DCRCFAIL_Pos;
pub const SDMMC_STA_DCRCFAIL: u32 = SDMMC_STA_DCRCFAIL_Msk;
pub const SDMMC_STA_CTIMEOUT_Pos: u32 = 2;
pub const SDMMC_STA_CTIMEOUT_Msk: u32 = 0x1 << SDMMC_STA_CTIMEOUT_Pos;
pub const SDMMC_STA_CTIMEOUT: u32 = SDMMC_STA_CTIMEOUT_Msk;
pub const SDMMC_STA_DTIMEOUT_Pos: u32 = 3;
pub const SDMMC_STA_DTIMEOUT_Msk: u32 = 0x1 << SDMMC_STA_DTIMEOUT_Pos;
pub const SDMMC_STA_DTIMEOUT: u32 = SDMMC_STA_DTIMEOUT_Msk;
pub const SDMMC_STA_TXUNDERR_Pos: u32 = 4;
pub const SDMMC_STA_TXUNDERR_Msk: u32 = 0x1 << SDMMC_STA_TXUNDERR_Pos;
pub const SDMMC_STA_TXUNDERR: u32 = SDMMC_STA_TXUNDERR_Msk;
pub const SDMMC_STA_RXOVERR_Pos: u32 = 5;
pub const SDMMC_STA_RXOVERR_Msk: u32 = 0x1 << SDMMC_STA_RXOVERR_Pos;
pub const SDMMC_STA_RXOVERR: u32 = SDMMC_STA_RXOVERR_Msk;
pub const SDMMC_STA_CMDREND_Pos: u32 = 6;
pub const SDMMC_STA_CMDREND_Msk: u32 = 0x1 << SDMMC_STA_CMDREND_Pos;
pub const SDMMC_STA_CMDREND: u32 = SDMMC_STA_CMDREND_Msk;
pub const SDMMC_STA_CMDSENT_Pos: u32 = 7;
pub const SDMMC_STA_CMDSENT_Msk: u32 = 0x1 << SDMMC_STA_CMDSENT_Pos;
pub const SDMMC_STA_CMDSENT: u32 = SDMMC_STA_CMDSENT_Msk;
pub const SDMMC_STA_DATAEND_Pos: u32 = 8;
pub const SDMMC_STA_DATAEND_Msk: u32 = 0x1 << SDMMC_STA_DATAEND_Pos;
pub const SDMMC_STA_DATAEND: u32 = SDMMC_STA_DATAEND_Msk;
pub const SDMMC_STA_DHOLD_Pos: u32 = 9;
pub const SDMMC_STA_DHOLD_Msk: u32 = 0x1 << SDMMC_STA_DHOLD_Pos;
pub const SDMMC_STA_DHOLD: u32 = SDMMC_STA_DHOLD_Msk;
pub const SDMMC_STA_DBCKEND_Pos: u32 = 10;
pub const SDMMC_STA_DBCKEND_Msk: u32 = 0x1 << SDMMC_STA_DBCKEND_Pos;
pub const SDMMC_STA_DBCKEND: u32 = SDMMC_STA_DBCKEND_Msk;
pub const SDMMC_STA_DABORT_Pos: u32 = 11;
pub const SDMMC_STA_DABORT_Msk: u32 = 0x1 << SDMMC_STA_DABORT_Pos;
pub const SDMMC_STA_DABORT: u32 = SDMMC_STA_DABORT_Msk;
pub const SDMMC_STA_DPSMACT_Pos: u32 = 12;
pub const SDMMC_STA_DPSMACT_Msk: u32 = 0x1 << SDMMC_STA_DPSMACT_Pos;
pub const SDMMC_STA_DPSMACT: u32 = SDMMC_STA_DPSMACT_Msk;
pub const SDMMC_STA_CPSMACT_Pos: u32 = 13;
pub const SDMMC_STA_CPSMACT_Msk: u32 = 0x1 << SDMMC_STA_CPSMACT_Pos;
pub const SDMMC_STA_CPSMACT: u32 = SDMMC_STA_CPSMACT_Msk;
pub const SDMMC_STA_TXFIFOHE_Pos: u32 = 14;
pub const SDMMC_STA_TXFIFOHE_Msk: u32 = 0x1 << SDMMC_STA_TXFIFOHE_Pos;
pub const SDMMC_STA_TXFIFOHE: u32 = SDMMC_STA_TXFIFOHE_Msk;
pub const SDMMC_STA_RXFIFOHF_Pos: u32 = 15;
pub const SDMMC_STA_RXFIFOHF_Msk: u32 = 0x1 << SDMMC_STA_RXFIFOHF_Pos;
pub const SDMMC_STA_RXFIFOHF: u32 = SDMMC_STA_RXFIFOHF_Msk;
pub const SDMMC_STA_TXFIFOF_Pos: u32 = 16;
pub const SDMMC_STA_TXFIFOF_Msk: u32 = 0x1 << SDMMC_STA_TXFIFOF_Pos;
pub const SDMMC_STA_TXFIFOF: u32 = SDMMC_STA_TXFIFOF_Msk;
pub const SDMMC_STA_RXFIFOF_Pos: u32 = 17;
pub const SDMMC_STA_RXFIFOF_Msk: u32 = 0x1 << SDMMC_STA_RXFIFOF_Pos;
pub const SDMMC_STA_RXFIFOF: u32 = SDMMC_STA_RXFIFOF_Msk;
pub const SDMMC_STA_TXFIFOE_Pos: u32 = 18;
pub const SDMMC_STA_TXFIFOE_Msk: u32 = 0x1 << SDMMC_STA_TXFIFOE_Pos;
pub const SDMMC_STA_TXFIFOE: u32 = SDMMC_STA_TXFIFOE_Msk;
pub const SDMMC_STA_RXFIFOE_Pos: u32 = 19;
pub const SDMMC_STA_RXFIFOE_Msk: u32 = 0x1 << SDMMC_STA_RXFIFOE_Pos;
pub const SDMMC_STA_RXFIFOE: u32 = SDMMC_STA_RXFIFOE_Msk;
pub const SDMMC_STA_BUSYD0_Pos: u32 = 20;
pub const SDMMC_STA_BUSYD0_Msk: u32 = 0x1 << SDMMC_STA_BUSYD0_Pos;
pub const SDMMC_STA_BUSYD0: u32 = SDMMC_STA_BUSYD0_Msk;
pub const SDMMC_STA_BUSYD0END_Pos: u32 = 21;
pub const SDMMC_STA_BUSYD0END_Msk: u32 = 0x1 << SDMMC_STA_BUSYD0END_Pos;
pub const SDMMC_STA_BUSYD0END: u32 = SDMMC_STA_BUSYD0END_Msk;
pub const SDMMC_STA_SDIOIT_Pos: u32 = 22;
pub const SDMMC_STA_SDIOIT_Msk: u32 = 0x1 << SDMMC_STA_SDIOIT_Pos;
pub const SDMMC_STA_SDIOIT: u32 = SDMMC_STA_SDIOIT_Msk;
pub const SDMMC_STA_ACKFAIL_Pos: u32 = 23;
pub const SDMMC_STA_ACKFAIL_Msk: u32 = 0x1 << SDMMC_STA_ACKFAIL_Pos;
pub const SDMMC_STA_ACKFAIL: u32 = SDMMC_STA_ACKFAIL_Msk;
pub const SDMMC_STA_ACKTIMEOUT_Pos: u32 = 24;
pub const SDMMC_STA_ACKTIMEOUT_Msk: u32 = 0x1 << SDMMC_STA_ACKTIMEOUT_Pos;
pub const SDMMC_STA_ACKTIMEOUT: u32 = SDMMC_STA_ACKTIMEOUT_Msk;
pub const SDMMC_STA_VSWEND_Pos: u32 = 25;
pub const SDMMC_STA_VSWEND_Msk: u32 = 0x1 << SDMMC_STA_VSWEND_Pos;
pub const SDMMC_STA_VSWEND: u32 = SDMMC_STA_VSWEND_Msk;
pub const SDMMC_STA_CKSTOP_Pos: u32 = 26;
pub const SDMMC_STA_CKSTOP_Msk: u32 = 0x1 << SDMMC_STA_CKSTOP_Pos;
pub const SDMMC_STA_CKSTOP: u32 = SDMMC_STA_CKSTOP_Msk;
pub const SDMMC_STA_IDMATE_Pos: u32 = 27;
pub const SDMMC_STA_IDMATE_Msk: u32 = 0x1 << SDMMC_STA_IDMATE_Pos;
pub const SDMMC_STA_IDMATE: u32 = SDMMC_STA_IDMATE_Msk;
pub const SDMMC_STA_IDMABTC_Pos: u32 = 28;
pub const SDMMC_STA_IDMABTC_Msk: u32 = 0x1 << SDMMC_STA_IDMABTC_Pos;
pub const SDMMC_STA_IDMABTC: u32 = SDMMC_STA_IDMABTC_Msk;
pub const SDMMC_ICR_CCRCFAILC_Pos: u32 = 0;
pub const SDMMC_ICR_CCRCFAILC_Msk: u32 = 0x1 << SDMMC_ICR_CCRCFAILC_Pos;
pub const SDMMC_ICR_CCRCFAILC: u32 = SDMMC_ICR_CCRCFAILC_Msk;
pub const SDMMC_ICR_DCRCFAILC_Pos: u32 = 1;
pub const SDMMC_ICR_DCRCFAILC_Msk: u32 = 0x1 << SDMMC_ICR_DCRCFAILC_Pos;
pub const SDMMC_ICR_DCRCFAILC: u32 = SDMMC_ICR_DCRCFAILC_Msk;
pub const SDMMC_ICR_CTIMEOUTC_Pos: u32 = 2;
pub const SDMMC_ICR_CTIMEOUTC_Msk: u32 = 0x1 << SDMMC_ICR_CTIMEOUTC_Pos;
pub const SDMMC_ICR_CTIMEOUTC: u32 = SDMMC_ICR_CTIMEOUTC_Msk;
pub const SDMMC_ICR_DTIMEOUTC_Pos: u32 = 3;
pub const SDMMC_ICR_DTIMEOUTC_Msk: u32 = 0x1 << SDMMC_ICR_DTIMEOUTC_Pos;
pub const SDMMC_ICR_DTIMEOUTC: u32 = SDMMC_ICR_DTIMEOUTC_Msk;
pub const SDMMC_ICR_TXUNDERRC_Pos: u32 = 4;
pub const SDMMC_ICR_TXUNDERRC_Msk: u32 = 0x1 << SDMMC_ICR_TXUNDERRC_Pos;
pub const SDMMC_ICR_TXUNDERRC: u32 = SDMMC_ICR_TXUNDERRC_Msk;
pub const SDMMC_ICR_RXOVERRC_Pos: u32 = 5;
pub const SDMMC_ICR_RXOVERRC_Msk: u32 = 0x1 << SDMMC_ICR_RXOVERRC_Pos;
pub const SDMMC_ICR_RXOVERRC: u32 = SDMMC_ICR_RXOVERRC_Msk;
pub const SDMMC_ICR_CMDRENDC_Pos: u32 = 6;
pub const SDMMC_ICR_CMDRENDC_Msk: u32 = 0x1 << SDMMC_ICR_CMDRENDC_Pos;
pub const SDMMC_ICR_CMDRENDC: u32 = SDMMC_ICR_CMDRENDC_Msk;
pub const SDMMC_ICR_CMDSENTC_Pos: u32 = 7;
pub const SDMMC_ICR_CMDSENTC_Msk: u32 = 0x1 << SDMMC_ICR_CMDSENTC_Pos;
pub const SDMMC_ICR_CMDSENTC: u32 = SDMMC_ICR_CMDSENTC_Msk;
pub const SDMMC_ICR_DATAENDC_Pos: u32 = 8;
pub const SDMMC_ICR_DATAENDC_Msk: u32 = 0x1 << SDMMC_ICR_DATAENDC_Pos;
pub const SDMMC_ICR_DATAENDC: u32 = SDMMC_ICR_DATAENDC_Msk;
pub const SDMMC_ICR_DHOLDC_Pos: u32 = 9;
pub const SDMMC_ICR_DHOLDC_Msk: u32 = 0x1 << SDMMC_ICR_DHOLDC_Pos;
pub const SDMMC_ICR_DHOLDC: u32 = SDMMC_ICR_DHOLDC_Msk;
pub const SDMMC_ICR_DBCKENDC_Pos: u32 = 10;
pub const SDMMC_ICR_DBCKENDC_Msk: u32 = 0x1 << SDMMC_ICR_DBCKENDC_Pos;
pub const SDMMC_ICR_DBCKENDC: u32 = SDMMC_ICR_DBCKENDC_Msk;
pub const SDMMC_ICR_DABORTC_Pos: u32 = 11;
pub const SDMMC_ICR_DABORTC_Msk: u32 = 0x1 << SDMMC_ICR_DABORTC_Pos;
pub const SDMMC_ICR_DABORTC: u32 = SDMMC_ICR_DABORTC_Msk;
pub const SDMMC_ICR_BUSYD0ENDC_Pos: u32 = 21;
pub const SDMMC_ICR_BUSYD0ENDC_Msk: u32 = 0x1 << SDMMC_ICR_BUSYD0ENDC_Pos;
pub const SDMMC_ICR_BUSYD0ENDC: u32 = SDMMC_ICR_BUSYD0ENDC_Msk;
pub const SDMMC_ICR_SDIOITC_Pos: u32 = 22;
pub const SDMMC_ICR_SDIOITC_Msk: u32 = 0x1 << SDMMC_ICR_SDIOITC_Pos;
pub const SDMMC_ICR_SDIOITC: u32 = SDMMC_ICR_SDIOITC_Msk;
pub const SDMMC_ICR_ACKFAILC_Pos: u32 = 23;
pub const SDMMC_ICR_ACKFAILC_Msk: u32 = 0x1 << SDMMC_ICR_ACKFAILC_Pos;
pub const SDMMC_ICR_ACKFAILC: u32 = SDMMC_ICR_ACKFAILC_Msk;
pub const SDMMC_ICR_ACKTIMEOUTC_Pos: u32 = 24;
pub const SDMMC_ICR_ACKTIMEOUTC_Msk: u32 = 0x1 << SDMMC_ICR_ACKTIMEOUTC_Pos;
pub const SDMMC_ICR_ACKTIMEOUTC: u32 = SDMMC_ICR_ACKTIMEOUTC_Msk;
pub const SDMMC_ICR_VSWENDC_Pos: u32 = 25;
pub const SDMMC_ICR_VSWENDC_Msk: u32 = 0x1 << SDMMC_ICR_VSWENDC_Pos;
pub const SDMMC_ICR_VSWENDC: u32 = SDMMC_ICR_VSWENDC_Msk;
pub const SDMMC_ICR_CKSTOPC_Pos: u32 = 26;
pub const SDMMC_ICR_CKSTOPC_Msk: u32 = 0x1 << SDMMC_ICR_CKSTOPC_Pos;
pub const SDMMC_ICR_CKSTOPC: u32 = SDMMC_ICR_CKSTOPC_Msk;
pub const SDMMC_ICR_IDMATEC_Pos: u32 = 27;
pub const SDMMC_ICR_IDMATEC_Msk: u32 = 0x1 << SDMMC_ICR_IDMATEC_Pos;
pub const SDMMC_ICR_IDMATEC: u32 = SDMMC_ICR_IDMATEC_Msk;
pub const SDMMC_ICR_IDMABTCC_Pos: u32 = 28;
pub const SDMMC_ICR_IDMABTCC_Msk: u32 = 0x1 << SDMMC_ICR_IDMABTCC_Pos;
pub const SDMMC_ICR_IDMABTCC: u32 = SDMMC_ICR_IDMABTCC_Msk;
pub const SDMMC_MASK_CCRCFAILIE_Pos: u32 = 0;
pub const SDMMC_MASK_CCRCFAILIE_Msk: u32 = 0x1 << SDMMC_MASK_CCRCFAILIE_Pos;
pub const SDMMC_MASK_CCRCFAILIE: u32 = SDMMC_MASK_CCRCFAILIE_Msk;
pub const SDMMC_MASK_DCRCFAILIE_Pos: u32 = 1;
pub const SDMMC_MASK_DCRCFAILIE_Msk: u32 = 0x1 << SDMMC_MASK_DCRCFAILIE_Pos;
pub const SDMMC_MASK_DCRCFAILIE: u32 = SDMMC_MASK_DCRCFAILIE_Msk;
pub const SDMMC_MASK_CTIMEOUTIE_Pos: u32 = 2;
pub const SDMMC_MASK_CTIMEOUTIE_Msk: u32 = 0x1 << SDMMC_MASK_CTIMEOUTIE_Pos;
pub const SDMMC_MASK_CTIMEOUTIE: u32 = SDMMC_MASK_CTIMEOUTIE_Msk;
pub const SDMMC_MASK_DTIMEOUTIE_Pos: u32 = 3;
pub const SDMMC_MASK_DTIMEOUTIE_Msk: u32 = 0x1 << SDMMC_MASK_DTIMEOUTIE_Pos;
pub const SDMMC_MASK_DTIMEOUTIE: u32 = SDMMC_MASK_DTIMEOUTIE_Msk;
pub const SDMMC_MASK_TXUNDERRIE_Pos: u32 = 4;
pub const SDMMC_MASK_TXUNDERRIE_Msk: u32 = 0x1 << SDMMC_MASK_TXUNDERRIE_Pos;
pub const SDMMC_MASK_TXUNDERRIE: u32 = SDMMC_MASK_TXUNDERRIE_Msk;
pub const SDMMC_MASK_RXOVERRIE_Pos: u32 = 5;
pub const SDMMC_MASK_RXOVERRIE_Msk: u32 = 0x1 << SDMMC_MASK_RXOVERRIE_Pos;
pub const SDMMC_MASK_RXOVERRIE: u32 = SDMMC_MASK_RXOVERRIE_Msk;
pub const SDMMC_MASK_CMDRENDIE_Pos: u32 = 6;
pub const SDMMC_MASK_CMDRENDIE_Msk: u32 = 0x1 << SDMMC_MASK_CMDRENDIE_Pos;
pub const SDMMC_MASK_CMDRENDIE: u32 = SDMMC_MASK_CMDRENDIE_Msk;
pub const SDMMC_MASK_CMDSENTIE_Pos: u32 = 7;
pub const SDMMC_MASK_CMDSENTIE_Msk: u32 = 0x1 << SDMMC_MASK_CMDSENTIE_Pos;
pub const SDMMC_MASK_CMDSENTIE: u32 = SDMMC_MASK_CMDSENTIE_Msk;
pub const SDMMC_MASK_DATAENDIE_Pos: u32 = 8;
pub const SDMMC_MASK_DATAENDIE_Msk: u32 = 0x1 << SDMMC_MASK_DATAENDIE_Pos;
pub const SDMMC_MASK_DATAENDIE: u32 = SDMMC_MASK_DATAENDIE_Msk;
pub const SDMMC_MASK_DHOLDIE_Pos: u32 = 9;
pub const SDMMC_MASK_DHOLDIE_Msk: u32 = 0x1 << SDMMC_MASK_DHOLDIE_Pos;
pub const SDMMC_MASK_DHOLDIE: u32 = SDMMC_MASK_DHOLDIE_Msk;
pub const SDMMC_MASK_DBCKENDIE_Pos: u32 = 10;
pub const SDMMC_MASK_DBCKENDIE_Msk: u32 = 0x1 << SDMMC_MASK_DBCKENDIE_Pos;
pub const SDMMC_MASK_DBCKENDIE: u32 = SDMMC_MASK_DBCKENDIE_Msk;
pub const SDMMC_MASK_DABORTIE_Pos: u32 = 11;
pub const SDMMC_MASK_DABORTIE_Msk: u32 = 0x1 << SDMMC_MASK_DABORTIE_Pos;
pub const SDMMC_MASK_DABORTIE: u32 = SDMMC_MASK_DABORTIE_Msk;
pub const SDMMC_MASK_TXFIFOHEIE_Pos: u32 = 14;
pub const SDMMC_MASK_TXFIFOHEIE_Msk: u32 = 0x1 << SDMMC_MASK_TXFIFOHEIE_Pos;
pub const SDMMC_MASK_TXFIFOHEIE: u32 = SDMMC_MASK_TXFIFOHEIE_Msk;
pub const SDMMC_MASK_RXFIFOHFIE_Pos: u32 = 15;
pub const SDMMC_MASK_RXFIFOHFIE_Msk: u32 = 0x1 << SDMMC_MASK_RXFIFOHFIE_Pos;
pub const SDMMC_MASK_RXFIFOHFIE: u32 = SDMMC_MASK_RXFIFOHFIE_Msk;
pub const SDMMC_MASK_RXFIFOFIE_Pos: u32 = 17;
pub const SDMMC_MASK_RXFIFOFIE_Msk: u32 = 0x1 << SDMMC_MASK_RXFIFOFIE_Pos;
pub const SDMMC_MASK_RXFIFOFIE: u32 = SDMMC_MASK_RXFIFOFIE_Msk;
pub const SDMMC_MASK_TXFIFOEIE_Pos: u32 = 18;
pub const SDMMC_MASK_TXFIFOEIE_Msk: u32 = 0x1 << SDMMC_MASK_TXFIFOEIE_Pos;
pub const SDMMC_MASK_TXFIFOEIE: u32 = SDMMC_MASK_TXFIFOEIE_Msk;
pub const SDMMC_MASK_BUSYD0ENDIE_Pos: u32 = 21;
pub const SDMMC_MASK_BUSYD0ENDIE_Msk: u32 = 0x1 << SDMMC_MASK_BUSYD0ENDIE_Pos;
pub const SDMMC_MASK_BUSYD0ENDIE: u32 = SDMMC_MASK_BUSYD0ENDIE_Msk;
pub const SDMMC_MASK_SDIOITIE_Pos: u32 = 22;
pub const SDMMC_MASK_SDIOITIE_Msk: u32 = 0x1 << SDMMC_MASK_SDIOITIE_Pos;
pub const SDMMC_MASK_SDIOITIE: u32 = SDMMC_MASK_SDIOITIE_Msk;
pub const SDMMC_MASK_ACKFAILIE_Pos: u32 = 23;
pub const SDMMC_MASK_ACKFAILIE_Msk: u32 = 0x1 << SDMMC_MASK_ACKFAILIE_Pos;
pub const SDMMC_MASK_ACKFAILIE: u32 = SDMMC_MASK_ACKFAILIE_Msk;
pub const SDMMC_MASK_ACKTIMEOUTIE_Pos: u32 = 24;
pub const SDMMC_MASK_ACKTIMEOUTIE_Msk: u32 = 0x1 << SDMMC_MASK_ACKTIMEOUTIE_Pos;
pub const SDMMC_MASK_ACKTIMEOUTIE: u32 = SDMMC_MASK_ACKTIMEOUTIE_Msk;
pub const SDMMC_MASK_VSWENDIE_Pos: u32 = 25;
pub const SDMMC_MASK_VSWENDIE_Msk: u32 = 0x1 << SDMMC_MASK_VSWENDIE_Pos;
pub const SDMMC_MASK_VSWENDIE: u32 = SDMMC_MASK_VSWENDIE_Msk;
pub const SDMMC_MASK_CKSTOPIE_Pos: u32 = 26;
pub const SDMMC_MASK_CKSTOPIE_Msk: u32 = 0x1 << SDMMC_MASK_CKSTOPIE_Pos;
pub const SDMMC_MASK_CKSTOPIE: u32 = SDMMC_MASK_CKSTOPIE_Msk;
pub const SDMMC_MASK_IDMABTCIE_Pos: u32 = 28;
pub const SDMMC_MASK_IDMABTCIE_Msk: u32 = 0x1 << SDMMC_MASK_IDMABTCIE_Pos;
pub const SDMMC_MASK_IDMABTCIE: u32 = SDMMC_MASK_IDMABTCIE_Msk;
pub const SDMMC_ACKTIME_ACKTIME_Pos: u32 = 0;
pub const SDMMC_ACKTIME_ACKTIME_Msk: u32 = 0x1FFFFFF << SDMMC_ACKTIME_ACKTIME_Pos;
pub const SDMMC_ACKTIME_ACKTIME: u32 = SDMMC_ACKTIME_ACKTIME_Msk;
pub const SDMMC_FIFO_FIFODATA_Pos: u32 = 0;
pub const SDMMC_FIFO_FIFODATA_Msk: u32 = 0xFFFFFFFF << SDMMC_FIFO_FIFODATA_Pos;
pub const SDMMC_FIFO_FIFODATA: u32 = SDMMC_FIFO_FIFODATA_Msk;
pub const SDMMC_IDMA_IDMAEN_Pos: u32 = 0;
pub const SDMMC_IDMA_IDMAEN_Msk: u32 = 0x1 << SDMMC_IDMA_IDMAEN_Pos;
pub const SDMMC_IDMA_IDMAEN: u32 = SDMMC_IDMA_IDMAEN_Msk;
pub const SDMMC_IDMA_IDMABMODE_Pos: u32 = 1;
pub const SDMMC_IDMA_IDMABMODE_Msk: u32 = 0x1 << SDMMC_IDMA_IDMABMODE_Pos;
pub const SDMMC_IDMA_IDMABMODE: u32 = SDMMC_IDMA_IDMABMODE_Msk;
pub const SDMMC_IDMABSIZE_IDMABNDT_Pos: u32 = 5;
pub const SDMMC_IDMABSIZE_IDMABNDT_Msk: u32 = 0xFFF << SDMMC_IDMABSIZE_IDMABNDT_Pos;
pub const SDMMC_IDMABSIZE_IDMABNDT: u32 = SDMMC_IDMABSIZE_IDMABNDT_Msk;
pub const SDMMC_IDMABASER_IDMABASER: u32 = uint32_t0xFFFFFFFF;
pub const SDMMC_IDMALAR_IDMALA_Pos: u32 = 0;
pub const SDMMC_IDMALAR_IDMALA_Msk: u32 = 0x3FFF << SDMMC_IDMALAR_IDMALA_Pos;
pub const SDMMC_IDMALAR_IDMALA: u32 = SDMMC_IDMALAR_IDMALA_Msk;
pub const SDMMC_IDMALAR_ABR_Pos: u32 = 29;
pub const SDMMC_IDMALAR_ABR_Msk: u32 = 0x1 << SDMMC_IDMALAR_ABR_Pos;
pub const SDMMC_IDMALAR_ABR: u32 = SDMMC_IDMALAR_ABR_Msk;
pub const SDMMC_IDMALAR_ULS_Pos: u32 = 30;
pub const SDMMC_IDMALAR_ULS_Msk: u32 = 0x1 << SDMMC_IDMALAR_ULS_Pos;
pub const SDMMC_IDMALAR_ULS: u32 = SDMMC_IDMALAR_ULS_Msk;
pub const SDMMC_IDMALAR_ULA_Pos: u32 = 31;
pub const SDMMC_IDMALAR_ULA_Msk: u32 = 0x1 << SDMMC_IDMALAR_ULA_Pos;
pub const SDMMC_IDMALAR_ULA: u32 = SDMMC_IDMALAR_ULA_Msk;
pub const SDMMC_IDMABAR_IDMABAR: u32 = uint32_t0xFFFFFFFF;
pub const XSPI_CR_EN_Pos: u32 = 0;
pub const XSPI_CR_EN_Msk: u32 = 0x1 << XSPI_CR_EN_Pos;
pub const XSPI_CR_EN: u32 = XSPI_CR_EN_Msk;
pub const XSPI_CR_ABORT_Pos: u32 = 1;
pub const XSPI_CR_ABORT_Msk: u32 = 0x1 << XSPI_CR_ABORT_Pos;
pub const XSPI_CR_ABORT: u32 = XSPI_CR_ABORT_Msk;
pub const XSPI_CR_DMAEN_Pos: u32 = 2;
pub const XSPI_CR_DMAEN_Msk: u32 = 0x1 << XSPI_CR_DMAEN_Pos;
pub const XSPI_CR_DMAEN: u32 = XSPI_CR_DMAEN_Msk;
pub const XSPI_CR_TCEN_Pos: u32 = 3;
pub const XSPI_CR_TCEN_Msk: u32 = 0x1 << XSPI_CR_TCEN_Pos;
pub const XSPI_CR_TCEN: u32 = XSPI_CR_TCEN_Msk;
pub const XSPI_CR_DMM_Pos: u32 = 6;
pub const XSPI_CR_DMM_Msk: u32 = 0x1 << XSPI_CR_DMM_Pos;
pub const XSPI_CR_DMM: u32 = XSPI_CR_DMM_Msk;
pub const XSPI_CR_MSEL_Pos: u32 = 7;
pub const XSPI_CR_MSEL_Msk: u32 = 0x1 << XSPI_CR_MSEL_Pos;
pub const XSPI_CR_MSEL: u32 = XSPI_CR_MSEL_Msk;
pub const XSPI_CR_FTHRES_Pos: u32 = 8;
pub const XSPI_CR_FTHRES_Msk: u32 = 0x1F << XSPI_CR_FTHRES_Pos;
pub const XSPI_CR_FTHRES: u32 = XSPI_CR_FTHRES_Msk;
pub const XSPI_CR_TEIE_Pos: u32 = 16;
pub const XSPI_CR_TEIE_Msk: u32 = 0x1 << XSPI_CR_TEIE_Pos;
pub const XSPI_CR_TEIE: u32 = XSPI_CR_TEIE_Msk;
pub const XSPI_CR_TCIE_Pos: u32 = 17;
pub const XSPI_CR_TCIE_Msk: u32 = 0x1 << XSPI_CR_TCIE_Pos;
pub const XSPI_CR_TCIE: u32 = XSPI_CR_TCIE_Msk;
pub const XSPI_CR_FTIE_Pos: u32 = 18;
pub const XSPI_CR_FTIE_Msk: u32 = 0x1 << XSPI_CR_FTIE_Pos;
pub const XSPI_CR_FTIE: u32 = XSPI_CR_FTIE_Msk;
pub const XSPI_CR_SMIE_Pos: u32 = 19;
pub const XSPI_CR_SMIE_Msk: u32 = 0x1 << XSPI_CR_SMIE_Pos;
pub const XSPI_CR_SMIE: u32 = XSPI_CR_SMIE_Msk;
pub const XSPI_CR_TOIE_Pos: u32 = 20;
pub const XSPI_CR_TOIE_Msk: u32 = 0x1 << XSPI_CR_TOIE_Pos;
pub const XSPI_CR_TOIE: u32 = XSPI_CR_TOIE_Msk;
pub const XSPI_CR_APMS_Pos: u32 = 22;
pub const XSPI_CR_APMS_Msk: u32 = 0x1 << XSPI_CR_APMS_Pos;
pub const XSPI_CR_APMS: u32 = XSPI_CR_APMS_Msk;
pub const XSPI_CR_PMM_Pos: u32 = 23;
pub const XSPI_CR_PMM_Msk: u32 = 0x1 << XSPI_CR_PMM_Pos;
pub const XSPI_CR_PMM: u32 = XSPI_CR_PMM_Msk;
pub const XSPI_CR_FMODE_Pos: u32 = 28;
pub const XSPI_CR_FMODE_Msk: u32 = 0x3 << XSPI_CR_FMODE_Pos;
pub const XSPI_CR_FMODE: u32 = XSPI_CR_FMODE_Msk;
pub const XSPI_CR_FMODE_0: u32 = 0x1 << XSPI_CR_FMODE_Pos;
pub const XSPI_CR_FMODE_1: u32 = 0x2 << XSPI_CR_FMODE_Pos;
pub const XSPI_DCR1_CKMODE_Pos: u32 = 0;
pub const XSPI_DCR1_CKMODE_Msk: u32 = 0x1 << XSPI_DCR1_CKMODE_Pos;
pub const XSPI_DCR1_CKMODE: u32 = XSPI_DCR1_CKMODE_Msk;
pub const XSPI_DCR1_FRCK_Pos: u32 = 1;
pub const XSPI_DCR1_FRCK_Msk: u32 = 0x1 << XSPI_DCR1_FRCK_Pos;
pub const XSPI_DCR1_FRCK: u32 = XSPI_DCR1_FRCK_Msk;
pub const XSPI_DCR1_DLYBYP_Pos: u32 = 3;
pub const XSPI_DCR1_DLYBYP_Msk: u32 = 0x1 << XSPI_DCR1_DLYBYP_Pos;
pub const XSPI_DCR1_DLYBYP: u32 = XSPI_DCR1_DLYBYP_Msk;
pub const XSPI_DCR1_CSHT_Pos: u32 = 8;
pub const XSPI_DCR1_CSHT_Msk: u32 = 0x3F << XSPI_DCR1_CSHT_Pos;
pub const XSPI_DCR1_CSHT: u32 = XSPI_DCR1_CSHT_Msk;
pub const XSPI_DCR1_DEVSIZE_Pos: u32 = 16;
pub const XSPI_DCR1_DEVSIZE_Msk: u32 = 0x1F << XSPI_DCR1_DEVSIZE_Pos;
pub const XSPI_DCR1_DEVSIZE: u32 = XSPI_DCR1_DEVSIZE_Msk;
pub const XSPI_DCR1_MTYP_Pos: u32 = 24;
pub const XSPI_DCR1_MTYP_Msk: u32 = 0x7 << XSPI_DCR1_MTYP_Pos;
pub const XSPI_DCR1_MTYP: u32 = XSPI_DCR1_MTYP_Msk;
pub const XSPI_DCR1_MTYP_0: u32 = 0x1 << XSPI_DCR1_MTYP_Pos;
pub const XSPI_DCR1_MTYP_1: u32 = 0x2 << XSPI_DCR1_MTYP_Pos;
pub const XSPI_DCR1_MTYP_2: u32 = 0x4 << XSPI_DCR1_MTYP_Pos;
pub const XSPI_DCR2_PRESCALER_Pos: u32 = 0;
pub const XSPI_DCR2_PRESCALER_Msk: u32 = 0xFF << XSPI_DCR2_PRESCALER_Pos;
pub const XSPI_DCR2_PRESCALER: u32 = XSPI_DCR2_PRESCALER_Msk;
pub const XSPI_DCR2_WRAPSIZE_Pos: u32 = 16;
pub const XSPI_DCR2_WRAPSIZE_Msk: u32 = 0x7 << XSPI_DCR2_WRAPSIZE_Pos;
pub const XSPI_DCR2_WRAPSIZE: u32 = XSPI_DCR2_WRAPSIZE_Msk;
pub const XSPI_DCR2_WRAPSIZE_0: u32 = 0x1 << XSPI_DCR2_WRAPSIZE_Pos;
pub const XSPI_DCR2_WRAPSIZE_1: u32 = 0x2 << XSPI_DCR2_WRAPSIZE_Pos;
pub const XSPI_DCR2_WRAPSIZE_2: u32 = 0x4 << XSPI_DCR2_WRAPSIZE_Pos;
pub const XSPI_DCR3_CSBOUND_Pos: u32 = 16;
pub const XSPI_DCR3_CSBOUND_Msk: u32 = 0x1F << XSPI_DCR3_CSBOUND_Pos;
pub const XSPI_DCR3_CSBOUND: u32 = XSPI_DCR3_CSBOUND_Msk;
pub const XSPI_DCR4_REFRESH_Pos: u32 = 0;
pub const XSPI_DCR4_REFRESH_Msk: u32 = 0xFFFFFFFF << XSPI_DCR4_REFRESH_Pos;
pub const XSPI_DCR4_REFRESH: u32 = XSPI_DCR4_REFRESH_Msk;
pub const XSPI_SR_TEF_Pos: u32 = 0;
pub const XSPI_SR_TEF_Msk: u32 = 0x1 << XSPI_SR_TEF_Pos;
pub const XSPI_SR_TEF: u32 = XSPI_SR_TEF_Msk;
pub const XSPI_SR_TCF_Pos: u32 = 1;
pub const XSPI_SR_TCF_Msk: u32 = 0x1 << XSPI_SR_TCF_Pos;
pub const XSPI_SR_TCF: u32 = XSPI_SR_TCF_Msk;
pub const XSPI_SR_FTF_Pos: u32 = 2;
pub const XSPI_SR_FTF_Msk: u32 = 0x1 << XSPI_SR_FTF_Pos;
pub const XSPI_SR_FTF: u32 = XSPI_SR_FTF_Msk;
pub const XSPI_SR_SMF_Pos: u32 = 3;
pub const XSPI_SR_SMF_Msk: u32 = 0x1 << XSPI_SR_SMF_Pos;
pub const XSPI_SR_SMF: u32 = XSPI_SR_SMF_Msk;
pub const XSPI_SR_TOF_Pos: u32 = 4;
pub const XSPI_SR_TOF_Msk: u32 = 0x1 << XSPI_SR_TOF_Pos;
pub const XSPI_SR_TOF: u32 = XSPI_SR_TOF_Msk;
pub const XSPI_SR_BUSY_Pos: u32 = 5;
pub const XSPI_SR_BUSY_Msk: u32 = 0x1 << XSPI_SR_BUSY_Pos;
pub const XSPI_SR_BUSY: u32 = XSPI_SR_BUSY_Msk;
pub const XSPI_SR_FLEVEL_Pos: u32 = 8;
pub const XSPI_SR_FLEVEL_Msk: u32 = 0x3F << XSPI_SR_FLEVEL_Pos;
pub const XSPI_SR_FLEVEL: u32 = XSPI_SR_FLEVEL_Msk;
pub const XSPI_FCR_CTEF_Pos: u32 = 0;
pub const XSPI_FCR_CTEF_Msk: u32 = 0x1 << XSPI_FCR_CTEF_Pos;
pub const XSPI_FCR_CTEF: u32 = XSPI_FCR_CTEF_Msk;
pub const XSPI_FCR_CTCF_Pos: u32 = 1;
pub const XSPI_FCR_CTCF_Msk: u32 = 0x1 << XSPI_FCR_CTCF_Pos;
pub const XSPI_FCR_CTCF: u32 = XSPI_FCR_CTCF_Msk;
pub const XSPI_FCR_CSMF_Pos: u32 = 3;
pub const XSPI_FCR_CSMF_Msk: u32 = 0x1 << XSPI_FCR_CSMF_Pos;
pub const XSPI_FCR_CSMF: u32 = XSPI_FCR_CSMF_Msk;
pub const XSPI_FCR_CTOF_Pos: u32 = 4;
pub const XSPI_FCR_CTOF_Msk: u32 = 0x1 << XSPI_FCR_CTOF_Pos;
pub const XSPI_FCR_CTOF: u32 = XSPI_FCR_CTOF_Msk;
pub const XSPI_DLR_DL_Pos: u32 = 0;
pub const XSPI_DLR_DL_Msk: u32 = 0xFFFFFFFF << XSPI_DLR_DL_Pos;
pub const XSPI_DLR_DL: u32 = XSPI_DLR_DL_Msk;
pub const XSPI_AR_ADDRESS_Pos: u32 = 0;
pub const XSPI_AR_ADDRESS_Msk: u32 = 0xFFFFFFFF << XSPI_AR_ADDRESS_Pos;
pub const XSPI_AR_ADDRESS: u32 = XSPI_AR_ADDRESS_Msk;
pub const XSPI_DR_DATA_Pos: u32 = 0;
pub const XSPI_DR_DATA_Msk: u32 = 0xFFFFFFFF << XSPI_DR_DATA_Pos;
pub const XSPI_DR_DATA: u32 = XSPI_DR_DATA_Msk;
pub const XSPI_PSMKR_MASK_Pos: u32 = 0;
pub const XSPI_PSMKR_MASK_Msk: u32 = 0xFFFFFFFF << XSPI_PSMKR_MASK_Pos;
pub const XSPI_PSMKR_MASK: u32 = XSPI_PSMKR_MASK_Msk;
pub const XSPI_PSMAR_MATCH_Pos: u32 = 0;
pub const XSPI_PSMAR_MATCH_Msk: u32 = 0xFFFFFFFF << XSPI_PSMAR_MATCH_Pos;
pub const XSPI_PSMAR_MATCH: u32 = XSPI_PSMAR_MATCH_Msk;
pub const XSPI_PIR_INTERVAL_Pos: u32 = 0;
pub const XSPI_PIR_INTERVAL_Msk: u32 = 0xFFFF << XSPI_PIR_INTERVAL_Pos;
pub const XSPI_PIR_INTERVAL: u32 = XSPI_PIR_INTERVAL_Msk;
pub const XSPI_CCR_IMODE_Pos: u32 = 0;
pub const XSPI_CCR_IMODE_Msk: u32 = 0x7 << XSPI_CCR_IMODE_Pos;
pub const XSPI_CCR_IMODE: u32 = XSPI_CCR_IMODE_Msk;
pub const XSPI_CCR_IMODE_0: u32 = 0x1 << XSPI_CCR_IMODE_Pos;
pub const XSPI_CCR_IMODE_1: u32 = 0x2 << XSPI_CCR_IMODE_Pos;
pub const XSPI_CCR_IMODE_2: u32 = 0x4 << XSPI_CCR_IMODE_Pos;
pub const XSPI_CCR_IDTR_Pos: u32 = 3;
pub const XSPI_CCR_IDTR_Msk: u32 = 0x1 << XSPI_CCR_IDTR_Pos;
pub const XSPI_CCR_IDTR: u32 = XSPI_CCR_IDTR_Msk;
pub const XSPI_CCR_ISIZE_Pos: u32 = 4;
pub const XSPI_CCR_ISIZE_Msk: u32 = 0x3 << XSPI_CCR_ISIZE_Pos;
pub const XSPI_CCR_ISIZE: u32 = XSPI_CCR_ISIZE_Msk;
pub const XSPI_CCR_ISIZE_0: u32 = 0x1 << XSPI_CCR_ISIZE_Pos;
pub const XSPI_CCR_ISIZE_1: u32 = 0x2 << XSPI_CCR_ISIZE_Pos;
pub const XSPI_CCR_ADMODE_Pos: u32 = 8;
pub const XSPI_CCR_ADMODE_Msk: u32 = 0x7 << XSPI_CCR_ADMODE_Pos;
pub const XSPI_CCR_ADMODE: u32 = XSPI_CCR_ADMODE_Msk;
pub const XSPI_CCR_ADMODE_0: u32 = 0x1 << XSPI_CCR_ADMODE_Pos;
pub const XSPI_CCR_ADMODE_1: u32 = 0x2 << XSPI_CCR_ADMODE_Pos;
pub const XSPI_CCR_ADMODE_2: u32 = 0x4 << XSPI_CCR_ADMODE_Pos;
pub const XSPI_CCR_ADDTR_Pos: u32 = 11;
pub const XSPI_CCR_ADDTR_Msk: u32 = 0x1 << XSPI_CCR_ADDTR_Pos;
pub const XSPI_CCR_ADDTR: u32 = XSPI_CCR_ADDTR_Msk;
pub const XSPI_CCR_ADSIZE_Pos: u32 = 12;
pub const XSPI_CCR_ADSIZE_Msk: u32 = 0x3 << XSPI_CCR_ADSIZE_Pos;
pub const XSPI_CCR_ADSIZE: u32 = XSPI_CCR_ADSIZE_Msk;
pub const XSPI_CCR_ADSIZE_0: u32 = 0x1 << XSPI_CCR_ADSIZE_Pos;
pub const XSPI_CCR_ADSIZE_1: u32 = 0x2 << XSPI_CCR_ADSIZE_Pos;
pub const XSPI_CCR_ABMODE_Pos: u32 = 16;
pub const XSPI_CCR_ABMODE_Msk: u32 = 0x7 << XSPI_CCR_ABMODE_Pos;
pub const XSPI_CCR_ABMODE: u32 = XSPI_CCR_ABMODE_Msk;
pub const XSPI_CCR_ABMODE_0: u32 = 0x1 << XSPI_CCR_ABMODE_Pos;
pub const XSPI_CCR_ABMODE_1: u32 = 0x2 << XSPI_CCR_ABMODE_Pos;
pub const XSPI_CCR_ABMODE_2: u32 = 0x4 << XSPI_CCR_ABMODE_Pos;
pub const XSPI_CCR_ABDTR_Pos: u32 = 19;
pub const XSPI_CCR_ABDTR_Msk: u32 = 0x1 << XSPI_CCR_ABDTR_Pos;
pub const XSPI_CCR_ABDTR: u32 = XSPI_CCR_ABDTR_Msk;
pub const XSPI_CCR_ABSIZE_Pos: u32 = 20;
pub const XSPI_CCR_ABSIZE_Msk: u32 = 0x3 << XSPI_CCR_ABSIZE_Pos;
pub const XSPI_CCR_ABSIZE: u32 = XSPI_CCR_ABSIZE_Msk;
pub const XSPI_CCR_ABSIZE_0: u32 = 0x1 << XSPI_CCR_ABSIZE_Pos;
pub const XSPI_CCR_ABSIZE_1: u32 = 0x2 << XSPI_CCR_ABSIZE_Pos;
pub const XSPI_CCR_DMODE_Pos: u32 = 24;
pub const XSPI_CCR_DMODE_Msk: u32 = 0x7 << XSPI_CCR_DMODE_Pos;
pub const XSPI_CCR_DMODE: u32 = XSPI_CCR_DMODE_Msk;
pub const XSPI_CCR_DMODE_0: u32 = 0x1 << XSPI_CCR_DMODE_Pos;
pub const XSPI_CCR_DMODE_1: u32 = 0x2 << XSPI_CCR_DMODE_Pos;
pub const XSPI_CCR_DMODE_2: u32 = 0x4 << XSPI_CCR_DMODE_Pos;
pub const XSPI_CCR_DDTR_Pos: u32 = 27;
pub const XSPI_CCR_DDTR_Msk: u32 = 0x1 << XSPI_CCR_DDTR_Pos;
pub const XSPI_CCR_DDTR: u32 = XSPI_CCR_DDTR_Msk;
pub const XSPI_CCR_DQSE_Pos: u32 = 29;
pub const XSPI_CCR_DQSE_Msk: u32 = 0x1 << XSPI_CCR_DQSE_Pos;
pub const XSPI_CCR_DQSE: u32 = XSPI_CCR_DQSE_Msk;
pub const XSPI_CCR_SIOO_Pos: u32 = 31;
pub const XSPI_CCR_SIOO_Msk: u32 = 0x1 << XSPI_CCR_SIOO_Pos;
pub const XSPI_CCR_SIOO: u32 = XSPI_CCR_SIOO_Msk;
pub const XSPI_TCR_DCYC_Pos: u32 = 0;
pub const XSPI_TCR_DCYC_Msk: u32 = 0x1F << XSPI_TCR_DCYC_Pos;
pub const XSPI_TCR_DCYC: u32 = XSPI_TCR_DCYC_Msk;
pub const XSPI_TCR_DHQC_Pos: u32 = 28;
pub const XSPI_TCR_DHQC_Msk: u32 = 0x1 << XSPI_TCR_DHQC_Pos;
pub const XSPI_TCR_DHQC: u32 = XSPI_TCR_DHQC_Msk;
pub const XSPI_TCR_SSHIFT_Pos: u32 = 30;
pub const XSPI_TCR_SSHIFT_Msk: u32 = 0x1 << XSPI_TCR_SSHIFT_Pos;
pub const XSPI_TCR_SSHIFT: u32 = XSPI_TCR_SSHIFT_Msk;
pub const XSPI_IR_INSTRUCTION_Pos: u32 = 0;
pub const XSPI_IR_INSTRUCTION_Msk: u32 = 0xFFFFFFFF << XSPI_IR_INSTRUCTION_Pos;
pub const XSPI_IR_INSTRUCTION: u32 = XSPI_IR_INSTRUCTION_Msk;
pub const XSPI_ABR_ALTERNATE_Pos: u32 = 0;
pub const XSPI_ABR_ALTERNATE_Msk: u32 = 0xFFFFFFFF << XSPI_ABR_ALTERNATE_Pos;
pub const XSPI_ABR_ALTERNATE: u32 = XSPI_ABR_ALTERNATE_Msk;
pub const XSPI_LPTR_TIMEOUT_Pos: u32 = 0;
pub const XSPI_LPTR_TIMEOUT_Msk: u32 = 0xFFFF << XSPI_LPTR_TIMEOUT_Pos;
pub const XSPI_LPTR_TIMEOUT: u32 = XSPI_LPTR_TIMEOUT_Msk;
pub const XSPI_WPCCR_IMODE_Pos: u32 = 0;
pub const XSPI_WPCCR_IMODE_Msk: u32 = 0x7 << XSPI_WPCCR_IMODE_Pos;
pub const XSPI_WPCCR_IMODE: u32 = XSPI_WPCCR_IMODE_Msk;
pub const XSPI_WPCCR_IMODE_0: u32 = 0x1 << XSPI_WPCCR_IMODE_Pos;
pub const XSPI_WPCCR_IMODE_1: u32 = 0x2 << XSPI_WPCCR_IMODE_Pos;
pub const XSPI_WPCCR_IMODE_2: u32 = 0x4 << XSPI_WPCCR_IMODE_Pos;
pub const XSPI_WPCCR_IDTR_Pos: u32 = 3;
pub const XSPI_WPCCR_IDTR_Msk: u32 = 0x1 << XSPI_WPCCR_IDTR_Pos;
pub const XSPI_WPCCR_IDTR: u32 = XSPI_WPCCR_IDTR_Msk;
pub const XSPI_WPCCR_ISIZE_Pos: u32 = 4;
pub const XSPI_WPCCR_ISIZE_Msk: u32 = 0x3 << XSPI_WPCCR_ISIZE_Pos;
pub const XSPI_WPCCR_ISIZE: u32 = XSPI_WPCCR_ISIZE_Msk;
pub const XSPI_WPCCR_ISIZE_0: u32 = 0x1 << XSPI_WPCCR_ISIZE_Pos;
pub const XSPI_WPCCR_ISIZE_1: u32 = 0x2 << XSPI_WPCCR_ISIZE_Pos;
pub const XSPI_WPCCR_ADMODE_Pos: u32 = 8;
pub const XSPI_WPCCR_ADMODE_Msk: u32 = 0x7 << XSPI_WPCCR_ADMODE_Pos;
pub const XSPI_WPCCR_ADMODE: u32 = XSPI_WPCCR_ADMODE_Msk;
pub const XSPI_WPCCR_ADMODE_0: u32 = 0x1 << XSPI_WPCCR_ADMODE_Pos;
pub const XSPI_WPCCR_ADMODE_1: u32 = 0x2 << XSPI_WPCCR_ADMODE_Pos;
pub const XSPI_WPCCR_ADMODE_2: u32 = 0x4 << XSPI_WPCCR_ADMODE_Pos;
pub const XSPI_WPCCR_ADDTR_Pos: u32 = 11;
pub const XSPI_WPCCR_ADDTR_Msk: u32 = 0x1 << XSPI_WPCCR_ADDTR_Pos;
pub const XSPI_WPCCR_ADDTR: u32 = XSPI_WPCCR_ADDTR_Msk;
pub const XSPI_WPCCR_ADSIZE_Pos: u32 = 12;
pub const XSPI_WPCCR_ADSIZE_Msk: u32 = 0x3 << XSPI_WPCCR_ADSIZE_Pos;
pub const XSPI_WPCCR_ADSIZE: u32 = XSPI_WPCCR_ADSIZE_Msk;
pub const XSPI_WPCCR_ADSIZE_0: u32 = 0x1 << XSPI_WPCCR_ADSIZE_Pos;
pub const XSPI_WPCCR_ADSIZE_1: u32 = 0x2 << XSPI_WPCCR_ADSIZE_Pos;
pub const XSPI_WPCCR_ABMODE_Pos: u32 = 16;
pub const XSPI_WPCCR_ABMODE_Msk: u32 = 0x7 << XSPI_WPCCR_ABMODE_Pos;
pub const XSPI_WPCCR_ABMODE: u32 = XSPI_WPCCR_ABMODE_Msk;
pub const XSPI_WPCCR_ABMODE_0: u32 = 0x1 << XSPI_WPCCR_ABMODE_Pos;
pub const XSPI_WPCCR_ABMODE_1: u32 = 0x2 << XSPI_WPCCR_ABMODE_Pos;
pub const XSPI_WPCCR_ABMODE_2: u32 = 0x4 << XSPI_WPCCR_ABMODE_Pos;
pub const XSPI_WPCCR_ABDTR_Pos: u32 = 19;
pub const XSPI_WPCCR_ABDTR_Msk: u32 = 0x1 << XSPI_WPCCR_ABDTR_Pos;
pub const XSPI_WPCCR_ABDTR: u32 = XSPI_WPCCR_ABDTR_Msk;
pub const XSPI_WPCCR_ABSIZE_Pos: u32 = 20;
pub const XSPI_WPCCR_ABSIZE_Msk: u32 = 0x3 << XSPI_WPCCR_ABSIZE_Pos;
pub const XSPI_WPCCR_ABSIZE: u32 = XSPI_WPCCR_ABSIZE_Msk;
pub const XSPI_WPCCR_ABSIZE_0: u32 = 0x1 << XSPI_WPCCR_ABSIZE_Pos;
pub const XSPI_WPCCR_ABSIZE_1: u32 = 0x2 << XSPI_WPCCR_ABSIZE_Pos;
pub const XSPI_WPCCR_DMODE_Pos: u32 = 24;
pub const XSPI_WPCCR_DMODE_Msk: u32 = 0x7 << XSPI_WPCCR_DMODE_Pos;
pub const XSPI_WPCCR_DMODE: u32 = XSPI_WPCCR_DMODE_Msk;
pub const XSPI_WPCCR_DMODE_0: u32 = 0x1 << XSPI_WPCCR_DMODE_Pos;
pub const XSPI_WPCCR_DMODE_1: u32 = 0x2 << XSPI_WPCCR_DMODE_Pos;
pub const XSPI_WPCCR_DMODE_2: u32 = 0x4 << XSPI_WPCCR_DMODE_Pos;
pub const XSPI_WPCCR_DDTR_Pos: u32 = 27;
pub const XSPI_WPCCR_DDTR_Msk: u32 = 0x1 << XSPI_WPCCR_DDTR_Pos;
pub const XSPI_WPCCR_DDTR: u32 = XSPI_WPCCR_DDTR_Msk;
pub const XSPI_WPCCR_DQSE_Pos: u32 = 29;
pub const XSPI_WPCCR_DQSE_Msk: u32 = 0x1 << XSPI_WPCCR_DQSE_Pos;
pub const XSPI_WPCCR_DQSE: u32 = XSPI_WPCCR_DQSE_Msk;
pub const XSPI_WPTCR_DCYC_Pos: u32 = 0;
pub const XSPI_WPTCR_DCYC_Msk: u32 = 0x1F << XSPI_WPTCR_DCYC_Pos;
pub const XSPI_WPTCR_DCYC: u32 = XSPI_WPTCR_DCYC_Msk;
pub const XSPI_WPTCR_DHQC_Pos: u32 = 28;
pub const XSPI_WPTCR_DHQC_Msk: u32 = 0x1 << XSPI_WPTCR_DHQC_Pos;
pub const XSPI_WPTCR_DHQC: u32 = XSPI_WPTCR_DHQC_Msk;
pub const XSPI_WPTCR_SSHIFT_Pos: u32 = 30;
pub const XSPI_WPTCR_SSHIFT_Msk: u32 = 0x1 << XSPI_WPTCR_SSHIFT_Pos;
pub const XSPI_WPTCR_SSHIFT: u32 = XSPI_WPTCR_SSHIFT_Msk;
pub const XSPI_WPIR_INSTRUCTION_Pos: u32 = 0;
pub const XSPI_WPIR_INSTRUCTION_Msk: u32 = 0xFFFFFFFF << XSPI_WPIR_INSTRUCTION_Pos;
pub const XSPI_WPIR_INSTRUCTION: u32 = XSPI_WPIR_INSTRUCTION_Msk;
pub const XSPI_WPABR_ALTERNATE_Pos: u32 = 0;
pub const XSPI_WPABR_ALTERNATE_Msk: u32 = 0xFFFFFFFF << XSPI_WPABR_ALTERNATE_Pos;
pub const XSPI_WPABR_ALTERNATE: u32 = XSPI_WPABR_ALTERNATE_Msk;
pub const XSPI_WCCR_IMODE_Pos: u32 = 0;
pub const XSPI_WCCR_IMODE_Msk: u32 = 0x7 << XSPI_WCCR_IMODE_Pos;
pub const XSPI_WCCR_IMODE: u32 = XSPI_WCCR_IMODE_Msk;
pub const XSPI_WCCR_IMODE_0: u32 = 0x1 << XSPI_WCCR_IMODE_Pos;
pub const XSPI_WCCR_IMODE_1: u32 = 0x2 << XSPI_WCCR_IMODE_Pos;
pub const XSPI_WCCR_IMODE_2: u32 = 0x4 << XSPI_WCCR_IMODE_Pos;
pub const XSPI_WCCR_IDTR_Pos: u32 = 3;
pub const XSPI_WCCR_IDTR_Msk: u32 = 0x1 << XSPI_WCCR_IDTR_Pos;
pub const XSPI_WCCR_IDTR: u32 = XSPI_WCCR_IDTR_Msk;
pub const XSPI_WCCR_ISIZE_Pos: u32 = 4;
pub const XSPI_WCCR_ISIZE_Msk: u32 = 0x3 << XSPI_WCCR_ISIZE_Pos;
pub const XSPI_WCCR_ISIZE: u32 = XSPI_WCCR_ISIZE_Msk;
pub const XSPI_WCCR_ISIZE_0: u32 = 0x1 << XSPI_WCCR_ISIZE_Pos;
pub const XSPI_WCCR_ISIZE_1: u32 = 0x2 << XSPI_WCCR_ISIZE_Pos;
pub const XSPI_WCCR_ADMODE_Pos: u32 = 8;
pub const XSPI_WCCR_ADMODE_Msk: u32 = 0x7 << XSPI_WCCR_ADMODE_Pos;
pub const XSPI_WCCR_ADMODE: u32 = XSPI_WCCR_ADMODE_Msk;
pub const XSPI_WCCR_ADMODE_0: u32 = 0x1 << XSPI_WCCR_ADMODE_Pos;
pub const XSPI_WCCR_ADMODE_1: u32 = 0x2 << XSPI_WCCR_ADMODE_Pos;
pub const XSPI_WCCR_ADMODE_2: u32 = 0x4 << XSPI_WCCR_ADMODE_Pos;
pub const XSPI_WCCR_ADDTR_Pos: u32 = 11;
pub const XSPI_WCCR_ADDTR_Msk: u32 = 0x1 << XSPI_WCCR_ADDTR_Pos;
pub const XSPI_WCCR_ADDTR: u32 = XSPI_WCCR_ADDTR_Msk;
pub const XSPI_WCCR_ADSIZE_Pos: u32 = 12;
pub const XSPI_WCCR_ADSIZE_Msk: u32 = 0x3 << XSPI_WCCR_ADSIZE_Pos;
pub const XSPI_WCCR_ADSIZE: u32 = XSPI_WCCR_ADSIZE_Msk;
pub const XSPI_WCCR_ADSIZE_0: u32 = 0x1 << XSPI_WCCR_ADSIZE_Pos;
pub const XSPI_WCCR_ADSIZE_1: u32 = 0x2 << XSPI_WCCR_ADSIZE_Pos;
pub const XSPI_WCCR_ABMODE_Pos: u32 = 16;
pub const XSPI_WCCR_ABMODE_Msk: u32 = 0x7 << XSPI_WCCR_ABMODE_Pos;
pub const XSPI_WCCR_ABMODE: u32 = XSPI_WCCR_ABMODE_Msk;
pub const XSPI_WCCR_ABMODE_0: u32 = 0x1 << XSPI_WCCR_ABMODE_Pos;
pub const XSPI_WCCR_ABMODE_1: u32 = 0x2 << XSPI_WCCR_ABMODE_Pos;
pub const XSPI_WCCR_ABMODE_2: u32 = 0x4 << XSPI_WCCR_ABMODE_Pos;
pub const XSPI_WCCR_ABDTR_Pos: u32 = 19;
pub const XSPI_WCCR_ABDTR_Msk: u32 = 0x1 << XSPI_WCCR_ABDTR_Pos;
pub const XSPI_WCCR_ABDTR: u32 = XSPI_WCCR_ABDTR_Msk;
pub const XSPI_WCCR_ABSIZE_Pos: u32 = 20;
pub const XSPI_WCCR_ABSIZE_Msk: u32 = 0x3 << XSPI_WCCR_ABSIZE_Pos;
pub const XSPI_WCCR_ABSIZE: u32 = XSPI_WCCR_ABSIZE_Msk;
pub const XSPI_WCCR_ABSIZE_0: u32 = 0x1 << XSPI_WCCR_ABSIZE_Pos;
pub const XSPI_WCCR_ABSIZE_1: u32 = 0x2 << XSPI_WCCR_ABSIZE_Pos;
pub const XSPI_WCCR_DMODE_Pos: u32 = 24;
pub const XSPI_WCCR_DMODE_Msk: u32 = 0x7 << XSPI_WCCR_DMODE_Pos;
pub const XSPI_WCCR_DMODE: u32 = XSPI_WCCR_DMODE_Msk;
pub const XSPI_WCCR_DMODE_0: u32 = 0x1 << XSPI_WCCR_DMODE_Pos;
pub const XSPI_WCCR_DMODE_1: u32 = 0x2 << XSPI_WCCR_DMODE_Pos;
pub const XSPI_WCCR_DMODE_2: u32 = 0x4 << XSPI_WCCR_DMODE_Pos;
pub const XSPI_WCCR_DDTR_Pos: u32 = 27;
pub const XSPI_WCCR_DDTR_Msk: u32 = 0x1 << XSPI_WCCR_DDTR_Pos;
pub const XSPI_WCCR_DDTR: u32 = XSPI_WCCR_DDTR_Msk;
pub const XSPI_WCCR_DQSE_Pos: u32 = 29;
pub const XSPI_WCCR_DQSE_Msk: u32 = 0x1 << XSPI_WCCR_DQSE_Pos;
pub const XSPI_WCCR_DQSE: u32 = XSPI_WCCR_DQSE_Msk;
pub const XSPI_WTCR_DCYC_Pos: u32 = 0;
pub const XSPI_WTCR_DCYC_Msk: u32 = 0x1F << XSPI_WTCR_DCYC_Pos;
pub const XSPI_WTCR_DCYC: u32 = XSPI_WTCR_DCYC_Msk;
pub const XSPI_WIR_INSTRUCTION_Pos: u32 = 0;
pub const XSPI_WIR_INSTRUCTION_Msk: u32 = 0xFFFFFFFF << XSPI_WIR_INSTRUCTION_Pos;
pub const XSPI_WIR_INSTRUCTION: u32 = XSPI_WIR_INSTRUCTION_Msk;
pub const XSPI_WABR_ALTERNATE_Pos: u32 = 0;
pub const XSPI_WABR_ALTERNATE_Msk: u32 = 0xFFFFFFFF << XSPI_WABR_ALTERNATE_Pos;
pub const XSPI_WABR_ALTERNATE: u32 = XSPI_WABR_ALTERNATE_Msk;
pub const XSPI_HLCR_LM_Pos: u32 = 0;
pub const XSPI_HLCR_LM_Msk: u32 = 0x1 << XSPI_HLCR_LM_Pos;
pub const XSPI_HLCR_LM: u32 = XSPI_HLCR_LM_Msk;
pub const XSPI_HLCR_WZL_Pos: u32 = 1;
pub const XSPI_HLCR_WZL_Msk: u32 = 0x1 << XSPI_HLCR_WZL_Pos;
pub const XSPI_HLCR_WZL: u32 = XSPI_HLCR_WZL_Msk;
pub const XSPI_HLCR_TACC_Pos: u32 = 8;
pub const XSPI_HLCR_TACC_Msk: u32 = 0xFF << XSPI_HLCR_TACC_Pos;
pub const XSPI_HLCR_TACC: u32 = XSPI_HLCR_TACC_Msk;
pub const XSPI_HLCR_TRWR_Pos: u32 = 16;
pub const XSPI_HLCR_TRWR_Msk: u32 = 0xFF << XSPI_HLCR_TRWR_Pos;
pub const XSPI_HLCR_TRWR: u32 = XSPI_HLCR_TRWR_Msk;
pub const OCTOSPI_CR_EN_Pos: u32 = XSPI_CR_EN_Pos;
pub const OCTOSPI_CR_EN_Msk: u32 = XSPI_CR_EN_Msk;
pub const OCTOSPI_CR_EN: u32 = XSPI_CR_EN;
pub const OCTOSPI_CR_ABORT_Pos: u32 = XSPI_CR_ABORT_Pos;
pub const OCTOSPI_CR_ABORT_Msk: u32 = XSPI_CR_ABORT_Msk;
pub const OCTOSPI_CR_ABORT: u32 = XSPI_CR_ABORT;
pub const OCTOSPI_CR_DMAEN_Pos: u32 = XSPI_CR_DMAEN_Pos;
pub const OCTOSPI_CR_DMAEN_Msk: u32 = XSPI_CR_DMAEN_Msk;
pub const OCTOSPI_CR_DMAEN: u32 = XSPI_CR_DMAEN;
pub const OCTOSPI_CR_TCEN_Pos: u32 = XSPI_CR_TCEN_Pos;
pub const OCTOSPI_CR_TCEN_Msk: u32 = XSPI_CR_TCEN_Msk;
pub const OCTOSPI_CR_TCEN: u32 = XSPI_CR_TCEN;
pub const OCTOSPI_CR_DMM_Pos: u32 = XSPI_CR_DMM_Pos;
pub const OCTOSPI_CR_DMM_Msk: u32 = XSPI_CR_DMM_Msk;
pub const OCTOSPI_CR_DMM: u32 = XSPI_CR_DMM;
pub const OCTOSPI_CR_MSEL_Pos: u32 = XSPI_CR_MSEL_Pos;
pub const OCTOSPI_CR_MSEL_Msk: u32 = XSPI_CR_MSEL_Msk;
pub const OCTOSPI_CR_MSEL: u32 = XSPI_CR_MSEL;
pub const OCTOSPI_CR_FTHRES_Pos: u32 = XSPI_CR_FTHRES_Pos;
pub const OCTOSPI_CR_FTHRES_Msk: u32 = XSPI_CR_FTHRES_Msk;
pub const OCTOSPI_CR_FTHRES: u32 = XSPI_CR_FTHRES;
pub const OCTOSPI_CR_TEIE_Pos: u32 = XSPI_CR_TEIE_Pos;
pub const OCTOSPI_CR_TEIE_Msk: u32 = XSPI_CR_TEIE_Msk;
pub const OCTOSPI_CR_TEIE: u32 = XSPI_CR_TEIE;
pub const OCTOSPI_CR_TCIE_Pos: u32 = XSPI_CR_TCIE_Pos;
pub const OCTOSPI_CR_TCIE_Msk: u32 = XSPI_CR_TCIE_Msk;
pub const OCTOSPI_CR_TCIE: u32 = XSPI_CR_TCIE;
pub const OCTOSPI_CR_FTIE_Pos: u32 = XSPI_CR_FTIE_Pos;
pub const OCTOSPI_CR_FTIE_Msk: u32 = XSPI_CR_FTIE_Msk;
pub const OCTOSPI_CR_FTIE: u32 = XSPI_CR_FTIE;
pub const OCTOSPI_CR_SMIE_Pos: u32 = XSPI_CR_SMIE_Pos;
pub const OCTOSPI_CR_SMIE_Msk: u32 = XSPI_CR_SMIE_Msk;
pub const OCTOSPI_CR_SMIE: u32 = XSPI_CR_SMIE;
pub const OCTOSPI_CR_TOIE_Pos: u32 = XSPI_CR_TOIE_Pos;
pub const OCTOSPI_CR_TOIE_Msk: u32 = XSPI_CR_TOIE_Msk;
pub const OCTOSPI_CR_TOIE: u32 = XSPI_CR_TOIE;
pub const OCTOSPI_CR_APMS_Pos: u32 = XSPI_CR_APMS_Pos;
pub const OCTOSPI_CR_APMS_Msk: u32 = XSPI_CR_APMS_Msk;
pub const OCTOSPI_CR_APMS: u32 = XSPI_CR_APMS;
pub const OCTOSPI_CR_PMM_Pos: u32 = XSPI_CR_PMM_Pos;
pub const OCTOSPI_CR_PMM_Msk: u32 = XSPI_CR_PMM_Msk;
pub const OCTOSPI_CR_PMM: u32 = XSPI_CR_PMM;
pub const OCTOSPI_CR_FMODE_Pos: u32 = XSPI_CR_FMODE_Pos;
pub const OCTOSPI_CR_FMODE_Msk: u32 = XSPI_CR_FMODE_Msk;
pub const OCTOSPI_CR_FMODE: u32 = XSPI_CR_FMODE;
pub const OCTOSPI_CR_FMODE_0: u32 = XSPI_CR_FMODE_0;
pub const OCTOSPI_CR_FMODE_1: u32 = XSPI_CR_FMODE_1;
pub const OCTOSPI_DCR1_CKMODE_Pos: u32 = XSPI_DCR1_CKMODE_Pos;
pub const OCTOSPI_DCR1_CKMODE_Msk: u32 = XSPI_DCR1_CKMODE_Msk;
pub const OCTOSPI_DCR1_CKMODE: u32 = XSPI_DCR1_CKMODE;
pub const OCTOSPI_DCR1_FRCK_Pos: u32 = XSPI_DCR1_FRCK_Pos;
pub const OCTOSPI_DCR1_FRCK_Msk: u32 = XSPI_DCR1_FRCK_Msk;
pub const OCTOSPI_DCR1_FRCK: u32 = XSPI_DCR1_FRCK;
pub const OCTOSPI_DCR1_DLYBYP_Pos: u32 = XSPI_DCR1_DLYBYP_Pos;
pub const OCTOSPI_DCR1_DLYBYP_Msk: u32 = XSPI_DCR1_DLYBYP_Msk;
pub const OCTOSPI_DCR1_DLYBYP: u32 = XSPI_DCR1_DLYBYP;
pub const OCTOSPI_DCR1_CSHT_Pos: u32 = XSPI_DCR1_CSHT_Pos;
pub const OCTOSPI_DCR1_CSHT_Msk: u32 = XSPI_DCR1_CSHT_Msk;
pub const OCTOSPI_DCR1_CSHT: u32 = XSPI_DCR1_CSHT;
pub const OCTOSPI_DCR1_DEVSIZE_Pos: u32 = XSPI_DCR1_DEVSIZE_Pos;
pub const OCTOSPI_DCR1_DEVSIZE_Msk: u32 = XSPI_DCR1_DEVSIZE_Msk;
pub const OCTOSPI_DCR1_DEVSIZE: u32 = XSPI_DCR1_DEVSIZE;
pub const OCTOSPI_DCR1_MTYP_Pos: u32 = XSPI_DCR1_MTYP_Pos;
pub const OCTOSPI_DCR1_MTYP_Msk: u32 = XSPI_DCR1_MTYP_Msk;
pub const OCTOSPI_DCR1_MTYP: u32 = XSPI_DCR1_MTYP;
pub const OCTOSPI_DCR1_MTYP_0: u32 = XSPI_DCR1_MTYP_0;
pub const OCTOSPI_DCR1_MTYP_1: u32 = XSPI_DCR1_MTYP_1;
pub const OCTOSPI_DCR1_MTYP_2: u32 = XSPI_DCR1_MTYP_2;
pub const OCTOSPI_DCR2_PRESCALER_Pos: u32 = XSPI_DCR2_PRESCALER_Pos;
pub const OCTOSPI_DCR2_PRESCALER_Msk: u32 = XSPI_DCR2_PRESCALER_Msk;
pub const OCTOSPI_DCR2_PRESCALER: u32 = XSPI_DCR2_PRESCALER;
pub const OCTOSPI_DCR2_WRAPSIZE_Pos: u32 = XSPI_DCR2_WRAPSIZE_Pos;
pub const OCTOSPI_DCR2_WRAPSIZE_Msk: u32 = XSPI_DCR2_WRAPSIZE_Msk;
pub const OCTOSPI_DCR2_WRAPSIZE: u32 = XSPI_DCR2_WRAPSIZE;
pub const OCTOSPI_DCR2_WRAPSIZE_0: u32 = XSPI_DCR2_WRAPSIZE_0;
pub const OCTOSPI_DCR2_WRAPSIZE_1: u32 = XSPI_DCR2_WRAPSIZE_1;
pub const OCTOSPI_DCR2_WRAPSIZE_2: u32 = XSPI_DCR2_WRAPSIZE_2;
pub const OCTOSPI_DCR3_CSBOUND_Pos: u32 = XSPI_DCR3_CSBOUND_Pos;
pub const OCTOSPI_DCR3_CSBOUND_Msk: u32 = XSPI_DCR3_CSBOUND_Msk;
pub const OCTOSPI_DCR3_CSBOUND: u32 = XSPI_DCR3_CSBOUND;
pub const OCTOSPI_DCR4_REFRESH_Pos: u32 = XSPI_DCR4_REFRESH_Pos;
pub const OCTOSPI_DCR4_REFRESH_Msk: u32 = XSPI_DCR4_REFRESH_Msk;
pub const OCTOSPI_DCR4_REFRESH: u32 = XSPI_DCR4_REFRESH;
pub const OCTOSPI_SR_TEF_Pos: u32 = XSPI_SR_TEF_Pos;
pub const OCTOSPI_SR_TEF_Msk: u32 = XSPI_SR_TEF_Msk;
pub const OCTOSPI_SR_TEF: u32 = XSPI_SR_TEF;
pub const OCTOSPI_SR_TCF_Pos: u32 = XSPI_SR_TCF_Pos;
pub const OCTOSPI_SR_TCF_Msk: u32 = XSPI_SR_TCF_Msk;
pub const OCTOSPI_SR_TCF: u32 = XSPI_SR_TCF;
pub const OCTOSPI_SR_FTF_Pos: u32 = XSPI_SR_FTF_Pos;
pub const OCTOSPI_SR_FTF_Msk: u32 = XSPI_SR_FTF_Msk;
pub const OCTOSPI_SR_FTF: u32 = XSPI_SR_FTF;
pub const OCTOSPI_SR_SMF_Pos: u32 = XSPI_SR_SMF_Pos;
pub const OCTOSPI_SR_SMF_Msk: u32 = XSPI_SR_SMF_Msk;
pub const OCTOSPI_SR_SMF: u32 = XSPI_SR_SMF;
pub const OCTOSPI_SR_TOF_Pos: u32 = XSPI_SR_TOF_Pos;
pub const OCTOSPI_SR_TOF_Msk: u32 = XSPI_SR_TOF_Msk;
pub const OCTOSPI_SR_TOF: u32 = XSPI_SR_TOF;
pub const OCTOSPI_SR_BUSY_Pos: u32 = XSPI_SR_BUSY_Pos;
pub const OCTOSPI_SR_BUSY_Msk: u32 = XSPI_SR_BUSY_Msk;
pub const OCTOSPI_SR_BUSY: u32 = XSPI_SR_BUSY;
pub const OCTOSPI_SR_FLEVEL_Pos: u32 = XSPI_SR_FLEVEL_Pos;
pub const OCTOSPI_SR_FLEVEL_Msk: u32 = 0x3F << OCTOSPI_SR_FLEVEL_Pos;
pub const OCTOSPI_SR_FLEVEL: u32 = XSPI_SR_FLEVEL;
pub const OCTOSPI_FCR_CTEF_Pos: u32 = XSPI_FCR_CTEF_Pos;
pub const OCTOSPI_FCR_CTEF_Msk: u32 = XSPI_FCR_CTEF_Msk;
pub const OCTOSPI_FCR_CTEF: u32 = XSPI_FCR_CTEF;
pub const OCTOSPI_FCR_CTCF_Pos: u32 = XSPI_FCR_CTCF_Pos;
pub const OCTOSPI_FCR_CTCF_Msk: u32 = XSPI_FCR_CTCF_Msk;
pub const OCTOSPI_FCR_CTCF: u32 = XSPI_FCR_CTCF;
pub const OCTOSPI_FCR_CSMF_Pos: u32 = XSPI_FCR_CSMF_Pos;
pub const OCTOSPI_FCR_CSMF_Msk: u32 = XSPI_FCR_CSMF_Msk;
pub const OCTOSPI_FCR_CSMF: u32 = XSPI_FCR_CSMF;
pub const OCTOSPI_FCR_CTOF_Pos: u32 = XSPI_FCR_CTOF_Pos;
pub const OCTOSPI_FCR_CTOF_Msk: u32 = XSPI_FCR_CTOF_Msk;
pub const OCTOSPI_FCR_CTOF: u32 = XSPI_FCR_CTOF;
pub const OCTOSPI_DLR_DL_Pos: u32 = XSPI_DLR_DL_Pos;
pub const OCTOSPI_DLR_DL_Msk: u32 = XSPI_DLR_DL_Msk;
pub const OCTOSPI_DLR_DL: u32 = XSPI_DLR_DL;
pub const OCTOSPI_AR_ADDRESS_Pos: u32 = XSPI_AR_ADDRESS_Pos;
pub const OCTOSPI_AR_ADDRESS_Msk: u32 = XSPI_AR_ADDRESS_Msk;
pub const OCTOSPI_AR_ADDRESS: u32 = XSPI_AR_ADDRESS;
pub const OCTOSPI_DR_DATA_Pos: u32 = XSPI_DR_DATA_Pos;
pub const OCTOSPI_DR_DATA_Msk: u32 = XSPI_DR_DATA_Msk;
pub const OCTOSPI_DR_DATA: u32 = XSPI_DR_DATA;
pub const OCTOSPI_PSMKR_MASK_Pos: u32 = XSPI_PSMKR_MASK_Pos;
pub const OCTOSPI_PSMKR_MASK_Msk: u32 = XSPI_PSMKR_MASK_Msk;
pub const OCTOSPI_PSMKR_MASK: u32 = XSPI_PSMKR_MASK;
pub const OCTOSPI_PSMAR_MATCH_Pos: u32 = XSPI_PSMAR_MATCH_Pos;
pub const OCTOSPI_PSMAR_MATCH_Msk: u32 = XSPI_PSMAR_MATCH_Msk;
pub const OCTOSPI_PSMAR_MATCH: u32 = XSPI_PSMAR_MATCH;
pub const OCTOSPI_PIR_INTERVAL_Pos: u32 = XSPI_PIR_INTERVAL_Pos;
pub const OCTOSPI_PIR_INTERVAL_Msk: u32 = XSPI_PIR_INTERVAL_Msk;
pub const OCTOSPI_PIR_INTERVAL: u32 = XSPI_PIR_INTERVAL;
pub const OCTOSPI_CCR_IMODE_Pos: u32 = XSPI_CCR_IMODE_Pos;
pub const OCTOSPI_CCR_IMODE_Msk: u32 = XSPI_CCR_IMODE_Msk;
pub const OCTOSPI_CCR_IMODE: u32 = XSPI_CCR_IMODE;
pub const OCTOSPI_CCR_IMODE_0: u32 = XSPI_CCR_IMODE_0;
pub const OCTOSPI_CCR_IMODE_1: u32 = XSPI_CCR_IMODE_1;
pub const OCTOSPI_CCR_IMODE_2: u32 = XSPI_CCR_IMODE_2;
pub const OCTOSPI_CCR_IDTR_Pos: u32 = XSPI_CCR_IDTR_Pos;
pub const OCTOSPI_CCR_IDTR_Msk: u32 = XSPI_CCR_IDTR_Msk;
pub const OCTOSPI_CCR_IDTR: u32 = XSPI_CCR_IDTR;
pub const OCTOSPI_CCR_ISIZE_Pos: u32 = XSPI_CCR_ISIZE_Pos;
pub const OCTOSPI_CCR_ISIZE_Msk: u32 = XSPI_CCR_ISIZE_Msk;
pub const OCTOSPI_CCR_ISIZE: u32 = XSPI_CCR_ISIZE;
pub const OCTOSPI_CCR_ISIZE_0: u32 = XSPI_CCR_ISIZE_0;
pub const OCTOSPI_CCR_ISIZE_1: u32 = XSPI_CCR_ISIZE_1;
pub const OCTOSPI_CCR_ADMODE_Pos: u32 = XSPI_CCR_ADMODE_Pos;
pub const OCTOSPI_CCR_ADMODE_Msk: u32 = XSPI_CCR_ADMODE_Msk;
pub const OCTOSPI_CCR_ADMODE: u32 = XSPI_CCR_ADMODE;
pub const OCTOSPI_CCR_ADMODE_0: u32 = XSPI_CCR_ADMODE_0;
pub const OCTOSPI_CCR_ADMODE_1: u32 = XSPI_CCR_ADMODE_1;
pub const OCTOSPI_CCR_ADMODE_2: u32 = XSPI_CCR_ADMODE_2;
pub const OCTOSPI_CCR_ADDTR_Pos: u32 = XSPI_CCR_ADDTR_Pos;
pub const OCTOSPI_CCR_ADDTR_Msk: u32 = XSPI_CCR_ADDTR_Msk;
pub const OCTOSPI_CCR_ADDTR: u32 = XSPI_CCR_ADDTR;
pub const OCTOSPI_CCR_ADSIZE_Pos: u32 = XSPI_CCR_ADSIZE_Pos;
pub const OCTOSPI_CCR_ADSIZE_Msk: u32 = XSPI_CCR_ADSIZE_Msk;
pub const OCTOSPI_CCR_ADSIZE: u32 = XSPI_CCR_ADSIZE;
pub const OCTOSPI_CCR_ADSIZE_0: u32 = XSPI_CCR_ADSIZE_0;
pub const OCTOSPI_CCR_ADSIZE_1: u32 = XSPI_CCR_ADSIZE_1;
pub const OCTOSPI_CCR_ABMODE_Pos: u32 = XSPI_CCR_ABMODE_Pos;
pub const OCTOSPI_CCR_ABMODE_Msk: u32 = XSPI_CCR_ABMODE_Msk;
pub const OCTOSPI_CCR_ABMODE: u32 = XSPI_CCR_ABMODE;
pub const OCTOSPI_CCR_ABMODE_0: u32 = XSPI_CCR_ABMODE_0;
pub const OCTOSPI_CCR_ABMODE_1: u32 = XSPI_CCR_ABMODE_1;
pub const OCTOSPI_CCR_ABMODE_2: u32 = XSPI_CCR_ABMODE_2;
pub const OCTOSPI_CCR_ABDTR_Pos: u32 = XSPI_CCR_ABDTR_Pos;
pub const OCTOSPI_CCR_ABDTR_Msk: u32 = XSPI_CCR_ABDTR_Msk;
pub const OCTOSPI_CCR_ABDTR: u32 = XSPI_CCR_ABDTR;
pub const OCTOSPI_CCR_ABSIZE_Pos: u32 = XSPI_CCR_ABSIZE_Pos;
pub const OCTOSPI_CCR_ABSIZE_Msk: u32 = XSPI_CCR_ABSIZE_Msk;
pub const OCTOSPI_CCR_ABSIZE: u32 = XSPI_CCR_ABSIZE;
pub const OCTOSPI_CCR_ABSIZE_0: u32 = XSPI_CCR_ABSIZE_0;
pub const OCTOSPI_CCR_ABSIZE_1: u32 = XSPI_CCR_ABSIZE_1;
pub const OCTOSPI_CCR_DMODE_Pos: u32 = XSPI_CCR_DMODE_Pos;
pub const OCTOSPI_CCR_DMODE_Msk: u32 = XSPI_CCR_DMODE_Msk;
pub const OCTOSPI_CCR_DMODE: u32 = XSPI_CCR_DMODE;
pub const OCTOSPI_CCR_DMODE_0: u32 = XSPI_CCR_DMODE_0;
pub const OCTOSPI_CCR_DMODE_1: u32 = XSPI_CCR_DMODE_1;
pub const OCTOSPI_CCR_DMODE_2: u32 = XSPI_CCR_DMODE_2;
pub const OCTOSPI_CCR_DDTR_Pos: u32 = XSPI_CCR_DDTR_Pos;
pub const OCTOSPI_CCR_DDTR_Msk: u32 = XSPI_CCR_DDTR_Msk;
pub const OCTOSPI_CCR_DDTR: u32 = XSPI_CCR_DDTR;
pub const OCTOSPI_CCR_DQSE_Pos: u32 = XSPI_CCR_DQSE_Pos;
pub const OCTOSPI_CCR_DQSE_Msk: u32 = XSPI_CCR_DQSE_Msk;
pub const OCTOSPI_CCR_DQSE: u32 = XSPI_CCR_DQSE;
pub const OCTOSPI_CCR_SIOO_Pos: u32 = XSPI_CCR_SIOO_Pos;
pub const OCTOSPI_CCR_SIOO_Msk: u32 = XSPI_CCR_SIOO_Msk;
pub const OCTOSPI_CCR_SIOO: u32 = XSPI_CCR_SIOO;
pub const OCTOSPI_TCR_DCYC_Pos: u32 = XSPI_TCR_DCYC_Pos;
pub const OCTOSPI_TCR_DCYC_Msk: u32 = XSPI_TCR_DCYC_Msk;
pub const OCTOSPI_TCR_DCYC: u32 = XSPI_TCR_DCYC;
pub const OCTOSPI_TCR_DHQC_Pos: u32 = XSPI_TCR_DHQC_Pos;
pub const OCTOSPI_TCR_DHQC_Msk: u32 = XSPI_TCR_DHQC_Msk;
pub const OCTOSPI_TCR_DHQC: u32 = XSPI_TCR_DHQC;
pub const OCTOSPI_TCR_SSHIFT_Pos: u32 = XSPI_TCR_SSHIFT_Pos;
pub const OCTOSPI_TCR_SSHIFT_Msk: u32 = XSPI_TCR_SSHIFT_Msk;
pub const OCTOSPI_TCR_SSHIFT: u32 = XSPI_TCR_SSHIFT;
pub const OCTOSPI_IR_INSTRUCTION_Pos: u32 = XSPI_IR_INSTRUCTION_Pos;
pub const OCTOSPI_IR_INSTRUCTION_Msk: u32 = XSPI_IR_INSTRUCTION_Msk;
pub const OCTOSPI_IR_INSTRUCTION: u32 = XSPI_IR_INSTRUCTION;
pub const OCTOSPI_ABR_ALTERNATE_Pos: u32 = XSPI_ABR_ALTERNATE_Pos;
pub const OCTOSPI_ABR_ALTERNATE_Msk: u32 = XSPI_ABR_ALTERNATE_Msk;
pub const OCTOSPI_ABR_ALTERNATE: u32 = XSPI_ABR_ALTERNATE;
pub const OCTOSPI_LPTR_TIMEOUT_Pos: u32 = XSPI_LPTR_TIMEOUT_Pos;
pub const OCTOSPI_LPTR_TIMEOUT_Msk: u32 = XSPI_LPTR_TIMEOUT_Msk;
pub const OCTOSPI_LPTR_TIMEOUT: u32 = XSPI_LPTR_TIMEOUT;
pub const OCTOSPI_WPCCR_IMODE_Pos: u32 = XSPI_WPCCR_IMODE_Pos;
pub const OCTOSPI_WPCCR_IMODE_Msk: u32 = XSPI_WPCCR_IMODE_Msk;
pub const OCTOSPI_WPCCR_IMODE: u32 = XSPI_WPCCR_IMODE;
pub const OCTOSPI_WPCCR_IMODE_0: u32 = XSPI_WPCCR_IMODE_0;
pub const OCTOSPI_WPCCR_IMODE_1: u32 = XSPI_WPCCR_IMODE_1;
pub const OCTOSPI_WPCCR_IMODE_2: u32 = XSPI_WPCCR_IMODE_2;
pub const OCTOSPI_WPCCR_IDTR_Pos: u32 = XSPI_WPCCR_IDTR_Pos;
pub const OCTOSPI_WPCCR_IDTR_Msk: u32 = XSPI_WPCCR_IDTR_Msk;
pub const OCTOSPI_WPCCR_IDTR: u32 = XSPI_WPCCR_IDTR;
pub const OCTOSPI_WPCCR_ISIZE_Pos: u32 = XSPI_WPCCR_ISIZE_Pos;
pub const OCTOSPI_WPCCR_ISIZE_Msk: u32 = XSPI_WPCCR_ISIZE_Msk;
pub const OCTOSPI_WPCCR_ISIZE: u32 = XSPI_WPCCR_ISIZE;
pub const OCTOSPI_WPCCR_ISIZE_0: u32 = XSPI_WPCCR_ISIZE_0;
pub const OCTOSPI_WPCCR_ISIZE_1: u32 = XSPI_WPCCR_ISIZE_1;
pub const OCTOSPI_WPCCR_ADMODE_Pos: u32 = XSPI_WPCCR_ADMODE_Pos;
pub const OCTOSPI_WPCCR_ADMODE_Msk: u32 = XSPI_WPCCR_ADMODE_Msk;
pub const OCTOSPI_WPCCR_ADMODE: u32 = XSPI_WPCCR_ADMODE;
pub const OCTOSPI_WPCCR_ADMODE_0: u32 = XSPI_WPCCR_ADMODE_0;
pub const OCTOSPI_WPCCR_ADMODE_1: u32 = XSPI_WPCCR_ADMODE_1;
pub const OCTOSPI_WPCCR_ADMODE_2: u32 = XSPI_WPCCR_ADMODE_2;
pub const OCTOSPI_WPCCR_ADDTR_Pos: u32 = XSPI_WPCCR_ADDTR_Pos;
pub const OCTOSPI_WPCCR_ADDTR_Msk: u32 = XSPI_WPCCR_ADDTR_Msk;
pub const OCTOSPI_WPCCR_ADDTR: u32 = XSPI_WPCCR_ADDTR;
pub const OCTOSPI_WPCCR_ADSIZE_Pos: u32 = XSPI_WPCCR_ADSIZE_Pos;
pub const OCTOSPI_WPCCR_ADSIZE_Msk: u32 = XSPI_WPCCR_ADSIZE_Msk;
pub const OCTOSPI_WPCCR_ADSIZE: u32 = XSPI_WPCCR_ADSIZE;
pub const OCTOSPI_WPCCR_ADSIZE_0: u32 = XSPI_WPCCR_ADSIZE_0;
pub const OCTOSPI_WPCCR_ADSIZE_1: u32 = XSPI_WPCCR_ADSIZE_1;
pub const OCTOSPI_WPCCR_ABMODE_Pos: u32 = XSPI_WPCCR_ABMODE_Pos;
pub const OCTOSPI_WPCCR_ABMODE_Msk: u32 = XSPI_WPCCR_ABMODE_Msk;
pub const OCTOSPI_WPCCR_ABMODE: u32 = XSPI_WPCCR_ABMODE;
pub const OCTOSPI_WPCCR_ABMODE_0: u32 = XSPI_WPCCR_ABMODE_0;
pub const OCTOSPI_WPCCR_ABMODE_1: u32 = XSPI_WPCCR_ABMODE_1;
pub const OCTOSPI_WPCCR_ABMODE_2: u32 = XSPI_WPCCR_ABMODE_2;
pub const OCTOSPI_WPCCR_ABDTR_Pos: u32 = XSPI_WPCCR_ABDTR_Pos;
pub const OCTOSPI_WPCCR_ABDTR_Msk: u32 = XSPI_WPCCR_ABDTR_Msk;
pub const OCTOSPI_WPCCR_ABDTR: u32 = XSPI_WPCCR_ABDTR;
pub const OCTOSPI_WPCCR_ABSIZE_Pos: u32 = XSPI_WPCCR_ABSIZE_Pos;
pub const OCTOSPI_WPCCR_ABSIZE_Msk: u32 = XSPI_WPCCR_ABSIZE_Msk;
pub const OCTOSPI_WPCCR_ABSIZE: u32 = XSPI_WPCCR_ABSIZE;
pub const OCTOSPI_WPCCR_ABSIZE_0: u32 = XSPI_WPCCR_ABSIZE_0;
pub const OCTOSPI_WPCCR_ABSIZE_1: u32 = XSPI_WPCCR_ABSIZE_1;
pub const OCTOSPI_WPCCR_DMODE_Pos: u32 = XSPI_WPCCR_DMODE_Pos;
pub const OCTOSPI_WPCCR_DMODE_Msk: u32 = XSPI_WPCCR_DMODE_Msk;
pub const OCTOSPI_WPCCR_DMODE: u32 = XSPI_WPCCR_DMODE;
pub const OCTOSPI_WPCCR_DMODE_0: u32 = XSPI_WPCCR_DMODE_0;
pub const OCTOSPI_WPCCR_DMODE_1: u32 = XSPI_WPCCR_DMODE_1;
pub const OCTOSPI_WPCCR_DMODE_2: u32 = XSPI_WPCCR_DMODE_2;
pub const OCTOSPI_WPCCR_DDTR_Pos: u32 = XSPI_WPCCR_DDTR_Pos;
pub const OCTOSPI_WPCCR_DDTR_Msk: u32 = XSPI_WPCCR_DDTR_Msk;
pub const OCTOSPI_WPCCR_DDTR: u32 = XSPI_WPCCR_DDTR;
pub const OCTOSPI_WPCCR_DQSE_Pos: u32 = XSPI_WPCCR_DQSE_Pos;
pub const OCTOSPI_WPCCR_DQSE_Msk: u32 = XSPI_WPCCR_DQSE_Msk;
pub const OCTOSPI_WPCCR_DQSE: u32 = XSPI_WPCCR_DQSE;
pub const OCTOSPI_WPTCR_DCYC_Pos: u32 = XSPI_WPTCR_DCYC_Pos;
pub const OCTOSPI_WPTCR_DCYC_Msk: u32 = XSPI_WPTCR_DCYC_Msk;
pub const OCTOSPI_WPTCR_DCYC: u32 = XSPI_WPTCR_DCYC;
pub const OCTOSPI_WPTCR_DHQC_Pos: u32 = XSPI_WPTCR_DHQC_Pos;
pub const OCTOSPI_WPTCR_DHQC_Msk: u32 = XSPI_WPTCR_DHQC_Msk;
pub const OCTOSPI_WPTCR_DHQC: u32 = XSPI_WPTCR_DHQC;
pub const OCTOSPI_WPTCR_SSHIFT_Pos: u32 = XSPI_WPTCR_SSHIFT_Pos;
pub const OCTOSPI_WPTCR_SSHIFT_Msk: u32 = XSPI_WPTCR_SSHIFT_Msk;
pub const OCTOSPI_WPTCR_SSHIFT: u32 = XSPI_WPTCR_SSHIFT;
pub const OCTOSPI_WPIR_INSTRUCTION_Pos: u32 = XSPI_WPIR_INSTRUCTION_Pos;
pub const OCTOSPI_WPIR_INSTRUCTION_Msk: u32 = XSPI_WPIR_INSTRUCTION_Msk;
pub const OCTOSPI_WPIR_INSTRUCTION: u32 = XSPI_WPIR_INSTRUCTION;
pub const OCTOSPI_WPABR_ALTERNATE_Pos: u32 = XSPI_WPABR_ALTERNATE_Pos;
pub const OCTOSPI_WPABR_ALTERNATE_Msk: u32 = XSPI_WPABR_ALTERNATE_Msk;
pub const OCTOSPI_WPABR_ALTERNATE: u32 = XSPI_WPABR_ALTERNATE;
pub const OCTOSPI_WCCR_IMODE_Pos: u32 = XSPI_WCCR_IMODE_Pos;
pub const OCTOSPI_WCCR_IMODE_Msk: u32 = XSPI_WCCR_IMODE_Msk;
pub const OCTOSPI_WCCR_IMODE: u32 = XSPI_WCCR_IMODE;
pub const OCTOSPI_WCCR_IMODE_0: u32 = XSPI_WCCR_IMODE_0;
pub const OCTOSPI_WCCR_IMODE_1: u32 = XSPI_WCCR_IMODE_1;
pub const OCTOSPI_WCCR_IMODE_2: u32 = XSPI_WCCR_IMODE_2;
pub const OCTOSPI_WCCR_IDTR_Pos: u32 = XSPI_WCCR_IDTR_Pos;
pub const OCTOSPI_WCCR_IDTR_Msk: u32 = XSPI_WCCR_IDTR_Msk;
pub const OCTOSPI_WCCR_IDTR: u32 = XSPI_WCCR_IDTR;
pub const OCTOSPI_WCCR_ISIZE_Pos: u32 = XSPI_WCCR_ISIZE_Pos;
pub const OCTOSPI_WCCR_ISIZE_Msk: u32 = XSPI_WCCR_ISIZE_Msk;
pub const OCTOSPI_WCCR_ISIZE: u32 = XSPI_WCCR_ISIZE;
pub const OCTOSPI_WCCR_ISIZE_0: u32 = XSPI_WCCR_ISIZE_0;
pub const OCTOSPI_WCCR_ISIZE_1: u32 = XSPI_WCCR_ISIZE_1;
pub const OCTOSPI_WCCR_ADMODE_Pos: u32 = XSPI_WCCR_ADMODE_Pos;
pub const OCTOSPI_WCCR_ADMODE_Msk: u32 = XSPI_WCCR_ADMODE_Msk;
pub const OCTOSPI_WCCR_ADMODE: u32 = XSPI_WCCR_ADMODE;
pub const OCTOSPI_WCCR_ADMODE_0: u32 = XSPI_WCCR_ADMODE_0;
pub const OCTOSPI_WCCR_ADMODE_1: u32 = XSPI_WCCR_ADMODE_1;
pub const OCTOSPI_WCCR_ADMODE_2: u32 = XSPI_WCCR_ADMODE_2;
pub const OCTOSPI_WCCR_ADDTR_Pos: u32 = XSPI_WCCR_ADDTR_Pos;
pub const OCTOSPI_WCCR_ADDTR_Msk: u32 = XSPI_WCCR_ADDTR_Msk;
pub const OCTOSPI_WCCR_ADDTR: u32 = XSPI_WCCR_ADDTR;
pub const OCTOSPI_WCCR_ADSIZE_Pos: u32 = XSPI_WCCR_ADSIZE_Pos;
pub const OCTOSPI_WCCR_ADSIZE_Msk: u32 = XSPI_WCCR_ADSIZE_Msk;
pub const OCTOSPI_WCCR_ADSIZE: u32 = XSPI_WCCR_ADSIZE;
pub const OCTOSPI_WCCR_ADSIZE_0: u32 = XSPI_WCCR_ADSIZE_0;
pub const OCTOSPI_WCCR_ADSIZE_1: u32 = XSPI_WCCR_ADSIZE_1;
pub const OCTOSPI_WCCR_ABMODE_Pos: u32 = XSPI_WCCR_ABMODE_Pos;
pub const OCTOSPI_WCCR_ABMODE_Msk: u32 = XSPI_WCCR_ABMODE_Msk;
pub const OCTOSPI_WCCR_ABMODE: u32 = XSPI_WCCR_ABMODE;
pub const OCTOSPI_WCCR_ABMODE_0: u32 = XSPI_WCCR_ABMODE_0;
pub const OCTOSPI_WCCR_ABMODE_1: u32 = XSPI_WCCR_ABMODE_1;
pub const OCTOSPI_WCCR_ABMODE_2: u32 = XSPI_WCCR_ABMODE_2;
pub const OCTOSPI_WCCR_ABDTR_Pos: u32 = XSPI_WCCR_ABDTR_Pos;
pub const OCTOSPI_WCCR_ABDTR_Msk: u32 = XSPI_WCCR_ABDTR_Msk;
pub const OCTOSPI_WCCR_ABDTR: u32 = XSPI_WCCR_ABDTR;
pub const OCTOSPI_WCCR_ABSIZE_Pos: u32 = XSPI_WCCR_ABSIZE_Pos;
pub const OCTOSPI_WCCR_ABSIZE_Msk: u32 = XSPI_WCCR_ABSIZE_Msk;
pub const OCTOSPI_WCCR_ABSIZE: u32 = XSPI_WCCR_ABSIZE;
pub const OCTOSPI_WCCR_ABSIZE_0: u32 = XSPI_WCCR_ABSIZE_0;
pub const OCTOSPI_WCCR_ABSIZE_1: u32 = XSPI_WCCR_ABSIZE_1;
pub const OCTOSPI_WCCR_DMODE_Pos: u32 = XSPI_WCCR_DMODE_Pos;
pub const OCTOSPI_WCCR_DMODE_Msk: u32 = XSPI_WCCR_DMODE_Msk;
pub const OCTOSPI_WCCR_DMODE: u32 = XSPI_WCCR_DMODE;
pub const OCTOSPI_WCCR_DMODE_0: u32 = XSPI_WCCR_DMODE_0;
pub const OCTOSPI_WCCR_DMODE_1: u32 = XSPI_WCCR_DMODE_1;
pub const OCTOSPI_WCCR_DMODE_2: u32 = XSPI_WCCR_DMODE_2;
pub const OCTOSPI_WCCR_DDTR_Pos: u32 = XSPI_WCCR_DDTR_Pos;
pub const OCTOSPI_WCCR_DDTR_Msk: u32 = XSPI_WCCR_DDTR_Msk;
pub const OCTOSPI_WCCR_DDTR: u32 = XSPI_WCCR_DDTR;
pub const OCTOSPI_WCCR_DQSE_Pos: u32 = XSPI_WCCR_DQSE_Pos;
pub const OCTOSPI_WCCR_DQSE_Msk: u32 = XSPI_WCCR_DQSE_Msk;
pub const OCTOSPI_WCCR_DQSE: u32 = XSPI_WCCR_DQSE;
pub const OCTOSPI_WTCR_DCYC_Pos: u32 = XSPI_WTCR_DCYC_Pos;
pub const OCTOSPI_WTCR_DCYC_Msk: u32 = XSPI_WTCR_DCYC_Msk;
pub const OCTOSPI_WTCR_DCYC: u32 = XSPI_WTCR_DCYC;
pub const OCTOSPI_WIR_INSTRUCTION_Pos: u32 = XSPI_WIR_INSTRUCTION_Pos;
pub const OCTOSPI_WIR_INSTRUCTION_Msk: u32 = XSPI_WIR_INSTRUCTION_Msk;
pub const OCTOSPI_WIR_INSTRUCTION: u32 = XSPI_WIR_INSTRUCTION;
pub const OCTOSPI_WABR_ALTERNATE_Pos: u32 = XSPI_WABR_ALTERNATE_Pos;
pub const OCTOSPI_WABR_ALTERNATE_Msk: u32 = XSPI_WABR_ALTERNATE_Msk;
pub const OCTOSPI_WABR_ALTERNATE: u32 = XSPI_WABR_ALTERNATE;
pub const OCTOSPI_HLCR_LM_Pos: u32 = XSPI_HLCR_LM_Pos;
pub const OCTOSPI_HLCR_LM_Msk: u32 = XSPI_HLCR_LM_Msk;
pub const OCTOSPI_HLCR_LM: u32 = XSPI_HLCR_LM;
pub const OCTOSPI_HLCR_WZL_Pos: u32 = XSPI_HLCR_WZL_Pos;
pub const OCTOSPI_HLCR_WZL_Msk: u32 = XSPI_HLCR_WZL_Msk;
pub const OCTOSPI_HLCR_WZL: u32 = XSPI_HLCR_WZL;
pub const OCTOSPI_HLCR_TACC_Pos: u32 = XSPI_HLCR_TACC_Pos;
pub const OCTOSPI_HLCR_TACC_Msk: u32 = XSPI_HLCR_TACC_Msk;
pub const OCTOSPI_HLCR_TACC: u32 = XSPI_HLCR_TACC;
pub const OCTOSPI_HLCR_TRWR_Pos: u32 = XSPI_HLCR_TRWR_Pos;
pub const OCTOSPI_HLCR_TRWR_Msk: u32 = XSPI_HLCR_TRWR_Msk;
pub const OCTOSPI_HLCR_TRWR: u32 = XSPI_HLCR_TRWR;
pub const DLYB_CR_DEN_Pos: u32 = 0;
pub const DLYB_CR_DEN_Msk: u32 = 0x1 << DLYB_CR_DEN_Pos;
pub const DLYB_CR_DEN: u32 = DLYB_CR_DEN_Msk;
pub const DLYB_CR_SEN_Pos: u32 = 1;
pub const DLYB_CR_SEN_Msk: u32 = 0x1 << DLYB_CR_SEN_Pos;
pub const DLYB_CR_SEN: u32 = DLYB_CR_SEN_Msk;
pub const DLYB_CFGR_SEL_Pos: u32 = 0;
pub const DLYB_CFGR_SEL_Msk: u32 = 0xF << DLYB_CFGR_SEL_Pos;
pub const DLYB_CFGR_SEL: u32 = DLYB_CFGR_SEL_Msk;
pub const DLYB_CFGR_SEL_0: u32 = 0x1 << DLYB_CFGR_SEL_Pos;
pub const DLYB_CFGR_SEL_1: u32 = 0x2 << DLYB_CFGR_SEL_Pos;
pub const DLYB_CFGR_SEL_2: u32 = 0x3 << DLYB_CFGR_SEL_Pos;
pub const DLYB_CFGR_SEL_3: u32 = 0x8 << DLYB_CFGR_SEL_Pos;
pub const DLYB_CFGR_UNIT_Pos: u32 = 8;
pub const DLYB_CFGR_UNIT_Msk: u32 = 0x7F << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT: u32 = DLYB_CFGR_UNIT_Msk;
pub const DLYB_CFGR_UNIT_0: u32 = 0x01 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_1: u32 = 0x02 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_2: u32 = 0x04 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_3: u32 = 0x08 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_4: u32 = 0x10 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_5: u32 = 0x20 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_6: u32 = 0x40 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_LNG_Pos: u32 = 16;
pub const DLYB_CFGR_LNG_Msk: u32 = 0xFFF << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG: u32 = DLYB_CFGR_LNG_Msk;
pub const DLYB_CFGR_LNG_0: u32 = 0x001 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_1: u32 = 0x002 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_2: u32 = 0x004 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_3: u32 = 0x008 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_4: u32 = 0x010 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_5: u32 = 0x020 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_6: u32 = 0x040 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_7: u32 = 0x080 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_8: u32 = 0x100 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_9: u32 = 0x200 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_10: u32 = 0x400 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_11: u32 = 0x800 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNGF_Pos: u32 = 31;
pub const DLYB_CFGR_LNGF_Msk: u32 = 0x1 << DLYB_CFGR_LNGF_Pos;
pub const DLYB_CFGR_LNGF: u32 = DLYB_CFGR_LNGF_Msk;
pub const PWR_PMCR_LPMS_Pos: u32 = 0;
pub const PWR_PMCR_LPMS_Msk: u32 = 0x1 << PWR_PMCR_LPMS_Pos;
pub const PWR_PMCR_LPMS: u32 = PWR_PMCR_LPMS_Msk;
pub const PWR_PMCR_SVOS_Pos: u32 = 2;
pub const PWR_PMCR_SVOS_Msk: u32 = 0x3 << PWR_PMCR_SVOS_Pos;
pub const PWR_PMCR_SVOS: u32 = PWR_PMCR_SVOS_Msk;
pub const PWR_PMCR_SVOS_0: u32 = 0x1 << PWR_PMCR_SVOS_Pos;
pub const PWR_PMCR_SVOS_1: u32 = 0x2 << PWR_PMCR_SVOS_Pos;
pub const PWR_PMCR_CSSF_Pos: u32 = 7;
pub const PWR_PMCR_CSSF_Msk: u32 = 0x1 << PWR_PMCR_CSSF_Pos;
pub const PWR_PMCR_CSSF: u32 = PWR_PMCR_CSSF_Msk;
pub const PWR_PMCR_FLPS_Pos: u32 = 9;
pub const PWR_PMCR_FLPS_Msk: u32 = 0x1 << PWR_PMCR_FLPS_Pos;
pub const PWR_PMCR_FLPS: u32 = PWR_PMCR_FLPS_Msk;
pub const PWR_PMCR_BOOSTE_Pos: u32 = 12;
pub const PWR_PMCR_BOOSTE_Msk: u32 = 0x1 << PWR_PMCR_BOOSTE_Pos;
pub const PWR_PMCR_BOOSTE: u32 = PWR_PMCR_BOOSTE_Msk;
pub const PWR_PMCR_AVD_READY_Pos: u32 = 13;
pub const PWR_PMCR_AVD_READY_Msk: u32 = 0x1 << PWR_PMCR_AVD_READY_Pos;
pub const PWR_PMCR_AVD_READY: u32 = PWR_PMCR_AVD_READY_Msk;
pub const PWR_PMCR_ETHERNETSO_Pos: u32 = 16;
pub const PWR_PMCR_ETHERNETSO_Msk: u32 = 0x1 << PWR_PMCR_ETHERNETSO_Pos;
pub const PWR_PMCR_ETHERNETSO: u32 = PWR_PMCR_ETHERNETSO_Msk;
pub const PWR_PMCR_SRAM3SO_Pos: u32 = 23;
pub const PWR_PMCR_SRAM3SO_Msk: u32 = 0x1 << PWR_PMCR_SRAM3SO_Pos;
pub const PWR_PMCR_SRAM3SO: u32 = PWR_PMCR_SRAM3SO_Msk;
pub const PWR_PMCR_SRAM2_16SO_Pos: u32 = 24;
pub const PWR_PMCR_SRAM2_16SO_Msk: u32 = 0x1 << PWR_PMCR_SRAM2_16SO_Pos;
pub const PWR_PMCR_SRAM2_16SO: u32 = PWR_PMCR_SRAM2_16SO_Msk;
pub const PWR_PMCR_SRAM2_48SO_Pos: u32 = 25;
pub const PWR_PMCR_SRAM2_48SO_Msk: u32 = 0x1 << PWR_PMCR_SRAM2_48SO_Pos;
pub const PWR_PMCR_SRAM2_48SO: u32 = PWR_PMCR_SRAM2_48SO_Msk;
pub const PWR_PMCR_SRAM1SO_Pos: u32 = 26;
pub const PWR_PMCR_SRAM1SO_Msk: u32 = 0x1 << PWR_PMCR_SRAM1SO_Pos;
pub const PWR_PMCR_SRAM1SO: u32 = PWR_PMCR_SRAM1SO_Msk;
pub const PWR_PMSR_STOPF_Pos: u32 = 5;
pub const PWR_PMSR_STOPF_Msk: u32 = 0x1 << PWR_PMSR_STOPF_Pos;
pub const PWR_PMSR_STOPF: u32 = PWR_PMSR_STOPF_Msk;
pub const PWR_PMSR_SBF_Pos: u32 = 6;
pub const PWR_PMSR_SBF_Msk: u32 = 0x1 << PWR_PMSR_SBF_Pos;
pub const PWR_PMSR_SBF: u32 = PWR_PMSR_SBF_Msk;
pub const PWR_VOSCR_VOS_Pos: u32 = 4;
pub const PWR_VOSCR_VOS_Msk: u32 = 0x3 << PWR_VOSCR_VOS_Pos;
pub const PWR_VOSCR_VOS: u32 = PWR_VOSCR_VOS_Msk;
pub const PWR_VOSCR_VOS_0: u32 = 0x1 << PWR_VOSCR_VOS_Pos;
pub const PWR_VOSCR_VOS_1: u32 = 0x2 << PWR_VOSCR_VOS_Pos;
pub const PWR_VOSSR_VOSRDY_Pos: u32 = 3;
pub const PWR_VOSSR_VOSRDY_Msk: u32 = 0x1 << PWR_VOSSR_VOSRDY_Pos;
pub const PWR_VOSSR_VOSRDY: u32 = PWR_VOSSR_VOSRDY_Msk;
pub const PWR_VOSSR_ACTVOSRDY_Pos: u32 = 13;
pub const PWR_VOSSR_ACTVOSRDY_Msk: u32 = 0x1 << PWR_VOSSR_ACTVOSRDY_Pos;
pub const PWR_VOSSR_ACTVOSRDY: u32 = PWR_VOSSR_ACTVOSRDY_Msk;
pub const PWR_VOSSR_ACTVOS_Pos: u32 = 14;
pub const PWR_VOSSR_ACTVOS_Msk: u32 = 0x3 << PWR_VOSSR_ACTVOS_Pos;
pub const PWR_VOSSR_ACTVOS: u32 = PWR_VOSSR_ACTVOS_Msk;
pub const PWR_VOSSR_ACTVOS_0: u32 = 0x1 << PWR_VOSSR_ACTVOS_Pos;
pub const PWR_VOSSR_ACTVOS_1: u32 = 0x2 << PWR_VOSSR_ACTVOS_Pos;
pub const PWR_BDCR_BREN_Pos: u32 = 0;
pub const PWR_BDCR_BREN_Msk: u32 = 0x1 << PWR_BDCR_BREN_Pos;
pub const PWR_BDCR_BREN: u32 = PWR_BDCR_BREN_Msk;
pub const PWR_BDCR_MONEN_Pos: u32 = 1;
pub const PWR_BDCR_MONEN_Msk: u32 = 0x1 << PWR_BDCR_MONEN_Pos;
pub const PWR_BDCR_MONEN: u32 = PWR_BDCR_MONEN_Msk;
pub const PWR_BDCR_VBE_Pos: u32 = 8;
pub const PWR_BDCR_VBE_Msk: u32 = 0x1 << PWR_BDCR_VBE_Pos;
pub const PWR_BDCR_VBE: u32 = PWR_BDCR_VBE_Msk;
pub const PWR_BDCR_VBRS_Pos: u32 = 9;
pub const PWR_BDCR_VBRS_Msk: u32 = 0x1 << PWR_BDCR_VBRS_Pos;
pub const PWR_BDCR_VBRS: u32 = PWR_BDCR_VBRS_Msk;
pub const PWR_DBPCR_DBP_Pos: u32 = 0;
pub const PWR_DBPCR_DBP_Msk: u32 = 0x1 << PWR_DBPCR_DBP_Pos;
pub const PWR_DBPCR_DBP: u32 = PWR_DBPCR_DBP_Msk;
pub const PWR_BDSR_BRRDY_Pos: u32 = 16;
pub const PWR_BDSR_BRRDY_Msk: u32 = 0x1 << PWR_BDSR_BRRDY_Pos;
pub const PWR_BDSR_BRRDY: u32 = PWR_BDSR_BRRDY_Msk;
pub const PWR_BDSR_VBATL_Pos: u32 = 20;
pub const PWR_BDSR_VBATL_Msk: u32 = 0x1 << PWR_BDSR_VBATL_Pos;
pub const PWR_BDSR_VBATL: u32 = PWR_BDSR_VBATL_Msk;
pub const PWR_BDSR_VBATH_Pos: u32 = 21;
pub const PWR_BDSR_VBATH_Msk: u32 = 0x1 << PWR_BDSR_VBATH_Pos;
pub const PWR_BDSR_VBATH: u32 = PWR_BDSR_VBATH_Msk;
pub const PWR_BDSR_TEMPL_Pos: u32 = 22;
pub const PWR_BDSR_TEMPL_Msk: u32 = 0x1 << PWR_BDSR_TEMPL_Pos;
pub const PWR_BDSR_TEMPL: u32 = PWR_BDSR_TEMPL_Msk;
pub const PWR_BDSR_TEMPH_Pos: u32 = 23;
pub const PWR_BDSR_TEMPH_Msk: u32 = 0x1 << PWR_BDSR_TEMPH_Pos;
pub const PWR_BDSR_TEMPH: u32 = PWR_BDSR_TEMPH_Msk;
pub const PWR_UCPDR_UCPD_DBDIS_Pos: u32 = 0;
pub const PWR_UCPDR_UCPD_DBDIS_Msk: u32 = 0x1 << PWR_UCPDR_UCPD_DBDIS_Pos;
pub const PWR_UCPDR_UCPD_DBDIS: u32 = PWR_UCPDR_UCPD_DBDIS_Msk;
pub const PWR_UCPDR_UCPD_STBY_Pos: u32 = 1;
pub const PWR_UCPDR_UCPD_STBY_Msk: u32 = 0x1 << PWR_UCPDR_UCPD_STBY_Pos;
pub const PWR_UCPDR_UCPD_STBY: u32 = PWR_UCPDR_UCPD_STBY_Msk;
pub const PWR_SCCR_BYPASS_Pos: u32 = 0;
pub const PWR_SCCR_BYPASS_Msk: u32 = 0x1 << PWR_SCCR_BYPASS_Pos;
pub const PWR_SCCR_BYPASS: u32 = PWR_SCCR_BYPASS_Msk;
pub const PWR_SCCR_LDOEN_Pos: u32 = 8;
pub const PWR_SCCR_LDOEN_Msk: u32 = 0x1 << PWR_SCCR_LDOEN_Pos;
pub const PWR_SCCR_LDOEN: u32 = PWR_SCCR_LDOEN_Msk;
pub const PWR_SCCR_SMPSEN_Pos: u32 = 9;
pub const PWR_SCCR_SMPSEN_Msk: u32 = 0x1 << PWR_SCCR_SMPSEN_Pos;
pub const PWR_SCCR_SMPSEN: u32 = PWR_SCCR_SMPSEN_Msk;
pub const PWR_VMCR_PVDEN_Pos: u32 = 0;
pub const PWR_VMCR_PVDEN_Msk: u32 = 0x1 << PWR_VMCR_PVDEN_Pos;
pub const PWR_VMCR_PVDEN: u32 = PWR_VMCR_PVDEN_Msk;
pub const PWR_VMCR_PLS_Pos: u32 = 1;
pub const PWR_VMCR_PLS_Msk: u32 = 0x7 << PWR_VMCR_PLS_Pos;
pub const PWR_VMCR_PLS: u32 = PWR_VMCR_PLS_Msk;
pub const PWR_VMCR_PLS_0: u32 = 0x1 << PWR_VMCR_PLS_Pos;
pub const PWR_VMCR_PLS_1: u32 = 0x2 << PWR_VMCR_PLS_Pos;
pub const PWR_VMCR_PLS_2: u32 = 0x4 << PWR_VMCR_PLS_Pos;
pub const PWR_VMCR_AVDEN_Pos: u32 = 8;
pub const PWR_VMCR_AVDEN_Msk: u32 = 0x1 << PWR_VMCR_AVDEN_Pos;
pub const PWR_VMCR_AVDEN: u32 = PWR_VMCR_AVDEN_Msk;
pub const PWR_VMCR_ALS_Pos: u32 = 9;
pub const PWR_VMCR_ALS_Msk: u32 = 0x3 << PWR_VMCR_ALS_Pos;
pub const PWR_VMCR_ALS: u32 = PWR_VMCR_ALS_Msk;
pub const PWR_VMCR_ALS_0: u32 = 0x1 << PWR_VMCR_ALS_Pos;
pub const PWR_VMCR_ALS_1: u32 = 0x2 << PWR_VMCR_ALS_Pos;
pub const PWR_USBSCR_USB33DEN_Pos: u32 = 24;
pub const PWR_USBSCR_USB33DEN_Msk: u32 = 0x1 << PWR_USBSCR_USB33DEN_Pos;
pub const PWR_USBSCR_USB33DEN: u32 = PWR_USBSCR_USB33DEN_Msk;
pub const PWR_USBSCR_USB33SV_Pos: u32 = 25;
pub const PWR_USBSCR_USB33SV_Msk: u32 = 0x1 << PWR_USBSCR_USB33SV_Pos;
pub const PWR_USBSCR_USB33SV: u32 = PWR_USBSCR_USB33SV_Msk;
pub const PWR_VMSR_AVDO_Pos: u32 = 19;
pub const PWR_VMSR_AVDO_Msk: u32 = 0x1 << PWR_VMSR_AVDO_Pos;
pub const PWR_VMSR_AVDO: u32 = PWR_VMSR_AVDO_Msk;
pub const PWR_VMSR_VDDIO2RDY_Pos: u32 = 20;
pub const PWR_VMSR_VDDIO2RDY_Msk: u32 = 0x1 << PWR_VMSR_VDDIO2RDY_Pos;
pub const PWR_VMSR_VDDIO2RDY: u32 = PWR_VMSR_VDDIO2RDY_Msk;
pub const PWR_VMSR_PVDO_Pos: u32 = 22;
pub const PWR_VMSR_PVDO_Msk: u32 = 0x1 << PWR_VMSR_PVDO_Pos;
pub const PWR_VMSR_PVDO: u32 = PWR_VMSR_PVDO_Msk;
pub const PWR_VMSR_USB33RDY_Pos: u32 = 24;
pub const PWR_VMSR_USB33RDY_Msk: u32 = 0x1 << PWR_VMSR_USB33RDY_Pos;
pub const PWR_VMSR_USB33RDY: u32 = PWR_VMSR_USB33RDY_Msk;
pub const PWR_WUSCR_CWUF1_Pos: u32 = 0;
pub const PWR_WUSCR_CWUF1_Msk: u32 = 0x1 << PWR_WUSCR_CWUF1_Pos;
pub const PWR_WUSCR_CWUF1: u32 = PWR_WUSCR_CWUF1_Msk;
pub const PWR_WUSCR_CWUF2_Pos: u32 = 1;
pub const PWR_WUSCR_CWUF2_Msk: u32 = 0x1 << PWR_WUSCR_CWUF2_Pos;
pub const PWR_WUSCR_CWUF2: u32 = PWR_WUSCR_CWUF2_Msk;
pub const PWR_WUSCR_CWUF3_Pos: u32 = 2;
pub const PWR_WUSCR_CWUF3_Msk: u32 = 0x1 << PWR_WUSCR_CWUF3_Pos;
pub const PWR_WUSCR_CWUF3: u32 = PWR_WUSCR_CWUF3_Msk;
pub const PWR_WUSCR_CWUF4_Pos: u32 = 3;
pub const PWR_WUSCR_CWUF4_Msk: u32 = 0x1 << PWR_WUSCR_CWUF4_Pos;
pub const PWR_WUSCR_CWUF4: u32 = PWR_WUSCR_CWUF4_Msk;
pub const PWR_WUSCR_CWUF5_Pos: u32 = 4;
pub const PWR_WUSCR_CWUF5_Msk: u32 = 0x1 << PWR_WUSCR_CWUF5_Pos;
pub const PWR_WUSCR_CWUF5: u32 = PWR_WUSCR_CWUF5_Msk;
pub const PWR_WUSCR_CWUF6_Pos: u32 = 5;
pub const PWR_WUSCR_CWUF6_Msk: u32 = 0x1 << PWR_WUSCR_CWUF6_Pos;
pub const PWR_WUSCR_CWUF6: u32 = PWR_WUSCR_CWUF6_Msk;
pub const PWR_WUSCR_CWUF7_Pos: u32 = 6;
pub const PWR_WUSCR_CWUF7_Msk: u32 = 0x1 << PWR_WUSCR_CWUF7_Pos;
pub const PWR_WUSCR_CWUF7: u32 = PWR_WUSCR_CWUF7_Msk;
pub const PWR_WUSCR_CWUF8_Pos: u32 = 7;
pub const PWR_WUSCR_CWUF8_Msk: u32 = 0x1 << PWR_WUSCR_CWUF8_Pos;
pub const PWR_WUSCR_CWUF8: u32 = PWR_WUSCR_CWUF8_Msk;
pub const PWR_WUSCR_CWUF_Pos: u32 = 0;
pub const PWR_WUSCR_CWUF_Msk: u32 = 0xFF << PWR_WUSCR_CWUF_Pos;
pub const PWR_WUSCR_CWUF: u32 = PWR_WUSCR_CWUF_Msk;
pub const PWR_WUSR_WUF1_Pos: u32 = 0;
pub const PWR_WUSR_WUF1_Msk: u32 = 0x1 << PWR_WUSR_WUF1_Pos;
pub const PWR_WUSR_WUF1: u32 = PWR_WUSR_WUF1_Msk;
pub const PWR_WUSR_WUF2_Pos: u32 = 1;
pub const PWR_WUSR_WUF2_Msk: u32 = 0x1 << PWR_WUSR_WUF2_Pos;
pub const PWR_WUSR_WUF2: u32 = PWR_WUSR_WUF2_Msk;
pub const PWR_WUSR_WUF3_Pos: u32 = 2;
pub const PWR_WUSR_WUF3_Msk: u32 = 0x1 << PWR_WUSR_WUF3_Pos;
pub const PWR_WUSR_WUF3: u32 = PWR_WUSR_WUF3_Msk;
pub const PWR_WUSR_WUF4_Pos: u32 = 3;
pub const PWR_WUSR_WUF4_Msk: u32 = 0x1 << PWR_WUSR_WUF4_Pos;
pub const PWR_WUSR_WUF4: u32 = PWR_WUSR_WUF4_Msk;
pub const PWR_WUSR_WUF5_Pos: u32 = 4;
pub const PWR_WUSR_WUF5_Msk: u32 = 0x1 << PWR_WUSR_WUF5_Pos;
pub const PWR_WUSR_WUF5: u32 = PWR_WUSR_WUF5_Msk;
pub const PWR_WUSR_WUF6_Pos: u32 = 5;
pub const PWR_WUSR_WUF6_Msk: u32 = 0x1 << PWR_WUSR_WUF6_Pos;
pub const PWR_WUSR_WUF6: u32 = PWR_WUSR_WUF6_Msk;
pub const PWR_WUSR_WUF7_Pos: u32 = 6;
pub const PWR_WUSR_WUF7_Msk: u32 = 0x1 << PWR_WUSR_WUF7_Pos;
pub const PWR_WUSR_WUF7: u32 = PWR_WUSR_WUF7_Msk;
pub const PWR_WUSR_WUF8_Pos: u32 = 7;
pub const PWR_WUSR_WUF8_Msk: u32 = 0x1 << PWR_WUSR_WUF8_Pos;
pub const PWR_WUSR_WUF8: u32 = PWR_WUSR_WUF8_Msk;
pub const PWR_WUCR_WUPEN1_Pos: u32 = 0;
pub const PWR_WUCR_WUPEN1_Msk: u32 = 0x1 << PWR_WUCR_WUPEN1_Pos;
pub const PWR_WUCR_WUPEN1: u32 = PWR_WUCR_WUPEN1_Msk;
pub const PWR_WUCR_WUPEN2_Pos: u32 = 1;
pub const PWR_WUCR_WUPEN2_Msk: u32 = 0x1 << PWR_WUCR_WUPEN2_Pos;
pub const PWR_WUCR_WUPEN2: u32 = PWR_WUCR_WUPEN2_Msk;
pub const PWR_WUCR_WUPEN3_Pos: u32 = 2;
pub const PWR_WUCR_WUPEN3_Msk: u32 = 0x1 << PWR_WUCR_WUPEN3_Pos;
pub const PWR_WUCR_WUPEN3: u32 = PWR_WUCR_WUPEN3_Msk;
pub const PWR_WUCR_WUPEN4_Pos: u32 = 3;
pub const PWR_WUCR_WUPEN4_Msk: u32 = 0x1 << PWR_WUCR_WUPEN4_Pos;
pub const PWR_WUCR_WUPEN4: u32 = PWR_WUCR_WUPEN4_Msk;
pub const PWR_WUCR_WUPEN5_Pos: u32 = 4;
pub const PWR_WUCR_WUPEN5_Msk: u32 = 0x1 << PWR_WUCR_WUPEN5_Pos;
pub const PWR_WUCR_WUPEN5: u32 = PWR_WUCR_WUPEN5_Msk;
pub const PWR_WUCR_WUPEN6_Pos: u32 = 5;
pub const PWR_WUCR_WUPEN6_Msk: u32 = 0x1 << PWR_WUCR_WUPEN6_Pos;
pub const PWR_WUCR_WUPEN6: u32 = PWR_WUCR_WUPEN6_Msk;
pub const PWR_WUCR_WUPEN7_Pos: u32 = 6;
pub const PWR_WUCR_WUPEN7_Msk: u32 = 0x1 << PWR_WUCR_WUPEN7_Pos;
pub const PWR_WUCR_WUPEN7: u32 = PWR_WUCR_WUPEN7_Msk;
pub const PWR_WUCR_WUPEN8_Pos: u32 = 7;
pub const PWR_WUCR_WUPEN8_Msk: u32 = 0x1 << PWR_WUCR_WUPEN8_Pos;
pub const PWR_WUCR_WUPEN8: u32 = PWR_WUCR_WUPEN8_Msk;
pub const PWR_WUCR_WUPEN_Pos: u32 = 0;
pub const PWR_WUCR_WUPEN_Msk: u32 = 0xFF << PWR_WUCR_WUPEN_Pos;
pub const PWR_WUCR_WUPEN: u32 = PWR_WUCR_WUPEN_Msk;
pub const PWR_WUCR_WUPP1_Pos: u32 = 8;
pub const PWR_WUCR_WUPP1_Msk: u32 = 0x1 << PWR_WUCR_WUPP1_Pos;
pub const PWR_WUCR_WUPP1: u32 = PWR_WUCR_WUPP1_Msk;
pub const PWR_WUCR_WUPP2_Pos: u32 = 9;
pub const PWR_WUCR_WUPP2_Msk: u32 = 0x1 << PWR_WUCR_WUPP2_Pos;
pub const PWR_WUCR_WUPP2: u32 = PWR_WUCR_WUPP2_Msk;
pub const PWR_WUCR_WUPP3_Pos: u32 = 10;
pub const PWR_WUCR_WUPP3_Msk: u32 = 0x1 << PWR_WUCR_WUPP3_Pos;
pub const PWR_WUCR_WUPP3: u32 = PWR_WUCR_WUPP3_Msk;
pub const PWR_WUCR_WUPP4_Pos: u32 = 11;
pub const PWR_WUCR_WUPP4_Msk: u32 = 0x1 << PWR_WUCR_WUPP4_Pos;
pub const PWR_WUCR_WUPP4: u32 = PWR_WUCR_WUPP4_Msk;
pub const PWR_WUCR_WUPP5_Pos: u32 = 12;
pub const PWR_WUCR_WUPP5_Msk: u32 = 0x1 << PWR_WUCR_WUPP5_Pos;
pub const PWR_WUCR_WUPP5: u32 = PWR_WUCR_WUPP5_Msk;
pub const PWR_WUCR_WUPP6_Pos: u32 = 13;
pub const PWR_WUCR_WUPP6_Msk: u32 = 0x1 << PWR_WUCR_WUPP6_Pos;
pub const PWR_WUCR_WUPP6: u32 = PWR_WUCR_WUPP6_Msk;
pub const PWR_WUCR_WUPP7_Pos: u32 = 14;
pub const PWR_WUCR_WUPP7_Msk: u32 = 0x1 << PWR_WUCR_WUPP7_Pos;
pub const PWR_WUCR_WUPP7: u32 = PWR_WUCR_WUPP7_Msk;
pub const PWR_WUCR_WUPP8_Pos: u32 = 15;
pub const PWR_WUCR_WUPP8_Msk: u32 = 0x1 << PWR_WUCR_WUPP8_Pos;
pub const PWR_WUCR_WUPP8: u32 = PWR_WUCR_WUPP8_Msk;
pub const PWR_WUCR_WUPPUPD1_Pos: u32 = 16;
pub const PWR_WUCR_WUPPUPD1_Msk: u32 = 0x3 << PWR_WUCR_WUPPUPD1_Pos;
pub const PWR_WUCR_WUPPUPD1: u32 = PWR_WUCR_WUPPUPD1_Msk;
pub const PWR_WUCR_WUPPUPD1_0: u32 = 0x1 << PWR_WUCR_WUPPUPD1_Pos;
pub const PWR_WUCR_WUPPUPD1_1: u32 = 0x2 << PWR_WUCR_WUPPUPD1_Pos;
pub const PWR_WUCR_WUPPUPD2_Pos: u32 = 18;
pub const PWR_WUCR_WUPPUPD2_Msk: u32 = 0x3 << PWR_WUCR_WUPPUPD2_Pos;
pub const PWR_WUCR_WUPPUPD2: u32 = PWR_WUCR_WUPPUPD2_Msk;
pub const PWR_WUCR_WUPPUPD2_0: u32 = 0x1 << PWR_WUCR_WUPPUPD2_Pos;
pub const PWR_WUCR_WUPPUPD2_1: u32 = 0x2 << PWR_WUCR_WUPPUPD2_Pos;
pub const PWR_WUCR_WUPPUPD3_Pos: u32 = 20;
pub const PWR_WUCR_WUPPUPD3_Msk: u32 = 0x3 << PWR_WUCR_WUPPUPD3_Pos;
pub const PWR_WUCR_WUPPUPD3: u32 = PWR_WUCR_WUPPUPD3_Msk;
pub const PWR_WUCR_WUPPUPD3_0: u32 = 0x1 << PWR_WUCR_WUPPUPD3_Pos;
pub const PWR_WUCR_WUPPUPD3_1: u32 = 0x2 << PWR_WUCR_WUPPUPD3_Pos;
pub const PWR_WUCR_WUPPUPD4_Pos: u32 = 22;
pub const PWR_WUCR_WUPPUPD4_Msk: u32 = 0x3 << PWR_WUCR_WUPPUPD4_Pos;
pub const PWR_WUCR_WUPPUPD4: u32 = PWR_WUCR_WUPPUPD4_Msk;
pub const PWR_WUCR_WUPPUPD4_0: u32 = 0x1 << PWR_WUCR_WUPPUPD4_Pos;
pub const PWR_WUCR_WUPPUPD4_1: u32 = 0x2 << PWR_WUCR_WUPPUPD4_Pos;
pub const PWR_WUCR_WUPPUPD5_Pos: u32 = 24;
pub const PWR_WUCR_WUPPUPD5_Msk: u32 = 0x3 << PWR_WUCR_WUPPUPD5_Pos;
pub const PWR_WUCR_WUPPUPD5: u32 = PWR_WUCR_WUPPUPD5_Msk;
pub const PWR_WUCR_WUPPUPD5_0: u32 = 0x1 << PWR_WUCR_WUPPUPD5_Pos;
pub const PWR_WUCR_WUPPUPD5_1: u32 = 0x2 << PWR_WUCR_WUPPUPD5_Pos;
pub const PWR_WUCR_WUPPUPD6_Pos: u32 = 26;
pub const PWR_WUCR_WUPPUPD6_Msk: u32 = 0x3 << PWR_WUCR_WUPPUPD6_Pos;
pub const PWR_WUCR_WUPPUPD6: u32 = PWR_WUCR_WUPPUPD6_Msk;
pub const PWR_WUCR_WUPPUPD6_0: u32 = 0x1 << PWR_WUCR_WUPPUPD6_Pos;
pub const PWR_WUCR_WUPPUPD6_1: u32 = 0x2 << PWR_WUCR_WUPPUPD6_Pos;
pub const PWR_WUCR_WUPPUPD7_Pos: u32 = 28;
pub const PWR_WUCR_WUPPUPD7_Msk: u32 = 0x3 << PWR_WUCR_WUPPUPD7_Pos;
pub const PWR_WUCR_WUPPUPD7: u32 = PWR_WUCR_WUPPUPD7_Msk;
pub const PWR_WUCR_WUPPUPD7_0: u32 = 0x1 << PWR_WUCR_WUPPUPD7_Pos;
pub const PWR_WUCR_WUPPUPD7_1: u32 = 0x2 << PWR_WUCR_WUPPUPD7_Pos;
pub const PWR_WUCR_WUPPUPD8_Pos: u32 = 30;
pub const PWR_WUCR_WUPPUPD8_Msk: u32 = 0x3 << PWR_WUCR_WUPPUPD8_Pos;
pub const PWR_WUCR_WUPPUPD8: u32 = PWR_WUCR_WUPPUPD8_Msk;
pub const PWR_WUCR_WUPPUPD8_0: u32 = 0x1 << PWR_WUCR_WUPPUPD8_Pos;
pub const PWR_WUCR_WUPPUPD8_1: u32 = 0x2 << PWR_WUCR_WUPPUPD8_Pos;
pub const PWR_IORETR_IORETEN_Pos: u32 = 0;
pub const PWR_IORETR_IORETEN_Msk: u32 = 0x1 << PWR_IORETR_IORETEN_Pos;
pub const PWR_IORETR_IORETEN: u32 = PWR_IORETR_IORETEN_Msk;
pub const PWR_IORETR_JTAGIORETEN_Pos: u32 = 16;
pub const PWR_IORETR_JTAGIORETEN_Msk: u32 = 0x1 << PWR_IORETR_JTAGIORETEN_Pos;
pub const PWR_IORETR_JTAGIORETEN: u32 = PWR_IORETR_JTAGIORETEN_Msk;
pub const PWR_SECCFGR_WUP1SEC_Pos: u32 = 0;
pub const PWR_SECCFGR_WUP1SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP1SEC_Pos;
pub const PWR_SECCFGR_WUP1SEC: u32 = PWR_SECCFGR_WUP1SEC_Msk;
pub const PWR_SECCFGR_WUP2SEC_Pos: u32 = 1;
pub const PWR_SECCFGR_WUP2SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP2SEC_Pos;
pub const PWR_SECCFGR_WUP2SEC: u32 = PWR_SECCFGR_WUP2SEC_Msk;
pub const PWR_SECCFGR_WUP3SEC_Pos: u32 = 2;
pub const PWR_SECCFGR_WUP3SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP3SEC_Pos;
pub const PWR_SECCFGR_WUP3SEC: u32 = PWR_SECCFGR_WUP3SEC_Msk;
pub const PWR_SECCFGR_WUP4SEC_Pos: u32 = 3;
pub const PWR_SECCFGR_WUP4SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP4SEC_Pos;
pub const PWR_SECCFGR_WUP4SEC: u32 = PWR_SECCFGR_WUP4SEC_Msk;
pub const PWR_SECCFGR_WUP5SEC_Pos: u32 = 4;
pub const PWR_SECCFGR_WUP5SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP5SEC_Pos;
pub const PWR_SECCFGR_WUP5SEC: u32 = PWR_SECCFGR_WUP5SEC_Msk;
pub const PWR_SECCFGR_WUP6SEC_Pos: u32 = 5;
pub const PWR_SECCFGR_WUP6SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP6SEC_Pos;
pub const PWR_SECCFGR_WUP6SEC: u32 = PWR_SECCFGR_WUP6SEC_Msk;
pub const PWR_SECCFGR_WUP7SEC_Pos: u32 = 6;
pub const PWR_SECCFGR_WUP7SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP7SEC_Pos;
pub const PWR_SECCFGR_WUP7SEC: u32 = PWR_SECCFGR_WUP7SEC_Msk;
pub const PWR_SECCFGR_WUP8SEC_Pos: u32 = 7;
pub const PWR_SECCFGR_WUP8SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP8SEC_Pos;
pub const PWR_SECCFGR_WUP8SEC: u32 = PWR_SECCFGR_WUP8SEC_Msk;
pub const PWR_SECCFGR_RETSEC_Pos: u32 = 11;
pub const PWR_SECCFGR_RETSEC_Msk: u32 = 0x1 << PWR_SECCFGR_RETSEC_Pos;
pub const PWR_SECCFGR_RETSEC: u32 = PWR_SECCFGR_RETSEC_Msk;
pub const PWR_SECCFGR_LPMSEC_Pos: u32 = 12;
pub const PWR_SECCFGR_LPMSEC_Msk: u32 = 0x1 << PWR_SECCFGR_LPMSEC_Pos;
pub const PWR_SECCFGR_LPMSEC: u32 = PWR_SECCFGR_LPMSEC_Msk;
pub const PWR_SECCFGR_SCMSEC_Pos: u32 = 13;
pub const PWR_SECCFGR_SCMSEC_Msk: u32 = 0x1 << PWR_SECCFGR_SCMSEC_Pos;
pub const PWR_SECCFGR_SCMSEC: u32 = PWR_SECCFGR_SCMSEC_Msk;
pub const PWR_SECCFGR_VBSEC_Pos: u32 = 14;
pub const PWR_SECCFGR_VBSEC_Msk: u32 = 0x1 << PWR_SECCFGR_VBSEC_Pos;
pub const PWR_SECCFGR_VBSEC: u32 = PWR_SECCFGR_VBSEC_Msk;
pub const PWR_SECCFGR_VUSBSEC_Pos: u32 = 15;
pub const PWR_SECCFGR_VUSBSEC_Msk: u32 = 0x1 << PWR_SECCFGR_VUSBSEC_Pos;
pub const PWR_SECCFGR_VUSBSEC: u32 = PWR_SECCFGR_VUSBSEC_Msk;
pub const PWR_PRIVCFGR_SPRIV_Pos: u32 = 0;
pub const PWR_PRIVCFGR_SPRIV_Msk: u32 = 0x1 << PWR_PRIVCFGR_SPRIV_Pos;
pub const PWR_PRIVCFGR_SPRIV: u32 = PWR_PRIVCFGR_SPRIV_Msk;
pub const PWR_PRIVCFGR_NSPRIV_Pos: u32 = 1;
pub const PWR_PRIVCFGR_NSPRIV_Msk: u32 = 0x1 << PWR_PRIVCFGR_NSPRIV_Pos;
pub const PWR_PRIVCFGR_NSPRIV: u32 = PWR_PRIVCFGR_NSPRIV_Msk;
pub const RAMCFG_CR_ECCE_Pos: u32 = 0;
pub const RAMCFG_CR_ECCE_Msk: u32 = 0x1 << RAMCFG_CR_ECCE_Pos;
pub const RAMCFG_CR_ECCE: u32 = RAMCFG_CR_ECCE_Msk;
pub const RAMCFG_CR_ALE_Pos: u32 = 4;
pub const RAMCFG_CR_ALE_Msk: u32 = 0x1 << RAMCFG_CR_ALE_Pos;
pub const RAMCFG_CR_ALE: u32 = RAMCFG_CR_ALE_Msk;
pub const RAMCFG_CR_SRAMER_Pos: u32 = 8;
pub const RAMCFG_CR_SRAMER_Msk: u32 = 0x1 << RAMCFG_CR_SRAMER_Pos;
pub const RAMCFG_CR_SRAMER: u32 = RAMCFG_CR_SRAMER_Msk;
pub const RAMCFG_IER_SEIE_Pos: u32 = 0;
pub const RAMCFG_IER_SEIE_Msk: u32 = 0x1 << RAMCFG_IER_SEIE_Pos;
pub const RAMCFG_IER_SEIE: u32 = RAMCFG_IER_SEIE_Msk;
pub const RAMCFG_IER_DEIE_Pos: u32 = 1;
pub const RAMCFG_IER_DEIE_Msk: u32 = 0x1 << RAMCFG_IER_DEIE_Pos;
pub const RAMCFG_IER_DEIE: u32 = RAMCFG_IER_DEIE_Msk;
pub const RAMCFG_IER_ECCNMI_Pos: u32 = 3;
pub const RAMCFG_IER_ECCNMI_Msk: u32 = 0x1 << RAMCFG_IER_ECCNMI_Pos;
pub const RAMCFG_IER_ECCNMI: u32 = RAMCFG_IER_ECCNMI_Msk;
pub const RAMCFG_ISR_SEDC_Pos: u32 = 0;
pub const RAMCFG_ISR_SEDC_Msk: u32 = 0x1 << RAMCFG_ISR_SEDC_Pos;
pub const RAMCFG_ISR_SEDC: u32 = RAMCFG_ISR_SEDC_Msk;
pub const RAMCFG_ISR_DED_Pos: u32 = 1;
pub const RAMCFG_ISR_DED_Msk: u32 = 0x1 << RAMCFG_ISR_DED_Pos;
pub const RAMCFG_ISR_DED: u32 = RAMCFG_ISR_DED_Msk;
pub const RAMCFG_ISR_SRAMBUSY_Pos: u32 = 8;
pub const RAMCFG_ISR_SRAMBUSY_Msk: u32 = 0x1 << RAMCFG_ISR_SRAMBUSY_Pos;
pub const RAMCFG_ISR_SRAMBUSY: u32 = RAMCFG_ISR_SRAMBUSY_Msk;
pub const RAMCFG_SEAR_ESEA_Pos: u32 = 0;
pub const RAMCFG_SEAR_ESEA_Msk: u32 = 0xFFFFFFFF << RAMCFG_SEAR_ESEA_Pos;
pub const RAMCFG_SEAR_ESEA: u32 = RAMCFG_SEAR_ESEA_Msk;
pub const RAMCFG_DEAR_EDEA_Pos: u32 = 0;
pub const RAMCFG_DEAR_EDEA_Msk: u32 = 0xFFFFFFFF << RAMCFG_DEAR_EDEA_Pos;
pub const RAMCFG_DEAR_EDEA: u32 = RAMCFG_DEAR_EDEA_Msk;
pub const RAMCFG_ICR_CSEDC_Pos: u32 = 0;
pub const RAMCFG_ICR_CSEDC_Msk: u32 = 0x1 << RAMCFG_ICR_CSEDC_Pos;
pub const RAMCFG_ICR_CSEDC: u32 = RAMCFG_ICR_CSEDC_Msk;
pub const RAMCFG_ICR_CDED_Pos: u32 = 1;
pub const RAMCFG_ICR_CDED_Msk: u32 = 0x1 << RAMCFG_ICR_CDED_Pos;
pub const RAMCFG_ICR_CDED: u32 = RAMCFG_ICR_CDED_Msk;
pub const RAMCFG_WPR1_P0WP_Pos: u32 = 0;
pub const RAMCFG_WPR1_P0WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P0WP_Pos;
pub const RAMCFG_WPR1_P0WP: u32 = RAMCFG_WPR1_P0WP_Msk;
pub const RAMCFG_WPR1_P1WP_Pos: u32 = 1;
pub const RAMCFG_WPR1_P1WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P1WP_Pos;
pub const RAMCFG_WPR1_P1WP: u32 = RAMCFG_WPR1_P1WP_Msk;
pub const RAMCFG_WPR1_P2WP_Pos: u32 = 2;
pub const RAMCFG_WPR1_P2WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P2WP_Pos;
pub const RAMCFG_WPR1_P2WP: u32 = RAMCFG_WPR1_P2WP_Msk;
pub const RAMCFG_WPR1_P3WP_Pos: u32 = 3;
pub const RAMCFG_WPR1_P3WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P3WP_Pos;
pub const RAMCFG_WPR1_P3WP: u32 = RAMCFG_WPR1_P3WP_Msk;
pub const RAMCFG_WPR1_P4WP_Pos: u32 = 4;
pub const RAMCFG_WPR1_P4WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P4WP_Pos;
pub const RAMCFG_WPR1_P4WP: u32 = RAMCFG_WPR1_P4WP_Msk;
pub const RAMCFG_WPR1_P5WP_Pos: u32 = 5;
pub const RAMCFG_WPR1_P5WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P5WP_Pos;
pub const RAMCFG_WPR1_P5WP: u32 = RAMCFG_WPR1_P5WP_Msk;
pub const RAMCFG_WPR1_P6WP_Pos: u32 = 6;
pub const RAMCFG_WPR1_P6WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P6WP_Pos;
pub const RAMCFG_WPR1_P6WP: u32 = RAMCFG_WPR1_P6WP_Msk;
pub const RAMCFG_WPR1_P7WP_Pos: u32 = 7;
pub const RAMCFG_WPR1_P7WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P7WP_Pos;
pub const RAMCFG_WPR1_P7WP: u32 = RAMCFG_WPR1_P7WP_Msk;
pub const RAMCFG_WPR1_P8WP_Pos: u32 = 8;
pub const RAMCFG_WPR1_P8WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P8WP_Pos;
pub const RAMCFG_WPR1_P8WP: u32 = RAMCFG_WPR1_P8WP_Msk;
pub const RAMCFG_WPR1_P9WP_Pos: u32 = 9;
pub const RAMCFG_WPR1_P9WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P9WP_Pos;
pub const RAMCFG_WPR1_P9WP: u32 = RAMCFG_WPR1_P9WP_Msk;
pub const RAMCFG_WPR1_P10WP_Pos: u32 = 10;
pub const RAMCFG_WPR1_P10WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P10WP_Pos;
pub const RAMCFG_WPR1_P10WP: u32 = RAMCFG_WPR1_P10WP_Msk;
pub const RAMCFG_WPR1_P11WP_Pos: u32 = 11;
pub const RAMCFG_WPR1_P11WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P11WP_Pos;
pub const RAMCFG_WPR1_P11WP: u32 = RAMCFG_WPR1_P11WP_Msk;
pub const RAMCFG_WPR1_P12WP_Pos: u32 = 12;
pub const RAMCFG_WPR1_P12WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P12WP_Pos;
pub const RAMCFG_WPR1_P12WP: u32 = RAMCFG_WPR1_P12WP_Msk;
pub const RAMCFG_WPR1_P13WP_Pos: u32 = 13;
pub const RAMCFG_WPR1_P13WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P13WP_Pos;
pub const RAMCFG_WPR1_P13WP: u32 = RAMCFG_WPR1_P13WP_Msk;
pub const RAMCFG_WPR1_P14WP_Pos: u32 = 14;
pub const RAMCFG_WPR1_P14WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P14WP_Pos;
pub const RAMCFG_WPR1_P14WP: u32 = RAMCFG_WPR1_P14WP_Msk;
pub const RAMCFG_WPR1_P15WP_Pos: u32 = 15;
pub const RAMCFG_WPR1_P15WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P15WP_Pos;
pub const RAMCFG_WPR1_P15WP: u32 = RAMCFG_WPR1_P15WP_Msk;
pub const RAMCFG_WPR1_P16WP_Pos: u32 = 16;
pub const RAMCFG_WPR1_P16WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P16WP_Pos;
pub const RAMCFG_WPR1_P16WP: u32 = RAMCFG_WPR1_P16WP_Msk;
pub const RAMCFG_WPR1_P17WP_Pos: u32 = 17;
pub const RAMCFG_WPR1_P17WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P17WP_Pos;
pub const RAMCFG_WPR1_P17WP: u32 = RAMCFG_WPR1_P17WP_Msk;
pub const RAMCFG_WPR1_P18WP_Pos: u32 = 18;
pub const RAMCFG_WPR1_P18WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P18WP_Pos;
pub const RAMCFG_WPR1_P18WP: u32 = RAMCFG_WPR1_P18WP_Msk;
pub const RAMCFG_WPR1_P19WP_Pos: u32 = 19;
pub const RAMCFG_WPR1_P19WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P19WP_Pos;
pub const RAMCFG_WPR1_P19WP: u32 = RAMCFG_WPR1_P19WP_Msk;
pub const RAMCFG_WPR1_P20WP_Pos: u32 = 20;
pub const RAMCFG_WPR1_P20WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P20WP_Pos;
pub const RAMCFG_WPR1_P20WP: u32 = RAMCFG_WPR1_P20WP_Msk;
pub const RAMCFG_WPR1_P21WP_Pos: u32 = 21;
pub const RAMCFG_WPR1_P21WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P21WP_Pos;
pub const RAMCFG_WPR1_P21WP: u32 = RAMCFG_WPR1_P21WP_Msk;
pub const RAMCFG_WPR1_P22WP_Pos: u32 = 22;
pub const RAMCFG_WPR1_P22WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P22WP_Pos;
pub const RAMCFG_WPR1_P22WP: u32 = RAMCFG_WPR1_P22WP_Msk;
pub const RAMCFG_WPR1_P23WP_Pos: u32 = 23;
pub const RAMCFG_WPR1_P23WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P23WP_Pos;
pub const RAMCFG_WPR1_P23WP: u32 = RAMCFG_WPR1_P23WP_Msk;
pub const RAMCFG_WPR1_P24WP_Pos: u32 = 24;
pub const RAMCFG_WPR1_P24WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P24WP_Pos;
pub const RAMCFG_WPR1_P24WP: u32 = RAMCFG_WPR1_P24WP_Msk;
pub const RAMCFG_WPR1_P25WP_Pos: u32 = 25;
pub const RAMCFG_WPR1_P25WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P25WP_Pos;
pub const RAMCFG_WPR1_P25WP: u32 = RAMCFG_WPR1_P25WP_Msk;
pub const RAMCFG_WPR1_P26WP_Pos: u32 = 26;
pub const RAMCFG_WPR1_P26WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P26WP_Pos;
pub const RAMCFG_WPR1_P26WP: u32 = RAMCFG_WPR1_P26WP_Msk;
pub const RAMCFG_WPR1_P27WP_Pos: u32 = 27;
pub const RAMCFG_WPR1_P27WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P27WP_Pos;
pub const RAMCFG_WPR1_P27WP: u32 = RAMCFG_WPR1_P27WP_Msk;
pub const RAMCFG_WPR1_P28WP_Pos: u32 = 28;
pub const RAMCFG_WPR1_P28WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P28WP_Pos;
pub const RAMCFG_WPR1_P28WP: u32 = RAMCFG_WPR1_P28WP_Msk;
pub const RAMCFG_WPR1_P29WP_Pos: u32 = 29;
pub const RAMCFG_WPR1_P29WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P29WP_Pos;
pub const RAMCFG_WPR1_P29WP: u32 = RAMCFG_WPR1_P29WP_Msk;
pub const RAMCFG_WPR1_P30WP_Pos: u32 = 30;
pub const RAMCFG_WPR1_P30WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P30WP_Pos;
pub const RAMCFG_WPR1_P30WP: u32 = RAMCFG_WPR1_P30WP_Msk;
pub const RAMCFG_WPR1_P31WP_Pos: u32 = 31;
pub const RAMCFG_WPR1_P31WP_Msk: u32 = 0x1 << RAMCFG_WPR1_P31WP_Pos;
pub const RAMCFG_WPR1_P31WP: u32 = RAMCFG_WPR1_P31WP_Msk;
pub const RAMCFG_WPR2_P32WP_Pos: u32 = 0;
pub const RAMCFG_WPR2_P32WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P32WP_Pos;
pub const RAMCFG_WPR2_P32WP: u32 = RAMCFG_WPR2_P32WP_Msk;
pub const RAMCFG_WPR2_P33WP_Pos: u32 = 1;
pub const RAMCFG_WPR2_P33WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P33WP_Pos;
pub const RAMCFG_WPR2_P33WP: u32 = RAMCFG_WPR2_P33WP_Msk;
pub const RAMCFG_WPR2_P34WP_Pos: u32 = 2;
pub const RAMCFG_WPR2_P34WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P34WP_Pos;
pub const RAMCFG_WPR2_P34WP: u32 = RAMCFG_WPR2_P34WP_Msk;
pub const RAMCFG_WPR2_P35WP_Pos: u32 = 3;
pub const RAMCFG_WPR2_P35WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P35WP_Pos;
pub const RAMCFG_WPR2_P35WP: u32 = RAMCFG_WPR2_P35WP_Msk;
pub const RAMCFG_WPR2_P36WP_Pos: u32 = 4;
pub const RAMCFG_WPR2_P36WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P36WP_Pos;
pub const RAMCFG_WPR2_P36WP: u32 = RAMCFG_WPR2_P36WP_Msk;
pub const RAMCFG_WPR2_P37WP_Pos: u32 = 5;
pub const RAMCFG_WPR2_P37WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P37WP_Pos;
pub const RAMCFG_WPR2_P37WP: u32 = RAMCFG_WPR2_P37WP_Msk;
pub const RAMCFG_WPR2_P38WP_Pos: u32 = 6;
pub const RAMCFG_WPR2_P38WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P38WP_Pos;
pub const RAMCFG_WPR2_P38WP: u32 = RAMCFG_WPR2_P38WP_Msk;
pub const RAMCFG_WPR2_P39WP_Pos: u32 = 7;
pub const RAMCFG_WPR2_P39WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P39WP_Pos;
pub const RAMCFG_WPR2_P39WP: u32 = RAMCFG_WPR2_P39WP_Msk;
pub const RAMCFG_WPR2_P40WP_Pos: u32 = 8;
pub const RAMCFG_WPR2_P40WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P40WP_Pos;
pub const RAMCFG_WPR2_P40WP: u32 = RAMCFG_WPR2_P40WP_Msk;
pub const RAMCFG_WPR2_P41WP_Pos: u32 = 9;
pub const RAMCFG_WPR2_P41WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P41WP_Pos;
pub const RAMCFG_WPR2_P41WP: u32 = RAMCFG_WPR2_P41WP_Msk;
pub const RAMCFG_WPR2_P42WP_Pos: u32 = 10;
pub const RAMCFG_WPR2_P42WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P42WP_Pos;
pub const RAMCFG_WPR2_P42WP: u32 = RAMCFG_WPR2_P42WP_Msk;
pub const RAMCFG_WPR2_P43WP_Pos: u32 = 11;
pub const RAMCFG_WPR2_P43WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P43WP_Pos;
pub const RAMCFG_WPR2_P43WP: u32 = RAMCFG_WPR2_P43WP_Msk;
pub const RAMCFG_WPR2_P44WP_Pos: u32 = 12;
pub const RAMCFG_WPR2_P44WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P44WP_Pos;
pub const RAMCFG_WPR2_P44WP: u32 = RAMCFG_WPR2_P44WP_Msk;
pub const RAMCFG_WPR2_P45WP_Pos: u32 = 13;
pub const RAMCFG_WPR2_P45WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P45WP_Pos;
pub const RAMCFG_WPR2_P45WP: u32 = RAMCFG_WPR2_P45WP_Msk;
pub const RAMCFG_WPR2_P46WP_Pos: u32 = 14;
pub const RAMCFG_WPR2_P46WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P46WP_Pos;
pub const RAMCFG_WPR2_P46WP: u32 = RAMCFG_WPR2_P46WP_Msk;
pub const RAMCFG_WPR2_P47WP_Pos: u32 = 15;
pub const RAMCFG_WPR2_P47WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P47WP_Pos;
pub const RAMCFG_WPR2_P47WP: u32 = RAMCFG_WPR2_P47WP_Msk;
pub const RAMCFG_WPR2_P48WP_Pos: u32 = 16;
pub const RAMCFG_WPR2_P48WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P48WP_Pos;
pub const RAMCFG_WPR2_P48WP: u32 = RAMCFG_WPR2_P48WP_Msk;
pub const RAMCFG_WPR2_P49WP_Pos: u32 = 17;
pub const RAMCFG_WPR2_P49WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P49WP_Pos;
pub const RAMCFG_WPR2_P49WP: u32 = RAMCFG_WPR2_P49WP_Msk;
pub const RAMCFG_WPR2_P50WP_Pos: u32 = 18;
pub const RAMCFG_WPR2_P50WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P50WP_Pos;
pub const RAMCFG_WPR2_P50WP: u32 = RAMCFG_WPR2_P50WP_Msk;
pub const RAMCFG_WPR2_P51WP_Pos: u32 = 19;
pub const RAMCFG_WPR2_P51WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P51WP_Pos;
pub const RAMCFG_WPR2_P51WP: u32 = RAMCFG_WPR2_P51WP_Msk;
pub const RAMCFG_WPR2_P52WP_Pos: u32 = 20;
pub const RAMCFG_WPR2_P52WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P52WP_Pos;
pub const RAMCFG_WPR2_P52WP: u32 = RAMCFG_WPR2_P52WP_Msk;
pub const RAMCFG_WPR2_P53WP_Pos: u32 = 21;
pub const RAMCFG_WPR2_P53WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P53WP_Pos;
pub const RAMCFG_WPR2_P53WP: u32 = RAMCFG_WPR2_P53WP_Msk;
pub const RAMCFG_WPR2_P54WP_Pos: u32 = 22;
pub const RAMCFG_WPR2_P54WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P54WP_Pos;
pub const RAMCFG_WPR2_P54WP: u32 = RAMCFG_WPR2_P54WP_Msk;
pub const RAMCFG_WPR2_P55WP_Pos: u32 = 23;
pub const RAMCFG_WPR2_P55WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P55WP_Pos;
pub const RAMCFG_WPR2_P55WP: u32 = RAMCFG_WPR2_P55WP_Msk;
pub const RAMCFG_WPR2_P56WP_Pos: u32 = 25;
pub const RAMCFG_WPR2_P56WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P56WP_Pos;
pub const RAMCFG_WPR2_P56WP: u32 = RAMCFG_WPR2_P56WP_Msk;
pub const RAMCFG_WPR2_P57WP_Pos: u32 = 26;
pub const RAMCFG_WPR2_P57WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P57WP_Pos;
pub const RAMCFG_WPR2_P57WP: u32 = RAMCFG_WPR2_P57WP_Msk;
pub const RAMCFG_WPR2_P58WP_Pos: u32 = 27;
pub const RAMCFG_WPR2_P58WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P58WP_Pos;
pub const RAMCFG_WPR2_P58WP: u32 = RAMCFG_WPR2_P58WP_Msk;
pub const RAMCFG_WPR2_P59WP_Pos: u32 = 28;
pub const RAMCFG_WPR2_P59WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P59WP_Pos;
pub const RAMCFG_WPR2_P59WP: u32 = RAMCFG_WPR2_P59WP_Msk;
pub const RAMCFG_WPR2_P60WP_Pos: u32 = 29;
pub const RAMCFG_WPR2_P60WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P60WP_Pos;
pub const RAMCFG_WPR2_P60WP: u32 = RAMCFG_WPR2_P60WP_Msk;
pub const RAMCFG_WPR2_P61WP_Pos: u32 = 30;
pub const RAMCFG_WPR2_P61WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P61WP_Pos;
pub const RAMCFG_WPR2_P61WP: u32 = RAMCFG_WPR2_P61WP_Msk;
pub const RAMCFG_WPR2_P62WP_Pos: u32 = 31;
pub const RAMCFG_WPR2_P62WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P62WP_Pos;
pub const RAMCFG_WPR2_P62WP: u32 = RAMCFG_WPR2_P62WP_Msk;
pub const RAMCFG_WPR2_P63WP_Pos: u32 = 31;
pub const RAMCFG_WPR2_P63WP_Msk: u32 = 0x1 << RAMCFG_WPR2_P63WP_Pos;
pub const RAMCFG_WPR2_P63WP: u32 = RAMCFG_WPR2_P63WP_Msk;
pub const RAMCFG_ECCKEYR_ECCKEY_Pos: u32 = 0;
pub const RAMCFG_ECCKEYR_ECCKEY_Msk: u32 = 0xFF << RAMCFG_ECCKEYR_ECCKEY_Pos;
pub const RAMCFG_ECCKEYR_ECCKEY: u32 = RAMCFG_ECCKEYR_ECCKEY_Msk;
pub const RAMCFG_ERKEYR_ERASEKEY_Pos: u32 = 0;
pub const RAMCFG_ERKEYR_ERASEKEY_Msk: u32 = 0xFF << RAMCFG_ERKEYR_ERASEKEY_Pos;
pub const RAMCFG_ERKEYR_ERASEKEY: u32 = RAMCFG_ERKEYR_ERASEKEY_Msk;
pub const RCC_CR_HSION_Pos: u32 = 0;
pub const RCC_CR_HSION_Msk: u32 = 0x1 << RCC_CR_HSION_Pos;
pub const RCC_CR_HSION: u32 = RCC_CR_HSION_Msk;
pub const RCC_CR_HSIRDY_Pos: u32 = 1;
pub const RCC_CR_HSIRDY_Msk: u32 = 0x1 << RCC_CR_HSIRDY_Pos;
pub const RCC_CR_HSIRDY: u32 = RCC_CR_HSIRDY_Msk;
pub const RCC_CR_HSIKERON_Pos: u32 = 2;
pub const RCC_CR_HSIKERON_Msk: u32 = 0x1 << RCC_CR_HSIKERON_Pos;
pub const RCC_CR_HSIKERON: u32 = RCC_CR_HSIKERON_Msk;
pub const RCC_CR_HSIDIV_Pos: u32 = 3;
pub const RCC_CR_HSIDIV_Msk: u32 = 0x3 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSIDIV: u32 = RCC_CR_HSIDIV_Msk;
pub const RCC_CR_HSIDIV_0: u32 = 0x1 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSIDIV_1: u32 = 0x2 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSIDIVF_Pos: u32 = 5;
pub const RCC_CR_HSIDIVF_Msk: u32 = 0x1 << RCC_CR_HSIDIVF_Pos;
pub const RCC_CR_HSIDIVF: u32 = RCC_CR_HSIDIVF_Msk;
pub const RCC_CR_CSION_Pos: u32 = 8;
pub const RCC_CR_CSION_Msk: u32 = 0x1 << RCC_CR_CSION_Pos;
pub const RCC_CR_CSION: u32 = RCC_CR_CSION_Msk;
pub const RCC_CR_CSIRDY_Pos: u32 = 9;
pub const RCC_CR_CSIRDY_Msk: u32 = 0x1 << RCC_CR_CSIRDY_Pos;
pub const RCC_CR_CSIRDY: u32 = RCC_CR_CSIRDY_Msk;
pub const RCC_CR_CSIKERON_Pos: u32 = 10;
pub const RCC_CR_CSIKERON_Msk: u32 = 0x1 << RCC_CR_CSIKERON_Pos;
pub const RCC_CR_CSIKERON: u32 = RCC_CR_CSIKERON_Msk;
pub const RCC_CR_HSI48ON_Pos: u32 = 12;
pub const RCC_CR_HSI48ON_Msk: u32 = 0x1 << RCC_CR_HSI48ON_Pos;
pub const RCC_CR_HSI48ON: u32 = RCC_CR_HSI48ON_Msk;
pub const RCC_CR_HSI48RDY_Pos: u32 = 13;
pub const RCC_CR_HSI48RDY_Msk: u32 = 0x1 << RCC_CR_HSI48RDY_Pos;
pub const RCC_CR_HSI48RDY: u32 = RCC_CR_HSI48RDY_Msk;
pub const RCC_CR_HSEON_Pos: u32 = 16;
pub const RCC_CR_HSEON_Msk: u32 = 0x1 << RCC_CR_HSEON_Pos;
pub const RCC_CR_HSEON: u32 = RCC_CR_HSEON_Msk;
pub const RCC_CR_HSERDY_Pos: u32 = 17;
pub const RCC_CR_HSERDY_Msk: u32 = 0x1 << RCC_CR_HSERDY_Pos;
pub const RCC_CR_HSERDY: u32 = RCC_CR_HSERDY_Msk;
pub const RCC_CR_HSEBYP_Pos: u32 = 18;
pub const RCC_CR_HSEBYP_Msk: u32 = 0x1 << RCC_CR_HSEBYP_Pos;
pub const RCC_CR_HSEBYP: u32 = RCC_CR_HSEBYP_Msk;
pub const RCC_CR_HSECSSON_Pos: u32 = 19;
pub const RCC_CR_HSECSSON_Msk: u32 = 0x1 << RCC_CR_HSECSSON_Pos;
pub const RCC_CR_HSECSSON: u32 = RCC_CR_HSECSSON_Msk;
pub const RCC_CR_HSEEXT_Pos: u32 = 20;
pub const RCC_CR_HSEEXT_Msk: u32 = 0x1 << RCC_CR_HSEEXT_Pos;
pub const RCC_CR_HSEEXT: u32 = RCC_CR_HSEEXT_Msk;
pub const RCC_CR_PLL1ON_Pos: u32 = 24;
pub const RCC_CR_PLL1ON_Msk: u32 = 0x1 << RCC_CR_PLL1ON_Pos;
pub const RCC_CR_PLL1ON: u32 = RCC_CR_PLL1ON_Msk;
pub const RCC_CR_PLL1RDY_Pos: u32 = 25;
pub const RCC_CR_PLL1RDY_Msk: u32 = 0x1 << RCC_CR_PLL1RDY_Pos;
pub const RCC_CR_PLL1RDY: u32 = RCC_CR_PLL1RDY_Msk;
pub const RCC_CR_PLL2ON_Pos: u32 = 26;
pub const RCC_CR_PLL2ON_Msk: u32 = 0x1 << RCC_CR_PLL2ON_Pos;
pub const RCC_CR_PLL2ON: u32 = RCC_CR_PLL2ON_Msk;
pub const RCC_CR_PLL2RDY_Pos: u32 = 27;
pub const RCC_CR_PLL2RDY_Msk: u32 = 0x1 << RCC_CR_PLL2RDY_Pos;
pub const RCC_CR_PLL2RDY: u32 = RCC_CR_PLL2RDY_Msk;
pub const RCC_CR_PLL3ON_Pos: u32 = 28;
pub const RCC_CR_PLL3ON_Msk: u32 = 0x1 << RCC_CR_PLL3ON_Pos;
pub const RCC_CR_PLL3ON: u32 = RCC_CR_PLL3ON_Msk;
pub const RCC_CR_PLL3RDY_Pos: u32 = 29;
pub const RCC_CR_PLL3RDY_Msk: u32 = 0x1 << RCC_CR_PLL3RDY_Pos;
pub const RCC_CR_PLL3RDY: u32 = RCC_CR_PLL3RDY_Msk;
pub const RCC_HSICFGR_HSICAL_Pos: u32 = 0;
pub const RCC_HSICFGR_HSICAL_Msk: u32 = 0xFFF << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL: u32 = RCC_HSICFGR_HSICAL_Msk;
pub const RCC_HSICFGR_HSICAL_0: u32 = 0x01 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_1: u32 = 0x02 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_2: u32 = 0x04 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_3: u32 = 0x08 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_4: u32 = 0x10 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_5: u32 = 0x20 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_6: u32 = 0x40 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_7: u32 = 0x80 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_8: u32 = 0x100 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_9: u32 = 0x200 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_10: u32 = 0x400 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_11: u32 = 0x800 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSITRIM_Pos: u32 = 16;
pub const RCC_HSICFGR_HSITRIM_Msk: u32 = 0x7F << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM: u32 = RCC_HSICFGR_HSITRIM_Msk;
pub const RCC_HSICFGR_HSITRIM_0: u32 = 0x01 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_1: u32 = 0x02 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_2: u32 = 0x04 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_3: u32 = 0x08 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_4: u32 = 0x10 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_5: u32 = 0x20 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_6: u32 = 0x40 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_CRRCR_HSI48CAL_Pos: u32 = 0;
pub const RCC_CRRCR_HSI48CAL_Msk: u32 = 0x3FF << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL: u32 = RCC_CRRCR_HSI48CAL_Msk;
pub const RCC_CRRCR_HSI48CAL_0: u32 = 0x001 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_1: u32 = 0x002 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_2: u32 = 0x004 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_3: u32 = 0x008 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_4: u32 = 0x010 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_5: u32 = 0x020 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_6: u32 = 0x040 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_7: u32 = 0x080 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_8: u32 = 0x100 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_9: u32 = 0x200 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CSICFGR_CSICAL_Pos: u32 = 0;
pub const RCC_CSICFGR_CSICAL_Msk: u32 = 0xFF << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL: u32 = RCC_CSICFGR_CSICAL_Msk;
pub const RCC_CSICFGR_CSICAL_0: u32 = 0x01 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_1: u32 = 0x02 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_2: u32 = 0x04 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_3: u32 = 0x08 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_4: u32 = 0x10 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_5: u32 = 0x20 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_6: u32 = 0x40 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_7: u32 = 0x80 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSITRIM_Pos: u32 = 16;
pub const RCC_CSICFGR_CSITRIM_Msk: u32 = 0x3F << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM: u32 = RCC_CSICFGR_CSITRIM_Msk;
pub const RCC_CSICFGR_CSITRIM_0: u32 = 0x01 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM_1: u32 = 0x02 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM_2: u32 = 0x04 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM_3: u32 = 0x08 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM_4: u32 = 0x10 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM_5: u32 = 0x20 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CFGR1_SW_Pos: u32 = 0;
pub const RCC_CFGR1_SW_Msk: u32 = 0x3 << RCC_CFGR1_SW_Pos;
pub const RCC_CFGR1_SW: u32 = RCC_CFGR1_SW_Msk;
pub const RCC_CFGR1_SW_0: u32 = 0x1 << RCC_CFGR1_SW_Pos;
pub const RCC_CFGR1_SW_1: u32 = 0x2 << RCC_CFGR1_SW_Pos;
pub const RCC_CFGR1_SWS_Pos: u32 = 3;
pub const RCC_CFGR1_SWS_Msk: u32 = 0x3 << RCC_CFGR1_SWS_Pos;
pub const RCC_CFGR1_SWS: u32 = RCC_CFGR1_SWS_Msk;
pub const RCC_CFGR1_SWS_0: u32 = 0x1 << RCC_CFGR1_SWS_Pos;
pub const RCC_CFGR1_SWS_1: u32 = 0x2 << RCC_CFGR1_SWS_Pos;
pub const RCC_CFGR1_STOPWUCK_Pos: u32 = 6;
pub const RCC_CFGR1_STOPWUCK_Msk: u32 = 0x1 << RCC_CFGR1_STOPWUCK_Pos;
pub const RCC_CFGR1_STOPWUCK: u32 = RCC_CFGR1_STOPWUCK_Msk;
pub const RCC_CFGR1_STOPKERWUCK_Pos: u32 = 7;
pub const RCC_CFGR1_STOPKERWUCK_Msk: u32 = 0x1 << RCC_CFGR1_STOPKERWUCK_Pos;
pub const RCC_CFGR1_STOPKERWUCK: u32 = RCC_CFGR1_STOPKERWUCK_Msk;
pub const RCC_CFGR1_RTCPRE_Pos: u32 = 8;
pub const RCC_CFGR1_RTCPRE_Msk: u32 = 0x3F << RCC_CFGR1_RTCPRE_Pos;
pub const RCC_CFGR1_RTCPRE: u32 = RCC_CFGR1_RTCPRE_Msk;
pub const RCC_CFGR1_RTCPRE_0: u32 = 0x1 << RCC_CFGR1_RTCPRE_Pos;
pub const RCC_CFGR1_RTCPRE_1: u32 = 0x2 << RCC_CFGR1_RTCPRE_Pos;
pub const RCC_CFGR1_RTCPRE_2: u32 = 0x4 << RCC_CFGR1_RTCPRE_Pos;
pub const RCC_CFGR1_RTCPRE_3: u32 = 0x8 << RCC_CFGR1_RTCPRE_Pos;
pub const RCC_CFGR1_RTCPRE_4: u32 = 0x10 << RCC_CFGR1_RTCPRE_Pos;
pub const RCC_CFGR1_RTCPRE_5: u32 = 0x20 << RCC_CFGR1_RTCPRE_Pos;
pub const RCC_CFGR1_TIMPRE_Pos: u32 = 15;
pub const RCC_CFGR1_TIMPRE_Msk: u32 = 0x1 << RCC_CFGR1_TIMPRE_Pos;
pub const RCC_CFGR1_TIMPRE: u32 = RCC_CFGR1_TIMPRE_Msk;
pub const RCC_CFGR1_MCO1PRE_Pos: u32 = 18;
pub const RCC_CFGR1_MCO1PRE_Msk: u32 = 0xF << RCC_CFGR1_MCO1PRE_Pos;
pub const RCC_CFGR1_MCO1PRE: u32 = RCC_CFGR1_MCO1PRE_Msk;
pub const RCC_CFGR1_MCO1PRE_0: u32 = 0x1 << RCC_CFGR1_MCO1PRE_Pos;
pub const RCC_CFGR1_MCO1PRE_1: u32 = 0x2 << RCC_CFGR1_MCO1PRE_Pos;
pub const RCC_CFGR1_MCO1PRE_2: u32 = 0x4 << RCC_CFGR1_MCO1PRE_Pos;
pub const RCC_CFGR1_MCO1PRE_3: u32 = 0x8 << RCC_CFGR1_MCO1PRE_Pos;
pub const RCC_CFGR1_MCO1SEL_Pos: u32 = 22;
pub const RCC_CFGR1_MCO1SEL_Msk: u32 = 0x7 << RCC_CFGR1_MCO1SEL_Pos;
pub const RCC_CFGR1_MCO1SEL: u32 = RCC_CFGR1_MCO1SEL_Msk;
pub const RCC_CFGR1_MCO1SEL_0: u32 = 0x1 << RCC_CFGR1_MCO1SEL_Pos;
pub const RCC_CFGR1_MCO1SEL_1: u32 = 0x2 << RCC_CFGR1_MCO1SEL_Pos;
pub const RCC_CFGR1_MCO1SEL_2: u32 = 0x4 << RCC_CFGR1_MCO1SEL_Pos;
pub const RCC_CFGR1_MCO2PRE_Pos: u32 = 25;
pub const RCC_CFGR1_MCO2PRE_Msk: u32 = 0xF << RCC_CFGR1_MCO2PRE_Pos;
pub const RCC_CFGR1_MCO2PRE: u32 = RCC_CFGR1_MCO2PRE_Msk;
pub const RCC_CFGR1_MCO2PRE_0: u32 = 0x1 << RCC_CFGR1_MCO2PRE_Pos;
pub const RCC_CFGR1_MCO2PRE_1: u32 = 0x2 << RCC_CFGR1_MCO2PRE_Pos;
pub const RCC_CFGR1_MCO2PRE_2: u32 = 0x4 << RCC_CFGR1_MCO2PRE_Pos;
pub const RCC_CFGR1_MCO2PRE_3: u32 = 0x8 << RCC_CFGR1_MCO2PRE_Pos;
pub const RCC_CFGR1_MCO2SEL_Pos: u32 = 29;
pub const RCC_CFGR1_MCO2SEL_Msk: u32 = 0x7 << RCC_CFGR1_MCO2SEL_Pos;
pub const RCC_CFGR1_MCO2SEL: u32 = RCC_CFGR1_MCO2SEL_Msk;
pub const RCC_CFGR1_MCO2SEL_0: u32 = 0x1 << RCC_CFGR1_MCO2SEL_Pos;
pub const RCC_CFGR1_MCO2SEL_1: u32 = 0x2 << RCC_CFGR1_MCO2SEL_Pos;
pub const RCC_CFGR1_MCO2SEL_2: u32 = 0x4 << RCC_CFGR1_MCO2SEL_Pos;
pub const RCC_CFGR2_HPRE_Pos: u32 = 0;
pub const RCC_CFGR2_HPRE_Msk: u32 = 0xF << RCC_CFGR2_HPRE_Pos;
pub const RCC_CFGR2_HPRE: u32 = RCC_CFGR2_HPRE_Msk;
pub const RCC_CFGR2_HPRE_0: u32 = 0x1 << RCC_CFGR2_HPRE_Pos;
pub const RCC_CFGR2_HPRE_1: u32 = 0x2 << RCC_CFGR2_HPRE_Pos;
pub const RCC_CFGR2_HPRE_2: u32 = 0x4 << RCC_CFGR2_HPRE_Pos;
pub const RCC_CFGR2_HPRE_3: u32 = 0x8 << RCC_CFGR2_HPRE_Pos;
pub const RCC_CFGR2_PPRE1_Pos: u32 = 4;
pub const RCC_CFGR2_PPRE1_Msk: u32 = 0x7 << RCC_CFGR2_PPRE1_Pos;
pub const RCC_CFGR2_PPRE1: u32 = RCC_CFGR2_PPRE1_Msk;
pub const RCC_CFGR2_PPRE1_0: u32 = 0x1 << RCC_CFGR2_PPRE1_Pos;
pub const RCC_CFGR2_PPRE1_1: u32 = 0x2 << RCC_CFGR2_PPRE1_Pos;
pub const RCC_CFGR2_PPRE1_2: u32 = 0x4 << RCC_CFGR2_PPRE1_Pos;
pub const RCC_CFGR2_PPRE2_Pos: u32 = 8;
pub const RCC_CFGR2_PPRE2_Msk: u32 = 0x7 << RCC_CFGR2_PPRE2_Pos;
pub const RCC_CFGR2_PPRE2: u32 = RCC_CFGR2_PPRE2_Msk;
pub const RCC_CFGR2_PPRE2_0: u32 = 0x1 << RCC_CFGR2_PPRE2_Pos;
pub const RCC_CFGR2_PPRE2_1: u32 = 0x2 << RCC_CFGR2_PPRE2_Pos;
pub const RCC_CFGR2_PPRE2_2: u32 = 0x4 << RCC_CFGR2_PPRE2_Pos;
pub const RCC_CFGR2_PPRE3_Pos: u32 = 12;
pub const RCC_CFGR2_PPRE3_Msk: u32 = 0x7 << RCC_CFGR2_PPRE3_Pos;
pub const RCC_CFGR2_PPRE3: u32 = RCC_CFGR2_PPRE3_Msk;
pub const RCC_CFGR2_PPRE3_0: u32 = 0x1 << RCC_CFGR2_PPRE3_Pos;
pub const RCC_CFGR2_PPRE3_1: u32 = 0x2 << RCC_CFGR2_PPRE3_Pos;
pub const RCC_CFGR2_PPRE3_2: u32 = 0x4 << RCC_CFGR2_PPRE3_Pos;
pub const RCC_CFGR2_AHB1DIS_Pos: u32 = 16;
pub const RCC_CFGR2_AHB1DIS_Msk: u32 = 0x1 << RCC_CFGR2_AHB1DIS_Pos;
pub const RCC_CFGR2_AHB1DIS: u32 = RCC_CFGR2_AHB1DIS_Msk;
pub const RCC_CFGR2_AHB2DIS_Pos: u32 = 17;
pub const RCC_CFGR2_AHB2DIS_Msk: u32 = 0x1 << RCC_CFGR2_AHB2DIS_Pos;
pub const RCC_CFGR2_AHB2DIS: u32 = RCC_CFGR2_AHB2DIS_Msk;
pub const RCC_CFGR2_AHB4DIS_Pos: u32 = 19;
pub const RCC_CFGR2_AHB4DIS_Msk: u32 = 0x1 << RCC_CFGR2_AHB4DIS_Pos;
pub const RCC_CFGR2_AHB4DIS: u32 = RCC_CFGR2_AHB4DIS_Msk;
pub const RCC_CFGR2_APB1DIS_Pos: u32 = 20;
pub const RCC_CFGR2_APB1DIS_Msk: u32 = 0x1 << RCC_CFGR2_APB1DIS_Pos;
pub const RCC_CFGR2_APB1DIS: u32 = RCC_CFGR2_APB1DIS_Msk;
pub const RCC_CFGR2_APB2DIS_Pos: u32 = 21;
pub const RCC_CFGR2_APB2DIS_Msk: u32 = 0x1 << RCC_CFGR2_APB2DIS_Pos;
pub const RCC_CFGR2_APB2DIS: u32 = RCC_CFGR2_APB2DIS_Msk;
pub const RCC_CFGR2_APB3DIS_Pos: u32 = 22;
pub const RCC_CFGR2_APB3DIS_Msk: u32 = 0x1 << RCC_CFGR2_APB3DIS_Pos;
pub const RCC_CFGR2_APB3DIS: u32 = RCC_CFGR2_APB3DIS_Msk;
pub const RCC_PLL1CFGR_PLL1SRC_Pos: u32 = 0;
pub const RCC_PLL1CFGR_PLL1SRC_Msk: u32 = 0x3 << RCC_PLL1CFGR_PLL1SRC_Pos;
pub const RCC_PLL1CFGR_PLL1SRC: u32 = RCC_PLL1CFGR_PLL1SRC_Msk;
pub const RCC_PLL1CFGR_PLL1SRC_0: u32 = 0x1 << RCC_PLL1CFGR_PLL1SRC_Pos;
pub const RCC_PLL1CFGR_PLL1SRC_1: u32 = 0x2 << RCC_PLL1CFGR_PLL1SRC_Pos;
pub const RCC_PLL1CFGR_PLL1RGE_Pos: u32 = 2;
pub const RCC_PLL1CFGR_PLL1RGE_Msk: u32 = 0x3 << RCC_PLL1CFGR_PLL1RGE_Pos;
pub const RCC_PLL1CFGR_PLL1RGE: u32 = RCC_PLL1CFGR_PLL1RGE_Msk;
pub const RCC_PLL1CFGR_PLL1RGE_0: u32 = 0x1 << RCC_PLL1CFGR_PLL1RGE_Pos;
pub const RCC_PLL1CFGR_PLL1RGE_1: u32 = 0x2 << RCC_PLL1CFGR_PLL1RGE_Pos;
pub const RCC_PLL1CFGR_PLL1FRACEN_Pos: u32 = 4;
pub const RCC_PLL1CFGR_PLL1FRACEN_Msk: u32 = 0x1 << RCC_PLL1CFGR_PLL1FRACEN_Pos;
pub const RCC_PLL1CFGR_PLL1FRACEN: u32 = RCC_PLL1CFGR_PLL1FRACEN_Msk;
pub const RCC_PLL1CFGR_PLL1VCOSEL_Pos: u32 = 5;
pub const RCC_PLL1CFGR_PLL1VCOSEL_Msk: u32 = 0x1 << RCC_PLL1CFGR_PLL1VCOSEL_Pos;
pub const RCC_PLL1CFGR_PLL1VCOSEL: u32 = RCC_PLL1CFGR_PLL1VCOSEL_Msk;
pub const RCC_PLL1CFGR_PLL1M_Pos: u32 = 8;
pub const RCC_PLL1CFGR_PLL1M_Msk: u32 = 0x3F << RCC_PLL1CFGR_PLL1M_Pos;
pub const RCC_PLL1CFGR_PLL1M: u32 = RCC_PLL1CFGR_PLL1M_Msk;
pub const RCC_PLL1CFGR_PLL1M_0: u32 = 0x01 << RCC_PLL1CFGR_PLL1M_Pos;
pub const RCC_PLL1CFGR_PLL1M_1: u32 = 0x02 << RCC_PLL1CFGR_PLL1M_Pos;
pub const RCC_PLL1CFGR_PLL1M_2: u32 = 0x04 << RCC_PLL1CFGR_PLL1M_Pos;
pub const RCC_PLL1CFGR_PLL1M_3: u32 = 0x08 << RCC_PLL1CFGR_PLL1M_Pos;
pub const RCC_PLL1CFGR_PLL1M_4: u32 = 0x10 << RCC_PLL1CFGR_PLL1M_Pos;
pub const RCC_PLL1CFGR_PLL1M_5: u32 = 0x20 << RCC_PLL1CFGR_PLL1M_Pos;
pub const RCC_PLL1CFGR_PLL1PEN_Pos: u32 = 16;
pub const RCC_PLL1CFGR_PLL1PEN_Msk: u32 = 0x1 << RCC_PLL1CFGR_PLL1PEN_Pos;
pub const RCC_PLL1CFGR_PLL1PEN: u32 = RCC_PLL1CFGR_PLL1PEN_Msk;
pub const RCC_PLL1CFGR_PLL1QEN_Pos: u32 = 17;
pub const RCC_PLL1CFGR_PLL1QEN_Msk: u32 = 0x1 << RCC_PLL1CFGR_PLL1QEN_Pos;
pub const RCC_PLL1CFGR_PLL1QEN: u32 = RCC_PLL1CFGR_PLL1QEN_Msk;
pub const RCC_PLL1CFGR_PLL1REN_Pos: u32 = 18;
pub const RCC_PLL1CFGR_PLL1REN_Msk: u32 = 0x1 << RCC_PLL1CFGR_PLL1REN_Pos;
pub const RCC_PLL1CFGR_PLL1REN: u32 = RCC_PLL1CFGR_PLL1REN_Msk;
pub const RCC_PLL2CFGR_PLL2SRC_Pos: u32 = 0;
pub const RCC_PLL2CFGR_PLL2SRC_Msk: u32 = 0x3 << RCC_PLL2CFGR_PLL2SRC_Pos;
pub const RCC_PLL2CFGR_PLL2SRC: u32 = RCC_PLL2CFGR_PLL2SRC_Msk;
pub const RCC_PLL2CFGR_PLL2SRC_0: u32 = 0x1 << RCC_PLL2CFGR_PLL2SRC_Pos;
pub const RCC_PLL2CFGR_PLL2SRC_1: u32 = 0x2 << RCC_PLL2CFGR_PLL2SRC_Pos;
pub const RCC_PLL2CFGR_PLL2RGE_Pos: u32 = 2;
pub const RCC_PLL2CFGR_PLL2RGE_Msk: u32 = 0x3 << RCC_PLL2CFGR_PLL2RGE_Pos;
pub const RCC_PLL2CFGR_PLL2RGE: u32 = RCC_PLL2CFGR_PLL2RGE_Msk;
pub const RCC_PLL2CFGR_PLL2RGE_0: u32 = 0x1 << RCC_PLL2CFGR_PLL2RGE_Pos;
pub const RCC_PLL2CFGR_PLL2RGE_1: u32 = 0x2 << RCC_PLL2CFGR_PLL2RGE_Pos;
pub const RCC_PLL2CFGR_PLL2FRACEN_Pos: u32 = 4;
pub const RCC_PLL2CFGR_PLL2FRACEN_Msk: u32 = 0x1 << RCC_PLL2CFGR_PLL2FRACEN_Pos;
pub const RCC_PLL2CFGR_PLL2FRACEN: u32 = RCC_PLL2CFGR_PLL2FRACEN_Msk;
pub const RCC_PLL2CFGR_PLL2VCOSEL_Pos: u32 = 5;
pub const RCC_PLL2CFGR_PLL2VCOSEL_Msk: u32 = 0x1 << RCC_PLL2CFGR_PLL2VCOSEL_Pos;
pub const RCC_PLL2CFGR_PLL2VCOSEL: u32 = RCC_PLL2CFGR_PLL2VCOSEL_Msk;
pub const RCC_PLL2CFGR_PLL2M_Pos: u32 = 8;
pub const RCC_PLL2CFGR_PLL2M_Msk: u32 = 0x3F << RCC_PLL2CFGR_PLL2M_Pos;
pub const RCC_PLL2CFGR_PLL2M: u32 = RCC_PLL2CFGR_PLL2M_Msk;
pub const RCC_PLL2CFGR_PLL2M_0: u32 = 0x01 << RCC_PLL2CFGR_PLL2M_Pos;
pub const RCC_PLL2CFGR_PLL2M_1: u32 = 0x02 << RCC_PLL2CFGR_PLL2M_Pos;
pub const RCC_PLL2CFGR_PLL2M_2: u32 = 0x04 << RCC_PLL2CFGR_PLL2M_Pos;
pub const RCC_PLL2CFGR_PLL2M_3: u32 = 0x08 << RCC_PLL2CFGR_PLL2M_Pos;
pub const RCC_PLL2CFGR_PLL2M_4: u32 = 0x10 << RCC_PLL2CFGR_PLL2M_Pos;
pub const RCC_PLL2CFGR_PLL2M_5: u32 = 0x20 << RCC_PLL2CFGR_PLL2M_Pos;
pub const RCC_PLL2CFGR_PLL2PEN_Pos: u32 = 16;
pub const RCC_PLL2CFGR_PLL2PEN_Msk: u32 = 0x1 << RCC_PLL2CFGR_PLL2PEN_Pos;
pub const RCC_PLL2CFGR_PLL2PEN: u32 = RCC_PLL2CFGR_PLL2PEN_Msk;
pub const RCC_PLL2CFGR_PLL2QEN_Pos: u32 = 17;
pub const RCC_PLL2CFGR_PLL2QEN_Msk: u32 = 0x1 << RCC_PLL2CFGR_PLL2QEN_Pos;
pub const RCC_PLL2CFGR_PLL2QEN: u32 = RCC_PLL2CFGR_PLL2QEN_Msk;
pub const RCC_PLL2CFGR_PLL2REN_Pos: u32 = 18;
pub const RCC_PLL2CFGR_PLL2REN_Msk: u32 = 0x1 << RCC_PLL2CFGR_PLL2REN_Pos;
pub const RCC_PLL2CFGR_PLL2REN: u32 = RCC_PLL2CFGR_PLL2REN_Msk;
pub const RCC_PLL3CFGR_PLL3SRC_Pos: u32 = 0;
pub const RCC_PLL3CFGR_PLL3SRC_Msk: u32 = 0x3 << RCC_PLL3CFGR_PLL3SRC_Pos;
pub const RCC_PLL3CFGR_PLL3SRC: u32 = RCC_PLL3CFGR_PLL3SRC_Msk;
pub const RCC_PLL3CFGR_PLL3SRC_0: u32 = 0x1 << RCC_PLL3CFGR_PLL3SRC_Pos;
pub const RCC_PLL3CFGR_PLL3SRC_1: u32 = 0x2 << RCC_PLL3CFGR_PLL3SRC_Pos;
pub const RCC_PLL3CFGR_PLL3RGE_Pos: u32 = 2;
pub const RCC_PLL3CFGR_PLL3RGE_Msk: u32 = 0x3 << RCC_PLL3CFGR_PLL3RGE_Pos;
pub const RCC_PLL3CFGR_PLL3RGE: u32 = RCC_PLL3CFGR_PLL3RGE_Msk;
pub const RCC_PLL3CFGR_PLL3RGE_0: u32 = 0x1 << RCC_PLL3CFGR_PLL3RGE_Pos;
pub const RCC_PLL3CFGR_PLL3RGE_1: u32 = 0x2 << RCC_PLL3CFGR_PLL3RGE_Pos;
pub const RCC_PLL3CFGR_PLL3FRACEN_Pos: u32 = 4;
pub const RCC_PLL3CFGR_PLL3FRACEN_Msk: u32 = 0x1 << RCC_PLL3CFGR_PLL3FRACEN_Pos;
pub const RCC_PLL3CFGR_PLL3FRACEN: u32 = RCC_PLL3CFGR_PLL3FRACEN_Msk;
pub const RCC_PLL3CFGR_PLL3VCOSEL_Pos: u32 = 5;
pub const RCC_PLL3CFGR_PLL3VCOSEL_Msk: u32 = 0x1 << RCC_PLL3CFGR_PLL3VCOSEL_Pos;
pub const RCC_PLL3CFGR_PLL3VCOSEL: u32 = RCC_PLL3CFGR_PLL3VCOSEL_Msk;
pub const RCC_PLL3CFGR_PLL3M_Pos: u32 = 8;
pub const RCC_PLL3CFGR_PLL3M_Msk: u32 = 0x3F << RCC_PLL3CFGR_PLL3M_Pos;
pub const RCC_PLL3CFGR_PLL3M: u32 = RCC_PLL3CFGR_PLL3M_Msk;
pub const RCC_PLL3CFGR_PLL3M_0: u32 = 0x01 << RCC_PLL3CFGR_PLL3M_Pos;
pub const RCC_PLL3CFGR_PLL3M_1: u32 = 0x02 << RCC_PLL3CFGR_PLL3M_Pos;
pub const RCC_PLL3CFGR_PLL3M_2: u32 = 0x04 << RCC_PLL3CFGR_PLL3M_Pos;
pub const RCC_PLL3CFGR_PLL3M_3: u32 = 0x08 << RCC_PLL3CFGR_PLL3M_Pos;
pub const RCC_PLL3CFGR_PLL3M_4: u32 = 0x10 << RCC_PLL3CFGR_PLL3M_Pos;
pub const RCC_PLL3CFGR_PLL3M_5: u32 = 0x20 << RCC_PLL3CFGR_PLL3M_Pos;
pub const RCC_PLL3CFGR_PLL3PEN_Pos: u32 = 16;
pub const RCC_PLL3CFGR_PLL3PEN_Msk: u32 = 0x1 << RCC_PLL3CFGR_PLL3PEN_Pos;
pub const RCC_PLL3CFGR_PLL3PEN: u32 = RCC_PLL3CFGR_PLL3PEN_Msk;
pub const RCC_PLL3CFGR_PLL3QEN_Pos: u32 = 17;
pub const RCC_PLL3CFGR_PLL3QEN_Msk: u32 = 0x1 << RCC_PLL3CFGR_PLL3QEN_Pos;
pub const RCC_PLL3CFGR_PLL3QEN: u32 = RCC_PLL3CFGR_PLL3QEN_Msk;
pub const RCC_PLL3CFGR_PLL3REN_Pos: u32 = 18;
pub const RCC_PLL3CFGR_PLL3REN_Msk: u32 = 0x1 << RCC_PLL3CFGR_PLL3REN_Pos;
pub const RCC_PLL3CFGR_PLL3REN: u32 = RCC_PLL3CFGR_PLL3REN_Msk;
pub const RCC_PLL1DIVR_PLL1N_Pos: u32 = 0;
pub const RCC_PLL1DIVR_PLL1N_Msk: u32 = 0x1FF << RCC_PLL1DIVR_PLL1N_Pos;
pub const RCC_PLL1DIVR_PLL1N: u32 = RCC_PLL1DIVR_PLL1N_Msk;
pub const RCC_PLL1DIVR_PLL1N_0: u32 = 0x001 << RCC_PLL1DIVR_PLL1N_Pos;
pub const RCC_PLL1DIVR_PLL1N_1: u32 = 0x002 << RCC_PLL1DIVR_PLL1N_Pos;
pub const RCC_PLL1DIVR_PLL1N_2: u32 = 0x004 << RCC_PLL1DIVR_PLL1N_Pos;
pub const RCC_PLL1DIVR_PLL1N_3: u32 = 0x008 << RCC_PLL1DIVR_PLL1N_Pos;
pub const RCC_PLL1DIVR_PLL1N_4: u32 = 0x010 << RCC_PLL1DIVR_PLL1N_Pos;
pub const RCC_PLL1DIVR_PLL1N_5: u32 = 0x020 << RCC_PLL1DIVR_PLL1N_Pos;
pub const RCC_PLL1DIVR_PLL1N_6: u32 = 0x040 << RCC_PLL1DIVR_PLL1N_Pos;
pub const RCC_PLL1DIVR_PLL1N_7: u32 = 0x080 << RCC_PLL1DIVR_PLL1N_Pos;
pub const RCC_PLL1DIVR_PLL1N_8: u32 = 0x100 << RCC_PLL1DIVR_PLL1N_Pos;
pub const RCC_PLL1DIVR_PLL1P_Pos: u32 = 9;
pub const RCC_PLL1DIVR_PLL1P_Msk: u32 = 0x7F << RCC_PLL1DIVR_PLL1P_Pos;
pub const RCC_PLL1DIVR_PLL1P: u32 = RCC_PLL1DIVR_PLL1P_Msk;
pub const RCC_PLL1DIVR_PLL1P_0: u32 = 0x001 << RCC_PLL1DIVR_PLL1P_Pos;
pub const RCC_PLL1DIVR_PLL1P_1: u32 = 0x002 << RCC_PLL1DIVR_PLL1P_Pos;
pub const RCC_PLL1DIVR_PLL1P_2: u32 = 0x004 << RCC_PLL1DIVR_PLL1P_Pos;
pub const RCC_PLL1DIVR_PLL1P_3: u32 = 0x008 << RCC_PLL1DIVR_PLL1P_Pos;
pub const RCC_PLL1DIVR_PLL1P_4: u32 = 0x010 << RCC_PLL1DIVR_PLL1P_Pos;
pub const RCC_PLL1DIVR_PLL1P_5: u32 = 0x020 << RCC_PLL1DIVR_PLL1P_Pos;
pub const RCC_PLL1DIVR_PLL1P_6: u32 = 0x040 << RCC_PLL1DIVR_PLL1P_Pos;
pub const RCC_PLL1DIVR_PLL1Q_Pos: u32 = 16;
pub const RCC_PLL1DIVR_PLL1Q_Msk: u32 = 0x7F << RCC_PLL1DIVR_PLL1Q_Pos;
pub const RCC_PLL1DIVR_PLL1Q: u32 = RCC_PLL1DIVR_PLL1Q_Msk;
pub const RCC_PLL1DIVR_PLL1Q_0: u32 = 0x001 << RCC_PLL1DIVR_PLL1Q_Pos;
pub const RCC_PLL1DIVR_PLL1Q_1: u32 = 0x002 << RCC_PLL1DIVR_PLL1Q_Pos;
pub const RCC_PLL1DIVR_PLL1Q_2: u32 = 0x004 << RCC_PLL1DIVR_PLL1Q_Pos;
pub const RCC_PLL1DIVR_PLL1Q_3: u32 = 0x008 << RCC_PLL1DIVR_PLL1Q_Pos;
pub const RCC_PLL1DIVR_PLL1Q_4: u32 = 0x010 << RCC_PLL1DIVR_PLL1Q_Pos;
pub const RCC_PLL1DIVR_PLL1Q_5: u32 = 0x020 << RCC_PLL1DIVR_PLL1Q_Pos;
pub const RCC_PLL1DIVR_PLL1Q_6: u32 = 0x040 << RCC_PLL1DIVR_PLL1Q_Pos;
pub const RCC_PLL1DIVR_PLL1R_Pos: u32 = 24;
pub const RCC_PLL1DIVR_PLL1R_Msk: u32 = 0x7F << RCC_PLL1DIVR_PLL1R_Pos;
pub const RCC_PLL1DIVR_PLL1R: u32 = RCC_PLL1DIVR_PLL1R_Msk;
pub const RCC_PLL1DIVR_PLL1R_0: u32 = 0x001 << RCC_PLL1DIVR_PLL1R_Pos;
pub const RCC_PLL1DIVR_PLL1R_1: u32 = 0x002 << RCC_PLL1DIVR_PLL1R_Pos;
pub const RCC_PLL1DIVR_PLL1R_2: u32 = 0x004 << RCC_PLL1DIVR_PLL1R_Pos;
pub const RCC_PLL1DIVR_PLL1R_3: u32 = 0x008 << RCC_PLL1DIVR_PLL1R_Pos;
pub const RCC_PLL1DIVR_PLL1R_4: u32 = 0x010 << RCC_PLL1DIVR_PLL1R_Pos;
pub const RCC_PLL1DIVR_PLL1R_5: u32 = 0x020 << RCC_PLL1DIVR_PLL1R_Pos;
pub const RCC_PLL1DIVR_PLL1R_6: u32 = 0x040 << RCC_PLL1DIVR_PLL1R_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_Pos: u32 = 3;
pub const RCC_PLL1FRACR_PLL1FRACN_Msk: u32 = 0x1FFF << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN: u32 = RCC_PLL1FRACR_PLL1FRACN_Msk;
pub const RCC_PLL1FRACR_PLL1FRACN_0: u32 = 0x0001 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_1: u32 = 0x0002 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_2: u32 = 0x0004 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_3: u32 = 0x0008 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_4: u32 = 0x0010 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_5: u32 = 0x0020 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_6: u32 = 0x0040 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_7: u32 = 0x0080 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_8: u32 = 0x0100 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_9: u32 = 0x0200 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_10: u32 = 0x0400 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_11: u32 = 0x0800 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL1FRACR_PLL1FRACN_12: u32 = 0x1000 << RCC_PLL1FRACR_PLL1FRACN_Pos;
pub const RCC_PLL2DIVR_PLL2N_Pos: u32 = 0;
pub const RCC_PLL2DIVR_PLL2N_Msk: u32 = 0x1FF << RCC_PLL2DIVR_PLL2N_Pos;
pub const RCC_PLL2DIVR_PLL2N: u32 = RCC_PLL2DIVR_PLL2N_Msk;
pub const RCC_PLL2DIVR_PLL2N_0: u32 = 0x001 << RCC_PLL2DIVR_PLL2N_Pos;
pub const RCC_PLL2DIVR_PLL2N_1: u32 = 0x002 << RCC_PLL2DIVR_PLL2N_Pos;
pub const RCC_PLL2DIVR_PLL2N_2: u32 = 0x004 << RCC_PLL2DIVR_PLL2N_Pos;
pub const RCC_PLL2DIVR_PLL2N_3: u32 = 0x008 << RCC_PLL2DIVR_PLL2N_Pos;
pub const RCC_PLL2DIVR_PLL2N_4: u32 = 0x010 << RCC_PLL2DIVR_PLL2N_Pos;
pub const RCC_PLL2DIVR_PLL2N_5: u32 = 0x020 << RCC_PLL2DIVR_PLL2N_Pos;
pub const RCC_PLL2DIVR_PLL2N_6: u32 = 0x040 << RCC_PLL2DIVR_PLL2N_Pos;
pub const RCC_PLL2DIVR_PLL2N_7: u32 = 0x080 << RCC_PLL2DIVR_PLL2N_Pos;
pub const RCC_PLL2DIVR_PLL2N_8: u32 = 0x100 << RCC_PLL2DIVR_PLL2N_Pos;
pub const RCC_PLL2DIVR_PLL2P_Pos: u32 = 9;
pub const RCC_PLL2DIVR_PLL2P_Msk: u32 = 0x7F << RCC_PLL2DIVR_PLL2P_Pos;
pub const RCC_PLL2DIVR_PLL2P: u32 = RCC_PLL2DIVR_PLL2P_Msk;
pub const RCC_PLL2DIVR_PLL2P_0: u32 = 0x001 << RCC_PLL2DIVR_PLL2P_Pos;
pub const RCC_PLL2DIVR_PLL2P_1: u32 = 0x002 << RCC_PLL2DIVR_PLL2P_Pos;
pub const RCC_PLL2DIVR_PLL2P_2: u32 = 0x004 << RCC_PLL2DIVR_PLL2P_Pos;
pub const RCC_PLL2DIVR_PLL2P_3: u32 = 0x008 << RCC_PLL2DIVR_PLL2P_Pos;
pub const RCC_PLL2DIVR_PLL2P_4: u32 = 0x010 << RCC_PLL2DIVR_PLL2P_Pos;
pub const RCC_PLL2DIVR_PLL2P_5: u32 = 0x020 << RCC_PLL2DIVR_PLL2P_Pos;
pub const RCC_PLL2DIVR_PLL2P_6: u32 = 0x040 << RCC_PLL2DIVR_PLL2P_Pos;
pub const RCC_PLL2DIVR_PLL2Q_Pos: u32 = 16;
pub const RCC_PLL2DIVR_PLL2Q_Msk: u32 = 0x7F << RCC_PLL2DIVR_PLL2Q_Pos;
pub const RCC_PLL2DIVR_PLL2Q: u32 = RCC_PLL2DIVR_PLL2Q_Msk;
pub const RCC_PLL2DIVR_PLL2Q_0: u32 = 0x001 << RCC_PLL2DIVR_PLL2Q_Pos;
pub const RCC_PLL2DIVR_PLL2Q_1: u32 = 0x002 << RCC_PLL2DIVR_PLL2Q_Pos;
pub const RCC_PLL2DIVR_PLL2Q_2: u32 = 0x004 << RCC_PLL2DIVR_PLL2Q_Pos;
pub const RCC_PLL2DIVR_PLL2Q_3: u32 = 0x008 << RCC_PLL2DIVR_PLL2Q_Pos;
pub const RCC_PLL2DIVR_PLL2Q_4: u32 = 0x010 << RCC_PLL2DIVR_PLL2Q_Pos;
pub const RCC_PLL2DIVR_PLL2Q_5: u32 = 0x020 << RCC_PLL2DIVR_PLL2Q_Pos;
pub const RCC_PLL2DIVR_PLL2Q_6: u32 = 0x040 << RCC_PLL2DIVR_PLL2Q_Pos;
pub const RCC_PLL2DIVR_PLL2R_Pos: u32 = 24;
pub const RCC_PLL2DIVR_PLL2R_Msk: u32 = 0x7F << RCC_PLL2DIVR_PLL2R_Pos;
pub const RCC_PLL2DIVR_PLL2R: u32 = RCC_PLL2DIVR_PLL2R_Msk;
pub const RCC_PLL2DIVR_PLL2R_0: u32 = 0x001 << RCC_PLL2DIVR_PLL2R_Pos;
pub const RCC_PLL2DIVR_PLL2R_1: u32 = 0x002 << RCC_PLL2DIVR_PLL2R_Pos;
pub const RCC_PLL2DIVR_PLL2R_2: u32 = 0x004 << RCC_PLL2DIVR_PLL2R_Pos;
pub const RCC_PLL2DIVR_PLL2R_3: u32 = 0x008 << RCC_PLL2DIVR_PLL2R_Pos;
pub const RCC_PLL2DIVR_PLL2R_4: u32 = 0x010 << RCC_PLL2DIVR_PLL2R_Pos;
pub const RCC_PLL2DIVR_PLL2R_5: u32 = 0x020 << RCC_PLL2DIVR_PLL2R_Pos;
pub const RCC_PLL2DIVR_PLL2R_6: u32 = 0x040 << RCC_PLL2DIVR_PLL2R_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_Pos: u32 = 3;
pub const RCC_PLL2FRACR_PLL2FRACN_Msk: u32 = 0x1FFF << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN: u32 = RCC_PLL2FRACR_PLL2FRACN_Msk;
pub const RCC_PLL2FRACR_PLL2FRACN_0: u32 = 0x0001 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_1: u32 = 0x0002 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_2: u32 = 0x0004 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_3: u32 = 0x0008 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_4: u32 = 0x0010 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_5: u32 = 0x0020 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_6: u32 = 0x0040 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_7: u32 = 0x0080 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_8: u32 = 0x0100 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_9: u32 = 0x0200 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_10: u32 = 0x0400 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_11: u32 = 0x0800 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL2FRACR_PLL2FRACN_12: u32 = 0x1000 << RCC_PLL2FRACR_PLL2FRACN_Pos;
pub const RCC_PLL3DIVR_PLL3N_Pos: u32 = 0;
pub const RCC_PLL3DIVR_PLL3N_Msk: u32 = 0x1FF << RCC_PLL3DIVR_PLL3N_Pos;
pub const RCC_PLL3DIVR_PLL3N: u32 = RCC_PLL3DIVR_PLL3N_Msk;
pub const RCC_PLL3DIVR_PLL3N_0: u32 = 0x001 << RCC_PLL3DIVR_PLL3N_Pos;
pub const RCC_PLL3DIVR_PLL3N_1: u32 = 0x002 << RCC_PLL3DIVR_PLL3N_Pos;
pub const RCC_PLL3DIVR_PLL3N_2: u32 = 0x004 << RCC_PLL3DIVR_PLL3N_Pos;
pub const RCC_PLL3DIVR_PLL3N_3: u32 = 0x008 << RCC_PLL3DIVR_PLL3N_Pos;
pub const RCC_PLL3DIVR_PLL3N_4: u32 = 0x010 << RCC_PLL3DIVR_PLL3N_Pos;
pub const RCC_PLL3DIVR_PLL3N_5: u32 = 0x020 << RCC_PLL3DIVR_PLL3N_Pos;
pub const RCC_PLL3DIVR_PLL3N_6: u32 = 0x040 << RCC_PLL3DIVR_PLL3N_Pos;
pub const RCC_PLL3DIVR_PLL3N_7: u32 = 0x080 << RCC_PLL3DIVR_PLL3N_Pos;
pub const RCC_PLL3DIVR_PLL3N_8: u32 = 0x100 << RCC_PLL3DIVR_PLL3N_Pos;
pub const RCC_PLL3DIVR_PLL3P_Pos: u32 = 9;
pub const RCC_PLL3DIVR_PLL3P_Msk: u32 = 0x7F << RCC_PLL3DIVR_PLL3P_Pos;
pub const RCC_PLL3DIVR_PLL3P: u32 = RCC_PLL3DIVR_PLL3P_Msk;
pub const RCC_PLL3DIVR_PLL3P_0: u32 = 0x001 << RCC_PLL3DIVR_PLL3P_Pos;
pub const RCC_PLL3DIVR_PLL3P_1: u32 = 0x002 << RCC_PLL3DIVR_PLL3P_Pos;
pub const RCC_PLL3DIVR_PLL3P_2: u32 = 0x004 << RCC_PLL3DIVR_PLL3P_Pos;
pub const RCC_PLL3DIVR_PLL3P_3: u32 = 0x008 << RCC_PLL3DIVR_PLL3P_Pos;
pub const RCC_PLL3DIVR_PLL3P_4: u32 = 0x010 << RCC_PLL3DIVR_PLL3P_Pos;
pub const RCC_PLL3DIVR_PLL3P_5: u32 = 0x020 << RCC_PLL3DIVR_PLL3P_Pos;
pub const RCC_PLL3DIVR_PLL3P_6: u32 = 0x040 << RCC_PLL3DIVR_PLL3P_Pos;
pub const RCC_PLL3DIVR_PLL3Q_Pos: u32 = 16;
pub const RCC_PLL3DIVR_PLL3Q_Msk: u32 = 0x7F << RCC_PLL3DIVR_PLL3Q_Pos;
pub const RCC_PLL3DIVR_PLL3Q: u32 = RCC_PLL3DIVR_PLL3Q_Msk;
pub const RCC_PLL3DIVR_PLL3Q_0: u32 = 0x001 << RCC_PLL3DIVR_PLL3Q_Pos;
pub const RCC_PLL3DIVR_PLL3Q_1: u32 = 0x002 << RCC_PLL3DIVR_PLL3Q_Pos;
pub const RCC_PLL3DIVR_PLL3Q_2: u32 = 0x004 << RCC_PLL3DIVR_PLL3Q_Pos;
pub const RCC_PLL3DIVR_PLL3Q_3: u32 = 0x008 << RCC_PLL3DIVR_PLL3Q_Pos;
pub const RCC_PLL3DIVR_PLL3Q_4: u32 = 0x010 << RCC_PLL3DIVR_PLL3Q_Pos;
pub const RCC_PLL3DIVR_PLL3Q_5: u32 = 0x020 << RCC_PLL3DIVR_PLL3Q_Pos;
pub const RCC_PLL3DIVR_PLL3Q_6: u32 = 0x040 << RCC_PLL3DIVR_PLL3Q_Pos;
pub const RCC_PLL3DIVR_PLL3R_Pos: u32 = 24;
pub const RCC_PLL3DIVR_PLL3R_Msk: u32 = 0x7F << RCC_PLL3DIVR_PLL3R_Pos;
pub const RCC_PLL3DIVR_PLL3R: u32 = RCC_PLL3DIVR_PLL3R_Msk;
pub const RCC_PLL3DIVR_PLL3R_0: u32 = 0x001 << RCC_PLL3DIVR_PLL3R_Pos;
pub const RCC_PLL3DIVR_PLL3R_1: u32 = 0x002 << RCC_PLL3DIVR_PLL3R_Pos;
pub const RCC_PLL3DIVR_PLL3R_2: u32 = 0x004 << RCC_PLL3DIVR_PLL3R_Pos;
pub const RCC_PLL3DIVR_PLL3R_3: u32 = 0x008 << RCC_PLL3DIVR_PLL3R_Pos;
pub const RCC_PLL3DIVR_PLL3R_4: u32 = 0x010 << RCC_PLL3DIVR_PLL3R_Pos;
pub const RCC_PLL3DIVR_PLL3R_5: u32 = 0x020 << RCC_PLL3DIVR_PLL3R_Pos;
pub const RCC_PLL3DIVR_PLL3R_6: u32 = 0x040 << RCC_PLL3DIVR_PLL3R_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_Pos: u32 = 3;
pub const RCC_PLL3FRACR_PLL3FRACN_Msk: u32 = 0x1FFF << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN: u32 = RCC_PLL3FRACR_PLL3FRACN_Msk;
pub const RCC_PLL3FRACR_PLL3FRACN_0: u32 = 0x0001 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_1: u32 = 0x0002 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_2: u32 = 0x0004 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_3: u32 = 0x0008 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_4: u32 = 0x0010 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_5: u32 = 0x0020 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_6: u32 = 0x0040 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_7: u32 = 0x0080 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_8: u32 = 0x0100 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_9: u32 = 0x0200 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_10: u32 = 0x0400 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_11: u32 = 0x0800 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_PLL3FRACR_PLL3FRACN_12: u32 = 0x1000 << RCC_PLL3FRACR_PLL3FRACN_Pos;
pub const RCC_CIER_LSIRDYIE_Pos: u32 = 0;
pub const RCC_CIER_LSIRDYIE_Msk: u32 = 0x1 << RCC_CIER_LSIRDYIE_Pos;
pub const RCC_CIER_LSIRDYIE: u32 = RCC_CIER_LSIRDYIE_Msk;
pub const RCC_CIER_LSERDYIE_Pos: u32 = 1;
pub const RCC_CIER_LSERDYIE_Msk: u32 = 0x1 << RCC_CIER_LSERDYIE_Pos;
pub const RCC_CIER_LSERDYIE: u32 = RCC_CIER_LSERDYIE_Msk;
pub const RCC_CIER_CSIRDYIE_Pos: u32 = 2;
pub const RCC_CIER_CSIRDYIE_Msk: u32 = 0x1 << RCC_CIER_CSIRDYIE_Pos;
pub const RCC_CIER_CSIRDYIE: u32 = RCC_CIER_CSIRDYIE_Msk;
pub const RCC_CIER_HSIRDYIE_Pos: u32 = 3;
pub const RCC_CIER_HSIRDYIE_Msk: u32 = 0x1 << RCC_CIER_HSIRDYIE_Pos;
pub const RCC_CIER_HSIRDYIE: u32 = RCC_CIER_HSIRDYIE_Msk;
pub const RCC_CIER_HSERDYIE_Pos: u32 = 4;
pub const RCC_CIER_HSERDYIE_Msk: u32 = 0x1 << RCC_CIER_HSERDYIE_Pos;
pub const RCC_CIER_HSERDYIE: u32 = RCC_CIER_HSERDYIE_Msk;
pub const RCC_CIER_HSI48RDYIE_Pos: u32 = 5;
pub const RCC_CIER_HSI48RDYIE_Msk: u32 = 0x1 << RCC_CIER_HSI48RDYIE_Pos;
pub const RCC_CIER_HSI48RDYIE: u32 = RCC_CIER_HSI48RDYIE_Msk;
pub const RCC_CIER_PLL1RDYIE_Pos: u32 = 6;
pub const RCC_CIER_PLL1RDYIE_Msk: u32 = 0x1 << RCC_CIER_PLL1RDYIE_Pos;
pub const RCC_CIER_PLL1RDYIE: u32 = RCC_CIER_PLL1RDYIE_Msk;
pub const RCC_CIER_PLL2RDYIE_Pos: u32 = 7;
pub const RCC_CIER_PLL2RDYIE_Msk: u32 = 0x1 << RCC_CIER_PLL2RDYIE_Pos;
pub const RCC_CIER_PLL2RDYIE: u32 = RCC_CIER_PLL2RDYIE_Msk;
pub const RCC_CIER_PLL3RDYIE_Pos: u32 = 8;
pub const RCC_CIER_PLL3RDYIE_Msk: u32 = 0x1 << RCC_CIER_PLL3RDYIE_Pos;
pub const RCC_CIER_PLL3RDYIE: u32 = RCC_CIER_PLL3RDYIE_Msk;
pub const RCC_CIFR_LSIRDYF_Pos: u32 = 0;
pub const RCC_CIFR_LSIRDYF_Msk: u32 = 0x1 << RCC_CIFR_LSIRDYF_Pos;
pub const RCC_CIFR_LSIRDYF: u32 = RCC_CIFR_LSIRDYF_Msk;
pub const RCC_CIFR_LSERDYF_Pos: u32 = 1;
pub const RCC_CIFR_LSERDYF_Msk: u32 = 0x1 << RCC_CIFR_LSERDYF_Pos;
pub const RCC_CIFR_LSERDYF: u32 = RCC_CIFR_LSERDYF_Msk;
pub const RCC_CIFR_CSIRDYF_Pos: u32 = 2;
pub const RCC_CIFR_CSIRDYF_Msk: u32 = 0x1 << RCC_CIFR_CSIRDYF_Pos;
pub const RCC_CIFR_CSIRDYF: u32 = RCC_CIFR_CSIRDYF_Msk;
pub const RCC_CIFR_HSIRDYF_Pos: u32 = 3;
pub const RCC_CIFR_HSIRDYF_Msk: u32 = 0x1 << RCC_CIFR_HSIRDYF_Pos;
pub const RCC_CIFR_HSIRDYF: u32 = RCC_CIFR_HSIRDYF_Msk;
pub const RCC_CIFR_HSERDYF_Pos: u32 = 4;
pub const RCC_CIFR_HSERDYF_Msk: u32 = 0x1 << RCC_CIFR_HSERDYF_Pos;
pub const RCC_CIFR_HSERDYF: u32 = RCC_CIFR_HSERDYF_Msk;
pub const RCC_CIFR_HSI48RDYF_Pos: u32 = 5;
pub const RCC_CIFR_HSI48RDYF_Msk: u32 = 0x1 << RCC_CIFR_HSI48RDYF_Pos;
pub const RCC_CIFR_HSI48RDYF: u32 = RCC_CIFR_HSI48RDYF_Msk;
pub const RCC_CIFR_PLL1RDYF_Pos: u32 = 6;
pub const RCC_CIFR_PLL1RDYF_Msk: u32 = 0x1 << RCC_CIFR_PLL1RDYF_Pos;
pub const RCC_CIFR_PLL1RDYF: u32 = RCC_CIFR_PLL1RDYF_Msk;
pub const RCC_CIFR_PLL2RDYF_Pos: u32 = 7;
pub const RCC_CIFR_PLL2RDYF_Msk: u32 = 0x1 << RCC_CIFR_PLL2RDYF_Pos;
pub const RCC_CIFR_PLL2RDYF: u32 = RCC_CIFR_PLL2RDYF_Msk;
pub const RCC_CIFR_PLL3RDYF_Pos: u32 = 8;
pub const RCC_CIFR_PLL3RDYF_Msk: u32 = 0x1 << RCC_CIFR_PLL3RDYF_Pos;
pub const RCC_CIFR_PLL3RDYF: u32 = RCC_CIFR_PLL3RDYF_Msk;
pub const RCC_CIFR_HSECSSF_Pos: u32 = 10;
pub const RCC_CIFR_HSECSSF_Msk: u32 = 0x1 << RCC_CIFR_HSECSSF_Pos;
pub const RCC_CIFR_HSECSSF: u32 = RCC_CIFR_HSECSSF_Msk;
pub const RCC_CICR_LSIRDYC_Pos: u32 = 0;
pub const RCC_CICR_LSIRDYC_Msk: u32 = 0x1 << RCC_CICR_LSIRDYC_Pos;
pub const RCC_CICR_LSIRDYC: u32 = RCC_CICR_LSIRDYC_Msk;
pub const RCC_CICR_LSERDYC_Pos: u32 = 1;
pub const RCC_CICR_LSERDYC_Msk: u32 = 0x1 << RCC_CICR_LSERDYC_Pos;
pub const RCC_CICR_LSERDYC: u32 = RCC_CICR_LSERDYC_Msk;
pub const RCC_CICR_CSIRDYC_Pos: u32 = 2;
pub const RCC_CICR_CSIRDYC_Msk: u32 = 0x1 << RCC_CICR_CSIRDYC_Pos;
pub const RCC_CICR_CSIRDYC: u32 = RCC_CICR_CSIRDYC_Msk;
pub const RCC_CICR_HSIRDYC_Pos: u32 = 3;
pub const RCC_CICR_HSIRDYC_Msk: u32 = 0x1 << RCC_CICR_HSIRDYC_Pos;
pub const RCC_CICR_HSIRDYC: u32 = RCC_CICR_HSIRDYC_Msk;
pub const RCC_CICR_HSERDYC_Pos: u32 = 4;
pub const RCC_CICR_HSERDYC_Msk: u32 = 0x1 << RCC_CICR_HSERDYC_Pos;
pub const RCC_CICR_HSERDYC: u32 = RCC_CICR_HSERDYC_Msk;
pub const RCC_CICR_HSI48RDYC_Pos: u32 = 5;
pub const RCC_CICR_HSI48RDYC_Msk: u32 = 0x1 << RCC_CICR_HSI48RDYC_Pos;
pub const RCC_CICR_HSI48RDYC: u32 = RCC_CICR_HSI48RDYC_Msk;
pub const RCC_CICR_PLL1RDYC_Pos: u32 = 6;
pub const RCC_CICR_PLL1RDYC_Msk: u32 = 0x1 << RCC_CICR_PLL1RDYC_Pos;
pub const RCC_CICR_PLL1RDYC: u32 = RCC_CICR_PLL1RDYC_Msk;
pub const RCC_CICR_PLL2RDYC_Pos: u32 = 7;
pub const RCC_CICR_PLL2RDYC_Msk: u32 = 0x1 << RCC_CICR_PLL2RDYC_Pos;
pub const RCC_CICR_PLL2RDYC: u32 = RCC_CICR_PLL2RDYC_Msk;
pub const RCC_CICR_PLL3RDYC_Pos: u32 = 8;
pub const RCC_CICR_PLL3RDYC_Msk: u32 = 0x1 << RCC_CICR_PLL3RDYC_Pos;
pub const RCC_CICR_PLL3RDYC: u32 = RCC_CICR_PLL3RDYC_Msk;
pub const RCC_CICR_HSECSSC_Pos: u32 = 10;
pub const RCC_CICR_HSECSSC_Msk: u32 = 0x1 << RCC_CICR_HSECSSC_Pos;
pub const RCC_CICR_HSECSSC: u32 = RCC_CICR_HSECSSC_Msk;
pub const RCC_AHB1RSTR_GPDMA1RST_Pos: u32 = 0;
pub const RCC_AHB1RSTR_GPDMA1RST_Msk: u32 = 0x1 << RCC_AHB1RSTR_GPDMA1RST_Pos;
pub const RCC_AHB1RSTR_GPDMA1RST: u32 = RCC_AHB1RSTR_GPDMA1RST_Msk;
pub const RCC_AHB1RSTR_GPDMA2RST_Pos: u32 = 1;
pub const RCC_AHB1RSTR_GPDMA2RST_Msk: u32 = 0x1 << RCC_AHB1RSTR_GPDMA2RST_Pos;
pub const RCC_AHB1RSTR_GPDMA2RST: u32 = RCC_AHB1RSTR_GPDMA2RST_Msk;
pub const RCC_AHB1RSTR_CRCRST_Pos: u32 = 12;
pub const RCC_AHB1RSTR_CRCRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_CRCRST_Pos;
pub const RCC_AHB1RSTR_CRCRST: u32 = RCC_AHB1RSTR_CRCRST_Msk;
pub const RCC_AHB1RSTR_CORDICRST_Pos: u32 = 14;
pub const RCC_AHB1RSTR_CORDICRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_CORDICRST_Pos;
pub const RCC_AHB1RSTR_CORDICRST: u32 = RCC_AHB1RSTR_CORDICRST_Msk;
pub const RCC_AHB1RSTR_FMACRST_Pos: u32 = 15;
pub const RCC_AHB1RSTR_FMACRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_FMACRST_Pos;
pub const RCC_AHB1RSTR_FMACRST: u32 = RCC_AHB1RSTR_FMACRST_Msk;
pub const RCC_AHB1RSTR_RAMCFGRST_Pos: u32 = 17;
pub const RCC_AHB1RSTR_RAMCFGRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_RAMCFGRST_Pos;
pub const RCC_AHB1RSTR_RAMCFGRST: u32 = RCC_AHB1RSTR_RAMCFGRST_Msk;
pub const RCC_AHB1RSTR_ETHRST_Pos: u32 = 19;
pub const RCC_AHB1RSTR_ETHRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_ETHRST_Pos;
pub const RCC_AHB1RSTR_ETHRST: u32 = RCC_AHB1RSTR_ETHRST_Msk;
pub const RCC_AHB1RSTR_TZSC1RST_Pos: u32 = 24;
pub const RCC_AHB1RSTR_TZSC1RST_Msk: u32 = 0x1 << RCC_AHB1RSTR_TZSC1RST_Pos;
pub const RCC_AHB1RSTR_TZSC1RST: u32 = RCC_AHB1RSTR_TZSC1RST_Msk;
pub const RCC_AHB2RSTR_GPIOARST_Pos: u32 = 0;
pub const RCC_AHB2RSTR_GPIOARST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOARST_Pos;
pub const RCC_AHB2RSTR_GPIOARST: u32 = RCC_AHB2RSTR_GPIOARST_Msk;
pub const RCC_AHB2RSTR_GPIOBRST_Pos: u32 = 1;
pub const RCC_AHB2RSTR_GPIOBRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOBRST_Pos;
pub const RCC_AHB2RSTR_GPIOBRST: u32 = RCC_AHB2RSTR_GPIOBRST_Msk;
pub const RCC_AHB2RSTR_GPIOCRST_Pos: u32 = 2;
pub const RCC_AHB2RSTR_GPIOCRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOCRST_Pos;
pub const RCC_AHB2RSTR_GPIOCRST: u32 = RCC_AHB2RSTR_GPIOCRST_Msk;
pub const RCC_AHB2RSTR_GPIODRST_Pos: u32 = 3;
pub const RCC_AHB2RSTR_GPIODRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIODRST_Pos;
pub const RCC_AHB2RSTR_GPIODRST: u32 = RCC_AHB2RSTR_GPIODRST_Msk;
pub const RCC_AHB2RSTR_GPIOERST_Pos: u32 = 4;
pub const RCC_AHB2RSTR_GPIOERST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOERST_Pos;
pub const RCC_AHB2RSTR_GPIOERST: u32 = RCC_AHB2RSTR_GPIOERST_Msk;
pub const RCC_AHB2RSTR_GPIOFRST_Pos: u32 = 5;
pub const RCC_AHB2RSTR_GPIOFRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOFRST_Pos;
pub const RCC_AHB2RSTR_GPIOFRST: u32 = RCC_AHB2RSTR_GPIOFRST_Msk;
pub const RCC_AHB2RSTR_GPIOGRST_Pos: u32 = 6;
pub const RCC_AHB2RSTR_GPIOGRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOGRST_Pos;
pub const RCC_AHB2RSTR_GPIOGRST: u32 = RCC_AHB2RSTR_GPIOGRST_Msk;
pub const RCC_AHB2RSTR_GPIOHRST_Pos: u32 = 7;
pub const RCC_AHB2RSTR_GPIOHRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOHRST_Pos;
pub const RCC_AHB2RSTR_GPIOHRST: u32 = RCC_AHB2RSTR_GPIOHRST_Msk;
pub const RCC_AHB2RSTR_GPIOIRST_Pos: u32 = 8;
pub const RCC_AHB2RSTR_GPIOIRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOIRST_Pos;
pub const RCC_AHB2RSTR_GPIOIRST: u32 = RCC_AHB2RSTR_GPIOIRST_Msk;
pub const RCC_AHB2RSTR_ADCRST_Pos: u32 = 10;
pub const RCC_AHB2RSTR_ADCRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_ADCRST_Pos;
pub const RCC_AHB2RSTR_ADCRST: u32 = RCC_AHB2RSTR_ADCRST_Msk;
pub const RCC_AHB2RSTR_DAC1RST_Pos: u32 = 11;
pub const RCC_AHB2RSTR_DAC1RST_Msk: u32 = 0x1 << RCC_AHB2RSTR_DAC1RST_Pos;
pub const RCC_AHB2RSTR_DAC1RST: u32 = RCC_AHB2RSTR_DAC1RST_Msk;
pub const RCC_AHB2RSTR_DCMI_PSSIRST_Pos: u32 = 12;
pub const RCC_AHB2RSTR_DCMI_PSSIRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_DCMI_PSSIRST_Pos;
pub const RCC_AHB2RSTR_DCMI_PSSIRST: u32 = RCC_AHB2RSTR_DCMI_PSSIRST_Msk;
pub const RCC_AHB2RSTR_HASHRST_Pos: u32 = 17;
pub const RCC_AHB2RSTR_HASHRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_HASHRST_Pos;
pub const RCC_AHB2RSTR_HASHRST: u32 = RCC_AHB2RSTR_HASHRST_Msk;
pub const RCC_AHB2RSTR_RNGRST_Pos: u32 = 18;
pub const RCC_AHB2RSTR_RNGRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_RNGRST_Pos;
pub const RCC_AHB2RSTR_RNGRST: u32 = RCC_AHB2RSTR_RNGRST_Msk;
pub const RCC_AHB2RSTR_PKARST_Pos: u32 = 19;
pub const RCC_AHB2RSTR_PKARST_Msk: u32 = 0x1 << RCC_AHB2RSTR_PKARST_Pos;
pub const RCC_AHB2RSTR_PKARST: u32 = RCC_AHB2RSTR_PKARST_Msk;
pub const RCC_AHB4RSTR_SDMMC1RST_Pos: u32 = 11;
pub const RCC_AHB4RSTR_SDMMC1RST_Msk: u32 = 0x1 << RCC_AHB4RSTR_SDMMC1RST_Pos;
pub const RCC_AHB4RSTR_SDMMC1RST: u32 = RCC_AHB4RSTR_SDMMC1RST_Msk;
pub const RCC_AHB4RSTR_FMCRST_Pos: u32 = 16;
pub const RCC_AHB4RSTR_FMCRST_Msk: u32 = 0x1 << RCC_AHB4RSTR_FMCRST_Pos;
pub const RCC_AHB4RSTR_FMCRST: u32 = RCC_AHB4RSTR_FMCRST_Msk;
pub const RCC_AHB4RSTR_OCTOSPI1RST_Pos: u32 = 20;
pub const RCC_AHB4RSTR_OCTOSPI1RST_Msk: u32 = 0x1 << RCC_AHB4RSTR_OCTOSPI1RST_Pos;
pub const RCC_AHB4RSTR_OCTOSPI1RST: u32 = RCC_AHB4RSTR_OCTOSPI1RST_Msk;
pub const RCC_APB1LRSTR_TIM2RST_Pos: u32 = 0;
pub const RCC_APB1LRSTR_TIM2RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM2RST_Pos;
pub const RCC_APB1LRSTR_TIM2RST: u32 = RCC_APB1LRSTR_TIM2RST_Msk;
pub const RCC_APB1LRSTR_TIM3RST_Pos: u32 = 1;
pub const RCC_APB1LRSTR_TIM3RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM3RST_Pos;
pub const RCC_APB1LRSTR_TIM3RST: u32 = RCC_APB1LRSTR_TIM3RST_Msk;
pub const RCC_APB1LRSTR_TIM4RST_Pos: u32 = 2;
pub const RCC_APB1LRSTR_TIM4RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM4RST_Pos;
pub const RCC_APB1LRSTR_TIM4RST: u32 = RCC_APB1LRSTR_TIM4RST_Msk;
pub const RCC_APB1LRSTR_TIM5RST_Pos: u32 = 3;
pub const RCC_APB1LRSTR_TIM5RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM5RST_Pos;
pub const RCC_APB1LRSTR_TIM5RST: u32 = RCC_APB1LRSTR_TIM5RST_Msk;
pub const RCC_APB1LRSTR_TIM6RST_Pos: u32 = 4;
pub const RCC_APB1LRSTR_TIM6RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM6RST_Pos;
pub const RCC_APB1LRSTR_TIM6RST: u32 = RCC_APB1LRSTR_TIM6RST_Msk;
pub const RCC_APB1LRSTR_TIM7RST_Pos: u32 = 5;
pub const RCC_APB1LRSTR_TIM7RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM7RST_Pos;
pub const RCC_APB1LRSTR_TIM7RST: u32 = RCC_APB1LRSTR_TIM7RST_Msk;
pub const RCC_APB1LRSTR_TIM12RST_Pos: u32 = 6;
pub const RCC_APB1LRSTR_TIM12RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM12RST_Pos;
pub const RCC_APB1LRSTR_TIM12RST: u32 = RCC_APB1LRSTR_TIM12RST_Msk;
pub const RCC_APB1LRSTR_TIM13RST_Pos: u32 = 7;
pub const RCC_APB1LRSTR_TIM13RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM13RST_Pos;
pub const RCC_APB1LRSTR_TIM13RST: u32 = RCC_APB1LRSTR_TIM13RST_Msk;
pub const RCC_APB1LRSTR_TIM14RST_Pos: u32 = 8;
pub const RCC_APB1LRSTR_TIM14RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM14RST_Pos;
pub const RCC_APB1LRSTR_TIM14RST: u32 = RCC_APB1LRSTR_TIM14RST_Msk;
pub const RCC_APB1LRSTR_SPI2RST_Pos: u32 = 14;
pub const RCC_APB1LRSTR_SPI2RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_SPI2RST_Pos;
pub const RCC_APB1LRSTR_SPI2RST: u32 = RCC_APB1LRSTR_SPI2RST_Msk;
pub const RCC_APB1LRSTR_SPI3RST_Pos: u32 = 15;
pub const RCC_APB1LRSTR_SPI3RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_SPI3RST_Pos;
pub const RCC_APB1LRSTR_SPI3RST: u32 = RCC_APB1LRSTR_SPI3RST_Msk;
pub const RCC_APB1LRSTR_USART2RST_Pos: u32 = 17;
pub const RCC_APB1LRSTR_USART2RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_USART2RST_Pos;
pub const RCC_APB1LRSTR_USART2RST: u32 = RCC_APB1LRSTR_USART2RST_Msk;
pub const RCC_APB1LRSTR_USART3RST_Pos: u32 = 18;
pub const RCC_APB1LRSTR_USART3RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_USART3RST_Pos;
pub const RCC_APB1LRSTR_USART3RST: u32 = RCC_APB1LRSTR_USART3RST_Msk;
pub const RCC_APB1LRSTR_UART4RST_Pos: u32 = 19;
pub const RCC_APB1LRSTR_UART4RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_UART4RST_Pos;
pub const RCC_APB1LRSTR_UART4RST: u32 = RCC_APB1LRSTR_UART4RST_Msk;
pub const RCC_APB1LRSTR_UART5RST_Pos: u32 = 20;
pub const RCC_APB1LRSTR_UART5RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_UART5RST_Pos;
pub const RCC_APB1LRSTR_UART5RST: u32 = RCC_APB1LRSTR_UART5RST_Msk;
pub const RCC_APB1LRSTR_I2C1RST_Pos: u32 = 21;
pub const RCC_APB1LRSTR_I2C1RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_I2C1RST_Pos;
pub const RCC_APB1LRSTR_I2C1RST: u32 = RCC_APB1LRSTR_I2C1RST_Msk;
pub const RCC_APB1LRSTR_I2C2RST_Pos: u32 = 22;
pub const RCC_APB1LRSTR_I2C2RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_I2C2RST_Pos;
pub const RCC_APB1LRSTR_I2C2RST: u32 = RCC_APB1LRSTR_I2C2RST_Msk;
pub const RCC_APB1LRSTR_I3C1RST_Pos: u32 = 23;
pub const RCC_APB1LRSTR_I3C1RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_I3C1RST_Pos;
pub const RCC_APB1LRSTR_I3C1RST: u32 = RCC_APB1LRSTR_I3C1RST_Msk;
pub const RCC_APB1LRSTR_CRSRST_Pos: u32 = 24;
pub const RCC_APB1LRSTR_CRSRST_Msk: u32 = 0x1 << RCC_APB1LRSTR_CRSRST_Pos;
pub const RCC_APB1LRSTR_CRSRST: u32 = RCC_APB1LRSTR_CRSRST_Msk;
pub const RCC_APB1LRSTR_USART6RST_Pos: u32 = 25;
pub const RCC_APB1LRSTR_USART6RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_USART6RST_Pos;
pub const RCC_APB1LRSTR_USART6RST: u32 = RCC_APB1LRSTR_USART6RST_Msk;
pub const RCC_APB1LRSTR_USART10RST_Pos: u32 = 26;
pub const RCC_APB1LRSTR_USART10RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_USART10RST_Pos;
pub const RCC_APB1LRSTR_USART10RST: u32 = RCC_APB1LRSTR_USART10RST_Msk;
pub const RCC_APB1LRSTR_USART11RST_Pos: u32 = 27;
pub const RCC_APB1LRSTR_USART11RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_USART11RST_Pos;
pub const RCC_APB1LRSTR_USART11RST: u32 = RCC_APB1LRSTR_USART11RST_Msk;
pub const RCC_APB1LRSTR_CECRST_Pos: u32 = 28;
pub const RCC_APB1LRSTR_CECRST_Msk: u32 = 0x1 << RCC_APB1LRSTR_CECRST_Pos;
pub const RCC_APB1LRSTR_CECRST: u32 = RCC_APB1LRSTR_CECRST_Msk;
pub const RCC_APB1LRSTR_UART7RST_Pos: u32 = 30;
pub const RCC_APB1LRSTR_UART7RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_UART7RST_Pos;
pub const RCC_APB1LRSTR_UART7RST: u32 = RCC_APB1LRSTR_UART7RST_Msk;
pub const RCC_APB1LRSTR_UART8RST_Pos: u32 = 31;
pub const RCC_APB1LRSTR_UART8RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_UART8RST_Pos;
pub const RCC_APB1LRSTR_UART8RST: u32 = RCC_APB1LRSTR_UART8RST_Msk;
pub const RCC_APB1HRSTR_UART9RST_Pos: u32 = 0;
pub const RCC_APB1HRSTR_UART9RST_Msk: u32 = 0x1 << RCC_APB1HRSTR_UART9RST_Pos;
pub const RCC_APB1HRSTR_UART9RST: u32 = RCC_APB1HRSTR_UART9RST_Msk;
pub const RCC_APB1HRSTR_UART12RST_Pos: u32 = 1;
pub const RCC_APB1HRSTR_UART12RST_Msk: u32 = 0x1 << RCC_APB1HRSTR_UART12RST_Pos;
pub const RCC_APB1HRSTR_UART12RST: u32 = RCC_APB1HRSTR_UART12RST_Msk;
pub const RCC_APB1HRSTR_DTSRST_Pos: u32 = 3;
pub const RCC_APB1HRSTR_DTSRST_Msk: u32 = 0x1 << RCC_APB1HRSTR_DTSRST_Pos;
pub const RCC_APB1HRSTR_DTSRST: u32 = RCC_APB1HRSTR_DTSRST_Msk;
pub const RCC_APB1HRSTR_LPTIM2RST_Pos: u32 = 5;
pub const RCC_APB1HRSTR_LPTIM2RST_Msk: u32 = 0x1 << RCC_APB1HRSTR_LPTIM2RST_Pos;
pub const RCC_APB1HRSTR_LPTIM2RST: u32 = RCC_APB1HRSTR_LPTIM2RST_Msk;
pub const RCC_APB1HRSTR_FDCANRST_Pos: u32 = 9;
pub const RCC_APB1HRSTR_FDCANRST_Msk: u32 = 0x1 << RCC_APB1HRSTR_FDCANRST_Pos;
pub const RCC_APB1HRSTR_FDCANRST: u32 = RCC_APB1HRSTR_FDCANRST_Msk;
pub const RCC_APB1HRSTR_UCPD1RST_Pos: u32 = 23;
pub const RCC_APB1HRSTR_UCPD1RST_Msk: u32 = 0x1 << RCC_APB1HRSTR_UCPD1RST_Pos;
pub const RCC_APB1HRSTR_UCPD1RST: u32 = RCC_APB1HRSTR_UCPD1RST_Msk;
pub const RCC_APB2RSTR_TIM1RST_Pos: u32 = 11;
pub const RCC_APB2RSTR_TIM1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM1RST_Pos;
pub const RCC_APB2RSTR_TIM1RST: u32 = RCC_APB2RSTR_TIM1RST_Msk;
pub const RCC_APB2RSTR_SPI1RST_Pos: u32 = 12;
pub const RCC_APB2RSTR_SPI1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SPI1RST_Pos;
pub const RCC_APB2RSTR_SPI1RST: u32 = RCC_APB2RSTR_SPI1RST_Msk;
pub const RCC_APB2RSTR_TIM8RST_Pos: u32 = 13;
pub const RCC_APB2RSTR_TIM8RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM8RST_Pos;
pub const RCC_APB2RSTR_TIM8RST: u32 = RCC_APB2RSTR_TIM8RST_Msk;
pub const RCC_APB2RSTR_USART1RST_Pos: u32 = 14;
pub const RCC_APB2RSTR_USART1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_USART1RST_Pos;
pub const RCC_APB2RSTR_USART1RST: u32 = RCC_APB2RSTR_USART1RST_Msk;
pub const RCC_APB2RSTR_TIM15RST_Pos: u32 = 16;
pub const RCC_APB2RSTR_TIM15RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM15RST_Pos;
pub const RCC_APB2RSTR_TIM15RST: u32 = RCC_APB2RSTR_TIM15RST_Msk;
pub const RCC_APB2RSTR_TIM16RST_Pos: u32 = 17;
pub const RCC_APB2RSTR_TIM16RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM16RST_Pos;
pub const RCC_APB2RSTR_TIM16RST: u32 = RCC_APB2RSTR_TIM16RST_Msk;
pub const RCC_APB2RSTR_TIM17RST_Pos: u32 = 18;
pub const RCC_APB2RSTR_TIM17RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM17RST_Pos;
pub const RCC_APB2RSTR_TIM17RST: u32 = RCC_APB2RSTR_TIM17RST_Msk;
pub const RCC_APB2RSTR_SPI4RST_Pos: u32 = 19;
pub const RCC_APB2RSTR_SPI4RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SPI4RST_Pos;
pub const RCC_APB2RSTR_SPI4RST: u32 = RCC_APB2RSTR_SPI4RST_Msk;
pub const RCC_APB2RSTR_SPI6RST_Pos: u32 = 20;
pub const RCC_APB2RSTR_SPI6RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SPI6RST_Pos;
pub const RCC_APB2RSTR_SPI6RST: u32 = RCC_APB2RSTR_SPI6RST_Msk;
pub const RCC_APB2RSTR_SAI1RST_Pos: u32 = 21;
pub const RCC_APB2RSTR_SAI1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SAI1RST_Pos;
pub const RCC_APB2RSTR_SAI1RST: u32 = RCC_APB2RSTR_SAI1RST_Msk;
pub const RCC_APB2RSTR_SAI2RST_Pos: u32 = 22;
pub const RCC_APB2RSTR_SAI2RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SAI2RST_Pos;
pub const RCC_APB2RSTR_SAI2RST: u32 = RCC_APB2RSTR_SAI2RST_Msk;
pub const RCC_APB2RSTR_USBRST_Pos: u32 = 24;
pub const RCC_APB2RSTR_USBRST_Msk: u32 = 0x1 << RCC_APB2RSTR_USBRST_Pos;
pub const RCC_APB2RSTR_USBRST: u32 = RCC_APB2RSTR_USBRST_Msk;
pub const RCC_APB3RSTR_SPI5RST_Pos: u32 = 5;
pub const RCC_APB3RSTR_SPI5RST_Msk: u32 = 0x1 << RCC_APB3RSTR_SPI5RST_Pos;
pub const RCC_APB3RSTR_SPI5RST: u32 = RCC_APB3RSTR_SPI5RST_Msk;
pub const RCC_APB3RSTR_LPUART1RST_Pos: u32 = 6;
pub const RCC_APB3RSTR_LPUART1RST_Msk: u32 = 0x1 << RCC_APB3RSTR_LPUART1RST_Pos;
pub const RCC_APB3RSTR_LPUART1RST: u32 = RCC_APB3RSTR_LPUART1RST_Msk;
pub const RCC_APB3RSTR_I2C3RST_Pos: u32 = 7;
pub const RCC_APB3RSTR_I2C3RST_Msk: u32 = 0x1 << RCC_APB3RSTR_I2C3RST_Pos;
pub const RCC_APB3RSTR_I2C3RST: u32 = RCC_APB3RSTR_I2C3RST_Msk;
pub const RCC_APB3RSTR_I2C4RST_Pos: u32 = 8;
pub const RCC_APB3RSTR_I2C4RST_Msk: u32 = 0x1 << RCC_APB3RSTR_I2C4RST_Pos;
pub const RCC_APB3RSTR_I2C4RST: u32 = RCC_APB3RSTR_I2C4RST_Msk;
pub const RCC_APB3RSTR_LPTIM1RST_Pos: u32 = 11;
pub const RCC_APB3RSTR_LPTIM1RST_Msk: u32 = 0x1 << RCC_APB3RSTR_LPTIM1RST_Pos;
pub const RCC_APB3RSTR_LPTIM1RST: u32 = RCC_APB3RSTR_LPTIM1RST_Msk;
pub const RCC_APB3RSTR_LPTIM3RST_Pos: u32 = 12;
pub const RCC_APB3RSTR_LPTIM3RST_Msk: u32 = 0x1 << RCC_APB3RSTR_LPTIM3RST_Pos;
pub const RCC_APB3RSTR_LPTIM3RST: u32 = RCC_APB3RSTR_LPTIM3RST_Msk;
pub const RCC_APB3RSTR_LPTIM4RST_Pos: u32 = 13;
pub const RCC_APB3RSTR_LPTIM4RST_Msk: u32 = 0x1 << RCC_APB3RSTR_LPTIM4RST_Pos;
pub const RCC_APB3RSTR_LPTIM4RST: u32 = RCC_APB3RSTR_LPTIM4RST_Msk;
pub const RCC_APB3RSTR_LPTIM5RST_Pos: u32 = 14;
pub const RCC_APB3RSTR_LPTIM5RST_Msk: u32 = 0x1 << RCC_APB3RSTR_LPTIM5RST_Pos;
pub const RCC_APB3RSTR_LPTIM5RST: u32 = RCC_APB3RSTR_LPTIM5RST_Msk;
pub const RCC_APB3RSTR_LPTIM6RST_Pos: u32 = 15;
pub const RCC_APB3RSTR_LPTIM6RST_Msk: u32 = 0x1 << RCC_APB3RSTR_LPTIM6RST_Pos;
pub const RCC_APB3RSTR_LPTIM6RST: u32 = RCC_APB3RSTR_LPTIM6RST_Msk;
pub const RCC_APB3RSTR_VREFRST_Pos: u32 = 20;
pub const RCC_APB3RSTR_VREFRST_Msk: u32 = 0x1 << RCC_APB3RSTR_VREFRST_Pos;
pub const RCC_APB3RSTR_VREFRST: u32 = RCC_APB3RSTR_VREFRST_Msk;
pub const RCC_AHB1ENR_GPDMA1EN_Pos: u32 = 0;
pub const RCC_AHB1ENR_GPDMA1EN_Msk: u32 = 0x1 << RCC_AHB1ENR_GPDMA1EN_Pos;
pub const RCC_AHB1ENR_GPDMA1EN: u32 = RCC_AHB1ENR_GPDMA1EN_Msk;
pub const RCC_AHB1ENR_GPDMA2EN_Pos: u32 = 1;
pub const RCC_AHB1ENR_GPDMA2EN_Msk: u32 = 0x1 << RCC_AHB1ENR_GPDMA2EN_Pos;
pub const RCC_AHB1ENR_GPDMA2EN: u32 = RCC_AHB1ENR_GPDMA2EN_Msk;
pub const RCC_AHB1ENR_FLITFEN_Pos: u32 = 8;
pub const RCC_AHB1ENR_FLITFEN_Msk: u32 = 0x1 << RCC_AHB1ENR_FLITFEN_Pos;
pub const RCC_AHB1ENR_FLITFEN: u32 = RCC_AHB1ENR_FLITFEN_Msk;
pub const RCC_AHB1ENR_CRCEN_Pos: u32 = 12;
pub const RCC_AHB1ENR_CRCEN_Msk: u32 = 0x1 << RCC_AHB1ENR_CRCEN_Pos;
pub const RCC_AHB1ENR_CRCEN: u32 = RCC_AHB1ENR_CRCEN_Msk;
pub const RCC_AHB1ENR_CORDICEN_Pos: u32 = 14;
pub const RCC_AHB1ENR_CORDICEN_Msk: u32 = 0x1 << RCC_AHB1ENR_CORDICEN_Pos;
pub const RCC_AHB1ENR_CORDICEN: u32 = RCC_AHB1ENR_CORDICEN_Msk;
pub const RCC_AHB1ENR_FMACEN_Pos: u32 = 15;
pub const RCC_AHB1ENR_FMACEN_Msk: u32 = 0x1 << RCC_AHB1ENR_FMACEN_Pos;
pub const RCC_AHB1ENR_FMACEN: u32 = RCC_AHB1ENR_FMACEN_Msk;
pub const RCC_AHB1ENR_RAMCFGEN_Pos: u32 = 17;
pub const RCC_AHB1ENR_RAMCFGEN_Msk: u32 = 0x1 << RCC_AHB1ENR_RAMCFGEN_Pos;
pub const RCC_AHB1ENR_RAMCFGEN: u32 = RCC_AHB1ENR_RAMCFGEN_Msk;
pub const RCC_AHB1ENR_ETHEN_Pos: u32 = 19;
pub const RCC_AHB1ENR_ETHEN_Msk: u32 = 0x1 << RCC_AHB1ENR_ETHEN_Pos;
pub const RCC_AHB1ENR_ETHEN: u32 = RCC_AHB1ENR_ETHEN_Msk;
pub const RCC_AHB1ENR_ETHTXEN_Pos: u32 = 20;
pub const RCC_AHB1ENR_ETHTXEN_Msk: u32 = 0x1 << RCC_AHB1ENR_ETHTXEN_Pos;
pub const RCC_AHB1ENR_ETHTXEN: u32 = RCC_AHB1ENR_ETHTXEN_Msk;
pub const RCC_AHB1ENR_ETHRXEN_Pos: u32 = 21;
pub const RCC_AHB1ENR_ETHRXEN_Msk: u32 = 0x1 << RCC_AHB1ENR_ETHRXEN_Pos;
pub const RCC_AHB1ENR_ETHRXEN: u32 = RCC_AHB1ENR_ETHRXEN_Msk;
pub const RCC_AHB1ENR_TZSC1EN_Pos: u32 = 24;
pub const RCC_AHB1ENR_TZSC1EN_Msk: u32 = 0x1 << RCC_AHB1ENR_TZSC1EN_Pos;
pub const RCC_AHB1ENR_TZSC1EN: u32 = RCC_AHB1ENR_TZSC1EN_Msk;
pub const RCC_AHB1ENR_BKPRAMEN_Pos: u32 = 28;
pub const RCC_AHB1ENR_BKPRAMEN_Msk: u32 = 0x1 << RCC_AHB1ENR_BKPRAMEN_Pos;
pub const RCC_AHB1ENR_BKPRAMEN: u32 = RCC_AHB1ENR_BKPRAMEN_Msk;
pub const RCC_AHB1ENR_DCACHE1EN_Pos: u32 = 30;
pub const RCC_AHB1ENR_DCACHE1EN_Msk: u32 = 0x1 << RCC_AHB1ENR_DCACHE1EN_Pos;
pub const RCC_AHB1ENR_DCACHE1EN: u32 = RCC_AHB1ENR_DCACHE1EN_Msk;
pub const RCC_AHB1ENR_SRAM1EN_Pos: u32 = 31;
pub const RCC_AHB1ENR_SRAM1EN_Msk: u32 = 0x1 << RCC_AHB1ENR_SRAM1EN_Pos;
pub const RCC_AHB1ENR_SRAM1EN: u32 = RCC_AHB1ENR_SRAM1EN_Msk;
pub const RCC_AHB2ENR_GPIOAEN_Pos: u32 = 0;
pub const RCC_AHB2ENR_GPIOAEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOAEN_Pos;
pub const RCC_AHB2ENR_GPIOAEN: u32 = RCC_AHB2ENR_GPIOAEN_Msk;
pub const RCC_AHB2ENR_GPIOBEN_Pos: u32 = 1;
pub const RCC_AHB2ENR_GPIOBEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOBEN_Pos;
pub const RCC_AHB2ENR_GPIOBEN: u32 = RCC_AHB2ENR_GPIOBEN_Msk;
pub const RCC_AHB2ENR_GPIOCEN_Pos: u32 = 2;
pub const RCC_AHB2ENR_GPIOCEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOCEN_Pos;
pub const RCC_AHB2ENR_GPIOCEN: u32 = RCC_AHB2ENR_GPIOCEN_Msk;
pub const RCC_AHB2ENR_GPIODEN_Pos: u32 = 3;
pub const RCC_AHB2ENR_GPIODEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIODEN_Pos;
pub const RCC_AHB2ENR_GPIODEN: u32 = RCC_AHB2ENR_GPIODEN_Msk;
pub const RCC_AHB2ENR_GPIOEEN_Pos: u32 = 4;
pub const RCC_AHB2ENR_GPIOEEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOEEN_Pos;
pub const RCC_AHB2ENR_GPIOEEN: u32 = RCC_AHB2ENR_GPIOEEN_Msk;
pub const RCC_AHB2ENR_GPIOFEN_Pos: u32 = 5;
pub const RCC_AHB2ENR_GPIOFEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOFEN_Pos;
pub const RCC_AHB2ENR_GPIOFEN: u32 = RCC_AHB2ENR_GPIOFEN_Msk;
pub const RCC_AHB2ENR_GPIOGEN_Pos: u32 = 6;
pub const RCC_AHB2ENR_GPIOGEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOGEN_Pos;
pub const RCC_AHB2ENR_GPIOGEN: u32 = RCC_AHB2ENR_GPIOGEN_Msk;
pub const RCC_AHB2ENR_GPIOHEN_Pos: u32 = 7;
pub const RCC_AHB2ENR_GPIOHEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOHEN_Pos;
pub const RCC_AHB2ENR_GPIOHEN: u32 = RCC_AHB2ENR_GPIOHEN_Msk;
pub const RCC_AHB2ENR_GPIOIEN_Pos: u32 = 8;
pub const RCC_AHB2ENR_GPIOIEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOIEN_Pos;
pub const RCC_AHB2ENR_GPIOIEN: u32 = RCC_AHB2ENR_GPIOIEN_Msk;
pub const RCC_AHB2ENR_ADCEN_Pos: u32 = 10;
pub const RCC_AHB2ENR_ADCEN_Msk: u32 = 0x1 << RCC_AHB2ENR_ADCEN_Pos;
pub const RCC_AHB2ENR_ADCEN: u32 = RCC_AHB2ENR_ADCEN_Msk;
pub const RCC_AHB2ENR_DAC1EN_Pos: u32 = 11;
pub const RCC_AHB2ENR_DAC1EN_Msk: u32 = 0x1 << RCC_AHB2ENR_DAC1EN_Pos;
pub const RCC_AHB2ENR_DAC1EN: u32 = RCC_AHB2ENR_DAC1EN_Msk;
pub const RCC_AHB2ENR_DCMI_PSSIEN_Pos: u32 = 12;
pub const RCC_AHB2ENR_DCMI_PSSIEN_Msk: u32 = 0x1 << RCC_AHB2ENR_DCMI_PSSIEN_Pos;
pub const RCC_AHB2ENR_DCMI_PSSIEN: u32 = RCC_AHB2ENR_DCMI_PSSIEN_Msk;
pub const RCC_AHB2ENR_HASHEN_Pos: u32 = 17;
pub const RCC_AHB2ENR_HASHEN_Msk: u32 = 0x1 << RCC_AHB2ENR_HASHEN_Pos;
pub const RCC_AHB2ENR_HASHEN: u32 = RCC_AHB2ENR_HASHEN_Msk;
pub const RCC_AHB2ENR_RNGEN_Pos: u32 = 18;
pub const RCC_AHB2ENR_RNGEN_Msk: u32 = 0x1 << RCC_AHB2ENR_RNGEN_Pos;
pub const RCC_AHB2ENR_RNGEN: u32 = RCC_AHB2ENR_RNGEN_Msk;
pub const RCC_AHB2ENR_PKAEN_Pos: u32 = 19;
pub const RCC_AHB2ENR_PKAEN_Msk: u32 = 0x1 << RCC_AHB2ENR_PKAEN_Pos;
pub const RCC_AHB2ENR_PKAEN: u32 = RCC_AHB2ENR_PKAEN_Msk;
pub const RCC_AHB2ENR_SRAM2EN_Pos: u32 = 30;
pub const RCC_AHB2ENR_SRAM2EN_Msk: u32 = 0x1 << RCC_AHB2ENR_SRAM2EN_Pos;
pub const RCC_AHB2ENR_SRAM2EN: u32 = RCC_AHB2ENR_SRAM2EN_Msk;
pub const RCC_AHB2ENR_SRAM3EN_Pos: u32 = 31;
pub const RCC_AHB2ENR_SRAM3EN_Msk: u32 = 0x1 << RCC_AHB2ENR_SRAM3EN_Pos;
pub const RCC_AHB2ENR_SRAM3EN: u32 = RCC_AHB2ENR_SRAM3EN_Msk;
pub const RCC_AHB4ENR_SDMMC1EN_Pos: u32 = 11;
pub const RCC_AHB4ENR_SDMMC1EN_Msk: u32 = 0x1 << RCC_AHB4ENR_SDMMC1EN_Pos;
pub const RCC_AHB4ENR_SDMMC1EN: u32 = RCC_AHB4ENR_SDMMC1EN_Msk;
pub const RCC_AHB4ENR_FMCEN_Pos: u32 = 16;
pub const RCC_AHB4ENR_FMCEN_Msk: u32 = 0x1 << RCC_AHB4ENR_FMCEN_Pos;
pub const RCC_AHB4ENR_FMCEN: u32 = RCC_AHB4ENR_FMCEN_Msk;
pub const RCC_AHB4ENR_OCTOSPI1EN_Pos: u32 = 20;
pub const RCC_AHB4ENR_OCTOSPI1EN_Msk: u32 = 0x1 << RCC_AHB4ENR_OCTOSPI1EN_Pos;
pub const RCC_AHB4ENR_OCTOSPI1EN: u32 = RCC_AHB4ENR_OCTOSPI1EN_Msk;
pub const RCC_APB1LENR_TIM2EN_Pos: u32 = 0;
pub const RCC_APB1LENR_TIM2EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM2EN_Pos;
pub const RCC_APB1LENR_TIM2EN: u32 = RCC_APB1LENR_TIM2EN_Msk;
pub const RCC_APB1LENR_TIM3EN_Pos: u32 = 1;
pub const RCC_APB1LENR_TIM3EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM3EN_Pos;
pub const RCC_APB1LENR_TIM3EN: u32 = RCC_APB1LENR_TIM3EN_Msk;
pub const RCC_APB1LENR_TIM4EN_Pos: u32 = 2;
pub const RCC_APB1LENR_TIM4EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM4EN_Pos;
pub const RCC_APB1LENR_TIM4EN: u32 = RCC_APB1LENR_TIM4EN_Msk;
pub const RCC_APB1LENR_TIM5EN_Pos: u32 = 3;
pub const RCC_APB1LENR_TIM5EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM5EN_Pos;
pub const RCC_APB1LENR_TIM5EN: u32 = RCC_APB1LENR_TIM5EN_Msk;
pub const RCC_APB1LENR_TIM6EN_Pos: u32 = 4;
pub const RCC_APB1LENR_TIM6EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM6EN_Pos;
pub const RCC_APB1LENR_TIM6EN: u32 = RCC_APB1LENR_TIM6EN_Msk;
pub const RCC_APB1LENR_TIM7EN_Pos: u32 = 5;
pub const RCC_APB1LENR_TIM7EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM7EN_Pos;
pub const RCC_APB1LENR_TIM7EN: u32 = RCC_APB1LENR_TIM7EN_Msk;
pub const RCC_APB1LENR_TIM12EN_Pos: u32 = 6;
pub const RCC_APB1LENR_TIM12EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM12EN_Pos;
pub const RCC_APB1LENR_TIM12EN: u32 = RCC_APB1LENR_TIM12EN_Msk;
pub const RCC_APB1LENR_TIM13EN_Pos: u32 = 7;
pub const RCC_APB1LENR_TIM13EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM13EN_Pos;
pub const RCC_APB1LENR_TIM13EN: u32 = RCC_APB1LENR_TIM13EN_Msk;
pub const RCC_APB1LENR_TIM14EN_Pos: u32 = 8;
pub const RCC_APB1LENR_TIM14EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM14EN_Pos;
pub const RCC_APB1LENR_TIM14EN: u32 = RCC_APB1LENR_TIM14EN_Msk;
pub const RCC_APB1LENR_WWDGEN_Pos: u32 = 11;
pub const RCC_APB1LENR_WWDGEN_Msk: u32 = 0x1 << RCC_APB1LENR_WWDGEN_Pos;
pub const RCC_APB1LENR_WWDGEN: u32 = RCC_APB1LENR_WWDGEN_Msk;
pub const RCC_APB1LENR_SPI2EN_Pos: u32 = 14;
pub const RCC_APB1LENR_SPI2EN_Msk: u32 = 0x1 << RCC_APB1LENR_SPI2EN_Pos;
pub const RCC_APB1LENR_SPI2EN: u32 = RCC_APB1LENR_SPI2EN_Msk;
pub const RCC_APB1LENR_SPI3EN_Pos: u32 = 15;
pub const RCC_APB1LENR_SPI3EN_Msk: u32 = 0x1 << RCC_APB1LENR_SPI3EN_Pos;
pub const RCC_APB1LENR_SPI3EN: u32 = RCC_APB1LENR_SPI3EN_Msk;
pub const RCC_APB1LENR_USART2EN_Pos: u32 = 17;
pub const RCC_APB1LENR_USART2EN_Msk: u32 = 0x1 << RCC_APB1LENR_USART2EN_Pos;
pub const RCC_APB1LENR_USART2EN: u32 = RCC_APB1LENR_USART2EN_Msk;
pub const RCC_APB1LENR_USART3EN_Pos: u32 = 18;
pub const RCC_APB1LENR_USART3EN_Msk: u32 = 0x1 << RCC_APB1LENR_USART3EN_Pos;
pub const RCC_APB1LENR_USART3EN: u32 = RCC_APB1LENR_USART3EN_Msk;
pub const RCC_APB1LENR_UART4EN_Pos: u32 = 19;
pub const RCC_APB1LENR_UART4EN_Msk: u32 = 0x1 << RCC_APB1LENR_UART4EN_Pos;
pub const RCC_APB1LENR_UART4EN: u32 = RCC_APB1LENR_UART4EN_Msk;
pub const RCC_APB1LENR_UART5EN_Pos: u32 = 20;
pub const RCC_APB1LENR_UART5EN_Msk: u32 = 0x1 << RCC_APB1LENR_UART5EN_Pos;
pub const RCC_APB1LENR_UART5EN: u32 = RCC_APB1LENR_UART5EN_Msk;
pub const RCC_APB1LENR_I2C1EN_Pos: u32 = 21;
pub const RCC_APB1LENR_I2C1EN_Msk: u32 = 0x1 << RCC_APB1LENR_I2C1EN_Pos;
pub const RCC_APB1LENR_I2C1EN: u32 = RCC_APB1LENR_I2C1EN_Msk;
pub const RCC_APB1LENR_I2C2EN_Pos: u32 = 22;
pub const RCC_APB1LENR_I2C2EN_Msk: u32 = 0x1 << RCC_APB1LENR_I2C2EN_Pos;
pub const RCC_APB1LENR_I2C2EN: u32 = RCC_APB1LENR_I2C2EN_Msk;
pub const RCC_APB1LENR_I3C1EN_Pos: u32 = 23;
pub const RCC_APB1LENR_I3C1EN_Msk: u32 = 0x1 << RCC_APB1LENR_I3C1EN_Pos;
pub const RCC_APB1LENR_I3C1EN: u32 = RCC_APB1LENR_I3C1EN_Msk;
pub const RCC_APB1LENR_CRSEN_Pos: u32 = 24;
pub const RCC_APB1LENR_CRSEN_Msk: u32 = 0x1 << RCC_APB1LENR_CRSEN_Pos;
pub const RCC_APB1LENR_CRSEN: u32 = RCC_APB1LENR_CRSEN_Msk;
pub const RCC_APB1LENR_USART6EN_Pos: u32 = 25;
pub const RCC_APB1LENR_USART6EN_Msk: u32 = 0x1 << RCC_APB1LENR_USART6EN_Pos;
pub const RCC_APB1LENR_USART6EN: u32 = RCC_APB1LENR_USART6EN_Msk;
pub const RCC_APB1LENR_USART10EN_Pos: u32 = 26;
pub const RCC_APB1LENR_USART10EN_Msk: u32 = 0x1 << RCC_APB1LENR_USART10EN_Pos;
pub const RCC_APB1LENR_USART10EN: u32 = RCC_APB1LENR_USART10EN_Msk;
pub const RCC_APB1LENR_USART11EN_Pos: u32 = 27;
pub const RCC_APB1LENR_USART11EN_Msk: u32 = 0x1 << RCC_APB1LENR_USART11EN_Pos;
pub const RCC_APB1LENR_USART11EN: u32 = RCC_APB1LENR_USART11EN_Msk;
pub const RCC_APB1LENR_CECEN_Pos: u32 = 28;
pub const RCC_APB1LENR_CECEN_Msk: u32 = 0x1 << RCC_APB1LENR_CECEN_Pos;
pub const RCC_APB1LENR_CECEN: u32 = RCC_APB1LENR_CECEN_Msk;
pub const RCC_APB1LENR_UART7EN_Pos: u32 = 30;
pub const RCC_APB1LENR_UART7EN_Msk: u32 = 0x1 << RCC_APB1LENR_UART7EN_Pos;
pub const RCC_APB1LENR_UART7EN: u32 = RCC_APB1LENR_UART7EN_Msk;
pub const RCC_APB1LENR_UART8EN_Pos: u32 = 31;
pub const RCC_APB1LENR_UART8EN_Msk: u32 = 0x1 << RCC_APB1LENR_UART8EN_Pos;
pub const RCC_APB1LENR_UART8EN: u32 = RCC_APB1LENR_UART8EN_Msk;
pub const RCC_APB1HENR_UART9EN_Pos: u32 = 0;
pub const RCC_APB1HENR_UART9EN_Msk: u32 = 0x1 << RCC_APB1HENR_UART9EN_Pos;
pub const RCC_APB1HENR_UART9EN: u32 = RCC_APB1HENR_UART9EN_Msk;
pub const RCC_APB1HENR_UART12EN_Pos: u32 = 1;
pub const RCC_APB1HENR_UART12EN_Msk: u32 = 0x1 << RCC_APB1HENR_UART12EN_Pos;
pub const RCC_APB1HENR_UART12EN: u32 = RCC_APB1HENR_UART12EN_Msk;
pub const RCC_APB1HENR_DTSEN_Pos: u32 = 3;
pub const RCC_APB1HENR_DTSEN_Msk: u32 = 0x1 << RCC_APB1HENR_DTSEN_Pos;
pub const RCC_APB1HENR_DTSEN: u32 = RCC_APB1HENR_DTSEN_Msk;
pub const RCC_APB1HENR_LPTIM2EN_Pos: u32 = 5;
pub const RCC_APB1HENR_LPTIM2EN_Msk: u32 = 0x1 << RCC_APB1HENR_LPTIM2EN_Pos;
pub const RCC_APB1HENR_LPTIM2EN: u32 = RCC_APB1HENR_LPTIM2EN_Msk;
pub const RCC_APB1HENR_FDCANEN_Pos: u32 = 9;
pub const RCC_APB1HENR_FDCANEN_Msk: u32 = 0x1 << RCC_APB1HENR_FDCANEN_Pos;
pub const RCC_APB1HENR_FDCANEN: u32 = RCC_APB1HENR_FDCANEN_Msk;
pub const RCC_APB1HENR_UCPD1EN_Pos: u32 = 23;
pub const RCC_APB1HENR_UCPD1EN_Msk: u32 = 0x1 << RCC_APB1HENR_UCPD1EN_Pos;
pub const RCC_APB1HENR_UCPD1EN: u32 = RCC_APB1HENR_UCPD1EN_Msk;
pub const RCC_APB2ENR_TIM1EN_Pos: u32 = 11;
pub const RCC_APB2ENR_TIM1EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM1EN_Pos;
pub const RCC_APB2ENR_TIM1EN: u32 = RCC_APB2ENR_TIM1EN_Msk;
pub const RCC_APB2ENR_SPI1EN_Pos: u32 = 12;
pub const RCC_APB2ENR_SPI1EN_Msk: u32 = 0x1 << RCC_APB2ENR_SPI1EN_Pos;
pub const RCC_APB2ENR_SPI1EN: u32 = RCC_APB2ENR_SPI1EN_Msk;
pub const RCC_APB2ENR_TIM8EN_Pos: u32 = 13;
pub const RCC_APB2ENR_TIM8EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM8EN_Pos;
pub const RCC_APB2ENR_TIM8EN: u32 = RCC_APB2ENR_TIM8EN_Msk;
pub const RCC_APB2ENR_USART1EN_Pos: u32 = 14;
pub const RCC_APB2ENR_USART1EN_Msk: u32 = 0x1 << RCC_APB2ENR_USART1EN_Pos;
pub const RCC_APB2ENR_USART1EN: u32 = RCC_APB2ENR_USART1EN_Msk;
pub const RCC_APB2ENR_TIM15EN_Pos: u32 = 16;
pub const RCC_APB2ENR_TIM15EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM15EN_Pos;
pub const RCC_APB2ENR_TIM15EN: u32 = RCC_APB2ENR_TIM15EN_Msk;
pub const RCC_APB2ENR_TIM16EN_Pos: u32 = 17;
pub const RCC_APB2ENR_TIM16EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM16EN_Pos;
pub const RCC_APB2ENR_TIM16EN: u32 = RCC_APB2ENR_TIM16EN_Msk;
pub const RCC_APB2ENR_TIM17EN_Pos: u32 = 18;
pub const RCC_APB2ENR_TIM17EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM17EN_Pos;
pub const RCC_APB2ENR_TIM17EN: u32 = RCC_APB2ENR_TIM17EN_Msk;
pub const RCC_APB2ENR_SPI4EN_Pos: u32 = 19;
pub const RCC_APB2ENR_SPI4EN_Msk: u32 = 0x1 << RCC_APB2ENR_SPI4EN_Pos;
pub const RCC_APB2ENR_SPI4EN: u32 = RCC_APB2ENR_SPI4EN_Msk;
pub const RCC_APB2ENR_SPI6EN_Pos: u32 = 20;
pub const RCC_APB2ENR_SPI6EN_Msk: u32 = 0x1 << RCC_APB2ENR_SPI6EN_Pos;
pub const RCC_APB2ENR_SPI6EN: u32 = RCC_APB2ENR_SPI6EN_Msk;
pub const RCC_APB2ENR_SAI1EN_Pos: u32 = 21;
pub const RCC_APB2ENR_SAI1EN_Msk: u32 = 0x1 << RCC_APB2ENR_SAI1EN_Pos;
pub const RCC_APB2ENR_SAI1EN: u32 = RCC_APB2ENR_SAI1EN_Msk;
pub const RCC_APB2ENR_SAI2EN_Pos: u32 = 22;
pub const RCC_APB2ENR_SAI2EN_Msk: u32 = 0x1 << RCC_APB2ENR_SAI2EN_Pos;
pub const RCC_APB2ENR_SAI2EN: u32 = RCC_APB2ENR_SAI2EN_Msk;
pub const RCC_APB2ENR_USBEN_Pos: u32 = 24;
pub const RCC_APB2ENR_USBEN_Msk: u32 = 0x1 << RCC_APB2ENR_USBEN_Pos;
pub const RCC_APB2ENR_USBEN: u32 = RCC_APB2ENR_USBEN_Msk;
pub const RCC_APB3ENR_SBSEN_Pos: u32 = 1;
pub const RCC_APB3ENR_SBSEN_Msk: u32 = 0x1 << RCC_APB3ENR_SBSEN_Pos;
pub const RCC_APB3ENR_SBSEN: u32 = RCC_APB3ENR_SBSEN_Msk;
pub const RCC_APB3ENR_SPI5EN_Pos: u32 = 5;
pub const RCC_APB3ENR_SPI5EN_Msk: u32 = 0x1 << RCC_APB3ENR_SPI5EN_Pos;
pub const RCC_APB3ENR_SPI5EN: u32 = RCC_APB3ENR_SPI5EN_Msk;
pub const RCC_APB3ENR_LPUART1EN_Pos: u32 = 6;
pub const RCC_APB3ENR_LPUART1EN_Msk: u32 = 0x1 << RCC_APB3ENR_LPUART1EN_Pos;
pub const RCC_APB3ENR_LPUART1EN: u32 = RCC_APB3ENR_LPUART1EN_Msk;
pub const RCC_APB3ENR_I2C3EN_Pos: u32 = 7;
pub const RCC_APB3ENR_I2C3EN_Msk: u32 = 0x1 << RCC_APB3ENR_I2C3EN_Pos;
pub const RCC_APB3ENR_I2C3EN: u32 = RCC_APB3ENR_I2C3EN_Msk;
pub const RCC_APB3ENR_I2C4EN_Pos: u32 = 8;
pub const RCC_APB3ENR_I2C4EN_Msk: u32 = 0x1 << RCC_APB3ENR_I2C4EN_Pos;
pub const RCC_APB3ENR_I2C4EN: u32 = RCC_APB3ENR_I2C4EN_Msk;
pub const RCC_APB3ENR_LPTIM1EN_Pos: u32 = 11;
pub const RCC_APB3ENR_LPTIM1EN_Msk: u32 = 0x1 << RCC_APB3ENR_LPTIM1EN_Pos;
pub const RCC_APB3ENR_LPTIM1EN: u32 = RCC_APB3ENR_LPTIM1EN_Msk;
pub const RCC_APB3ENR_LPTIM3EN_Pos: u32 = 12;
pub const RCC_APB3ENR_LPTIM3EN_Msk: u32 = 0x1 << RCC_APB3ENR_LPTIM3EN_Pos;
pub const RCC_APB3ENR_LPTIM3EN: u32 = RCC_APB3ENR_LPTIM3EN_Msk;
pub const RCC_APB3ENR_LPTIM4EN_Pos: u32 = 13;
pub const RCC_APB3ENR_LPTIM4EN_Msk: u32 = 0x1 << RCC_APB3ENR_LPTIM4EN_Pos;
pub const RCC_APB3ENR_LPTIM4EN: u32 = RCC_APB3ENR_LPTIM4EN_Msk;
pub const RCC_APB3ENR_LPTIM5EN_Pos: u32 = 14;
pub const RCC_APB3ENR_LPTIM5EN_Msk: u32 = 0x1 << RCC_APB3ENR_LPTIM5EN_Pos;
pub const RCC_APB3ENR_LPTIM5EN: u32 = RCC_APB3ENR_LPTIM5EN_Msk;
pub const RCC_APB3ENR_LPTIM6EN_Pos: u32 = 15;
pub const RCC_APB3ENR_LPTIM6EN_Msk: u32 = 0x1 << RCC_APB3ENR_LPTIM6EN_Pos;
pub const RCC_APB3ENR_LPTIM6EN: u32 = RCC_APB3ENR_LPTIM6EN_Msk;
pub const RCC_APB3ENR_VREFEN_Pos: u32 = 20;
pub const RCC_APB3ENR_VREFEN_Msk: u32 = 0x1 << RCC_APB3ENR_VREFEN_Pos;
pub const RCC_APB3ENR_VREFEN: u32 = RCC_APB3ENR_VREFEN_Msk;
pub const RCC_APB3ENR_RTCAPBEN_Pos: u32 = 21;
pub const RCC_APB3ENR_RTCAPBEN_Msk: u32 = 0x1 << RCC_APB3ENR_RTCAPBEN_Pos;
pub const RCC_APB3ENR_RTCAPBEN: u32 = RCC_APB3ENR_RTCAPBEN_Msk;
pub const RCC_AHB1LPENR_GPDMA1LPEN_Pos: u32 = 0;
pub const RCC_AHB1LPENR_GPDMA1LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_GPDMA1LPEN_Pos;
pub const RCC_AHB1LPENR_GPDMA1LPEN: u32 = RCC_AHB1LPENR_GPDMA1LPEN_Msk;
pub const RCC_AHB1LPENR_GPDMA2LPEN_Pos: u32 = 1;
pub const RCC_AHB1LPENR_GPDMA2LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_GPDMA2LPEN_Pos;
pub const RCC_AHB1LPENR_GPDMA2LPEN: u32 = RCC_AHB1LPENR_GPDMA2LPEN_Msk;
pub const RCC_AHB1LPENR_FLITFLPEN_Pos: u32 = 8;
pub const RCC_AHB1LPENR_FLITFLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_FLITFLPEN_Pos;
pub const RCC_AHB1LPENR_FLITFLPEN: u32 = RCC_AHB1LPENR_FLITFLPEN_Msk;
pub const RCC_AHB1LPENR_CRCLPEN_Pos: u32 = 12;
pub const RCC_AHB1LPENR_CRCLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_CRCLPEN_Pos;
pub const RCC_AHB1LPENR_CRCLPEN: u32 = RCC_AHB1LPENR_CRCLPEN_Msk;
pub const RCC_AHB1LPENR_CORDICLPEN_Pos: u32 = 14;
pub const RCC_AHB1LPENR_CORDICLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_CORDICLPEN_Pos;
pub const RCC_AHB1LPENR_CORDICLPEN: u32 = RCC_AHB1LPENR_CORDICLPEN_Msk;
pub const RCC_AHB1LPENR_FMACLPEN_Pos: u32 = 15;
pub const RCC_AHB1LPENR_FMACLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_FMACLPEN_Pos;
pub const RCC_AHB1LPENR_FMACLPEN: u32 = RCC_AHB1LPENR_FMACLPEN_Msk;
pub const RCC_AHB1LPENR_RAMCFGLPEN_Pos: u32 = 17;
pub const RCC_AHB1LPENR_RAMCFGLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_RAMCFGLPEN_Pos;
pub const RCC_AHB1LPENR_RAMCFGLPEN: u32 = RCC_AHB1LPENR_RAMCFGLPEN_Msk;
pub const RCC_AHB1LPENR_ETHLPEN_Pos: u32 = 19;
pub const RCC_AHB1LPENR_ETHLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_ETHLPEN_Pos;
pub const RCC_AHB1LPENR_ETHLPEN: u32 = RCC_AHB1LPENR_ETHLPEN_Msk;
pub const RCC_AHB1LPENR_ETHTXLPEN_Pos: u32 = 20;
pub const RCC_AHB1LPENR_ETHTXLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_ETHTXLPEN_Pos;
pub const RCC_AHB1LPENR_ETHTXLPEN: u32 = RCC_AHB1LPENR_ETHTXLPEN_Msk;
pub const RCC_AHB1LPENR_ETHRXLPEN_Pos: u32 = 21;
pub const RCC_AHB1LPENR_ETHRXLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_ETHRXLPEN_Pos;
pub const RCC_AHB1LPENR_ETHRXLPEN: u32 = RCC_AHB1LPENR_ETHRXLPEN_Msk;
pub const RCC_AHB1LPENR_TZSC1LPEN_Pos: u32 = 24;
pub const RCC_AHB1LPENR_TZSC1LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_TZSC1LPEN_Pos;
pub const RCC_AHB1LPENR_TZSC1LPEN: u32 = RCC_AHB1LPENR_TZSC1LPEN_Msk;
pub const RCC_AHB1LPENR_BKPRAMLPEN_Pos: u32 = 28;
pub const RCC_AHB1LPENR_BKPRAMLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_BKPRAMLPEN_Pos;
pub const RCC_AHB1LPENR_BKPRAMLPEN: u32 = RCC_AHB1LPENR_BKPRAMLPEN_Msk;
pub const RCC_AHB1LPENR_ICACHELPEN_Pos: u32 = 29;
pub const RCC_AHB1LPENR_ICACHELPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_ICACHELPEN_Pos;
pub const RCC_AHB1LPENR_ICACHELPEN: u32 = RCC_AHB1LPENR_ICACHELPEN_Msk;
pub const RCC_AHB1LPENR_DCACHE1LPEN_Pos: u32 = 30;
pub const RCC_AHB1LPENR_DCACHE1LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_DCACHE1LPEN_Pos;
pub const RCC_AHB1LPENR_DCACHE1LPEN: u32 = RCC_AHB1LPENR_DCACHE1LPEN_Msk;
pub const RCC_AHB1LPENR_SRAM1LPEN_Pos: u32 = 31;
pub const RCC_AHB1LPENR_SRAM1LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_SRAM1LPEN_Pos;
pub const RCC_AHB1LPENR_SRAM1LPEN: u32 = RCC_AHB1LPENR_SRAM1LPEN_Msk;
pub const RCC_AHB2LPENR_GPIOALPEN_Pos: u32 = 0;
pub const RCC_AHB2LPENR_GPIOALPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_GPIOALPEN_Pos;
pub const RCC_AHB2LPENR_GPIOALPEN: u32 = RCC_AHB2LPENR_GPIOALPEN_Msk;
pub const RCC_AHB2LPENR_GPIOBLPEN_Pos: u32 = 1;
pub const RCC_AHB2LPENR_GPIOBLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_GPIOBLPEN_Pos;
pub const RCC_AHB2LPENR_GPIOBLPEN: u32 = RCC_AHB2LPENR_GPIOBLPEN_Msk;
pub const RCC_AHB2LPENR_GPIOCLPEN_Pos: u32 = 2;
pub const RCC_AHB2LPENR_GPIOCLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_GPIOCLPEN_Pos;
pub const RCC_AHB2LPENR_GPIOCLPEN: u32 = RCC_AHB2LPENR_GPIOCLPEN_Msk;
pub const RCC_AHB2LPENR_GPIODLPEN_Pos: u32 = 3;
pub const RCC_AHB2LPENR_GPIODLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_GPIODLPEN_Pos;
pub const RCC_AHB2LPENR_GPIODLPEN: u32 = RCC_AHB2LPENR_GPIODLPEN_Msk;
pub const RCC_AHB2LPENR_GPIOELPEN_Pos: u32 = 4;
pub const RCC_AHB2LPENR_GPIOELPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_GPIOELPEN_Pos;
pub const RCC_AHB2LPENR_GPIOELPEN: u32 = RCC_AHB2LPENR_GPIOELPEN_Msk;
pub const RCC_AHB2LPENR_GPIOFLPEN_Pos: u32 = 5;
pub const RCC_AHB2LPENR_GPIOFLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_GPIOFLPEN_Pos;
pub const RCC_AHB2LPENR_GPIOFLPEN: u32 = RCC_AHB2LPENR_GPIOFLPEN_Msk;
pub const RCC_AHB2LPENR_GPIOGLPEN_Pos: u32 = 6;
pub const RCC_AHB2LPENR_GPIOGLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_GPIOGLPEN_Pos;
pub const RCC_AHB2LPENR_GPIOGLPEN: u32 = RCC_AHB2LPENR_GPIOGLPEN_Msk;
pub const RCC_AHB2LPENR_GPIOHLPEN_Pos: u32 = 7;
pub const RCC_AHB2LPENR_GPIOHLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_GPIOHLPEN_Pos;
pub const RCC_AHB2LPENR_GPIOHLPEN: u32 = RCC_AHB2LPENR_GPIOHLPEN_Msk;
pub const RCC_AHB2LPENR_GPIOILPEN_Pos: u32 = 8;
pub const RCC_AHB2LPENR_GPIOILPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_GPIOILPEN_Pos;
pub const RCC_AHB2LPENR_GPIOILPEN: u32 = RCC_AHB2LPENR_GPIOILPEN_Msk;
pub const RCC_AHB2LPENR_ADCLPEN_Pos: u32 = 10;
pub const RCC_AHB2LPENR_ADCLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_ADCLPEN_Pos;
pub const RCC_AHB2LPENR_ADCLPEN: u32 = RCC_AHB2LPENR_ADCLPEN_Msk;
pub const RCC_AHB2LPENR_DAC1LPEN_Pos: u32 = 11;
pub const RCC_AHB2LPENR_DAC1LPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_DAC1LPEN_Pos;
pub const RCC_AHB2LPENR_DAC1LPEN: u32 = RCC_AHB2LPENR_DAC1LPEN_Msk;
pub const RCC_AHB2LPENR_DCMI_PSSILPEN_Pos: u32 = 12;
pub const RCC_AHB2LPENR_DCMI_PSSILPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_DCMI_PSSILPEN_Pos;
pub const RCC_AHB2LPENR_DCMI_PSSILPEN: u32 = RCC_AHB2LPENR_DCMI_PSSILPEN_Msk;
pub const RCC_AHB2LPENR_HASHLPEN_Pos: u32 = 17;
pub const RCC_AHB2LPENR_HASHLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_HASHLPEN_Pos;
pub const RCC_AHB2LPENR_HASHLPEN: u32 = RCC_AHB2LPENR_HASHLPEN_Msk;
pub const RCC_AHB2LPENR_RNGLPEN_Pos: u32 = 18;
pub const RCC_AHB2LPENR_RNGLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_RNGLPEN_Pos;
pub const RCC_AHB2LPENR_RNGLPEN: u32 = RCC_AHB2LPENR_RNGLPEN_Msk;
pub const RCC_AHB2LPENR_PKALPEN_Pos: u32 = 19;
pub const RCC_AHB2LPENR_PKALPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_PKALPEN_Pos;
pub const RCC_AHB2LPENR_PKALPEN: u32 = RCC_AHB2LPENR_PKALPEN_Msk;
pub const RCC_AHB2LPENR_SRAM2LPEN_Pos: u32 = 30;
pub const RCC_AHB2LPENR_SRAM2LPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_SRAM2LPEN_Pos;
pub const RCC_AHB2LPENR_SRAM2LPEN: u32 = RCC_AHB2LPENR_SRAM2LPEN_Msk;
pub const RCC_AHB2LPENR_SRAM3LPEN_Pos: u32 = 31;
pub const RCC_AHB2LPENR_SRAM3LPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_SRAM3LPEN_Pos;
pub const RCC_AHB2LPENR_SRAM3LPEN: u32 = RCC_AHB2LPENR_SRAM3LPEN_Msk;
pub const RCC_AHB4LPENR_SDMMC1LPEN_Pos: u32 = 11;
pub const RCC_AHB4LPENR_SDMMC1LPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_SDMMC1LPEN_Pos;
pub const RCC_AHB4LPENR_SDMMC1LPEN: u32 = RCC_AHB4LPENR_SDMMC1LPEN_Msk;
pub const RCC_AHB4LPENR_FMCLPEN_Pos: u32 = 16;
pub const RCC_AHB4LPENR_FMCLPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_FMCLPEN_Pos;
pub const RCC_AHB4LPENR_FMCLPEN: u32 = RCC_AHB4LPENR_FMCLPEN_Msk;
pub const RCC_AHB4LPENR_OCTOSPI1LPEN_Pos: u32 = 20;
pub const RCC_AHB4LPENR_OCTOSPI1LPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_OCTOSPI1LPEN_Pos;
pub const RCC_AHB4LPENR_OCTOSPI1LPEN: u32 = RCC_AHB4LPENR_OCTOSPI1LPEN_Msk;
pub const RCC_APB1LLPENR_TIM2LPEN_Pos: u32 = 0;
pub const RCC_APB1LLPENR_TIM2LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM2LPEN_Pos;
pub const RCC_APB1LLPENR_TIM2LPEN: u32 = RCC_APB1LLPENR_TIM2LPEN_Msk;
pub const RCC_APB1LLPENR_TIM3LPEN_Pos: u32 = 1;
pub const RCC_APB1LLPENR_TIM3LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM3LPEN_Pos;
pub const RCC_APB1LLPENR_TIM3LPEN: u32 = RCC_APB1LLPENR_TIM3LPEN_Msk;
pub const RCC_APB1LLPENR_TIM4LPEN_Pos: u32 = 2;
pub const RCC_APB1LLPENR_TIM4LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM4LPEN_Pos;
pub const RCC_APB1LLPENR_TIM4LPEN: u32 = RCC_APB1LLPENR_TIM4LPEN_Msk;
pub const RCC_APB1LLPENR_TIM5LPEN_Pos: u32 = 3;
pub const RCC_APB1LLPENR_TIM5LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM5LPEN_Pos;
pub const RCC_APB1LLPENR_TIM5LPEN: u32 = RCC_APB1LLPENR_TIM5LPEN_Msk;
pub const RCC_APB1LLPENR_TIM6LPEN_Pos: u32 = 4;
pub const RCC_APB1LLPENR_TIM6LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM6LPEN_Pos;
pub const RCC_APB1LLPENR_TIM6LPEN: u32 = RCC_APB1LLPENR_TIM6LPEN_Msk;
pub const RCC_APB1LLPENR_TIM7LPEN_Pos: u32 = 5;
pub const RCC_APB1LLPENR_TIM7LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM7LPEN_Pos;
pub const RCC_APB1LLPENR_TIM7LPEN: u32 = RCC_APB1LLPENR_TIM7LPEN_Msk;
pub const RCC_APB1LLPENR_TIM12LPEN_Pos: u32 = 6;
pub const RCC_APB1LLPENR_TIM12LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM12LPEN_Pos;
pub const RCC_APB1LLPENR_TIM12LPEN: u32 = RCC_APB1LLPENR_TIM12LPEN_Msk;
pub const RCC_APB1LLPENR_TIM13LPEN_Pos: u32 = 7;
pub const RCC_APB1LLPENR_TIM13LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM13LPEN_Pos;
pub const RCC_APB1LLPENR_TIM13LPEN: u32 = RCC_APB1LLPENR_TIM13LPEN_Msk;
pub const RCC_APB1LLPENR_TIM14LPEN_Pos: u32 = 8;
pub const RCC_APB1LLPENR_TIM14LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM14LPEN_Pos;
pub const RCC_APB1LLPENR_TIM14LPEN: u32 = RCC_APB1LLPENR_TIM14LPEN_Msk;
pub const RCC_APB1LLPENR_WWDGLPEN_Pos: u32 = 11;
pub const RCC_APB1LLPENR_WWDGLPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_WWDGLPEN_Pos;
pub const RCC_APB1LLPENR_WWDGLPEN: u32 = RCC_APB1LLPENR_WWDGLPEN_Msk;
pub const RCC_APB1LLPENR_SPI2LPEN_Pos: u32 = 14;
pub const RCC_APB1LLPENR_SPI2LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_SPI2LPEN_Pos;
pub const RCC_APB1LLPENR_SPI2LPEN: u32 = RCC_APB1LLPENR_SPI2LPEN_Msk;
pub const RCC_APB1LLPENR_SPI3LPEN_Pos: u32 = 15;
pub const RCC_APB1LLPENR_SPI3LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_SPI3LPEN_Pos;
pub const RCC_APB1LLPENR_SPI3LPEN: u32 = RCC_APB1LLPENR_SPI3LPEN_Msk;
pub const RCC_APB1LLPENR_USART2LPEN_Pos: u32 = 17;
pub const RCC_APB1LLPENR_USART2LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_USART2LPEN_Pos;
pub const RCC_APB1LLPENR_USART2LPEN: u32 = RCC_APB1LLPENR_USART2LPEN_Msk;
pub const RCC_APB1LLPENR_USART3LPEN_Pos: u32 = 18;
pub const RCC_APB1LLPENR_USART3LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_USART3LPEN_Pos;
pub const RCC_APB1LLPENR_USART3LPEN: u32 = RCC_APB1LLPENR_USART3LPEN_Msk;
pub const RCC_APB1LLPENR_UART4LPEN_Pos: u32 = 19;
pub const RCC_APB1LLPENR_UART4LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_UART4LPEN_Pos;
pub const RCC_APB1LLPENR_UART4LPEN: u32 = RCC_APB1LLPENR_UART4LPEN_Msk;
pub const RCC_APB1LLPENR_UART5LPEN_Pos: u32 = 20;
pub const RCC_APB1LLPENR_UART5LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_UART5LPEN_Pos;
pub const RCC_APB1LLPENR_UART5LPEN: u32 = RCC_APB1LLPENR_UART5LPEN_Msk;
pub const RCC_APB1LLPENR_I2C1LPEN_Pos: u32 = 21;
pub const RCC_APB1LLPENR_I2C1LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_I2C1LPEN_Pos;
pub const RCC_APB1LLPENR_I2C1LPEN: u32 = RCC_APB1LLPENR_I2C1LPEN_Msk;
pub const RCC_APB1LLPENR_I2C2LPEN_Pos: u32 = 22;
pub const RCC_APB1LLPENR_I2C2LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_I2C2LPEN_Pos;
pub const RCC_APB1LLPENR_I2C2LPEN: u32 = RCC_APB1LLPENR_I2C2LPEN_Msk;
pub const RCC_APB1LLPENR_I3C1LPEN_Pos: u32 = 23;
pub const RCC_APB1LLPENR_I3C1LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_I3C1LPEN_Pos;
pub const RCC_APB1LLPENR_I3C1LPEN: u32 = RCC_APB1LLPENR_I3C1LPEN_Msk;
pub const RCC_APB1LLPENR_CRSLPEN_Pos: u32 = 24;
pub const RCC_APB1LLPENR_CRSLPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_CRSLPEN_Pos;
pub const RCC_APB1LLPENR_CRSLPEN: u32 = RCC_APB1LLPENR_CRSLPEN_Msk;
pub const RCC_APB1LLPENR_USART6LPEN_Pos: u32 = 25;
pub const RCC_APB1LLPENR_USART6LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_USART6LPEN_Pos;
pub const RCC_APB1LLPENR_USART6LPEN: u32 = RCC_APB1LLPENR_USART6LPEN_Msk;
pub const RCC_APB1LLPENR_USART10LPEN_Pos: u32 = 26;
pub const RCC_APB1LLPENR_USART10LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_USART10LPEN_Pos;
pub const RCC_APB1LLPENR_USART10LPEN: u32 = RCC_APB1LLPENR_USART10LPEN_Msk;
pub const RCC_APB1LLPENR_USART11LPEN_Pos: u32 = 27;
pub const RCC_APB1LLPENR_USART11LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_USART11LPEN_Pos;
pub const RCC_APB1LLPENR_USART11LPEN: u32 = RCC_APB1LLPENR_USART11LPEN_Msk;
pub const RCC_APB1LLPENR_CECLPEN_Pos: u32 = 28;
pub const RCC_APB1LLPENR_CECLPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_CECLPEN_Pos;
pub const RCC_APB1LLPENR_CECLPEN: u32 = RCC_APB1LLPENR_CECLPEN_Msk;
pub const RCC_APB1LLPENR_UART7LPEN_Pos: u32 = 30;
pub const RCC_APB1LLPENR_UART7LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_UART7LPEN_Pos;
pub const RCC_APB1LLPENR_UART7LPEN: u32 = RCC_APB1LLPENR_UART7LPEN_Msk;
pub const RCC_APB1LLPENR_UART8LPEN_Pos: u32 = 31;
pub const RCC_APB1LLPENR_UART8LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_UART8LPEN_Pos;
pub const RCC_APB1LLPENR_UART8LPEN: u32 = RCC_APB1LLPENR_UART8LPEN_Msk;
pub const RCC_APB1HLPENR_UART9LPEN_Pos: u32 = 0;
pub const RCC_APB1HLPENR_UART9LPEN_Msk: u32 = 0x1 << RCC_APB1HLPENR_UART9LPEN_Pos;
pub const RCC_APB1HLPENR_UART9LPEN: u32 = RCC_APB1HLPENR_UART9LPEN_Msk;
pub const RCC_APB1HLPENR_UART12LPEN_Pos: u32 = 1;
pub const RCC_APB1HLPENR_UART12LPEN_Msk: u32 = 0x1 << RCC_APB1HLPENR_UART12LPEN_Pos;
pub const RCC_APB1HLPENR_UART12LPEN: u32 = RCC_APB1HLPENR_UART12LPEN_Msk;
pub const RCC_APB1HLPENR_DTSLPEN_Pos: u32 = 3;
pub const RCC_APB1HLPENR_DTSLPEN_Msk: u32 = 0x1 << RCC_APB1HLPENR_DTSLPEN_Pos;
pub const RCC_APB1HLPENR_DTSLPEN: u32 = RCC_APB1HLPENR_DTSLPEN_Msk;
pub const RCC_APB1HLPENR_LPTIM2LPEN_Pos: u32 = 5;
pub const RCC_APB1HLPENR_LPTIM2LPEN_Msk: u32 = 0x1 << RCC_APB1HLPENR_LPTIM2LPEN_Pos;
pub const RCC_APB1HLPENR_LPTIM2LPEN: u32 = RCC_APB1HLPENR_LPTIM2LPEN_Msk;
pub const RCC_APB1HLPENR_FDCANLPEN_Pos: u32 = 9;
pub const RCC_APB1HLPENR_FDCANLPEN_Msk: u32 = 0x1 << RCC_APB1HLPENR_FDCANLPEN_Pos;
pub const RCC_APB1HLPENR_FDCANLPEN: u32 = RCC_APB1HLPENR_FDCANLPEN_Msk;
pub const RCC_APB1HLPENR_UCPD1LPEN_Pos: u32 = 23;
pub const RCC_APB1HLPENR_UCPD1LPEN_Msk: u32 = 0x1 << RCC_APB1HLPENR_UCPD1LPEN_Pos;
pub const RCC_APB1HLPENR_UCPD1LPEN: u32 = RCC_APB1HLPENR_UCPD1LPEN_Msk;
pub const RCC_APB2LPENR_TIM1LPEN_Pos: u32 = 11;
pub const RCC_APB2LPENR_TIM1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM1LPEN_Pos;
pub const RCC_APB2LPENR_TIM1LPEN: u32 = RCC_APB2LPENR_TIM1LPEN_Msk;
pub const RCC_APB2LPENR_SPI1LPEN_Pos: u32 = 12;
pub const RCC_APB2LPENR_SPI1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SPI1LPEN_Pos;
pub const RCC_APB2LPENR_SPI1LPEN: u32 = RCC_APB2LPENR_SPI1LPEN_Msk;
pub const RCC_APB2LPENR_TIM8LPEN_Pos: u32 = 13;
pub const RCC_APB2LPENR_TIM8LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM8LPEN_Pos;
pub const RCC_APB2LPENR_TIM8LPEN: u32 = RCC_APB2LPENR_TIM8LPEN_Msk;
pub const RCC_APB2LPENR_USART1LPEN_Pos: u32 = 14;
pub const RCC_APB2LPENR_USART1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_USART1LPEN_Pos;
pub const RCC_APB2LPENR_USART1LPEN: u32 = RCC_APB2LPENR_USART1LPEN_Msk;
pub const RCC_APB2LPENR_TIM15LPEN_Pos: u32 = 16;
pub const RCC_APB2LPENR_TIM15LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM15LPEN_Pos;
pub const RCC_APB2LPENR_TIM15LPEN: u32 = RCC_APB2LPENR_TIM15LPEN_Msk;
pub const RCC_APB2LPENR_TIM16LPEN_Pos: u32 = 17;
pub const RCC_APB2LPENR_TIM16LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM16LPEN_Pos;
pub const RCC_APB2LPENR_TIM16LPEN: u32 = RCC_APB2LPENR_TIM16LPEN_Msk;
pub const RCC_APB2LPENR_TIM17LPEN_Pos: u32 = 18;
pub const RCC_APB2LPENR_TIM17LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM17LPEN_Pos;
pub const RCC_APB2LPENR_TIM17LPEN: u32 = RCC_APB2LPENR_TIM17LPEN_Msk;
pub const RCC_APB2LPENR_SPI4LPEN_Pos: u32 = 19;
pub const RCC_APB2LPENR_SPI4LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SPI4LPEN_Pos;
pub const RCC_APB2LPENR_SPI4LPEN: u32 = RCC_APB2LPENR_SPI4LPEN_Msk;
pub const RCC_APB2LPENR_SPI6LPEN_Pos: u32 = 20;
pub const RCC_APB2LPENR_SPI6LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SPI6LPEN_Pos;
pub const RCC_APB2LPENR_SPI6LPEN: u32 = RCC_APB2LPENR_SPI6LPEN_Msk;
pub const RCC_APB2LPENR_SAI1LPEN_Pos: u32 = 21;
pub const RCC_APB2LPENR_SAI1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SAI1LPEN_Pos;
pub const RCC_APB2LPENR_SAI1LPEN: u32 = RCC_APB2LPENR_SAI1LPEN_Msk;
pub const RCC_APB2LPENR_SAI2LPEN_Pos: u32 = 22;
pub const RCC_APB2LPENR_SAI2LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SAI2LPEN_Pos;
pub const RCC_APB2LPENR_SAI2LPEN: u32 = RCC_APB2LPENR_SAI2LPEN_Msk;
pub const RCC_APB2LPENR_USBLPEN_Pos: u32 = 24;
pub const RCC_APB2LPENR_USBLPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_USBLPEN_Pos;
pub const RCC_APB2LPENR_USBLPEN: u32 = RCC_APB2LPENR_USBLPEN_Msk;
pub const RCC_APB3LPENR_SBSLPEN_Pos: u32 = 1;
pub const RCC_APB3LPENR_SBSLPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_SBSLPEN_Pos;
pub const RCC_APB3LPENR_SBSLPEN: u32 = RCC_APB3LPENR_SBSLPEN_Msk;
pub const RCC_APB3LPENR_SPI5LPEN_Pos: u32 = 5;
pub const RCC_APB3LPENR_SPI5LPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_SPI5LPEN_Pos;
pub const RCC_APB3LPENR_SPI5LPEN: u32 = RCC_APB3LPENR_SPI5LPEN_Msk;
pub const RCC_APB3LPENR_LPUART1LPEN_Pos: u32 = 6;
pub const RCC_APB3LPENR_LPUART1LPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_LPUART1LPEN_Pos;
pub const RCC_APB3LPENR_LPUART1LPEN: u32 = RCC_APB3LPENR_LPUART1LPEN_Msk;
pub const RCC_APB3LPENR_I2C3LPEN_Pos: u32 = 7;
pub const RCC_APB3LPENR_I2C3LPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_I2C3LPEN_Pos;
pub const RCC_APB3LPENR_I2C3LPEN: u32 = RCC_APB3LPENR_I2C3LPEN_Msk;
pub const RCC_APB3LPENR_I2C4LPEN_Pos: u32 = 8;
pub const RCC_APB3LPENR_I2C4LPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_I2C4LPEN_Pos;
pub const RCC_APB3LPENR_I2C4LPEN: u32 = RCC_APB3LPENR_I2C4LPEN_Msk;
pub const RCC_APB3LPENR_LPTIM1LPEN_Pos: u32 = 11;
pub const RCC_APB3LPENR_LPTIM1LPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_LPTIM1LPEN_Pos;
pub const RCC_APB3LPENR_LPTIM1LPEN: u32 = RCC_APB3LPENR_LPTIM1LPEN_Msk;
pub const RCC_APB3LPENR_LPTIM3LPEN_Pos: u32 = 12;
pub const RCC_APB3LPENR_LPTIM3LPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_LPTIM3LPEN_Pos;
pub const RCC_APB3LPENR_LPTIM3LPEN: u32 = RCC_APB3LPENR_LPTIM3LPEN_Msk;
pub const RCC_APB3LPENR_LPTIM4LPEN_Pos: u32 = 13;
pub const RCC_APB3LPENR_LPTIM4LPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_LPTIM4LPEN_Pos;
pub const RCC_APB3LPENR_LPTIM4LPEN: u32 = RCC_APB3LPENR_LPTIM4LPEN_Msk;
pub const RCC_APB3LPENR_LPTIM5LPEN_Pos: u32 = 14;
pub const RCC_APB3LPENR_LPTIM5LPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_LPTIM5LPEN_Pos;
pub const RCC_APB3LPENR_LPTIM5LPEN: u32 = RCC_APB3LPENR_LPTIM5LPEN_Msk;
pub const RCC_APB3LPENR_LPTIM6LPEN_Pos: u32 = 15;
pub const RCC_APB3LPENR_LPTIM6LPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_LPTIM6LPEN_Pos;
pub const RCC_APB3LPENR_LPTIM6LPEN: u32 = RCC_APB3LPENR_LPTIM6LPEN_Msk;
pub const RCC_APB3LPENR_VREFLPEN_Pos: u32 = 20;
pub const RCC_APB3LPENR_VREFLPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_VREFLPEN_Pos;
pub const RCC_APB3LPENR_VREFLPEN: u32 = RCC_APB3LPENR_VREFLPEN_Msk;
pub const RCC_APB3LPENR_RTCAPBLPEN_Pos: u32 = 21;
pub const RCC_APB3LPENR_RTCAPBLPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_RTCAPBLPEN_Pos;
pub const RCC_APB3LPENR_RTCAPBLPEN: u32 = RCC_APB3LPENR_RTCAPBLPEN_Msk;
pub const RCC_CCIPR1_USART1SEL_Pos: u32 = 0;
pub const RCC_CCIPR1_USART1SEL_Msk: u32 = 0x7 << RCC_CCIPR1_USART1SEL_Pos;
pub const RCC_CCIPR1_USART1SEL: u32 = RCC_CCIPR1_USART1SEL_Msk;
pub const RCC_CCIPR1_USART1SEL_0: u32 = 0x1 << RCC_CCIPR1_USART1SEL_Pos;
pub const RCC_CCIPR1_USART1SEL_1: u32 = 0x2 << RCC_CCIPR1_USART1SEL_Pos;
pub const RCC_CCIPR1_USART1SEL_2: u32 = 0x4 << RCC_CCIPR1_USART1SEL_Pos;
pub const RCC_CCIPR1_USART2SEL_Pos: u32 = 3;
pub const RCC_CCIPR1_USART2SEL_Msk: u32 = 0x7 << RCC_CCIPR1_USART2SEL_Pos;
pub const RCC_CCIPR1_USART2SEL: u32 = RCC_CCIPR1_USART2SEL_Msk;
pub const RCC_CCIPR1_USART2SEL_0: u32 = 0x1 << RCC_CCIPR1_USART2SEL_Pos;
pub const RCC_CCIPR1_USART2SEL_1: u32 = 0x2 << RCC_CCIPR1_USART2SEL_Pos;
pub const RCC_CCIPR1_USART2SEL_2: u32 = 0x4 << RCC_CCIPR1_USART2SEL_Pos;
pub const RCC_CCIPR1_USART3SEL_Pos: u32 = 6;
pub const RCC_CCIPR1_USART3SEL_Msk: u32 = 0x7 << RCC_CCIPR1_USART3SEL_Pos;
pub const RCC_CCIPR1_USART3SEL: u32 = RCC_CCIPR1_USART3SEL_Msk;
pub const RCC_CCIPR1_USART3SEL_0: u32 = 0x1 << RCC_CCIPR1_USART3SEL_Pos;
pub const RCC_CCIPR1_USART3SEL_1: u32 = 0x2 << RCC_CCIPR1_USART3SEL_Pos;
pub const RCC_CCIPR1_USART3SEL_2: u32 = 0x4 << RCC_CCIPR1_USART3SEL_Pos;
pub const RCC_CCIPR1_UART4SEL_Pos: u32 = 9;
pub const RCC_CCIPR1_UART4SEL_Msk: u32 = 0x7 << RCC_CCIPR1_UART4SEL_Pos;
pub const RCC_CCIPR1_UART4SEL: u32 = RCC_CCIPR1_UART4SEL_Msk;
pub const RCC_CCIPR1_UART4SEL_0: u32 = 0x1 << RCC_CCIPR1_UART4SEL_Pos;
pub const RCC_CCIPR1_UART4SEL_1: u32 = 0x2 << RCC_CCIPR1_UART4SEL_Pos;
pub const RCC_CCIPR1_UART4SEL_2: u32 = 0x4 << RCC_CCIPR1_UART4SEL_Pos;
pub const RCC_CCIPR1_UART5SEL_Pos: u32 = 12;
pub const RCC_CCIPR1_UART5SEL_Msk: u32 = 0x7 << RCC_CCIPR1_UART5SEL_Pos;
pub const RCC_CCIPR1_UART5SEL: u32 = RCC_CCIPR1_UART5SEL_Msk;
pub const RCC_CCIPR1_UART5SEL_0: u32 = 0x1 << RCC_CCIPR1_UART5SEL_Pos;
pub const RCC_CCIPR1_UART5SEL_1: u32 = 0x2 << RCC_CCIPR1_UART5SEL_Pos;
pub const RCC_CCIPR1_UART5SEL_2: u32 = 0x4 << RCC_CCIPR1_UART5SEL_Pos;
pub const RCC_CCIPR1_USART6SEL_Pos: u32 = 15;
pub const RCC_CCIPR1_USART6SEL_Msk: u32 = 0x7 << RCC_CCIPR1_USART6SEL_Pos;
pub const RCC_CCIPR1_USART6SEL: u32 = RCC_CCIPR1_USART6SEL_Msk;
pub const RCC_CCIPR1_USART6SEL_0: u32 = 0x1 << RCC_CCIPR1_USART6SEL_Pos;
pub const RCC_CCIPR1_USART6SEL_1: u32 = 0x2 << RCC_CCIPR1_USART6SEL_Pos;
pub const RCC_CCIPR1_USART6SEL_2: u32 = 0x4 << RCC_CCIPR1_USART6SEL_Pos;
pub const RCC_CCIPR1_UART7SEL_Pos: u32 = 18;
pub const RCC_CCIPR1_UART7SEL_Msk: u32 = 0x7 << RCC_CCIPR1_UART7SEL_Pos;
pub const RCC_CCIPR1_UART7SEL: u32 = RCC_CCIPR1_UART7SEL_Msk;
pub const RCC_CCIPR1_UART7SEL_0: u32 = 0x1 << RCC_CCIPR1_UART7SEL_Pos;
pub const RCC_CCIPR1_UART7SEL_1: u32 = 0x2 << RCC_CCIPR1_UART7SEL_Pos;
pub const RCC_CCIPR1_UART7SEL_2: u32 = 0x4 << RCC_CCIPR1_UART7SEL_Pos;
pub const RCC_CCIPR1_UART8SEL_Pos: u32 = 21;
pub const RCC_CCIPR1_UART8SEL_Msk: u32 = 0x7 << RCC_CCIPR1_UART8SEL_Pos;
pub const RCC_CCIPR1_UART8SEL: u32 = RCC_CCIPR1_UART8SEL_Msk;
pub const RCC_CCIPR1_UART8SEL_0: u32 = 0x1 << RCC_CCIPR1_UART8SEL_Pos;
pub const RCC_CCIPR1_UART8SEL_1: u32 = 0x2 << RCC_CCIPR1_UART8SEL_Pos;
pub const RCC_CCIPR1_UART8SEL_2: u32 = 0x4 << RCC_CCIPR1_UART8SEL_Pos;
pub const RCC_CCIPR1_UART9SEL_Pos: u32 = 24;
pub const RCC_CCIPR1_UART9SEL_Msk: u32 = 0x7 << RCC_CCIPR1_UART9SEL_Pos;
pub const RCC_CCIPR1_UART9SEL: u32 = RCC_CCIPR1_UART9SEL_Msk;
pub const RCC_CCIPR1_UART9SEL_0: u32 = 0x1 << RCC_CCIPR1_UART9SEL_Pos;
pub const RCC_CCIPR1_UART9SEL_1: u32 = 0x2 << RCC_CCIPR1_UART9SEL_Pos;
pub const RCC_CCIPR1_UART9SEL_2: u32 = 0x4 << RCC_CCIPR1_UART9SEL_Pos;
pub const RCC_CCIPR1_USART10SEL_Pos: u32 = 27;
pub const RCC_CCIPR1_USART10SEL_Msk: u32 = 0x7 << RCC_CCIPR1_USART10SEL_Pos;
pub const RCC_CCIPR1_USART10SEL: u32 = RCC_CCIPR1_USART10SEL_Msk;
pub const RCC_CCIPR1_USART10SEL_0: u32 = 0x1 << RCC_CCIPR1_USART10SEL_Pos;
pub const RCC_CCIPR1_USART10SEL_1: u32 = 0x2 << RCC_CCIPR1_USART10SEL_Pos;
pub const RCC_CCIPR1_USART10SEL_2: u32 = 0x4 << RCC_CCIPR1_USART10SEL_Pos;
pub const RCC_CCIPR1_TIMICSEL_Pos: u32 = 31;
pub const RCC_CCIPR1_TIMICSEL_Msk: u32 = 0x1 << RCC_CCIPR1_TIMICSEL_Pos;
pub const RCC_CCIPR1_TIMICSEL: u32 = RCC_CCIPR1_TIMICSEL_Msk;
pub const RCC_CCIPR2_USART11SEL_Pos: u32 = 0;
pub const RCC_CCIPR2_USART11SEL_Msk: u32 = 0x7 << RCC_CCIPR2_USART11SEL_Pos;
pub const RCC_CCIPR2_USART11SEL: u32 = RCC_CCIPR2_USART11SEL_Msk;
pub const RCC_CCIPR2_USART11SEL_0: u32 = 0x1 << RCC_CCIPR2_USART11SEL_Pos;
pub const RCC_CCIPR2_USART11SEL_1: u32 = 0x2 << RCC_CCIPR2_USART11SEL_Pos;
pub const RCC_CCIPR2_USART11SEL_2: u32 = 0x4 << RCC_CCIPR2_USART11SEL_Pos;
pub const RCC_CCIPR2_UART12SEL_Pos: u32 = 4;
pub const RCC_CCIPR2_UART12SEL_Msk: u32 = 0x7 << RCC_CCIPR2_UART12SEL_Pos;
pub const RCC_CCIPR2_UART12SEL: u32 = RCC_CCIPR2_UART12SEL_Msk;
pub const RCC_CCIPR2_UART12SEL_0: u32 = 0x1 << RCC_CCIPR2_UART12SEL_Pos;
pub const RCC_CCIPR2_UART12SEL_1: u32 = 0x2 << RCC_CCIPR2_UART12SEL_Pos;
pub const RCC_CCIPR2_UART12SEL_2: u32 = 0x4 << RCC_CCIPR2_UART12SEL_Pos;
pub const RCC_CCIPR2_LPTIM1SEL_Pos: u32 = 8;
pub const RCC_CCIPR2_LPTIM1SEL_Msk: u32 = 0x7 << RCC_CCIPR2_LPTIM1SEL_Pos;
pub const RCC_CCIPR2_LPTIM1SEL: u32 = RCC_CCIPR2_LPTIM1SEL_Msk;
pub const RCC_CCIPR2_LPTIM1SEL_0: u32 = 0x1 << RCC_CCIPR2_LPTIM1SEL_Pos;
pub const RCC_CCIPR2_LPTIM1SEL_1: u32 = 0x2 << RCC_CCIPR2_LPTIM1SEL_Pos;
pub const RCC_CCIPR2_LPTIM1SEL_2: u32 = 0x4 << RCC_CCIPR2_LPTIM1SEL_Pos;
pub const RCC_CCIPR2_LPTIM2SEL_Pos: u32 = 12;
pub const RCC_CCIPR2_LPTIM2SEL_Msk: u32 = 0x7 << RCC_CCIPR2_LPTIM2SEL_Pos;
pub const RCC_CCIPR2_LPTIM2SEL: u32 = RCC_CCIPR2_LPTIM2SEL_Msk;
pub const RCC_CCIPR2_LPTIM2SEL_0: u32 = 0x1 << RCC_CCIPR2_LPTIM2SEL_Pos;
pub const RCC_CCIPR2_LPTIM2SEL_1: u32 = 0x2 << RCC_CCIPR2_LPTIM2SEL_Pos;
pub const RCC_CCIPR2_LPTIM2SEL_2: u32 = 0x4 << RCC_CCIPR2_LPTIM2SEL_Pos;
pub const RCC_CCIPR2_LPTIM3SEL_Pos: u32 = 16;
pub const RCC_CCIPR2_LPTIM3SEL_Msk: u32 = 0x7 << RCC_CCIPR2_LPTIM3SEL_Pos;
pub const RCC_CCIPR2_LPTIM3SEL: u32 = RCC_CCIPR2_LPTIM3SEL_Msk;
pub const RCC_CCIPR2_LPTIM3SEL_0: u32 = 0x1 << RCC_CCIPR2_LPTIM3SEL_Pos;
pub const RCC_CCIPR2_LPTIM3SEL_1: u32 = 0x2 << RCC_CCIPR2_LPTIM3SEL_Pos;
pub const RCC_CCIPR2_LPTIM3SEL_2: u32 = 0x4 << RCC_CCIPR2_LPTIM3SEL_Pos;
pub const RCC_CCIPR2_LPTIM4SEL_Pos: u32 = 20;
pub const RCC_CCIPR2_LPTIM4SEL_Msk: u32 = 0x7 << RCC_CCIPR2_LPTIM4SEL_Pos;
pub const RCC_CCIPR2_LPTIM4SEL: u32 = RCC_CCIPR2_LPTIM4SEL_Msk;
pub const RCC_CCIPR2_LPTIM4SEL_0: u32 = 0x1 << RCC_CCIPR2_LPTIM4SEL_Pos;
pub const RCC_CCIPR2_LPTIM4SEL_1: u32 = 0x2 << RCC_CCIPR2_LPTIM4SEL_Pos;
pub const RCC_CCIPR2_LPTIM4SEL_2: u32 = 0x4 << RCC_CCIPR2_LPTIM4SEL_Pos;
pub const RCC_CCIPR2_LPTIM5SEL_Pos: u32 = 24;
pub const RCC_CCIPR2_LPTIM5SEL_Msk: u32 = 0x7 << RCC_CCIPR2_LPTIM5SEL_Pos;
pub const RCC_CCIPR2_LPTIM5SEL: u32 = RCC_CCIPR2_LPTIM5SEL_Msk;
pub const RCC_CCIPR2_LPTIM5SEL_0: u32 = 0x1 << RCC_CCIPR2_LPTIM5SEL_Pos;
pub const RCC_CCIPR2_LPTIM5SEL_1: u32 = 0x2 << RCC_CCIPR2_LPTIM5SEL_Pos;
pub const RCC_CCIPR2_LPTIM5SEL_2: u32 = 0x4 << RCC_CCIPR2_LPTIM5SEL_Pos;
pub const RCC_CCIPR2_LPTIM6SEL_Pos: u32 = 28;
pub const RCC_CCIPR2_LPTIM6SEL_Msk: u32 = 0x7 << RCC_CCIPR2_LPTIM6SEL_Pos;
pub const RCC_CCIPR2_LPTIM6SEL: u32 = RCC_CCIPR2_LPTIM6SEL_Msk;
pub const RCC_CCIPR2_LPTIM6SEL_0: u32 = 0x1 << RCC_CCIPR2_LPTIM6SEL_Pos;
pub const RCC_CCIPR2_LPTIM6SEL_1: u32 = 0x2 << RCC_CCIPR2_LPTIM6SEL_Pos;
pub const RCC_CCIPR2_LPTIM6SEL_2: u32 = 0x4 << RCC_CCIPR2_LPTIM6SEL_Pos;
pub const RCC_CCIPR3_SPI1SEL_Pos: u32 = 0;
pub const RCC_CCIPR3_SPI1SEL_Msk: u32 = 0x7 << RCC_CCIPR3_SPI1SEL_Pos;
pub const RCC_CCIPR3_SPI1SEL: u32 = RCC_CCIPR3_SPI1SEL_Msk;
pub const RCC_CCIPR3_SPI1SEL_0: u32 = 0x1 << RCC_CCIPR3_SPI1SEL_Pos;
pub const RCC_CCIPR3_SPI1SEL_1: u32 = 0x2 << RCC_CCIPR3_SPI1SEL_Pos;
pub const RCC_CCIPR3_SPI1SEL_2: u32 = 0x4 << RCC_CCIPR3_SPI1SEL_Pos;
pub const RCC_CCIPR3_SPI2SEL_Pos: u32 = 3;
pub const RCC_CCIPR3_SPI2SEL_Msk: u32 = 0x7 << RCC_CCIPR3_SPI2SEL_Pos;
pub const RCC_CCIPR3_SPI2SEL: u32 = RCC_CCIPR3_SPI2SEL_Msk;
pub const RCC_CCIPR3_SPI2SEL_0: u32 = 0x1 << RCC_CCIPR3_SPI2SEL_Pos;
pub const RCC_CCIPR3_SPI2SEL_1: u32 = 0x2 << RCC_CCIPR3_SPI2SEL_Pos;
pub const RCC_CCIPR3_SPI2SEL_2: u32 = 0x4 << RCC_CCIPR3_SPI2SEL_Pos;
pub const RCC_CCIPR3_SPI3SEL_Pos: u32 = 6;
pub const RCC_CCIPR3_SPI3SEL_Msk: u32 = 0x7 << RCC_CCIPR3_SPI3SEL_Pos;
pub const RCC_CCIPR3_SPI3SEL: u32 = RCC_CCIPR3_SPI3SEL_Msk;
pub const RCC_CCIPR3_SPI3SEL_0: u32 = 0x1 << RCC_CCIPR3_SPI3SEL_Pos;
pub const RCC_CCIPR3_SPI3SEL_1: u32 = 0x2 << RCC_CCIPR3_SPI3SEL_Pos;
pub const RCC_CCIPR3_SPI3SEL_2: u32 = 0x4 << RCC_CCIPR3_SPI3SEL_Pos;
pub const RCC_CCIPR3_SPI4SEL_Pos: u32 = 9;
pub const RCC_CCIPR3_SPI4SEL_Msk: u32 = 0x7 << RCC_CCIPR3_SPI4SEL_Pos;
pub const RCC_CCIPR3_SPI4SEL: u32 = RCC_CCIPR3_SPI4SEL_Msk;
pub const RCC_CCIPR3_SPI4SEL_0: u32 = 0x1 << RCC_CCIPR3_SPI4SEL_Pos;
pub const RCC_CCIPR3_SPI4SEL_1: u32 = 0x2 << RCC_CCIPR3_SPI4SEL_Pos;
pub const RCC_CCIPR3_SPI4SEL_2: u32 = 0x4 << RCC_CCIPR3_SPI4SEL_Pos;
pub const RCC_CCIPR3_SPI5SEL_Pos: u32 = 12;
pub const RCC_CCIPR3_SPI5SEL_Msk: u32 = 0x7 << RCC_CCIPR3_SPI5SEL_Pos;
pub const RCC_CCIPR3_SPI5SEL: u32 = RCC_CCIPR3_SPI5SEL_Msk;
pub const RCC_CCIPR3_SPI5SEL_0: u32 = 0x1 << RCC_CCIPR3_SPI5SEL_Pos;
pub const RCC_CCIPR3_SPI5SEL_1: u32 = 0x2 << RCC_CCIPR3_SPI5SEL_Pos;
pub const RCC_CCIPR3_SPI5SEL_2: u32 = 0x4 << RCC_CCIPR3_SPI5SEL_Pos;
pub const RCC_CCIPR3_SPI6SEL_Pos: u32 = 15;
pub const RCC_CCIPR3_SPI6SEL_Msk: u32 = 0x7 << RCC_CCIPR3_SPI6SEL_Pos;
pub const RCC_CCIPR3_SPI6SEL: u32 = RCC_CCIPR3_SPI6SEL_Msk;
pub const RCC_CCIPR3_SPI6SEL_0: u32 = 0x1 << RCC_CCIPR3_SPI6SEL_Pos;
pub const RCC_CCIPR3_SPI6SEL_1: u32 = 0x2 << RCC_CCIPR3_SPI6SEL_Pos;
pub const RCC_CCIPR3_SPI6SEL_2: u32 = 0x4 << RCC_CCIPR3_SPI6SEL_Pos;
pub const RCC_CCIPR3_LPUART1SEL_Pos: u32 = 24;
pub const RCC_CCIPR3_LPUART1SEL_Msk: u32 = 0x7 << RCC_CCIPR3_LPUART1SEL_Pos;
pub const RCC_CCIPR3_LPUART1SEL: u32 = RCC_CCIPR3_LPUART1SEL_Msk;
pub const RCC_CCIPR3_LPUART1SEL_0: u32 = 0x1 << RCC_CCIPR3_LPUART1SEL_Pos;
pub const RCC_CCIPR3_LPUART1SEL_1: u32 = 0x2 << RCC_CCIPR3_LPUART1SEL_Pos;
pub const RCC_CCIPR3_LPUART1SEL_2: u32 = 0x4 << RCC_CCIPR3_LPUART1SEL_Pos;
pub const RCC_CCIPR4_OCTOSPISEL_Pos: u32 = 0;
pub const RCC_CCIPR4_OCTOSPISEL_Msk: u32 = 0x3 << RCC_CCIPR4_OCTOSPISEL_Pos;
pub const RCC_CCIPR4_OCTOSPISEL: u32 = RCC_CCIPR4_OCTOSPISEL_Msk;
pub const RCC_CCIPR4_OCTOSPISEL_0: u32 = 0x1 << RCC_CCIPR4_OCTOSPISEL_Pos;
pub const RCC_CCIPR4_OCTOSPISEL_1: u32 = 0x2 << RCC_CCIPR4_OCTOSPISEL_Pos;
pub const RCC_CCIPR4_SYSTICKSEL_Pos: u32 = 2;
pub const RCC_CCIPR4_SYSTICKSEL_Msk: u32 = 0x3 << RCC_CCIPR4_SYSTICKSEL_Pos;
pub const RCC_CCIPR4_SYSTICKSEL: u32 = RCC_CCIPR4_SYSTICKSEL_Msk;
pub const RCC_CCIPR4_SYSTICKSEL_0: u32 = 0x1 << RCC_CCIPR4_SYSTICKSEL_Pos;
pub const RCC_CCIPR4_SYSTICKSEL_1: u32 = 0x2 << RCC_CCIPR4_SYSTICKSEL_Pos;
pub const RCC_CCIPR4_USBSEL_Pos: u32 = 4;
pub const RCC_CCIPR4_USBSEL_Msk: u32 = 0x3 << RCC_CCIPR4_USBSEL_Pos;
pub const RCC_CCIPR4_USBSEL: u32 = RCC_CCIPR4_USBSEL_Msk;
pub const RCC_CCIPR4_USBSEL_0: u32 = 0x1 << RCC_CCIPR4_USBSEL_Pos;
pub const RCC_CCIPR4_USBSEL_1: u32 = 0x2 << RCC_CCIPR4_USBSEL_Pos;
pub const RCC_CCIPR4_SDMMC1SEL_Pos: u32 = 6;
pub const RCC_CCIPR4_SDMMC1SEL_Msk: u32 = 0x1 << RCC_CCIPR4_SDMMC1SEL_Pos;
pub const RCC_CCIPR4_SDMMC1SEL: u32 = RCC_CCIPR4_SDMMC1SEL_Msk;
pub const RCC_CCIPR4_I2C1SEL_Pos: u32 = 16;
pub const RCC_CCIPR4_I2C1SEL_Msk: u32 = 0x3 << RCC_CCIPR4_I2C1SEL_Pos;
pub const RCC_CCIPR4_I2C1SEL: u32 = RCC_CCIPR4_I2C1SEL_Msk;
pub const RCC_CCIPR4_I2C1SEL_0: u32 = 0x1 << RCC_CCIPR4_I2C1SEL_Pos;
pub const RCC_CCIPR4_I2C1SEL_1: u32 = 0x2 << RCC_CCIPR4_I2C1SEL_Pos;
pub const RCC_CCIPR4_I2C2SEL_Pos: u32 = 18;
pub const RCC_CCIPR4_I2C2SEL_Msk: u32 = 0x3 << RCC_CCIPR4_I2C2SEL_Pos;
pub const RCC_CCIPR4_I2C2SEL: u32 = RCC_CCIPR4_I2C2SEL_Msk;
pub const RCC_CCIPR4_I2C2SEL_0: u32 = 0x1 << RCC_CCIPR4_I2C2SEL_Pos;
pub const RCC_CCIPR4_I2C2SEL_1: u32 = 0x2 << RCC_CCIPR4_I2C2SEL_Pos;
pub const RCC_CCIPR4_I2C3SEL_Pos: u32 = 20;
pub const RCC_CCIPR4_I2C3SEL_Msk: u32 = 0x3 << RCC_CCIPR4_I2C3SEL_Pos;
pub const RCC_CCIPR4_I2C3SEL: u32 = RCC_CCIPR4_I2C3SEL_Msk;
pub const RCC_CCIPR4_I2C3SEL_0: u32 = 0x1 << RCC_CCIPR4_I2C3SEL_Pos;
pub const RCC_CCIPR4_I2C3SEL_1: u32 = 0x2 << RCC_CCIPR4_I2C3SEL_Pos;
pub const RCC_CCIPR4_I2C4SEL_Pos: u32 = 22;
pub const RCC_CCIPR4_I2C4SEL_Msk: u32 = 0x3 << RCC_CCIPR4_I2C4SEL_Pos;
pub const RCC_CCIPR4_I2C4SEL: u32 = RCC_CCIPR4_I2C4SEL_Msk;
pub const RCC_CCIPR4_I2C4SEL_0: u32 = 0x1 << RCC_CCIPR4_I2C4SEL_Pos;
pub const RCC_CCIPR4_I2C4SEL_1: u32 = 0x2 << RCC_CCIPR4_I2C4SEL_Pos;
pub const RCC_CCIPR4_I3C1SEL_Pos: u32 = 24;
pub const RCC_CCIPR4_I3C1SEL_Msk: u32 = 0x3 << RCC_CCIPR4_I3C1SEL_Pos;
pub const RCC_CCIPR4_I3C1SEL: u32 = RCC_CCIPR4_I3C1SEL_Msk;
pub const RCC_CCIPR4_I3C1SEL_0: u32 = 0x1 << RCC_CCIPR4_I3C1SEL_Pos;
pub const RCC_CCIPR4_I3C1SEL_1: u32 = 0x2 << RCC_CCIPR4_I3C1SEL_Pos;
pub const RCC_CCIPR5_ADCDACSEL_Pos: u32 = 0;
pub const RCC_CCIPR5_ADCDACSEL_Msk: u32 = 0x7 << RCC_CCIPR5_ADCDACSEL_Pos;
pub const RCC_CCIPR5_ADCDACSEL: u32 = RCC_CCIPR5_ADCDACSEL_Msk;
pub const RCC_CCIPR5_ADCDACSEL_0: u32 = 0x1 << RCC_CCIPR5_ADCDACSEL_Pos;
pub const RCC_CCIPR5_ADCDACSEL_1: u32 = 0x2 << RCC_CCIPR5_ADCDACSEL_Pos;
pub const RCC_CCIPR5_ADCDACSEL_2: u32 = 0x4 << RCC_CCIPR5_ADCDACSEL_Pos;
pub const RCC_CCIPR5_DACSEL_Pos: u32 = 3;
pub const RCC_CCIPR5_DACSEL_Msk: u32 = 0x1 << RCC_CCIPR5_DACSEL_Pos;
pub const RCC_CCIPR5_DACSEL: u32 = RCC_CCIPR5_DACSEL_Msk;
pub const RCC_CCIPR5_RNGSEL_Pos: u32 = 4;
pub const RCC_CCIPR5_RNGSEL_Msk: u32 = 0x3 << RCC_CCIPR5_RNGSEL_Pos;
pub const RCC_CCIPR5_RNGSEL: u32 = RCC_CCIPR5_RNGSEL_Msk;
pub const RCC_CCIPR5_RNGSEL_0: u32 = 0x1 << RCC_CCIPR5_RNGSEL_Pos;
pub const RCC_CCIPR5_RNGSEL_1: u32 = 0x2 << RCC_CCIPR5_RNGSEL_Pos;
pub const RCC_CCIPR5_CECSEL_Pos: u32 = 6;
pub const RCC_CCIPR5_CECSEL_Msk: u32 = 0x3 << RCC_CCIPR5_CECSEL_Pos;
pub const RCC_CCIPR5_CECSEL: u32 = RCC_CCIPR5_CECSEL_Msk;
pub const RCC_CCIPR5_CECSEL_0: u32 = 0x1 << RCC_CCIPR5_CECSEL_Pos;
pub const RCC_CCIPR5_CECSEL_1: u32 = 0x2 << RCC_CCIPR5_CECSEL_Pos;
pub const RCC_CCIPR5_FDCANSEL_Pos: u32 = 8;
pub const RCC_CCIPR5_FDCANSEL_Msk: u32 = 0x3 << RCC_CCIPR5_FDCANSEL_Pos;
pub const RCC_CCIPR5_FDCANSEL: u32 = RCC_CCIPR5_FDCANSEL_Msk;
pub const RCC_CCIPR5_FDCANSEL_0: u32 = 0x1 << RCC_CCIPR5_FDCANSEL_Pos;
pub const RCC_CCIPR5_FDCANSEL_1: u32 = 0x2 << RCC_CCIPR5_FDCANSEL_Pos;
pub const RCC_CCIPR5_SAI1SEL_Pos: u32 = 16;
pub const RCC_CCIPR5_SAI1SEL_Msk: u32 = 0x7 << RCC_CCIPR5_SAI1SEL_Pos;
pub const RCC_CCIPR5_SAI1SEL: u32 = RCC_CCIPR5_SAI1SEL_Msk;
pub const RCC_CCIPR5_SAI1SEL_0: u32 = 0x1 << RCC_CCIPR5_SAI1SEL_Pos;
pub const RCC_CCIPR5_SAI1SEL_1: u32 = 0x2 << RCC_CCIPR5_SAI1SEL_Pos;
pub const RCC_CCIPR5_SAI1SEL_2: u32 = 0x4 << RCC_CCIPR5_SAI1SEL_Pos;
pub const RCC_CCIPR5_SAI2SEL_Pos: u32 = 19;
pub const RCC_CCIPR5_SAI2SEL_Msk: u32 = 0x7 << RCC_CCIPR5_SAI2SEL_Pos;
pub const RCC_CCIPR5_SAI2SEL: u32 = RCC_CCIPR5_SAI2SEL_Msk;
pub const RCC_CCIPR5_SAI2SEL_0: u32 = 0x1 << RCC_CCIPR5_SAI2SEL_Pos;
pub const RCC_CCIPR5_SAI2SEL_1: u32 = 0x2 << RCC_CCIPR5_SAI2SEL_Pos;
pub const RCC_CCIPR5_SAI2SEL_2: u32 = 0x4 << RCC_CCIPR5_SAI2SEL_Pos;
pub const RCC_CCIPR5_CKERPSEL_Pos: u32 = 30;
pub const RCC_CCIPR5_CKERPSEL_Msk: u32 = 0x3 << RCC_CCIPR5_CKERPSEL_Pos;
pub const RCC_CCIPR5_CKERPSEL: u32 = RCC_CCIPR5_CKERPSEL_Msk;
pub const RCC_CCIPR5_CKERPSEL_0: u32 = 0x1 << RCC_CCIPR5_CKERPSEL_Pos;
pub const RCC_CCIPR5_CKERPSEL_1: u32 = 0x2 << RCC_CCIPR5_CKERPSEL_Pos;
pub const RCC_BDCR_LSEON_Pos: u32 = 0;
pub const RCC_BDCR_LSEON_Msk: u32 = 0x1 << RCC_BDCR_LSEON_Pos;
pub const RCC_BDCR_LSEON: u32 = RCC_BDCR_LSEON_Msk;
pub const RCC_BDCR_LSERDY_Pos: u32 = 1;
pub const RCC_BDCR_LSERDY_Msk: u32 = 0x1 << RCC_BDCR_LSERDY_Pos;
pub const RCC_BDCR_LSERDY: u32 = RCC_BDCR_LSERDY_Msk;
pub const RCC_BDCR_LSEBYP_Pos: u32 = 2;
pub const RCC_BDCR_LSEBYP_Msk: u32 = 0x1 << RCC_BDCR_LSEBYP_Pos;
pub const RCC_BDCR_LSEBYP: u32 = RCC_BDCR_LSEBYP_Msk;
pub const RCC_BDCR_LSEDRV_Pos: u32 = 3;
pub const RCC_BDCR_LSEDRV_Msk: u32 = 0x3 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSEDRV: u32 = RCC_BDCR_LSEDRV_Msk;
pub const RCC_BDCR_LSEDRV_0: u32 = 0x1 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSEDRV_1: u32 = 0x2 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSECSSON_Pos: u32 = 5;
pub const RCC_BDCR_LSECSSON_Msk: u32 = 0x1 << RCC_BDCR_LSECSSON_Pos;
pub const RCC_BDCR_LSECSSON: u32 = RCC_BDCR_LSECSSON_Msk;
pub const RCC_BDCR_LSECSSD_Pos: u32 = 6;
pub const RCC_BDCR_LSECSSD_Msk: u32 = 0x1 << RCC_BDCR_LSECSSD_Pos;
pub const RCC_BDCR_LSECSSD: u32 = RCC_BDCR_LSECSSD_Msk;
pub const RCC_BDCR_LSEEXT_Pos: u32 = 7;
pub const RCC_BDCR_LSEEXT_Msk: u32 = 0x1 << RCC_BDCR_LSEEXT_Pos;
pub const RCC_BDCR_LSEEXT: u32 = RCC_BDCR_LSEEXT_Msk;
pub const RCC_BDCR_RTCSEL_Pos: u32 = 8;
pub const RCC_BDCR_RTCSEL_Msk: u32 = 0x3 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL: u32 = RCC_BDCR_RTCSEL_Msk;
pub const RCC_BDCR_RTCSEL_0: u32 = 0x1 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL_1: u32 = 0x2 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCEN_Pos: u32 = 15;
pub const RCC_BDCR_RTCEN_Msk: u32 = 0x1 << RCC_BDCR_RTCEN_Pos;
pub const RCC_BDCR_RTCEN: u32 = RCC_BDCR_RTCEN_Msk;
pub const RCC_BDCR_VSWRST_Pos: u32 = 16;
pub const RCC_BDCR_VSWRST_Msk: u32 = 0x1 << RCC_BDCR_VSWRST_Pos;
pub const RCC_BDCR_VSWRST: u32 = RCC_BDCR_VSWRST_Msk;
pub const RCC_BDCR_LSCOEN_Pos: u32 = 24;
pub const RCC_BDCR_LSCOEN_Msk: u32 = 0x1 << RCC_BDCR_LSCOEN_Pos;
pub const RCC_BDCR_LSCOEN: u32 = RCC_BDCR_LSCOEN_Msk;
pub const RCC_BDCR_LSCOSEL_Pos: u32 = 25;
pub const RCC_BDCR_LSCOSEL_Msk: u32 = 0x1 << RCC_BDCR_LSCOSEL_Pos;
pub const RCC_BDCR_LSCOSEL: u32 = RCC_BDCR_LSCOSEL_Msk;
pub const RCC_BDCR_LSION_Pos: u32 = 26;
pub const RCC_BDCR_LSION_Msk: u32 = 0x1 << RCC_BDCR_LSION_Pos;
pub const RCC_BDCR_LSION: u32 = RCC_BDCR_LSION_Msk;
pub const RCC_BDCR_LSIRDY_Pos: u32 = 27;
pub const RCC_BDCR_LSIRDY_Msk: u32 = 0x1 << RCC_BDCR_LSIRDY_Pos;
pub const RCC_BDCR_LSIRDY: u32 = RCC_BDCR_LSIRDY_Msk;
pub const RCC_RSR_RMVF_Pos: u32 = 23;
pub const RCC_RSR_RMVF_Msk: u32 = 0x1 << RCC_RSR_RMVF_Pos;
pub const RCC_RSR_RMVF: u32 = RCC_RSR_RMVF_Msk;
pub const RCC_RSR_PINRSTF_Pos: u32 = 26;
pub const RCC_RSR_PINRSTF_Msk: u32 = 0x1 << RCC_RSR_PINRSTF_Pos;
pub const RCC_RSR_PINRSTF: u32 = RCC_RSR_PINRSTF_Msk;
pub const RCC_RSR_BORRSTF_Pos: u32 = 27;
pub const RCC_RSR_BORRSTF_Msk: u32 = 0x1 << RCC_RSR_BORRSTF_Pos;
pub const RCC_RSR_BORRSTF: u32 = RCC_RSR_BORRSTF_Msk;
pub const RCC_RSR_SFTRSTF_Pos: u32 = 28;
pub const RCC_RSR_SFTRSTF_Msk: u32 = 0x1 << RCC_RSR_SFTRSTF_Pos;
pub const RCC_RSR_SFTRSTF: u32 = RCC_RSR_SFTRSTF_Msk;
pub const RCC_RSR_IWDGRSTF_Pos: u32 = 29;
pub const RCC_RSR_IWDGRSTF_Msk: u32 = 0x1 << RCC_RSR_IWDGRSTF_Pos;
pub const RCC_RSR_IWDGRSTF: u32 = RCC_RSR_IWDGRSTF_Msk;
pub const RCC_RSR_WWDGRSTF_Pos: u32 = 30;
pub const RCC_RSR_WWDGRSTF_Msk: u32 = 0x1 << RCC_RSR_WWDGRSTF_Pos;
pub const RCC_RSR_WWDGRSTF: u32 = RCC_RSR_WWDGRSTF_Msk;
pub const RCC_RSR_LPWRRSTF_Pos: u32 = 31;
pub const RCC_RSR_LPWRRSTF_Msk: u32 = 0x1 << RCC_RSR_LPWRRSTF_Pos;
pub const RCC_RSR_LPWRRSTF: u32 = RCC_RSR_LPWRRSTF_Msk;
pub const RCC_SECCFGR_HSISEC_Pos: u32 = 0;
pub const RCC_SECCFGR_HSISEC_Msk: u32 = 0x1 << RCC_SECCFGR_HSISEC_Pos;
pub const RCC_SECCFGR_HSISEC: u32 = RCC_SECCFGR_HSISEC_Msk;
pub const RCC_SECCFGR_HSESEC_Pos: u32 = 1;
pub const RCC_SECCFGR_HSESEC_Msk: u32 = 0x1 << RCC_SECCFGR_HSESEC_Pos;
pub const RCC_SECCFGR_HSESEC: u32 = RCC_SECCFGR_HSESEC_Msk;
pub const RCC_SECCFGR_CSISEC_Pos: u32 = 2;
pub const RCC_SECCFGR_CSISEC_Msk: u32 = 0x1 << RCC_SECCFGR_CSISEC_Pos;
pub const RCC_SECCFGR_CSISEC: u32 = RCC_SECCFGR_CSISEC_Msk;
pub const RCC_SECCFGR_LSISEC_Pos: u32 = 3;
pub const RCC_SECCFGR_LSISEC_Msk: u32 = 0x1 << RCC_SECCFGR_LSISEC_Pos;
pub const RCC_SECCFGR_LSISEC: u32 = RCC_SECCFGR_LSISEC_Msk;
pub const RCC_SECCFGR_LSESEC_Pos: u32 = 4;
pub const RCC_SECCFGR_LSESEC_Msk: u32 = 0x1 << RCC_SECCFGR_LSESEC_Pos;
pub const RCC_SECCFGR_LSESEC: u32 = RCC_SECCFGR_LSESEC_Msk;
pub const RCC_SECCFGR_SYSCLKSEC_Pos: u32 = 5;
pub const RCC_SECCFGR_SYSCLKSEC_Msk: u32 = 0x1 << RCC_SECCFGR_SYSCLKSEC_Pos;
pub const RCC_SECCFGR_SYSCLKSEC: u32 = RCC_SECCFGR_SYSCLKSEC_Msk;
pub const RCC_SECCFGR_PRESCSEC_Pos: u32 = 6;
pub const RCC_SECCFGR_PRESCSEC_Msk: u32 = 0x1 << RCC_SECCFGR_PRESCSEC_Pos;
pub const RCC_SECCFGR_PRESCSEC: u32 = RCC_SECCFGR_PRESCSEC_Msk;
pub const RCC_SECCFGR_PLL1SEC_Pos: u32 = 7;
pub const RCC_SECCFGR_PLL1SEC_Msk: u32 = 0x1 << RCC_SECCFGR_PLL1SEC_Pos;
pub const RCC_SECCFGR_PLL1SEC: u32 = RCC_SECCFGR_PLL1SEC_Msk;
pub const RCC_SECCFGR_PLL2SEC_Pos: u32 = 8;
pub const RCC_SECCFGR_PLL2SEC_Msk: u32 = 0x1 << RCC_SECCFGR_PLL2SEC_Pos;
pub const RCC_SECCFGR_PLL2SEC: u32 = RCC_SECCFGR_PLL2SEC_Msk;
pub const RCC_SECCFGR_PLL3SEC_Pos: u32 = 9;
pub const RCC_SECCFGR_PLL3SEC_Msk: u32 = 0x1 << RCC_SECCFGR_PLL3SEC_Pos;
pub const RCC_SECCFGR_PLL3SEC: u32 = RCC_SECCFGR_PLL3SEC_Msk;
pub const RCC_SECCFGR_HSI48SEC_Pos: u32 = 11;
pub const RCC_SECCFGR_HSI48SEC_Msk: u32 = 0x1 << RCC_SECCFGR_HSI48SEC_Pos;
pub const RCC_SECCFGR_HSI48SEC: u32 = RCC_SECCFGR_HSI48SEC_Msk;
pub const RCC_SECCFGR_RMVFSEC_Pos: u32 = 12;
pub const RCC_SECCFGR_RMVFSEC_Msk: u32 = 0x1 << RCC_SECCFGR_RMVFSEC_Pos;
pub const RCC_SECCFGR_RMVFSEC: u32 = RCC_SECCFGR_RMVFSEC_Msk;
pub const RCC_SECCFGR_CKPERSELSEC_Pos: u32 = 13;
pub const RCC_SECCFGR_CKPERSELSEC_Msk: u32 = 0x1 << RCC_SECCFGR_CKPERSELSEC_Pos;
pub const RCC_SECCFGR_CKPERSELSEC: u32 = RCC_SECCFGR_CKPERSELSEC_Msk;
pub const RCC_PRIVCFGR_SPRIV_Pos: u32 = 0;
pub const RCC_PRIVCFGR_SPRIV_Msk: u32 = 0x1 << RCC_PRIVCFGR_SPRIV_Pos;
pub const RCC_PRIVCFGR_SPRIV: u32 = RCC_PRIVCFGR_SPRIV_Msk;
pub const RCC_PRIVCFGR_NSPRIV_Pos: u32 = 1;
pub const RCC_PRIVCFGR_NSPRIV_Msk: u32 = 0x1 << RCC_PRIVCFGR_NSPRIV_Pos;
pub const RCC_PRIVCFGR_NSPRIV: u32 = RCC_PRIVCFGR_NSPRIV_Msk;
pub const RTC_TR_SU_Pos: u32 = 0;
pub const RTC_TR_SU_Msk: u32 = 0xF << RTC_TR_SU_Pos;
pub const RTC_TR_SU: u32 = RTC_TR_SU_Msk;
pub const RTC_TR_SU_0: u32 = 0x1 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_1: u32 = 0x2 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_2: u32 = 0x4 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_3: u32 = 0x8 << RTC_TR_SU_Pos;
pub const RTC_TR_ST_Pos: u32 = 4;
pub const RTC_TR_ST_Msk: u32 = 0x7 << RTC_TR_ST_Pos;
pub const RTC_TR_ST: u32 = RTC_TR_ST_Msk;
pub const RTC_TR_ST_0: u32 = 0x1 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_1: u32 = 0x2 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_2: u32 = 0x4 << RTC_TR_ST_Pos;
pub const RTC_TR_MNU_Pos: u32 = 8;
pub const RTC_TR_MNU_Msk: u32 = 0xF << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU: u32 = RTC_TR_MNU_Msk;
pub const RTC_TR_MNU_0: u32 = 0x1 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_1: u32 = 0x2 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_2: u32 = 0x4 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_3: u32 = 0x8 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNT_Pos: u32 = 12;
pub const RTC_TR_MNT_Msk: u32 = 0x7 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT: u32 = RTC_TR_MNT_Msk;
pub const RTC_TR_MNT_0: u32 = 0x1 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_1: u32 = 0x2 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_2: u32 = 0x4 << RTC_TR_MNT_Pos;
pub const RTC_TR_HU_Pos: u32 = 16;
pub const RTC_TR_HU_Msk: u32 = 0xF << RTC_TR_HU_Pos;
pub const RTC_TR_HU: u32 = RTC_TR_HU_Msk;
pub const RTC_TR_HU_0: u32 = 0x1 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_1: u32 = 0x2 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_2: u32 = 0x4 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_3: u32 = 0x8 << RTC_TR_HU_Pos;
pub const RTC_TR_HT_Pos: u32 = 20;
pub const RTC_TR_HT_Msk: u32 = 0x3 << RTC_TR_HT_Pos;
pub const RTC_TR_HT: u32 = RTC_TR_HT_Msk;
pub const RTC_TR_HT_0: u32 = 0x1 << RTC_TR_HT_Pos;
pub const RTC_TR_HT_1: u32 = 0x2 << RTC_TR_HT_Pos;
pub const RTC_TR_PM_Pos: u32 = 22;
pub const RTC_TR_PM_Msk: u32 = 0x1 << RTC_TR_PM_Pos;
pub const RTC_TR_PM: u32 = RTC_TR_PM_Msk;
pub const RTC_DR_DU_Pos: u32 = 0;
pub const RTC_DR_DU_Msk: u32 = 0xF << RTC_DR_DU_Pos;
pub const RTC_DR_DU: u32 = RTC_DR_DU_Msk;
pub const RTC_DR_DU_0: u32 = 0x1 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_1: u32 = 0x2 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_2: u32 = 0x4 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_3: u32 = 0x8 << RTC_DR_DU_Pos;
pub const RTC_DR_DT_Pos: u32 = 4;
pub const RTC_DR_DT_Msk: u32 = 0x3 << RTC_DR_DT_Pos;
pub const RTC_DR_DT: u32 = RTC_DR_DT_Msk;
pub const RTC_DR_DT_0: u32 = 0x1 << RTC_DR_DT_Pos;
pub const RTC_DR_DT_1: u32 = 0x2 << RTC_DR_DT_Pos;
pub const RTC_DR_MU_Pos: u32 = 8;
pub const RTC_DR_MU_Msk: u32 = 0xF << RTC_DR_MU_Pos;
pub const RTC_DR_MU: u32 = RTC_DR_MU_Msk;
pub const RTC_DR_MU_0: u32 = 0x1 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_1: u32 = 0x2 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_2: u32 = 0x4 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_3: u32 = 0x8 << RTC_DR_MU_Pos;
pub const RTC_DR_MT_Pos: u32 = 12;
pub const RTC_DR_MT_Msk: u32 = 0x1 << RTC_DR_MT_Pos;
pub const RTC_DR_MT: u32 = RTC_DR_MT_Msk;
pub const RTC_DR_WDU_Pos: u32 = 13;
pub const RTC_DR_WDU_Msk: u32 = 0x7 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU: u32 = RTC_DR_WDU_Msk;
pub const RTC_DR_WDU_0: u32 = 0x1 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_1: u32 = 0x2 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_2: u32 = 0x4 << RTC_DR_WDU_Pos;
pub const RTC_DR_YU_Pos: u32 = 16;
pub const RTC_DR_YU_Msk: u32 = 0xF << RTC_DR_YU_Pos;
pub const RTC_DR_YU: u32 = RTC_DR_YU_Msk;
pub const RTC_DR_YU_0: u32 = 0x1 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_1: u32 = 0x2 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_2: u32 = 0x4 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_3: u32 = 0x8 << RTC_DR_YU_Pos;
pub const RTC_DR_YT_Pos: u32 = 20;
pub const RTC_DR_YT_Msk: u32 = 0xF << RTC_DR_YT_Pos;
pub const RTC_DR_YT: u32 = RTC_DR_YT_Msk;
pub const RTC_DR_YT_0: u32 = 0x1 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_1: u32 = 0x2 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_2: u32 = 0x4 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_3: u32 = 0x8 << RTC_DR_YT_Pos;
pub const RTC_SSR_SS_Pos: u32 = 0;
pub const RTC_SSR_SS_Msk: u32 = 0xFFFFFFFF << RTC_SSR_SS_Pos;
pub const RTC_SSR_SS: u32 = RTC_SSR_SS_Msk;
pub const RTC_ICSR_ALRAWF_Pos: u32 = 0;
pub const RTC_ICSR_ALRAWF_Msk: u32 = 0x1 << RTC_ICSR_ALRAWF_Pos;
pub const RTC_ICSR_ALRAWF: u32 = RTC_ICSR_ALRAWF_Msk;
pub const RTC_ICSR_ALRBWF_Pos: u32 = 1;
pub const RTC_ICSR_ALRBWF_Msk: u32 = 0x1 << RTC_ICSR_ALRBWF_Pos;
pub const RTC_ICSR_ALRBWF: u32 = RTC_ICSR_ALRBWF_Msk;
pub const RTC_ICSR_WUTWF_Pos: u32 = 2;
pub const RTC_ICSR_WUTWF_Msk: u32 = 0x1 << RTC_ICSR_WUTWF_Pos;
pub const RTC_ICSR_WUTWF: u32 = RTC_ICSR_WUTWF_Msk;
pub const RTC_ICSR_SHPF_Pos: u32 = 3;
pub const RTC_ICSR_SHPF_Msk: u32 = 0x1 << RTC_ICSR_SHPF_Pos;
pub const RTC_ICSR_SHPF: u32 = RTC_ICSR_SHPF_Msk;
pub const RTC_ICSR_INITS_Pos: u32 = 4;
pub const RTC_ICSR_INITS_Msk: u32 = 0x1 << RTC_ICSR_INITS_Pos;
pub const RTC_ICSR_INITS: u32 = RTC_ICSR_INITS_Msk;
pub const RTC_ICSR_RSF_Pos: u32 = 5;
pub const RTC_ICSR_RSF_Msk: u32 = 0x1 << RTC_ICSR_RSF_Pos;
pub const RTC_ICSR_RSF: u32 = RTC_ICSR_RSF_Msk;
pub const RTC_ICSR_INITF_Pos: u32 = 6;
pub const RTC_ICSR_INITF_Msk: u32 = 0x1 << RTC_ICSR_INITF_Pos;
pub const RTC_ICSR_INITF: u32 = RTC_ICSR_INITF_Msk;
pub const RTC_ICSR_INIT_Pos: u32 = 7;
pub const RTC_ICSR_INIT_Msk: u32 = 0x1 << RTC_ICSR_INIT_Pos;
pub const RTC_ICSR_INIT: u32 = RTC_ICSR_INIT_Msk;
pub const RTC_ICSR_BIN_Pos: u32 = 8;
pub const RTC_ICSR_BIN_Msk: u32 = 0x3 << RTC_ICSR_BIN_Pos;
pub const RTC_ICSR_BIN: u32 = RTC_ICSR_BIN_Msk;
pub const RTC_ICSR_BIN_0: u32 = 0x1 << RTC_ICSR_BIN_Pos;
pub const RTC_ICSR_BIN_1: u32 = 0x2 << RTC_ICSR_BIN_Pos;
pub const RTC_ICSR_BCDU_Pos: u32 = 10;
pub const RTC_ICSR_BCDU_Msk: u32 = 0x7 << RTC_ICSR_BCDU_Pos;
pub const RTC_ICSR_BCDU: u32 = RTC_ICSR_BCDU_Msk;
pub const RTC_ICSR_BCDU_0: u32 = 0x1 << RTC_ICSR_BCDU_Pos;
pub const RTC_ICSR_BCDU_1: u32 = 0x2 << RTC_ICSR_BCDU_Pos;
pub const RTC_ICSR_BCDU_2: u32 = 0x4 << RTC_ICSR_BCDU_Pos;
pub const RTC_ICSR_RECALPF_Pos: u32 = 16;
pub const RTC_ICSR_RECALPF_Msk: u32 = 0x1 << RTC_ICSR_RECALPF_Pos;
pub const RTC_ICSR_RECALPF: u32 = RTC_ICSR_RECALPF_Msk;
pub const RTC_PRER_PREDIV_S_Pos: u32 = 0;
pub const RTC_PRER_PREDIV_S_Msk: u32 = 0x7FFF << RTC_PRER_PREDIV_S_Pos;
pub const RTC_PRER_PREDIV_S: u32 = RTC_PRER_PREDIV_S_Msk;
pub const RTC_PRER_PREDIV_A_Pos: u32 = 16;
pub const RTC_PRER_PREDIV_A_Msk: u32 = 0x7F << RTC_PRER_PREDIV_A_Pos;
pub const RTC_PRER_PREDIV_A: u32 = RTC_PRER_PREDIV_A_Msk;
pub const RTC_WUTR_WUT_Pos: u32 = 0;
pub const RTC_WUTR_WUT_Msk: u32 = 0xFFFF << RTC_WUTR_WUT_Pos;
pub const RTC_WUTR_WUT: u32 = RTC_WUTR_WUT_Msk;
pub const RTC_WUTR_WUTOCLR_Pos: u32 = 16;
pub const RTC_WUTR_WUTOCLR_Msk: u32 = 0xFFFF << RTC_WUTR_WUTOCLR_Pos;
pub const RTC_WUTR_WUTOCLR: u32 = RTC_WUTR_WUTOCLR_Msk;
pub const RTC_CR_WUCKSEL_Pos: u32 = 0;
pub const RTC_CR_WUCKSEL_Msk: u32 = 0x7 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL: u32 = RTC_CR_WUCKSEL_Msk;
pub const RTC_CR_WUCKSEL_0: u32 = 0x1 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_1: u32 = 0x2 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_2: u32 = 0x4 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_TSEDGE_Pos: u32 = 3;
pub const RTC_CR_TSEDGE_Msk: u32 = 0x1 << RTC_CR_TSEDGE_Pos;
pub const RTC_CR_TSEDGE: u32 = RTC_CR_TSEDGE_Msk;
pub const RTC_CR_REFCKON_Pos: u32 = 4;
pub const RTC_CR_REFCKON_Msk: u32 = 0x1 << RTC_CR_REFCKON_Pos;
pub const RTC_CR_REFCKON: u32 = RTC_CR_REFCKON_Msk;
pub const RTC_CR_BYPSHAD_Pos: u32 = 5;
pub const RTC_CR_BYPSHAD_Msk: u32 = 0x1 << RTC_CR_BYPSHAD_Pos;
pub const RTC_CR_BYPSHAD: u32 = RTC_CR_BYPSHAD_Msk;
pub const RTC_CR_FMT_Pos: u32 = 6;
pub const RTC_CR_FMT_Msk: u32 = 0x1 << RTC_CR_FMT_Pos;
pub const RTC_CR_FMT: u32 = RTC_CR_FMT_Msk;
pub const RTC_CR_SSRUIE_Pos: u32 = 7;
pub const RTC_CR_SSRUIE_Msk: u32 = 0x1 << RTC_CR_SSRUIE_Pos;
pub const RTC_CR_SSRUIE: u32 = RTC_CR_SSRUIE_Msk;
pub const RTC_CR_ALRAE_Pos: u32 = 8;
pub const RTC_CR_ALRAE_Msk: u32 = 0x1 << RTC_CR_ALRAE_Pos;
pub const RTC_CR_ALRAE: u32 = RTC_CR_ALRAE_Msk;
pub const RTC_CR_ALRBE_Pos: u32 = 9;
pub const RTC_CR_ALRBE_Msk: u32 = 0x1 << RTC_CR_ALRBE_Pos;
pub const RTC_CR_ALRBE: u32 = RTC_CR_ALRBE_Msk;
pub const RTC_CR_WUTE_Pos: u32 = 10;
pub const RTC_CR_WUTE_Msk: u32 = 0x1 << RTC_CR_WUTE_Pos;
pub const RTC_CR_WUTE: u32 = RTC_CR_WUTE_Msk;
pub const RTC_CR_TSE_Pos: u32 = 11;
pub const RTC_CR_TSE_Msk: u32 = 0x1 << RTC_CR_TSE_Pos;
pub const RTC_CR_TSE: u32 = RTC_CR_TSE_Msk;
pub const RTC_CR_ALRAIE_Pos: u32 = 12;
pub const RTC_CR_ALRAIE_Msk: u32 = 0x1 << RTC_CR_ALRAIE_Pos;
pub const RTC_CR_ALRAIE: u32 = RTC_CR_ALRAIE_Msk;
pub const RTC_CR_ALRBIE_Pos: u32 = 13;
pub const RTC_CR_ALRBIE_Msk: u32 = 0x1 << RTC_CR_ALRBIE_Pos;
pub const RTC_CR_ALRBIE: u32 = RTC_CR_ALRBIE_Msk;
pub const RTC_CR_WUTIE_Pos: u32 = 14;
pub const RTC_CR_WUTIE_Msk: u32 = 0x1 << RTC_CR_WUTIE_Pos;
pub const RTC_CR_WUTIE: u32 = RTC_CR_WUTIE_Msk;
pub const RTC_CR_TSIE_Pos: u32 = 15;
pub const RTC_CR_TSIE_Msk: u32 = 0x1 << RTC_CR_TSIE_Pos;
pub const RTC_CR_TSIE: u32 = RTC_CR_TSIE_Msk;
pub const RTC_CR_ADD1H_Pos: u32 = 16;
pub const RTC_CR_ADD1H_Msk: u32 = 0x1 << RTC_CR_ADD1H_Pos;
pub const RTC_CR_ADD1H: u32 = RTC_CR_ADD1H_Msk;
pub const RTC_CR_SUB1H_Pos: u32 = 17;
pub const RTC_CR_SUB1H_Msk: u32 = 0x1 << RTC_CR_SUB1H_Pos;
pub const RTC_CR_SUB1H: u32 = RTC_CR_SUB1H_Msk;
pub const RTC_CR_BKP_Pos: u32 = 18;
pub const RTC_CR_BKP_Msk: u32 = 0x1 << RTC_CR_BKP_Pos;
pub const RTC_CR_BKP: u32 = RTC_CR_BKP_Msk;
pub const RTC_CR_COSEL_Pos: u32 = 19;
pub const RTC_CR_COSEL_Msk: u32 = 0x1 << RTC_CR_COSEL_Pos;
pub const RTC_CR_COSEL: u32 = RTC_CR_COSEL_Msk;
pub const RTC_CR_POL_Pos: u32 = 20;
pub const RTC_CR_POL_Msk: u32 = 0x1 << RTC_CR_POL_Pos;
pub const RTC_CR_POL: u32 = RTC_CR_POL_Msk;
pub const RTC_CR_OSEL_Pos: u32 = 21;
pub const RTC_CR_OSEL_Msk: u32 = 0x3 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL: u32 = RTC_CR_OSEL_Msk;
pub const RTC_CR_OSEL_0: u32 = 0x1 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL_1: u32 = 0x2 << RTC_CR_OSEL_Pos;
pub const RTC_CR_COE_Pos: u32 = 23;
pub const RTC_CR_COE_Msk: u32 = 0x1 << RTC_CR_COE_Pos;
pub const RTC_CR_COE: u32 = RTC_CR_COE_Msk;
pub const RTC_CR_ITSE_Pos: u32 = 24;
pub const RTC_CR_ITSE_Msk: u32 = 0x1 << RTC_CR_ITSE_Pos;
pub const RTC_CR_ITSE: u32 = RTC_CR_ITSE_Msk;
pub const RTC_CR_TAMPTS_Pos: u32 = 25;
pub const RTC_CR_TAMPTS_Msk: u32 = 0x1 << RTC_CR_TAMPTS_Pos;
pub const RTC_CR_TAMPTS: u32 = RTC_CR_TAMPTS_Msk;
pub const RTC_CR_TAMPOE_Pos: u32 = 26;
pub const RTC_CR_TAMPOE_Msk: u32 = 0x1 << RTC_CR_TAMPOE_Pos;
pub const RTC_CR_TAMPOE: u32 = RTC_CR_TAMPOE_Msk;
pub const RTC_CR_ALRAFCLR_Pos: u32 = 27;
pub const RTC_CR_ALRAFCLR_Msk: u32 = 0x1 << RTC_CR_ALRAFCLR_Pos;
pub const RTC_CR_ALRAFCLR: u32 = RTC_CR_ALRAFCLR_Msk;
pub const RTC_CR_ALRBFCLR_Pos: u32 = 28;
pub const RTC_CR_ALRBFCLR_Msk: u32 = 0x1 << RTC_CR_ALRBFCLR_Pos;
pub const RTC_CR_ALRBFCLR: u32 = RTC_CR_ALRBFCLR_Msk;
pub const RTC_CR_TAMPALRM_PU_Pos: u32 = 29;
pub const RTC_CR_TAMPALRM_PU_Msk: u32 = 0x1 << RTC_CR_TAMPALRM_PU_Pos;
pub const RTC_CR_TAMPALRM_PU: u32 = RTC_CR_TAMPALRM_PU_Msk;
pub const RTC_CR_TAMPALRM_TYPE_Pos: u32 = 30;
pub const RTC_CR_TAMPALRM_TYPE_Msk: u32 = 0x1 << RTC_CR_TAMPALRM_TYPE_Pos;
pub const RTC_CR_TAMPALRM_TYPE: u32 = RTC_CR_TAMPALRM_TYPE_Msk;
pub const RTC_CR_OUT2EN_Pos: u32 = 31;
pub const RTC_CR_OUT2EN_Msk: u32 = 0x1 << RTC_CR_OUT2EN_Pos;
pub const RTC_CR_OUT2EN: u32 = RTC_CR_OUT2EN_Msk;
pub const RTC_PRIVCFGR_ALRAPRIV_Pos: u32 = 0;
pub const RTC_PRIVCFGR_ALRAPRIV_Msk: u32 = 0x1 << RTC_PRIVCFGR_ALRAPRIV_Pos;
pub const RTC_PRIVCFGR_ALRAPRIV: u32 = RTC_PRIVCFGR_ALRAPRIV_Msk;
pub const RTC_PRIVCFGR_ALRBPRIV_Pos: u32 = 1;
pub const RTC_PRIVCFGR_ALRBPRIV_Msk: u32 = 0x1 << RTC_PRIVCFGR_ALRBPRIV_Pos;
pub const RTC_PRIVCFGR_ALRBPRIV: u32 = RTC_PRIVCFGR_ALRBPRIV_Msk;
pub const RTC_PRIVCFGR_WUTPRIV_Pos: u32 = 2;
pub const RTC_PRIVCFGR_WUTPRIV_Msk: u32 = 0x1 << RTC_PRIVCFGR_WUTPRIV_Pos;
pub const RTC_PRIVCFGR_WUTPRIV: u32 = RTC_PRIVCFGR_WUTPRIV_Msk;
pub const RTC_PRIVCFGR_TSPRIV_Pos: u32 = 3;
pub const RTC_PRIVCFGR_TSPRIV_Msk: u32 = 0x1 << RTC_PRIVCFGR_TSPRIV_Pos;
pub const RTC_PRIVCFGR_TSPRIV: u32 = RTC_PRIVCFGR_TSPRIV_Msk;
pub const RTC_PRIVCFGR_CALPRIV_Pos: u32 = 13;
pub const RTC_PRIVCFGR_CALPRIV_Msk: u32 = 0x1 << RTC_PRIVCFGR_CALPRIV_Pos;
pub const RTC_PRIVCFGR_CALPRIV: u32 = RTC_PRIVCFGR_CALPRIV_Msk;
pub const RTC_PRIVCFGR_INITPRIV_Pos: u32 = 14;
pub const RTC_PRIVCFGR_INITPRIV_Msk: u32 = 0x1 << RTC_PRIVCFGR_INITPRIV_Pos;
pub const RTC_PRIVCFGR_INITPRIV: u32 = RTC_PRIVCFGR_INITPRIV_Msk;
pub const RTC_PRIVCFGR_PRIV_Pos: u32 = 15;
pub const RTC_PRIVCFGR_PRIV_Msk: u32 = 0x1 << RTC_PRIVCFGR_PRIV_Pos;
pub const RTC_PRIVCFGR_PRIV: u32 = RTC_PRIVCFGR_PRIV_Msk;
pub const RTC_SECCFGR_ALRASEC_Pos: u32 = 0;
pub const RTC_SECCFGR_ALRASEC_Msk: u32 = 0x1 << RTC_SECCFGR_ALRASEC_Pos;
pub const RTC_SECCFGR_ALRASEC: u32 = RTC_SECCFGR_ALRASEC_Msk;
pub const RTC_SECCFGR_ALRBSEC_Pos: u32 = 1;
pub const RTC_SECCFGR_ALRBSEC_Msk: u32 = 0x1 << RTC_SECCFGR_ALRBSEC_Pos;
pub const RTC_SECCFGR_ALRBSEC: u32 = RTC_SECCFGR_ALRBSEC_Msk;
pub const RTC_SECCFGR_WUTSEC_Pos: u32 = 2;
pub const RTC_SECCFGR_WUTSEC_Msk: u32 = 0x1 << RTC_SECCFGR_WUTSEC_Pos;
pub const RTC_SECCFGR_WUTSEC: u32 = RTC_SECCFGR_WUTSEC_Msk;
pub const RTC_SECCFGR_TSSEC_Pos: u32 = 3;
pub const RTC_SECCFGR_TSSEC_Msk: u32 = 0x1 << RTC_SECCFGR_TSSEC_Pos;
pub const RTC_SECCFGR_TSSEC: u32 = RTC_SECCFGR_TSSEC_Msk;
pub const RTC_SECCFGR_CALSEC_Pos: u32 = 13;
pub const RTC_SECCFGR_CALSEC_Msk: u32 = 0x1 << RTC_SECCFGR_CALSEC_Pos;
pub const RTC_SECCFGR_CALSEC: u32 = RTC_SECCFGR_CALSEC_Msk;
pub const RTC_SECCFGR_INITSEC_Pos: u32 = 14;
pub const RTC_SECCFGR_INITSEC_Msk: u32 = 0x1 << RTC_SECCFGR_INITSEC_Pos;
pub const RTC_SECCFGR_INITSEC: u32 = RTC_SECCFGR_INITSEC_Msk;
pub const RTC_SECCFGR_SEC_Pos: u32 = 15;
pub const RTC_SECCFGR_SEC_Msk: u32 = 0x1 << RTC_SECCFGR_SEC_Pos;
pub const RTC_SECCFGR_SEC: u32 = RTC_SECCFGR_SEC_Msk;
pub const RTC_WPR_KEY_Pos: u32 = 0;
pub const RTC_WPR_KEY_Msk: u32 = 0xFF << RTC_WPR_KEY_Pos;
pub const RTC_WPR_KEY: u32 = RTC_WPR_KEY_Msk;
pub const RTC_CALR_CALM_Pos: u32 = 0;
pub const RTC_CALR_CALM_Msk: u32 = 0x1FF << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM: u32 = RTC_CALR_CALM_Msk;
pub const RTC_CALR_CALM_0: u32 = 0x001 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_1: u32 = 0x002 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_2: u32 = 0x004 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_3: u32 = 0x008 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_4: u32 = 0x010 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_5: u32 = 0x020 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_6: u32 = 0x040 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_7: u32 = 0x080 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_8: u32 = 0x100 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_LPCAL_Pos: u32 = 12;
pub const RTC_CALR_LPCAL_Msk: u32 = 0x1 << RTC_CALR_LPCAL_Pos;
pub const RTC_CALR_CALW16: u32 = RTC_CALR_CALW16_Msk;
pub const RTC_CALR_CALW16_Pos: u32 = 13;
pub const RTC_CALR_CALW16_Msk: u32 = 0x1 << RTC_CALR_CALW16_Pos;
pub const RTC_CALR_LPCAL: u32 = RTC_CALR_LPCAL_Msk;
pub const RTC_CALR_CALW8_Pos: u32 = 14;
pub const RTC_CALR_CALW8_Msk: u32 = 0x1 << RTC_CALR_CALW8_Pos;
pub const RTC_CALR_CALW8: u32 = RTC_CALR_CALW8_Msk;
pub const RTC_CALR_CALP_Pos: u32 = 15;
pub const RTC_CALR_CALP_Msk: u32 = 0x1 << RTC_CALR_CALP_Pos;
pub const RTC_CALR_CALP: u32 = RTC_CALR_CALP_Msk;
pub const RTC_SHIFTR_SUBFS_Pos: u32 = 0;
pub const RTC_SHIFTR_SUBFS_Msk: u32 = 0x7FFF << RTC_SHIFTR_SUBFS_Pos;
pub const RTC_SHIFTR_SUBFS: u32 = RTC_SHIFTR_SUBFS_Msk;
pub const RTC_SHIFTR_ADD1S_Pos: u32 = 31;
pub const RTC_SHIFTR_ADD1S_Msk: u32 = 0x1 << RTC_SHIFTR_ADD1S_Pos;
pub const RTC_SHIFTR_ADD1S: u32 = RTC_SHIFTR_ADD1S_Msk;
pub const RTC_TSTR_SU_Pos: u32 = 0;
pub const RTC_TSTR_SU_Msk: u32 = 0xF << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU: u32 = RTC_TSTR_SU_Msk;
pub const RTC_TSTR_SU_0: u32 = 0x1 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_1: u32 = 0x2 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_2: u32 = 0x4 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_3: u32 = 0x8 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_ST_Pos: u32 = 4;
pub const RTC_TSTR_ST_Msk: u32 = 0x7 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST: u32 = RTC_TSTR_ST_Msk;
pub const RTC_TSTR_ST_0: u32 = 0x1 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_1: u32 = 0x2 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_2: u32 = 0x4 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_MNU_Pos: u32 = 8;
pub const RTC_TSTR_MNU_Msk: u32 = 0xF << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU: u32 = RTC_TSTR_MNU_Msk;
pub const RTC_TSTR_MNU_0: u32 = 0x1 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_1: u32 = 0x2 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_2: u32 = 0x4 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_3: u32 = 0x8 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNT_Pos: u32 = 12;
pub const RTC_TSTR_MNT_Msk: u32 = 0x7 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT: u32 = RTC_TSTR_MNT_Msk;
pub const RTC_TSTR_MNT_0: u32 = 0x1 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_1: u32 = 0x2 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_2: u32 = 0x4 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_HU_Pos: u32 = 16;
pub const RTC_TSTR_HU_Msk: u32 = 0xF << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU: u32 = RTC_TSTR_HU_Msk;
pub const RTC_TSTR_HU_0: u32 = 0x1 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_1: u32 = 0x2 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_2: u32 = 0x4 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_3: u32 = 0x8 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HT_Pos: u32 = 20;
pub const RTC_TSTR_HT_Msk: u32 = 0x3 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT: u32 = RTC_TSTR_HT_Msk;
pub const RTC_TSTR_HT_0: u32 = 0x1 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT_1: u32 = 0x2 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_PM_Pos: u32 = 22;
pub const RTC_TSTR_PM_Msk: u32 = 0x1 << RTC_TSTR_PM_Pos;
pub const RTC_TSTR_PM: u32 = RTC_TSTR_PM_Msk;
pub const RTC_TSDR_DU_Pos: u32 = 0;
pub const RTC_TSDR_DU_Msk: u32 = 0xF << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU: u32 = RTC_TSDR_DU_Msk;
pub const RTC_TSDR_DU_0: u32 = 0x1 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_1: u32 = 0x2 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_2: u32 = 0x4 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_3: u32 = 0x8 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DT_Pos: u32 = 4;
pub const RTC_TSDR_DT_Msk: u32 = 0x3 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT: u32 = RTC_TSDR_DT_Msk;
pub const RTC_TSDR_DT_0: u32 = 0x1 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT_1: u32 = 0x2 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_MU_Pos: u32 = 8;
pub const RTC_TSDR_MU_Msk: u32 = 0xF << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU: u32 = RTC_TSDR_MU_Msk;
pub const RTC_TSDR_MU_0: u32 = 0x1 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_1: u32 = 0x2 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_2: u32 = 0x4 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_3: u32 = 0x8 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MT_Pos: u32 = 12;
pub const RTC_TSDR_MT_Msk: u32 = 0x1 << RTC_TSDR_MT_Pos;
pub const RTC_TSDR_MT: u32 = RTC_TSDR_MT_Msk;
pub const RTC_TSDR_WDU_Pos: u32 = 13;
pub const RTC_TSDR_WDU_Msk: u32 = 0x7 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU: u32 = RTC_TSDR_WDU_Msk;
pub const RTC_TSDR_WDU_0: u32 = 0x1 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_1: u32 = 0x2 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_2: u32 = 0x4 << RTC_TSDR_WDU_Pos;
pub const RTC_TSSSR_SS_Pos: u32 = 0;
pub const RTC_TSSSR_SS_Msk: u32 = 0xFFFFFFFF << RTC_TSSSR_SS_Pos;
pub const RTC_TSSSR_SS: u32 = RTC_TSSSR_SS_Msk;
pub const RTC_ALRMAR_SU_Pos: u32 = 0;
pub const RTC_ALRMAR_SU_Msk: u32 = 0xF << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU: u32 = RTC_ALRMAR_SU_Msk;
pub const RTC_ALRMAR_SU_0: u32 = 0x1 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_1: u32 = 0x2 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_2: u32 = 0x4 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_3: u32 = 0x8 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_ST_Pos: u32 = 4;
pub const RTC_ALRMAR_ST_Msk: u32 = 0x7 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST: u32 = RTC_ALRMAR_ST_Msk;
pub const RTC_ALRMAR_ST_0: u32 = 0x1 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_1: u32 = 0x2 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_2: u32 = 0x4 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMAR_MSK1_Msk: u32 = 0x1 << RTC_ALRMAR_MSK1_Pos;
pub const RTC_ALRMAR_MSK1: u32 = RTC_ALRMAR_MSK1_Msk;
pub const RTC_ALRMAR_MNU_Pos: u32 = 8;
pub const RTC_ALRMAR_MNU_Msk: u32 = 0xF << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU: u32 = RTC_ALRMAR_MNU_Msk;
pub const RTC_ALRMAR_MNU_0: u32 = 0x1 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_1: u32 = 0x2 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_2: u32 = 0x4 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_3: u32 = 0x8 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNT_Pos: u32 = 12;
pub const RTC_ALRMAR_MNT_Msk: u32 = 0x7 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT: u32 = RTC_ALRMAR_MNT_Msk;
pub const RTC_ALRMAR_MNT_0: u32 = 0x1 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_1: u32 = 0x2 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_2: u32 = 0x4 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMAR_MSK2_Msk: u32 = 0x1 << RTC_ALRMAR_MSK2_Pos;
pub const RTC_ALRMAR_MSK2: u32 = RTC_ALRMAR_MSK2_Msk;
pub const RTC_ALRMAR_HU_Pos: u32 = 16;
pub const RTC_ALRMAR_HU_Msk: u32 = 0xF << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU: u32 = RTC_ALRMAR_HU_Msk;
pub const RTC_ALRMAR_HU_0: u32 = 0x1 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_1: u32 = 0x2 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_2: u32 = 0x4 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_3: u32 = 0x8 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HT_Pos: u32 = 20;
pub const RTC_ALRMAR_HT_Msk: u32 = 0x3 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT: u32 = RTC_ALRMAR_HT_Msk;
pub const RTC_ALRMAR_HT_0: u32 = 0x1 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT_1: u32 = 0x2 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_PM_Pos: u32 = 22;
pub const RTC_ALRMAR_PM_Msk: u32 = 0x1 << RTC_ALRMAR_PM_Pos;
pub const RTC_ALRMAR_PM: u32 = RTC_ALRMAR_PM_Msk;
pub const RTC_ALRMAR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMAR_MSK3_Msk: u32 = 0x1 << RTC_ALRMAR_MSK3_Pos;
pub const RTC_ALRMAR_MSK3: u32 = RTC_ALRMAR_MSK3_Msk;
pub const RTC_ALRMAR_DU_Pos: u32 = 24;
pub const RTC_ALRMAR_DU_Msk: u32 = 0xF << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU: u32 = RTC_ALRMAR_DU_Msk;
pub const RTC_ALRMAR_DU_0: u32 = 0x1 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_1: u32 = 0x2 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_2: u32 = 0x4 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_3: u32 = 0x8 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DT_Pos: u32 = 28;
pub const RTC_ALRMAR_DT_Msk: u32 = 0x3 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT: u32 = RTC_ALRMAR_DT_Msk;
pub const RTC_ALRMAR_DT_0: u32 = 0x1 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT_1: u32 = 0x2 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMAR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMAR_WDSEL_Pos;
pub const RTC_ALRMAR_WDSEL: u32 = RTC_ALRMAR_WDSEL_Msk;
pub const RTC_ALRMAR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMAR_MSK4_Msk: u32 = 0x1 << RTC_ALRMAR_MSK4_Pos;
pub const RTC_ALRMAR_MSK4: u32 = RTC_ALRMAR_MSK4_Msk;
pub const RTC_ALRMASSR_SS_Pos: u32 = 0;
pub const RTC_ALRMASSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMASSR_SS_Pos;
pub const RTC_ALRMASSR_SS: u32 = RTC_ALRMASSR_SS_Msk;
pub const RTC_ALRMASSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMASSR_MASKSS_Msk: u32 = 0x3F << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS: u32 = RTC_ALRMASSR_MASKSS_Msk;
pub const RTC_ALRMASSR_MASKSS_0: u32 = 0x1 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_1: u32 = 0x2 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_2: u32 = 0x4 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_3: u32 = 0x8 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_4: u32 = 0x10 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_5: u32 = 0x20 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_SSCLR_Pos: u32 = 31;
pub const RTC_ALRMASSR_SSCLR_Msk: u32 = 0x1 << RTC_ALRMASSR_SSCLR_Pos;
pub const RTC_ALRMASSR_SSCLR: u32 = RTC_ALRMASSR_SSCLR_Msk;
pub const RTC_ALRMBR_SU_Pos: u32 = 0;
pub const RTC_ALRMBR_SU_Msk: u32 = 0xF << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU: u32 = RTC_ALRMBR_SU_Msk;
pub const RTC_ALRMBR_SU_0: u32 = 0x1 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_1: u32 = 0x2 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_2: u32 = 0x4 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_3: u32 = 0x8 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_ST_Pos: u32 = 4;
pub const RTC_ALRMBR_ST_Msk: u32 = 0x7 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST: u32 = RTC_ALRMBR_ST_Msk;
pub const RTC_ALRMBR_ST_0: u32 = 0x1 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_1: u32 = 0x2 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_2: u32 = 0x4 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMBR_MSK1_Msk: u32 = 0x1 << RTC_ALRMBR_MSK1_Pos;
pub const RTC_ALRMBR_MSK1: u32 = RTC_ALRMBR_MSK1_Msk;
pub const RTC_ALRMBR_MNU_Pos: u32 = 8;
pub const RTC_ALRMBR_MNU_Msk: u32 = 0xF << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU: u32 = RTC_ALRMBR_MNU_Msk;
pub const RTC_ALRMBR_MNU_0: u32 = 0x1 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_1: u32 = 0x2 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_2: u32 = 0x4 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_3: u32 = 0x8 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNT_Pos: u32 = 12;
pub const RTC_ALRMBR_MNT_Msk: u32 = 0x7 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT: u32 = RTC_ALRMBR_MNT_Msk;
pub const RTC_ALRMBR_MNT_0: u32 = 0x1 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_1: u32 = 0x2 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_2: u32 = 0x4 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMBR_MSK2_Msk: u32 = 0x1 << RTC_ALRMBR_MSK2_Pos;
pub const RTC_ALRMBR_MSK2: u32 = RTC_ALRMBR_MSK2_Msk;
pub const RTC_ALRMBR_HU_Pos: u32 = 16;
pub const RTC_ALRMBR_HU_Msk: u32 = 0xF << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU: u32 = RTC_ALRMBR_HU_Msk;
pub const RTC_ALRMBR_HU_0: u32 = 0x1 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_1: u32 = 0x2 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_2: u32 = 0x4 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_3: u32 = 0x8 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HT_Pos: u32 = 20;
pub const RTC_ALRMBR_HT_Msk: u32 = 0x3 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT: u32 = RTC_ALRMBR_HT_Msk;
pub const RTC_ALRMBR_HT_0: u32 = 0x1 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT_1: u32 = 0x2 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_PM_Pos: u32 = 22;
pub const RTC_ALRMBR_PM_Msk: u32 = 0x1 << RTC_ALRMBR_PM_Pos;
pub const RTC_ALRMBR_PM: u32 = RTC_ALRMBR_PM_Msk;
pub const RTC_ALRMBR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMBR_MSK3_Msk: u32 = 0x1 << RTC_ALRMBR_MSK3_Pos;
pub const RTC_ALRMBR_MSK3: u32 = RTC_ALRMBR_MSK3_Msk;
pub const RTC_ALRMBR_DU_Pos: u32 = 24;
pub const RTC_ALRMBR_DU_Msk: u32 = 0xF << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU: u32 = RTC_ALRMBR_DU_Msk;
pub const RTC_ALRMBR_DU_0: u32 = 0x1 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_1: u32 = 0x2 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_2: u32 = 0x4 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_3: u32 = 0x8 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DT_Pos: u32 = 28;
pub const RTC_ALRMBR_DT_Msk: u32 = 0x3 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT: u32 = RTC_ALRMBR_DT_Msk;
pub const RTC_ALRMBR_DT_0: u32 = 0x1 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT_1: u32 = 0x2 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMBR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMBR_WDSEL_Pos;
pub const RTC_ALRMBR_WDSEL: u32 = RTC_ALRMBR_WDSEL_Msk;
pub const RTC_ALRMBR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMBR_MSK4_Msk: u32 = 0x1 << RTC_ALRMBR_MSK4_Pos;
pub const RTC_ALRMBR_MSK4: u32 = RTC_ALRMBR_MSK4_Msk;
pub const RTC_ALRMBSSR_SS_Pos: u32 = 0;
pub const RTC_ALRMBSSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMBSSR_SS_Pos;
pub const RTC_ALRMBSSR_SS: u32 = RTC_ALRMBSSR_SS_Msk;
pub const RTC_ALRMBSSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMBSSR_MASKSS_Msk: u32 = 0x3F << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS: u32 = RTC_ALRMBSSR_MASKSS_Msk;
pub const RTC_ALRMBSSR_MASKSS_0: u32 = 0x1 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_1: u32 = 0x2 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_2: u32 = 0x4 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_3: u32 = 0x8 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_4: u32 = 0x10 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_5: u32 = 0x20 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_SSCLR_Pos: u32 = 31;
pub const RTC_ALRMBSSR_SSCLR_Msk: u32 = 0x1 << RTC_ALRMBSSR_SSCLR_Pos;
pub const RTC_ALRMBSSR_SSCLR: u32 = RTC_ALRMBSSR_SSCLR_Msk;
pub const RTC_SR_ALRAF_Pos: u32 = 0;
pub const RTC_SR_ALRAF_Msk: u32 = 0x1 << RTC_SR_ALRAF_Pos;
pub const RTC_SR_ALRAF: u32 = RTC_SR_ALRAF_Msk;
pub const RTC_SR_ALRBF_Pos: u32 = 1;
pub const RTC_SR_ALRBF_Msk: u32 = 0x1 << RTC_SR_ALRBF_Pos;
pub const RTC_SR_ALRBF: u32 = RTC_SR_ALRBF_Msk;
pub const RTC_SR_WUTF_Pos: u32 = 2;
pub const RTC_SR_WUTF_Msk: u32 = 0x1 << RTC_SR_WUTF_Pos;
pub const RTC_SR_WUTF: u32 = RTC_SR_WUTF_Msk;
pub const RTC_SR_TSF_Pos: u32 = 3;
pub const RTC_SR_TSF_Msk: u32 = 0x1 << RTC_SR_TSF_Pos;
pub const RTC_SR_TSF: u32 = RTC_SR_TSF_Msk;
pub const RTC_SR_TSOVF_Pos: u32 = 4;
pub const RTC_SR_TSOVF_Msk: u32 = 0x1 << RTC_SR_TSOVF_Pos;
pub const RTC_SR_TSOVF: u32 = RTC_SR_TSOVF_Msk;
pub const RTC_SR_ITSF_Pos: u32 = 5;
pub const RTC_SR_ITSF_Msk: u32 = 0x1 << RTC_SR_ITSF_Pos;
pub const RTC_SR_ITSF: u32 = RTC_SR_ITSF_Msk;
pub const RTC_SR_SSRUF_Pos: u32 = 6;
pub const RTC_SR_SSRUF_Msk: u32 = 0x1 << RTC_SR_SSRUF_Pos;
pub const RTC_SR_SSRUF: u32 = RTC_SR_SSRUF_Msk;
pub const RTC_MISR_ALRAMF_Pos: u32 = 0;
pub const RTC_MISR_ALRAMF_Msk: u32 = 0x1 << RTC_MISR_ALRAMF_Pos;
pub const RTC_MISR_ALRAMF: u32 = RTC_MISR_ALRAMF_Msk;
pub const RTC_MISR_ALRBMF_Pos: u32 = 1;
pub const RTC_MISR_ALRBMF_Msk: u32 = 0x1 << RTC_MISR_ALRBMF_Pos;
pub const RTC_MISR_ALRBMF: u32 = RTC_MISR_ALRBMF_Msk;
pub const RTC_MISR_WUTMF_Pos: u32 = 2;
pub const RTC_MISR_WUTMF_Msk: u32 = 0x1 << RTC_MISR_WUTMF_Pos;
pub const RTC_MISR_WUTMF: u32 = RTC_MISR_WUTMF_Msk;
pub const RTC_MISR_TSMF_Pos: u32 = 3;
pub const RTC_MISR_TSMF_Msk: u32 = 0x1 << RTC_MISR_TSMF_Pos;
pub const RTC_MISR_TSMF: u32 = RTC_MISR_TSMF_Msk;
pub const RTC_MISR_TSOVMF_Pos: u32 = 4;
pub const RTC_MISR_TSOVMF_Msk: u32 = 0x1 << RTC_MISR_TSOVMF_Pos;
pub const RTC_MISR_TSOVMF: u32 = RTC_MISR_TSOVMF_Msk;
pub const RTC_MISR_ITSMF_Pos: u32 = 5;
pub const RTC_MISR_ITSMF_Msk: u32 = 0x1 << RTC_MISR_ITSMF_Pos;
pub const RTC_MISR_ITSMF: u32 = RTC_MISR_ITSMF_Msk;
pub const RTC_MISR_SSRUMF_Pos: u32 = 6;
pub const RTC_MISR_SSRUMF_Msk: u32 = 0x1 << RTC_MISR_SSRUMF_Pos;
pub const RTC_MISR_SSRUMF: u32 = RTC_MISR_SSRUMF_Msk;
pub const RTC_SMISR_ALRAMF_Pos: u32 = 0;
pub const RTC_SMISR_ALRAMF_Msk: u32 = 0x1 << RTC_SMISR_ALRAMF_Pos;
pub const RTC_SMISR_ALRAMF: u32 = RTC_SMISR_ALRAMF_Msk;
pub const RTC_SMISR_ALRBMF_Pos: u32 = 1;
pub const RTC_SMISR_ALRBMF_Msk: u32 = 0x1 << RTC_SMISR_ALRBMF_Pos;
pub const RTC_SMISR_ALRBMF: u32 = RTC_SMISR_ALRBMF_Msk;
pub const RTC_SMISR_WUTMF_Pos: u32 = 2;
pub const RTC_SMISR_WUTMF_Msk: u32 = 0x1 << RTC_SMISR_WUTMF_Pos;
pub const RTC_SMISR_WUTMF: u32 = RTC_SMISR_WUTMF_Msk;
pub const RTC_SMISR_TSMF_Pos: u32 = 3;
pub const RTC_SMISR_TSMF_Msk: u32 = 0x1 << RTC_SMISR_TSMF_Pos;
pub const RTC_SMISR_TSMF: u32 = RTC_SMISR_TSMF_Msk;
pub const RTC_SMISR_TSOVMF_Pos: u32 = 4;
pub const RTC_SMISR_TSOVMF_Msk: u32 = 0x1 << RTC_SMISR_TSOVMF_Pos;
pub const RTC_SMISR_TSOVMF: u32 = RTC_SMISR_TSOVMF_Msk;
pub const RTC_SMISR_ITSMF_Pos: u32 = 5;
pub const RTC_SMISR_ITSMF_Msk: u32 = 0x1 << RTC_SMISR_ITSMF_Pos;
pub const RTC_SMISR_ITSMF: u32 = RTC_SMISR_ITSMF_Msk;
pub const RTC_SMISR_SSRUMF_Pos: u32 = 6;
pub const RTC_SMISR_SSRUMF_Msk: u32 = 0x1 << RTC_SMISR_SSRUMF_Pos;
pub const RTC_SMISR_SSRUMF: u32 = RTC_SMISR_SSRUMF_Msk;
pub const RTC_SCR_CALRAF_Pos: u32 = 0;
pub const RTC_SCR_CALRAF_Msk: u32 = 0x1 << RTC_SCR_CALRAF_Pos;
pub const RTC_SCR_CALRAF: u32 = RTC_SCR_CALRAF_Msk;
pub const RTC_SCR_CALRBF_Pos: u32 = 1;
pub const RTC_SCR_CALRBF_Msk: u32 = 0x1 << RTC_SCR_CALRBF_Pos;
pub const RTC_SCR_CALRBF: u32 = RTC_SCR_CALRBF_Msk;
pub const RTC_SCR_CWUTF_Pos: u32 = 2;
pub const RTC_SCR_CWUTF_Msk: u32 = 0x1 << RTC_SCR_CWUTF_Pos;
pub const RTC_SCR_CWUTF: u32 = RTC_SCR_CWUTF_Msk;
pub const RTC_SCR_CTSF_Pos: u32 = 3;
pub const RTC_SCR_CTSF_Msk: u32 = 0x1 << RTC_SCR_CTSF_Pos;
pub const RTC_SCR_CTSF: u32 = RTC_SCR_CTSF_Msk;
pub const RTC_SCR_CTSOVF_Pos: u32 = 4;
pub const RTC_SCR_CTSOVF_Msk: u32 = 0x1 << RTC_SCR_CTSOVF_Pos;
pub const RTC_SCR_CTSOVF: u32 = RTC_SCR_CTSOVF_Msk;
pub const RTC_SCR_CITSF_Pos: u32 = 5;
pub const RTC_SCR_CITSF_Msk: u32 = 0x1 << RTC_SCR_CITSF_Pos;
pub const RTC_SCR_CITSF: u32 = RTC_SCR_CITSF_Msk;
pub const RTC_SCR_CSSRUF_Pos: u32 = 6;
pub const RTC_SCR_CSSRUF_Msk: u32 = 0x1 << RTC_SCR_CSSRUF_Pos;
pub const RTC_SCR_CSSRUF: u32 = RTC_SCR_CSSRUF_Msk;
pub const RTC_OR_OUT2_RMP_Pos: u32 = 0;
pub const RTC_OR_OUT2_RMP_Msk: u32 = 0x1 << RTC_OR_OUT2_RMP_Pos;
pub const RTC_OR_OUT2_RMP: u32 = RTC_OR_OUT2_RMP_Msk;
pub const RTC_ALRABINR_SS_Pos: u32 = 0;
pub const RTC_ALRABINR_SS_Msk: u32 = 0xFFFFFFFF << RTC_ALRABINR_SS_Pos;
pub const RTC_ALRABINR_SS: u32 = RTC_ALRABINR_SS_Msk;
pub const RTC_ALRBBINR_SS_Pos: u32 = 0;
pub const RTC_ALRBBINR_SS_Msk: u32 = 0xFFFFFFFF << RTC_ALRBBINR_SS_Pos;
pub const RTC_ALRBBINR_SS: u32 = RTC_ALRBBINR_SS_Msk;
pub const TAMP_CR1_TAMP1E_Pos: u32 = 0;
pub const TAMP_CR1_TAMP1E_Msk: u32 = 0x1 << TAMP_CR1_TAMP1E_Pos;
pub const TAMP_CR1_TAMP1E: u32 = TAMP_CR1_TAMP1E_Msk;
pub const TAMP_CR1_TAMP2E_Pos: u32 = 1;
pub const TAMP_CR1_TAMP2E_Msk: u32 = 0x1 << TAMP_CR1_TAMP2E_Pos;
pub const TAMP_CR1_TAMP2E: u32 = TAMP_CR1_TAMP2E_Msk;
pub const TAMP_CR1_TAMP3E_Pos: u32 = 2;
pub const TAMP_CR1_TAMP3E_Msk: u32 = 0x1 << TAMP_CR1_TAMP3E_Pos;
pub const TAMP_CR1_TAMP3E: u32 = TAMP_CR1_TAMP3E_Msk;
pub const TAMP_CR1_TAMP4E_Pos: u32 = 3;
pub const TAMP_CR1_TAMP4E_Msk: u32 = 0x1 << TAMP_CR1_TAMP4E_Pos;
pub const TAMP_CR1_TAMP4E: u32 = TAMP_CR1_TAMP4E_Msk;
pub const TAMP_CR1_TAMP5E_Pos: u32 = 4;
pub const TAMP_CR1_TAMP5E_Msk: u32 = 0x1 << TAMP_CR1_TAMP5E_Pos;
pub const TAMP_CR1_TAMP5E: u32 = TAMP_CR1_TAMP5E_Msk;
pub const TAMP_CR1_TAMP6E_Pos: u32 = 5;
pub const TAMP_CR1_TAMP6E_Msk: u32 = 0x1 << TAMP_CR1_TAMP6E_Pos;
pub const TAMP_CR1_TAMP6E: u32 = TAMP_CR1_TAMP6E_Msk;
pub const TAMP_CR1_TAMP7E_Pos: u32 = 6;
pub const TAMP_CR1_TAMP7E_Msk: u32 = 0x1 << TAMP_CR1_TAMP7E_Pos;
pub const TAMP_CR1_TAMP7E: u32 = TAMP_CR1_TAMP7E_Msk;
pub const TAMP_CR1_TAMP8E_Pos: u32 = 7;
pub const TAMP_CR1_TAMP8E_Msk: u32 = 0x1 << TAMP_CR1_TAMP8E_Pos;
pub const TAMP_CR1_TAMP8E: u32 = TAMP_CR1_TAMP8E_Msk;
pub const TAMP_CR1_ITAMP1E_Pos: u32 = 16;
pub const TAMP_CR1_ITAMP1E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP1E_Pos;
pub const TAMP_CR1_ITAMP1E: u32 = TAMP_CR1_ITAMP1E_Msk;
pub const TAMP_CR1_ITAMP2E_Pos: u32 = 17;
pub const TAMP_CR1_ITAMP2E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP2E_Pos;
pub const TAMP_CR1_ITAMP2E: u32 = TAMP_CR1_ITAMP2E_Msk;
pub const TAMP_CR1_ITAMP3E_Pos: u32 = 18;
pub const TAMP_CR1_ITAMP3E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP3E_Pos;
pub const TAMP_CR1_ITAMP3E: u32 = TAMP_CR1_ITAMP3E_Msk;
pub const TAMP_CR1_ITAMP4E_Pos: u32 = 19;
pub const TAMP_CR1_ITAMP4E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP4E_Pos;
pub const TAMP_CR1_ITAMP4E: u32 = TAMP_CR1_ITAMP4E_Msk;
pub const TAMP_CR1_ITAMP5E_Pos: u32 = 20;
pub const TAMP_CR1_ITAMP5E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP5E_Pos;
pub const TAMP_CR1_ITAMP5E: u32 = TAMP_CR1_ITAMP5E_Msk;
pub const TAMP_CR1_ITAMP6E_Pos: u32 = 21;
pub const TAMP_CR1_ITAMP6E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP6E_Pos;
pub const TAMP_CR1_ITAMP6E: u32 = TAMP_CR1_ITAMP6E_Msk;
pub const TAMP_CR1_ITAMP7E_Pos: u32 = 22;
pub const TAMP_CR1_ITAMP7E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP7E_Pos;
pub const TAMP_CR1_ITAMP7E: u32 = TAMP_CR1_ITAMP7E_Msk;
pub const TAMP_CR1_ITAMP8E_Pos: u32 = 23;
pub const TAMP_CR1_ITAMP8E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP8E_Pos;
pub const TAMP_CR1_ITAMP8E: u32 = TAMP_CR1_ITAMP8E_Msk;
pub const TAMP_CR1_ITAMP9E_Pos: u32 = 24;
pub const TAMP_CR1_ITAMP9E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP9E_Pos;
pub const TAMP_CR1_ITAMP9E: u32 = TAMP_CR1_ITAMP9E_Msk;
pub const TAMP_CR1_ITAMP11E_Pos: u32 = 26;
pub const TAMP_CR1_ITAMP11E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP11E_Pos;
pub const TAMP_CR1_ITAMP11E: u32 = TAMP_CR1_ITAMP11E_Msk;
pub const TAMP_CR1_ITAMP12E_Pos: u32 = 27;
pub const TAMP_CR1_ITAMP12E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP12E_Pos;
pub const TAMP_CR1_ITAMP12E: u32 = TAMP_CR1_ITAMP12E_Msk;
pub const TAMP_CR1_ITAMP13E_Pos: u32 = 28;
pub const TAMP_CR1_ITAMP13E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP13E_Pos;
pub const TAMP_CR1_ITAMP13E: u32 = TAMP_CR1_ITAMP13E_Msk;
pub const TAMP_CR1_ITAMP15E_Pos: u32 = 30;
pub const TAMP_CR1_ITAMP15E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP15E_Pos;
pub const TAMP_CR1_ITAMP15E: u32 = TAMP_CR1_ITAMP15E_Msk;
pub const TAMP_CR2_TAMP1NOERASE_Pos: u32 = 0;
pub const TAMP_CR2_TAMP1NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP1NOERASE_Pos;
pub const TAMP_CR2_TAMP1NOERASE: u32 = TAMP_CR2_TAMP1NOERASE_Msk;
pub const TAMP_CR2_TAMP2NOERASE_Pos: u32 = 1;
pub const TAMP_CR2_TAMP2NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP2NOERASE_Pos;
pub const TAMP_CR2_TAMP2NOERASE: u32 = TAMP_CR2_TAMP2NOERASE_Msk;
pub const TAMP_CR2_TAMP3NOERASE_Pos: u32 = 2;
pub const TAMP_CR2_TAMP3NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP3NOERASE_Pos;
pub const TAMP_CR2_TAMP3NOERASE: u32 = TAMP_CR2_TAMP3NOERASE_Msk;
pub const TAMP_CR2_TAMP4NOERASE_Pos: u32 = 3;
pub const TAMP_CR2_TAMP4NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP4NOERASE_Pos;
pub const TAMP_CR2_TAMP4NOERASE: u32 = TAMP_CR2_TAMP4NOERASE_Msk;
pub const TAMP_CR2_TAMP5NOERASE_Pos: u32 = 4;
pub const TAMP_CR2_TAMP5NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP5NOERASE_Pos;
pub const TAMP_CR2_TAMP5NOERASE: u32 = TAMP_CR2_TAMP5NOERASE_Msk;
pub const TAMP_CR2_TAMP6NOERASE_Pos: u32 = 5;
pub const TAMP_CR2_TAMP6NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP6NOERASE_Pos;
pub const TAMP_CR2_TAMP6NOERASE: u32 = TAMP_CR2_TAMP6NOERASE_Msk;
pub const TAMP_CR2_TAMP7NOERASE_Pos: u32 = 6;
pub const TAMP_CR2_TAMP7NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP7NOERASE_Pos;
pub const TAMP_CR2_TAMP7NOERASE: u32 = TAMP_CR2_TAMP7NOERASE_Msk;
pub const TAMP_CR2_TAMP8NOERASE_Pos: u32 = 7;
pub const TAMP_CR2_TAMP8NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP8NOERASE_Pos;
pub const TAMP_CR2_TAMP8NOERASE: u32 = TAMP_CR2_TAMP8NOERASE_Msk;
pub const TAMP_CR2_TAMP1MSK_Pos: u32 = 16;
pub const TAMP_CR2_TAMP1MSK_Msk: u32 = 0x1 << TAMP_CR2_TAMP1MSK_Pos;
pub const TAMP_CR2_TAMP1MSK: u32 = TAMP_CR2_TAMP1MSK_Msk;
pub const TAMP_CR2_TAMP2MSK_Pos: u32 = 17;
pub const TAMP_CR2_TAMP2MSK_Msk: u32 = 0x1 << TAMP_CR2_TAMP2MSK_Pos;
pub const TAMP_CR2_TAMP2MSK: u32 = TAMP_CR2_TAMP2MSK_Msk;
pub const TAMP_CR2_TAMP3MSK_Pos: u32 = 18;
pub const TAMP_CR2_TAMP3MSK_Msk: u32 = 0x1 << TAMP_CR2_TAMP3MSK_Pos;
pub const TAMP_CR2_TAMP3MSK: u32 = TAMP_CR2_TAMP3MSK_Msk;
pub const TAMP_CR2_BKBLOCK_Pos: u32 = 22;
pub const TAMP_CR2_BKBLOCK_Msk: u32 = 0x1 << TAMP_CR2_BKBLOCK_Pos;
pub const TAMP_CR2_BKBLOCK: u32 = TAMP_CR2_BKBLOCK_Msk;
pub const TAMP_CR2_BKERASE_Pos: u32 = 23;
pub const TAMP_CR2_BKERASE_Msk: u32 = 0x1 << TAMP_CR2_BKERASE_Pos;
pub const TAMP_CR2_BKERASE: u32 = TAMP_CR2_BKERASE_Msk;
pub const TAMP_CR2_TAMP1TRG_Pos: u32 = 24;
pub const TAMP_CR2_TAMP1TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP1TRG_Pos;
pub const TAMP_CR2_TAMP1TRG: u32 = TAMP_CR2_TAMP1TRG_Msk;
pub const TAMP_CR2_TAMP2TRG_Pos: u32 = 25;
pub const TAMP_CR2_TAMP2TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP2TRG_Pos;
pub const TAMP_CR2_TAMP2TRG: u32 = TAMP_CR2_TAMP2TRG_Msk;
pub const TAMP_CR2_TAMP3TRG_Pos: u32 = 26;
pub const TAMP_CR2_TAMP3TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP3TRG_Pos;
pub const TAMP_CR2_TAMP3TRG: u32 = TAMP_CR2_TAMP3TRG_Msk;
pub const TAMP_CR2_TAMP4TRG_Pos: u32 = 27;
pub const TAMP_CR2_TAMP4TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP4TRG_Pos;
pub const TAMP_CR2_TAMP4TRG: u32 = TAMP_CR2_TAMP4TRG_Msk;
pub const TAMP_CR2_TAMP5TRG_Pos: u32 = 28;
pub const TAMP_CR2_TAMP5TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP5TRG_Pos;
pub const TAMP_CR2_TAMP5TRG: u32 = TAMP_CR2_TAMP5TRG_Msk;
pub const TAMP_CR2_TAMP6TRG_Pos: u32 = 29;
pub const TAMP_CR2_TAMP6TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP6TRG_Pos;
pub const TAMP_CR2_TAMP6TRG: u32 = TAMP_CR2_TAMP6TRG_Msk;
pub const TAMP_CR2_TAMP7TRG_Pos: u32 = 30;
pub const TAMP_CR2_TAMP7TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP7TRG_Pos;
pub const TAMP_CR2_TAMP7TRG: u32 = TAMP_CR2_TAMP7TRG_Msk;
pub const TAMP_CR2_TAMP8TRG_Pos: u32 = 31;
pub const TAMP_CR2_TAMP8TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP8TRG_Pos;
pub const TAMP_CR2_TAMP8TRG: u32 = TAMP_CR2_TAMP8TRG_Msk;
pub const TAMP_CR3_ITAMP1NOER_Pos: u32 = 0;
pub const TAMP_CR3_ITAMP1NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP1NOER_Pos;
pub const TAMP_CR3_ITAMP1NOER: u32 = TAMP_CR3_ITAMP1NOER_Msk;
pub const TAMP_CR3_ITAMP2NOER_Pos: u32 = 1;
pub const TAMP_CR3_ITAMP2NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP2NOER_Pos;
pub const TAMP_CR3_ITAMP2NOER: u32 = TAMP_CR3_ITAMP2NOER_Msk;
pub const TAMP_CR3_ITAMP3NOER_Pos: u32 = 2;
pub const TAMP_CR3_ITAMP3NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP3NOER_Pos;
pub const TAMP_CR3_ITAMP3NOER: u32 = TAMP_CR3_ITAMP3NOER_Msk;
pub const TAMP_CR3_ITAMP4NOER_Pos: u32 = 3;
pub const TAMP_CR3_ITAMP4NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP4NOER_Pos;
pub const TAMP_CR3_ITAMP4NOER: u32 = TAMP_CR3_ITAMP4NOER_Msk;
pub const TAMP_CR3_ITAMP5NOER_Pos: u32 = 4;
pub const TAMP_CR3_ITAMP5NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP5NOER_Pos;
pub const TAMP_CR3_ITAMP5NOER: u32 = TAMP_CR3_ITAMP5NOER_Msk;
pub const TAMP_CR3_ITAMP6NOER_Pos: u32 = 5;
pub const TAMP_CR3_ITAMP6NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP6NOER_Pos;
pub const TAMP_CR3_ITAMP6NOER: u32 = TAMP_CR3_ITAMP6NOER_Msk;
pub const TAMP_CR3_ITAMP7NOER_Pos: u32 = 6;
pub const TAMP_CR3_ITAMP7NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP7NOER_Pos;
pub const TAMP_CR3_ITAMP7NOER: u32 = TAMP_CR3_ITAMP7NOER_Msk;
pub const TAMP_CR3_ITAMP8NOER_Pos: u32 = 7;
pub const TAMP_CR3_ITAMP8NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP8NOER_Pos;
pub const TAMP_CR3_ITAMP8NOER: u32 = TAMP_CR3_ITAMP8NOER_Msk;
pub const TAMP_CR3_ITAMP9NOER_Pos: u32 = 8;
pub const TAMP_CR3_ITAMP9NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP9NOER_Pos;
pub const TAMP_CR3_ITAMP9NOER: u32 = TAMP_CR3_ITAMP9NOER_Msk;
pub const TAMP_CR3_ITAMP11NOER_Pos: u32 = 10;
pub const TAMP_CR3_ITAMP11NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP11NOER_Pos;
pub const TAMP_CR3_ITAMP11NOER: u32 = TAMP_CR3_ITAMP11NOER_Msk;
pub const TAMP_CR3_ITAMP12NOER_Pos: u32 = 11;
pub const TAMP_CR3_ITAMP12NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP12NOER_Pos;
pub const TAMP_CR3_ITAMP12NOER: u32 = TAMP_CR3_ITAMP12NOER_Msk;
pub const TAMP_CR3_ITAMP13NOER_Pos: u32 = 12;
pub const TAMP_CR3_ITAMP13NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP13NOER_Pos;
pub const TAMP_CR3_ITAMP13NOER: u32 = TAMP_CR3_ITAMP13NOER_Msk;
pub const TAMP_CR3_ITAMP15NOER_Pos: u32 = 14;
pub const TAMP_CR3_ITAMP15NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP15NOER_Pos;
pub const TAMP_CR3_ITAMP15NOER: u32 = TAMP_CR3_ITAMP15NOER_Msk;
pub const TAMP_FLTCR_TAMPFREQ_Pos: u32 = 0;
pub const TAMP_FLTCR_TAMPFREQ_Msk: u32 = 0x7 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFREQ: u32 = TAMP_FLTCR_TAMPFREQ_Msk;
pub const TAMP_FLTCR_TAMPFREQ_0: u32 = 0x1 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFREQ_1: u32 = 0x2 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFREQ_2: u32 = 0x4 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFLT_Pos: u32 = 3;
pub const TAMP_FLTCR_TAMPFLT_Msk: u32 = 0x3 << TAMP_FLTCR_TAMPFLT_Pos;
pub const TAMP_FLTCR_TAMPFLT: u32 = TAMP_FLTCR_TAMPFLT_Msk;
pub const TAMP_FLTCR_TAMPFLT_0: u32 = 0x1 << TAMP_FLTCR_TAMPFLT_Pos;
pub const TAMP_FLTCR_TAMPFLT_1: u32 = 0x2 << TAMP_FLTCR_TAMPFLT_Pos;
pub const TAMP_FLTCR_TAMPPRCH_Pos: u32 = 5;
pub const TAMP_FLTCR_TAMPPRCH_Msk: u32 = 0x3 << TAMP_FLTCR_TAMPPRCH_Pos;
pub const TAMP_FLTCR_TAMPPRCH: u32 = TAMP_FLTCR_TAMPPRCH_Msk;
pub const TAMP_FLTCR_TAMPPRCH_0: u32 = 0x1 << TAMP_FLTCR_TAMPPRCH_Pos;
pub const TAMP_FLTCR_TAMPPRCH_1: u32 = 0x2 << TAMP_FLTCR_TAMPPRCH_Pos;
pub const TAMP_FLTCR_TAMPPUDIS_Pos: u32 = 7;
pub const TAMP_FLTCR_TAMPPUDIS_Msk: u32 = 0x1 << TAMP_FLTCR_TAMPPUDIS_Pos;
pub const TAMP_FLTCR_TAMPPUDIS: u32 = TAMP_FLTCR_TAMPPUDIS_Msk;
pub const TAMP_ATCR1_TAMP1AM_Pos: u32 = 0;
pub const TAMP_ATCR1_TAMP1AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP1AM_Pos;
pub const TAMP_ATCR1_TAMP1AM: u32 = TAMP_ATCR1_TAMP1AM_Msk;
pub const TAMP_ATCR1_TAMP2AM_Pos: u32 = 1;
pub const TAMP_ATCR1_TAMP2AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP2AM_Pos;
pub const TAMP_ATCR1_TAMP2AM: u32 = TAMP_ATCR1_TAMP2AM_Msk;
pub const TAMP_ATCR1_TAMP3AM_Pos: u32 = 2;
pub const TAMP_ATCR1_TAMP3AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP3AM_Pos;
pub const TAMP_ATCR1_TAMP3AM: u32 = TAMP_ATCR1_TAMP3AM_Msk;
pub const TAMP_ATCR1_TAMP4AM_Pos: u32 = 3;
pub const TAMP_ATCR1_TAMP4AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP4AM_Pos;
pub const TAMP_ATCR1_TAMP4AM: u32 = TAMP_ATCR1_TAMP4AM_Msk;
pub const TAMP_ATCR1_TAMP5AM_Pos: u32 = 4;
pub const TAMP_ATCR1_TAMP5AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP5AM_Pos;
pub const TAMP_ATCR1_TAMP5AM: u32 = TAMP_ATCR1_TAMP5AM_Msk;
pub const TAMP_ATCR1_TAMP6AM_Pos: u32 = 5;
pub const TAMP_ATCR1_TAMP6AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP6AM_Pos;
pub const TAMP_ATCR1_TAMP6AM: u32 = TAMP_ATCR1_TAMP6AM_Msk;
pub const TAMP_ATCR1_TAMP7AM_Pos: u32 = 6;
pub const TAMP_ATCR1_TAMP7AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP7AM_Pos;
pub const TAMP_ATCR1_TAMP7AM: u32 = TAMP_ATCR1_TAMP7AM_Msk;
pub const TAMP_ATCR1_TAMP8AM_Pos: u32 = 7;
pub const TAMP_ATCR1_TAMP8AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP8AM_Pos;
pub const TAMP_ATCR1_TAMP8AM: u32 = TAMP_ATCR1_TAMP8AM_Msk;
pub const TAMP_ATCR1_ATOSEL1_Pos: u32 = 8;
pub const TAMP_ATCR1_ATOSEL1_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL1_Pos;
pub const TAMP_ATCR1_ATOSEL1: u32 = TAMP_ATCR1_ATOSEL1_Msk;
pub const TAMP_ATCR1_ATOSEL1_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL1_Pos;
pub const TAMP_ATCR1_ATOSEL1_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL1_Pos;
pub const TAMP_ATCR1_ATOSEL2_Pos: u32 = 10;
pub const TAMP_ATCR1_ATOSEL2_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL2_Pos;
pub const TAMP_ATCR1_ATOSEL2: u32 = TAMP_ATCR1_ATOSEL2_Msk;
pub const TAMP_ATCR1_ATOSEL2_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL2_Pos;
pub const TAMP_ATCR1_ATOSEL2_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL2_Pos;
pub const TAMP_ATCR1_ATOSEL3_Pos: u32 = 12;
pub const TAMP_ATCR1_ATOSEL3_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL3_Pos;
pub const TAMP_ATCR1_ATOSEL3: u32 = TAMP_ATCR1_ATOSEL3_Msk;
pub const TAMP_ATCR1_ATOSEL3_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL3_Pos;
pub const TAMP_ATCR1_ATOSEL3_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL3_Pos;
pub const TAMP_ATCR1_ATOSEL4_Pos: u32 = 14;
pub const TAMP_ATCR1_ATOSEL4_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL4_Pos;
pub const TAMP_ATCR1_ATOSEL4: u32 = TAMP_ATCR1_ATOSEL4_Msk;
pub const TAMP_ATCR1_ATOSEL4_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL4_Pos;
pub const TAMP_ATCR1_ATOSEL4_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL4_Pos;
pub const TAMP_ATCR1_ATCKSEL_Pos: u32 = 16;
pub const TAMP_ATCR1_ATCKSEL_Msk: u32 = 0xF << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATCKSEL: u32 = TAMP_ATCR1_ATCKSEL_Msk;
pub const TAMP_ATCR1_ATCKSEL_0: u32 = 0x1 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATCKSEL_1: u32 = 0x2 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATCKSEL_2: u32 = 0x4 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATCKSEL_3: u32 = 0x8 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATPER_Pos: u32 = 24;
pub const TAMP_ATCR1_ATPER_Msk: u32 = 0x7 << TAMP_ATCR1_ATPER_Pos;
pub const TAMP_ATCR1_ATPER: u32 = TAMP_ATCR1_ATPER_Msk;
pub const TAMP_ATCR1_ATPER_0: u32 = 0x1 << TAMP_ATCR1_ATPER_Pos;
pub const TAMP_ATCR1_ATPER_1: u32 = 0x2 << TAMP_ATCR1_ATPER_Pos;
pub const TAMP_ATCR1_ATPER_2: u32 = 0x4 << TAMP_ATCR1_ATPER_Pos;
pub const TAMP_ATCR1_ATOSHARE_Pos: u32 = 30;
pub const TAMP_ATCR1_ATOSHARE_Msk: u32 = 0x1 << TAMP_ATCR1_ATOSHARE_Pos;
pub const TAMP_ATCR1_ATOSHARE: u32 = TAMP_ATCR1_ATOSHARE_Msk;
pub const TAMP_ATCR1_FLTEN_Pos: u32 = 31;
pub const TAMP_ATCR1_FLTEN_Msk: u32 = 0x1 << TAMP_ATCR1_FLTEN_Pos;
pub const TAMP_ATCR1_FLTEN: u32 = TAMP_ATCR1_FLTEN_Msk;
pub const TAMP_ATSEEDR_SEED_Pos: u32 = 0;
pub const TAMP_ATSEEDR_SEED_Msk: u32 = 0xFFFFFFFF << TAMP_ATSEEDR_SEED_Pos;
pub const TAMP_ATSEEDR_SEED: u32 = TAMP_ATSEEDR_SEED_Msk;
pub const TAMP_ATOR_PRNG_Pos: u32 = 0;
pub const TAMP_ATOR_PRNG_Msk: u32 = 0xFF << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG: u32 = TAMP_ATOR_PRNG_Msk;
pub const TAMP_ATOR_PRNG_0: u32 = 0x1 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_1: u32 = 0x2 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_2: u32 = 0x4 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_3: u32 = 0x8 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_4: u32 = 0x10 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_5: u32 = 0x20 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_6: u32 = 0x40 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_7: u32 = 0x80 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_SEEDF_Pos: u32 = 14;
pub const TAMP_ATOR_SEEDF_Msk: u32 = 1 << TAMP_ATOR_SEEDF_Pos;
pub const TAMP_ATOR_SEEDF: u32 = TAMP_ATOR_SEEDF_Msk;
pub const TAMP_ATOR_INITS_Pos: u32 = 15;
pub const TAMP_ATOR_INITS_Msk: u32 = 1 << TAMP_ATOR_INITS_Pos;
pub const TAMP_ATOR_INITS: u32 = TAMP_ATOR_INITS_Msk;
pub const TAMP_ATCR2_ATOSEL1_Pos: u32 = 8;
pub const TAMP_ATCR2_ATOSEL1_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL1_Pos;
pub const TAMP_ATCR2_ATOSEL1: u32 = TAMP_ATCR2_ATOSEL1_Msk;
pub const TAMP_ATCR2_ATOSEL1_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL1_Pos;
pub const TAMP_ATCR2_ATOSEL1_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL1_Pos;
pub const TAMP_ATCR2_ATOSEL1_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL1_Pos;
pub const TAMP_ATCR2_ATOSEL2_Pos: u32 = 11;
pub const TAMP_ATCR2_ATOSEL2_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL2_Pos;
pub const TAMP_ATCR2_ATOSEL2: u32 = TAMP_ATCR2_ATOSEL2_Msk;
pub const TAMP_ATCR2_ATOSEL2_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL2_Pos;
pub const TAMP_ATCR2_ATOSEL2_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL2_Pos;
pub const TAMP_ATCR2_ATOSEL2_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL2_Pos;
pub const TAMP_ATCR2_ATOSEL3_Pos: u32 = 14;
pub const TAMP_ATCR2_ATOSEL3_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL3_Pos;
pub const TAMP_ATCR2_ATOSEL3: u32 = TAMP_ATCR2_ATOSEL3_Msk;
pub const TAMP_ATCR2_ATOSEL3_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL3_Pos;
pub const TAMP_ATCR2_ATOSEL3_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL3_Pos;
pub const TAMP_ATCR2_ATOSEL3_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL3_Pos;
pub const TAMP_ATCR2_ATOSEL4_Pos: u32 = 17;
pub const TAMP_ATCR2_ATOSEL4_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL4_Pos;
pub const TAMP_ATCR2_ATOSEL4: u32 = TAMP_ATCR2_ATOSEL4_Msk;
pub const TAMP_ATCR2_ATOSEL4_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL4_Pos;
pub const TAMP_ATCR2_ATOSEL4_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL4_Pos;
pub const TAMP_ATCR2_ATOSEL4_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL4_Pos;
pub const TAMP_ATCR2_ATOSEL5_Pos: u32 = 20;
pub const TAMP_ATCR2_ATOSEL5_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL5_Pos;
pub const TAMP_ATCR2_ATOSEL5: u32 = TAMP_ATCR2_ATOSEL5_Msk;
pub const TAMP_ATCR2_ATOSEL5_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL5_Pos;
pub const TAMP_ATCR2_ATOSEL5_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL5_Pos;
pub const TAMP_ATCR2_ATOSEL5_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL5_Pos;
pub const TAMP_ATCR2_ATOSEL6_Pos: u32 = 23;
pub const TAMP_ATCR2_ATOSEL6_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL6_Pos;
pub const TAMP_ATCR2_ATOSEL6: u32 = TAMP_ATCR2_ATOSEL6_Msk;
pub const TAMP_ATCR2_ATOSEL6_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL6_Pos;
pub const TAMP_ATCR2_ATOSEL6_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL6_Pos;
pub const TAMP_ATCR2_ATOSEL6_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL6_Pos;
pub const TAMP_ATCR2_ATOSEL7_Pos: u32 = 26;
pub const TAMP_ATCR2_ATOSEL7_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL7_Pos;
pub const TAMP_ATCR2_ATOSEL7: u32 = TAMP_ATCR2_ATOSEL7_Msk;
pub const TAMP_ATCR2_ATOSEL7_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL7_Pos;
pub const TAMP_ATCR2_ATOSEL7_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL7_Pos;
pub const TAMP_ATCR2_ATOSEL7_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL7_Pos;
pub const TAMP_ATCR2_ATOSEL8_Pos: u32 = 29;
pub const TAMP_ATCR2_ATOSEL8_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL8_Pos;
pub const TAMP_ATCR2_ATOSEL8: u32 = TAMP_ATCR2_ATOSEL8_Msk;
pub const TAMP_ATCR2_ATOSEL8_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL8_Pos;
pub const TAMP_ATCR2_ATOSEL8_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL8_Pos;
pub const TAMP_ATCR2_ATOSEL8_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL8_Pos;
pub const TAMP_SECCFGR_BKPRWSEC_Pos: u32 = 0;
pub const TAMP_SECCFGR_BKPRWSEC_Msk: u32 = 0xFF << TAMP_SECCFGR_BKPRWSEC_Pos;
pub const TAMP_SECCFGR_BKPRWSEC: u32 = TAMP_SECCFGR_BKPRWSEC_Msk;
pub const TAMP_SECCFGR_BKPRWSEC_0: u32 = 0x1 << TAMP_SECCFGR_BKPRWSEC_Pos;
pub const TAMP_SECCFGR_BKPRWSEC_1: u32 = 0x2 << TAMP_SECCFGR_BKPRWSEC_Pos;
pub const TAMP_SECCFGR_BKPRWSEC_2: u32 = 0x4 << TAMP_SECCFGR_BKPRWSEC_Pos;
pub const TAMP_SECCFGR_BKPRWSEC_3: u32 = 0x8 << TAMP_SECCFGR_BKPRWSEC_Pos;
pub const TAMP_SECCFGR_BKPRWSEC_4: u32 = 0x10 << TAMP_SECCFGR_BKPRWSEC_Pos;
pub const TAMP_SECCFGR_BKPRWSEC_5: u32 = 0x20 << TAMP_SECCFGR_BKPRWSEC_Pos;
pub const TAMP_SECCFGR_BKPRWSEC_6: u32 = 0x40 << TAMP_SECCFGR_BKPRWSEC_Pos;
pub const TAMP_SECCFGR_BKPRWSEC_7: u32 = 0x80 << TAMP_SECCFGR_BKPRWSEC_Pos;
pub const TAMP_SECCFGR_CNT1SEC_Pos: u32 = 15;
pub const TAMP_SECCFGR_CNT1SEC_Msk: u32 = 0x1 << TAMP_SECCFGR_CNT1SEC_Pos;
pub const TAMP_SECCFGR_CNT1SEC: u32 = TAMP_SECCFGR_CNT1SEC_Msk;
pub const TAMP_SECCFGR_BKPWSEC_Pos: u32 = 16;
pub const TAMP_SECCFGR_BKPWSEC_Msk: u32 = 0xFF << TAMP_SECCFGR_BKPWSEC_Pos;
pub const TAMP_SECCFGR_BKPWSEC: u32 = TAMP_SECCFGR_BKPWSEC_Msk;
pub const TAMP_SECCFGR_BKPWSEC_0: u32 = 0x1 << TAMP_SECCFGR_BKPWSEC_Pos;
pub const TAMP_SECCFGR_BKPWSEC_1: u32 = 0x2 << TAMP_SECCFGR_BKPWSEC_Pos;
pub const TAMP_SECCFGR_BKPWSEC_2: u32 = 0x4 << TAMP_SECCFGR_BKPWSEC_Pos;
pub const TAMP_SECCFGR_BKPWSEC_3: u32 = 0x8 << TAMP_SECCFGR_BKPWSEC_Pos;
pub const TAMP_SECCFGR_BKPWSEC_4: u32 = 0x10 << TAMP_SECCFGR_BKPWSEC_Pos;
pub const TAMP_SECCFGR_BKPWSEC_5: u32 = 0x20 << TAMP_SECCFGR_BKPWSEC_Pos;
pub const TAMP_SECCFGR_BKPWSEC_6: u32 = 0x40 << TAMP_SECCFGR_BKPWSEC_Pos;
pub const TAMP_SECCFGR_BKPWSEC_7: u32 = 0x80 << TAMP_SECCFGR_BKPWSEC_Pos;
pub const TAMP_SECCFGR_BHKLOCK_Pos: u32 = 30;
pub const TAMP_SECCFGR_BHKLOCK_Msk: u32 = 0x1 << TAMP_SECCFGR_BHKLOCK_Pos;
pub const TAMP_SECCFGR_BHKLOCK: u32 = TAMP_SECCFGR_BHKLOCK_Msk;
pub const TAMP_SECCFGR_TAMPSEC_Pos: u32 = 31;
pub const TAMP_SECCFGR_TAMPSEC_Msk: u32 = 0x1 << TAMP_SECCFGR_TAMPSEC_Pos;
pub const TAMP_SECCFGR_TAMPSEC: u32 = TAMP_SECCFGR_TAMPSEC_Msk;
pub const TAMP_PRIVCFGR_CNT1PRIV_Pos: u32 = 15;
pub const TAMP_PRIVCFGR_CNT1PRIV_Msk: u32 = 0x1 << TAMP_PRIVCFGR_CNT1PRIV_Pos;
pub const TAMP_PRIVCFGR_CNT1PRIV: u32 = TAMP_PRIVCFGR_CNT1PRIV_Msk;
pub const TAMP_PRIVCFGR_BKPRWPRIV_Pos: u32 = 29;
pub const TAMP_PRIVCFGR_BKPRWPRIV_Msk: u32 = 0x1 << TAMP_PRIVCFGR_BKPRWPRIV_Pos;
pub const TAMP_PRIVCFGR_BKPRWPRIV: u32 = TAMP_PRIVCFGR_BKPRWPRIV_Msk;
pub const TAMP_PRIVCFGR_BKPWPRIV_Pos: u32 = 30;
pub const TAMP_PRIVCFGR_BKPWPRIV_Msk: u32 = 0x1 << TAMP_PRIVCFGR_BKPWPRIV_Pos;
pub const TAMP_PRIVCFGR_BKPWPRIV: u32 = TAMP_PRIVCFGR_BKPWPRIV_Msk;
pub const TAMP_PRIVCFGR_TAMPPRIV_Pos: u32 = 31;
pub const TAMP_PRIVCFGR_TAMPPRIV_Msk: u32 = 0x1 << TAMP_PRIVCFGR_TAMPPRIV_Pos;
pub const TAMP_PRIVCFGR_TAMPPRIV: u32 = TAMP_PRIVCFGR_TAMPPRIV_Msk;
pub const TAMP_IER_TAMP1IE_Pos: u32 = 0;
pub const TAMP_IER_TAMP1IE_Msk: u32 = 0x1 << TAMP_IER_TAMP1IE_Pos;
pub const TAMP_IER_TAMP1IE: u32 = TAMP_IER_TAMP1IE_Msk;
pub const TAMP_IER_TAMP2IE_Pos: u32 = 1;
pub const TAMP_IER_TAMP2IE_Msk: u32 = 0x1 << TAMP_IER_TAMP2IE_Pos;
pub const TAMP_IER_TAMP2IE: u32 = TAMP_IER_TAMP2IE_Msk;
pub const TAMP_IER_TAMP3IE_Pos: u32 = 2;
pub const TAMP_IER_TAMP3IE_Msk: u32 = 0x1 << TAMP_IER_TAMP3IE_Pos;
pub const TAMP_IER_TAMP3IE: u32 = TAMP_IER_TAMP3IE_Msk;
pub const TAMP_IER_TAMP4IE_Pos: u32 = 3;
pub const TAMP_IER_TAMP4IE_Msk: u32 = 0x1 << TAMP_IER_TAMP4IE_Pos;
pub const TAMP_IER_TAMP4IE: u32 = TAMP_IER_TAMP4IE_Msk;
pub const TAMP_IER_TAMP5IE_Pos: u32 = 4;
pub const TAMP_IER_TAMP5IE_Msk: u32 = 0x1 << TAMP_IER_TAMP5IE_Pos;
pub const TAMP_IER_TAMP5IE: u32 = TAMP_IER_TAMP5IE_Msk;
pub const TAMP_IER_TAMP6IE_Pos: u32 = 5;
pub const TAMP_IER_TAMP6IE_Msk: u32 = 0x1 << TAMP_IER_TAMP6IE_Pos;
pub const TAMP_IER_TAMP6IE: u32 = TAMP_IER_TAMP6IE_Msk;
pub const TAMP_IER_TAMP7IE_Pos: u32 = 6;
pub const TAMP_IER_TAMP7IE_Msk: u32 = 0x1 << TAMP_IER_TAMP7IE_Pos;
pub const TAMP_IER_TAMP7IE: u32 = TAMP_IER_TAMP7IE_Msk;
pub const TAMP_IER_TAMP8IE_Pos: u32 = 7;
pub const TAMP_IER_TAMP8IE_Msk: u32 = 0x1 << TAMP_IER_TAMP8IE_Pos;
pub const TAMP_IER_TAMP8IE: u32 = TAMP_IER_TAMP8IE_Msk;
pub const TAMP_IER_ITAMP1IE_Pos: u32 = 16;
pub const TAMP_IER_ITAMP1IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP1IE_Pos;
pub const TAMP_IER_ITAMP1IE: u32 = TAMP_IER_ITAMP1IE_Msk;
pub const TAMP_IER_ITAMP2IE_Pos: u32 = 17;
pub const TAMP_IER_ITAMP2IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP2IE_Pos;
pub const TAMP_IER_ITAMP2IE: u32 = TAMP_IER_ITAMP2IE_Msk;
pub const TAMP_IER_ITAMP3IE_Pos: u32 = 18;
pub const TAMP_IER_ITAMP3IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP3IE_Pos;
pub const TAMP_IER_ITAMP3IE: u32 = TAMP_IER_ITAMP3IE_Msk;
pub const TAMP_IER_ITAMP4IE_Pos: u32 = 19;
pub const TAMP_IER_ITAMP4IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP4IE_Pos;
pub const TAMP_IER_ITAMP4IE: u32 = TAMP_IER_ITAMP4IE_Msk;
pub const TAMP_IER_ITAMP5IE_Pos: u32 = 20;
pub const TAMP_IER_ITAMP5IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP5IE_Pos;
pub const TAMP_IER_ITAMP5IE: u32 = TAMP_IER_ITAMP5IE_Msk;
pub const TAMP_IER_ITAMP6IE_Pos: u32 = 21;
pub const TAMP_IER_ITAMP6IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP6IE_Pos;
pub const TAMP_IER_ITAMP6IE: u32 = TAMP_IER_ITAMP6IE_Msk;
pub const TAMP_IER_ITAMP7IE_Pos: u32 = 22;
pub const TAMP_IER_ITAMP7IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP7IE_Pos;
pub const TAMP_IER_ITAMP7IE: u32 = TAMP_IER_ITAMP7IE_Msk;
pub const TAMP_IER_ITAMP8IE_Pos: u32 = 23;
pub const TAMP_IER_ITAMP8IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP8IE_Pos;
pub const TAMP_IER_ITAMP8IE: u32 = TAMP_IER_ITAMP8IE_Msk;
pub const TAMP_IER_ITAMP9IE_Pos: u32 = 24;
pub const TAMP_IER_ITAMP9IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP9IE_Pos;
pub const TAMP_IER_ITAMP9IE: u32 = TAMP_IER_ITAMP9IE_Msk;
pub const TAMP_IER_ITAMP11IE_Pos: u32 = 26;
pub const TAMP_IER_ITAMP11IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP11IE_Pos;
pub const TAMP_IER_ITAMP11IE: u32 = TAMP_IER_ITAMP11IE_Msk;
pub const TAMP_IER_ITAMP12IE_Pos: u32 = 27;
pub const TAMP_IER_ITAMP12IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP12IE_Pos;
pub const TAMP_IER_ITAMP12IE: u32 = TAMP_IER_ITAMP12IE_Msk;
pub const TAMP_IER_ITAMP13IE_Pos: u32 = 28;
pub const TAMP_IER_ITAMP13IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP13IE_Pos;
pub const TAMP_IER_ITAMP13IE: u32 = TAMP_IER_ITAMP13IE_Msk;
pub const TAMP_IER_ITAMP15IE_Pos: u32 = 30;
pub const TAMP_IER_ITAMP15IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP15IE_Pos;
pub const TAMP_IER_ITAMP15IE: u32 = TAMP_IER_ITAMP15IE_Msk;
pub const TAMP_SR_TAMP1F_Pos: u32 = 0;
pub const TAMP_SR_TAMP1F_Msk: u32 = 0x1 << TAMP_SR_TAMP1F_Pos;
pub const TAMP_SR_TAMP1F: u32 = TAMP_SR_TAMP1F_Msk;
pub const TAMP_SR_TAMP2F_Pos: u32 = 1;
pub const TAMP_SR_TAMP2F_Msk: u32 = 0x1 << TAMP_SR_TAMP2F_Pos;
pub const TAMP_SR_TAMP2F: u32 = TAMP_SR_TAMP2F_Msk;
pub const TAMP_SR_TAMP3F_Pos: u32 = 2;
pub const TAMP_SR_TAMP3F_Msk: u32 = 0x1 << TAMP_SR_TAMP3F_Pos;
pub const TAMP_SR_TAMP3F: u32 = TAMP_SR_TAMP3F_Msk;
pub const TAMP_SR_TAMP4F_Pos: u32 = 3;
pub const TAMP_SR_TAMP4F_Msk: u32 = 0x1 << TAMP_SR_TAMP4F_Pos;
pub const TAMP_SR_TAMP4F: u32 = TAMP_SR_TAMP4F_Msk;
pub const TAMP_SR_TAMP5F_Pos: u32 = 4;
pub const TAMP_SR_TAMP5F_Msk: u32 = 0x1 << TAMP_SR_TAMP5F_Pos;
pub const TAMP_SR_TAMP5F: u32 = TAMP_SR_TAMP5F_Msk;
pub const TAMP_SR_TAMP6F_Pos: u32 = 5;
pub const TAMP_SR_TAMP6F_Msk: u32 = 0x1 << TAMP_SR_TAMP6F_Pos;
pub const TAMP_SR_TAMP6F: u32 = TAMP_SR_TAMP6F_Msk;
pub const TAMP_SR_TAMP7F_Pos: u32 = 6;
pub const TAMP_SR_TAMP7F_Msk: u32 = 0x1 << TAMP_SR_TAMP7F_Pos;
pub const TAMP_SR_TAMP7F: u32 = TAMP_SR_TAMP7F_Msk;
pub const TAMP_SR_TAMP8F_Pos: u32 = 7;
pub const TAMP_SR_TAMP8F_Msk: u32 = 0x1 << TAMP_SR_TAMP8F_Pos;
pub const TAMP_SR_TAMP8F: u32 = TAMP_SR_TAMP8F_Msk;
pub const TAMP_SR_ITAMP1F_Pos: u32 = 16;
pub const TAMP_SR_ITAMP1F_Msk: u32 = 0x1 << TAMP_SR_ITAMP1F_Pos;
pub const TAMP_SR_ITAMP1F: u32 = TAMP_SR_ITAMP1F_Msk;
pub const TAMP_SR_ITAMP2F_Pos: u32 = 17;
pub const TAMP_SR_ITAMP2F_Msk: u32 = 0x1 << TAMP_SR_ITAMP2F_Pos;
pub const TAMP_SR_ITAMP2F: u32 = TAMP_SR_ITAMP2F_Msk;
pub const TAMP_SR_ITAMP3F_Pos: u32 = 18;
pub const TAMP_SR_ITAMP3F_Msk: u32 = 0x1 << TAMP_SR_ITAMP3F_Pos;
pub const TAMP_SR_ITAMP3F: u32 = TAMP_SR_ITAMP3F_Msk;
pub const TAMP_SR_ITAMP4F_Pos: u32 = 19;
pub const TAMP_SR_ITAMP4F_Msk: u32 = 0x1 << TAMP_SR_ITAMP4F_Pos;
pub const TAMP_SR_ITAMP4F: u32 = TAMP_SR_ITAMP4F_Msk;
pub const TAMP_SR_ITAMP5F_Pos: u32 = 20;
pub const TAMP_SR_ITAMP5F_Msk: u32 = 0x1 << TAMP_SR_ITAMP5F_Pos;
pub const TAMP_SR_ITAMP5F: u32 = TAMP_SR_ITAMP5F_Msk;
pub const TAMP_SR_ITAMP6F_Pos: u32 = 21;
pub const TAMP_SR_ITAMP6F_Msk: u32 = 0x1 << TAMP_SR_ITAMP6F_Pos;
pub const TAMP_SR_ITAMP6F: u32 = TAMP_SR_ITAMP6F_Msk;
pub const TAMP_SR_ITAMP7F_Pos: u32 = 22;
pub const TAMP_SR_ITAMP7F_Msk: u32 = 0x1 << TAMP_SR_ITAMP7F_Pos;
pub const TAMP_SR_ITAMP7F: u32 = TAMP_SR_ITAMP7F_Msk;
pub const TAMP_SR_ITAMP8F_Pos: u32 = 23;
pub const TAMP_SR_ITAMP8F_Msk: u32 = 0x1 << TAMP_SR_ITAMP8F_Pos;
pub const TAMP_SR_ITAMP8F: u32 = TAMP_SR_ITAMP8F_Msk;
pub const TAMP_SR_ITAMP9F_Pos: u32 = 24;
pub const TAMP_SR_ITAMP9F_Msk: u32 = 0x1 << TAMP_SR_ITAMP9F_Pos;
pub const TAMP_SR_ITAMP9F: u32 = TAMP_SR_ITAMP9F_Msk;
pub const TAMP_SR_ITAMP11F_Pos: u32 = 26;
pub const TAMP_SR_ITAMP11F_Msk: u32 = 0x1 << TAMP_SR_ITAMP11F_Pos;
pub const TAMP_SR_ITAMP11F: u32 = TAMP_SR_ITAMP11F_Msk;
pub const TAMP_SR_ITAMP12F_Pos: u32 = 27;
pub const TAMP_SR_ITAMP12F_Msk: u32 = 0x1 << TAMP_SR_ITAMP12F_Pos;
pub const TAMP_SR_ITAMP12F: u32 = TAMP_SR_ITAMP12F_Msk;
pub const TAMP_SR_ITAMP13F_Pos: u32 = 28;
pub const TAMP_SR_ITAMP13F_Msk: u32 = 0x1 << TAMP_SR_ITAMP13F_Pos;
pub const TAMP_SR_ITAMP13F: u32 = TAMP_SR_ITAMP13F_Msk;
pub const TAMP_SR_ITAMP15F_Pos: u32 = 30;
pub const TAMP_SR_ITAMP15F_Msk: u32 = 0x1 << TAMP_SR_ITAMP15F_Pos;
pub const TAMP_SR_ITAMP15F: u32 = TAMP_SR_ITAMP15F_Msk;
pub const TAMP_MISR_TAMP1MF_Pos: u32 = 0;
pub const TAMP_MISR_TAMP1MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP1MF_Pos;
pub const TAMP_MISR_TAMP1MF: u32 = TAMP_MISR_TAMP1MF_Msk;
pub const TAMP_MISR_TAMP2MF_Pos: u32 = 1;
pub const TAMP_MISR_TAMP2MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP2MF_Pos;
pub const TAMP_MISR_TAMP2MF: u32 = TAMP_MISR_TAMP2MF_Msk;
pub const TAMP_MISR_TAMP3MF_Pos: u32 = 2;
pub const TAMP_MISR_TAMP3MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP3MF_Pos;
pub const TAMP_MISR_TAMP3MF: u32 = TAMP_MISR_TAMP3MF_Msk;
pub const TAMP_MISR_TAMP4MF_Pos: u32 = 3;
pub const TAMP_MISR_TAMP4MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP4MF_Pos;
pub const TAMP_MISR_TAMP4MF: u32 = TAMP_MISR_TAMP4MF_Msk;
pub const TAMP_MISR_TAMP5MF_Pos: u32 = 4;
pub const TAMP_MISR_TAMP5MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP5MF_Pos;
pub const TAMP_MISR_TAMP5MF: u32 = TAMP_MISR_TAMP5MF_Msk;
pub const TAMP_MISR_TAMP6MF_Pos: u32 = 5;
pub const TAMP_MISR_TAMP6MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP6MF_Pos;
pub const TAMP_MISR_TAMP6MF: u32 = TAMP_MISR_TAMP6MF_Msk;
pub const TAMP_MISR_TAMP7MF_Pos: u32 = 6;
pub const TAMP_MISR_TAMP7MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP7MF_Pos;
pub const TAMP_MISR_TAMP7MF: u32 = TAMP_MISR_TAMP7MF_Msk;
pub const TAMP_MISR_TAMP8MF_Pos: u32 = 7;
pub const TAMP_MISR_TAMP8MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP8MF_Pos;
pub const TAMP_MISR_TAMP8MF: u32 = TAMP_MISR_TAMP8MF_Msk;
pub const TAMP_MISR_ITAMP1MF_Pos: u32 = 16;
pub const TAMP_MISR_ITAMP1MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP1MF_Pos;
pub const TAMP_MISR_ITAMP1MF: u32 = TAMP_MISR_ITAMP1MF_Msk;
pub const TAMP_MISR_ITAMP2MF_Pos: u32 = 17;
pub const TAMP_MISR_ITAMP2MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP2MF_Pos;
pub const TAMP_MISR_ITAMP2MF: u32 = TAMP_MISR_ITAMP2MF_Msk;
pub const TAMP_MISR_ITAMP3MF_Pos: u32 = 18;
pub const TAMP_MISR_ITAMP3MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP3MF_Pos;
pub const TAMP_MISR_ITAMP3MF: u32 = TAMP_MISR_ITAMP3MF_Msk;
pub const TAMP_MISR_ITAMP4MF_Pos: u32 = 19;
pub const TAMP_MISR_ITAMP4MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP4MF_Pos;
pub const TAMP_MISR_ITAMP4MF: u32 = TAMP_MISR_ITAMP4MF_Msk;
pub const TAMP_MISR_ITAMP5MF_Pos: u32 = 20;
pub const TAMP_MISR_ITAMP5MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP5MF_Pos;
pub const TAMP_MISR_ITAMP5MF: u32 = TAMP_MISR_ITAMP5MF_Msk;
pub const TAMP_MISR_ITAMP6MF_Pos: u32 = 21;
pub const TAMP_MISR_ITAMP6MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP6MF_Pos;
pub const TAMP_MISR_ITAMP6MF: u32 = TAMP_MISR_ITAMP6MF_Msk;
pub const TAMP_MISR_ITAMP7MF_Pos: u32 = 22;
pub const TAMP_MISR_ITAMP7MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP7MF_Pos;
pub const TAMP_MISR_ITAMP7MF: u32 = TAMP_MISR_ITAMP7MF_Msk;
pub const TAMP_MISR_ITAMP8MF_Pos: u32 = 23;
pub const TAMP_MISR_ITAMP8MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP8MF_Pos;
pub const TAMP_MISR_ITAMP8MF: u32 = TAMP_MISR_ITAMP8MF_Msk;
pub const TAMP_MISR_ITAMP9MF_Pos: u32 = 24;
pub const TAMP_MISR_ITAMP9MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP9MF_Pos;
pub const TAMP_MISR_ITAMP9MF: u32 = TAMP_MISR_ITAMP9MF_Msk;
pub const TAMP_MISR_ITAMP11MF_Pos: u32 = 26;
pub const TAMP_MISR_ITAMP11MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP11MF_Pos;
pub const TAMP_MISR_ITAMP11MF: u32 = TAMP_MISR_ITAMP11MF_Msk;
pub const TAMP_MISR_ITAMP12MF_Pos: u32 = 27;
pub const TAMP_MISR_ITAMP12MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP12MF_Pos;
pub const TAMP_MISR_ITAMP12MF: u32 = TAMP_MISR_ITAMP12MF_Msk;
pub const TAMP_MISR_ITAMP13MF_Pos: u32 = 28;
pub const TAMP_MISR_ITAMP13MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP13MF_Pos;
pub const TAMP_MISR_ITAMP13MF: u32 = TAMP_MISR_ITAMP13MF_Msk;
pub const TAMP_MISR_ITAMP15MF_Pos: u32 = 30;
pub const TAMP_MISR_ITAMP15MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP15MF_Pos;
pub const TAMP_MISR_ITAMP15MF: u32 = TAMP_MISR_ITAMP15MF_Msk;
pub const TAMP_SMISR_TAMP1MF_Pos: u32 = 0;
pub const TAMP_SMISR_TAMP1MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP1MF_Pos;
pub const TAMP_SMISR_TAMP1MF: u32 = TAMP_SMISR_TAMP1MF_Msk;
pub const TAMP_SMISR_TAMP2MF_Pos: u32 = 1;
pub const TAMP_SMISR_TAMP2MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP2MF_Pos;
pub const TAMP_SMISR_TAMP2MF: u32 = TAMP_SMISR_TAMP2MF_Msk;
pub const TAMP_SMISR_TAMP3MF_Pos: u32 = 2;
pub const TAMP_SMISR_TAMP3MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP3MF_Pos;
pub const TAMP_SMISR_TAMP3MF: u32 = TAMP_SMISR_TAMP3MF_Msk;
pub const TAMP_SMISR_TAMP4MF_Pos: u32 = 3;
pub const TAMP_SMISR_TAMP4MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP4MF_Pos;
pub const TAMP_SMISR_TAMP4MF: u32 = TAMP_SMISR_TAMP4MF_Msk;
pub const TAMP_SMISR_TAMP5MF_Pos: u32 = 4;
pub const TAMP_SMISR_TAMP5MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP5MF_Pos;
pub const TAMP_SMISR_TAMP5MF: u32 = TAMP_SMISR_TAMP5MF_Msk;
pub const TAMP_SMISR_TAMP6MF_Pos: u32 = 5;
pub const TAMP_SMISR_TAMP6MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP6MF_Pos;
pub const TAMP_SMISR_TAMP6MF: u32 = TAMP_SMISR_TAMP6MF_Msk;
pub const TAMP_SMISR_TAMP7MF_Pos: u32 = 6;
pub const TAMP_SMISR_TAMP7MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP7MF_Pos;
pub const TAMP_SMISR_TAMP7MF: u32 = TAMP_SMISR_TAMP7MF_Msk;
pub const TAMP_SMISR_TAMP8MF_Pos: u32 = 7;
pub const TAMP_SMISR_TAMP8MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP8MF_Pos;
pub const TAMP_SMISR_TAMP8MF: u32 = TAMP_SMISR_TAMP8MF_Msk;
pub const TAMP_SMISR_ITAMP1MF_Pos: u32 = 16;
pub const TAMP_SMISR_ITAMP1MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP1MF_Pos;
pub const TAMP_SMISR_ITAMP1MF: u32 = TAMP_SMISR_ITAMP1MF_Msk;
pub const TAMP_SMISR_ITAMP2MF_Pos: u32 = 17;
pub const TAMP_SMISR_ITAMP2MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP2MF_Pos;
pub const TAMP_SMISR_ITAMP2MF: u32 = TAMP_SMISR_ITAMP2MF_Msk;
pub const TAMP_SMISR_ITAMP3MF_Pos: u32 = 18;
pub const TAMP_SMISR_ITAMP3MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP3MF_Pos;
pub const TAMP_SMISR_ITAMP3MF: u32 = TAMP_SMISR_ITAMP3MF_Msk;
pub const TAMP_SMISR_ITAMP4MF_Pos: u32 = 19;
pub const TAMP_SMISR_ITAMP4MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP4MF_Pos;
pub const TAMP_SMISR_ITAMP4MF: u32 = TAMP_SMISR_ITAMP4MF_Msk;
pub const TAMP_SMISR_ITAMP5MF_Pos: u32 = 20;
pub const TAMP_SMISR_ITAMP5MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP5MF_Pos;
pub const TAMP_SMISR_ITAMP5MF: u32 = TAMP_SMISR_ITAMP5MF_Msk;
pub const TAMP_SMISR_ITAMP6MF_Pos: u32 = 21;
pub const TAMP_SMISR_ITAMP6MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP6MF_Pos;
pub const TAMP_SMISR_ITAMP6MF: u32 = TAMP_SMISR_ITAMP6MF_Msk;
pub const TAMP_SMISR_ITAMP7MF_Pos: u32 = 22;
pub const TAMP_SMISR_ITAMP7MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP7MF_Pos;
pub const TAMP_SMISR_ITAMP7MF: u32 = TAMP_SMISR_ITAMP7MF_Msk;
pub const TAMP_SMISR_ITAMP8MF_Pos: u32 = 23;
pub const TAMP_SMISR_ITAMP8MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP8MF_Pos;
pub const TAMP_SMISR_ITAMP8MF: u32 = TAMP_SMISR_ITAMP8MF_Msk;
pub const TAMP_SMISR_ITAMP9MF_Pos: u32 = 24;
pub const TAMP_SMISR_ITAMP9MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP9MF_Pos;
pub const TAMP_SMISR_ITAMP9MF: u32 = TAMP_SMISR_ITAMP9MF_Msk;
pub const TAMP_SMISR_ITAMP11MF_Pos: u32 = 26;
pub const TAMP_SMISR_ITAMP11MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP11MF_Pos;
pub const TAMP_SMISR_ITAMP11MF: u32 = TAMP_SMISR_ITAMP11MF_Msk;
pub const TAMP_SMISR_ITAMP12MF_Pos: u32 = 27;
pub const TAMP_SMISR_ITAMP12MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP12MF_Pos;
pub const TAMP_SMISR_ITAMP12MF: u32 = TAMP_SMISR_ITAMP12MF_Msk;
pub const TAMP_SMISR_ITAMP13MF_Pos: u32 = 28;
pub const TAMP_SMISR_ITAMP13MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP13MF_Pos;
pub const TAMP_SMISR_ITAMP13MF: u32 = TAMP_SMISR_ITAMP13MF_Msk;
pub const TAMP_SMISR_ITAMP15MF_Pos: u32 = 30;
pub const TAMP_SMISR_ITAMP15MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP15MF_Pos;
pub const TAMP_SMISR_ITAMP15MF: u32 = TAMP_SMISR_ITAMP15MF_Msk;
pub const TAMP_SCR_CTAMP1F_Pos: u32 = 0;
pub const TAMP_SCR_CTAMP1F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP1F_Pos;
pub const TAMP_SCR_CTAMP1F: u32 = TAMP_SCR_CTAMP1F_Msk;
pub const TAMP_SCR_CTAMP2F_Pos: u32 = 1;
pub const TAMP_SCR_CTAMP2F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP2F_Pos;
pub const TAMP_SCR_CTAMP2F: u32 = TAMP_SCR_CTAMP2F_Msk;
pub const TAMP_SCR_CTAMP3F_Pos: u32 = 2;
pub const TAMP_SCR_CTAMP3F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP3F_Pos;
pub const TAMP_SCR_CTAMP3F: u32 = TAMP_SCR_CTAMP3F_Msk;
pub const TAMP_SCR_CTAMP4F_Pos: u32 = 3;
pub const TAMP_SCR_CTAMP4F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP4F_Pos;
pub const TAMP_SCR_CTAMP4F: u32 = TAMP_SCR_CTAMP4F_Msk;
pub const TAMP_SCR_CTAMP5F_Pos: u32 = 4;
pub const TAMP_SCR_CTAMP5F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP5F_Pos;
pub const TAMP_SCR_CTAMP5F: u32 = TAMP_SCR_CTAMP5F_Msk;
pub const TAMP_SCR_CTAMP6F_Pos: u32 = 5;
pub const TAMP_SCR_CTAMP6F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP6F_Pos;
pub const TAMP_SCR_CTAMP6F: u32 = TAMP_SCR_CTAMP6F_Msk;
pub const TAMP_SCR_CTAMP7F_Pos: u32 = 6;
pub const TAMP_SCR_CTAMP7F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP7F_Pos;
pub const TAMP_SCR_CTAMP7F: u32 = TAMP_SCR_CTAMP7F_Msk;
pub const TAMP_SCR_CTAMP8F_Pos: u32 = 7;
pub const TAMP_SCR_CTAMP8F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP8F_Pos;
pub const TAMP_SCR_CTAMP8F: u32 = TAMP_SCR_CTAMP8F_Msk;
pub const TAMP_SCR_CITAMP1F_Pos: u32 = 16;
pub const TAMP_SCR_CITAMP1F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP1F_Pos;
pub const TAMP_SCR_CITAMP1F: u32 = TAMP_SCR_CITAMP1F_Msk;
pub const TAMP_SCR_CITAMP2F_Pos: u32 = 17;
pub const TAMP_SCR_CITAMP2F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP2F_Pos;
pub const TAMP_SCR_CITAMP2F: u32 = TAMP_SCR_CITAMP2F_Msk;
pub const TAMP_SCR_CITAMP3F_Pos: u32 = 18;
pub const TAMP_SCR_CITAMP3F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP3F_Pos;
pub const TAMP_SCR_CITAMP3F: u32 = TAMP_SCR_CITAMP3F_Msk;
pub const TAMP_SCR_CITAMP4F_Pos: u32 = 19;
pub const TAMP_SCR_CITAMP4F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP4F_Pos;
pub const TAMP_SCR_CITAMP4F: u32 = TAMP_SCR_CITAMP4F_Msk;
pub const TAMP_SCR_CITAMP5F_Pos: u32 = 20;
pub const TAMP_SCR_CITAMP5F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP5F_Pos;
pub const TAMP_SCR_CITAMP5F: u32 = TAMP_SCR_CITAMP5F_Msk;
pub const TAMP_SCR_CITAMP6F_Pos: u32 = 21;
pub const TAMP_SCR_CITAMP6F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP6F_Pos;
pub const TAMP_SCR_CITAMP6F: u32 = TAMP_SCR_CITAMP6F_Msk;
pub const TAMP_SCR_CITAMP7F_Pos: u32 = 22;
pub const TAMP_SCR_CITAMP7F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP7F_Pos;
pub const TAMP_SCR_CITAMP7F: u32 = TAMP_SCR_CITAMP7F_Msk;
pub const TAMP_SCR_CITAMP8F_Pos: u32 = 23;
pub const TAMP_SCR_CITAMP8F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP8F_Pos;
pub const TAMP_SCR_CITAMP8F: u32 = TAMP_SCR_CITAMP8F_Msk;
pub const TAMP_SCR_CITAMP9F_Pos: u32 = 24;
pub const TAMP_SCR_CITAMP9F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP9F_Pos;
pub const TAMP_SCR_CITAMP9F: u32 = TAMP_SCR_CITAMP9F_Msk;
pub const TAMP_SCR_CITAMP11F_Pos: u32 = 26;
pub const TAMP_SCR_CITAMP11F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP11F_Pos;
pub const TAMP_SCR_CITAMP11F: u32 = TAMP_SCR_CITAMP11F_Msk;
pub const TAMP_SCR_CITAMP12F_Pos: u32 = 27;
pub const TAMP_SCR_CITAMP12F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP12F_Pos;
pub const TAMP_SCR_CITAMP12F: u32 = TAMP_SCR_CITAMP12F_Msk;
pub const TAMP_SCR_CITAMP13F_Pos: u32 = 28;
pub const TAMP_SCR_CITAMP13F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP13F_Pos;
pub const TAMP_SCR_CITAMP13F: u32 = TAMP_SCR_CITAMP13F_Msk;
pub const TAMP_SCR_CITAMP15F_Pos: u32 = 30;
pub const TAMP_SCR_CITAMP15F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP15F_Pos;
pub const TAMP_SCR_CITAMP15F: u32 = TAMP_SCR_CITAMP15F_Msk;
pub const TAMP_COUNT1R_COUNT_Pos: u32 = 0;
pub const TAMP_COUNT1R_COUNT_Msk: u32 = 0xFFFFFFFF << TAMP_COUNT1R_COUNT_Pos;
pub const TAMP_COUNT1R_COUNT: u32 = TAMP_COUNT1R_COUNT_Msk;
pub const TAMP_OR_OUT3_RMP_Pos: u32 = 1;
pub const TAMP_OR_OUT3_RMP_Msk: u32 = 0x2 << TAMP_OR_OUT3_RMP_Pos;
pub const TAMP_OR_OUT3_RMP: u32 = TAMP_OR_OUT3_RMP_Msk;
pub const TAMP_OR_OUT3_RMP_0: u32 = 0x1 << TAMP_OR_OUT3_RMP_Pos;
pub const TAMP_OR_OUT3_RMP_1: u32 = 0x2 << TAMP_OR_OUT3_RMP_Pos;
pub const TAMP_OR_OUT5_RMP_Pos: u32 = 3;
pub const TAMP_OR_OUT5_RMP_Msk: u32 = 0x1 << TAMP_OR_OUT5_RMP_Pos;
pub const TAMP_OR_OUT5_RMP: u32 = TAMP_OR_OUT5_RMP_Msk;
pub const TAMP_OR_IN2_RMP_Pos: u32 = 8;
pub const TAMP_OR_IN2_RMP_Msk: u32 = 0x1 << TAMP_OR_IN2_RMP_Pos;
pub const TAMP_OR_IN2_RMP: u32 = TAMP_OR_IN2_RMP_Msk;
pub const TAMP_OR_IN3_RMP_Pos: u32 = 9;
pub const TAMP_OR_IN3_RMP_Msk: u32 = 0x1 << TAMP_OR_IN3_RMP_Pos;
pub const TAMP_OR_IN3_RMP: u32 = TAMP_OR_IN3_RMP_Msk;
pub const TAMP_OR_IN4_RMP_Pos: u32 = 10;
pub const TAMP_OR_IN4_RMP_Msk: u32 = 0x1 << TAMP_OR_IN4_RMP_Pos;
pub const TAMP_OR_IN4_RMP: u32 = TAMP_OR_IN4_RMP_Msk;
pub const TAMP_ERCFGR_ERCFG0_Pos: u32 = 0;
pub const TAMP_ERCFGR_ERCFG0_Msk: u32 = 0x1 << TAMP_ERCFGR_ERCFG0_Pos;
pub const TAMP_ERCFGR_ERCFG0: u32 = TAMP_ERCFGR_ERCFG0_Msk;
pub const TAMP_BKP0R_Pos: u32 = 0;
pub const TAMP_BKP0R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP0R_Pos;
pub const TAMP_BKP0R: u32 = TAMP_BKP0R_Msk;
pub const TAMP_BKP1R_Pos: u32 = 0;
pub const TAMP_BKP1R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP1R_Pos;
pub const TAMP_BKP1R: u32 = TAMP_BKP1R_Msk;
pub const TAMP_BKP2R_Pos: u32 = 0;
pub const TAMP_BKP2R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP2R_Pos;
pub const TAMP_BKP2R: u32 = TAMP_BKP2R_Msk;
pub const TAMP_BKP3R_Pos: u32 = 0;
pub const TAMP_BKP3R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP3R_Pos;
pub const TAMP_BKP3R: u32 = TAMP_BKP3R_Msk;
pub const TAMP_BKP4R_Pos: u32 = 0;
pub const TAMP_BKP4R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP4R_Pos;
pub const TAMP_BKP4R: u32 = TAMP_BKP4R_Msk;
pub const TAMP_BKP5R_Pos: u32 = 0;
pub const TAMP_BKP5R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP5R_Pos;
pub const TAMP_BKP5R: u32 = TAMP_BKP5R_Msk;
pub const TAMP_BKP6R_Pos: u32 = 0;
pub const TAMP_BKP6R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP6R_Pos;
pub const TAMP_BKP6R: u32 = TAMP_BKP6R_Msk;
pub const TAMP_BKP7R_Pos: u32 = 0;
pub const TAMP_BKP7R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP7R_Pos;
pub const TAMP_BKP7R: u32 = TAMP_BKP7R_Msk;
pub const TAMP_BKP8R_Pos: u32 = 0;
pub const TAMP_BKP8R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP8R_Pos;
pub const TAMP_BKP8R: u32 = TAMP_BKP8R_Msk;
pub const TAMP_BKP9R_Pos: u32 = 0;
pub const TAMP_BKP9R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP9R_Pos;
pub const TAMP_BKP9R: u32 = TAMP_BKP9R_Msk;
pub const TAMP_BKP10R_Pos: u32 = 0;
pub const TAMP_BKP10R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP10R_Pos;
pub const TAMP_BKP10R: u32 = TAMP_BKP10R_Msk;
pub const TAMP_BKP11R_Pos: u32 = 0;
pub const TAMP_BKP11R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP11R_Pos;
pub const TAMP_BKP11R: u32 = TAMP_BKP11R_Msk;
pub const TAMP_BKP12R_Pos: u32 = 0;
pub const TAMP_BKP12R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP12R_Pos;
pub const TAMP_BKP12R: u32 = TAMP_BKP12R_Msk;
pub const TAMP_BKP13R_Pos: u32 = 0;
pub const TAMP_BKP13R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP13R_Pos;
pub const TAMP_BKP13R: u32 = TAMP_BKP13R_Msk;
pub const TAMP_BKP14R_Pos: u32 = 0;
pub const TAMP_BKP14R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP14R_Pos;
pub const TAMP_BKP14R: u32 = TAMP_BKP14R_Msk;
pub const TAMP_BKP15R_Pos: u32 = 0;
pub const TAMP_BKP15R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP15R_Pos;
pub const TAMP_BKP15R: u32 = TAMP_BKP15R_Msk;
pub const TAMP_BKP16R_Pos: u32 = 0;
pub const TAMP_BKP16R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP16R_Pos;
pub const TAMP_BKP16R: u32 = TAMP_BKP16R_Msk;
pub const TAMP_BKP17R_Pos: u32 = 0;
pub const TAMP_BKP17R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP17R_Pos;
pub const TAMP_BKP17R: u32 = TAMP_BKP17R_Msk;
pub const TAMP_BKP18R_Pos: u32 = 0;
pub const TAMP_BKP18R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP18R_Pos;
pub const TAMP_BKP18R: u32 = TAMP_BKP18R_Msk;
pub const TAMP_BKP19R_Pos: u32 = 0;
pub const TAMP_BKP19R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP19R_Pos;
pub const TAMP_BKP19R: u32 = TAMP_BKP19R_Msk;
pub const TAMP_BKP20R_Pos: u32 = 0;
pub const TAMP_BKP20R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP20R_Pos;
pub const TAMP_BKP20R: u32 = TAMP_BKP20R_Msk;
pub const TAMP_BKP21R_Pos: u32 = 0;
pub const TAMP_BKP21R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP21R_Pos;
pub const TAMP_BKP21R: u32 = TAMP_BKP21R_Msk;
pub const TAMP_BKP22R_Pos: u32 = 0;
pub const TAMP_BKP22R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP22R_Pos;
pub const TAMP_BKP22R: u32 = TAMP_BKP22R_Msk;
pub const TAMP_BKP23R_Pos: u32 = 0;
pub const TAMP_BKP23R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP23R_Pos;
pub const TAMP_BKP23R: u32 = TAMP_BKP23R_Msk;
pub const TAMP_BKP24R_Pos: u32 = 0;
pub const TAMP_BKP24R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP24R_Pos;
pub const TAMP_BKP24R: u32 = TAMP_BKP24R_Msk;
pub const TAMP_BKP25R_Pos: u32 = 0;
pub const TAMP_BKP25R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP25R_Pos;
pub const TAMP_BKP25R: u32 = TAMP_BKP25R_Msk;
pub const TAMP_BKP26R_Pos: u32 = 0;
pub const TAMP_BKP26R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP26R_Pos;
pub const TAMP_BKP26R: u32 = TAMP_BKP26R_Msk;
pub const TAMP_BKP27R_Pos: u32 = 0;
pub const TAMP_BKP27R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP27R_Pos;
pub const TAMP_BKP27R: u32 = TAMP_BKP27R_Msk;
pub const TAMP_BKP28R_Pos: u32 = 0;
pub const TAMP_BKP28R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP28R_Pos;
pub const TAMP_BKP28R: u32 = TAMP_BKP28R_Msk;
pub const TAMP_BKP29R_Pos: u32 = 0;
pub const TAMP_BKP29R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP29R_Pos;
pub const TAMP_BKP29R: u32 = TAMP_BKP29R_Msk;
pub const TAMP_BKP30R_Pos: u32 = 0;
pub const TAMP_BKP30R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP30R_Pos;
pub const TAMP_BKP30R: u32 = TAMP_BKP30R_Msk;
pub const TAMP_BKP31R_Pos: u32 = 0;
pub const TAMP_BKP31R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP31R_Pos;
pub const TAMP_BKP31R: u32 = TAMP_BKP31R_Msk;
pub const SAI_GCR_SYNCIN_Pos: u32 = 0;
pub const SAI_GCR_SYNCIN_Msk: u32 = 0x3 << SAI_GCR_SYNCIN_Pos;
pub const SAI_GCR_SYNCIN: u32 = SAI_GCR_SYNCIN_Msk;
pub const SAI_GCR_SYNCIN_0: u32 = 0x1 << SAI_GCR_SYNCIN_Pos;
pub const SAI_GCR_SYNCIN_1: u32 = 0x2 << SAI_GCR_SYNCIN_Pos;
pub const SAI_GCR_SYNCOUT_Pos: u32 = 4;
pub const SAI_GCR_SYNCOUT_Msk: u32 = 0x3 << SAI_GCR_SYNCOUT_Pos;
pub const SAI_GCR_SYNCOUT: u32 = SAI_GCR_SYNCOUT_Msk;
pub const SAI_GCR_SYNCOUT_0: u32 = 0x1 << SAI_GCR_SYNCOUT_Pos;
pub const SAI_GCR_SYNCOUT_1: u32 = 0x2 << SAI_GCR_SYNCOUT_Pos;
pub const SAI_xCR1_MODE_Pos: u32 = 0;
pub const SAI_xCR1_MODE_Msk: u32 = 0x3 << SAI_xCR1_MODE_Pos;
pub const SAI_xCR1_MODE: u32 = SAI_xCR1_MODE_Msk;
pub const SAI_xCR1_MODE_0: u32 = 0x1 << SAI_xCR1_MODE_Pos;
pub const SAI_xCR1_MODE_1: u32 = 0x2 << SAI_xCR1_MODE_Pos;
pub const SAI_xCR1_PRTCFG_Pos: u32 = 2;
pub const SAI_xCR1_PRTCFG_Msk: u32 = 0x3 << SAI_xCR1_PRTCFG_Pos;
pub const SAI_xCR1_PRTCFG: u32 = SAI_xCR1_PRTCFG_Msk;
pub const SAI_xCR1_PRTCFG_0: u32 = 0x1 << SAI_xCR1_PRTCFG_Pos;
pub const SAI_xCR1_PRTCFG_1: u32 = 0x2 << SAI_xCR1_PRTCFG_Pos;
pub const SAI_xCR1_DS_Pos: u32 = 5;
pub const SAI_xCR1_DS_Msk: u32 = 0x7 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_DS: u32 = SAI_xCR1_DS_Msk;
pub const SAI_xCR1_DS_0: u32 = 0x1 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_DS_1: u32 = 0x2 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_DS_2: u32 = 0x4 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_LSBFIRST_Pos: u32 = 8;
pub const SAI_xCR1_LSBFIRST_Msk: u32 = 0x1 << SAI_xCR1_LSBFIRST_Pos;
pub const SAI_xCR1_LSBFIRST: u32 = SAI_xCR1_LSBFIRST_Msk;
pub const SAI_xCR1_CKSTR_Pos: u32 = 9;
pub const SAI_xCR1_CKSTR_Msk: u32 = 0x1 << SAI_xCR1_CKSTR_Pos;
pub const SAI_xCR1_CKSTR: u32 = SAI_xCR1_CKSTR_Msk;
pub const SAI_xCR1_SYNCEN_Pos: u32 = 10;
pub const SAI_xCR1_SYNCEN_Msk: u32 = 0x3 << SAI_xCR1_SYNCEN_Pos;
pub const SAI_xCR1_SYNCEN: u32 = SAI_xCR1_SYNCEN_Msk;
pub const SAI_xCR1_SYNCEN_0: u32 = 0x1 << SAI_xCR1_SYNCEN_Pos;
pub const SAI_xCR1_SYNCEN_1: u32 = 0x2 << SAI_xCR1_SYNCEN_Pos;
pub const SAI_xCR1_MONO_Pos: u32 = 12;
pub const SAI_xCR1_MONO_Msk: u32 = 0x1 << SAI_xCR1_MONO_Pos;
pub const SAI_xCR1_MONO: u32 = SAI_xCR1_MONO_Msk;
pub const SAI_xCR1_OUTDRIV_Pos: u32 = 13;
pub const SAI_xCR1_OUTDRIV_Msk: u32 = 0x1 << SAI_xCR1_OUTDRIV_Pos;
pub const SAI_xCR1_OUTDRIV: u32 = SAI_xCR1_OUTDRIV_Msk;
pub const SAI_xCR1_SAIEN_Pos: u32 = 16;
pub const SAI_xCR1_SAIEN_Msk: u32 = 0x1 << SAI_xCR1_SAIEN_Pos;
pub const SAI_xCR1_SAIEN: u32 = SAI_xCR1_SAIEN_Msk;
pub const SAI_xCR1_DMAEN_Pos: u32 = 17;
pub const SAI_xCR1_DMAEN_Msk: u32 = 0x1 << SAI_xCR1_DMAEN_Pos;
pub const SAI_xCR1_DMAEN: u32 = SAI_xCR1_DMAEN_Msk;
pub const SAI_xCR1_NODIV_Pos: u32 = 19;
pub const SAI_xCR1_NODIV_Msk: u32 = 0x1 << SAI_xCR1_NODIV_Pos;
pub const SAI_xCR1_NODIV: u32 = SAI_xCR1_NODIV_Msk;
pub const SAI_xCR1_MCKDIV_Pos: u32 = 20;
pub const SAI_xCR1_MCKDIV_Msk: u32 = 0x3F << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV: u32 = SAI_xCR1_MCKDIV_Msk;
pub const SAI_xCR1_MCKDIV_0: u32 = 0x00100000;
pub const SAI_xCR1_MCKDIV_1: u32 = 0x00200000;
pub const SAI_xCR1_MCKDIV_2: u32 = 0x00400000;
pub const SAI_xCR1_MCKDIV_3: u32 = 0x00800000;
pub const SAI_xCR1_MCKDIV_4: u32 = 0x01000000;
pub const SAI_xCR1_MCKDIV_5: u32 = 0x02000000;
pub const SAI_xCR1_OSR_Pos: u32 = 26;
pub const SAI_xCR1_OSR_Msk: u32 = 0x1 << SAI_xCR1_OSR_Pos;
pub const SAI_xCR1_OSR: u32 = SAI_xCR1_OSR_Msk;
pub const SAI_xCR1_MCKEN_Pos: u32 = 27;
pub const SAI_xCR1_MCKEN_Msk: u32 = 0x1 << SAI_xCR1_MCKEN_Pos;
pub const SAI_xCR1_MCKEN: u32 = SAI_xCR1_MCKEN_Msk;
pub const SAI_xCR2_FTH_Pos: u32 = 0;
pub const SAI_xCR2_FTH_Msk: u32 = 0x7 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FTH: u32 = SAI_xCR2_FTH_Msk;
pub const SAI_xCR2_FTH_0: u32 = 0x1 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FTH_1: u32 = 0x2 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FTH_2: u32 = 0x4 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FFLUSH_Pos: u32 = 3;
pub const SAI_xCR2_FFLUSH_Msk: u32 = 0x1 << SAI_xCR2_FFLUSH_Pos;
pub const SAI_xCR2_FFLUSH: u32 = SAI_xCR2_FFLUSH_Msk;
pub const SAI_xCR2_TRIS_Pos: u32 = 4;
pub const SAI_xCR2_TRIS_Msk: u32 = 0x1 << SAI_xCR2_TRIS_Pos;
pub const SAI_xCR2_TRIS: u32 = SAI_xCR2_TRIS_Msk;
pub const SAI_xCR2_MUTE_Pos: u32 = 5;
pub const SAI_xCR2_MUTE_Msk: u32 = 0x1 << SAI_xCR2_MUTE_Pos;
pub const SAI_xCR2_MUTE: u32 = SAI_xCR2_MUTE_Msk;
pub const SAI_xCR2_MUTEVAL_Pos: u32 = 6;
pub const SAI_xCR2_MUTEVAL_Msk: u32 = 0x1 << SAI_xCR2_MUTEVAL_Pos;
pub const SAI_xCR2_MUTEVAL: u32 = SAI_xCR2_MUTEVAL_Msk;
pub const SAI_xCR2_MUTECNT_Pos: u32 = 7;
pub const SAI_xCR2_MUTECNT_Msk: u32 = 0x3F << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT: u32 = SAI_xCR2_MUTECNT_Msk;
pub const SAI_xCR2_MUTECNT_0: u32 = 0x01 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_1: u32 = 0x02 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_2: u32 = 0x04 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_3: u32 = 0x08 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_4: u32 = 0x10 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_5: u32 = 0x20 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_CPL_Pos: u32 = 13;
pub const SAI_xCR2_CPL_Msk: u32 = 0x1 << SAI_xCR2_CPL_Pos;
pub const SAI_xCR2_CPL: u32 = SAI_xCR2_CPL_Msk;
pub const SAI_xCR2_COMP_Pos: u32 = 14;
pub const SAI_xCR2_COMP_Msk: u32 = 0x3 << SAI_xCR2_COMP_Pos;
pub const SAI_xCR2_COMP: u32 = SAI_xCR2_COMP_Msk;
pub const SAI_xCR2_COMP_0: u32 = 0x1 << SAI_xCR2_COMP_Pos;
pub const SAI_xCR2_COMP_1: u32 = 0x2 << SAI_xCR2_COMP_Pos;
pub const SAI_xFRCR_FRL_Pos: u32 = 0;
pub const SAI_xFRCR_FRL_Msk: u32 = 0xFF << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL: u32 = SAI_xFRCR_FRL_Msk;
pub const SAI_xFRCR_FRL_0: u32 = 0x01 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_1: u32 = 0x02 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_2: u32 = 0x04 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_3: u32 = 0x08 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_4: u32 = 0x10 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_5: u32 = 0x20 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_6: u32 = 0x40 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_7: u32 = 0x80 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FSALL_Pos: u32 = 8;
pub const SAI_xFRCR_FSALL_Msk: u32 = 0x7F << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL: u32 = SAI_xFRCR_FSALL_Msk;
pub const SAI_xFRCR_FSALL_0: u32 = 0x01 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_1: u32 = 0x02 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_2: u32 = 0x04 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_3: u32 = 0x08 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_4: u32 = 0x10 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_5: u32 = 0x20 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_6: u32 = 0x40 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSDEF_Pos: u32 = 16;
pub const SAI_xFRCR_FSDEF_Msk: u32 = 0x1 << SAI_xFRCR_FSDEF_Pos;
pub const SAI_xFRCR_FSDEF: u32 = SAI_xFRCR_FSDEF_Msk;
pub const SAI_xFRCR_FSPOL_Pos: u32 = 17;
pub const SAI_xFRCR_FSPOL_Msk: u32 = 0x1 << SAI_xFRCR_FSPOL_Pos;
pub const SAI_xFRCR_FSPOL: u32 = SAI_xFRCR_FSPOL_Msk;
pub const SAI_xFRCR_FSOFF_Pos: u32 = 18;
pub const SAI_xFRCR_FSOFF_Msk: u32 = 0x1 << SAI_xFRCR_FSOFF_Pos;
pub const SAI_xFRCR_FSOFF: u32 = SAI_xFRCR_FSOFF_Msk;
pub const SAI_xSLOTR_FBOFF_Pos: u32 = 0;
pub const SAI_xSLOTR_FBOFF_Msk: u32 = 0x1F << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF: u32 = SAI_xSLOTR_FBOFF_Msk;
pub const SAI_xSLOTR_FBOFF_0: u32 = 0x01 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_1: u32 = 0x02 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_2: u32 = 0x04 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_3: u32 = 0x08 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_4: u32 = 0x10 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_SLOTSZ_Pos: u32 = 6;
pub const SAI_xSLOTR_SLOTSZ_Msk: u32 = 0x3 << SAI_xSLOTR_SLOTSZ_Pos;
pub const SAI_xSLOTR_SLOTSZ: u32 = SAI_xSLOTR_SLOTSZ_Msk;
pub const SAI_xSLOTR_SLOTSZ_0: u32 = 0x1 << SAI_xSLOTR_SLOTSZ_Pos;
pub const SAI_xSLOTR_SLOTSZ_1: u32 = 0x2 << SAI_xSLOTR_SLOTSZ_Pos;
pub const SAI_xSLOTR_NBSLOT_Pos: u32 = 8;
pub const SAI_xSLOTR_NBSLOT_Msk: u32 = 0xF << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT: u32 = SAI_xSLOTR_NBSLOT_Msk;
pub const SAI_xSLOTR_NBSLOT_0: u32 = 0x1 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT_1: u32 = 0x2 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT_2: u32 = 0x4 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT_3: u32 = 0x8 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_SLOTEN_Pos: u32 = 16;
pub const SAI_xSLOTR_SLOTEN_Msk: u32 = 0xFFFF << SAI_xSLOTR_SLOTEN_Pos;
pub const SAI_xSLOTR_SLOTEN: u32 = SAI_xSLOTR_SLOTEN_Msk;
pub const SAI_xIMR_OVRUDRIE_Pos: u32 = 0;
pub const SAI_xIMR_OVRUDRIE_Msk: u32 = 0x1 << SAI_xIMR_OVRUDRIE_Pos;
pub const SAI_xIMR_OVRUDRIE: u32 = SAI_xIMR_OVRUDRIE_Msk;
pub const SAI_xIMR_MUTEDETIE_Pos: u32 = 1;
pub const SAI_xIMR_MUTEDETIE_Msk: u32 = 0x1 << SAI_xIMR_MUTEDETIE_Pos;
pub const SAI_xIMR_MUTEDETIE: u32 = SAI_xIMR_MUTEDETIE_Msk;
pub const SAI_xIMR_WCKCFGIE_Pos: u32 = 2;
pub const SAI_xIMR_WCKCFGIE_Msk: u32 = 0x1 << SAI_xIMR_WCKCFGIE_Pos;
pub const SAI_xIMR_WCKCFGIE: u32 = SAI_xIMR_WCKCFGIE_Msk;
pub const SAI_xIMR_FREQIE_Pos: u32 = 3;
pub const SAI_xIMR_FREQIE_Msk: u32 = 0x1 << SAI_xIMR_FREQIE_Pos;
pub const SAI_xIMR_FREQIE: u32 = SAI_xIMR_FREQIE_Msk;
pub const SAI_xIMR_CNRDYIE_Pos: u32 = 4;
pub const SAI_xIMR_CNRDYIE_Msk: u32 = 0x1 << SAI_xIMR_CNRDYIE_Pos;
pub const SAI_xIMR_CNRDYIE: u32 = SAI_xIMR_CNRDYIE_Msk;
pub const SAI_xIMR_AFSDETIE_Pos: u32 = 5;
pub const SAI_xIMR_AFSDETIE_Msk: u32 = 0x1 << SAI_xIMR_AFSDETIE_Pos;
pub const SAI_xIMR_AFSDETIE: u32 = SAI_xIMR_AFSDETIE_Msk;
pub const SAI_xIMR_LFSDETIE_Pos: u32 = 6;
pub const SAI_xIMR_LFSDETIE_Msk: u32 = 0x1 << SAI_xIMR_LFSDETIE_Pos;
pub const SAI_xIMR_LFSDETIE: u32 = SAI_xIMR_LFSDETIE_Msk;
pub const SAI_xSR_OVRUDR_Pos: u32 = 0;
pub const SAI_xSR_OVRUDR_Msk: u32 = 0x1 << SAI_xSR_OVRUDR_Pos;
pub const SAI_xSR_OVRUDR: u32 = SAI_xSR_OVRUDR_Msk;
pub const SAI_xSR_MUTEDET_Pos: u32 = 1;
pub const SAI_xSR_MUTEDET_Msk: u32 = 0x1 << SAI_xSR_MUTEDET_Pos;
pub const SAI_xSR_MUTEDET: u32 = SAI_xSR_MUTEDET_Msk;
pub const SAI_xSR_WCKCFG_Pos: u32 = 2;
pub const SAI_xSR_WCKCFG_Msk: u32 = 0x1 << SAI_xSR_WCKCFG_Pos;
pub const SAI_xSR_WCKCFG: u32 = SAI_xSR_WCKCFG_Msk;
pub const SAI_xSR_FREQ_Pos: u32 = 3;
pub const SAI_xSR_FREQ_Msk: u32 = 0x1 << SAI_xSR_FREQ_Pos;
pub const SAI_xSR_FREQ: u32 = SAI_xSR_FREQ_Msk;
pub const SAI_xSR_CNRDY_Pos: u32 = 4;
pub const SAI_xSR_CNRDY_Msk: u32 = 0x1 << SAI_xSR_CNRDY_Pos;
pub const SAI_xSR_CNRDY: u32 = SAI_xSR_CNRDY_Msk;
pub const SAI_xSR_AFSDET_Pos: u32 = 5;
pub const SAI_xSR_AFSDET_Msk: u32 = 0x1 << SAI_xSR_AFSDET_Pos;
pub const SAI_xSR_AFSDET: u32 = SAI_xSR_AFSDET_Msk;
pub const SAI_xSR_LFSDET_Pos: u32 = 6;
pub const SAI_xSR_LFSDET_Msk: u32 = 0x1 << SAI_xSR_LFSDET_Pos;
pub const SAI_xSR_LFSDET: u32 = SAI_xSR_LFSDET_Msk;
pub const SAI_xSR_FLVL_Pos: u32 = 16;
pub const SAI_xSR_FLVL_Msk: u32 = 0x7 << SAI_xSR_FLVL_Pos;
pub const SAI_xSR_FLVL: u32 = SAI_xSR_FLVL_Msk;
pub const SAI_xSR_FLVL_0: u32 = 0x1 << SAI_xSR_FLVL_Pos;
pub const SAI_xSR_FLVL_1: u32 = 0x2 << SAI_xSR_FLVL_Pos;
pub const SAI_xSR_FLVL_2: u32 = 0x4 << SAI_xSR_FLVL_Pos;
pub const SAI_xCLRFR_COVRUDR_Pos: u32 = 0;
pub const SAI_xCLRFR_COVRUDR_Msk: u32 = 0x1 << SAI_xCLRFR_COVRUDR_Pos;
pub const SAI_xCLRFR_COVRUDR: u32 = SAI_xCLRFR_COVRUDR_Msk;
pub const SAI_xCLRFR_CMUTEDET_Pos: u32 = 1;
pub const SAI_xCLRFR_CMUTEDET_Msk: u32 = 0x1 << SAI_xCLRFR_CMUTEDET_Pos;
pub const SAI_xCLRFR_CMUTEDET: u32 = SAI_xCLRFR_CMUTEDET_Msk;
pub const SAI_xCLRFR_CWCKCFG_Pos: u32 = 2;
pub const SAI_xCLRFR_CWCKCFG_Msk: u32 = 0x1 << SAI_xCLRFR_CWCKCFG_Pos;
pub const SAI_xCLRFR_CWCKCFG: u32 = SAI_xCLRFR_CWCKCFG_Msk;
pub const SAI_xCLRFR_CFREQ_Pos: u32 = 3;
pub const SAI_xCLRFR_CFREQ_Msk: u32 = 0x1 << SAI_xCLRFR_CFREQ_Pos;
pub const SAI_xCLRFR_CFREQ: u32 = SAI_xCLRFR_CFREQ_Msk;
pub const SAI_xCLRFR_CCNRDY_Pos: u32 = 4;
pub const SAI_xCLRFR_CCNRDY_Msk: u32 = 0x1 << SAI_xCLRFR_CCNRDY_Pos;
pub const SAI_xCLRFR_CCNRDY: u32 = SAI_xCLRFR_CCNRDY_Msk;
pub const SAI_xCLRFR_CAFSDET_Pos: u32 = 5;
pub const SAI_xCLRFR_CAFSDET_Msk: u32 = 0x1 << SAI_xCLRFR_CAFSDET_Pos;
pub const SAI_xCLRFR_CAFSDET: u32 = SAI_xCLRFR_CAFSDET_Msk;
pub const SAI_xCLRFR_CLFSDET_Pos: u32 = 6;
pub const SAI_xCLRFR_CLFSDET_Msk: u32 = 0x1 << SAI_xCLRFR_CLFSDET_Pos;
pub const SAI_xCLRFR_CLFSDET: u32 = SAI_xCLRFR_CLFSDET_Msk;
pub const SAI_xDR_DATA_Pos: u32 = 0;
pub const SAI_xDR_DATA_Msk: u32 = 0xFFFFFFFF << SAI_xDR_DATA_Pos;
pub const SAI_xDR_DATA: u32 = SAI_xDR_DATA_Msk;
pub const SAI_PDMCR_PDMEN_Pos: u32 = 0;
pub const SAI_PDMCR_PDMEN_Msk: u32 = 0x1 << SAI_PDMCR_PDMEN_Pos;
pub const SAI_PDMCR_PDMEN: u32 = SAI_PDMCR_PDMEN_Msk;
pub const SAI_PDMCR_MICNBR_Pos: u32 = 4;
pub const SAI_PDMCR_MICNBR_Msk: u32 = 0x3 << SAI_PDMCR_MICNBR_Pos;
pub const SAI_PDMCR_MICNBR: u32 = SAI_PDMCR_MICNBR_Msk;
pub const SAI_PDMCR_MICNBR_0: u32 = 0x1 << SAI_PDMCR_MICNBR_Pos;
pub const SAI_PDMCR_MICNBR_1: u32 = 0x2 << SAI_PDMCR_MICNBR_Pos;
pub const SAI_PDMCR_CKEN1_Pos: u32 = 8;
pub const SAI_PDMCR_CKEN1_Msk: u32 = 0x1 << SAI_PDMCR_CKEN1_Pos;
pub const SAI_PDMCR_CKEN1: u32 = SAI_PDMCR_CKEN1_Msk;
pub const SAI_PDMCR_CKEN2_Pos: u32 = 9;
pub const SAI_PDMCR_CKEN2_Msk: u32 = 0x1 << SAI_PDMCR_CKEN2_Pos;
pub const SAI_PDMCR_CKEN2: u32 = SAI_PDMCR_CKEN2_Msk;
pub const SAI_PDMCR_CKEN3_Pos: u32 = 10;
pub const SAI_PDMCR_CKEN3_Msk: u32 = 0x1 << SAI_PDMCR_CKEN3_Pos;
pub const SAI_PDMCR_CKEN3: u32 = SAI_PDMCR_CKEN3_Msk;
pub const SAI_PDMCR_CKEN4_Pos: u32 = 11;
pub const SAI_PDMCR_CKEN4_Msk: u32 = 0x1 << SAI_PDMCR_CKEN4_Pos;
pub const SAI_PDMCR_CKEN4: u32 = SAI_PDMCR_CKEN4_Msk;
pub const SAI_PDMDLY_DLYM1L_Pos: u32 = 0;
pub const SAI_PDMDLY_DLYM1L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1L: u32 = SAI_PDMDLY_DLYM1L_Msk;
pub const SAI_PDMDLY_DLYM1L_0: u32 = 0x1 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1L_1: u32 = 0x2 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1L_2: u32 = 0x4 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1R_Pos: u32 = 4;
pub const SAI_PDMDLY_DLYM1R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM1R: u32 = SAI_PDMDLY_DLYM1R_Msk;
pub const SAI_PDMDLY_DLYM1R_0: u32 = 0x1 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM1R_1: u32 = 0x2 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM1R_2: u32 = 0x4 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM2L_Pos: u32 = 8;
pub const SAI_PDMDLY_DLYM2L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2L: u32 = SAI_PDMDLY_DLYM2L_Msk;
pub const SAI_PDMDLY_DLYM2L_0: u32 = 0x1 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2L_1: u32 = 0x2 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2L_2: u32 = 0x4 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2R_Pos: u32 = 12;
pub const SAI_PDMDLY_DLYM2R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM2R: u32 = SAI_PDMDLY_DLYM2R_Msk;
pub const SAI_PDMDLY_DLYM2R_0: u32 = 0x1 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM2R_1: u32 = 0x2 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM2R_2: u32 = 0x4 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM3L_Pos: u32 = 16;
pub const SAI_PDMDLY_DLYM3L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3L: u32 = SAI_PDMDLY_DLYM3L_Msk;
pub const SAI_PDMDLY_DLYM3L_0: u32 = 0x1 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3L_1: u32 = 0x2 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3L_2: u32 = 0x4 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3R_Pos: u32 = 20;
pub const SAI_PDMDLY_DLYM3R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM3R: u32 = SAI_PDMDLY_DLYM3R_Msk;
pub const SAI_PDMDLY_DLYM3R_0: u32 = 0x1 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM3R_1: u32 = 0x2 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM3R_2: u32 = 0x4 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM4L_Pos: u32 = 24;
pub const SAI_PDMDLY_DLYM4L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4L: u32 = SAI_PDMDLY_DLYM4L_Msk;
pub const SAI_PDMDLY_DLYM4L_0: u32 = 0x1 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4L_1: u32 = 0x2 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4L_2: u32 = 0x4 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4R_Pos: u32 = 28;
pub const SAI_PDMDLY_DLYM4R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM4R_Pos;
pub const SAI_PDMDLY_DLYM4R: u32 = SAI_PDMDLY_DLYM4R_Msk;
pub const SAI_PDMDLY_DLYM4R_0: u32 = 0x1 << SAI_PDMDLY_DLYM4R_Pos;
pub const SAI_PDMDLY_DLYM4R_1: u32 = 0x2 << SAI_PDMDLY_DLYM4R_Pos;
pub const SAI_PDMDLY_DLYM4R_2: u32 = 0x4 << SAI_PDMDLY_DLYM4R_Pos;
pub const SBS_HDPLCR_INCR_HDPL_Pos: u32 = 0;
pub const SBS_HDPLCR_INCR_HDPL_Msk: u32 = 0xFF << SBS_HDPLCR_INCR_HDPL_Pos;
pub const SBS_HDPLCR_INCR_HDPL: u32 = SBS_HDPLCR_INCR_HDPL_Msk;
pub const SBS_HDPLSR_HDPL_Pos: u32 = 0;
pub const SBS_HDPLSR_HDPL_Msk: u32 = 0xFF << SBS_HDPLSR_HDPL_Pos;
pub const SBS_HDPLSR_HDPL: u32 = SBS_HDPLSR_HDPL_Msk;
pub const SBS_NEXTHDPLCR_NEXTHDPL_Pos: u32 = 0;
pub const SBS_NEXTHDPLCR_NEXTHDPL_Msk: u32 = 0x3 << SBS_NEXTHDPLCR_NEXTHDPL_Pos;
pub const SBS_NEXTHDPLCR_NEXTHDPL: u32 = SBS_NEXTHDPLCR_NEXTHDPL_Msk;
pub const SBS_NEXTHDPLCR_NEXTHDPL_0: u32 = 0x1 << SBS_NEXTHDPLCR_NEXTHDPL_Pos;
pub const SBS_NEXTHDPLCR_NEXTHDPL_1: u32 = 0x2 << SBS_NEXTHDPLCR_NEXTHDPL_Pos;
pub const SBS_DBGCR_AP_UNLOCK_Pos: u32 = 0;
pub const SBS_DBGCR_AP_UNLOCK_Msk: u32 = 0xFF << SBS_DBGCR_AP_UNLOCK_Pos;
pub const SBS_DBGCR_AP_UNLOCK: u32 = SBS_DBGCR_AP_UNLOCK_Msk;
pub const SBS_DBGCR_DBG_UNLOCK_Pos: u32 = 8;
pub const SBS_DBGCR_DBG_UNLOCK_Msk: u32 = 0xFF << SBS_DBGCR_DBG_UNLOCK_Pos;
pub const SBS_DBGCR_DBG_UNLOCK: u32 = SBS_DBGCR_DBG_UNLOCK_Msk;
pub const SBS_DBGCR_DBG_AUTH_HDPL_Pos: u32 = 16;
pub const SBS_DBGCR_DBG_AUTH_HDPL_Msk: u32 = 0xFF << SBS_DBGCR_DBG_AUTH_HDPL_Pos;
pub const SBS_DBGCR_DBG_AUTH_HDPL: u32 = SBS_DBGCR_DBG_AUTH_HDPL_Msk;
pub const SBS_DBGCR_DBG_AUTH_SEC_Pos: u32 = 24;
pub const SBS_DBGCR_DBG_AUTH_SEC_Msk: u32 = 0xFF << SBS_DBGCR_DBG_AUTH_SEC_Pos;
pub const SBS_DBGCR_DBG_AUTH_SEC: u32 = SBS_DBGCR_DBG_AUTH_SEC_Msk;
pub const SBS_DBGLOCKR_DBGCFG_LOCK_Pos: u32 = 0;
pub const SBS_DBGLOCKR_DBGCFG_LOCK_Msk: u32 = 0xFF << SBS_DBGLOCKR_DBGCFG_LOCK_Pos;
pub const SBS_DBGLOCKR_DBGCFG_LOCK: u32 = SBS_DBGLOCKR_DBGCFG_LOCK_Msk;
pub const SBS_RSSCMDR_RSSCMD_Pos: u32 = 0;
pub const SBS_RSSCMDR_RSSCMD_Msk: u32 = 0xFFFF << SBS_RSSCMDR_RSSCMD_Pos;
pub const SBS_RSSCMDR_RSSCMD: u32 = SBS_RSSCMDR_RSSCMD_Msk;
pub const SBS_EPOCHSELCR_EPOCH_SEL_Pos: u32 = 0;
pub const SBS_EPOCHSELCR_EPOCH_SEL_Msk: u32 = 0x3 << SBS_EPOCHSELCR_EPOCH_SEL_Pos;
pub const SBS_EPOCHSELCR_EPOCH_SEL: u32 = SBS_EPOCHSELCR_EPOCH_SEL_Msk;
pub const SBS_EPOCHSELCR_EPOCH_SEL_0: u32 = 0x1 << SBS_EPOCHSELCR_EPOCH_SEL_Pos;
pub const SBS_EPOCHSELCR_EPOCH_SEL_1: u32 = 0x2 << SBS_EPOCHSELCR_EPOCH_SEL_Pos;
pub const SBS_PMCR_PB6_FMP_Pos: u32 = 16;
pub const SBS_PMCR_PB6_FMP_Msk: u32 = 0x1 << SBS_PMCR_PB6_FMP_Pos;
pub const SBS_PMCR_PB6_FMP: u32 = SBS_PMCR_PB6_FMP_Msk;
pub const SBS_PMCR_PB7_FMP_Pos: u32 = 17;
pub const SBS_PMCR_PB7_FMP_Msk: u32 = 0x1 << SBS_PMCR_PB7_FMP_Pos;
pub const SBS_PMCR_PB7_FMP: u32 = SBS_PMCR_PB7_FMP_Msk;
pub const SBS_PMCR_PB8_FMP_Pos: u32 = 18;
pub const SBS_PMCR_PB8_FMP_Msk: u32 = 0x1 << SBS_PMCR_PB8_FMP_Pos;
pub const SBS_PMCR_PB8_FMP: u32 = SBS_PMCR_PB8_FMP_Msk;
pub const SBS_PMCR_PB9_FMP_Pos: u32 = 19;
pub const SBS_PMCR_PB9_FMP_Msk: u32 = 0x1 << SBS_PMCR_PB9_FMP_Pos;
pub const SBS_PMCR_PB9_FMP: u32 = SBS_PMCR_PB9_FMP_Msk;
pub const SBS_PMCR_ETH_SEL_PHY_Pos: u32 = 21;
pub const SBS_PMCR_ETH_SEL_PHY_Msk: u32 = 0x7 << SBS_PMCR_ETH_SEL_PHY_Pos;
pub const SBS_PMCR_ETH_SEL_PHY: u32 = SBS_PMCR_ETH_SEL_PHY_Msk;
pub const SBS_PMCR_ETH_SEL_PHY_0: u32 = 0x1 << SBS_PMCR_ETH_SEL_PHY_Pos;
pub const SBS_PMCR_ETH_SEL_PHY_1: u32 = 0x2 << SBS_PMCR_ETH_SEL_PHY_Pos;
pub const SBS_PMCR_ETH_SEL_PHY_2: u32 = 0x4 << SBS_PMCR_ETH_SEL_PHY_Pos;
pub const SBS_FPUIMR_FPU_IE_Pos: u32 = 0;
pub const SBS_FPUIMR_FPU_IE_Msk: u32 = 0x3F << SBS_FPUIMR_FPU_IE_Pos;
pub const SBS_FPUIMR_FPU_IE: u32 = SBS_FPUIMR_FPU_IE_Msk;
pub const SBS_FPUIMR_FPU_IE_0: u32 = 0x1 << SBS_FPUIMR_FPU_IE_Pos;
pub const SBS_FPUIMR_FPU_IE_1: u32 = 0x2 << SBS_FPUIMR_FPU_IE_Pos;
pub const SBS_FPUIMR_FPU_IE_2: u32 = 0x4 << SBS_FPUIMR_FPU_IE_Pos;
pub const SBS_FPUIMR_FPU_IE_3: u32 = 0x8 << SBS_FPUIMR_FPU_IE_Pos;
pub const SBS_FPUIMR_FPU_IE_4: u32 = 0x10 << SBS_FPUIMR_FPU_IE_Pos;
pub const SBS_FPUIMR_FPU_IE_5: u32 = 0x20 << SBS_FPUIMR_FPU_IE_Pos;
pub const SBS_MESR_MCLR_Pos: u32 = 0;
pub const SBS_MESR_MCLR_Msk: u32 = 0x1 << SBS_MESR_MCLR_Pos;
pub const SBS_MESR_MCLR: u32 = SBS_MESR_MCLR_Msk;
pub const SBS_MESR_IPMEE_Pos: u32 = 16;
pub const SBS_MESR_IPMEE_Msk: u32 = 0x1 << SBS_MESR_IPMEE_Pos;
pub const SBS_MESR_IPMEE: u32 = SBS_MESR_IPMEE_Msk;
pub const SBS_CCCSR_EN1_Pos: u32 = 0;
pub const SBS_CCCSR_EN1_Msk: u32 = 0x1 << SBS_CCCSR_EN1_Pos;
pub const SBS_CCCSR_EN1: u32 = SBS_CCCSR_EN1_Msk;
pub const SBS_CCCSR_CS1_Pos: u32 = 1;
pub const SBS_CCCSR_CS1_Msk: u32 = 0x1 << SBS_CCCSR_CS1_Pos;
pub const SBS_CCCSR_CS1: u32 = SBS_CCCSR_CS1_Msk;
pub const SBS_CCCSR_EN2_Pos: u32 = 2;
pub const SBS_CCCSR_EN2_Msk: u32 = 0x1 << SBS_CCCSR_EN2_Pos;
pub const SBS_CCCSR_EN2: u32 = SBS_CCCSR_EN2_Msk;
pub const SBS_CCCSR_CS2_Pos: u32 = 3;
pub const SBS_CCCSR_CS2_Msk: u32 = 0x1 << SBS_CCCSR_CS2_Pos;
pub const SBS_CCCSR_CS2: u32 = SBS_CCCSR_CS2_Msk;
pub const SBS_CCCSR_RDY1_Pos: u32 = 8;
pub const SBS_CCCSR_RDY1_Msk: u32 = 0x1 << SBS_CCCSR_RDY1_Pos;
pub const SBS_CCCSR_RDY1: u32 = SBS_CCCSR_RDY1_Msk;
pub const SBS_CCCSR_RDY2_Pos: u32 = 9;
pub const SBS_CCCSR_RDY2_Msk: u32 = 0x1 << SBS_CCCSR_RDY2_Pos;
pub const SBS_CCCSR_RDY2: u32 = SBS_CCCSR_RDY2_Msk;
pub const SBS_CCVALR_ANSRC1_Pos: u32 = 0;
pub const SBS_CCVALR_ANSRC1_Msk: u32 = 0xF << SBS_CCVALR_ANSRC1_Pos;
pub const SBS_CCVALR_ANSRC1: u32 = SBS_CCVALR_ANSRC1_Msk;
pub const SBS_CCVALR_APSRC1_Pos: u32 = 4;
pub const SBS_CCVALR_APSRC1_Msk: u32 = 0xF << SBS_CCVALR_APSRC1_Pos;
pub const SBS_CCVALR_APSRC1: u32 = SBS_CCVALR_APSRC1_Msk;
pub const SBS_CCVALR_ANSRC2_Pos: u32 = 8;
pub const SBS_CCVALR_ANSRC2_Msk: u32 = 0xF << SBS_CCVALR_ANSRC2_Pos;
pub const SBS_CCVALR_ANSRC2: u32 = SBS_CCVALR_ANSRC2_Msk;
pub const SBS_CCVALR_APSRC2_Pos: u32 = 12;
pub const SBS_CCVALR_APSRC2_Msk: u32 = 0xF << SBS_CCVALR_APSRC2_Pos;
pub const SBS_CCVALR_APSRC2: u32 = SBS_CCVALR_APSRC2_Msk;
pub const SBS_CCSWCR_SW_ANSRC1_Pos: u32 = 0;
pub const SBS_CCSWCR_SW_ANSRC1_Msk: u32 = 0xF << SBS_CCSWCR_SW_ANSRC1_Pos;
pub const SBS_CCSWCR_SW_ANSRC1: u32 = SBS_CCSWCR_SW_ANSRC1_Msk;
pub const SBS_CCSWCR_SW_APSRC1_Pos: u32 = 4;
pub const SBS_CCSWCR_SW_APSRC1_Msk: u32 = 0xF << SBS_CCSWCR_SW_APSRC1_Pos;
pub const SBS_CCSWCR_SW_APSRC1: u32 = SBS_CCSWCR_SW_APSRC1_Msk;
pub const SBS_CCSWCR_SW_ANSRC2_Pos: u32 = 8;
pub const SBS_CCSWCR_SW_ANSRC2_Msk: u32 = 0xF << SBS_CCSWCR_SW_ANSRC2_Pos;
pub const SBS_CCSWCR_SW_ANSRC2: u32 = SBS_CCSWCR_SW_ANSRC2_Msk;
pub const SBS_CCSWCR_SW_APSRC2_Pos: u32 = 12;
pub const SBS_CCSWCR_SW_APSRC2_Msk: u32 = 0xF << SBS_CCSWCR_SW_APSRC2_Pos;
pub const SBS_CCSWCR_SW_APSRC2: u32 = SBS_CCSWCR_SW_APSRC2_Msk;
pub const SBS_CFGR2_CLL_Pos: u32 = 0;
pub const SBS_CFGR2_CLL_Msk: u32 = 0x1 << SBS_CFGR2_CLL_Pos;
pub const SBS_CFGR2_CLL: u32 = SBS_CFGR2_CLL_Msk;
pub const SBS_CFGR2_SEL_Pos: u32 = 1;
pub const SBS_CFGR2_SEL_Msk: u32 = 0x1 << SBS_CFGR2_SEL_Pos;
pub const SBS_CFGR2_SEL: u32 = SBS_CFGR2_SEL_Msk;
pub const SBS_CFGR2_PVDL_Pos: u32 = 2;
pub const SBS_CFGR2_PVDL_Msk: u32 = 0x1 << SBS_CFGR2_PVDL_Pos;
pub const SBS_CFGR2_PVDL: u32 = SBS_CFGR2_PVDL_Msk;
pub const SBS_CFGR2_ECCL_Pos: u32 = 3;
pub const SBS_CFGR2_ECCL_Msk: u32 = 0x1 << SBS_CFGR2_ECCL_Pos;
pub const SBS_CFGR2_ECCL: u32 = SBS_CFGR2_ECCL_Msk;
pub const SBS_SECCFGR_SBSSEC_Pos: u32 = 0;
pub const SBS_SECCFGR_SBSSEC_Msk: u32 = 0x1 << SBS_SECCFGR_SBSSEC_Pos;
pub const SBS_SECCFGR_SBSSEC: u32 = SBS_SECCFGR_SBSSEC_Msk;
pub const SBS_SECCFGR_CLASSBSEC_Pos: u32 = 1;
pub const SBS_SECCFGR_CLASSBSEC_Msk: u32 = 0x1 << SBS_SECCFGR_CLASSBSEC_Pos;
pub const SBS_SECCFGR_CLASSBSEC: u32 = SBS_SECCFGR_CLASSBSEC_Msk;
pub const SBS_SECCFGR_FPUSEC_Pos: u32 = 3;
pub const SBS_SECCFGR_FPUSEC_Msk: u32 = 0x1 << SBS_SECCFGR_FPUSEC_Pos;
pub const SBS_SECCFGR_FPUSEC: u32 = SBS_SECCFGR_FPUSEC_Msk;
pub const SBS_CNSLCKR_LOCKNSVTOR_Pos: u32 = 0;
pub const SBS_CNSLCKR_LOCKNSVTOR_Msk: u32 = 0x1 << SBS_CNSLCKR_LOCKNSVTOR_Pos;
pub const SBS_CNSLCKR_LOCKNSVTOR: u32 = SBS_CNSLCKR_LOCKNSVTOR_Msk;
pub const SBS_CNSLCKR_LOCKNSMPU_Pos: u32 = 1;
pub const SBS_CNSLCKR_LOCKNSMPU_Msk: u32 = 0x1 << SBS_CNSLCKR_LOCKNSMPU_Pos;
pub const SBS_CNSLCKR_LOCKNSMPU: u32 = SBS_CNSLCKR_LOCKNSMPU_Msk;
pub const SBS_CSLCKR_LOCKSVTAIRCR_Pos: u32 = 0;
pub const SBS_CSLCKR_LOCKSVTAIRCR_Msk: u32 = 0x1 << SBS_CSLCKR_LOCKSVTAIRCR_Pos;
pub const SBS_CSLCKR_LOCKSVTAIRCR: u32 = SBS_CSLCKR_LOCKSVTAIRCR_Msk;
pub const SBS_CSLCKR_LOCKSMPU_Pos: u32 = 1;
pub const SBS_CSLCKR_LOCKSMPU_Msk: u32 = 0x1 << SBS_CSLCKR_LOCKSMPU_Pos;
pub const SBS_CSLCKR_LOCKSMPU: u32 = SBS_CSLCKR_LOCKSMPU_Msk;
pub const SBS_CSLCKR_LOCKSAU_Pos: u32 = 2;
pub const SBS_CSLCKR_LOCKSAU_Msk: u32 = 0x1 << SBS_CSLCKR_LOCKSAU_Pos;
pub const SBS_CSLCKR_LOCKSAU: u32 = SBS_CSLCKR_LOCKSAU_Msk;
pub const SBS_ECCNMIR_ECCNMI_MASK_EN_Pos: u32 = 0;
pub const SBS_ECCNMIR_ECCNMI_MASK_EN_Msk: u32 = 0x1 << SBS_ECCNMIR_ECCNMI_MASK_EN_Pos;
pub const SBS_ECCNMIR_ECCNMI_MASK_EN: u32 = SBS_ECCNMIR_ECCNMI_MASK_EN_Msk;
pub const GTZC_TZSC_CR_LCK_Pos: u32 = 0;
pub const GTZC_TZSC_CR_LCK_Msk: u32 = 0x01 << GTZC_TZSC_CR_LCK_Pos;
pub const GTZC_TZSC_MPCWM_CFGR_SREN_Pos: u32 = 0;
pub const GTZC_TZSC_MPCWM_CFGR_SREN_Msk: u32 = 0x1 << GTZC_TZSC_MPCWM_CFGR_SREN_Pos;
pub const GTZC_TZSC_MPCWM_CFGR_SREN: u32 = GTZC_TZSC_MPCWM_CFGR_SREN_Msk;
pub const GTZC_TZSC_MPCWM_CFGR_SRLOCK_Pos: u32 = 1;
pub const GTZC_TZSC_MPCWM_CFGR_SRLOCK_Msk: u32 = 0x1 << GTZC_TZSC_MPCWM_CFGR_SRLOCK_Pos;
pub const GTZC_TZSC_MPCWM_CFGR_SRLOCK: u32 = GTZC_TZSC_MPCWM_CFGR_SRLOCK_Msk;
pub const GTZC_TZSC_MPCWM_CFGR_SEC_Pos: u32 = 8;
pub const GTZC_TZSC_MPCWM_CFGR_SEC_Msk: u32 = 0x1 << GTZC_TZSC_MPCWM_CFGR_SEC_Pos;
pub const GTZC_TZSC_MPCWM_CFGR_SEC: u32 = GTZC_TZSC_MPCWM_CFGR_SEC_Msk;
pub const GTZC_TZSC_MPCWM_CFGR_PRIV_Pos: u32 = 9;
pub const GTZC_TZSC_MPCWM_CFGR_PRIV_Msk: u32 = 0x1 << GTZC_TZSC_MPCWM_CFGR_PRIV_Pos;
pub const GTZC_TZSC_MPCWM_CFGR_PRIV: u32 = GTZC_TZSC_MPCWM_CFGR_PRIV_Msk;
pub const GTZC_TZSC_MPCWMR_SUBZ_START_Pos: u32 = 0;
pub const GTZC_TZSC_MPCWMR_SUBZ_START_Msk: u32 = 0x7FF << GTZC_TZSC_MPCWMR_SUBZ_START_Pos;
pub const GTZC_TZSC_MPCWMR_SUBZ_START: u32 = GTZC_TZSC_MPCWMR_SUBZ_START_Msk;
pub const GTZC_TZSC_MPCWMR_SUBZ_LENGTH_Pos: u32 = 16;
pub const GTZC_TZSC_MPCWMR_SUBZ_LENGTH_Msk: u32 = 0xFFF << GTZC_TZSC_MPCWMR_SUBZ_LENGTH_Pos;
pub const GTZC_TZSC_MPCWMR_SUBZ_LENGTH: u32 = GTZC_TZSC_MPCWMR_SUBZ_LENGTH_Msk;
pub const GTZC_CFGR1_TIM2_Pos: u32 = 0;
pub const GTZC_CFGR1_TIM2_Msk: u32 = 0x01 << GTZC_CFGR1_TIM2_Pos;
pub const GTZC_CFGR1_TIM3_Pos: u32 = 1;
pub const GTZC_CFGR1_TIM3_Msk: u32 = 0x01 << GTZC_CFGR1_TIM3_Pos;
pub const GTZC_CFGR1_TIM4_Pos: u32 = 2;
pub const GTZC_CFGR1_TIM4_Msk: u32 = 0x01 << GTZC_CFGR1_TIM4_Pos;
pub const GTZC_CFGR1_TIM5_Pos: u32 = 3;
pub const GTZC_CFGR1_TIM5_Msk: u32 = 0x01 << GTZC_CFGR1_TIM5_Pos;
pub const GTZC_CFGR1_TIM6_Pos: u32 = 4;
pub const GTZC_CFGR1_TIM6_Msk: u32 = 0x01 << GTZC_CFGR1_TIM6_Pos;
pub const GTZC_CFGR1_TIM7_Pos: u32 = 5;
pub const GTZC_CFGR1_TIM7_Msk: u32 = 0x01 << GTZC_CFGR1_TIM7_Pos;
pub const GTZC_CFGR1_TIM12_Pos: u32 = 6;
pub const GTZC_CFGR1_TIM12_Msk: u32 = 0x01 << GTZC_CFGR1_TIM12_Pos;
pub const GTZC_CFGR1_TIM13_Pos: u32 = 7;
pub const GTZC_CFGR1_TIM13_Msk: u32 = 0x01 << GTZC_CFGR1_TIM13_Pos;
pub const GTZC_CFGR1_TIM14_Pos: u32 = 8;
pub const GTZC_CFGR1_TIM14_Msk: u32 = 0x01 << GTZC_CFGR1_TIM14_Pos;
pub const GTZC_CFGR1_WWDG_Pos: u32 = 9;
pub const GTZC_CFGR1_WWDG_Msk: u32 = 0x01 << GTZC_CFGR1_WWDG_Pos;
pub const GTZC_CFGR1_IWDG_Pos: u32 = 10;
pub const GTZC_CFGR1_IWDG_Msk: u32 = 0x01 << GTZC_CFGR1_IWDG_Pos;
pub const GTZC_CFGR1_SPI2_Pos: u32 = 11;
pub const GTZC_CFGR1_SPI2_Msk: u32 = 0x01 << GTZC_CFGR1_SPI2_Pos;
pub const GTZC_CFGR1_SPI3_Pos: u32 = 12;
pub const GTZC_CFGR1_SPI3_Msk: u32 = 0x01 << GTZC_CFGR1_SPI3_Pos;
pub const GTZC_CFGR1_USART2_Pos: u32 = 13;
pub const GTZC_CFGR1_USART2_Msk: u32 = 0x01 << GTZC_CFGR1_USART2_Pos;
pub const GTZC_CFGR1_USART3_Pos: u32 = 14;
pub const GTZC_CFGR1_USART3_Msk: u32 = 0x01 << GTZC_CFGR1_USART3_Pos;
pub const GTZC_CFGR1_UART4_Pos: u32 = 15;
pub const GTZC_CFGR1_UART4_Msk: u32 = 0x01 << GTZC_CFGR1_UART4_Pos;
pub const GTZC_CFGR1_UART5_Pos: u32 = 16;
pub const GTZC_CFGR1_UART5_Msk: u32 = 0x01 << GTZC_CFGR1_UART5_Pos;
pub const GTZC_CFGR1_I2C1_Pos: u32 = 17;
pub const GTZC_CFGR1_I2C1_Msk: u32 = 0x01 << GTZC_CFGR1_I2C1_Pos;
pub const GTZC_CFGR1_I2C2_Pos: u32 = 18;
pub const GTZC_CFGR1_I2C2_Msk: u32 = 0x01 << GTZC_CFGR1_I2C2_Pos;
pub const GTZC_CFGR1_I3C1_Pos: u32 = 19;
pub const GTZC_CFGR1_I3C1_Msk: u32 = 0x01 << GTZC_CFGR1_I3C1_Pos;
pub const GTZC_CFGR1_CRS_Pos: u32 = 20;
pub const GTZC_CFGR1_CRS_Msk: u32 = 0x01 << GTZC_CFGR1_CRS_Pos;
pub const GTZC_CFGR1_USART6_Pos: u32 = 21;
pub const GTZC_CFGR1_USART6_Msk: u32 = 0x01 << GTZC_CFGR1_USART6_Pos;
pub const GTZC_CFGR1_USART10_Pos: u32 = 22;
pub const GTZC_CFGR1_USART10_Msk: u32 = 0x01 << GTZC_CFGR1_USART10_Pos;
pub const GTZC_CFGR1_USART11_Pos: u32 = 23;
pub const GTZC_CFGR1_USART11_Msk: u32 = 0x01 << GTZC_CFGR1_USART11_Pos;
pub const GTZC_CFGR1_HDMICEC_Pos: u32 = 24;
pub const GTZC_CFGR1_HDMICEC_Msk: u32 = 0x01 << GTZC_CFGR1_HDMICEC_Pos;
pub const GTZC_CFGR1_DAC1_Pos: u32 = 25;
pub const GTZC_CFGR1_DAC1_Msk: u32 = 0x01 << GTZC_CFGR1_DAC1_Pos;
pub const GTZC_CFGR1_UART7_Pos: u32 = 26;
pub const GTZC_CFGR1_UART7_Msk: u32 = 0x01 << GTZC_CFGR1_UART7_Pos;
pub const GTZC_CFGR1_UART8_Pos: u32 = 27;
pub const GTZC_CFGR1_UART8_Msk: u32 = 0x01 << GTZC_CFGR1_UART8_Pos;
pub const GTZC_CFGR1_UART9_Pos: u32 = 28;
pub const GTZC_CFGR1_UART9_Msk: u32 = 0x01 << GTZC_CFGR1_UART9_Pos;
pub const GTZC_CFGR1_UART12_Pos: u32 = 29;
pub const GTZC_CFGR1_UART12_Msk: u32 = 0x01 << GTZC_CFGR1_UART12_Pos;
pub const GTZC_CFGR1_DTS_Pos: u32 = 30;
pub const GTZC_CFGR1_DTS_Msk: u32 = 0x01 << GTZC_CFGR1_DTS_Pos;
pub const GTZC_CFGR1_LPTIM2_Pos: u32 = 31;
pub const GTZC_CFGR1_LPTIM2_Msk: u32 = 0x01 << GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_CFGR2_FDCAN1_Pos: u32 = 0;
pub const GTZC_CFGR2_FDCAN1_Msk: u32 = 0x01 << GTZC_CFGR2_FDCAN1_Pos;
pub const GTZC_CFGR2_UCPD1_Pos: u32 = 2;
pub const GTZC_CFGR2_UCPD1_Msk: u32 = 0x01 << GTZC_CFGR2_UCPD1_Pos;
pub const GTZC_CFGR2_TIM1_Pos: u32 = 8;
pub const GTZC_CFGR2_TIM1_Msk: u32 = 0x01 << GTZC_CFGR2_TIM1_Pos;
pub const GTZC_CFGR2_SPI1_Pos: u32 = 9;
pub const GTZC_CFGR2_SPI1_Msk: u32 = 0x01 << GTZC_CFGR2_SPI1_Pos;
pub const GTZC_CFGR2_TIM8_Pos: u32 = 10;
pub const GTZC_CFGR2_TIM8_Msk: u32 = 0x01 << GTZC_CFGR2_TIM8_Pos;
pub const GTZC_CFGR2_USART1_Pos: u32 = 11;
pub const GTZC_CFGR2_USART1_Msk: u32 = 0x01 << GTZC_CFGR2_USART1_Pos;
pub const GTZC_CFGR2_TIM15_Pos: u32 = 12;
pub const GTZC_CFGR2_TIM15_Msk: u32 = 0x01 << GTZC_CFGR2_TIM15_Pos;
pub const GTZC_CFGR2_TIM16_Pos: u32 = 13;
pub const GTZC_CFGR2_TIM16_Msk: u32 = 0x01 << GTZC_CFGR2_TIM16_Pos;
pub const GTZC_CFGR2_TIM17_Pos: u32 = 14;
pub const GTZC_CFGR2_TIM17_Msk: u32 = 0x01 << GTZC_CFGR2_TIM17_Pos;
pub const GTZC_CFGR2_SPI4_Pos: u32 = 15;
pub const GTZC_CFGR2_SPI4_Msk: u32 = 0x01 << GTZC_CFGR2_SPI4_Pos;
pub const GTZC_CFGR2_SPI6_Pos: u32 = 16;
pub const GTZC_CFGR2_SPI6_Msk: u32 = 0x01 << GTZC_CFGR2_SPI6_Pos;
pub const GTZC_CFGR2_SAI1_Pos: u32 = 17;
pub const GTZC_CFGR2_SAI1_Msk: u32 = 0x01 << GTZC_CFGR2_SAI1_Pos;
pub const GTZC_CFGR2_SAI2_Pos: u32 = 18;
pub const GTZC_CFGR2_SAI2_Msk: u32 = 0x01 << GTZC_CFGR2_SAI2_Pos;
pub const GTZC_CFGR2_USB_Pos: u32 = 19;
pub const GTZC_CFGR2_USB_Msk: u32 = 0x01 << GTZC_CFGR2_USB_Pos;
pub const GTZC_CFGR2_SPI5_Pos: u32 = 24;
pub const GTZC_CFGR2_SPI5_Msk: u32 = 0x01 << GTZC_CFGR2_SPI5_Pos;
pub const GTZC_CFGR2_LPUART1_Pos: u32 = 25;
pub const GTZC_CFGR2_LPUART1_Msk: u32 = 0x01 << GTZC_CFGR2_LPUART1_Pos;
pub const GTZC_CFGR2_I2C3_Pos: u32 = 26;
pub const GTZC_CFGR2_I2C3_Msk: u32 = 0x01 << GTZC_CFGR2_I2C3_Pos;
pub const GTZC_CFGR2_I2C4_Pos: u32 = 27;
pub const GTZC_CFGR2_I2C4_Msk: u32 = 0x01 << GTZC_CFGR2_I2C4_Pos;
pub const GTZC_CFGR2_LPTIM1_Pos: u32 = 28;
pub const GTZC_CFGR2_LPTIM1_Msk: u32 = 0x01 << GTZC_CFGR2_LPTIM1_Pos;
pub const GTZC_CFGR2_LPTIM3_Pos: u32 = 29;
pub const GTZC_CFGR2_LPTIM3_Msk: u32 = 0x01 << GTZC_CFGR2_LPTIM3_Pos;
pub const GTZC_CFGR2_LPTIM4_Pos: u32 = 30;
pub const GTZC_CFGR2_LPTIM4_Msk: u32 = 0x01 << GTZC_CFGR2_LPTIM4_Pos;
pub const GTZC_CFGR2_LPTIM5_Pos: u32 = 31;
pub const GTZC_CFGR2_LPTIM5_Msk: u32 = 0x01 << GTZC_CFGR2_LPTIM5_Pos;
pub const GTZC_CFGR3_LPTIM6_Pos: u32 = 0;
pub const GTZC_CFGR3_LPTIM6_Msk: u32 = 0x01 << GTZC_CFGR3_LPTIM6_Pos;
pub const GTZC_CFGR3_VREFBUF_Pos: u32 = 1;
pub const GTZC_CFGR3_VREFBUF_Msk: u32 = 0x01 << GTZC_CFGR3_VREFBUF_Pos;
pub const GTZC_CFGR3_CRC_Pos: u32 = 8;
pub const GTZC_CFGR3_CRC_Msk: u32 = 0x01 << GTZC_CFGR3_CRC_Pos;
pub const GTZC_CFGR3_CORDIC_Pos: u32 = 9;
pub const GTZC_CFGR3_CORDIC_Msk: u32 = 0x01 << GTZC_CFGR3_CORDIC_Pos;
pub const GTZC_CFGR3_FMAC_Pos: u32 = 10;
pub const GTZC_CFGR3_FMAC_Msk: u32 = 0x01 << GTZC_CFGR3_FMAC_Pos;
pub const GTZC_CFGR3_ICACHE_REG_Pos: u32 = 12;
pub const GTZC_CFGR3_ICACHE_REG_Msk: u32 = 0x01 << GTZC_CFGR3_ICACHE_REG_Pos;
pub const GTZC_CFGR3_DCACHE1_REG_Pos: u32 = 13;
pub const GTZC_CFGR3_DCACHE1_REG_Msk: u32 = 0x01 << GTZC_CFGR3_DCACHE1_REG_Pos;
pub const GTZC_CFGR3_ADC_Pos: u32 = 14;
pub const GTZC_CFGR3_ADC_Msk: u32 = 0x01 << GTZC_CFGR3_ADC_Pos;
pub const GTZC_CFGR3_DCMI_PSSI_Pos: u32 = 15;
pub const GTZC_CFGR3_DCMI_PSSI_Msk: u32 = 0x01 << GTZC_CFGR3_DCMI_PSSI_Pos;
pub const GTZC_CFGR3_HASH_Pos: u32 = 17;
pub const GTZC_CFGR3_HASH_Msk: u32 = 0x01 << GTZC_CFGR3_HASH_Pos;
pub const GTZC_CFGR3_RNG_Pos: u32 = 18;
pub const GTZC_CFGR3_RNG_Msk: u32 = 0x01 << GTZC_CFGR3_RNG_Pos;
pub const GTZC_CFGR3_PKA_Pos: u32 = 20;
pub const GTZC_CFGR3_PKA_Msk: u32 = 0x01 << GTZC_CFGR3_PKA_Pos;
pub const GTZC_CFGR3_SDMMC1_Pos: u32 = 21;
pub const GTZC_CFGR3_SDMMC1_Msk: u32 = 0x01 << GTZC_CFGR3_SDMMC1_Pos;
pub const GTZC_CFGR3_FMC_REG_Pos: u32 = 23;
pub const GTZC_CFGR3_FMC_REG_Msk: u32 = 0x01 << GTZC_CFGR3_FMC_REG_Pos;
pub const GTZC_CFGR3_OCTOSPI1_Pos: u32 = 24;
pub const GTZC_CFGR3_OCTOSPI1_Msk: u32 = 0x01 << GTZC_CFGR3_OCTOSPI1_Pos;
pub const GTZC_CFGR3_RAMCFG_Pos: u32 = 26;
pub const GTZC_CFGR3_RAMCFG_Msk: u32 = 0x01 << GTZC_CFGR3_RAMCFG_Pos;
pub const GTZC_CFGR4_GPDMA1_Pos: u32 = 0;
pub const GTZC_CFGR4_GPDMA1_Msk: u32 = 0x01 << GTZC_CFGR4_GPDMA1_Pos;
pub const GTZC_CFGR4_GPDMA2_Pos: u32 = 1;
pub const GTZC_CFGR4_GPDMA2_Msk: u32 = 0x01 << GTZC_CFGR4_GPDMA2_Pos;
pub const GTZC_CFGR4_FLASH_Pos: u32 = 2;
pub const GTZC_CFGR4_FLASH_Msk: u32 = 0x01 << GTZC_CFGR4_FLASH_Pos;
pub const GTZC_CFGR4_FLASH_REG_Pos: u32 = 3;
pub const GTZC_CFGR4_FLASH_REG_Msk: u32 = 0x01 << GTZC_CFGR4_FLASH_REG_Pos;
pub const GTZC_CFGR4_SBS_Pos: u32 = 6;
pub const GTZC_CFGR4_SBS_Msk: u32 = 0x01 << GTZC_CFGR4_SBS_Pos;
pub const GTZC_CFGR4_RTC_Pos: u32 = 7;
pub const GTZC_CFGR4_RTC_Msk: u32 = 0x01 << GTZC_CFGR4_RTC_Pos;
pub const GTZC_CFGR4_TAMP_Pos: u32 = 8;
pub const GTZC_CFGR4_TAMP_Msk: u32 = 0x01 << GTZC_CFGR4_TAMP_Pos;
pub const GTZC_CFGR4_PWR_Pos: u32 = 9;
pub const GTZC_CFGR4_PWR_Msk: u32 = 0x01 << GTZC_CFGR4_PWR_Pos;
pub const GTZC_CFGR4_RCC_Pos: u32 = 10;
pub const GTZC_CFGR4_RCC_Msk: u32 = 0x01 << GTZC_CFGR4_RCC_Pos;
pub const GTZC_CFGR4_EXTI_Pos: u32 = 11;
pub const GTZC_CFGR4_EXTI_Msk: u32 = 0x01 << GTZC_CFGR4_EXTI_Pos;
pub const GTZC_CFGR4_TZSC_Pos: u32 = 16;
pub const GTZC_CFGR4_TZSC_Msk: u32 = 0x01 << GTZC_CFGR4_TZSC_Pos;
pub const GTZC_CFGR4_TZIC_Pos: u32 = 17;
pub const GTZC_CFGR4_TZIC_Msk: u32 = 0x01 << GTZC_CFGR4_TZIC_Pos;
pub const GTZC_CFGR4_OCTOSPI1_MEM_Pos: u32 = 18;
pub const GTZC_CFGR4_OCTOSPI1_MEM_Msk: u32 = 0x01 << GTZC_CFGR4_OCTOSPI1_MEM_Pos;
pub const GTZC_CFGR4_FMC_MEM_Pos: u32 = 19;
pub const GTZC_CFGR4_FMC_MEM_Msk: u32 = 0x01 << GTZC_CFGR4_FMC_MEM_Pos;
pub const GTZC_CFGR4_BKPSRAM_Pos: u32 = 20;
pub const GTZC_CFGR4_BKPSRAM_Msk: u32 = 0x01 << GTZC_CFGR4_BKPSRAM_Pos;
pub const GTZC_CFGR4_SRAM1_Pos: u32 = 24;
pub const GTZC_CFGR4_SRAM1_Msk: u32 = 0x01 << GTZC_CFGR4_SRAM1_Pos;
pub const GTZC_CFGR4_MPCBB1_REG_Pos: u32 = 25;
pub const GTZC_CFGR4_MPCBB1_REG_Msk: u32 = 0x01 << GTZC_CFGR4_MPCBB1_REG_Pos;
pub const GTZC_CFGR4_SRAM2_Pos: u32 = 26;
pub const GTZC_CFGR4_SRAM2_Msk: u32 = 0x01 << GTZC_CFGR4_SRAM2_Pos;
pub const GTZC_CFGR4_MPCBB2_REG_Pos: u32 = 27;
pub const GTZC_CFGR4_MPCBB2_REG_Msk: u32 = 0x01 << GTZC_CFGR4_MPCBB2_REG_Pos;
pub const GTZC_CFGR4_SRAM3_Pos: u32 = 28;
pub const GTZC_CFGR4_SRAM3_Msk: u32 = 0x01 << GTZC_CFGR4_SRAM3_Pos;
pub const GTZC_CFGR4_MPCBB3_REG_Pos: u32 = 29;
pub const GTZC_CFGR4_MPCBB3_REG_Msk: u32 = 0x01 << GTZC_CFGR4_MPCBB3_REG_Pos;
pub const GTZC_TZSC1_SECCFGR1_TIM2_Pos: u32 = GTZC_CFGR1_TIM2_Pos;
pub const GTZC_TZSC1_SECCFGR1_TIM2_Msk: u32 = GTZC_CFGR1_TIM2_Msk;
pub const GTZC_TZSC1_SECCFGR1_TIM3_Pos: u32 = GTZC_CFGR1_TIM3_Pos;
pub const GTZC_TZSC1_SECCFGR1_TIM3_Msk: u32 = GTZC_CFGR1_TIM3_Msk;
pub const GTZC_TZSC1_SECCFGR1_TIM4_Pos: u32 = GTZC_CFGR1_TIM4_Pos;
pub const GTZC_TZSC1_SECCFGR1_TIM4_Msk: u32 = GTZC_CFGR1_TIM4_Msk;
pub const GTZC_TZSC1_SECCFGR1_TIM5_Pos: u32 = GTZC_CFGR1_TIM5_Pos;
pub const GTZC_TZSC1_SECCFGR1_TIM5_Msk: u32 = GTZC_CFGR1_TIM5_Msk;
pub const GTZC_TZSC1_SECCFGR1_TIM6_Pos: u32 = GTZC_CFGR1_TIM6_Pos;
pub const GTZC_TZSC1_SECCFGR1_TIM6_Msk: u32 = GTZC_CFGR1_TIM6_Msk;
pub const GTZC_TZSC1_SECCFGR1_TIM7_Pos: u32 = GTZC_CFGR1_TIM7_Pos;
pub const GTZC_TZSC1_SECCFGR1_TIM7_Msk: u32 = GTZC_CFGR1_TIM7_Msk;
pub const GTZC_TZSC1_SECCFGR1_TIM12_Pos: u32 = GTZC_CFGR1_TIM12_Pos;
pub const GTZC_TZSC1_SECCFGR1_TIM12_Msk: u32 = GTZC_CFGR1_TIM12_Msk;
pub const GTZC_TZSC1_SECCFGR1_TIM13_Pos: u32 = GTZC_CFGR1_TIM13_Pos;
pub const GTZC_TZSC1_SECCFGR1_TIM13_Msk: u32 = GTZC_CFGR1_TIM13_Msk;
pub const GTZC_TZSC1_SECCFGR1_TIM14_Pos: u32 = GTZC_CFGR1_TIM14_Pos;
pub const GTZC_TZSC1_SECCFGR1_TIM14_Msk: u32 = GTZC_CFGR1_TIM14_Msk;
pub const GTZC_TZSC1_SECCFGR1_WWDG_Pos: u32 = GTZC_CFGR1_WWDG_Pos;
pub const GTZC_TZSC1_SECCFGR1_WWDG_Msk: u32 = GTZC_CFGR1_WWDG_Msk;
pub const GTZC_TZSC1_SECCFGR1_IWDG_Pos: u32 = GTZC_CFGR1_IWDG_Pos;
pub const GTZC_TZSC1_SECCFGR1_IWDG_Msk: u32 = GTZC_CFGR1_IWDG_Msk;
pub const GTZC_TZSC1_SECCFGR1_SPI2_Pos: u32 = GTZC_CFGR1_SPI2_Pos;
pub const GTZC_TZSC1_SECCFGR1_SPI2_Msk: u32 = GTZC_CFGR1_SPI2_Msk;
pub const GTZC_TZSC1_SECCFGR1_SPI3_Pos: u32 = GTZC_CFGR1_SPI3_Pos;
pub const GTZC_TZSC1_SECCFGR1_SPI3_Msk: u32 = GTZC_CFGR1_SPI3_Msk;
pub const GTZC_TZSC1_SECCFGR1_USART2_Pos: u32 = GTZC_CFGR1_USART2_Pos;
pub const GTZC_TZSC1_SECCFGR1_USART2_Msk: u32 = GTZC_CFGR1_USART2_Msk;
pub const GTZC_TZSC1_SECCFGR1_USART3_Pos: u32 = GTZC_CFGR1_USART3_Pos;
pub const GTZC_TZSC1_SECCFGR1_USART3_Msk: u32 = GTZC_CFGR1_USART3_Msk;
pub const GTZC_TZSC1_SECCFGR1_UART4_Pos: u32 = GTZC_CFGR1_UART4_Pos;
pub const GTZC_TZSC1_SECCFGR1_UART4_Msk: u32 = GTZC_CFGR1_UART4_Msk;
pub const GTZC_TZSC1_SECCFGR1_UART5_Pos: u32 = GTZC_CFGR1_UART5_Pos;
pub const GTZC_TZSC1_SECCFGR1_UART5_Msk: u32 = GTZC_CFGR1_UART5_Msk;
pub const GTZC_TZSC1_SECCFGR1_I2C1_Pos: u32 = GTZC_CFGR1_I2C1_Pos;
pub const GTZC_TZSC1_SECCFGR1_I2C1_Msk: u32 = GTZC_CFGR1_I2C1_Msk;
pub const GTZC_TZSC1_SECCFGR1_I2C2_Pos: u32 = GTZC_CFGR1_I2C2_Pos;
pub const GTZC_TZSC1_SECCFGR1_I2C2_Msk: u32 = GTZC_CFGR1_I2C2_Msk;
pub const GTZC_TZSC1_SECCFGR1_I3C1_Pos: u32 = GTZC_CFGR1_I3C1_Pos;
pub const GTZC_TZSC1_SECCFGR1_I3C1_Msk: u32 = GTZC_CFGR1_I3C1_Msk;
pub const GTZC_TZSC1_SECCFGR1_CRS_Pos: u32 = GTZC_CFGR1_CRS_Pos;
pub const GTZC_TZSC1_SECCFGR1_CRS_Msk: u32 = GTZC_CFGR1_CRS_Msk;
pub const GTZC_TZSC1_SECCFGR1_USART6_Pos: u32 = GTZC_CFGR1_USART6_Pos;
pub const GTZC_TZSC1_SECCFGR1_USART6_Msk: u32 = GTZC_CFGR1_USART6_Msk;
pub const GTZC_TZSC1_SECCFGR1_USART10_Pos: u32 = GTZC_CFGR1_USART10_Pos;
pub const GTZC_TZSC1_SECCFGR1_USART10_Msk: u32 = GTZC_CFGR1_USART10_Msk;
pub const GTZC_TZSC1_SECCFGR1_USART11_Pos: u32 = GTZC_CFGR1_USART11_Pos;
pub const GTZC_TZSC1_SECCFGR1_USART11_Msk: u32 = GTZC_CFGR1_USART11_Msk;
pub const GTZC_TZSC1_SECCFGR1_HDMICEC_Pos: u32 = GTZC_CFGR1_HDMICEC_Pos;
pub const GTZC_TZSC1_SECCFGR1_HDMICEC_Msk: u32 = GTZC_CFGR1_HDMICEC_Msk;
pub const GTZC_TZSC1_SECCFGR1_DAC1_Pos: u32 = GTZC_CFGR1_DAC1_Pos;
pub const GTZC_TZSC1_SECCFGR1_DAC1_Msk: u32 = GTZC_CFGR1_DAC1_Msk;
pub const GTZC_TZSC1_SECCFGR1_UART7_Pos: u32 = GTZC_CFGR1_UART7_Pos;
pub const GTZC_TZSC1_SECCFGR1_UART7_Msk: u32 = GTZC_CFGR1_UART7_Msk;
pub const GTZC_TZSC1_SECCFGR1_UART8_Pos: u32 = GTZC_CFGR1_UART8_Pos;
pub const GTZC_TZSC1_SECCFGR1_UART8_Msk: u32 = GTZC_CFGR1_UART8_Msk;
pub const GTZC_TZSC1_SECCFGR1_UART9_Pos: u32 = GTZC_CFGR1_UART9_Pos;
pub const GTZC_TZSC1_SECCFGR1_UART9_Msk: u32 = GTZC_CFGR1_UART9_Msk;
pub const GTZC_TZSC1_SECCFGR1_UART12_Pos: u32 = GTZC_CFGR1_UART12_Pos;
pub const GTZC_TZSC1_SECCFGR1_UART12_Msk: u32 = GTZC_CFGR1_UART12_Msk;
pub const GTZC_TZSC1_SECCFGR1_DTS_Pos: u32 = GTZC_CFGR1_DTS_Pos;
pub const GTZC_TZSC1_SECCFGR1_DTS_Msk: u32 = GTZC_CFGR1_DTS_Msk;
pub const GTZC_TZSC1_SECCFGR1_LPTIM2_Pos: u32 = GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_TZSC1_SECCFGR1_LPTIM2_Msk: u32 = GTZC_CFGR1_LPTIM2_Msk;
pub const GTZC_TZSC1_SECCFGR2_FDCAN1_Pos: u32 = GTZC_CFGR2_FDCAN1_Pos;
pub const GTZC_TZSC1_SECCFGR2_FDCAN1_Msk: u32 = GTZC_CFGR2_FDCAN1_Msk;
pub const GTZC_TZSC1_SECCFGR2_UCPD1_Pos: u32 = GTZC_CFGR2_UCPD1_Pos;
pub const GTZC_TZSC1_SECCFGR2_UCPD1_Msk: u32 = GTZC_CFGR2_UCPD1_Msk;
pub const GTZC_TZSC1_SECCFGR2_TIM1_Pos: u32 = GTZC_CFGR2_TIM1_Pos;
pub const GTZC_TZSC1_SECCFGR2_TIM1_Msk: u32 = GTZC_CFGR2_TIM1_Msk;
pub const GTZC_TZSC1_SECCFGR2_SPI1_Pos: u32 = GTZC_CFGR2_SPI1_Pos;
pub const GTZC_TZSC1_SECCFGR2_SPI1_Msk: u32 = GTZC_CFGR2_SPI1_Msk;
pub const GTZC_TZSC1_SECCFGR2_TIM8_Pos: u32 = GTZC_CFGR2_TIM8_Pos;
pub const GTZC_TZSC1_SECCFGR2_TIM8_Msk: u32 = GTZC_CFGR2_TIM8_Msk;
pub const GTZC_TZSC1_SECCFGR2_USART1_Pos: u32 = GTZC_CFGR2_USART1_Pos;
pub const GTZC_TZSC1_SECCFGR2_USART1_Msk: u32 = GTZC_CFGR2_USART1_Msk;
pub const GTZC_TZSC1_SECCFGR2_TIM15_Pos: u32 = GTZC_CFGR2_TIM15_Pos;
pub const GTZC_TZSC1_SECCFGR2_TIM15_Msk: u32 = GTZC_CFGR2_TIM15_Msk;
pub const GTZC_TZSC1_SECCFGR2_TIM16_Pos: u32 = GTZC_CFGR2_TIM16_Pos;
pub const GTZC_TZSC1_SECCFGR2_TIM16_Msk: u32 = GTZC_CFGR2_TIM16_Msk;
pub const GTZC_TZSC1_SECCFGR2_TIM17_Pos: u32 = GTZC_CFGR2_TIM17_Pos;
pub const GTZC_TZSC1_SECCFGR2_TIM17_Msk: u32 = GTZC_CFGR2_TIM17_Msk;
pub const GTZC_TZSC1_SECCFGR2_SPI4_Pos: u32 = GTZC_CFGR2_SPI4_Pos;
pub const GTZC_TZSC1_SECCFGR2_SPI4_Msk: u32 = GTZC_CFGR2_SPI4_Msk;
pub const GTZC_TZSC1_SECCFGR2_SPI6_Pos: u32 = GTZC_CFGR2_SPI6_Pos;
pub const GTZC_TZSC1_SECCFGR2_SPI6_Msk: u32 = GTZC_CFGR2_SPI6_Msk;
pub const GTZC_TZSC1_SECCFGR2_SAI1_Pos: u32 = GTZC_CFGR2_SAI1_Pos;
pub const GTZC_TZSC1_SECCFGR2_SAI1_Msk: u32 = GTZC_CFGR2_SAI1_Msk;
pub const GTZC_TZSC1_SECCFGR2_SAI2_Pos: u32 = GTZC_CFGR2_SAI2_Pos;
pub const GTZC_TZSC1_SECCFGR2_SAI2_Msk: u32 = GTZC_CFGR2_SAI2_Msk;
pub const GTZC_TZSC1_SECCFGR2_USB_Pos: u32 = GTZC_CFGR2_USB_Pos;
pub const GTZC_TZSC1_SECCFGR2_USB_Msk: u32 = GTZC_CFGR2_USB_Msk;
pub const GTZC_TZSC1_SECCFGR2_SPI5_Pos: u32 = GTZC_CFGR2_SPI5_Pos;
pub const GTZC_TZSC1_SECCFGR2_SPI5_Msk: u32 = GTZC_CFGR2_SPI5_Msk;
pub const GTZC_TZSC1_SECCFGR2_LPUART1_Pos: u32 = GTZC_CFGR2_LPUART1_Pos;
pub const GTZC_TZSC1_SECCFGR2_LPUART1_Msk: u32 = GTZC_CFGR2_LPUART1_Msk;
pub const GTZC_TZSC1_SECCFGR2_I2C3_Pos: u32 = GTZC_CFGR2_I2C3_Pos;
pub const GTZC_TZSC1_SECCFGR2_I2C3_Msk: u32 = GTZC_CFGR2_I2C3_Msk;
pub const GTZC_TZSC1_SECCFGR2_I2C4_Pos: u32 = GTZC_CFGR2_I2C4_Pos;
pub const GTZC_TZSC1_SECCFGR2_I2C4_Msk: u32 = GTZC_CFGR2_I2C4_Msk;
pub const GTZC_TZSC1_SECCFGR2_LPTIM1_Pos: u32 = GTZC_CFGR2_LPTIM1_Pos;
pub const GTZC_TZSC1_SECCFGR2_LPTIM1_Msk: u32 = GTZC_CFGR2_LPTIM1_Msk;
pub const GTZC_TZSC1_SECCFGR2_LPTIM3_Pos: u32 = GTZC_CFGR2_LPTIM3_Pos;
pub const GTZC_TZSC1_SECCFGR2_LPTIM3_Msk: u32 = GTZC_CFGR2_LPTIM3_Msk;
pub const GTZC_TZSC1_SECCFGR2_LPTIM4_Pos: u32 = GTZC_CFGR2_LPTIM4_Pos;
pub const GTZC_TZSC1_SECCFGR2_LPTIM4_Msk: u32 = GTZC_CFGR2_LPTIM4_Msk;
pub const GTZC_TZSC1_SECCFGR2_LPTIM5_Pos: u32 = GTZC_CFGR2_LPTIM5_Pos;
pub const GTZC_TZSC1_SECCFGR2_LPTIM5_Msk: u32 = GTZC_CFGR2_LPTIM5_Msk;
pub const GTZC_TZSC1_SECCFGR3_LPTIM6_Pos: u32 = GTZC_CFGR3_LPTIM6_Pos;
pub const GTZC_TZSC1_SECCFGR3_LPTIM6_Msk: u32 = GTZC_CFGR3_LPTIM6_Msk;
pub const GTZC_TZSC1_SECCFGR3_VREFBUF_Pos: u32 = GTZC_CFGR3_VREFBUF_Pos;
pub const GTZC_TZSC1_SECCFGR3_VREFBUF_Msk: u32 = GTZC_CFGR3_VREFBUF_Msk;
pub const GTZC_TZSC1_SECCFGR3_CRC_Pos: u32 = GTZC_CFGR3_CRC_Pos;
pub const GTZC_TZSC1_SECCFGR3_CRC_Msk: u32 = GTZC_CFGR3_CRC_Msk;
pub const GTZC_TZSC1_SECCFGR3_CORDIC_Pos: u32 = GTZC_CFGR3_CORDIC_Pos;
pub const GTZC_TZSC1_SECCFGR3_CORDIC_Msk: u32 = GTZC_CFGR3_CORDIC_Msk;
pub const GTZC_TZSC1_SECCFGR3_FMAC_Pos: u32 = GTZC_CFGR3_FMAC_Pos;
pub const GTZC_TZSC1_SECCFGR3_FMAC_Msk: u32 = GTZC_CFGR3_FMAC_Msk;
pub const GTZC_TZSC1_SECCFGR3_ICACHE_REG_Pos: u32 = GTZC_CFGR3_ICACHE_REG_Pos;
pub const GTZC_TZSC1_SECCFGR3_ICACHE_REG_Msk: u32 = GTZC_CFGR3_ICACHE_REG_Msk;
pub const GTZC_TZSC1_SECCFGR3_DCACHE1_REG_Pos: u32 = GTZC_CFGR3_DCACHE1_REG_Pos;
pub const GTZC_TZSC1_SECCFGR3_DCACHE1_REG_Msk: u32 = GTZC_CFGR3_DCACHE1_REG_Msk;
pub const GTZC_TZSC1_SECCFGR3_ADC_Pos: u32 = GTZC_CFGR3_ADC_Pos;
pub const GTZC_TZSC1_SECCFGR3_ADC_Msk: u32 = GTZC_CFGR3_ADC_Msk;
pub const GTZC_TZSC1_SECCFGR3_DCMI_PSSI_Pos: u32 = GTZC_CFGR3_DCMI_PSSI_Pos;
pub const GTZC_TZSC1_SECCFGR3_DCMI_PSSI_Msk: u32 = GTZC_CFGR3_DCMI_PSSI_Msk;
pub const GTZC_TZSC1_SECCFGR3_HASH_Pos: u32 = GTZC_CFGR3_HASH_Pos;
pub const GTZC_TZSC1_SECCFGR3_HASH_Msk: u32 = GTZC_CFGR3_HASH_Msk;
pub const GTZC_TZSC1_SECCFGR3_RNG_Pos: u32 = GTZC_CFGR3_RNG_Pos;
pub const GTZC_TZSC1_SECCFGR3_RNG_Msk: u32 = GTZC_CFGR3_RNG_Msk;
pub const GTZC_TZSC1_SECCFGR3_PKA_Pos: u32 = GTZC_CFGR3_PKA_Pos;
pub const GTZC_TZSC1_SECCFGR3_PKA_Msk: u32 = GTZC_CFGR3_PKA_Msk;
pub const GTZC_TZSC1_SECCFGR3_SDMMC1_Pos: u32 = GTZC_CFGR3_SDMMC1_Pos;
pub const GTZC_TZSC1_SECCFGR3_SDMMC1_Msk: u32 = GTZC_CFGR3_SDMMC1_Msk;
pub const GTZC_TZSC1_SECCFGR3_FMC_REG_Pos: u32 = GTZC_CFGR3_FMC_REG_Pos;
pub const GTZC_TZSC1_SECCFGR3_FMC_REG_Msk: u32 = GTZC_CFGR3_FMC_REG_Msk;
pub const GTZC_TZSC1_SECCFGR3_OCTOSPI1_Pos: u32 = GTZC_CFGR3_OCTOSPI1_Pos;
pub const GTZC_TZSC1_SECCFGR3_OCTOSPI1_Msk: u32 = GTZC_CFGR3_OCTOSPI1_Msk;
pub const GTZC_TZSC1_SECCFGR3_RAMCFG_Pos: u32 = GTZC_CFGR3_RAMCFG_Pos;
pub const GTZC_TZSC1_SECCFGR3_RAMCFG_Msk: u32 = GTZC_CFGR3_RAMCFG_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_TIM2_Pos: u32 = GTZC_CFGR1_TIM2_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_TIM2_Msk: u32 = GTZC_CFGR1_TIM2_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_TIM3_Pos: u32 = GTZC_CFGR1_TIM3_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_TIM3_Msk: u32 = GTZC_CFGR1_TIM3_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_TIM4_Pos: u32 = GTZC_CFGR1_TIM4_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_TIM4_Msk: u32 = GTZC_CFGR1_TIM4_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_TIM5_Pos: u32 = GTZC_CFGR1_TIM5_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_TIM5_Msk: u32 = GTZC_CFGR1_TIM5_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_TIM6_Pos: u32 = GTZC_CFGR1_TIM6_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_TIM6_Msk: u32 = GTZC_CFGR1_TIM6_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_TIM7_Pos: u32 = GTZC_CFGR1_TIM7_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_TIM7_Msk: u32 = GTZC_CFGR1_TIM7_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_TIM12_Pos: u32 = GTZC_CFGR1_TIM12_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_TIM12_Msk: u32 = GTZC_CFGR1_TIM12_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_TIM13_Pos: u32 = GTZC_CFGR1_TIM13_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_TIM13_Msk: u32 = GTZC_CFGR1_TIM13_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_TIM14_Pos: u32 = GTZC_CFGR1_TIM14_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_TIM14_Msk: u32 = GTZC_CFGR1_TIM14_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_WWDG_Pos: u32 = GTZC_CFGR1_WWDG_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_WWDG_Msk: u32 = GTZC_CFGR1_WWDG_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_IWDG_Pos: u32 = GTZC_CFGR1_IWDG_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_IWDG_Msk: u32 = GTZC_CFGR1_IWDG_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_SPI2_Pos: u32 = GTZC_CFGR1_SPI2_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_SPI2_Msk: u32 = GTZC_CFGR1_SPI2_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_SPI3_Pos: u32 = GTZC_CFGR1_SPI3_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_SPI3_Msk: u32 = GTZC_CFGR1_SPI3_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_USART2_Pos: u32 = GTZC_CFGR1_USART2_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_USART2_Msk: u32 = GTZC_CFGR1_USART2_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_USART3_Pos: u32 = GTZC_CFGR1_USART3_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_USART3_Msk: u32 = GTZC_CFGR1_USART3_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_UART4_Pos: u32 = GTZC_CFGR1_UART4_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_UART4_Msk: u32 = GTZC_CFGR1_UART4_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_UART5_Pos: u32 = GTZC_CFGR1_UART5_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_UART5_Msk: u32 = GTZC_CFGR1_UART5_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_I2C1_Pos: u32 = GTZC_CFGR1_I2C1_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_I2C1_Msk: u32 = GTZC_CFGR1_I2C1_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_I2C2_Pos: u32 = GTZC_CFGR1_I2C2_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_I2C2_Msk: u32 = GTZC_CFGR1_I2C2_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_I3C1_Pos: u32 = GTZC_CFGR1_I3C1_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_I3C1_Msk: u32 = GTZC_CFGR1_I3C1_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_CRS_Pos: u32 = GTZC_CFGR1_CRS_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_CRS_Msk: u32 = GTZC_CFGR1_CRS_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_USART6_Pos: u32 = GTZC_CFGR1_USART6_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_USART6_Msk: u32 = GTZC_CFGR1_USART6_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_USART10_Pos: u32 = GTZC_CFGR1_USART10_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_USART10_Msk: u32 = GTZC_CFGR1_USART10_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_USART11_Pos: u32 = GTZC_CFGR1_USART11_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_USART11_Msk: u32 = GTZC_CFGR1_USART11_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_HDMICEC_Pos: u32 = GTZC_CFGR1_HDMICEC_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_HDMICEC_Msk: u32 = GTZC_CFGR1_HDMICEC_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_DAC1_Pos: u32 = GTZC_CFGR1_DAC1_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_DAC1_Msk: u32 = GTZC_CFGR1_DAC1_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_UART7_Pos: u32 = GTZC_CFGR1_UART7_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_UART7_Msk: u32 = GTZC_CFGR1_UART7_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_UART8_Pos: u32 = GTZC_CFGR1_UART8_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_UART8_Msk: u32 = GTZC_CFGR1_UART8_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_UART9_Pos: u32 = GTZC_CFGR1_UART9_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_UART9_Msk: u32 = GTZC_CFGR1_UART9_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_UART12_Pos: u32 = GTZC_CFGR1_UART12_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_UART12Msk: u32 = GTZC_CFGR1_UART12_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_DTS_Pos: u32 = GTZC_CFGR1_DTS_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_DTS_Msk: u32 = GTZC_CFGR1_DTS_Msk;
pub const GTZC_TZSC1_PRIVCFGR1_LPTIM2_Pos: u32 = GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_TZSC1_PRIVCFGR1_LPTIM2_Msk: u32 = GTZC_CFGR1_LPTIM2_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_FDCAN1_Pos: u32 = GTZC_CFGR2_FDCAN1_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_FDCAN1_Msk: u32 = GTZC_CFGR2_FDCAN1_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_UCPD1_Pos: u32 = GTZC_CFGR2_UCPD1_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_UCPD1_Msk: u32 = GTZC_CFGR2_UCPD1_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_TIM1_Pos: u32 = GTZC_CFGR2_TIM1_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_TIM1_Msk: u32 = GTZC_CFGR2_TIM1_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_SPI1_Pos: u32 = GTZC_CFGR2_SPI1_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_SPI1_Msk: u32 = GTZC_CFGR2_SPI1_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_TIM8_Pos: u32 = GTZC_CFGR2_TIM8_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_TIM8_Msk: u32 = GTZC_CFGR2_TIM8_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_USART1_Pos: u32 = GTZC_CFGR2_USART1_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_USART1_Msk: u32 = GTZC_CFGR2_USART1_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_TIM15_Pos: u32 = GTZC_CFGR2_TIM15_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_TIM15_Msk: u32 = GTZC_CFGR2_TIM15_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_TIM16_Pos: u32 = GTZC_CFGR2_TIM16_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_TIM16_Msk: u32 = GTZC_CFGR2_TIM16_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_TIM17_Pos: u32 = GTZC_CFGR2_TIM17_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_TIM17_Msk: u32 = GTZC_CFGR2_TIM17_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_SPI4_Pos: u32 = GTZC_CFGR2_SPI4_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_SPI4_Msk: u32 = GTZC_CFGR2_SPI4_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_SPI6_Pos: u32 = GTZC_CFGR2_SPI6_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_SPI6_Msk: u32 = GTZC_CFGR2_SPI6_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_SAI1_Pos: u32 = GTZC_CFGR2_SAI1_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_SAI1_Msk: u32 = GTZC_CFGR2_SAI1_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_SAI2_Pos: u32 = GTZC_CFGR2_SAI2_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_SAI2_Msk: u32 = GTZC_CFGR2_SAI2_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_USB_Pos: u32 = GTZC_CFGR2_USB_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_USB_Msk: u32 = GTZC_CFGR2_USB_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_SPI5_Pos: u32 = GTZC_CFGR2_SPI5_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_SPI5_Msk: u32 = GTZC_CFGR2_SPI5_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_LPUART1_Pos: u32 = GTZC_CFGR2_LPUART1_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_LPUART1_Msk: u32 = GTZC_CFGR2_LPUART1_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_I2C3_Pos: u32 = GTZC_CFGR2_I2C3_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_I2C3_Msk: u32 = GTZC_CFGR2_I2C3_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_I2C4_Pos: u32 = GTZC_CFGR2_I2C4_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_I2C4_Msk: u32 = GTZC_CFGR2_I2C4_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_LPTIM1_Pos: u32 = GTZC_CFGR2_LPTIM1_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_LPTIM1_Msk: u32 = GTZC_CFGR2_LPTIM1_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_LPTIM3_Pos: u32 = GTZC_CFGR2_LPTIM3_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_LPTIM3_Msk: u32 = GTZC_CFGR2_LPTIM3_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_LPTIM4_Pos: u32 = GTZC_CFGR2_LPTIM4_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_LPTIM4_Msk: u32 = GTZC_CFGR2_LPTIM4_Msk;
pub const GTZC_TZSC1_PRIVCFGR2_LPTIM5_Pos: u32 = GTZC_CFGR2_LPTIM5_Pos;
pub const GTZC_TZSC1_PRIVCFGR2_LPTIM5_Msk: u32 = GTZC_CFGR2_LPTIM5_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_LPTIM6_Pos: u32 = GTZC_CFGR3_LPTIM6_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_LPTIM6_Msk: u32 = GTZC_CFGR3_LPTIM6_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_VREFBUF_Pos: u32 = GTZC_CFGR3_VREFBUF_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_VREFBUF_Msk: u32 = GTZC_CFGR3_VREFBUF_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_CRC_Pos: u32 = GTZC_CFGR3_CRC_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_CRC_Msk: u32 = GTZC_CFGR3_CRC_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_CORDIC_Pos: u32 = GTZC_CFGR3_CORDIC_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_CORDIC_Msk: u32 = GTZC_CFGR3_CORDIC_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_FMAC_Pos: u32 = GTZC_CFGR3_FMAC_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_FMAC_Msk: u32 = GTZC_CFGR3_FMAC_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_ICACHE_REG_Pos: u32 = GTZC_CFGR3_ICACHE_REG_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_ICACHE_REG_Msk: u32 = GTZC_CFGR3_ICACHE_REG_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_DCACHE1_REG_Pos: u32 = GTZC_CFGR3_DCACHE1_REG_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_DCACHE1_REG_Msk: u32 = GTZC_CFGR3_DCACHE1_REG_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_ADC_Pos: u32 = GTZC_CFGR3_ADC_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_ADC_Msk: u32 = GTZC_CFGR3_ADC_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_DCMI_PSSI_Pos: u32 = GTZC_CFGR3_DCMI_PSSI_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_DCMI_PSSI_Msk: u32 = GTZC_CFGR3_DCMI_PSSI_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_HASH_Pos: u32 = GTZC_CFGR3_HASH_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_HASH_Msk: u32 = GTZC_CFGR3_HASH_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_RNG_Pos: u32 = GTZC_CFGR3_RNG_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_RNG_Msk: u32 = GTZC_CFGR3_RNG_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_PKA_Pos: u32 = GTZC_CFGR3_PKA_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_PKA_Msk: u32 = GTZC_CFGR3_PKA_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_SDMMC1_Pos: u32 = GTZC_CFGR3_SDMMC1_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_SDMMC1_Msk: u32 = GTZC_CFGR3_SDMMC1_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_FMC_REG_Pos: u32 = GTZC_CFGR3_FMC_REG_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_FMC_REG_Msk: u32 = GTZC_CFGR3_FMC_REG_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_Pos: u32 = GTZC_CFGR3_OCTOSPI1_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_Msk: u32 = GTZC_CFGR3_OCTOSPI1_Msk;
pub const GTZC_TZSC1_PRIVCFGR3_RAMCFG_Pos: u32 = GTZC_CFGR3_RAMCFG_Pos;
pub const GTZC_TZSC1_PRIVCFGR3_RAMCFG_Msk: u32 = GTZC_CFGR3_RAMCFG_Msk;
pub const GTZC_TZIC1_IER1_TIM2_Pos: u32 = GTZC_CFGR1_TIM2_Pos;
pub const GTZC_TZIC1_IER1_TIM2_Msk: u32 = GTZC_CFGR1_TIM2_Msk;
pub const GTZC_TZIC1_IER1_TIM3_Pos: u32 = GTZC_CFGR1_TIM3_Pos;
pub const GTZC_TZIC1_IER1_TIM3_Msk: u32 = GTZC_CFGR1_TIM3_Msk;
pub const GTZC_TZIC1_IER1_TIM4_Pos: u32 = GTZC_CFGR1_TIM4_Pos;
pub const GTZC_TZIC1_IER1_TIM4_Msk: u32 = GTZC_CFGR1_TIM4_Msk;
pub const GTZC_TZIC1_IER1_TIM5_Pos: u32 = GTZC_CFGR1_TIM5_Pos;
pub const GTZC_TZIC1_IER1_TIM5_Msk: u32 = GTZC_CFGR1_TIM5_Msk;
pub const GTZC_TZIC1_IER1_TIM6_Pos: u32 = GTZC_CFGR1_TIM6_Pos;
pub const GTZC_TZIC1_IER1_TIM6_Msk: u32 = GTZC_CFGR1_TIM6_Msk;
pub const GTZC_TZIC1_IER1_TIM7_Pos: u32 = GTZC_CFGR1_TIM7_Pos;
pub const GTZC_TZIC1_IER1_TIM7_Msk: u32 = GTZC_CFGR1_TIM7_Msk;
pub const GTZC_TZIC1_IER1_TIM12_Pos: u32 = GTZC_CFGR1_TIM12_Pos;
pub const GTZC_TZIC1_IER1_TIM12_Msk: u32 = GTZC_CFGR1_TIM12_Msk;
pub const GTZC_TZIC1_IER1_TIM13_Pos: u32 = GTZC_CFGR1_TIM13_Pos;
pub const GTZC_TZIC1_IER1_TIM13_Msk: u32 = GTZC_CFGR1_TIM13_Msk;
pub const GTZC_TZIC1_IER1_TIM14_Pos: u32 = GTZC_CFGR1_TIM14_Pos;
pub const GTZC_TZIC1_IER1_TIM14_Msk: u32 = GTZC_CFGR1_TIM14_Msk;
pub const GTZC_TZIC1_IER1_WWDG_Pos: u32 = GTZC_CFGR1_WWDG_Pos;
pub const GTZC_TZIC1_IER1_WWDG_Msk: u32 = GTZC_CFGR1_WWDG_Msk;
pub const GTZC_TZIC1_IER1_IWDG_Pos: u32 = GTZC_CFGR1_IWDG_Pos;
pub const GTZC_TZIC1_IER1_IWDG_Msk: u32 = GTZC_CFGR1_IWDG_Msk;
pub const GTZC_TZIC1_IER1_SPI2_Pos: u32 = GTZC_CFGR1_SPI2_Pos;
pub const GTZC_TZIC1_IER1_SPI2_Msk: u32 = GTZC_CFGR1_SPI2_Msk;
pub const GTZC_TZIC1_IER1_SPI3_Pos: u32 = GTZC_CFGR1_SPI3_Pos;
pub const GTZC_TZIC1_IER1_SPI3_Msk: u32 = GTZC_CFGR1_SPI3_Msk;
pub const GTZC_TZIC1_IER1_USART2_Pos: u32 = GTZC_CFGR1_USART2_Pos;
pub const GTZC_TZIC1_IER1_USART2_Msk: u32 = GTZC_CFGR1_USART2_Msk;
pub const GTZC_TZIC1_IER1_USART3_Pos: u32 = GTZC_CFGR1_USART3_Pos;
pub const GTZC_TZIC1_IER1_USART3_Msk: u32 = GTZC_CFGR1_USART3_Msk;
pub const GTZC_TZIC1_IER1_UART4_Pos: u32 = GTZC_CFGR1_UART4_Pos;
pub const GTZC_TZIC1_IER1_UART4_Msk: u32 = GTZC_CFGR1_UART4_Msk;
pub const GTZC_TZIC1_IER1_UART5_Pos: u32 = GTZC_CFGR1_UART5_Pos;
pub const GTZC_TZIC1_IER1_UART5_Msk: u32 = GTZC_CFGR1_UART5_Msk;
pub const GTZC_TZIC1_IER1_I2C1_Pos: u32 = GTZC_CFGR1_I2C1_Pos;
pub const GTZC_TZIC1_IER1_I2C1_Msk: u32 = GTZC_CFGR1_I2C1_Msk;
pub const GTZC_TZIC1_IER1_I2C2_Pos: u32 = GTZC_CFGR1_I2C2_Pos;
pub const GTZC_TZIC1_IER1_I2C2_Msk: u32 = GTZC_CFGR1_I2C2_Msk;
pub const GTZC_TZIC1_IER1_I3C1_Pos: u32 = GTZC_CFGR1_I3C1_Pos;
pub const GTZC_TZIC1_IER1_I3C1_Msk: u32 = GTZC_CFGR1_I3C1_Msk;
pub const GTZC_TZIC1_IER1_CRS_Pos: u32 = GTZC_CFGR1_CRS_Pos;
pub const GTZC_TZIC1_IER1_CRS_Msk: u32 = GTZC_CFGR1_CRS_Msk;
pub const GTZC_TZIC1_IER1_USART6_Pos: u32 = GTZC_CFGR1_USART6_Pos;
pub const GTZC_TZIC1_IER1_USART6_Msk: u32 = GTZC_CFGR1_USART6_Msk;
pub const GTZC_TZIC1_IER1_USART10_Pos: u32 = GTZC_CFGR1_USART10_Pos;
pub const GTZC_TZIC1_IER1_USART10_Msk: u32 = GTZC_CFGR1_USART10_Msk;
pub const GTZC_TZIC1_IER1_USART11_Pos: u32 = GTZC_CFGR1_USART11_Pos;
pub const GTZC_TZIC1_IER1_USART11_Msk: u32 = GTZC_CFGR1_USART11_Msk;
pub const GTZC_TZIC1_IER1_HDMICEC_Pos: u32 = GTZC_CFGR1_HDMICEC_Pos;
pub const GTZC_TZIC1_IER1_HDMICEC_Msk: u32 = GTZC_CFGR1_HDMICEC_Msk;
pub const GTZC_TZIC1_IER1_DAC1_Pos: u32 = GTZC_CFGR1_DAC1_Pos;
pub const GTZC_TZIC1_IER1_DAC1_Msk: u32 = GTZC_CFGR1_DAC1_Msk;
pub const GTZC_TZIC1_IER1_UART7_Pos: u32 = GTZC_CFGR1_UART7_Pos;
pub const GTZC_TZIC1_IER1_UART7_Msk: u32 = GTZC_CFGR1_UART7_Msk;
pub const GTZC_TZIC1_IER1_UART8_Pos: u32 = GTZC_CFGR1_UART8_Pos;
pub const GTZC_TZIC1_IER1_UART8_Msk: u32 = GTZC_CFGR1_UART8_Msk;
pub const GTZC_TZIC1_IER1_UART9_Pos: u32 = GTZC_CFGR1_UART9_Pos;
pub const GTZC_TZIC1_IER1_UART9_Msk: u32 = GTZC_CFGR1_UART9_Msk;
pub const GTZC_TZIC1_IER1_UART12_Pos: u32 = GTZC_CFGR1_UART12_Pos;
pub const GTZC_TZIC1_IER1_UART12_Msk: u32 = GTZC_CFGR1_UART12_Msk;
pub const GTZC_TZIC1_IER1_DTS_Pos: u32 = GTZC_CFGR1_DTS_Pos;
pub const GTZC_TZIC1_IER1_DTS_Msk: u32 = GTZC_CFGR1_DTS_Msk;
pub const GTZC_TZIC1_IER1_LPTIM2_Pos: u32 = GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_TZIC1_IER1_LPTIM2_Msk: u32 = GTZC_CFGR1_LPTIM2_Msk;
pub const GTZC_TZIC1_IER2_FDCAN1_Pos: u32 = GTZC_CFGR2_FDCAN1_Pos;
pub const GTZC_TZIC1_IER2_FDCAN1_Msk: u32 = GTZC_CFGR2_FDCAN1_Msk;
pub const GTZC_TZIC1_IER2_UCPD1_Pos: u32 = GTZC_CFGR2_UCPD1_Pos;
pub const GTZC_TZIC1_IER2_UCPD1_Msk: u32 = GTZC_CFGR2_UCPD1_Msk;
pub const GTZC_TZIC1_IER2_TIM1_Pos: u32 = GTZC_CFGR2_TIM1_Pos;
pub const GTZC_TZIC1_IER2_TIM1_Msk: u32 = GTZC_CFGR2_TIM1_Msk;
pub const GTZC_TZIC1_IER2_SPI1_Pos: u32 = GTZC_CFGR2_SPI1_Pos;
pub const GTZC_TZIC1_IER2_SPI1_Msk: u32 = GTZC_CFGR2_SPI1_Msk;
pub const GTZC_TZIC1_IER2_TIM8_Pos: u32 = GTZC_CFGR2_TIM8_Pos;
pub const GTZC_TZIC1_IER2_TIM8_Msk: u32 = GTZC_CFGR2_TIM8_Msk;
pub const GTZC_TZIC1_IER2_USART1_Pos: u32 = GTZC_CFGR2_USART1_Pos;
pub const GTZC_TZIC1_IER2_USART1_Msk: u32 = GTZC_CFGR2_USART1_Msk;
pub const GTZC_TZIC1_IER2_TIM15_Pos: u32 = GTZC_CFGR2_TIM15_Pos;
pub const GTZC_TZIC1_IER2_TIM15_Msk: u32 = GTZC_CFGR2_TIM15_Msk;
pub const GTZC_TZIC1_IER2_TIM16_Pos: u32 = GTZC_CFGR2_TIM16_Pos;
pub const GTZC_TZIC1_IER2_TIM16_Msk: u32 = GTZC_CFGR2_TIM16_Msk;
pub const GTZC_TZIC1_IER2_TIM17_Pos: u32 = GTZC_CFGR2_TIM17_Pos;
pub const GTZC_TZIC1_IER2_TIM17_Msk: u32 = GTZC_CFGR2_TIM17_Msk;
pub const GTZC_TZIC1_IER2_SPI4_Pos: u32 = GTZC_CFGR2_SPI4_Pos;
pub const GTZC_TZIC1_IER2_SPI4_Msk: u32 = GTZC_CFGR2_SPI4_Msk;
pub const GTZC_TZIC1_IER2_SPI6_Pos: u32 = GTZC_CFGR2_SPI6_Pos;
pub const GTZC_TZIC1_IER2_SPI6_Msk: u32 = GTZC_CFGR2_SPI6_Msk;
pub const GTZC_TZIC1_IER2_SAI1_Pos: u32 = GTZC_CFGR2_SAI1_Pos;
pub const GTZC_TZIC1_IER2_SAI1_Msk: u32 = GTZC_CFGR2_SAI1_Msk;
pub const GTZC_TZIC1_IER2_SAI2_Pos: u32 = GTZC_CFGR2_SAI2_Pos;
pub const GTZC_TZIC1_IER2_SAI2_Msk: u32 = GTZC_CFGR2_SAI2_Msk;
pub const GTZC_TZIC1_IER2_USB_Pos: u32 = GTZC_CFGR2_USB_Pos;
pub const GTZC_TZIC1_IER2_USB_Msk: u32 = GTZC_CFGR2_USB_Msk;
pub const GTZC_TZIC1_IER2_SPI5_Pos: u32 = GTZC_CFGR2_SPI5_Pos;
pub const GTZC_TZIC1_IER2_SPI5_Msk: u32 = GTZC_CFGR2_SPI5_Msk;
pub const GTZC_TZIC1_IER2_LPUART1_Pos: u32 = GTZC_CFGR2_LPUART1_Pos;
pub const GTZC_TZIC1_IER2_LPUART1_Msk: u32 = GTZC_CFGR2_LPUART1_Msk;
pub const GTZC_TZIC1_IER2_I2C3_Pos: u32 = GTZC_CFGR2_I2C3_Pos;
pub const GTZC_TZIC1_IER2_I2C3_Msk: u32 = GTZC_CFGR2_I2C3_Msk;
pub const GTZC_TZIC1_IER2_I2C4_Pos: u32 = GTZC_CFGR2_I2C4_Pos;
pub const GTZC_TZIC1_IER2_I2C4_Msk: u32 = GTZC_CFGR2_I2C4_Msk;
pub const GTZC_TZIC1_IER2_LPTIM1_Pos: u32 = GTZC_CFGR2_LPTIM1_Pos;
pub const GTZC_TZIC1_IER2_LPTIM1_Msk: u32 = GTZC_CFGR2_LPTIM1_Msk;
pub const GTZC_TZIC1_IER2_LPTIM3_Pos: u32 = GTZC_CFGR2_LPTIM3_Pos;
pub const GTZC_TZIC1_IER2_LPTIM3_Msk: u32 = GTZC_CFGR2_LPTIM3_Msk;
pub const GTZC_TZIC1_IER2_LPTIM4_Pos: u32 = GTZC_CFGR2_LPTIM4_Pos;
pub const GTZC_TZIC1_IER2_LPTIM4_Msk: u32 = GTZC_CFGR2_LPTIM4_Msk;
pub const GTZC_TZIC1_IER2_LPTIM5_Pos: u32 = GTZC_CFGR2_LPTIM5_Pos;
pub const GTZC_TZIC1_IER2_LPTIM5_Msk: u32 = GTZC_CFGR2_LPTIM5_Msk;
pub const GTZC_TZIC1_IER3_LPTIM6_Pos: u32 = GTZC_CFGR3_LPTIM6_Pos;
pub const GTZC_TZIC1_IER3_LPTIM6_Msk: u32 = GTZC_CFGR3_LPTIM6_Msk;
pub const GTZC_TZIC1_IER3_VREFBUF_Pos: u32 = GTZC_CFGR3_VREFBUF_Pos;
pub const GTZC_TZIC1_IER3_VREFBUF_Msk: u32 = GTZC_CFGR3_VREFBUF_Msk;
pub const GTZC_TZIC1_IER3_CRC_Pos: u32 = GTZC_CFGR3_CRC_Pos;
pub const GTZC_TZIC1_IER3_CRC_Msk: u32 = GTZC_CFGR3_CRC_Msk;
pub const GTZC_TZIC1_IER3_CORDIC_Pos: u32 = GTZC_CFGR3_CORDIC_Pos;
pub const GTZC_TZIC1_IER3_CORDIC_Msk: u32 = GTZC_CFGR3_CORDIC_Msk;
pub const GTZC_TZIC1_IER3_FMAC_Pos: u32 = GTZC_CFGR3_FMAC_Pos;
pub const GTZC_TZIC1_IER3_FMAC_Msk: u32 = GTZC_CFGR3_FMAC_Msk;
pub const GTZC_TZIC1_IER3_ICACHE_REG_Pos: u32 = GTZC_CFGR3_ICACHE_REG_Pos;
pub const GTZC_TZIC1_IER3_ICACHE_REG_Msk: u32 = GTZC_CFGR3_ICACHE_REG_Msk;
pub const GTZC_TZIC1_IER3_DCACHE1_REG_Pos: u32 = GTZC_CFGR3_DCACHE1_REG_Pos;
pub const GTZC_TZIC1_IER3_DCACHE1_REG_Msk: u32 = GTZC_CFGR3_DCACHE1_REG_Msk;
pub const GTZC_TZIC1_IER3_ADC_Pos: u32 = GTZC_CFGR3_ADC_Pos;
pub const GTZC_TZIC1_IER3_ADC_Msk: u32 = GTZC_CFGR3_ADC_Msk;
pub const GTZC_TZIC1_IER3_DCMI_PSSI_Pos: u32 = GTZC_CFGR3_DCMI_PSSI_Pos;
pub const GTZC_TZIC1_IER3_DCMI_PSSI_Msk: u32 = GTZC_CFGR3_DCMI_PSSI_Msk;
pub const GTZC_TZIC1_IER3_HASH_Pos: u32 = GTZC_CFGR3_HASH_Pos;
pub const GTZC_TZIC1_IER3_HASH_Msk: u32 = GTZC_CFGR3_HASH_Msk;
pub const GTZC_TZIC1_IER3_RNG_Pos: u32 = GTZC_CFGR3_RNG_Pos;
pub const GTZC_TZIC1_IER3_RNG_Msk: u32 = GTZC_CFGR3_RNG_Msk;
pub const GTZC_TZIC1_IER3_PKA_Pos: u32 = GTZC_CFGR3_PKA_Pos;
pub const GTZC_TZIC1_IER3_PKA_Msk: u32 = GTZC_CFGR3_PKA_Msk;
pub const GTZC_TZIC1_IER3_SDMMC1_Pos: u32 = GTZC_CFGR3_SDMMC1_Pos;
pub const GTZC_TZIC1_IER3_SDMMC1_Msk: u32 = GTZC_CFGR3_SDMMC1_Msk;
pub const GTZC_TZIC1_IER3_FMC_REG_Pos: u32 = GTZC_CFGR3_FMC_REG_Pos;
pub const GTZC_TZIC1_IER3_FMC_REG_Msk: u32 = GTZC_CFGR3_FMC_REG_Msk;
pub const GTZC_TZIC1_IER3_OCTOSPI1_Pos: u32 = GTZC_CFGR3_OCTOSPI1_Pos;
pub const GTZC_TZIC1_IER3_OCTOSPI1_Msk: u32 = GTZC_CFGR3_OCTOSPI1_Msk;
pub const GTZC_TZIC1_IER3_RAMCFG_Pos: u32 = GTZC_CFGR3_RAMCFG_Pos;
pub const GTZC_TZIC1_IER3_RAMCFG_Msk: u32 = GTZC_CFGR3_RAMCFG_Msk;
pub const GTZC_TZIC1_IER4_GPDMA1_Pos: u32 = GTZC_CFGR4_GPDMA1_Pos;
pub const GTZC_TZIC1_IER4_GPDMA1_Msk: u32 = GTZC_CFGR4_GPDMA1_Msk;
pub const GTZC_TZIC1_IER4_GPDMA2_Pos: u32 = GTZC_CFGR4_GPDMA2_Pos;
pub const GTZC_TZIC1_IER4_GPDMA2_Msk: u32 = GTZC_CFGR4_GPDMA2_Msk;
pub const GTZC_TZIC1_IER4_FLASH_Pos: u32 = GTZC_CFGR4_FLASH_Pos;
pub const GTZC_TZIC1_IER4_FLASH_Msk: u32 = GTZC_CFGR4_FLASH_Msk;
pub const GTZC_TZIC1_IER4_FLASH_REG_Pos: u32 = GTZC_CFGR4_FLASH_REG_Pos;
pub const GTZC_TZIC1_IER4_FLASH_REG_Msk: u32 = GTZC_CFGR4_FLASH_REG_Msk;
pub const GTZC_TZIC1_IER4_SBS_Pos: u32 = GTZC_CFGR4_SBS_Pos;
pub const GTZC_TZIC1_IER4_SBS_Msk: u32 = GTZC_CFGR4_SBS_Msk;
pub const GTZC_TZIC1_IER4_RTC_Pos: u32 = GTZC_CFGR4_RTC_Pos;
pub const GTZC_TZIC1_IER4_RTC_Msk: u32 = GTZC_CFGR4_RTC_Msk;
pub const GTZC_TZIC1_IER4_TAMP_Pos: u32 = GTZC_CFGR4_TAMP_Pos;
pub const GTZC_TZIC1_IER4_TAMP_Msk: u32 = GTZC_CFGR4_TAMP_Msk;
pub const GTZC_TZIC1_IER4_PWR_Pos: u32 = GTZC_CFGR4_PWR_Pos;
pub const GTZC_TZIC1_IER4_PWR_Msk: u32 = GTZC_CFGR4_PWR_Msk;
pub const GTZC_TZIC1_IER4_RCC_Pos: u32 = GTZC_CFGR4_RCC_Pos;
pub const GTZC_TZIC1_IER4_RCC_Msk: u32 = GTZC_CFGR4_RCC_Msk;
pub const GTZC_TZIC1_IER4_EXTI_Pos: u32 = GTZC_CFGR4_EXTI_Pos;
pub const GTZC_TZIC1_IER4_EXTI_Msk: u32 = GTZC_CFGR4_EXTI_Msk;
pub const GTZC_TZIC1_IER4_TZSC_Pos: u32 = GTZC_CFGR4_TZSC_Pos;
pub const GTZC_TZIC1_IER4_TZSC_Msk: u32 = GTZC_CFGR4_TZSC_Msk;
pub const GTZC_TZIC1_IER4_TZIC_Pos: u32 = GTZC_CFGR4_TZIC_Pos;
pub const GTZC_TZIC1_IER4_TZIC_Msk: u32 = GTZC_CFGR4_TZIC_Msk;
pub const GTZC_TZIC1_IER4_OCTOSPI1_MEM_Pos: u32 = GTZC_CFGR4_OCTOSPI1_MEM_Pos;
pub const GTZC_TZIC1_IER4_OCTOSPI1_MEM_Msk: u32 = GTZC_CFGR4_OCTOSPI1_MEM_Msk;
pub const GTZC_TZIC1_IER4_FMC_MEM_Pos: u32 = GTZC_CFGR4_FMC_MEM_Pos;
pub const GTZC_TZIC1_IER4_FMC_MEM_Msk: u32 = GTZC_CFGR4_FMC_MEM_Msk;
pub const GTZC_TZIC1_IER4_BKPSRAM_Pos: u32 = GTZC_CFGR4_BKPSRAM_Pos;
pub const GTZC_TZIC1_IER4_BKPSRAM_Msk: u32 = GTZC_CFGR4_BKPSRAM_Msk;
pub const GTZC_TZIC1_IER4_SRAM1_Pos: u32 = GTZC_CFGR4_SRAM1_Pos;
pub const GTZC_TZIC1_IER4_SRAM1_Msk: u32 = GTZC_CFGR4_SRAM1_Msk;
pub const GTZC_TZIC1_IER4_MPCBB1_REG_Pos: u32 = GTZC_CFGR4_MPCBB1_REG_Pos;
pub const GTZC_TZIC1_IER4_MPCBB1_REG_Msk: u32 = GTZC_CFGR4_MPCBB1_REG_Msk;
pub const GTZC_TZIC1_IER4_SRAM2_Pos: u32 = GTZC_CFGR4_SRAM2_Pos;
pub const GTZC_TZIC1_IER4_SRAM2_Msk: u32 = GTZC_CFGR4_SRAM2_Msk;
pub const GTZC_TZIC1_IER4_MPCBB2_REG_Pos: u32 = GTZC_CFGR4_MPCBB2_REG_Pos;
pub const GTZC_TZIC1_IER4_MPCBB2_REG_Msk: u32 = GTZC_CFGR4_MPCBB2_REG_Msk;
pub const GTZC_TZIC1_IER4_SRAM3_Pos: u32 = GTZC_CFGR4_SRAM3_Pos;
pub const GTZC_TZIC1_IER4_SRAM3_Msk: u32 = GTZC_CFGR4_SRAM3_Msk;
pub const GTZC_TZIC1_IER4_MPCBB3_REG_Pos: u32 = GTZC_CFGR4_MPCBB3_REG_Pos;
pub const GTZC_TZIC1_IER4_MPCBB3_REG_Msk: u32 = GTZC_CFGR4_MPCBB3_REG_Msk;
pub const GTZC_TZIC1_SR1_TIM2_Pos: u32 = GTZC_CFGR1_TIM2_Pos;
pub const GTZC_TZIC1_SR1_TIM2_Msk: u32 = GTZC_CFGR1_TIM2_Msk;
pub const GTZC_TZIC1_SR1_TIM3_Pos: u32 = GTZC_CFGR1_TIM3_Pos;
pub const GTZC_TZIC1_SR1_TIM3_Msk: u32 = GTZC_CFGR1_TIM3_Msk;
pub const GTZC_TZIC1_SR1_TIM4_Pos: u32 = GTZC_CFGR1_TIM4_Pos;
pub const GTZC_TZIC1_SR1_TIM4_Msk: u32 = GTZC_CFGR1_TIM4_Msk;
pub const GTZC_TZIC1_SR1_TIM5_Pos: u32 = GTZC_CFGR1_TIM5_Pos;
pub const GTZC_TZIC1_SR1_TIM5_Msk: u32 = GTZC_CFGR1_TIM5_Msk;
pub const GTZC_TZIC1_SR1_TIM6_Pos: u32 = GTZC_CFGR1_TIM6_Pos;
pub const GTZC_TZIC1_SR1_TIM6_Msk: u32 = GTZC_CFGR1_TIM6_Msk;
pub const GTZC_TZIC1_SR1_TIM7_Pos: u32 = GTZC_CFGR1_TIM7_Pos;
pub const GTZC_TZIC1_SR1_TIM7_Msk: u32 = GTZC_CFGR1_TIM7_Msk;
pub const GTZC_TZIC1_SR1_TIM12_Pos: u32 = GTZC_CFGR1_TIM12_Pos;
pub const GTZC_TZIC1_SR1_TIM12_Msk: u32 = GTZC_CFGR1_TIM12_Msk;
pub const GTZC_TZIC1_SR1_TIM13_Pos: u32 = GTZC_CFGR1_TIM13_Pos;
pub const GTZC_TZIC1_SR1_TIM13_Msk: u32 = GTZC_CFGR1_TIM13_Msk;
pub const GTZC_TZIC1_SR1_TIM14_Pos: u32 = GTZC_CFGR1_TIM14_Pos;
pub const GTZC_TZIC1_SR1_TIM14_Msk: u32 = GTZC_CFGR1_TIM14_Msk;
pub const GTZC_TZIC1_SR1_WWDG_Pos: u32 = GTZC_CFGR1_WWDG_Pos;
pub const GTZC_TZIC1_SR1_WWDG_Msk: u32 = GTZC_CFGR1_WWDG_Msk;
pub const GTZC_TZIC1_SR1_IWDG_Pos: u32 = GTZC_CFGR1_IWDG_Pos;
pub const GTZC_TZIC1_SR1_IWDG_Msk: u32 = GTZC_CFGR1_IWDG_Msk;
pub const GTZC_TZIC1_SR1_SPI2_Pos: u32 = GTZC_CFGR1_SPI2_Pos;
pub const GTZC_TZIC1_SR1_SPI2_Msk: u32 = GTZC_CFGR1_SPI2_Msk;
pub const GTZC_TZIC1_SR1_SPI3_Pos: u32 = GTZC_CFGR1_SPI3_Pos;
pub const GTZC_TZIC1_SR1_SPI3_Msk: u32 = GTZC_CFGR1_SPI3_Msk;
pub const GTZC_TZIC1_SR1_USART2_Pos: u32 = GTZC_CFGR1_USART2_Pos;
pub const GTZC_TZIC1_SR1_USART2_Msk: u32 = GTZC_CFGR1_USART2_Msk;
pub const GTZC_TZIC1_SR1_USART3_Pos: u32 = GTZC_CFGR1_USART3_Pos;
pub const GTZC_TZIC1_SR1_USART3_Msk: u32 = GTZC_CFGR1_USART3_Msk;
pub const GTZC_TZIC1_SR1_UART4_Pos: u32 = GTZC_CFGR1_UART4_Pos;
pub const GTZC_TZIC1_SR1_UART4_Msk: u32 = GTZC_CFGR1_UART4_Msk;
pub const GTZC_TZIC1_SR1_UART5_Pos: u32 = GTZC_CFGR1_UART5_Pos;
pub const GTZC_TZIC1_SR1_UART5_Msk: u32 = GTZC_CFGR1_UART5_Msk;
pub const GTZC_TZIC1_SR1_I2C1_Pos: u32 = GTZC_CFGR1_I2C1_Pos;
pub const GTZC_TZIC1_SR1_I2C1_Msk: u32 = GTZC_CFGR1_I2C1_Msk;
pub const GTZC_TZIC1_SR1_I2C2_Pos: u32 = GTZC_CFGR1_I2C2_Pos;
pub const GTZC_TZIC1_SR1_I2C2_Msk: u32 = GTZC_CFGR1_I2C2_Msk;
pub const GTZC_TZIC1_SR1_I3C1_Pos: u32 = GTZC_CFGR1_I3C1_Pos;
pub const GTZC_TZIC1_SR1_I3C1_Msk: u32 = GTZC_CFGR1_I3C1_Msk;
pub const GTZC_TZIC1_SR1_CRS_Pos: u32 = GTZC_CFGR1_CRS_Pos;
pub const GTZC_TZIC1_SR1_CRS_Msk: u32 = GTZC_CFGR1_CRS_Msk;
pub const GTZC_TZIC1_SR1_USART6_Pos: u32 = GTZC_CFGR1_USART6_Pos;
pub const GTZC_TZIC1_SR1_USART6_Msk: u32 = GTZC_CFGR1_USART6_Msk;
pub const GTZC_TZIC1_SR1_USART10_Pos: u32 = GTZC_CFGR1_USART10_Pos;
pub const GTZC_TZIC1_SR1_USART10_Msk: u32 = GTZC_CFGR1_USART10_Msk;
pub const GTZC_TZIC1_SR1_USART11_Pos: u32 = GTZC_CFGR1_USART11_Pos;
pub const GTZC_TZIC1_SR1_USART11_Msk: u32 = GTZC_CFGR1_USART11_Msk;
pub const GTZC_TZIC1_SR1_HDMICEC_Pos: u32 = GTZC_CFGR1_HDMICEC_Pos;
pub const GTZC_TZIC1_SR1_HDMICEC_Msk: u32 = GTZC_CFGR1_HDMICEC_Msk;
pub const GTZC_TZIC1_SR1_DAC1_Pos: u32 = GTZC_CFGR1_DAC1_Pos;
pub const GTZC_TZIC1_SR1_DAC1_Msk: u32 = GTZC_CFGR1_DAC1_Msk;
pub const GTZC_TZIC1_SR1_UART7_Pos: u32 = GTZC_CFGR1_UART7_Pos;
pub const GTZC_TZIC1_SR1_UART7_Msk: u32 = GTZC_CFGR1_UART7_Msk;
pub const GTZC_TZIC1_SR1_UART8_Pos: u32 = GTZC_CFGR1_UART8_Pos;
pub const GTZC_TZIC1_SR1_UART8_Msk: u32 = GTZC_CFGR1_UART8_Msk;
pub const GTZC_TZIC1_SR1_UART9_Pos: u32 = GTZC_CFGR1_UART9_Pos;
pub const GTZC_TZIC1_SR1_UART9_Msk: u32 = GTZC_CFGR1_UART9_Msk;
pub const GTZC_TZIC1_SR1_UART12_Pos: u32 = GTZC_CFGR1_UART12_Pos;
pub const GTZC_TZIC1_SR1_UART12_Msk: u32 = GTZC_CFGR1_UART12_Msk;
pub const GTZC_TZIC1_SR1_DTS_Pos: u32 = GTZC_CFGR1_DTS_Pos;
pub const GTZC_TZIC1_SR1_DTS_Msk: u32 = GTZC_CFGR1_DTS_Msk;
pub const GTZC_TZIC1_SR1_LPTIM2_Pos: u32 = GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_TZIC1_SR1_LPTIM2_Msk: u32 = GTZC_CFGR1_LPTIM2_Msk;
pub const GTZC_TZIC1_SR2_FDCAN1_Pos: u32 = GTZC_CFGR2_FDCAN1_Pos;
pub const GTZC_TZIC1_SR2_FDCAN1_Msk: u32 = GTZC_CFGR2_FDCAN1_Msk;
pub const GTZC_TZIC1_SR2_UCPD1_Pos: u32 = GTZC_CFGR2_UCPD1_Pos;
pub const GTZC_TZIC1_SR2_UCPD1_Msk: u32 = GTZC_CFGR2_UCPD1_Msk;
pub const GTZC_TZIC1_SR2_TIM1_Pos: u32 = GTZC_CFGR2_TIM1_Pos;
pub const GTZC_TZIC1_SR2_TIM1_Msk: u32 = GTZC_CFGR2_TIM1_Msk;
pub const GTZC_TZIC1_SR2_SPI1_Pos: u32 = GTZC_CFGR2_SPI1_Pos;
pub const GTZC_TZIC1_SR2_SPI1_Msk: u32 = GTZC_CFGR2_SPI1_Msk;
pub const GTZC_TZIC1_SR2_TIM8_Pos: u32 = GTZC_CFGR2_TIM8_Pos;
pub const GTZC_TZIC1_SR2_TIM8_Msk: u32 = GTZC_CFGR2_TIM8_Msk;
pub const GTZC_TZIC1_SR2_USART1_Pos: u32 = GTZC_CFGR2_USART1_Pos;
pub const GTZC_TZIC1_SR2_USART1_Msk: u32 = GTZC_CFGR2_USART1_Msk;
pub const GTZC_TZIC1_SR2_TIM15_Pos: u32 = GTZC_CFGR2_TIM15_Pos;
pub const GTZC_TZIC1_SR2_TIM15_Msk: u32 = GTZC_CFGR2_TIM15_Msk;
pub const GTZC_TZIC1_SR2_TIM16_Pos: u32 = GTZC_CFGR2_TIM16_Pos;
pub const GTZC_TZIC1_SR2_TIM16_Msk: u32 = GTZC_CFGR2_TIM16_Msk;
pub const GTZC_TZIC1_SR2_TIM17_Pos: u32 = GTZC_CFGR2_TIM17_Pos;
pub const GTZC_TZIC1_SR2_TIM17_Msk: u32 = GTZC_CFGR2_TIM17_Msk;
pub const GTZC_TZIC1_SR2_SPI4_Pos: u32 = GTZC_CFGR2_SPI4_Pos;
pub const GTZC_TZIC1_SR2_SPI4_Msk: u32 = GTZC_CFGR2_SPI4_Msk;
pub const GTZC_TZIC1_SR2_SPI6_Pos: u32 = GTZC_CFGR2_SPI6_Pos;
pub const GTZC_TZIC1_SR2_SPI6_Msk: u32 = GTZC_CFGR2_SPI6_Msk;
pub const GTZC_TZIC1_SR2_SAI1_Pos: u32 = GTZC_CFGR2_SAI1_Pos;
pub const GTZC_TZIC1_SR2_SAI1_Msk: u32 = GTZC_CFGR2_SAI1_Msk;
pub const GTZC_TZIC1_SR2_SAI2_Pos: u32 = GTZC_CFGR2_SAI2_Pos;
pub const GTZC_TZIC1_SR2_SAI2_Msk: u32 = GTZC_CFGR2_SAI2_Msk;
pub const GTZC_TZIC1_SR2_USB_Pos: u32 = GTZC_CFGR2_USB_Pos;
pub const GTZC_TZIC1_SR2_USB_Msk: u32 = GTZC_CFGR2_USB_Msk;
pub const GTZC_TZIC1_SR2_SPI5_Pos: u32 = GTZC_CFGR2_SPI5_Pos;
pub const GTZC_TZIC1_SR2_SPI5_Msk: u32 = GTZC_CFGR2_SPI5_Msk;
pub const GTZC_TZIC1_SR2_LPUART1_Pos: u32 = GTZC_CFGR2_LPUART1_Pos;
pub const GTZC_TZIC1_SR2_LPUART1_Msk: u32 = GTZC_CFGR2_LPUART1_Msk;
pub const GTZC_TZIC1_SR2_I2C3_Pos: u32 = GTZC_CFGR2_I2C3_Pos;
pub const GTZC_TZIC1_SR2_I2C3_Msk: u32 = GTZC_CFGR2_I2C3_Msk;
pub const GTZC_TZIC1_SR2_I2C4_Pos: u32 = GTZC_CFGR2_I2C4_Pos;
pub const GTZC_TZIC1_SR2_I2C4_Msk: u32 = GTZC_CFGR2_I2C4_Msk;
pub const GTZC_TZIC1_SR2_LPTIM1_Pos: u32 = GTZC_CFGR2_LPTIM1_Pos;
pub const GTZC_TZIC1_SR2_LPTIM1_Msk: u32 = GTZC_CFGR2_LPTIM1_Msk;
pub const GTZC_TZIC1_SR2_LPTIM3_Pos: u32 = GTZC_CFGR2_LPTIM3_Pos;
pub const GTZC_TZIC1_SR2_LPTIM3_Msk: u32 = GTZC_CFGR2_LPTIM3_Msk;
pub const GTZC_TZIC1_SR2_LPTIM4_Pos: u32 = GTZC_CFGR2_LPTIM4_Pos;
pub const GTZC_TZIC1_SR2_LPTIM4_Msk: u32 = GTZC_CFGR2_LPTIM4_Msk;
pub const GTZC_TZIC1_SR2_LPTIM5_Pos: u32 = GTZC_CFGR2_LPTIM5_Pos;
pub const GTZC_TZIC1_SR2_LPTIM5_Msk: u32 = GTZC_CFGR2_LPTIM5_Msk;
pub const GTZC_TZIC1_SR3_LPTIM6_Pos: u32 = GTZC_CFGR3_LPTIM6_Pos;
pub const GTZC_TZIC1_SR3_LPTIM6_Msk: u32 = GTZC_CFGR3_LPTIM6_Msk;
pub const GTZC_TZIC1_SR3_VREFBUF_Pos: u32 = GTZC_CFGR3_VREFBUF_Pos;
pub const GTZC_TZIC1_SR3_VREFBUF_Msk: u32 = GTZC_CFGR3_VREFBUF_Msk;
pub const GTZC_TZIC1_SR3_CRC_Pos: u32 = GTZC_CFGR3_CRC_Pos;
pub const GTZC_TZIC1_SR3_CRC_Msk: u32 = GTZC_CFGR3_CRC_Msk;
pub const GTZC_TZIC1_SR3_CORDIC_Pos: u32 = GTZC_CFGR3_CORDIC_Pos;
pub const GTZC_TZIC1_SR3_CORDIC_Msk: u32 = GTZC_CFGR3_CORDIC_Msk;
pub const GTZC_TZIC1_SR3_FMAC_Pos: u32 = GTZC_CFGR3_FMAC_Pos;
pub const GTZC_TZIC1_SR3_FMAC_Msk: u32 = GTZC_CFGR3_FMAC_Msk;
pub const GTZC_TZIC1_SR3_ICACHE_REG_Pos: u32 = GTZC_CFGR3_ICACHE_REG_Pos;
pub const GTZC_TZIC1_SR3_ICACHE_REG_Msk: u32 = GTZC_CFGR3_ICACHE_REG_Msk;
pub const GTZC_TZIC1_SR3_DCACHE1_REG_Pos: u32 = GTZC_CFGR3_DCACHE1_REG_Pos;
pub const GTZC_TZIC1_SR3_DCACHE1_REG_Msk: u32 = GTZC_CFGR3_DCACHE1_REG_Msk;
pub const GTZC_TZIC1_SR3_ADC_Pos: u32 = GTZC_CFGR3_ADC_Pos;
pub const GTZC_TZIC1_SR3_ADC_Msk: u32 = GTZC_CFGR3_ADC_Msk;
pub const GTZC_TZIC1_SR3_DCMI_PSSI_Pos: u32 = GTZC_CFGR3_DCMI_PSSI_Pos;
pub const GTZC_TZIC1_SR3_DCMI_PSSI_Msk: u32 = GTZC_CFGR3_DCMI_PSSI_Msk;
pub const GTZC_TZIC1_SR3_HASH_Pos: u32 = GTZC_CFGR3_HASH_Pos;
pub const GTZC_TZIC1_SR3_HASH_Msk: u32 = GTZC_CFGR3_HASH_Msk;
pub const GTZC_TZIC1_SR3_RNG_Pos: u32 = GTZC_CFGR3_RNG_Pos;
pub const GTZC_TZIC1_SR3_RNG_Msk: u32 = GTZC_CFGR3_RNG_Msk;
pub const GTZC_TZIC1_SR3_PKA_Pos: u32 = GTZC_CFGR3_PKA_Pos;
pub const GTZC_TZIC1_SR3_PKA_Msk: u32 = GTZC_CFGR3_PKA_Msk;
pub const GTZC_TZIC1_SR3_SDMMC1_Pos: u32 = GTZC_CFGR3_SDMMC1_Pos;
pub const GTZC_TZIC1_SR3_SDMMC1_Msk: u32 = GTZC_CFGR3_SDMMC1_Msk;
pub const GTZC_TZIC1_SR3_FMC_REG_Pos: u32 = GTZC_CFGR3_FMC_REG_Pos;
pub const GTZC_TZIC1_SR3_FMC_REG_Msk: u32 = GTZC_CFGR3_FMC_REG_Msk;
pub const GTZC_TZIC1_SR3_OCTOSPI1_Pos: u32 = GTZC_CFGR3_OCTOSPI1_Pos;
pub const GTZC_TZIC1_SR3_OCTOSPI1_Msk: u32 = GTZC_CFGR3_OCTOSPI1_Msk;
pub const GTZC_TZIC1_SR3_RAMCFG_Pos: u32 = GTZC_CFGR3_RAMCFG_Pos;
pub const GTZC_TZIC1_SR3_RAMCFG_Msk: u32 = GTZC_CFGR3_RAMCFG_Msk;
pub const GTZC_TZIC1_SR4_GPDMA1_Pos: u32 = GTZC_CFGR4_GPDMA1_Pos;
pub const GTZC_TZIC1_SR4_GPDMA1_Msk: u32 = GTZC_CFGR4_GPDMA1_Msk;
pub const GTZC_TZIC1_SR4_GPDMA2_Pos: u32 = GTZC_CFGR4_GPDMA2_Pos;
pub const GTZC_TZIC1_SR4_GPDMA2_Msk: u32 = GTZC_CFGR4_GPDMA2_Msk;
pub const GTZC_TZIC1_SR4_FLASH_Pos: u32 = GTZC_CFGR4_FLASH_Pos;
pub const GTZC_TZIC1_SR4_FLASH_Msk: u32 = GTZC_CFGR4_FLASH_Msk;
pub const GTZC_TZIC1_SR4_FLASH_REG_Pos: u32 = GTZC_CFGR4_FLASH_REG_Pos;
pub const GTZC_TZIC1_SR4_FLASH_REG_Msk: u32 = GTZC_CFGR4_FLASH_REG_Msk;
pub const GTZC_TZIC1_SR4_SBS_Pos: u32 = GTZC_CFGR4_SBS_Pos;
pub const GTZC_TZIC1_SR4_SBS_Msk: u32 = GTZC_CFGR4_SBS_Msk;
pub const GTZC_TZIC1_SR4_RTC_Pos: u32 = GTZC_CFGR4_RTC_Pos;
pub const GTZC_TZIC1_SR4_RTC_Msk: u32 = GTZC_CFGR4_RTC_Msk;
pub const GTZC_TZIC1_SR4_TAMP_Pos: u32 = GTZC_CFGR4_TAMP_Pos;
pub const GTZC_TZIC1_SR4_TAMP_Msk: u32 = GTZC_CFGR4_TAMP_Msk;
pub const GTZC_TZIC1_SR4_PWR_Pos: u32 = GTZC_CFGR4_PWR_Pos;
pub const GTZC_TZIC1_SR4_PWR_Msk: u32 = GTZC_CFGR4_PWR_Msk;
pub const GTZC_TZIC1_SR4_RCC_Pos: u32 = GTZC_CFGR4_RCC_Pos;
pub const GTZC_TZIC1_SR4_RCC_Msk: u32 = GTZC_CFGR4_RCC_Msk;
pub const GTZC_TZIC1_SR4_EXTI_Pos: u32 = GTZC_CFGR4_EXTI_Pos;
pub const GTZC_TZIC1_SR4_EXTI_Msk: u32 = GTZC_CFGR4_EXTI_Msk;
pub const GTZC_TZIC1_SR4_TZSC_Pos: u32 = GTZC_CFGR4_TZSC_Pos;
pub const GTZC_TZIC1_SR4_TZSC_Msk: u32 = GTZC_CFGR4_TZSC_Msk;
pub const GTZC_TZIC1_SR4_TZIC_Pos: u32 = GTZC_CFGR4_TZIC_Pos;
pub const GTZC_TZIC1_SR4_TZIC_Msk: u32 = GTZC_CFGR4_TZIC_Msk;
pub const GTZC_TZIC1_SR4_OCTOSPI1_MEM_Pos: u32 = GTZC_CFGR4_OCTOSPI1_MEM_Pos;
pub const GTZC_TZIC1_SR4_OCTOSPI1_MEM_Msk: u32 = GTZC_CFGR4_OCTOSPI1_MEM_Msk;
pub const GTZC_TZIC1_SR4_FMC_MEM_Pos: u32 = GTZC_CFGR4_FMC_MEM_Pos;
pub const GTZC_TZIC1_SR4_FMC_MEM_Msk: u32 = GTZC_CFGR4_FMC_MEM_Msk;
pub const GTZC_TZIC1_SR4_BKPSRAM_Pos: u32 = GTZC_CFGR4_BKPSRAM_Pos;
pub const GTZC_TZIC1_SR4_BKPSRAM_Msk: u32 = GTZC_CFGR4_BKPSRAM_Msk;
pub const GTZC_TZIC1_SR4_SRAM1_Pos: u32 = GTZC_CFGR4_SRAM1_Pos;
pub const GTZC_TZIC1_SR4_SRAM1_Msk: u32 = GTZC_CFGR4_SRAM1_Msk;
pub const GTZC_TZIC1_SR4_MPCBB1_REG_Pos: u32 = GTZC_CFGR4_MPCBB1_REG_Pos;
pub const GTZC_TZIC1_SR4_MPCBB1_REG_Msk: u32 = GTZC_CFGR4_MPCBB1_REG_Msk;
pub const GTZC_TZIC1_SR4_SRAM2_Pos: u32 = GTZC_CFGR4_SRAM2_Pos;
pub const GTZC_TZIC1_SR4_SRAM2_Msk: u32 = GTZC_CFGR4_SRAM2_Msk;
pub const GTZC_TZIC1_SR4_MPCBB2_REG_Pos: u32 = GTZC_CFGR4_MPCBB2_REG_Pos;
pub const GTZC_TZIC1_SR4_MPCBB2_REG_Msk: u32 = GTZC_CFGR4_MPCBB2_REG_Msk;
pub const GTZC_TZIC1_SR4_SRAM3_Pos: u32 = GTZC_CFGR4_SRAM3_Pos;
pub const GTZC_TZIC1_SR4_SRAM3_Msk: u32 = GTZC_CFGR4_SRAM3_Msk;
pub const GTZC_TZIC1_SR4_MPCBB3_REG_Pos: u32 = GTZC_CFGR4_MPCBB3_REG_Pos;
pub const GTZC_TZIC1_SR4_MPCBB3_REG_Msk: u32 = GTZC_CFGR4_MPCBB3_REG_Msk;
pub const GTZC_TZIC1_FCR1_TIM2_Pos: u32 = GTZC_CFGR1_TIM2_Pos;
pub const GTZC_TZIC1_FCR1_TIM2_Msk: u32 = GTZC_CFGR1_TIM2_Msk;
pub const GTZC_TZIC1_FCR1_TIM3_Pos: u32 = GTZC_CFGR1_TIM3_Pos;
pub const GTZC_TZIC1_FCR1_TIM3_Msk: u32 = GTZC_CFGR1_TIM3_Msk;
pub const GTZC_TZIC1_FCR1_TIM4_Pos: u32 = GTZC_CFGR1_TIM4_Pos;
pub const GTZC_TZIC1_FCR1_TIM4_Msk: u32 = GTZC_CFGR1_TIM4_Msk;
pub const GTZC_TZIC1_FCR1_TIM5_Pos: u32 = GTZC_CFGR1_TIM5_Pos;
pub const GTZC_TZIC1_FCR1_TIM5_Msk: u32 = GTZC_CFGR1_TIM5_Msk;
pub const GTZC_TZIC1_FCR1_TIM6_Pos: u32 = GTZC_CFGR1_TIM6_Pos;
pub const GTZC_TZIC1_FCR1_TIM6_Msk: u32 = GTZC_CFGR1_TIM6_Msk;
pub const GTZC_TZIC1_FCR1_TIM7_Pos: u32 = GTZC_CFGR1_TIM7_Pos;
pub const GTZC_TZIC1_FCR1_TIM7_Msk: u32 = GTZC_CFGR1_TIM7_Msk;
pub const GTZC_TZIC1_FCR1_TIM12_Pos: u32 = GTZC_CFGR1_TIM12_Pos;
pub const GTZC_TZIC1_FCR1_TIM12_Msk: u32 = GTZC_CFGR1_TIM12_Msk;
pub const GTZC_TZIC1_FCR1_TIM13_Pos: u32 = GTZC_CFGR1_TIM13_Pos;
pub const GTZC_TZIC1_FCR1_TIM13_Msk: u32 = GTZC_CFGR1_TIM13_Msk;
pub const GTZC_TZIC1_FCR1_TIM14_Pos: u32 = GTZC_CFGR1_TIM14_Pos;
pub const GTZC_TZIC1_FCR1_TIM14_Msk: u32 = GTZC_CFGR1_TIM14_Msk;
pub const GTZC_TZIC1_FCR1_WWDG_Pos: u32 = GTZC_CFGR1_WWDG_Pos;
pub const GTZC_TZIC1_FCR1_WWDG_Msk: u32 = GTZC_CFGR1_WWDG_Msk;
pub const GTZC_TZIC1_FCR1_IWDG_Pos: u32 = GTZC_CFGR1_IWDG_Pos;
pub const GTZC_TZIC1_FCR1_IWDG_Msk: u32 = GTZC_CFGR1_IWDG_Msk;
pub const GTZC_TZIC1_FCR1_SPI2_Pos: u32 = GTZC_CFGR1_SPI2_Pos;
pub const GTZC_TZIC1_FCR1_SPI2_Msk: u32 = GTZC_CFGR1_SPI2_Msk;
pub const GTZC_TZIC1_FCR1_SPI3_Pos: u32 = GTZC_CFGR1_SPI3_Pos;
pub const GTZC_TZIC1_FCR1_SPI3_Msk: u32 = GTZC_CFGR1_SPI3_Msk;
pub const GTZC_TZIC1_FCR1_USART2_Pos: u32 = GTZC_CFGR1_USART2_Pos;
pub const GTZC_TZIC1_FCR1_USART2_Msk: u32 = GTZC_CFGR1_USART2_Msk;
pub const GTZC_TZIC1_FCR1_USART3_Pos: u32 = GTZC_CFGR1_USART3_Pos;
pub const GTZC_TZIC1_FCR1_USART3_Msk: u32 = GTZC_CFGR1_USART3_Msk;
pub const GTZC_TZIC1_FCR1_UART4_Pos: u32 = GTZC_CFGR1_UART4_Pos;
pub const GTZC_TZIC1_FCR1_UART4_Msk: u32 = GTZC_CFGR1_UART4_Msk;
pub const GTZC_TZIC1_FCR1_UART5_Pos: u32 = GTZC_CFGR1_UART5_Pos;
pub const GTZC_TZIC1_FCR1_UART5_Msk: u32 = GTZC_CFGR1_UART5_Msk;
pub const GTZC_TZIC1_FCR1_I2C1_Pos: u32 = GTZC_CFGR1_I2C1_Pos;
pub const GTZC_TZIC1_FCR1_I2C1_Msk: u32 = GTZC_CFGR1_I2C1_Msk;
pub const GTZC_TZIC1_FCR1_I2C2_Pos: u32 = GTZC_CFGR1_I2C2_Pos;
pub const GTZC_TZIC1_FCR1_I2C2_Msk: u32 = GTZC_CFGR1_I2C2_Msk;
pub const GTZC_TZIC1_FCR1_I3C1_Pos: u32 = GTZC_CFGR1_I3C1_Pos;
pub const GTZC_TZIC1_FCR1_I3C1_Msk: u32 = GTZC_CFGR1_I3C1_Msk;
pub const GTZC_TZIC1_FCR1_CRS_Pos: u32 = GTZC_CFGR1_CRS_Pos;
pub const GTZC_TZIC1_FCR1_CRS_Msk: u32 = GTZC_CFGR1_CRS_Msk;
pub const GTZC_TZIC1_FCR1_USART6_Pos: u32 = GTZC_CFGR1_USART6_Pos;
pub const GTZC_TZIC1_FCR1_USART6_Msk: u32 = GTZC_CFGR1_USART6_Msk;
pub const GTZC_TZIC1_FCR1_USART10_Pos: u32 = GTZC_CFGR1_USART10_Pos;
pub const GTZC_TZIC1_FCR1_USART10_Msk: u32 = GTZC_CFGR1_USART10_Msk;
pub const GTZC_TZIC1_FCR1_USART11_Pos: u32 = GTZC_CFGR1_USART11_Pos;
pub const GTZC_TZIC1_FCR1_USART11_Msk: u32 = GTZC_CFGR1_USART11_Msk;
pub const GTZC_TZIC1_FCR1_HDMICEC_Pos: u32 = GTZC_CFGR1_HDMICEC_Pos;
pub const GTZC_TZIC1_FCR1_HDMICEC_Msk: u32 = GTZC_CFGR1_HDMICEC_Msk;
pub const GTZC_TZIC1_FCR1_DAC1_Pos: u32 = GTZC_CFGR1_DAC1_Pos;
pub const GTZC_TZIC1_FCR1_DAC1_Msk: u32 = GTZC_CFGR1_DAC1_Msk;
pub const GTZC_TZIC1_FCR1_UART7_Pos: u32 = GTZC_CFGR1_UART7_Pos;
pub const GTZC_TZIC1_FCR1_UART7_Msk: u32 = GTZC_CFGR1_UART7_Msk;
pub const GTZC_TZIC1_FCR1_UART8_Pos: u32 = GTZC_CFGR1_UART8_Pos;
pub const GTZC_TZIC1_FCR1_UART8_Msk: u32 = GTZC_CFGR1_UART8_Msk;
pub const GTZC_TZIC1_FCR1_UART9_Pos: u32 = GTZC_CFGR1_UART9_Pos;
pub const GTZC_TZIC1_FCR1_UART9_Msk: u32 = GTZC_CFGR1_UART9_Msk;
pub const GTZC_TZIC1_FCR1_UART12_Pos: u32 = GTZC_CFGR1_UART12_Pos;
pub const GTZC_TZIC1_FCR1_UART12_Msk: u32 = GTZC_CFGR1_UART12_Msk;
pub const GTZC_TZIC1_FCR1_DTS_Pos: u32 = GTZC_CFGR1_DTS_Pos;
pub const GTZC_TZIC1_FCR1_DTS_Msk: u32 = GTZC_CFGR1_DTS_Msk;
pub const GTZC_TZIC1_FCR1_LPTIM2_Pos: u32 = GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_TZIC1_FCR1_LPTIM2_Msk: u32 = GTZC_CFGR1_LPTIM2_Msk;
pub const GTZC_TZIC1_FCR2_FDCAN1_Pos: u32 = GTZC_CFGR2_FDCAN1_Pos;
pub const GTZC_TZIC1_FCR2_FDCAN1_Msk: u32 = GTZC_CFGR2_FDCAN1_Msk;
pub const GTZC_TZIC1_FCR2_UCPD1_Pos: u32 = GTZC_CFGR2_UCPD1_Pos;
pub const GTZC_TZIC1_FCR2_UCPD1_Msk: u32 = GTZC_CFGR2_UCPD1_Msk;
pub const GTZC_TZIC1_FCR2_TIM1_Pos: u32 = GTZC_CFGR2_TIM1_Pos;
pub const GTZC_TZIC1_FCR2_TIM1_Msk: u32 = GTZC_CFGR2_TIM1_Msk;
pub const GTZC_TZIC1_FCR2_SPI1_Pos: u32 = GTZC_CFGR2_SPI1_Pos;
pub const GTZC_TZIC1_FCR2_SPI1_Msk: u32 = GTZC_CFGR2_SPI1_Msk;
pub const GTZC_TZIC1_FCR2_TIM8_Pos: u32 = GTZC_CFGR2_TIM8_Pos;
pub const GTZC_TZIC1_FCR2_TIM8_Msk: u32 = GTZC_CFGR2_TIM8_Msk;
pub const GTZC_TZIC1_FCR2_USART1_Pos: u32 = GTZC_CFGR2_USART1_Pos;
pub const GTZC_TZIC1_FCR2_USART1_Msk: u32 = GTZC_CFGR2_USART1_Msk;
pub const GTZC_TZIC1_FCR2_TIM15_Pos: u32 = GTZC_CFGR2_TIM15_Pos;
pub const GTZC_TZIC1_FCR2_TIM15_Msk: u32 = GTZC_CFGR2_TIM15_Msk;
pub const GTZC_TZIC1_FCR2_TIM16_Pos: u32 = GTZC_CFGR2_TIM16_Pos;
pub const GTZC_TZIC1_FCR2_TIM16_Msk: u32 = GTZC_CFGR2_TIM16_Msk;
pub const GTZC_TZIC1_FCR2_TIM17_Pos: u32 = GTZC_CFGR2_TIM17_Pos;
pub const GTZC_TZIC1_FCR2_TIM17_Msk: u32 = GTZC_CFGR2_TIM17_Msk;
pub const GTZC_TZIC1_FCR2_SPI4_Pos: u32 = GTZC_CFGR2_SPI4_Pos;
pub const GTZC_TZIC1_FCR2_SPI4_Msk: u32 = GTZC_CFGR2_SPI4_Msk;
pub const GTZC_TZIC1_FCR2_SPI6_Pos: u32 = GTZC_CFGR2_SPI6_Pos;
pub const GTZC_TZIC1_FCR2_SPI6_Msk: u32 = GTZC_CFGR2_SPI6_Msk;
pub const GTZC_TZIC1_FCR2_SAI1_Pos: u32 = GTZC_CFGR2_SAI1_Pos;
pub const GTZC_TZIC1_FCR2_SAI1_Msk: u32 = GTZC_CFGR2_SAI1_Msk;
pub const GTZC_TZIC1_FCR2_SAI2_Pos: u32 = GTZC_CFGR2_SAI2_Pos;
pub const GTZC_TZIC1_FCR2_SAI2_Msk: u32 = GTZC_CFGR2_SAI2_Msk;
pub const GTZC_TZIC1_FCR2_USB_Pos: u32 = GTZC_CFGR2_USB_Pos;
pub const GTZC_TZIC1_FCR2_USB_Msk: u32 = GTZC_CFGR2_USB_Msk;
pub const GTZC_TZIC1_FCR2_SPI5_Pos: u32 = GTZC_CFGR2_SPI5_Pos;
pub const GTZC_TZIC1_FCR2_SPI5_Msk: u32 = GTZC_CFGR2_SPI5_Msk;
pub const GTZC_TZIC1_FCR2_LPUART1_Pos: u32 = GTZC_CFGR2_LPUART1_Pos;
pub const GTZC_TZIC1_FCR2_LPUART1_Msk: u32 = GTZC_CFGR2_LPUART1_Msk;
pub const GTZC_TZIC1_FCR2_I2C3_Pos: u32 = GTZC_CFGR2_I2C3_Pos;
pub const GTZC_TZIC1_FCR2_I2C3_Msk: u32 = GTZC_CFGR2_I2C3_Msk;
pub const GTZC_TZIC1_FCR2_I2C4_Pos: u32 = GTZC_CFGR2_I2C4_Pos;
pub const GTZC_TZIC1_FCR2_I2C4_Msk: u32 = GTZC_CFGR2_I2C4_Msk;
pub const GTZC_TZIC1_FCR2_LPTIM1_Pos: u32 = GTZC_CFGR2_LPTIM1_Pos;
pub const GTZC_TZIC1_FCR2_LPTIM1_Msk: u32 = GTZC_CFGR2_LPTIM1_Msk;
pub const GTZC_TZIC1_FCR2_LPTIM3_Pos: u32 = GTZC_CFGR2_LPTIM3_Pos;
pub const GTZC_TZIC1_FCR2_LPTIM3_Msk: u32 = GTZC_CFGR2_LPTIM3_Msk;
pub const GTZC_TZIC1_FCR2_LPTIM4_Pos: u32 = GTZC_CFGR2_LPTIM4_Pos;
pub const GTZC_TZIC1_FCR2_LPTIM4_Msk: u32 = GTZC_CFGR2_LPTIM4_Msk;
pub const GTZC_TZIC1_FCR2_LPTIM5_Pos: u32 = GTZC_CFGR2_LPTIM5_Pos;
pub const GTZC_TZIC1_FCR2_LPTIM5_Msk: u32 = GTZC_CFGR2_LPTIM5_Msk;
pub const GTZC_TZIC1_FCR3_LPTIM6_Pos: u32 = GTZC_CFGR3_LPTIM6_Pos;
pub const GTZC_TZIC1_FCR3_LPTIM6_Msk: u32 = GTZC_CFGR3_LPTIM6_Msk;
pub const GTZC_TZIC1_FCR3_VREFBUF_Pos: u32 = GTZC_CFGR3_VREFBUF_Pos;
pub const GTZC_TZIC1_FCR3_VREFBUF_Msk: u32 = GTZC_CFGR3_VREFBUF_Msk;
pub const GTZC_TZIC1_FCR3_CRC_Pos: u32 = GTZC_CFGR3_CRC_Pos;
pub const GTZC_TZIC1_FCR3_CRC_Msk: u32 = GTZC_CFGR3_CRC_Msk;
pub const GTZC_TZIC1_FCR3_CORDIC_Pos: u32 = GTZC_CFGR3_CORDIC_Pos;
pub const GTZC_TZIC1_FCR3_CORDIC_Msk: u32 = GTZC_CFGR3_CORDIC_Msk;
pub const GTZC_TZIC1_FCR3_FMAC_Pos: u32 = GTZC_CFGR3_FMAC_Pos;
pub const GTZC_TZIC1_FCR3_FMAC_Msk: u32 = GTZC_CFGR3_FMAC_Msk;
pub const GTZC_TZIC1_FCR3_ICACHE_REG_Pos: u32 = GTZC_CFGR3_ICACHE_REG_Pos;
pub const GTZC_TZIC1_FCR3_ICACHE_REG_Msk: u32 = GTZC_CFGR3_ICACHE_REG_Msk;
pub const GTZC_TZIC1_FCR3_DCACHE1_REG_Pos: u32 = GTZC_CFGR3_DCACHE1_REG_Pos;
pub const GTZC_TZIC1_FCR3_DCACHE1_REG_Msk: u32 = GTZC_CFGR3_DCACHE1_REG_Msk;
pub const GTZC_TZIC1_FCR3_ADC_Pos: u32 = GTZC_CFGR3_ADC_Pos;
pub const GTZC_TZIC1_FCR3_ADC_Msk: u32 = GTZC_CFGR3_ADC_Msk;
pub const GTZC_TZIC1_FCR3_DCMI_PSSI_Pos: u32 = GTZC_CFGR3_DCMI_PSSI_Pos;
pub const GTZC_TZIC1_FCR3_DCMI_PSSI_Msk: u32 = GTZC_CFGR3_DCMI_PSSI_Msk;
pub const GTZC_TZIC1_FCR3_HASH_Pos: u32 = GTZC_CFGR3_HASH_Pos;
pub const GTZC_TZIC1_FCR3_HASH_Msk: u32 = GTZC_CFGR3_HASH_Msk;
pub const GTZC_TZIC1_FCR3_RNG_Pos: u32 = GTZC_CFGR3_RNG_Pos;
pub const GTZC_TZIC1_FCR3_RNG_Msk: u32 = GTZC_CFGR3_RNG_Msk;
pub const GTZC_TZIC1_FCR3_PKA_Pos: u32 = GTZC_CFGR3_PKA_Pos;
pub const GTZC_TZIC1_FCR3_PKA_Msk: u32 = GTZC_CFGR3_PKA_Msk;
pub const GTZC_TZIC1_FCR3_SDMMC1_Pos: u32 = GTZC_CFGR3_SDMMC1_Pos;
pub const GTZC_TZIC1_FCR3_SDMMC1_Msk: u32 = GTZC_CFGR3_SDMMC1_Msk;
pub const GTZC_TZIC1_FCR3_FMC_REG_Pos: u32 = GTZC_CFGR3_FMC_REG_Pos;
pub const GTZC_TZIC1_FCR3_FMC_REG_Msk: u32 = GTZC_CFGR3_FMC_REG_Msk;
pub const GTZC_TZIC1_FCR3_OCTOSPI1_Pos: u32 = GTZC_CFGR3_OCTOSPI1_Pos;
pub const GTZC_TZIC1_FCR3_OCTOSPI1_Msk: u32 = GTZC_CFGR3_OCTOSPI1_Msk;
pub const GTZC_TZIC1_FCR3_RAMCFG_Pos: u32 = GTZC_CFGR3_RAMCFG_Pos;
pub const GTZC_TZIC1_FCR3_RAMCFG_Msk: u32 = GTZC_CFGR3_RAMCFG_Msk;
pub const GTZC_TZIC1_FCR4_GPDMA1_Pos: u32 = GTZC_CFGR4_GPDMA1_Pos;
pub const GTZC_TZIC1_FCR4_GPDMA1_Msk: u32 = GTZC_CFGR4_GPDMA1_Msk;
pub const GTZC_TZIC1_FCR4_GPDMA2_Pos: u32 = GTZC_CFGR4_GPDMA2_Pos;
pub const GTZC_TZIC1_FCR4_GPDMA2_Msk: u32 = GTZC_CFGR4_GPDMA2_Msk;
pub const GTZC_TZIC1_FCR4_FLASH_Pos: u32 = GTZC_CFGR4_FLASH_Pos;
pub const GTZC_TZIC1_FCR4_FLASH_Msk: u32 = GTZC_CFGR4_FLASH_Msk;
pub const GTZC_TZIC1_FCR4_FLASH_REG_Pos: u32 = GTZC_CFGR4_FLASH_REG_Pos;
pub const GTZC_TZIC1_FCR4_FLASH_REG_Msk: u32 = GTZC_CFGR4_FLASH_REG_Msk;
pub const GTZC_TZIC1_FCR4_SBS_Pos: u32 = GTZC_CFGR4_SBS_Pos;
pub const GTZC_TZIC1_FCR4_SBS_Msk: u32 = GTZC_CFGR4_SBS_Msk;
pub const GTZC_TZIC1_FCR4_RTC_Pos: u32 = GTZC_CFGR4_RTC_Pos;
pub const GTZC_TZIC1_FCR4_RTC_Msk: u32 = GTZC_CFGR4_RTC_Msk;
pub const GTZC_TZIC1_FCR4_TAMP_Pos: u32 = GTZC_CFGR4_TAMP_Pos;
pub const GTZC_TZIC1_FCR4_TAMP_Msk: u32 = GTZC_CFGR4_TAMP_Msk;
pub const GTZC_TZIC1_FCR4_PWR_Pos: u32 = GTZC_CFGR4_PWR_Pos;
pub const GTZC_TZIC1_FCR4_PWR_Msk: u32 = GTZC_CFGR4_PWR_Msk;
pub const GTZC_TZIC1_FCR4_RCC_Pos: u32 = GTZC_CFGR4_RCC_Pos;
pub const GTZC_TZIC1_FCR4_RCC_Msk: u32 = GTZC_CFGR4_RCC_Msk;
pub const GTZC_TZIC1_FCR4_EXTI_Pos: u32 = GTZC_CFGR4_EXTI_Pos;
pub const GTZC_TZIC1_FCR4_EXTI_Msk: u32 = GTZC_CFGR4_EXTI_Msk;
pub const GTZC_TZIC1_FCR4_TZSC_Pos: u32 = GTZC_CFGR4_TZSC_Pos;
pub const GTZC_TZIC1_FCR4_TZSC_Msk: u32 = GTZC_CFGR4_TZSC_Msk;
pub const GTZC_TZIC1_FCR4_TZIC_Pos: u32 = GTZC_CFGR4_TZIC_Pos;
pub const GTZC_TZIC1_FCR4_TZIC_Msk: u32 = GTZC_CFGR4_TZIC_Msk;
pub const GTZC_TZIC1_FCR4_OCTOSPI1_MEM_Pos: u32 = GTZC_CFGR4_OCTOSPI1_MEM_Pos;
pub const GTZC_TZIC1_FCR4_OCTOSPI1_MEM_Msk: u32 = GTZC_CFGR4_OCTOSPI1_MEM_Msk;
pub const GTZC_TZIC1_FCR4_FMC_MEM_Pos: u32 = GTZC_CFGR4_FMC_MEM_Pos;
pub const GTZC_TZIC1_FCR4_FMC_MEM_Msk: u32 = GTZC_CFGR4_FMC_MEM_Msk;
pub const GTZC_TZIC1_FCR4_BKPSRAM_Pos: u32 = GTZC_CFGR4_BKPSRAM_Pos;
pub const GTZC_TZIC1_FCR4_BKPSRAM_Msk: u32 = GTZC_CFGR4_BKPSRAM_Msk;
pub const GTZC_TZIC1_FCR4_SRAM1_Pos: u32 = GTZC_CFGR4_SRAM1_Pos;
pub const GTZC_TZIC1_FCR4_SRAM1_Msk: u32 = GTZC_CFGR4_SRAM1_Msk;
pub const GTZC_TZIC1_FCR4_MPCBB1_REG_Pos: u32 = GTZC_CFGR4_MPCBB1_REG_Pos;
pub const GTZC_TZIC1_FCR4_MPCBB1_REG_Msk: u32 = GTZC_CFGR4_MPCBB1_REG_Msk;
pub const GTZC_TZIC1_FCR4_SRAM2_Pos: u32 = GTZC_CFGR4_SRAM2_Pos;
pub const GTZC_TZIC1_FCR4_SRAM2_Msk: u32 = GTZC_CFGR4_SRAM2_Msk;
pub const GTZC_TZIC1_FCR4_MPCBB2_REG_Pos: u32 = GTZC_CFGR4_MPCBB2_REG_Pos;
pub const GTZC_TZIC1_FCR4_MPCBB2_REG_Msk: u32 = GTZC_CFGR4_MPCBB2_REG_Msk;
pub const GTZC_TZIC1_FCR4_SRAM3_Pos: u32 = GTZC_CFGR4_SRAM3_Pos;
pub const GTZC_TZIC1_FCR4_SRAM3_Msk: u32 = GTZC_CFGR4_SRAM3_Msk;
pub const GTZC_TZIC1_FCR4_MPCBB3_REG_Pos: u32 = GTZC_CFGR4_MPCBB3_REG_Pos;
pub const GTZC_TZIC1_FCR4_MPCBB3_REG_Msk: u32 = GTZC_CFGR4_MPCBB3_REG_Msk;
pub const GTZC_MPCBB_CR_GLOCK_Pos: u32 = 0;
pub const GTZC_MPCBB_CR_GLOCK_Msk: u32 = 0x01 << GTZC_MPCBB_CR_GLOCK_Pos;
pub const GTZC_MPCBB_CR_INVSECSTATE_Pos: u32 = 30;
pub const GTZC_MPCBB_CR_INVSECSTATE_Msk: u32 = 0x01 << GTZC_MPCBB_CR_INVSECSTATE_Pos;
pub const GTZC_MPCBB_CR_SRWILADIS_Pos: u32 = 31;
pub const GTZC_MPCBB_CR_SRWILADIS_Msk: u32 = 0x01 << GTZC_MPCBB_CR_SRWILADIS_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK0_Pos: u32 = 0;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK0_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK0_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK1_Pos: u32 = 1;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK1_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK1_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK2_Pos: u32 = 2;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK2_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK2_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK3_Pos: u32 = 3;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK3_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK3_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK4_Pos: u32 = 4;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK4_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK4_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK5_Pos: u32 = 5;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK5_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK5_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK6_Pos: u32 = 6;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK6_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK6_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK7_Pos: u32 = 7;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK7_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK7_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK8_Pos: u32 = 8;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK8_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK8_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK9_Pos: u32 = 9;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK9_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK9_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK10_Pos: u32 = 10;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK10_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK10_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK11_Pos: u32 = 11;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK11_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK11_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK12_Pos: u32 = 12;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK12_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK12_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK13_Pos: u32 = 13;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK13_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK13_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK14_Pos: u32 = 14;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK14_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK14_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK15_Pos: u32 = 15;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK15_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK15_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK16_Pos: u32 = 16;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK16_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK16_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK17_Pos: u32 = 17;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK17_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK17_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK18_Pos: u32 = 18;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK18_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK18_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK19_Pos: u32 = 19;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK19_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK19_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK20_Pos: u32 = 20;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK20_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK20_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK21_Pos: u32 = 21;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK21_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK21_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK22_Pos: u32 = 22;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK22_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK22_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK23_Pos: u32 = 23;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK23_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK23_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK24_Pos: u32 = 24;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK24_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK24_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK25_Pos: u32 = 25;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK25_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK25_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK26_Pos: u32 = 26;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK26_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK26_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK27_Pos: u32 = 27;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK27_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK27_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK28_Pos: u32 = 28;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK28_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK28_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK29_Pos: u32 = 29;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK29_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK29_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK30_Pos: u32 = 30;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK30_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK30_Pos;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK31_Pos: u32 = 31;
pub const GTZC_MPCBB_CFGLOCKR1_SPLCK31_Msk: u32 = 0x01 << GTZC_MPCBB_CFGLOCKR1_SPLCK31_Pos;
pub const UCPD_CFG1_HBITCLKDIV_Pos: u32 = 0;
pub const UCPD_CFG1_HBITCLKDIV_Msk: u32 = 0x3F << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV: u32 = UCPD_CFG1_HBITCLKDIV_Msk;
pub const UCPD_CFG1_HBITCLKDIV_0: u32 = 0x01 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV_1: u32 = 0x02 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV_2: u32 = 0x04 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV_3: u32 = 0x08 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV_4: u32 = 0x10 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV_5: u32 = 0x20 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_IFRGAP_Pos: u32 = 6;
pub const UCPD_CFG1_IFRGAP_Msk: u32 = 0x1F << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_IFRGAP: u32 = UCPD_CFG1_IFRGAP_Msk;
pub const UCPD_CFG1_IFRGAP_0: u32 = 0x01 << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_IFRGAP_1: u32 = 0x02 << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_IFRGAP_2: u32 = 0x04 << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_IFRGAP_3: u32 = 0x08 << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_IFRGAP_4: u32 = 0x10 << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_TRANSWIN_Pos: u32 = 11;
pub const UCPD_CFG1_TRANSWIN_Msk: u32 = 0x1F << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_TRANSWIN: u32 = UCPD_CFG1_TRANSWIN_Msk;
pub const UCPD_CFG1_TRANSWIN_0: u32 = 0x01 << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_TRANSWIN_1: u32 = 0x02 << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_TRANSWIN_2: u32 = 0x04 << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_TRANSWIN_3: u32 = 0x08 << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_TRANSWIN_4: u32 = 0x10 << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_PSC_UCPDCLK_Pos: u32 = 17;
pub const UCPD_CFG1_PSC_UCPDCLK_Msk: u32 = 0x7 << UCPD_CFG1_PSC_UCPDCLK_Pos;
pub const UCPD_CFG1_PSC_UCPDCLK: u32 = UCPD_CFG1_PSC_UCPDCLK_Msk;
pub const UCPD_CFG1_PSC_UCPDCLK_0: u32 = 0x1 << UCPD_CFG1_PSC_UCPDCLK_Pos;
pub const UCPD_CFG1_PSC_UCPDCLK_1: u32 = 0x2 << UCPD_CFG1_PSC_UCPDCLK_Pos;
pub const UCPD_CFG1_PSC_UCPDCLK_2: u32 = 0x4 << UCPD_CFG1_PSC_UCPDCLK_Pos;
pub const UCPD_CFG1_RXORDSETEN_Pos: u32 = 20;
pub const UCPD_CFG1_RXORDSETEN_Msk: u32 = 0x1FF << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN: u32 = UCPD_CFG1_RXORDSETEN_Msk;
pub const UCPD_CFG1_RXORDSETEN_0: u32 = 0x001 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_1: u32 = 0x002 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_2: u32 = 0x004 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_3: u32 = 0x008 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_4: u32 = 0x010 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_5: u32 = 0x020 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_6: u32 = 0x040 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_7: u32 = 0x080 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_8: u32 = 0x100 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_TXDMAEN_Pos: u32 = 29;
pub const UCPD_CFG1_TXDMAEN_Msk: u32 = 0x1 << UCPD_CFG1_TXDMAEN_Pos;
pub const UCPD_CFG1_TXDMAEN: u32 = UCPD_CFG1_TXDMAEN_Msk;
pub const UCPD_CFG1_RXDMAEN_Pos: u32 = 30;
pub const UCPD_CFG1_RXDMAEN_Msk: u32 = 0x1 << UCPD_CFG1_RXDMAEN_Pos;
pub const UCPD_CFG1_RXDMAEN: u32 = UCPD_CFG1_RXDMAEN_Msk;
pub const UCPD_CFG1_UCPDEN_Pos: u32 = 31;
pub const UCPD_CFG1_UCPDEN_Msk: u32 = 0x1 << UCPD_CFG1_UCPDEN_Pos;
pub const UCPD_CFG1_UCPDEN: u32 = UCPD_CFG1_UCPDEN_Msk;
pub const UCPD_CFG2_RXFILTDIS_Pos: u32 = 0;
pub const UCPD_CFG2_RXFILTDIS_Msk: u32 = 0x1 << UCPD_CFG2_RXFILTDIS_Pos;
pub const UCPD_CFG2_RXFILTDIS: u32 = UCPD_CFG2_RXFILTDIS_Msk;
pub const UCPD_CFG2_RXFILT2N3_Pos: u32 = 1;
pub const UCPD_CFG2_RXFILT2N3_Msk: u32 = 0x1 << UCPD_CFG2_RXFILT2N3_Pos;
pub const UCPD_CFG2_RXFILT2N3: u32 = UCPD_CFG2_RXFILT2N3_Msk;
pub const UCPD_CFG2_FORCECLK_Pos: u32 = 2;
pub const UCPD_CFG2_FORCECLK_Msk: u32 = 0x1 << UCPD_CFG2_FORCECLK_Pos;
pub const UCPD_CFG2_FORCECLK: u32 = UCPD_CFG2_FORCECLK_Msk;
pub const UCPD_CFG2_WUPEN_Pos: u32 = 3;
pub const UCPD_CFG2_WUPEN_Msk: u32 = 0x1 << UCPD_CFG2_WUPEN_Pos;
pub const UCPD_CFG2_WUPEN: u32 = UCPD_CFG2_WUPEN_Msk;
pub const UCPD_CFG2_RXAFILTEN_Pos: u32 = 8;
pub const UCPD_CFG2_RXAFILTEN_Msk: u32 = 0x1 << UCPD_CFG2_RXAFILTEN_Pos;
pub const UCPD_CFG2_RXAFILTEN: u32 = UCPD_CFG2_RXAFILTEN_Msk;
pub const UCPD_CFG3_TRIM_CC1_RD_Pos: u32 = 0;
pub const UCPD_CFG3_TRIM_CC1_RD_Msk: u32 = 0xF << UCPD_CFG3_TRIM_CC1_RD_Pos;
pub const UCPD_CFG3_TRIM_CC1_RD: u32 = UCPD_CFG3_TRIM_CC1_RD_Msk;
pub const UCPD_CFG3_TRIM_CC1_RP_Pos: u32 = 9;
pub const UCPD_CFG3_TRIM_CC1_RP_Msk: u32 = 0xF << UCPD_CFG3_TRIM_CC1_RP_Pos;
pub const UCPD_CFG3_TRIM_CC1_RP: u32 = UCPD_CFG3_TRIM_CC1_RP_Msk;
pub const UCPD_CFG3_TRIM_CC2_RD_Pos: u32 = 16;
pub const UCPD_CFG3_TRIM_CC2_RD_Msk: u32 = 0xF << UCPD_CFG3_TRIM_CC2_RD_Pos;
pub const UCPD_CFG3_TRIM_CC2_RD: u32 = UCPD_CFG3_TRIM_CC2_RD_Msk;
pub const UCPD_CFG3_TRIM_CC2_RP_Pos: u32 = 25;
pub const UCPD_CFG3_TRIM_CC2_RP_Msk: u32 = 0xF << UCPD_CFG3_TRIM_CC2_RP_Pos;
pub const UCPD_CFG3_TRIM_CC2_RP: u32 = UCPD_CFG3_TRIM_CC2_RP_Msk;
pub const UCPD_CR_TXMODE_Pos: u32 = 0;
pub const UCPD_CR_TXMODE_Msk: u32 = 0x3 << UCPD_CR_TXMODE_Pos;
pub const UCPD_CR_TXMODE: u32 = UCPD_CR_TXMODE_Msk;
pub const UCPD_CR_TXMODE_0: u32 = 0x1 << UCPD_CR_TXMODE_Pos;
pub const UCPD_CR_TXMODE_1: u32 = 0x2 << UCPD_CR_TXMODE_Pos;
pub const UCPD_CR_TXSEND_Pos: u32 = 2;
pub const UCPD_CR_TXSEND_Msk: u32 = 0x1 << UCPD_CR_TXSEND_Pos;
pub const UCPD_CR_TXSEND: u32 = UCPD_CR_TXSEND_Msk;
pub const UCPD_CR_TXHRST_Pos: u32 = 3;
pub const UCPD_CR_TXHRST_Msk: u32 = 0x1 << UCPD_CR_TXHRST_Pos;
pub const UCPD_CR_TXHRST: u32 = UCPD_CR_TXHRST_Msk;
pub const UCPD_CR_RXMODE_Pos: u32 = 4;
pub const UCPD_CR_RXMODE_Msk: u32 = 0x1 << UCPD_CR_RXMODE_Pos;
pub const UCPD_CR_RXMODE: u32 = UCPD_CR_RXMODE_Msk;
pub const UCPD_CR_PHYRXEN_Pos: u32 = 5;
pub const UCPD_CR_PHYRXEN_Msk: u32 = 0x1 << UCPD_CR_PHYRXEN_Pos;
pub const UCPD_CR_PHYRXEN: u32 = UCPD_CR_PHYRXEN_Msk;
pub const UCPD_CR_PHYCCSEL_Pos: u32 = 6;
pub const UCPD_CR_PHYCCSEL_Msk: u32 = 0x1 << UCPD_CR_PHYCCSEL_Pos;
pub const UCPD_CR_PHYCCSEL: u32 = UCPD_CR_PHYCCSEL_Msk;
pub const UCPD_CR_ANASUBMODE_Pos: u32 = 7;
pub const UCPD_CR_ANASUBMODE_Msk: u32 = 0x3 << UCPD_CR_ANASUBMODE_Pos;
pub const UCPD_CR_ANASUBMODE: u32 = UCPD_CR_ANASUBMODE_Msk;
pub const UCPD_CR_ANASUBMODE_0: u32 = 0x1 << UCPD_CR_ANASUBMODE_Pos;
pub const UCPD_CR_ANASUBMODE_1: u32 = 0x2 << UCPD_CR_ANASUBMODE_Pos;
pub const UCPD_CR_ANAMODE_Pos: u32 = 9;
pub const UCPD_CR_ANAMODE_Msk: u32 = 0x1 << UCPD_CR_ANAMODE_Pos;
pub const UCPD_CR_ANAMODE: u32 = UCPD_CR_ANAMODE_Msk;
pub const UCPD_CR_CCENABLE_Pos: u32 = 10;
pub const UCPD_CR_CCENABLE_Msk: u32 = 0x3 << UCPD_CR_CCENABLE_Pos;
pub const UCPD_CR_CCENABLE: u32 = UCPD_CR_CCENABLE_Msk;
pub const UCPD_CR_CCENABLE_0: u32 = 0x1 << UCPD_CR_CCENABLE_Pos;
pub const UCPD_CR_CCENABLE_1: u32 = 0x2 << UCPD_CR_CCENABLE_Pos;
pub const UCPD_CR_USEEXTPHY_Pos: u32 = 12;
pub const UCPD_CR_USEEXTPHY_Msk: u32 = 0x1 << UCPD_CR_USEEXTPHY_Pos;
pub const UCPD_CR_USEEXTPHY: u32 = UCPD_CR_USEEXTPHY_Msk;
pub const UCPD_CR_CC2VCONNEN_Pos: u32 = 13;
pub const UCPD_CR_CC2VCONNEN_Msk: u32 = 0x1 << UCPD_CR_CC2VCONNEN_Pos;
pub const UCPD_CR_CC2VCONNEN: u32 = UCPD_CR_CC2VCONNEN_Msk;
pub const UCPD_CR_CC1VCONNEN_Pos: u32 = 14;
pub const UCPD_CR_CC1VCONNEN_Msk: u32 = 0x1 << UCPD_CR_CC1VCONNEN_Pos;
pub const UCPD_CR_CC1VCONNEN: u32 = UCPD_CR_CC1VCONNEN_Msk;
pub const UCPD_CR_DBATEN_Pos: u32 = 15;
pub const UCPD_CR_DBATEN_Msk: u32 = 0x1 << UCPD_CR_DBATEN_Pos;
pub const UCPD_CR_DBATEN: u32 = UCPD_CR_DBATEN_Msk;
pub const UCPD_CR_FRSRXEN_Pos: u32 = 16;
pub const UCPD_CR_FRSRXEN_Msk: u32 = 0x1 << UCPD_CR_FRSRXEN_Pos;
pub const UCPD_CR_FRSRXEN: u32 = UCPD_CR_FRSRXEN_Msk;
pub const UCPD_CR_FRSTX_Pos: u32 = 17;
pub const UCPD_CR_FRSTX_Msk: u32 = 0x1 << UCPD_CR_FRSTX_Pos;
pub const UCPD_CR_FRSTX: u32 = UCPD_CR_FRSTX_Msk;
pub const UCPD_CR_RDCH_Pos: u32 = 18;
pub const UCPD_CR_RDCH_Msk: u32 = 0x1 << UCPD_CR_RDCH_Pos;
pub const UCPD_CR_RDCH: u32 = UCPD_CR_RDCH_Msk;
pub const UCPD_CR_RPUSBABSENT_Pos: u32 = 19;
pub const UCPD_CR_RPUSBABSENT_Msk: u32 = 0x1 << UCPD_CR_RPUSBABSENT_Pos;
pub const UCPD_CR_RPUSBABSENT: u32 = UCPD_CR_RPUSBABSENT_Msk;
pub const UCPD_CR_CC1TCDIS_Pos: u32 = 20;
pub const UCPD_CR_CC1TCDIS_Msk: u32 = 0x1 << UCPD_CR_CC1TCDIS_Pos;
pub const UCPD_CR_CC1TCDIS: u32 = UCPD_CR_CC1TCDIS_Msk;
pub const UCPD_CR_CC2TCDIS_Pos: u32 = 21;
pub const UCPD_CR_CC2TCDIS_Msk: u32 = 0x1 << UCPD_CR_CC2TCDIS_Pos;
pub const UCPD_CR_CC2TCDIS: u32 = UCPD_CR_CC2TCDIS_Msk;
pub const UCPD_IMR_TXISIE_Pos: u32 = 0;
pub const UCPD_IMR_TXISIE_Msk: u32 = 0x1 << UCPD_IMR_TXISIE_Pos;
pub const UCPD_IMR_TXISIE: u32 = UCPD_IMR_TXISIE_Msk;
pub const UCPD_IMR_TXMSGDISCIE_Pos: u32 = 1;
pub const UCPD_IMR_TXMSGDISCIE_Msk: u32 = 0x1 << UCPD_IMR_TXMSGDISCIE_Pos;
pub const UCPD_IMR_TXMSGDISCIE: u32 = UCPD_IMR_TXMSGDISCIE_Msk;
pub const UCPD_IMR_TXMSGSENTIE_Pos: u32 = 2;
pub const UCPD_IMR_TXMSGSENTIE_Msk: u32 = 0x1 << UCPD_IMR_TXMSGSENTIE_Pos;
pub const UCPD_IMR_TXMSGSENTIE: u32 = UCPD_IMR_TXMSGSENTIE_Msk;
pub const UCPD_IMR_TXMSGABTIE_Pos: u32 = 3;
pub const UCPD_IMR_TXMSGABTIE_Msk: u32 = 0x1 << UCPD_IMR_TXMSGABTIE_Pos;
pub const UCPD_IMR_TXMSGABTIE: u32 = UCPD_IMR_TXMSGABTIE_Msk;
pub const UCPD_IMR_HRSTDISCIE_Pos: u32 = 4;
pub const UCPD_IMR_HRSTDISCIE_Msk: u32 = 0x1 << UCPD_IMR_HRSTDISCIE_Pos;
pub const UCPD_IMR_HRSTDISCIE: u32 = UCPD_IMR_HRSTDISCIE_Msk;
pub const UCPD_IMR_HRSTSENTIE_Pos: u32 = 5;
pub const UCPD_IMR_HRSTSENTIE_Msk: u32 = 0x1 << UCPD_IMR_HRSTSENTIE_Pos;
pub const UCPD_IMR_HRSTSENTIE: u32 = UCPD_IMR_HRSTSENTIE_Msk;
pub const UCPD_IMR_TXUNDIE_Pos: u32 = 6;
pub const UCPD_IMR_TXUNDIE_Msk: u32 = 0x1 << UCPD_IMR_TXUNDIE_Pos;
pub const UCPD_IMR_TXUNDIE: u32 = UCPD_IMR_TXUNDIE_Msk;
pub const UCPD_IMR_RXNEIE_Pos: u32 = 8;
pub const UCPD_IMR_RXNEIE_Msk: u32 = 0x1 << UCPD_IMR_RXNEIE_Pos;
pub const UCPD_IMR_RXNEIE: u32 = UCPD_IMR_RXNEIE_Msk;
pub const UCPD_IMR_RXORDDETIE_Pos: u32 = 9;
pub const UCPD_IMR_RXORDDETIE_Msk: u32 = 0x1 << UCPD_IMR_RXORDDETIE_Pos;
pub const UCPD_IMR_RXORDDETIE: u32 = UCPD_IMR_RXORDDETIE_Msk;
pub const UCPD_IMR_RXHRSTDETIE_Pos: u32 = 10;
pub const UCPD_IMR_RXHRSTDETIE_Msk: u32 = 0x1 << UCPD_IMR_RXHRSTDETIE_Pos;
pub const UCPD_IMR_RXHRSTDETIE: u32 = UCPD_IMR_RXHRSTDETIE_Msk;
pub const UCPD_IMR_RXOVRIE_Pos: u32 = 11;
pub const UCPD_IMR_RXOVRIE_Msk: u32 = 0x1 << UCPD_IMR_RXOVRIE_Pos;
pub const UCPD_IMR_RXOVRIE: u32 = UCPD_IMR_RXOVRIE_Msk;
pub const UCPD_IMR_RXMSGENDIE_Pos: u32 = 12;
pub const UCPD_IMR_RXMSGENDIE_Msk: u32 = 0x1 << UCPD_IMR_RXMSGENDIE_Pos;
pub const UCPD_IMR_RXMSGENDIE: u32 = UCPD_IMR_RXMSGENDIE_Msk;
pub const UCPD_IMR_TYPECEVT1IE_Pos: u32 = 14;
pub const UCPD_IMR_TYPECEVT1IE_Msk: u32 = 0x1 << UCPD_IMR_TYPECEVT1IE_Pos;
pub const UCPD_IMR_TYPECEVT1IE: u32 = UCPD_IMR_TYPECEVT1IE_Msk;
pub const UCPD_IMR_TYPECEVT2IE_Pos: u32 = 15;
pub const UCPD_IMR_TYPECEVT2IE_Msk: u32 = 0x1 << UCPD_IMR_TYPECEVT2IE_Pos;
pub const UCPD_IMR_TYPECEVT2IE: u32 = UCPD_IMR_TYPECEVT2IE_Msk;
pub const UCPD_IMR_FRSEVTIE_Pos: u32 = 20;
pub const UCPD_IMR_FRSEVTIE_Msk: u32 = 0x1 << UCPD_IMR_FRSEVTIE_Pos;
pub const UCPD_IMR_FRSEVTIE: u32 = UCPD_IMR_FRSEVTIE_Msk;
pub const UCPD_SR_TXIS_Pos: u32 = 0;
pub const UCPD_SR_TXIS_Msk: u32 = 0x1 << UCPD_SR_TXIS_Pos;
pub const UCPD_SR_TXIS: u32 = UCPD_SR_TXIS_Msk;
pub const UCPD_SR_TXMSGDISC_Pos: u32 = 1;
pub const UCPD_SR_TXMSGDISC_Msk: u32 = 0x1 << UCPD_SR_TXMSGDISC_Pos;
pub const UCPD_SR_TXMSGDISC: u32 = UCPD_SR_TXMSGDISC_Msk;
pub const UCPD_SR_TXMSGSENT_Pos: u32 = 2;
pub const UCPD_SR_TXMSGSENT_Msk: u32 = 0x1 << UCPD_SR_TXMSGSENT_Pos;
pub const UCPD_SR_TXMSGSENT: u32 = UCPD_SR_TXMSGSENT_Msk;
pub const UCPD_SR_TXMSGABT_Pos: u32 = 3;
pub const UCPD_SR_TXMSGABT_Msk: u32 = 0x1 << UCPD_SR_TXMSGABT_Pos;
pub const UCPD_SR_TXMSGABT: u32 = UCPD_SR_TXMSGABT_Msk;
pub const UCPD_SR_HRSTDISC_Pos: u32 = 4;
pub const UCPD_SR_HRSTDISC_Msk: u32 = 0x1 << UCPD_SR_HRSTDISC_Pos;
pub const UCPD_SR_HRSTDISC: u32 = UCPD_SR_HRSTDISC_Msk;
pub const UCPD_SR_HRSTSENT_Pos: u32 = 5;
pub const UCPD_SR_HRSTSENT_Msk: u32 = 0x1 << UCPD_SR_HRSTSENT_Pos;
pub const UCPD_SR_HRSTSENT: u32 = UCPD_SR_HRSTSENT_Msk;
pub const UCPD_SR_TXUND_Pos: u32 = 6;
pub const UCPD_SR_TXUND_Msk: u32 = 0x1 << UCPD_SR_TXUND_Pos;
pub const UCPD_SR_TXUND: u32 = UCPD_SR_TXUND_Msk;
pub const UCPD_SR_RXNE_Pos: u32 = 8;
pub const UCPD_SR_RXNE_Msk: u32 = 0x1 << UCPD_SR_RXNE_Pos;
pub const UCPD_SR_RXNE: u32 = UCPD_SR_RXNE_Msk;
pub const UCPD_SR_RXORDDET_Pos: u32 = 9;
pub const UCPD_SR_RXORDDET_Msk: u32 = 0x1 << UCPD_SR_RXORDDET_Pos;
pub const UCPD_SR_RXORDDET: u32 = UCPD_SR_RXORDDET_Msk;
pub const UCPD_SR_RXHRSTDET_Pos: u32 = 10;
pub const UCPD_SR_RXHRSTDET_Msk: u32 = 0x1 << UCPD_SR_RXHRSTDET_Pos;
pub const UCPD_SR_RXHRSTDET: u32 = UCPD_SR_RXHRSTDET_Msk;
pub const UCPD_SR_RXOVR_Pos: u32 = 11;
pub const UCPD_SR_RXOVR_Msk: u32 = 0x1 << UCPD_SR_RXOVR_Pos;
pub const UCPD_SR_RXOVR: u32 = UCPD_SR_RXOVR_Msk;
pub const UCPD_SR_RXMSGEND_Pos: u32 = 12;
pub const UCPD_SR_RXMSGEND_Msk: u32 = 0x1 << UCPD_SR_RXMSGEND_Pos;
pub const UCPD_SR_RXMSGEND: u32 = UCPD_SR_RXMSGEND_Msk;
pub const UCPD_SR_RXERR_Pos: u32 = 13;
pub const UCPD_SR_RXERR_Msk: u32 = 0x1 << UCPD_SR_RXERR_Pos;
pub const UCPD_SR_RXERR: u32 = UCPD_SR_RXERR_Msk;
pub const UCPD_SR_TYPECEVT1_Pos: u32 = 14;
pub const UCPD_SR_TYPECEVT1_Msk: u32 = 0x1 << UCPD_SR_TYPECEVT1_Pos;
pub const UCPD_SR_TYPECEVT1: u32 = UCPD_SR_TYPECEVT1_Msk;
pub const UCPD_SR_TYPECEVT2_Pos: u32 = 15;
pub const UCPD_SR_TYPECEVT2_Msk: u32 = 0x1 << UCPD_SR_TYPECEVT2_Pos;
pub const UCPD_SR_TYPECEVT2: u32 = UCPD_SR_TYPECEVT2_Msk;
pub const UCPD_SR_TYPEC_VSTATE_CC1_Pos: u32 = 16;
pub const UCPD_SR_TYPEC_VSTATE_CC1_Msk: u32 = 0x3 << UCPD_SR_TYPEC_VSTATE_CC1_Pos;
pub const UCPD_SR_TYPEC_VSTATE_CC1: u32 = UCPD_SR_TYPEC_VSTATE_CC1_Msk;
pub const UCPD_SR_TYPEC_VSTATE_CC1_0: u32 = 0x1 << UCPD_SR_TYPEC_VSTATE_CC1_Pos;
pub const UCPD_SR_TYPEC_VSTATE_CC1_1: u32 = 0x2 << UCPD_SR_TYPEC_VSTATE_CC1_Pos;
pub const UCPD_SR_TYPEC_VSTATE_CC2_Pos: u32 = 18;
pub const UCPD_SR_TYPEC_VSTATE_CC2_Msk: u32 = 0x3 << UCPD_SR_TYPEC_VSTATE_CC2_Pos;
pub const UCPD_SR_TYPEC_VSTATE_CC2: u32 = UCPD_SR_TYPEC_VSTATE_CC2_Msk;
pub const UCPD_SR_TYPEC_VSTATE_CC2_0: u32 = 0x1 << UCPD_SR_TYPEC_VSTATE_CC2_Pos;
pub const UCPD_SR_TYPEC_VSTATE_CC2_1: u32 = 0x2 << UCPD_SR_TYPEC_VSTATE_CC2_Pos;
pub const UCPD_SR_FRSEVT_Pos: u32 = 20;
pub const UCPD_SR_FRSEVT_Msk: u32 = 0x1 << UCPD_SR_FRSEVT_Pos;
pub const UCPD_SR_FRSEVT: u32 = UCPD_SR_FRSEVT_Msk;
pub const UCPD_ICR_TXMSGDISCCF_Pos: u32 = 1;
pub const UCPD_ICR_TXMSGDISCCF_Msk: u32 = 0x1 << UCPD_ICR_TXMSGDISCCF_Pos;
pub const UCPD_ICR_TXMSGDISCCF: u32 = UCPD_ICR_TXMSGDISCCF_Msk;
pub const UCPD_ICR_TXMSGSENTCF_Pos: u32 = 2;
pub const UCPD_ICR_TXMSGSENTCF_Msk: u32 = 0x1 << UCPD_ICR_TXMSGSENTCF_Pos;
pub const UCPD_ICR_TXMSGSENTCF: u32 = UCPD_ICR_TXMSGSENTCF_Msk;
pub const UCPD_ICR_TXMSGABTCF_Pos: u32 = 3;
pub const UCPD_ICR_TXMSGABTCF_Msk: u32 = 0x1 << UCPD_ICR_TXMSGABTCF_Pos;
pub const UCPD_ICR_TXMSGABTCF: u32 = UCPD_ICR_TXMSGABTCF_Msk;
pub const UCPD_ICR_HRSTDISCCF_Pos: u32 = 4;
pub const UCPD_ICR_HRSTDISCCF_Msk: u32 = 0x1 << UCPD_ICR_HRSTDISCCF_Pos;
pub const UCPD_ICR_HRSTDISCCF: u32 = UCPD_ICR_HRSTDISCCF_Msk;
pub const UCPD_ICR_HRSTSENTCF_Pos: u32 = 5;
pub const UCPD_ICR_HRSTSENTCF_Msk: u32 = 0x1 << UCPD_ICR_HRSTSENTCF_Pos;
pub const UCPD_ICR_HRSTSENTCF: u32 = UCPD_ICR_HRSTSENTCF_Msk;
pub const UCPD_ICR_TXUNDCF_Pos: u32 = 6;
pub const UCPD_ICR_TXUNDCF_Msk: u32 = 0x1 << UCPD_ICR_TXUNDCF_Pos;
pub const UCPD_ICR_TXUNDCF: u32 = UCPD_ICR_TXUNDCF_Msk;
pub const UCPD_ICR_RXORDDETCF_Pos: u32 = 9;
pub const UCPD_ICR_RXORDDETCF_Msk: u32 = 0x1 << UCPD_ICR_RXORDDETCF_Pos;
pub const UCPD_ICR_RXORDDETCF: u32 = UCPD_ICR_RXORDDETCF_Msk;
pub const UCPD_ICR_RXHRSTDETCF_Pos: u32 = 10;
pub const UCPD_ICR_RXHRSTDETCF_Msk: u32 = 0x1 << UCPD_ICR_RXHRSTDETCF_Pos;
pub const UCPD_ICR_RXHRSTDETCF: u32 = UCPD_ICR_RXHRSTDETCF_Msk;
pub const UCPD_ICR_RXOVRCF_Pos: u32 = 11;
pub const UCPD_ICR_RXOVRCF_Msk: u32 = 0x1 << UCPD_ICR_RXOVRCF_Pos;
pub const UCPD_ICR_RXOVRCF: u32 = UCPD_ICR_RXOVRCF_Msk;
pub const UCPD_ICR_RXMSGENDCF_Pos: u32 = 12;
pub const UCPD_ICR_RXMSGENDCF_Msk: u32 = 0x1 << UCPD_ICR_RXMSGENDCF_Pos;
pub const UCPD_ICR_RXMSGENDCF: u32 = UCPD_ICR_RXMSGENDCF_Msk;
pub const UCPD_ICR_TYPECEVT1CF_Pos: u32 = 14;
pub const UCPD_ICR_TYPECEVT1CF_Msk: u32 = 0x1 << UCPD_ICR_TYPECEVT1CF_Pos;
pub const UCPD_ICR_TYPECEVT1CF: u32 = UCPD_ICR_TYPECEVT1CF_Msk;
pub const UCPD_ICR_TYPECEVT2CF_Pos: u32 = 15;
pub const UCPD_ICR_TYPECEVT2CF_Msk: u32 = 0x1 << UCPD_ICR_TYPECEVT2CF_Pos;
pub const UCPD_ICR_TYPECEVT2CF: u32 = UCPD_ICR_TYPECEVT2CF_Msk;
pub const UCPD_ICR_FRSEVTCF_Pos: u32 = 20;
pub const UCPD_ICR_FRSEVTCF_Msk: u32 = 0x1 << UCPD_ICR_FRSEVTCF_Pos;
pub const UCPD_ICR_FRSEVTCF: u32 = UCPD_ICR_FRSEVTCF_Msk;
pub const UCPD_TX_ORDSET_TXORDSET_Pos: u32 = 0;
pub const UCPD_TX_ORDSET_TXORDSET_Msk: u32 = 0xFFFFF << UCPD_TX_ORDSET_TXORDSET_Pos;
pub const UCPD_TX_ORDSET_TXORDSET: u32 = UCPD_TX_ORDSET_TXORDSET_Msk;
pub const UCPD_TX_PAYSZ_TXPAYSZ_Pos: u32 = 0;
pub const UCPD_TX_PAYSZ_TXPAYSZ_Msk: u32 = 0x3FF << UCPD_TX_PAYSZ_TXPAYSZ_Pos;
pub const UCPD_TX_PAYSZ_TXPAYSZ: u32 = UCPD_TX_PAYSZ_TXPAYSZ_Msk;
pub const UCPD_TXDR_TXDATA_Pos: u32 = 0;
pub const UCPD_TXDR_TXDATA_Msk: u32 = 0xFF << UCPD_TXDR_TXDATA_Pos;
pub const UCPD_TXDR_TXDATA: u32 = UCPD_TXDR_TXDATA_Msk;
pub const UCPD_RX_ORDSET_RXORDSET_Pos: u32 = 0;
pub const UCPD_RX_ORDSET_RXORDSET_Msk: u32 = 0x7 << UCPD_RX_ORDSET_RXORDSET_Pos;
pub const UCPD_RX_ORDSET_RXORDSET: u32 = UCPD_RX_ORDSET_RXORDSET_Msk;
pub const UCPD_RX_ORDSET_RXORDSET_0: u32 = 0x1 << UCPD_RX_ORDSET_RXORDSET_Pos;
pub const UCPD_RX_ORDSET_RXORDSET_1: u32 = 0x2 << UCPD_RX_ORDSET_RXORDSET_Pos;
pub const UCPD_RX_ORDSET_RXORDSET_2: u32 = 0x4 << UCPD_RX_ORDSET_RXORDSET_Pos;
pub const UCPD_RX_ORDSET_RXSOP3OF4_Pos: u32 = 3;
pub const UCPD_RX_ORDSET_RXSOP3OF4_Msk: u32 = 0x1 << UCPD_RX_ORDSET_RXSOP3OF4_Pos;
pub const UCPD_RX_ORDSET_RXSOP3OF4: u32 = UCPD_RX_ORDSET_RXSOP3OF4_Msk;
pub const UCPD_RX_ORDSET_RXSOPKINVALID_Pos: u32 = 4;
pub const UCPD_RX_ORDSET_RXSOPKINVALID_Msk: u32 = 0x7 << UCPD_RX_ORDSET_RXSOPKINVALID_Pos;
pub const UCPD_RX_ORDSET_RXSOPKINVALID: u32 = UCPD_RX_ORDSET_RXSOPKINVALID_Msk;
pub const UCPD_RX_PAYSZ_RXPAYSZ_Pos: u32 = 0;
pub const UCPD_RX_PAYSZ_RXPAYSZ_Msk: u32 = 0x3FF << UCPD_RX_PAYSZ_RXPAYSZ_Pos;
pub const UCPD_RX_PAYSZ_RXPAYSZ: u32 = UCPD_RX_PAYSZ_RXPAYSZ_Msk;
pub const UCPD_RXDR_RXDATA_Pos: u32 = 0;
pub const UCPD_RXDR_RXDATA_Msk: u32 = 0xFF << UCPD_RXDR_RXDATA_Pos;
pub const UCPD_RXDR_RXDATA: u32 = UCPD_RXDR_RXDATA_Msk;
pub const UCPD_RX_ORDEXT1_RXSOPX1_Pos: u32 = 0;
pub const UCPD_RX_ORDEXT1_RXSOPX1_Msk: u32 = 0xFFFFF << UCPD_RX_ORDEXT1_RXSOPX1_Pos;
pub const UCPD_RX_ORDEXT1_RXSOPX1: u32 = UCPD_RX_ORDEXT1_RXSOPX1_Msk;
pub const UCPD_RX_ORDEXT2_RXSOPX2_Pos: u32 = 0;
pub const UCPD_RX_ORDEXT2_RXSOPX2_Msk: u32 = 0xFFFFF << UCPD_RX_ORDEXT2_RXSOPX2_Pos;
pub const UCPD_RX_ORDEXT2_RXSOPX2: u32 = UCPD_RX_ORDEXT2_RXSOPX2_Msk;
pub const UCPD_IPVER_Pos: u32 = 0;
pub const UCPD_IPVER_Msk: u32 = 0xFFFFFFFF << UCPD_IPVER_Pos;
pub const UCPD_IPVER: u32 = UCPD_IPVER_Msk;
pub const UCPD_IPID_Pos: u32 = 0;
pub const UCPD_IPID_Msk: u32 = 0xFFFFFFFF << UCPD_IPID_Pos;
pub const UCPD_IPID: u32 = UCPD_IPID_Msk;
pub const UCPD_MID_Pos: u32 = 0;
pub const UCPD_MID_Msk: u32 = 0xFFFFFFFF << UCPD_MID_Pos;
pub const UCPD_MID: u32 = UCPD_MID_Msk;
pub const USART_CR1_UE_Pos: u32 = 0;
pub const USART_CR1_UE_Msk: u32 = 0x1 << USART_CR1_UE_Pos;
pub const USART_CR1_UE: u32 = USART_CR1_UE_Msk;
pub const USART_CR1_UESM_Pos: u32 = 1;
pub const USART_CR1_UESM_Msk: u32 = 0x1 << USART_CR1_UESM_Pos;
pub const USART_CR1_UESM: u32 = USART_CR1_UESM_Msk;
pub const USART_CR1_RE_Pos: u32 = 2;
pub const USART_CR1_RE_Msk: u32 = 0x1 << USART_CR1_RE_Pos;
pub const USART_CR1_RE: u32 = USART_CR1_RE_Msk;
pub const USART_CR1_TE_Pos: u32 = 3;
pub const USART_CR1_TE_Msk: u32 = 0x1 << USART_CR1_TE_Pos;
pub const USART_CR1_TE: u32 = USART_CR1_TE_Msk;
pub const USART_CR1_IDLEIE_Pos: u32 = 4;
pub const USART_CR1_IDLEIE_Msk: u32 = 0x1 << USART_CR1_IDLEIE_Pos;
pub const USART_CR1_IDLEIE: u32 = USART_CR1_IDLEIE_Msk;
pub const USART_CR1_RXNEIE_Pos: u32 = 5;
pub const USART_CR1_RXNEIE_Msk: u32 = 0x1 << USART_CR1_RXNEIE_Pos;
pub const USART_CR1_RXNEIE: u32 = USART_CR1_RXNEIE_Msk;
pub const USART_CR1_RXNEIE_RXFNEIE_Pos: u32 = USART_CR1_RXNEIE_Pos;
pub const USART_CR1_RXNEIE_RXFNEIE_Msk: u32 = USART_CR1_RXNEIE_Msk;
pub const USART_CR1_RXNEIE_RXFNEIE: u32 = USART_CR1_RXNEIE_Msk;
pub const USART_CR1_TCIE_Pos: u32 = 6;
pub const USART_CR1_TCIE_Msk: u32 = 0x1 << USART_CR1_TCIE_Pos;
pub const USART_CR1_TCIE: u32 = USART_CR1_TCIE_Msk;
pub const USART_CR1_TXEIE_Pos: u32 = 7;
pub const USART_CR1_TXEIE_Msk: u32 = 0x1 << USART_CR1_TXEIE_Pos;
pub const USART_CR1_TXEIE: u32 = USART_CR1_TXEIE_Msk;
pub const USART_CR1_TXEIE_TXFNFIE_Pos: u32 = 7;
pub const USART_CR1_TXEIE_TXFNFIE_Msk: u32 = 0x1 << USART_CR1_TXEIE_Pos;
pub const USART_CR1_TXEIE_TXFNFIE: u32 = USART_CR1_TXEIE;
pub const USART_CR1_PEIE_Pos: u32 = 8;
pub const USART_CR1_PEIE_Msk: u32 = 0x1 << USART_CR1_PEIE_Pos;
pub const USART_CR1_PEIE: u32 = USART_CR1_PEIE_Msk;
pub const USART_CR1_PS_Pos: u32 = 9;
pub const USART_CR1_PS_Msk: u32 = 0x1 << USART_CR1_PS_Pos;
pub const USART_CR1_PS: u32 = USART_CR1_PS_Msk;
pub const USART_CR1_PCE_Pos: u32 = 10;
pub const USART_CR1_PCE_Msk: u32 = 0x1 << USART_CR1_PCE_Pos;
pub const USART_CR1_PCE: u32 = USART_CR1_PCE_Msk;
pub const USART_CR1_WAKE_Pos: u32 = 11;
pub const USART_CR1_WAKE_Msk: u32 = 0x1 << USART_CR1_WAKE_Pos;
pub const USART_CR1_WAKE: u32 = USART_CR1_WAKE_Msk;
pub const USART_CR1_M_Pos: u32 = 12;
pub const USART_CR1_M_Msk: u32 = 0x10001 << USART_CR1_M_Pos;
pub const USART_CR1_M: u32 = USART_CR1_M_Msk;
pub const USART_CR1_M0_Pos: u32 = 12;
pub const USART_CR1_M0_Msk: u32 = 0x1 << USART_CR1_M0_Pos;
pub const USART_CR1_M0: u32 = USART_CR1_M0_Msk;
pub const USART_CR1_MME_Pos: u32 = 13;
pub const USART_CR1_MME_Msk: u32 = 0x1 << USART_CR1_MME_Pos;
pub const USART_CR1_MME: u32 = USART_CR1_MME_Msk;
pub const USART_CR1_CMIE_Pos: u32 = 14;
pub const USART_CR1_CMIE_Msk: u32 = 0x1 << USART_CR1_CMIE_Pos;
pub const USART_CR1_CMIE: u32 = USART_CR1_CMIE_Msk;
pub const USART_CR1_OVER8_Pos: u32 = 15;
pub const USART_CR1_OVER8_Msk: u32 = 0x1 << USART_CR1_OVER8_Pos;
pub const USART_CR1_OVER8: u32 = USART_CR1_OVER8_Msk;
pub const USART_CR1_DEDT_Pos: u32 = 16;
pub const USART_CR1_DEDT_Msk: u32 = 0x1F << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT: u32 = USART_CR1_DEDT_Msk;
pub const USART_CR1_DEDT_0: u32 = 0x01 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_1: u32 = 0x02 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_2: u32 = 0x04 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_3: u32 = 0x08 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_4: u32 = 0x10 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEAT_Pos: u32 = 21;
pub const USART_CR1_DEAT_Msk: u32 = 0x1F << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT: u32 = USART_CR1_DEAT_Msk;
pub const USART_CR1_DEAT_0: u32 = 0x01 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_1: u32 = 0x02 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_2: u32 = 0x04 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_3: u32 = 0x08 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_4: u32 = 0x10 << USART_CR1_DEAT_Pos;
pub const USART_CR1_RTOIE_Pos: u32 = 26;
pub const USART_CR1_RTOIE_Msk: u32 = 0x1 << USART_CR1_RTOIE_Pos;
pub const USART_CR1_RTOIE: u32 = USART_CR1_RTOIE_Msk;
pub const USART_CR1_EOBIE_Pos: u32 = 27;
pub const USART_CR1_EOBIE_Msk: u32 = 0x1 << USART_CR1_EOBIE_Pos;
pub const USART_CR1_EOBIE: u32 = USART_CR1_EOBIE_Msk;
pub const USART_CR1_M1_Pos: u32 = 28;
pub const USART_CR1_M1_Msk: u32 = 0x1 << USART_CR1_M1_Pos;
pub const USART_CR1_M1: u32 = USART_CR1_M1_Msk;
pub const USART_CR1_FIFOEN_Pos: u32 = 29;
pub const USART_CR1_FIFOEN_Msk: u32 = 0x1 << USART_CR1_FIFOEN_Pos;
pub const USART_CR1_FIFOEN: u32 = USART_CR1_FIFOEN_Msk;
pub const USART_CR1_TXFEIE_Pos: u32 = 30;
pub const USART_CR1_TXFEIE_Msk: u32 = 0x1 << USART_CR1_TXFEIE_Pos;
pub const USART_CR1_TXFEIE: u32 = USART_CR1_TXFEIE_Msk;
pub const USART_CR1_RXFFIE_Pos: u32 = 31;
pub const USART_CR1_RXFFIE_Msk: u32 = 0x1 << USART_CR1_RXFFIE_Pos;
pub const USART_CR1_RXFFIE: u32 = USART_CR1_RXFFIE_Msk;
pub const USART_CR2_SLVEN_Pos: u32 = 0;
pub const USART_CR2_SLVEN_Msk: u32 = 0x1 << USART_CR2_SLVEN_Pos;
pub const USART_CR2_SLVEN: u32 = USART_CR2_SLVEN_Msk;
pub const USART_CR2_DIS_NSS_Pos: u32 = 3;
pub const USART_CR2_DIS_NSS_Msk: u32 = 0x1 << USART_CR2_DIS_NSS_Pos;
pub const USART_CR2_DIS_NSS: u32 = USART_CR2_DIS_NSS_Msk;
pub const USART_CR2_ADDM7_Pos: u32 = 4;
pub const USART_CR2_ADDM7_Msk: u32 = 0x1 << USART_CR2_ADDM7_Pos;
pub const USART_CR2_ADDM7: u32 = USART_CR2_ADDM7_Msk;
pub const USART_CR2_LBDL_Pos: u32 = 5;
pub const USART_CR2_LBDL_Msk: u32 = 0x1 << USART_CR2_LBDL_Pos;
pub const USART_CR2_LBDL: u32 = USART_CR2_LBDL_Msk;
pub const USART_CR2_LBDIE_Pos: u32 = 6;
pub const USART_CR2_LBDIE_Msk: u32 = 0x1 << USART_CR2_LBDIE_Pos;
pub const USART_CR2_LBDIE: u32 = USART_CR2_LBDIE_Msk;
pub const USART_CR2_LBCL_Pos: u32 = 8;
pub const USART_CR2_LBCL_Msk: u32 = 0x1 << USART_CR2_LBCL_Pos;
pub const USART_CR2_LBCL: u32 = USART_CR2_LBCL_Msk;
pub const USART_CR2_CPHA_Pos: u32 = 9;
pub const USART_CR2_CPHA_Msk: u32 = 0x1 << USART_CR2_CPHA_Pos;
pub const USART_CR2_CPHA: u32 = USART_CR2_CPHA_Msk;
pub const USART_CR2_CPOL_Pos: u32 = 10;
pub const USART_CR2_CPOL_Msk: u32 = 0x1 << USART_CR2_CPOL_Pos;
pub const USART_CR2_CPOL: u32 = USART_CR2_CPOL_Msk;
pub const USART_CR2_CLKEN_Pos: u32 = 11;
pub const USART_CR2_CLKEN_Msk: u32 = 0x1 << USART_CR2_CLKEN_Pos;
pub const USART_CR2_CLKEN: u32 = USART_CR2_CLKEN_Msk;
pub const USART_CR2_STOP_Pos: u32 = 12;
pub const USART_CR2_STOP_Msk: u32 = 0x3 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP: u32 = USART_CR2_STOP_Msk;
pub const USART_CR2_STOP_0: u32 = 0x1 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP_1: u32 = 0x2 << USART_CR2_STOP_Pos;
pub const USART_CR2_LINEN_Pos: u32 = 14;
pub const USART_CR2_LINEN_Msk: u32 = 0x1 << USART_CR2_LINEN_Pos;
pub const USART_CR2_LINEN: u32 = USART_CR2_LINEN_Msk;
pub const USART_CR2_SWAP_Pos: u32 = 15;
pub const USART_CR2_SWAP_Msk: u32 = 0x1 << USART_CR2_SWAP_Pos;
pub const USART_CR2_SWAP: u32 = USART_CR2_SWAP_Msk;
pub const USART_CR2_RXINV_Pos: u32 = 16;
pub const USART_CR2_RXINV_Msk: u32 = 0x1 << USART_CR2_RXINV_Pos;
pub const USART_CR2_RXINV: u32 = USART_CR2_RXINV_Msk;
pub const USART_CR2_TXINV_Pos: u32 = 17;
pub const USART_CR2_TXINV_Msk: u32 = 0x1 << USART_CR2_TXINV_Pos;
pub const USART_CR2_TXINV: u32 = USART_CR2_TXINV_Msk;
pub const USART_CR2_DATAINV_Pos: u32 = 18;
pub const USART_CR2_DATAINV_Msk: u32 = 0x1 << USART_CR2_DATAINV_Pos;
pub const USART_CR2_DATAINV: u32 = USART_CR2_DATAINV_Msk;
pub const USART_CR2_MSBFIRST_Pos: u32 = 19;
pub const USART_CR2_MSBFIRST_Msk: u32 = 0x1 << USART_CR2_MSBFIRST_Pos;
pub const USART_CR2_MSBFIRST: u32 = USART_CR2_MSBFIRST_Msk;
pub const USART_CR2_ABREN_Pos: u32 = 20;
pub const USART_CR2_ABREN_Msk: u32 = 0x1 << USART_CR2_ABREN_Pos;
pub const USART_CR2_ABREN: u32 = USART_CR2_ABREN_Msk;
pub const USART_CR2_ABRMODE_Pos: u32 = 21;
pub const USART_CR2_ABRMODE_Msk: u32 = 0x3 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_ABRMODE: u32 = USART_CR2_ABRMODE_Msk;
pub const USART_CR2_ABRMODE_0: u32 = 0x1 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_ABRMODE_1: u32 = 0x2 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_RTOEN_Pos: u32 = 23;
pub const USART_CR2_RTOEN_Msk: u32 = 0x1 << USART_CR2_RTOEN_Pos;
pub const USART_CR2_RTOEN: u32 = USART_CR2_RTOEN_Msk;
pub const USART_CR2_ADD_Pos: u32 = 24;
pub const USART_CR2_ADD_Msk: u32 = 0xFF << USART_CR2_ADD_Pos;
pub const USART_CR2_ADD: u32 = USART_CR2_ADD_Msk;
pub const USART_CR3_EIE_Pos: u32 = 0;
pub const USART_CR3_EIE_Msk: u32 = 0x1 << USART_CR3_EIE_Pos;
pub const USART_CR3_EIE: u32 = USART_CR3_EIE_Msk;
pub const USART_CR3_IREN_Pos: u32 = 1;
pub const USART_CR3_IREN_Msk: u32 = 0x1 << USART_CR3_IREN_Pos;
pub const USART_CR3_IREN: u32 = USART_CR3_IREN_Msk;
pub const USART_CR3_IRLP_Pos: u32 = 2;
pub const USART_CR3_IRLP_Msk: u32 = 0x1 << USART_CR3_IRLP_Pos;
pub const USART_CR3_IRLP: u32 = USART_CR3_IRLP_Msk;
pub const USART_CR3_HDSEL_Pos: u32 = 3;
pub const USART_CR3_HDSEL_Msk: u32 = 0x1 << USART_CR3_HDSEL_Pos;
pub const USART_CR3_HDSEL: u32 = USART_CR3_HDSEL_Msk;
pub const USART_CR3_NACK_Pos: u32 = 4;
pub const USART_CR3_NACK_Msk: u32 = 0x1 << USART_CR3_NACK_Pos;
pub const USART_CR3_NACK: u32 = USART_CR3_NACK_Msk;
pub const USART_CR3_SCEN_Pos: u32 = 5;
pub const USART_CR3_SCEN_Msk: u32 = 0x1 << USART_CR3_SCEN_Pos;
pub const USART_CR3_SCEN: u32 = USART_CR3_SCEN_Msk;
pub const USART_CR3_DMAR_Pos: u32 = 6;
pub const USART_CR3_DMAR_Msk: u32 = 0x1 << USART_CR3_DMAR_Pos;
pub const USART_CR3_DMAR: u32 = USART_CR3_DMAR_Msk;
pub const USART_CR3_DMAT_Pos: u32 = 7;
pub const USART_CR3_DMAT_Msk: u32 = 0x1 << USART_CR3_DMAT_Pos;
pub const USART_CR3_DMAT: u32 = USART_CR3_DMAT_Msk;
pub const USART_CR3_RTSE_Pos: u32 = 8;
pub const USART_CR3_RTSE_Msk: u32 = 0x1 << USART_CR3_RTSE_Pos;
pub const USART_CR3_RTSE: u32 = USART_CR3_RTSE_Msk;
pub const USART_CR3_CTSE_Pos: u32 = 9;
pub const USART_CR3_CTSE_Msk: u32 = 0x1 << USART_CR3_CTSE_Pos;
pub const USART_CR3_CTSE: u32 = USART_CR3_CTSE_Msk;
pub const USART_CR3_CTSIE_Pos: u32 = 10;
pub const USART_CR3_CTSIE_Msk: u32 = 0x1 << USART_CR3_CTSIE_Pos;
pub const USART_CR3_CTSIE: u32 = USART_CR3_CTSIE_Msk;
pub const USART_CR3_ONEBIT_Pos: u32 = 11;
pub const USART_CR3_ONEBIT_Msk: u32 = 0x1 << USART_CR3_ONEBIT_Pos;
pub const USART_CR3_ONEBIT: u32 = USART_CR3_ONEBIT_Msk;
pub const USART_CR3_OVRDIS_Pos: u32 = 12;
pub const USART_CR3_OVRDIS_Msk: u32 = 0x1 << USART_CR3_OVRDIS_Pos;
pub const USART_CR3_OVRDIS: u32 = USART_CR3_OVRDIS_Msk;
pub const USART_CR3_DDRE_Pos: u32 = 13;
pub const USART_CR3_DDRE_Msk: u32 = 0x1 << USART_CR3_DDRE_Pos;
pub const USART_CR3_DDRE: u32 = USART_CR3_DDRE_Msk;
pub const USART_CR3_DEM_Pos: u32 = 14;
pub const USART_CR3_DEM_Msk: u32 = 0x1 << USART_CR3_DEM_Pos;
pub const USART_CR3_DEM: u32 = USART_CR3_DEM_Msk;
pub const USART_CR3_DEP_Pos: u32 = 15;
pub const USART_CR3_DEP_Msk: u32 = 0x1 << USART_CR3_DEP_Pos;
pub const USART_CR3_DEP: u32 = USART_CR3_DEP_Msk;
pub const USART_CR3_SCARCNT_Pos: u32 = 17;
pub const USART_CR3_SCARCNT_Msk: u32 = 0x7 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT: u32 = USART_CR3_SCARCNT_Msk;
pub const USART_CR3_SCARCNT_0: u32 = 0x1 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT_1: u32 = 0x2 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT_2: u32 = 0x4 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_WUS_Pos: u32 = 20;
pub const USART_CR3_WUS_Msk: u32 = 0x3 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUS: u32 = USART_CR3_WUS_Msk;
pub const USART_CR3_WUS_0: u32 = 0x1 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUS_1: u32 = 0x2 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUFIE_Pos: u32 = 22;
pub const USART_CR3_WUFIE_Msk: u32 = 0x1 << USART_CR3_WUFIE_Pos;
pub const USART_CR3_WUFIE: u32 = USART_CR3_WUFIE_Msk;
pub const USART_CR3_TXFTIE_Pos: u32 = 23;
pub const USART_CR3_TXFTIE_Msk: u32 = 0x1 << USART_CR3_TXFTIE_Pos;
pub const USART_CR3_TXFTIE: u32 = USART_CR3_TXFTIE_Msk;
pub const USART_CR3_TCBGTIE_Pos: u32 = 24;
pub const USART_CR3_TCBGTIE_Msk: u32 = 0x1 << USART_CR3_TCBGTIE_Pos;
pub const USART_CR3_TCBGTIE: u32 = USART_CR3_TCBGTIE_Msk;
pub const USART_CR3_RXFTCFG_Pos: u32 = 25;
pub const USART_CR3_RXFTCFG_Msk: u32 = 0x7 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG: u32 = USART_CR3_RXFTCFG_Msk;
pub const USART_CR3_RXFTCFG_0: u32 = 0x1 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG_1: u32 = 0x2 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG_2: u32 = 0x4 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTIE_Pos: u32 = 28;
pub const USART_CR3_RXFTIE_Msk: u32 = 0x1 << USART_CR3_RXFTIE_Pos;
pub const USART_CR3_RXFTIE: u32 = USART_CR3_RXFTIE_Msk;
pub const USART_CR3_TXFTCFG_Pos: u32 = 29;
pub const USART_CR3_TXFTCFG_Msk: u32 = 0x7 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG: u32 = USART_CR3_TXFTCFG_Msk;
pub const USART_CR3_TXFTCFG_0: u32 = 0x1 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG_1: u32 = 0x2 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG_2: u32 = 0x4 << USART_CR3_TXFTCFG_Pos;
pub const USART_BRR_LPUART_Pos: u32 = 0;
pub const USART_BRR_LPUART_Msk: u32 = 0xFFFFF << USART_BRR_LPUART_Pos;
pub const USART_BRR_LPUART: u32 = USART_BRR_LPUART_Msk;
pub const USART_BRR_BRR: u32 = 0xFFFF;
pub const USART_GTPR_PSC_Pos: u32 = 0;
pub const USART_GTPR_PSC_Msk: u32 = 0xFF << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC: u32 = USART_GTPR_PSC_Msk;
pub const USART_GTPR_GT_Pos: u32 = 8;
pub const USART_GTPR_GT_Msk: u32 = 0xFF << USART_GTPR_GT_Pos;
pub const USART_GTPR_GT: u32 = USART_GTPR_GT_Msk;
pub const USART_RTOR_RTO_Pos: u32 = 0;
pub const USART_RTOR_RTO_Msk: u32 = 0xFFFFFF << USART_RTOR_RTO_Pos;
pub const USART_RTOR_RTO: u32 = USART_RTOR_RTO_Msk;
pub const USART_RTOR_BLEN_Pos: u32 = 24;
pub const USART_RTOR_BLEN_Msk: u32 = 0xFF << USART_RTOR_BLEN_Pos;
pub const USART_RTOR_BLEN: u32 = USART_RTOR_BLEN_Msk;
pub const USART_RQR_ABRRQ: u32 = 0x0001;
pub const USART_RQR_SBKRQ: u32 = 0x0002;
pub const USART_RQR_MMRQ: u32 = 0x0004;
pub const USART_RQR_RXFRQ: u32 = 0x0008;
pub const USART_RQR_TXFRQ: u32 = 0x0010;
pub const USART_ISR_PE_Pos: u32 = 0;
pub const USART_ISR_PE_Msk: u32 = 0x1 << USART_ISR_PE_Pos;
pub const USART_ISR_PE: u32 = USART_ISR_PE_Msk;
pub const USART_ISR_FE_Pos: u32 = 1;
pub const USART_ISR_FE_Msk: u32 = 0x1 << USART_ISR_FE_Pos;
pub const USART_ISR_FE: u32 = USART_ISR_FE_Msk;
pub const USART_ISR_NE_Pos: u32 = 2;
pub const USART_ISR_NE_Msk: u32 = 0x1 << USART_ISR_NE_Pos;
pub const USART_ISR_NE: u32 = USART_ISR_NE_Msk;
pub const USART_ISR_ORE_Pos: u32 = 3;
pub const USART_ISR_ORE_Msk: u32 = 0x1 << USART_ISR_ORE_Pos;
pub const USART_ISR_ORE: u32 = USART_ISR_ORE_Msk;
pub const USART_ISR_IDLE_Pos: u32 = 4;
pub const USART_ISR_IDLE_Msk: u32 = 0x1 << USART_ISR_IDLE_Pos;
pub const USART_ISR_IDLE: u32 = USART_ISR_IDLE_Msk;
pub const USART_ISR_RXNE_Pos: u32 = 5;
pub const USART_ISR_RXNE_Msk: u32 = 0x1 << USART_ISR_RXNE_Pos;
pub const USART_ISR_RXNE: u32 = USART_ISR_RXNE_Msk;
pub const USART_ISR_RXNE_RXFNE_Pos: u32 = USART_ISR_RXNE_Pos;
pub const USART_ISR_RXNE_RXFNE_Msk: u32 = USART_ISR_RXNE_Msk;
pub const USART_ISR_RXNE_RXFNE: u32 = USART_ISR_RXNE_Msk;
pub const USART_ISR_TC_Pos: u32 = 6;
pub const USART_ISR_TC_Msk: u32 = 0x1 << USART_ISR_TC_Pos;
pub const USART_ISR_TC: u32 = USART_ISR_TC_Msk;
pub const USART_ISR_TXE_Pos: u32 = 7;
pub const USART_ISR_TXE_Msk: u32 = 0x1 << USART_ISR_TXE_Pos;
pub const USART_ISR_TXE: u32 = USART_ISR_TXE_Msk;
pub const USART_ISR_TXE_TXFNF_Pos: u32 = USART_ISR_TXE_Pos;
pub const USART_ISR_TXE_TXFNF_Msk: u32 = USART_ISR_TXE_Msk;
pub const USART_ISR_TXE_TXFNF: u32 = USART_ISR_TXE_Msk;
pub const USART_ISR_LBDF_Pos: u32 = 8;
pub const USART_ISR_LBDF_Msk: u32 = 0x1 << USART_ISR_LBDF_Pos;
pub const USART_ISR_LBDF: u32 = USART_ISR_LBDF_Msk;
pub const USART_ISR_CTSIF_Pos: u32 = 9;
pub const USART_ISR_CTSIF_Msk: u32 = 0x1 << USART_ISR_CTSIF_Pos;
pub const USART_ISR_CTSIF: u32 = USART_ISR_CTSIF_Msk;
pub const USART_ISR_CTS_Pos: u32 = 10;
pub const USART_ISR_CTS_Msk: u32 = 0x1 << USART_ISR_CTS_Pos;
pub const USART_ISR_CTS: u32 = USART_ISR_CTS_Msk;
pub const USART_ISR_RTOF_Pos: u32 = 11;
pub const USART_ISR_RTOF_Msk: u32 = 0x1 << USART_ISR_RTOF_Pos;
pub const USART_ISR_RTOF: u32 = USART_ISR_RTOF_Msk;
pub const USART_ISR_EOBF_Pos: u32 = 12;
pub const USART_ISR_EOBF_Msk: u32 = 0x1 << USART_ISR_EOBF_Pos;
pub const USART_ISR_EOBF: u32 = USART_ISR_EOBF_Msk;
pub const USART_ISR_UDR_Pos: u32 = 13;
pub const USART_ISR_UDR_Msk: u32 = 0x1 << USART_ISR_UDR_Pos;
pub const USART_ISR_UDR: u32 = USART_ISR_UDR_Msk;
pub const USART_ISR_ABRE_Pos: u32 = 14;
pub const USART_ISR_ABRE_Msk: u32 = 0x1 << USART_ISR_ABRE_Pos;
pub const USART_ISR_ABRE: u32 = USART_ISR_ABRE_Msk;
pub const USART_ISR_ABRF_Pos: u32 = 15;
pub const USART_ISR_ABRF_Msk: u32 = 0x1 << USART_ISR_ABRF_Pos;
pub const USART_ISR_ABRF: u32 = USART_ISR_ABRF_Msk;
pub const USART_ISR_BUSY_Pos: u32 = 16;
pub const USART_ISR_BUSY_Msk: u32 = 0x1 << USART_ISR_BUSY_Pos;
pub const USART_ISR_BUSY: u32 = USART_ISR_BUSY_Msk;
pub const USART_ISR_CMF_Pos: u32 = 17;
pub const USART_ISR_CMF_Msk: u32 = 0x1 << USART_ISR_CMF_Pos;
pub const USART_ISR_CMF: u32 = USART_ISR_CMF_Msk;
pub const USART_ISR_SBKF_Pos: u32 = 18;
pub const USART_ISR_SBKF_Msk: u32 = 0x1 << USART_ISR_SBKF_Pos;
pub const USART_ISR_SBKF: u32 = USART_ISR_SBKF_Msk;
pub const USART_ISR_RWU_Pos: u32 = 19;
pub const USART_ISR_RWU_Msk: u32 = 0x1 << USART_ISR_RWU_Pos;
pub const USART_ISR_RWU: u32 = USART_ISR_RWU_Msk;
pub const USART_ISR_WUF_Pos: u32 = 20;
pub const USART_ISR_WUF_Msk: u32 = 0x1 << USART_ISR_WUF_Pos;
pub const USART_ISR_WUF: u32 = USART_ISR_WUF_Msk;
pub const USART_ISR_TEACK_Pos: u32 = 21;
pub const USART_ISR_TEACK_Msk: u32 = 0x1 << USART_ISR_TEACK_Pos;
pub const USART_ISR_TEACK: u32 = USART_ISR_TEACK_Msk;
pub const USART_ISR_REACK_Pos: u32 = 22;
pub const USART_ISR_REACK_Msk: u32 = 0x1 << USART_ISR_REACK_Pos;
pub const USART_ISR_REACK: u32 = USART_ISR_REACK_Msk;
pub const USART_ISR_TXFE_Pos: u32 = 23;
pub const USART_ISR_TXFE_Msk: u32 = 0x1 << USART_ISR_TXFE_Pos;
pub const USART_ISR_TXFE: u32 = USART_ISR_TXFE_Msk;
pub const USART_ISR_RXFF_Pos: u32 = 24;
pub const USART_ISR_RXFF_Msk: u32 = 0x1 << USART_ISR_RXFF_Pos;
pub const USART_ISR_RXFF: u32 = USART_ISR_RXFF_Msk;
pub const USART_ISR_TCBGT_Pos: u32 = 25;
pub const USART_ISR_TCBGT_Msk: u32 = 0x1 << USART_ISR_TCBGT_Pos;
pub const USART_ISR_TCBGT: u32 = USART_ISR_TCBGT_Msk;
pub const USART_ISR_RXFT_Pos: u32 = 26;
pub const USART_ISR_RXFT_Msk: u32 = 0x1 << USART_ISR_RXFT_Pos;
pub const USART_ISR_RXFT: u32 = USART_ISR_RXFT_Msk;
pub const USART_ISR_TXFT_Pos: u32 = 27;
pub const USART_ISR_TXFT_Msk: u32 = 0x1 << USART_ISR_TXFT_Pos;
pub const USART_ISR_TXFT: u32 = USART_ISR_TXFT_Msk;
pub const USART_ICR_PECF_Pos: u32 = 0;
pub const USART_ICR_PECF_Msk: u32 = 0x1 << USART_ICR_PECF_Pos;
pub const USART_ICR_PECF: u32 = USART_ICR_PECF_Msk;
pub const USART_ICR_FECF_Pos: u32 = 1;
pub const USART_ICR_FECF_Msk: u32 = 0x1 << USART_ICR_FECF_Pos;
pub const USART_ICR_FECF: u32 = USART_ICR_FECF_Msk;
pub const USART_ICR_NECF_Pos: u32 = 2;
pub const USART_ICR_NECF_Msk: u32 = 0x1 << USART_ICR_NECF_Pos;
pub const USART_ICR_NECF: u32 = USART_ICR_NECF_Msk;
pub const USART_ICR_ORECF_Pos: u32 = 3;
pub const USART_ICR_ORECF_Msk: u32 = 0x1 << USART_ICR_ORECF_Pos;
pub const USART_ICR_ORECF: u32 = USART_ICR_ORECF_Msk;
pub const USART_ICR_IDLECF_Pos: u32 = 4;
pub const USART_ICR_IDLECF_Msk: u32 = 0x1 << USART_ICR_IDLECF_Pos;
pub const USART_ICR_IDLECF: u32 = USART_ICR_IDLECF_Msk;
pub const USART_ICR_TXFECF_Pos: u32 = 5;
pub const USART_ICR_TXFECF_Msk: u32 = 0x1 << USART_ICR_TXFECF_Pos;
pub const USART_ICR_TXFECF: u32 = USART_ICR_TXFECF_Msk;
pub const USART_ICR_TCCF_Pos: u32 = 6;
pub const USART_ICR_TCCF_Msk: u32 = 0x1 << USART_ICR_TCCF_Pos;
pub const USART_ICR_TCCF: u32 = USART_ICR_TCCF_Msk;
pub const USART_ICR_TCBGTCF_Pos: u32 = 7;
pub const USART_ICR_TCBGTCF_Msk: u32 = 0x1 << USART_ICR_TCBGTCF_Pos;
pub const USART_ICR_TCBGTCF: u32 = USART_ICR_TCBGTCF_Msk;
pub const USART_ICR_LBDCF_Pos: u32 = 8;
pub const USART_ICR_LBDCF_Msk: u32 = 0x1 << USART_ICR_LBDCF_Pos;
pub const USART_ICR_LBDCF: u32 = USART_ICR_LBDCF_Msk;
pub const USART_ICR_CTSCF_Pos: u32 = 9;
pub const USART_ICR_CTSCF_Msk: u32 = 0x1 << USART_ICR_CTSCF_Pos;
pub const USART_ICR_CTSCF: u32 = USART_ICR_CTSCF_Msk;
pub const USART_ICR_RTOCF_Pos: u32 = 11;
pub const USART_ICR_RTOCF_Msk: u32 = 0x1 << USART_ICR_RTOCF_Pos;
pub const USART_ICR_RTOCF: u32 = USART_ICR_RTOCF_Msk;
pub const USART_ICR_EOBCF_Pos: u32 = 12;
pub const USART_ICR_EOBCF_Msk: u32 = 0x1 << USART_ICR_EOBCF_Pos;
pub const USART_ICR_EOBCF: u32 = USART_ICR_EOBCF_Msk;
pub const USART_ICR_UDRCF_Pos: u32 = 13;
pub const USART_ICR_UDRCF_Msk: u32 = 0x1 << USART_ICR_UDRCF_Pos;
pub const USART_ICR_UDRCF: u32 = USART_ICR_UDRCF_Msk;
pub const USART_ICR_CMCF_Pos: u32 = 17;
pub const USART_ICR_CMCF_Msk: u32 = 0x1 << USART_ICR_CMCF_Pos;
pub const USART_ICR_CMCF: u32 = USART_ICR_CMCF_Msk;
pub const USART_ICR_WUCF_Pos: u32 = 20;
pub const USART_ICR_WUCF_Msk: u32 = 0x1 << USART_ICR_WUCF_Pos;
pub const USART_ICR_WUCF: u32 = USART_ICR_WUCF_Msk;
pub const USART_RDR_RDR: u32 = 0x01FF;
pub const USART_TDR_TDR: u32 = 0x01FF;
pub const USART_PRESC_PRESCALER_Pos: u32 = 0;
pub const USART_PRESC_PRESCALER_Msk: u32 = 0xF << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER: u32 = USART_PRESC_PRESCALER_Msk;
pub const USART_PRESC_PRESCALER_0: u32 = 0x1 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_1: u32 = 0x2 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_2: u32 = 0x4 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_3: u32 = 0x8 << USART_PRESC_PRESCALER_Pos;
pub const USART_HWCFGR2_CFG1_Pos: u32 = 0;
pub const USART_HWCFGR2_CFG1_Msk: u32 = 0xF << USART_HWCFGR2_CFG1_Pos;
pub const USART_HWCFGR2_CFG1: u32 = USART_HWCFGR2_CFG1_Msk;
pub const USART_HWCFGR2_CFG2_Pos: u32 = 4;
pub const USART_HWCFGR2_CFG2_Msk: u32 = 0xF << USART_HWCFGR2_CFG2_Pos;
pub const USART_HWCFGR2_CFG2: u32 = USART_HWCFGR2_CFG2_Msk;
pub const USART_HWCFGR1_CFG1_Pos: u32 = 0;
pub const USART_HWCFGR1_CFG1_Msk: u32 = 0xF << USART_HWCFGR1_CFG1_Pos;
pub const USART_HWCFGR1_CFG1: u32 = USART_HWCFGR1_CFG1_Msk;
pub const USART_HWCFGR1_CFG2_Pos: u32 = 4;
pub const USART_HWCFGR1_CFG2_Msk: u32 = 0xF << USART_HWCFGR1_CFG2_Pos;
pub const USART_HWCFGR1_CFG2: u32 = USART_HWCFGR1_CFG2_Msk;
pub const USART_HWCFGR1_CFG3_Pos: u32 = 8;
pub const USART_HWCFGR1_CFG3_Msk: u32 = 0xF << USART_HWCFGR1_CFG3_Pos;
pub const USART_HWCFGR1_CFG3: u32 = USART_HWCFGR1_CFG3_Msk;
pub const USART_HWCFGR1_CFG4_Pos: u32 = 12;
pub const USART_HWCFGR1_CFG4_Msk: u32 = 0xF << USART_HWCFGR1_CFG4_Pos;
pub const USART_HWCFGR1_CFG4: u32 = USART_HWCFGR1_CFG4_Msk;
pub const USART_HWCFGR1_CFG5_Pos: u32 = 16;
pub const USART_HWCFGR1_CFG5_Msk: u32 = 0xF << USART_HWCFGR1_CFG5_Pos;
pub const USART_HWCFGR1_CFG5: u32 = USART_HWCFGR1_CFG5_Msk;
pub const USART_HWCFGR1_CFG6_Pos: u32 = 20;
pub const USART_HWCFGR1_CFG6_Msk: u32 = 0xF << USART_HWCFGR1_CFG6_Pos;
pub const USART_HWCFGR1_CFG6: u32 = USART_HWCFGR1_CFG6_Msk;
pub const USART_HWCFGR1_CFG7_Pos: u32 = 24;
pub const USART_HWCFGR1_CFG7_Msk: u32 = 0xF << USART_HWCFGR1_CFG7_Pos;
pub const USART_HWCFGR1_CFG7: u32 = USART_HWCFGR1_CFG7_Msk;
pub const USART_HWCFGR1_CFG8_Pos: u32 = 28;
pub const USART_HWCFGR1_CFG8_Msk: u32 = 0xF << USART_HWCFGR1_CFG8_Pos;
pub const USART_HWCFGR1_CFG8: u32 = USART_HWCFGR1_CFG8_Msk;
pub const USART_VERR_MINREV_Pos: u32 = 0;
pub const USART_VERR_MINREV_Msk: u32 = 0xF << USART_VERR_MINREV_Pos;
pub const USART_VERR_MINREV: u32 = USART_VERR_MINREV_Msk;
pub const USART_VERR_MAJREV_Pos: u32 = 4;
pub const USART_VERR_MAJREV_Msk: u32 = 0xF << USART_VERR_MAJREV_Pos;
pub const USART_VERR_MAJREV: u32 = USART_VERR_MAJREV_Msk;
pub const USART_IPIDR_ID_Pos: u32 = 0;
pub const USART_IPIDR_ID_Msk: u32 = 0xFFFFFFFF << USART_IPIDR_ID_Pos;
pub const USART_IPIDR_ID: u32 = USART_IPIDR_ID_Msk;
pub const USART_SIDR_ID_Pos: u32 = 0;
pub const USART_SIDR_ID_Msk: u32 = 0xFFFFFFFF << USART_SIDR_ID_Pos;
pub const USART_SIDR_ID: u32 = USART_SIDR_ID_Msk;
pub const I2C_CR1_PE_Pos: u32 = 0;
pub const I2C_CR1_PE_Msk: u32 = 0x1 << I2C_CR1_PE_Pos;
pub const I2C_CR1_PE: u32 = I2C_CR1_PE_Msk;
pub const I2C_CR1_TXIE_Pos: u32 = 1;
pub const I2C_CR1_TXIE_Msk: u32 = 0x1 << I2C_CR1_TXIE_Pos;
pub const I2C_CR1_TXIE: u32 = I2C_CR1_TXIE_Msk;
pub const I2C_CR1_RXIE_Pos: u32 = 2;
pub const I2C_CR1_RXIE_Msk: u32 = 0x1 << I2C_CR1_RXIE_Pos;
pub const I2C_CR1_RXIE: u32 = I2C_CR1_RXIE_Msk;
pub const I2C_CR1_ADDRIE_Pos: u32 = 3;
pub const I2C_CR1_ADDRIE_Msk: u32 = 0x1 << I2C_CR1_ADDRIE_Pos;
pub const I2C_CR1_ADDRIE: u32 = I2C_CR1_ADDRIE_Msk;
pub const I2C_CR1_NACKIE_Pos: u32 = 4;
pub const I2C_CR1_NACKIE_Msk: u32 = 0x1 << I2C_CR1_NACKIE_Pos;
pub const I2C_CR1_NACKIE: u32 = I2C_CR1_NACKIE_Msk;
pub const I2C_CR1_STOPIE_Pos: u32 = 5;
pub const I2C_CR1_STOPIE_Msk: u32 = 0x1 << I2C_CR1_STOPIE_Pos;
pub const I2C_CR1_STOPIE: u32 = I2C_CR1_STOPIE_Msk;
pub const I2C_CR1_TCIE_Pos: u32 = 6;
pub const I2C_CR1_TCIE_Msk: u32 = 0x1 << I2C_CR1_TCIE_Pos;
pub const I2C_CR1_TCIE: u32 = I2C_CR1_TCIE_Msk;
pub const I2C_CR1_ERRIE_Pos: u32 = 7;
pub const I2C_CR1_ERRIE_Msk: u32 = 0x1 << I2C_CR1_ERRIE_Pos;
pub const I2C_CR1_ERRIE: u32 = I2C_CR1_ERRIE_Msk;
pub const I2C_CR1_DNF_Pos: u32 = 8;
pub const I2C_CR1_DNF_Msk: u32 = 0xF << I2C_CR1_DNF_Pos;
pub const I2C_CR1_DNF: u32 = I2C_CR1_DNF_Msk;
pub const I2C_CR1_ANFOFF_Pos: u32 = 12;
pub const I2C_CR1_ANFOFF_Msk: u32 = 0x1 << I2C_CR1_ANFOFF_Pos;
pub const I2C_CR1_ANFOFF: u32 = I2C_CR1_ANFOFF_Msk;
pub const I2C_CR1_SWRST_Pos: u32 = 13;
pub const I2C_CR1_SWRST_Msk: u32 = 0x1 << I2C_CR1_SWRST_Pos;
pub const I2C_CR1_SWRST: u32 = I2C_CR1_SWRST_Msk;
pub const I2C_CR1_TXDMAEN_Pos: u32 = 14;
pub const I2C_CR1_TXDMAEN_Msk: u32 = 0x1 << I2C_CR1_TXDMAEN_Pos;
pub const I2C_CR1_TXDMAEN: u32 = I2C_CR1_TXDMAEN_Msk;
pub const I2C_CR1_RXDMAEN_Pos: u32 = 15;
pub const I2C_CR1_RXDMAEN_Msk: u32 = 0x1 << I2C_CR1_RXDMAEN_Pos;
pub const I2C_CR1_RXDMAEN: u32 = I2C_CR1_RXDMAEN_Msk;
pub const I2C_CR1_SBC_Pos: u32 = 16;
pub const I2C_CR1_SBC_Msk: u32 = 0x1 << I2C_CR1_SBC_Pos;
pub const I2C_CR1_SBC: u32 = I2C_CR1_SBC_Msk;
pub const I2C_CR1_NOSTRETCH_Pos: u32 = 17;
pub const I2C_CR1_NOSTRETCH_Msk: u32 = 0x1 << I2C_CR1_NOSTRETCH_Pos;
pub const I2C_CR1_NOSTRETCH: u32 = I2C_CR1_NOSTRETCH_Msk;
pub const I2C_CR1_WUPEN_Pos: u32 = 18;
pub const I2C_CR1_WUPEN_Msk: u32 = 0x1 << I2C_CR1_WUPEN_Pos;
pub const I2C_CR1_WUPEN: u32 = I2C_CR1_WUPEN_Msk;
pub const I2C_CR1_GCEN_Pos: u32 = 19;
pub const I2C_CR1_GCEN_Msk: u32 = 0x1 << I2C_CR1_GCEN_Pos;
pub const I2C_CR1_GCEN: u32 = I2C_CR1_GCEN_Msk;
pub const I2C_CR1_SMBHEN_Pos: u32 = 20;
pub const I2C_CR1_SMBHEN_Msk: u32 = 0x1 << I2C_CR1_SMBHEN_Pos;
pub const I2C_CR1_SMBHEN: u32 = I2C_CR1_SMBHEN_Msk;
pub const I2C_CR1_SMBDEN_Pos: u32 = 21;
pub const I2C_CR1_SMBDEN_Msk: u32 = 0x1 << I2C_CR1_SMBDEN_Pos;
pub const I2C_CR1_SMBDEN: u32 = I2C_CR1_SMBDEN_Msk;
pub const I2C_CR1_ALERTEN_Pos: u32 = 22;
pub const I2C_CR1_ALERTEN_Msk: u32 = 0x1 << I2C_CR1_ALERTEN_Pos;
pub const I2C_CR1_ALERTEN: u32 = I2C_CR1_ALERTEN_Msk;
pub const I2C_CR1_PECEN_Pos: u32 = 23;
pub const I2C_CR1_PECEN_Msk: u32 = 0x1 << I2C_CR1_PECEN_Pos;
pub const I2C_CR1_PECEN: u32 = I2C_CR1_PECEN_Msk;
pub const I2C_CR1_FMP_Pos: u32 = 24;
pub const I2C_CR1_FMP_Msk: u32 = 0x1 << I2C_CR1_FMP_Pos;
pub const I2C_CR1_FMP: u32 = I2C_CR1_FMP_Msk;
pub const I2C_CR1_ADDRACLR_Pos: u32 = 30;
pub const I2C_CR1_ADDRACLR_Msk: u32 = 0x1 << I2C_CR1_ADDRACLR_Pos;
pub const I2C_CR1_ADDRACLR: u32 = I2C_CR1_ADDRACLR_Msk;
pub const I2C_CR1_STOPFACLR_Pos: u32 = 31;
pub const I2C_CR1_STOPFACLR_Msk: u32 = 0x1 << I2C_CR1_STOPFACLR_Pos;
pub const I2C_CR1_STOPFACLR: u32 = I2C_CR1_STOPFACLR_Msk;
pub const I2C_CR2_SADD_Pos: u32 = 0;
pub const I2C_CR2_SADD_Msk: u32 = 0x3FF << I2C_CR2_SADD_Pos;
pub const I2C_CR2_SADD: u32 = I2C_CR2_SADD_Msk;
pub const I2C_CR2_RD_WRN_Pos: u32 = 10;
pub const I2C_CR2_RD_WRN_Msk: u32 = 0x1 << I2C_CR2_RD_WRN_Pos;
pub const I2C_CR2_RD_WRN: u32 = I2C_CR2_RD_WRN_Msk;
pub const I2C_CR2_ADD10_Pos: u32 = 11;
pub const I2C_CR2_ADD10_Msk: u32 = 0x1 << I2C_CR2_ADD10_Pos;
pub const I2C_CR2_ADD10: u32 = I2C_CR2_ADD10_Msk;
pub const I2C_CR2_HEAD10R_Pos: u32 = 12;
pub const I2C_CR2_HEAD10R_Msk: u32 = 0x1 << I2C_CR2_HEAD10R_Pos;
pub const I2C_CR2_HEAD10R: u32 = I2C_CR2_HEAD10R_Msk;
pub const I2C_CR2_START_Pos: u32 = 13;
pub const I2C_CR2_START_Msk: u32 = 0x1 << I2C_CR2_START_Pos;
pub const I2C_CR2_START: u32 = I2C_CR2_START_Msk;
pub const I2C_CR2_STOP_Pos: u32 = 14;
pub const I2C_CR2_STOP_Msk: u32 = 0x1 << I2C_CR2_STOP_Pos;
pub const I2C_CR2_STOP: u32 = I2C_CR2_STOP_Msk;
pub const I2C_CR2_NACK_Pos: u32 = 15;
pub const I2C_CR2_NACK_Msk: u32 = 0x1 << I2C_CR2_NACK_Pos;
pub const I2C_CR2_NACK: u32 = I2C_CR2_NACK_Msk;
pub const I2C_CR2_NBYTES_Pos: u32 = 16;
pub const I2C_CR2_NBYTES_Msk: u32 = 0xFF << I2C_CR2_NBYTES_Pos;
pub const I2C_CR2_NBYTES: u32 = I2C_CR2_NBYTES_Msk;
pub const I2C_CR2_RELOAD_Pos: u32 = 24;
pub const I2C_CR2_RELOAD_Msk: u32 = 0x1 << I2C_CR2_RELOAD_Pos;
pub const I2C_CR2_RELOAD: u32 = I2C_CR2_RELOAD_Msk;
pub const I2C_CR2_AUTOEND_Pos: u32 = 25;
pub const I2C_CR2_AUTOEND_Msk: u32 = 0x1 << I2C_CR2_AUTOEND_Pos;
pub const I2C_CR2_AUTOEND: u32 = I2C_CR2_AUTOEND_Msk;
pub const I2C_CR2_PECBYTE_Pos: u32 = 26;
pub const I2C_CR2_PECBYTE_Msk: u32 = 0x1 << I2C_CR2_PECBYTE_Pos;
pub const I2C_CR2_PECBYTE: u32 = I2C_CR2_PECBYTE_Msk;
pub const I2C_OAR1_OA1_Pos: u32 = 0;
pub const I2C_OAR1_OA1_Msk: u32 = 0x3FF << I2C_OAR1_OA1_Pos;
pub const I2C_OAR1_OA1: u32 = I2C_OAR1_OA1_Msk;
pub const I2C_OAR1_OA1MODE_Pos: u32 = 10;
pub const I2C_OAR1_OA1MODE_Msk: u32 = 0x1 << I2C_OAR1_OA1MODE_Pos;
pub const I2C_OAR1_OA1MODE: u32 = I2C_OAR1_OA1MODE_Msk;
pub const I2C_OAR1_OA1EN_Pos: u32 = 15;
pub const I2C_OAR1_OA1EN_Msk: u32 = 0x1 << I2C_OAR1_OA1EN_Pos;
pub const I2C_OAR1_OA1EN: u32 = I2C_OAR1_OA1EN_Msk;
pub const I2C_OAR2_OA2_Pos: u32 = 1;
pub const I2C_OAR2_OA2_Msk: u32 = 0x7F << I2C_OAR2_OA2_Pos;
pub const I2C_OAR2_OA2: u32 = I2C_OAR2_OA2_Msk;
pub const I2C_OAR2_OA2MSK_Pos: u32 = 8;
pub const I2C_OAR2_OA2MSK_Msk: u32 = 0x7 << I2C_OAR2_OA2MSK_Pos;
pub const I2C_OAR2_OA2MSK: u32 = I2C_OAR2_OA2MSK_Msk;
pub const I2C_OAR2_OA2NOMASK: u32 = 0x00000000;
pub const I2C_OAR2_OA2MASK01_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK01_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK01_Pos;
pub const I2C_OAR2_OA2MASK01: u32 = I2C_OAR2_OA2MASK01_Msk;
pub const I2C_OAR2_OA2MASK02_Pos: u32 = 9;
pub const I2C_OAR2_OA2MASK02_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK02_Pos;
pub const I2C_OAR2_OA2MASK02: u32 = I2C_OAR2_OA2MASK02_Msk;
pub const I2C_OAR2_OA2MASK03_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK03_Msk: u32 = 0x3 << I2C_OAR2_OA2MASK03_Pos;
pub const I2C_OAR2_OA2MASK03: u32 = I2C_OAR2_OA2MASK03_Msk;
pub const I2C_OAR2_OA2MASK04_Pos: u32 = 10;
pub const I2C_OAR2_OA2MASK04_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK04_Pos;
pub const I2C_OAR2_OA2MASK04: u32 = I2C_OAR2_OA2MASK04_Msk;
pub const I2C_OAR2_OA2MASK05_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK05_Msk: u32 = 0x5 << I2C_OAR2_OA2MASK05_Pos;
pub const I2C_OAR2_OA2MASK05: u32 = I2C_OAR2_OA2MASK05_Msk;
pub const I2C_OAR2_OA2MASK06_Pos: u32 = 9;
pub const I2C_OAR2_OA2MASK06_Msk: u32 = 0x3 << I2C_OAR2_OA2MASK06_Pos;
pub const I2C_OAR2_OA2MASK06: u32 = I2C_OAR2_OA2MASK06_Msk;
pub const I2C_OAR2_OA2MASK07_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK07_Msk: u32 = 0x7 << I2C_OAR2_OA2MASK07_Pos;
pub const I2C_OAR2_OA2MASK07: u32 = I2C_OAR2_OA2MASK07_Msk;
pub const I2C_OAR2_OA2EN_Pos: u32 = 15;
pub const I2C_OAR2_OA2EN_Msk: u32 = 0x1 << I2C_OAR2_OA2EN_Pos;
pub const I2C_OAR2_OA2EN: u32 = I2C_OAR2_OA2EN_Msk;
pub const I2C_TIMINGR_SCLL_Pos: u32 = 0;
pub const I2C_TIMINGR_SCLL_Msk: u32 = 0xFF << I2C_TIMINGR_SCLL_Pos;
pub const I2C_TIMINGR_SCLL: u32 = I2C_TIMINGR_SCLL_Msk;
pub const I2C_TIMINGR_SCLH_Pos: u32 = 8;
pub const I2C_TIMINGR_SCLH_Msk: u32 = 0xFF << I2C_TIMINGR_SCLH_Pos;
pub const I2C_TIMINGR_SCLH: u32 = I2C_TIMINGR_SCLH_Msk;
pub const I2C_TIMINGR_SDADEL_Pos: u32 = 16;
pub const I2C_TIMINGR_SDADEL_Msk: u32 = 0xF << I2C_TIMINGR_SDADEL_Pos;
pub const I2C_TIMINGR_SDADEL: u32 = I2C_TIMINGR_SDADEL_Msk;
pub const I2C_TIMINGR_SCLDEL_Pos: u32 = 20;
pub const I2C_TIMINGR_SCLDEL_Msk: u32 = 0xF << I2C_TIMINGR_SCLDEL_Pos;
pub const I2C_TIMINGR_SCLDEL: u32 = I2C_TIMINGR_SCLDEL_Msk;
pub const I2C_TIMINGR_PRESC_Pos: u32 = 28;
pub const I2C_TIMINGR_PRESC_Msk: u32 = 0xF << I2C_TIMINGR_PRESC_Pos;
pub const I2C_TIMINGR_PRESC: u32 = I2C_TIMINGR_PRESC_Msk;
pub const I2C_TIMEOUTR_TIMEOUTA_Pos: u32 = 0;
pub const I2C_TIMEOUTR_TIMEOUTA_Msk: u32 = 0xFFF << I2C_TIMEOUTR_TIMEOUTA_Pos;
pub const I2C_TIMEOUTR_TIMEOUTA: u32 = I2C_TIMEOUTR_TIMEOUTA_Msk;
pub const I2C_TIMEOUTR_TIDLE_Pos: u32 = 12;
pub const I2C_TIMEOUTR_TIDLE_Msk: u32 = 0x1 << I2C_TIMEOUTR_TIDLE_Pos;
pub const I2C_TIMEOUTR_TIDLE: u32 = I2C_TIMEOUTR_TIDLE_Msk;
pub const I2C_TIMEOUTR_TIMOUTEN_Pos: u32 = 15;
pub const I2C_TIMEOUTR_TIMOUTEN_Msk: u32 = 0x1 << I2C_TIMEOUTR_TIMOUTEN_Pos;
pub const I2C_TIMEOUTR_TIMOUTEN: u32 = I2C_TIMEOUTR_TIMOUTEN_Msk;
pub const I2C_TIMEOUTR_TIMEOUTB_Pos: u32 = 16;
pub const I2C_TIMEOUTR_TIMEOUTB_Msk: u32 = 0xFFF << I2C_TIMEOUTR_TIMEOUTB_Pos;
pub const I2C_TIMEOUTR_TIMEOUTB: u32 = I2C_TIMEOUTR_TIMEOUTB_Msk;
pub const I2C_TIMEOUTR_TEXTEN_Pos: u32 = 31;
pub const I2C_TIMEOUTR_TEXTEN_Msk: u32 = 0x1 << I2C_TIMEOUTR_TEXTEN_Pos;
pub const I2C_TIMEOUTR_TEXTEN: u32 = I2C_TIMEOUTR_TEXTEN_Msk;
pub const I2C_ISR_TXE_Pos: u32 = 0;
pub const I2C_ISR_TXE_Msk: u32 = 0x1 << I2C_ISR_TXE_Pos;
pub const I2C_ISR_TXE: u32 = I2C_ISR_TXE_Msk;
pub const I2C_ISR_TXIS_Pos: u32 = 1;
pub const I2C_ISR_TXIS_Msk: u32 = 0x1 << I2C_ISR_TXIS_Pos;
pub const I2C_ISR_TXIS: u32 = I2C_ISR_TXIS_Msk;
pub const I2C_ISR_RXNE_Pos: u32 = 2;
pub const I2C_ISR_RXNE_Msk: u32 = 0x1 << I2C_ISR_RXNE_Pos;
pub const I2C_ISR_RXNE: u32 = I2C_ISR_RXNE_Msk;
pub const I2C_ISR_ADDR_Pos: u32 = 3;
pub const I2C_ISR_ADDR_Msk: u32 = 0x1 << I2C_ISR_ADDR_Pos;
pub const I2C_ISR_ADDR: u32 = I2C_ISR_ADDR_Msk;
pub const I2C_ISR_NACKF_Pos: u32 = 4;
pub const I2C_ISR_NACKF_Msk: u32 = 0x1 << I2C_ISR_NACKF_Pos;
pub const I2C_ISR_NACKF: u32 = I2C_ISR_NACKF_Msk;
pub const I2C_ISR_STOPF_Pos: u32 = 5;
pub const I2C_ISR_STOPF_Msk: u32 = 0x1 << I2C_ISR_STOPF_Pos;
pub const I2C_ISR_STOPF: u32 = I2C_ISR_STOPF_Msk;
pub const I2C_ISR_TC_Pos: u32 = 6;
pub const I2C_ISR_TC_Msk: u32 = 0x1 << I2C_ISR_TC_Pos;
pub const I2C_ISR_TC: u32 = I2C_ISR_TC_Msk;
pub const I2C_ISR_TCR_Pos: u32 = 7;
pub const I2C_ISR_TCR_Msk: u32 = 0x1 << I2C_ISR_TCR_Pos;
pub const I2C_ISR_TCR: u32 = I2C_ISR_TCR_Msk;
pub const I2C_ISR_BERR_Pos: u32 = 8;
pub const I2C_ISR_BERR_Msk: u32 = 0x1 << I2C_ISR_BERR_Pos;
pub const I2C_ISR_BERR: u32 = I2C_ISR_BERR_Msk;
pub const I2C_ISR_ARLO_Pos: u32 = 9;
pub const I2C_ISR_ARLO_Msk: u32 = 0x1 << I2C_ISR_ARLO_Pos;
pub const I2C_ISR_ARLO: u32 = I2C_ISR_ARLO_Msk;
pub const I2C_ISR_OVR_Pos: u32 = 10;
pub const I2C_ISR_OVR_Msk: u32 = 0x1 << I2C_ISR_OVR_Pos;
pub const I2C_ISR_OVR: u32 = I2C_ISR_OVR_Msk;
pub const I2C_ISR_PECERR_Pos: u32 = 11;
pub const I2C_ISR_PECERR_Msk: u32 = 0x1 << I2C_ISR_PECERR_Pos;
pub const I2C_ISR_PECERR: u32 = I2C_ISR_PECERR_Msk;
pub const I2C_ISR_TIMEOUT_Pos: u32 = 12;
pub const I2C_ISR_TIMEOUT_Msk: u32 = 0x1 << I2C_ISR_TIMEOUT_Pos;
pub const I2C_ISR_TIMEOUT: u32 = I2C_ISR_TIMEOUT_Msk;
pub const I2C_ISR_ALERT_Pos: u32 = 13;
pub const I2C_ISR_ALERT_Msk: u32 = 0x1 << I2C_ISR_ALERT_Pos;
pub const I2C_ISR_ALERT: u32 = I2C_ISR_ALERT_Msk;
pub const I2C_ISR_BUSY_Pos: u32 = 15;
pub const I2C_ISR_BUSY_Msk: u32 = 0x1 << I2C_ISR_BUSY_Pos;
pub const I2C_ISR_BUSY: u32 = I2C_ISR_BUSY_Msk;
pub const I2C_ISR_DIR_Pos: u32 = 16;
pub const I2C_ISR_DIR_Msk: u32 = 0x1 << I2C_ISR_DIR_Pos;
pub const I2C_ISR_DIR: u32 = I2C_ISR_DIR_Msk;
pub const I2C_ISR_ADDCODE_Pos: u32 = 17;
pub const I2C_ISR_ADDCODE_Msk: u32 = 0x7F << I2C_ISR_ADDCODE_Pos;
pub const I2C_ISR_ADDCODE: u32 = I2C_ISR_ADDCODE_Msk;
pub const I2C_ICR_ADDRCF_Pos: u32 = 3;
pub const I2C_ICR_ADDRCF_Msk: u32 = 0x1 << I2C_ICR_ADDRCF_Pos;
pub const I2C_ICR_ADDRCF: u32 = I2C_ICR_ADDRCF_Msk;
pub const I2C_ICR_NACKCF_Pos: u32 = 4;
pub const I2C_ICR_NACKCF_Msk: u32 = 0x1 << I2C_ICR_NACKCF_Pos;
pub const I2C_ICR_NACKCF: u32 = I2C_ICR_NACKCF_Msk;
pub const I2C_ICR_STOPCF_Pos: u32 = 5;
pub const I2C_ICR_STOPCF_Msk: u32 = 0x1 << I2C_ICR_STOPCF_Pos;
pub const I2C_ICR_STOPCF: u32 = I2C_ICR_STOPCF_Msk;
pub const I2C_ICR_BERRCF_Pos: u32 = 8;
pub const I2C_ICR_BERRCF_Msk: u32 = 0x1 << I2C_ICR_BERRCF_Pos;
pub const I2C_ICR_BERRCF: u32 = I2C_ICR_BERRCF_Msk;
pub const I2C_ICR_ARLOCF_Pos: u32 = 9;
pub const I2C_ICR_ARLOCF_Msk: u32 = 0x1 << I2C_ICR_ARLOCF_Pos;
pub const I2C_ICR_ARLOCF: u32 = I2C_ICR_ARLOCF_Msk;
pub const I2C_ICR_OVRCF_Pos: u32 = 10;
pub const I2C_ICR_OVRCF_Msk: u32 = 0x1 << I2C_ICR_OVRCF_Pos;
pub const I2C_ICR_OVRCF: u32 = I2C_ICR_OVRCF_Msk;
pub const I2C_ICR_PECCF_Pos: u32 = 11;
pub const I2C_ICR_PECCF_Msk: u32 = 0x1 << I2C_ICR_PECCF_Pos;
pub const I2C_ICR_PECCF: u32 = I2C_ICR_PECCF_Msk;
pub const I2C_ICR_TIMOUTCF_Pos: u32 = 12;
pub const I2C_ICR_TIMOUTCF_Msk: u32 = 0x1 << I2C_ICR_TIMOUTCF_Pos;
pub const I2C_ICR_TIMOUTCF: u32 = I2C_ICR_TIMOUTCF_Msk;
pub const I2C_ICR_ALERTCF_Pos: u32 = 13;
pub const I2C_ICR_ALERTCF_Msk: u32 = 0x1 << I2C_ICR_ALERTCF_Pos;
pub const I2C_ICR_ALERTCF: u32 = I2C_ICR_ALERTCF_Msk;
pub const I2C_PECR_PEC_Pos: u32 = 0;
pub const I2C_PECR_PEC_Msk: u32 = 0xFF << I2C_PECR_PEC_Pos;
pub const I2C_PECR_PEC: u32 = I2C_PECR_PEC_Msk;
pub const I2C_RXDR_RXDATA_Pos: u32 = 0;
pub const I2C_RXDR_RXDATA_Msk: u32 = 0xFF << I2C_RXDR_RXDATA_Pos;
pub const I2C_RXDR_RXDATA: u32 = I2C_RXDR_RXDATA_Msk;
pub const I2C_TXDR_TXDATA_Pos: u32 = 0;
pub const I2C_TXDR_TXDATA_Msk: u32 = 0xFF << I2C_TXDR_TXDATA_Pos;
pub const I2C_TXDR_TXDATA: u32 = I2C_TXDR_TXDATA_Msk;
pub const I3C_CR_DCNT_Pos: u32 = 0;
pub const I3C_CR_DCNT_Msk: u32 = 0xFFFF << I3C_CR_DCNT_Pos;
pub const I3C_CR_DCNT: u32 = I3C_CR_DCNT_Msk;
pub const I3C_CR_RNW_Pos: u32 = 16;
pub const I3C_CR_RNW_Msk: u32 = 0x1 << I3C_CR_RNW_Pos;
pub const I3C_CR_RNW: u32 = I3C_CR_RNW_Msk;
pub const I3C_CR_CCC_Pos: u32 = 16;
pub const I3C_CR_CCC_Msk: u32 = 0xFF << I3C_CR_CCC_Pos;
pub const I3C_CR_CCC: u32 = I3C_CR_CCC_Msk;
pub const I3C_CR_ADD_Pos: u32 = 17;
pub const I3C_CR_ADD_Msk: u32 = 0x7F << I3C_CR_ADD_Pos;
pub const I3C_CR_ADD: u32 = I3C_CR_ADD_Msk;
pub const I3C_CR_MTYPE_Pos: u32 = 27;
pub const I3C_CR_MTYPE_Msk: u32 = 0xF << I3C_CR_MTYPE_Pos;
pub const I3C_CR_MTYPE: u32 = I3C_CR_MTYPE_Msk;
pub const I3C_CR_MTYPE_0: u32 = 0x1 << I3C_CR_MTYPE_Pos;
pub const I3C_CR_MTYPE_1: u32 = 0x2 << I3C_CR_MTYPE_Pos;
pub const I3C_CR_MTYPE_2: u32 = 0x4 << I3C_CR_MTYPE_Pos;
pub const I3C_CR_MTYPE_3: u32 = 0x8 << I3C_CR_MTYPE_Pos;
pub const I3C_CR_MEND_Pos: u32 = 31;
pub const I3C_CR_MEND_Msk: u32 = 0x1 << I3C_CR_MEND_Pos;
pub const I3C_CR_MEND: u32 = I3C_CR_MEND_Msk;
pub const I3C_CFGR_EN_Pos: u32 = 0;
pub const I3C_CFGR_EN_Msk: u32 = 0x1 << I3C_CFGR_EN_Pos;
pub const I3C_CFGR_EN: u32 = I3C_CFGR_EN_Msk;
pub const I3C_CFGR_CRINIT_Pos: u32 = 1;
pub const I3C_CFGR_CRINIT_Msk: u32 = 0x1 << I3C_CFGR_CRINIT_Pos;
pub const I3C_CFGR_CRINIT: u32 = I3C_CFGR_CRINIT_Msk;
pub const I3C_CFGR_NOARBH_Pos: u32 = 2;
pub const I3C_CFGR_NOARBH_Msk: u32 = 0x1 << I3C_CFGR_NOARBH_Pos;
pub const I3C_CFGR_NOARBH: u32 = I3C_CFGR_NOARBH_Msk;
pub const I3C_CFGR_RSTPTRN_Pos: u32 = 3;
pub const I3C_CFGR_RSTPTRN_Msk: u32 = 0x1 << I3C_CFGR_RSTPTRN_Pos;
pub const I3C_CFGR_RSTPTRN: u32 = I3C_CFGR_RSTPTRN_Msk;
pub const I3C_CFGR_EXITPTRN_Pos: u32 = 4;
pub const I3C_CFGR_EXITPTRN_Msk: u32 = 0x1 << I3C_CFGR_EXITPTRN_Pos;
pub const I3C_CFGR_EXITPTRN: u32 = I3C_CFGR_EXITPTRN_Msk;
pub const I3C_CFGR_HKSDAEN_Pos: u32 = 5;
pub const I3C_CFGR_HKSDAEN_Msk: u32 = 0x1 << I3C_CFGR_HKSDAEN_Pos;
pub const I3C_CFGR_HKSDAEN: u32 = I3C_CFGR_HKSDAEN_Msk;
pub const I3C_CFGR_HJACK_Pos: u32 = 7;
pub const I3C_CFGR_HJACK_Msk: u32 = 0x1 << I3C_CFGR_HJACK_Pos;
pub const I3C_CFGR_HJACK: u32 = I3C_CFGR_HJACK_Msk;
pub const I3C_CFGR_RXDMAEN_Pos: u32 = 8;
pub const I3C_CFGR_RXDMAEN_Msk: u32 = 0x1 << I3C_CFGR_RXDMAEN_Pos;
pub const I3C_CFGR_RXDMAEN: u32 = I3C_CFGR_RXDMAEN_Msk;
pub const I3C_CFGR_RXFLUSH_Pos: u32 = 9;
pub const I3C_CFGR_RXFLUSH_Msk: u32 = 0x1 << I3C_CFGR_RXFLUSH_Pos;
pub const I3C_CFGR_RXFLUSH: u32 = I3C_CFGR_RXFLUSH_Msk;
pub const I3C_CFGR_RXTHRES_Pos: u32 = 10;
pub const I3C_CFGR_RXTHRES_Msk: u32 = 0x1 << I3C_CFGR_RXTHRES_Pos;
pub const I3C_CFGR_RXTHRES: u32 = I3C_CFGR_RXTHRES_Msk;
pub const I3C_CFGR_TXDMAEN_Pos: u32 = 12;
pub const I3C_CFGR_TXDMAEN_Msk: u32 = 0x1 << I3C_CFGR_TXDMAEN_Pos;
pub const I3C_CFGR_TXDMAEN: u32 = I3C_CFGR_TXDMAEN_Msk;
pub const I3C_CFGR_TXFLUSH_Pos: u32 = 13;
pub const I3C_CFGR_TXFLUSH_Msk: u32 = 0x1 << I3C_CFGR_TXFLUSH_Pos;
pub const I3C_CFGR_TXFLUSH: u32 = I3C_CFGR_TXFLUSH_Msk;
pub const I3C_CFGR_TXTHRES_Pos: u32 = 14;
pub const I3C_CFGR_TXTHRES_Msk: u32 = 0x1 << I3C_CFGR_TXTHRES_Pos;
pub const I3C_CFGR_TXTHRES: u32 = I3C_CFGR_TXTHRES_Msk;
pub const I3C_CFGR_SDMAEN_Pos: u32 = 16;
pub const I3C_CFGR_SDMAEN_Msk: u32 = 0x1 << I3C_CFGR_SDMAEN_Pos;
pub const I3C_CFGR_SDMAEN: u32 = I3C_CFGR_SDMAEN_Msk;
pub const I3C_CFGR_SFLUSH_Pos: u32 = 17;
pub const I3C_CFGR_SFLUSH_Msk: u32 = 0x1 << I3C_CFGR_SFLUSH_Pos;
pub const I3C_CFGR_SFLUSH: u32 = I3C_CFGR_SFLUSH_Msk;
pub const I3C_CFGR_SMODE_Pos: u32 = 18;
pub const I3C_CFGR_SMODE_Msk: u32 = 0x1 << I3C_CFGR_SMODE_Pos;
pub const I3C_CFGR_SMODE: u32 = I3C_CFGR_SMODE_Msk;
pub const I3C_CFGR_TMODE_Pos: u32 = 19;
pub const I3C_CFGR_TMODE_Msk: u32 = 0x1 << I3C_CFGR_TMODE_Pos;
pub const I3C_CFGR_TMODE: u32 = I3C_CFGR_TMODE_Msk;
pub const I3C_CFGR_CDMAEN_Pos: u32 = 20;
pub const I3C_CFGR_CDMAEN_Msk: u32 = 0x1 << I3C_CFGR_CDMAEN_Pos;
pub const I3C_CFGR_CDMAEN: u32 = I3C_CFGR_CDMAEN_Msk;
pub const I3C_CFGR_CFLUSH_Pos: u32 = 21;
pub const I3C_CFGR_CFLUSH_Msk: u32 = 0x1 << I3C_CFGR_CFLUSH_Pos;
pub const I3C_CFGR_CFLUSH: u32 = I3C_CFGR_CFLUSH_Msk;
pub const I3C_CFGR_TSFSET_Pos: u32 = 30;
pub const I3C_CFGR_TSFSET_Msk: u32 = 0x1 << I3C_CFGR_TSFSET_Pos;
pub const I3C_CFGR_TSFSET: u32 = I3C_CFGR_TSFSET_Msk;
pub const I3C_RDR_RDB0_Pos: u32 = 0;
pub const I3C_RDR_RDB0_Msk: u32 = 0xFF << I3C_RDR_RDB0_Pos;
pub const I3C_RDR_RDB0: u32 = I3C_RDR_RDB0_Msk;
pub const I3C_RDWR_RDBx_Pos: u32 = 0;
pub const I3C_RDWR_RDBx_Msk: u32 = 0xFFFFFFFF << I3C_RDWR_RDBx_Pos;
pub const I3C_RDWR_RDBx: u32 = I3C_RDWR_RDBx_Msk;
pub const I3C_RDWR_RDB0_Pos: u32 = 0;
pub const I3C_RDWR_RDB0_Msk: u32 = 0xFF << I3C_RDWR_RDB0_Pos;
pub const I3C_RDWR_RDB0: u32 = I3C_RDWR_RDB0_Msk;
pub const I3C_RDWR_RDB1_Pos: u32 = 8;
pub const I3C_RDWR_RDB1_Msk: u32 = 0xFF << I3C_RDWR_RDB1_Pos;
pub const I3C_RDWR_RDB1: u32 = I3C_RDWR_RDB1_Msk;
pub const I3C_RDWR_RDB2_Pos: u32 = 16;
pub const I3C_RDWR_RDB2_Msk: u32 = 0xFF << I3C_RDWR_RDB2_Pos;
pub const I3C_RDWR_RDB2: u32 = I3C_RDWR_RDB2_Msk;
pub const I3C_RDWR_RDB3_Pos: u32 = 24;
pub const I3C_RDWR_RDB3_Msk: u32 = 0xFF << I3C_RDWR_RDB3_Pos;
pub const I3C_RDWR_RDB3: u32 = I3C_RDWR_RDB3_Msk;
pub const I3C_TDR_TDB0_Pos: u32 = 0;
pub const I3C_TDR_TDB0_Msk: u32 = 0xFF << I3C_TDR_TDB0_Pos;
pub const I3C_TDR_TDB0: u32 = I3C_TDR_TDB0_Msk;
pub const I3C_TDWR_TDBx_Pos: u32 = 0;
pub const I3C_TDWR_TDBx_Msk: u32 = 0xFFFFFFFF << I3C_TDWR_TDBx_Pos;
pub const I3C_TDWR_TDBx: u32 = I3C_TDWR_TDBx_Msk;
pub const I3C_TDWR_TDB0_Pos: u32 = 0;
pub const I3C_TDWR_TDB0_Msk: u32 = 0xFF << I3C_TDWR_TDB0_Pos;
pub const I3C_TDWR_TDB0: u32 = I3C_TDWR_TDB0_Msk;
pub const I3C_TDWR_TDB1_Pos: u32 = 8;
pub const I3C_TDWR_TDB1_Msk: u32 = 0xFF << I3C_TDWR_TDB1_Pos;
pub const I3C_TDWR_TDB1: u32 = I3C_TDWR_TDB1_Msk;
pub const I3C_TDWR_TDB2_Pos: u32 = 16;
pub const I3C_TDWR_TDB2_Msk: u32 = 0xFF << I3C_TDWR_TDB2_Pos;
pub const I3C_TDWR_TDB2: u32 = I3C_TDWR_TDB2_Msk;
pub const I3C_TDWR_TDB3_Pos: u32 = 24;
pub const I3C_TDWR_TDB3_Msk: u32 = 0xFF << I3C_TDWR_TDB3_Pos;
pub const I3C_TDWR_TDB3: u32 = I3C_TDWR_TDB3_Msk;
pub const I3C_IBIDR_IBIDBx_Pos: u32 = 0;
pub const I3C_IBIDR_IBIDBx_Msk: u32 = 0xFFFFFFFF << I3C_IBIDR_IBIDBx_Pos;
pub const I3C_IBIDR_IBIDBx: u32 = I3C_IBIDR_IBIDBx_Msk;
pub const I3C_IBIDR_IBIDB0_Pos: u32 = 0;
pub const I3C_IBIDR_IBIDB0_Msk: u32 = 0xFF << I3C_IBIDR_IBIDB0_Pos;
pub const I3C_IBIDR_IBIDB0: u32 = I3C_IBIDR_IBIDB0_Msk;
pub const I3C_IBIDR_IBIDB1_Pos: u32 = 8;
pub const I3C_IBIDR_IBIDB1_Msk: u32 = 0xFF << I3C_IBIDR_IBIDB1_Pos;
pub const I3C_IBIDR_IBIDB1: u32 = I3C_IBIDR_IBIDB1_Msk;
pub const I3C_IBIDR_IBIDB2_Pos: u32 = 16;
pub const I3C_IBIDR_IBIDB2_Msk: u32 = 0xFF << I3C_IBIDR_IBIDB2_Pos;
pub const I3C_IBIDR_IBIDB2: u32 = I3C_IBIDR_IBIDB2_Msk;
pub const I3C_IBIDR_IBIDB3_Pos: u32 = 24;
pub const I3C_IBIDR_IBIDB3_Msk: u32 = 0xFF << I3C_IBIDR_IBIDB3_Pos;
pub const I3C_IBIDR_IBIDB3: u32 = I3C_IBIDR_IBIDB3_Msk;
pub const I3C_TGTTDR_TGTTDCNT_Pos: u32 = 0;
pub const I3C_TGTTDR_TGTTDCNT_Msk: u32 = 0xFFFF << I3C_TGTTDR_TGTTDCNT_Pos;
pub const I3C_TGTTDR_TGTTDCNT: u32 = I3C_TGTTDR_TGTTDCNT_Msk;
pub const I3C_TGTTDR_PRELOAD_Pos: u32 = 16;
pub const I3C_TGTTDR_PRELOAD_Msk: u32 = 0x1 << I3C_TGTTDR_PRELOAD_Pos;
pub const I3C_TGTTDR_PRELOAD: u32 = I3C_TGTTDR_PRELOAD_Msk;
pub const I3C_SR_XDCNT_Pos: u32 = 0;
pub const I3C_SR_XDCNT_Msk: u32 = 0xFFFF << I3C_SR_XDCNT_Pos;
pub const I3C_SR_XDCNT: u32 = I3C_SR_XDCNT_Msk;
pub const I3C_SR_ABT_Pos: u32 = 17;
pub const I3C_SR_ABT_Msk: u32 = 0x1 << I3C_SR_ABT_Pos;
pub const I3C_SR_ABT: u32 = I3C_SR_ABT_Msk;
pub const I3C_SR_DIR_Pos: u32 = 18;
pub const I3C_SR_DIR_Msk: u32 = 0x1 << I3C_SR_DIR_Pos;
pub const I3C_SR_DIR: u32 = I3C_SR_DIR_Msk;
pub const I3C_SR_MID_Pos: u32 = 24;
pub const I3C_SR_MID_Msk: u32 = 0xFF << I3C_SR_MID_Pos;
pub const I3C_SR_MID: u32 = I3C_SR_MID_Msk;
pub const I3C_SER_CODERR_Pos: u32 = 0;
pub const I3C_SER_CODERR_Msk: u32 = 0xF << I3C_SER_CODERR_Pos;
pub const I3C_SER_CODERR: u32 = I3C_SER_CODERR_Msk;
pub const I3C_SER_CODERR_0: u32 = 0x1 << I3C_SER_CODERR_Pos;
pub const I3C_SER_CODERR_1: u32 = 0x2 << I3C_SER_CODERR_Pos;
pub const I3C_SER_CODERR_2: u32 = 0x4 << I3C_SER_CODERR_Pos;
pub const I3C_SER_CODERR_3: u32 = 0x8 << I3C_SER_CODERR_Pos;
pub const I3C_SER_PERR_Pos: u32 = 4;
pub const I3C_SER_PERR_Msk: u32 = 0x1 << I3C_SER_PERR_Pos;
pub const I3C_SER_PERR: u32 = I3C_SER_PERR_Msk;
pub const I3C_SER_STALL_Pos: u32 = 5;
pub const I3C_SER_STALL_Msk: u32 = 0x1 << I3C_SER_STALL_Pos;
pub const I3C_SER_STALL: u32 = I3C_SER_STALL_Msk;
pub const I3C_SER_DOVR_Pos: u32 = 6;
pub const I3C_SER_DOVR_Msk: u32 = 0x1 << I3C_SER_DOVR_Pos;
pub const I3C_SER_DOVR: u32 = I3C_SER_DOVR_Msk;
pub const I3C_SER_COVR_Pos: u32 = 7;
pub const I3C_SER_COVR_Msk: u32 = 0x1 << I3C_SER_COVR_Pos;
pub const I3C_SER_COVR: u32 = I3C_SER_COVR_Msk;
pub const I3C_SER_ANACK_Pos: u32 = 8;
pub const I3C_SER_ANACK_Msk: u32 = 0x1 << I3C_SER_ANACK_Pos;
pub const I3C_SER_ANACK: u32 = I3C_SER_ANACK_Msk;
pub const I3C_SER_DNACK_Pos: u32 = 9;
pub const I3C_SER_DNACK_Msk: u32 = 0x1 << I3C_SER_DNACK_Pos;
pub const I3C_SER_DNACK: u32 = I3C_SER_DNACK_Msk;
pub const I3C_SER_DERR_Pos: u32 = 10;
pub const I3C_SER_DERR_Msk: u32 = 0x1 << I3C_SER_DERR_Pos;
pub const I3C_SER_DERR: u32 = I3C_SER_DERR_Msk;
pub const I3C_RMR_IBIRDCNT_Pos: u32 = 0;
pub const I3C_RMR_IBIRDCNT_Msk: u32 = 0x7 << I3C_RMR_IBIRDCNT_Pos;
pub const I3C_RMR_IBIRDCNT: u32 = I3C_RMR_IBIRDCNT_Msk;
pub const I3C_RMR_RCODE_Pos: u32 = 8;
pub const I3C_RMR_RCODE_Msk: u32 = 0xFF << I3C_RMR_RCODE_Pos;
pub const I3C_RMR_RCODE: u32 = I3C_RMR_RCODE_Msk;
pub const I3C_RMR_RADD_Pos: u32 = 17;
pub const I3C_RMR_RADD_Msk: u32 = 0x7F << I3C_RMR_RADD_Pos;
pub const I3C_RMR_RADD: u32 = I3C_RMR_RADD_Msk;
pub const I3C_EVR_CFEF_Pos: u32 = 0;
pub const I3C_EVR_CFEF_Msk: u32 = 0x1 << I3C_EVR_CFEF_Pos;
pub const I3C_EVR_CFEF: u32 = I3C_EVR_CFEF_Msk;
pub const I3C_EVR_TXFEF_Pos: u32 = 1;
pub const I3C_EVR_TXFEF_Msk: u32 = 0x1 << I3C_EVR_TXFEF_Pos;
pub const I3C_EVR_TXFEF: u32 = I3C_EVR_TXFEF_Msk;
pub const I3C_EVR_CFNFF_Pos: u32 = 2;
pub const I3C_EVR_CFNFF_Msk: u32 = 0x1 << I3C_EVR_CFNFF_Pos;
pub const I3C_EVR_CFNFF: u32 = I3C_EVR_CFNFF_Msk;
pub const I3C_EVR_SFNEF_Pos: u32 = 3;
pub const I3C_EVR_SFNEF_Msk: u32 = 0x1 << I3C_EVR_SFNEF_Pos;
pub const I3C_EVR_SFNEF: u32 = I3C_EVR_SFNEF_Msk;
pub const I3C_EVR_TXFNFF_Pos: u32 = 4;
pub const I3C_EVR_TXFNFF_Msk: u32 = 0x1 << I3C_EVR_TXFNFF_Pos;
pub const I3C_EVR_TXFNFF: u32 = I3C_EVR_TXFNFF_Msk;
pub const I3C_EVR_RXFNEF_Pos: u32 = 5;
pub const I3C_EVR_RXFNEF_Msk: u32 = 0x1 << I3C_EVR_RXFNEF_Pos;
pub const I3C_EVR_RXFNEF: u32 = I3C_EVR_RXFNEF_Msk;
pub const I3C_EVR_TXLASTF_Pos: u32 = 6;
pub const I3C_EVR_TXLASTF_Msk: u32 = 0x1 << I3C_EVR_TXLASTF_Pos;
pub const I3C_EVR_TXLASTF: u32 = I3C_EVR_TXLASTF_Msk;
pub const I3C_EVR_RXLASTF_Pos: u32 = 7;
pub const I3C_EVR_RXLASTF_Msk: u32 = 0x1 << I3C_EVR_RXLASTF_Pos;
pub const I3C_EVR_RXLASTF: u32 = I3C_EVR_RXLASTF_Msk;
pub const I3C_EVR_FCF_Pos: u32 = 9;
pub const I3C_EVR_FCF_Msk: u32 = 0x1 << I3C_EVR_FCF_Pos;
pub const I3C_EVR_FCF: u32 = I3C_EVR_FCF_Msk;
pub const I3C_EVR_RXTGTENDF_Pos: u32 = 10;
pub const I3C_EVR_RXTGTENDF_Msk: u32 = 0x1 << I3C_EVR_RXTGTENDF_Pos;
pub const I3C_EVR_RXTGTENDF: u32 = I3C_EVR_RXTGTENDF_Msk;
pub const I3C_EVR_ERRF_Pos: u32 = 11;
pub const I3C_EVR_ERRF_Msk: u32 = 0x1 << I3C_EVR_ERRF_Pos;
pub const I3C_EVR_ERRF: u32 = I3C_EVR_ERRF_Msk;
pub const I3C_EVR_IBIF_Pos: u32 = 15;
pub const I3C_EVR_IBIF_Msk: u32 = 0x1 << I3C_EVR_IBIF_Pos;
pub const I3C_EVR_IBIF: u32 = I3C_EVR_IBIF_Msk;
pub const I3C_EVR_IBIENDF_Pos: u32 = 16;
pub const I3C_EVR_IBIENDF_Msk: u32 = 0x1 << I3C_EVR_IBIENDF_Pos;
pub const I3C_EVR_IBIENDF: u32 = I3C_EVR_IBIENDF_Msk;
pub const I3C_EVR_CRF_Pos: u32 = 17;
pub const I3C_EVR_CRF_Msk: u32 = 0x1 << I3C_EVR_CRF_Pos;
pub const I3C_EVR_CRF: u32 = I3C_EVR_CRF_Msk;
pub const I3C_EVR_CRUPDF_Pos: u32 = 18;
pub const I3C_EVR_CRUPDF_Msk: u32 = 0x1 << I3C_EVR_CRUPDF_Pos;
pub const I3C_EVR_CRUPDF: u32 = I3C_EVR_CRUPDF_Msk;
pub const I3C_EVR_HJF_Pos: u32 = 19;
pub const I3C_EVR_HJF_Msk: u32 = 0x1 << I3C_EVR_HJF_Pos;
pub const I3C_EVR_HJF: u32 = I3C_EVR_HJF_Msk;
pub const I3C_EVR_WKPF_Pos: u32 = 21;
pub const I3C_EVR_WKPF_Msk: u32 = 0x1 << I3C_EVR_WKPF_Pos;
pub const I3C_EVR_WKPF: u32 = I3C_EVR_WKPF_Msk;
pub const I3C_EVR_GETF_Pos: u32 = 22;
pub const I3C_EVR_GETF_Msk: u32 = 0x1 << I3C_EVR_GETF_Pos;
pub const I3C_EVR_GETF: u32 = I3C_EVR_GETF_Msk;
pub const I3C_EVR_STAF_Pos: u32 = 23;
pub const I3C_EVR_STAF_Msk: u32 = 0x1 << I3C_EVR_STAF_Pos;
pub const I3C_EVR_STAF: u32 = I3C_EVR_STAF_Msk;
pub const I3C_EVR_DAUPDF_Pos: u32 = 24;
pub const I3C_EVR_DAUPDF_Msk: u32 = 0x1 << I3C_EVR_DAUPDF_Pos;
pub const I3C_EVR_DAUPDF: u32 = I3C_EVR_DAUPDF_Msk;
pub const I3C_EVR_MWLUPDF_Pos: u32 = 25;
pub const I3C_EVR_MWLUPDF_Msk: u32 = 0x1 << I3C_EVR_MWLUPDF_Pos;
pub const I3C_EVR_MWLUPDF: u32 = I3C_EVR_MWLUPDF_Msk;
pub const I3C_EVR_MRLUPDF_Pos: u32 = 26;
pub const I3C_EVR_MRLUPDF_Msk: u32 = 0x1 << I3C_EVR_MRLUPDF_Pos;
pub const I3C_EVR_MRLUPDF: u32 = I3C_EVR_MRLUPDF_Msk;
pub const I3C_EVR_RSTF_Pos: u32 = 27;
pub const I3C_EVR_RSTF_Msk: u32 = 0x1 << I3C_EVR_RSTF_Pos;
pub const I3C_EVR_RSTF: u32 = I3C_EVR_RSTF_Msk;
pub const I3C_EVR_ASUPDF_Pos: u32 = 28;
pub const I3C_EVR_ASUPDF_Msk: u32 = 0x1 << I3C_EVR_ASUPDF_Pos;
pub const I3C_EVR_ASUPDF: u32 = I3C_EVR_ASUPDF_Msk;
pub const I3C_EVR_INTUPDF_Pos: u32 = 29;
pub const I3C_EVR_INTUPDF_Msk: u32 = 0x1 << I3C_EVR_INTUPDF_Pos;
pub const I3C_EVR_INTUPDF: u32 = I3C_EVR_INTUPDF_Msk;
pub const I3C_EVR_DEFF_Pos: u32 = 30;
pub const I3C_EVR_DEFF_Msk: u32 = 0x1 << I3C_EVR_DEFF_Pos;
pub const I3C_EVR_DEFF: u32 = I3C_EVR_DEFF_Msk;
pub const I3C_EVR_GRPF_Pos: u32 = 31;
pub const I3C_EVR_GRPF_Msk: u32 = 0x1 << I3C_EVR_GRPF_Pos;
pub const I3C_EVR_GRPF: u32 = I3C_EVR_GRPF_Msk;
pub const I3C_IER_CFNFIE_Pos: u32 = 2;
pub const I3C_IER_CFNFIE_Msk: u32 = 0x1 << I3C_IER_CFNFIE_Pos;
pub const I3C_IER_CFNFIE: u32 = I3C_IER_CFNFIE_Msk;
pub const I3C_IER_SFNEIE_Pos: u32 = 3;
pub const I3C_IER_SFNEIE_Msk: u32 = 0x1 << I3C_IER_SFNEIE_Pos;
pub const I3C_IER_SFNEIE: u32 = I3C_IER_SFNEIE_Msk;
pub const I3C_IER_TXFNFIE_Pos: u32 = 4;
pub const I3C_IER_TXFNFIE_Msk: u32 = 0x1 << I3C_IER_TXFNFIE_Pos;
pub const I3C_IER_TXFNFIE: u32 = I3C_IER_TXFNFIE_Msk;
pub const I3C_IER_RXFNEIE_Pos: u32 = 5;
pub const I3C_IER_RXFNEIE_Msk: u32 = 0x1 << I3C_IER_RXFNEIE_Pos;
pub const I3C_IER_RXFNEIE: u32 = I3C_IER_RXFNEIE_Msk;
pub const I3C_IER_FCIE_Pos: u32 = 9;
pub const I3C_IER_FCIE_Msk: u32 = 0x1 << I3C_IER_FCIE_Pos;
pub const I3C_IER_FCIE: u32 = I3C_IER_FCIE_Msk;
pub const I3C_IER_RXTGTENDIE_Pos: u32 = 10;
pub const I3C_IER_RXTGTENDIE_Msk: u32 = 0x1 << I3C_IER_RXTGTENDIE_Pos;
pub const I3C_IER_RXTGTENDIE: u32 = I3C_IER_RXTGTENDIE_Msk;
pub const I3C_IER_ERRIE_Pos: u32 = 11;
pub const I3C_IER_ERRIE_Msk: u32 = 0x1 << I3C_IER_ERRIE_Pos;
pub const I3C_IER_ERRIE: u32 = I3C_IER_ERRIE_Msk;
pub const I3C_IER_IBIIE_Pos: u32 = 15;
pub const I3C_IER_IBIIE_Msk: u32 = 0x1 << I3C_IER_IBIIE_Pos;
pub const I3C_IER_IBIIE: u32 = I3C_IER_IBIIE_Msk;
pub const I3C_IER_IBIENDIE_Pos: u32 = 16;
pub const I3C_IER_IBIENDIE_Msk: u32 = 0x1 << I3C_IER_IBIENDIE_Pos;
pub const I3C_IER_IBIENDIE: u32 = I3C_IER_IBIENDIE_Msk;
pub const I3C_IER_CRIE_Pos: u32 = 17;
pub const I3C_IER_CRIE_Msk: u32 = 0x1 << I3C_IER_CRIE_Pos;
pub const I3C_IER_CRIE: u32 = I3C_IER_CRIE_Msk;
pub const I3C_IER_CRUPDIE_Pos: u32 = 18;
pub const I3C_IER_CRUPDIE_Msk: u32 = 0x1 << I3C_IER_CRUPDIE_Pos;
pub const I3C_IER_CRUPDIE: u32 = I3C_IER_CRUPDIE_Msk;
pub const I3C_IER_HJIE_Pos: u32 = 19;
pub const I3C_IER_HJIE_Msk: u32 = 0x1 << I3C_IER_HJIE_Pos;
pub const I3C_IER_HJIE: u32 = I3C_IER_HJIE_Msk;
pub const I3C_IER_WKPIE_Pos: u32 = 21;
pub const I3C_IER_WKPIE_Msk: u32 = 0x1 << I3C_IER_WKPIE_Pos;
pub const I3C_IER_WKPIE: u32 = I3C_IER_WKPIE_Msk;
pub const I3C_IER_GETIE_Pos: u32 = 22;
pub const I3C_IER_GETIE_Msk: u32 = 0x1 << I3C_IER_GETIE_Pos;
pub const I3C_IER_GETIE: u32 = I3C_IER_GETIE_Msk;
pub const I3C_IER_STAIE_Pos: u32 = 23;
pub const I3C_IER_STAIE_Msk: u32 = 0x1 << I3C_IER_STAIE_Pos;
pub const I3C_IER_STAIE: u32 = I3C_IER_STAIE_Msk;
pub const I3C_IER_DAUPDIE_Pos: u32 = 24;
pub const I3C_IER_DAUPDIE_Msk: u32 = 0x1 << I3C_IER_DAUPDIE_Pos;
pub const I3C_IER_DAUPDIE: u32 = I3C_IER_DAUPDIE_Msk;
pub const I3C_IER_MWLUPDIE_Pos: u32 = 25;
pub const I3C_IER_MWLUPDIE_Msk: u32 = 0x1 << I3C_IER_MWLUPDIE_Pos;
pub const I3C_IER_MWLUPDIE: u32 = I3C_IER_MWLUPDIE_Msk;
pub const I3C_IER_MRLUPDIE_Pos: u32 = 26;
pub const I3C_IER_MRLUPDIE_Msk: u32 = 0x1 << I3C_IER_MRLUPDIE_Pos;
pub const I3C_IER_MRLUPDIE: u32 = I3C_IER_MRLUPDIE_Msk;
pub const I3C_IER_RSTIE_Pos: u32 = 27;
pub const I3C_IER_RSTIE_Msk: u32 = 0x1 << I3C_IER_RSTIE_Pos;
pub const I3C_IER_RSTIE: u32 = I3C_IER_RSTIE_Msk;
pub const I3C_IER_ASUPDIE_Pos: u32 = 28;
pub const I3C_IER_ASUPDIE_Msk: u32 = 0x1 << I3C_IER_ASUPDIE_Pos;
pub const I3C_IER_ASUPDIE: u32 = I3C_IER_ASUPDIE_Msk;
pub const I3C_IER_INTUPDIE_Pos: u32 = 29;
pub const I3C_IER_INTUPDIE_Msk: u32 = 0x1 << I3C_IER_INTUPDIE_Pos;
pub const I3C_IER_INTUPDIE: u32 = I3C_IER_INTUPDIE_Msk;
pub const I3C_IER_DEFIE_Pos: u32 = 30;
pub const I3C_IER_DEFIE_Msk: u32 = 0x1 << I3C_IER_DEFIE_Pos;
pub const I3C_IER_DEFIE: u32 = I3C_IER_DEFIE_Msk;
pub const I3C_IER_GRPIE_Pos: u32 = 31;
pub const I3C_IER_GRPIE_Msk: u32 = 0x1 << I3C_IER_GRPIE_Pos;
pub const I3C_IER_GRPIE: u32 = I3C_IER_GRPIE_Msk;
pub const I3C_CEVR_CFCF_Pos: u32 = 9;
pub const I3C_CEVR_CFCF_Msk: u32 = 0x1 << I3C_CEVR_CFCF_Pos;
pub const I3C_CEVR_CFCF: u32 = I3C_CEVR_CFCF_Msk;
pub const I3C_CEVR_CRXTGTENDF_Pos: u32 = 10;
pub const I3C_CEVR_CRXTGTENDF_Msk: u32 = 0x1 << I3C_CEVR_CRXTGTENDF_Pos;
pub const I3C_CEVR_CRXTGTENDF: u32 = I3C_CEVR_CRXTGTENDF_Msk;
pub const I3C_CEVR_CERRF_Pos: u32 = 11;
pub const I3C_CEVR_CERRF_Msk: u32 = 0x1 << I3C_CEVR_CERRF_Pos;
pub const I3C_CEVR_CERRF: u32 = I3C_CEVR_CERRF_Msk;
pub const I3C_CEVR_CIBIF_Pos: u32 = 15;
pub const I3C_CEVR_CIBIF_Msk: u32 = 0x1 << I3C_CEVR_CIBIF_Pos;
pub const I3C_CEVR_CIBIF: u32 = I3C_CEVR_CIBIF_Msk;
pub const I3C_CEVR_CIBIENDF_Pos: u32 = 16;
pub const I3C_CEVR_CIBIENDF_Msk: u32 = 0x1 << I3C_CEVR_CIBIENDF_Pos;
pub const I3C_CEVR_CIBIENDF: u32 = I3C_CEVR_CIBIENDF_Msk;
pub const I3C_CEVR_CCRF_Pos: u32 = 17;
pub const I3C_CEVR_CCRF_Msk: u32 = 0x1 << I3C_CEVR_CCRF_Pos;
pub const I3C_CEVR_CCRF: u32 = I3C_CEVR_CCRF_Msk;
pub const I3C_CEVR_CCRUPDF_Pos: u32 = 18;
pub const I3C_CEVR_CCRUPDF_Msk: u32 = 0x1 << I3C_CEVR_CCRUPDF_Pos;
pub const I3C_CEVR_CCRUPDF: u32 = I3C_CEVR_CCRUPDF_Msk;
pub const I3C_CEVR_CHJF_Pos: u32 = 19;
pub const I3C_CEVR_CHJF_Msk: u32 = 0x1 << I3C_CEVR_CHJF_Pos;
pub const I3C_CEVR_CHJF: u32 = I3C_CEVR_CHJF_Msk;
pub const I3C_CEVR_CWKPF_Pos: u32 = 21;
pub const I3C_CEVR_CWKPF_Msk: u32 = 0x1 << I3C_CEVR_CWKPF_Pos;
pub const I3C_CEVR_CWKPF: u32 = I3C_CEVR_CWKPF_Msk;
pub const I3C_CEVR_CGETF_Pos: u32 = 22;
pub const I3C_CEVR_CGETF_Msk: u32 = 0x1 << I3C_CEVR_CGETF_Pos;
pub const I3C_CEVR_CGETF: u32 = I3C_CEVR_CGETF_Msk;
pub const I3C_CEVR_CSTAF_Pos: u32 = 23;
pub const I3C_CEVR_CSTAF_Msk: u32 = 0x1 << I3C_CEVR_CSTAF_Pos;
pub const I3C_CEVR_CSTAF: u32 = I3C_CEVR_CSTAF_Msk;
pub const I3C_CEVR_CDAUPDF_Pos: u32 = 24;
pub const I3C_CEVR_CDAUPDF_Msk: u32 = 0x1 << I3C_CEVR_CDAUPDF_Pos;
pub const I3C_CEVR_CDAUPDF: u32 = I3C_CEVR_CDAUPDF_Msk;
pub const I3C_CEVR_CMWLUPDF_Pos: u32 = 25;
pub const I3C_CEVR_CMWLUPDF_Msk: u32 = 0x1 << I3C_CEVR_CMWLUPDF_Pos;
pub const I3C_CEVR_CMWLUPDF: u32 = I3C_CEVR_CMWLUPDF_Msk;
pub const I3C_CEVR_CMRLUPDF_Pos: u32 = 26;
pub const I3C_CEVR_CMRLUPDF_Msk: u32 = 0x1 << I3C_CEVR_CMRLUPDF_Pos;
pub const I3C_CEVR_CMRLUPDF: u32 = I3C_CEVR_CMRLUPDF_Msk;
pub const I3C_CEVR_CRSTF_Pos: u32 = 27;
pub const I3C_CEVR_CRSTF_Msk: u32 = 0x1 << I3C_CEVR_CRSTF_Pos;
pub const I3C_CEVR_CRSTF: u32 = I3C_CEVR_CRSTF_Msk;
pub const I3C_CEVR_CASUPDF_Pos: u32 = 28;
pub const I3C_CEVR_CASUPDF_Msk: u32 = 0x1 << I3C_CEVR_CASUPDF_Pos;
pub const I3C_CEVR_CASUPDF: u32 = I3C_CEVR_CASUPDF_Msk;
pub const I3C_CEVR_CINTUPDF_Pos: u32 = 29;
pub const I3C_CEVR_CINTUPDF_Msk: u32 = 0x1 << I3C_CEVR_CINTUPDF_Pos;
pub const I3C_CEVR_CINTUPDF: u32 = I3C_CEVR_CINTUPDF_Msk;
pub const I3C_CEVR_CDEFF_Pos: u32 = 30;
pub const I3C_CEVR_CDEFF_Msk: u32 = 0x1 << I3C_CEVR_CDEFF_Pos;
pub const I3C_CEVR_CDEFF: u32 = I3C_CEVR_CDEFF_Msk;
pub const I3C_CEVR_CGRPF_Pos: u32 = 31;
pub const I3C_CEVR_CGRPF_Msk: u32 = 0x1 << I3C_CEVR_CGRPF_Pos;
pub const I3C_CEVR_CGRPF: u32 = I3C_CEVR_CGRPF_Msk;
pub const I3C_DEVR0_DAVAL_Pos: u32 = 0;
pub const I3C_DEVR0_DAVAL_Msk: u32 = 0x1 << I3C_DEVR0_DAVAL_Pos;
pub const I3C_DEVR0_DAVAL: u32 = I3C_DEVR0_DAVAL_Msk;
pub const I3C_DEVR0_DA_Pos: u32 = 1;
pub const I3C_DEVR0_DA_Msk: u32 = 0x7F << I3C_DEVR0_DA_Pos;
pub const I3C_DEVR0_DA: u32 = I3C_DEVR0_DA_Msk;
pub const I3C_DEVR0_IBIEN_Pos: u32 = 16;
pub const I3C_DEVR0_IBIEN_Msk: u32 = 0x1 << I3C_DEVR0_IBIEN_Pos;
pub const I3C_DEVR0_IBIEN: u32 = I3C_DEVR0_IBIEN_Msk;
pub const I3C_DEVR0_CREN_Pos: u32 = 17;
pub const I3C_DEVR0_CREN_Msk: u32 = 0x1 << I3C_DEVR0_CREN_Pos;
pub const I3C_DEVR0_CREN: u32 = I3C_DEVR0_CREN_Msk;
pub const I3C_DEVR0_HJEN_Pos: u32 = 19;
pub const I3C_DEVR0_HJEN_Msk: u32 = 0x1 << I3C_DEVR0_HJEN_Pos;
pub const I3C_DEVR0_HJEN: u32 = I3C_DEVR0_HJEN_Msk;
pub const I3C_DEVR0_AS_Pos: u32 = 20;
pub const I3C_DEVR0_AS_Msk: u32 = 0x3 << I3C_DEVR0_AS_Pos;
pub const I3C_DEVR0_AS: u32 = I3C_DEVR0_AS_Msk;
pub const I3C_DEVR0_AS_0: u32 = 0x1 << I3C_DEVR0_AS_Pos;
pub const I3C_DEVR0_AS_1: u32 = 0x2 << I3C_DEVR0_AS_Pos;
pub const I3C_DEVR0_RSTACT_Pos: u32 = 22;
pub const I3C_DEVR0_RSTACT_Msk: u32 = 0x3 << I3C_DEVR0_RSTACT_Pos;
pub const I3C_DEVR0_RSTACT: u32 = I3C_DEVR0_RSTACT_Msk;
pub const I3C_DEVR0_RSTACT_0: u32 = 0x1 << I3C_DEVR0_RSTACT_Pos;
pub const I3C_DEVR0_RSTACT_1: u32 = 0x2 << I3C_DEVR0_RSTACT_Pos;
pub const I3C_DEVR0_RSTVAL_Pos: u32 = 24;
pub const I3C_DEVR0_RSTVAL_Msk: u32 = 0x1 << I3C_DEVR0_RSTVAL_Pos;
pub const I3C_DEVR0_RSTVAL: u32 = I3C_DEVR0_RSTVAL_Msk;
pub const I3C_DEVRX_DA_Pos: u32 = 1;
pub const I3C_DEVRX_DA_Msk: u32 = 0x7F << I3C_DEVRX_DA_Pos;
pub const I3C_DEVRX_DA: u32 = I3C_DEVRX_DA_Msk;
pub const I3C_DEVRX_IBIACK_Pos: u32 = 16;
pub const I3C_DEVRX_IBIACK_Msk: u32 = 0x1 << I3C_DEVRX_IBIACK_Pos;
pub const I3C_DEVRX_IBIACK: u32 = I3C_DEVRX_IBIACK_Msk;
pub const I3C_DEVRX_CRACK_Pos: u32 = 17;
pub const I3C_DEVRX_CRACK_Msk: u32 = 0x1 << I3C_DEVRX_CRACK_Pos;
pub const I3C_DEVRX_CRACK: u32 = I3C_DEVRX_CRACK_Msk;
pub const I3C_DEVRX_IBIDEN_Pos: u32 = 18;
pub const I3C_DEVRX_IBIDEN_Msk: u32 = 0x1 << I3C_DEVRX_IBIDEN_Pos;
pub const I3C_DEVRX_IBIDEN: u32 = I3C_DEVRX_IBIDEN_Msk;
pub const I3C_DEVRX_SUSP_Pos: u32 = 19;
pub const I3C_DEVRX_SUSP_Msk: u32 = 0x1 << I3C_DEVRX_SUSP_Pos;
pub const I3C_DEVRX_SUSP: u32 = I3C_DEVRX_SUSP_Msk;
pub const I3C_DEVRX_DIS_Pos: u32 = 31;
pub const I3C_DEVRX_DIS_Msk: u32 = 0x1 << I3C_DEVRX_DIS_Pos;
pub const I3C_DEVRX_DIS: u32 = I3C_DEVRX_DIS_Msk;
pub const I3C_MAXRLR_MRL_Pos: u32 = 0;
pub const I3C_MAXRLR_MRL_Msk: u32 = 0xFFFF << I3C_MAXRLR_MRL_Pos;
pub const I3C_MAXRLR_MRL: u32 = I3C_MAXRLR_MRL_Msk;
pub const I3C_MAXRLR_IBIP_Pos: u32 = 16;
pub const I3C_MAXRLR_IBIP_Msk: u32 = 0x7 << I3C_MAXRLR_IBIP_Pos;
pub const I3C_MAXRLR_IBIP: u32 = I3C_MAXRLR_IBIP_Msk;
pub const I3C_MAXRLR_IBIP_0: u32 = 0x1 << I3C_MAXRLR_IBIP_Pos;
pub const I3C_MAXRLR_IBIP_1: u32 = 0x2 << I3C_MAXRLR_IBIP_Pos;
pub const I3C_MAXRLR_IBIP_2: u32 = 0x4 << I3C_MAXRLR_IBIP_Pos;
pub const I3C_MAXWLR_MWL_Pos: u32 = 0;
pub const I3C_MAXWLR_MWL_Msk: u32 = 0xFFFF << I3C_MAXWLR_MWL_Pos;
pub const I3C_MAXWLR_MWL: u32 = I3C_MAXWLR_MWL_Msk;
pub const I3C_TIMINGR0_SCLL_PP_Pos: u32 = 0;
pub const I3C_TIMINGR0_SCLL_PP_Msk: u32 = 0xFF << I3C_TIMINGR0_SCLL_PP_Pos;
pub const I3C_TIMINGR0_SCLL_PP: u32 = I3C_TIMINGR0_SCLL_PP_Msk;
pub const I3C_TIMINGR0_SCLH_I3C_Pos: u32 = 8;
pub const I3C_TIMINGR0_SCLH_I3C_Msk: u32 = 0xFF << I3C_TIMINGR0_SCLH_I3C_Pos;
pub const I3C_TIMINGR0_SCLH_I3C: u32 = I3C_TIMINGR0_SCLH_I3C_Msk;
pub const I3C_TIMINGR0_SCLL_OD_Pos: u32 = 16;
pub const I3C_TIMINGR0_SCLL_OD_Msk: u32 = 0xFF << I3C_TIMINGR0_SCLL_OD_Pos;
pub const I3C_TIMINGR0_SCLL_OD: u32 = I3C_TIMINGR0_SCLL_OD_Msk;
pub const I3C_TIMINGR0_SCLH_I2C_Pos: u32 = 24;
pub const I3C_TIMINGR0_SCLH_I2C_Msk: u32 = 0xFF << I3C_TIMINGR0_SCLH_I2C_Pos;
pub const I3C_TIMINGR0_SCLH_I2C: u32 = I3C_TIMINGR0_SCLH_I2C_Msk;
pub const I3C_TIMINGR1_AVAL_Pos: u32 = 0;
pub const I3C_TIMINGR1_AVAL_Msk: u32 = 0xFF << I3C_TIMINGR1_AVAL_Pos;
pub const I3C_TIMINGR1_AVAL: u32 = I3C_TIMINGR1_AVAL_Msk;
pub const I3C_TIMINGR1_ASNCR_Pos: u32 = 8;
pub const I3C_TIMINGR1_ASNCR_Msk: u32 = 0x3 << I3C_TIMINGR1_ASNCR_Pos;
pub const I3C_TIMINGR1_ASNCR: u32 = I3C_TIMINGR1_ASNCR_Msk;
pub const I3C_TIMINGR1_ASNCR_0: u32 = 0x1 << I3C_TIMINGR1_ASNCR_Pos;
pub const I3C_TIMINGR1_ASNCR_1: u32 = 0x2 << I3C_TIMINGR1_ASNCR_Pos;
pub const I3C_TIMINGR1_FREE_Pos: u32 = 16;
pub const I3C_TIMINGR1_FREE_Msk: u32 = 0x7F << I3C_TIMINGR1_FREE_Pos;
pub const I3C_TIMINGR1_FREE: u32 = I3C_TIMINGR1_FREE_Msk;
pub const I3C_TIMINGR1_SDA_HD_Pos: u32 = 28;
pub const I3C_TIMINGR1_SDA_HD_Msk: u32 = 0x1 << I3C_TIMINGR1_SDA_HD_Pos;
pub const I3C_TIMINGR1_SDA_HD: u32 = I3C_TIMINGR1_SDA_HD_Msk;
pub const I3C_TIMINGR2_STALLT_Pos: u32 = 0;
pub const I3C_TIMINGR2_STALLT_Msk: u32 = 0x1 << I3C_TIMINGR2_STALLT_Pos;
pub const I3C_TIMINGR2_STALLT: u32 = I3C_TIMINGR2_STALLT_Msk;
pub const I3C_TIMINGR2_STALLD_Pos: u32 = 1;
pub const I3C_TIMINGR2_STALLD_Msk: u32 = 0x1 << I3C_TIMINGR2_STALLD_Pos;
pub const I3C_TIMINGR2_STALLD: u32 = I3C_TIMINGR2_STALLD_Msk;
pub const I3C_TIMINGR2_STALLC_Pos: u32 = 2;
pub const I3C_TIMINGR2_STALLC_Msk: u32 = 0x1 << I3C_TIMINGR2_STALLC_Pos;
pub const I3C_TIMINGR2_STALLC: u32 = I3C_TIMINGR2_STALLC_Msk;
pub const I3C_TIMINGR2_STALLA_Pos: u32 = 3;
pub const I3C_TIMINGR2_STALLA_Msk: u32 = 0x1 << I3C_TIMINGR2_STALLA_Pos;
pub const I3C_TIMINGR2_STALLA: u32 = I3C_TIMINGR2_STALLA_Msk;
pub const I3C_TIMINGR2_STALL_Pos: u32 = 8;
pub const I3C_TIMINGR2_STALL_Msk: u32 = 0xFF << I3C_TIMINGR2_STALL_Pos;
pub const I3C_TIMINGR2_STALL: u32 = I3C_TIMINGR2_STALL_Msk;
pub const I3C_BCR_BCR_Pos: u32 = 0;
pub const I3C_BCR_BCR_Msk: u32 = 0xFF << I3C_BCR_BCR_Pos;
pub const I3C_BCR_BCR: u32 = I3C_BCR_BCR_Msk;
pub const I3C_BCR_BCR0_Pos: u32 = 0;
pub const I3C_BCR_BCR0_Msk: u32 = 0x1 << I3C_BCR_BCR0_Pos;
pub const I3C_BCR_BCR0: u32 = I3C_BCR_BCR0_Msk;
pub const I3C_BCR_BCR1_Pos: u32 = 1;
pub const I3C_BCR_BCR1_Msk: u32 = 0x1 << I3C_BCR_BCR1_Pos;
pub const I3C_BCR_BCR1: u32 = I3C_BCR_BCR1_Msk;
pub const I3C_BCR_BCR2_Pos: u32 = 2;
pub const I3C_BCR_BCR2_Msk: u32 = 0x1 << I3C_BCR_BCR2_Pos;
pub const I3C_BCR_BCR2: u32 = I3C_BCR_BCR2_Msk;
pub const I3C_BCR_BCR3_Pos: u32 = 3;
pub const I3C_BCR_BCR3_Msk: u32 = 0x1 << I3C_BCR_BCR3_Pos;
pub const I3C_BCR_BCR3: u32 = I3C_BCR_BCR3_Msk;
pub const I3C_BCR_BCR4_Pos: u32 = 4;
pub const I3C_BCR_BCR4_Msk: u32 = 0x1 << I3C_BCR_BCR4_Pos;
pub const I3C_BCR_BCR4: u32 = I3C_BCR_BCR4_Msk;
pub const I3C_BCR_BCR5_Pos: u32 = 5;
pub const I3C_BCR_BCR5_Msk: u32 = 0x1 << I3C_BCR_BCR5_Pos;
pub const I3C_BCR_BCR5: u32 = I3C_BCR_BCR5_Msk;
pub const I3C_BCR_BCR6_Pos: u32 = 6;
pub const I3C_BCR_BCR6_Msk: u32 = 0x1 << I3C_BCR_BCR6_Pos;
pub const I3C_BCR_BCR6: u32 = I3C_BCR_BCR6_Msk;
pub const I3C_DCR_DCR_Pos: u32 = 0;
pub const I3C_DCR_DCR_Msk: u32 = 0xFF << I3C_DCR_DCR_Pos;
pub const I3C_DCR_DCR: u32 = I3C_DCR_DCR_Msk;
pub const I3C_GETCAPR_CAPPEND_Pos: u32 = 14;
pub const I3C_GETCAPR_CAPPEND_Msk: u32 = 0x1 << I3C_GETCAPR_CAPPEND_Pos;
pub const I3C_GETCAPR_CAPPEND: u32 = I3C_GETCAPR_CAPPEND_Msk;
pub const I3C_CRCAPR_CAPDHOFF_Pos: u32 = 3;
pub const I3C_CRCAPR_CAPDHOFF_Msk: u32 = 0x1 << I3C_CRCAPR_CAPDHOFF_Pos;
pub const I3C_CRCAPR_CAPDHOFF: u32 = I3C_CRCAPR_CAPDHOFF_Msk;
pub const I3C_CRCAPR_CAPGRP_Pos: u32 = 9;
pub const I3C_CRCAPR_CAPGRP_Msk: u32 = 0x1 << I3C_CRCAPR_CAPGRP_Pos;
pub const I3C_CRCAPR_CAPGRP: u32 = I3C_CRCAPR_CAPGRP_Msk;
pub const I3C_GETMXDSR_HOFFAS_Pos: u32 = 0;
pub const I3C_GETMXDSR_HOFFAS_Msk: u32 = 0x3 << I3C_GETMXDSR_HOFFAS_Pos;
pub const I3C_GETMXDSR_HOFFAS: u32 = I3C_GETMXDSR_HOFFAS_Msk;
pub const I3C_GETMXDSR_HOFFAS_0: u32 = 0x1 << I3C_GETMXDSR_HOFFAS_Pos;
pub const I3C_GETMXDSR_HOFFAS_1: u32 = 0x2 << I3C_GETMXDSR_HOFFAS_Pos;
pub const I3C_GETMXDSR_FMT_Pos: u32 = 8;
pub const I3C_GETMXDSR_FMT_Msk: u32 = 0x3 << I3C_GETMXDSR_FMT_Pos;
pub const I3C_GETMXDSR_FMT: u32 = I3C_GETMXDSR_FMT_Msk;
pub const I3C_GETMXDSR_FMT_0: u32 = 0x1 << I3C_GETMXDSR_FMT_Pos;
pub const I3C_GETMXDSR_FMT_1: u32 = 0x2 << I3C_GETMXDSR_FMT_Pos;
pub const I3C_GETMXDSR_RDTURN_Pos: u32 = 16;
pub const I3C_GETMXDSR_RDTURN_Msk: u32 = 0xFF << I3C_GETMXDSR_RDTURN_Pos;
pub const I3C_GETMXDSR_RDTURN: u32 = I3C_GETMXDSR_RDTURN_Msk;
pub const I3C_GETMXDSR_TSCO_Pos: u32 = 24;
pub const I3C_GETMXDSR_TSCO_Msk: u32 = 0x1 << I3C_GETMXDSR_TSCO_Pos;
pub const I3C_GETMXDSR_TSCO: u32 = I3C_GETMXDSR_TSCO_Msk;
pub const I3C_EPIDR_MIPIID_Pos: u32 = 12;
pub const I3C_EPIDR_MIPIID_Msk: u32 = 0xF << I3C_EPIDR_MIPIID_Pos;
pub const I3C_EPIDR_MIPIID: u32 = I3C_EPIDR_MIPIID_Msk;
pub const I3C_EPIDR_IDTSEL_Pos: u32 = 16;
pub const I3C_EPIDR_IDTSEL_Msk: u32 = 0x1 << I3C_EPIDR_IDTSEL_Pos;
pub const I3C_EPIDR_IDTSEL: u32 = I3C_EPIDR_IDTSEL_Msk;
pub const I3C_EPIDR_MIPIMID_Pos: u32 = 17;
pub const I3C_EPIDR_MIPIMID_Msk: u32 = 0x7FFF << I3C_EPIDR_MIPIMID_Pos;
pub const I3C_EPIDR_MIPIMID: u32 = I3C_EPIDR_MIPIMID_Msk;
pub const IWDG_KR_KEY_Pos: u32 = 0;
pub const IWDG_KR_KEY_Msk: u32 = 0xFFFF << IWDG_KR_KEY_Pos;
pub const IWDG_KR_KEY: u32 = IWDG_KR_KEY_Msk;
pub const IWDG_PR_PR_Pos: u32 = 0;
pub const IWDG_PR_PR_Msk: u32 = 0xF << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR: u32 = IWDG_PR_PR_Msk;
pub const IWDG_PR_PR_0: u32 = 0x1 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_1: u32 = 0x2 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_2: u32 = 0x4 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_3: u32 = 0x8 << IWDG_PR_PR_Pos;
pub const IWDG_RLR_RL_Pos: u32 = 0;
pub const IWDG_RLR_RL_Msk: u32 = 0xFFF << IWDG_RLR_RL_Pos;
pub const IWDG_RLR_RL: u32 = IWDG_RLR_RL_Msk;
pub const IWDG_SR_PVU_Pos: u32 = 0;
pub const IWDG_SR_PVU_Msk: u32 = 0x1 << IWDG_SR_PVU_Pos;
pub const IWDG_SR_PVU: u32 = IWDG_SR_PVU_Msk;
pub const IWDG_SR_RVU_Pos: u32 = 1;
pub const IWDG_SR_RVU_Msk: u32 = 0x1 << IWDG_SR_RVU_Pos;
pub const IWDG_SR_RVU: u32 = IWDG_SR_RVU_Msk;
pub const IWDG_SR_WVU_Pos: u32 = 2;
pub const IWDG_SR_WVU_Msk: u32 = 0x1 << IWDG_SR_WVU_Pos;
pub const IWDG_SR_WVU: u32 = IWDG_SR_WVU_Msk;
pub const IWDG_SR_EWU_Pos: u32 = 3;
pub const IWDG_SR_EWU_Msk: u32 = 0x1 << IWDG_SR_EWU_Pos;
pub const IWDG_SR_EWU: u32 = IWDG_SR_EWU_Msk;
pub const IWDG_SR_ONF_Pos: u32 = 8;
pub const IWDG_SR_ONF_Msk: u32 = 0x1 << IWDG_SR_ONF_Pos;
pub const IWDG_SR_ONF: u32 = IWDG_SR_ONF_Msk;
pub const IWDG_SR_EWIF_Pos: u32 = 14;
pub const IWDG_SR_EWIF_Msk: u32 = 0x1 << IWDG_SR_EWIF_Pos;
pub const IWDG_SR_EWIF: u32 = IWDG_SR_EWIF_Msk;
pub const IWDG_WINR_WIN_Pos: u32 = 0;
pub const IWDG_WINR_WIN_Msk: u32 = 0xFFF << IWDG_WINR_WIN_Pos;
pub const IWDG_WINR_WIN: u32 = IWDG_WINR_WIN_Msk;
pub const IWDG_EWCR_EWIT_Pos: u32 = 0;
pub const IWDG_EWCR_EWIT_Msk: u32 = 0xFFF << IWDG_EWCR_EWIT_Pos;
pub const IWDG_EWCR_EWIT: u32 = IWDG_EWCR_EWIT_Msk;
pub const IWDG_EWCR_EWIC_Pos: u32 = 14;
pub const IWDG_EWCR_EWIC_Msk: u32 = 0x1 << IWDG_EWCR_EWIC_Pos;
pub const IWDG_EWCR_EWIC: u32 = IWDG_EWCR_EWIC_Msk;
pub const IWDG_EWCR_EWIE_Pos: u32 = 15;
pub const IWDG_EWCR_EWIE_Msk: u32 = 0x1 << IWDG_EWCR_EWIE_Pos;
pub const IWDG_EWCR_EWIE: u32 = IWDG_EWCR_EWIE_Msk;
pub const SPI_CR1_SPE_Pos: u32 = 0;
pub const SPI_CR1_SPE_Msk: u32 = 0x1 << SPI_CR1_SPE_Pos;
pub const SPI_CR1_SPE: u32 = SPI_CR1_SPE_Msk;
pub const SPI_CR1_MASRX_Pos: u32 = 8;
pub const SPI_CR1_MASRX_Msk: u32 = 0x1 << SPI_CR1_MASRX_Pos;
pub const SPI_CR1_MASRX: u32 = SPI_CR1_MASRX_Msk;
pub const SPI_CR1_CSTART_Pos: u32 = 9;
pub const SPI_CR1_CSTART_Msk: u32 = 0x1 << SPI_CR1_CSTART_Pos;
pub const SPI_CR1_CSTART: u32 = SPI_CR1_CSTART_Msk;
pub const SPI_CR1_CSUSP_Pos: u32 = 10;
pub const SPI_CR1_CSUSP_Msk: u32 = 0x1 << SPI_CR1_CSUSP_Pos;
pub const SPI_CR1_CSUSP: u32 = SPI_CR1_CSUSP_Msk;
pub const SPI_CR1_HDDIR_Pos: u32 = 11;
pub const SPI_CR1_HDDIR_Msk: u32 = 0x1 << SPI_CR1_HDDIR_Pos;
pub const SPI_CR1_HDDIR: u32 = SPI_CR1_HDDIR_Msk;
pub const SPI_CR1_SSI_Pos: u32 = 12;
pub const SPI_CR1_SSI_Msk: u32 = 0x1 << SPI_CR1_SSI_Pos;
pub const SPI_CR1_SSI: u32 = SPI_CR1_SSI_Msk;
pub const SPI_CR1_CRC33_17_Pos: u32 = 13;
pub const SPI_CR1_CRC33_17_Msk: u32 = 0x1 << SPI_CR1_CRC33_17_Pos;
pub const SPI_CR1_CRC33_17: u32 = SPI_CR1_CRC33_17_Msk;
pub const SPI_CR1_RCRCINI_Pos: u32 = 14;
pub const SPI_CR1_RCRCINI_Msk: u32 = 0x1 << SPI_CR1_RCRCINI_Pos;
pub const SPI_CR1_RCRCINI: u32 = SPI_CR1_RCRCINI_Msk;
pub const SPI_CR1_TCRCINI_Pos: u32 = 15;
pub const SPI_CR1_TCRCINI_Msk: u32 = 0x1 << SPI_CR1_TCRCINI_Pos;
pub const SPI_CR1_TCRCINI: u32 = SPI_CR1_TCRCINI_Msk;
pub const SPI_CR1_IOLOCK_Pos: u32 = 16;
pub const SPI_CR1_IOLOCK_Msk: u32 = 0x1 << SPI_CR1_IOLOCK_Pos;
pub const SPI_CR1_IOLOCK: u32 = SPI_CR1_IOLOCK_Msk;
pub const SPI_CR2_TSIZE_Pos: u32 = 0;
pub const SPI_CR2_TSIZE_Msk: u32 = 0xFFFF << SPI_CR2_TSIZE_Pos;
pub const SPI_CR2_TSIZE: u32 = SPI_CR2_TSIZE_Msk;
pub const SPI_CFG1_DSIZE_Pos: u32 = 0;
pub const SPI_CFG1_DSIZE_Msk: u32 = 0x1F << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_DSIZE: u32 = SPI_CFG1_DSIZE_Msk;
pub const SPI_CFG1_DSIZE_0: u32 = 0x01 << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_DSIZE_1: u32 = 0x02 << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_DSIZE_2: u32 = 0x04 << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_DSIZE_3: u32 = 0x08 << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_DSIZE_4: u32 = 0x10 << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_FTHLV_Pos: u32 = 5;
pub const SPI_CFG1_FTHLV_Msk: u32 = 0xF << SPI_CFG1_FTHLV_Pos;
pub const SPI_CFG1_FTHLV: u32 = SPI_CFG1_FTHLV_Msk;
pub const SPI_CFG1_FTHLV_0: u32 = 0x1 << SPI_CFG1_FTHLV_Pos;
pub const SPI_CFG1_FTHLV_1: u32 = 0x2 << SPI_CFG1_FTHLV_Pos;
pub const SPI_CFG1_FTHLV_2: u32 = 0x4 << SPI_CFG1_FTHLV_Pos;
pub const SPI_CFG1_FTHLV_3: u32 = 0x8 << SPI_CFG1_FTHLV_Pos;
pub const SPI_CFG1_UDRCFG_Pos: u32 = 9;
pub const SPI_CFG1_UDRCFG_Msk: u32 = 0x1 << SPI_CFG1_UDRCFG_Pos;
pub const SPI_CFG1_UDRCFG: u32 = SPI_CFG1_UDRCFG_Msk;
pub const SPI_CFG1_RXDMAEN_Pos: u32 = 14;
pub const SPI_CFG1_RXDMAEN_Msk: u32 = 0x1 << SPI_CFG1_RXDMAEN_Pos;
pub const SPI_CFG1_RXDMAEN: u32 = SPI_CFG1_RXDMAEN_Msk;
pub const SPI_CFG1_TXDMAEN_Pos: u32 = 15;
pub const SPI_CFG1_TXDMAEN_Msk: u32 = 0x1 << SPI_CFG1_TXDMAEN_Pos;
pub const SPI_CFG1_TXDMAEN: u32 = SPI_CFG1_TXDMAEN_Msk;
pub const SPI_CFG1_CRCSIZE_Pos: u32 = 16;
pub const SPI_CFG1_CRCSIZE_Msk: u32 = 0x1F << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCSIZE: u32 = SPI_CFG1_CRCSIZE_Msk;
pub const SPI_CFG1_CRCSIZE_0: u32 = 0x01 << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCSIZE_1: u32 = 0x02 << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCSIZE_2: u32 = 0x04 << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCSIZE_3: u32 = 0x08 << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCSIZE_4: u32 = 0x10 << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCEN_Pos: u32 = 22;
pub const SPI_CFG1_CRCEN_Msk: u32 = 0x1 << SPI_CFG1_CRCEN_Pos;
pub const SPI_CFG1_CRCEN: u32 = SPI_CFG1_CRCEN_Msk;
pub const SPI_CFG1_MBR_Pos: u32 = 28;
pub const SPI_CFG1_MBR_Msk: u32 = 0x7 << SPI_CFG1_MBR_Pos;
pub const SPI_CFG1_MBR: u32 = SPI_CFG1_MBR_Msk;
pub const SPI_CFG1_MBR_0: u32 = 0x1 << SPI_CFG1_MBR_Pos;
pub const SPI_CFG1_MBR_1: u32 = 0x2 << SPI_CFG1_MBR_Pos;
pub const SPI_CFG1_MBR_2: u32 = 0x4 << SPI_CFG1_MBR_Pos;
pub const SPI_CFG1_BPASS_Pos: u32 = 31;
pub const SPI_CFG1_BPASS_Msk: u32 = 0x1 << SPI_CFG1_BPASS_Pos;
pub const SPI_CFG1_BPASS: u32 = SPI_CFG1_BPASS_Msk;
pub const SPI_CFG2_MSSI_Pos: u32 = 0;
pub const SPI_CFG2_MSSI_Msk: u32 = 0xF << SPI_CFG2_MSSI_Pos;
pub const SPI_CFG2_MSSI: u32 = SPI_CFG2_MSSI_Msk;
pub const SPI_CFG2_MSSI_0: u32 = 0x1 << SPI_CFG2_MSSI_Pos;
pub const SPI_CFG2_MSSI_1: u32 = 0x2 << SPI_CFG2_MSSI_Pos;
pub const SPI_CFG2_MSSI_2: u32 = 0x4 << SPI_CFG2_MSSI_Pos;
pub const SPI_CFG2_MSSI_3: u32 = 0x8 << SPI_CFG2_MSSI_Pos;
pub const SPI_CFG2_MIDI_Pos: u32 = 4;
pub const SPI_CFG2_MIDI_Msk: u32 = 0xF << SPI_CFG2_MIDI_Pos;
pub const SPI_CFG2_MIDI: u32 = SPI_CFG2_MIDI_Msk;
pub const SPI_CFG2_MIDI_0: u32 = 0x1 << SPI_CFG2_MIDI_Pos;
pub const SPI_CFG2_MIDI_1: u32 = 0x2 << SPI_CFG2_MIDI_Pos;
pub const SPI_CFG2_MIDI_2: u32 = 0x4 << SPI_CFG2_MIDI_Pos;
pub const SPI_CFG2_MIDI_3: u32 = 0x8 << SPI_CFG2_MIDI_Pos;
pub const SPI_CFG2_RDIOM_Pos: u32 = 13;
pub const SPI_CFG2_RDIOM_Msk: u32 = 0x1 << SPI_CFG2_RDIOM_Pos;
pub const SPI_CFG2_RDIOM: u32 = SPI_CFG2_RDIOM_Msk;
pub const SPI_CFG2_RDIOP_Pos: u32 = 14;
pub const SPI_CFG2_RDIOP_Msk: u32 = 0x1 << SPI_CFG2_RDIOP_Pos;
pub const SPI_CFG2_RDIOP: u32 = SPI_CFG2_RDIOP_Msk;
pub const SPI_CFG2_IOSWP_Pos: u32 = 15;
pub const SPI_CFG2_IOSWP_Msk: u32 = 0x1 << SPI_CFG2_IOSWP_Pos;
pub const SPI_CFG2_IOSWP: u32 = SPI_CFG2_IOSWP_Msk;
pub const SPI_CFG2_COMM_Pos: u32 = 17;
pub const SPI_CFG2_COMM_Msk: u32 = 0x3 << SPI_CFG2_COMM_Pos;
pub const SPI_CFG2_COMM: u32 = SPI_CFG2_COMM_Msk;
pub const SPI_CFG2_COMM_0: u32 = 0x1 << SPI_CFG2_COMM_Pos;
pub const SPI_CFG2_COMM_1: u32 = 0x2 << SPI_CFG2_COMM_Pos;
pub const SPI_CFG2_SP_Pos: u32 = 19;
pub const SPI_CFG2_SP_Msk: u32 = 0x7 << SPI_CFG2_SP_Pos;
pub const SPI_CFG2_SP: u32 = SPI_CFG2_SP_Msk;
pub const SPI_CFG2_SP_0: u32 = 0x1 << SPI_CFG2_SP_Pos;
pub const SPI_CFG2_SP_1: u32 = 0x2 << SPI_CFG2_SP_Pos;
pub const SPI_CFG2_SP_2: u32 = 0x4 << SPI_CFG2_SP_Pos;
pub const SPI_CFG2_MASTER_Pos: u32 = 22;
pub const SPI_CFG2_MASTER_Msk: u32 = 0x1 << SPI_CFG2_MASTER_Pos;
pub const SPI_CFG2_MASTER: u32 = SPI_CFG2_MASTER_Msk;
pub const SPI_CFG2_LSBFRST_Pos: u32 = 23;
pub const SPI_CFG2_LSBFRST_Msk: u32 = 0x1 << SPI_CFG2_LSBFRST_Pos;
pub const SPI_CFG2_LSBFRST: u32 = SPI_CFG2_LSBFRST_Msk;
pub const SPI_CFG2_CPHA_Pos: u32 = 24;
pub const SPI_CFG2_CPHA_Msk: u32 = 0x1 << SPI_CFG2_CPHA_Pos;
pub const SPI_CFG2_CPHA: u32 = SPI_CFG2_CPHA_Msk;
pub const SPI_CFG2_CPOL_Pos: u32 = 25;
pub const SPI_CFG2_CPOL_Msk: u32 = 0x1 << SPI_CFG2_CPOL_Pos;
pub const SPI_CFG2_CPOL: u32 = SPI_CFG2_CPOL_Msk;
pub const SPI_CFG2_SSM_Pos: u32 = 26;
pub const SPI_CFG2_SSM_Msk: u32 = 0x1 << SPI_CFG2_SSM_Pos;
pub const SPI_CFG2_SSM: u32 = SPI_CFG2_SSM_Msk;
pub const SPI_CFG2_SSIOP_Pos: u32 = 28;
pub const SPI_CFG2_SSIOP_Msk: u32 = 0x1 << SPI_CFG2_SSIOP_Pos;
pub const SPI_CFG2_SSIOP: u32 = SPI_CFG2_SSIOP_Msk;
pub const SPI_CFG2_SSOE_Pos: u32 = 29;
pub const SPI_CFG2_SSOE_Msk: u32 = 0x1 << SPI_CFG2_SSOE_Pos;
pub const SPI_CFG2_SSOE: u32 = SPI_CFG2_SSOE_Msk;
pub const SPI_CFG2_SSOM_Pos: u32 = 30;
pub const SPI_CFG2_SSOM_Msk: u32 = 0x1 << SPI_CFG2_SSOM_Pos;
pub const SPI_CFG2_SSOM: u32 = SPI_CFG2_SSOM_Msk;
pub const SPI_CFG2_AFCNTR_Pos: u32 = 31;
pub const SPI_CFG2_AFCNTR_Msk: u32 = 0x1 << SPI_CFG2_AFCNTR_Pos;
pub const SPI_CFG2_AFCNTR: u32 = SPI_CFG2_AFCNTR_Msk;
pub const SPI_IER_RXPIE_Pos: u32 = 0;
pub const SPI_IER_RXPIE_Msk: u32 = 0x1 << SPI_IER_RXPIE_Pos;
pub const SPI_IER_RXPIE: u32 = SPI_IER_RXPIE_Msk;
pub const SPI_IER_TXPIE_Pos: u32 = 1;
pub const SPI_IER_TXPIE_Msk: u32 = 0x1 << SPI_IER_TXPIE_Pos;
pub const SPI_IER_TXPIE: u32 = SPI_IER_TXPIE_Msk;
pub const SPI_IER_DXPIE_Pos: u32 = 2;
pub const SPI_IER_DXPIE_Msk: u32 = 0x1 << SPI_IER_DXPIE_Pos;
pub const SPI_IER_DXPIE: u32 = SPI_IER_DXPIE_Msk;
pub const SPI_IER_EOTIE_Pos: u32 = 3;
pub const SPI_IER_EOTIE_Msk: u32 = 0x1 << SPI_IER_EOTIE_Pos;
pub const SPI_IER_EOTIE: u32 = SPI_IER_EOTIE_Msk;
pub const SPI_IER_TXTFIE_Pos: u32 = 4;
pub const SPI_IER_TXTFIE_Msk: u32 = 0x1 << SPI_IER_TXTFIE_Pos;
pub const SPI_IER_TXTFIE: u32 = SPI_IER_TXTFIE_Msk;
pub const SPI_IER_UDRIE_Pos: u32 = 5;
pub const SPI_IER_UDRIE_Msk: u32 = 0x1 << SPI_IER_UDRIE_Pos;
pub const SPI_IER_UDRIE: u32 = SPI_IER_UDRIE_Msk;
pub const SPI_IER_OVRIE_Pos: u32 = 6;
pub const SPI_IER_OVRIE_Msk: u32 = 0x1 << SPI_IER_OVRIE_Pos;
pub const SPI_IER_OVRIE: u32 = SPI_IER_OVRIE_Msk;
pub const SPI_IER_CRCEIE_Pos: u32 = 7;
pub const SPI_IER_CRCEIE_Msk: u32 = 0x1 << SPI_IER_CRCEIE_Pos;
pub const SPI_IER_CRCEIE: u32 = SPI_IER_CRCEIE_Msk;
pub const SPI_IER_TIFREIE_Pos: u32 = 8;
pub const SPI_IER_TIFREIE_Msk: u32 = 0x1 << SPI_IER_TIFREIE_Pos;
pub const SPI_IER_TIFREIE: u32 = SPI_IER_TIFREIE_Msk;
pub const SPI_IER_MODFIE_Pos: u32 = 9;
pub const SPI_IER_MODFIE_Msk: u32 = 0x1 << SPI_IER_MODFIE_Pos;
pub const SPI_IER_MODFIE: u32 = SPI_IER_MODFIE_Msk;
pub const SPI_SR_RXP_Pos: u32 = 0;
pub const SPI_SR_RXP_Msk: u32 = 0x1 << SPI_SR_RXP_Pos;
pub const SPI_SR_RXP: u32 = SPI_SR_RXP_Msk;
pub const SPI_SR_TXP_Pos: u32 = 1;
pub const SPI_SR_TXP_Msk: u32 = 0x1 << SPI_SR_TXP_Pos;
pub const SPI_SR_TXP: u32 = SPI_SR_TXP_Msk;
pub const SPI_SR_DXP_Pos: u32 = 2;
pub const SPI_SR_DXP_Msk: u32 = 0x1 << SPI_SR_DXP_Pos;
pub const SPI_SR_DXP: u32 = SPI_SR_DXP_Msk;
pub const SPI_SR_EOT_Pos: u32 = 3;
pub const SPI_SR_EOT_Msk: u32 = 0x1 << SPI_SR_EOT_Pos;
pub const SPI_SR_EOT: u32 = SPI_SR_EOT_Msk;
pub const SPI_SR_TXTF_Pos: u32 = 4;
pub const SPI_SR_TXTF_Msk: u32 = 0x1 << SPI_SR_TXTF_Pos;
pub const SPI_SR_TXTF: u32 = SPI_SR_TXTF_Msk;
pub const SPI_SR_UDR_Pos: u32 = 5;
pub const SPI_SR_UDR_Msk: u32 = 0x1 << SPI_SR_UDR_Pos;
pub const SPI_SR_UDR: u32 = SPI_SR_UDR_Msk;
pub const SPI_SR_OVR_Pos: u32 = 6;
pub const SPI_SR_OVR_Msk: u32 = 0x1 << SPI_SR_OVR_Pos;
pub const SPI_SR_OVR: u32 = SPI_SR_OVR_Msk;
pub const SPI_SR_CRCE_Pos: u32 = 7;
pub const SPI_SR_CRCE_Msk: u32 = 0x1 << SPI_SR_CRCE_Pos;
pub const SPI_SR_CRCE: u32 = SPI_SR_CRCE_Msk;
pub const SPI_SR_TIFRE_Pos: u32 = 8;
pub const SPI_SR_TIFRE_Msk: u32 = 0x1 << SPI_SR_TIFRE_Pos;
pub const SPI_SR_TIFRE: u32 = SPI_SR_TIFRE_Msk;
pub const SPI_SR_MODF_Pos: u32 = 9;
pub const SPI_SR_MODF_Msk: u32 = 0x1 << SPI_SR_MODF_Pos;
pub const SPI_SR_MODF: u32 = SPI_SR_MODF_Msk;
pub const SPI_SR_SUSP_Pos: u32 = 11;
pub const SPI_SR_SUSP_Msk: u32 = 0x1 << SPI_SR_SUSP_Pos;
pub const SPI_SR_SUSP: u32 = SPI_SR_SUSP_Msk;
pub const SPI_SR_TXC_Pos: u32 = 12;
pub const SPI_SR_TXC_Msk: u32 = 0x1 << SPI_SR_TXC_Pos;
pub const SPI_SR_TXC: u32 = SPI_SR_TXC_Msk;
pub const SPI_SR_RXPLVL_Pos: u32 = 13;
pub const SPI_SR_RXPLVL_Msk: u32 = 0x3 << SPI_SR_RXPLVL_Pos;
pub const SPI_SR_RXPLVL: u32 = SPI_SR_RXPLVL_Msk;
pub const SPI_SR_RXPLVL_0: u32 = 0x1 << SPI_SR_RXPLVL_Pos;
pub const SPI_SR_RXPLVL_1: u32 = 0x2 << SPI_SR_RXPLVL_Pos;
pub const SPI_SR_RXWNE_Pos: u32 = 15;
pub const SPI_SR_RXWNE_Msk: u32 = 0x1 << SPI_SR_RXWNE_Pos;
pub const SPI_SR_RXWNE: u32 = SPI_SR_RXWNE_Msk;
pub const SPI_SR_CTSIZE_Pos: u32 = 16;
pub const SPI_SR_CTSIZE_Msk: u32 = 0xFFFF << SPI_SR_CTSIZE_Pos;
pub const SPI_SR_CTSIZE: u32 = SPI_SR_CTSIZE_Msk;
pub const SPI_IFCR_EOTC_Pos: u32 = 3;
pub const SPI_IFCR_EOTC_Msk: u32 = 0x1 << SPI_IFCR_EOTC_Pos;
pub const SPI_IFCR_EOTC: u32 = SPI_IFCR_EOTC_Msk;
pub const SPI_IFCR_TXTFC_Pos: u32 = 4;
pub const SPI_IFCR_TXTFC_Msk: u32 = 0x1 << SPI_IFCR_TXTFC_Pos;
pub const SPI_IFCR_TXTFC: u32 = SPI_IFCR_TXTFC_Msk;
pub const SPI_IFCR_UDRC_Pos: u32 = 5;
pub const SPI_IFCR_UDRC_Msk: u32 = 0x1 << SPI_IFCR_UDRC_Pos;
pub const SPI_IFCR_UDRC: u32 = SPI_IFCR_UDRC_Msk;
pub const SPI_IFCR_OVRC_Pos: u32 = 6;
pub const SPI_IFCR_OVRC_Msk: u32 = 0x1 << SPI_IFCR_OVRC_Pos;
pub const SPI_IFCR_OVRC: u32 = SPI_IFCR_OVRC_Msk;
pub const SPI_IFCR_CRCEC_Pos: u32 = 7;
pub const SPI_IFCR_CRCEC_Msk: u32 = 0x1 << SPI_IFCR_CRCEC_Pos;
pub const SPI_IFCR_CRCEC: u32 = SPI_IFCR_CRCEC_Msk;
pub const SPI_IFCR_TIFREC_Pos: u32 = 8;
pub const SPI_IFCR_TIFREC_Msk: u32 = 0x1 << SPI_IFCR_TIFREC_Pos;
pub const SPI_IFCR_TIFREC: u32 = SPI_IFCR_TIFREC_Msk;
pub const SPI_IFCR_MODFC_Pos: u32 = 9;
pub const SPI_IFCR_MODFC_Msk: u32 = 0x1 << SPI_IFCR_MODFC_Pos;
pub const SPI_IFCR_MODFC: u32 = SPI_IFCR_MODFC_Msk;
pub const SPI_IFCR_SUSPC_Pos: u32 = 11;
pub const SPI_IFCR_SUSPC_Msk: u32 = 0x1 << SPI_IFCR_SUSPC_Pos;
pub const SPI_IFCR_SUSPC: u32 = SPI_IFCR_SUSPC_Msk;
pub const SPI_TXDR_TXDR_Pos: u32 = 0;
pub const SPI_TXDR_TXDR_Msk: u32 = 0xFFFFFFFF << SPI_TXDR_TXDR_Pos;
pub const SPI_TXDR_TXDR: u32 = SPI_TXDR_TXDR_Msk;
pub const SPI_RXDR_RXDR_Pos: u32 = 0;
pub const SPI_RXDR_RXDR_Msk: u32 = 0xFFFFFFFF << SPI_RXDR_RXDR_Pos;
pub const SPI_RXDR_RXDR: u32 = SPI_RXDR_RXDR_Msk;
pub const SPI_CRCPOLY_CRCPOLY_Pos: u32 = 0;
pub const SPI_CRCPOLY_CRCPOLY_Msk: u32 = 0xFFFFFFFF << SPI_CRCPOLY_CRCPOLY_Pos;
pub const SPI_CRCPOLY_CRCPOLY: u32 = SPI_CRCPOLY_CRCPOLY_Msk;
pub const SPI_TXCRC_TXCRC_Pos: u32 = 0;
pub const SPI_TXCRC_TXCRC_Msk: u32 = 0xFFFFFFFF << SPI_TXCRC_TXCRC_Pos;
pub const SPI_TXCRC_TXCRC: u32 = SPI_TXCRC_TXCRC_Msk;
pub const SPI_RXCRC_RXCRC_Pos: u32 = 0;
pub const SPI_RXCRC_RXCRC_Msk: u32 = 0xFFFFFFFF << SPI_RXCRC_RXCRC_Pos;
pub const SPI_RXCRC_RXCRC: u32 = SPI_RXCRC_RXCRC_Msk;
pub const SPI_UDRDR_UDRDR_Pos: u32 = 0;
pub const SPI_UDRDR_UDRDR_Msk: u32 = 0xFFFFFFFF << SPI_UDRDR_UDRDR_Pos;
pub const SPI_UDRDR_UDRDR: u32 = SPI_UDRDR_UDRDR_Msk;
pub const SPI_I2SCFGR_I2SMOD_Pos: u32 = 0;
pub const SPI_I2SCFGR_I2SMOD_Msk: u32 = 0x1 << SPI_I2SCFGR_I2SMOD_Pos;
pub const SPI_I2SCFGR_I2SMOD: u32 = SPI_I2SCFGR_I2SMOD_Msk;
pub const SPI_I2SCFGR_I2SCFG_Pos: u32 = 1;
pub const SPI_I2SCFGR_I2SCFG_Msk: u32 = 0x7 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG: u32 = SPI_I2SCFGR_I2SCFG_Msk;
pub const SPI_I2SCFGR_I2SCFG_0: u32 = 0x1 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG_1: u32 = 0x2 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG_2: u32 = 0x4 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SSTD_Pos: u32 = 4;
pub const SPI_I2SCFGR_I2SSTD_Msk: u32 = 0x3 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_I2SSTD: u32 = SPI_I2SCFGR_I2SSTD_Msk;
pub const SPI_I2SCFGR_I2SSTD_0: u32 = 0x1 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_I2SSTD_1: u32 = 0x2 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_PCMSYNC_Pos: u32 = 7;
pub const SPI_I2SCFGR_PCMSYNC_Msk: u32 = 0x1 << SPI_I2SCFGR_PCMSYNC_Pos;
pub const SPI_I2SCFGR_PCMSYNC: u32 = SPI_I2SCFGR_PCMSYNC_Msk;
pub const SPI_I2SCFGR_DATLEN_Pos: u32 = 8;
pub const SPI_I2SCFGR_DATLEN_Msk: u32 = 0x3 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_DATLEN: u32 = SPI_I2SCFGR_DATLEN_Msk;
pub const SPI_I2SCFGR_DATLEN_0: u32 = 0x1 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_DATLEN_1: u32 = 0x2 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_CHLEN_Pos: u32 = 10;
pub const SPI_I2SCFGR_CHLEN_Msk: u32 = 0x1 << SPI_I2SCFGR_CHLEN_Pos;
pub const SPI_I2SCFGR_CHLEN: u32 = SPI_I2SCFGR_CHLEN_Msk;
pub const SPI_I2SCFGR_CKPOL_Pos: u32 = 11;
pub const SPI_I2SCFGR_CKPOL_Msk: u32 = 0x1 << SPI_I2SCFGR_CKPOL_Pos;
pub const SPI_I2SCFGR_CKPOL: u32 = SPI_I2SCFGR_CKPOL_Msk;
pub const SPI_I2SCFGR_FIXCH_Pos: u32 = 12;
pub const SPI_I2SCFGR_FIXCH_Msk: u32 = 0x1 << SPI_I2SCFGR_FIXCH_Pos;
pub const SPI_I2SCFGR_FIXCH: u32 = SPI_I2SCFGR_FIXCH_Msk;
pub const SPI_I2SCFGR_WSINV_Pos: u32 = 13;
pub const SPI_I2SCFGR_WSINV_Msk: u32 = 0x1 << SPI_I2SCFGR_WSINV_Pos;
pub const SPI_I2SCFGR_WSINV: u32 = SPI_I2SCFGR_WSINV_Msk;
pub const SPI_I2SCFGR_DATFMT_Pos: u32 = 14;
pub const SPI_I2SCFGR_DATFMT_Msk: u32 = 0x1 << SPI_I2SCFGR_DATFMT_Pos;
pub const SPI_I2SCFGR_DATFMT: u32 = SPI_I2SCFGR_DATFMT_Msk;
pub const SPI_I2SCFGR_I2SDIV_Pos: u32 = 16;
pub const SPI_I2SCFGR_I2SDIV_Msk: u32 = 0xFF << SPI_I2SCFGR_I2SDIV_Pos;
pub const SPI_I2SCFGR_I2SDIV: u32 = SPI_I2SCFGR_I2SDIV_Msk;
pub const SPI_I2SCFGR_ODD_Pos: u32 = 24;
pub const SPI_I2SCFGR_ODD_Msk: u32 = 0x1 << SPI_I2SCFGR_ODD_Pos;
pub const SPI_I2SCFGR_ODD: u32 = SPI_I2SCFGR_ODD_Msk;
pub const SPI_I2SCFGR_MCKOE_Pos: u32 = 25;
pub const SPI_I2SCFGR_MCKOE_Msk: u32 = 0x1 << SPI_I2SCFGR_MCKOE_Pos;
pub const SPI_I2SCFGR_MCKOE: u32 = SPI_I2SCFGR_MCKOE_Msk;
pub const VREFBUF_CSR_ENVR_Pos: u32 = 0;
pub const VREFBUF_CSR_ENVR_Msk: u32 = 0x1 << VREFBUF_CSR_ENVR_Pos;
pub const VREFBUF_CSR_ENVR: u32 = VREFBUF_CSR_ENVR_Msk;
pub const VREFBUF_CSR_HIZ_Pos: u32 = 1;
pub const VREFBUF_CSR_HIZ_Msk: u32 = 0x1 << VREFBUF_CSR_HIZ_Pos;
pub const VREFBUF_CSR_HIZ: u32 = VREFBUF_CSR_HIZ_Msk;
pub const VREFBUF_CSR_VRR_Pos: u32 = 3;
pub const VREFBUF_CSR_VRR_Msk: u32 = 0x1 << VREFBUF_CSR_VRR_Pos;
pub const VREFBUF_CSR_VRR: u32 = VREFBUF_CSR_VRR_Msk;
pub const VREFBUF_CSR_VRS_Pos: u32 = 4;
pub const VREFBUF_CSR_VRS_Msk: u32 = 0x7 << VREFBUF_CSR_VRS_Pos;
pub const VREFBUF_CSR_VRS: u32 = VREFBUF_CSR_VRS_Msk;
pub const VREFBUF_CSR_VRS_0: u32 = 0x01 << VREFBUF_CSR_VRS_Pos;
pub const VREFBUF_CSR_VRS_1: u32 = 0x02 << VREFBUF_CSR_VRS_Pos;
pub const VREFBUF_CSR_VRS_2: u32 = 0x04 << VREFBUF_CSR_VRS_Pos;
pub const VREFBUF_CCR_TRIM_Pos: u32 = 0;
pub const VREFBUF_CCR_TRIM_Msk: u32 = 0x3F << VREFBUF_CCR_TRIM_Pos;
pub const VREFBUF_CCR_TRIM: u32 = VREFBUF_CCR_TRIM_Msk;
pub const WWDG_CR_T_Pos: u32 = 0;
pub const WWDG_CR_T_Msk: u32 = 0x7F << WWDG_CR_T_Pos;
pub const WWDG_CR_T: u32 = WWDG_CR_T_Msk;
pub const WWDG_CR_T_0: u32 = 0x01 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_1: u32 = 0x02 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_2: u32 = 0x04 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_3: u32 = 0x08 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_4: u32 = 0x10 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_5: u32 = 0x20 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_6: u32 = 0x40 << WWDG_CR_T_Pos;
pub const WWDG_CR_WDGA_Pos: u32 = 7;
pub const WWDG_CR_WDGA_Msk: u32 = 0x1 << WWDG_CR_WDGA_Pos;
pub const WWDG_CR_WDGA: u32 = WWDG_CR_WDGA_Msk;
pub const WWDG_CFR_W_Pos: u32 = 0;
pub const WWDG_CFR_W_Msk: u32 = 0x7F << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W: u32 = WWDG_CFR_W_Msk;
pub const WWDG_CFR_W_0: u32 = 0x01 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_1: u32 = 0x02 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_2: u32 = 0x04 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_3: u32 = 0x08 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_4: u32 = 0x10 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_5: u32 = 0x20 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_6: u32 = 0x40 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_EWI_Pos: u32 = 9;
pub const WWDG_CFR_EWI_Msk: u32 = 0x1 << WWDG_CFR_EWI_Pos;
pub const WWDG_CFR_EWI: u32 = WWDG_CFR_EWI_Msk;
pub const WWDG_CFR_WDGTB_Pos: u32 = 11;
pub const WWDG_CFR_WDGTB_Msk: u32 = 0x7 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB: u32 = WWDG_CFR_WDGTB_Msk;
pub const WWDG_CFR_WDGTB_0: u32 = 0x1 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB_1: u32 = 0x2 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB_2: u32 = 0x4 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_SR_EWIF_Pos: u32 = 0;
pub const WWDG_SR_EWIF_Msk: u32 = 0x1 << WWDG_SR_EWIF_Pos;
pub const WWDG_SR_EWIF: u32 = WWDG_SR_EWIF_Msk;
pub const USB_CNTR_HOST_Pos: u32 = 31;
pub const USB_CNTR_HOST_Msk: u32 = 0x1 << USB_CNTR_HOST_Pos;
pub const USB_CNTR_HOST: u32 = USB_CNTR_HOST_Msk;
pub const USB_CNTR_THR512M_Pos: u32 = 16;
pub const USB_CNTR_THR512M_Msk: u32 = 0x1 << USB_CNTR_THR512M_Pos;
pub const USB_CNTR_THR512M: u32 = USB_CNTR_THR512M_Msk;
pub const USB_CNTR_CTRM_Pos: u32 = 15;
pub const USB_CNTR_CTRM_Msk: u32 = 0x1 << USB_CNTR_CTRM_Pos;
pub const USB_CNTR_CTRM: u32 = USB_CNTR_CTRM_Msk;
pub const USB_CNTR_PMAOVRM_Pos: u32 = 14;
pub const USB_CNTR_PMAOVRM_Msk: u32 = 0x1 << USB_CNTR_PMAOVRM_Pos;
pub const USB_CNTR_PMAOVRM: u32 = USB_CNTR_PMAOVRM_Msk;
pub const USB_CNTR_ERRM_Pos: u32 = 13;
pub const USB_CNTR_ERRM_Msk: u32 = 0x1 << USB_CNTR_ERRM_Pos;
pub const USB_CNTR_ERRM: u32 = USB_CNTR_ERRM_Msk;
pub const USB_CNTR_WKUPM_Pos: u32 = 12;
pub const USB_CNTR_WKUPM_Msk: u32 = 0x1 << USB_CNTR_WKUPM_Pos;
pub const USB_CNTR_WKUPM: u32 = USB_CNTR_WKUPM_Msk;
pub const USB_CNTR_SUSPM_Pos: u32 = 11;
pub const USB_CNTR_SUSPM_Msk: u32 = 0x1 << USB_CNTR_SUSPM_Pos;
pub const USB_CNTR_SUSPM: u32 = USB_CNTR_SUSPM_Msk;
pub const USB_CNTR_RESETM_Pos: u32 = 10;
pub const USB_CNTR_RESETM_Msk: u32 = 0x1 << USB_CNTR_RESETM_Pos;
pub const USB_CNTR_RESETM: u32 = USB_CNTR_RESETM_Msk;
pub const USB_CNTR_DCON: u32 = USB_CNTR_RESETM_Msk;
pub const USB_CNTR_SOFM_Pos: u32 = 9;
pub const USB_CNTR_SOFM_Msk: u32 = 0x1 << USB_CNTR_SOFM_Pos;
pub const USB_CNTR_SOFM: u32 = USB_CNTR_SOFM_Msk;
pub const USB_CNTR_ESOFM_Pos: u32 = 8;
pub const USB_CNTR_ESOFM_Msk: u32 = 0x1 << USB_CNTR_ESOFM_Pos;
pub const USB_CNTR_ESOFM: u32 = USB_CNTR_ESOFM_Msk;
pub const USB_CNTR_L1REQM_Pos: u32 = 7;
pub const USB_CNTR_L1REQM_Msk: u32 = 0x1 << USB_CNTR_L1REQM_Pos;
pub const USB_CNTR_L1REQM: u32 = USB_CNTR_L1REQM_Msk;
pub const USB_CNTR_L1XACT_Pos: u32 = 6;
pub const USB_CNTR_L1XACT_Msk: u32 = 0x1 << USB_CNTR_L1XACT_Pos;
pub const USB_CNTR_L1XACT: u32 = USB_CNTR_L1XACT_Msk;
pub const USB_CNTR_L1RES_Pos: u32 = 5;
pub const USB_CNTR_L1RES_Msk: u32 = 0x1 << USB_CNTR_L1RES_Pos;
pub const USB_CNTR_L1RES: u32 = USB_CNTR_L1RES_Msk;
pub const USB_CNTR_L2RES_Pos: u32 = 4;
pub const USB_CNTR_L2RES_Msk: u32 = 0x1 << USB_CNTR_L2RES_Pos;
pub const USB_CNTR_L2RES: u32 = USB_CNTR_L2RES_Msk;
pub const USB_CNTR_SUSPEN_Pos: u32 = 3;
pub const USB_CNTR_SUSPEN_Msk: u32 = 0x1 << USB_CNTR_SUSPEN_Pos;
pub const USB_CNTR_SUSPEN: u32 = USB_CNTR_SUSPEN_Msk;
pub const USB_CNTR_SUSPRDY_Pos: u32 = 2;
pub const USB_CNTR_SUSPRDY_Msk: u32 = 0x1 << USB_CNTR_SUSPRDY_Pos;
pub const USB_CNTR_SUSPRDY: u32 = USB_CNTR_SUSPRDY_Msk;
pub const USB_CNTR_PDWN_Pos: u32 = 1;
pub const USB_CNTR_PDWN_Msk: u32 = 0x1 << USB_CNTR_PDWN_Pos;
pub const USB_CNTR_PDWN: u32 = USB_CNTR_PDWN_Msk;
pub const USB_CNTR_USBRST_Pos: u32 = 0;
pub const USB_CNTR_USBRST_Msk: u32 = 0x1 << USB_CNTR_USBRST_Pos;
pub const USB_CNTR_USBRST: u32 = USB_CNTR_USBRST_Msk;
pub const USB_ISTR_IDN_Pos: u32 = 0;
pub const USB_ISTR_IDN_Msk: u32 = 0xF << USB_ISTR_IDN_Pos;
pub const USB_ISTR_IDN: u32 = USB_ISTR_IDN_Msk;
pub const USB_ISTR_DIR_Pos: u32 = 4;
pub const USB_ISTR_DIR_Msk: u32 = 0x1 << USB_ISTR_DIR_Pos;
pub const USB_ISTR_DIR: u32 = USB_ISTR_DIR_Msk;
pub const USB_ISTR_L1REQ_Pos: u32 = 7;
pub const USB_ISTR_L1REQ_Msk: u32 = 0x1 << USB_ISTR_L1REQ_Pos;
pub const USB_ISTR_L1REQ: u32 = USB_ISTR_L1REQ_Msk;
pub const USB_ISTR_ESOF_Pos: u32 = 8;
pub const USB_ISTR_ESOF_Msk: u32 = 0x1 << USB_ISTR_ESOF_Pos;
pub const USB_ISTR_ESOF: u32 = USB_ISTR_ESOF_Msk;
pub const USB_ISTR_SOF_Pos: u32 = 9;
pub const USB_ISTR_SOF_Msk: u32 = 0x1 << USB_ISTR_SOF_Pos;
pub const USB_ISTR_SOF: u32 = USB_ISTR_SOF_Msk;
pub const USB_ISTR_RESET_Pos: u32 = 10;
pub const USB_ISTR_RESET_Msk: u32 = 0x1 << USB_ISTR_RESET_Pos;
pub const USB_ISTR_RESET: u32 = USB_ISTR_RESET_Msk;
pub const USB_ISTR_DCON_Pos: u32 = 10;
pub const USB_ISTR_DCON_Msk: u32 = 0x1 << USB_ISTR_DCON_Pos;
pub const USB_ISTR_DCON: u32 = USB_ISTR_DCON_Msk;
pub const USB_ISTR_SUSP_Pos: u32 = 11;
pub const USB_ISTR_SUSP_Msk: u32 = 0x1 << USB_ISTR_SUSP_Pos;
pub const USB_ISTR_SUSP: u32 = USB_ISTR_SUSP_Msk;
pub const USB_ISTR_WKUP_Pos: u32 = 12;
pub const USB_ISTR_WKUP_Msk: u32 = 0x1 << USB_ISTR_WKUP_Pos;
pub const USB_ISTR_WKUP: u32 = USB_ISTR_WKUP_Msk;
pub const USB_ISTR_ERR_Pos: u32 = 13;
pub const USB_ISTR_ERR_Msk: u32 = 0x1 << USB_ISTR_ERR_Pos;
pub const USB_ISTR_ERR: u32 = USB_ISTR_ERR_Msk;
pub const USB_ISTR_PMAOVR_Pos: u32 = 14;
pub const USB_ISTR_PMAOVR_Msk: u32 = 0x1 << USB_ISTR_PMAOVR_Pos;
pub const USB_ISTR_PMAOVR: u32 = USB_ISTR_PMAOVR_Msk;
pub const USB_ISTR_CTR_Pos: u32 = 15;
pub const USB_ISTR_CTR_Msk: u32 = 0x1 << USB_ISTR_CTR_Pos;
pub const USB_ISTR_CTR: u32 = USB_ISTR_CTR_Msk;
pub const USB_ISTR_THR512_Pos: u32 = 16;
pub const USB_ISTR_THR512_Msk: u32 = 0x1 << USB_ISTR_THR512_Pos;
pub const USB_ISTR_THR512: u32 = USB_ISTR_THR512_Msk;
pub const USB_ISTR_DCON_STAT_Pos: u32 = 29;
pub const USB_ISTR_DCON_STAT_Msk: u32 = 0x1 << USB_ISTR_DCON_STAT_Pos;
pub const USB_ISTR_DCON_STAT: u32 = USB_ISTR_DCON_STAT_Msk;
pub const USB_ISTR_LS_DCONN_Pos: u32 = 30;
pub const USB_ISTR_LS_DCONN_Msk: u32 = 0x1 << USB_ISTR_LS_DCONN_Pos;
pub const USB_ISTR_LS_DCONN: u32 = USB_ISTR_LS_DCONN_Msk;
pub const USB_FNR_FN_Pos: u32 = 0;
pub const USB_FNR_FN_Msk: u32 = 0x7FF << USB_FNR_FN_Pos;
pub const USB_FNR_FN: u32 = USB_FNR_FN_Msk;
pub const USB_FNR_LSOF_Pos: u32 = 11;
pub const USB_FNR_LSOF_Msk: u32 = 0x3 << USB_FNR_LSOF_Pos;
pub const USB_FNR_LSOF: u32 = USB_FNR_LSOF_Msk;
pub const USB_FNR_LCK_Pos: u32 = 13;
pub const USB_FNR_LCK_Msk: u32 = 0x1 << USB_FNR_LCK_Pos;
pub const USB_FNR_LCK: u32 = USB_FNR_LCK_Msk;
pub const USB_FNR_RXDM_Pos: u32 = 14;
pub const USB_FNR_RXDM_Msk: u32 = 0x1 << USB_FNR_RXDM_Pos;
pub const USB_FNR_RXDM: u32 = USB_FNR_RXDM_Msk;
pub const USB_FNR_RXDP_Pos: u32 = 15;
pub const USB_FNR_RXDP_Msk: u32 = 0x1 << USB_FNR_RXDP_Pos;
pub const USB_FNR_RXDP: u32 = USB_FNR_RXDP_Msk;
pub const USB_DADDR_ADD_Pos: u32 = 0;
pub const USB_DADDR_ADD_Msk: u32 = 0x7F << USB_DADDR_ADD_Pos;
pub const USB_DADDR_ADD: u32 = USB_DADDR_ADD_Msk;
pub const USB_DADDR_ADD0_Pos: u32 = 0;
pub const USB_DADDR_ADD0_Msk: u32 = 0x1 << USB_DADDR_ADD0_Pos;
pub const USB_DADDR_ADD0: u32 = USB_DADDR_ADD0_Msk;
pub const USB_DADDR_ADD1_Pos: u32 = 1;
pub const USB_DADDR_ADD1_Msk: u32 = 0x1 << USB_DADDR_ADD1_Pos;
pub const USB_DADDR_ADD1: u32 = USB_DADDR_ADD1_Msk;
pub const USB_DADDR_ADD2_Pos: u32 = 2;
pub const USB_DADDR_ADD2_Msk: u32 = 0x1 << USB_DADDR_ADD2_Pos;
pub const USB_DADDR_ADD2: u32 = USB_DADDR_ADD2_Msk;
pub const USB_DADDR_ADD3_Pos: u32 = 3;
pub const USB_DADDR_ADD3_Msk: u32 = 0x1 << USB_DADDR_ADD3_Pos;
pub const USB_DADDR_ADD3: u32 = USB_DADDR_ADD3_Msk;
pub const USB_DADDR_ADD4_Pos: u32 = 4;
pub const USB_DADDR_ADD4_Msk: u32 = 0x1 << USB_DADDR_ADD4_Pos;
pub const USB_DADDR_ADD4: u32 = USB_DADDR_ADD4_Msk;
pub const USB_DADDR_ADD5_Pos: u32 = 5;
pub const USB_DADDR_ADD5_Msk: u32 = 0x1 << USB_DADDR_ADD5_Pos;
pub const USB_DADDR_ADD5: u32 = USB_DADDR_ADD5_Msk;
pub const USB_DADDR_ADD6_Pos: u32 = 6;
pub const USB_DADDR_ADD6_Msk: u32 = 0x1 << USB_DADDR_ADD6_Pos;
pub const USB_DADDR_ADD6: u32 = USB_DADDR_ADD6_Msk;
pub const USB_DADDR_EF_Pos: u32 = 7;
pub const USB_DADDR_EF_Msk: u32 = 0x1 << USB_DADDR_EF_Pos;
pub const USB_DADDR_EF: u32 = USB_DADDR_EF_Msk;
pub const USB_BTABLE_BTABLE_Pos: u32 = 3;
pub const USB_BTABLE_BTABLE_Msk: u32 = 0xFFF8 << USB_BTABLE_BTABLE_Pos;
pub const USB_BTABLE_BTABLE: u32 = USB_BTABLE_BTABLE_Msk;
pub const USB_LPMCSR_LMPEN_Pos: u32 = 0;
pub const USB_LPMCSR_LMPEN_Msk: u32 = 0x1 << USB_LPMCSR_LMPEN_Pos;
pub const USB_LPMCSR_LMPEN: u32 = USB_LPMCSR_LMPEN_Msk;
pub const USB_LPMCSR_LPMACK_Pos: u32 = 1;
pub const USB_LPMCSR_LPMACK_Msk: u32 = 0x1 << USB_LPMCSR_LPMACK_Pos;
pub const USB_LPMCSR_LPMACK: u32 = USB_LPMCSR_LPMACK_Msk;
pub const USB_LPMCSR_REMWAKE_Pos: u32 = 3;
pub const USB_LPMCSR_REMWAKE_Msk: u32 = 0x1 << USB_LPMCSR_REMWAKE_Pos;
pub const USB_LPMCSR_REMWAKE: u32 = USB_LPMCSR_REMWAKE_Msk;
pub const USB_LPMCSR_BESL_Pos: u32 = 4;
pub const USB_LPMCSR_BESL_Msk: u32 = 0xF << USB_LPMCSR_BESL_Pos;
pub const USB_LPMCSR_BESL: u32 = USB_LPMCSR_BESL_Msk;
pub const USB_BCDR_BCDEN_Pos: u32 = 0;
pub const USB_BCDR_BCDEN_Msk: u32 = 0x1 << USB_BCDR_BCDEN_Pos;
pub const USB_BCDR_BCDEN: u32 = USB_BCDR_BCDEN_Msk;
pub const USB_BCDR_DCDEN_Pos: u32 = 1;
pub const USB_BCDR_DCDEN_Msk: u32 = 0x1 << USB_BCDR_DCDEN_Pos;
pub const USB_BCDR_DCDEN: u32 = USB_BCDR_DCDEN_Msk;
pub const USB_BCDR_PDEN_Pos: u32 = 2;
pub const USB_BCDR_PDEN_Msk: u32 = 0x1 << USB_BCDR_PDEN_Pos;
pub const USB_BCDR_PDEN: u32 = USB_BCDR_PDEN_Msk;
pub const USB_BCDR_SDEN_Pos: u32 = 3;
pub const USB_BCDR_SDEN_Msk: u32 = 0x1 << USB_BCDR_SDEN_Pos;
pub const USB_BCDR_SDEN: u32 = USB_BCDR_SDEN_Msk;
pub const USB_BCDR_DCDET_Pos: u32 = 4;
pub const USB_BCDR_DCDET_Msk: u32 = 0x1 << USB_BCDR_DCDET_Pos;
pub const USB_BCDR_DCDET: u32 = USB_BCDR_DCDET_Msk;
pub const USB_BCDR_PDET_Pos: u32 = 5;
pub const USB_BCDR_PDET_Msk: u32 = 0x1 << USB_BCDR_PDET_Pos;
pub const USB_BCDR_PDET: u32 = USB_BCDR_PDET_Msk;
pub const USB_BCDR_SDET_Pos: u32 = 6;
pub const USB_BCDR_SDET_Msk: u32 = 0x1 << USB_BCDR_SDET_Pos;
pub const USB_BCDR_SDET: u32 = USB_BCDR_SDET_Msk;
pub const USB_BCDR_PS2DET_Pos: u32 = 7;
pub const USB_BCDR_PS2DET_Msk: u32 = 0x1 << USB_BCDR_PS2DET_Pos;
pub const USB_BCDR_PS2DET: u32 = USB_BCDR_PS2DET_Msk;
pub const USB_BCDR_DPPU_Pos: u32 = 15;
pub const USB_BCDR_DPPU_Msk: u32 = 0x1 << USB_BCDR_DPPU_Pos;
pub const USB_BCDR_DPPU: u32 = USB_BCDR_DPPU_Msk;
pub const USB_BCDR_DPPD_Pos: u32 = 15;
pub const USB_BCDR_DPPD_Msk: u32 = 0x1 << USB_BCDR_DPPD_Pos;
pub const USB_BCDR_DPPD: u32 = USB_BCDR_DPPD_Msk;
pub const USB_CHEP_ERRRX_Pos: u32 = 26;
pub const USB_CHEP_ERRRX_Msk: u32 = 0x01 << USB_CHEP_ERRRX_Pos;
pub const USB_CHEP_ERRRX: u32 = USB_CHEP_ERRRX_Msk;
pub const USB_EP_ERRRX: u32 = USB_CHEP_ERRRX_Msk;
pub const USB_CH_ERRRX: u32 = USB_CHEP_ERRRX_Msk;
pub const USB_CHEP_ERRTX_Pos: u32 = 25;
pub const USB_CHEP_ERRTX_Msk: u32 = 0x01 << USB_CHEP_ERRTX_Pos;
pub const USB_CHEP_ERRTX: u32 = USB_CHEP_ERRTX_Msk;
pub const USB_EP_ERRTX: u32 = USB_CHEP_ERRTX_Msk;
pub const USB_CH_ERRTX: u32 = USB_CHEP_ERRTX_Msk;
pub const USB_CHEP_LSEP_Pos: u32 = 24;
pub const USB_CHEP_LSEP_Msk: u32 = 0x01 << USB_CHEP_LSEP_Pos;
pub const USB_CHEP_LSEP: u32 = USB_CHEP_LSEP_Msk;
pub const USB_CHEP_NAK_Pos: u32 = 23;
pub const USB_CHEP_NAK_Msk: u32 = 0x01 << USB_CHEP_NAK_Pos;
pub const USB_CHEP_NAK: u32 = USB_CHEP_NAK_Msk;
pub const USB_CHEP_DEVADDR_Pos: u32 = 16;
pub const USB_CHEP_DEVADDR_Msk: u32 = 0x7F << USB_CHEP_DEVADDR_Pos;
pub const USB_CHEP_DEVADDR: u32 = USB_CHEP_DEVADDR_Msk;
pub const USB_CHEP_VTRX_Pos: u32 = 15;
pub const USB_CHEP_VTRX_Msk: u32 = 0x1 << USB_CHEP_VTRX_Pos;
pub const USB_CHEP_VTRX: u32 = USB_CHEP_VTRX_Msk;
pub const USB_EP_VTRX: u32 = USB_CHEP_VTRX_Msk;
pub const USB_CH_VTRX: u32 = USB_CHEP_VTRX_Msk;
pub const USB_CHEP_DTOG_RX_Pos: u32 = 14;
pub const USB_CHEP_DTOG_RX_Msk: u32 = 0x1 << USB_CHEP_DTOG_RX_Pos;
pub const USB_CHEP_DTOG_RX: u32 = USB_CHEP_DTOG_RX_Msk;
pub const USB_EP_DTOG_RX: u32 = USB_CHEP_DTOG_RX_Msk;
pub const USB_CH_DTOG_RX: u32 = USB_CHEP_DTOG_RX_Msk;
pub const USB_CHEP_RX_STRX_Pos: u32 = 12;
pub const USB_CHEP_RX_STRX_Msk: u32 = 0x3 << USB_CHEP_RX_STRX_Pos;
pub const USB_CHEP_RX_STRX: u32 = USB_CHEP_RX_STRX_Msk;
pub const USB_EP_RX_STRX: u32 = USB_CHEP_RX_STRX_Msk;
pub const USB_CH_RX_STRX: u32 = USB_CHEP_RX_STRX_Msk;
pub const USB_CHEP_SETUP_Pos: u32 = 11;
pub const USB_CHEP_SETUP_Msk: u32 = 0x1 << USB_CHEP_SETUP_Pos;
pub const USB_CHEP_SETUP: u32 = USB_CHEP_SETUP_Msk;
pub const USB_EP_SETUP: u32 = USB_CHEP_SETUP_Msk;
pub const USB_CH_SETUP: u32 = USB_CHEP_SETUP_Msk;
pub const USB_CHEP_UTYPE_Pos: u32 = 9;
pub const USB_CHEP_UTYPE_Msk: u32 = 0x3 << USB_CHEP_UTYPE_Pos;
pub const USB_CHEP_UTYPE: u32 = USB_CHEP_UTYPE_Msk;
pub const USB_EP_UTYPE: u32 = USB_CHEP_UTYPE_Msk;
pub const USB_CH_UTYPE: u32 = USB_CHEP_UTYPE_Msk;
pub const USB_CHEP_KIND_Pos: u32 = 8;
pub const USB_CHEP_KIND_Msk: u32 = 0x1 << USB_CHEP_KIND_Pos;
pub const USB_CHEP_KIND: u32 = USB_CHEP_KIND_Msk;
pub const USB_EP_KIND: u32 = USB_CHEP_KIND_Msk;
pub const USB_CH_KIND: u32 = USB_CHEP_KIND_Msk;
pub const USB_CHEP_VTTX_Pos: u32 = 7;
pub const USB_CHEP_VTTX_Msk: u32 = 0x1 << USB_CHEP_VTTX_Pos;
pub const USB_CHEP_VTTX: u32 = USB_CHEP_VTTX_Msk;
pub const USB_EP_VTTX: u32 = USB_CHEP_VTTX_Msk;
pub const USB_CH_VTTX: u32 = USB_CHEP_VTTX_Msk;
pub const USB_CHEP_DTOG_TX_Pos: u32 = 6;
pub const USB_CHEP_DTOG_TX_Msk: u32 = 0x1 << USB_CHEP_DTOG_TX_Pos;
pub const USB_CHEP_DTOG_TX: u32 = USB_CHEP_DTOG_TX_Msk;
pub const USB_EP_DTOG_TX: u32 = USB_CHEP_DTOG_TX_Msk;
pub const USB_CH_DTOG_TX: u32 = USB_CHEP_DTOG_TX_Msk;
pub const USB_CHEP_TX_STTX_Pos: u32 = 4;
pub const USB_CHEP_TX_STTX_Msk: u32 = 0x3 << USB_CHEP_TX_STTX_Pos;
pub const USB_CHEP_TX_STTX: u32 = USB_CHEP_TX_STTX_Msk;
pub const USB_EP_TX_STTX: u32 = USB_CHEP_TX_STTX_Msk;
pub const USB_CH_TX_STTX: u32 = USB_CHEP_TX_STTX_Msk;
pub const USB_CHEP_ADDR_Pos: u32 = 0;
pub const USB_CHEP_ADDR_Msk: u32 = 0xF << USB_CHEP_ADDR_Pos;
pub const USB_CHEP_ADDR: u32 = USB_CHEP_ADDR_Msk;
pub const USB_CHEP_REG_MASK: u32 = USB_CHEP_ERRRX
    | USB_CHEP_ERRTX
    | USB_CHEP_LSEP
    | USB_CHEP_DEVADDR
    | USB_CHEP_VTRX
    | USB_CHEP_SETUP
    | USB_CHEP_UTYPE
    | USB_CHEP_KIND
    | USB_CHEP_VTTX
    | USB_CHEP_ADDR
    | USB_CHEP_NAK;
pub const USB_CHEP_TX_DTOGMASK: u32 = USB_CHEP_TX_STTX | USB_CHEP_REG_MASK;
pub const USB_CHEP_RX_DTOGMASK: u32 = USB_CHEP_RX_STRX | USB_CHEP_REG_MASK;
pub const USB_CHEP_TX_DTOG1: u32 = 0x00000010;
pub const USB_CHEP_TX_DTOG2: u32 = 0x00000020;
pub const USB_CHEP_RX_DTOG1: u32 = 0x00001000;
pub const USB_CHEP_RX_DTOG2: u32 = 0x00002000;
pub const USB_EP_TYPE_MASK: u32 = 0x00000600;
pub const USB_EP_BULK: u32 = 0x00000000;
pub const USB_EP_CONTROL: u32 = 0x00000200;
pub const USB_EP_ISOCHRONOUS: u32 = 0x00000400;
pub const USB_EP_INTERRUPT: u32 = 0x00000600;
pub const USB_EP_T_MASK: u32 = !USB_EP_UTYPE & USB_CHEP_REG_MASK;
pub const USB_CH_T_MASK: u32 = !USB_CH_UTYPE & USB_CHEP_REG_MASK;
pub const USB_EP_KIND_MASK: u32 = !USB_EP_KIND & USB_CHEP_REG_MASK;
pub const USB_CH_KIND_MASK: u32 = !USB_CH_KIND & USB_CHEP_REG_MASK;
pub const USB_EP_TX_DIS: u32 = 0x00000000;
pub const USB_EP_TX_STALL: u32 = 0x00000010;
pub const USB_EP_TX_NAK: u32 = 0x00000020;
pub const USB_EP_TX_VALID: u32 = 0x00000030;
pub const USB_CH_TX_DIS: u32 = 0x00000000;
pub const USB_CH_TX_STALL: u32 = 0x00000010;
pub const USB_CH_TX_NAK: u32 = 0x00000020;
pub const USB_CH_TX_VALID: u32 = 0x00000030;
pub const USB_EP_TX_ACK_SBUF: u32 = 0x00000000;
pub const USB_EP_TX_ACK_DBUF: u32 = 0x00000030;
pub const USB_CH_TX_ACK_SBUF: u32 = 0x00000000;
pub const USB_CH_TX_ACK_DBUF: u32 = 0x00000030;
pub const USB_EP_RX_DIS: u32 = 0x00000000;
pub const USB_EP_RX_STALL: u32 = 0x00001000;
pub const USB_EP_RX_NAK: u32 = 0x00002000;
pub const USB_EP_RX_VALID: u32 = 0x00003000;
pub const USB_EP_RX_ACK_SBUF: u32 = 0x00000000;
pub const USB_EP_RX_ACK_DBUF: u32 = 0x00003000;
pub const USB_CH_RX_DIS: u32 = 0x00000000;
pub const USB_CH_RX_STALL: u32 = 0x00001000;
pub const USB_CH_RX_NAK: u32 = 0x00002000;
pub const USB_CH_RX_VALID: u32 = 0x00003000;
pub const USB_CH_RX_ACK_SBUF: u32 = 0x00000000;
pub const USB_CH_RX_ACK_DBUF: u32 = 0x00003000;
pub const USB_CHEP_DB_MSK: u32 = 0xFFFF0F0F;
pub const USB_PMA_TXBD_ADDMSK: u32 = 0xFFFF0000;
pub const USB_PMA_TXBD_COUNTMSK: u32 = 0x0000FFFF;
pub const USB_PMA_RXBD_ADDMSK: u32 = 0xFFFF0000;
pub const USB_PMA_RXBD_COUNTMSK: u32 = 0x03FFFFFF;
pub const USB_DRD_PMA_SIZE: u32 = 2048;
pub const USB_DRD_FS_EP_NBR: u32 = 8;
pub const USB_DRD_FS_CH_NBR: u32 = 8;
pub const PKA_CR_EN_Pos: u32 = 0;
pub const PKA_CR_EN_Msk: u32 = 0x1 << PKA_CR_EN_Pos;
pub const PKA_CR_EN: u32 = PKA_CR_EN_Msk;
pub const PKA_CR_START_Pos: u32 = 1;
pub const PKA_CR_START_Msk: u32 = 0x1 << PKA_CR_START_Pos;
pub const PKA_CR_START: u32 = PKA_CR_START_Msk;
pub const PKA_CR_MODE_Pos: u32 = 8;
pub const PKA_CR_MODE_Msk: u32 = 0x3F << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE: u32 = PKA_CR_MODE_Msk;
pub const PKA_CR_MODE_0: u32 = 0x01 << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE_1: u32 = 0x02 << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE_2: u32 = 0x04 << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE_3: u32 = 0x08 << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE_4: u32 = 0x10 << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE_5: u32 = 0x20 << PKA_CR_MODE_Pos;
pub const PKA_CR_PROCENDIE_Pos: u32 = 17;
pub const PKA_CR_PROCENDIE_Msk: u32 = 0x1 << PKA_CR_PROCENDIE_Pos;
pub const PKA_CR_PROCENDIE: u32 = PKA_CR_PROCENDIE_Msk;
pub const PKA_CR_RAMERRIE_Pos: u32 = 19;
pub const PKA_CR_RAMERRIE_Msk: u32 = 0x1 << PKA_CR_RAMERRIE_Pos;
pub const PKA_CR_RAMERRIE: u32 = PKA_CR_RAMERRIE_Msk;
pub const PKA_CR_ADDRERRIE_Pos: u32 = 20;
pub const PKA_CR_ADDRERRIE_Msk: u32 = 0x1 << PKA_CR_ADDRERRIE_Pos;
pub const PKA_CR_ADDRERRIE: u32 = PKA_CR_ADDRERRIE_Msk;
pub const PKA_CR_OPERRIE_Pos: u32 = 21;
pub const PKA_CR_OPERRIE_Msk: u32 = 0x1 << PKA_CR_OPERRIE_Pos;
pub const PKA_CR_OPERRIE: u32 = PKA_CR_OPERRIE_Msk;
pub const PKA_SR_INITOK_Pos: u32 = 0;
pub const PKA_SR_INITOK_Msk: u32 = 0x1 << PKA_SR_INITOK_Pos;
pub const PKA_SR_INITOK: u32 = PKA_SR_INITOK_Msk;
pub const PKA_SR_BUSY_Pos: u32 = 16;
pub const PKA_SR_BUSY_Msk: u32 = 0x1 << PKA_SR_BUSY_Pos;
pub const PKA_SR_BUSY: u32 = PKA_SR_BUSY_Msk;
pub const PKA_SR_PROCENDF_Pos: u32 = 17;
pub const PKA_SR_PROCENDF_Msk: u32 = 0x1 << PKA_SR_PROCENDF_Pos;
pub const PKA_SR_PROCENDF: u32 = PKA_SR_PROCENDF_Msk;
pub const PKA_SR_RAMERRF_Pos: u32 = 19;
pub const PKA_SR_RAMERRF_Msk: u32 = 0x1 << PKA_SR_RAMERRF_Pos;
pub const PKA_SR_RAMERRF: u32 = PKA_SR_RAMERRF_Msk;
pub const PKA_SR_ADDRERRF_Pos: u32 = 20;
pub const PKA_SR_ADDRERRF_Msk: u32 = 0x1 << PKA_SR_ADDRERRF_Pos;
pub const PKA_SR_ADDRERRF: u32 = PKA_SR_ADDRERRF_Msk;
pub const PKA_SR_OPERRF_Pos: u32 = 21;
pub const PKA_SR_OPERRF_Msk: u32 = 0x1 << PKA_SR_OPERRF_Pos;
pub const PKA_SR_OPERRF: u32 = PKA_SR_OPERRF_Msk;
pub const PKA_CLRFR_PROCENDFC_Pos: u32 = 17;
pub const PKA_CLRFR_PROCENDFC_Msk: u32 = 0x1 << PKA_CLRFR_PROCENDFC_Pos;
pub const PKA_CLRFR_PROCENDFC: u32 = PKA_CLRFR_PROCENDFC_Msk;
pub const PKA_CLRFR_RAMERRFC_Pos: u32 = 19;
pub const PKA_CLRFR_RAMERRFC_Msk: u32 = 0x1 << PKA_CLRFR_RAMERRFC_Pos;
pub const PKA_CLRFR_RAMERRFC: u32 = PKA_CLRFR_RAMERRFC_Msk;
pub const PKA_CLRFR_ADDRERRFC_Pos: u32 = 20;
pub const PKA_CLRFR_ADDRERRFC_Msk: u32 = 0x1 << PKA_CLRFR_ADDRERRFC_Pos;
pub const PKA_CLRFR_ADDRERRFC: u32 = PKA_CLRFR_ADDRERRFC_Msk;
pub const PKA_CLRFR_OPERRFC_Pos: u32 = 21;
pub const PKA_CLRFR_OPERRFC_Msk: u32 = 0x1 << PKA_CLRFR_OPERRFC_Pos;
pub const PKA_CLRFR_OPERRFC: u32 = PKA_CLRFR_OPERRFC_Msk;
pub const PKA_RAM_OFFSET: u32 = 0x0400;
pub const PKA_MONTGOMERY_PARAM_IN_MOD_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_PARAM_IN_MODULUS: u32 = 0x1088 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_PARAM_OUT_PARAMETER: u32 = 0x0620 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_EXP_NB_BITS: u32 = 0x0400 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_OP_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_MONTGOMERY_PARAM: u32 = 0x0620 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_EXPONENT_BASE: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_EXPONENT: u32 = 0x0E78 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_MODULUS: u32 = 0x1088 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_PROTECT_IN_EXPONENT_BASE: u32 = 0x16C8 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_PROTECT_IN_EXPONENT: u32 = 0x14B8 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_PROTECT_IN_MODULUS: u32 = 0x0838 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_PROTECT_IN_PHI: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_OUT_RESULT: u32 = 0x0838 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_OUT_ERROR: u32 = 0x1298 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_OUT_MONTGOMERY_PARAM: u32 = 0x0620 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_OUT_EXPONENT_BASE: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_EXP_NB_BITS: u32 = 0x0400 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_A_COEFF_SIGN: u32 = 0x0410 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_A_COEFF: u32 = 0x0418 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_B_COEFF: u32 = 0x0520 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_MOD_GF: u32 = 0x1088 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_K: u32 = 0x12A0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_X: u32 = 0x0578 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_Y: u32 = 0x0470 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_N_PRIME_ORDER: u32 = 0x0F88 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_OUT_RESULT_X: u32 = 0x0578 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_OUT_RESULT_Y: u32 = 0x05D0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_OUT_ERROR: u32 = 0x0680 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_MOD_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_A_COEFF_SIGN: u32 = 0x0410 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_A_COEFF: u32 = 0x0418 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_B_COEFF: u32 = 0x0520 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_MOD_GF: u32 = 0x0470 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_INITIAL_POINT_X: u32 = 0x0578 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_INITIAL_POINT_Y: u32 = 0x05D0 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_MONTGOMERY_PARAM: u32 = 0x04C8 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_OUT_ERROR: u32 = 0x0680 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_ORDER_NB_BITS: u32 = 0x0400 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_MOD_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_A_COEFF_SIGN: u32 = 0x0410 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_A_COEFF: u32 = 0x0418 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_B_COEFF: u32 = 0x0520 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_MOD_GF: u32 = 0x1088 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_K: u32 = 0x12A0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_INITIAL_POINT_X: u32 = 0x0578 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_INITIAL_POINT_Y: u32 = 0x0470 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_HASH_E: u32 = 0x0FE8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_PRIVATE_KEY_D: u32 = 0x0F28 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_ORDER_N: u32 = 0x0F88 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_OUT_ERROR: u32 = 0x0FE0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_OUT_SIGNATURE_R: u32 = 0x0730 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_OUT_SIGNATURE_S: u32 = 0x0788 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_OUT_FINAL_POINT_X: u32 = 0x1400 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_OUT_FINAL_POINT_Y: u32 = 0x1458 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_ORDER_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_MOD_NB_BITS: u32 = 0x04C8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_A_COEFF_SIGN: u32 = 0x0468 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_A_COEFF: u32 = 0x0470 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_MOD_GF: u32 = 0x04D0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_INITIAL_POINT_X: u32 = 0x0678 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y: u32 = 0x06D0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X: u32 = 0x12F8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y: u32 = 0x1350 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_SIGNATURE_R: u32 = 0x10E0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_SIGNATURE_S: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_HASH_E: u32 = 0x13A8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_ORDER_N: u32 = 0x1088 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_OUT_RESULT: u32 = 0x05D0 - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_MOD_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_DP_CRT: u32 = 0x0730 - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_DQ_CRT: u32 = 0x0E78 - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_QINV_CRT: u32 = 0x0948 - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_PRIME_P: u32 = 0x0B60 - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_PRIME_Q: u32 = 0x1088 - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_EXPONENT_BASE: u32 = 0x12A0 - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_OUT_RESULT: u32 = 0x0838 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_REDUC_IN_OP_LENGTH: u32 = 0x0400 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_REDUC_IN_MOD_LENGTH: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_REDUC_IN_OPERAND: u32 = 0x0A50 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_REDUC_IN_MODULUS: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_REDUC_OUT_RESULT: u32 = 0xE78 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ADD_IN_OP_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ADD_IN_OP1: u32 = 0x0A50 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ADD_IN_OP2: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ADD_OUT_RESULT: u32 = 0x0E78 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_SUB_IN_OP_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_SUB_IN_OP1: u32 = 0x0A50 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_SUB_IN_OP2: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_SUB_OUT_RESULT: u32 = 0x0E78 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_MUL_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_MUL_IN_OP1: u32 = 0x0A50 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_MUL_IN_OP2: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_MUL_OUT_RESULT: u32 = 0x0E78 - PKA_RAM_OFFSET >> 2;
pub const PKA_COMPARISON_IN_OP_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_COMPARISON_IN_OP1: u32 = 0x0A50 - PKA_RAM_OFFSET >> 2;
pub const PKA_COMPARISON_IN_OP2: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_COMPARISON_OUT_RESULT: u32 = 0x0E78 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_ADD_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_ADD_IN_OP1: u32 = 0x0A50 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_ADD_IN_OP2: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_ADD_IN_OP3_MOD: u32 = 0x1088 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_ADD_OUT_RESULT: u32 = 0x0E78 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_INV_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_INV_IN_OP1: u32 = 0x0A50 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_INV_IN_OP2_MOD: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_INV_OUT_RESULT: u32 = 0x0E78 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_SUB_IN_OP_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_SUB_IN_OP1: u32 = 0x0A50 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_SUB_IN_OP2: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_SUB_IN_OP3_MOD: u32 = 0x1088 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_SUB_OUT_RESULT: u32 = 0x0E78 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_MUL_IN_OP_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_MUL_IN_OP1: u32 = 0x0A50 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_MUL_IN_OP2: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_MUL_IN_OP3_MOD: u32 = 0x1088 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_MUL_OUT_RESULT: u32 = 0x0E78 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ALL_OPS_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ALL_OPS_IN_OP1: u32 = 0x0A50 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ALL_OPS_IN_OP2: u32 = 0x0C68 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ALL_OPS_IN_OP3: u32 = 0x1088 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ALL_OPS_OUT_RESULT: u32 = 0x0E78 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_IN_MOD_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_IN_A_COEFF_SIGN: u32 = 0x0410 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_IN_A_COEFF: u32 = 0x0418 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_IN_MOD_P: u32 = 0x0470 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_IN_POINT1_X: u32 = 0x0628 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_IN_POINT1_Y: u32 = 0x0680 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_IN_POINT1_Z: u32 = 0x06D8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_IN_POINT2_X: u32 = 0x0730 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_IN_POINT2_Y: u32 = 0x0788 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_IN_POINT2_Z: u32 = 0x07E0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_OUT_RESULT_X: u32 = 0x0D60 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_OUT_RESULT_Y: u32 = 0x0DB8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_COMPLETE_ADD_OUT_RESULT_Z: u32 = 0x0E10 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_PRIME_ORDER_NB_BITS: u32 = 0x0400 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_MOD_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_A_COEFF_SIGN: u32 = 0x0410 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_A_COEFF: u32 = 0x0418 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_MOD_P: u32 = 0x0470 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_K_INTEGER: u32 = 0x0520 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_M_INTEGER: u32 = 0x0578 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_POINT1_X: u32 = 0x0628 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_POINT1_Y: u32 = 0x0680 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_POINT1_Z: u32 = 0x06D8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_POINT2_X: u32 = 0x0730 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_POINT2_Y: u32 = 0x0788 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_IN_POINT2_Z: u32 = 0x07E0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_OUT_RESULT_X: u32 = 0x0578 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_OUT_RESULT_Y: u32 = 0x05D0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_DOUBLE_LADDER_OUT_ERROR: u32 = 0x0520 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_PROJECTIVE_AFF_IN_MOD_NB_BITS: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_PROJECTIVE_AFF_IN_MOD_P: u32 = 0x0470 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_PROJECTIVE_AFF_IN_POINT_X: u32 = 0x0D60 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_PROJECTIVE_AFF_IN_POINT_Y: u32 = 0x0DB8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_PROJECTIVE_AFF_IN_POINT_Z: u32 = 0x0E10 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_PROJECTIVE_AFF_IN_MONTGOMERY_PARAM_R2: u32 = 0x04C8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_PROJECTIVE_AFF_OUT_RESULT_X: u32 = 0x0578 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_PROJECTIVE_AFF_OUT_RESULT_Y: u32 = 0x05D0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_PROJECTIVE_AFF_OUT_ERROR: u32 = 0x0680 - PKA_RAM_OFFSET >> 2;
