INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_13/project_13.srcs/sources_1/new/fullsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsub
