<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pcmciareg.h source code [netbsd/sys/dev/pcmcia/pcmciareg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pcmcia/pcmciareg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pcmcia</a>/<a href='pcmciareg.h.html'>pcmciareg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pcmciareg.h,v 1.10 2005/12/11 12:23:23 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1997 Marc Horowitz.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="15">15</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="16">16</th><td><i> *	This product includes software developed by Marc Horowitz.</i></td></tr>
<tr><th id="17">17</th><td><i> * 4. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="18">18</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="21">21</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="22">22</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="23">23</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="24">24</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="25">25</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="26">26</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="27">27</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="28">28</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="29">29</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* most of this is from the PCMCIA PC Card Standard, Release 2.1 */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/* Note: the weird indenting here is to make the constants more</i></td></tr>
<tr><th id="35">35</th><td><i>   readable.  Please don't normalize it.  --marc */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * CIS Tuples */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/* Layer 1 Basic Compatibility Tuples */</i></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_NULL" data-ref="_M/PCMCIA_CISTPL_NULL">PCMCIA_CISTPL_NULL</dfn>			0x00</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_DEVICE" data-ref="_M/PCMCIA_CISTPL_DEVICE">PCMCIA_CISTPL_DEVICE</dfn>			0x01</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DTYPE_MASK" data-ref="_M/PCMCIA_DTYPE_MASK">PCMCIA_DTYPE_MASK</dfn>				0xF0</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DTYPE_NULL" data-ref="_M/PCMCIA_DTYPE_NULL">PCMCIA_DTYPE_NULL</dfn>					0x00</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DTYPE_ROM" data-ref="_M/PCMCIA_DTYPE_ROM">PCMCIA_DTYPE_ROM</dfn>					0x10</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DTYPE_OTPROM" data-ref="_M/PCMCIA_DTYPE_OTPROM">PCMCIA_DTYPE_OTPROM</dfn>					0x20</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DTYPE_EPROM" data-ref="_M/PCMCIA_DTYPE_EPROM">PCMCIA_DTYPE_EPROM</dfn>					0x30</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DTYPE_EEPROM" data-ref="_M/PCMCIA_DTYPE_EEPROM">PCMCIA_DTYPE_EEPROM</dfn>					0x40</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DTYPE_FLASH" data-ref="_M/PCMCIA_DTYPE_FLASH">PCMCIA_DTYPE_FLASH</dfn>					0x50</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DTYPE_SRAM" data-ref="_M/PCMCIA_DTYPE_SRAM">PCMCIA_DTYPE_SRAM</dfn>					0x60</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DTYPE_DRAM" data-ref="_M/PCMCIA_DTYPE_DRAM">PCMCIA_DTYPE_DRAM</dfn>					0x70</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DTYPE_FUNCSPEC" data-ref="_M/PCMCIA_DTYPE_FUNCSPEC">PCMCIA_DTYPE_FUNCSPEC</dfn>					0xD0</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DTYPE_EXTEND" data-ref="_M/PCMCIA_DTYPE_EXTEND">PCMCIA_DTYPE_EXTEND</dfn>					0xE0</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DSPEED_MASK" data-ref="_M/PCMCIA_DSPEED_MASK">PCMCIA_DSPEED_MASK</dfn>				0x07</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DSPEED_NULL" data-ref="_M/PCMCIA_DSPEED_NULL">PCMCIA_DSPEED_NULL</dfn>					0x00</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DSPEED_250NS" data-ref="_M/PCMCIA_DSPEED_250NS">PCMCIA_DSPEED_250NS</dfn>					0x01</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DSPEED_200NS" data-ref="_M/PCMCIA_DSPEED_200NS">PCMCIA_DSPEED_200NS</dfn>					0x02</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DSPEED_150NS" data-ref="_M/PCMCIA_DSPEED_150NS">PCMCIA_DSPEED_150NS</dfn>					0x03</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DSPEED_100NS" data-ref="_M/PCMCIA_DSPEED_100NS">PCMCIA_DSPEED_100NS</dfn>					0x04</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_DSPEED_EXT" data-ref="_M/PCMCIA_DSPEED_EXT">PCMCIA_DSPEED_EXT</dfn>					0x07</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/*</i></td></tr>
<tr><th id="63">63</th><td><i> * the 2.1 docs have 0x02-0x07 as reserved, but the linux drivers list the</i></td></tr>
<tr><th id="64">64</th><td><i> * follwing tuple code values.  I have at least one card (3com 3c562</i></td></tr>
<tr><th id="65">65</th><td><i> * lan+modem) which has a code 0x06 tuple, so I'm going to assume that these</i></td></tr>
<tr><th id="66">66</th><td><i> * are for real</i></td></tr>
<tr><th id="67">67</th><td><i> */</i></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_LONGLINK_CB" data-ref="_M/PCMCIA_CISTPL_LONGLINK_CB">PCMCIA_CISTPL_LONGLINK_CB</dfn>		0x02</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_INDIRECT" data-ref="_M/PCMCIA_CISTPL_INDIRECT">PCMCIA_CISTPL_INDIRECT</dfn>		0x03</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_CONFIG_CB" data-ref="_M/PCMCIA_CISTPL_CONFIG_CB">PCMCIA_CISTPL_CONFIG_CB</dfn>			0x04</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_CFTABLE_ENTRY_CB" data-ref="_M/PCMCIA_CISTPL_CFTABLE_ENTRY_CB">PCMCIA_CISTPL_CFTABLE_ENTRY_CB</dfn>		0x05</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_LONGLINK_MFC" data-ref="_M/PCMCIA_CISTPL_LONGLINK_MFC">PCMCIA_CISTPL_LONGLINK_MFC</dfn>		0x06</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_MFC_MEM_ATTR" data-ref="_M/PCMCIA_MFC_MEM_ATTR">PCMCIA_MFC_MEM_ATTR</dfn>				0x00</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_MFC_MEM_COMMON" data-ref="_M/PCMCIA_MFC_MEM_COMMON">PCMCIA_MFC_MEM_COMMON</dfn>				0x01</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_BAR" data-ref="_M/PCMCIA_CISTPL_BAR">PCMCIA_CISTPL_BAR</dfn>			0x07</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_PWR_MGMNT" data-ref="_M/PCMCIA_CISTPL_PWR_MGMNT">PCMCIA_CISTPL_PWR_MGMNT</dfn>			0x08</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_CHECKSUM" data-ref="_M/PCMCIA_CISTPL_CHECKSUM">PCMCIA_CISTPL_CHECKSUM</dfn>			0x10</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_LONGLINK_A" data-ref="_M/PCMCIA_CISTPL_LONGLINK_A">PCMCIA_CISTPL_LONGLINK_A</dfn>		0x11</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_LONGLINK_C" data-ref="_M/PCMCIA_CISTPL_LONGLINK_C">PCMCIA_CISTPL_LONGLINK_C</dfn>		0x12</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_LINKTARGET" data-ref="_M/PCMCIA_CISTPL_LINKTARGET">PCMCIA_CISTPL_LINKTARGET</dfn>		0x13</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_NO_LINK" data-ref="_M/PCMCIA_CISTPL_NO_LINK">PCMCIA_CISTPL_NO_LINK</dfn>			0x14</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_VERS_1" data-ref="_M/PCMCIA_CISTPL_VERS_1">PCMCIA_CISTPL_VERS_1</dfn>			0x15</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_ALTSTR" data-ref="_M/PCMCIA_CISTPL_ALTSTR">PCMCIA_CISTPL_ALTSTR</dfn>			0x16</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_DEVICE_A" data-ref="_M/PCMCIA_CISTPL_DEVICE_A">PCMCIA_CISTPL_DEVICE_A</dfn>			0x17</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_JEDEC_C" data-ref="_M/PCMCIA_CISTPL_JEDEC_C">PCMCIA_CISTPL_JEDEC_C</dfn>			0x18</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_JEDEC_A" data-ref="_M/PCMCIA_CISTPL_JEDEC_A">PCMCIA_CISTPL_JEDEC_A</dfn>			0x19</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_CONFIG" data-ref="_M/PCMCIA_CISTPL_CONFIG">PCMCIA_CISTPL_CONFIG</dfn>			0x1A</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCC_RASZ_MASK" data-ref="_M/PCMCIA_TPCC_RASZ_MASK">PCMCIA_TPCC_RASZ_MASK</dfn>				0x03</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCC_RASZ_SHIFT" data-ref="_M/PCMCIA_TPCC_RASZ_SHIFT">PCMCIA_TPCC_RASZ_SHIFT</dfn>				0</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCC_RMSZ_MASK" data-ref="_M/PCMCIA_TPCC_RMSZ_MASK">PCMCIA_TPCC_RMSZ_MASK</dfn>				0x3C</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCC_RMSZ_SHIFT" data-ref="_M/PCMCIA_TPCC_RMSZ_SHIFT">PCMCIA_TPCC_RMSZ_SHIFT</dfn>				2</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCC_RFSZ_MASK" data-ref="_M/PCMCIA_TPCC_RFSZ_MASK">PCMCIA_TPCC_RFSZ_MASK</dfn>				0xC0</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCC_RFSZ_SHIFT" data-ref="_M/PCMCIA_TPCC_RFSZ_SHIFT">PCMCIA_TPCC_RFSZ_SHIFT</dfn>				6</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_CFTABLE_ENTRY" data-ref="_M/PCMCIA_CISTPL_CFTABLE_ENTRY">PCMCIA_CISTPL_CFTABLE_ENTRY</dfn>		0x1B</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_INDX_INTFACE" data-ref="_M/PCMCIA_TPCE_INDX_INTFACE">PCMCIA_TPCE_INDX_INTFACE</dfn>			0x80</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_INDX_DEFAULT" data-ref="_M/PCMCIA_TPCE_INDX_DEFAULT">PCMCIA_TPCE_INDX_DEFAULT</dfn>			0x40</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_INDX_NUM_MASK" data-ref="_M/PCMCIA_TPCE_INDX_NUM_MASK">PCMCIA_TPCE_INDX_NUM_MASK</dfn>			0x3F</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IF_MWAIT" data-ref="_M/PCMCIA_TPCE_IF_MWAIT">PCMCIA_TPCE_IF_MWAIT</dfn>				0x80</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IF_RDYBSY" data-ref="_M/PCMCIA_TPCE_IF_RDYBSY">PCMCIA_TPCE_IF_RDYBSY</dfn>				0x40</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IF_WP" data-ref="_M/PCMCIA_TPCE_IF_WP">PCMCIA_TPCE_IF_WP</dfn>				0x20</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IF_BVD" data-ref="_M/PCMCIA_TPCE_IF_BVD">PCMCIA_TPCE_IF_BVD</dfn>				0x10</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IF_IFTYPE" data-ref="_M/PCMCIA_TPCE_IF_IFTYPE">PCMCIA_TPCE_IF_IFTYPE</dfn>				0x0F</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_IFTYPE_MEMORY" data-ref="_M/PCMCIA_IFTYPE_MEMORY">PCMCIA_IFTYPE_MEMORY</dfn>					0</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_IFTYPE_IO" data-ref="_M/PCMCIA_IFTYPE_IO">PCMCIA_IFTYPE_IO</dfn>					1</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_MISC" data-ref="_M/PCMCIA_TPCE_FS_MISC">PCMCIA_TPCE_FS_MISC</dfn>				0x80</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_MEMSPACE_MASK" data-ref="_M/PCMCIA_TPCE_FS_MEMSPACE_MASK">PCMCIA_TPCE_FS_MEMSPACE_MASK</dfn>			0x60</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_MEMSPACE_NONE" data-ref="_M/PCMCIA_TPCE_FS_MEMSPACE_NONE">PCMCIA_TPCE_FS_MEMSPACE_NONE</dfn>				0x00</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_MEMSPACE_LENGTH" data-ref="_M/PCMCIA_TPCE_FS_MEMSPACE_LENGTH">PCMCIA_TPCE_FS_MEMSPACE_LENGTH</dfn>				0x20</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_MEMSPACE_LENGTHADDR" data-ref="_M/PCMCIA_TPCE_FS_MEMSPACE_LENGTHADDR">PCMCIA_TPCE_FS_MEMSPACE_LENGTHADDR</dfn>			0x40</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_MEMSPACE_TABLE" data-ref="_M/PCMCIA_TPCE_FS_MEMSPACE_TABLE">PCMCIA_TPCE_FS_MEMSPACE_TABLE</dfn>				0x60</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_IRQ" data-ref="_M/PCMCIA_TPCE_FS_IRQ">PCMCIA_TPCE_FS_IRQ</dfn>				0x10</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_IOSPACE" data-ref="_M/PCMCIA_TPCE_FS_IOSPACE">PCMCIA_TPCE_FS_IOSPACE</dfn>				0x08</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_TIMING" data-ref="_M/PCMCIA_TPCE_FS_TIMING">PCMCIA_TPCE_FS_TIMING</dfn>				0x04</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_POWER_MASK" data-ref="_M/PCMCIA_TPCE_FS_POWER_MASK">PCMCIA_TPCE_FS_POWER_MASK</dfn>			0x03</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_POWER_NONE" data-ref="_M/PCMCIA_TPCE_FS_POWER_NONE">PCMCIA_TPCE_FS_POWER_NONE</dfn>				0x00</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_POWER_VCC" data-ref="_M/PCMCIA_TPCE_FS_POWER_VCC">PCMCIA_TPCE_FS_POWER_VCC</dfn>				0x01</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_POWER_VCCVPP1" data-ref="_M/PCMCIA_TPCE_FS_POWER_VCCVPP1">PCMCIA_TPCE_FS_POWER_VCCVPP1</dfn>				0x02</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_FS_POWER_VCCVPP1VPP2" data-ref="_M/PCMCIA_TPCE_FS_POWER_VCCVPP1VPP2">PCMCIA_TPCE_FS_POWER_VCCVPP1VPP2</dfn>			0x03</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_TD_RESERVED_MASK" data-ref="_M/PCMCIA_TPCE_TD_RESERVED_MASK">PCMCIA_TPCE_TD_RESERVED_MASK</dfn>			0xE0</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_TD_RDYBSY_MASK" data-ref="_M/PCMCIA_TPCE_TD_RDYBSY_MASK">PCMCIA_TPCE_TD_RDYBSY_MASK</dfn>			0x1C</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_TD_WAIT_MASK" data-ref="_M/PCMCIA_TPCE_TD_WAIT_MASK">PCMCIA_TPCE_TD_WAIT_MASK</dfn>			0x03</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_HASRANGE" data-ref="_M/PCMCIA_TPCE_IO_HASRANGE">PCMCIA_TPCE_IO_HASRANGE</dfn>				0x80</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_BUSWIDTH_16BIT" data-ref="_M/PCMCIA_TPCE_IO_BUSWIDTH_16BIT">PCMCIA_TPCE_IO_BUSWIDTH_16BIT</dfn>			0x40</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_BUSWIDTH_8BIT" data-ref="_M/PCMCIA_TPCE_IO_BUSWIDTH_8BIT">PCMCIA_TPCE_IO_BUSWIDTH_8BIT</dfn>			0x20</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_IOADDRLINES_MASK" data-ref="_M/PCMCIA_TPCE_IO_IOADDRLINES_MASK">PCMCIA_TPCE_IO_IOADDRLINES_MASK</dfn>			0x1F</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_MASK" data-ref="_M/PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_MASK">PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_MASK</dfn>		0xC0</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_NONE" data-ref="_M/PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_NONE">PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_NONE</dfn>			0x00</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_ONE" data-ref="_M/PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_ONE">PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_ONE</dfn>			0x40</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_TWO" data-ref="_M/PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_TWO">PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_TWO</dfn>			0x80</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_FOUR" data-ref="_M/PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_FOUR">PCMCIA_TPCE_IO_RANGE_LENGTHSIZE_FOUR</dfn>			0xC0</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_RANGE_ADDRSIZE_MASK" data-ref="_M/PCMCIA_TPCE_IO_RANGE_ADDRSIZE_MASK">PCMCIA_TPCE_IO_RANGE_ADDRSIZE_MASK</dfn>		0x30</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_RANGE_ADDRSIZE_NONE" data-ref="_M/PCMCIA_TPCE_IO_RANGE_ADDRSIZE_NONE">PCMCIA_TPCE_IO_RANGE_ADDRSIZE_NONE</dfn>			0x00</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_RANGE_ADDRSIZE_ONE" data-ref="_M/PCMCIA_TPCE_IO_RANGE_ADDRSIZE_ONE">PCMCIA_TPCE_IO_RANGE_ADDRSIZE_ONE</dfn>			0x10</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_RANGE_ADDRSIZE_TWO" data-ref="_M/PCMCIA_TPCE_IO_RANGE_ADDRSIZE_TWO">PCMCIA_TPCE_IO_RANGE_ADDRSIZE_TWO</dfn>			0x20</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_RANGE_ADDRSIZE_FOUR" data-ref="_M/PCMCIA_TPCE_IO_RANGE_ADDRSIZE_FOUR">PCMCIA_TPCE_IO_RANGE_ADDRSIZE_FOUR</dfn>			0x30</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IO_RANGE_COUNT" data-ref="_M/PCMCIA_TPCE_IO_RANGE_COUNT">PCMCIA_TPCE_IO_RANGE_COUNT</dfn>			0x0F</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IR_SHARE" data-ref="_M/PCMCIA_TPCE_IR_SHARE">PCMCIA_TPCE_IR_SHARE</dfn>				0x80</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IR_PULSE" data-ref="_M/PCMCIA_TPCE_IR_PULSE">PCMCIA_TPCE_IR_PULSE</dfn>				0x40</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IR_LEVEL" data-ref="_M/PCMCIA_TPCE_IR_LEVEL">PCMCIA_TPCE_IR_LEVEL</dfn>				0x20</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IR_HASMASK" data-ref="_M/PCMCIA_TPCE_IR_HASMASK">PCMCIA_TPCE_IR_HASMASK</dfn>				0x10</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_IR_IRQ" data-ref="_M/PCMCIA_TPCE_IR_IRQ">PCMCIA_TPCE_IR_IRQ</dfn>				0x0F</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MS_HOSTADDR" data-ref="_M/PCMCIA_TPCE_MS_HOSTADDR">PCMCIA_TPCE_MS_HOSTADDR</dfn>				0x80</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MS_CARDADDR_SIZE_MASK" data-ref="_M/PCMCIA_TPCE_MS_CARDADDR_SIZE_MASK">PCMCIA_TPCE_MS_CARDADDR_SIZE_MASK</dfn>		0x60</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MS_CARDADDR_SIZE_SHIFT" data-ref="_M/PCMCIA_TPCE_MS_CARDADDR_SIZE_SHIFT">PCMCIA_TPCE_MS_CARDADDR_SIZE_SHIFT</dfn>		5</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MS_LENGTH_SIZE_MASK" data-ref="_M/PCMCIA_TPCE_MS_LENGTH_SIZE_MASK">PCMCIA_TPCE_MS_LENGTH_SIZE_MASK</dfn>			0x18</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MS_LENGTH_SIZE_SHIFT" data-ref="_M/PCMCIA_TPCE_MS_LENGTH_SIZE_SHIFT">PCMCIA_TPCE_MS_LENGTH_SIZE_SHIFT</dfn>		3</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MS_COUNT" data-ref="_M/PCMCIA_TPCE_MS_COUNT">PCMCIA_TPCE_MS_COUNT</dfn>				0x07</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MI_EXT" data-ref="_M/PCMCIA_TPCE_MI_EXT">PCMCIA_TPCE_MI_EXT</dfn>				0x80</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MI_RESERVED" data-ref="_M/PCMCIA_TPCE_MI_RESERVED">PCMCIA_TPCE_MI_RESERVED</dfn>				0x40</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MI_PWRDOWN" data-ref="_M/PCMCIA_TPCE_MI_PWRDOWN">PCMCIA_TPCE_MI_PWRDOWN</dfn>				0x20</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MI_READONLY" data-ref="_M/PCMCIA_TPCE_MI_READONLY">PCMCIA_TPCE_MI_READONLY</dfn>				0x10</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MI_AUDIO" data-ref="_M/PCMCIA_TPCE_MI_AUDIO">PCMCIA_TPCE_MI_AUDIO</dfn>				0x08</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPCE_MI_MAXTWINS" data-ref="_M/PCMCIA_TPCE_MI_MAXTWINS">PCMCIA_TPCE_MI_MAXTWINS</dfn>				0x07</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_DEVICE_OC" data-ref="_M/PCMCIA_CISTPL_DEVICE_OC">PCMCIA_CISTPL_DEVICE_OC</dfn>			0x1C</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_DEVICE_OA" data-ref="_M/PCMCIA_CISTPL_DEVICE_OA">PCMCIA_CISTPL_DEVICE_OA</dfn>			0x1D</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_DEVICE_GEO" data-ref="_M/PCMCIA_CISTPL_DEVICE_GEO">PCMCIA_CISTPL_DEVICE_GEO</dfn>		0x1E</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_DEVICE_GEO_A" data-ref="_M/PCMCIA_CISTPL_DEVICE_GEO_A">PCMCIA_CISTPL_DEVICE_GEO_A</dfn>		0x1F</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_MANFID" data-ref="_M/PCMCIA_CISTPL_MANFID">PCMCIA_CISTPL_MANFID</dfn>			0x20</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_FUNCID" data-ref="_M/PCMCIA_CISTPL_FUNCID">PCMCIA_CISTPL_FUNCID</dfn>			0x21</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_UNSPEC" data-ref="_M/PCMCIA_FUNCTION_UNSPEC">PCMCIA_FUNCTION_UNSPEC</dfn>		-1</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_MULTIFUNCTION" data-ref="_M/PCMCIA_FUNCTION_MULTIFUNCTION">PCMCIA_FUNCTION_MULTIFUNCTION</dfn>	0</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_MEMORY" data-ref="_M/PCMCIA_FUNCTION_MEMORY">PCMCIA_FUNCTION_MEMORY</dfn>		1</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_SERIAL" data-ref="_M/PCMCIA_FUNCTION_SERIAL">PCMCIA_FUNCTION_SERIAL</dfn>		2</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_PARALLEL" data-ref="_M/PCMCIA_FUNCTION_PARALLEL">PCMCIA_FUNCTION_PARALLEL</dfn>	3</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_DISK" data-ref="_M/PCMCIA_FUNCTION_DISK">PCMCIA_FUNCTION_DISK</dfn>		4</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_VIDEO" data-ref="_M/PCMCIA_FUNCTION_VIDEO">PCMCIA_FUNCTION_VIDEO</dfn>		5</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_NETWORK" data-ref="_M/PCMCIA_FUNCTION_NETWORK">PCMCIA_FUNCTION_NETWORK</dfn>		6</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_AIMS" data-ref="_M/PCMCIA_FUNCTION_AIMS">PCMCIA_FUNCTION_AIMS</dfn>		7</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_SCSI" data-ref="_M/PCMCIA_FUNCTION_SCSI">PCMCIA_FUNCTION_SCSI</dfn>		8</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_SECURITY" data-ref="_M/PCMCIA_FUNCTION_SECURITY">PCMCIA_FUNCTION_SECURITY</dfn>	9</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_FUNCTION_INSTRUMENT" data-ref="_M/PCMCIA_FUNCTION_INSTRUMENT">PCMCIA_FUNCTION_INSTRUMENT</dfn>	10</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_FUNCE" data-ref="_M/PCMCIA_CISTPL_FUNCE">PCMCIA_CISTPL_FUNCE</dfn>			0x22</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPLFE_TYPE_LAN_TECH" data-ref="_M/PCMCIA_TPLFE_TYPE_LAN_TECH">PCMCIA_TPLFE_TYPE_LAN_TECH</dfn>			0x01</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPLFE_TYPE_LAN_SPEED" data-ref="_M/PCMCIA_TPLFE_TYPE_LAN_SPEED">PCMCIA_TPLFE_TYPE_LAN_SPEED</dfn>			0x02</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPLFE_TYPE_LAN_MEDIA" data-ref="_M/PCMCIA_TPLFE_TYPE_LAN_MEDIA">PCMCIA_TPLFE_TYPE_LAN_MEDIA</dfn>			0x03</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPLFE_TYPE_LAN_NID" data-ref="_M/PCMCIA_TPLFE_TYPE_LAN_NID">PCMCIA_TPLFE_TYPE_LAN_NID</dfn>			0x04</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPLFE_TYPE_LAN_CONN" data-ref="_M/PCMCIA_TPLFE_TYPE_LAN_CONN">PCMCIA_TPLFE_TYPE_LAN_CONN</dfn>			0x05</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPLFE_TYPE_DISK_DEVICE_INTERFACE" data-ref="_M/PCMCIA_TPLFE_TYPE_DISK_DEVICE_INTERFACE">PCMCIA_TPLFE_TYPE_DISK_DEVICE_INTERFACE</dfn>		0x01</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_TPLFE_DDI_PCCARD_ATA" data-ref="_M/PCMCIA_TPLFE_DDI_PCCARD_ATA">PCMCIA_TPLFE_DDI_PCCARD_ATA</dfn>				0x01</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_END" data-ref="_M/PCMCIA_CISTPL_END">PCMCIA_CISTPL_END</dfn>			0xFF</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i>/* Layer 2 Data Recording Format Tuples */</i></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_SWIL" data-ref="_M/PCMCIA_CISTPL_SWIL">PCMCIA_CISTPL_SWIL</dfn>			0x23</u></td></tr>
<tr><th id="187">187</th><td><i>/* #define	PCMCIA_CISTPL_RESERVED		0x24-0x3F */</i></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_VERS_2" data-ref="_M/PCMCIA_CISTPL_VERS_2">PCMCIA_CISTPL_VERS_2</dfn>			0x40</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_FORMAT" data-ref="_M/PCMCIA_CISTPL_FORMAT">PCMCIA_CISTPL_FORMAT</dfn>			0x41</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_GEOMETRY" data-ref="_M/PCMCIA_CISTPL_GEOMETRY">PCMCIA_CISTPL_GEOMETRY</dfn>			0x42</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_BYTEORDER" data-ref="_M/PCMCIA_CISTPL_BYTEORDER">PCMCIA_CISTPL_BYTEORDER</dfn>			0x43</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_DATE" data-ref="_M/PCMCIA_CISTPL_DATE">PCMCIA_CISTPL_DATE</dfn>			0x44</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_BATTERY" data-ref="_M/PCMCIA_CISTPL_BATTERY">PCMCIA_CISTPL_BATTERY</dfn>			0x45</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_FORAMT_A" data-ref="_M/PCMCIA_CISTPL_FORAMT_A">PCMCIA_CISTPL_FORAMT_A</dfn>			0x47</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><i>/* Layer 3 Data Organization Tuples */</i></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_ORG" data-ref="_M/PCMCIA_CISTPL_ORG">PCMCIA_CISTPL_ORG</dfn>			0x46</u></td></tr>
<tr><th id="199">199</th><td><i>/* #define	PCMCIA_CISTPL_RESERVED		0x47-0x7F */</i></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>/* Layer 4 System-Specific Standard Tuples */</i></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i>/* #define	PCMCIA_CISTPL_RESERVED		0x80-0x8F */</i></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CISTPL_SPCL" data-ref="_M/PCMCIA_CISTPL_SPCL">PCMCIA_CISTPL_SPCL</dfn>			0x90</u></td></tr>
<tr><th id="205">205</th><td><i>/* #define	PCMCIA_CISTPL_RESERVED		0x90-0xFE */</i></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i>/*</i></td></tr>
<tr><th id="208">208</th><td><i> * Card Configuration Registers</i></td></tr>
<tr><th id="209">209</th><td><i> */</i></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_OPTION" data-ref="_M/PCMCIA_CCR_OPTION">PCMCIA_CCR_OPTION</dfn>			0</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_OPTION_SRESET" data-ref="_M/PCMCIA_CCR_OPTION_SRESET">PCMCIA_CCR_OPTION_SRESET</dfn>			0x80</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_OPTION_LEVIREQ" data-ref="_M/PCMCIA_CCR_OPTION_LEVIREQ">PCMCIA_CCR_OPTION_LEVIREQ</dfn>			0x40</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_OPTION_CFINDEX" data-ref="_M/PCMCIA_CCR_OPTION_CFINDEX">PCMCIA_CCR_OPTION_CFINDEX</dfn>			0x3F</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_OPTION_IREQ_ENABLE" data-ref="_M/PCMCIA_CCR_OPTION_IREQ_ENABLE">PCMCIA_CCR_OPTION_IREQ_ENABLE</dfn>			0x04</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_OPTION_ADDR_DECODE" data-ref="_M/PCMCIA_CCR_OPTION_ADDR_DECODE">PCMCIA_CCR_OPTION_ADDR_DECODE</dfn>			0x02</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_OPTION_FUNC_ENABLE" data-ref="_M/PCMCIA_CCR_OPTION_FUNC_ENABLE">PCMCIA_CCR_OPTION_FUNC_ENABLE</dfn>			0x01</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_STATUS" data-ref="_M/PCMCIA_CCR_STATUS">PCMCIA_CCR_STATUS</dfn>			1</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_STATUS_PINCHANGED" data-ref="_M/PCMCIA_CCR_STATUS_PINCHANGED">PCMCIA_CCR_STATUS_PINCHANGED</dfn>			0x80</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_STATUS_SIGCHG" data-ref="_M/PCMCIA_CCR_STATUS_SIGCHG">PCMCIA_CCR_STATUS_SIGCHG</dfn>			0x40</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_STATUS_IOIS8" data-ref="_M/PCMCIA_CCR_STATUS_IOIS8">PCMCIA_CCR_STATUS_IOIS8</dfn>				0x20</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_STATUS_RESERVED1" data-ref="_M/PCMCIA_CCR_STATUS_RESERVED1">PCMCIA_CCR_STATUS_RESERVED1</dfn>			0x10</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_STATUS_AUDIO" data-ref="_M/PCMCIA_CCR_STATUS_AUDIO">PCMCIA_CCR_STATUS_AUDIO</dfn>				0x08</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_STATUS_PWRDWN" data-ref="_M/PCMCIA_CCR_STATUS_PWRDWN">PCMCIA_CCR_STATUS_PWRDWN</dfn>			0x04</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_STATUS_INTR" data-ref="_M/PCMCIA_CCR_STATUS_INTR">PCMCIA_CCR_STATUS_INTR</dfn>				0x02</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_STATUS_INTRACK" data-ref="_M/PCMCIA_CCR_STATUS_INTRACK">PCMCIA_CCR_STATUS_INTRACK</dfn>			0x01</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_PIN" data-ref="_M/PCMCIA_CCR_PIN">PCMCIA_CCR_PIN</dfn>				2</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_PIN_CBVD1" data-ref="_M/PCMCIA_CCR_PIN_CBVD1">PCMCIA_CCR_PIN_CBVD1</dfn>				0x80</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_PIN_CBVD2" data-ref="_M/PCMCIA_CCR_PIN_CBVD2">PCMCIA_CCR_PIN_CBVD2</dfn>				0x40</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_PIN_CRDYBSY" data-ref="_M/PCMCIA_CCR_PIN_CRDYBSY">PCMCIA_CCR_PIN_CRDYBSY</dfn>				0x20</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_PIN_CWPROT" data-ref="_M/PCMCIA_CCR_PIN_CWPROT">PCMCIA_CCR_PIN_CWPROT</dfn>				0x10</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_PIN_RBVD1" data-ref="_M/PCMCIA_CCR_PIN_RBVD1">PCMCIA_CCR_PIN_RBVD1</dfn>				0x08</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_PIN_RBVD2" data-ref="_M/PCMCIA_CCR_PIN_RBVD2">PCMCIA_CCR_PIN_RBVD2</dfn>				0x04</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_PIN_RRDYBSY" data-ref="_M/PCMCIA_CCR_PIN_RRDYBSY">PCMCIA_CCR_PIN_RRDYBSY</dfn>				0x02</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_PIN_RWPROT" data-ref="_M/PCMCIA_CCR_PIN_RWPROT">PCMCIA_CCR_PIN_RWPROT</dfn>				0x01</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_SOCKETCOPY" data-ref="_M/PCMCIA_CCR_SOCKETCOPY">PCMCIA_CCR_SOCKETCOPY</dfn>			3</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_SOCKETCOPY_RESERVED" data-ref="_M/PCMCIA_CCR_SOCKETCOPY_RESERVED">PCMCIA_CCR_SOCKETCOPY_RESERVED</dfn>			0x80</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_SOCKETCOPY_COPY_MASK" data-ref="_M/PCMCIA_CCR_SOCKETCOPY_COPY_MASK">PCMCIA_CCR_SOCKETCOPY_COPY_MASK</dfn>			0x70</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_SOCKETCOPY_COPY_SHIFT" data-ref="_M/PCMCIA_CCR_SOCKETCOPY_COPY_SHIFT">PCMCIA_CCR_SOCKETCOPY_COPY_SHIFT</dfn>		4</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_SOCKETCOPY_SOCKET_MASK" data-ref="_M/PCMCIA_CCR_SOCKETCOPY_SOCKET_MASK">PCMCIA_CCR_SOCKETCOPY_SOCKET_MASK</dfn>		0x0F</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_EXTSTATUS" data-ref="_M/PCMCIA_CCR_EXTSTATUS">PCMCIA_CCR_EXTSTATUS</dfn>			4</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_IOBASE0" data-ref="_M/PCMCIA_CCR_IOBASE0">PCMCIA_CCR_IOBASE0</dfn>			5</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_IOBASE1" data-ref="_M/PCMCIA_CCR_IOBASE1">PCMCIA_CCR_IOBASE1</dfn>			6</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_IOBASE2" data-ref="_M/PCMCIA_CCR_IOBASE2">PCMCIA_CCR_IOBASE2</dfn>			7</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_IOBASE3" data-ref="_M/PCMCIA_CCR_IOBASE3">PCMCIA_CCR_IOBASE3</dfn>			8</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_IOLIMIT" data-ref="_M/PCMCIA_CCR_IOLIMIT">PCMCIA_CCR_IOLIMIT</dfn>			9</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/PCMCIA_CCR_SIZE" data-ref="_M/PCMCIA_CCR_SIZE">PCMCIA_CCR_SIZE</dfn>				0x14</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/cardbus.c.html'>netbsd/sys/dev/cardbus/cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
