<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Apr 27 11:54:20 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="wyj_test_3_4" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ls163_0" PORT="clk"/>
        <CONNECTION INSTANCE="ls163_1" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="GND" SIGIS="undef" SIGNAME="External_Ports_GND">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ls163_0" PORT="d0"/>
        <CONNECTION INSTANCE="ls163_0" PORT="d1"/>
        <CONNECTION INSTANCE="ls163_0" PORT="d2"/>
        <CONNECTION INSTANCE="ls163_0" PORT="d3"/>
        <CONNECTION INSTANCE="ls163_1" PORT="d0"/>
        <CONNECTION INSTANCE="ls163_1" PORT="d3"/>
        <CONNECTION INSTANCE="ls163_1" PORT="d1"/>
        <CONNECTION INSTANCE="ls163_1" PORT="d2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PT" SIGIS="undef" SIGNAME="External_Ports_PT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ls163_0" PORT="ld_l"/>
        <CONNECTION INSTANCE="ls163_0" PORT="enp"/>
        <CONNECTION INSTANCE="ls163_0" PORT="ent"/>
        <CONNECTION INSTANCE="ls163_1" PORT="ld_l"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Q0" SIGIS="undef" SIGNAME="ls163_0_q0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ls163_0" PORT="q0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Q1" SIGIS="undef" SIGNAME="ls163_0_q1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ls163_0" PORT="q1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Q2" SIGIS="undef" SIGNAME="ls163_0_q2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ls163_0" PORT="q2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Q3" SIGIS="undef" SIGNAME="ls163_0_q3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ls163_0" PORT="q3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Q4" SIGIS="undef" SIGNAME="ls163_1_q0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ls163_1" PORT="q0"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/ls163_0" HWVERSION="1.0" INSTANCE="ls163_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ls163" VLNV="xilinx.com:uip:ls163:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="wyj_test_3_4_ls163_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clr_l" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d0" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d1" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d2" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d3" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enp" SIGIS="undef" SIGNAME="External_Ports_PT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ent" SIGIS="undef" SIGNAME="External_Ports_PT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ld_l" SIGIS="undef" SIGNAME="External_Ports_PT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q0" SIGIS="undef" SIGNAME="ls163_0_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Q0"/>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q1" SIGIS="undef" SIGNAME="ls163_0_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Q1"/>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q2" SIGIS="undef" SIGNAME="ls163_0_q2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Q2"/>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q3" SIGIS="undef" SIGNAME="ls163_0_q3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Q3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rco" SIGIS="undef" SIGNAME="ls163_0_rco">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ls163_1" PORT="ent"/>
            <CONNECTION INSTANCE="ls163_1" PORT="enp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/ls163_1" HWVERSION="1.0" INSTANCE="ls163_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ls163" VLNV="xilinx.com:uip:ls163:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="wyj_test_3_4_ls163_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clr_l" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d0" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d1" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d2" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d3" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enp" SIGIS="undef" SIGNAME="ls163_0_rco">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ls163_0" PORT="rco"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ent" SIGIS="undef" SIGNAME="ls163_0_rco">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ls163_0" PORT="rco"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ld_l" SIGIS="undef" SIGNAME="External_Ports_PT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q0" SIGIS="undef" SIGNAME="ls163_1_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Q4"/>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q1" SIGIS="undef"/>
        <PORT DIR="O" NAME="q2" SIGIS="undef"/>
        <PORT DIR="O" NAME="q3" SIGIS="undef"/>
        <PORT DIR="O" NAME="rco" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="wyj_test_3_4_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ls163_1" PORT="clr_l"/>
            <CONNECTION INSTANCE="ls163_0" PORT="clr_l"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="wyj_test_3_4_util_vector_logic_0_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="ls163_0_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ls163_0" PORT="q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/util_vector_logic_2" HWVERSION="2.0" INSTANCE="util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="wyj_test_3_4_util_vector_logic_0_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="ls163_0_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ls163_0" PORT="q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/util_vector_logic_3" HWVERSION="2.0" INSTANCE="util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="wyj_test_3_4_util_vector_logic_0_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="ls163_0_q2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ls163_0" PORT="q2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="ls163_1_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ls163_1" PORT="q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
