// Seed: 1532641088
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output wire id_2,
    input wor id_3,
    output wor id_4,
    output supply0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    output supply0 id_8
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd0,
    parameter id_5 = 32'd78
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  module_0 modCall_1 ();
  output logic [7:0] id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire _id_5;
  output wire id_4;
  output wire _id_3;
  output wire id_2;
  inout wire id_1;
  wire  [id_5 : id_5] id_16;
  logic [ 1 'b0 : -1] id_17;
endmodule
