// Seed: 15358920
module module_0 (
    input tri0 id_0,
    input wor  id_1,
    input tri0 id_2,
    input tri0 id_3
);
  logic [7:0] id_5;
  assign id_5[1&1&-1'b0&-1] = id_3 < {1 == -1 && 1, -1};
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd59
) (
    input uwire id_0,
    input tri1 _id_1,
    input wire id_2,
    output wand id_3,
    input tri id_4,
    input uwire id_5,
    output supply0 id_6,
    output supply0 id_7,
    input tri id_8,
    input wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input tri id_13,
    output uwire id_14,
    output supply0 id_15,
    output supply1 id_16,
    input tri id_17
);
  wire [id_1 : -1] id_19;
  module_0 modCall_1 (
      id_4,
      id_17,
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
