Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date             : Thu Feb  5 09:52:00 2026
| Host             : work-dev running 64-bit major release  (build 9200)
| Command          : report_power -file cyan_top_power_routed.rpt -pb cyan_top_power_summary_routed.pb -rpx cyan_top_power_routed.rpx
| Design           : cyan_top
| Device           : xc7a35tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.504        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.430        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.045 |       13 |       --- |             --- |
| Slice Logic              |     0.003 |    29686 |       --- |             --- |
|   LUT as Logic           |     0.003 |     9280 |     20800 |           44.62 |
|   CARRY4                 |    <0.001 |      695 |      8150 |            8.53 |
|   Register               |    <0.001 |    13953 |     41600 |           33.54 |
|   BUFG                   |    <0.001 |       12 |        32 |           37.50 |
|   LUT as Distributed RAM |    <0.001 |      772 |      9600 |            8.04 |
|   Others                 |    <0.001 |      689 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |     2024 |     32600 |            6.21 |
|   LUT as Shift Register  |    <0.001 |        5 |      9600 |            0.05 |
| Signals                  |     0.005 |    22146 |       --- |             --- |
| Block RAM                |     0.005 |       11 |        50 |           22.00 |
| MMCM                     |     0.214 |        2 |         5 |           40.00 |
| DSPs                     |     0.000 |       11 |        90 |           12.22 |
| I/O                      |     0.158 |      143 |       250 |           57.20 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.504 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.087 |       0.076 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.203 |       0.191 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                               | Domain                                                                                                                                                                                                                                                                                                       | Constraint (ns) |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| MCLK_50M_p                                          | MCLK_50M_p                                                                                                                                                                                                                                                                                                   |            20.0 |
| c0_clk_ctrl                                         | clock_gen_inst/clk_inst0/inst/c0_clk_ctrl                                                                                                                                                                                                                                                                    |            10.0 |
| c1_clk_ctrl                                         | clock_gen_inst/clk_inst0/inst/c1_clk_ctrl                                                                                                                                                                                                                                                                    |            50.0 |
| clkfb_i                                             | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/clkfb_out                                           |             5.0 |
| clkfbout_clk_ctrl                                   | clock_gen_inst/clk_inst0/inst/clkfbout_clk_ctrl                                                                                                                                                                                                                                                              |            20.0 |
| div_clk_w                                           | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                                                                  |            20.0 |
| dphy_clk_clk_ctrl                                   | clock_gen_inst/clk_inst0/inst/dphy_clk_clk_ctrl                                                                                                                                                                                                                                                              |             5.0 |
| mmcm_clk_out2_bd_26df_mipi_dphy_0_0_clock_module_tx | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2_bd_26df_mipi_dphy_0_0_clock_module_tx |           100.0 |
| oserdes_clkdiv_out                                  | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                                                               |            20.0 |
| serial_clk                                          | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out0                                       |             5.0 |
| serial_clk90                                        | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out1                                       |             5.0 |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| cyan_top                                     |     0.430 |
|   clock_gen_inst                             |     0.109 |
|     clk_inst0                                |     0.109 |
|       inst                                   |     0.109 |
|   mipi_integration_inst                      |     0.148 |
|     inst_mipi_csi2_tx                        |     0.148 |
|       gen_axis_fifo[0].inst_out_fifo         |     0.001 |
|       gen_axis_fifo[1].inst_out_fifo         |     0.001 |
|       inst_mipi_csi2_tx                      |     0.146 |
|   reg_map_inst                               |     0.020 |
|     reg_map_refact_inst                      |     0.019 |
|   roic_channel_array_inst                    |     0.145 |
|     gen_ti_roic_channel[0].ti_roic_top_inst  |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|     gen_ti_roic_channel[10].ti_roic_top_inst |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|     gen_ti_roic_channel[11].ti_roic_top_inst |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|     gen_ti_roic_channel[1].ti_roic_top_inst  |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|     gen_ti_roic_channel[2].ti_roic_top_inst  |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|     gen_ti_roic_channel[3].ti_roic_top_inst  |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|     gen_ti_roic_channel[4].ti_roic_top_inst  |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|     gen_ti_roic_channel[5].ti_roic_top_inst  |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|     gen_ti_roic_channel[6].ti_roic_top_inst  |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|     gen_ti_roic_channel[7].ti_roic_top_inst  |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|     gen_ti_roic_channel[8].ti_roic_top_inst  |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|     gen_ti_roic_channel[9].ti_roic_top_inst  |     0.012 |
|       bit_clock_gen                          |     0.007 |
|       deserializer                           |     0.005 |
|   sequencer_wrapper_inst                     |     0.001 |
|     seq_fsm_inst                             |     0.001 |
+----------------------------------------------+-----------+


