<def f='llvm/llvm/include/llvm/ADT/BitVector.h' l='506' ll='513' type='bool llvm::BitVector::anyCommon(const llvm::BitVector &amp; RHS) const'/>
<doc f='llvm/llvm/include/llvm/ADT/BitVector.h' l='505'>/// Test if any common bits are set.</doc>
<use f='llvm/llvm/include/llvm/ADT/SmallBitVector.h' l='477' u='c' c='_ZNK4llvm14SmallBitVector9anyCommonERKS0_'/>
<use f='llvm/llvm/include/llvm/Analysis/StackLifetime.h' l='74' u='c' c='_ZNK4llvm13StackLifetime9LiveRange8overlapsERKS1_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalMerge.cpp' l='425' u='c' c='_ZNK12_GLOBAL__N_111GlobalMerge7doMergeERN4llvm15SmallVectorImplIPNS1_14GlobalVariableEEERNS1_6ModuleEbj'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='247' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='548' u='c' c='_ZN4llvm19GCNHazardRecognizer22checkSoftClauseHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='141' u='c' c='_ZNK12_GLOBAL__N_111RegisterSet10intersectsERKS0_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='161' u='c' c='_ZNK12_GLOBAL__N_111RegisterSet10intersectsERKS0_'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/MCInstrDescView.cpp' l='207' u='c' c='_ZNK4llvm8exegesis11Instruction28hasAliasingImplicitRegistersEv'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/MCInstrDescView.cpp' l='355' u='c' c='_ZN4llvm8exegesis22AliasingConfigurationsC1ERKNS0_11InstructionES4_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2271' u='c' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E'/>
