
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022204    0.005880    0.633019 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018546    0.138493    0.126255    0.759274 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.138495    0.000441    0.759714 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.010069    0.066392    0.092468    0.852183 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.066431    0.000683    0.852865 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005232    0.061889    0.078669    0.931534 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.061890    0.000339    0.931873 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003583    0.037615    0.050362    0.982236 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.037616    0.000142    0.982378 v _273_/A (sg13g2_nor2_1)
     1    0.005190    0.044615    0.048356    1.030734 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.044631    0.000373    1.031107 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005310    0.043875    0.047804    1.078911 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043876    0.000371    1.079282 v output15/A (sg13g2_buf_2)
     1    0.053997    0.062741    0.098007    1.177289 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062846    0.001822    1.179111 v sine_out[1] (out)
                                              1.179111   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.179111   data arrival time
---------------------------------------------------------------------------------------------
                                              2.620888   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
