// Seed: 4233245502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_5;
  always $display;
  id_6 :
  assert property (@(posedge 1 or posedge id_5) id_3)
  else;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output tri id_2,
    input wor id_3,
    input wire id_4,
    output wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wand id_8,
    output tri1 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
