TimeQuest Timing Analyzer report for de0_tdc
Sat Jul 14 11:47:06 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 15. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 16. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 17. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 38. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 39. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 41. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Slow 1200mV 0C Model Metastability Report
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 60. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 61. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 62. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 63. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Propagation Delay
 73. Minimum Propagation Delay
 74. Fast 1200mV 0C Model Metastability Report
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Propagation Delay
 81. Minimum Propagation Delay
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Slow Corner Signal Integrity Metrics
 85. Fast Corner Signal Integrity Metrics
 86. Setup Transfers
 87. Hold Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; de0_tdc                                            ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; de0_tdc.sdc   ; OK     ; Sat Jul 14 11:47:04 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; Clock Name                                                    ; Type      ; Period  ; Frequency ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                          ; Targets                                                           ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 500.000 ; 2.0 MHz   ; 0.000   ; 250.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] } ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 200.000 ; 5.0 MHz   ; 100.000 ; 200.000 ; 50.00      ; 10        ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] } ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 5.000   ; 200.0 MHz ; 0.000   ; 2.500   ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
; CLOCK_50                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                 ; { CLOCK_50 }                                                      ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 248.63 MHz ; 248.63 MHz      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 262.33 MHz ; 262.33 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 334.9 MHz  ; 315.06 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.978   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 1.811   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.014 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.339 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.357 ; 0.000         ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.357 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.252   ; 0.000         ;
; CLOCK_50                                                      ; 9.740   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.736  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.794 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.978 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.958      ;
; 1.004 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.929      ;
; 1.135 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.801      ;
; 1.152 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[13]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.781      ;
; 1.153 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[2]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.780      ;
; 1.155 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[0]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.778      ;
; 1.155 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[6]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.778      ;
; 1.156 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[3]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.777      ;
; 1.156 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.780      ;
; 1.159 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.778      ;
; 1.161 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.772      ;
; 1.161 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.776      ;
; 1.163 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[9]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.770      ;
; 1.182 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.751      ;
; 1.185 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.749      ;
; 1.187 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.747      ;
; 1.206 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[10]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.727      ;
; 1.250 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.686      ;
; 1.276 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.657      ;
; 1.293 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.643      ;
; 1.295 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.641      ;
; 1.308 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.628      ;
; 1.309 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[13]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.624      ;
; 1.310 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[2]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.623      ;
; 1.312 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[0]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.621      ;
; 1.312 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[6]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.621      ;
; 1.313 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[3]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.620      ;
; 1.315 ; diff:diff_inst|diff_1[9]                                 ; byass_data:byass_data1|output_buf[3]                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 3.595      ;
; 1.319 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.614      ;
; 1.320 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[9]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.613      ;
; 1.321 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.612      ;
; 1.330 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[13]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.603      ;
; 1.331 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[2]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.602      ;
; 1.333 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[13]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.601      ;
; 1.333 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[0]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.600      ;
; 1.333 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[6]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.600      ;
; 1.334 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[2]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.600      ;
; 1.334 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[3]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.599      ;
; 1.334 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.599      ;
; 1.335 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[13]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.599      ;
; 1.336 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[0]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.598      ;
; 1.336 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[6]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.598      ;
; 1.336 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[2]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.598      ;
; 1.337 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[3]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.597      ;
; 1.338 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[0]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.596      ;
; 1.338 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[6]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.596      ;
; 1.339 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[3]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.595      ;
; 1.341 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[9]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.592      ;
; 1.344 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[9]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.590      ;
; 1.346 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[9]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.588      ;
; 1.359 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[7]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.574      ;
; 1.363 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[10]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.570      ;
; 1.384 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[10]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.549      ;
; 1.387 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[10]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.547      ;
; 1.389 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[10]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.545      ;
; 1.413 ; phase_controller:ph_ctl|clk_div[2]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.523      ;
; 1.424 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[13]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.509      ;
; 1.425 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[2]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.508      ;
; 1.427 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[0]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.506      ;
; 1.427 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[6]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.506      ;
; 1.428 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[3]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.505      ;
; 1.431 ; diff:diff_inst|diff_1[12]                                ; byass_data:byass_data1|output_buf[2]                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.501      ;
; 1.435 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[9]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.498      ;
; 1.439 ; phase_controller:ph_ctl|clk_div[2]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.494      ;
; 1.452 ; phase_controller:ph_ctl|clk_max[4]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.485      ;
; 1.452 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[1]                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.481      ;
; 1.467 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[13]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.466      ;
; 1.468 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[2]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.465      ;
; 1.469 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[13]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.464      ;
; 1.470 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[0]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.463      ;
; 1.470 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[6]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.463      ;
; 1.470 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[2]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.463      ;
; 1.471 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[3]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.462      ;
; 1.472 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[0]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.461      ;
; 1.472 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[6]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.461      ;
; 1.473 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[3]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.460      ;
; 1.478 ; phase_controller:ph_ctl|clk_max[4]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.456      ;
; 1.478 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[10]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.455      ;
; 1.478 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[9]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.455      ;
; 1.480 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[9]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.453      ;
; 1.482 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[13]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.451      ;
; 1.483 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[2]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.450      ;
; 1.485 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[0]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.448      ;
; 1.485 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[6]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.448      ;
; 1.486 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[3]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.447      ;
; 1.489 ; phase_controller:ph_ctl|clk_max[8]                       ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.445      ;
; 1.493 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[9]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.440      ;
; 1.504 ; diff:diff_inst|diff_1[13]                                ; byass_data:byass_data1|output_buf[3]                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.408      ;
; 1.509 ; diff:diff_inst|diff_1[4]                                 ; byass_data:byass_data1|output_buf[1]                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.424      ;
; 1.514 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.419      ;
; 1.515 ; phase_controller:ph_ctl|clk_max[8]                       ; phase_controller:ph_ctl|clk_max[1]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 3.416      ;
; 1.516 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[7]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.417      ;
; 1.518 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[2]                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.414      ;
; 1.521 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[10]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.412      ;
; 1.523 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[10]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.410      ;
; 1.532 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_10k                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.396      ;
; 1.534 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[1]                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.399      ;
; 1.536 ; phase_controller:ph_ctl|clk_div[13]                      ; phase_controller:ph_ctl|clk_max[8]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.400      ;
; 1.536 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[10]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.397      ;
; 1.537 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[7]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.396      ;
+-------+----------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.811   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.813     ; 2.241      ;
; 1.825   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.813     ; 2.227      ;
; 2.112   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.813     ; 1.940      ;
; 3.029   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 1.013      ;
; 3.032   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 1.010      ;
; 3.050   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 0.992      ;
; 496.188 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 3.745      ;
; 496.571 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 3.362      ;
; 496.905 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.066     ; 3.024      ;
; 497.050 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.066     ; 2.879      ;
; 497.142 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.076     ; 2.777      ;
; 497.204 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.066     ; 2.725      ;
; 497.207 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.066     ; 2.722      ;
; 497.208 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 2.749      ;
; 497.304 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.066     ; 2.625      ;
; 497.351 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.066     ; 2.578      ;
; 497.496 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 2.436      ;
; 497.501 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.076     ; 2.418      ;
; 497.615 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.066     ; 2.314      ;
; 497.621 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 2.321      ;
; 497.744 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 2.198      ;
; 497.791 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 2.141      ;
; 497.898 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 2.044      ;
; 497.900 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 2.033      ;
; 497.922 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 2.020      ;
; 497.934 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.998      ;
; 497.965 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.968      ;
; 498.048 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 1.894      ;
; 498.092 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.840      ;
; 498.096 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.836      ;
; 498.181 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.752      ;
; 498.196 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 1.746      ;
; 498.239 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.693      ;
; 498.261 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.672      ;
; 498.267 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.666      ;
; 498.313 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.619      ;
; 498.330 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 1.612      ;
; 498.375 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.557      ;
; 498.426 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.076     ; 1.493      ;
; 498.426 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.059     ; 1.510      ;
; 498.507 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 1.450      ;
; 498.541 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.392      ;
; 498.597 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.335      ;
; 498.598 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 1.344      ;
; 498.746 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.073     ; 1.176      ;
; 498.758 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.174      ;
; 498.788 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.077     ; 1.130      ;
; 498.796 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.136      ;
; 498.797 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.136      ;
; 498.810 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.123      ;
; 498.826 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.107      ;
; 498.875 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.057      ;
; 498.878 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.054      ;
; 498.935 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.997      ;
; 498.943 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.990      ;
; 498.967 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.965      ;
; 498.968 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.965      ;
; 498.969 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.963      ;
; 498.971 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.961      ;
; 498.972 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.960      ;
; 498.978 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.954      ;
; 498.980 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.953      ;
; 499.003 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.929      ;
; 499.077 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.856      ;
; 499.085 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.847      ;
; 499.087 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.845      ;
; 499.087 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.845      ;
; 499.088 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.844      ;
; 499.088 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.844      ;
; 499.089 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.843      ;
; 499.090 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.842      ;
; 499.092 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.841      ;
; 499.101 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.831      ;
; 499.222 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.711      ;
; 499.224 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.709      ;
; 499.230 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.702      ;
; 499.231 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.701      ;
; 499.232 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.701      ;
; 499.232 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.700      ;
; 499.233 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.699      ;
; 499.235 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.698      ;
; 499.244 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.688      ;
; 499.245 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.687      ;
; 499.246 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.686      ;
; 499.295 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.296 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.637      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.130 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.804      ;
; 197.130 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.804      ;
; 197.130 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.804      ;
; 197.130 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.804      ;
; 197.130 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.804      ;
; 197.130 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.804      ;
; 197.130 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.804      ;
; 197.130 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.804      ;
; 197.130 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.804      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.365 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.569      ;
; 197.365 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.569      ;
; 197.365 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.569      ;
; 197.365 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.569      ;
; 197.365 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.569      ;
; 197.365 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.569      ;
; 197.365 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.569      ;
; 197.365 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.569      ;
; 197.365 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.569      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 198.764 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.258      ; 1.522      ;
; 198.766 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.258      ; 1.520      ;
; 198.790 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.258      ; 1.496      ;
; 198.829 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.258      ; 1.457      ;
; 199.275 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.258      ; 1.011      ;
; 199.286 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.258      ; 1.000      ;
; 199.288 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.258      ; 0.998      ;
; 199.290 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.258      ; 0.996      ;
; 199.291 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.258      ; 0.995      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.339 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.379      ; 0.905      ;
; 0.342 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.379      ; 0.908      ;
; 0.343 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.379      ; 0.909      ;
; 0.343 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.379      ; 0.909      ;
; 0.347 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.379      ; 0.913      ;
; 0.578 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.796      ;
; 0.578 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.798      ;
; 0.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.801      ;
; 0.597 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.815      ;
; 0.798 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.379      ; 1.364      ;
; 0.828 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.379      ; 1.394      ;
; 0.846 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.379      ; 1.412      ;
; 0.853 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.379      ; 1.419      ;
; 0.853 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.071      ;
; 0.853 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.071      ;
; 0.854 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.072      ;
; 0.855 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.073      ;
; 0.867 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.085      ;
; 0.867 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.085      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.087      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.087      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.088      ;
; 0.871 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.089      ;
; 0.872 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.090      ;
; 0.963 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.181      ;
; 0.964 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.182      ;
; 0.965 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.183      ;
; 0.965 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.183      ;
; 0.966 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.184      ;
; 0.967 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.185      ;
; 0.979 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.197      ;
; 0.981 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.199      ;
; 0.981 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.199      ;
; 0.982 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.200      ;
; 0.983 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.201      ;
; 0.984 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.202      ;
; 1.075 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.293      ;
; 1.077 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.295      ;
; 1.077 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.295      ;
; 1.079 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.297      ;
; 1.091 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.309      ;
; 1.093 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.311      ;
; 1.094 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.312      ;
; 1.096 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.314      ;
; 1.187 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.405      ;
; 1.189 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.407      ;
; 1.203 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.421      ;
; 1.205 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.423      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.607 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.825      ;
; 1.607 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.825      ;
; 1.607 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.825      ;
; 1.607 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.825      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.758 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.976      ;
; 1.758 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.976      ;
; 1.758 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.976      ;
; 1.758 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.976      ;
; 1.758 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.976      ;
; 1.758 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.976      ;
; 1.758 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.976      ;
; 1.768 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.986      ;
; 1.768 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.986      ;
; 1.799 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.017      ;
; 1.895 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.113      ;
; 1.895 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.113      ;
; 1.895 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.113      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.371 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.591      ;
; 0.373 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.593      ;
; 0.376 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.596      ;
; 0.376 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.596      ;
; 0.378 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.598      ;
; 0.382 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.602      ;
; 0.391 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.610      ;
; 0.395 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.614      ;
; 0.490 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.008     ; 0.789      ;
; 0.514 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.734      ;
; 0.522 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.742      ;
; 0.523 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.742      ;
; 0.523 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.743      ;
; 0.524 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.744      ;
; 0.539 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.758      ;
; 0.543 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.008     ; 0.842      ;
; 0.553 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.008     ; 0.852      ;
; 0.613 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.833      ;
; 0.614 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.833      ;
; 0.615 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.835      ;
; 0.653 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.873      ;
; 0.655 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.875      ;
; 0.657 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.876      ;
; 0.658 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.878      ;
; 0.660 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.880      ;
; 0.683 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.902      ;
; 0.687 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.907      ;
; 0.718 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.937      ;
; 0.720 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.939      ;
; 0.739 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.959      ;
; 0.744 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.964      ;
; 0.744 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.964      ;
; 0.826 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 1.031      ;
; 0.829 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.048      ;
; 0.863 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.083      ;
; 0.878 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.088      ;
; 1.002 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.222      ;
; 1.007 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.237      ;
; 1.082 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.301      ;
; 1.110 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.354      ;
; 1.158 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 1.381      ;
; 1.161 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.381      ;
; 1.171 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 1.377      ;
; 1.184 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.404      ;
; 1.267 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.487      ;
; 1.283 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.513      ;
; 1.285 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.504      ;
; 1.319 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.538      ;
; 1.319 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.538      ;
; 1.400 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.620      ;
; 1.400 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.630      ;
; 1.402 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.622      ;
; 1.468 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.688      ;
; 1.477 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.004      ; 1.788      ;
; 1.523 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.742      ;
; 1.535 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.765      ;
; 1.581 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.800      ;
; 1.602 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.822      ;
; 1.630 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.860      ;
; 1.675 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.905      ;
; 1.715 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.004      ; 2.026      ;
; 1.731 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.004      ; 2.042      ;
; 1.736 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.966      ;
; 1.878 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 2.108      ;
; 1.897 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 2.113      ;
; 1.957 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.177      ;
; 2.051 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 2.257      ;
; 2.112 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 2.328      ;
; 2.141 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 2.357      ;
; 2.187 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 2.431      ;
; 2.253 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 2.459      ;
; 2.270 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 2.486      ;
; 2.275 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 2.491      ;
; 2.340 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 2.556      ;
; 2.476 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 2.692      ;
; 2.805 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 3.024      ;
; 3.108 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 3.327      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                                                                                                        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; diff:diff_inst|buf1_rdy                                                           ; diff:diff_inst|buf1_rdy                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; diff:diff_inst|buf2_rdy                                                           ; diff:diff_inst|buf2_rdy                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; diff:diff_inst|recv                                                               ; diff:diff_inst|recv                                                                                                                                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm|spi_write                                         ; spi_data_transm:spi_data_transm|spi_write                                                                                                                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout                                                                                                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; clk_10k                                                                           ; clk_10k                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; clk_20m                                                                           ; clk_20m                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_10k                                                   ; phase_controller:ph_ctl|clk_10k                                                                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[10]                                               ; phase_controller:ph_ctl|clk_max[10]                                                                                                                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[9]                                                ; phase_controller:ph_ctl|clk_max[9]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[2]                                                ; phase_controller:ph_ctl|clk_max[2]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[3]                                                ; phase_controller:ph_ctl|clk_max[3]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[0]                                                ; phase_controller:ph_ctl|clk_max[0]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[6]                                                ; phase_controller:ph_ctl|clk_max[6]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[13]                                               ; phase_controller:ph_ctl|clk_max[13]                                                                                                                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; clk_40k                                                                           ; clk_40k                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm1|spi_write                                        ; spi_data_transm:spi_data_transm1|spi_write                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm1|clkout                                           ; spi_data_transm:spi_data_transm1|clkout                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; clk_20k                                                                           ; clk_20k                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[7]                                                ; phase_controller:ph_ctl|clk_max[7]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[8]                                                ; phase_controller:ph_ctl|clk_max[8]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[4]                                                ; phase_controller:ph_ctl|clk_max[4]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[5]                                                ; phase_controller:ph_ctl|clk_max[5]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|s_out_fr                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.370 ; diff:diff_inst|out_valid                                                          ; diff:diff_inst|wr_delay[0]                                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.590      ;
; 0.370 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[5]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.371 ; spi_data_transm:spi_data_transm|clkout_prev                                       ; spi_data_transm:spi_data_transm|spi_write                                                                                                                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][5]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][5]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][3]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][3]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|frac_sync_out[0][0]                                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                                                                                                                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][9]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][9]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][4]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][4]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][1]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[1]                                                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][0]                                                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][8]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][8]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][1]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][1]                                                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[1]                                        ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[2]                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|mlt_wr                                                                                                                                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                                                                                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][11]                                  ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[11]                                                                                                                                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; tdc:tdc_inst_0|int_sync_out[0][8]                                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[2]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][8]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[8]                                                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][0]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][7]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][7]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][2]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][2]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][1]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][1]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.596      ;
; 0.376 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][5]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][5]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][4]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][4]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.378 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[5]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; diff:diff_inst|wr_delay[5]                                                        ; diff:diff_inst|wr_delay[6]                                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_ena[0][0]                                                                                                                                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[3]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[3]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; diff:diff_inst|buf2_rdy                                                           ; diff:diff_inst|out_valid                                                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; diff:diff_inst|wr_delay[13]                                                       ; diff:diff_inst|wr_delay[14]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[7] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[7]                                                                                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[4] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[4]                                                                                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[1]                                                                                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout_prev                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[5]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[4]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[4]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.601      ;
; 0.382 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[2]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[1]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.602      ;
; 0.382 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[0]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; diff:diff_inst|wr_delay[11]                                                       ; diff:diff_inst|wr_delay[12]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; diff:diff_inst|wr_delay[9]                                                        ; diff:diff_inst|wr_delay[10]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.385 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr_out[2]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.605      ;
; 0.386 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.606      ;
; 0.390 ; clk_div2[15]                                                                      ; clk_div2[15]                                                                                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.608      ;
; 0.390 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[9] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[9]                                                                                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.610      ;
; 0.394 ; diff:diff_inst|wr_delay[12]                                                       ; diff:diff_inst|wr_delay[13]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data                               ; tdc:tdc_inst_0|frac_sync:fr_sync|out_valid                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; diff:diff_inst|wr_delay[6]                                                        ; diff:diff_inst|wr_delay[7]                                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.399 ; tdc:tdc_inst_0|int_sync_out[0][0]                                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.402 ; tdc:tdc_inst_0|int_sync_out[0][0]                                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; tdc:tdc_inst_0|int_sync_out[0][0]                                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|drop_bits_node[0][2]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[10]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[11]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[13]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[14]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[15]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[2]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[3]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[4]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[5]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[6]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[10]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[12]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[13]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[14]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[15]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[3]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[4]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[5]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[6]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[9]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_10k                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20k                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20m                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_40k                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[12]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[7]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[8]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[9]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[11]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[2]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[7]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[8]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[10]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[11]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[12]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[13]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[14]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[15]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[2]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[3]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[4]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[5]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[6]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[7]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[8]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[9]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[0]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[10]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[11]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[12]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[13]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[14]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[15]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[1]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[2]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[3]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[4]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[5]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[6]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[7]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[8]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[9]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout       ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout_prev  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|spi_write    ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[8]           ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout      ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout_prev ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|spi_write   ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_10k              ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[0]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[10]          ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[13]          ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[1]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[2]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[3]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[4]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[5]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[6]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[7]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[9]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[0]         ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[1]         ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_q[0]         ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_q[1]         ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[0]           ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[10]          ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[11]          ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[12]          ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[13]          ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[14]          ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[15]          ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[1]           ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[2]           ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[3]           ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[4]           ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[5]           ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[6]           ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[7]           ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[8]           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.743  ; 9.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.743  ; 9.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.769  ; 9.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.230 ; 10.230       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.254 ; 10.254       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.254 ; 10.254       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.736  ; 99.966       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.790  ; 100.020      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.011 ; 100.011      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.011 ; 100.011      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 196.826 ; 200.000      ; 3.174          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_mosi|clk                                                       ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_ss|clk                                                         ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00000|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00001|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01001|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01010|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01011|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01100|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01101|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01110|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01111|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.10000|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.10001|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_write_prev|clk                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.840 ; 4.347 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 3.840 ; 4.347 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 3.792 ; 4.292 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.708 ; 6.316 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.708 ; 6.316 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.400 ; 5.982 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 4.210 ; 4.795 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -3.094 ; -3.582 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -3.140 ; -3.635 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -3.094 ; -3.582 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -3.673 ; -4.171 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.673 ; -4.171 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.953 ; -4.457 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -3.480 ; -4.043 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 2.035   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 4.177   ; 4.129   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.867   ; 4.831   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.911   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 4.401   ; 4.410   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 4.053   ; 4.088   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 106.636 ; 106.512 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 106.066 ; 105.937 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.541 ; 106.427 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 106.636 ; 106.512 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 106.228 ; 106.078 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 106.261 ; 106.113 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 106.319 ; 106.174 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 106.473 ; 106.327 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 106.334 ; 106.201 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 102.035 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.911 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 4.666   ; 4.639   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 6.155   ; 6.170   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 4.893   ; 4.890   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 5.874   ; 5.945   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 5.099   ; 5.100   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 5.413   ; 5.436   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 4.904   ; 4.848   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 5.185   ; 5.172   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 5.696   ; 5.658   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 5.874   ; 5.945   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.473   ; 4.432   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 4.141   ; 4.124   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 6.018   ; 5.982   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 6.501   ; 6.503   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.663   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.709   ; 3.659   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.368   ; 4.338   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.539   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 3.924   ; 3.928   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 3.585   ; 3.623   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 105.526 ; 105.397 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 105.526 ; 105.397 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 105.982 ; 105.867 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 106.073 ; 105.949 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 105.681 ; 105.533 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 105.713 ; 105.566 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 105.769 ; 105.625 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 105.916 ; 105.771 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 105.783 ; 105.651 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.663 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.539 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 4.179   ; 4.147   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 5.609   ; 5.618   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 4.395   ; 4.387   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 3.673   ; 3.652   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.594   ; 4.590   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 4.895   ; 4.912   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 4.406   ; 4.347   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 4.678   ; 4.660   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 5.168   ; 5.127   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 5.339   ; 5.402   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 3.993   ; 3.948   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 3.673   ; 3.652   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 4.613   ; 4.497   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 5.077   ; 4.997   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.451 ;    ;    ; 5.811 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.332 ;    ;    ; 5.684 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 275.71 MHz ; 275.71 MHz      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 296.56 MHz ; 296.56 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 374.81 MHz ; 315.06 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.373   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 2.140   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.332 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.311 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.312 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.333 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.247   ; 0.000         ;
; CLOCK_50                                                      ; 9.713   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.741  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.791 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+-------+-------------------------------------+--------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.373 ; phase_controller:ph_ctl|clk_div[5]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.569      ;
; 1.403 ; phase_controller:ph_ctl|clk_div[5]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.537      ;
; 1.526 ; phase_controller:ph_ctl|clk_div[7]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.416      ;
; 1.538 ; phase_controller:ph_ctl|clk_max[5]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.405      ;
; 1.541 ; phase_controller:ph_ctl|clk_max[7]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.402      ;
; 1.543 ; phase_controller:ph_ctl|clk_div[1]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.399      ;
; 1.554 ; phase_controller:ph_ctl|clk_div[5]  ; phase_controller:ph_ctl|clk_max[13]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.386      ;
; 1.555 ; phase_controller:ph_ctl|clk_div[5]  ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.385      ;
; 1.555 ; phase_controller:ph_ctl|clk_div[5]  ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.385      ;
; 1.555 ; phase_controller:ph_ctl|clk_div[5]  ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.385      ;
; 1.556 ; phase_controller:ph_ctl|clk_div[5]  ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.384      ;
; 1.556 ; phase_controller:ph_ctl|clk_div[7]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.384      ;
; 1.562 ; phase_controller:ph_ctl|clk_div[5]  ; phase_controller:ph_ctl|clk_max[9]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.378      ;
; 1.568 ; phase_controller:ph_ctl|clk_max[5]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.373      ;
; 1.571 ; phase_controller:ph_ctl|clk_max[7]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.370      ;
; 1.573 ; phase_controller:ph_ctl|clk_div[1]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.367      ;
; 1.593 ; phase_controller:ph_ctl|clk_div[5]  ; phase_controller:ph_ctl|clk_max[10]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.347      ;
; 1.615 ; phase_controller:ph_ctl|clk_div[4]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.327      ;
; 1.645 ; phase_controller:ph_ctl|clk_div[4]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.295      ;
; 1.660 ; phase_controller:ph_ctl|clk_div[6]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.282      ;
; 1.662 ; phase_controller:ph_ctl|clk_div[0]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.280      ;
; 1.675 ; phase_controller:ph_ctl|clk_max[1]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.268      ;
; 1.690 ; phase_controller:ph_ctl|clk_div[6]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.250      ;
; 1.692 ; phase_controller:ph_ctl|clk_div[0]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.248      ;
; 1.705 ; phase_controller:ph_ctl|clk_max[1]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.236      ;
; 1.707 ; phase_controller:ph_ctl|clk_div[7]  ; phase_controller:ph_ctl|clk_max[13]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.233      ;
; 1.708 ; phase_controller:ph_ctl|clk_div[7]  ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.232      ;
; 1.708 ; phase_controller:ph_ctl|clk_div[7]  ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.232      ;
; 1.708 ; phase_controller:ph_ctl|clk_div[7]  ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.232      ;
; 1.709 ; phase_controller:ph_ctl|clk_div[7]  ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.231      ;
; 1.712 ; diff:diff_inst|diff_1[9]            ; byass_data:byass_data1|output_buf[3] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.208      ;
; 1.715 ; phase_controller:ph_ctl|clk_div[7]  ; phase_controller:ph_ctl|clk_max[9]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.225      ;
; 1.719 ; phase_controller:ph_ctl|clk_max[5]  ; phase_controller:ph_ctl|clk_max[13]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.222      ;
; 1.720 ; phase_controller:ph_ctl|clk_max[5]  ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.221      ;
; 1.720 ; phase_controller:ph_ctl|clk_max[5]  ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.221      ;
; 1.720 ; phase_controller:ph_ctl|clk_max[5]  ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.221      ;
; 1.721 ; phase_controller:ph_ctl|clk_max[5]  ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.220      ;
; 1.722 ; phase_controller:ph_ctl|clk_max[7]  ; phase_controller:ph_ctl|clk_max[13]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.219      ;
; 1.723 ; phase_controller:ph_ctl|clk_max[7]  ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.218      ;
; 1.723 ; phase_controller:ph_ctl|clk_max[7]  ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.218      ;
; 1.723 ; phase_controller:ph_ctl|clk_max[7]  ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.218      ;
; 1.724 ; phase_controller:ph_ctl|clk_div[1]  ; phase_controller:ph_ctl|clk_max[13]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.216      ;
; 1.724 ; phase_controller:ph_ctl|clk_max[7]  ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.217      ;
; 1.725 ; phase_controller:ph_ctl|clk_div[1]  ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.215      ;
; 1.725 ; phase_controller:ph_ctl|clk_div[1]  ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.215      ;
; 1.725 ; phase_controller:ph_ctl|clk_div[1]  ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.215      ;
; 1.726 ; phase_controller:ph_ctl|clk_div[1]  ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.214      ;
; 1.727 ; phase_controller:ph_ctl|clk_max[5]  ; phase_controller:ph_ctl|clk_max[9]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.214      ;
; 1.730 ; phase_controller:ph_ctl|clk_max[7]  ; phase_controller:ph_ctl|clk_max[9]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.211      ;
; 1.732 ; phase_controller:ph_ctl|clk_div[1]  ; phase_controller:ph_ctl|clk_max[9]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.208      ;
; 1.746 ; phase_controller:ph_ctl|clk_div[7]  ; phase_controller:ph_ctl|clk_max[10]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.194      ;
; 1.754 ; phase_controller:ph_ctl|clk_div[5]  ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.186      ;
; 1.757 ; phase_controller:ph_ctl|clk_div[2]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.185      ;
; 1.758 ; phase_controller:ph_ctl|clk_max[5]  ; phase_controller:ph_ctl|clk_max[10]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.183      ;
; 1.761 ; phase_controller:ph_ctl|clk_max[7]  ; phase_controller:ph_ctl|clk_max[10]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.180      ;
; 1.763 ; phase_controller:ph_ctl|clk_div[1]  ; phase_controller:ph_ctl|clk_max[10]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.177      ;
; 1.787 ; phase_controller:ph_ctl|clk_div[2]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.153      ;
; 1.789 ; phase_controller:ph_ctl|clk_max[4]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.154      ;
; 1.796 ; phase_controller:ph_ctl|clk_div[4]  ; phase_controller:ph_ctl|clk_max[13]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.144      ;
; 1.797 ; phase_controller:ph_ctl|clk_div[4]  ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.143      ;
; 1.797 ; phase_controller:ph_ctl|clk_div[4]  ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.143      ;
; 1.797 ; phase_controller:ph_ctl|clk_div[4]  ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.143      ;
; 1.798 ; phase_controller:ph_ctl|clk_div[4]  ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.142      ;
; 1.801 ; phase_controller:ph_ctl|clk_10k     ; tdc:tdc_inst_0|lr_mod[0][0]          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.068     ; 0.626      ;
; 1.804 ; phase_controller:ph_ctl|clk_div[4]  ; phase_controller:ph_ctl|clk_max[9]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.136      ;
; 1.814 ; diff:diff_inst|diff_1[12]           ; byass_data:byass_data1|output_buf[2] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 3.125      ;
; 1.819 ; phase_controller:ph_ctl|clk_max[4]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.122      ;
; 1.826 ; phase_controller:ph_ctl|clk_max[8]  ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.115      ;
; 1.826 ; phase_controller:ph_ctl|clk_div[4]  ; phase_controller:ph_ctl|clk_max[10]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.114      ;
; 1.841 ; phase_controller:ph_ctl|clk_div[6]  ; phase_controller:ph_ctl|clk_max[13]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.099      ;
; 1.842 ; phase_controller:ph_ctl|clk_div[6]  ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.098      ;
; 1.842 ; phase_controller:ph_ctl|clk_div[6]  ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.098      ;
; 1.842 ; phase_controller:ph_ctl|clk_div[6]  ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.098      ;
; 1.843 ; phase_controller:ph_ctl|clk_div[6]  ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.097      ;
; 1.843 ; phase_controller:ph_ctl|clk_div[0]  ; phase_controller:ph_ctl|clk_max[13]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.097      ;
; 1.844 ; phase_controller:ph_ctl|clk_div[0]  ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.096      ;
; 1.844 ; phase_controller:ph_ctl|clk_div[0]  ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.096      ;
; 1.844 ; phase_controller:ph_ctl|clk_div[0]  ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.096      ;
; 1.845 ; phase_controller:ph_ctl|clk_div[0]  ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.095      ;
; 1.849 ; phase_controller:ph_ctl|clk_div[6]  ; phase_controller:ph_ctl|clk_max[9]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.091      ;
; 1.851 ; phase_controller:ph_ctl|clk_div[0]  ; phase_controller:ph_ctl|clk_max[9]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.089      ;
; 1.851 ; diff:diff_inst|diff_1[6]            ; byass_data:byass_data1|output_buf[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.090      ;
; 1.856 ; phase_controller:ph_ctl|clk_max[8]  ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 3.083      ;
; 1.856 ; phase_controller:ph_ctl|clk_max[1]  ; phase_controller:ph_ctl|clk_max[13]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.085      ;
; 1.857 ; phase_controller:ph_ctl|clk_max[1]  ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.084      ;
; 1.857 ; phase_controller:ph_ctl|clk_max[1]  ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.084      ;
; 1.857 ; phase_controller:ph_ctl|clk_max[1]  ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.084      ;
; 1.857 ; diff:diff_inst|diff_1[13]           ; byass_data:byass_data1|output_buf[3] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.066      ;
; 1.858 ; phase_controller:ph_ctl|clk_max[1]  ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.083      ;
; 1.864 ; phase_controller:ph_ctl|clk_max[1]  ; phase_controller:ph_ctl|clk_max[9]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.077      ;
; 1.874 ; phase_controller:ph_ctl|clk_div[13] ; phase_controller:ph_ctl|clk_max[8]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.068      ;
; 1.880 ; phase_controller:ph_ctl|clk_div[6]  ; phase_controller:ph_ctl|clk_max[10]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.060      ;
; 1.882 ; phase_controller:ph_ctl|clk_div[0]  ; phase_controller:ph_ctl|clk_max[10]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.058      ;
; 1.895 ; phase_controller:ph_ctl|clk_max[1]  ; phase_controller:ph_ctl|clk_max[10]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.046      ;
; 1.896 ; diff:diff_inst|diff_1[4]            ; byass_data:byass_data1|output_buf[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.045      ;
; 1.904 ; phase_controller:ph_ctl|clk_div[13] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.036      ;
; 1.907 ; phase_controller:ph_ctl|clk_div[7]  ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.033      ;
; 1.916 ; phase_controller:ph_ctl|clk_div[5]  ; phase_controller:ph_ctl|clk_10k      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.019      ;
; 1.916 ; diff:diff_inst|diff_1[7]            ; byass_data:byass_data1|output_buf[2] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.024      ;
; 1.919 ; phase_controller:ph_ctl|clk_max[5]  ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.022      ;
+-------+-------------------------------------+--------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                            ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 2.140   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.719     ; 2.006      ;
; 2.153   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.719     ; 1.993      ;
; 2.407   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.719     ; 1.739      ;
; 3.238   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.729     ; 0.898      ;
; 3.241   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.729     ; 0.895      ;
; 3.255   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.729     ; 0.881      ;
; 496.628 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 3.312      ;
; 496.938 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 3.002      ;
; 497.259 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.676      ;
; 497.382 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.553      ;
; 497.481 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.069     ; 2.445      ;
; 497.512 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.423      ;
; 497.513 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.422      ;
; 497.540 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.032     ; 2.423      ;
; 497.607 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.328      ;
; 497.638 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.297      ;
; 497.745 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.069     ; 2.181      ;
; 497.759 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 2.181      ;
; 497.872 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.063      ;
; 497.884 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.046     ; 2.065      ;
; 497.991 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.046     ; 1.958      ;
; 498.042 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.898      ;
; 498.108 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.046     ; 1.841      ;
; 498.129 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.046     ; 1.820      ;
; 498.139 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.801      ;
; 498.163 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.777      ;
; 498.167 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.773      ;
; 498.247 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.046     ; 1.702      ;
; 498.309 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.631      ;
; 498.312 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.628      ;
; 498.372 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.046     ; 1.577      ;
; 498.386 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.554      ;
; 498.434 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.506      ;
; 498.461 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.479      ;
; 498.465 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.475      ;
; 498.468 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.046     ; 1.481      ;
; 498.502 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.438      ;
; 498.560 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.380      ;
; 498.599 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.069     ; 1.327      ;
; 498.606 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.050     ; 1.339      ;
; 498.673 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.032     ; 1.290      ;
; 498.690 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.250      ;
; 498.754 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.186      ;
; 498.759 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.046     ; 1.190      ;
; 498.873 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.064     ; 1.058      ;
; 498.897 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.043      ;
; 498.920 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.069     ; 1.006      ;
; 498.930 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.010      ;
; 498.934 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.006      ;
; 498.942 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.998      ;
; 498.951 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.989      ;
; 499.005 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.935      ;
; 499.013 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.927      ;
; 499.050 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.890      ;
; 499.056 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.884      ;
; 499.078 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.862      ;
; 499.079 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.861      ;
; 499.080 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.860      ;
; 499.082 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.858      ;
; 499.083 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.857      ;
; 499.088 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.852      ;
; 499.089 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.851      ;
; 499.106 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.834      ;
; 499.178 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.762      ;
; 499.180 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.760      ;
; 499.180 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.760      ;
; 499.181 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.759      ;
; 499.181 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.759      ;
; 499.182 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.758      ;
; 499.182 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.758      ;
; 499.184 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.756      ;
; 499.184 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.756      ;
; 499.194 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.746      ;
; 499.301 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.639      ;
; 499.309 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.631      ;
; 499.309 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.631      ;
; 499.310 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.630      ;
; 499.311 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.629      ;
; 499.313 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.627      ;
; 499.318 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.622      ;
; 499.321 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.619      ;
; 499.330 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.610      ;
; 499.331 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.609      ;
; 499.332 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.608      ;
; 499.378 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.562      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.446 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.495      ;
; 197.446 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.495      ;
; 197.446 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.495      ;
; 197.446 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.495      ;
; 197.446 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.495      ;
; 197.446 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.495      ;
; 197.446 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.495      ;
; 197.446 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.495      ;
; 197.446 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.495      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.548 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.393      ;
; 197.548 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.393      ;
; 197.548 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.393      ;
; 197.548 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.393      ;
; 197.548 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.393      ;
; 197.548 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.393      ;
; 197.548 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.393      ;
; 197.548 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.393      ;
; 197.548 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.393      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.648 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.293      ;
; 197.648 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.293      ;
; 197.648 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.293      ;
; 197.648 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.293      ;
; 197.648 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.293      ;
; 197.648 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.293      ;
; 197.648 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.293      ;
; 197.648 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.293      ;
; 197.648 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.293      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 198.876 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.225      ; 1.369      ;
; 198.880 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.225      ; 1.365      ;
; 198.900 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.225      ; 1.345      ;
; 198.930 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.225      ; 1.315      ;
; 199.339 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.225      ; 0.906      ;
; 199.341 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.225      ; 0.904      ;
; 199.342 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.225      ; 0.903      ;
; 199.346 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.225      ; 0.899      ;
; 199.346 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.225      ; 0.899      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                                                                                                        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm1|spi_write                                        ; spi_data_transm:spi_data_transm1|spi_write                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm1|clkout                                           ; spi_data_transm:spi_data_transm1|clkout                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm|spi_write                                         ; spi_data_transm:spi_data_transm|spi_write                                                                                                                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout                                                                                                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_10k                                                                           ; clk_10k                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_20m                                                                           ; clk_20m                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_10k                                                   ; phase_controller:ph_ctl|clk_10k                                                                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_40k                                                                           ; clk_40k                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; diff:diff_inst|buf1_rdy                                                           ; diff:diff_inst|buf1_rdy                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; diff:diff_inst|buf2_rdy                                                           ; diff:diff_inst|buf2_rdy                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; diff:diff_inst|recv                                                               ; diff:diff_inst|recv                                                                                                                                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; clk_20k                                                                           ; clk_20k                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[10]                                               ; phase_controller:ph_ctl|clk_max[10]                                                                                                                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[7]                                                ; phase_controller:ph_ctl|clk_max[7]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[9]                                                ; phase_controller:ph_ctl|clk_max[9]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[8]                                                ; phase_controller:ph_ctl|clk_max[8]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[2]                                                ; phase_controller:ph_ctl|clk_max[2]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[3]                                                ; phase_controller:ph_ctl|clk_max[3]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[4]                                                ; phase_controller:ph_ctl|clk_max[4]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[5]                                                ; phase_controller:ph_ctl|clk_max[5]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[0]                                                ; phase_controller:ph_ctl|clk_max[0]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[6]                                                ; phase_controller:ph_ctl|clk_max[6]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[13]                                               ; phase_controller:ph_ctl|clk_max[13]                                                                                                                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|s_out_fr                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.330 ; spi_data_transm:spi_data_transm|clkout_prev                                       ; spi_data_transm:spi_data_transm|spi_write                                                                                                                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[5]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; diff:diff_inst|out_valid                                                          ; diff:diff_inst|wr_delay[0]                                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.334 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.534      ;
; 0.336 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[5]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_ena[0][0]                                                                                                                                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.535      ;
; 0.339 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][1]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[1]                                                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|frac_sync_out[0][0]                                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                                                                                                                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][9]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][9]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; tdc:tdc_inst_0|int_sync_out[0][8]                                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[2]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][8]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[8]                                                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][5]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][5]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][3]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][3]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][1]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][1]                                                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][0]                                                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[1]                                        ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[2]                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][8]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][8]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                                                                                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][11]                                  ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[11]                                                                                                                                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][4]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][4]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][7]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][7]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][2]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][2]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][1]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][1]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|mlt_wr                                                                                                                                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][0]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][5]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][5]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][4]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][4]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.345 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout_prev                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr_out[2]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[0]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; diff:diff_inst|wr_delay[5]                                                        ; diff:diff_inst|wr_delay[6]                                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[7] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[7]                                                                                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[5]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[4]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[3]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[3]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; diff:diff_inst|buf2_rdy                                                           ; diff:diff_inst|out_valid                                                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[4] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[4]                                                                                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[1]                                                                                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; clk_div2[15]                                                                      ; clk_div2[15]                                                                                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[4]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[2]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; diff:diff_inst|wr_delay[13]                                                       ; diff:diff_inst|wr_delay[14]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; diff:diff_inst|wr_delay[11]                                                       ; diff:diff_inst|wr_delay[12]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.348 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[9] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[9]                                                                                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[1]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; diff:diff_inst|wr_delay[9]                                                        ; diff:diff_inst|wr_delay[10]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.546      ;
; 0.350 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.549      ;
; 0.355 ; tdc:tdc_inst_0|int_sync_out[0][0]                                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.358 ; tdc:tdc_inst_0|int_sync_out[0][0]                                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data                               ; tdc:tdc_inst_0|frac_sync:fr_sync|out_valid                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.359 ; diff:diff_inst|wr_delay[12]                                                       ; diff:diff_inst|wr_delay[13]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.557      ;
; 0.359 ; diff:diff_inst|wr_delay[6]                                                        ; diff:diff_inst|wr_delay[7]                                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.557      ;
; 0.361 ; diff:diff_inst|recv                                                               ; diff:diff_inst|buf1_rdy                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.336 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.539      ;
; 0.345 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.544      ;
; 0.348 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.548      ;
; 0.358 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.557      ;
; 0.427 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.012     ; 0.709      ;
; 0.465 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.664      ;
; 0.470 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.669      ;
; 0.471 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.012     ; 0.754      ;
; 0.473 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.672      ;
; 0.474 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.673      ;
; 0.484 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.012     ; 0.766      ;
; 0.501 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.700      ;
; 0.551 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.750      ;
; 0.551 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.750      ;
; 0.562 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.761      ;
; 0.597 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.796      ;
; 0.599 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.798      ;
; 0.600 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.799      ;
; 0.601 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.800      ;
; 0.604 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.803      ;
; 0.622 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.821      ;
; 0.626 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.825      ;
; 0.648 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.847      ;
; 0.650 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.849      ;
; 0.681 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.880      ;
; 0.681 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.880      ;
; 0.688 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.887      ;
; 0.755 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.954      ;
; 0.760 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.945      ;
; 0.795 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.994      ;
; 0.807 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.046      ; 0.997      ;
; 0.913 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.112      ;
; 0.916 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.124      ;
; 0.957 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.156      ;
; 1.015 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.237      ;
; 1.048 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.247      ;
; 1.057 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.261      ;
; 1.075 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.274      ;
; 1.076 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 1.261      ;
; 1.141 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.340      ;
; 1.146 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.354      ;
; 1.169 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.368      ;
; 1.188 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.387      ;
; 1.193 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.392      ;
; 1.261 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.460      ;
; 1.262 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.461      ;
; 1.264 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.472      ;
; 1.323 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.522      ;
; 1.347 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.002     ; 1.639      ;
; 1.380 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.579      ;
; 1.384 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.592      ;
; 1.443 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.642      ;
; 1.451 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.650      ;
; 1.489 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.697      ;
; 1.507 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.715      ;
; 1.563 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.002     ; 1.855      ;
; 1.580 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.002     ; 1.872      ;
; 1.590 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.798      ;
; 1.725 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 1.919      ;
; 1.725 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.933      ;
; 1.807 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 2.006      ;
; 1.827 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 2.012      ;
; 1.942 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 2.136      ;
; 1.950 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 2.144      ;
; 1.993 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 2.215      ;
; 2.070 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 2.264      ;
; 2.072 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 2.266      ;
; 2.074 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 2.259      ;
; 2.150 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 2.344      ;
; 2.273 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 2.467      ;
; 2.569 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 2.768      ;
; 2.860 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 3.059      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.333 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.339      ; 0.841      ;
; 0.335 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.339      ; 0.843      ;
; 0.339 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.339      ; 0.847      ;
; 0.339 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.339      ; 0.847      ;
; 0.339 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.339      ; 0.847      ;
; 0.519 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.718      ;
; 0.521 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.719      ;
; 0.522 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.720      ;
; 0.524 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.722      ;
; 0.536 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.734      ;
; 0.759 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.339      ; 1.267      ;
; 0.764 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.963      ;
; 0.766 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.964      ;
; 0.767 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.965      ;
; 0.768 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.966      ;
; 0.770 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.968      ;
; 0.773 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.971      ;
; 0.775 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.973      ;
; 0.777 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.975      ;
; 0.780 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.978      ;
; 0.780 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.978      ;
; 0.790 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.339      ; 1.298      ;
; 0.797 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.339      ; 1.305      ;
; 0.806 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.339      ; 1.314      ;
; 0.853 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.051      ;
; 0.855 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.053      ;
; 0.856 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.054      ;
; 0.860 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.058      ;
; 0.862 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.060      ;
; 0.863 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.061      ;
; 0.866 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.064      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.067      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.067      ;
; 0.873 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.071      ;
; 0.876 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.074      ;
; 0.876 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.074      ;
; 0.949 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.147      ;
; 0.951 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.149      ;
; 0.956 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.154      ;
; 0.958 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.156      ;
; 0.962 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.160      ;
; 0.965 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.163      ;
; 0.969 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.167      ;
; 0.972 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.170      ;
; 1.045 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.243      ;
; 1.052 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.250      ;
; 1.058 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.256      ;
; 1.065 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.263      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.461 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.659      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.591 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.789      ;
; 1.591 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.789      ;
; 1.632 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.830      ;
; 1.695 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.893      ;
; 1.695 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.893      ;
; 1.695 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.893      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_40k                                      ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[11]                                 ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[2]                                  ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[7]                                  ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[8]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_10k                                      ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20k                                      ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20m                                      ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[10]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[11]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[12]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[13]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[14]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[15]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[2]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[3]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[4]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[5]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[6]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[7]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[8]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[9]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[10]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[12]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[13]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[14]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[15]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[3]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[4]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[5]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[6]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[9]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[2]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[0]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[10]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[11]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[12]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[13]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[14]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[15]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[1]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[2]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[3]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[4]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[5]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[6]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[7]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[8]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[9]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_10k              ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout      ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout_prev ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|spi_write   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout       ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout_prev  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|spi_write    ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[10]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[11]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[12]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[13]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[14]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[15]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[3]                                  ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[4]                                  ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[5]                                  ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[6]                                  ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[7]                                  ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[8]                                  ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[9]                                  ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[0]           ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[10]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[11]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[12]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[13]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[14]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[15]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[1]           ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[2]           ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[3]           ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[4]           ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[5]           ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[6]           ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[7]           ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[8]           ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[9]           ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[8]           ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[1]         ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[0]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[10]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[13]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[1]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[2]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[3]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[4]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[5]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[6]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[7]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[9]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[0]         ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_q[0]         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.716  ; 9.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.716  ; 9.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.769  ; 9.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.230 ; 10.230       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.283 ; 10.283       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.283 ; 10.283       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.741  ; 99.971       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.751  ; 99.967       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.751  ; 99.967       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.751  ; 99.967       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.751  ; 99.967       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.751  ; 99.967       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.751  ; 99.967       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.751  ; 99.967       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.751  ; 99.967       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.751  ; 99.967       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.795  ; 100.025      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 100.013 ; 100.013      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.013 ; 100.013      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 196.826 ; 200.000      ; 3.174          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                     ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.792 ; 249.976      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.793 ; 249.977      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_mosi|clk                                                       ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_ss|clk                                                         ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00000|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00001|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01011|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01100|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01101|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01110|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01111|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.10000|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.10001|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_write_prev|clk                                                 ;
; 249.991 ; 249.991      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01001|clk                                                ;
; 249.991 ; 249.991      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01010|clk                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.305 ; 3.739 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 3.305 ; 3.739 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 3.264 ; 3.690 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.018 ; 5.497 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.018 ; 5.497 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 4.744 ; 5.206 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 3.676 ; 4.144 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.649 ; -3.066 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -2.689 ; -3.114 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -2.649 ; -3.066 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -3.171 ; -3.604 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.171 ; -3.604 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.417 ; -3.880 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -3.033 ; -3.486 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 2.162   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 4.129   ; 4.024   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.676   ; 4.741   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 2.018   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 4.313   ; 4.234   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 3.927   ; 4.047   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 106.346 ; 106.181 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 105.799 ; 105.657 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.246 ; 106.087 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 106.346 ; 106.181 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 105.961 ; 105.794 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 105.987 ; 105.811 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 106.034 ; 105.861 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 106.176 ; 106.003 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 106.050 ; 105.899 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 102.162 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 102.018 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 4.560   ; 4.472   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 5.927   ; 5.822   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 4.766   ; 4.673   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 5.675   ; 5.633   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.934   ; 4.856   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 5.222   ; 5.134   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 4.773   ; 4.624   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 5.031   ; 4.956   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 5.512   ; 5.362   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 5.675   ; 5.633   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.374   ; 4.278   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 4.055   ; 3.999   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 5.788   ; 5.668   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 6.249   ; 6.107   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.834   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.714   ; 3.609   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.235   ; 4.303   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.691   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 3.891   ; 3.810   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 3.516   ; 3.636   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 105.310 ; 105.169 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 105.310 ; 105.169 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 105.740 ; 105.581 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 105.836 ; 105.672 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 105.466 ; 105.301 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 105.492 ; 105.318 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 105.537 ; 105.365 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 105.672 ; 105.501 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 105.551 ; 105.402 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.834 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.691 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 4.128   ; 4.039   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 5.441   ; 5.336   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 4.325   ; 4.231   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 3.643   ; 3.585   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.488   ; 4.407   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 4.763   ; 4.674   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 4.333   ; 4.184   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 4.582   ; 4.505   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 5.043   ; 4.895   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 5.200   ; 5.155   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 3.950   ; 3.853   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 3.643   ; 3.585   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 4.499   ; 4.336   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 4.940   ; 4.758   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.065 ;    ;    ; 5.360 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 4.966 ;    ;    ; 5.254 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.087   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 3.045   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 198.338 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.161 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.185 ; 0.000         ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.185 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.269   ; 0.000         ;
; CLOCK_50                                                      ; 9.425   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.748  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.769 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                      ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 2.087 ; phase_controller:ph_ctl|clk_10k                          ; tdc:tdc_inst_0|lr_mod[0][0]                                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.017     ; 0.383      ;
; 2.734 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.218      ;
; 2.762 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.189      ;
; 2.837 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[13]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.114      ;
; 2.837 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.115      ;
; 2.838 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.113      ;
; 2.839 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[6]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.112      ;
; 2.840 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[0]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.111      ;
; 2.841 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[3]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.110      ;
; 2.846 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.106      ;
; 2.849 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[9]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.102      ;
; 2.850 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.103      ;
; 2.852 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.101      ;
; 2.865 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.086      ;
; 2.872 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[10]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.079      ;
; 2.874 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.077      ;
; 2.878 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.074      ;
; 2.880 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.072      ;
; 2.887 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.065      ;
; 2.895 ; diff:diff_inst|diff_1[9]                                 ; byass_data:byass_data1|output_buf[3]                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 2.040      ;
; 2.915 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.036      ;
; 2.925 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.027      ;
; 2.929 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.023      ;
; 2.933 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.019      ;
; 2.940 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[13]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.011      ;
; 2.941 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.010      ;
; 2.942 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[6]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.009      ;
; 2.943 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[0]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.008      ;
; 2.944 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[3]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.007      ;
; 2.949 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_max[7]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.002      ;
; 2.949 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[13]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.002      ;
; 2.950 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.001      ;
; 2.951 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[6]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 2.000      ;
; 2.952 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[0]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.999      ;
; 2.952 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[9]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.999      ;
; 2.953 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[13]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.999      ;
; 2.953 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[3]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.998      ;
; 2.953 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.998      ;
; 2.954 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.998      ;
; 2.955 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[6]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.997      ;
; 2.955 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[13]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.997      ;
; 2.956 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[0]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.996      ;
; 2.956 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.996      ;
; 2.957 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[3]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.995      ;
; 2.957 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.994      ;
; 2.957 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[6]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.995      ;
; 2.958 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[0]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.994      ;
; 2.959 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[3]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.993      ;
; 2.961 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[9]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.990      ;
; 2.961 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.990      ;
; 2.964 ; diff:diff_inst|diff_1[12]                                ; byass_data:byass_data1|output_buf[2]                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.985      ;
; 2.965 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[9]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.987      ;
; 2.967 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[9]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.985      ;
; 2.969 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|signal_d      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.984      ;
; 2.971 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|signal_d      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.982      ;
; 2.975 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[10]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.976      ;
; 2.984 ; phase_controller:ph_ctl|clk_div[1]                       ; phase_controller:ph_ctl|clk_max[10]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.967      ;
; 2.988 ; phase_controller:ph_ctl|clk_max[5]                       ; phase_controller:ph_ctl|clk_max[10]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.964      ;
; 2.989 ; diff:diff_inst|diff_1[13]                                ; byass_data:byass_data1|output_buf[3]                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 1.948      ;
; 2.990 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[13]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.961      ;
; 2.990 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[10]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.962      ;
; 2.991 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.960      ;
; 2.992 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[6]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.959      ;
; 2.993 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[0]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.958      ;
; 2.994 ; phase_controller:ph_ctl|clk_div[2]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.958      ;
; 2.994 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[3]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.957      ;
; 3.002 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[9]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.949      ;
; 3.006 ; phase_controller:ph_ctl|clk_div[5]                       ; phase_controller:ph_ctl|clk_10k                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.945      ;
; 3.007 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.943      ;
; 3.012 ; phase_controller:ph_ctl|clk_max[8]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.940      ;
; 3.017 ; tdc:tdc_inst_0|lr_signal[0][1]                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.936      ;
; 3.019 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[1]                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.930      ;
; 3.019 ; tdc:tdc_inst_0|lr_signal[0][1]                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.934      ;
; 3.021 ; phase_controller:ph_ctl|clk_max[4]                       ; phase_controller:ph_ctl|clk_max[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.932      ;
; 3.022 ; phase_controller:ph_ctl|clk_div[2]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.929      ;
; 3.025 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[10]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.926      ;
; 3.028 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[13]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.923      ;
; 3.029 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.922      ;
; 3.030 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[6]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.921      ;
; 3.031 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[0]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.920      ;
; 3.032 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[13]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.919      ;
; 3.032 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[3]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.919      ;
; 3.033 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.918      ;
; 3.034 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[6]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.917      ;
; 3.035 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[0]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.916      ;
; 3.036 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[3]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.915      ;
; 3.036 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[13]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.915      ;
; 3.037 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.914      ;
; 3.038 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[6]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.913      ;
; 3.039 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[0]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.912      ;
; 3.040 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[3]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.911      ;
; 3.040 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[9]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.911      ;
; 3.044 ; phase_controller:ph_ctl|clk_max[8]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.907      ;
; 3.044 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[9]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.907      ;
; 3.044 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[2]                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.905      ;
; 3.046 ; diff:diff_inst|diff_1[4]                                 ; byass_data:byass_data1|output_buf[1]                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.903      ;
; 3.047 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[3]                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 1.888      ;
; 3.048 ; phase_controller:ph_ctl|clk_max[1]                       ; phase_controller:ph_ctl|clk_max[9]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.903      ;
; 3.049 ; phase_controller:ph_ctl|clk_max[4]                       ; phase_controller:ph_ctl|clk_max[1]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.903      ;
; 3.052 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[7]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.899      ;
+-------+----------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                            ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 3.045   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.482     ; 1.330      ;
; 3.055   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.482     ; 1.320      ;
; 3.212   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.482     ; 1.163      ;
; 3.810   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.488     ; 0.559      ;
; 3.813   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.488     ; 0.556      ;
; 3.828   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.488     ; 0.541      ;
; 497.776 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 2.173      ;
; 497.977 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 1.972      ;
; 498.206 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.042     ; 1.739      ;
; 498.290 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.042     ; 1.655      ;
; 498.353 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.048     ; 1.586      ;
; 498.372 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.042     ; 1.573      ;
; 498.373 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.042     ; 1.572      ;
; 498.415 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.020     ; 1.552      ;
; 498.430 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.042     ; 1.515      ;
; 498.455 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.042     ; 1.490      ;
; 498.551 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.048     ; 1.388      ;
; 498.558 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 1.391      ;
; 498.603 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.042     ; 1.342      ;
; 498.646 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.032     ; 1.309      ;
; 498.718 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.032     ; 1.237      ;
; 498.764 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 1.185      ;
; 498.779 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 1.170      ;
; 498.798 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.032     ; 1.157      ;
; 498.812 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.032     ; 1.143      ;
; 498.820 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 1.129      ;
; 498.844 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 1.105      ;
; 498.886 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.032     ; 1.069      ;
; 498.930 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 1.019      ;
; 498.931 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 1.018      ;
; 498.971 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.032     ; 0.984      ;
; 498.974 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.975      ;
; 499.013 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.936      ;
; 499.021 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.928      ;
; 499.026 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.923      ;
; 499.042 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.032     ; 0.913      ;
; 499.054 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.895      ;
; 499.085 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.864      ;
; 499.097 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.048     ; 0.842      ;
; 499.104 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.034     ; 0.849      ;
; 499.156 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.020     ; 0.811      ;
; 499.174 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.775      ;
; 499.188 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.032     ; 0.767      ;
; 499.197 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.752      ;
; 499.286 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.049     ; 0.652      ;
; 499.289 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.044     ; 0.654      ;
; 499.312 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.637      ;
; 499.319 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.630      ;
; 499.326 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.623      ;
; 499.332 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.617      ;
; 499.334 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.615      ;
; 499.357 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.592      ;
; 499.369 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.580      ;
; 499.410 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.539      ;
; 499.415 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.534      ;
; 499.426 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.523      ;
; 499.428 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.521      ;
; 499.431 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.518      ;
; 499.432 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.517      ;
; 499.433 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.516      ;
; 499.434 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.515      ;
; 499.435 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.514      ;
; 499.444 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.505      ;
; 499.472 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.477      ;
; 499.502 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.447      ;
; 499.503 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.446      ;
; 499.504 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.445      ;
; 499.504 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.445      ;
; 499.504 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.445      ;
; 499.505 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.444      ;
; 499.505 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.444      ;
; 499.506 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.443      ;
; 499.512 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.437      ;
; 499.563 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.386      ;
; 499.567 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.382      ;
; 499.568 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.381      ;
; 499.570 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.379      ;
; 499.572 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.377      ;
; 499.573 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.376      ;
; 499.575 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.374      ;
; 499.575 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.374      ;
; 499.576 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.373      ;
; 499.578 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.371      ;
; 499.578 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.371      ;
; 499.599 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.350      ;
; 499.599 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.350      ;
; 499.599 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.350      ;
; 499.599 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.350      ;
; 499.599 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.350      ;
; 499.599 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.350      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.404 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.548      ;
; 198.404 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.548      ;
; 198.404 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.548      ;
; 198.404 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.548      ;
; 198.404 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.548      ;
; 198.404 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.548      ;
; 198.404 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.548      ;
; 198.404 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.548      ;
; 198.404 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.548      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.541 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.411      ;
; 198.541 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.411      ;
; 198.541 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.411      ;
; 198.541 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.411      ;
; 198.541 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.411      ;
; 198.541 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.411      ;
; 198.541 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.411      ;
; 198.541 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.411      ;
; 198.541 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.411      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 199.241 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.142      ; 0.910      ;
; 199.255 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.142      ; 0.896      ;
; 199.260 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.142      ; 0.891      ;
; 199.286 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.142      ; 0.865      ;
; 199.565 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.142      ; 0.586      ;
; 199.571 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.142      ; 0.580      ;
; 199.571 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.142      ; 0.580      ;
; 199.571 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.142      ; 0.580      ;
; 199.572 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.142      ; 0.579      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.161 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.485      ;
; 0.164 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.488      ;
; 0.167 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.491      ;
; 0.168 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.492      ;
; 0.169 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.493      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.432      ;
; 0.321 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.440      ;
; 0.425 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.749      ;
; 0.440 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.764      ;
; 0.446 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.770      ;
; 0.450 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.774      ;
; 0.460 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.579      ;
; 0.469 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.592      ;
; 0.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.592      ;
; 0.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.593      ;
; 0.523 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.642      ;
; 0.526 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.645      ;
; 0.526 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.645      ;
; 0.526 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.645      ;
; 0.536 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.655      ;
; 0.536 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.655      ;
; 0.537 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.656      ;
; 0.539 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.658      ;
; 0.539 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.658      ;
; 0.540 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.659      ;
; 0.589 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.708      ;
; 0.589 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.708      ;
; 0.592 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.711      ;
; 0.592 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.711      ;
; 0.602 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.721      ;
; 0.603 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.722      ;
; 0.605 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.724      ;
; 0.606 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.725      ;
; 0.655 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.774      ;
; 0.658 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.777      ;
; 0.668 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.787      ;
; 0.671 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.790      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.851 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.970      ;
; 0.851 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.970      ;
; 0.851 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.970      ;
; 0.851 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.970      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.939 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.058      ;
; 0.939 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.058      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.957 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.076      ;
; 1.032 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.151      ;
; 1.032 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.151      ;
; 1.032 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.151      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.004      ; 0.424      ;
; 0.191 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.315      ;
; 0.196 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.318      ;
; 0.199 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.321      ;
; 0.200 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.322      ;
; 0.201 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.323      ;
; 0.201 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.323      ;
; 0.205 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.327      ;
; 0.207 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.329      ;
; 0.219 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.004      ; 0.457      ;
; 0.224 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.004      ; 0.462      ;
; 0.264 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.386      ;
; 0.269 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.391      ;
; 0.270 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.392      ;
; 0.270 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.392      ;
; 0.271 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.393      ;
; 0.272 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.394      ;
; 0.279 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.401      ;
; 0.321 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.443      ;
; 0.326 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.448      ;
; 0.326 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.448      ;
; 0.332 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.454      ;
; 0.334 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.456      ;
; 0.334 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.456      ;
; 0.335 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.457      ;
; 0.336 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.458      ;
; 0.346 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.468      ;
; 0.350 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.472      ;
; 0.375 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.497      ;
; 0.377 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.499      ;
; 0.377 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.499      ;
; 0.378 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.500      ;
; 0.394 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.516      ;
; 0.434 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.556      ;
; 0.436 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.026      ; 0.546      ;
; 0.441 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.563      ;
; 0.455 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.571      ;
; 0.524 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.646      ;
; 0.525 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.653      ;
; 0.561 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.683      ;
; 0.578 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.717      ;
; 0.614 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.736      ;
; 0.620 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.746      ;
; 0.627 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.749      ;
; 0.634 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.028      ; 0.746      ;
; 0.673 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.795      ;
; 0.676 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.798      ;
; 0.677 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.805      ;
; 0.693 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.815      ;
; 0.694 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.816      ;
; 0.734 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.862      ;
; 0.747 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.009      ; 0.990      ;
; 0.748 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.870      ;
; 0.751 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.873      ;
; 0.786 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.908      ;
; 0.808 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.930      ;
; 0.811 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.939      ;
; 0.852 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.974      ;
; 0.855 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.983      ;
; 0.862 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.984      ;
; 0.880 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 1.008      ;
; 0.882 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.009      ; 1.125      ;
; 0.890 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.009      ; 1.133      ;
; 0.925 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 1.053      ;
; 0.993 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 1.121      ;
; 1.025 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.143      ;
; 1.032 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 1.154      ;
; 1.094 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.028      ; 1.206      ;
; 1.146 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.264      ;
; 1.150 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.268      ;
; 1.167 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.306      ;
; 1.206 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.028      ; 1.318      ;
; 1.225 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.343      ;
; 1.227 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.345      ;
; 1.260 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.378      ;
; 1.341 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.459      ;
; 1.505 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 1.627      ;
; 1.688 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 1.810      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                                                                                                        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff:diff_inst|buf1_rdy                                                           ; diff:diff_inst|buf1_rdy                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff:diff_inst|buf2_rdy                                                           ; diff:diff_inst|buf2_rdy                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff:diff_inst|recv                                                               ; diff:diff_inst|recv                                                                                                                                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi_data_transm:spi_data_transm1|spi_write                                        ; spi_data_transm:spi_data_transm1|spi_write                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_data_transm:spi_data_transm1|clkout                                           ; spi_data_transm:spi_data_transm1|clkout                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; clk_20k                                                                           ; clk_20k                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[10]                                               ; phase_controller:ph_ctl|clk_max[10]                                                                                                                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[9]                                                ; phase_controller:ph_ctl|clk_max[9]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[2]                                                ; phase_controller:ph_ctl|clk_max[2]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[3]                                                ; phase_controller:ph_ctl|clk_max[3]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[0]                                                ; phase_controller:ph_ctl|clk_max[0]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[6]                                                ; phase_controller:ph_ctl|clk_max[6]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[13]                                               ; phase_controller:ph_ctl|clk_max[13]                                                                                                                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_data_transm:spi_data_transm|spi_write                                         ; spi_data_transm:spi_data_transm|spi_write                                                                                                                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout                                                                                                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_10k                                                                           ; clk_10k                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_20m                                                                           ; clk_20m                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_10k                                                   ; phase_controller:ph_ctl|clk_10k                                                                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[7]                                                ; phase_controller:ph_ctl|clk_max[7]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[8]                                                ; phase_controller:ph_ctl|clk_max[8]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[4]                                                ; phase_controller:ph_ctl|clk_max[4]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[5]                                                ; phase_controller:ph_ctl|clk_max[5]                                                                                                                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_40k                                                                           ; clk_40k                                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; tdc:tdc_inst_0|frac_sync_out[0][0]                                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                                                                                                                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[5]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][1]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[1]                                                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][0]                                                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][9]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][9]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|s_out_fr                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][5]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][5]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][4]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][4]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][3]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][3]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][1]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][1]                                                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[1]                                        ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[2]                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][8]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][8]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][2]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][2]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][1]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][1]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                                                                                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; tdc:tdc_inst_0|int_sync_out[0][8]                                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[2]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][8]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[8]                                                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][7]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][7]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|mlt_wr                                                                                                                                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][11]                                  ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[11]                                                                                                                                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[5]                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[5]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][0]                                                                                                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][5]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][5]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][4]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][4]                                                                                                                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; diff:diff_inst|out_valid                                                          ; diff:diff_inst|wr_delay[0]                                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; diff:diff_inst|wr_delay[5]                                                        ; diff:diff_inst|wr_delay[6]                                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[4]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[4]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[3]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[3]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[2]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; diff:diff_inst|buf2_rdy                                                           ; diff:diff_inst|out_valid                                                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; diff:diff_inst|wr_delay[9]                                                        ; diff:diff_inst|wr_delay[10]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[0]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; diff:diff_inst|wr_delay[13]                                                       ; diff:diff_inst|wr_delay[14]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[7] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[7]                                                                                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[1]                                                                                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; spi_data_transm:spi_data_transm|clkout_prev                                       ; spi_data_transm:spi_data_transm|spi_write                                                                                                                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[1]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; diff:diff_inst|wr_delay[11]                                                       ; diff:diff_inst|wr_delay[12]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[4] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[4]                                                                                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout_prev                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.322      ;
; 0.200 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.322      ;
; 0.201 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_ena[0][0]                                                                                                                                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.323      ;
; 0.202 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr_out[2]                                                                                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.324      ;
; 0.203 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[9] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[9]                                                                                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data                               ; tdc:tdc_inst_0|frac_sync:fr_sync|out_valid                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.204 ; clk_div2[15]                                                                      ; clk_div2[15]                                                                                                                                                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; diff:diff_inst|wr_delay[12]                                                       ; diff:diff_inst|wr_delay[13]                                                                                                                                                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; diff:diff_inst|wr_delay[6]                                                        ; diff:diff_inst|wr_delay[7]                                                                                                                                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.211 ; diff:diff_inst|recv                                                               ; diff:diff_inst|buf2_rdy                                                                                                                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.333      ;
; 0.213 ; tdc:tdc_inst_0|int_sync_out[0][0]                                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; tdc:tdc_inst_0|int_sync_out[0][0]                                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|lr_mod[0][1]                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[0]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|wr_en        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|hp_reg[0]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|hp_reg[1]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|hp_reg[2]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|hp_reg[3]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|hp_reg[4]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|hp_reg[5]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[0]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[1]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[2]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[4]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[5]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[7]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[0]                             ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[1]                             ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[2]                             ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[3]                             ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[4]                             ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[5]                             ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[6]                             ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7]                             ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8]                             ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9]                             ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[0] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[1] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[2] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[3] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[4] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[5] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[6] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[7] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[8] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[9] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[0] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[1] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[2] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[3] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[4] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[5] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[6] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[7] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[8] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[9] ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[1]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[2]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[4]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[5]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[7]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[0]   ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[1]   ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[3]   ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[1]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[4]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[5]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[3]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[6]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[8]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[9]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[0]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[3]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[6]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[8]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[9]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d                                  ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                          ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                          ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|wr_en        ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[0]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[2]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[3]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tp_reg[0]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tp_reg[1]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tp_reg[2]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tp_reg[3]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tp_reg[4]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tp_reg[5]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|wr_en                                  ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[3]                                              ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[4]                                              ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[5]                                              ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[6]                                              ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[7]                                              ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[0]                                                            ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[10]                                                           ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[11]                                                           ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[12]                                                           ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[13]                                                           ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[14]                                                           ;
; 2.271 ; 2.487        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[19]                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.427  ; 9.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.427  ; 9.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.572 ; 10.572       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.572 ; 10.572       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.748  ; 99.978       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.788  ; 100.018      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 99.999  ; 99.999       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.999  ; 99.999       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 100.001 ; 100.001      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.001 ; 100.001      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010 ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011 ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100 ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101 ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110 ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111 ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000 ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001 ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010 ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi         ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss           ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001  ;
; 249.769 ; 249.985      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev   ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi        ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss          ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi        ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss          ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001  ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001 ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010 ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi         ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss           ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000  ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001  ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010  ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011  ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100  ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101  ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110  ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111  ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000  ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001  ;
; 249.830 ; 250.014      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev   ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010 ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011 ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100 ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101 ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110 ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111 ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000 ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010  ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011  ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100  ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101  ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110  ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111  ;
; 249.831 ; 250.015      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000  ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00010|clk             ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00011|clk             ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00100|clk             ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00101|clk             ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00110|clk             ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00111|clk             ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01000|clk             ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00010|clk              ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00011|clk              ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00100|clk              ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00101|clk              ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00110|clk              ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00111|clk              ;
; 249.990 ; 249.990      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01000|clk              ;
; 249.991 ; 249.991      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01001|clk             ;
; 249.991 ; 249.991      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01010|clk             ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 2.166 ; 2.929 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 2.166 ; 2.929 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 2.146 ; 2.902 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 3.211 ; 4.158 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.211 ; 4.158 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 3.071 ; 3.977 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 2.382 ; 3.238 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -1.737 ; -2.487 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -1.757 ; -2.513 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -1.737 ; -2.487 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.063 ; -2.820 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.063 ; -2.820 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.222 ; -3.020 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -1.959 ; -2.797 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.301   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 2.522   ; 2.614   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 3.070   ; 2.928   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.247   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 2.713   ; 2.778   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 2.513   ; 2.469   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 103.682 ; 103.689 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 103.337 ; 103.309 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 103.600 ; 103.616 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 103.682 ; 103.689 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 103.428 ; 103.408 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 103.440 ; 103.437 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 103.481 ; 103.466 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 103.563 ; 103.543 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 103.493 ; 103.499 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.301 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.247 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 2.839   ; 2.905   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 3.720   ; 3.866   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 2.952   ; 3.039   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 3.558   ; 3.739   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 3.127   ; 3.213   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 3.338   ; 3.411   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 2.936   ; 3.022   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 3.168   ; 3.282   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 3.443   ; 3.592   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 3.558   ; 3.739   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 2.725   ; 2.775   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 2.547   ; 2.580   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 3.563   ; 3.736   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 3.870   ; 4.060   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.078   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 2.242   ; 2.327   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 2.765   ; 2.633   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.023   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 2.425   ; 2.485   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 2.230   ; 2.192   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 102.984 ; 102.953 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 102.984 ; 102.953 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 103.237 ; 103.248 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 103.315 ; 103.319 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 103.071 ; 103.049 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 103.083 ; 103.077 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 103.122 ; 103.104 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 103.200 ; 103.178 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 103.134 ; 103.136 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.078 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.023 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 2.550   ; 2.610   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 3.396   ; 3.533   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 2.657   ; 2.737   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 2.267   ; 2.296   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 2.823   ; 2.903   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 3.025   ; 3.092   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 2.639   ; 2.719   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 2.866   ; 2.972   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 3.129   ; 3.269   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 3.240   ; 3.411   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 2.438   ; 2.484   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 2.267   ; 2.296   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 2.761   ; 2.815   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 3.055   ; 3.126   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.273 ;    ;    ; 3.921 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.206 ;    ;    ; 3.847 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                          ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                               ; 0.978   ; 0.161 ; N/A      ; N/A     ; 2.247               ;
;  CLOCK_50                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 9.425               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 1.811   ; 0.185 ; N/A      ; N/A     ; 249.769             ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.014 ; 0.161 ; N/A      ; N/A     ; 99.736              ;
;  cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.978   ; 0.185 ; N/A      ; N/A     ; 2.247               ;
; Design-wide TNS                                                ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.840 ; 4.347 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 3.840 ; 4.347 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 3.792 ; 4.292 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.708 ; 6.316 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.708 ; 6.316 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.400 ; 5.982 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 4.210 ; 4.795 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -1.737 ; -2.487 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -1.757 ; -2.513 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -1.737 ; -2.487 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.063 ; -2.820 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.063 ; -2.820 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.222 ; -3.020 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -1.959 ; -2.797 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 2.162   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 4.177   ; 4.129   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.867   ; 4.831   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 2.018   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 4.401   ; 4.410   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 4.053   ; 4.088   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 106.636 ; 106.512 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 106.066 ; 105.937 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.541 ; 106.427 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 106.636 ; 106.512 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 106.228 ; 106.078 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 106.261 ; 106.113 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 106.319 ; 106.174 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 106.473 ; 106.327 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 106.334 ; 106.201 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 102.162 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 102.018 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 4.666   ; 4.639   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 6.155   ; 6.170   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 4.893   ; 4.890   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 5.874   ; 5.945   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 5.099   ; 5.100   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 5.413   ; 5.436   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 4.904   ; 4.848   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 5.185   ; 5.172   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 5.696   ; 5.658   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 5.874   ; 5.945   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.473   ; 4.432   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 4.141   ; 4.124   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 6.018   ; 5.982   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 6.501   ; 6.503   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.078   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 2.242   ; 2.327   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 2.765   ; 2.633   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.023   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 2.425   ; 2.485   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 2.230   ; 2.192   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 102.984 ; 102.953 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 102.984 ; 102.953 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 103.237 ; 103.248 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 103.315 ; 103.319 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 103.071 ; 103.049 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 103.083 ; 103.077 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 103.122 ; 103.104 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 103.200 ; 103.178 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 103.134 ; 103.136 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.078 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.023 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 2.550   ; 2.610   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 3.396   ; 3.533   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 2.657   ; 2.737   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 2.267   ; 2.296   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 2.823   ; 2.903   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 3.025   ; 3.092   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 2.639   ; 2.719   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 2.866   ; 2.972   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 3.129   ; 3.269   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 3.240   ; 3.411   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 2.438   ; 2.484   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 2.267   ; 2.296   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 2.761   ; 2.815   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 3.055   ; 3.126   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.451 ;    ;    ; 5.811 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.206 ;    ;    ; 3.847 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRIG          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TxD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SIGNAL                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; MOD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TRIG          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TxD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; SEG_2DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; MOD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TRIG          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TxD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; SEG_2DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 84       ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 6        ; 0        ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 216      ; 0        ; 0        ; 0        ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2266     ; 0        ; 1        ; 2433     ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 84       ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 6        ; 0        ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 216      ; 0        ; 0        ; 0        ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2266     ; 0        ; 1        ; 2433     ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 38    ; 38   ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 177   ; 177  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Jul 14 11:47:01 2018
Info: Command: quartus_sta de0_tdc -c de0_tdc
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'de0_tdc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]} {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: phase_controller:ph_ctl|clk_10k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.978               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.811               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   197.014               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.357               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.357               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.252               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.740               0.000 CLOCK_50 
    Info (332119):    99.736               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.794               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: phase_controller:ph_ctl|clk_10k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.373               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.140               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   197.332               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.333               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.247               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.713               0.000 CLOCK_50 
    Info (332119):    99.741               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.791               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: phase_controller:ph_ctl|clk_10k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.087               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.045               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   198.338               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.161               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.185               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.185               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.269               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.425               0.000 CLOCK_50 
    Info (332119):    99.748               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.769               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 486 megabytes
    Info: Processing ended: Sat Jul 14 11:47:06 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


