Search.setIndex({"docnames": ["aes", "alu", "apb_thru", "combohash", "duart", "evc", "gluechain", "index", "interrupts", "iox", "mdma", "mesh", "pke", "pl230", "pwm", "qfc", "sce_glbsfr", "scedma", "sddc", "sensorc", "sysctrl", "timer_intf", "trng", "wdg_intf"], "filenames": ["aes.rst", "alu.rst", "apb_thru.rst", "combohash.rst", "duart.rst", "evc.rst", "gluechain.rst", "index.rst", "interrupts.rst", "iox.rst", "mdma.rst", "mesh.rst", "pke.rst", "pl230.rst", "pwm.rst", "qfc.rst", "sce_glbsfr.rst", "scedma.rst", "sddc.rst", "sensorc.rst", "sysctrl.rst", "timer_intf.rst", "trng.rst", "wdg_intf.rst"], "titles": ["AES", "ALU", "APB_THRU", "COMBOHASH", "DUART", "EVC", "GLUECHAIN", "Documentation for Cramium SoC", "Interrupt Controller", "IOX", "MDMA", "MESH", "PKE", "PL230", "PWM", "QFC", "SCE_GLBSFR", "SCEDMA", "SDDC", "SENSORC", "SYSCTRL", "TIMER_INTF", "TRNG", "WDG_INTF"], "terms": {"address": [0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23], "0x4002d000": 0, "0x4002d004": 0, "0x4002d008": 0, "0x4002d00c": 0, "0x4002d010": 0, "0x4002d014": 0, "0x4002d018": 0, "0x4002d01c": 0, "0x4002d020": 0, "0x4002d024": 0, "0x4002d028": 0, "0x4002d02c": 0, "0x4002d030": 0, "0x4002d034": 0, "0x4002d038": 0, "0x4002d03c": 0, "0x0": [0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23], "field": [0, 3, 4, 5, 6, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20], "name": [0, 3, 4, 5, 6, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20], "descript": [0, 3, 4, 5, 6, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20], "7": [0, 3, 4, 5, 9, 10, 12, 15, 16, 17, 18, 19, 20], "0": [0, 3, 4, 5, 6, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20], "sfr_crfunc": [0, 12], "read": [0, 3, 4, 5, 6, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20], "write": [0, 3, 4, 5, 6, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20], "control": [0, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20], "0x4": [0, 3, 4, 5, 6, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20], "31": [0, 3, 5, 6, 9, 11, 12, 13, 15, 16, 17, 18, 20], "sfr_ar": [0, 3, 12, 15, 18], "perform": [0, 3, 12, 15, 16, 17, 18, 20], "action": [0, 3, 12, 15, 16, 17, 18, 20], "valu": [0, 3, 12, 15, 16, 17, 18, 20], "0x5a": [0, 3, 12, 15, 18], "0x8": [0, 3, 4, 5, 6, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20], "sfr_srmfsm": 0, "onli": [0, 3, 4, 6, 9, 10, 11, 12, 16, 19, 20], "statu": [0, 3, 4, 6, 9, 10, 11, 12, 16, 19, 20], "0xc": [0, 3, 4, 5, 6, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20], "mfsm_done": [0, 3, 12], "flag": [0, 3, 5, 9, 12, 16, 20], "1": [0, 3, 5, 9, 12, 15, 16, 18, 20], "mean": [0, 3, 5, 9, 12, 16, 20], "event": [0, 3, 5, 8, 9, 12, 16, 20], "happen": [0, 3, 5, 9, 12, 16, 20], "back": [0, 3, 5, 9, 12, 16, 20], "respect": [0, 3, 5, 9, 12, 16, 20], "bit": [0, 3, 5, 9, 12, 16, 20], "posit": [0, 3, 5, 9, 12, 16, 20], "clear": [0, 3, 5, 9, 12, 16, 20], "acore_don": 0, "2": [0, 3, 12], "chnlo_don": [0, 3, 12], "3": [0, 3, 12, 17, 19, 20], "chnli_don": [0, 3, 12], "0x10": [0, 3, 5, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20], "opt_klen0": 0, "4": [0, 10, 12, 16], "opt_mode0": 0, "8": [0, 12, 18], "opt_ifstart0": 0, "0x14": [0, 3, 5, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20], "15": [0, 3, 4, 5, 9, 12, 15, 16, 17, 18, 20], "sfr_opt1": 0, "0x18": [0, 3, 5, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20], "0x1c": [0, 3, 5, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20], "0x20": [0, 3, 5, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20], "0x24": [0, 3, 5, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20], "0x28": [0, 3, 5, 9, 10, 12, 16, 17, 18, 19, 20], "0x2c": [0, 3, 5, 9, 10, 12, 16, 17, 18, 19, 20], "0x30": [0, 3, 5, 9, 10, 12, 16, 17, 18, 19, 20], "11": [0, 3, 12, 15, 17], "ptrid_iv": 0, "cr_segptrstart": [0, 3, 12], "0x34": [0, 3, 5, 9, 10, 12, 16, 17, 18, 19, 20], "ptrid_akei": 0, "0x38": [0, 3, 5, 9, 10, 12, 16, 17, 18, 19, 20], "ptrid_aib": 0, "0x3c": [0, 5, 9, 10, 12, 16, 17, 18, 19, 20], "ptrid_aob": 0, "0x4002f000": 1, "0x4002b000": 3, "0x4002b004": 3, "0x4002b008": 3, "0x4002b00c": 3, "0x4002b010": 3, "0x4002b014": 3, "0x4002b018": 3, "0x4002b01c": 3, "0x4002b020": 3, "0x4002b024": 3, "0x4002b028": 3, "0x4002b02c": 3, "0x4002b030": 3, "0x4002b034": 3, "0x4002b038": 3, "cr_func": 3, "mfsm": [3, 12], "hash_don": 3, "cr_opt_hashcnt": 3, "cr_opt_scrtchk": 3, "cr_opt_ifsob": 3, "cr_opt_ifstart": 3, "segid_lkei": 3, "segid_kei": 3, "segid_scrt": 3, "segid_msg": 3, "segid_hout": 3, "segid_sob": 3, "interrupt": 7, "ae": 7, "combohash": 7, "pke": 7, "scedma": 7, "sce_glbsfr": 7, "trng": 7, "alu": 7, "index": 7, "search": 7, "page": 7, "thi": 8, "devic": 8, "ha": 8, "an": 8, "eventmanag": 8, "base": 8, "system": 8, "individu": 8, "modul": 8, "gener": 8, "which": 8, "ar": 8, "wire": 8, "central": 8, "when": 8, "occur": 8, "you": 8, "should": 8, "look": 8, "number": 8, "up": 8, "cpu": 8, "specif": 8, "tabl": 8, "call": 8, "relev": 8, "The": 8, "follow": 8, "0x4002c000": 12, "0x4002c004": 12, "0x4002c008": 12, "0x4002c00c": 12, "0x4002c010": 12, "0x4002c014": 12, "0x4002c018": 12, "0x4002c01c": 12, "0x4002c020": 12, "0x4002c024": 12, "0x4002c028": 12, "0x4002c02c": 12, "0x4002c030": 12, "0x4002c034": 12, "0x4002c038": 12, "0x4002c03c": 12, "0x4002c040": 12, "modinvreadi": 12, "pcore_don": 12, "chnlx_done": 12, "12": 12, "sfr_optnw": 12, "sfr_optew": 12, "sfr_optmask": 12, "ptrid_pcon": 12, "ptrid_pib0": 12, "ptrid_pib1": 12, "ptrid_pkb": 12, "0x40": [5, 9, 10, 12, 16, 17, 18, 20], "ptrid_pob": 12, "0x40028000": 16, "0x40028004": 16, "0x40028008": 16, "0x4002800c": 16, "0x40028010": 16, "0x40028014": 16, "0x40028018": 16, "0x4002801c": 16, "0x40028020": 16, "0x40028024": 16, "0x40028028": 16, "0x4002802c": 16, "0x40028030": 16, "0x40028034": 16, "0x40028038": 16, "0x4002803c": 16, "0x40028040": 16, "0x40028044": 16, "0x40028048": 16, "0x4002804c": 16, "0x40028050": 16, "0x40028054": 16, "cr_scemod": 16, "cr_suben": 16, "cr_ahbsopt": 16, "sr_busi": 16, "fr_done": 16, "fr_err": 16, "ar_clrram": 16, "0xa5": 16, "sfr_tickcyc": 16, "sfr_tickcnt": 16, "5": [15, 16], "cr_ffen": 16, "ar_ffclr": 16, "32": 16, "hff00": 16, "i": 16, "sr_ff0": 16, "sr_ff": 16, "0x44": [5, 9, 10, 16, 17, 18, 20], "sr_ff1": 16, "0x48": [5, 9, 10, 16, 17, 18, 20], "sr_ff2": 16, "0x4c": [5, 9, 10, 16, 17, 18, 20], "sr_ff3": 16, "0x50": [5, 9, 10, 16, 17, 18, 20], "sr_ff4": 16, "0x54": [5, 9, 10, 16, 17, 18, 20], "sr_ff5": 16, "0x40029000": 17, "0x40029004": 17, "0x40029008": 17, "0x4002900c": 17, "0x40029010": 17, "0x40029014": 17, "0x40029018": 17, "0x4002901c": 17, "0x40029020": 17, "0x40029024": 17, "0x40029028": 17, "0x4002902c": 17, "0x40029030": 17, "0x40029034": 17, "0x40029038": 17, "0x4002903c": 17, "0x40029040": 17, "0x40029044": 17, "0x40029048": 17, "0x4002904c": 17, "0x40029050": 17, "0x40029054": 17, "0x40029058": 17, "0x4002905c": 17, "0x40029060": 17, "sfr_schstart_ar": 17, "0xaa": 17, "sfr_xch_func": 17, "sfr_xch_opt": 17, "sfr_xch_axstart": 17, "sfr_xch_segid": 17, "xchcr_segstart": 17, "29": 17, "xchcr_transiz": 17, "sfr_sch_func": 17, "sfr_sch_opt": 17, "sfr_sch_axstart": 17, "sfr_sch_segid": 17, "schcr_segstart": 17, "schcr_transiz": 17, "sfr_ich_opt": 17, "sfr_ich_segid": 17, "0x58": [5, 9, 10, 17, 18, 20], "ichcr_rpstart": 17, "0x5c": [5, 9, 10, 17, 18, 20], "ichcr_wpstart": 17, "0x60": [5, 9, 17, 18, 20], "ichcr_trans": 17, "0x4002e000": 22, "0x40042000": 4, "0x40042004": 4, "0x40042008": 4, "0x4004200c": 4, "sfr_txd": 4, "sfr_cr": 4, "sfr_sr": 4, "sfr_etuc": 4, "0x40044000": 5, "0x40044004": 5, "0x40044008": 5, "0x4004400c": 5, "0x40044010": 5, "0x40044014": 5, "0x40044018": 5, "0x4004401c": 5, "0x40044020": 5, "0x40044024": 5, "0x40044028": 5, "0x4004402c": 5, "0x40044030": 5, "0x40044034": 5, "0x40044038": 5, "0x4004403c": 5, "0x40044040": 5, "0x40044044": 5, "0x40044048": 5, "0x4004404c": 5, "0x40044050": 5, "0x40044054": 5, "0x40044058": 5, "0x4004405c": 5, "0x40044060": 5, "0x40044064": 5, "0x40044068": 5, "0x4004406c": 5, "0x40044070": 5, "0x40044074": 5, "0x40044078": 5, "0x4004407c": 5, "0x40044080": 5, "cm7even": 5, "cm7ev": 5, "tmr_evsel": 5, "pwm_evsel": 5, "ifev_err": 5, "0x64": [5, 9, 18, 20], "0x68": [5, 9, 18, 20], "0x6c": [5, 9, 18, 20], "0x70": [5, 9, 18, 20], "0x74": [5, 9, 18, 20], "0x78": [5, 9, 18, 20], "0x7c": [5, 9, 18, 20], "0x80": [5, 9, 18, 20], "errin": 5, "duart": 7, "wdg_intf": 7, "timer_intf": 7, "evc": 7, "sysctrl": 7, "0x40040000": 20, "0x40040004": 20, "0x40040008": 20, "0x4004000c": 20, "0x40040010": 20, "0x40040014": 20, "0x40040018": 20, "0x4004001c": 20, "0x40040020": 20, "0x40040024": 20, "0x40040028": 20, "0x4004002c": 20, "0x40040030": 20, "0x40040034": 20, "0x40040038": 20, "0x4004003c": 20, "0x40040040": 20, "0x40040044": 20, "0x40040048": 20, "0x4004004c": 20, "0x40040050": 20, "0x40040054": 20, "0x40040058": 20, "0x4004005c": 20, "0x40040060": 20, "0x40040064": 20, "0x40040068": 20, "0x4004006c": 20, "0x40040070": 20, "0x40040074": 20, "0x40040078": 20, "0x4004007c": 20, "0x40040080": 20, "0x40040084": 20, "0x40040088": 20, "0x4004008c": 20, "0x40040090": 20, "0x40040094": 20, "0x40040098": 20, "0x4004009c": 20, "0x400400a0": 20, "0x400400a4": 20, "0x400400a8": 20, "0x400400ac": 20, "sfr_cgusec": 20, "sfr_cgulp": 20, "sfr_cgusel0": 20, "sfr_cguset": 20, "0x32": 20, "sfr_cgusel1": 20, "fsfreq": 20, "sfr_cgufsvld": 20, "sfr_cgufscr": 20, "sfr_aclkgr": 20, "sfr_hclkgr": 20, "sfr_iclkgr": 20, "sfr_pclkgr": 20, "sfr_rcurst0": 20, "0x55aa": 20, "0x84": [9, 18, 20], "sfr_rcurst1": 20, "0x88": [9, 18, 20], "sfr_rcusrcfr": 20, "0x8c": [9, 18, 20], "0x90": [9, 18, 20], "sfr_ipcaripflow": 20, "0x57": 20, "0x94": [9, 18, 20], "sfr_ipcen": 20, "0x98": [9, 18, 20], "sfr_ipclpen": 20, "0x9c": [9, 18, 20], "6": [15, 20], "sfr_ipcosc": 20, "0xa0": [9, 18, 20], "16": [18, 20], "sfr_ipcpllmn": 20, "0xa4": [9, 18, 20], "24": [18, 20], "sfr_ipcpllf": 20, "0xa8": [9, 18, 20], "14": 20, "sfr_ipcpllq": 20, "0xac": [9, 18, 20], "sfr_ipccr": 20, "0x40043000": 21, "0x40041000": 23, "cm7evsel0": 5, "cm7evsel": 5, "cm7evsel1": 5, "cm7evsel2": 5, "cm7evsel3": 5, "cm7evsel4": 5, "cm7evsel5": 5, "cm7evsel6": 5, "cm7evsel7": 5, "ifeven0": 5, "ifeven": 5, "ifeven1": 5, "ifeven2": 5, "ifeven3": 5, "ifeven4": 5, "ifeven5": 5, "ifeven6": 5, "ifeven7": 5, "cfgfdcr0": 20, "cfgfdcr": 20, "cfgfdcr1": 20, "cfgfdcr2": 20, "cfgfdcr3": 20, "cfgfdcr4": 20, "fsfreq0": 20, "fsfreq1": 20, "fsfreq2": 20, "fsfreq3": 20, "0x50122000": 2, "apb_thru": 7, "pwm": 7, "sddc": 7, "0x50120000": 14, "0x50121000": 18, "0x50121004": 18, "0x50121008": 18, "0x5012100c": 18, "0x50121010": 18, "0x50121014": 18, "0x50121018": 18, "0x5012101c": 18, "0x50121020": 18, "0x50121024": 18, "0x50121028": 18, "0x5012102c": 18, "0x50121030": 18, "0x50121034": 18, "0x50121038": 18, "0x5012103c": 18, "0x50121040": 18, "0x50121044": 18, "0x50121048": 18, "0x5012104c": 18, "0x50121050": 18, "0x50121054": 18, "0x50121058": 18, "0x5012105c": 18, "0x50121060": 18, "0x50121064": 18, "0x50121068": 18, "0x5012106c": 18, "0x50121070": 18, "0x50121074": 18, "0x50121078": 18, "0x5012107c": 18, "0x50121080": 18, "0x50121084": 18, "0x50121088": 18, "0x5012108c": 18, "0x50121090": 18, "0x50121094": 18, "0x50121098": 18, "0x5012109c": 18, "0x501210a0": 18, "0x501210a4": 18, "0x501210a8": 18, "0x501210ac": 18, "0x501210b0": 18, "0x501210b4": 18, "0x501210b8": 18, "0x501210bc": 18, "0x501210c0": 18, "0x501210c4": 18, "0x501210c8": 18, "0x501210cc": 18, "0x501210d0": 18, "0x501210d4": 18, "0x501210d8": 18, "0x501210dc": 18, "0x501210e0": 18, "0x501210e4": 18, "0x501210e8": 18, "0x501210ec": 18, "0x501210f0": 18, "0x501210f4": 18, "0x501210f8": 18, "0x501210fc": 18, "0x50121100": 18, "0x50121104": 18, "0x50121108": 18, "0x5012110c": 18, "0x50121110": 18, "0x50121114": 18, "0x50121118": 18, "0x5012111c": 18, "0x50121120": 18, "0x50121124": 18, "0x50121128": 18, "0x5012112c": 18, "0x50121130": 18, "0x50121134": 18, "0x50121138": 18, "0x5012113c": 18, "0x50121140": 18, "0x50121144": 18, "0x50121148": 18, "0x5012114c": 18, "0x50121150": 18, "0x50121154": 18, "0x50121158": 18, "0x5012115c": 18, "0x50121160": 18, "0x50121164": 18, "0x50121168": 18, "0x5012116c": 18, "0x50121170": 18, "0x50121174": 18, "0x50121178": 18, "0x5012117c": 18, "0x50121180": 18, "0x50121184": 18, "0x50121188": 18, "0x5012118c": 18, "0x50121190": 18, "0x50121194": 18, "0x50121198": 18, "0x5012119c": 18, "0x501211a0": 18, "0x501211a4": 18, "0x501211a8": 18, "0x501211ac": 18, "0x501211b0": 18, "0x501211b4": 18, "0x501211b8": 18, "0x501211bc": 18, "0x501211c0": 18, "0x501211c4": 18, "0x501211c8": 18, "0x501211cc": 18, "0x501211d0": 18, "0x501211d4": 18, "0x501211d8": 18, "0x501211dc": 18, "0x501211e0": 18, "0x501211e4": 18, "0x501211e8": 18, "0x501211ec": 18, "0x501211f0": 18, "sfr_io": [15, 18], "23": 18, "cr_ocr": 18, "cr_rdffthre": 18, "cfg_reg_sd_spec_revis": 18, "cfg_reg_cccr_sdio_revis": 18, "17": 18, "cfg_base_addr_csa": 18, "cfg_base_addr_io_func0": 18, "cfg_base_addr_io_func": 18, "cfg_base_addr_io_func1": 18, "cfg_base_addr_io_func2": 18, "cfg_base_addr_io_func3": 18, "cfg_base_addr_io_func4": 18, "cfg_base_addr_io_func5": 18, "cfg_base_addr_io_func6": 18, "cfg_base_addr_io_func7": 18, "cfg_reg_func_cis_ptr0": 18, "cfg_reg_func_cis_ptr": 18, "cfg_reg_func_cis_ptr1": 18, "cfg_reg_func_cis_ptr2": 18, "cfg_reg_func_cis_ptr3": 18, "cfg_reg_func_cis_ptr4": 18, "cfg_reg_func_cis_ptr5": 18, "cfg_reg_func_cis_ptr6": 18, "cfg_reg_func_cis_ptr7": 18, "cfg_reg_func_ext_std_code0": 18, "cfg_reg_func_ext_std_cod": 18, "cfg_reg_func_ext_std_code1": 18, "cfg_reg_func_ext_std_code2": 18, "cfg_reg_func_ext_std_code3": 18, "cfg_reg_func_ext_std_code4": 18, "cfg_reg_func_ext_std_code5": 18, "cfg_reg_func_ext_std_code6": 18, "cfg_reg_func_ext_std_code7": 18, "cr_write_protect": 18, "cr_reg_dsr": 18, "cfg_reg_cid0": 18, "cr_reg_cid": 18, "cfg_reg_cid1": 18, "cfg_reg_cid2": 18, "cfg_reg_cid3": 18, "cfg_reg_csd0": 18, "cr_reg_csd": 18, "cfg_reg_csd1": 18, "cfg_reg_csd2": 18, "cfg_reg_csd3": 18, "cfg_reg_scr0": 18, "cr_reg_scr": 18, "cfg_reg_scr1": 18, "0xb0": [9, 18], "cfg_reg_sd_status0": 18, "cr_reg_sd_statu": 18, "0xb4": [9, 18], "cfg_reg_sd_status1": 18, "0xb8": [9, 18], "cfg_reg_sd_status2": 18, "0xbc": [9, 18], "cfg_reg_sd_status3": 18, "0xc0": [9, 18], "cfg_reg_sd_status4": 18, "0xc4": [9, 18], "cfg_reg_sd_status5": 18, "0xc8": [9, 18], "cfg_reg_sd_status6": 18, "0xcc": [9, 18], "cfg_reg_sd_status7": 18, "0xd0": [9, 18], "cfg_reg_sd_status8": 18, "0xd4": [9, 18], "cfg_reg_sd_status9": 18, "0xd8": [9, 18], "cfg_reg_sd_status10": 18, "0xdc": [9, 18], "cfg_reg_sd_status11": 18, "0xe0": [9, 18], "cfg_reg_sd_status12": 18, "0xe4": [9, 18], "cfg_reg_sd_status13": 18, "0xe8": [9, 18], "cfg_reg_sd_status14": 18, "0xec": [9, 18], "cfg_reg_sd_status15": 18, "0xf0": [9, 18], "0xf4": [9, 18], "0xf8": [9, 18], "0xfc": [9, 18], "0x100": [9, 18], "cfg_base_addr_mem_func0": 18, "cfg_base_addr_mem_func": 18, "0x104": [9, 18], "cfg_base_addr_mem_func1": 18, "0x108": [9, 18], "cfg_base_addr_mem_func2": 18, "0x10c": [9, 18], "cfg_base_addr_mem_func3": 18, "0x110": [9, 18], "cfg_base_addr_mem_func4": 18, "0x114": [9, 18], "cfg_base_addr_mem_func5": 18, "0x118": [9, 18], "cfg_base_addr_mem_func6": 18, "0x11c": [9, 18], "cfg_base_addr_mem_func7": 18, "0x120": [9, 18], "cfg_base_addr_mem_func8": 18, "0x124": [9, 18], "cfg_base_addr_mem_func9": 18, "0x128": [9, 18], "cfg_base_addr_mem_func10": 18, "0x12c": [9, 18], "cfg_base_addr_mem_func11": 18, "0x130": [9, 18], "cfg_base_addr_mem_func12": 18, "0x134": [9, 18], "cfg_base_addr_mem_func13": 18, "0x138": [9, 18], "cfg_base_addr_mem_func14": 18, "0x13c": [9, 18], "cfg_base_addr_mem_func15": 18, "0x140": [9, 18], "cfg_base_addr_mem_func16": 18, "0x144": [9, 18], "cfg_base_addr_mem_func17": 18, "0x148": [9, 18], "cfg_reg_func_isdio_interface_code0": 18, "cfg_reg_func_isdio_interface_cod": 18, "0x14c": [9, 18], "cfg_reg_func_isdio_interface_code1": 18, "0x150": [9, 18], "cfg_reg_func_isdio_interface_code2": 18, "0x154": [9, 18], "cfg_reg_func_isdio_interface_code3": 18, "0x158": [9, 18], "cfg_reg_func_isdio_interface_code4": 18, "0x15c": [9, 18], "cfg_reg_func_isdio_interface_code5": 18, "0x160": [9, 18], "cfg_reg_func_isdio_interface_code6": 18, "0x164": [9, 18], "0x168": [9, 18], "cfg_reg_func_manufact_code0": 18, "cfg_reg_func_manufact_cod": 18, "0x16c": [9, 18], "cfg_reg_func_manufact_code1": 18, "0x170": [9, 18], "cfg_reg_func_manufact_code2": 18, "0x174": [9, 18], "cfg_reg_func_manufact_code3": 18, "0x178": [9, 18], "cfg_reg_func_manufact_code4": 18, "0x17c": [9, 18], "cfg_reg_func_manufact_code5": 18, "0x180": [9, 18], "cfg_reg_func_manufact_code6": 18, "0x184": [9, 18], "0x188": [9, 18], "cfg_reg_func_manufact_info0": 18, "cfg_reg_func_manufact_info": 18, "0x18c": [9, 18], "cfg_reg_func_manufact_info1": 18, "0x190": [9, 18], "cfg_reg_func_manufact_info2": 18, "0x194": [9, 18], "cfg_reg_func_manufact_info3": 18, "0x198": [9, 18], "cfg_reg_func_manufact_info4": 18, "0x19c": [9, 18], "cfg_reg_func_manufact_info5": 18, "0x1a0": [9, 18], "cfg_reg_func_manufact_info6": 18, "0x1a4": [9, 18], "0x1a8": [9, 18], "cfg_reg_func_isdio_type_sup_code0": 18, "cfg_reg_func_isdio_type_sup_cod": 18, "0x1ac": [9, 18], "cfg_reg_func_isdio_type_sup_code1": 18, "0x1b0": [9, 18], "cfg_reg_func_isdio_type_sup_code2": 18, "0x1b4": [9, 18], "cfg_reg_func_isdio_type_sup_code3": 18, "0x1b8": [9, 18], "cfg_reg_func_isdio_type_sup_code4": 18, "0x1bc": [9, 18], "cfg_reg_func_isdio_type_sup_code5": 18, "0x1c0": [9, 18], "cfg_reg_func_isdio_type_sup_code6": 18, "0x1c4": [9, 18], "0x1c8": [9, 18], "cfg_reg_func_info0": 18, "cfg_reg_func_info": 18, "0x1cc": [9, 18], "cfg_reg_func_info1": 18, "0x1d0": [9, 18], "cfg_reg_func_info2": 18, "0x1d4": [9, 18], "cfg_reg_func_info3": 18, "0x1d8": [9, 18], "cfg_reg_func_info4": 18, "0x1dc": [9, 18], "cfg_reg_func_info5": 18, "0x1e0": [9, 18], "cfg_reg_func_info6": 18, "0x1e4": [9, 18], "0x1e8": [9, 18], "0x1ec": [9, 18], "0x1f0": [9, 18], "cfg_reg_max_curr": 18, "cfg_reg_data_strc_vers": 18, "cfg_reg_uhs_1_support": 18, "iox": 7, "0x5012f000": 9, "0x5012f004": 9, "0x5012f008": 9, "0x5012f00c": 9, "0x5012f010": 9, "0x5012f014": 9, "0x5012f018": 9, "0x5012f01c": 9, "0x5012f020": 9, "0x5012f024": 9, "0x5012f028": 9, "0x5012f02c": 9, "0x5012f030": 9, "0x5012f034": 9, "0x5012f038": 9, "0x5012f03c": 9, "0x5012f040": 9, "0x5012f044": 9, "0x5012f048": 9, "0x5012f04c": 9, "0x5012f050": 9, "0x5012f054": 9, "0x5012f058": 9, "0x5012f05c": 9, "0x5012f060": 9, "0x5012f064": 9, "0x5012f068": 9, "0x5012f06c": 9, "0x5012f070": 9, "0x5012f074": 9, "0x5012f078": 9, "0x5012f07c": 9, "0x5012f080": 9, "0x5012f084": 9, "0x5012f088": 9, "0x5012f08c": 9, "0x5012f090": 9, "0x5012f094": 9, "0x5012f098": 9, "0x5012f09c": 9, "0x5012f0a0": 9, "0x5012f0a4": 9, "0x5012f0a8": 9, "0x5012f0ac": 9, "0x5012f0b0": 9, "0x5012f0b4": 9, "0x5012f0b8": 9, "0x5012f0bc": 9, "0x5012f0c0": 9, "0x5012f0c4": 9, "0x5012f0c8": 9, "0x5012f0cc": 9, "0x5012f0d0": 9, "0x5012f0d4": 9, "0x5012f0d8": 9, "0x5012f0dc": 9, "0x5012f0e0": 9, "0x5012f0e4": 9, "0x5012f0e8": 9, "0x5012f0ec": 9, "0x5012f0f0": 9, "0x5012f0f4": 9, "0x5012f0f8": 9, "0x5012f0fc": 9, "0x5012f100": 9, "0x5012f104": 9, "0x5012f108": 9, "0x5012f10c": 9, "0x5012f110": 9, "0x5012f114": 9, "0x5012f118": 9, "0x5012f11c": 9, "0x5012f120": 9, "0x5012f124": 9, "0x5012f128": 9, "0x5012f12c": 9, "0x5012f130": 9, "0x5012f134": 9, "0x5012f138": 9, "0x5012f13c": 9, "0x5012f140": 9, "0x5012f144": 9, "0x5012f148": 9, "0x5012f14c": 9, "0x5012f150": 9, "0x5012f154": 9, "0x5012f158": 9, "0x5012f15c": 9, "0x5012f160": 9, "0x5012f164": 9, "0x5012f168": 9, "0x5012f16c": 9, "0x5012f170": 9, "0x5012f174": 9, "0x5012f178": 9, "0x5012f17c": 9, "0x5012f180": 9, "0x5012f184": 9, "0x5012f188": 9, "0x5012f18c": 9, "0x5012f190": 9, "0x5012f194": 9, "0x5012f198": 9, "0x5012f19c": 9, "0x5012f1a0": 9, "0x5012f1a4": 9, "0x5012f1a8": 9, "0x5012f1ac": 9, "0x5012f1b0": 9, "0x5012f1b4": 9, "0x5012f1b8": 9, "0x5012f1bc": 9, "0x5012f1c0": 9, "0x5012f1c4": 9, "0x5012f1c8": 9, "0x5012f1cc": 9, "0x5012f1d0": 9, "0x5012f1d4": 9, "0x5012f1d8": 9, "0x5012f1dc": 9, "0x5012f1e0": 9, "0x5012f1e4": 9, "0x5012f1e8": 9, "0x5012f1ec": 9, "0x5012f1f0": 9, "0x5012f1f4": 9, "0x5012f1f8": 9, "0x5012f1fc": 9, "0x5012f200": 9, "crafsel0": 9, "crafsel": 9, "crafsel1": 9, "crafsel2": 9, "crafsel3": 9, "crafsel4": 9, "crafsel5": 9, "crafsel6": 9, "crafsel7": 9, "9": 9, "crint0": 9, "crint": 9, "crint1": 9, "crint2": 9, "crint3": 9, "crint4": 9, "crint5": 9, "crint6": 9, "crint7": 9, "frint": 9, "0x1f4": 9, "0x1f8": 9, "0x1fc": 9, "0x200": 9, "piosel": 9, "0x5012f204": 9, "0x5012f208": 9, "0x5012f20c": 9, "0x5012f210": 9, "0x5012f214": 9, "0x5012f218": 9, "0x5012f21c": 9, "0x5012f220": 9, "0x5012f224": 9, "0x5012f228": 9, "0x5012f22c": 9, "0x5012f230": 9, "0x5012f234": 9, "0x5012f238": 9, "0x5012f23c": 9, "0x5012f240": 9, "0x5012f244": 9, "0x5012f248": 9, "0x5012f24c": 9, "0x5012f250": 9, "0x5012f254": 9, "0x5012f258": 9, "0x5012f25c": 9, "crgo0": 9, "crgo": 9, "crgo1": 9, "crgo2": 9, "crgo3": 9, "crgoe0": 9, "crgoe": 9, "crgoe1": 9, "crgoe2": 9, "crgoe3": 9, "crgpu0": 9, "crgpu": 9, "crgpu1": 9, "crgpu2": 9, "crgpu3": 9, "srgi0": 9, "srgi": 9, "srgi1": 9, "srgi2": 9, "srgi3": 9, "0x204": 9, "0x208": 9, "0x20c": 9, "0x210": 9, "0x214": 9, "0x218": 9, "0x21c": 9, "0x220": 9, "0x224": 9, "0x228": 9, "0x22c": 9, "0x230": 9, "cr_cfg_schmsel0": 9, "cr_cfg_schmsel": 9, "0x234": 9, "cr_cfg_schmsel1": 9, "0x238": 9, "cr_cfg_schmsel2": 9, "0x23c": 9, "cr_cfg_schmsel3": 9, "0x240": 9, "cr_cfg_slewslow0": 9, "cr_cfg_slewslow": 9, "0x244": 9, "cr_cfg_slewslow1": 9, "0x248": 9, "cr_cfg_slewslow2": 9, "0x24c": 9, "cr_cfg_slewslow3": 9, "0x250": 9, "cr_cfg_drvsel0": 9, "cr_cfg_drvsel": 9, "0x254": 9, "cr_cfg_drvsel1": 9, "0x258": 9, "cr_cfg_drvsel2": 9, "0x25c": 9, "cr_cfg_drvsel3": 9, "mdma": 7, "qfc": 7, "0x40001000": 13, "0x40001004": [], "0x40001008": [], "0x4000100c": [], "0x40001010": [], "0x40001014": [], "0x40001018": [], "0x4000101c": [], "0x40001020": [], "0x40001024": [], "0x40001028": [], "0x4000102c": [], "0x40001030": [], "0x40001034": [], "0x40001038": [], "0x4000103c": [], "0x40001040": [], "0x40001044": [], "0x40001048": [], "0x4000104c": [], "0x40001050": [], "0x40001054": [], "0x40001058": [], "0x4000105c": [], "cr_evsel0": 10, "cr_evsel": 10, "cr_evsel1": 10, "cr_evsel2": 10, "cr_evsel3": 10, "cr_evsel4": 10, "cr_evsel5": 10, "cr_evsel6": 10, "cr_evsel7": 10, "cr_mdmareq0": 10, "cr_mdmareq": 10, "cr_mdmareq1": 10, "cr_mdmareq2": 10, "cr_mdmareq3": 10, "cr_mdmareq4": 10, "cr_mdmareq5": 10, "cr_mdmareq6": 10, "cr_mdmareq7": 10, "sr_mdmareq0": 10, "sr_mdmareq": 10, "sr_mdmareq1": 10, "sr_mdmareq2": 10, "sr_mdmareq3": 10, "sr_mdmareq4": 10, "sr_mdmareq5": 10, "sr_mdmareq6": 10, "sr_mdmareq7": 10, "0x40000000": 15, "0x40000004": 15, "0x40000008": 15, "0x4000000c": 15, "0x40000010": 15, "0x40000014": 15, "0x40000018": 15, "0x4000001c": 15, "0x40000020": 15, "0x40000024": 15, "paddrvsel": 15, "cr_xip_addrmod": 15, "cr_xip_opcod": 15, "cr_xip_width": 15, "cr_xip_ssel": 15, "cr_xip_dumcyc": 15, "13": 15, "cr_xip_cfg": 15, "0x40002000": 10, "0x40002004": 10, "0x40002008": 10, "0x4000200c": 10, "0x40002010": 10, "0x40002014": 10, "0x40002018": 10, "0x4000201c": 10, "0x40002020": 10, "0x40002024": 10, "0x40002028": 10, "0x4000202c": 10, "0x40002030": 10, "0x40002034": 10, "0x40002038": 10, "0x4000203c": 10, "0x40002040": 10, "0x40002044": 10, "0x40002048": 10, "0x4000204c": 10, "0x40002050": 10, "0x40002054": 10, "0x40002058": 10, "0x4000205c": 10, "pl230": 7, "placehold": 13, "0x40054000": 6, "0x40054004": 6, "0x40054008": 6, "0x4005400c": 6, "cr_gcmask": 6, "gluereg": 6, "gluerst": 6, "gluetest": 6, "gluechain": 7, "mesh": 7, "sensorc": 7, "0x40052000": 11, "0x40052004": 11, "0x40052008": 11, "0x4005200c": 11, "0x40052010": 11, "0x40052014": 11, "0x40052018": 11, "0x4005201c": 11, "0x40052020": 11, "0x40052024": 11, "cr_mldrv0": 11, "cr_mldrv": 11, "cr_mlie0": 11, "cr_mlie": 11, "sr_mlsr0": 11, "sr_mlsr": 11, "sr_mlsr1": 11, "sr_mlsr2": 11, "sr_mlsr3": 11, "sr_mlsr4": 11, "sr_mlsr5": 11, "sr_mlsr6": 11, "sr_mlsr7": 11, "0x40053000": 19, "0x40053004": 19, "0x40053008": 19, "0x4005300c": 19, "0x40053010": 19, "0x40053014": 19, "0x40053018": 19, "0x4005301c": 19, "0x40053020": 19, "0x40053024": 19, "0x40053028": 19, "0x4005302c": 19, "0x40053030": 19, "0x40053034": 19, "0x40053038": 19, "0x4005303c": 19, "cr_vdmask0": 19, "cr_vdmask1": 19, "sr_vdsr": 19, "cr_ldmask": 19, "sr_ldsr": 19, "sfr_ldcfg": 19, "cr_vdcfg0": 19, "cr_vdcfg": 19, "cr_vdcfg1": 19, "cr_vdcfg2": 19, "cr_vdcfg3": 19, "cr_vdcfg4": 19, "cr_vdcfg5": 19, "cr_vdcfg6": 19, "cr_vdcfg7": 19}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"ae": 0, "regist": [0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23], "list": [0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23], "aes_sfr_crfunc": 0, "aes_sfr_ar": 0, "aes_sfr_srmfsm": 0, "aes_sfr_fr": 0, "aes_sfr_opt": 0, "aes_sfr_opt1": 0, "aes_reserved6": 0, "aes_reserved7": 0, "aes_reserved8": 0, "aes_reserved9": 0, "aes_reserved10": 0, "aes_reserved11": 0, "aes_sfr_segptr_ptrid_iv": 0, "aes_sfr_segptr_ptrid_akei": 0, "aes_sfr_segptr_ptrid_aib": 0, "aes_sfr_segptr_ptrid_aob": 0, "alu": 1, "alu_reserved0": 1, "combohash": 3, "combohash_sfr_crfunc": 3, "combohash_sfr_ar": 3, "combohash_sfr_srmfsm": 3, "combohash_sfr_fr": 3, "combohash_sfr_opt1": 3, "combohash_sfr_opt2": 3, "combohash_reserved6": 3, "combohash_reserved7": 3, "combohash_sfr_segptr_segid_lkei": 3, "combohash_sfr_segptr_segid_kei": 3, "combohash_reserved10": 3, "combohash_sfr_segptr_segid_scrt": 3, "combohash_sfr_segptr_segid_msg": 3, "combohash_sfr_segptr_segid_hout": 3, "combohash_sfr_segptr_segid_sob": 3, "document": 7, "cramium": 7, "sce": [], "modul": 7, "group": 7, "indic": 7, "tabl": 7, "interrupt": 8, "control": 8, "assign": 8, "pke": 12, "pke_sfr_crfunc": 12, "pke_sfr_ar": 12, "pke_sfr_srmfsm": 12, "pke_sfr_fr": 12, "pke_sfr_optnw": 12, "pke_sfr_optew": 12, "pke_reserved6": 12, "pke_reserved7": 12, "pke_sfr_optmask": 12, "pke_reserved9": 12, "pke_reserved10": 12, "pke_reserved11": 12, "pke_sfr_segptr_ptrid_pcon": 12, "pke_sfr_segptr_ptrid_pib0": 12, "pke_sfr_segptr_ptrid_pib1": 12, "pke_sfr_segptr_ptrid_pkb": 12, "pke_sfr_segptr_ptrid_pob": 12, "sce_glbsfr": 16, "sce_glbsfr_sfr_scemod": 16, "sce_glbsfr_sfr_suben": 16, "sce_glbsfr_sfr_ahb": 16, "sce_glbsfr_reserved3": 16, "sce_glbsfr_sfr_srbusi": 16, "sce_glbsfr_sfr_frdon": 16, "sce_glbsfr_sfr_frerr": 16, "sce_glbsfr_sfr_arclr": 16, "sce_glbsfr_sfr_tickcyc": 16, "sce_glbsfr_sfr_tickcnt": 16, "sce_glbsfr_reserved10": 16, "sce_glbsfr_reserved11": 16, "sce_glbsfr_sfr_ffen": 16, "sce_glbsfr_sfr_ffclr": 16, "sce_glbsfr_reserved14": 16, "sce_glbsfr_reserved15": 16, "sce_glbsfr_sfr_ffcnt_sr_ff0": 16, "sce_glbsfr_sfr_ffcnt_sr_ff1": 16, "sce_glbsfr_sfr_ffcnt_sr_ff2": 16, "sce_glbsfr_sfr_ffcnt_sr_ff3": 16, "sce_glbsfr_sfr_ffcnt_sr_ff4": 16, "sce_glbsfr_sfr_ffcnt_sr_ff5": 16, "scedma": 17, "scedma_sfr_schstart_ar": 17, "scedma_reserved1": 17, "scedma_reserved2": 17, "scedma_reserved3": 17, "scedma_sfr_xch_func": 17, "scedma_sfr_xch_opt": 17, "scedma_sfr_xch_axstart": 17, "scedma_sfr_xch_segid": 17, "scedma_sfr_xch_segstart": 17, "scedma_sfr_xch_trans": 17, "scedma_reserved10": 17, "scedma_reserved11": 17, "scedma_sfr_sch_func": 17, "scedma_sfr_sch_opt": 17, "scedma_sfr_sch_axstart": 17, "scedma_sfr_sch_segid": 17, "scedma_sfr_sch_segstart": 17, "scedma_sfr_sch_trans": 17, "scedma_reserved18": 17, "scedma_reserved19": 17, "scedma_sfr_ich_opt": 17, "scedma_sfr_ich_segid": 17, "scedma_sfr_ich_rpstart": 17, "scedma_sfr_ich_wpstart": 17, "scedma_sfr_ich_trans": 17, "trng": 22, "trng_reserved0": 22, "duart": 4, "duart_sfr_txd": 4, "duart_sfr_cr": 4, "duart_sfr_sr": 4, "duart_sfr_etuc": 4, "evc": 5, "evc_reserved0": [], "evc_reserved1": [], "evc_reserved2": [], "evc_reserved3": [], "evc_reserved4": [], "evc_reserved5": [], "evc_reserved6": [], "evc_reserved7": [], "evc_sfr_cm7even": 5, "evc_sfr_cm7evfr": 5, "evc_reserved10": 5, "evc_reserved11": 5, "evc_sfr_tmrevsel": 5, "evc_sfr_pwmevsel": 5, "evc_reserved14": 5, "evc_reserved15": 5, "evc_reserved16": [], "evc_reserved17": [], "evc_reserved18": [], "evc_reserved19": [], "evc_reserved20": [], "evc_reserved21": [], "evc_reserved22": [], "evc_reserved23": [], "evc_sfr_ifeverrfr": 5, "evc_reserved25": 5, "evc_reserved26": 5, "evc_reserved27": 5, "evc_reserved28": 5, "evc_reserved29": 5, "evc_reserved30": 5, "evc_reserved31": 5, "evc_sfr_cm7errfr": 5, "sysctrl": 20, "sysctrl_sfr_cgusec": 20, "sysctrl_sfr_cgulp": 20, "sysctrl_reserved2": 20, "sysctrl_reserved3": 20, "sysctrl_sfr_cgusel0": 20, "sysctrl_reserved5": [], "sysctrl_reserved6": [], "sysctrl_reserved7": [], "sysctrl_reserved8": [], "sysctrl_reserved9": [], "sysctrl_reserved10": 20, "sysctrl_sfr_cguset": 20, "sysctrl_sfr_cgusel1": 20, "sysctrl_reserved13": 20, "sysctrl_reserved14": 20, "sysctrl_reserved15": 20, "sysctrl_sfr_cgufssr": [], "sysctrl_reserved17": [], "sysctrl_reserved18": [], "sysctrl_reserved19": [], "sysctrl_sfr_cgufsvld": 20, "sysctrl_sfr_cgufscr": 20, "sysctrl_reserved22": 20, "sysctrl_reserved23": 20, "sysctrl_sfr_aclkgr": 20, "sysctrl_sfr_hclkgr": 20, "sysctrl_sfr_iclkgr": 20, "sysctrl_sfr_pclkgr": 20, "sysctrl_reserved28": 20, "sysctrl_reserved29": 20, "sysctrl_reserved30": 20, "sysctrl_reserved31": 20, "sysctrl_sfr_rcurst0": 20, "sysctrl_sfr_rcurst1": 20, "sysctrl_sfr_rcusrcfr": 20, "sysctrl_reserved35": 20, "sysctrl_sfr_ipcaripflow": 20, "sysctrl_sfr_ipcen": 20, "sysctrl_sfr_ipclpen": 20, "sysctrl_sfr_ipcosc": 20, "sysctrl_sfr_ipcpllmn": 20, "sysctrl_sfr_ipcpllf": 20, "sysctrl_sfr_ipcpllq": 20, "sysctrl_sfr_ipccr": 20, "timer_intf": 21, "timer_intf_reserved0": 21, "wdg_intf": 23, "wdg_intf_reserved0": 23, "sysctrl_reserved16": [], "evc_sfr_cm7evsel_cm7evsel0": 5, "evc_sfr_cm7evsel_cm7evsel1": 5, "evc_sfr_cm7evsel_cm7evsel2": 5, "evc_sfr_cm7evsel_cm7evsel3": 5, "evc_sfr_cm7evsel_cm7evsel4": 5, "evc_sfr_cm7evsel_cm7evsel5": 5, "evc_sfr_cm7evsel_cm7evsel6": 5, "evc_sfr_cm7evsel_cm7evsel7": 5, "evc_sfr_ifeven_ifeven0": 5, "evc_sfr_ifeven_ifeven1": 5, "evc_sfr_ifeven_ifeven2": 5, "evc_sfr_ifeven_ifeven3": 5, "evc_sfr_ifeven_ifeven4": 5, "evc_sfr_ifeven_ifeven5": 5, "evc_sfr_ifeven_ifeven6": 5, "evc_sfr_ifeven_ifeven7": 5, "sysctrl_sfr_cgufd_cfgfdcr0": 20, "sysctrl_sfr_cgufd_cfgfdcr1": 20, "sysctrl_sfr_cgufd_cfgfdcr2": 20, "sysctrl_sfr_cgufd_cfgfdcr3": 20, "sysctrl_sfr_cgufd_cfgfdcr4": 20, "sysctrl_sfr_cgufssr_fsfreq0": 20, "sysctrl_sfr_cgufssr_fsfreq1": 20, "sysctrl_sfr_cgufssr_fsfreq2": 20, "sysctrl_sfr_cgufssr_fsfreq3": 20, "apb_thru": 2, "apb_thru_reserved0": 2, "pwm": 14, "pwm_reserved0": 14, "sddc": 18, "sddc_sfr_io": 18, "sddc_sfr_ar": 18, "sddc_reserved2": 18, "sddc_reserved3": 18, "sddc_cr_ocr": 18, "sddc_cr_rdffthre": 18, "sddc_cr_rev": 18, "sddc_cr_bacsa": 18, "sddc_cr_baiofn_cfg_base_addr_io_func0": 18, "sddc_cr_baiofn_cfg_base_addr_io_func1": 18, "sddc_cr_baiofn_cfg_base_addr_io_func2": 18, "sddc_cr_baiofn_cfg_base_addr_io_func3": 18, "sddc_cr_baiofn_cfg_base_addr_io_func4": 18, "sddc_cr_baiofn_cfg_base_addr_io_func5": 18, "sddc_cr_baiofn_cfg_base_addr_io_func6": 18, "sddc_cr_baiofn_cfg_base_addr_io_func7": 18, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr0": 18, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr1": 18, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr2": 18, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr3": 18, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr4": 18, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr5": 18, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr6": 18, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr7": 18, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code0": 18, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code1": 18, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code2": 18, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code3": 18, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code4": 18, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code5": 18, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code6": 18, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code7": 18, "sddc_cr_write_protect": 18, "sddc_cr_reg_dsr": 18, "sddc_cr_reg_cid_cfg_reg_cid0": 18, "sddc_cr_reg_cid_cfg_reg_cid1": 18, "sddc_cr_reg_cid_cfg_reg_cid2": 18, "sddc_cr_reg_cid_cfg_reg_cid3": 18, "sddc_cr_reg_csd_cfg_reg_csd0": 18, "sddc_cr_reg_csd_cfg_reg_csd1": 18, "sddc_cr_reg_csd_cfg_reg_csd2": 18, "sddc_cr_reg_csd_cfg_reg_csd3": 18, "sddc_cr_reg_scr_cfg_reg_scr0": 18, "sddc_cr_reg_scr_cfg_reg_scr1": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status0": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status1": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status2": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status3": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status4": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status5": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status6": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status7": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status8": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status9": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status10": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status11": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status12": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status13": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status14": 18, "sddc_cr_reg_sd_status_cfg_reg_sd_status15": 18, "sddc_reserved60": 18, "sddc_reserved61": 18, "sddc_reserved62": 18, "sddc_reserved63": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func0": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func1": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func2": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func3": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func4": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func5": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func6": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func7": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func8": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func9": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func10": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func11": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func12": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func13": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func14": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func15": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func16": 18, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func17": 18, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code0": 18, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code1": 18, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code2": 18, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code3": 18, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code4": 18, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code5": 18, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code6": 18, "sddc_reserved89": 18, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code0": 18, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code1": 18, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code2": 18, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code3": 18, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code4": 18, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code5": 18, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code6": 18, "sddc_reserved97": 18, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info0": 18, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info1": 18, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info2": 18, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info3": 18, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info4": 18, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info5": 18, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info6": 18, "sddc_reserved105": 18, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code0": 18, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code1": 18, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code2": 18, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code3": 18, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code4": 18, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code5": 18, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code6": 18, "sddc_reserved113": 18, "sddc_cr_reg_func_info_cfg_reg_func_info0": 18, "sddc_cr_reg_func_info_cfg_reg_func_info1": 18, "sddc_cr_reg_func_info_cfg_reg_func_info2": 18, "sddc_cr_reg_func_info_cfg_reg_func_info3": 18, "sddc_cr_reg_func_info_cfg_reg_func_info4": 18, "sddc_cr_reg_func_info_cfg_reg_func_info5": 18, "sddc_cr_reg_func_info_cfg_reg_func_info6": 18, "sddc_reserved121": 18, "sddc_reserved122": 18, "sddc_reserved123": 18, "sddc_cr_reg_uhs_1_support": 18, "iox": 9, "iox_sfr_afsel_crafsel0": 9, "iox_sfr_afsel_crafsel1": 9, "iox_sfr_afsel_crafsel2": 9, "iox_sfr_afsel_crafsel3": 9, "iox_sfr_afsel_crafsel4": 9, "iox_sfr_afsel_crafsel5": 9, "iox_sfr_afsel_crafsel6": 9, "iox_sfr_afsel_crafsel7": 9, "iox_reserved8": 9, "iox_reserved9": 9, "iox_reserved10": 9, "iox_reserved11": 9, "iox_reserved12": 9, "iox_reserved13": 9, "iox_reserved14": 9, "iox_reserved15": 9, "iox_reserved16": 9, "iox_reserved17": 9, "iox_reserved18": 9, "iox_reserved19": 9, "iox_reserved20": 9, "iox_reserved21": 9, "iox_reserved22": 9, "iox_reserved23": 9, "iox_reserved24": 9, "iox_reserved25": 9, "iox_reserved26": 9, "iox_reserved27": 9, "iox_reserved28": 9, "iox_reserved29": 9, "iox_reserved30": 9, "iox_reserved31": 9, "iox_reserved32": 9, "iox_reserved33": 9, "iox_reserved34": 9, "iox_reserved35": 9, "iox_reserved36": 9, "iox_reserved37": 9, "iox_reserved38": 9, "iox_reserved39": 9, "iox_reserved40": 9, "iox_reserved41": 9, "iox_reserved42": 9, "iox_reserved43": 9, "iox_reserved44": 9, "iox_reserved45": 9, "iox_reserved46": 9, "iox_reserved47": 9, "iox_reserved48": 9, "iox_reserved49": 9, "iox_reserved50": 9, "iox_reserved51": 9, "iox_reserved52": 9, "iox_reserved53": 9, "iox_reserved54": 9, "iox_reserved55": 9, "iox_reserved56": 9, "iox_reserved57": 9, "iox_reserved58": 9, "iox_reserved59": 9, "iox_reserved60": 9, "iox_reserved61": 9, "iox_reserved62": 9, "iox_reserved63": 9, "iox_sfr_intcr_crint0": 9, "iox_sfr_intcr_crint1": 9, "iox_sfr_intcr_crint2": 9, "iox_sfr_intcr_crint3": 9, "iox_sfr_intcr_crint4": 9, "iox_sfr_intcr_crint5": 9, "iox_sfr_intcr_crint6": 9, "iox_sfr_intcr_crint7": 9, "iox_sfr_intfr": 9, "iox_reserved73": 9, "iox_reserved74": 9, "iox_reserved75": 9, "iox_reserved76": [], "iox_reserved77": [], "iox_reserved78": [], "iox_reserved79": [], "iox_reserved80": [], "iox_reserved81": [], "iox_reserved82": [], "iox_reserved83": [], "iox_reserved84": [], "iox_reserved85": [], "iox_reserved86": [], "iox_reserved87": [], "iox_reserved88": [], "iox_reserved89": [], "iox_reserved90": [], "iox_reserved91": [], "iox_reserved92": 9, "iox_reserved93": 9, "iox_reserved94": 9, "iox_reserved95": 9, "iox_reserved96": 9, "iox_reserved97": 9, "iox_reserved98": 9, "iox_reserved99": 9, "iox_reserved100": 9, "iox_reserved101": 9, "iox_reserved102": 9, "iox_reserved103": 9, "iox_reserved104": 9, "iox_reserved105": 9, "iox_reserved106": 9, "iox_reserved107": 9, "iox_reserved108": 9, "iox_reserved109": 9, "iox_reserved110": 9, "iox_reserved111": 9, "iox_reserved112": 9, "iox_reserved113": 9, "iox_reserved114": 9, "iox_reserved115": 9, "iox_reserved116": 9, "iox_reserved117": 9, "iox_reserved118": 9, "iox_reserved119": 9, "iox_reserved120": 9, "iox_reserved121": 9, "iox_reserved122": 9, "iox_reserved123": 9, "iox_reserved124": 9, "iox_reserved125": 9, "iox_reserved126": 9, "iox_reserved127": 9, "iox_sfr_piosel": 9, "iox_sfr_gpioout_crgo0": 9, "iox_sfr_gpioout_crgo1": 9, "iox_sfr_gpioout_crgo2": 9, "iox_sfr_gpioout_crgo3": 9, "iox_sfr_gpiooe_crgoe0": 9, "iox_sfr_gpiooe_crgoe1": 9, "iox_sfr_gpiooe_crgoe2": 9, "iox_sfr_gpiooe_crgoe3": 9, "iox_sfr_gpiopu_crgpu0": 9, "iox_sfr_gpiopu_crgpu1": 9, "iox_sfr_gpiopu_crgpu2": 9, "iox_sfr_gpiopu_crgpu3": 9, "iox_sfr_gpioin_srgi0": 9, "iox_sfr_gpioin_srgi1": 9, "iox_sfr_gpioin_srgi2": 9, "iox_sfr_gpioin_srgi3": 9, "iox_reserved129": 9, "iox_reserved130": 9, "iox_reserved131": 9, "iox_reserved132": 9, "iox_reserved133": 9, "iox_reserved134": 9, "iox_reserved135": 9, "iox_reserved136": 9, "iox_reserved137": 9, "iox_reserved138": 9, "iox_reserved139": 9, "iox_sfr_cfg_schm_cr_cfg_schmsel0": 9, "iox_sfr_cfg_schm_cr_cfg_schmsel1": 9, "iox_sfr_cfg_schm_cr_cfg_schmsel2": 9, "iox_sfr_cfg_schm_cr_cfg_schmsel3": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow0": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow1": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow2": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow3": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel0": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel1": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel2": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel3": 9, "mdma": 10, "mdma_sfr_evsel_cr_evsel0": 10, "mdma_sfr_evsel_cr_evsel1": 10, "mdma_sfr_evsel_cr_evsel2": 10, "mdma_sfr_evsel_cr_evsel3": 10, "mdma_sfr_evsel_cr_evsel4": 10, "mdma_sfr_evsel_cr_evsel5": 10, "mdma_sfr_evsel_cr_evsel6": 10, "mdma_sfr_evsel_cr_evsel7": 10, "mdma_sfr_cr_cr_mdmareq0": 10, "mdma_sfr_cr_cr_mdmareq1": 10, "mdma_sfr_cr_cr_mdmareq2": 10, "mdma_sfr_cr_cr_mdmareq3": 10, "mdma_sfr_cr_cr_mdmareq4": 10, "mdma_sfr_cr_cr_mdmareq5": 10, "mdma_sfr_cr_cr_mdmareq6": 10, "mdma_sfr_cr_cr_mdmareq7": 10, "mdma_sfr_sr_sr_mdmareq0": 10, "mdma_sfr_sr_sr_mdmareq1": 10, "mdma_sfr_sr_sr_mdmareq2": 10, "mdma_sfr_sr_sr_mdmareq3": 10, "mdma_sfr_sr_sr_mdmareq4": 10, "mdma_sfr_sr_sr_mdmareq5": 10, "mdma_sfr_sr_sr_mdmareq6": 10, "mdma_sfr_sr_sr_mdmareq7": 10, "qfc": 15, "qfc_sfr_io": 15, "qfc_sfr_ar": 15, "qfc_sfr_iodrv": 15, "qfc_reserved3": 15, "qfc_cr_xip_addrmod": 15, "qfc_cr_xip_opcod": 15, "qfc_cr_xip_width": 15, "qfc_cr_xip_ssel": 15, "qfc_cr_xip_dumcyc": 15, "qfc_cr_xip_cfg": 15, "pl230": 13, "pl230_pl230": 13, "gluechain": 6, "gluechain_sfr_gcmask": 6, "gluechain_sfr_gcsr": 6, "gluechain_sfr_gcrst": 6, "gluechain_sfr_gctest": 6, "mesh": 11, "mesh_sfr_mldrv_cr_mldrv0": 11, "mesh_sfr_mlie_cr_mlie0": 11, "mesh_sfr_mlsr_sr_mlsr0": 11, "mesh_sfr_mlsr_sr_mlsr1": 11, "mesh_sfr_mlsr_sr_mlsr2": 11, "mesh_sfr_mlsr_sr_mlsr3": 11, "mesh_sfr_mlsr_sr_mlsr4": 11, "mesh_sfr_mlsr_sr_mlsr5": 11, "mesh_sfr_mlsr_sr_mlsr6": 11, "mesh_sfr_mlsr_sr_mlsr7": 11, "sensorc": 19, "sensorc_sfr_vdmask0": 19, "sensorc_sfr_vdmask1": 19, "sensorc_sfr_vdsr": 19, "sensorc_reserved3": 19, "sensorc_sfr_ldmask": 19, "sensorc_sfr_ldsr": 19, "sensorc_sfr_ldcfg": 19, "sensorc_reserved7": 19, "sensorc_sfr_vdcfg_cr_vdcfg0": 19, "sensorc_sfr_vdcfg_cr_vdcfg1": 19, "sensorc_sfr_vdcfg_cr_vdcfg2": 19, "sensorc_sfr_vdcfg_cr_vdcfg3": 19, "sensorc_sfr_vdcfg_cr_vdcfg4": 19, "sensorc_sfr_vdcfg_cr_vdcfg5": 19, "sensorc_sfr_vdcfg_cr_vdcfg6": 19, "sensorc_sfr_vdcfg_cr_vdcfg7": 19, "soc": 7}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"AES": [[0, "aes"]], "Register Listing for AES": [[0, "register-listing-for-aes"]], "AES_SFR_CRFUNC": [[0, "aes-sfr-crfunc"]], "AES_SFR_AR": [[0, "aes-sfr-ar"]], "AES_SFR_SRMFSM": [[0, "aes-sfr-srmfsm"]], "AES_SFR_FR": [[0, "aes-sfr-fr"]], "AES_SFR_OPT": [[0, "aes-sfr-opt"]], "AES_SFR_OPT1": [[0, "aes-sfr-opt1"]], "AES_RESERVED6": [[0, "aes-reserved6"]], "AES_RESERVED7": [[0, "aes-reserved7"]], "AES_RESERVED8": [[0, "aes-reserved8"]], "AES_RESERVED9": [[0, "aes-reserved9"]], "AES_RESERVED10": [[0, "aes-reserved10"]], "AES_RESERVED11": [[0, "aes-reserved11"]], "AES_SFR_SEGPTR_PTRID_IV": [[0, "aes-sfr-segptr-ptrid-iv"]], "AES_SFR_SEGPTR_PTRID_AKEY": [[0, "aes-sfr-segptr-ptrid-akey"]], "AES_SFR_SEGPTR_PTRID_AIB": [[0, "aes-sfr-segptr-ptrid-aib"]], "AES_SFR_SEGPTR_PTRID_AOB": [[0, "aes-sfr-segptr-ptrid-aob"]], "ALU": [[1, "alu"]], "Register Listing for ALU": [[1, "register-listing-for-alu"]], "ALU_RESERVED0": [[1, "alu-reserved0"]], "APB_THRU": [[2, "apb-thru"]], "Register Listing for APB_THRU": [[2, "register-listing-for-apb-thru"]], "APB_THRU_RESERVED0": [[2, "apb-thru-reserved0"]], "COMBOHASH": [[3, "combohash"]], "Register Listing for COMBOHASH": [[3, "register-listing-for-combohash"]], "COMBOHASH_SFR_CRFUNC": [[3, "combohash-sfr-crfunc"]], "COMBOHASH_SFR_AR": [[3, "combohash-sfr-ar"]], "COMBOHASH_SFR_SRMFSM": [[3, "combohash-sfr-srmfsm"]], "COMBOHASH_SFR_FR": [[3, "combohash-sfr-fr"]], "COMBOHASH_SFR_OPT1": [[3, "combohash-sfr-opt1"]], "COMBOHASH_SFR_OPT2": [[3, "combohash-sfr-opt2"]], "COMBOHASH_RESERVED6": [[3, "combohash-reserved6"]], "COMBOHASH_RESERVED7": [[3, "combohash-reserved7"]], "COMBOHASH_SFR_SEGPTR_SEGID_LKEY": [[3, "combohash-sfr-segptr-segid-lkey"]], "COMBOHASH_SFR_SEGPTR_SEGID_KEY": [[3, "combohash-sfr-segptr-segid-key"]], "COMBOHASH_RESERVED10": [[3, "combohash-reserved10"]], "COMBOHASH_SFR_SEGPTR_SEGID_SCRT": [[3, "combohash-sfr-segptr-segid-scrt"]], "COMBOHASH_SFR_SEGPTR_SEGID_MSG": [[3, "combohash-sfr-segptr-segid-msg"]], "COMBOHASH_SFR_SEGPTR_SEGID_HOUT": [[3, "combohash-sfr-segptr-segid-hout"]], "COMBOHASH_SFR_SEGPTR_SEGID_SOB": [[3, "combohash-sfr-segptr-segid-sob"]], "DUART": [[4, "duart"]], "Register Listing for DUART": [[4, "register-listing-for-duart"]], "DUART_SFR_TXD": [[4, "duart-sfr-txd"]], "DUART_SFR_CR": [[4, "duart-sfr-cr"]], "DUART_SFR_SR": [[4, "duart-sfr-sr"]], "DUART_SFR_ETUC": [[4, "duart-sfr-etuc"]], "EVC": [[5, "evc"]], "Register Listing for EVC": [[5, "register-listing-for-evc"]], "EVC_SFR_CM7EVSEL_CM7EVSEL0": [[5, "evc-sfr-cm7evsel-cm7evsel0"]], "EVC_SFR_CM7EVSEL_CM7EVSEL1": [[5, "evc-sfr-cm7evsel-cm7evsel1"]], "EVC_SFR_CM7EVSEL_CM7EVSEL2": [[5, "evc-sfr-cm7evsel-cm7evsel2"]], "EVC_SFR_CM7EVSEL_CM7EVSEL3": [[5, "evc-sfr-cm7evsel-cm7evsel3"]], "EVC_SFR_CM7EVSEL_CM7EVSEL4": [[5, "evc-sfr-cm7evsel-cm7evsel4"]], "EVC_SFR_CM7EVSEL_CM7EVSEL5": [[5, "evc-sfr-cm7evsel-cm7evsel5"]], "EVC_SFR_CM7EVSEL_CM7EVSEL6": [[5, "evc-sfr-cm7evsel-cm7evsel6"]], "EVC_SFR_CM7EVSEL_CM7EVSEL7": [[5, "evc-sfr-cm7evsel-cm7evsel7"]], "EVC_SFR_CM7EVEN": [[5, "evc-sfr-cm7even"]], "EVC_SFR_CM7EVFR": [[5, "evc-sfr-cm7evfr"]], "EVC_RESERVED10": [[5, "evc-reserved10"]], "EVC_RESERVED11": [[5, "evc-reserved11"]], "EVC_SFR_TMREVSEL": [[5, "evc-sfr-tmrevsel"]], "EVC_SFR_PWMEVSEL": [[5, "evc-sfr-pwmevsel"]], "EVC_RESERVED14": [[5, "evc-reserved14"]], "EVC_RESERVED15": [[5, "evc-reserved15"]], "EVC_SFR_IFEVEN_IFEVEN0": [[5, "evc-sfr-ifeven-ifeven0"]], "EVC_SFR_IFEVEN_IFEVEN1": [[5, "evc-sfr-ifeven-ifeven1"]], "EVC_SFR_IFEVEN_IFEVEN2": [[5, "evc-sfr-ifeven-ifeven2"]], "EVC_SFR_IFEVEN_IFEVEN3": [[5, "evc-sfr-ifeven-ifeven3"]], "EVC_SFR_IFEVEN_IFEVEN4": [[5, "evc-sfr-ifeven-ifeven4"]], "EVC_SFR_IFEVEN_IFEVEN5": [[5, "evc-sfr-ifeven-ifeven5"]], "EVC_SFR_IFEVEN_IFEVEN6": [[5, "evc-sfr-ifeven-ifeven6"]], "EVC_SFR_IFEVEN_IFEVEN7": [[5, "evc-sfr-ifeven-ifeven7"]], "EVC_SFR_IFEVERRFR": [[5, "evc-sfr-ifeverrfr"]], "EVC_RESERVED25": [[5, "evc-reserved25"]], "EVC_RESERVED26": [[5, "evc-reserved26"]], "EVC_RESERVED27": [[5, "evc-reserved27"]], "EVC_RESERVED28": [[5, "evc-reserved28"]], "EVC_RESERVED29": [[5, "evc-reserved29"]], "EVC_RESERVED30": [[5, "evc-reserved30"]], "EVC_RESERVED31": [[5, "evc-reserved31"]], "EVC_SFR_CM7ERRFR": [[5, "evc-sfr-cm7errfr"]], "GLUECHAIN": [[6, "gluechain"]], "Register Listing for GLUECHAIN": [[6, "register-listing-for-gluechain"]], "GLUECHAIN_SFR_GCMASK": [[6, "gluechain-sfr-gcmask"]], "GLUECHAIN_SFR_GCSR": [[6, "gluechain-sfr-gcsr"]], "GLUECHAIN_SFR_GCRST": [[6, "gluechain-sfr-gcrst"]], "GLUECHAIN_SFR_GCTEST": [[6, "gluechain-sfr-gctest"]], "Documentation for Cramium SoC": [[7, "documentation-for-cramium-soc"]], "Modules": [[7, "modules"]], "Register Groups": [[7, "register-groups"]], "Indices and tables": [[7, "indices-and-tables"]], "Interrupt Controller": [[8, "interrupt-controller"]], "Assigned Interrupts": [[8, "assigned-interrupts"]], "IOX": [[9, "iox"]], "Register Listing for IOX": [[9, "register-listing-for-iox"]], "IOX_SFR_AFSEL_CRAFSEL0": [[9, "iox-sfr-afsel-crafsel0"]], "IOX_SFR_AFSEL_CRAFSEL1": [[9, "iox-sfr-afsel-crafsel1"]], "IOX_SFR_AFSEL_CRAFSEL2": [[9, "iox-sfr-afsel-crafsel2"]], "IOX_SFR_AFSEL_CRAFSEL3": [[9, "iox-sfr-afsel-crafsel3"]], "IOX_SFR_AFSEL_CRAFSEL4": [[9, "iox-sfr-afsel-crafsel4"]], "IOX_SFR_AFSEL_CRAFSEL5": [[9, "iox-sfr-afsel-crafsel5"]], "IOX_SFR_AFSEL_CRAFSEL6": [[9, "iox-sfr-afsel-crafsel6"]], "IOX_SFR_AFSEL_CRAFSEL7": [[9, "iox-sfr-afsel-crafsel7"]], "IOX_RESERVED8": [[9, "iox-reserved8"]], "IOX_RESERVED9": [[9, "iox-reserved9"]], "IOX_RESERVED10": [[9, "iox-reserved10"]], "IOX_RESERVED11": [[9, "iox-reserved11"]], "IOX_RESERVED12": [[9, "iox-reserved12"]], "IOX_RESERVED13": [[9, "iox-reserved13"]], "IOX_RESERVED14": [[9, "iox-reserved14"]], "IOX_RESERVED15": [[9, "iox-reserved15"]], "IOX_RESERVED16": [[9, "iox-reserved16"]], "IOX_RESERVED17": [[9, "iox-reserved17"]], "IOX_RESERVED18": [[9, "iox-reserved18"]], "IOX_RESERVED19": [[9, "iox-reserved19"]], "IOX_RESERVED20": [[9, "iox-reserved20"]], "IOX_RESERVED21": [[9, "iox-reserved21"]], "IOX_RESERVED22": [[9, "iox-reserved22"]], "IOX_RESERVED23": [[9, "iox-reserved23"]], "IOX_RESERVED24": [[9, "iox-reserved24"]], "IOX_RESERVED25": [[9, "iox-reserved25"]], "IOX_RESERVED26": [[9, "iox-reserved26"]], "IOX_RESERVED27": [[9, "iox-reserved27"]], "IOX_RESERVED28": [[9, "iox-reserved28"]], "IOX_RESERVED29": [[9, "iox-reserved29"]], "IOX_RESERVED30": [[9, "iox-reserved30"]], "IOX_RESERVED31": [[9, "iox-reserved31"]], "IOX_RESERVED32": [[9, "iox-reserved32"]], "IOX_RESERVED33": [[9, "iox-reserved33"]], "IOX_RESERVED34": [[9, "iox-reserved34"]], "IOX_RESERVED35": [[9, "iox-reserved35"]], "IOX_RESERVED36": [[9, "iox-reserved36"]], "IOX_RESERVED37": [[9, "iox-reserved37"]], "IOX_RESERVED38": [[9, "iox-reserved38"]], "IOX_RESERVED39": [[9, "iox-reserved39"]], "IOX_RESERVED40": [[9, "iox-reserved40"]], "IOX_RESERVED41": [[9, "iox-reserved41"]], "IOX_RESERVED42": [[9, "iox-reserved42"]], "IOX_RESERVED43": [[9, "iox-reserved43"]], "IOX_RESERVED44": [[9, "iox-reserved44"]], "IOX_RESERVED45": [[9, "iox-reserved45"]], "IOX_RESERVED46": [[9, "iox-reserved46"]], "IOX_RESERVED47": [[9, "iox-reserved47"]], "IOX_RESERVED48": [[9, "iox-reserved48"]], "IOX_RESERVED49": [[9, "iox-reserved49"]], "IOX_RESERVED50": [[9, "iox-reserved50"]], "IOX_RESERVED51": [[9, "iox-reserved51"]], "IOX_RESERVED52": [[9, "iox-reserved52"]], "IOX_RESERVED53": [[9, "iox-reserved53"]], "IOX_RESERVED54": [[9, "iox-reserved54"]], "IOX_RESERVED55": [[9, "iox-reserved55"]], "IOX_RESERVED56": [[9, "iox-reserved56"]], "IOX_RESERVED57": [[9, "iox-reserved57"]], "IOX_RESERVED58": [[9, "iox-reserved58"]], "IOX_RESERVED59": [[9, "iox-reserved59"]], "IOX_RESERVED60": [[9, "iox-reserved60"]], "IOX_RESERVED61": [[9, "iox-reserved61"]], "IOX_RESERVED62": [[9, "iox-reserved62"]], "IOX_RESERVED63": [[9, "iox-reserved63"]], "IOX_SFR_INTCR_CRINT0": [[9, "iox-sfr-intcr-crint0"]], "IOX_SFR_INTCR_CRINT1": [[9, "iox-sfr-intcr-crint1"]], "IOX_SFR_INTCR_CRINT2": [[9, "iox-sfr-intcr-crint2"]], "IOX_SFR_INTCR_CRINT3": [[9, "iox-sfr-intcr-crint3"]], "IOX_SFR_INTCR_CRINT4": [[9, "iox-sfr-intcr-crint4"]], "IOX_SFR_INTCR_CRINT5": [[9, "iox-sfr-intcr-crint5"]], "IOX_SFR_INTCR_CRINT6": [[9, "iox-sfr-intcr-crint6"]], "IOX_SFR_INTCR_CRINT7": [[9, "iox-sfr-intcr-crint7"]], "IOX_SFR_INTFR": [[9, "iox-sfr-intfr"]], "IOX_RESERVED73": [[9, "iox-reserved73"]], "IOX_RESERVED74": [[9, "iox-reserved74"]], "IOX_RESERVED75": [[9, "iox-reserved75"]], "IOX_SFR_GPIOOUT_CRGO0": [[9, "iox-sfr-gpioout-crgo0"]], "IOX_SFR_GPIOOUT_CRGO1": [[9, "iox-sfr-gpioout-crgo1"]], "IOX_SFR_GPIOOUT_CRGO2": [[9, "iox-sfr-gpioout-crgo2"]], "IOX_SFR_GPIOOUT_CRGO3": [[9, "iox-sfr-gpioout-crgo3"]], "IOX_SFR_GPIOOE_CRGOE0": [[9, "iox-sfr-gpiooe-crgoe0"]], "IOX_SFR_GPIOOE_CRGOE1": [[9, "iox-sfr-gpiooe-crgoe1"]], "IOX_SFR_GPIOOE_CRGOE2": [[9, "iox-sfr-gpiooe-crgoe2"]], "IOX_SFR_GPIOOE_CRGOE3": [[9, "iox-sfr-gpiooe-crgoe3"]], "IOX_SFR_GPIOPU_CRGPU0": [[9, "iox-sfr-gpiopu-crgpu0"]], "IOX_SFR_GPIOPU_CRGPU1": [[9, "iox-sfr-gpiopu-crgpu1"]], "IOX_SFR_GPIOPU_CRGPU2": [[9, "iox-sfr-gpiopu-crgpu2"]], "IOX_SFR_GPIOPU_CRGPU3": [[9, "iox-sfr-gpiopu-crgpu3"]], "IOX_SFR_GPIOIN_SRGI0": [[9, "iox-sfr-gpioin-srgi0"]], "IOX_SFR_GPIOIN_SRGI1": [[9, "iox-sfr-gpioin-srgi1"]], "IOX_SFR_GPIOIN_SRGI2": [[9, "iox-sfr-gpioin-srgi2"]], "IOX_SFR_GPIOIN_SRGI3": [[9, "iox-sfr-gpioin-srgi3"]], "IOX_RESERVED92": [[9, "iox-reserved92"]], "IOX_RESERVED93": [[9, "iox-reserved93"]], "IOX_RESERVED94": [[9, "iox-reserved94"]], "IOX_RESERVED95": [[9, "iox-reserved95"]], "IOX_RESERVED96": [[9, "iox-reserved96"]], "IOX_RESERVED97": [[9, "iox-reserved97"]], "IOX_RESERVED98": [[9, "iox-reserved98"]], "IOX_RESERVED99": [[9, "iox-reserved99"]], "IOX_RESERVED100": [[9, "iox-reserved100"]], "IOX_RESERVED101": [[9, "iox-reserved101"]], "IOX_RESERVED102": [[9, "iox-reserved102"]], "IOX_RESERVED103": [[9, "iox-reserved103"]], "IOX_RESERVED104": [[9, "iox-reserved104"]], "IOX_RESERVED105": [[9, "iox-reserved105"]], "IOX_RESERVED106": [[9, "iox-reserved106"]], "IOX_RESERVED107": [[9, "iox-reserved107"]], "IOX_RESERVED108": [[9, "iox-reserved108"]], "IOX_RESERVED109": [[9, "iox-reserved109"]], "IOX_RESERVED110": [[9, "iox-reserved110"]], "IOX_RESERVED111": [[9, "iox-reserved111"]], "IOX_RESERVED112": [[9, "iox-reserved112"]], "IOX_RESERVED113": [[9, "iox-reserved113"]], "IOX_RESERVED114": [[9, "iox-reserved114"]], "IOX_RESERVED115": [[9, "iox-reserved115"]], "IOX_RESERVED116": [[9, "iox-reserved116"]], "IOX_RESERVED117": [[9, "iox-reserved117"]], "IOX_RESERVED118": [[9, "iox-reserved118"]], "IOX_RESERVED119": [[9, "iox-reserved119"]], "IOX_RESERVED120": [[9, "iox-reserved120"]], "IOX_RESERVED121": [[9, "iox-reserved121"]], "IOX_RESERVED122": [[9, "iox-reserved122"]], "IOX_RESERVED123": [[9, "iox-reserved123"]], "IOX_RESERVED124": [[9, "iox-reserved124"]], "IOX_RESERVED125": [[9, "iox-reserved125"]], "IOX_RESERVED126": [[9, "iox-reserved126"]], "IOX_RESERVED127": [[9, "iox-reserved127"]], "IOX_SFR_PIOSEL": [[9, "iox-sfr-piosel"]], "IOX_RESERVED129": [[9, "iox-reserved129"]], "IOX_RESERVED130": [[9, "iox-reserved130"]], "IOX_RESERVED131": [[9, "iox-reserved131"]], "IOX_RESERVED132": [[9, "iox-reserved132"]], "IOX_RESERVED133": [[9, "iox-reserved133"]], "IOX_RESERVED134": [[9, "iox-reserved134"]], "IOX_RESERVED135": [[9, "iox-reserved135"]], "IOX_RESERVED136": [[9, "iox-reserved136"]], "IOX_RESERVED137": [[9, "iox-reserved137"]], "IOX_RESERVED138": [[9, "iox-reserved138"]], "IOX_RESERVED139": [[9, "iox-reserved139"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel0"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel1"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel2"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel3"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow0"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow1"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow2"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow3"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel0"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel1"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel2"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel3"]], "MDMA": [[10, "mdma"]], "Register Listing for MDMA": [[10, "register-listing-for-mdma"]], "MDMA_SFR_EVSEL_CR_EVSEL0": [[10, "mdma-sfr-evsel-cr-evsel0"]], "MDMA_SFR_EVSEL_CR_EVSEL1": [[10, "mdma-sfr-evsel-cr-evsel1"]], "MDMA_SFR_EVSEL_CR_EVSEL2": [[10, "mdma-sfr-evsel-cr-evsel2"]], "MDMA_SFR_EVSEL_CR_EVSEL3": [[10, "mdma-sfr-evsel-cr-evsel3"]], "MDMA_SFR_EVSEL_CR_EVSEL4": [[10, "mdma-sfr-evsel-cr-evsel4"]], "MDMA_SFR_EVSEL_CR_EVSEL5": [[10, "mdma-sfr-evsel-cr-evsel5"]], "MDMA_SFR_EVSEL_CR_EVSEL6": [[10, "mdma-sfr-evsel-cr-evsel6"]], "MDMA_SFR_EVSEL_CR_EVSEL7": [[10, "mdma-sfr-evsel-cr-evsel7"]], "MDMA_SFR_CR_CR_MDMAREQ0": [[10, "mdma-sfr-cr-cr-mdmareq0"]], "MDMA_SFR_CR_CR_MDMAREQ1": [[10, "mdma-sfr-cr-cr-mdmareq1"]], "MDMA_SFR_CR_CR_MDMAREQ2": [[10, "mdma-sfr-cr-cr-mdmareq2"]], "MDMA_SFR_CR_CR_MDMAREQ3": [[10, "mdma-sfr-cr-cr-mdmareq3"]], "MDMA_SFR_CR_CR_MDMAREQ4": [[10, "mdma-sfr-cr-cr-mdmareq4"]], "MDMA_SFR_CR_CR_MDMAREQ5": [[10, "mdma-sfr-cr-cr-mdmareq5"]], "MDMA_SFR_CR_CR_MDMAREQ6": [[10, "mdma-sfr-cr-cr-mdmareq6"]], "MDMA_SFR_CR_CR_MDMAREQ7": [[10, "mdma-sfr-cr-cr-mdmareq7"]], "MDMA_SFR_SR_SR_MDMAREQ0": [[10, "mdma-sfr-sr-sr-mdmareq0"]], "MDMA_SFR_SR_SR_MDMAREQ1": [[10, "mdma-sfr-sr-sr-mdmareq1"]], "MDMA_SFR_SR_SR_MDMAREQ2": [[10, "mdma-sfr-sr-sr-mdmareq2"]], "MDMA_SFR_SR_SR_MDMAREQ3": [[10, "mdma-sfr-sr-sr-mdmareq3"]], "MDMA_SFR_SR_SR_MDMAREQ4": [[10, "mdma-sfr-sr-sr-mdmareq4"]], "MDMA_SFR_SR_SR_MDMAREQ5": [[10, "mdma-sfr-sr-sr-mdmareq5"]], "MDMA_SFR_SR_SR_MDMAREQ6": [[10, "mdma-sfr-sr-sr-mdmareq6"]], "MDMA_SFR_SR_SR_MDMAREQ7": [[10, "mdma-sfr-sr-sr-mdmareq7"]], "MESH": [[11, "mesh"]], "Register Listing for MESH": [[11, "register-listing-for-mesh"]], "MESH_SFR_MLDRV_CR_MLDRV0": [[11, "mesh-sfr-mldrv-cr-mldrv0"]], "MESH_SFR_MLIE_CR_MLIE0": [[11, "mesh-sfr-mlie-cr-mlie0"]], "MESH_SFR_MLSR_SR_MLSR0": [[11, "mesh-sfr-mlsr-sr-mlsr0"]], "MESH_SFR_MLSR_SR_MLSR1": [[11, "mesh-sfr-mlsr-sr-mlsr1"]], "MESH_SFR_MLSR_SR_MLSR2": [[11, "mesh-sfr-mlsr-sr-mlsr2"]], "MESH_SFR_MLSR_SR_MLSR3": [[11, "mesh-sfr-mlsr-sr-mlsr3"]], "MESH_SFR_MLSR_SR_MLSR4": [[11, "mesh-sfr-mlsr-sr-mlsr4"]], "MESH_SFR_MLSR_SR_MLSR5": [[11, "mesh-sfr-mlsr-sr-mlsr5"]], "MESH_SFR_MLSR_SR_MLSR6": [[11, "mesh-sfr-mlsr-sr-mlsr6"]], "MESH_SFR_MLSR_SR_MLSR7": [[11, "mesh-sfr-mlsr-sr-mlsr7"]], "PKE": [[12, "pke"]], "Register Listing for PKE": [[12, "register-listing-for-pke"]], "PKE_SFR_CRFUNC": [[12, "pke-sfr-crfunc"]], "PKE_SFR_AR": [[12, "pke-sfr-ar"]], "PKE_SFR_SRMFSM": [[12, "pke-sfr-srmfsm"]], "PKE_SFR_FR": [[12, "pke-sfr-fr"]], "PKE_SFR_OPTNW": [[12, "pke-sfr-optnw"]], "PKE_SFR_OPTEW": [[12, "pke-sfr-optew"]], "PKE_RESERVED6": [[12, "pke-reserved6"]], "PKE_RESERVED7": [[12, "pke-reserved7"]], "PKE_SFR_OPTMASK": [[12, "pke-sfr-optmask"]], "PKE_RESERVED9": [[12, "pke-reserved9"]], "PKE_RESERVED10": [[12, "pke-reserved10"]], "PKE_RESERVED11": [[12, "pke-reserved11"]], "PKE_SFR_SEGPTR_PTRID_PCON": [[12, "pke-sfr-segptr-ptrid-pcon"]], "PKE_SFR_SEGPTR_PTRID_PIB0": [[12, "pke-sfr-segptr-ptrid-pib0"]], "PKE_SFR_SEGPTR_PTRID_PIB1": [[12, "pke-sfr-segptr-ptrid-pib1"]], "PKE_SFR_SEGPTR_PTRID_PKB": [[12, "pke-sfr-segptr-ptrid-pkb"]], "PKE_SFR_SEGPTR_PTRID_POB": [[12, "pke-sfr-segptr-ptrid-pob"]], "PL230": [[13, "pl230"]], "Register Listing for PL230": [[13, "register-listing-for-pl230"]], "PL230_PL230": [[13, "pl230-pl230"]], "PWM": [[14, "pwm"]], "Register Listing for PWM": [[14, "register-listing-for-pwm"]], "PWM_RESERVED0": [[14, "pwm-reserved0"]], "QFC": [[15, "qfc"]], "Register Listing for QFC": [[15, "register-listing-for-qfc"]], "QFC_SFR_IO": [[15, "qfc-sfr-io"]], "QFC_SFR_AR": [[15, "qfc-sfr-ar"]], "QFC_SFR_IODRV": [[15, "qfc-sfr-iodrv"]], "QFC_RESERVED3": [[15, "qfc-reserved3"]], "QFC_CR_XIP_ADDRMODE": [[15, "qfc-cr-xip-addrmode"]], "QFC_CR_XIP_OPCODE": [[15, "qfc-cr-xip-opcode"]], "QFC_CR_XIP_WIDTH": [[15, "qfc-cr-xip-width"]], "QFC_CR_XIP_SSEL": [[15, "qfc-cr-xip-ssel"]], "QFC_CR_XIP_DUMCYC": [[15, "qfc-cr-xip-dumcyc"]], "QFC_CR_XIP_CFG": [[15, "qfc-cr-xip-cfg"]], "SCE_GLBSFR": [[16, "sce-glbsfr"]], "Register Listing for SCE_GLBSFR": [[16, "register-listing-for-sce-glbsfr"]], "SCE_GLBSFR_SFR_SCEMODE": [[16, "sce-glbsfr-sfr-scemode"]], "SCE_GLBSFR_SFR_SUBEN": [[16, "sce-glbsfr-sfr-suben"]], "SCE_GLBSFR_SFR_AHBS": [[16, "sce-glbsfr-sfr-ahbs"]], "SCE_GLBSFR_RESERVED3": [[16, "sce-glbsfr-reserved3"]], "SCE_GLBSFR_SFR_SRBUSY": [[16, "sce-glbsfr-sfr-srbusy"]], "SCE_GLBSFR_SFR_FRDONE": [[16, "sce-glbsfr-sfr-frdone"]], "SCE_GLBSFR_SFR_FRERR": [[16, "sce-glbsfr-sfr-frerr"]], "SCE_GLBSFR_SFR_ARCLR": [[16, "sce-glbsfr-sfr-arclr"]], "SCE_GLBSFR_SFR_TICKCYC": [[16, "sce-glbsfr-sfr-tickcyc"]], "SCE_GLBSFR_SFR_TICKCNT": [[16, "sce-glbsfr-sfr-tickcnt"]], "SCE_GLBSFR_RESERVED10": [[16, "sce-glbsfr-reserved10"]], "SCE_GLBSFR_RESERVED11": [[16, "sce-glbsfr-reserved11"]], "SCE_GLBSFR_SFR_FFEN": [[16, "sce-glbsfr-sfr-ffen"]], "SCE_GLBSFR_SFR_FFCLR": [[16, "sce-glbsfr-sfr-ffclr"]], "SCE_GLBSFR_RESERVED14": [[16, "sce-glbsfr-reserved14"]], "SCE_GLBSFR_RESERVED15": [[16, "sce-glbsfr-reserved15"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF0": [[16, "sce-glbsfr-sfr-ffcnt-sr-ff0"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF1": [[16, "sce-glbsfr-sfr-ffcnt-sr-ff1"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF2": [[16, "sce-glbsfr-sfr-ffcnt-sr-ff2"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF3": [[16, "sce-glbsfr-sfr-ffcnt-sr-ff3"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF4": [[16, "sce-glbsfr-sfr-ffcnt-sr-ff4"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF5": [[16, "sce-glbsfr-sfr-ffcnt-sr-ff5"]], "SCEDMA": [[17, "scedma"]], "Register Listing for SCEDMA": [[17, "register-listing-for-scedma"]], "SCEDMA_SFR_SCHSTART_AR": [[17, "scedma-sfr-schstart-ar"]], "SCEDMA_RESERVED1": [[17, "scedma-reserved1"]], "SCEDMA_RESERVED2": [[17, "scedma-reserved2"]], "SCEDMA_RESERVED3": [[17, "scedma-reserved3"]], "SCEDMA_SFR_XCH_FUNC": [[17, "scedma-sfr-xch-func"]], "SCEDMA_SFR_XCH_OPT": [[17, "scedma-sfr-xch-opt"]], "SCEDMA_SFR_XCH_AXSTART": [[17, "scedma-sfr-xch-axstart"]], "SCEDMA_SFR_XCH_SEGID": [[17, "scedma-sfr-xch-segid"]], "SCEDMA_SFR_XCH_SEGSTART": [[17, "scedma-sfr-xch-segstart"]], "SCEDMA_SFR_XCH_TRANSIZE": [[17, "scedma-sfr-xch-transize"]], "SCEDMA_RESERVED10": [[17, "scedma-reserved10"]], "SCEDMA_RESERVED11": [[17, "scedma-reserved11"]], "SCEDMA_SFR_SCH_FUNC": [[17, "scedma-sfr-sch-func"]], "SCEDMA_SFR_SCH_OPT": [[17, "scedma-sfr-sch-opt"]], "SCEDMA_SFR_SCH_AXSTART": [[17, "scedma-sfr-sch-axstart"]], "SCEDMA_SFR_SCH_SEGID": [[17, "scedma-sfr-sch-segid"]], "SCEDMA_SFR_SCH_SEGSTART": [[17, "scedma-sfr-sch-segstart"]], "SCEDMA_SFR_SCH_TRANSIZE": [[17, "scedma-sfr-sch-transize"]], "SCEDMA_RESERVED18": [[17, "scedma-reserved18"]], "SCEDMA_RESERVED19": [[17, "scedma-reserved19"]], "SCEDMA_SFR_ICH_OPT": [[17, "scedma-sfr-ich-opt"]], "SCEDMA_SFR_ICH_SEGID": [[17, "scedma-sfr-ich-segid"]], "SCEDMA_SFR_ICH_RPSTART": [[17, "scedma-sfr-ich-rpstart"]], "SCEDMA_SFR_ICH_WPSTART": [[17, "scedma-sfr-ich-wpstart"]], "SCEDMA_SFR_ICH_TRANSIZE": [[17, "scedma-sfr-ich-transize"]], "SDDC": [[18, "sddc"]], "Register Listing for SDDC": [[18, "register-listing-for-sddc"]], "SDDC_SFR_IO": [[18, "sddc-sfr-io"]], "SDDC_SFR_AR": [[18, "sddc-sfr-ar"]], "SDDC_RESERVED2": [[18, "sddc-reserved2"]], "SDDC_RESERVED3": [[18, "sddc-reserved3"]], "SDDC_CR_OCR": [[18, "sddc-cr-ocr"]], "SDDC_CR_RDFFTHRES": [[18, "sddc-cr-rdffthres"]], "SDDC_CR_REV": [[18, "sddc-cr-rev"]], "SDDC_CR_BACSA": [[18, "sddc-cr-bacsa"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC0": [[18, "sddc-cr-baiofn-cfg-base-addr-io-func0"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC1": [[18, "sddc-cr-baiofn-cfg-base-addr-io-func1"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC2": [[18, "sddc-cr-baiofn-cfg-base-addr-io-func2"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC3": [[18, "sddc-cr-baiofn-cfg-base-addr-io-func3"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC4": [[18, "sddc-cr-baiofn-cfg-base-addr-io-func4"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC5": [[18, "sddc-cr-baiofn-cfg-base-addr-io-func5"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC6": [[18, "sddc-cr-baiofn-cfg-base-addr-io-func6"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC7": [[18, "sddc-cr-baiofn-cfg-base-addr-io-func7"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR0": [[18, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr0"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR1": [[18, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr1"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR2": [[18, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr2"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR3": [[18, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr3"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR4": [[18, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr4"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR5": [[18, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr5"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR6": [[18, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr6"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR7": [[18, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr7"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE0": [[18, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code0"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE1": [[18, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code1"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE2": [[18, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code2"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE3": [[18, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code3"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE4": [[18, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code4"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE5": [[18, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code5"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE6": [[18, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code6"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE7": [[18, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code7"]], "SDDC_CR_WRITE_PROTECT": [[18, "sddc-cr-write-protect"]], "SDDC_CR_REG_DSR": [[18, "sddc-cr-reg-dsr"]], "SDDC_CR_REG_CID_CFG_REG_CID0": [[18, "sddc-cr-reg-cid-cfg-reg-cid0"]], "SDDC_CR_REG_CID_CFG_REG_CID1": [[18, "sddc-cr-reg-cid-cfg-reg-cid1"]], "SDDC_CR_REG_CID_CFG_REG_CID2": [[18, "sddc-cr-reg-cid-cfg-reg-cid2"]], "SDDC_CR_REG_CID_CFG_REG_CID3": [[18, "sddc-cr-reg-cid-cfg-reg-cid3"]], "SDDC_CR_REG_CSD_CFG_REG_CSD0": [[18, "sddc-cr-reg-csd-cfg-reg-csd0"]], "SDDC_CR_REG_CSD_CFG_REG_CSD1": [[18, "sddc-cr-reg-csd-cfg-reg-csd1"]], "SDDC_CR_REG_CSD_CFG_REG_CSD2": [[18, "sddc-cr-reg-csd-cfg-reg-csd2"]], "SDDC_CR_REG_CSD_CFG_REG_CSD3": [[18, "sddc-cr-reg-csd-cfg-reg-csd3"]], "SDDC_CR_REG_SCR_CFG_REG_SCR0": [[18, "sddc-cr-reg-scr-cfg-reg-scr0"]], "SDDC_CR_REG_SCR_CFG_REG_SCR1": [[18, "sddc-cr-reg-scr-cfg-reg-scr1"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS0": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status0"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS1": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status1"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS2": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status2"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS3": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status3"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS4": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status4"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS5": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status5"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS6": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status6"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS7": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status7"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS8": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status8"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS9": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status9"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS10": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status10"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS11": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status11"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS12": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status12"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS13": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status13"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS14": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status14"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS15": [[18, "sddc-cr-reg-sd-status-cfg-reg-sd-status15"]], "SDDC_RESERVED60": [[18, "sddc-reserved60"]], "SDDC_RESERVED61": [[18, "sddc-reserved61"]], "SDDC_RESERVED62": [[18, "sddc-reserved62"]], "SDDC_RESERVED63": [[18, "sddc-reserved63"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC0": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func0"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC1": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func1"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC2": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func2"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC3": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func3"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC4": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func4"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC5": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func5"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC6": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func6"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC7": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func7"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC8": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func8"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC9": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func9"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC10": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func10"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC11": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func11"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC12": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func12"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC13": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func13"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC14": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func14"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC15": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func15"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC16": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func16"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC17": [[18, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func17"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE0": [[18, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code0"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE1": [[18, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code1"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE2": [[18, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code2"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE3": [[18, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code3"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE4": [[18, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code4"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE5": [[18, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code5"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE6": [[18, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code6"]], "SDDC_RESERVED89": [[18, "sddc-reserved89"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE0": [[18, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code0"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE1": [[18, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code1"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE2": [[18, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code2"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE3": [[18, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code3"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE4": [[18, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code4"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE5": [[18, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code5"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE6": [[18, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code6"]], "SDDC_RESERVED97": [[18, "sddc-reserved97"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO0": [[18, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info0"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO1": [[18, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info1"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO2": [[18, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info2"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO3": [[18, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info3"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO4": [[18, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info4"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO5": [[18, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info5"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO6": [[18, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info6"]], "SDDC_RESERVED105": [[18, "sddc-reserved105"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE0": [[18, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code0"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE1": [[18, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code1"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE2": [[18, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code2"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE3": [[18, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code3"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE4": [[18, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code4"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE5": [[18, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code5"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE6": [[18, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code6"]], "SDDC_RESERVED113": [[18, "sddc-reserved113"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO0": [[18, "sddc-cr-reg-func-info-cfg-reg-func-info0"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO1": [[18, "sddc-cr-reg-func-info-cfg-reg-func-info1"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO2": [[18, "sddc-cr-reg-func-info-cfg-reg-func-info2"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO3": [[18, "sddc-cr-reg-func-info-cfg-reg-func-info3"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO4": [[18, "sddc-cr-reg-func-info-cfg-reg-func-info4"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO5": [[18, "sddc-cr-reg-func-info-cfg-reg-func-info5"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO6": [[18, "sddc-cr-reg-func-info-cfg-reg-func-info6"]], "SDDC_RESERVED121": [[18, "sddc-reserved121"]], "SDDC_RESERVED122": [[18, "sddc-reserved122"]], "SDDC_RESERVED123": [[18, "sddc-reserved123"]], "SDDC_CR_REG_UHS_1_SUPPORT": [[18, "sddc-cr-reg-uhs-1-support"]], "SENSORC": [[19, "sensorc"]], "Register Listing for SENSORC": [[19, "register-listing-for-sensorc"]], "SENSORC_SFR_VDMASK0": [[19, "sensorc-sfr-vdmask0"]], "SENSORC_SFR_VDMASK1": [[19, "sensorc-sfr-vdmask1"]], "SENSORC_SFR_VDSR": [[19, "sensorc-sfr-vdsr"]], "SENSORC_RESERVED3": [[19, "sensorc-reserved3"]], "SENSORC_SFR_LDMASK": [[19, "sensorc-sfr-ldmask"]], "SENSORC_SFR_LDSR": [[19, "sensorc-sfr-ldsr"]], "SENSORC_SFR_LDCFG": [[19, "sensorc-sfr-ldcfg"]], "SENSORC_RESERVED7": [[19, "sensorc-reserved7"]], "SENSORC_SFR_VDCFG_CR_VDCFG0": [[19, "sensorc-sfr-vdcfg-cr-vdcfg0"]], "SENSORC_SFR_VDCFG_CR_VDCFG1": [[19, "sensorc-sfr-vdcfg-cr-vdcfg1"]], "SENSORC_SFR_VDCFG_CR_VDCFG2": [[19, "sensorc-sfr-vdcfg-cr-vdcfg2"]], "SENSORC_SFR_VDCFG_CR_VDCFG3": [[19, "sensorc-sfr-vdcfg-cr-vdcfg3"]], "SENSORC_SFR_VDCFG_CR_VDCFG4": [[19, "sensorc-sfr-vdcfg-cr-vdcfg4"]], "SENSORC_SFR_VDCFG_CR_VDCFG5": [[19, "sensorc-sfr-vdcfg-cr-vdcfg5"]], "SENSORC_SFR_VDCFG_CR_VDCFG6": [[19, "sensorc-sfr-vdcfg-cr-vdcfg6"]], "SENSORC_SFR_VDCFG_CR_VDCFG7": [[19, "sensorc-sfr-vdcfg-cr-vdcfg7"]], "SYSCTRL": [[20, "sysctrl"]], "Register Listing for SYSCTRL": [[20, "register-listing-for-sysctrl"]], "SYSCTRL_SFR_CGUSEC": [[20, "sysctrl-sfr-cgusec"]], "SYSCTRL_SFR_CGULP": [[20, "sysctrl-sfr-cgulp"]], "SYSCTRL_RESERVED2": [[20, "sysctrl-reserved2"]], "SYSCTRL_RESERVED3": [[20, "sysctrl-reserved3"]], "SYSCTRL_SFR_CGUSEL0": [[20, "sysctrl-sfr-cgusel0"]], "SYSCTRL_SFR_CGUFD_CFGFDCR0": [[20, "sysctrl-sfr-cgufd-cfgfdcr0"]], "SYSCTRL_SFR_CGUFD_CFGFDCR1": [[20, "sysctrl-sfr-cgufd-cfgfdcr1"]], "SYSCTRL_SFR_CGUFD_CFGFDCR2": [[20, "sysctrl-sfr-cgufd-cfgfdcr2"]], "SYSCTRL_SFR_CGUFD_CFGFDCR3": [[20, "sysctrl-sfr-cgufd-cfgfdcr3"]], "SYSCTRL_SFR_CGUFD_CFGFDCR4": [[20, "sysctrl-sfr-cgufd-cfgfdcr4"]], "SYSCTRL_RESERVED10": [[20, "sysctrl-reserved10"]], "SYSCTRL_SFR_CGUSET": [[20, "sysctrl-sfr-cguset"]], "SYSCTRL_SFR_CGUSEL1": [[20, "sysctrl-sfr-cgusel1"]], "SYSCTRL_RESERVED13": [[20, "sysctrl-reserved13"]], "SYSCTRL_RESERVED14": [[20, "sysctrl-reserved14"]], "SYSCTRL_RESERVED15": [[20, "sysctrl-reserved15"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ0": [[20, "sysctrl-sfr-cgufssr-fsfreq0"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ1": [[20, "sysctrl-sfr-cgufssr-fsfreq1"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ2": [[20, "sysctrl-sfr-cgufssr-fsfreq2"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ3": [[20, "sysctrl-sfr-cgufssr-fsfreq3"]], "SYSCTRL_SFR_CGUFSVLD": [[20, "sysctrl-sfr-cgufsvld"]], "SYSCTRL_SFR_CGUFSCR": [[20, "sysctrl-sfr-cgufscr"]], "SYSCTRL_RESERVED22": [[20, "sysctrl-reserved22"]], "SYSCTRL_RESERVED23": [[20, "sysctrl-reserved23"]], "SYSCTRL_SFR_ACLKGR": [[20, "sysctrl-sfr-aclkgr"]], "SYSCTRL_SFR_HCLKGR": [[20, "sysctrl-sfr-hclkgr"]], "SYSCTRL_SFR_ICLKGR": [[20, "sysctrl-sfr-iclkgr"]], "SYSCTRL_SFR_PCLKGR": [[20, "sysctrl-sfr-pclkgr"]], "SYSCTRL_RESERVED28": [[20, "sysctrl-reserved28"]], "SYSCTRL_RESERVED29": [[20, "sysctrl-reserved29"]], "SYSCTRL_RESERVED30": [[20, "sysctrl-reserved30"]], "SYSCTRL_RESERVED31": [[20, "sysctrl-reserved31"]], "SYSCTRL_SFR_RCURST0": [[20, "sysctrl-sfr-rcurst0"]], "SYSCTRL_SFR_RCURST1": [[20, "sysctrl-sfr-rcurst1"]], "SYSCTRL_SFR_RCUSRCFR": [[20, "sysctrl-sfr-rcusrcfr"]], "SYSCTRL_RESERVED35": [[20, "sysctrl-reserved35"]], "SYSCTRL_SFR_IPCARIPFLOW": [[20, "sysctrl-sfr-ipcaripflow"]], "SYSCTRL_SFR_IPCEN": [[20, "sysctrl-sfr-ipcen"]], "SYSCTRL_SFR_IPCLPEN": [[20, "sysctrl-sfr-ipclpen"]], "SYSCTRL_SFR_IPCOSC": [[20, "sysctrl-sfr-ipcosc"]], "SYSCTRL_SFR_IPCPLLMN": [[20, "sysctrl-sfr-ipcpllmn"]], "SYSCTRL_SFR_IPCPLLF": [[20, "sysctrl-sfr-ipcpllf"]], "SYSCTRL_SFR_IPCPLLQ": [[20, "sysctrl-sfr-ipcpllq"]], "SYSCTRL_SFR_IPCCR": [[20, "sysctrl-sfr-ipccr"]], "TIMER_INTF": [[21, "timer-intf"]], "Register Listing for TIMER_INTF": [[21, "register-listing-for-timer-intf"]], "TIMER_INTF_RESERVED0": [[21, "timer-intf-reserved0"]], "TRNG": [[22, "trng"]], "Register Listing for TRNG": [[22, "register-listing-for-trng"]], "TRNG_RESERVED0": [[22, "trng-reserved0"]], "WDG_INTF": [[23, "wdg-intf"]], "Register Listing for WDG_INTF": [[23, "register-listing-for-wdg-intf"]], "WDG_INTF_RESERVED0": [[23, "wdg-intf-reserved0"]]}, "indexentries": {}})