#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Nov 19 16:15:54 2017
# Process ID: 3844
# Current directory: C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15248 C:\Users\Megzuki\Documents\GitHub\Hercu-NES\Code\BenPPUSim\PPUSim\PPUSim.xpr
# Log file: C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/vivado.log
# Journal file: C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.xpr
INFO: [Project 1-313] Project file moved from 'C:/Hercu-NES/Code/BenPPUSim/PPUSim' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.ip_user_files', nor could it be found using path 'C:/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.ip_user_files'.
INFO: [Project 1-230] Project 'PPUSim.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_PPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj TestBench_PPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NesPpu
INFO: [VRFC 10-2458] undeclared symbol memLatch, assumed default net type wire [C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv:44]
INFO: [VRFC 10-311] analyzing module MemoryStuffs
INFO: [VRFC 10-311] analyzing module NES2C02
INFO: [VRFC 10-311] analyzing module TileFetcher
INFO: [VRFC 10-311] analyzing module MemFetcher
INFO: [VRFC 10-311] analyzing module SpriteSelector
INFO: [VRFC 10-311] analyzing module LoopyScrolling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.srcs/sources_1/new/TestBench_PPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_PPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SN74LS373N
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 05e4716843664b76a0e1816913d6b80b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_PPU_behav xil_defaultlib.TestBench_PPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port outputEnable [C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 1. Module NesPpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 53. Module MemoryStuffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 77. Module NES2C02 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 198. Module TileFetcher doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 262. Module MemFetcher doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemoryStuffs
Compiling module xil_defaultlib.SN74LS373N
Compiling module xil_defaultlib.MemFetcher
Compiling module xil_defaultlib.TileFetcher
Compiling module xil_defaultlib.NES2C02
Compiling module xil_defaultlib.NesPpu
Compiling module xil_defaultlib.TestBench_PPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_PPU_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim/xsim.dir/TestBench_PPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim/xsim.dir/TestBench_PPU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 19 16:16:26 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 16:16:26 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_PPU_behav -key {Behavioral:sim_1:Functional:TestBench_PPU} -tclbatch {TestBench_PPU.tcl} -view {C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPU.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPU.wcfg
source TestBench_PPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../../BackgroundMemDump.hex referenced on C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv at line 59 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ../../../CharacterRom.hex referenced on C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv at line 60 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_PPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 872.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_PPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj TestBench_PPU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 05e4716843664b76a0e1816913d6b80b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_PPU_behav xil_defaultlib.TestBench_PPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port outputEnable [C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_PPU_behav -key {Behavioral:sim_1:Functional:TestBench_PPU} -tclbatch {TestBench_PPU.tcl} -view {C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPU.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPU.wcfg
source TestBench_PPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../../BackgroundMemDump.hex referenced on C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv at line 59 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ../../../CharacterRom.hex referenced on C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv at line 60 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_PPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_PPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj TestBench_PPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NesPpu
INFO: [VRFC 10-2458] undeclared symbol memLatch, assumed default net type wire [C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv:44]
INFO: [VRFC 10-311] analyzing module MemoryStuffs
INFO: [VRFC 10-311] analyzing module NES2C02
INFO: [VRFC 10-311] analyzing module TileFetcher
INFO: [VRFC 10-311] analyzing module MemFetcher
INFO: [VRFC 10-311] analyzing module SpriteSelector
INFO: [VRFC 10-311] analyzing module LoopyScrolling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.srcs/sources_1/new/TestBench_PPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_PPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SN74LS373N
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 05e4716843664b76a0e1816913d6b80b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_PPU_behav xil_defaultlib.TestBench_PPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port outputEnable [C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 1. Module NesPpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 53. Module MemoryStuffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 77. Module NES2C02 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 198. Module TileFetcher doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 262. Module MemFetcher doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemoryStuffs
Compiling module xil_defaultlib.SN74LS373N
Compiling module xil_defaultlib.MemFetcher
Compiling module xil_defaultlib.TileFetcher
Compiling module xil_defaultlib.NES2C02
Compiling module xil_defaultlib.NesPpu
Compiling module xil_defaultlib.TestBench_PPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_PPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_PPU_behav -key {Behavioral:sim_1:Functional:TestBench_PPU} -tclbatch {TestBench_PPU.tcl} -view {C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPU.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPU.wcfg
source TestBench_PPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../BackgroundMemDump.hex referenced on C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv at line 59 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ../CharacterRom.hex referenced on C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv at line 60 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_PPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_PPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj TestBench_PPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NesPpu
INFO: [VRFC 10-2458] undeclared symbol memLatch, assumed default net type wire [C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv:44]
INFO: [VRFC 10-311] analyzing module MemoryStuffs
INFO: [VRFC 10-311] analyzing module NES2C02
INFO: [VRFC 10-311] analyzing module TileFetcher
INFO: [VRFC 10-311] analyzing module MemFetcher
INFO: [VRFC 10-311] analyzing module SpriteSelector
INFO: [VRFC 10-311] analyzing module LoopyScrolling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.srcs/sources_1/new/TestBench_PPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_PPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SN74LS373N
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 05e4716843664b76a0e1816913d6b80b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_PPU_behav xil_defaultlib.TestBench_PPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port outputEnable [C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 1. Module NesPpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 53. Module MemoryStuffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 77. Module NES2C02 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 198. Module TileFetcher doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 262. Module MemFetcher doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemoryStuffs
Compiling module xil_defaultlib.SN74LS373N
Compiling module xil_defaultlib.MemFetcher
Compiling module xil_defaultlib.TileFetcher
Compiling module xil_defaultlib.NES2C02
Compiling module xil_defaultlib.NesPpu
Compiling module xil_defaultlib.TestBench_PPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_PPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_PPU_behav -key {Behavioral:sim_1:Functional:TestBench_PPU} -tclbatch {TestBench_PPU.tcl} -view {C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPU.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPU.wcfg
source TestBench_PPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File CharacterRom.hex referenced on C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv at line 60 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_PPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_PPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj TestBench_PPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NesPpu
INFO: [VRFC 10-2458] undeclared symbol memLatch, assumed default net type wire [C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv:44]
INFO: [VRFC 10-311] analyzing module MemoryStuffs
INFO: [VRFC 10-311] analyzing module NES2C02
INFO: [VRFC 10-311] analyzing module TileFetcher
INFO: [VRFC 10-311] analyzing module MemFetcher
INFO: [VRFC 10-311] analyzing module SpriteSelector
INFO: [VRFC 10-311] analyzing module LoopyScrolling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.srcs/sources_1/new/TestBench_PPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_PPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SN74LS373N
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 05e4716843664b76a0e1816913d6b80b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_PPU_behav xil_defaultlib.TestBench_PPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port outputEnable [C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 1. Module NesPpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 53. Module MemoryStuffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 77. Module NES2C02 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 198. Module TileFetcher doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 262. Module MemFetcher doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemoryStuffs
Compiling module xil_defaultlib.SN74LS373N
Compiling module xil_defaultlib.MemFetcher
Compiling module xil_defaultlib.TileFetcher
Compiling module xil_defaultlib.NES2C02
Compiling module xil_defaultlib.NesPpu
Compiling module xil_defaultlib.TestBench_PPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_PPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_PPU_behav -key {Behavioral:sim_1:Functional:TestBench_PPU} -tclbatch {TestBench_PPU.tcl} -view {C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPU.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPU.wcfg
source TestBench_PPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_PPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 ms
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 16:22:39 2017...
