Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: MULTI_FUNC_ALU_UNIT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MULTI_FUNC_ALU_UNIT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MULTI_FUNC_ALU_UNIT"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : MULTI_FUNC_ALU_UNIT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\workplace\verilog\E3-MULTI_FUNC_ALU\SELECTOR.v" into library work
Parsing module <SELECTOR>.
Analyzing Verilog file "D:\workplace\verilog\E3-MULTI_FUNC_ALU\MULTI_FUNC_ALU.v" into library work
Parsing module <MULTI_FUNC_ALU>.
Analyzing Verilog file "D:\workplace\verilog\E3-MULTI_FUNC_ALU\LED_DISPLAY.v" into library work
Parsing module <LED_DISPLAY>.
Analyzing Verilog file "D:\workplace\verilog\E3-MULTI_FUNC_ALU\MULTI_FUNC_ALU_UNIT.v" into library work
Parsing module <MULTI_FUNC_ALU_UNIT>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MULTI_FUNC_ALU_UNIT>.

Elaborating module <SELECTOR>.

Elaborating module <MULTI_FUNC_ALU>.

Elaborating module <LED_DISPLAY>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MULTI_FUNC_ALU_UNIT>.
    Related source file is "D:\workplace\verilog\E3-MULTI_FUNC_ALU\MULTI_FUNC_ALU_UNIT.v".
    Summary:
	no macro.
Unit <MULTI_FUNC_ALU_UNIT> synthesized.

Synthesizing Unit <SELECTOR>.
    Related source file is "D:\workplace\verilog\E3-MULTI_FUNC_ALU\SELECTOR.v".
    Found 8x64-bit Read Only RAM for signal <_n0013>
    Summary:
	inferred   1 RAM(s).
Unit <SELECTOR> synthesized.

Synthesizing Unit <MULTI_FUNC_ALU>.
    Related source file is "D:\workplace\verilog\E3-MULTI_FUNC_ALU\MULTI_FUNC_ALU.v".
    Found 33-bit subtractor for signal <GND_3_o_GND_3_o_sub_8_OUT> created at line 38.
    Found 33-bit adder for signal <n0031> created at line 37.
    Found 32-bit shifter logical left for signal <MULTI_FUNC_ALU_B_xi[31]_MULTI_FUNC_ALU_A_xi[31]_shift_left_10_OUT> created at line 40
    Found 32-bit 8-to-1 multiplexer for signal <MULTI_FUNC_ALU_F_xo> created at line 32.
WARNING:Xst:737 - Found 1-bit latch for signal <MULTI_FUNC_ALU_overflow_flag_xo>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <MULTI_FUNC_ALU_A_xi[31]_MULTI_FUNC_ALU_B_xi[31]_LessThan_9_o> created at line 39
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <MULTI_FUNC_ALU> synthesized.

Synthesizing Unit <LED_DISPLAY>.
    Related source file is "D:\workplace\verilog\E3-MULTI_FUNC_ALU\LED_DISPLAY.v".
    Found 8-bit 4-to-1 multiplexer for signal <_n0019> created at line 26.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED_DISPLAY> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x64-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SELECTOR>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0013> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SELECTOR_SW_xi> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SELECTOR> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x64-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MULTI_FUNC_ALU_UNIT> ...

Optimizing unit <MULTI_FUNC_ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MULTI_FUNC_ALU_UNIT, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MULTI_FUNC_ALU_UNIT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 330
#      GND                         : 1
#      LUT2                        : 9
#      LUT3                        : 97
#      LUT4                        : 12
#      LUT5                        : 12
#      LUT6                        : 56
#      MUXCY                       : 76
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 65
# FlipFlops/Latches                : 1
#      LD                          : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               1  out of  18224     0%  
 Number of Slice LUTs:                  186  out of   9112     2%  
    Number used as Logic:               186  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    186
   Number with an unused Flip Flop:     185  out of    186    99%  
   Number with an unused LUT:             0  out of    186     0%  
   Number of fully used LUT-FF pairs:     1  out of    186     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                                                                     | Clock buffer(FF name)                         | Load  |
-------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
MFA_0/MULTI_FUNC_ALU_OP_xi[2]_GND_5_o_Mux_14_o(MFA_0/MULTI_FUNC_ALU_OP_xi[2]_GND_5_o_Mux_14_o1:O)| NONE(*)(MFA_0/MULTI_FUNC_ALU_overflow_flag_xo)| 1     |
-------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 6.465ns
   Maximum output required time after clock: 4.535ns
   Maximum combinational path delay: 13.307ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MFA_0/MULTI_FUNC_ALU_OP_xi[2]_GND_5_o_Mux_14_o'
  Total number of paths / destination ports: 375 / 1
-------------------------------------------------------------------------
Offset:              6.465ns (Levels of Logic = 34)
  Source:            MULTI_FUNC_ALU_UNIT_data_SW_xi<2> (PAD)
  Destination:       MFA_0/MULTI_FUNC_ALU_overflow_flag_xo (LATCH)
  Destination Clock: MFA_0/MULTI_FUNC_ALU_OP_xi[2]_GND_5_o_Mux_14_o falling

  Data Path: MULTI_FUNC_ALU_UNIT_data_SW_xi<2> to MFA_0/MULTI_FUNC_ALU_overflow_flag_xo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            94   1.222   2.066  MULTI_FUNC_ALU_UNIT_data_SW_xi_2_IBUF (MULTI_FUNC_ALU_UNIT_data_SW_xi_2_IBUF)
     LUT3:I0->O           24   0.205   1.172  MULTI_FUNC_ALU_UNIT_A<11>1 (MULTI_FUNC_ALU_UNIT_A<11>)
     MUXCY:DI->O           1   0.145   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<2> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<3> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<4> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<5> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<6> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<7> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<8> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<9> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<10> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<11> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<12> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<13> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<14> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<15> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<16> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<17> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<18> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<19> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<20> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<21> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<22> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<23> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<24> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<25> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<26> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<27> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<28> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<29> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<30> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<30>)
     MUXCY:CI->O           0   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<31> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<31>)
     XORCY:CI->O           1   0.180   0.684  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_xor<32> (MFA_0/GND_3_o_GND_3_o_sub_8_OUT<32>)
     LUT3:I1->O            1   0.203   0.000  MFA_0/Mmux_MULTI_FUNC_ALU_OP_xi[2]_MULTI_FUNC_ALU_overflow_flag_xo_Mux_13_o11 (MFA_0/MULTI_FUNC_ALU_OP_xi[2]_MULTI_FUNC_ALU_overflow_flag_xo_Mux_13_o)
     LD:D                      0.037          MFA_0/MULTI_FUNC_ALU_overflow_flag_xo
    ----------------------------------------
    Total                      6.465ns (2.543ns logic, 3.922ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MFA_0/MULTI_FUNC_ALU_OP_xi[2]_GND_5_o_Mux_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.535ns (Levels of Logic = 2)
  Source:            MFA_0/MULTI_FUNC_ALU_overflow_flag_xo (LATCH)
  Destination:       MULTI_FUNC_ALU_UNIT_LED_xo<0> (PAD)
  Source Clock:      MFA_0/MULTI_FUNC_ALU_OP_xi[2]_GND_5_o_Mux_14_o falling

  Data Path: MFA_0/MULTI_FUNC_ALU_overflow_flag_xo to MULTI_FUNC_ALU_UNIT_LED_xo<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.684  MFA_0/MULTI_FUNC_ALU_overflow_flag_xo (MFA_0/MULTI_FUNC_ALU_overflow_flag_xo)
     LUT3:I1->O            1   0.203   0.579  LD_0/Mmux_LED_DISPLAY_F_xo12 (MULTI_FUNC_ALU_UNIT_LED_xo_0_OBUF)
     OBUF:I->O                 2.571          MULTI_FUNC_ALU_UNIT_LED_xo_0_OBUF (MULTI_FUNC_ALU_UNIT_LED_xo<0>)
    ----------------------------------------
    Total                      4.535ns (3.272ns logic, 1.263ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 13469 / 8
-------------------------------------------------------------------------
Delay:               13.307ns (Levels of Logic = 19)
  Source:            MULTI_FUNC_ALU_UNIT_data_SW_xi<2> (PAD)
  Destination:       MULTI_FUNC_ALU_UNIT_LED_xo<7> (PAD)

  Data Path: MULTI_FUNC_ALU_UNIT_data_SW_xi<2> to MULTI_FUNC_ALU_UNIT_LED_xo<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            94   1.222   2.066  MULTI_FUNC_ALU_UNIT_data_SW_xi_2_IBUF (MULTI_FUNC_ALU_UNIT_data_SW_xi_2_IBUF)
     LUT3:I0->O           24   0.205   1.172  MULTI_FUNC_ALU_UNIT_A<11>1 (MULTI_FUNC_ALU_UNIT_A<11>)
     MUXCY:DI->O           1   0.145   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<2> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<3> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<4> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<5> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<6> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<7> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<8> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<9> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<10> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<11> (MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_cy<11>)
     XORCY:CI->O           1   0.180   0.924  MFA_0/Msub_GND_3_o_GND_3_o_sub_8_OUT_xor<12> (MFA_0/GND_3_o_GND_3_o_sub_8_OUT<12>)
     LUT6:I1->O            1   0.203   0.580  MFA_0/Mmux_MULTI_FUNC_ALU_F_xo31 (MFA_0/Mmux_MULTI_FUNC_ALU_F_xo3)
     LUT6:I5->O            2   0.205   0.845  MFA_0/Mmux_MULTI_FUNC_ALU_F_xo32 (MULTI_FUNC_ALU_UNIT_F<12>)
     LUT3:I0->O            1   0.205   0.684  LD_0/Mmux_LED_DISPLAY_F_xo81 (LD_0/Mmux_LED_DISPLAY_F_xo8)
     LUT6:I4->O            1   0.203   0.944  LD_0/Mmux_LED_DISPLAY_F_xo82 (LD_0/Mmux_LED_DISPLAY_F_xo81)
     LUT6:I0->O            1   0.203   0.579  LD_0/Mmux_LED_DISPLAY_F_xo810 (MULTI_FUNC_ALU_UNIT_LED_xo_7_OBUF)
     OBUF:I->O                 2.571          MULTI_FUNC_ALU_UNIT_LED_xo_7_OBUF (MULTI_FUNC_ALU_UNIT_LED_xo<7>)
    ----------------------------------------
    Total                     13.307ns (5.513ns logic, 7.794ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.26 secs
 
--> 

Total memory usage is 4523160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

