Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 13 19:50:55 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 main/pq/lru_cache/read_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/pq/Q_data_reg[7][11]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.141ns (22.984%)  route 7.174ns (77.016%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3553, routed)        1.554     5.062    main/pq/lru_cache/clk_100mhz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  main/pq/lru_cache/read_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  main/pq/lru_cache/read_ptr_reg[0]/Q
                         net (fo=61, routed)          1.085     6.665    main/pq/lru_cache/read_ptr_reg[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.789 r  main/pq/lru_cache/read_ptr_min[1]_i_6/O
                         net (fo=1, routed)           0.000     6.789    main/pq/lru_cache/read_ptr_min[1]_i_6_n_0
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I0_O)      0.241     7.030 r  main/pq/lru_cache/read_ptr_min_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     7.030    main/pq/lru_cache/read_ptr_min_reg[1]_i_4_n_0
    SLICE_X34Y50         MUXF8 (Prop_muxf8_I0_O)      0.098     7.128 r  main/pq/lru_cache/read_ptr_min_reg[1]_i_3/O
                         net (fo=1, routed)           0.713     7.841    main/pq/lru_cache/read_ptr_min_reg[1]_i_3_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.319     8.160 r  main/pq/lru_cache/read_ptr_min[1]_i_2/O
                         net (fo=11, routed)          1.032     9.192    main/pq/lru_cache/write_ptr2[1]
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.316 f  main/pq/lru_cache/rem_lru_i_7/O
                         net (fo=1, routed)           0.923    10.240    main/pq/lru_cache/rem_lru_i_7_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.364 r  main/pq/lru_cache/rem_lru_i_2__0/O
                         net (fo=1, routed)           0.422    10.786    main/pq/lru_cache/rem_lru_i_2__0_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.124    10.910 r  main/pq/lru_cache/rem_lru_i_1__0/O
                         net (fo=14, routed)          0.804    11.713    main/pq/lru_cache/size_out1
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.118    11.831 r  main/pq/lru_cache/queue[15][31]_i_4/O
                         net (fo=8, routed)           0.823    12.655    main/pq/lru_cache/queue[15][31]_i_4_n_0
    SLICE_X52Y51         LUT3 (Prop_lut3_I2_O)        0.351    13.006 r  main/pq/lru_cache/queue[7][31]_i_1/O
                         net (fo=46, routed)          1.371    14.377    main/pq/valid70_out
    SLICE_X60Y63         FDRE                                         r  main/pq/Q_data_reg[7][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3553, routed)        1.503    14.832    main/pq/clk_100mhz_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  main/pq/Q_data_reg[7][11]/C
                         clock pessimism              0.257    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X60Y63         FDRE (Setup_fdre_C_CE)      -0.400    14.653    main/pq/Q_data_reg[7][11]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -14.377    
  -------------------------------------------------------------------
                         slack                                  0.276    




