/* Generated by Yosys 0.44+16 (git sha1 1eaf4e079, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

module mesh_bench(\i_data_0[0] , \i_data_0[1] , \i_data_0[2] , \i_data_0[3] , \i_data_0[4] , \i_data_0[5] , \i_data_0[6] , \i_data_0[7] , \i_data_0[8] , \i_data_0[9] , \i_data_0[10] , \i_data_0[11] , \i_data_0[12] , \i_data_0[13] , \i_data_0[14] , \i_data_0[15] , \i_data_0[16] , \i_data_0[17] , \i_data_0[18] , \i_data_0[19] , \i_data_0[20] 
, \i_data_0[21] , \i_data_0[22] , \i_data_0[23] , \i_data_0[24] , \i_data_0[25] , \i_data_0[26] , \i_data_0[27] , \i_data_0[28] , \i_data_0[29] , \i_data_0[30] , \i_data_0[31] , \i_data_0[32] , \i_data_0[33] , \i_data_0[34] , i_valid_0, i_vch_0, \i_ack_0[0] , \i_ack_0[1] , \i_lck_0[0] , \i_lck_0[1] , \i_data_1[0] 
, \i_data_1[1] , \i_data_1[2] , \i_data_1[3] , \i_data_1[4] , \i_data_1[5] , \i_data_1[6] , \i_data_1[7] , \i_data_1[8] , \i_data_1[9] , \i_data_1[10] , \i_data_1[11] , \i_data_1[12] , \i_data_1[13] , \i_data_1[14] , \i_data_1[15] , \i_data_1[16] , \i_data_1[17] , \i_data_1[18] , \i_data_1[19] , \i_data_1[20] , \i_data_1[21] 
, \i_data_1[22] , \i_data_1[23] , \i_data_1[24] , \i_data_1[25] , \i_data_1[26] , \i_data_1[27] , \i_data_1[28] , \i_data_1[29] , \i_data_1[30] , \i_data_1[31] , \i_data_1[32] , \i_data_1[33] , \i_data_1[34] , i_valid_1, i_vch_1, \i_ack_1[0] , \i_ack_1[1] , \i_lck_1[0] , \i_lck_1[1] , clk, rst_
, \o_data_0[0] , \o_data_0[1] , \o_data_0[2] , \o_data_0[3] , \o_data_0[4] , \o_data_0[5] , \o_data_0[6] , \o_data_0[7] , \o_data_0[8] , \o_data_0[9] , \o_data_0[10] , \o_data_0[11] , \o_data_0[12] , \o_data_0[13] , \o_data_0[14] , \o_data_0[15] , \o_data_0[16] , \o_data_0[17] , \o_data_0[18] , \o_data_0[19] , \o_data_0[20] 
, \o_data_0[21] , \o_data_0[22] , \o_data_0[23] , \o_data_0[24] , \o_data_0[25] , \o_data_0[26] , \o_data_0[27] , \o_data_0[28] , \o_data_0[29] , \o_data_0[30] , \o_data_0[31] , \o_data_0[32] , \o_data_0[33] , \o_data_0[34] , o_valid_0, o_vch_0, \o_ack_0[0] , \o_ack_0[1] , \o_lck_0[0] , \o_lck_0[1] , \o_rdy_0[0] 
, \o_rdy_0[1] , \o_data_1[0] , \o_data_1[1] , \o_data_1[2] , \o_data_1[3] , \o_data_1[4] , \o_data_1[5] , \o_data_1[6] , \o_data_1[7] , \o_data_1[8] , \o_data_1[9] , \o_data_1[10] , \o_data_1[11] , \o_data_1[12] , \o_data_1[13] , \o_data_1[14] , \o_data_1[15] , \o_data_1[16] , \o_data_1[17] , \o_data_1[18] , \o_data_1[19] 
, \o_data_1[20] , \o_data_1[21] , \o_data_1[22] , \o_data_1[23] , \o_data_1[24] , \o_data_1[25] , \o_data_1[26] , \o_data_1[27] , \o_data_1[28] , \o_data_1[29] , \o_data_1[30] , \o_data_1[31] , \o_data_1[32] , \o_data_1[33] , \o_data_1[34] , o_valid_1, o_vch_1, \o_ack_1[0] , \o_ack_1[1] , \o_lck_1[0] , \o_lck_1[1] 
, \o_rdy_1[0] , \o_rdy_1[1] , \extra_outputs[0] , \extra_outputs[1] , \extra_outputs[2] , \extra_outputs[3] , \extra_outputs[4] , \extra_outputs[5] , \extra_outputs[6] , \extra_outputs[7] , \extra_outputs[8] , \extra_outputs[9] , \extra_outputs[10] , \extra_outputs[11] , \extra_outputs[12] , \extra_outputs[13] , \extra_outputs[14] , \extra_outputs[15] , \extra_outputs[16] , \extra_outputs[17] , \extra_outputs[18] 
, \extra_outputs[19] , \extra_outputs[20] , \extra_outputs[21] , \extra_outputs[22] , \extra_outputs[23] , \extra_outputs[24] , \extra_outputs[25] , \extra_outputs[26] , \extra_outputs[27] , \extra_outputs[28] , \extra_outputs[29] , \extra_outputs[30] , \extra_outputs[31] , \extra_outputs[32] , \extra_outputs[33] , \extra_outputs[34] , \extra_outputs[35] );
  wire _00_;
  wire _01_;
  wire _02_;
  input clk;
  wire clk;
  output \extra_outputs[0] ;
  wire \extra_outputs[0] ;
  output \extra_outputs[10] ;
  wire \extra_outputs[10] ;
  output \extra_outputs[11] ;
  wire \extra_outputs[11] ;
  output \extra_outputs[12] ;
  wire \extra_outputs[12] ;
  output \extra_outputs[13] ;
  wire \extra_outputs[13] ;
  output \extra_outputs[14] ;
  wire \extra_outputs[14] ;
  output \extra_outputs[15] ;
  wire \extra_outputs[15] ;
  output \extra_outputs[16] ;
  wire \extra_outputs[16] ;
  output \extra_outputs[17] ;
  wire \extra_outputs[17] ;
  output \extra_outputs[18] ;
  wire \extra_outputs[18] ;
  output \extra_outputs[19] ;
  wire \extra_outputs[19] ;
  output \extra_outputs[1] ;
  wire \extra_outputs[1] ;
  output \extra_outputs[20] ;
  wire \extra_outputs[20] ;
  output \extra_outputs[21] ;
  wire \extra_outputs[21] ;
  output \extra_outputs[22] ;
  wire \extra_outputs[22] ;
  output \extra_outputs[23] ;
  wire \extra_outputs[23] ;
  output \extra_outputs[24] ;
  wire \extra_outputs[24] ;
  output \extra_outputs[25] ;
  wire \extra_outputs[25] ;
  output \extra_outputs[26] ;
  wire \extra_outputs[26] ;
  output \extra_outputs[27] ;
  wire \extra_outputs[27] ;
  output \extra_outputs[28] ;
  wire \extra_outputs[28] ;
  output \extra_outputs[29] ;
  wire \extra_outputs[29] ;
  output \extra_outputs[2] ;
  wire \extra_outputs[2] ;
  output \extra_outputs[30] ;
  wire \extra_outputs[30] ;
  output \extra_outputs[31] ;
  wire \extra_outputs[31] ;
  output \extra_outputs[32] ;
  wire \extra_outputs[32] ;
  output \extra_outputs[33] ;
  wire \extra_outputs[33] ;
  output \extra_outputs[34] ;
  wire \extra_outputs[34] ;
  output \extra_outputs[35] ;
  wire \extra_outputs[35] ;
  output \extra_outputs[3] ;
  wire \extra_outputs[3] ;
  output \extra_outputs[4] ;
  wire \extra_outputs[4] ;
  output \extra_outputs[5] ;
  wire \extra_outputs[5] ;
  output \extra_outputs[6] ;
  wire \extra_outputs[6] ;
  output \extra_outputs[7] ;
  wire \extra_outputs[7] ;
  output \extra_outputs[8] ;
  wire \extra_outputs[8] ;
  output \extra_outputs[9] ;
  wire \extra_outputs[9] ;
  input \i_ack_0[0] ;
  wire \i_ack_0[0] ;
  input \i_ack_0[1] ;
  wire \i_ack_0[1] ;
  input \i_ack_1[0] ;
  wire \i_ack_1[0] ;
  input \i_ack_1[1] ;
  wire \i_ack_1[1] ;
  input \i_data_0[0] ;
  wire \i_data_0[0] ;
  input \i_data_0[10] ;
  wire \i_data_0[10] ;
  input \i_data_0[11] ;
  wire \i_data_0[11] ;
  input \i_data_0[12] ;
  wire \i_data_0[12] ;
  input \i_data_0[13] ;
  wire \i_data_0[13] ;
  input \i_data_0[14] ;
  wire \i_data_0[14] ;
  input \i_data_0[15] ;
  wire \i_data_0[15] ;
  input \i_data_0[16] ;
  wire \i_data_0[16] ;
  input \i_data_0[17] ;
  wire \i_data_0[17] ;
  input \i_data_0[18] ;
  wire \i_data_0[18] ;
  input \i_data_0[19] ;
  wire \i_data_0[19] ;
  input \i_data_0[1] ;
  wire \i_data_0[1] ;
  input \i_data_0[20] ;
  wire \i_data_0[20] ;
  input \i_data_0[21] ;
  wire \i_data_0[21] ;
  input \i_data_0[22] ;
  wire \i_data_0[22] ;
  input \i_data_0[23] ;
  wire \i_data_0[23] ;
  input \i_data_0[24] ;
  wire \i_data_0[24] ;
  input \i_data_0[25] ;
  wire \i_data_0[25] ;
  input \i_data_0[26] ;
  wire \i_data_0[26] ;
  input \i_data_0[27] ;
  wire \i_data_0[27] ;
  input \i_data_0[28] ;
  wire \i_data_0[28] ;
  input \i_data_0[29] ;
  wire \i_data_0[29] ;
  input \i_data_0[2] ;
  wire \i_data_0[2] ;
  input \i_data_0[30] ;
  wire \i_data_0[30] ;
  input \i_data_0[31] ;
  wire \i_data_0[31] ;
  input \i_data_0[32] ;
  wire \i_data_0[32] ;
  input \i_data_0[33] ;
  wire \i_data_0[33] ;
  input \i_data_0[34] ;
  wire \i_data_0[34] ;
  input \i_data_0[3] ;
  wire \i_data_0[3] ;
  input \i_data_0[4] ;
  wire \i_data_0[4] ;
  input \i_data_0[5] ;
  wire \i_data_0[5] ;
  input \i_data_0[6] ;
  wire \i_data_0[6] ;
  input \i_data_0[7] ;
  wire \i_data_0[7] ;
  input \i_data_0[8] ;
  wire \i_data_0[8] ;
  input \i_data_0[9] ;
  wire \i_data_0[9] ;
  input \i_data_1[0] ;
  wire \i_data_1[0] ;
  input \i_data_1[10] ;
  wire \i_data_1[10] ;
  input \i_data_1[11] ;
  wire \i_data_1[11] ;
  input \i_data_1[12] ;
  wire \i_data_1[12] ;
  input \i_data_1[13] ;
  wire \i_data_1[13] ;
  input \i_data_1[14] ;
  wire \i_data_1[14] ;
  input \i_data_1[15] ;
  wire \i_data_1[15] ;
  input \i_data_1[16] ;
  wire \i_data_1[16] ;
  input \i_data_1[17] ;
  wire \i_data_1[17] ;
  input \i_data_1[18] ;
  wire \i_data_1[18] ;
  input \i_data_1[19] ;
  wire \i_data_1[19] ;
  input \i_data_1[1] ;
  wire \i_data_1[1] ;
  input \i_data_1[20] ;
  wire \i_data_1[20] ;
  input \i_data_1[21] ;
  wire \i_data_1[21] ;
  input \i_data_1[22] ;
  wire \i_data_1[22] ;
  input \i_data_1[23] ;
  wire \i_data_1[23] ;
  input \i_data_1[24] ;
  wire \i_data_1[24] ;
  input \i_data_1[25] ;
  wire \i_data_1[25] ;
  input \i_data_1[26] ;
  wire \i_data_1[26] ;
  input \i_data_1[27] ;
  wire \i_data_1[27] ;
  input \i_data_1[28] ;
  wire \i_data_1[28] ;
  input \i_data_1[29] ;
  wire \i_data_1[29] ;
  input \i_data_1[2] ;
  wire \i_data_1[2] ;
  input \i_data_1[30] ;
  wire \i_data_1[30] ;
  input \i_data_1[31] ;
  wire \i_data_1[31] ;
  input \i_data_1[32] ;
  wire \i_data_1[32] ;
  input \i_data_1[33] ;
  wire \i_data_1[33] ;
  input \i_data_1[34] ;
  wire \i_data_1[34] ;
  input \i_data_1[3] ;
  wire \i_data_1[3] ;
  input \i_data_1[4] ;
  wire \i_data_1[4] ;
  input \i_data_1[5] ;
  wire \i_data_1[5] ;
  input \i_data_1[6] ;
  wire \i_data_1[6] ;
  input \i_data_1[7] ;
  wire \i_data_1[7] ;
  input \i_data_1[8] ;
  wire \i_data_1[8] ;
  input \i_data_1[9] ;
  wire \i_data_1[9] ;
  input \i_lck_0[0] ;
  wire \i_lck_0[0] ;
  input \i_lck_0[1] ;
  wire \i_lck_0[1] ;
  input \i_lck_1[0] ;
  wire \i_lck_1[0] ;
  input \i_lck_1[1] ;
  wire \i_lck_1[1] ;
  input i_valid_0;
  wire i_valid_0;
  input i_valid_1;
  wire i_valid_1;
  input i_vch_0;
  wire i_vch_0;
  input i_vch_1;
  wire i_vch_1;
  output \o_ack_0[0] ;
  reg \o_ack_0[0] ;
  output \o_ack_0[1] ;
  reg \o_ack_0[1] ;
  output \o_ack_1[0] ;
  reg \o_ack_1[0] ;
  output \o_ack_1[1] ;
  reg \o_ack_1[1] ;
  output \o_data_0[0] ;
  reg \o_data_0[0] ;
  output \o_data_0[10] ;
  reg \o_data_0[10] ;
  output \o_data_0[11] ;
  reg \o_data_0[11] ;
  output \o_data_0[12] ;
  reg \o_data_0[12] ;
  output \o_data_0[13] ;
  reg \o_data_0[13] ;
  output \o_data_0[14] ;
  reg \o_data_0[14] ;
  output \o_data_0[15] ;
  reg \o_data_0[15] ;
  output \o_data_0[16] ;
  reg \o_data_0[16] ;
  output \o_data_0[17] ;
  reg \o_data_0[17] ;
  output \o_data_0[18] ;
  reg \o_data_0[18] ;
  output \o_data_0[19] ;
  reg \o_data_0[19] ;
  output \o_data_0[1] ;
  reg \o_data_0[1] ;
  output \o_data_0[20] ;
  reg \o_data_0[20] ;
  output \o_data_0[21] ;
  reg \o_data_0[21] ;
  output \o_data_0[22] ;
  reg \o_data_0[22] ;
  output \o_data_0[23] ;
  reg \o_data_0[23] ;
  output \o_data_0[24] ;
  reg \o_data_0[24] ;
  output \o_data_0[25] ;
  reg \o_data_0[25] ;
  output \o_data_0[26] ;
  reg \o_data_0[26] ;
  output \o_data_0[27] ;
  reg \o_data_0[27] ;
  output \o_data_0[28] ;
  reg \o_data_0[28] ;
  output \o_data_0[29] ;
  reg \o_data_0[29] ;
  output \o_data_0[2] ;
  reg \o_data_0[2] ;
  output \o_data_0[30] ;
  reg \o_data_0[30] ;
  output \o_data_0[31] ;
  reg \o_data_0[31] ;
  output \o_data_0[32] ;
  reg \o_data_0[32] ;
  output \o_data_0[33] ;
  reg \o_data_0[33] ;
  output \o_data_0[34] ;
  reg \o_data_0[34] ;
  output \o_data_0[3] ;
  reg \o_data_0[3] ;
  output \o_data_0[4] ;
  reg \o_data_0[4] ;
  output \o_data_0[5] ;
  reg \o_data_0[5] ;
  output \o_data_0[6] ;
  reg \o_data_0[6] ;
  output \o_data_0[7] ;
  reg \o_data_0[7] ;
  output \o_data_0[8] ;
  reg \o_data_0[8] ;
  output \o_data_0[9] ;
  reg \o_data_0[9] ;
  output \o_data_1[0] ;
  reg \o_data_1[0] ;
  output \o_data_1[10] ;
  reg \o_data_1[10] ;
  output \o_data_1[11] ;
  reg \o_data_1[11] ;
  output \o_data_1[12] ;
  reg \o_data_1[12] ;
  output \o_data_1[13] ;
  reg \o_data_1[13] ;
  output \o_data_1[14] ;
  reg \o_data_1[14] ;
  output \o_data_1[15] ;
  reg \o_data_1[15] ;
  output \o_data_1[16] ;
  reg \o_data_1[16] ;
  output \o_data_1[17] ;
  reg \o_data_1[17] ;
  output \o_data_1[18] ;
  reg \o_data_1[18] ;
  output \o_data_1[19] ;
  reg \o_data_1[19] ;
  output \o_data_1[1] ;
  reg \o_data_1[1] ;
  output \o_data_1[20] ;
  reg \o_data_1[20] ;
  output \o_data_1[21] ;
  reg \o_data_1[21] ;
  output \o_data_1[22] ;
  reg \o_data_1[22] ;
  output \o_data_1[23] ;
  reg \o_data_1[23] ;
  output \o_data_1[24] ;
  reg \o_data_1[24] ;
  output \o_data_1[25] ;
  reg \o_data_1[25] ;
  output \o_data_1[26] ;
  reg \o_data_1[26] ;
  output \o_data_1[27] ;
  reg \o_data_1[27] ;
  output \o_data_1[28] ;
  reg \o_data_1[28] ;
  output \o_data_1[29] ;
  reg \o_data_1[29] ;
  output \o_data_1[2] ;
  reg \o_data_1[2] ;
  output \o_data_1[30] ;
  reg \o_data_1[30] ;
  output \o_data_1[31] ;
  reg \o_data_1[31] ;
  output \o_data_1[32] ;
  reg \o_data_1[32] ;
  output \o_data_1[33] ;
  reg \o_data_1[33] ;
  output \o_data_1[34] ;
  reg \o_data_1[34] ;
  output \o_data_1[3] ;
  reg \o_data_1[3] ;
  output \o_data_1[4] ;
  reg \o_data_1[4] ;
  output \o_data_1[5] ;
  reg \o_data_1[5] ;
  output \o_data_1[6] ;
  reg \o_data_1[6] ;
  output \o_data_1[7] ;
  reg \o_data_1[7] ;
  output \o_data_1[8] ;
  reg \o_data_1[8] ;
  output \o_data_1[9] ;
  reg \o_data_1[9] ;
  output \o_lck_0[0] ;
  reg \o_lck_0[0] ;
  output \o_lck_0[1] ;
  reg \o_lck_0[1] ;
  output \o_lck_1[0] ;
  reg \o_lck_1[0] ;
  output \o_lck_1[1] ;
  reg \o_lck_1[1] ;
  output \o_rdy_0[0] ;
  wire \o_rdy_0[0] ;
  output \o_rdy_0[1] ;
  wire \o_rdy_0[1] ;
  output \o_rdy_1[0] ;
  wire \o_rdy_1[0] ;
  output \o_rdy_1[1] ;
  wire \o_rdy_1[1] ;
  output o_valid_0;
  reg o_valid_0;
  output o_valid_1;
  reg o_valid_1;
  output o_vch_0;
  reg o_vch_0;
  output o_vch_1;
  reg o_vch_1;
  input rst_;
  wire rst_;
  always @(posedge clk)
    o_vch_0 <= i_vch_0;
  always @(posedge clk)
    \o_data_0[7]  <= \i_data_0[7] ;
  always @(posedge clk)
    \o_data_0[8]  <= \i_data_0[8] ;
  always @(posedge clk)
    \o_data_0[9]  <= \i_data_0[9] ;
  always @(posedge clk)
    \o_data_0[10]  <= \i_data_0[10] ;
  always @(posedge clk)
    \o_data_0[11]  <= \i_data_0[11] ;
  always @(posedge clk)
    \o_data_0[12]  <= \i_data_0[12] ;
  always @(posedge clk)
    \o_data_0[13]  <= \i_data_0[13] ;
  always @(posedge clk)
    \o_data_0[14]  <= \i_data_0[14] ;
  always @(posedge clk)
    \o_data_0[15]  <= \i_data_0[15] ;
  always @(posedge clk)
    \o_data_0[16]  <= \i_data_0[16] ;
  always @(posedge clk)
    o_valid_0 <= i_valid_0;
  always @(posedge clk)
    \o_data_0[17]  <= \i_data_0[17] ;
  always @(posedge clk)
    \o_data_0[18]  <= \i_data_0[18] ;
  always @(posedge clk)
    \o_data_0[19]  <= \i_data_0[19] ;
  always @(posedge clk)
    \o_data_0[20]  <= \i_data_0[20] ;
  always @(posedge clk)
    \o_data_0[21]  <= \i_data_0[21] ;
  always @(posedge clk)
    \o_data_0[22]  <= \i_data_0[22] ;
  always @(posedge clk)
    \o_data_0[23]  <= \i_data_0[23] ;
  always @(posedge clk)
    \o_data_0[24]  <= \i_data_0[24] ;
  always @(posedge clk)
    \o_data_0[25]  <= \i_data_0[25] ;
  always @(posedge clk)
    \o_data_0[26]  <= \i_data_0[26] ;
  always @(posedge clk)
    \o_data_0[0]  <= \i_data_0[0] ;
  always @(posedge clk)
    \o_data_0[27]  <= \i_data_0[27] ;
  always @(posedge clk)
    \o_data_0[28]  <= \i_data_0[28] ;
  always @(posedge clk)
    \o_data_0[29]  <= \i_data_0[29] ;
  always @(posedge clk)
    \o_data_0[30]  <= \i_data_0[30] ;
  always @(posedge clk)
    \o_data_0[31]  <= \i_data_0[31] ;
  always @(posedge clk)
    \o_data_0[32]  <= \i_data_0[32] ;
  always @(posedge clk)
    \o_data_0[33]  <= \i_data_0[33] ;
  always @(posedge clk)
    \o_data_0[34]  <= \i_data_0[34] ;
  always @(posedge clk)
    \o_lck_0[0]  <= \i_lck_0[0] ;
  always @(posedge clk)
    \o_lck_0[1]  <= \i_lck_0[1] ;
  always @(posedge clk)
    \o_data_0[1]  <= \i_data_0[1] ;
  always @(posedge clk)
    \o_ack_0[0]  <= \i_ack_0[0] ;
  always @(posedge clk)
    \o_ack_0[1]  <= \i_ack_0[1] ;
  always @(posedge clk)
    o_vch_1 <= i_vch_1;
  always @(posedge clk)
    o_valid_1 <= i_valid_1;
  always @(posedge clk)
    \o_data_1[0]  <= \i_data_1[0] ;
  always @(posedge clk)
    \o_data_1[1]  <= \i_data_1[1] ;
  always @(posedge clk)
    \o_data_1[2]  <= \i_data_1[2] ;
  always @(posedge clk)
    \o_data_1[3]  <= \i_data_1[3] ;
  always @(posedge clk)
    \o_data_1[4]  <= \i_data_1[4] ;
  always @(posedge clk)
    \o_data_1[5]  <= \i_data_1[5] ;
  always @(posedge clk)
    \o_data_0[2]  <= \i_data_0[2] ;
  always @(posedge clk)
    \o_data_1[6]  <= \i_data_1[6] ;
  always @(posedge clk)
    \o_data_1[7]  <= \i_data_1[7] ;
  always @(posedge clk)
    \o_data_1[8]  <= \i_data_1[8] ;
  always @(posedge clk)
    \o_data_1[9]  <= \i_data_1[9] ;
  always @(posedge clk)
    \o_data_1[10]  <= \i_data_1[10] ;
  always @(posedge clk)
    \o_data_1[11]  <= \i_data_1[11] ;
  always @(posedge clk)
    \o_data_1[12]  <= \i_data_1[12] ;
  always @(posedge clk)
    \o_data_1[13]  <= \i_data_1[13] ;
  always @(posedge clk)
    \o_data_1[14]  <= \i_data_1[14] ;
  always @(posedge clk)
    \o_data_1[15]  <= \i_data_1[15] ;
  always @(posedge clk)
    \o_data_0[3]  <= \i_data_0[3] ;
  always @(posedge clk)
    \o_data_1[16]  <= \i_data_1[16] ;
  always @(posedge clk)
    \o_data_1[17]  <= \i_data_1[17] ;
  always @(posedge clk)
    \o_data_1[18]  <= \i_data_1[18] ;
  always @(posedge clk)
    \o_data_1[19]  <= \i_data_1[19] ;
  always @(posedge clk)
    \o_data_1[20]  <= \i_data_1[20] ;
  always @(posedge clk)
    \o_data_1[21]  <= \i_data_1[21] ;
  always @(posedge clk)
    \o_data_1[22]  <= \i_data_1[22] ;
  always @(posedge clk)
    \o_data_1[23]  <= \i_data_1[23] ;
  always @(posedge clk)
    \o_data_1[24]  <= \i_data_1[24] ;
  always @(posedge clk)
    \o_data_1[25]  <= \i_data_1[25] ;
  always @(posedge clk)
    \o_data_0[4]  <= \i_data_0[4] ;
  always @(posedge clk)
    \o_data_1[26]  <= \i_data_1[26] ;
  always @(posedge clk)
    \o_data_1[27]  <= \i_data_1[27] ;
  always @(posedge clk)
    \o_data_1[28]  <= \i_data_1[28] ;
  always @(posedge clk)
    \o_data_1[29]  <= \i_data_1[29] ;
  always @(posedge clk)
    \o_data_1[30]  <= \i_data_1[30] ;
  always @(posedge clk)
    \o_data_1[31]  <= \i_data_1[31] ;
  always @(posedge clk)
    \o_data_1[32]  <= \i_data_1[32] ;
  always @(posedge clk)
    \o_data_1[33]  <= \i_data_1[33] ;
  always @(posedge clk)
    \o_data_1[34]  <= \i_data_1[34] ;
  always @(posedge clk)
    \o_lck_1[0]  <= \i_lck_1[0] ;
  always @(posedge clk)
    \o_data_0[5]  <= \i_data_0[5] ;
  always @(posedge clk)
    \o_lck_1[1]  <= \i_lck_1[1] ;
  always @(posedge clk)
    \o_ack_1[0]  <= \i_ack_1[0] ;
  always @(posedge clk)
    \o_ack_1[1]  <= \i_ack_1[1] ;
  always @(posedge clk)
    \o_data_0[6]  <= \i_data_0[6] ;
  assign _00_ = 1'h0;
  assign _01_ = 1'h1;
  assign _02_ = 1'hx;
  assign \extra_outputs[35]  = _02_;
  assign \extra_outputs[34]  = _02_;
  assign \extra_outputs[33]  = _02_;
  assign \extra_outputs[32]  = _02_;
  assign \extra_outputs[31]  = _02_;
  assign \extra_outputs[30]  = _02_;
  assign \extra_outputs[29]  = _02_;
  assign \extra_outputs[28]  = _02_;
  assign \extra_outputs[27]  = _02_;
  assign \extra_outputs[26]  = _02_;
  assign \extra_outputs[25]  = _02_;
  assign \extra_outputs[24]  = _02_;
  assign \extra_outputs[23]  = _02_;
  assign \extra_outputs[22]  = _02_;
  assign \extra_outputs[21]  = _02_;
  assign \extra_outputs[20]  = _02_;
  assign \extra_outputs[19]  = _02_;
  assign \extra_outputs[18]  = _02_;
  assign \extra_outputs[17]  = _02_;
  assign \extra_outputs[16]  = _02_;
  assign \extra_outputs[15]  = _02_;
  assign \extra_outputs[14]  = _02_;
  assign \extra_outputs[13]  = _02_;
  assign \extra_outputs[12]  = _02_;
  assign \extra_outputs[11]  = _02_;
  assign \extra_outputs[10]  = _02_;
  assign \extra_outputs[9]  = _02_;
  assign \extra_outputs[8]  = _02_;
  assign \extra_outputs[7]  = _02_;
  assign \extra_outputs[6]  = _02_;
  assign \extra_outputs[5]  = _02_;
  assign \extra_outputs[4]  = _02_;
  assign \extra_outputs[3]  = _02_;
  assign \extra_outputs[2]  = _02_;
  assign \extra_outputs[1]  = _02_;
  assign \extra_outputs[0]  = _02_;
  assign \o_rdy_0[1]  = \o_ack_0[1] ;
  assign \o_rdy_0[0]  = \o_ack_0[0] ;
  assign \o_rdy_1[1]  = \o_ack_1[1] ;
  assign \o_rdy_1[0]  = \o_ack_1[0] ;
endmodule
