$date
  Mon Nov  7 20:18:34 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module altera_common_conversion $end
$upscope $end
$scope module altera_device_families $end
$upscope $end
$scope module stackertest $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 4 # value[3:0] $end
$var reg 4 $ stackview[3:0] $end
$var reg 3 % stateview[2:0] $end
$var reg 1 & b2 $end
$var reg 1 ' b3 $end
$var reg 1 ( b4 $end
$var reg 4 ) data[3:0] $end
$scope module l0 $end
$var reg 1 * reset $end
$var reg 1 + clock $end
$var reg 4 , data[3:0] $end
$var reg 1 - b2 $end
$var reg 1 . b3 $end
$var reg 1 / b4 $end
$var reg 4 0 value[3:0] $end
$var reg 4 1 stackview[3:0] $end
$var reg 3 2 stateview[2:0] $end
$var reg 4 3 ram_input[3:0] $end
$var reg 4 4 ram_output[3:0] $end
$var reg 1 5 ram_we $end
$var reg 4 6 stack_ptr[3:0] $end
$var reg 4 7 mbr[3:0] $end
$var reg 3 8 state[2:0] $end
$scope module memram_lab1 $end
$var reg 4 9 address[3:0] $end
$var reg 1 : clock $end
$var reg 4 ; data[3:0] $end
$var reg 1 < wren $end
$var reg 4 = q[3:0] $end
$var reg 4 > sub_wire0[3:0] $end
$scope module altsyncram_component $end
$var reg 1 ? wren_a $end
$var reg 1 @ wren_b $end
$var reg 1 A rden_a $end
$var reg 1 B rden_b $end
$var reg 4 C data_a[3:0] $end
$var reg 1 D data_b[0:0] $end
$var reg 4 E address_a[3:0] $end
$var reg 1 F address_b[0:0] $end
$var reg 1 G clock0 $end
$var reg 1 H clock1 $end
$var reg 1 I clocken0 $end
$var reg 1 J clocken1 $end
$var reg 1 K clocken2 $end
$var reg 1 L clocken3 $end
$var reg 1 M aclr0 $end
$var reg 1 N aclr1 $end
$var reg 1 O addressstall_a $end
$var reg 1 P addressstall_b $end
$var reg 1 Q byteena_a[0:0] $end
$var reg 1 R byteena_b[0:0] $end
$var reg 4 S q_a[3:0] $end
$var reg 1 T q_b[0:0] $end
$var reg 3 U eccstatus[2:0] $end
$var reg 4 V i_data_reg_a[3:0] $end
$var reg 1 W i_data_reg_b[0:0] $end
$var reg 4 X i_q_reg_a[3:0] $end
$var reg 4 Y i_q_tmp_a[3:0] $end
$var reg 4 Z i_q_tmp2_a[3:0] $end
$var reg 4 [ i_q_tmp_wren_a[3:0] $end
$var reg 4 \ i_q_tmp2_wren_a[3:0] $end
$var reg 1 ] i_q_tmp_wren_b[0:0] $end
$var reg 1 ^ i_q_reg_b[0:0] $end
$var reg 1 _ i_q_tmp_b[0:0] $end
$var reg 1 ` i_q_tmp2_b[0:0] $end
$var reg 1 a i_q_output_latch[0:0] $end
$var reg 1 b i_q_ecc_reg_b[0:0] $end
$var reg 1 c i_q_ecc_tmp_b[0:0] $end
$var reg 4 d i_current_written_data_a[3:0] $end
$var reg 4 e i_original_data_a[3:0] $end
$var reg 1 f i_original_data_b[0:0] $end
$var reg 4 g i_byteena_mask_reg_a_x[3:0] $end
$var reg 1 h i_byteena_mask_reg_b_x[0:0] $end
$var reg 4 i i_byteena_mask_reg_a[3:0] $end
$var reg 1 j i_byteena_mask_reg_b[0:0] $end
$var reg 4 k i_byteena_mask_reg_a_out[3:0] $end
$var reg 1 l i_byteena_mask_reg_b_out[0:0] $end
$var reg 4 m i_byteena_mask_reg_a_out_b[3:0] $end
$var reg 1 n i_byteena_mask_reg_b_out_a[0:0] $end
$var reg 4 o i_address_reg_a[3:0] $end
$var reg 1 p i_address_reg_b[0:0] $end
$var reg 1 q i_wren_reg_a $end
$var reg 1 r i_wren_reg_b $end
$var reg 1 s i_rden_reg_a $end
$var reg 1 t i_rden_reg_b $end
$var reg 1 u i_read_flag_a $end
$var reg 1 v i_read_flag_b $end
$var reg 1 w i_reread_flag_a $end
$var reg 1 x i_reread_flag_b $end
$var reg 1 y i_reread_flag2_a $end
$var reg 1 z i_reread_flag2_b $end
$var reg 1 { i_write_flag_a $end
$var reg 1 | i_write_flag_b $end
$var reg 1 } i_nmram_write_a $end
$var reg 1 !" i_nmram_write_b $end
$var reg 1 "" i_indata_aclr_a $end
$var reg 1 #" i_address_aclr_a $end
$var reg 1 $" i_wrcontrol_aclr_a $end
$var reg 1 %" i_indata_aclr_b $end
$var reg 1 &" i_address_aclr_b $end
$var reg 1 '" i_wrcontrol_aclr_b $end
$var reg 1 (" i_outdata_aclr_a $end
$var reg 1 )" i_outdata_aclr_b $end
$var reg 1 *" i_rdcontrol_aclr_b $end
$var reg 1 +" i_byteena_aclr_a $end
$var reg 1 ," i_byteena_aclr_b $end
$var reg 1 -" good_to_go_a $end
$var reg 1 ." good_to_go_b $end
$var reg 1 /" i_core_clocken_a $end
$var reg 1 0" i_core_clocken_b $end
$var reg 1 1" i_core_clocken_b0 $end
$var reg 1 2" i_core_clocken_b1 $end
$var reg 1 3" i_inclocken0 $end
$var reg 1 4" i_input_clocken_b $end
$var reg 1 5" i_outdata_clken_b $end
$var reg 1 6" i_outdata_clken_a $end
$var reg 1 7" i_outlatch_clken_a $end
$var reg 1 8" i_outlatch_clken_b $end
$var reg 1 9" i_core_clocken_a_reg $end
$var reg 1 :" i_core_clocken_b_reg $end
$var reg 1 ;" default_val $end
$var reg 4 <" i_data_zero_a[3:0] $end
$var reg 1 =" i_data_zero_b[0:0] $end
$var reg 4 >" i_data_ones_a[3:0] $end
$var reg 1 ?" i_data_ones_b[0:0] $end
$var reg 1 @" same_clock_pulse0 $end
$var reg 1 A" same_clock_pulse1 $end
$var reg 1 B" i_force_reread_a $end
$var reg 1 C" i_force_reread_a1 $end
$var reg 1 D" i_force_reread_b $end
$var reg 1 E" i_force_reread_b1 $end
$var reg 1 F" i_force_reread_signal_a $end
$var reg 1 G" i_force_reread_signal_b $end
$var reg 1 H" i_good_to_write_a $end
$var reg 1 I" i_good_to_write_b $end
$scope module ifg02 $end
$upscope $end
$scope module ifg03a $end
$upscope $end
$scope module ifg15 $end
$upscope $end
$scope module ifg172a $end
$upscope $end
$scope module ifg50a $end
$upscope $end
$scope module ifg51a $end
$upscope $end
$scope module ifg52b $end
$upscope $end
$scope module ifclr01 $end
$upscope $end
$scope module ifg52 $end
$upscope $end
$scope module ifg57 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b0000 #
b0000 $
b000 %
1&
1'
1(
b0000 )
0*
0+
b0000 ,
1-
1.
1/
b0000 0
b0000 1
b000 2
b0000 3
b0000 4
05
b0000 6
b0000 7
b000 8
b0000 9
0:
b0000 ;
0<
b0000 =
b0000 >
0?
0@
1A
1B
b0000 C
b1 D
b0000 E
b1 F
0G
ZH
1I
1J
1K
1L
0M
0N
0O
0P
b1 Q
bZ R
b0000 S
b0 T
b000 U
b0000 V
b0 W
b0000 X
b0000 Y
b0000 Z
b0000 [
b0000 \
b0 ]
b0 ^
b0 _
b0 `
b0 a
b0 b
b0 c
b0000 d
b0000 e
b0 f
b0000 g
b0 h
b1111 i
b1 j
b1111 k
b1 l
b1111 m
b1 n
b0000 o
b0 p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
1/"
10"
11"
12"
13"
14"
05"
16"
17"
18"
09"
0:"
0;"
b0000 <"
b0 ="
b1111 >"
b1 ?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
1H"
1I"
#5000000
1!
1"
1*
1+
1:
1G
b0000 k
bXXXX m
1s
1u
1}
1-"
19"
#10000000
0!
0+
0:
0G
#15000000
1!
1+
1:
1G
0u
#20000000
0!
0+
0:
0G
#25000000
1!
1+
1:
1G
1u
#30000000
0!
0+
0:
0G
#35000000
1!
1+
1:
1G
0u
#40000000
0!
0+
0:
0G
#45000000
1!
1+
1:
1G
1u
#50000000
0!
0&
b0001 )
0+
b0001 ,
0-
0:
0G
#55000000
1!
b0001 #
b111 %
1+
b0001 0
b111 2
b0001 7
b111 8
1:
1G
0u
#60000000
0!
1&
0+
1-
0:
0G
#65000000
1!
b000 %
1+
b000 2
b000 8
1:
1G
1u
#70000000
0!
0'
0+
0.
0:
0G
#75000000
1!
b001 %
1+
b001 2
b0001 3
15
b001 8
1:
b0001 ;
1<
1?
b0001 C
1G
0u
#80000000
0!
1'
0+
1.
0:
0G
#85000000
1!
b0001 $
b111 %
1+
b0001 1
b111 2
05
b0001 6
b111 8
b0001 9
1:
0<
0?
b0001 E
1G
b0001 V
b0001 Y
b0001 Z
b0001 d
1q
1u
1{
#90000000
0!
0+
0:
0G
#95000000
1!
b000 %
1+
b000 2
b0001 4
b000 8
1:
b0001 =
b0001 >
1G
b0001 S
b0001 X
b0000 Y
b0000 Z
b0000 d
b0001 o
0q
0u
0{
#100000000
0!
0&
b0010 )
0+
b0010 ,
0-
0:
0G
#105000000
1!
b0010 #
b111 %
1+
b0010 0
b111 2
b0000 4
b0010 7
b111 8
1:
b0000 =
b0000 >
1G
b0000 S
b0000 X
1u
#110000000
0!
1&
0+
1-
0:
0G
#115000000
1!
b000 %
1+
b000 2
b000 8
1:
1G
0u
#120000000
0!
0'
0+
0.
0:
0G
#125000000
1!
b001 %
1+
b001 2
b0010 3
15
b001 8
1:
b0010 ;
1<
1?
b0010 C
1G
1u
#130000000
0!
1'
0+
1.
0:
0G
#135000000
1!
b0010 $
b111 %
1+
b0010 1
b111 2
05
b0010 6
b111 8
b0010 9
1:
0<
0?
b0010 E
1G
b0010 V
b0010 Y
b0010 Z
b0010 d
1q
0u
1{
#140000000
0!
0+
0:
0G
#145000000
1!
b000 %
1+
b000 2
b0010 4
b000 8
1:
b0010 =
b0010 >
1G
b0010 S
b0010 X
b0000 Y
b0000 Z
b0000 d
b0010 o
0q
1u
0{
#150000000
0!
0&
b0011 )
0+
b0011 ,
0-
0:
0G
#155000000
1!
b0011 #
b111 %
1+
b0011 0
b111 2
b0000 4
b0011 7
b111 8
1:
b0000 =
b0000 >
1G
b0000 S
b0000 X
0u
#160000000
0!
1&
0+
1-
0:
0G
#165000000
1!
b000 %
1+
b000 2
b000 8
1:
1G
1u
#170000000
0!
0'
0+
0.
0:
0G
#175000000
1!
b001 %
1+
b001 2
b0011 3
15
b001 8
1:
b0011 ;
1<
1?
b0011 C
1G
0u
#180000000
0!
1'
0+
1.
0:
0G
#185000000
1!
b0011 $
b111 %
1+
b0011 1
b111 2
05
b0011 6
b111 8
b0011 9
1:
0<
0?
b0011 E
1G
b0011 V
b0011 Y
b0011 Z
b0011 d
1q
1u
1{
#190000000
0!
b0000 )
0+
b0000 ,
0:
0G
#195000000
1!
b000 %
1+
b000 2
b0011 4
b000 8
1:
b0011 =
b0011 >
1G
b0011 S
b0011 X
b0000 Y
b0000 Z
b0000 d
b0011 o
0q
0u
0{
#200000000
0!
0&
0+
0-
0:
0G
#205000000
1!
b0000 #
b111 %
1+
b0000 0
b111 2
b0000 4
b0000 7
b111 8
1:
b0000 =
b0000 >
1G
b0000 S
b0000 X
1u
#210000000
0!
1&
0+
1-
0:
0G
#215000000
1!
b000 %
1+
b000 2
b000 8
1:
1G
0u
#220000000
0!
0(
0+
0/
0:
0G
#225000000
1!
b0010 $
b100 %
1+
b0010 1
b100 2
b0010 6
b100 8
b0010 9
1:
b0010 E
1G
1u
#230000000
0!
1(
0+
1/
0:
0G
#235000000
1!
b101 %
1+
b101 2
b101 8
1:
1G
b0011 Y
b0011 Z
b0010 o
0u
#240000000
0!
0+
0:
0G
#245000000
1!
b110 %
1+
b110 2
b0011 4
b110 8
1:
b0011 =
b0011 >
1G
b0011 S
b0011 X
1u
#250000000
0!
0+
0:
0G
#255000000
1!
b0011 #
b111 %
1+
b0011 0
b111 2
b0011 7
b111 8
1:
1G
0u
#260000000
0!
0+
0:
0G
#265000000
1!
b000 %
1+
b000 2
b000 8
1:
1G
1u
#270000000
0!
0+
0:
0G
#275000000
1!
1+
1:
1G
0u
#280000000
0!
0(
0+
0/
0:
0G
#285000000
1!
b0001 $
b100 %
1+
b0001 1
b100 2
b0001 6
b100 8
b0001 9
1:
b0001 E
1G
1u
#290000000
0!
1(
0+
1/
0:
0G
#295000000
1!
b101 %
1+
b101 2
b101 8
1:
1G
b0010 Y
b0010 Z
b0001 o
0u
#300000000
0!
0+
0:
0G
#305000000
1!
b110 %
1+
b110 2
b0010 4
b110 8
1:
b0010 =
b0010 >
1G
b0010 S
b0010 X
1u
#310000000
0!
0+
0:
0G
#315000000
1!
b0010 #
b111 %
1+
b0010 0
b111 2
b0010 7
b111 8
1:
1G
0u
#320000000
0!
0+
0:
0G
#325000000
1!
b000 %
1+
b000 2
b000 8
1:
1G
1u
#330000000
0!
0+
0:
0G
#335000000
1!
1+
1:
1G
0u
#340000000
0!
0(
0+
0/
0:
0G
#345000000
1!
b0000 $
b100 %
1+
b0000 1
b100 2
b0000 6
b100 8
b0000 9
1:
b0000 E
1G
1u
#350000000
0!
1(
0+
1/
0:
0G
#355000000
1!
b101 %
1+
b101 2
b101 8
1:
1G
b0001 Y
b0001 Z
b0000 o
0u
#360000000
0!
0+
0:
0G
#365000000
1!
b110 %
1+
b110 2
b0001 4
b110 8
1:
b0001 =
b0001 >
1G
b0001 S
b0001 X
1u
#370000000
0!
0+
0:
0G
#375000000
1!
b0001 #
b111 %
1+
b0001 0
b111 2
b0001 7
b111 8
1:
1G
0u
#380000000
0!
0+
0:
0G
#385000000
1!
b000 %
1+
b000 2
b000 8
1:
1G
1u
#390000000
0!
0+
0:
0G
#395000000
1!
1+
1:
1G
0u
#400000000
0!
0+
0:
0G
#405000000
1!
1+
1:
1G
1u
#410000000
0!
0+
0:
0G
#415000000
1!
1+
1:
1G
0u
#420000000
0!
0+
0:
0G
#425000000
1!
1+
1:
1G
1u
#430000000
0!
0+
0:
0G
#435000000
1!
1+
1:
1G
0u
#440000000
0!
0+
0:
0G
#445000000
1!
1+
1:
1G
1u
#450000000
