vhdl work "../../Single-Cycle-7.1-con-testbench-master/Single-Cycle-7.1-con-testbench-master/sl2.vhd"
vhdl work "../../Single-Cycle-7.1-con-testbench-master/Single-Cycle-7.1-con-testbench-master/signext.vhd"
vhdl work "../../Single-Cycle-7.1-con-testbench-master/Single-Cycle-7.1-con-testbench-master/MainDecoder.vhd"
vhdl work "../../Single-Cycle-7.1-con-testbench-master/Single-Cycle-7.1-con-testbench-master/flopr.vhd"
vhdl work "../../Single-Cycle-7.1-con-testbench-master/Single-Cycle-7.1-con-testbench-master/AluDec.vhd"
vhdl work "../../Single-Cycle-7.1-con-testbench-master/Single-Cycle-7.1-con-testbench-master/alu.vhd"
vhdl work "../../Single-Cycle-7.1-con-testbench-master/Single-Cycle-7.1-con-testbench-master/adder.vhd"
vhdl work "regfile.vhd"
vhdl work "mux2.vhd"
vhdl work "../../Single-Cycle-7.1-con-testbench-master/Single-Cycle-7.1-con-testbench-master/datapath.vhd"
vhdl work "../../Single-Cycle-7.1-con-testbench-master/Single-Cycle-7.1-con-testbench-master/Controller.vhd"
vhdl work "proyecto1.vhd"
vhdl work "imem.vhd"
vhdl work "dmem.vhd"
vhdl work "toplevel.vhd"
