addrmap CsrRegisters {
    name = "CSRs";

    default sw = r;
    default hw = r;
    
    reg {
        field {} offset[7] = 0;
        field {} bank[25] = 0;
    } mvendorid @ 0xF11 << 2;
    
    reg {
        field {} marchid[32] = 0;
    } marchid @ 0xF12 << 2;
    
    reg {
        field {} mimpid[32] = 0;
    } mimpid @ 0xF13 << 2;
    
    reg {
        field {} mhartid[32] = 0;
    } mhartid @ 0xF14 << 2;
    
    reg {
        field {} mconfigptr[32] = 0;
    } mconfigptr @ 0xF15 << 2;

    reg {
        default sw = rw;
        field {
            // hw = rw;
            // we;
        } sie[1:1] = 0;
        field {
            hw = rw;
            we;
        } mie[3:3] = 0;
        field {
            // hw = rw;
            // we;
        } spie[5:5];
        field {
            sw = r;
        } ube[6:6] = 0;
        field {
            hw = rw;
            we;
        } mpie[7:7] = 0;
        field {
            // hw = rw;
            // we;
        } spp[8:8] = 0;
        field {
            sw = r;
        } vs[10:9] = 0;
        field {
            hw = rw;
            we;
        } mpp[12:11] = 0;
        field {
            sw = r;
        } fs[14:13] = 0;
        field {
            sw = r;
        } xs[16:15] = 0;
        field {
            sw = r;
        } mprv[17:17] = 0;
        field {
            sw = r;
        } sum[18:18] = 0;
        field {
            sw = r;
        } mxr[19:19] = 0;
        field {
            sw = r;
        } tvm[20:20] = 0;
        field {
            sw = r;
        } tw[21:21] = 0;
        field {
            sw = r;
        } tsr[22:22] = 0;
        field {
            sw = r;
        } sd[31:31] = 0;
    } mstatus @ 0x300 << 2;
    
    reg {
        field {} a[0:0] = 0;
        field {} b[1:1] = 0;
        field {} c[2:2] = 0;
        field {} d[3:3] = 0;
        field {} e[4:4] = 0;
        field {} f[5:5] = 0;
        field {} h[7:7] = 0;
        field {} i[8:8] = 1;
        field {} m[12:12] = 0;
        field {} n[13:13] = 0;
        field {} p[15:15] = 0;
        field {} q[16:16] = 0;
        field {} s[18:18] = 0;
        field {} u[20:20] = 0;
        field {} v[21:21] = 0;
        field {} x[23:23] = 0;
        field {} mxl[31:30] = 1;
    } misa @ 0x301 << 2;
    
    reg {
        field {} medeleg[32] = 0;
    } medeleg @ 0x302 << 2;
    
    reg {
        field {} mideleg[32] = 0;
    } mideleg @ 0x303 << 2;

    reg {
        default sw = rw;
        field {
            sw = r;
        } ssie[1:1] = 0;
        field {} msie[3:3];
        field {
            sw = r;
        } stie[5:5] = 0;
        field {} mtie[7:7];
        field {
            sw = r;
        } seie[9:9] = 0;
        field {} meie[11:11];
    } mie @ 0x304 << 2;
    
    reg {
        default sw = rw;
        field {} mode[2] = 0;
        field {} base[30] = 0;
    } mtvec @ 0x305 << 2;
    
    reg {
        default sw = rw;
        field {
            sw = r;
        } sbe[4:4] = 0;
        field {
            sw = r;
        } mbe[5:5] = 0;
        field {} gva[6:6] = 0;
        field {} mpv[7:7] = 0;
        field {} mpelp[9:9] = 0;
        field {} mdt[10:10] = 0;
    } mstatush @ 0x310 << 2;
    
    reg {
        field {} medelegh[32] = 0;
    } medelegh @ 0x312 << 2;
    
    reg {
        field {
            hw = na;
            sw = rw;
        } mscratch[32] = 0;
    } mscratch @ 0x340 << 2;
    
    reg {
        field {
            sw = rw;
            hw = rw;
            we;
        } mepc[32] = 0;
    } mepc @ 0x341 << 2;
    
    reg {
        default sw = rw;
        default hw = rw;
        default we;
        field {} code[31] = 0;
        field {} interrupt[1] = 0;
    } mcause @ 0x342 << 2;
    
    reg {
        field {
            sw = rw;
            hw = rw;
            we;
        } mtval[32] = 0;
    } mtval @ 0x343 << 2;

    reg {
        //default hw = rw;
        field {
            sw = r;
        } ssip[1:1] = 0;
        field {
            //we;
        } msip[3:3] = 0;
        field {
            sw = r;
        } stip[5:5] = 0;
        field {
            //we;
        } mtip[7:7] = 0;
        field {
            sw = r;
        } seip[9:9] = 0;
        field {
            hw = rw;
            we;
        } meip[11:11] = 0;
    } mip @ 0x344 << 2;
};