============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 25 2021  03:12:03 pm
  Module:                 gcd
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (7153 ps) Setup Check with Pin dpath_a_reg_out_reg[15]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    2227                  
             Slack:=    7153                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  dpath_sub_sub_752_15/g208/z (u)     in_1->z F     unmapped_complex2      4 16.0     0   102     291    (-,-) 
  dpath_sub_sub_752_15/g708/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     360    (-,-) 
  dpath_sub_sub_752_15/g690/z (u)     in_0->z F     unmapped_nand2         3 12.0     0    94     455    (-,-) 
  dpath_sub_sub_752_15/g687/z (u)     in_1->z R     unmapped_nand2         2  8.4     0    86     541    (-,-) 
  dpath_sub_sub_752_15/g681/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94     636    (-,-) 
  dpath_sub_sub_752_15/g680/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     705    (-,-) 
  dpath_sub_sub_752_15/g674/z (u)     in_0->z F     unmapped_nand2         4 16.0     0   102     807    (-,-) 
  dpath_sub_sub_752_15/g672/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     876    (-,-) 
  dpath_sub_sub_752_15/g666/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94     970    (-,-) 
  dpath_sub_sub_752_15/g665/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1039    (-,-) 
  dpath_sub_sub_752_15/g658/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94    1134    (-,-) 
  dpath_sub_sub_752_15/g657/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1203    (-,-) 
  dpath_sub_sub_752_15/g653/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   102    1305    (-,-) 
  dpath_sub_sub_752_15/g652/z (u)     in_0->z R     unmapped_complex2      2  8.4     0    86    1391    (-,-) 
  dpath_sub_sub_752_15/g647/z (u)     in_0->z R     unmapped_or2           1  4.2     0    69    1460    (-,-) 
  dpath_sub_sub_752_15/g641/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   102    1562    (-,-) 
  dpath_sub_sub_752_15/g636/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1631    (-,-) 
  dpath_sub_sub_752_15/g629/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94    1726    (-,-) 
  dpath_sub_sub_752_15/g622/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1795    (-,-) 
  dpath_sub_sub_752_15/g618/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    86    1881    (-,-) 
  dpath_sub_sub_752_15/g616/z (u)     in_0->z F     unmapped_or2           1  4.0     0    69    1950    (-,-) 
  dpath_sub_sub_752_15/g617/z (u)     in_1->z R     unmapped_nand2         2  4.5     0    69    2019    (-,-) 
  g1261/z                     (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    2088    (-,-) 
  g1223/z                     (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    2158    (-,-) 
  g1208/z                     (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    2227    (-,-) 
  dpath_a_reg_out_reg[15]/d   -       -       R     unmapped_d_flop        1    -     -     0    2227    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (7308 ps) Setup Check with Pin dpath_a_reg_out_reg[14]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    2071                  
             Slack:=    7308                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  dpath_sub_sub_752_15/g208/z (u)     in_1->z F     unmapped_complex2      4 16.0     0   102     291    (-,-) 
  dpath_sub_sub_752_15/g708/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     360    (-,-) 
  dpath_sub_sub_752_15/g690/z (u)     in_0->z F     unmapped_nand2         3 12.0     0    94     455    (-,-) 
  dpath_sub_sub_752_15/g687/z (u)     in_1->z R     unmapped_nand2         2  8.4     0    86     541    (-,-) 
  dpath_sub_sub_752_15/g681/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94     636    (-,-) 
  dpath_sub_sub_752_15/g680/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     705    (-,-) 
  dpath_sub_sub_752_15/g674/z (u)     in_0->z F     unmapped_nand2         4 16.0     0   102     807    (-,-) 
  dpath_sub_sub_752_15/g672/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     876    (-,-) 
  dpath_sub_sub_752_15/g666/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94     970    (-,-) 
  dpath_sub_sub_752_15/g665/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1039    (-,-) 
  dpath_sub_sub_752_15/g658/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94    1134    (-,-) 
  dpath_sub_sub_752_15/g657/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1203    (-,-) 
  dpath_sub_sub_752_15/g653/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   102    1305    (-,-) 
  dpath_sub_sub_752_15/g652/z (u)     in_0->z R     unmapped_complex2      2  8.4     0    86    1391    (-,-) 
  dpath_sub_sub_752_15/g647/z (u)     in_0->z R     unmapped_or2           1  4.2     0    69    1460    (-,-) 
  dpath_sub_sub_752_15/g641/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   102    1562    (-,-) 
  dpath_sub_sub_752_15/g636/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1631    (-,-) 
  dpath_sub_sub_752_15/g629/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94    1726    (-,-) 
  dpath_sub_sub_752_15/g624/z (u)     in_0->z F     unmapped_or2           1  4.0     0    69    1795    (-,-) 
  dpath_sub_sub_752_15/g625/z (u)     in_1->z R     unmapped_nand2         2  4.5     0    69    1864    (-,-) 
  g1246/z                     (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1933    (-,-) 
  g1232/z                     (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    2002    (-,-) 
  g1219/z                     (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    2071    (-,-) 
  dpath_a_reg_out_reg[14]/d   -       -       R     unmapped_d_flop        1    -     -     0    2071    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (7316 ps) Setup Check with Pin dpath_a_reg_out_reg[13]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    2063                  
             Slack:=    7316                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  dpath_sub_sub_752_15/g208/z (u)     in_1->z F     unmapped_complex2      4 16.0     0   102     291    (-,-) 
  dpath_sub_sub_752_15/g708/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     360    (-,-) 
  dpath_sub_sub_752_15/g690/z (u)     in_0->z F     unmapped_nand2         3 12.0     0    94     455    (-,-) 
  dpath_sub_sub_752_15/g687/z (u)     in_1->z R     unmapped_nand2         2  8.4     0    86     541    (-,-) 
  dpath_sub_sub_752_15/g681/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94     636    (-,-) 
  dpath_sub_sub_752_15/g680/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     705    (-,-) 
  dpath_sub_sub_752_15/g674/z (u)     in_0->z F     unmapped_nand2         4 16.0     0   102     807    (-,-) 
  dpath_sub_sub_752_15/g672/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     876    (-,-) 
  dpath_sub_sub_752_15/g666/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94     970    (-,-) 
  dpath_sub_sub_752_15/g665/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1039    (-,-) 
  dpath_sub_sub_752_15/g658/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94    1134    (-,-) 
  dpath_sub_sub_752_15/g657/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1203    (-,-) 
  dpath_sub_sub_752_15/g653/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   102    1305    (-,-) 
  dpath_sub_sub_752_15/g652/z (u)     in_0->z R     unmapped_complex2      2  8.4     0    86    1391    (-,-) 
  dpath_sub_sub_752_15/g647/z (u)     in_0->z R     unmapped_or2           1  4.2     0    69    1460    (-,-) 
  dpath_sub_sub_752_15/g641/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   102    1562    (-,-) 
  dpath_sub_sub_752_15/g635/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1631    (-,-) 
  dpath_sub_sub_752_15/g630/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    86    1718    (-,-) 
  dpath_sub_sub_752_15/g620/z (u)     in_0->z F     unmapped_or2           1  4.0     0    69    1787    (-,-) 
  dpath_sub_sub_752_15/g621/z (u)     in_1->z R     unmapped_nand2         2  4.5     0    69    1856    (-,-) 
  g1251/z                     (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1925    (-,-) 
  g1228/z                     (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1994    (-,-) 
  g1220/z                     (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    2063    (-,-) 
  dpath_a_reg_out_reg[13]/d   -       -       R     unmapped_d_flop        1    -     -     0    2063    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (7324 ps) Setup Check with Pin dpath_a_reg_out_reg[11]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    2056                  
             Slack:=    7324                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  dpath_sub_sub_752_15/g208/z (u)     in_1->z F     unmapped_complex2      4 16.0     0   102     291    (-,-) 
  dpath_sub_sub_752_15/g708/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     360    (-,-) 
  dpath_sub_sub_752_15/g690/z (u)     in_0->z F     unmapped_nand2         3 12.0     0    94     455    (-,-) 
  dpath_sub_sub_752_15/g687/z (u)     in_1->z R     unmapped_nand2         2  8.4     0    86     541    (-,-) 
  dpath_sub_sub_752_15/g681/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94     636    (-,-) 
  dpath_sub_sub_752_15/g680/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     705    (-,-) 
  dpath_sub_sub_752_15/g674/z (u)     in_0->z F     unmapped_nand2         4 16.0     0   102     807    (-,-) 
  dpath_sub_sub_752_15/g672/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     876    (-,-) 
  dpath_sub_sub_752_15/g666/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94     970    (-,-) 
  dpath_sub_sub_752_15/g665/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1039    (-,-) 
  dpath_sub_sub_752_15/g658/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94    1134    (-,-) 
  dpath_sub_sub_752_15/g657/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1203    (-,-) 
  dpath_sub_sub_752_15/g653/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   102    1305    (-,-) 
  dpath_sub_sub_752_15/g652/z (u)     in_0->z R     unmapped_complex2      2  8.4     0    86    1391    (-,-) 
  dpath_sub_sub_752_15/g646/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94    1486    (-,-) 
  dpath_sub_sub_752_15/g637/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1555    (-,-) 
  dpath_sub_sub_752_15/g631/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    86    1641    (-,-) 
  dpath_sub_sub_752_15/g627/z (u)     in_0->z F     unmapped_or2           1  4.0     0    69    1710    (-,-) 
  dpath_sub_sub_752_15/g628/z (u)     in_1->z R     unmapped_nand2         2  4.5     0    69    1779    (-,-) 
  g1274/z                     (u)     in_1->z F     unmapped_nand2         1  4.0     0    69    1848    (-,-) 
  g1257/z                     (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1917    (-,-) 
  g1233/z                     (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1986    (-,-) 
  g1216/z                     (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    2056    (-,-) 
  dpath_a_reg_out_reg[11]/d   -       -       R     unmapped_d_flop        1    -     -     0    2056    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (7402 ps) Setup Check with Pin dpath_a_reg_out_reg[12]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1977                  
             Slack:=    7402                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  dpath_sub_sub_752_15/g208/z (u)     in_1->z F     unmapped_complex2      4 16.0     0   102     291    (-,-) 
  dpath_sub_sub_752_15/g708/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     360    (-,-) 
  dpath_sub_sub_752_15/g690/z (u)     in_0->z F     unmapped_nand2         3 12.0     0    94     455    (-,-) 
  dpath_sub_sub_752_15/g687/z (u)     in_1->z R     unmapped_nand2         2  8.4     0    86     541    (-,-) 
  dpath_sub_sub_752_15/g681/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94     636    (-,-) 
  dpath_sub_sub_752_15/g680/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     705    (-,-) 
  dpath_sub_sub_752_15/g674/z (u)     in_0->z F     unmapped_nand2         4 16.0     0   102     807    (-,-) 
  dpath_sub_sub_752_15/g672/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     876    (-,-) 
  dpath_sub_sub_752_15/g666/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94     970    (-,-) 
  dpath_sub_sub_752_15/g665/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1039    (-,-) 
  dpath_sub_sub_752_15/g658/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94    1134    (-,-) 
  dpath_sub_sub_752_15/g657/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1203    (-,-) 
  dpath_sub_sub_752_15/g653/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   102    1305    (-,-) 
  dpath_sub_sub_752_15/g652/z (u)     in_0->z R     unmapped_complex2      2  8.4     0    86    1391    (-,-) 
  dpath_sub_sub_752_15/g647/z (u)     in_0->z R     unmapped_or2           1  4.2     0    69    1460    (-,-) 
  dpath_sub_sub_752_15/g641/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   102    1562    (-,-) 
  dpath_sub_sub_752_15/g633/z (u)     in_0->z F     unmapped_or2           1  4.0     0    69    1631    (-,-) 
  dpath_sub_sub_752_15/g634/z (u)     in_1->z R     unmapped_nand2         2  4.5     0    69    1700    (-,-) 
  g1270/z                     (u)     in_1->z F     unmapped_nand2         1  4.0     0    69    1770    (-,-) 
  g1244/z                     (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1839    (-,-) 
  g1226/z                     (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1908    (-,-) 
  g1212/z                     (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1977    (-,-) 
  dpath_a_reg_out_reg[12]/d   -       -       R     unmapped_d_flop        1    -     -     0    1977    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (7479 ps) Setup Check with Pin dpath_a_reg_out_reg[10]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1900                  
             Slack:=    7479                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  dpath_sub_sub_752_15/g208/z (u)     in_1->z F     unmapped_complex2      4 16.0     0   102     291    (-,-) 
  dpath_sub_sub_752_15/g708/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     360    (-,-) 
  dpath_sub_sub_752_15/g690/z (u)     in_0->z F     unmapped_nand2         3 12.0     0    94     455    (-,-) 
  dpath_sub_sub_752_15/g687/z (u)     in_1->z R     unmapped_nand2         2  8.4     0    86     541    (-,-) 
  dpath_sub_sub_752_15/g681/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94     636    (-,-) 
  dpath_sub_sub_752_15/g680/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     705    (-,-) 
  dpath_sub_sub_752_15/g674/z (u)     in_0->z F     unmapped_nand2         4 16.0     0   102     807    (-,-) 
  dpath_sub_sub_752_15/g672/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     876    (-,-) 
  dpath_sub_sub_752_15/g666/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94     970    (-,-) 
  dpath_sub_sub_752_15/g665/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1039    (-,-) 
  dpath_sub_sub_752_15/g658/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94    1134    (-,-) 
  dpath_sub_sub_752_15/g657/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1203    (-,-) 
  dpath_sub_sub_752_15/g653/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   102    1305    (-,-) 
  dpath_sub_sub_752_15/g652/z (u)     in_0->z R     unmapped_complex2      2  8.4     0    86    1391    (-,-) 
  dpath_sub_sub_752_15/g646/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94    1486    (-,-) 
  dpath_sub_sub_752_15/g639/z (u)     in_0->z F     unmapped_or2           1  4.0     0    69    1555    (-,-) 
  dpath_sub_sub_752_15/g640/z (u)     in_1->z R     unmapped_nand2         2  4.5     0    69    1624    (-,-) 
  g1273/z                     (u)     in_1->z F     unmapped_nand2         1  4.0     0    69    1693    (-,-) 
  g1243/z                     (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1762    (-,-) 
  g1224/z                     (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1831    (-,-) 
  g1209/z                     (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1900    (-,-) 
  dpath_a_reg_out_reg[10]/d   -       -       R     unmapped_d_flop        1    -     -     0    1900    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (7504 ps) Setup Check with Pin dpath_a_reg_out_reg[9]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1875                  
             Slack:=    7504                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  dpath_sub_sub_752_15/g208/z (u)     in_1->z F     unmapped_complex2      4 16.0     0   102     291    (-,-) 
  dpath_sub_sub_752_15/g708/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     360    (-,-) 
  dpath_sub_sub_752_15/g690/z (u)     in_0->z F     unmapped_nand2         3 12.0     0    94     455    (-,-) 
  dpath_sub_sub_752_15/g687/z (u)     in_1->z R     unmapped_nand2         2  8.4     0    86     541    (-,-) 
  dpath_sub_sub_752_15/g681/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94     636    (-,-) 
  dpath_sub_sub_752_15/g680/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     705    (-,-) 
  dpath_sub_sub_752_15/g674/z (u)     in_0->z F     unmapped_nand2         4 16.0     0   102     807    (-,-) 
  dpath_sub_sub_752_15/g672/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     876    (-,-) 
  dpath_sub_sub_752_15/g666/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94     970    (-,-) 
  dpath_sub_sub_752_15/g665/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1039    (-,-) 
  dpath_sub_sub_752_15/g658/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94    1134    (-,-) 
  dpath_sub_sub_752_15/g657/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1203    (-,-) 
  dpath_sub_sub_752_15/g653/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   102    1305    (-,-) 
  dpath_sub_sub_752_15/g648/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1374    (-,-) 
  dpath_sub_sub_752_15/g645/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    86    1460    (-,-) 
  dpath_sub_sub_752_15/g643/z (u)     in_0->z F     unmapped_or2           1  4.0     0    69    1529    (-,-) 
  dpath_sub_sub_752_15/g644/z (u)     in_1->z R     unmapped_nand2         2  4.5     0    69    1598    (-,-) 
  g1279/z                     (u)     in_1->z F     unmapped_nand2         1  4.0     0    69    1668    (-,-) 
  g1247/z                     (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1737    (-,-) 
  g1227/z                     (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1806    (-,-) 
  g1215/z                     (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1875    (-,-) 
  dpath_a_reg_out_reg[9]/d    -       -       R     unmapped_d_flop        1    -     -     0    1875    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (7729 ps) Setup Check with Pin dpath_a_reg_out_reg[8]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1650                  
             Slack:=    7729                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  dpath_sub_sub_752_15/g208/z (u)     in_1->z F     unmapped_complex2      4 16.0     0   102     291    (-,-) 
  dpath_sub_sub_752_15/g708/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     360    (-,-) 
  dpath_sub_sub_752_15/g690/z (u)     in_0->z F     unmapped_nand2         3 12.0     0    94     455    (-,-) 
  dpath_sub_sub_752_15/g687/z (u)     in_1->z R     unmapped_nand2         2  8.4     0    86     541    (-,-) 
  dpath_sub_sub_752_15/g681/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94     636    (-,-) 
  dpath_sub_sub_752_15/g680/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     705    (-,-) 
  dpath_sub_sub_752_15/g674/z (u)     in_0->z F     unmapped_nand2         4 16.0     0   102     807    (-,-) 
  dpath_sub_sub_752_15/g672/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     876    (-,-) 
  dpath_sub_sub_752_15/g666/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94     970    (-,-) 
  dpath_sub_sub_752_15/g665/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1039    (-,-) 
  dpath_sub_sub_752_15/g658/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94    1134    (-,-) 
  dpath_sub_sub_752_15/g657/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1203    (-,-) 
  dpath_sub_sub_752_15/g653/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   102    1305    (-,-) 
  dpath_sub_sub_752_15/g650/z (u)     in_0->z F     unmapped_or2           1  4.0     0    69    1374    (-,-) 
  dpath_sub_sub_752_15/g651/z (u)     in_1->z R     unmapped_nand2         2  4.5     0    69    1443    (-,-) 
  g1238/z                     (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1512    (-,-) 
  g1236/z                     (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1581    (-,-) 
  g1217/z                     (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1650    (-,-) 
  dpath_a_reg_out_reg[8]/d    -       -       R     unmapped_d_flop        1    -     -     0    1650    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (7783 ps) Setup Check with Pin dpath_a_reg_out_reg[5]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1597                  
             Slack:=    7783                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   189     189    (-,-) 
  g832/z                     (u)     in_1->z R     unmapped_complex2      2  8.4     0    86     276    (-,-) 
  g1392/z                    (u)     in_1->z R     unmapped_or2           1  4.2     0    69     345    (-,-) 
  g1333/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     414    (-,-) 
  g1308/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     483    (-,-) 
  g1304/z                    (u)     in_1->z F     unmapped_nand2         1  4.0     0    69     552    (-,-) 
  g1301/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     621    (-,-) 
  g1296/z                    (u)     in_0->z F     unmapped_nand2         1  4.0     0    69     690    (-,-) 
  g1294/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     759    (-,-) 
  g1292/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     828    (-,-) 
  g1291/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     898    (-,-) 
  g1286/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     967    (-,-) 
  g1285/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1036    (-,-) 
  g1283/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1105    (-,-) 
  g1282/z                    (u)     in_0->z R     unmapped_complex2     19 79.8     0   157    1262    (-,-) 
  g1276/z                    (u)     in_1->z F     unmapped_complex2      8 32.0     0   127    1389    (-,-) 
  g1241/z                    (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1458    (-,-) 
  g1222/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1528    (-,-) 
  g1221/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1597    (-,-) 
  dpath_a_reg_out_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0    1597    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (7783 ps) Setup Check with Pin dpath_a_reg_out_reg[3]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1597                  
             Slack:=    7783                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   189     189    (-,-) 
  g832/z                     (u)     in_1->z R     unmapped_complex2      2  8.4     0    86     276    (-,-) 
  g1392/z                    (u)     in_1->z R     unmapped_or2           1  4.2     0    69     345    (-,-) 
  g1333/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     414    (-,-) 
  g1308/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     483    (-,-) 
  g1304/z                    (u)     in_1->z F     unmapped_nand2         1  4.0     0    69     552    (-,-) 
  g1301/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     621    (-,-) 
  g1296/z                    (u)     in_0->z F     unmapped_nand2         1  4.0     0    69     690    (-,-) 
  g1294/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     759    (-,-) 
  g1292/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     828    (-,-) 
  g1291/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     898    (-,-) 
  g1286/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     967    (-,-) 
  g1285/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1036    (-,-) 
  g1283/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1105    (-,-) 
  g1282/z                    (u)     in_0->z R     unmapped_complex2     19 79.8     0   157    1262    (-,-) 
  g1276/z                    (u)     in_1->z F     unmapped_complex2      8 32.0     0   127    1389    (-,-) 
  g1249/z                    (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1458    (-,-) 
  g1237/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1528    (-,-) 
  g1213/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1597    (-,-) 
  dpath_a_reg_out_reg[3]/d   -       -       R     unmapped_d_flop        1    -     -     0    1597    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (7783 ps) Setup Check with Pin dpath_a_reg_out_reg[1]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1597                  
             Slack:=    7783                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   189     189    (-,-) 
  g832/z                     (u)     in_1->z R     unmapped_complex2      2  8.4     0    86     276    (-,-) 
  g1392/z                    (u)     in_1->z R     unmapped_or2           1  4.2     0    69     345    (-,-) 
  g1333/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     414    (-,-) 
  g1308/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     483    (-,-) 
  g1304/z                    (u)     in_1->z F     unmapped_nand2         1  4.0     0    69     552    (-,-) 
  g1301/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     621    (-,-) 
  g1296/z                    (u)     in_0->z F     unmapped_nand2         1  4.0     0    69     690    (-,-) 
  g1294/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     759    (-,-) 
  g1292/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     828    (-,-) 
  g1291/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     898    (-,-) 
  g1286/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     967    (-,-) 
  g1285/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1036    (-,-) 
  g1283/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1105    (-,-) 
  g1282/z                    (u)     in_0->z R     unmapped_complex2     19 79.8     0   157    1262    (-,-) 
  g1276/z                    (u)     in_1->z F     unmapped_complex2      8 32.0     0   127    1389    (-,-) 
  g1256/z                    (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1458    (-,-) 
  g1225/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1528    (-,-) 
  g1214/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1597    (-,-) 
  dpath_a_reg_out_reg[1]/d   -       -       R     unmapped_d_flop        1    -     -     0    1597    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (7783 ps) Setup Check with Pin dpath_a_reg_out_reg[0]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1597                  
             Slack:=    7783                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   189     189    (-,-) 
  g832/z                     (u)     in_1->z R     unmapped_complex2      2  8.4     0    86     276    (-,-) 
  g1392/z                    (u)     in_1->z R     unmapped_or2           1  4.2     0    69     345    (-,-) 
  g1333/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     414    (-,-) 
  g1308/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     483    (-,-) 
  g1304/z                    (u)     in_1->z F     unmapped_nand2         1  4.0     0    69     552    (-,-) 
  g1301/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     621    (-,-) 
  g1296/z                    (u)     in_0->z F     unmapped_nand2         1  4.0     0    69     690    (-,-) 
  g1294/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     759    (-,-) 
  g1292/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     828    (-,-) 
  g1291/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     898    (-,-) 
  g1286/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     967    (-,-) 
  g1285/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1036    (-,-) 
  g1283/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1105    (-,-) 
  g1282/z                    (u)     in_0->z R     unmapped_complex2     19 79.8     0   157    1262    (-,-) 
  g1276/z                    (u)     in_1->z F     unmapped_complex2      8 32.0     0   127    1389    (-,-) 
  g1242/z                    (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1458    (-,-) 
  g1235/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1528    (-,-) 
  g1207/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1597    (-,-) 
  dpath_a_reg_out_reg[0]/d   -       -       R     unmapped_d_flop        1    -     -     0    1597    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (7831 ps) Setup Check with Pin dpath_a_reg_out_reg[7]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1548                  
             Slack:=    7831                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  dpath_sub_sub_752_15/g208/z (u)     in_1->z F     unmapped_complex2      4 16.0     0   102     291    (-,-) 
  dpath_sub_sub_752_15/g708/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     360    (-,-) 
  dpath_sub_sub_752_15/g690/z (u)     in_0->z F     unmapped_nand2         3 12.0     0    94     455    (-,-) 
  dpath_sub_sub_752_15/g687/z (u)     in_1->z R     unmapped_nand2         2  8.4     0    86     541    (-,-) 
  dpath_sub_sub_752_15/g681/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94     636    (-,-) 
  dpath_sub_sub_752_15/g680/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     705    (-,-) 
  dpath_sub_sub_752_15/g674/z (u)     in_0->z F     unmapped_nand2         4 16.0     0   102     807    (-,-) 
  dpath_sub_sub_752_15/g672/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     876    (-,-) 
  dpath_sub_sub_752_15/g666/z (u)     in_0->z F     unmapped_complex2      3 12.0     0    94     970    (-,-) 
  dpath_sub_sub_752_15/g665/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1039    (-,-) 
  dpath_sub_sub_752_15/g658/z (u)     in_1->z F     unmapped_nand2         3 12.0     0    94    1134    (-,-) 
  dpath_sub_sub_752_15/g655/z (u)     in_0->z F     unmapped_or2           1  4.0     0    69    1203    (-,-) 
  dpath_sub_sub_752_15/g656/z (u)     in_1->z R     unmapped_nand2         2  4.5     0    69    1272    (-,-) 
  g1269/z                     (u)     in_1->z F     unmapped_nand2         1  4.0     0    69    1341    (-,-) 
  g1253/z                     (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1410    (-,-) 
  g1231/z                     (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1479    (-,-) 
  g1210/z                     (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1548    (-,-) 
  dpath_a_reg_out_reg[7]/d    -       -       R     unmapped_d_flop        1    -     -     0    1548    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (7841 ps) Setup Check with Pin dpath_a_reg_out_reg[6]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1538                  
             Slack:=    7841                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  g832/z                     (u)     in_1->z F     unmapped_complex2      2  8.0     0    86     276    (-,-) 
  g1392/z                    (u)     in_1->z F     unmapped_or2           1  4.0     0    69     345    (-,-) 
  g1333/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     414    (-,-) 
  g1308/z                    (u)     in_1->z F     unmapped_nand2         1  4.0     0    69     483    (-,-) 
  g1304/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     552    (-,-) 
  g1301/z                    (u)     in_0->z F     unmapped_nand2         1  4.0     0    69     621    (-,-) 
  g1296/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     690    (-,-) 
  g1294/z                    (u)     in_0->z F     unmapped_nand2         1  4.0     0    69     759    (-,-) 
  g1292/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     828    (-,-) 
  g1291/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     898    (-,-) 
  g1286/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     967    (-,-) 
  g1285/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1036    (-,-) 
  g1283/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1105    (-,-) 
  g1282/z                    (u)     in_0->z F     unmapped_complex2     19 76.0     0   157    1262    (-,-) 
  g1277/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1331    (-,-) 
  g1258/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1400    (-,-) 
  g1234/z                    (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1469    (-,-) 
  g1206/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1538    (-,-) 
  dpath_a_reg_out_reg[6]/d   -       -       R     unmapped_d_flop        1    -     -     0    1538    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (7841 ps) Setup Check with Pin dpath_a_reg_out_reg[4]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1538                  
             Slack:=    7841                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  g832/z                     (u)     in_1->z F     unmapped_complex2      2  8.0     0    86     276    (-,-) 
  g1392/z                    (u)     in_1->z F     unmapped_or2           1  4.0     0    69     345    (-,-) 
  g1333/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     414    (-,-) 
  g1308/z                    (u)     in_1->z F     unmapped_nand2         1  4.0     0    69     483    (-,-) 
  g1304/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     552    (-,-) 
  g1301/z                    (u)     in_0->z F     unmapped_nand2         1  4.0     0    69     621    (-,-) 
  g1296/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     690    (-,-) 
  g1294/z                    (u)     in_0->z F     unmapped_nand2         1  4.0     0    69     759    (-,-) 
  g1292/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     828    (-,-) 
  g1291/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     898    (-,-) 
  g1286/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     967    (-,-) 
  g1285/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1036    (-,-) 
  g1283/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1105    (-,-) 
  g1282/z                    (u)     in_0->z F     unmapped_complex2     19 76.0     0   157    1262    (-,-) 
  g1281/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1331    (-,-) 
  g1248/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1400    (-,-) 
  g1229/z                    (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1469    (-,-) 
  g1218/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1538    (-,-) 
  dpath_a_reg_out_reg[4]/d   -       -       R     unmapped_d_flop        1    -     -     0    1538    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (7841 ps) Setup Check with Pin dpath_a_reg_out_reg[2]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1538                  
             Slack:=    7841                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   189     189    (-,-) 
  g832/z                     (u)     in_1->z F     unmapped_complex2      2  8.0     0    86     276    (-,-) 
  g1392/z                    (u)     in_1->z F     unmapped_or2           1  4.0     0    69     345    (-,-) 
  g1333/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     414    (-,-) 
  g1308/z                    (u)     in_1->z F     unmapped_nand2         1  4.0     0    69     483    (-,-) 
  g1304/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     552    (-,-) 
  g1301/z                    (u)     in_0->z F     unmapped_nand2         1  4.0     0    69     621    (-,-) 
  g1296/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69     690    (-,-) 
  g1294/z                    (u)     in_0->z F     unmapped_nand2         1  4.0     0    69     759    (-,-) 
  g1292/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     828    (-,-) 
  g1291/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     898    (-,-) 
  g1286/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69     967    (-,-) 
  g1285/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1036    (-,-) 
  g1283/z                    (u)     in_0->z R     unmapped_complex2      1  4.2     0    69    1105    (-,-) 
  g1282/z                    (u)     in_0->z F     unmapped_complex2     19 76.0     0   157    1262    (-,-) 
  g1265/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69    1331    (-,-) 
  g1252/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69    1400    (-,-) 
  g1230/z                    (u)     in_1->z F     unmapped_complex2      1  4.0     0    69    1469    (-,-) 
  g1211/z                    (u)     in_0->z R     unmapped_nand2         1  4.2     0    69    1538    (-,-) 
  dpath_a_reg_out_reg[2]/d   -       -       R     unmapped_d_flop        1    -     -     0    1538    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[15]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[15]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk   -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q     (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                       (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                      (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                      (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                      (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                      (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                      (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                      (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                      (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[15]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[14]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[14]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk   -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q     (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                       (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                      (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                      (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                      (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                      (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                      (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                      (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                      (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[14]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[13]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[13]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk   -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q     (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                       (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                      (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                      (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                      (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                      (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                      (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                      (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                      (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[13]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[12]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[12]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk   -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q     (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                       (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                      (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                      (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                      (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                      (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                      (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                      (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                      (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[12]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[11]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[11]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk   -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q     (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                       (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                      (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                      (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                      (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                      (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                      (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                      (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                      (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[11]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[10]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[10]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk   -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q     (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                       (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                      (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                      (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                      (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                      (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                      (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                      (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                      (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                      (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                      (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                      (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[10]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[9]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[9]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                      (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                     (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                     (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                     (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                     (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                     (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[9]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[8]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[8]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                      (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                     (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                     (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                     (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                     (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                     (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[8]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[7]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                      (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                     (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                     (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                     (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                     (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                     (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[7]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[6]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                      (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                     (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                     (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                     (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                     (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                     (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[6]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[5]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                      (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                     (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                     (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                     (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                     (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                     (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[5]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[4]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                      (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                     (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                     (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                     (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                     (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                     (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[4]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[3]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                      (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                     (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                     (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                     (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                     (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                     (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[3]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[2]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                      (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                     (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                     (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                     (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                     (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                     (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[2]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[1]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                      (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                     (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                     (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                     (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                     (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                     (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[1]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (7873 ps) Setup Check with Pin dpath_b_reg_out_reg[0]/clk->sena
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    7873                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[0]/clk  -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[0]/q    (u)     clk->q  R     unmapped_d_flop        5  21.0     0   189     189    (-,-) 
  g832/z                      (u)     in_1->z F     unmapped_complex2      2   8.0     0    86     276    (-,-) 
  g1392/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    69     345    (-,-) 
  g1333/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     414    (-,-) 
  g1308/z                     (u)     in_1->z F     unmapped_nand2         1   4.0     0    69     483    (-,-) 
  g1304/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     552    (-,-) 
  g1301/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     621    (-,-) 
  g1296/z                     (u)     in_0->z R     unmapped_nand2         1   4.2     0    69     690    (-,-) 
  g1294/z                     (u)     in_0->z F     unmapped_nand2         1   4.0     0    69     759    (-,-) 
  g1292/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     828    (-,-) 
  g1291/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     898    (-,-) 
  g1286/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69     967    (-,-) 
  g1285/z                     (u)     in_0->z F     unmapped_complex2      1   4.0     0    69    1036    (-,-) 
  g1283/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    69    1105    (-,-) 
  g1282/z                     (u)     in_0->z F     unmapped_complex2     19  76.0     0   157    1262    (-,-) 
  g1267/z                     (u)     in_0->z F     unmapped_or2           1   4.0     0    69    1331    (-,-) 
  g1259/z                     (u)     in_1->z R     unmapped_nand2        16 134.4     0   175    1506    (-,-) 
  dpath_b_reg_out_reg[0]/sena -       -       R     unmapped_d_flop       16     -     -     0    1506    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (8405 ps) Setup Check with Pin ctrl_state_out_reg[0]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) ctrl_state_out_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      54                  
       Uncertainty:-     500                  
     Required Time:=    9446                  
      Launch Clock:-       0                  
         Data Path:-    1041                  
             Slack:=    8405                  

#-----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[5]/clk -       -       R     (arrival)           34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[5]/q   (u)     clk->q  R     unmapped_d_flop      6 25.2     0   194     194    (-,-) 
  g1409/z                    (u)     in_1->z R     unmapped_or2         1  4.2     0    69     264    (-,-) 
  g1359/z                    (u)     in_0->z R     unmapped_or2         1  4.2     0    69     333    (-,-) 
  g1341/z                    (u)     in_0->z R     unmapped_or2         1  4.2     0    69     402    (-,-) 
  g1310/z                    (u)     in_0->z R     unmapped_or2         1  4.2     0    69     471    (-,-) 
  g1303/z                    (u)     in_0->z R     unmapped_or2         1  4.2     0    69     540    (-,-) 
  g1300/z                    (u)     in_0->z R     unmapped_or2         1  4.2     0    69     609    (-,-) 
  g1297/z                    (u)     in_1->z R     unmapped_or2         1  4.2     0    69     678    (-,-) 
  g1295/z                    (u)     in_0->z R     unmapped_or2         1  4.2     0    69     747    (-,-) 
  g1293/z                    (u)     in_1->z R     unmapped_or2         2  8.4     0    86     834    (-,-) 
  g1290/z                    (u)     in_0->z R     unmapped_or2         1  4.2     0    69     903    (-,-) 
  g1288/z                    (u)     in_0->z F     unmapped_nand2       1  4.0     0    69     972    (-,-) 
  g1284/z                    (u)     in_0->z R     unmapped_nand2       1  4.2     0    69    1041    (-,-) 
  ctrl_state_out_reg[0]/d    -       -       R     unmapped_d_flop      1    -     -     0    1041    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (8474 ps) Setup Check with Pin ctrl_state_out_reg[1]/clk->d
          Group: clk
     Startpoint: (R) dpath_b_reg_out_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) ctrl_state_out_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      54                  
       Uncertainty:-     500                  
     Required Time:=    9446                  
      Launch Clock:-       0                  
         Data Path:-     972                  
             Slack:=    8474                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  dpath_b_reg_out_reg[5]/clk -       -       R     (arrival)             34    -     0     -       0    (-,-) 
  dpath_b_reg_out_reg[5]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   194     194    (-,-) 
  g1409/z                    (u)     in_1->z F     unmapped_or2           1  4.0     0    69     264    (-,-) 
  g1359/z                    (u)     in_0->z F     unmapped_or2           1  4.0     0    69     333    (-,-) 
  g1341/z                    (u)     in_0->z F     unmapped_or2           1  4.0     0    69     402    (-,-) 
  g1310/z                    (u)     in_0->z F     unmapped_or2           1  4.0     0    69     471    (-,-) 
  g1303/z                    (u)     in_0->z F     unmapped_or2           1  4.0     0    69     540    (-,-) 
  g1300/z                    (u)     in_0->z F     unmapped_or2           1  4.0     0    69     609    (-,-) 
  g1297/z                    (u)     in_1->z F     unmapped_or2           1  4.0     0    69     678    (-,-) 
  g1295/z                    (u)     in_0->z F     unmapped_or2           1  4.0     0    69     747    (-,-) 
  g1293/z                    (u)     in_1->z F     unmapped_or2           2  8.0     0    86     834    (-,-) 
  g1289/z                    (u)     in_0->z F     unmapped_complex2      1  4.0     0    69     903    (-,-) 
  g1287/z                    (u)     in_1->z R     unmapped_nand2         1  4.2     0    69     972    (-,-) 
  ctrl_state_out_reg[1]/d    -       -       R     unmapped_d_flop        1    -     -     0     972    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[15]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1348/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1327/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[14]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1351/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1335/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[14]/d -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[13]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1353/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1325/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[13]/d -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[12]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1355/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1345/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[12]/d -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[11]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1357/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1343/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[10]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1361/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1340/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[9]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1363/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1338/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[9]/d  -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[8]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1368/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1336/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[8]/d  -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[7]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1370/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1334/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[7]/d  -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[6]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1372/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1332/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[6]/d  -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[5]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1376/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1329/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[5]/d  -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1380/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1326/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[4]/d  -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[3]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1382/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1323/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[3]/d  -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[2]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1389/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1320/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[2]/d  -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[1]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1391/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1321/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[1]/d  -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (8862 ps) Setup Check with Pin dpath_b_reg_out_reg[0]/clk->d
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_b_reg_out_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    8862                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk -       -       R     (arrival)             34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        7  28.0     0   202     202    (-,-) 
  g1425/z                   (u)     in_0->z F     unmapped_or2          35 140.0     0   177     379    (-,-) 
  g1395/z                   (u)     in_0->z F     unmapped_complex2      1   4.0     0    69     448    (-,-) 
  g1328/z                   (u)     in_1->z R     unmapped_nand2         1   4.2     0    69     517    (-,-) 
  dpath_b_reg_out_reg[0]/d  -       -       R     unmapped_d_flop        1     -     -     0     517    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 51: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[15]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[15]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk    -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q      (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                       (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[15]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 52: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[14]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[14]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk    -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q      (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                       (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[14]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 53: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[13]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[13]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk    -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q      (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                       (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[13]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 54: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[12]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[12]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk    -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q      (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                       (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[12]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 55: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[11]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[11]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk    -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q      (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                       (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[11]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 56: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[10]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[10]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk    -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q      (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                       (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[10]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 57: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[9]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[9]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#-------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk   -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q     (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                      (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[9]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 58: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[8]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[8]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#-------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk   -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q     (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                      (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[8]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 59: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[7]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#-------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk   -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q     (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                      (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[7]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 60: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[6]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#-------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk   -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q     (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                      (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[6]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 61: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[5]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#-------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk   -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q     (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                      (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[5]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 62: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[4]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#-------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk   -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q     (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                      (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[4]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 63: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[3]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#-------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk   -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q     (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                      (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[3]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 64: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[2]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#-------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk   -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q     (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                      (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[2]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 65: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[1]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#-------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk   -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q     (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                      (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[1]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 66: MET (9007 ps) Setup Check with Pin dpath_a_reg_out_reg[0]/clk->sena
          Group: clk
     Startpoint: (R) ctrl_state_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) dpath_a_reg_out_reg[0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     500                  
     Required Time:=    9379                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    9007                  

#-------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ctrl_state_out_reg[1]/clk   -       -       R     (arrival)           34     -     0     -       0    (-,-) 
  ctrl_state_out_reg[1]/q     (u)     clk->q  F     unmapped_d_flop      7  28.0     0   202     202    (-,-) 
  g334/z                      (u)     in_0->z R     unmapped_not        16 134.4     0   171     372    (-,-) 
  dpath_a_reg_out_reg[0]/sena -       -       R     unmapped_d_flop     16     -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

