{
  "design": {
    "design_info": {
      "boundary_crc": "0x2536C0AAF97E555F",
      "device": "xc7a35tcpg236-1",
      "name": "datapath",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "regfile_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "xlslice_4": "",
      "ALU_0": "",
      "alu_control_0": "",
      "pc_add_0": "",
      "pc_0": "",
      "control_unit_0": "",
      "instmem_0": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "datapath_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "Dout": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "zero": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "carryout": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "overflow": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "regfile_0": {
        "vlnv": "xilinx.com:module_ref:regfile:1.0",
        "xci_name": "datapath_regfile_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "regfile",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "datapath_clk_100MHz",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "RegWrite": {
            "direction": "I"
          },
          "read_reg1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "read_reg2": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "write_reg": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "write_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "read_data1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "read_data2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "datapath_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "26"
          },
          "DOUT_WIDTH": {
            "value": "6"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "datapath_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "25"
          },
          "DIN_TO": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "datapath_xlslice_2_0",
        "parameters": {
          "DIN_FROM": {
            "value": "20"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "datapath_xlslice_3_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "11"
          },
          "DOUT_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "datapath_xlslice_4_1",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DOUT_WIDTH": {
            "value": "6"
          }
        }
      },
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "datapath_ALU_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ALUCntl": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Carryin": {
            "direction": "I"
          },
          "ALUOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Zero": {
            "direction": "O"
          },
          "Carryout": {
            "direction": "O"
          },
          "Overflow": {
            "direction": "O"
          }
        }
      },
      "alu_control_0": {
        "vlnv": "xilinx.com:module_ref:alu_control:1.0",
        "xci_name": "datapath_alu_control_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "alu_control",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Din": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ALU_cntrl": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "pc_add_0": {
        "vlnv": "xilinx.com:module_ref:pc_add:1.0",
        "xci_name": "datapath_pc_add_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pc_add",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "pc_0": {
        "vlnv": "xilinx.com:module_ref:pc:1.0",
        "xci_name": "datapath_pc_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pc",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "datapath_clk_100MHz",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "Din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "control_unit_0": {
        "vlnv": "xilinx.com:module_ref:control_unit:1.0",
        "xci_name": "datapath_control_unit_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "control_unit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "instr": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "RegWrite": {
            "direction": "O"
          }
        }
      },
      "instmem_0": {
        "vlnv": "xilinx.com:module_ref:instmem:1.0",
        "xci_name": "datapath_instmem_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "instmem",
          "boundary_crc": "0x0"
        },
        "ports": {
          "read_inst": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "inst_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "pc_add_0_Dout": {
        "ports": [
          "pc_add_0/Dout",
          "pc_0/Din"
        ]
      },
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "regfile_0/clock",
          "pc_0/clk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "pc_0/reset"
        ]
      },
      "control_unit_0_RegWrite": {
        "ports": [
          "control_unit_0/RegWrite",
          "regfile_0/RegWrite"
        ]
      },
      "instmem_0_inst_out": {
        "ports": [
          "instmem_0/inst_out",
          "xlslice_0/Din",
          "xlslice_1/Din",
          "xlslice_2/Din",
          "xlslice_3/Din",
          "xlslice_4/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "control_unit_0/instr"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "regfile_0/read_reg1"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "regfile_0/read_reg2"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "regfile_0/write_reg"
        ]
      },
      "regfile_0_read_data1": {
        "ports": [
          "regfile_0/read_data1",
          "ALU_0/A"
        ]
      },
      "regfile_0_read_data2": {
        "ports": [
          "regfile_0/read_data2",
          "ALU_0/B"
        ]
      },
      "ALU_0_ALUOut": {
        "ports": [
          "ALU_0/ALUOut",
          "Dout",
          "regfile_0/write_data"
        ]
      },
      "alu_control_0_ALU_cntrl": {
        "ports": [
          "alu_control_0/ALU_cntrl",
          "ALU_0/ALUCntl"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "xlslice_4/Dout",
          "alu_control_0/Din"
        ]
      },
      "ALU_0_Zero": {
        "ports": [
          "ALU_0/Zero",
          "zero"
        ]
      },
      "ALU_0_Carryout": {
        "ports": [
          "ALU_0/Carryout",
          "carryout"
        ]
      },
      "ALU_0_Overflow": {
        "ports": [
          "ALU_0/Overflow",
          "overflow"
        ]
      },
      "pc_0_Dout": {
        "ports": [
          "pc_0/Dout",
          "pc_add_0/Din",
          "instmem_0/read_inst"
        ]
      }
    }
  }
}