git clone --depth 1 --no-tags https://github.com/Andy-Ko-0620/SoC_Design_Final.git f:/verilog_sva_gh_scraper/data/full_repos/736131500
git clone --depth 1 --no-tags https://github.com/HoraceKuo/SoC-lab_5.git f:/verilog_sva_gh_scraper/data/full_repos/738033654
git clone --depth 1 --no-tags https://github.com/AdhamAbouelata/8-bit-ALU-VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/737798221
git clone --depth 1 --no-tags https://github.com/HenryChang6/NCKU_Pong_Game.git f:/verilog_sva_gh_scraper/data/full_repos/736254233
git clone --depth 1 --no-tags https://github.com/Omar-HeshamR/CPU-331.git f:/verilog_sva_gh_scraper/data/full_repos/735000683
git clone --depth 1 --no-tags https://github.com/MohamedMontasser03/PIC-8259A.git f:/verilog_sva_gh_scraper/data/full_repos/738048013
git clone --depth 1 --no-tags https://github.com/ayanjdeka/RISCV-Proccessor.git f:/verilog_sva_gh_scraper/data/full_repos/738282238
git clone --depth 1 --no-tags https://github.com/Ayesha-Ilyas/Verilog-Practice-i.git f:/verilog_sva_gh_scraper/data/full_repos/738882390
git clone --depth 1 --no-tags https://github.com/n4982150605/DSA.git f:/verilog_sva_gh_scraper/data/full_repos/739290495
git clone --depth 1 --no-tags https://github.com/ardonash/conv.git f:/verilog_sva_gh_scraper/data/full_repos/738923974
git clone --depth 1 --no-tags https://github.com/nikhil730/traffic_controller.git f:/verilog_sva_gh_scraper/data/full_repos/739450989
git clone --depth 1 --no-tags https://github.com/jia-yli/coyote-rdma.git f:/verilog_sva_gh_scraper/data/full_repos/734761061
git clone --depth 1 --no-tags https://github.com/vincent-kh/fpga_1a2b.git f:/verilog_sva_gh_scraper/data/full_repos/737311126
git clone --depth 1 --no-tags https://github.com/yinwenxin/DDR1.git f:/verilog_sva_gh_scraper/data/full_repos/735806768
git clone --depth 1 --no-tags https://github.com/muehlbachler-b/calculator-muehlbb.git f:/verilog_sva_gh_scraper/data/full_repos/733996306
git clone --depth 1 --no-tags https://github.com/adrianvirlan200/IC-design-for-Image-Sharpening-using-Convolution.git f:/verilog_sva_gh_scraper/data/full_repos/734461548
git clone --depth 1 --no-tags https://github.com/denizpelen/riscv-hdp.git f:/verilog_sva_gh_scraper/data/full_repos/735019031
git clone --depth 1 --no-tags https://github.com/kelma01/simonGameFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/733517613
git clone --depth 1 --no-tags https://github.com/visionvlsi/veriloghdlBasicsToAdvanced.git f:/verilog_sva_gh_scraper/data/full_repos/734063097
git clone --depth 1 --no-tags https://github.com/serval19/8bitprefixadder.git f:/verilog_sva_gh_scraper/data/full_repos/737259790
git clone --depth 1 --no-tags https://github.com/SimonLiu423/ConwayGOL-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/736294381
git clone --depth 1 --no-tags https://github.com/devendranaga/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/736624428
git clone --depth 1 --no-tags https://github.com/www-light/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/736116728
git clone --depth 1 --no-tags https://github.com/yawar-hayat/BSIM-BULK.git f:/verilog_sva_gh_scraper/data/full_repos/734070246
git clone --depth 1 --no-tags https://github.com/stevenzhangdongyu/MIPS_PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/736502546
git clone --depth 1 --no-tags https://github.com/dhjoo98/Pipirima_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/736521819
git clone --depth 1 --no-tags https://github.com/alex19803/RISC-V-Team-5.git f:/verilog_sva_gh_scraper/data/full_repos/736437495
git clone --depth 1 --no-tags https://github.com/Strivekaudani/Elevator-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/736767133
git clone --depth 1 --no-tags https://github.com/8ark1hyun/CSED273.git f:/verilog_sva_gh_scraper/data/full_repos/736941247
git clone --depth 1 --no-tags https://github.com/parsaoy/Tabriz-School.git f:/verilog_sva_gh_scraper/data/full_repos/736717194
git clone --depth 1 --no-tags https://github.com/JanyaGupta05/VLSI_project.git f:/verilog_sva_gh_scraper/data/full_repos/737551082
git clone --depth 1 --no-tags https://github.com/JFSAS/DEclass-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/736949948
git clone --depth 1 --no-tags https://github.com/yashssingh/Embedded_System_CS429.git f:/verilog_sva_gh_scraper/data/full_repos/737759198
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/Lab-7-Coal.git f:/verilog_sva_gh_scraper/data/full_repos/738016853
git clone --depth 1 --no-tags https://github.com/Zharasbek/3bit_circuit_d_and_jk_flip_flop.git f:/verilog_sva_gh_scraper/data/full_repos/738127649
git clone --depth 1 --no-tags https://github.com/RodrigoVegaGonzalez/Aqrui.git f:/verilog_sva_gh_scraper/data/full_repos/738293771
git clone --depth 1 --no-tags https://github.com/KaganAsl/Extended-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/738981084
git clone --depth 1 --no-tags https://github.com/vasanth1906/100-Days-of-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/738238811
git clone --depth 1 --no-tags https://github.com/ScanfIkun/FPGA-DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/738504371
git clone --depth 1 --no-tags https://github.com/KueTone/Digital-Design-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/739200322
git clone --depth 1 --no-tags https://github.com/RodSchz/first-test-openlane.git f:/verilog_sva_gh_scraper/data/full_repos/739560918
git clone --depth 1 --no-tags https://github.com/huankai0731/soc_lab-final.git f:/verilog_sva_gh_scraper/data/full_repos/737362290
git clone --depth 1 --no-tags https://github.com/AdwaithRK/Noc-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/739345589
git clone --depth 1 --no-tags https://github.com/pauliedrico/FIR-FILTER.git f:/verilog_sva_gh_scraper/data/full_repos/733189287
git clone --depth 1 --no-tags https://github.com/asgarisepide/ClockDivider_PLL.git f:/verilog_sva_gh_scraper/data/full_repos/733961882
git clone --depth 1 --no-tags https://github.com/Mrw0lf14/sist_task01_fir.git f:/verilog_sva_gh_scraper/data/full_repos/733669896
git clone --depth 1 --no-tags https://github.com/TejasAshokR/Two_way_switch_simple_project.git f:/verilog_sva_gh_scraper/data/full_repos/732588889
git clone --depth 1 --no-tags https://github.com/dennuguyen/elec2141.git f:/verilog_sva_gh_scraper/data/full_repos/732689914
git clone --depth 1 --no-tags https://github.com/arunachalamrangarj/RTL_simulation_verilator.git f:/verilog_sva_gh_scraper/data/full_repos/732938239
git clone --depth 1 --no-tags https://github.com/FLesic/2023DLSProject.git f:/verilog_sva_gh_scraper/data/full_repos/732703602
git clone --depth 1 --no-tags https://github.com/awmiller/ecarv_test1.git f:/verilog_sva_gh_scraper/data/full_repos/734079579
git clone --depth 1 --no-tags https://github.com/KaihaoYuHW/Verilog_a-simple-Voltmeter.git f:/verilog_sva_gh_scraper/data/full_repos/734281625
git clone --depth 1 --no-tags https://github.com/YerraBhaskaraVaraPrasad/Advanced_Encryption_Standard.git f:/verilog_sva_gh_scraper/data/full_repos/733185768
git clone --depth 1 --no-tags https://github.com/shreeya-r-02/ADS1115.git f:/verilog_sva_gh_scraper/data/full_repos/735253383
git clone --depth 1 --no-tags https://github.com/Mohamed-Sharaf/MES-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/735024135
git clone --depth 1 --no-tags https://github.com/zz020817/Signal_Modulation.git f:/verilog_sva_gh_scraper/data/full_repos/734673020
git clone --depth 1 --no-tags https://github.com/Knightmare-0/Low-Power-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/735857860
git clone --depth 1 --no-tags https://github.com/molly5617/verilog23.git f:/verilog_sva_gh_scraper/data/full_repos/735824443
git clone --depth 1 --no-tags https://github.com/sanmat-sp/DDCO-Project.git f:/verilog_sva_gh_scraper/data/full_repos/735905827
git clone --depth 1 --no-tags https://github.com/ShawnZL/RL_Mul.git f:/verilog_sva_gh_scraper/data/full_repos/735513388
git clone --depth 1 --no-tags https://github.com/TurDi1/Primitive_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/734468753
git clone --depth 1 --no-tags https://github.com/bizu2001/architecture_project.git f:/verilog_sva_gh_scraper/data/full_repos/736205167
git clone --depth 1 --no-tags https://github.com/Fap15203/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/735978567
git clone --depth 1 --no-tags https://github.com/wojtekzebrowski/Bus_Functional_Model.git f:/verilog_sva_gh_scraper/data/full_repos/738908091
git clone --depth 1 --no-tags https://github.com/eminakgun/mips-basic.git f:/verilog_sva_gh_scraper/data/full_repos/737095515
git clone --depth 1 --no-tags https://github.com/bilonio/HardwareLabProject.git f:/verilog_sva_gh_scraper/data/full_repos/735283642
git clone --depth 1 --no-tags https://github.com/CrazyCrazy115/Portal-RV.git f:/verilog_sva_gh_scraper/data/full_repos/734978597
git clone --depth 1 --no-tags https://github.com/schandreas/EIS-JKU.git f:/verilog_sva_gh_scraper/data/full_repos/732935385
git clone --depth 1 --no-tags https://github.com/abhaytiwari10/miniProjects.git f:/verilog_sva_gh_scraper/data/full_repos/732727297
git clone --depth 1 --no-tags https://github.com/jackdroach/FPGA-Limit-Order-Book.git f:/verilog_sva_gh_scraper/data/full_repos/732865823
git clone --depth 1 --no-tags https://github.com/TungnxUIT/CE213-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/733804497
git clone --depth 1 --no-tags https://github.com/Joeymacauley02/NIOSII_Embedded_System.git f:/verilog_sva_gh_scraper/data/full_repos/734026540
git clone --depth 1 --no-tags https://github.com/YerraBhaskaraVaraPrasad/UART.git f:/verilog_sva_gh_scraper/data/full_repos/734954119
git clone --depth 1 --no-tags https://github.com/aydendauenhauer/4bitALU-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/734986016
git clone --depth 1 --no-tags https://github.com/Moustafa55589/MIPS-32-Bit-Single-Cycle-and-Pipelined-RTL-Design-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/735052718
git clone --depth 1 --no-tags https://github.com/YerraBhaskaraVaraPrasad/Cipher_Block_Chaining.git f:/verilog_sva_gh_scraper/data/full_repos/734950546
git clone --depth 1 --no-tags https://github.com/thhoanq/test_sky.git f:/verilog_sva_gh_scraper/data/full_repos/734950704
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/FIFO_8X8.git f:/verilog_sva_gh_scraper/data/full_repos/734672730
git clone --depth 1 --no-tags https://github.com/yses/fpgasim.git f:/verilog_sva_gh_scraper/data/full_repos/734635290
git clone --depth 1 --no-tags https://github.com/Benjamin-Anderson-II/ECE_272-Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/734901539
git clone --depth 1 --no-tags https://github.com/Omarbayom/FSM-ATM-SYSTEM.git f:/verilog_sva_gh_scraper/data/full_repos/735307872
git clone --depth 1 --no-tags https://github.com/saif-1219/RISC-V-processor-pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/735256406
git clone --depth 1 --no-tags https://github.com/iansun2/robot_experiment_final.git f:/verilog_sva_gh_scraper/data/full_repos/732753834
git clone --depth 1 --no-tags https://github.com/ZONG-RUI1216/SOC-Design-Lab-D.git f:/verilog_sva_gh_scraper/data/full_repos/736889134
git clone --depth 1 --no-tags https://github.com/JannaYasserr/ALU_project.git f:/verilog_sva_gh_scraper/data/full_repos/737898481
git clone --depth 1 --no-tags https://github.com/lazybear0425/logicdesign.git f:/verilog_sva_gh_scraper/data/full_repos/737461111
git clone --depth 1 --no-tags https://github.com/roywatermelon11370/final_logic_design.git f:/verilog_sva_gh_scraper/data/full_repos/737288068
git clone --depth 1 --no-tags https://github.com/nguyenhavi/Traffic-Light-System.git f:/verilog_sva_gh_scraper/data/full_repos/735829172
git clone --depth 1 --no-tags https://github.com/UmarJavaid56/Project-2---Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/737681215
git clone --depth 1 --no-tags https://github.com/UmarJavaid56/Project-1---15-Hardware-Chips.git f:/verilog_sva_gh_scraper/data/full_repos/736776101
git clone --depth 1 --no-tags https://github.com/Osama-Alchati/project.git f:/verilog_sva_gh_scraper/data/full_repos/737312349
git clone --depth 1 --no-tags https://github.com/kirollosGeorge164/PIC_8259_Project.git f:/verilog_sva_gh_scraper/data/full_repos/738218016
git clone --depth 1 --no-tags https://github.com/nikhilaroraa/EECS2021.git f:/verilog_sva_gh_scraper/data/full_repos/738303695
git clone --depth 1 --no-tags https://github.com/Abdo99-alt/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/738704910
git clone --depth 1 --no-tags https://github.com/amar312696/washingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/738678531
git clone --depth 1 --no-tags https://github.com/TranNguyenAnhKhoa/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/738860080
git clone --depth 1 --no-tags https://github.com/KaganAsl/SingleCycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/738053377
git clone --depth 1 --no-tags https://github.com/CNStanLee/MCUCANDRIVER.git f:/verilog_sva_gh_scraper/data/full_repos/739024416
git clone --depth 1 --no-tags https://github.com/AmandaLimaB/Cofre_Digital.git f:/verilog_sva_gh_scraper/data/full_repos/739159887
git clone --depth 1 --no-tags https://github.com/JellyCo9064/Digital-Design_CSE371.git f:/verilog_sva_gh_scraper/data/full_repos/739194565
