
*** Running vivado
    with args -log TopFSM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopFSM.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TopFSM.tcl -notrace
Command: synth_design -top TopFSM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 709.156 ; gain = 177.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopFSM' [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Eje5/Eje5.runs/synth_1/.Xil/Vivado-5960-Laptop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Eje5/Eje5.runs/synth_1/.Xil/Vivado-5960-Laptop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fsm_mealy' [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/FSM.sv:1]
	Parameter N_OPS bound to: 32'sb00000000000000000000000000001010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/FSM.sv:138]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/FSM.sv:245]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/FSM.sv:215]
WARNING: [Synth 8-87] always_comb on 'rdy_reg' did not result in combinational logic [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/FSM.sv:293]
INFO: [Synth 8-6155] done synthesizing module 'fsm_mealy' (2#1) [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/FSM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Banco_Registros' [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Banco_Registros.sv:4]
	Parameter N bound to: 32 - type: integer 
	Parameter W bound to: 16 - type: integer 
WARNING: [Synth 8-5788] Register mem_reg[31] in module Banco_Registros is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Banco_Registros.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Banco_Registros' (3#1) [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Banco_Registros.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Generator' [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/LFSR.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Generator' (4#1) [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/LFSR.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Mux.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Mux.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'mux' (5#1) [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/ALU.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/ALU.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/display.sv:1]
INFO: [Synth 8-6157] synthesizing module 'HEX' [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/display.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'HEX' (7#1) [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/display.sv:41]
INFO: [Synth 8-6157] synthesizing module 'DIS' [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/display.sv:58]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/display.sv:74]
INFO: [Synth 8-226] default block is never used [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/display.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'DIS' (8#1) [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/display.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'display' (9#1) [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/display.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'TopFSM' (10#1) [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Top.sv:1]
WARNING: [Synth 8-3917] design TopFSM has port seg_sel driven by constant 1
WARNING: [Synth 8-3331] design DIS has unconnected port Dis2[3]
WARNING: [Synth 8-3331] design DIS has unconnected port Dis2[2]
WARNING: [Synth 8-3331] design DIS has unconnected port Dis2[1]
WARNING: [Synth 8-3331] design DIS has unconnected port Dis2[0]
WARNING: [Synth 8-3331] design DIS has unconnected port Dis3[3]
WARNING: [Synth 8-3331] design DIS has unconnected port Dis3[2]
WARNING: [Synth 8-3331] design DIS has unconnected port Dis3[1]
WARNING: [Synth 8-3331] design DIS has unconnected port Dis3[0]
WARNING: [Synth 8-3331] design DIS has unconnected port Dis4[3]
WARNING: [Synth 8-3331] design DIS has unconnected port Dis4[2]
WARNING: [Synth 8-3331] design DIS has unconnected port Dis4[1]
WARNING: [Synth 8-3331] design DIS has unconnected port Dis4[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 774.207 ; gain = 242.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 774.207 ; gain = 242.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 774.207 ; gain = 242.199
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Eje5/Eje5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [c:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Eje5/Eje5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Eje5/Eje5.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Eje5/Eje5.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Eje5/Eje5.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopFSM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopFSM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 903.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 903.504 ; gain = 371.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 903.504 ; gain = 371.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk1. (constraint file  c:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Eje5/Eje5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk1. (constraint file  c:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Eje5/Eje5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 903.504 ; gain = 371.496
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "muxctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WEreg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WElfsr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/ALU.sv:8]
WARNING: [Synth 8-327] inferring latch for variable 'rdy_reg' [C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/FSM.sv:293]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 903.504 ; gain = 371.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 2     
	               16 Bit    Registers := 33    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  15 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  10 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 10    
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm_mealy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	  15 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  10 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 5     
Module Banco_Registros 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Generator 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 3     
Module DIS 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design TopFSM has port seg_sel driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FSM/op_counter_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 903.504 ; gain = 371.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/CLK' to pin 'instance_name/bbstub_CLK/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 903.504 ; gain = 371.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1082.398 ; gain = 550.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1083.441 ; gain = 551.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.441 ; gain = 551.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.441 ; gain = 551.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.441 ; gain = 551.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.441 ; gain = 551.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.441 ; gain = 551.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.441 ; gain = 551.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    16|
|3     |LUT1      |     3|
|4     |LUT2      |    30|
|5     |LUT3      |    41|
|6     |LUT4      |    51|
|7     |LUT5      |    52|
|8     |LUT6      |   368|
|9     |MUXF7     |   125|
|10    |FDCE      |   560|
|11    |FDRE      |    26|
|12    |FDSE      |    10|
|13    |LD        |     1|
|14    |IBUF      |     6|
|15    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |  1305|
|2     |  ALU1   |ALU             |     4|
|3     |  Banco1 |Banco_Registros |   968|
|4     |  FSM    |fsm_mealy       |   283|
|5     |  LFSR1  |Generator       |    28|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.441 ; gain = 551.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1083.441 ; gain = 422.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.441 ; gain = 551.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1083.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1083.441 ; gain = 784.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1083.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/oscar/OneDrive/Escritorio/TallerDigitales/Lab2/Eje5/Eje5/Eje5.runs/synth_1/TopFSM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopFSM_utilization_synth.rpt -pb TopFSM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 10 14:24:30 2025...
