Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 19 13:38:28 2024
| Host         : lojsnve running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pipeline_CPU_timing_summary_routed.rpt -pb pipeline_CPU_timing_summary_routed.pb -rpx pipeline_CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline_CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2434 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[3] (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sw_i[4] (HIGH)

 There are 2434 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 2434 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4035 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.667        0.000                      0                   50        0.252        0.000                      0                   50       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.667        0.000                      0                   50        0.252        0.000                      0                   50       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.667ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.229ns (37.383%)  route 2.059ns (62.617%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.606     5.208    u_seg7x16/clk_IBUF_BUFG
    SLICE_X53Y111        FDCE                                         r  u_seg7x16/i_data_store_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDCE (Prop_fdce_C_Q)         0.419     5.627 r  u_seg7x16/i_data_store_reg[18]/Q
                         net (fo=1, routed)           1.157     6.784    u_seg7x16/data2[2]
    SLICE_X60Y114        LUT6 (Prop_lut6_I5_O)        0.299     7.083 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     7.083    u_seg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X60Y114        MUXF7 (Prop_muxf7_I1_O)      0.214     7.297 r  u_seg7x16/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.902     8.199    u_seg7x16/o_seg_r_reg[6]_i_3_n_0
    SLICE_X61Y114        LUT4 (Prop_lut4_I1_O)        0.297     8.496 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.496    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X61Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.488   104.910    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X61Y114        FDPE (Setup_fdpe_C_D)        0.029   105.163    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.163    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                 96.667    

Slack (MET) :             96.756ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.234ns (37.974%)  route 2.016ns (62.026%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.605     5.207    u_seg7x16/clk_IBUF_BUFG
    SLICE_X57Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.419     5.626 r  u_seg7x16/i_data_store_reg[16]/Q
                         net (fo=1, routed)           0.965     6.591    u_seg7x16/data2[0]
    SLICE_X59Y114        LUT6 (Prop_lut6_I5_O)        0.299     6.890 r  u_seg7x16/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.890    u_seg7x16/o_seg_r[6]_i_7_n_0
    SLICE_X59Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     7.107 r  u_seg7x16/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.051     8.158    u_seg7x16/o_seg_r_reg[6]_i_2_n_0
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.299     8.457 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.457    u_seg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X60Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.488   104.910    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X60Y114        FDPE (Setup_fdpe_C_D)        0.079   105.213    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.213    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                 96.756    

Slack (MET) :             96.763ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 1.266ns (38.579%)  route 2.016ns (61.421%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.605     5.207    u_seg7x16/clk_IBUF_BUFG
    SLICE_X57Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.419     5.626 r  u_seg7x16/i_data_store_reg[16]/Q
                         net (fo=1, routed)           0.965     6.591    u_seg7x16/data2[0]
    SLICE_X59Y114        LUT6 (Prop_lut6_I5_O)        0.299     6.890 r  u_seg7x16/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.890    u_seg7x16/o_seg_r[6]_i_7_n_0
    SLICE_X59Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     7.107 r  u_seg7x16/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.051     8.158    u_seg7x16/o_seg_r_reg[6]_i_2_n_0
    SLICE_X60Y114        LUT4 (Prop_lut4_I0_O)        0.331     8.489 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.489    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X60Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.488   104.910    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X60Y114        FDPE (Setup_fdpe_C_D)        0.118   105.252    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.252    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                 96.763    

Slack (MET) :             96.775ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.234ns (38.197%)  route 1.997ns (61.803%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.605     5.207    u_seg7x16/clk_IBUF_BUFG
    SLICE_X57Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.419     5.626 r  u_seg7x16/i_data_store_reg[16]/Q
                         net (fo=1, routed)           0.965     6.591    u_seg7x16/data2[0]
    SLICE_X59Y114        LUT6 (Prop_lut6_I5_O)        0.299     6.890 r  u_seg7x16/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.890    u_seg7x16/o_seg_r[6]_i_7_n_0
    SLICE_X59Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     7.107 r  u_seg7x16/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.032     8.139    u_seg7x16/o_seg_r_reg[6]_i_2_n_0
    SLICE_X60Y114        LUT4 (Prop_lut4_I3_O)        0.299     8.438 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.438    u_seg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X60Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.488   104.910    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X60Y114        FDPE (Setup_fdpe_C_D)        0.079   105.213    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.213    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 96.775    

Slack (MET) :             96.785ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.263ns (38.747%)  route 1.997ns (61.253%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.605     5.207    u_seg7x16/clk_IBUF_BUFG
    SLICE_X57Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.419     5.626 r  u_seg7x16/i_data_store_reg[16]/Q
                         net (fo=1, routed)           0.965     6.591    u_seg7x16/data2[0]
    SLICE_X59Y114        LUT6 (Prop_lut6_I5_O)        0.299     6.890 r  u_seg7x16/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.890    u_seg7x16/o_seg_r[6]_i_7_n_0
    SLICE_X59Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     7.107 r  u_seg7x16/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.032     8.139    u_seg7x16/o_seg_r_reg[6]_i_2_n_0
    SLICE_X60Y114        LUT4 (Prop_lut4_I0_O)        0.328     8.467 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.467    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X60Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.488   104.910    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X60Y114        FDPE (Setup_fdpe_C_D)        0.118   105.252    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.252    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                 96.785    

Slack (MET) :             97.094ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 1.287ns (44.717%)  route 1.591ns (55.283%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.609     5.211    u_seg7x16/clk_IBUF_BUFG
    SLICE_X58Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDCE (Prop_fdce_C_Q)         0.478     5.689 r  u_seg7x16/i_data_store_reg[3]/Q
                         net (fo=1, routed)           0.658     6.348    u_seg7x16/i_data_store_reg_n_0_[3]
    SLICE_X59Y113        LUT6 (Prop_lut6_I5_O)        0.298     6.646 r  u_seg7x16/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     6.646    u_seg7x16/o_seg_r[6]_i_12_n_0
    SLICE_X59Y113        MUXF7 (Prop_muxf7_I0_O)      0.212     6.858 r  u_seg7x16/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.933     7.790    u_seg7x16/o_seg_r_reg[6]_i_5_n_0
    SLICE_X59Y114        LUT4 (Prop_lut4_I2_O)        0.299     8.089 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.089    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X59Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.488   104.910    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.276   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X59Y114        FDPE (Setup_fdpe_C_D)        0.032   105.183    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.183    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                 97.094    

Slack (MET) :             97.112ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 1.312ns (45.193%)  route 1.591ns (54.807%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.609     5.211    u_seg7x16/clk_IBUF_BUFG
    SLICE_X58Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDCE (Prop_fdce_C_Q)         0.478     5.689 f  u_seg7x16/i_data_store_reg[3]/Q
                         net (fo=1, routed)           0.658     6.348    u_seg7x16/i_data_store_reg_n_0_[3]
    SLICE_X59Y113        LUT6 (Prop_lut6_I5_O)        0.298     6.646 f  u_seg7x16/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     6.646    u_seg7x16/o_seg_r[6]_i_12_n_0
    SLICE_X59Y113        MUXF7 (Prop_muxf7_I0_O)      0.212     6.858 f  u_seg7x16/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.933     7.790    u_seg7x16/o_seg_r_reg[6]_i_5_n_0
    SLICE_X59Y114        LUT4 (Prop_lut4_I0_O)        0.324     8.114 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.114    u_seg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X59Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.488   104.910    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.276   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X59Y114        FDPE (Setup_fdpe_C_D)        0.075   105.226    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.226    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                 97.112    

Slack (MET) :             97.485ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    clkdiv_reg_n_0_[1]
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  clkdiv_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.830    clkdiv_reg[0]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.734 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.734    clkdiv_reg[24]_i_1_n_6
    SLICE_X51Y107        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    clk_IBUF_BUFG
    SLICE_X51Y107        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.192    
                         clock uncertainty           -0.035   105.157    
    SLICE_X51Y107        FDCE (Setup_fdce_C_D)        0.062   105.219    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.219    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                 97.485    

Slack (MET) :             97.506ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    clkdiv_reg_n_0_[1]
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  clkdiv_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.830    clkdiv_reg[0]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.713 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.713    clkdiv_reg[24]_i_1_n_4
    SLICE_X51Y107        FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    clk_IBUF_BUFG
    SLICE_X51Y107        FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.276   105.192    
                         clock uncertainty           -0.035   105.157    
    SLICE_X51Y107        FDCE (Setup_fdce_C_D)        0.062   105.219    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.219    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 97.506    

Slack (MET) :             97.580ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    clkdiv_reg_n_0_[1]
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  clkdiv_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.830    clkdiv_reg[0]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.639 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.639    clkdiv_reg[24]_i_1_n_5
    SLICE_X51Y107        FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    clk_IBUF_BUFG
    SLICE_X51Y107        FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism              0.276   105.192    
                         clock uncertainty           -0.035   105.157    
    SLICE_X51Y107        FDCE (Setup_fdce_C_D)        0.062   105.219    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.219    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                 97.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y103        FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.728    clkdiv_reg_n_0_[11]
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_reg[8]_i_1_n_4
    SLICE_X51Y103        FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X51Y103        FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y103        FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y104        FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.728    clkdiv_reg_n_0_[15]
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y104        FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X51Y104        FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y104        FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.728    clkdiv_reg_n_0_[19]
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y105        FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.728    clkdiv_reg_n_0_[23]
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_reg[20]_i_1_n_4
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y106        FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.729    clkdiv_reg_n_0_[3]
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  clkdiv_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.837    clkdiv_reg[0]_i_2_n_4
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    clkdiv_reg_n_0_[7]
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    clkdiv_reg[4]_i_1_n_4
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.557     1.476    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y112        FDCE                                         r  u_seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_seg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.726    u_seg7x16/cnt_reg_n_0_[11]
    SLICE_X61Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  u_seg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    u_seg7x16/cnt_reg[8]_i_1_n_4
    SLICE_X61Y112        FDCE                                         r  u_seg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.992    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y112        FDCE                                         r  u_seg7x16/cnt_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X61Y112        FDCE (Hold_fdce_C_D)         0.105     1.581    u_seg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.477    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y110        FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.727    u_seg7x16/cnt_reg_n_0_[3]
    SLICE_X61Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  u_seg7x16/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    u_seg7x16/cnt_reg[0]_i_1_n_4
    SLICE_X61Y110        FDCE                                         r  u_seg7x16/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.829     1.994    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y110        FDCE                                         r  u_seg7x16/cnt_reg[3]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X61Y110        FDCE (Hold_fdce_C_D)         0.105     1.582    u_seg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.477    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y111        FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.727    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X61Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  u_seg7x16/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    u_seg7x16/cnt_reg[4]_i_1_n_4
    SLICE_X61Y111        FDCE                                         r  u_seg7x16/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.829     1.994    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y111        FDCE                                         r  u_seg7x16/cnt_reg[7]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X61Y111        FDCE (Hold_fdce_C_D)         0.105     1.582    u_seg7x16/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.105     1.726    clkdiv_reg_n_0_[4]
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    clkdiv_reg[4]_i_1_n_7
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y110   u_seg7x16/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y112   u_seg7x16/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y112   u_seg7x16/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y113   u_seg7x16/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y113   u_seg7x16/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y113   u_seg7x16/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y110   u_seg7x16/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y110   u_seg7x16/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y110   u_seg7x16/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y107   clkdiv_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y107   clkdiv_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y107   clkdiv_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y107   clkdiv_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y110   u_seg7x16/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y113   u_seg7x16/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y113   u_seg7x16/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y113   u_seg7x16/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y110   u_seg7x16/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y110   u_seg7x16/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y113   u_seg7x16/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y113   u_seg7x16/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y113   u_seg7x16/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y111   u_seg7x16/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y111   u_seg7x16/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y111   u_seg7x16/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y111   u_seg7x16/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X59Y113   u_seg7x16/i_data_store_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X58Y113   u_seg7x16/i_data_store_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X57Y113   u_seg7x16/i_data_store_reg[11]/C



