{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.01532",
   "Default View_TopLeft":"789,153",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2660 -y 1220 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2660 -y 1570 -defaultsOSRD
preplace portBus LED -pg 1 -lvl 8 -x 2660 -y 20 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 260 -y 1350 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 750 -y 1060 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 260 -y 1610 -defaultsOSRD
preplace inst clk_gate_top_0 -pg 1 -lvl 7 -x 2390 -y 590 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 7 -x 2390 -y 200 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 7 -x 2390 -y 890 -defaultsOSRD
preplace inst imem_interface_0 -pg 1 -lvl 6 -x 1960 -y 430 -defaultsOSRD
preplace inst dmem_interface_0 -pg 1 -lvl 4 -x 1180 -y 510 -defaultsOSRD
preplace inst clk_gate_top_1 -pg 1 -lvl 7 -x 2390 -y 1310 -defaultsOSRD
preplace inst scan_chain_top_0 -pg 1 -lvl 7 -x 2390 -y 1480 -defaultsOSRD
preplace inst reset_top_0 -pg 1 -lvl 7 -x 2390 -y 420 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x -40 -y 300 -defaultsOSRD
preplace inst dual_clock_bram_0 -pg 1 -lvl 5 -x 1580 -y 300 -defaultsOSRD
preplace inst ilconstant_0 -pg 1 -lvl 1 -x -40 -y 580 -defaultsOSRD
preplace inst dual_clock_bram_1 -pg 1 -lvl 6 -x 1960 -y 650 -defaultsOSRD
preplace inst pc_monitor_top_0 -pg 1 -lvl 7 -x 2390 -y 1130 -defaultsOSRD
preplace inst ilconstant_1 -pg 1 -lvl 2 -x 260 -y 530 -defaultsOSRD
preplace inst saa_flt_0 -pg 1 -lvl 3 -x 750 -y 720 -defaultsOSRD
preplace netloc axi_bram_ctrl_0_bram_addr_a 1 4 4 1380 -10 N -10 N -10 2560
preplace netloc axi_bram_ctrl_0_bram_clk_a 1 4 4 1420 0 N 0 N 0 2590
preplace netloc axi_bram_ctrl_0_bram_en_a 1 4 4 1410 40 1790 10 N 10 2580
preplace netloc axi_bram_ctrl_0_bram_rst_a 1 4 4 1390 20 N 20 N 20 2600
preplace netloc axi_bram_ctrl_0_bram_we_a 1 4 4 1400 30 N 30 N 30 2630
preplace netloc axi_bram_ctrl_0_bram_wrdata_a 1 4 4 1440 50 N 50 N 50 2550
preplace netloc axi_bram_ctrl_1_bram_addr_a 1 5 3 1800 820 2120 760 2550
preplace netloc axi_bram_ctrl_1_bram_clk_a 1 5 3 1810 40 N 40 2610
preplace netloc axi_bram_ctrl_1_bram_en_a 1 5 3 1790 80 2210 60 2620
preplace netloc axi_bram_ctrl_1_bram_rst_a 1 5 3 1770 830 2100 750 2560
preplace netloc axi_bram_ctrl_1_bram_we_a 1 5 3 1830 360 2120 690 2630
preplace netloc axi_bram_ctrl_1_bram_wrdata_a 1 5 3 1820 350 2140 680 2590
preplace netloc clk_gate_top_0_clk_o 1 2 6 550 330 N 330 1360 120 1760 330 2230 330 2590
preplace netloc clk_gate_top_1_clk_o 1 2 6 570 1320 N 1320 N 1320 N 1320 2120 1390 2580
preplace netloc dmem_interface_0_en_o 1 4 2 N 500 1750
preplace netloc dmem_interface_0_web_o 1 4 2 N 520 1730
preplace netloc dual_clock_bram_0_douta 1 5 3 1770 120 2220 70 2570
preplace netloc dual_clock_bram_0_doutb 1 2 4 520 80 N 80 N 80 1730
preplace netloc dual_clock_bram_1_douta 1 6 2 2130 670 2600
preplace netloc dual_clock_bram_1_doutb 1 2 5 570 340 N 340 1370 130 N 130 2090
preplace netloc ilconstant_0_dout 1 1 5 40 590 N 590 N 590 1410 680 1740
preplace netloc imem_interface_0_en_o 1 4 3 1430 100 N 100 2100
preplace netloc imem_interface_0_web_o 1 4 3 1450 110 N 110 2110
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 40 1190 540 1430 N 1430 N 1430 N 1430 2160
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 50 1510 470
preplace netloc reset_top_0_rst_o 1 2 6 530 10 NJ 10 N 10 1780 140 2180 510 2560
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 5 550 1440 N 1440 N 1440 N 1440 2170
preplace netloc scan_chain_top_0_scan_chain_o 1 2 6 560 1580 NJ 1580 N 1580 N 1580 N 1580 2570
preplace netloc xlconstant_0_dout 1 1 4 NJ 300 470 350 N 350 1290
preplace netloc saa_flt_0_imem_addr_o 1 3 4 N 660 1400 690 1710 840 2150
preplace netloc saa_flt_0_imem_ren_o 1 3 3 930 440 1290 470 1730
preplace netloc saa_flt_0_dmem_addr_o 1 3 3 N 700 N 700 1720
preplace netloc saa_flt_0_dmem_wdata_o 1 3 3 990 720 N 720 N
preplace netloc saa_flt_0_dmem_ren_o 1 3 1 950 500n
preplace netloc saa_flt_0_dmem_wen_o 1 3 1 970 520n
preplace netloc axi_interconnect_0_M00_AXI 1 3 4 940 60 N 60 N 60 2190
preplace netloc axi_interconnect_0_M01_AXI 1 3 4 960 90 N 90 N 90 2230
preplace netloc axi_interconnect_0_M02_AXI 1 3 4 990 870 N 870 N 870 N
preplace netloc axi_interconnect_0_M03_AXI 1 3 4 N 1060 N 1060 N 1060 2140
preplace netloc axi_interconnect_0_M04_AXI 1 3 4 N 1080 N 1080 N 1080 2130
preplace netloc axi_interconnect_0_M05_AXI 1 3 4 980 70 N 70 N 70 2200
preplace netloc axi_interconnect_0_M06_AXI 1 3 4 990 1100 N 1100 N 1100 N
preplace netloc processing_system7_0_DDR 1 2 6 490J 1300 NJ 1300 N 1300 N 1300 2230 1220 NJ
preplace netloc processing_system7_0_FIXED_IO 1 2 6 470J 1310 NJ 1310 N 1310 N 1310 2100 1570 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 480 880n
levelinfo -pg 1 -120 -40 260 750 1180 1580 1960 2390 2660
pagesize -pg 1 -db -bbox -sgen -120 -20 2770 1710
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"1",
   "da_bram_cntlr_cnt":"3",
   "da_clkrst_cnt":"18",
   "da_ps7_cnt":"1"
}
