#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Oct 11 14:09:08 2024
# Process ID: 6396
# Current directory: C:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.runs/design_1_GREGBLK_PS_0_2_synth_1
# Command line: vivado.exe -log design_1_GREGBLK_PS_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_GREGBLK_PS_0_2.tcl
# Log file: C:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.runs/design_1_GREGBLK_PS_0_2_synth_1/design_1_GREGBLK_PS_0_2.vds
# Journal file: C:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.runs/design_1_GREGBLK_PS_0_2_synth_1\vivado.jou
# Running On        :TER-72uu0sv1J3A
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-1365U
# CPU Frequency     :2688 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :33995 MB
# Swap memory       :5100 MB
# Total Virtual     :39095 MB
# Available Virtual :18817 MB
#-----------------------------------------------------------
source design_1_GREGBLK_PS_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 649.133 ; gain = 235.359
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/warwargr/GPROJ_GREGBLK_PS/CODE'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GREGBLK_PS_0_2
Command: synth_design -top design_1_GREGBLK_PS_0_2 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4996
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1507.758 ; gain = 446.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_GREGBLK_PS_0_2' [c:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.gen/sources_1/bd/design_1/ip/design_1_GREGBLK_PS_0_2/synth/design_1_GREGBLK_PS_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'GREGBLK_PS' [c:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.gen/sources_1/bd/design_1/ipshared/400d/GREGBLK_PS.v:34]
INFO: [Synth 8-6157] synthesizing module 'greg_ecnt' [c:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.gen/sources_1/bd/design_1/ipshared/400d/greg_ecnt.v:12]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'greg_ecnt' (0#1) [c:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.gen/sources_1/bd/design_1/ipshared/400d/greg_ecnt.v:12]
INFO: [Synth 8-6155] done synthesizing module 'GREGBLK_PS' (0#1) [c:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.gen/sources_1/bd/design_1/ipshared/400d/GREGBLK_PS.v:34]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GREGBLK_PS_0_2' (0#1) [c:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.gen/sources_1/bd/design_1/ip/design_1_GREGBLK_PS_0_2/synth/design_1_GREGBLK_PS_0_2.v:53]
WARNING: [Synth 8-7129] Port PCC in module greg_ecnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port PSS in module greg_ecnt is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1621.184 ; gain = 560.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1621.184 ; gain = 560.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1621.184 ; gain = 560.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1621.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1646.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1647.520 ; gain = 0.539
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port PCC in module design_1_GREGBLK_PS_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PSS in module design_1_GREGBLK_PS_0_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     1|
|4     |LUT6   |    11|
|5     |FDCE   |    35|
|6     |FDRE   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1647.520 ; gain = 586.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1647.520 ; gain = 560.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1647.520 ; gain = 586.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1647.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3911da54
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1647.520 ; gain = 984.570
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1647.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.runs/design_1_GREGBLK_PS_0_2_synth_1/design_1_GREGBLK_PS_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_GREGBLK_PS_0_2, cache-ID = d6349ff9ba92a00f
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1647.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/warwargr/GPROJ_GREGBLK_PS/project_Vivado_GREGBLK_PS/project_Vivado_GREGBLK_PS.runs/design_1_GREGBLK_PS_0_2_synth_1/design_1_GREGBLK_PS_0_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_GREGBLK_PS_0_2_utilization_synth.rpt -pb design_1_GREGBLK_PS_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 14:10:11 2024...
