INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/ip/clk_div_cmt/clk_div_cmt_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_cmt_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/ip/clk_div_cmt/clk_div_cmt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_cmt
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/ip/vio_count/sim/vio_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_count
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/Counter_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/clk_div_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/Vio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Data/ap_codes/Lab3_demo/Lab3_demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
