<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/ixgbe/ixgbe-3.3.9-DNA/src/ixgbe_common.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_aa6459e1e92664bab04094557f6624be.html">ixgbe</a>      </li>
      <li class="navelem"><a class="el" href="dir_3b56ec236485f9dee0c084116c4cc016.html">ixgbe-3.3.9-DNA</a>      </li>
      <li class="navelem"><a class="el" href="dir_ecb77d0badc0ebf1a0c30c7262560bf3.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ixgbe_common.c</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel 10 Gigabit PCI Express Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 1999 - 2010 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">*******************************************************************************/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="preprocessor">#include &quot;ixgbe_common.h&quot;</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;ixgbe_phy.h&quot;</span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;ixgbe_api.h&quot;</span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="keyword">static</span> s32 ixgbe_acquire_eeprom(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00033"></a>00033 <span class="keyword">static</span> s32 ixgbe_get_eeprom_semaphore(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00034"></a>00034 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_release_eeprom_semaphore(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00035"></a>00035 <span class="keyword">static</span> s32 ixgbe_ready_eeprom(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00036"></a>00036 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_standby_eeprom(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00037"></a>00037 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_shift_out_eeprom_bits(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 data,
<a name="l00038"></a>00038                                         u16 count);
<a name="l00039"></a>00039 <span class="keyword">static</span> u16 ixgbe_shift_in_eeprom_bits(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 count);
<a name="l00040"></a>00040 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_raise_eeprom_clk(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 *eec);
<a name="l00041"></a>00041 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_lower_eeprom_clk(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 *eec);
<a name="l00042"></a>00042 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_release_eeprom(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="keyword">static</span> s32 ixgbe_mta_vector(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *mc_addr);
<a name="l00045"></a>00045 <span class="keyword">static</span> s32 ixgbe_get_san_mac_addr_offset(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00046"></a>00046                                         u16 *san_mac_offset);
<a name="l00047"></a>00047 <span class="keyword">static</span> s32 ixgbe_fc_autoneg_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00048"></a>00048 <span class="keyword">static</span> s32 ixgbe_fc_autoneg_backplane(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00049"></a>00049 <span class="keyword">static</span> s32 ixgbe_fc_autoneg_copper(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00050"></a>00050 <span class="keyword">static</span> s32 ixgbe_device_supports_autoneg_fc(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00051"></a>00051 <span class="keyword">static</span> s32 ixgbe_negotiate_fc(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 adv_reg, u32 lp_reg,
<a name="l00052"></a>00052                   u32 adv_sym, u32 adv_asm, u32 lp_sym, u32 lp_asm);
<a name="l00053"></a>00053 <span class="keyword">static</span> s32 ixgbe_setup_fc(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, s32 packetbuf_num);
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 s32 ixgbe_find_vlvf_slot(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 vlan);
<a name="l00056"></a>00056 
<a name="l00063"></a>00063 s32 ixgbe_init_ops_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00064"></a>00064 {
<a name="l00065"></a>00065     <span class="keyword">struct </span><a class="code" href="structixgbe__eeprom__info.html">ixgbe_eeprom_info</a> *eeprom = &amp;hw-&gt;eeprom;
<a name="l00066"></a>00066     <span class="keyword">struct </span><a class="code" href="structixgbe__mac__info.html">ixgbe_mac_info</a> *mac = &amp;hw-&gt;mac;
<a name="l00067"></a>00067     u32 eec = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l00068"></a>00068 
<a name="l00069"></a>00069     <span class="comment">/* EEPROM */</span>
<a name="l00070"></a>00070     eeprom-&gt;ops.init_params = &amp;ixgbe_init_eeprom_params_generic;
<a name="l00071"></a>00071     <span class="comment">/* If EEPROM is valid (bit 8 = 1), use EERD otherwise use bit bang */</span>
<a name="l00072"></a>00072     <span class="keywordflow">if</span> (eec &amp; (1 &lt;&lt; 8))
<a name="l00073"></a>00073         eeprom-&gt;ops.read = &amp;ixgbe_read_eerd_generic;
<a name="l00074"></a>00074     <span class="keywordflow">else</span>
<a name="l00075"></a>00075         eeprom-&gt;ops.read = &amp;ixgbe_read_eeprom_bit_bang_generic;
<a name="l00076"></a>00076     eeprom-&gt;ops.write = &amp;ixgbe_write_eeprom_generic;
<a name="l00077"></a>00077     eeprom-&gt;ops.validate_checksum =
<a name="l00078"></a>00078                                   &amp;ixgbe_validate_eeprom_checksum_generic;
<a name="l00079"></a>00079     eeprom-&gt;ops.update_checksum = &amp;ixgbe_update_eeprom_checksum_generic;
<a name="l00080"></a>00080     eeprom-&gt;ops.calc_checksum = &amp;ixgbe_calc_eeprom_checksum_generic;
<a name="l00081"></a>00081 
<a name="l00082"></a>00082     <span class="comment">/* MAC */</span>
<a name="l00083"></a>00083     mac-&gt;ops.init_hw = &amp;ixgbe_init_hw_generic;
<a name="l00084"></a>00084     mac-&gt;ops.reset_hw = NULL;
<a name="l00085"></a>00085     mac-&gt;ops.start_hw = &amp;ixgbe_start_hw_generic;
<a name="l00086"></a>00086     mac-&gt;ops.clear_hw_cntrs = &amp;ixgbe_clear_hw_cntrs_generic;
<a name="l00087"></a>00087     mac-&gt;ops.get_media_type = NULL;
<a name="l00088"></a>00088     mac-&gt;ops.get_supported_physical_layer = NULL;
<a name="l00089"></a>00089     mac-&gt;ops.enable_rx_dma = &amp;ixgbe_enable_rx_dma_generic;
<a name="l00090"></a>00090     mac-&gt;ops.get_mac_addr = &amp;ixgbe_get_mac_addr_generic;
<a name="l00091"></a>00091     mac-&gt;ops.stop_adapter = &amp;ixgbe_stop_adapter_generic;
<a name="l00092"></a>00092     mac-&gt;ops.get_bus_info = &amp;ixgbe_get_bus_info_generic;
<a name="l00093"></a>00093     mac-&gt;ops.set_lan_id = &amp;ixgbe_set_lan_id_multi_port_pcie;
<a name="l00094"></a>00094     mac-&gt;ops.acquire_swfw_sync = &amp;ixgbe_acquire_swfw_sync;
<a name="l00095"></a>00095     mac-&gt;ops.release_swfw_sync = &amp;ixgbe_release_swfw_sync;
<a name="l00096"></a>00096 
<a name="l00097"></a>00097     <span class="comment">/* LEDs */</span>
<a name="l00098"></a>00098     mac-&gt;ops.led_on = &amp;ixgbe_led_on_generic;
<a name="l00099"></a>00099     mac-&gt;ops.led_off = &amp;ixgbe_led_off_generic;
<a name="l00100"></a>00100     mac-&gt;ops.blink_led_start = &amp;ixgbe_blink_led_start_generic;
<a name="l00101"></a>00101     mac-&gt;ops.blink_led_stop = &amp;ixgbe_blink_led_stop_generic;
<a name="l00102"></a>00102 
<a name="l00103"></a>00103     <span class="comment">/* RAR, Multicast, VLAN */</span>
<a name="l00104"></a>00104     mac-&gt;ops.set_rar = &amp;ixgbe_set_rar_generic;
<a name="l00105"></a>00105     mac-&gt;ops.clear_rar = &amp;ixgbe_clear_rar_generic;
<a name="l00106"></a>00106     mac-&gt;ops.insert_mac_addr = NULL;
<a name="l00107"></a>00107     mac-&gt;ops.set_vmdq = NULL;
<a name="l00108"></a>00108     mac-&gt;ops.clear_vmdq = NULL;
<a name="l00109"></a>00109     mac-&gt;ops.init_rx_addrs = &amp;ixgbe_init_rx_addrs_generic;
<a name="l00110"></a>00110     mac-&gt;ops.update_uc_addr_list = &amp;ixgbe_update_uc_addr_list_generic;
<a name="l00111"></a>00111     mac-&gt;ops.update_mc_addr_list = &amp;ixgbe_update_mc_addr_list_generic;
<a name="l00112"></a>00112     mac-&gt;ops.enable_mc = &amp;ixgbe_enable_mc_generic;
<a name="l00113"></a>00113     mac-&gt;ops.disable_mc = &amp;ixgbe_disable_mc_generic;
<a name="l00114"></a>00114     mac-&gt;ops.clear_vfta = NULL;
<a name="l00115"></a>00115     mac-&gt;ops.set_vfta = NULL;
<a name="l00116"></a>00116     mac-&gt;ops.init_uta_tables = NULL;
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     <span class="comment">/* Flow Control */</span>
<a name="l00119"></a>00119     mac-&gt;ops.fc_enable = &amp;ixgbe_fc_enable_generic;
<a name="l00120"></a>00120 
<a name="l00121"></a>00121     <span class="comment">/* Manageability interface */</span>
<a name="l00122"></a>00122     mac-&gt;ops.set_fw_drv_ver = &amp;ixgbe_set_fw_drv_ver_generic;
<a name="l00123"></a>00123 
<a name="l00124"></a>00124     <span class="comment">/* Link */</span>
<a name="l00125"></a>00125     mac-&gt;ops.get_link_capabilities = NULL;
<a name="l00126"></a>00126     mac-&gt;ops.setup_link = NULL;
<a name="l00127"></a>00127     mac-&gt;ops.check_link = NULL;
<a name="l00128"></a>00128 
<a name="l00129"></a>00129     <span class="keywordflow">return</span> 0;
<a name="l00130"></a>00130 }
<a name="l00131"></a>00131 
<a name="l00141"></a>00141 s32 ixgbe_start_hw_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00142"></a>00142 {
<a name="l00143"></a>00143     u32 ctrl_ext;
<a name="l00144"></a>00144 
<a name="l00145"></a>00145     <span class="comment">/* Set the media type */</span>
<a name="l00146"></a>00146     hw-&gt;phy.media_type = hw-&gt;mac.ops.get_media_type(hw);
<a name="l00147"></a>00147 
<a name="l00148"></a>00148     <span class="comment">/* PHY ops initialization must be done in reset_hw() */</span>
<a name="l00149"></a>00149 
<a name="l00150"></a>00150     <span class="comment">/* Clear the VLAN filter table */</span>
<a name="l00151"></a>00151     hw-&gt;mac.ops.clear_vfta(hw);
<a name="l00152"></a>00152 
<a name="l00153"></a>00153     <span class="comment">/* Clear statistics registers */</span>
<a name="l00154"></a>00154     hw-&gt;mac.ops.clear_hw_cntrs(hw);
<a name="l00155"></a>00155 
<a name="l00156"></a>00156     <span class="comment">/* Set No Snoop Disable */</span>
<a name="l00157"></a>00157     ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
<a name="l00158"></a>00158     ctrl_ext |= IXGBE_CTRL_EXT_NS_DIS;
<a name="l00159"></a>00159     IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
<a name="l00160"></a>00160     IXGBE_WRITE_FLUSH(hw);
<a name="l00161"></a>00161 
<a name="l00162"></a>00162     <span class="comment">/* Setup flow control */</span>
<a name="l00163"></a>00163     ixgbe_setup_fc(hw, 0);
<a name="l00164"></a>00164 
<a name="l00165"></a>00165     <span class="comment">/* Clear adapter stopped flag */</span>
<a name="l00166"></a>00166     hw-&gt;adapter_stopped = <span class="keyword">false</span>;
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     <span class="keywordflow">return</span> 0;
<a name="l00169"></a>00169 }
<a name="l00170"></a>00170 
<a name="l00181"></a>00181 s32 ixgbe_start_hw_gen2(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00182"></a>00182 {
<a name="l00183"></a>00183     u32 i;
<a name="l00184"></a>00184     u32 regval;
<a name="l00185"></a>00185 
<a name="l00186"></a>00186     <span class="comment">/* Clear the rate limiters */</span>
<a name="l00187"></a>00187     <span class="keywordflow">for</span> (i = 0; i &lt; hw-&gt;mac.max_tx_queues; i++) {
<a name="l00188"></a>00188         IXGBE_WRITE_REG(hw, IXGBE_RTTDQSEL, i);
<a name="l00189"></a>00189         IXGBE_WRITE_REG(hw, IXGBE_RTTBCNRC, 0);
<a name="l00190"></a>00190     }
<a name="l00191"></a>00191     IXGBE_WRITE_FLUSH(hw);
<a name="l00192"></a>00192 
<a name="l00193"></a>00193     <span class="comment">/* Disable relaxed ordering */</span>
<a name="l00194"></a>00194     <span class="keywordflow">for</span> (i = 0; i &lt; hw-&gt;mac.max_tx_queues; i++) {
<a name="l00195"></a>00195         regval = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL_82599(i));
<a name="l00196"></a>00196         regval &amp;= ~IXGBE_DCA_TXCTRL_TX_WB_RO_EN;
<a name="l00197"></a>00197         IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL_82599(i), regval);
<a name="l00198"></a>00198     }
<a name="l00199"></a>00199 
<a name="l00200"></a>00200     <span class="keywordflow">for</span> (i = 0; i &lt; hw-&gt;mac.max_rx_queues; i++) {
<a name="l00201"></a>00201         regval = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
<a name="l00202"></a>00202         regval &amp;= ~(IXGBE_DCA_RXCTRL_DESC_WRO_EN |
<a name="l00203"></a>00203                     IXGBE_DCA_RXCTRL_DESC_HSRO_EN);
<a name="l00204"></a>00204         IXGBE_WRITE_REG(hw, IXGBE_DCA_RXCTRL(i), regval);
<a name="l00205"></a>00205     }
<a name="l00206"></a>00206 
<a name="l00207"></a>00207     <span class="keywordflow">return</span> 0;
<a name="l00208"></a>00208 }
<a name="l00209"></a>00209 
<a name="l00220"></a>00220 s32 ixgbe_init_hw_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00221"></a>00221 {
<a name="l00222"></a>00222     s32 status;
<a name="l00223"></a>00223 
<a name="l00224"></a>00224     <span class="comment">/* Reset the hardware */</span>
<a name="l00225"></a>00225     status = hw-&gt;mac.ops.reset_hw(hw);
<a name="l00226"></a>00226 
<a name="l00227"></a>00227     <span class="keywordflow">if</span> (status == 0) {
<a name="l00228"></a>00228         <span class="comment">/* Start the HW */</span>
<a name="l00229"></a>00229         status = hw-&gt;mac.ops.start_hw(hw);
<a name="l00230"></a>00230     }
<a name="l00231"></a>00231 
<a name="l00232"></a>00232     <span class="keywordflow">return</span> status;
<a name="l00233"></a>00233 }
<a name="l00234"></a>00234 
<a name="l00242"></a>00242 s32 ixgbe_clear_hw_cntrs_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00243"></a>00243 {
<a name="l00244"></a>00244     u16 i = 0;
<a name="l00245"></a>00245 
<a name="l00246"></a>00246     IXGBE_READ_REG(hw, IXGBE_CRCERRS);
<a name="l00247"></a>00247     IXGBE_READ_REG(hw, IXGBE_ILLERRC);
<a name="l00248"></a>00248     IXGBE_READ_REG(hw, IXGBE_ERRBC);
<a name="l00249"></a>00249     IXGBE_READ_REG(hw, IXGBE_MSPDC);
<a name="l00250"></a>00250     <span class="keywordflow">for</span> (i = 0; i &lt; 8; i++)
<a name="l00251"></a>00251         IXGBE_READ_REG(hw, IXGBE_MPC(i));
<a name="l00252"></a>00252 
<a name="l00253"></a>00253     IXGBE_READ_REG(hw, IXGBE_MLFC);
<a name="l00254"></a>00254     IXGBE_READ_REG(hw, IXGBE_MRFC);
<a name="l00255"></a>00255     IXGBE_READ_REG(hw, IXGBE_RLEC);
<a name="l00256"></a>00256     IXGBE_READ_REG(hw, IXGBE_LXONTXC);
<a name="l00257"></a>00257     IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
<a name="l00258"></a>00258     <span class="keywordflow">if</span> (hw-&gt;mac.type &gt;= ixgbe_mac_82599EB) {
<a name="l00259"></a>00259         IXGBE_READ_REG(hw, IXGBE_LXONRXCNT);
<a name="l00260"></a>00260         IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT);
<a name="l00261"></a>00261     } <span class="keywordflow">else</span> {
<a name="l00262"></a>00262         IXGBE_READ_REG(hw, IXGBE_LXONRXC);
<a name="l00263"></a>00263         IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
<a name="l00264"></a>00264     }
<a name="l00265"></a>00265 
<a name="l00266"></a>00266     <span class="keywordflow">for</span> (i = 0; i &lt; 8; i++) {
<a name="l00267"></a>00267         IXGBE_READ_REG(hw, IXGBE_PXONTXC(i));
<a name="l00268"></a>00268         IXGBE_READ_REG(hw, IXGBE_PXOFFTXC(i));
<a name="l00269"></a>00269         <span class="keywordflow">if</span> (hw-&gt;mac.type &gt;= ixgbe_mac_82599EB) {
<a name="l00270"></a>00270             IXGBE_READ_REG(hw, IXGBE_PXONRXCNT(i));
<a name="l00271"></a>00271             IXGBE_READ_REG(hw, IXGBE_PXOFFRXCNT(i));
<a name="l00272"></a>00272         } <span class="keywordflow">else</span> {
<a name="l00273"></a>00273             IXGBE_READ_REG(hw, IXGBE_PXONRXC(i));
<a name="l00274"></a>00274             IXGBE_READ_REG(hw, IXGBE_PXOFFRXC(i));
<a name="l00275"></a>00275         }
<a name="l00276"></a>00276     }
<a name="l00277"></a>00277     <span class="keywordflow">if</span> (hw-&gt;mac.type &gt;= ixgbe_mac_82599EB)
<a name="l00278"></a>00278         <span class="keywordflow">for</span> (i = 0; i &lt; 8; i++)
<a name="l00279"></a>00279             IXGBE_READ_REG(hw, IXGBE_PXON2OFFCNT(i));
<a name="l00280"></a>00280     IXGBE_READ_REG(hw, IXGBE_PRC64);
<a name="l00281"></a>00281     IXGBE_READ_REG(hw, IXGBE_PRC127);
<a name="l00282"></a>00282     IXGBE_READ_REG(hw, IXGBE_PRC255);
<a name="l00283"></a>00283     IXGBE_READ_REG(hw, IXGBE_PRC511);
<a name="l00284"></a>00284     IXGBE_READ_REG(hw, IXGBE_PRC1023);
<a name="l00285"></a>00285     IXGBE_READ_REG(hw, IXGBE_PRC1522);
<a name="l00286"></a>00286     IXGBE_READ_REG(hw, IXGBE_GPRC);
<a name="l00287"></a>00287     IXGBE_READ_REG(hw, IXGBE_BPRC);
<a name="l00288"></a>00288     IXGBE_READ_REG(hw, IXGBE_MPRC);
<a name="l00289"></a>00289     IXGBE_READ_REG(hw, IXGBE_GPTC);
<a name="l00290"></a>00290     IXGBE_READ_REG(hw, IXGBE_GORCL);
<a name="l00291"></a>00291     IXGBE_READ_REG(hw, IXGBE_GORCH);
<a name="l00292"></a>00292     IXGBE_READ_REG(hw, IXGBE_GOTCL);
<a name="l00293"></a>00293     IXGBE_READ_REG(hw, IXGBE_GOTCH);
<a name="l00294"></a>00294     <span class="keywordflow">for</span> (i = 0; i &lt; 8; i++)
<a name="l00295"></a>00295         IXGBE_READ_REG(hw, IXGBE_RNBC(i));
<a name="l00296"></a>00296     IXGBE_READ_REG(hw, IXGBE_RUC);
<a name="l00297"></a>00297     IXGBE_READ_REG(hw, IXGBE_RFC);
<a name="l00298"></a>00298     IXGBE_READ_REG(hw, IXGBE_ROC);
<a name="l00299"></a>00299     IXGBE_READ_REG(hw, IXGBE_RJC);
<a name="l00300"></a>00300     IXGBE_READ_REG(hw, IXGBE_MNGPRC);
<a name="l00301"></a>00301     IXGBE_READ_REG(hw, IXGBE_MNGPDC);
<a name="l00302"></a>00302     IXGBE_READ_REG(hw, IXGBE_MNGPTC);
<a name="l00303"></a>00303     IXGBE_READ_REG(hw, IXGBE_TORL);
<a name="l00304"></a>00304     IXGBE_READ_REG(hw, IXGBE_TORH);
<a name="l00305"></a>00305     IXGBE_READ_REG(hw, IXGBE_TPR);
<a name="l00306"></a>00306     IXGBE_READ_REG(hw, IXGBE_TPT);
<a name="l00307"></a>00307     IXGBE_READ_REG(hw, IXGBE_PTC64);
<a name="l00308"></a>00308     IXGBE_READ_REG(hw, IXGBE_PTC127);
<a name="l00309"></a>00309     IXGBE_READ_REG(hw, IXGBE_PTC255);
<a name="l00310"></a>00310     IXGBE_READ_REG(hw, IXGBE_PTC511);
<a name="l00311"></a>00311     IXGBE_READ_REG(hw, IXGBE_PTC1023);
<a name="l00312"></a>00312     IXGBE_READ_REG(hw, IXGBE_PTC1522);
<a name="l00313"></a>00313     IXGBE_READ_REG(hw, IXGBE_MPTC);
<a name="l00314"></a>00314     IXGBE_READ_REG(hw, IXGBE_BPTC);
<a name="l00315"></a>00315     <span class="keywordflow">for</span> (i = 0; i &lt; 16; i++) {
<a name="l00316"></a>00316         IXGBE_READ_REG(hw, IXGBE_QPRC(i));
<a name="l00317"></a>00317         IXGBE_READ_REG(hw, IXGBE_QPTC(i));
<a name="l00318"></a>00318         <span class="keywordflow">if</span> (hw-&gt;mac.type &gt;= ixgbe_mac_82599EB) {
<a name="l00319"></a>00319             IXGBE_READ_REG(hw, IXGBE_QBRC_L(i));
<a name="l00320"></a>00320             IXGBE_READ_REG(hw, IXGBE_QBRC_H(i));
<a name="l00321"></a>00321             IXGBE_READ_REG(hw, IXGBE_QBTC_L(i));
<a name="l00322"></a>00322             IXGBE_READ_REG(hw, IXGBE_QBTC_H(i));
<a name="l00323"></a>00323             IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
<a name="l00324"></a>00324         } <span class="keywordflow">else</span> {
<a name="l00325"></a>00325             IXGBE_READ_REG(hw, IXGBE_QBRC(i));
<a name="l00326"></a>00326             IXGBE_READ_REG(hw, IXGBE_QBTC(i));
<a name="l00327"></a>00327         }
<a name="l00328"></a>00328     }
<a name="l00329"></a>00329 
<a name="l00330"></a>00330     <span class="keywordflow">if</span> (hw-&gt;mac.type == ixgbe_mac_X540) {
<a name="l00331"></a>00331         <span class="keywordflow">if</span> (hw-&gt;phy.id == 0)
<a name="l00332"></a>00332             ixgbe_identify_phy(hw);
<a name="l00333"></a>00333         hw-&gt;phy.ops.read_reg(hw, 0x3, IXGBE_PCRC8ECL, &amp;i);
<a name="l00334"></a>00334         hw-&gt;phy.ops.read_reg(hw, 0x3, IXGBE_PCRC8ECH, &amp;i);
<a name="l00335"></a>00335         hw-&gt;phy.ops.read_reg(hw, 0x3, IXGBE_LDPCECL, &amp;i);
<a name="l00336"></a>00336         hw-&gt;phy.ops.read_reg(hw, 0x3, IXGBE_LDPCECH, &amp;i);
<a name="l00337"></a>00337     }
<a name="l00338"></a>00338 
<a name="l00339"></a>00339     <span class="keywordflow">return</span> 0;
<a name="l00340"></a>00340 }
<a name="l00341"></a>00341 
<a name="l00350"></a>00350 s32 ixgbe_read_pba_string_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *pba_num,
<a name="l00351"></a>00351                                   u32 pba_num_size)
<a name="l00352"></a>00352 {
<a name="l00353"></a>00353     s32 ret_val;
<a name="l00354"></a>00354     u16 data;
<a name="l00355"></a>00355     u16 pba_ptr;
<a name="l00356"></a>00356     u16 offset;
<a name="l00357"></a>00357     u16 length;
<a name="l00358"></a>00358 
<a name="l00359"></a>00359     <span class="keywordflow">if</span> (pba_num == NULL) {
<a name="l00360"></a>00360         hw_dbg(hw, <span class="stringliteral">&quot;PBA string buffer was null\n&quot;</span>);
<a name="l00361"></a>00361         <span class="keywordflow">return</span> IXGBE_ERR_INVALID_ARGUMENT;
<a name="l00362"></a>00362     }
<a name="l00363"></a>00363 
<a name="l00364"></a>00364     ret_val = hw-&gt;eeprom.ops.read(hw, IXGBE_PBANUM0_PTR, &amp;data);
<a name="l00365"></a>00365     <span class="keywordflow">if</span> (ret_val) {
<a name="l00366"></a>00366         hw_dbg(hw, <span class="stringliteral">&quot;NVM Read Error\n&quot;</span>);
<a name="l00367"></a>00367         <span class="keywordflow">return</span> ret_val;
<a name="l00368"></a>00368     }
<a name="l00369"></a>00369 
<a name="l00370"></a>00370     ret_val = hw-&gt;eeprom.ops.read(hw, IXGBE_PBANUM1_PTR, &amp;pba_ptr);
<a name="l00371"></a>00371     <span class="keywordflow">if</span> (ret_val) {
<a name="l00372"></a>00372         hw_dbg(hw, <span class="stringliteral">&quot;NVM Read Error\n&quot;</span>);
<a name="l00373"></a>00373         <span class="keywordflow">return</span> ret_val;
<a name="l00374"></a>00374     }
<a name="l00375"></a>00375 
<a name="l00376"></a>00376     <span class="comment">/*</span>
<a name="l00377"></a>00377 <span class="comment">     * if data is not ptr guard the PBA must be in legacy format which</span>
<a name="l00378"></a>00378 <span class="comment">     * means pba_ptr is actually our second data word for the PBA number</span>
<a name="l00379"></a>00379 <span class="comment">     * and we can decode it into an ascii string</span>
<a name="l00380"></a>00380 <span class="comment">     */</span>
<a name="l00381"></a>00381     <span class="keywordflow">if</span> (data != IXGBE_PBANUM_PTR_GUARD) {
<a name="l00382"></a>00382         hw_dbg(hw, <span class="stringliteral">&quot;NVM PBA number is not stored as string\n&quot;</span>);
<a name="l00383"></a>00383 
<a name="l00384"></a>00384         <span class="comment">/* we will need 11 characters to store the PBA */</span>
<a name="l00385"></a>00385         <span class="keywordflow">if</span> (pba_num_size &lt; 11) {
<a name="l00386"></a>00386             hw_dbg(hw, <span class="stringliteral">&quot;PBA string buffer too small\n&quot;</span>);
<a name="l00387"></a>00387             <span class="keywordflow">return</span> IXGBE_ERR_NO_SPACE;
<a name="l00388"></a>00388         }
<a name="l00389"></a>00389 
<a name="l00390"></a>00390         <span class="comment">/* extract hex string from data and pba_ptr */</span>
<a name="l00391"></a>00391         pba_num[0] = (data &gt;&gt; 12) &amp; 0xF;
<a name="l00392"></a>00392         pba_num[1] = (data &gt;&gt; 8) &amp; 0xF;
<a name="l00393"></a>00393         pba_num[2] = (data &gt;&gt; 4) &amp; 0xF;
<a name="l00394"></a>00394         pba_num[3] = data &amp; 0xF;
<a name="l00395"></a>00395         pba_num[4] = (pba_ptr &gt;&gt; 12) &amp; 0xF;
<a name="l00396"></a>00396         pba_num[5] = (pba_ptr &gt;&gt; 8) &amp; 0xF;
<a name="l00397"></a>00397         pba_num[6] = <span class="charliteral">&#39;-&#39;</span>;
<a name="l00398"></a>00398         pba_num[7] = 0;
<a name="l00399"></a>00399         pba_num[8] = (pba_ptr &gt;&gt; 4) &amp; 0xF;
<a name="l00400"></a>00400         pba_num[9] = pba_ptr &amp; 0xF;
<a name="l00401"></a>00401 
<a name="l00402"></a>00402         <span class="comment">/* put a null character on the end of our string */</span>
<a name="l00403"></a>00403         pba_num[10] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l00404"></a>00404 
<a name="l00405"></a>00405         <span class="comment">/* switch all the data but the &#39;-&#39; to hex char */</span>
<a name="l00406"></a>00406         <span class="keywordflow">for</span> (offset = 0; offset &lt; 10; offset++) {
<a name="l00407"></a>00407             <span class="keywordflow">if</span> (pba_num[offset] &lt; 0xA)
<a name="l00408"></a>00408                 pba_num[offset] += <span class="charliteral">&#39;0&#39;</span>;
<a name="l00409"></a>00409             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pba_num[offset] &lt; 0x10)
<a name="l00410"></a>00410                 pba_num[offset] += <span class="charliteral">&#39;A&#39;</span> - 0xA;
<a name="l00411"></a>00411         }
<a name="l00412"></a>00412 
<a name="l00413"></a>00413         <span class="keywordflow">return</span> 0;
<a name="l00414"></a>00414     }
<a name="l00415"></a>00415 
<a name="l00416"></a>00416     ret_val = hw-&gt;eeprom.ops.read(hw, pba_ptr, &amp;length);
<a name="l00417"></a>00417     <span class="keywordflow">if</span> (ret_val) {
<a name="l00418"></a>00418         hw_dbg(hw, <span class="stringliteral">&quot;NVM Read Error\n&quot;</span>);
<a name="l00419"></a>00419         <span class="keywordflow">return</span> ret_val;
<a name="l00420"></a>00420     }
<a name="l00421"></a>00421 
<a name="l00422"></a>00422     <span class="keywordflow">if</span> (length == 0xFFFF || length == 0) {
<a name="l00423"></a>00423         hw_dbg(hw, <span class="stringliteral">&quot;NVM PBA number section invalid length\n&quot;</span>);
<a name="l00424"></a>00424         <span class="keywordflow">return</span> IXGBE_ERR_PBA_SECTION;
<a name="l00425"></a>00425     }
<a name="l00426"></a>00426 
<a name="l00427"></a>00427     <span class="comment">/* check if pba_num buffer is big enough */</span>
<a name="l00428"></a>00428     <span class="keywordflow">if</span> (pba_num_size  &lt; (((u32)length * 2) - 1)) {
<a name="l00429"></a>00429         hw_dbg(hw, <span class="stringliteral">&quot;PBA string buffer too small\n&quot;</span>);
<a name="l00430"></a>00430         <span class="keywordflow">return</span> IXGBE_ERR_NO_SPACE;
<a name="l00431"></a>00431     }
<a name="l00432"></a>00432 
<a name="l00433"></a>00433     <span class="comment">/* trim pba length from start of string */</span>
<a name="l00434"></a>00434     pba_ptr++;
<a name="l00435"></a>00435     length--;
<a name="l00436"></a>00436 
<a name="l00437"></a>00437     <span class="keywordflow">for</span> (offset = 0; offset &lt; length; offset++) {
<a name="l00438"></a>00438         ret_val = hw-&gt;eeprom.ops.read(hw, pba_ptr + offset, &amp;data);
<a name="l00439"></a>00439         <span class="keywordflow">if</span> (ret_val) {
<a name="l00440"></a>00440             hw_dbg(hw, <span class="stringliteral">&quot;NVM Read Error\n&quot;</span>);
<a name="l00441"></a>00441             <span class="keywordflow">return</span> ret_val;
<a name="l00442"></a>00442         }
<a name="l00443"></a>00443         pba_num[offset * 2] = (u8)(data &gt;&gt; 8);
<a name="l00444"></a>00444         pba_num[(offset * 2) + 1] = (u8)(data &amp; 0xFF);
<a name="l00445"></a>00445     }
<a name="l00446"></a>00446     pba_num[offset * 2] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l00447"></a>00447 
<a name="l00448"></a>00448     <span class="keywordflow">return</span> 0;
<a name="l00449"></a>00449 }
<a name="l00450"></a>00450 
<a name="l00460"></a>00460 s32 ixgbe_get_mac_addr_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *mac_addr)
<a name="l00461"></a>00461 {
<a name="l00462"></a>00462     u32 rar_high;
<a name="l00463"></a>00463     u32 rar_low;
<a name="l00464"></a>00464     u16 i;
<a name="l00465"></a>00465 
<a name="l00466"></a>00466     rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(0));
<a name="l00467"></a>00467     rar_low = IXGBE_READ_REG(hw, IXGBE_RAL(0));
<a name="l00468"></a>00468 
<a name="l00469"></a>00469     <span class="keywordflow">for</span> (i = 0; i &lt; 4; i++)
<a name="l00470"></a>00470         mac_addr[i] = (u8)(rar_low &gt;&gt; (i*8));
<a name="l00471"></a>00471 
<a name="l00472"></a>00472     <span class="keywordflow">for</span> (i = 0; i &lt; 2; i++)
<a name="l00473"></a>00473         mac_addr[i+4] = (u8)(rar_high &gt;&gt; (i*8));
<a name="l00474"></a>00474 
<a name="l00475"></a>00475     <span class="keywordflow">return</span> 0;
<a name="l00476"></a>00476 }
<a name="l00477"></a>00477 
<a name="l00484"></a>00484 s32 ixgbe_get_bus_info_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00485"></a>00485 {
<a name="l00486"></a>00486     <span class="keyword">struct </span><a class="code" href="structixgbe__mac__info.html">ixgbe_mac_info</a> *mac = &amp;hw-&gt;mac;
<a name="l00487"></a>00487     u16 link_status;
<a name="l00488"></a>00488 
<a name="l00489"></a>00489     hw-&gt;bus.type = ixgbe_bus_type_pci_express;
<a name="l00490"></a>00490 
<a name="l00491"></a>00491     <span class="comment">/* Get the negotiated link width and speed from PCI config space */</span>
<a name="l00492"></a>00492     link_status = IXGBE_READ_PCIE_WORD(hw, IXGBE_PCI_LINK_STATUS);
<a name="l00493"></a>00493 
<a name="l00494"></a>00494     <span class="keywordflow">switch</span> (link_status &amp; IXGBE_PCI_LINK_WIDTH) {
<a name="l00495"></a>00495     <span class="keywordflow">case</span> IXGBE_PCI_LINK_WIDTH_1:
<a name="l00496"></a>00496         hw-&gt;bus.width = ixgbe_bus_width_pcie_x1;
<a name="l00497"></a>00497         <span class="keywordflow">break</span>;
<a name="l00498"></a>00498     <span class="keywordflow">case</span> IXGBE_PCI_LINK_WIDTH_2:
<a name="l00499"></a>00499         hw-&gt;bus.width = ixgbe_bus_width_pcie_x2;
<a name="l00500"></a>00500         <span class="keywordflow">break</span>;
<a name="l00501"></a>00501     <span class="keywordflow">case</span> IXGBE_PCI_LINK_WIDTH_4:
<a name="l00502"></a>00502         hw-&gt;bus.width = ixgbe_bus_width_pcie_x4;
<a name="l00503"></a>00503         <span class="keywordflow">break</span>;
<a name="l00504"></a>00504     <span class="keywordflow">case</span> IXGBE_PCI_LINK_WIDTH_8:
<a name="l00505"></a>00505         hw-&gt;bus.width = ixgbe_bus_width_pcie_x8;
<a name="l00506"></a>00506         <span class="keywordflow">break</span>;
<a name="l00507"></a>00507     <span class="keywordflow">default</span>:
<a name="l00508"></a>00508         hw-&gt;bus.width = ixgbe_bus_width_unknown;
<a name="l00509"></a>00509         <span class="keywordflow">break</span>;
<a name="l00510"></a>00510     }
<a name="l00511"></a>00511 
<a name="l00512"></a>00512     <span class="keywordflow">switch</span> (link_status &amp; IXGBE_PCI_LINK_SPEED) {
<a name="l00513"></a>00513     <span class="keywordflow">case</span> IXGBE_PCI_LINK_SPEED_2500:
<a name="l00514"></a>00514         hw-&gt;bus.speed = ixgbe_bus_speed_2500;
<a name="l00515"></a>00515         <span class="keywordflow">break</span>;
<a name="l00516"></a>00516     <span class="keywordflow">case</span> IXGBE_PCI_LINK_SPEED_5000:
<a name="l00517"></a>00517         hw-&gt;bus.speed = ixgbe_bus_speed_5000;
<a name="l00518"></a>00518         <span class="keywordflow">break</span>;
<a name="l00519"></a>00519     <span class="keywordflow">default</span>:
<a name="l00520"></a>00520         hw-&gt;bus.speed = ixgbe_bus_speed_unknown;
<a name="l00521"></a>00521         <span class="keywordflow">break</span>;
<a name="l00522"></a>00522     }
<a name="l00523"></a>00523 
<a name="l00524"></a>00524     mac-&gt;ops.set_lan_id(hw);
<a name="l00525"></a>00525 
<a name="l00526"></a>00526     <span class="keywordflow">return</span> 0;
<a name="l00527"></a>00527 }
<a name="l00528"></a>00528 
<a name="l00536"></a>00536 <span class="keywordtype">void</span> ixgbe_set_lan_id_multi_port_pcie(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00537"></a>00537 {
<a name="l00538"></a>00538     <span class="keyword">struct </span><a class="code" href="structixgbe__bus__info.html">ixgbe_bus_info</a> *bus = &amp;hw-&gt;bus;
<a name="l00539"></a>00539     u32 reg;
<a name="l00540"></a>00540 
<a name="l00541"></a>00541     reg = IXGBE_READ_REG(hw, IXGBE_STATUS);
<a name="l00542"></a>00542     bus-&gt;func = (reg &amp; IXGBE_STATUS_LAN_ID) &gt;&gt; IXGBE_STATUS_LAN_ID_SHIFT;
<a name="l00543"></a>00543     bus-&gt;lan_id = bus-&gt;func;
<a name="l00544"></a>00544 
<a name="l00545"></a>00545     <span class="comment">/* check for a port swap */</span>
<a name="l00546"></a>00546     reg = IXGBE_READ_REG(hw, IXGBE_FACTPS);
<a name="l00547"></a>00547     <span class="keywordflow">if</span> (reg &amp; IXGBE_FACTPS_LFS)
<a name="l00548"></a>00548         bus-&gt;func ^= 0x1;
<a name="l00549"></a>00549 }
<a name="l00550"></a>00550 
<a name="l00560"></a>00560 s32 ixgbe_stop_adapter_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00561"></a>00561 {
<a name="l00562"></a>00562     u32 number_of_queues;
<a name="l00563"></a>00563     u32 reg_val;
<a name="l00564"></a>00564     u16 i;
<a name="l00565"></a>00565 
<a name="l00566"></a>00566     <span class="comment">/*</span>
<a name="l00567"></a>00567 <span class="comment">     * Set the adapter_stopped flag so other driver functions stop touching</span>
<a name="l00568"></a>00568 <span class="comment">     * the hardware</span>
<a name="l00569"></a>00569 <span class="comment">     */</span>
<a name="l00570"></a>00570     hw-&gt;adapter_stopped = <span class="keyword">true</span>;
<a name="l00571"></a>00571 
<a name="l00572"></a>00572     <span class="comment">/* Disable the receive unit */</span>
<a name="l00573"></a>00573     reg_val = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
<a name="l00574"></a>00574     reg_val &amp;= ~(IXGBE_RXCTRL_RXEN);
<a name="l00575"></a>00575     IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, reg_val);
<a name="l00576"></a>00576     IXGBE_WRITE_FLUSH(hw);
<a name="l00577"></a>00577     msleep(2);
<a name="l00578"></a>00578 
<a name="l00579"></a>00579     <span class="comment">/* Clear interrupt mask to stop from interrupts being generated */</span>
<a name="l00580"></a>00580     IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_IRQ_CLEAR_MASK);
<a name="l00581"></a>00581 
<a name="l00582"></a>00582     <span class="comment">/* Clear any pending interrupts */</span>
<a name="l00583"></a>00583     IXGBE_READ_REG(hw, IXGBE_EICR);
<a name="l00584"></a>00584 
<a name="l00585"></a>00585     <span class="comment">/* Disable the transmit unit.  Each queue must be disabled. */</span>
<a name="l00586"></a>00586     number_of_queues = hw-&gt;mac.max_tx_queues;
<a name="l00587"></a>00587     <span class="keywordflow">for</span> (i = 0; i &lt; number_of_queues; i++) {
<a name="l00588"></a>00588         reg_val = IXGBE_READ_REG(hw, IXGBE_TXDCTL(i));
<a name="l00589"></a>00589         <span class="keywordflow">if</span> (reg_val &amp; IXGBE_TXDCTL_ENABLE) {
<a name="l00590"></a>00590             reg_val &amp;= ~IXGBE_TXDCTL_ENABLE;
<a name="l00591"></a>00591             IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(i), reg_val);
<a name="l00592"></a>00592         }
<a name="l00593"></a>00593     }
<a name="l00594"></a>00594 
<a name="l00595"></a>00595     <span class="comment">/*</span>
<a name="l00596"></a>00596 <span class="comment">     * Prevent the PCI-E bus from from hanging by disabling PCI-E master</span>
<a name="l00597"></a>00597 <span class="comment">     * access and verify no pending requests</span>
<a name="l00598"></a>00598 <span class="comment">     */</span>
<a name="l00599"></a>00599     ixgbe_disable_pcie_master(hw);
<a name="l00600"></a>00600 
<a name="l00601"></a>00601     <span class="keywordflow">return</span> 0;
<a name="l00602"></a>00602 }
<a name="l00603"></a>00603 
<a name="l00609"></a>00609 s32 ixgbe_led_on_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 index)
<a name="l00610"></a>00610 {
<a name="l00611"></a>00611     u32 led_reg = IXGBE_READ_REG(hw, IXGBE_LEDCTL);
<a name="l00612"></a>00612 
<a name="l00613"></a>00613     <span class="comment">/* To turn on the LED, set mode to ON. */</span>
<a name="l00614"></a>00614     led_reg &amp;= ~IXGBE_LED_MODE_MASK(index);
<a name="l00615"></a>00615     led_reg |= IXGBE_LED_ON &lt;&lt; IXGBE_LED_MODE_SHIFT(index);
<a name="l00616"></a>00616     IXGBE_WRITE_REG(hw, IXGBE_LEDCTL, led_reg);
<a name="l00617"></a>00617     IXGBE_WRITE_FLUSH(hw);
<a name="l00618"></a>00618 
<a name="l00619"></a>00619     <span class="keywordflow">return</span> 0;
<a name="l00620"></a>00620 }
<a name="l00621"></a>00621 
<a name="l00627"></a>00627 s32 ixgbe_led_off_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 index)
<a name="l00628"></a>00628 {
<a name="l00629"></a>00629     u32 led_reg = IXGBE_READ_REG(hw, IXGBE_LEDCTL);
<a name="l00630"></a>00630 
<a name="l00631"></a>00631     <span class="comment">/* To turn off the LED, set mode to OFF. */</span>
<a name="l00632"></a>00632     led_reg &amp;= ~IXGBE_LED_MODE_MASK(index);
<a name="l00633"></a>00633     led_reg |= IXGBE_LED_OFF &lt;&lt; IXGBE_LED_MODE_SHIFT(index);
<a name="l00634"></a>00634     IXGBE_WRITE_REG(hw, IXGBE_LEDCTL, led_reg);
<a name="l00635"></a>00635     IXGBE_WRITE_FLUSH(hw);
<a name="l00636"></a>00636 
<a name="l00637"></a>00637     <span class="keywordflow">return</span> 0;
<a name="l00638"></a>00638 }
<a name="l00639"></a>00639 
<a name="l00647"></a>00647 s32 ixgbe_init_eeprom_params_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00648"></a>00648 {
<a name="l00649"></a>00649     <span class="keyword">struct </span><a class="code" href="structixgbe__eeprom__info.html">ixgbe_eeprom_info</a> *eeprom = &amp;hw-&gt;eeprom;
<a name="l00650"></a>00650     u32 eec;
<a name="l00651"></a>00651     u16 eeprom_size;
<a name="l00652"></a>00652 
<a name="l00653"></a>00653     <span class="keywordflow">if</span> (eeprom-&gt;type == ixgbe_eeprom_uninitialized) {
<a name="l00654"></a>00654         eeprom-&gt;type = ixgbe_eeprom_none;
<a name="l00655"></a>00655         <span class="comment">/* Set default semaphore delay to 10ms which is a well</span>
<a name="l00656"></a>00656 <span class="comment">         * tested value */</span>
<a name="l00657"></a>00657         eeprom-&gt;semaphore_delay = 10;
<a name="l00658"></a>00658 
<a name="l00659"></a>00659         <span class="comment">/*</span>
<a name="l00660"></a>00660 <span class="comment">         * Check for EEPROM present first.</span>
<a name="l00661"></a>00661 <span class="comment">         * If not present leave as none</span>
<a name="l00662"></a>00662 <span class="comment">         */</span>
<a name="l00663"></a>00663         eec = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l00664"></a>00664         <span class="keywordflow">if</span> (eec &amp; IXGBE_EEC_PRES) {
<a name="l00665"></a>00665             eeprom-&gt;type = ixgbe_eeprom_spi;
<a name="l00666"></a>00666 
<a name="l00667"></a>00667             <span class="comment">/*</span>
<a name="l00668"></a>00668 <span class="comment">             * SPI EEPROM is assumed here.  This code would need to</span>
<a name="l00669"></a>00669 <span class="comment">             * change if a future EEPROM is not SPI.</span>
<a name="l00670"></a>00670 <span class="comment">             */</span>
<a name="l00671"></a>00671             eeprom_size = (u16)((eec &amp; IXGBE_EEC_SIZE) &gt;&gt;
<a name="l00672"></a>00672                                 IXGBE_EEC_SIZE_SHIFT);
<a name="l00673"></a>00673             eeprom-&gt;word_size = 1 &lt;&lt; (eeprom_size +
<a name="l00674"></a>00674                                  IXGBE_EEPROM_WORD_SIZE_SHIFT);
<a name="l00675"></a>00675         }
<a name="l00676"></a>00676 
<a name="l00677"></a>00677         <span class="keywordflow">if</span> (eec &amp; IXGBE_EEC_ADDR_SIZE)
<a name="l00678"></a>00678             eeprom-&gt;address_bits = 16;
<a name="l00679"></a>00679         <span class="keywordflow">else</span>
<a name="l00680"></a>00680             eeprom-&gt;address_bits = 8;
<a name="l00681"></a>00681         hw_dbg(hw, <span class="stringliteral">&quot;Eeprom params: type = %d, size = %d, address bits: &quot;</span>
<a name="l00682"></a>00682                   <span class="stringliteral">&quot;%d\n&quot;</span>, eeprom-&gt;type, eeprom-&gt;word_size,
<a name="l00683"></a>00683                   eeprom-&gt;address_bits);
<a name="l00684"></a>00684     }
<a name="l00685"></a>00685 
<a name="l00686"></a>00686     <span class="keywordflow">return</span> 0;
<a name="l00687"></a>00687 }
<a name="l00688"></a>00688 
<a name="l00698"></a>00698 s32 ixgbe_write_eeprom_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 offset, u16 data)
<a name="l00699"></a>00699 {
<a name="l00700"></a>00700     s32 status;
<a name="l00701"></a>00701     u8 write_opcode = IXGBE_EEPROM_WRITE_OPCODE_SPI;
<a name="l00702"></a>00702 
<a name="l00703"></a>00703     hw-&gt;eeprom.ops.init_params(hw);
<a name="l00704"></a>00704 
<a name="l00705"></a>00705     <span class="keywordflow">if</span> (offset &gt;= hw-&gt;eeprom.word_size) {
<a name="l00706"></a>00706         status = IXGBE_ERR_EEPROM;
<a name="l00707"></a>00707         <span class="keywordflow">goto</span> out;
<a name="l00708"></a>00708     }
<a name="l00709"></a>00709 
<a name="l00710"></a>00710     <span class="comment">/* Prepare the EEPROM for writing  */</span>
<a name="l00711"></a>00711     status = ixgbe_acquire_eeprom(hw);
<a name="l00712"></a>00712 
<a name="l00713"></a>00713     <span class="keywordflow">if</span> (status == 0) {
<a name="l00714"></a>00714         <span class="keywordflow">if</span> (ixgbe_ready_eeprom(hw) != 0) {
<a name="l00715"></a>00715             ixgbe_release_eeprom(hw);
<a name="l00716"></a>00716             status = IXGBE_ERR_EEPROM;
<a name="l00717"></a>00717         }
<a name="l00718"></a>00718     }
<a name="l00719"></a>00719 
<a name="l00720"></a>00720     <span class="keywordflow">if</span> (status == 0) {
<a name="l00721"></a>00721         ixgbe_standby_eeprom(hw);
<a name="l00722"></a>00722 
<a name="l00723"></a>00723         <span class="comment">/*  Send the WRITE ENABLE command (8 bit opcode )  */</span>
<a name="l00724"></a>00724         ixgbe_shift_out_eeprom_bits(hw, IXGBE_EEPROM_WREN_OPCODE_SPI,
<a name="l00725"></a>00725                                     IXGBE_EEPROM_OPCODE_BITS);
<a name="l00726"></a>00726 
<a name="l00727"></a>00727         ixgbe_standby_eeprom(hw);
<a name="l00728"></a>00728 
<a name="l00729"></a>00729         <span class="comment">/*</span>
<a name="l00730"></a>00730 <span class="comment">         * Some SPI eeproms use the 8th address bit embedded in the</span>
<a name="l00731"></a>00731 <span class="comment">         * opcode</span>
<a name="l00732"></a>00732 <span class="comment">         */</span>
<a name="l00733"></a>00733         <span class="keywordflow">if</span> ((hw-&gt;eeprom.address_bits == 8) &amp;&amp; (offset &gt;= 128))
<a name="l00734"></a>00734             write_opcode |= IXGBE_EEPROM_A8_OPCODE_SPI;
<a name="l00735"></a>00735 
<a name="l00736"></a>00736         <span class="comment">/* Send the Write command (8-bit opcode + addr) */</span>
<a name="l00737"></a>00737         ixgbe_shift_out_eeprom_bits(hw, write_opcode,
<a name="l00738"></a>00738                                     IXGBE_EEPROM_OPCODE_BITS);
<a name="l00739"></a>00739         ixgbe_shift_out_eeprom_bits(hw, (u16)(offset*2),
<a name="l00740"></a>00740                                     hw-&gt;eeprom.address_bits);
<a name="l00741"></a>00741 
<a name="l00742"></a>00742         <span class="comment">/* Send the data */</span>
<a name="l00743"></a>00743         data = (data &gt;&gt; 8) | (data &lt;&lt; 8);
<a name="l00744"></a>00744         ixgbe_shift_out_eeprom_bits(hw, data, 16);
<a name="l00745"></a>00745         ixgbe_standby_eeprom(hw);
<a name="l00746"></a>00746 
<a name="l00747"></a>00747         <span class="comment">/* Done with writing - release the EEPROM */</span>
<a name="l00748"></a>00748         ixgbe_release_eeprom(hw);
<a name="l00749"></a>00749     }
<a name="l00750"></a>00750 
<a name="l00751"></a>00751 out:
<a name="l00752"></a>00752     <span class="keywordflow">return</span> status;
<a name="l00753"></a>00753 }
<a name="l00754"></a>00754 
<a name="l00763"></a>00763 s32 ixgbe_read_eeprom_bit_bang_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 offset,
<a name="l00764"></a>00764                                        u16 *data)
<a name="l00765"></a>00765 {
<a name="l00766"></a>00766     s32 status;
<a name="l00767"></a>00767     u16 word_in;
<a name="l00768"></a>00768     u8 read_opcode = IXGBE_EEPROM_READ_OPCODE_SPI;
<a name="l00769"></a>00769 
<a name="l00770"></a>00770     hw-&gt;eeprom.ops.init_params(hw);
<a name="l00771"></a>00771 
<a name="l00772"></a>00772     <span class="keywordflow">if</span> (offset &gt;= hw-&gt;eeprom.word_size) {
<a name="l00773"></a>00773         status = IXGBE_ERR_EEPROM;
<a name="l00774"></a>00774         <span class="keywordflow">goto</span> out;
<a name="l00775"></a>00775     }
<a name="l00776"></a>00776 
<a name="l00777"></a>00777     <span class="comment">/* Prepare the EEPROM for reading  */</span>
<a name="l00778"></a>00778     status = ixgbe_acquire_eeprom(hw);
<a name="l00779"></a>00779 
<a name="l00780"></a>00780     <span class="keywordflow">if</span> (status == 0) {
<a name="l00781"></a>00781         <span class="keywordflow">if</span> (ixgbe_ready_eeprom(hw) != 0) {
<a name="l00782"></a>00782             ixgbe_release_eeprom(hw);
<a name="l00783"></a>00783             status = IXGBE_ERR_EEPROM;
<a name="l00784"></a>00784         }
<a name="l00785"></a>00785     }
<a name="l00786"></a>00786 
<a name="l00787"></a>00787     <span class="keywordflow">if</span> (status == 0) {
<a name="l00788"></a>00788         ixgbe_standby_eeprom(hw);
<a name="l00789"></a>00789 
<a name="l00790"></a>00790         <span class="comment">/*</span>
<a name="l00791"></a>00791 <span class="comment">         * Some SPI eeproms use the 8th address bit embedded in the</span>
<a name="l00792"></a>00792 <span class="comment">         * opcode</span>
<a name="l00793"></a>00793 <span class="comment">         */</span>
<a name="l00794"></a>00794         <span class="keywordflow">if</span> ((hw-&gt;eeprom.address_bits == 8) &amp;&amp; (offset &gt;= 128))
<a name="l00795"></a>00795             read_opcode |= IXGBE_EEPROM_A8_OPCODE_SPI;
<a name="l00796"></a>00796 
<a name="l00797"></a>00797         <span class="comment">/* Send the READ command (opcode + addr) */</span>
<a name="l00798"></a>00798         ixgbe_shift_out_eeprom_bits(hw, read_opcode,
<a name="l00799"></a>00799                                     IXGBE_EEPROM_OPCODE_BITS);
<a name="l00800"></a>00800         ixgbe_shift_out_eeprom_bits(hw, (u16)(offset*2),
<a name="l00801"></a>00801                                     hw-&gt;eeprom.address_bits);
<a name="l00802"></a>00802 
<a name="l00803"></a>00803         <span class="comment">/* Read the data. */</span>
<a name="l00804"></a>00804         word_in = ixgbe_shift_in_eeprom_bits(hw, 16);
<a name="l00805"></a>00805         *data = (word_in &gt;&gt; 8) | (word_in &lt;&lt; 8);
<a name="l00806"></a>00806 
<a name="l00807"></a>00807         <span class="comment">/* End this read operation */</span>
<a name="l00808"></a>00808         ixgbe_release_eeprom(hw);
<a name="l00809"></a>00809     }
<a name="l00810"></a>00810 
<a name="l00811"></a>00811 out:
<a name="l00812"></a>00812     <span class="keywordflow">return</span> status;
<a name="l00813"></a>00813 }
<a name="l00814"></a>00814 
<a name="l00823"></a>00823 s32 ixgbe_read_eerd_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 offset, u16 *data)
<a name="l00824"></a>00824 {
<a name="l00825"></a>00825     u32 eerd;
<a name="l00826"></a>00826     s32 status;
<a name="l00827"></a>00827 
<a name="l00828"></a>00828     hw-&gt;eeprom.ops.init_params(hw);
<a name="l00829"></a>00829 
<a name="l00830"></a>00830     <span class="keywordflow">if</span> (offset &gt;= hw-&gt;eeprom.word_size) {
<a name="l00831"></a>00831         status = IXGBE_ERR_EEPROM;
<a name="l00832"></a>00832         <span class="keywordflow">goto</span> out;
<a name="l00833"></a>00833     }
<a name="l00834"></a>00834 
<a name="l00835"></a>00835     eerd = (offset &lt;&lt; IXGBE_EEPROM_RW_ADDR_SHIFT) +
<a name="l00836"></a>00836            IXGBE_EEPROM_RW_REG_START;
<a name="l00837"></a>00837 
<a name="l00838"></a>00838     IXGBE_WRITE_REG(hw, IXGBE_EERD, eerd);
<a name="l00839"></a>00839     status = ixgbe_poll_eerd_eewr_done(hw, IXGBE_NVM_POLL_READ);
<a name="l00840"></a>00840 
<a name="l00841"></a>00841     <span class="keywordflow">if</span> (status == 0)
<a name="l00842"></a>00842         *data = (IXGBE_READ_REG(hw, IXGBE_EERD) &gt;&gt;
<a name="l00843"></a>00843                  IXGBE_EEPROM_RW_REG_DATA);
<a name="l00844"></a>00844     <span class="keywordflow">else</span>
<a name="l00845"></a>00845         hw_dbg(hw, <span class="stringliteral">&quot;Eeprom read timed out\n&quot;</span>);
<a name="l00846"></a>00846 
<a name="l00847"></a>00847 out:
<a name="l00848"></a>00848     <span class="keywordflow">return</span> status;
<a name="l00849"></a>00849 }
<a name="l00850"></a>00850 
<a name="l00859"></a>00859 s32 ixgbe_write_eewr_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 offset, u16 data)
<a name="l00860"></a>00860 {
<a name="l00861"></a>00861     u32 eewr;
<a name="l00862"></a>00862     s32 status;
<a name="l00863"></a>00863 
<a name="l00864"></a>00864     hw-&gt;eeprom.ops.init_params(hw);
<a name="l00865"></a>00865 
<a name="l00866"></a>00866     <span class="keywordflow">if</span> (offset &gt;= hw-&gt;eeprom.word_size) {
<a name="l00867"></a>00867         status = IXGBE_ERR_EEPROM;
<a name="l00868"></a>00868         <span class="keywordflow">goto</span> out;
<a name="l00869"></a>00869     }
<a name="l00870"></a>00870 
<a name="l00871"></a>00871     eewr = (offset &lt;&lt; IXGBE_EEPROM_RW_ADDR_SHIFT) |
<a name="l00872"></a>00872            (data &lt;&lt; IXGBE_EEPROM_RW_REG_DATA) | IXGBE_EEPROM_RW_REG_START;
<a name="l00873"></a>00873 
<a name="l00874"></a>00874     status = ixgbe_poll_eerd_eewr_done(hw, IXGBE_NVM_POLL_WRITE);
<a name="l00875"></a>00875     <span class="keywordflow">if</span> (status != 0) {
<a name="l00876"></a>00876         hw_dbg(hw, <span class="stringliteral">&quot;Eeprom write EEWR timed out\n&quot;</span>);
<a name="l00877"></a>00877         <span class="keywordflow">goto</span> out;
<a name="l00878"></a>00878     }
<a name="l00879"></a>00879 
<a name="l00880"></a>00880     IXGBE_WRITE_REG(hw, IXGBE_EEWR, eewr);
<a name="l00881"></a>00881 
<a name="l00882"></a>00882     status = ixgbe_poll_eerd_eewr_done(hw, IXGBE_NVM_POLL_WRITE);
<a name="l00883"></a>00883     <span class="keywordflow">if</span> (status != 0) {
<a name="l00884"></a>00884         hw_dbg(hw, <span class="stringliteral">&quot;Eeprom write EEWR timed out\n&quot;</span>);
<a name="l00885"></a>00885         <span class="keywordflow">goto</span> out;
<a name="l00886"></a>00886     }
<a name="l00887"></a>00887 
<a name="l00888"></a>00888 out:
<a name="l00889"></a>00889     <span class="keywordflow">return</span> status;
<a name="l00890"></a>00890 }
<a name="l00891"></a>00891 
<a name="l00900"></a>00900 s32 ixgbe_poll_eerd_eewr_done(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 ee_reg)
<a name="l00901"></a>00901 {
<a name="l00902"></a>00902     u32 i;
<a name="l00903"></a>00903     u32 reg;
<a name="l00904"></a>00904     s32 status = IXGBE_ERR_EEPROM;
<a name="l00905"></a>00905 
<a name="l00906"></a>00906     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_EERD_EEWR_ATTEMPTS; i++) {
<a name="l00907"></a>00907         <span class="keywordflow">if</span> (ee_reg == IXGBE_NVM_POLL_READ)
<a name="l00908"></a>00908             reg = IXGBE_READ_REG(hw, IXGBE_EERD);
<a name="l00909"></a>00909         <span class="keywordflow">else</span>
<a name="l00910"></a>00910             reg = IXGBE_READ_REG(hw, IXGBE_EEWR);
<a name="l00911"></a>00911 
<a name="l00912"></a>00912         <span class="keywordflow">if</span> (reg &amp; IXGBE_EEPROM_RW_REG_DONE) {
<a name="l00913"></a>00913             status = 0;
<a name="l00914"></a>00914             <span class="keywordflow">break</span>;
<a name="l00915"></a>00915         }
<a name="l00916"></a>00916         udelay(5);
<a name="l00917"></a>00917     }
<a name="l00918"></a>00918     <span class="keywordflow">return</span> status;
<a name="l00919"></a>00919 }
<a name="l00920"></a>00920 
<a name="l00928"></a>00928 <span class="keyword">static</span> s32 ixgbe_acquire_eeprom(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00929"></a>00929 {
<a name="l00930"></a>00930     s32 status = 0;
<a name="l00931"></a>00931     u32 eec;
<a name="l00932"></a>00932     u32 i;
<a name="l00933"></a>00933 
<a name="l00934"></a>00934     <span class="keywordflow">if</span> (hw-&gt;mac.ops.acquire_swfw_sync(hw, IXGBE_GSSR_EEP_SM)
<a name="l00935"></a>00935         != 0)
<a name="l00936"></a>00936         status = IXGBE_ERR_SWFW_SYNC;
<a name="l00937"></a>00937 
<a name="l00938"></a>00938     <span class="keywordflow">if</span> (status == 0) {
<a name="l00939"></a>00939         eec = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l00940"></a>00940 
<a name="l00941"></a>00941         <span class="comment">/* Request EEPROM Access */</span>
<a name="l00942"></a>00942         eec |= IXGBE_EEC_REQ;
<a name="l00943"></a>00943         IXGBE_WRITE_REG(hw, IXGBE_EEC, eec);
<a name="l00944"></a>00944 
<a name="l00945"></a>00945         <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_EEPROM_GRANT_ATTEMPTS; i++) {
<a name="l00946"></a>00946             eec = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l00947"></a>00947             <span class="keywordflow">if</span> (eec &amp; IXGBE_EEC_GNT)
<a name="l00948"></a>00948                 <span class="keywordflow">break</span>;
<a name="l00949"></a>00949             udelay(5);
<a name="l00950"></a>00950         }
<a name="l00951"></a>00951 
<a name="l00952"></a>00952         <span class="comment">/* Release if grant not acquired */</span>
<a name="l00953"></a>00953         <span class="keywordflow">if</span> (!(eec &amp; IXGBE_EEC_GNT)) {
<a name="l00954"></a>00954             eec &amp;= ~IXGBE_EEC_REQ;
<a name="l00955"></a>00955             IXGBE_WRITE_REG(hw, IXGBE_EEC, eec);
<a name="l00956"></a>00956             hw_dbg(hw, <span class="stringliteral">&quot;Could not acquire EEPROM grant\n&quot;</span>);
<a name="l00957"></a>00957 
<a name="l00958"></a>00958             hw-&gt;mac.ops.release_swfw_sync(hw, IXGBE_GSSR_EEP_SM);
<a name="l00959"></a>00959             status = IXGBE_ERR_EEPROM;
<a name="l00960"></a>00960         }
<a name="l00961"></a>00961 
<a name="l00962"></a>00962         <span class="comment">/* Setup EEPROM for Read/Write */</span>
<a name="l00963"></a>00963         <span class="keywordflow">if</span> (status == 0) {
<a name="l00964"></a>00964             <span class="comment">/* Clear CS and SK */</span>
<a name="l00965"></a>00965             eec &amp;= ~(IXGBE_EEC_CS | IXGBE_EEC_SK);
<a name="l00966"></a>00966             IXGBE_WRITE_REG(hw, IXGBE_EEC, eec);
<a name="l00967"></a>00967             IXGBE_WRITE_FLUSH(hw);
<a name="l00968"></a>00968             udelay(1);
<a name="l00969"></a>00969         }
<a name="l00970"></a>00970     }
<a name="l00971"></a>00971     <span class="keywordflow">return</span> status;
<a name="l00972"></a>00972 }
<a name="l00973"></a>00973 
<a name="l00980"></a>00980 <span class="keyword">static</span> s32 ixgbe_get_eeprom_semaphore(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00981"></a>00981 {
<a name="l00982"></a>00982     s32 status = IXGBE_ERR_EEPROM;
<a name="l00983"></a>00983     u32 timeout = 2000;
<a name="l00984"></a>00984     u32 i;
<a name="l00985"></a>00985     u32 swsm;
<a name="l00986"></a>00986 
<a name="l00987"></a>00987     <span class="comment">/* Get SMBI software semaphore between device drivers first */</span>
<a name="l00988"></a>00988     <span class="keywordflow">for</span> (i = 0; i &lt; timeout; i++) {
<a name="l00989"></a>00989         <span class="comment">/*</span>
<a name="l00990"></a>00990 <span class="comment">         * If the SMBI bit is 0 when we read it, then the bit will be</span>
<a name="l00991"></a>00991 <span class="comment">         * set and we have the semaphore</span>
<a name="l00992"></a>00992 <span class="comment">         */</span>
<a name="l00993"></a>00993         swsm = IXGBE_READ_REG(hw, IXGBE_SWSM);
<a name="l00994"></a>00994         <span class="keywordflow">if</span> (!(swsm &amp; IXGBE_SWSM_SMBI)) {
<a name="l00995"></a>00995             status = 0;
<a name="l00996"></a>00996             <span class="keywordflow">break</span>;
<a name="l00997"></a>00997         }
<a name="l00998"></a>00998         udelay(50);
<a name="l00999"></a>00999     }
<a name="l01000"></a>01000 
<a name="l01001"></a>01001     <span class="keywordflow">if</span> (i == timeout) {
<a name="l01002"></a>01002         hw_dbg(hw, <span class="stringliteral">&quot;Driver can&#39;t access the Eeprom - SMBI Semaphore &quot;</span>
<a name="l01003"></a>01003                  <span class="stringliteral">&quot;not granted.\n&quot;</span>);
<a name="l01004"></a>01004         <span class="comment">/*</span>
<a name="l01005"></a>01005 <span class="comment">         * this release is particularly important because our attempts</span>
<a name="l01006"></a>01006 <span class="comment">         * above to get the semaphore may have succeeded, and if there</span>
<a name="l01007"></a>01007 <span class="comment">         * was a timeout, we should unconditionally clear the semaphore</span>
<a name="l01008"></a>01008 <span class="comment">         * bits to free the driver to make progress</span>
<a name="l01009"></a>01009 <span class="comment">         */</span>
<a name="l01010"></a>01010         ixgbe_release_eeprom_semaphore(hw);
<a name="l01011"></a>01011 
<a name="l01012"></a>01012         udelay(50);
<a name="l01013"></a>01013         <span class="comment">/*</span>
<a name="l01014"></a>01014 <span class="comment">         * one last try</span>
<a name="l01015"></a>01015 <span class="comment">         * If the SMBI bit is 0 when we read it, then the bit will be</span>
<a name="l01016"></a>01016 <span class="comment">         * set and we have the semaphore</span>
<a name="l01017"></a>01017 <span class="comment">         */</span>
<a name="l01018"></a>01018         swsm = IXGBE_READ_REG(hw, IXGBE_SWSM);
<a name="l01019"></a>01019         <span class="keywordflow">if</span> (!(swsm &amp; IXGBE_SWSM_SMBI))
<a name="l01020"></a>01020             status = 0;
<a name="l01021"></a>01021     }
<a name="l01022"></a>01022 
<a name="l01023"></a>01023     <span class="comment">/* Now get the semaphore between SW/FW through the SWESMBI bit */</span>
<a name="l01024"></a>01024     <span class="keywordflow">if</span> (status == 0) {
<a name="l01025"></a>01025         <span class="keywordflow">for</span> (i = 0; i &lt; timeout; i++) {
<a name="l01026"></a>01026             swsm = IXGBE_READ_REG(hw, IXGBE_SWSM);
<a name="l01027"></a>01027 
<a name="l01028"></a>01028             <span class="comment">/* Set the SW EEPROM semaphore bit to request access */</span>
<a name="l01029"></a>01029             swsm |= IXGBE_SWSM_SWESMBI;
<a name="l01030"></a>01030             IXGBE_WRITE_REG(hw, IXGBE_SWSM, swsm);
<a name="l01031"></a>01031 
<a name="l01032"></a>01032             <span class="comment">/*</span>
<a name="l01033"></a>01033 <span class="comment">             * If we set the bit successfully then we got the</span>
<a name="l01034"></a>01034 <span class="comment">             * semaphore.</span>
<a name="l01035"></a>01035 <span class="comment">             */</span>
<a name="l01036"></a>01036             swsm = IXGBE_READ_REG(hw, IXGBE_SWSM);
<a name="l01037"></a>01037             <span class="keywordflow">if</span> (swsm &amp; IXGBE_SWSM_SWESMBI)
<a name="l01038"></a>01038                 <span class="keywordflow">break</span>;
<a name="l01039"></a>01039 
<a name="l01040"></a>01040             udelay(50);
<a name="l01041"></a>01041         }
<a name="l01042"></a>01042 
<a name="l01043"></a>01043         <span class="comment">/*</span>
<a name="l01044"></a>01044 <span class="comment">         * Release semaphores and return error if SW EEPROM semaphore</span>
<a name="l01045"></a>01045 <span class="comment">         * was not granted because we don&#39;t have access to the EEPROM</span>
<a name="l01046"></a>01046 <span class="comment">         */</span>
<a name="l01047"></a>01047         <span class="keywordflow">if</span> (i &gt;= timeout) {
<a name="l01048"></a>01048             hw_dbg(hw, <span class="stringliteral">&quot;SWESMBI Software EEPROM semaphore &quot;</span>
<a name="l01049"></a>01049                      <span class="stringliteral">&quot;not granted.\n&quot;</span>);
<a name="l01050"></a>01050             ixgbe_release_eeprom_semaphore(hw);
<a name="l01051"></a>01051             status = IXGBE_ERR_EEPROM;
<a name="l01052"></a>01052         }
<a name="l01053"></a>01053     } <span class="keywordflow">else</span> {
<a name="l01054"></a>01054         hw_dbg(hw, <span class="stringliteral">&quot;Software semaphore SMBI between device drivers &quot;</span>
<a name="l01055"></a>01055                  <span class="stringliteral">&quot;not granted.\n&quot;</span>);
<a name="l01056"></a>01056     }
<a name="l01057"></a>01057 
<a name="l01058"></a>01058     <span class="keywordflow">return</span> status;
<a name="l01059"></a>01059 }
<a name="l01060"></a>01060 
<a name="l01067"></a>01067 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_release_eeprom_semaphore(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01068"></a>01068 {
<a name="l01069"></a>01069     u32 swsm;
<a name="l01070"></a>01070 
<a name="l01071"></a>01071     swsm = IXGBE_READ_REG(hw, IXGBE_SWSM);
<a name="l01072"></a>01072 
<a name="l01073"></a>01073     <span class="comment">/* Release both semaphores by writing 0 to the bits SWESMBI and SMBI */</span>
<a name="l01074"></a>01074     swsm &amp;= ~(IXGBE_SWSM_SWESMBI | IXGBE_SWSM_SMBI);
<a name="l01075"></a>01075     IXGBE_WRITE_REG(hw, IXGBE_SWSM, swsm);
<a name="l01076"></a>01076     IXGBE_WRITE_FLUSH(hw);
<a name="l01077"></a>01077 }
<a name="l01078"></a>01078 
<a name="l01083"></a>01083 <span class="keyword">static</span> s32 ixgbe_ready_eeprom(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01084"></a>01084 {
<a name="l01085"></a>01085     s32 status = 0;
<a name="l01086"></a>01086     u16 i;
<a name="l01087"></a>01087     u8 spi_stat_reg;
<a name="l01088"></a>01088 
<a name="l01089"></a>01089     <span class="comment">/*</span>
<a name="l01090"></a>01090 <span class="comment">     * Read &quot;Status Register&quot; repeatedly until the LSB is cleared.  The</span>
<a name="l01091"></a>01091 <span class="comment">     * EEPROM will signal that the command has been completed by clearing</span>
<a name="l01092"></a>01092 <span class="comment">     * bit 0 of the internal status register.  If it&#39;s not cleared within</span>
<a name="l01093"></a>01093 <span class="comment">     * 5 milliseconds, then error out.</span>
<a name="l01094"></a>01094 <span class="comment">     */</span>
<a name="l01095"></a>01095     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_EEPROM_MAX_RETRY_SPI; i += 5) {
<a name="l01096"></a>01096         ixgbe_shift_out_eeprom_bits(hw, IXGBE_EEPROM_RDSR_OPCODE_SPI,
<a name="l01097"></a>01097                                     IXGBE_EEPROM_OPCODE_BITS);
<a name="l01098"></a>01098         spi_stat_reg = (u8)ixgbe_shift_in_eeprom_bits(hw, 8);
<a name="l01099"></a>01099         <span class="keywordflow">if</span> (!(spi_stat_reg &amp; IXGBE_EEPROM_STATUS_RDY_SPI))
<a name="l01100"></a>01100             <span class="keywordflow">break</span>;
<a name="l01101"></a>01101 
<a name="l01102"></a>01102         udelay(5);
<a name="l01103"></a>01103         ixgbe_standby_eeprom(hw);
<a name="l01104"></a>01104     };
<a name="l01105"></a>01105 
<a name="l01106"></a>01106     <span class="comment">/*</span>
<a name="l01107"></a>01107 <span class="comment">     * On some parts, SPI write time could vary from 0-20mSec on 3.3V</span>
<a name="l01108"></a>01108 <span class="comment">     * devices (and only 0-5mSec on 5V devices)</span>
<a name="l01109"></a>01109 <span class="comment">     */</span>
<a name="l01110"></a>01110     <span class="keywordflow">if</span> (i &gt;= IXGBE_EEPROM_MAX_RETRY_SPI) {
<a name="l01111"></a>01111         hw_dbg(hw, <span class="stringliteral">&quot;SPI EEPROM Status error\n&quot;</span>);
<a name="l01112"></a>01112         status = IXGBE_ERR_EEPROM;
<a name="l01113"></a>01113     }
<a name="l01114"></a>01114 
<a name="l01115"></a>01115     <span class="keywordflow">return</span> status;
<a name="l01116"></a>01116 }
<a name="l01117"></a>01117 
<a name="l01122"></a>01122 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_standby_eeprom(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01123"></a>01123 {
<a name="l01124"></a>01124     u32 eec;
<a name="l01125"></a>01125 
<a name="l01126"></a>01126     eec = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l01127"></a>01127 
<a name="l01128"></a>01128     <span class="comment">/* Toggle CS to flush commands */</span>
<a name="l01129"></a>01129     eec |= IXGBE_EEC_CS;
<a name="l01130"></a>01130     IXGBE_WRITE_REG(hw, IXGBE_EEC, eec);
<a name="l01131"></a>01131     IXGBE_WRITE_FLUSH(hw);
<a name="l01132"></a>01132     udelay(1);
<a name="l01133"></a>01133     eec &amp;= ~IXGBE_EEC_CS;
<a name="l01134"></a>01134     IXGBE_WRITE_REG(hw, IXGBE_EEC, eec);
<a name="l01135"></a>01135     IXGBE_WRITE_FLUSH(hw);
<a name="l01136"></a>01136     udelay(1);
<a name="l01137"></a>01137 }
<a name="l01138"></a>01138 
<a name="l01145"></a>01145 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_shift_out_eeprom_bits(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 data,
<a name="l01146"></a>01146                                         u16 count)
<a name="l01147"></a>01147 {
<a name="l01148"></a>01148     u32 eec;
<a name="l01149"></a>01149     u32 mask;
<a name="l01150"></a>01150     u32 i;
<a name="l01151"></a>01151 
<a name="l01152"></a>01152     eec = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l01153"></a>01153 
<a name="l01154"></a>01154     <span class="comment">/*</span>
<a name="l01155"></a>01155 <span class="comment">     * Mask is used to shift &quot;count&quot; bits of &quot;data&quot; out to the EEPROM</span>
<a name="l01156"></a>01156 <span class="comment">     * one bit at a time.  Determine the starting bit based on count</span>
<a name="l01157"></a>01157 <span class="comment">     */</span>
<a name="l01158"></a>01158     mask = 0x01 &lt;&lt; (count - 1);
<a name="l01159"></a>01159 
<a name="l01160"></a>01160     <span class="keywordflow">for</span> (i = 0; i &lt; count; i++) {
<a name="l01161"></a>01161         <span class="comment">/*</span>
<a name="l01162"></a>01162 <span class="comment">         * A &quot;1&quot; is shifted out to the EEPROM by setting bit &quot;DI&quot; to a</span>
<a name="l01163"></a>01163 <span class="comment">         * &quot;1&quot;, and then raising and then lowering the clock (the SK</span>
<a name="l01164"></a>01164 <span class="comment">         * bit controls the clock input to the EEPROM).  A &quot;0&quot; is</span>
<a name="l01165"></a>01165 <span class="comment">         * shifted out to the EEPROM by setting &quot;DI&quot; to &quot;0&quot; and then</span>
<a name="l01166"></a>01166 <span class="comment">         * raising and then lowering the clock.</span>
<a name="l01167"></a>01167 <span class="comment">         */</span>
<a name="l01168"></a>01168         <span class="keywordflow">if</span> (data &amp; mask)
<a name="l01169"></a>01169             eec |= IXGBE_EEC_DI;
<a name="l01170"></a>01170         <span class="keywordflow">else</span>
<a name="l01171"></a>01171             eec &amp;= ~IXGBE_EEC_DI;
<a name="l01172"></a>01172 
<a name="l01173"></a>01173         IXGBE_WRITE_REG(hw, IXGBE_EEC, eec);
<a name="l01174"></a>01174         IXGBE_WRITE_FLUSH(hw);
<a name="l01175"></a>01175 
<a name="l01176"></a>01176         udelay(1);
<a name="l01177"></a>01177 
<a name="l01178"></a>01178         ixgbe_raise_eeprom_clk(hw, &amp;eec);
<a name="l01179"></a>01179         ixgbe_lower_eeprom_clk(hw, &amp;eec);
<a name="l01180"></a>01180 
<a name="l01181"></a>01181         <span class="comment">/*</span>
<a name="l01182"></a>01182 <span class="comment">         * Shift mask to signify next bit of data to shift in to the</span>
<a name="l01183"></a>01183 <span class="comment">         * EEPROM</span>
<a name="l01184"></a>01184 <span class="comment">         */</span>
<a name="l01185"></a>01185         mask = mask &gt;&gt; 1;
<a name="l01186"></a>01186     };
<a name="l01187"></a>01187 
<a name="l01188"></a>01188     <span class="comment">/* We leave the &quot;DI&quot; bit set to &quot;0&quot; when we leave this routine. */</span>
<a name="l01189"></a>01189     eec &amp;= ~IXGBE_EEC_DI;
<a name="l01190"></a>01190     IXGBE_WRITE_REG(hw, IXGBE_EEC, eec);
<a name="l01191"></a>01191     IXGBE_WRITE_FLUSH(hw);
<a name="l01192"></a>01192 }
<a name="l01193"></a>01193 
<a name="l01198"></a>01198 <span class="keyword">static</span> u16 ixgbe_shift_in_eeprom_bits(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 count)
<a name="l01199"></a>01199 {
<a name="l01200"></a>01200     u32 eec;
<a name="l01201"></a>01201     u32 i;
<a name="l01202"></a>01202     u16 data = 0;
<a name="l01203"></a>01203 
<a name="l01204"></a>01204     <span class="comment">/*</span>
<a name="l01205"></a>01205 <span class="comment">     * In order to read a register from the EEPROM, we need to shift</span>
<a name="l01206"></a>01206 <span class="comment">     * &#39;count&#39; bits in from the EEPROM. Bits are &quot;shifted in&quot; by raising</span>
<a name="l01207"></a>01207 <span class="comment">     * the clock input to the EEPROM (setting the SK bit), and then reading</span>
<a name="l01208"></a>01208 <span class="comment">     * the value of the &quot;DO&quot; bit.  During this &quot;shifting in&quot; process the</span>
<a name="l01209"></a>01209 <span class="comment">     * &quot;DI&quot; bit should always be clear.</span>
<a name="l01210"></a>01210 <span class="comment">     */</span>
<a name="l01211"></a>01211     eec = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l01212"></a>01212 
<a name="l01213"></a>01213     eec &amp;= ~(IXGBE_EEC_DO | IXGBE_EEC_DI);
<a name="l01214"></a>01214 
<a name="l01215"></a>01215     <span class="keywordflow">for</span> (i = 0; i &lt; count; i++) {
<a name="l01216"></a>01216         data = data &lt;&lt; 1;
<a name="l01217"></a>01217         ixgbe_raise_eeprom_clk(hw, &amp;eec);
<a name="l01218"></a>01218 
<a name="l01219"></a>01219         eec = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l01220"></a>01220 
<a name="l01221"></a>01221         eec &amp;= ~(IXGBE_EEC_DI);
<a name="l01222"></a>01222         <span class="keywordflow">if</span> (eec &amp; IXGBE_EEC_DO)
<a name="l01223"></a>01223             data |= 1;
<a name="l01224"></a>01224 
<a name="l01225"></a>01225         ixgbe_lower_eeprom_clk(hw, &amp;eec);
<a name="l01226"></a>01226     }
<a name="l01227"></a>01227 
<a name="l01228"></a>01228     <span class="keywordflow">return</span> data;
<a name="l01229"></a>01229 }
<a name="l01230"></a>01230 
<a name="l01236"></a>01236 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_raise_eeprom_clk(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 *eec)
<a name="l01237"></a>01237 {
<a name="l01238"></a>01238     <span class="comment">/*</span>
<a name="l01239"></a>01239 <span class="comment">     * Raise the clock input to the EEPROM</span>
<a name="l01240"></a>01240 <span class="comment">     * (setting the SK bit), then delay</span>
<a name="l01241"></a>01241 <span class="comment">     */</span>
<a name="l01242"></a>01242     *eec = *eec | IXGBE_EEC_SK;
<a name="l01243"></a>01243     IXGBE_WRITE_REG(hw, IXGBE_EEC, *eec);
<a name="l01244"></a>01244     IXGBE_WRITE_FLUSH(hw);
<a name="l01245"></a>01245     udelay(1);
<a name="l01246"></a>01246 }
<a name="l01247"></a>01247 
<a name="l01253"></a>01253 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_lower_eeprom_clk(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 *eec)
<a name="l01254"></a>01254 {
<a name="l01255"></a>01255     <span class="comment">/*</span>
<a name="l01256"></a>01256 <span class="comment">     * Lower the clock input to the EEPROM (clearing the SK bit), then</span>
<a name="l01257"></a>01257 <span class="comment">     * delay</span>
<a name="l01258"></a>01258 <span class="comment">     */</span>
<a name="l01259"></a>01259     *eec = *eec &amp; ~IXGBE_EEC_SK;
<a name="l01260"></a>01260     IXGBE_WRITE_REG(hw, IXGBE_EEC, *eec);
<a name="l01261"></a>01261     IXGBE_WRITE_FLUSH(hw);
<a name="l01262"></a>01262     udelay(1);
<a name="l01263"></a>01263 }
<a name="l01264"></a>01264 
<a name="l01269"></a>01269 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_release_eeprom(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01270"></a>01270 {
<a name="l01271"></a>01271     u32 eec;
<a name="l01272"></a>01272 
<a name="l01273"></a>01273     eec = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l01274"></a>01274 
<a name="l01275"></a>01275     eec |= IXGBE_EEC_CS;  <span class="comment">/* Pull CS high */</span>
<a name="l01276"></a>01276     eec &amp;= ~IXGBE_EEC_SK; <span class="comment">/* Lower SCK */</span>
<a name="l01277"></a>01277 
<a name="l01278"></a>01278     IXGBE_WRITE_REG(hw, IXGBE_EEC, eec);
<a name="l01279"></a>01279     IXGBE_WRITE_FLUSH(hw);
<a name="l01280"></a>01280 
<a name="l01281"></a>01281     udelay(1);
<a name="l01282"></a>01282 
<a name="l01283"></a>01283     <span class="comment">/* Stop requesting EEPROM access */</span>
<a name="l01284"></a>01284     eec &amp;= ~IXGBE_EEC_REQ;
<a name="l01285"></a>01285     IXGBE_WRITE_REG(hw, IXGBE_EEC, eec);
<a name="l01286"></a>01286 
<a name="l01287"></a>01287     hw-&gt;mac.ops.release_swfw_sync(hw, IXGBE_GSSR_EEP_SM);
<a name="l01288"></a>01288 
<a name="l01289"></a>01289     <span class="comment">/* Delay before attempt to obtain semaphore again to allow FW access */</span>
<a name="l01290"></a>01290     msleep(hw-&gt;eeprom.semaphore_delay);
<a name="l01291"></a>01291 }
<a name="l01292"></a>01292 
<a name="l01297"></a>01297 u16 ixgbe_calc_eeprom_checksum_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01298"></a>01298 {
<a name="l01299"></a>01299     u16 i;
<a name="l01300"></a>01300     u16 j;
<a name="l01301"></a>01301     u16 checksum = 0;
<a name="l01302"></a>01302     u16 length = 0;
<a name="l01303"></a>01303     u16 pointer = 0;
<a name="l01304"></a>01304     u16 word = 0;
<a name="l01305"></a>01305 
<a name="l01306"></a>01306     <span class="comment">/* Include 0x0-0x3F in the checksum */</span>
<a name="l01307"></a>01307     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_EEPROM_CHECKSUM; i++) {
<a name="l01308"></a>01308         <span class="keywordflow">if</span> (hw-&gt;eeprom.ops.read(hw, i, &amp;word) != 0) {
<a name="l01309"></a>01309             hw_dbg(hw, <span class="stringliteral">&quot;EEPROM read failed\n&quot;</span>);
<a name="l01310"></a>01310             <span class="keywordflow">break</span>;
<a name="l01311"></a>01311         }
<a name="l01312"></a>01312         checksum += word;
<a name="l01313"></a>01313     }
<a name="l01314"></a>01314 
<a name="l01315"></a>01315     <span class="comment">/* Include all data from pointers except for the fw pointer */</span>
<a name="l01316"></a>01316     <span class="keywordflow">for</span> (i = IXGBE_PCIE_ANALOG_PTR; i &lt; IXGBE_FW_PTR; i++) {
<a name="l01317"></a>01317         hw-&gt;eeprom.ops.read(hw, i, &amp;pointer);
<a name="l01318"></a>01318 
<a name="l01319"></a>01319         <span class="comment">/* Make sure the pointer seems valid */</span>
<a name="l01320"></a>01320         <span class="keywordflow">if</span> (pointer != 0xFFFF &amp;&amp; pointer != 0) {
<a name="l01321"></a>01321             hw-&gt;eeprom.ops.read(hw, pointer, &amp;length);
<a name="l01322"></a>01322 
<a name="l01323"></a>01323             <span class="keywordflow">if</span> (length != 0xFFFF &amp;&amp; length != 0) {
<a name="l01324"></a>01324                 <span class="keywordflow">for</span> (j = pointer+1; j &lt;= pointer+length; j++) {
<a name="l01325"></a>01325                     hw-&gt;eeprom.ops.read(hw, j, &amp;word);
<a name="l01326"></a>01326                     checksum += word;
<a name="l01327"></a>01327                 }
<a name="l01328"></a>01328             }
<a name="l01329"></a>01329         }
<a name="l01330"></a>01330     }
<a name="l01331"></a>01331 
<a name="l01332"></a>01332     checksum = (u16)IXGBE_EEPROM_SUM - checksum;
<a name="l01333"></a>01333 
<a name="l01334"></a>01334     <span class="keywordflow">return</span> checksum;
<a name="l01335"></a>01335 }
<a name="l01336"></a>01336 
<a name="l01345"></a>01345 s32 ixgbe_validate_eeprom_checksum_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l01346"></a>01346                                            u16 *checksum_val)
<a name="l01347"></a>01347 {
<a name="l01348"></a>01348     s32 status;
<a name="l01349"></a>01349     u16 checksum;
<a name="l01350"></a>01350     u16 read_checksum = 0;
<a name="l01351"></a>01351 
<a name="l01352"></a>01352     <span class="comment">/*</span>
<a name="l01353"></a>01353 <span class="comment">     * Read the first word from the EEPROM. If this times out or fails, do</span>
<a name="l01354"></a>01354 <span class="comment">     * not continue or we could be in for a very long wait while every</span>
<a name="l01355"></a>01355 <span class="comment">     * EEPROM read fails</span>
<a name="l01356"></a>01356 <span class="comment">     */</span>
<a name="l01357"></a>01357     status = hw-&gt;eeprom.ops.read(hw, 0, &amp;checksum);
<a name="l01358"></a>01358 
<a name="l01359"></a>01359     <span class="keywordflow">if</span> (status == 0) {
<a name="l01360"></a>01360         checksum = hw-&gt;eeprom.ops.calc_checksum(hw);
<a name="l01361"></a>01361 
<a name="l01362"></a>01362         hw-&gt;eeprom.ops.read(hw, IXGBE_EEPROM_CHECKSUM, &amp;read_checksum);
<a name="l01363"></a>01363 
<a name="l01364"></a>01364         <span class="comment">/*</span>
<a name="l01365"></a>01365 <span class="comment">         * Verify read checksum from EEPROM is the same as</span>
<a name="l01366"></a>01366 <span class="comment">         * calculated checksum</span>
<a name="l01367"></a>01367 <span class="comment">         */</span>
<a name="l01368"></a>01368         <span class="keywordflow">if</span> (read_checksum != checksum)
<a name="l01369"></a>01369             status = IXGBE_ERR_EEPROM_CHECKSUM;
<a name="l01370"></a>01370 
<a name="l01371"></a>01371         <span class="comment">/* If the user cares, return the calculated checksum */</span>
<a name="l01372"></a>01372         <span class="keywordflow">if</span> (checksum_val)
<a name="l01373"></a>01373             *checksum_val = checksum;
<a name="l01374"></a>01374     } <span class="keywordflow">else</span> {
<a name="l01375"></a>01375         hw_dbg(hw, <span class="stringliteral">&quot;EEPROM read failed\n&quot;</span>);
<a name="l01376"></a>01376     }
<a name="l01377"></a>01377 
<a name="l01378"></a>01378     <span class="keywordflow">return</span> status;
<a name="l01379"></a>01379 }
<a name="l01380"></a>01380 
<a name="l01385"></a>01385 s32 ixgbe_update_eeprom_checksum_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01386"></a>01386 {
<a name="l01387"></a>01387     s32 status;
<a name="l01388"></a>01388     u16 checksum;
<a name="l01389"></a>01389 
<a name="l01390"></a>01390     <span class="comment">/*</span>
<a name="l01391"></a>01391 <span class="comment">     * Read the first word from the EEPROM. If this times out or fails, do</span>
<a name="l01392"></a>01392 <span class="comment">     * not continue or we could be in for a very long wait while every</span>
<a name="l01393"></a>01393 <span class="comment">     * EEPROM read fails</span>
<a name="l01394"></a>01394 <span class="comment">     */</span>
<a name="l01395"></a>01395     status = hw-&gt;eeprom.ops.read(hw, 0, &amp;checksum);
<a name="l01396"></a>01396 
<a name="l01397"></a>01397     <span class="keywordflow">if</span> (status == 0) {
<a name="l01398"></a>01398         checksum = hw-&gt;eeprom.ops.calc_checksum(hw);
<a name="l01399"></a>01399         status = hw-&gt;eeprom.ops.write(hw, IXGBE_EEPROM_CHECKSUM,
<a name="l01400"></a>01400                                       checksum);
<a name="l01401"></a>01401     } <span class="keywordflow">else</span> {
<a name="l01402"></a>01402         hw_dbg(hw, <span class="stringliteral">&quot;EEPROM read failed\n&quot;</span>);
<a name="l01403"></a>01403     }
<a name="l01404"></a>01404 
<a name="l01405"></a>01405     <span class="keywordflow">return</span> status;
<a name="l01406"></a>01406 }
<a name="l01407"></a>01407 
<a name="l01414"></a>01414 s32 ixgbe_validate_mac_addr(u8 *mac_addr)
<a name="l01415"></a>01415 {
<a name="l01416"></a>01416     s32 status = 0;
<a name="l01417"></a>01417 
<a name="l01418"></a>01418     <span class="comment">/* Make sure it is not a multicast address */</span>
<a name="l01419"></a>01419     <span class="keywordflow">if</span> (IXGBE_IS_MULTICAST(mac_addr)) {
<a name="l01420"></a>01420         hw_dbg(hw, <span class="stringliteral">&quot;MAC address is multicast\n&quot;</span>);
<a name="l01421"></a>01421         status = IXGBE_ERR_INVALID_MAC_ADDR;
<a name="l01422"></a>01422     <span class="comment">/* Not a broadcast address */</span>
<a name="l01423"></a>01423     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IXGBE_IS_BROADCAST(mac_addr)) {
<a name="l01424"></a>01424         hw_dbg(hw, <span class="stringliteral">&quot;MAC address is broadcast\n&quot;</span>);
<a name="l01425"></a>01425         status = IXGBE_ERR_INVALID_MAC_ADDR;
<a name="l01426"></a>01426     <span class="comment">/* Reject the zero address */</span>
<a name="l01427"></a>01427     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (mac_addr[0] == 0 &amp;&amp; mac_addr[1] == 0 &amp;&amp; mac_addr[2] == 0 &amp;&amp;
<a name="l01428"></a>01428                mac_addr[3] == 0 &amp;&amp; mac_addr[4] == 0 &amp;&amp; mac_addr[5] == 0) {
<a name="l01429"></a>01429         hw_dbg(hw, <span class="stringliteral">&quot;MAC address is all zeros\n&quot;</span>);
<a name="l01430"></a>01430         status = IXGBE_ERR_INVALID_MAC_ADDR;
<a name="l01431"></a>01431     }
<a name="l01432"></a>01432     <span class="keywordflow">return</span> status;
<a name="l01433"></a>01433 }
<a name="l01434"></a>01434 
<a name="l01445"></a>01445 s32 ixgbe_set_rar_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 index, u8 *addr, u32 vmdq,
<a name="l01446"></a>01446                           u32 enable_addr)
<a name="l01447"></a>01447 {
<a name="l01448"></a>01448     u32 rar_low, rar_high;
<a name="l01449"></a>01449     u32 rar_entries = hw-&gt;mac.num_rar_entries;
<a name="l01450"></a>01450 
<a name="l01451"></a>01451     <span class="comment">/* Make sure we are using a valid rar index range */</span>
<a name="l01452"></a>01452     <span class="keywordflow">if</span> (index &gt;= rar_entries) {
<a name="l01453"></a>01453         hw_dbg(hw, <span class="stringliteral">&quot;RAR index %d is out of range.\n&quot;</span>, index);
<a name="l01454"></a>01454         <span class="keywordflow">return</span> IXGBE_ERR_INVALID_ARGUMENT;
<a name="l01455"></a>01455     }
<a name="l01456"></a>01456 
<a name="l01457"></a>01457     <span class="comment">/* setup VMDq pool selection before this RAR gets enabled */</span>
<a name="l01458"></a>01458     hw-&gt;mac.ops.set_vmdq(hw, index, vmdq);
<a name="l01459"></a>01459 
<a name="l01460"></a>01460     <span class="comment">/*</span>
<a name="l01461"></a>01461 <span class="comment">     * HW expects these in little endian so we reverse the byte</span>
<a name="l01462"></a>01462 <span class="comment">     * order from network order (big endian) to little endian</span>
<a name="l01463"></a>01463 <span class="comment">     */</span>
<a name="l01464"></a>01464     rar_low = ((u32)addr[0] |
<a name="l01465"></a>01465                ((u32)addr[1] &lt;&lt; 8) |
<a name="l01466"></a>01466                ((u32)addr[2] &lt;&lt; 16) |
<a name="l01467"></a>01467                ((u32)addr[3] &lt;&lt; 24));
<a name="l01468"></a>01468     <span class="comment">/*</span>
<a name="l01469"></a>01469 <span class="comment">     * Some parts put the VMDq setting in the extra RAH bits,</span>
<a name="l01470"></a>01470 <span class="comment">     * so save everything except the lower 16 bits that hold part</span>
<a name="l01471"></a>01471 <span class="comment">     * of the address and the address valid bit.</span>
<a name="l01472"></a>01472 <span class="comment">     */</span>
<a name="l01473"></a>01473     rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(index));
<a name="l01474"></a>01474     rar_high &amp;= ~(0x0000FFFF | IXGBE_RAH_AV);
<a name="l01475"></a>01475     rar_high |= ((u32)addr[4] | ((u32)addr[5] &lt;&lt; 8));
<a name="l01476"></a>01476 
<a name="l01477"></a>01477     <span class="keywordflow">if</span> (enable_addr != 0)
<a name="l01478"></a>01478         rar_high |= IXGBE_RAH_AV;
<a name="l01479"></a>01479 
<a name="l01480"></a>01480     IXGBE_WRITE_REG(hw, IXGBE_RAL(index), rar_low);
<a name="l01481"></a>01481     IXGBE_WRITE_REG(hw, IXGBE_RAH(index), rar_high);
<a name="l01482"></a>01482 
<a name="l01483"></a>01483     <span class="keywordflow">return</span> 0;
<a name="l01484"></a>01484 }
<a name="l01485"></a>01485 
<a name="l01493"></a>01493 s32 ixgbe_clear_rar_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 index)
<a name="l01494"></a>01494 {
<a name="l01495"></a>01495     u32 rar_high;
<a name="l01496"></a>01496     u32 rar_entries = hw-&gt;mac.num_rar_entries;
<a name="l01497"></a>01497 
<a name="l01498"></a>01498     <span class="comment">/* Make sure we are using a valid rar index range */</span>
<a name="l01499"></a>01499     <span class="keywordflow">if</span> (index &gt;= rar_entries) {
<a name="l01500"></a>01500         hw_dbg(hw, <span class="stringliteral">&quot;RAR index %d is out of range.\n&quot;</span>, index);
<a name="l01501"></a>01501         <span class="keywordflow">return</span> IXGBE_ERR_INVALID_ARGUMENT;
<a name="l01502"></a>01502     }
<a name="l01503"></a>01503 
<a name="l01504"></a>01504     <span class="comment">/*</span>
<a name="l01505"></a>01505 <span class="comment">     * Some parts put the VMDq setting in the extra RAH bits,</span>
<a name="l01506"></a>01506 <span class="comment">     * so save everything except the lower 16 bits that hold part</span>
<a name="l01507"></a>01507 <span class="comment">     * of the address and the address valid bit.</span>
<a name="l01508"></a>01508 <span class="comment">     */</span>
<a name="l01509"></a>01509     rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(index));
<a name="l01510"></a>01510     rar_high &amp;= ~(0x0000FFFF | IXGBE_RAH_AV);
<a name="l01511"></a>01511 
<a name="l01512"></a>01512     IXGBE_WRITE_REG(hw, IXGBE_RAL(index), 0);
<a name="l01513"></a>01513     IXGBE_WRITE_REG(hw, IXGBE_RAH(index), rar_high);
<a name="l01514"></a>01514 
<a name="l01515"></a>01515     <span class="comment">/* clear VMDq pool/queue selection for this RAR */</span>
<a name="l01516"></a>01516     hw-&gt;mac.ops.clear_vmdq(hw, index, IXGBE_CLEAR_VMDQ_ALL);
<a name="l01517"></a>01517 
<a name="l01518"></a>01518     <span class="keywordflow">return</span> 0;
<a name="l01519"></a>01519 }
<a name="l01520"></a>01520 
<a name="l01529"></a>01529 s32 ixgbe_init_rx_addrs_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01530"></a>01530 {
<a name="l01531"></a>01531     u32 i;
<a name="l01532"></a>01532     u32 rar_entries = hw-&gt;mac.num_rar_entries;
<a name="l01533"></a>01533 
<a name="l01534"></a>01534     <span class="comment">/*</span>
<a name="l01535"></a>01535 <span class="comment">     * If the current mac address is valid, assume it is a software override</span>
<a name="l01536"></a>01536 <span class="comment">     * to the permanent address.</span>
<a name="l01537"></a>01537 <span class="comment">     * Otherwise, use the permanent address from the eeprom.</span>
<a name="l01538"></a>01538 <span class="comment">     */</span>
<a name="l01539"></a>01539     <span class="keywordflow">if</span> (ixgbe_validate_mac_addr(hw-&gt;mac.addr) ==
<a name="l01540"></a>01540         IXGBE_ERR_INVALID_MAC_ADDR) {
<a name="l01541"></a>01541         <span class="comment">/* Get the MAC address from the RAR0 for later reference */</span>
<a name="l01542"></a>01542         hw-&gt;mac.ops.get_mac_addr(hw, hw-&gt;mac.addr);
<a name="l01543"></a>01543 
<a name="l01544"></a>01544         hw_dbg(hw, <span class="stringliteral">&quot; Keeping Current RAR0 Addr =%.2X %.2X %.2X &quot;</span>,
<a name="l01545"></a>01545                   hw-&gt;mac.addr[0], hw-&gt;mac.addr[1],
<a name="l01546"></a>01546                   hw-&gt;mac.addr[2]);
<a name="l01547"></a>01547         hw_dbg(hw, <span class="stringliteral">&quot;%.2X %.2X %.2X\n&quot;</span>, hw-&gt;mac.addr[3],
<a name="l01548"></a>01548                   hw-&gt;mac.addr[4], hw-&gt;mac.addr[5]);
<a name="l01549"></a>01549     } <span class="keywordflow">else</span> {
<a name="l01550"></a>01550         <span class="comment">/* Setup the receive address. */</span>
<a name="l01551"></a>01551         hw_dbg(hw, <span class="stringliteral">&quot;Overriding MAC Address in RAR[0]\n&quot;</span>);
<a name="l01552"></a>01552         hw_dbg(hw, <span class="stringliteral">&quot; New MAC Addr =%.2X %.2X %.2X &quot;</span>,
<a name="l01553"></a>01553                   hw-&gt;mac.addr[0], hw-&gt;mac.addr[1],
<a name="l01554"></a>01554                   hw-&gt;mac.addr[2]);
<a name="l01555"></a>01555         hw_dbg(hw, <span class="stringliteral">&quot;%.2X %.2X %.2X\n&quot;</span>, hw-&gt;mac.addr[3],
<a name="l01556"></a>01556                   hw-&gt;mac.addr[4], hw-&gt;mac.addr[5]);
<a name="l01557"></a>01557 
<a name="l01558"></a>01558         hw-&gt;mac.ops.set_rar(hw, 0, hw-&gt;mac.addr, 0, IXGBE_RAH_AV);
<a name="l01559"></a>01559 
<a name="l01560"></a>01560         <span class="comment">/* clear VMDq pool/queue selection for RAR 0 */</span>
<a name="l01561"></a>01561         hw-&gt;mac.ops.clear_vmdq(hw, 0, IXGBE_CLEAR_VMDQ_ALL);
<a name="l01562"></a>01562     }
<a name="l01563"></a>01563     hw-&gt;addr_ctrl.overflow_promisc = 0;
<a name="l01564"></a>01564 
<a name="l01565"></a>01565     hw-&gt;addr_ctrl.rar_used_count = 1;
<a name="l01566"></a>01566 
<a name="l01567"></a>01567     <span class="comment">/* Zero out the other receive addresses. */</span>
<a name="l01568"></a>01568     hw_dbg(hw, <span class="stringliteral">&quot;Clearing RAR[1-%d]\n&quot;</span>, rar_entries - 1);
<a name="l01569"></a>01569     <span class="keywordflow">for</span> (i = 1; i &lt; rar_entries; i++) {
<a name="l01570"></a>01570         IXGBE_WRITE_REG(hw, IXGBE_RAL(i), 0);
<a name="l01571"></a>01571         IXGBE_WRITE_REG(hw, IXGBE_RAH(i), 0);
<a name="l01572"></a>01572     }
<a name="l01573"></a>01573 
<a name="l01574"></a>01574     <span class="comment">/* Clear the MTA */</span>
<a name="l01575"></a>01575     hw-&gt;addr_ctrl.mta_in_use = 0;
<a name="l01576"></a>01576     IXGBE_WRITE_REG(hw, IXGBE_MCSTCTRL, hw-&gt;mac.mc_filter_type);
<a name="l01577"></a>01577 
<a name="l01578"></a>01578     hw_dbg(hw, <span class="stringliteral">&quot; Clearing MTA\n&quot;</span>);
<a name="l01579"></a>01579     <span class="keywordflow">for</span> (i = 0; i &lt; hw-&gt;mac.mcft_size; i++)
<a name="l01580"></a>01580         IXGBE_WRITE_REG(hw, IXGBE_MTA(i), 0);
<a name="l01581"></a>01581 
<a name="l01582"></a>01582     ixgbe_init_uta_tables(hw);
<a name="l01583"></a>01583 
<a name="l01584"></a>01584     <span class="keywordflow">return</span> 0;
<a name="l01585"></a>01585 }
<a name="l01586"></a>01586 
<a name="l01594"></a>01594 <span class="keywordtype">void</span> ixgbe_add_uc_addr(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *addr, u32 vmdq)
<a name="l01595"></a>01595 {
<a name="l01596"></a>01596     u32 rar_entries = hw-&gt;mac.num_rar_entries;
<a name="l01597"></a>01597     u32 rar;
<a name="l01598"></a>01598 
<a name="l01599"></a>01599     hw_dbg(hw, <span class="stringliteral">&quot; UC Addr = %.2X %.2X %.2X %.2X %.2X %.2X\n&quot;</span>,
<a name="l01600"></a>01600               addr[0], addr[1], addr[2], addr[3], addr[4], addr[5]);
<a name="l01601"></a>01601 
<a name="l01602"></a>01602     <span class="comment">/*</span>
<a name="l01603"></a>01603 <span class="comment">     * Place this address in the RAR if there is room,</span>
<a name="l01604"></a>01604 <span class="comment">     * else put the controller into promiscuous mode</span>
<a name="l01605"></a>01605 <span class="comment">     */</span>
<a name="l01606"></a>01606     <span class="keywordflow">if</span> (hw-&gt;addr_ctrl.rar_used_count &lt; rar_entries) {
<a name="l01607"></a>01607         rar = hw-&gt;addr_ctrl.rar_used_count;
<a name="l01608"></a>01608         hw-&gt;mac.ops.set_rar(hw, rar, addr, vmdq, IXGBE_RAH_AV);
<a name="l01609"></a>01609         hw_dbg(hw, <span class="stringliteral">&quot;Added a secondary address to RAR[%d]\n&quot;</span>, rar);
<a name="l01610"></a>01610         hw-&gt;addr_ctrl.rar_used_count++;
<a name="l01611"></a>01611     } <span class="keywordflow">else</span> {
<a name="l01612"></a>01612         hw-&gt;addr_ctrl.overflow_promisc++;
<a name="l01613"></a>01613     }
<a name="l01614"></a>01614 
<a name="l01615"></a>01615     hw_dbg(hw, <span class="stringliteral">&quot;ixgbe_add_uc_addr Complete\n&quot;</span>);
<a name="l01616"></a>01616 }
<a name="l01617"></a>01617 
<a name="l01632"></a>01632 s32 ixgbe_update_uc_addr_list_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *addr_list,
<a name="l01633"></a>01633                                       u32 addr_count, ixgbe_mc_addr_itr next)
<a name="l01634"></a>01634 {
<a name="l01635"></a>01635     u8 *addr;
<a name="l01636"></a>01636     u32 i;
<a name="l01637"></a>01637     u32 old_promisc_setting = hw-&gt;addr_ctrl.overflow_promisc;
<a name="l01638"></a>01638     u32 uc_addr_in_use;
<a name="l01639"></a>01639     u32 fctrl;
<a name="l01640"></a>01640     u32 vmdq;
<a name="l01641"></a>01641 
<a name="l01642"></a>01642     <span class="comment">/*</span>
<a name="l01643"></a>01643 <span class="comment">     * Clear accounting of old secondary address list,</span>
<a name="l01644"></a>01644 <span class="comment">     * don&#39;t count RAR[0]</span>
<a name="l01645"></a>01645 <span class="comment">     */</span>
<a name="l01646"></a>01646     uc_addr_in_use = hw-&gt;addr_ctrl.rar_used_count - 1;
<a name="l01647"></a>01647     hw-&gt;addr_ctrl.rar_used_count -= uc_addr_in_use;
<a name="l01648"></a>01648     hw-&gt;addr_ctrl.overflow_promisc = 0;
<a name="l01649"></a>01649 
<a name="l01650"></a>01650     <span class="comment">/* Zero out the other receive addresses */</span>
<a name="l01651"></a>01651     hw_dbg(hw, <span class="stringliteral">&quot;Clearing RAR[1-%d]\n&quot;</span>, uc_addr_in_use+1);
<a name="l01652"></a>01652     <span class="keywordflow">for</span> (i = 0; i &lt; uc_addr_in_use; i++) {
<a name="l01653"></a>01653         IXGBE_WRITE_REG(hw, IXGBE_RAL(1+i), 0);
<a name="l01654"></a>01654         IXGBE_WRITE_REG(hw, IXGBE_RAH(1+i), 0);
<a name="l01655"></a>01655     }
<a name="l01656"></a>01656 
<a name="l01657"></a>01657     <span class="comment">/* Add the new addresses */</span>
<a name="l01658"></a>01658     <span class="keywordflow">for</span> (i = 0; i &lt; addr_count; i++) {
<a name="l01659"></a>01659         hw_dbg(hw, <span class="stringliteral">&quot; Adding the secondary addresses:\n&quot;</span>);
<a name="l01660"></a>01660         addr = next(hw, &amp;addr_list, &amp;vmdq);
<a name="l01661"></a>01661         ixgbe_add_uc_addr(hw, addr, vmdq);
<a name="l01662"></a>01662     }
<a name="l01663"></a>01663 
<a name="l01664"></a>01664     <span class="keywordflow">if</span> (hw-&gt;addr_ctrl.overflow_promisc) {
<a name="l01665"></a>01665         <span class="comment">/* enable promisc if not already in overflow or set by user */</span>
<a name="l01666"></a>01666         <span class="keywordflow">if</span> (!old_promisc_setting &amp;&amp; !hw-&gt;addr_ctrl.user_set_promisc) {
<a name="l01667"></a>01667             hw_dbg(hw, <span class="stringliteral">&quot; Entering address overflow promisc mode\n&quot;</span>);
<a name="l01668"></a>01668             fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
<a name="l01669"></a>01669             fctrl |= IXGBE_FCTRL_UPE;
<a name="l01670"></a>01670             IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
<a name="l01671"></a>01671         }
<a name="l01672"></a>01672     } <span class="keywordflow">else</span> {
<a name="l01673"></a>01673         <span class="comment">/* only disable if set by overflow, not by user */</span>
<a name="l01674"></a>01674         <span class="keywordflow">if</span> (old_promisc_setting &amp;&amp; !hw-&gt;addr_ctrl.user_set_promisc) {
<a name="l01675"></a>01675             hw_dbg(hw, <span class="stringliteral">&quot; Leaving address overflow promisc mode\n&quot;</span>);
<a name="l01676"></a>01676             fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
<a name="l01677"></a>01677             fctrl &amp;= ~IXGBE_FCTRL_UPE;
<a name="l01678"></a>01678             IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
<a name="l01679"></a>01679         }
<a name="l01680"></a>01680     }
<a name="l01681"></a>01681 
<a name="l01682"></a>01682     hw_dbg(hw, <span class="stringliteral">&quot;ixgbe_update_uc_addr_list_generic Complete\n&quot;</span>);
<a name="l01683"></a>01683     <span class="keywordflow">return</span> 0;
<a name="l01684"></a>01684 }
<a name="l01685"></a>01685 
<a name="l01698"></a>01698 <span class="keyword">static</span> s32 ixgbe_mta_vector(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *mc_addr)
<a name="l01699"></a>01699 {
<a name="l01700"></a>01700     u32 vector = 0;
<a name="l01701"></a>01701 
<a name="l01702"></a>01702     <span class="keywordflow">switch</span> (hw-&gt;mac.mc_filter_type) {
<a name="l01703"></a>01703     <span class="keywordflow">case</span> 0:   <span class="comment">/* use bits [47:36] of the address */</span>
<a name="l01704"></a>01704         vector = ((mc_addr[4] &gt;&gt; 4) | (((u16)mc_addr[5]) &lt;&lt; 4));
<a name="l01705"></a>01705         <span class="keywordflow">break</span>;
<a name="l01706"></a>01706     <span class="keywordflow">case</span> 1:   <span class="comment">/* use bits [46:35] of the address */</span>
<a name="l01707"></a>01707         vector = ((mc_addr[4] &gt;&gt; 3) | (((u16)mc_addr[5]) &lt;&lt; 5));
<a name="l01708"></a>01708         <span class="keywordflow">break</span>;
<a name="l01709"></a>01709     <span class="keywordflow">case</span> 2:   <span class="comment">/* use bits [45:34] of the address */</span>
<a name="l01710"></a>01710         vector = ((mc_addr[4] &gt;&gt; 2) | (((u16)mc_addr[5]) &lt;&lt; 6));
<a name="l01711"></a>01711         <span class="keywordflow">break</span>;
<a name="l01712"></a>01712     <span class="keywordflow">case</span> 3:   <span class="comment">/* use bits [43:32] of the address */</span>
<a name="l01713"></a>01713         vector = ((mc_addr[4]) | (((u16)mc_addr[5]) &lt;&lt; 8));
<a name="l01714"></a>01714         <span class="keywordflow">break</span>;
<a name="l01715"></a>01715     <span class="keywordflow">default</span>:  <span class="comment">/* Invalid mc_filter_type */</span>
<a name="l01716"></a>01716         hw_dbg(hw, <span class="stringliteral">&quot;MC filter type param set incorrectly\n&quot;</span>);
<a name="l01717"></a>01717         <span class="keywordflow">break</span>;
<a name="l01718"></a>01718     }
<a name="l01719"></a>01719 
<a name="l01720"></a>01720     <span class="comment">/* vector can only be 12-bits or boundary will be exceeded */</span>
<a name="l01721"></a>01721     vector &amp;= 0xFFF;
<a name="l01722"></a>01722     <span class="keywordflow">return</span> vector;
<a name="l01723"></a>01723 }
<a name="l01724"></a>01724 
<a name="l01732"></a>01732 <span class="keywordtype">void</span> ixgbe_set_mta(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *mc_addr)
<a name="l01733"></a>01733 {
<a name="l01734"></a>01734     u32 vector;
<a name="l01735"></a>01735     u32 vector_bit;
<a name="l01736"></a>01736     u32 vector_reg;
<a name="l01737"></a>01737 
<a name="l01738"></a>01738     hw-&gt;addr_ctrl.mta_in_use++;
<a name="l01739"></a>01739 
<a name="l01740"></a>01740     vector = ixgbe_mta_vector(hw, mc_addr);
<a name="l01741"></a>01741     hw_dbg(hw, <span class="stringliteral">&quot; bit-vector = 0x%03X\n&quot;</span>, vector);
<a name="l01742"></a>01742 
<a name="l01743"></a>01743     <span class="comment">/*</span>
<a name="l01744"></a>01744 <span class="comment">     * The MTA is a register array of 128 32-bit registers. It is treated</span>
<a name="l01745"></a>01745 <span class="comment">     * like an array of 4096 bits.  We want to set bit</span>
<a name="l01746"></a>01746 <span class="comment">     * BitArray[vector_value]. So we figure out what register the bit is</span>
<a name="l01747"></a>01747 <span class="comment">     * in, read it, OR in the new bit, then write back the new value.  The</span>
<a name="l01748"></a>01748 <span class="comment">     * register is determined by the upper 7 bits of the vector value and</span>
<a name="l01749"></a>01749 <span class="comment">     * the bit within that register are determined by the lower 5 bits of</span>
<a name="l01750"></a>01750 <span class="comment">     * the value.</span>
<a name="l01751"></a>01751 <span class="comment">     */</span>
<a name="l01752"></a>01752     vector_reg = (vector &gt;&gt; 5) &amp; 0x7F;
<a name="l01753"></a>01753     vector_bit = vector &amp; 0x1F;
<a name="l01754"></a>01754     hw-&gt;mac.mta_shadow[vector_reg] |= (1 &lt;&lt; vector_bit);
<a name="l01755"></a>01755 }
<a name="l01756"></a>01756 
<a name="l01769"></a>01769 s32 ixgbe_update_mc_addr_list_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *mc_addr_list,
<a name="l01770"></a>01770                                       u32 mc_addr_count, ixgbe_mc_addr_itr next)
<a name="l01771"></a>01771 {
<a name="l01772"></a>01772     u32 i;
<a name="l01773"></a>01773     u32 vmdq;
<a name="l01774"></a>01774 
<a name="l01775"></a>01775     <span class="comment">/*</span>
<a name="l01776"></a>01776 <span class="comment">     * Set the new number of MC addresses that we are being requested to</span>
<a name="l01777"></a>01777 <span class="comment">     * use.</span>
<a name="l01778"></a>01778 <span class="comment">     */</span>
<a name="l01779"></a>01779     hw-&gt;addr_ctrl.num_mc_addrs = mc_addr_count;
<a name="l01780"></a>01780     hw-&gt;addr_ctrl.mta_in_use = 0;
<a name="l01781"></a>01781 
<a name="l01782"></a>01782     <span class="comment">/* Clear mta_shadow */</span>
<a name="l01783"></a>01783     hw_dbg(hw, <span class="stringliteral">&quot; Clearing MTA\n&quot;</span>);
<a name="l01784"></a>01784     memset(&amp;hw-&gt;mac.mta_shadow, 0, <span class="keyword">sizeof</span>(hw-&gt;mac.mta_shadow));
<a name="l01785"></a>01785 
<a name="l01786"></a>01786     <span class="comment">/* Update mta_shadow */</span>
<a name="l01787"></a>01787     <span class="keywordflow">for</span> (i = 0; i &lt; mc_addr_count; i++) {
<a name="l01788"></a>01788         hw_dbg(hw, <span class="stringliteral">&quot; Adding the multicast addresses:\n&quot;</span>);
<a name="l01789"></a>01789         ixgbe_set_mta(hw, next(hw, &amp;mc_addr_list, &amp;vmdq));
<a name="l01790"></a>01790     }
<a name="l01791"></a>01791 
<a name="l01792"></a>01792     <span class="comment">/* Enable mta */</span>
<a name="l01793"></a>01793     <span class="keywordflow">for</span> (i = 0; i &lt; hw-&gt;mac.mcft_size; i++)
<a name="l01794"></a>01794         IXGBE_WRITE_REG_ARRAY(hw, IXGBE_MTA(0), i,
<a name="l01795"></a>01795                       hw-&gt;mac.mta_shadow[i]);
<a name="l01796"></a>01796 
<a name="l01797"></a>01797     <span class="keywordflow">if</span> (hw-&gt;addr_ctrl.mta_in_use &gt; 0)
<a name="l01798"></a>01798         IXGBE_WRITE_REG(hw, IXGBE_MCSTCTRL,
<a name="l01799"></a>01799                         IXGBE_MCSTCTRL_MFE | hw-&gt;mac.mc_filter_type);
<a name="l01800"></a>01800 
<a name="l01801"></a>01801     hw_dbg(hw, <span class="stringliteral">&quot;ixgbe_update_mc_addr_list_generic Complete\n&quot;</span>);
<a name="l01802"></a>01802     <span class="keywordflow">return</span> 0;
<a name="l01803"></a>01803 }
<a name="l01804"></a>01804 
<a name="l01811"></a>01811 s32 ixgbe_enable_mc_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01812"></a>01812 {
<a name="l01813"></a>01813     <span class="keyword">struct </span><a class="code" href="structixgbe__addr__filter__info.html">ixgbe_addr_filter_info</a> *a = &amp;hw-&gt;addr_ctrl;
<a name="l01814"></a>01814 
<a name="l01815"></a>01815     <span class="keywordflow">if</span> (a-&gt;mta_in_use &gt; 0)
<a name="l01816"></a>01816         IXGBE_WRITE_REG(hw, IXGBE_MCSTCTRL, IXGBE_MCSTCTRL_MFE |
<a name="l01817"></a>01817                         hw-&gt;mac.mc_filter_type);
<a name="l01818"></a>01818 
<a name="l01819"></a>01819     <span class="keywordflow">return</span> 0;
<a name="l01820"></a>01820 }
<a name="l01821"></a>01821 
<a name="l01828"></a>01828 s32 ixgbe_disable_mc_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01829"></a>01829 {
<a name="l01830"></a>01830     <span class="keyword">struct </span><a class="code" href="structixgbe__addr__filter__info.html">ixgbe_addr_filter_info</a> *a = &amp;hw-&gt;addr_ctrl;
<a name="l01831"></a>01831 
<a name="l01832"></a>01832     <span class="keywordflow">if</span> (a-&gt;mta_in_use &gt; 0)
<a name="l01833"></a>01833         IXGBE_WRITE_REG(hw, IXGBE_MCSTCTRL, hw-&gt;mac.mc_filter_type);
<a name="l01834"></a>01834 
<a name="l01835"></a>01835     <span class="keywordflow">return</span> 0;
<a name="l01836"></a>01836 }
<a name="l01837"></a>01837 
<a name="l01845"></a>01845 s32 ixgbe_fc_enable_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, s32 packetbuf_num)
<a name="l01846"></a>01846 {
<a name="l01847"></a>01847     s32 ret_val = 0;
<a name="l01848"></a>01848     u32 mflcn_reg, fccfg_reg;
<a name="l01849"></a>01849     u32 reg;
<a name="l01850"></a>01850     u32 rx_pba_size;
<a name="l01851"></a>01851     u32 fcrtl, fcrth;
<a name="l01852"></a>01852 
<a name="l01853"></a>01853 <span class="preprocessor">#ifdef CONFIG_DCB</span>
<a name="l01854"></a>01854 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (hw-&gt;fc.requested_mode == ixgbe_fc_pfc)
<a name="l01855"></a>01855         <span class="keywordflow">goto</span> out;
<a name="l01856"></a>01856 
<a name="l01857"></a>01857 <span class="preprocessor">#endif </span><span class="comment">/* CONFIG_DCB */</span>
<a name="l01858"></a>01858     <span class="comment">/* Negotiate the fc mode to use */</span>
<a name="l01859"></a>01859     ret_val = ixgbe_fc_autoneg(hw);
<a name="l01860"></a>01860     <span class="keywordflow">if</span> (ret_val == IXGBE_ERR_FLOW_CONTROL)
<a name="l01861"></a>01861         <span class="keywordflow">goto</span> out;
<a name="l01862"></a>01862 
<a name="l01863"></a>01863     <span class="comment">/* Disable any previous flow control settings */</span>
<a name="l01864"></a>01864     mflcn_reg = IXGBE_READ_REG(hw, IXGBE_MFLCN);
<a name="l01865"></a>01865     mflcn_reg &amp;= ~(IXGBE_MFLCN_RFCE | IXGBE_MFLCN_RPFCE);
<a name="l01866"></a>01866 
<a name="l01867"></a>01867     fccfg_reg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
<a name="l01868"></a>01868     fccfg_reg &amp;= ~(IXGBE_FCCFG_TFCE_802_3X | IXGBE_FCCFG_TFCE_PRIORITY);
<a name="l01869"></a>01869 
<a name="l01870"></a>01870     <span class="comment">/*</span>
<a name="l01871"></a>01871 <span class="comment">     * The possible values of fc.current_mode are:</span>
<a name="l01872"></a>01872 <span class="comment">     * 0: Flow control is completely disabled</span>
<a name="l01873"></a>01873 <span class="comment">     * 1: Rx flow control is enabled (we can receive pause frames,</span>
<a name="l01874"></a>01874 <span class="comment">     *    but not send pause frames).</span>
<a name="l01875"></a>01875 <span class="comment">     * 2: Tx flow control is enabled (we can send pause frames but</span>
<a name="l01876"></a>01876 <span class="comment">     *    we do not support receiving pause frames).</span>
<a name="l01877"></a>01877 <span class="comment">     * 3: Both Rx and Tx flow control (symmetric) are enabled.</span>
<a name="l01878"></a>01878 <span class="comment">#ifdef CONFIG_DCB</span>
<a name="l01879"></a>01879 <span class="comment">     * 4: Priority Flow Control is enabled.</span>
<a name="l01880"></a>01880 <span class="comment">#endif</span>
<a name="l01881"></a>01881 <span class="comment">     * other: Invalid.</span>
<a name="l01882"></a>01882 <span class="comment">     */</span>
<a name="l01883"></a>01883     <span class="keywordflow">switch</span> (hw-&gt;fc.current_mode) {
<a name="l01884"></a>01884     <span class="keywordflow">case</span> ixgbe_fc_none:
<a name="l01885"></a>01885         <span class="comment">/*</span>
<a name="l01886"></a>01886 <span class="comment">         * Flow control is disabled by software override or autoneg.</span>
<a name="l01887"></a>01887 <span class="comment">         * The code below will actually disable it in the HW.</span>
<a name="l01888"></a>01888 <span class="comment">         */</span>
<a name="l01889"></a>01889         <span class="keywordflow">break</span>;
<a name="l01890"></a>01890     <span class="keywordflow">case</span> ixgbe_fc_rx_pause:
<a name="l01891"></a>01891         <span class="comment">/*</span>
<a name="l01892"></a>01892 <span class="comment">         * Rx Flow control is enabled and Tx Flow control is</span>
<a name="l01893"></a>01893 <span class="comment">         * disabled by software override. Since there really</span>
<a name="l01894"></a>01894 <span class="comment">         * isn&#39;t a way to advertise that we are capable of RX</span>
<a name="l01895"></a>01895 <span class="comment">         * Pause ONLY, we will advertise that we support both</span>
<a name="l01896"></a>01896 <span class="comment">         * symmetric and asymmetric Rx PAUSE.  Later, we will</span>
<a name="l01897"></a>01897 <span class="comment">         * disable the adapter&#39;s ability to send PAUSE frames.</span>
<a name="l01898"></a>01898 <span class="comment">         */</span>
<a name="l01899"></a>01899         mflcn_reg |= IXGBE_MFLCN_RFCE;
<a name="l01900"></a>01900         <span class="keywordflow">break</span>;
<a name="l01901"></a>01901     <span class="keywordflow">case</span> ixgbe_fc_tx_pause:
<a name="l01902"></a>01902         <span class="comment">/*</span>
<a name="l01903"></a>01903 <span class="comment">         * Tx Flow control is enabled, and Rx Flow control is</span>
<a name="l01904"></a>01904 <span class="comment">         * disabled by software override.</span>
<a name="l01905"></a>01905 <span class="comment">         */</span>
<a name="l01906"></a>01906         fccfg_reg |= IXGBE_FCCFG_TFCE_802_3X;
<a name="l01907"></a>01907         <span class="keywordflow">break</span>;
<a name="l01908"></a>01908     <span class="keywordflow">case</span> ixgbe_fc_full:
<a name="l01909"></a>01909         <span class="comment">/* Flow control (both Rx and Tx) is enabled by SW override. */</span>
<a name="l01910"></a>01910         mflcn_reg |= IXGBE_MFLCN_RFCE;
<a name="l01911"></a>01911         fccfg_reg |= IXGBE_FCCFG_TFCE_802_3X;
<a name="l01912"></a>01912         <span class="keywordflow">break</span>;
<a name="l01913"></a>01913 <span class="preprocessor">#ifdef CONFIG_DCB</span>
<a name="l01914"></a>01914 <span class="preprocessor"></span>    <span class="keywordflow">case</span> ixgbe_fc_pfc:
<a name="l01915"></a>01915         <span class="keywordflow">goto</span> out;
<a name="l01916"></a>01916         <span class="keywordflow">break</span>;
<a name="l01917"></a>01917 <span class="preprocessor">#endif </span><span class="comment">/* CONFIG_DCB */</span>
<a name="l01918"></a>01918     <span class="keywordflow">default</span>:
<a name="l01919"></a>01919         hw_dbg(hw, <span class="stringliteral">&quot;Flow control param set incorrectly\n&quot;</span>);
<a name="l01920"></a>01920         ret_val = IXGBE_ERR_CONFIG;
<a name="l01921"></a>01921         <span class="keywordflow">goto</span> out;
<a name="l01922"></a>01922         <span class="keywordflow">break</span>;
<a name="l01923"></a>01923     }
<a name="l01924"></a>01924 
<a name="l01925"></a>01925     <span class="comment">/* Set 802.3x based flow control settings. */</span>
<a name="l01926"></a>01926     mflcn_reg |= IXGBE_MFLCN_DPF;
<a name="l01927"></a>01927     IXGBE_WRITE_REG(hw, IXGBE_MFLCN, mflcn_reg);
<a name="l01928"></a>01928     IXGBE_WRITE_REG(hw, IXGBE_FCCFG, fccfg_reg);
<a name="l01929"></a>01929 
<a name="l01930"></a>01930     rx_pba_size = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(packetbuf_num));
<a name="l01931"></a>01931     rx_pba_size &gt;&gt;= IXGBE_RXPBSIZE_SHIFT;
<a name="l01932"></a>01932 
<a name="l01933"></a>01933     fcrth = (rx_pba_size - hw-&gt;fc.high_water) &lt;&lt; 10;
<a name="l01934"></a>01934     fcrtl = (rx_pba_size - hw-&gt;fc.low_water) &lt;&lt; 10;
<a name="l01935"></a>01935 
<a name="l01936"></a>01936     <span class="keywordflow">if</span> (hw-&gt;fc.current_mode &amp; ixgbe_fc_tx_pause) {
<a name="l01937"></a>01937         fcrth |= IXGBE_FCRTH_FCEN;
<a name="l01938"></a>01938         <span class="keywordflow">if</span> (hw-&gt;fc.send_xon)
<a name="l01939"></a>01939             fcrtl |= IXGBE_FCRTL_XONE;
<a name="l01940"></a>01940     }
<a name="l01941"></a>01941 
<a name="l01942"></a>01942     IXGBE_WRITE_REG(hw, IXGBE_FCRTH_82599(packetbuf_num), fcrth);
<a name="l01943"></a>01943     IXGBE_WRITE_REG(hw, IXGBE_FCRTL_82599(packetbuf_num), fcrtl);
<a name="l01944"></a>01944 
<a name="l01945"></a>01945     <span class="comment">/* Configure pause time (2 TCs per register) */</span>
<a name="l01946"></a>01946     reg = IXGBE_READ_REG(hw, IXGBE_FCTTV(packetbuf_num / 2));
<a name="l01947"></a>01947     <span class="keywordflow">if</span> ((packetbuf_num &amp; 1) == 0)
<a name="l01948"></a>01948         reg = (reg &amp; 0xFFFF0000) | hw-&gt;fc.pause_time;
<a name="l01949"></a>01949     <span class="keywordflow">else</span>
<a name="l01950"></a>01950         reg = (reg &amp; 0x0000FFFF) | (hw-&gt;fc.pause_time &lt;&lt; 16);
<a name="l01951"></a>01951     IXGBE_WRITE_REG(hw, IXGBE_FCTTV(packetbuf_num / 2), reg);
<a name="l01952"></a>01952 
<a name="l01953"></a>01953     IXGBE_WRITE_REG(hw, IXGBE_FCRTV, (hw-&gt;fc.pause_time &gt;&gt; 1));
<a name="l01954"></a>01954 
<a name="l01955"></a>01955 out:
<a name="l01956"></a>01956     <span class="keywordflow">return</span> ret_val;
<a name="l01957"></a>01957 }
<a name="l01958"></a>01958 
<a name="l01966"></a>01966 s32 ixgbe_fc_autoneg(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01967"></a>01967 {
<a name="l01968"></a>01968     s32 ret_val = IXGBE_ERR_FC_NOT_NEGOTIATED;
<a name="l01969"></a>01969     ixgbe_link_speed speed;
<a name="l01970"></a>01970     <span class="keywordtype">bool</span> link_up;
<a name="l01971"></a>01971 
<a name="l01972"></a>01972     <span class="keywordflow">if</span> (hw-&gt;fc.disable_fc_autoneg)
<a name="l01973"></a>01973         <span class="keywordflow">goto</span> out;
<a name="l01974"></a>01974 
<a name="l01975"></a>01975     <span class="comment">/*</span>
<a name="l01976"></a>01976 <span class="comment">     * AN should have completed when the cable was plugged in.</span>
<a name="l01977"></a>01977 <span class="comment">     * Look for reasons to bail out.  Bail out if:</span>
<a name="l01978"></a>01978 <span class="comment">     * - FC autoneg is disabled, or if</span>
<a name="l01979"></a>01979 <span class="comment">     * - link is not up.</span>
<a name="l01980"></a>01980 <span class="comment">     *</span>
<a name="l01981"></a>01981 <span class="comment">     * Since we&#39;re being called from an LSC, link is already known to be up.</span>
<a name="l01982"></a>01982 <span class="comment">     * So use link_up_wait_to_complete=false.</span>
<a name="l01983"></a>01983 <span class="comment">     */</span>
<a name="l01984"></a>01984     hw-&gt;mac.ops.check_link(hw, &amp;speed, &amp;link_up, <span class="keyword">false</span>);
<a name="l01985"></a>01985     <span class="keywordflow">if</span> (!link_up) {
<a name="l01986"></a>01986         ret_val = IXGBE_ERR_FLOW_CONTROL;
<a name="l01987"></a>01987         <span class="keywordflow">goto</span> out;
<a name="l01988"></a>01988     }
<a name="l01989"></a>01989 
<a name="l01990"></a>01990     <span class="keywordflow">switch</span> (hw-&gt;phy.media_type) {
<a name="l01991"></a>01991     <span class="comment">/* Autoneg flow control on fiber adapters */</span>
<a name="l01992"></a>01992     <span class="keywordflow">case</span> ixgbe_media_type_fiber:
<a name="l01993"></a>01993         <span class="keywordflow">if</span> (speed == IXGBE_LINK_SPEED_1GB_FULL)
<a name="l01994"></a>01994             ret_val = ixgbe_fc_autoneg_fiber(hw);
<a name="l01995"></a>01995         <span class="keywordflow">break</span>;
<a name="l01996"></a>01996 
<a name="l01997"></a>01997     <span class="comment">/* Autoneg flow control on backplane adapters */</span>
<a name="l01998"></a>01998     <span class="keywordflow">case</span> ixgbe_media_type_backplane:
<a name="l01999"></a>01999         ret_val = ixgbe_fc_autoneg_backplane(hw);
<a name="l02000"></a>02000         <span class="keywordflow">break</span>;
<a name="l02001"></a>02001 
<a name="l02002"></a>02002     <span class="comment">/* Autoneg flow control on copper adapters */</span>
<a name="l02003"></a>02003     <span class="keywordflow">case</span> ixgbe_media_type_copper:
<a name="l02004"></a>02004         <span class="keywordflow">if</span> (ixgbe_device_supports_autoneg_fc(hw) == 0)
<a name="l02005"></a>02005             ret_val = ixgbe_fc_autoneg_copper(hw);
<a name="l02006"></a>02006         <span class="keywordflow">break</span>;
<a name="l02007"></a>02007 
<a name="l02008"></a>02008     <span class="keywordflow">default</span>:
<a name="l02009"></a>02009         <span class="keywordflow">break</span>;
<a name="l02010"></a>02010     }
<a name="l02011"></a>02011 
<a name="l02012"></a>02012 out:
<a name="l02013"></a>02013     <span class="keywordflow">if</span> (ret_val == 0) {
<a name="l02014"></a>02014         hw-&gt;fc.fc_was_autonegged = <span class="keyword">true</span>;
<a name="l02015"></a>02015     } <span class="keywordflow">else</span> {
<a name="l02016"></a>02016         hw-&gt;fc.fc_was_autonegged = <span class="keyword">false</span>;
<a name="l02017"></a>02017         hw-&gt;fc.current_mode = hw-&gt;fc.requested_mode;
<a name="l02018"></a>02018     }
<a name="l02019"></a>02019     <span class="keywordflow">return</span> ret_val;
<a name="l02020"></a>02020 }
<a name="l02021"></a>02021 
<a name="l02028"></a>02028 <span class="keyword">static</span> s32 ixgbe_fc_autoneg_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02029"></a>02029 {
<a name="l02030"></a>02030     u32 pcs_anadv_reg, pcs_lpab_reg, linkstat;
<a name="l02031"></a>02031     s32 ret_val;
<a name="l02032"></a>02032 
<a name="l02033"></a>02033     <span class="comment">/*</span>
<a name="l02034"></a>02034 <span class="comment">     * On multispeed fiber at 1g, bail out if</span>
<a name="l02035"></a>02035 <span class="comment">     * - link is up but AN did not complete, or if</span>
<a name="l02036"></a>02036 <span class="comment">     * - link is up and AN completed but timed out</span>
<a name="l02037"></a>02037 <span class="comment">     */</span>
<a name="l02038"></a>02038 
<a name="l02039"></a>02039     linkstat = IXGBE_READ_REG(hw, IXGBE_PCS1GLSTA);
<a name="l02040"></a>02040     <span class="keywordflow">if</span> (((linkstat &amp; IXGBE_PCS1GLSTA_AN_COMPLETE) == 0) ||
<a name="l02041"></a>02041         ((linkstat &amp; IXGBE_PCS1GLSTA_AN_TIMED_OUT) == 1)) {
<a name="l02042"></a>02042         ret_val = IXGBE_ERR_FC_NOT_NEGOTIATED;
<a name="l02043"></a>02043         <span class="keywordflow">goto</span> out;
<a name="l02044"></a>02044     }
<a name="l02045"></a>02045 
<a name="l02046"></a>02046     pcs_anadv_reg = IXGBE_READ_REG(hw, IXGBE_PCS1GANA);
<a name="l02047"></a>02047     pcs_lpab_reg = IXGBE_READ_REG(hw, IXGBE_PCS1GANLP);
<a name="l02048"></a>02048 
<a name="l02049"></a>02049     ret_val =  ixgbe_negotiate_fc(hw, pcs_anadv_reg,
<a name="l02050"></a>02050                    pcs_lpab_reg, IXGBE_PCS1GANA_SYM_PAUSE,
<a name="l02051"></a>02051                    IXGBE_PCS1GANA_ASM_PAUSE,
<a name="l02052"></a>02052                    IXGBE_PCS1GANA_SYM_PAUSE,
<a name="l02053"></a>02053                    IXGBE_PCS1GANA_ASM_PAUSE);
<a name="l02054"></a>02054 
<a name="l02055"></a>02055 out:
<a name="l02056"></a>02056     <span class="keywordflow">return</span> ret_val;
<a name="l02057"></a>02057 }
<a name="l02058"></a>02058 
<a name="l02065"></a>02065 <span class="keyword">static</span> s32 ixgbe_fc_autoneg_backplane(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02066"></a>02066 {
<a name="l02067"></a>02067     u32 links2, anlp1_reg, autoc_reg, links;
<a name="l02068"></a>02068     s32 ret_val;
<a name="l02069"></a>02069 
<a name="l02070"></a>02070     <span class="comment">/*</span>
<a name="l02071"></a>02071 <span class="comment">     * On backplane, bail out if</span>
<a name="l02072"></a>02072 <span class="comment">     * - backplane autoneg was not completed, or if</span>
<a name="l02073"></a>02073 <span class="comment">     * - we are 82599 and link partner is not AN enabled</span>
<a name="l02074"></a>02074 <span class="comment">     */</span>
<a name="l02075"></a>02075     links = IXGBE_READ_REG(hw, IXGBE_LINKS);
<a name="l02076"></a>02076     <span class="keywordflow">if</span> ((links &amp; IXGBE_LINKS_KX_AN_COMP) == 0) {
<a name="l02077"></a>02077         hw-&gt;fc.fc_was_autonegged = <span class="keyword">false</span>;
<a name="l02078"></a>02078         hw-&gt;fc.current_mode = hw-&gt;fc.requested_mode;
<a name="l02079"></a>02079         ret_val = IXGBE_ERR_FC_NOT_NEGOTIATED;
<a name="l02080"></a>02080         <span class="keywordflow">goto</span> out;
<a name="l02081"></a>02081     }
<a name="l02082"></a>02082 
<a name="l02083"></a>02083     <span class="keywordflow">if</span> (hw-&gt;mac.type == ixgbe_mac_82599EB) {
<a name="l02084"></a>02084         links2 = IXGBE_READ_REG(hw, IXGBE_LINKS2);
<a name="l02085"></a>02085         <span class="keywordflow">if</span> ((links2 &amp; IXGBE_LINKS2_AN_SUPPORTED) == 0) {
<a name="l02086"></a>02086             hw-&gt;fc.fc_was_autonegged = <span class="keyword">false</span>;
<a name="l02087"></a>02087             hw-&gt;fc.current_mode = hw-&gt;fc.requested_mode;
<a name="l02088"></a>02088             ret_val = IXGBE_ERR_FC_NOT_NEGOTIATED;
<a name="l02089"></a>02089             <span class="keywordflow">goto</span> out;
<a name="l02090"></a>02090         }
<a name="l02091"></a>02091     }
<a name="l02092"></a>02092     <span class="comment">/*</span>
<a name="l02093"></a>02093 <span class="comment">     * Read the 10g AN autoc and LP ability registers and resolve</span>
<a name="l02094"></a>02094 <span class="comment">     * local flow control settings accordingly</span>
<a name="l02095"></a>02095 <span class="comment">     */</span>
<a name="l02096"></a>02096     autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l02097"></a>02097     anlp1_reg = IXGBE_READ_REG(hw, IXGBE_ANLP1);
<a name="l02098"></a>02098 
<a name="l02099"></a>02099     ret_val = ixgbe_negotiate_fc(hw, autoc_reg,
<a name="l02100"></a>02100         anlp1_reg, IXGBE_AUTOC_SYM_PAUSE, IXGBE_AUTOC_ASM_PAUSE,
<a name="l02101"></a>02101         IXGBE_ANLP1_SYM_PAUSE, IXGBE_ANLP1_ASM_PAUSE);
<a name="l02102"></a>02102 
<a name="l02103"></a>02103 out:
<a name="l02104"></a>02104     <span class="keywordflow">return</span> ret_val;
<a name="l02105"></a>02105 }
<a name="l02106"></a>02106 
<a name="l02113"></a>02113 <span class="keyword">static</span> s32 ixgbe_fc_autoneg_copper(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02114"></a>02114 {
<a name="l02115"></a>02115     u16 technology_ability_reg = 0;
<a name="l02116"></a>02116     u16 lp_technology_ability_reg = 0;
<a name="l02117"></a>02117 
<a name="l02118"></a>02118     hw-&gt;phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_ADVT,
<a name="l02119"></a>02119                  IXGBE_MDIO_AUTO_NEG_DEV_TYPE,
<a name="l02120"></a>02120                  &amp;technology_ability_reg);
<a name="l02121"></a>02121     hw-&gt;phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_LP,
<a name="l02122"></a>02122                  IXGBE_MDIO_AUTO_NEG_DEV_TYPE,
<a name="l02123"></a>02123                  &amp;lp_technology_ability_reg);
<a name="l02124"></a>02124 
<a name="l02125"></a>02125     <span class="keywordflow">return</span> ixgbe_negotiate_fc(hw, (u32)technology_ability_reg,
<a name="l02126"></a>02126                   (u32)lp_technology_ability_reg,
<a name="l02127"></a>02127                   IXGBE_TAF_SYM_PAUSE, IXGBE_TAF_ASM_PAUSE,
<a name="l02128"></a>02128                   IXGBE_TAF_SYM_PAUSE, IXGBE_TAF_ASM_PAUSE);
<a name="l02129"></a>02129 }
<a name="l02130"></a>02130 
<a name="l02144"></a>02144 <span class="keyword">static</span> s32 ixgbe_negotiate_fc(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 adv_reg, u32 lp_reg,
<a name="l02145"></a>02145                   u32 adv_sym, u32 adv_asm, u32 lp_sym, u32 lp_asm)
<a name="l02146"></a>02146 {
<a name="l02147"></a>02147     <span class="keywordflow">if</span> ((!(adv_reg)) ||  (!(lp_reg)))
<a name="l02148"></a>02148         <span class="keywordflow">return</span> IXGBE_ERR_FC_NOT_NEGOTIATED;
<a name="l02149"></a>02149 
<a name="l02150"></a>02150     <span class="keywordflow">if</span> ((adv_reg &amp; adv_sym) &amp;&amp; (lp_reg &amp; lp_sym)) {
<a name="l02151"></a>02151         <span class="comment">/*</span>
<a name="l02152"></a>02152 <span class="comment">         * Now we need to check if the user selected Rx ONLY</span>
<a name="l02153"></a>02153 <span class="comment">         * of pause frames.  In this case, we had to advertise</span>
<a name="l02154"></a>02154 <span class="comment">         * FULL flow control because we could not advertise RX</span>
<a name="l02155"></a>02155 <span class="comment">         * ONLY. Hence, we must now check to see if we need to</span>
<a name="l02156"></a>02156 <span class="comment">         * turn OFF the TRANSMISSION of PAUSE frames.</span>
<a name="l02157"></a>02157 <span class="comment">         */</span>
<a name="l02158"></a>02158         <span class="keywordflow">if</span> (hw-&gt;fc.requested_mode == ixgbe_fc_full) {
<a name="l02159"></a>02159             hw-&gt;fc.current_mode = ixgbe_fc_full;
<a name="l02160"></a>02160             hw_dbg(hw, <span class="stringliteral">&quot;Flow Control = FULL.\n&quot;</span>);
<a name="l02161"></a>02161         } <span class="keywordflow">else</span> {
<a name="l02162"></a>02162             hw-&gt;fc.current_mode = ixgbe_fc_rx_pause;
<a name="l02163"></a>02163             hw_dbg(hw, <span class="stringliteral">&quot;Flow Control=RX PAUSE frames only\n&quot;</span>);
<a name="l02164"></a>02164         }
<a name="l02165"></a>02165     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(adv_reg &amp; adv_sym) &amp;&amp; (adv_reg &amp; adv_asm) &amp;&amp;
<a name="l02166"></a>02166            (lp_reg &amp; lp_sym) &amp;&amp; (lp_reg &amp; lp_asm)) {
<a name="l02167"></a>02167         hw-&gt;fc.current_mode = ixgbe_fc_tx_pause;
<a name="l02168"></a>02168         hw_dbg(hw, <span class="stringliteral">&quot;Flow Control = TX PAUSE frames only.\n&quot;</span>);
<a name="l02169"></a>02169     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((adv_reg &amp; adv_sym) &amp;&amp; (adv_reg &amp; adv_asm) &amp;&amp;
<a name="l02170"></a>02170            !(lp_reg &amp; lp_sym) &amp;&amp; (lp_reg &amp; lp_asm)) {
<a name="l02171"></a>02171         hw-&gt;fc.current_mode = ixgbe_fc_rx_pause;
<a name="l02172"></a>02172         hw_dbg(hw, <span class="stringliteral">&quot;Flow Control = RX PAUSE frames only.\n&quot;</span>);
<a name="l02173"></a>02173     } <span class="keywordflow">else</span> {
<a name="l02174"></a>02174         hw-&gt;fc.current_mode = ixgbe_fc_none;
<a name="l02175"></a>02175         hw_dbg(hw, <span class="stringliteral">&quot;Flow Control = NONE.\n&quot;</span>);
<a name="l02176"></a>02176     }
<a name="l02177"></a>02177     <span class="keywordflow">return</span> 0;
<a name="l02178"></a>02178 }
<a name="l02179"></a>02179 
<a name="l02186"></a>02186 <span class="keyword">static</span> s32 ixgbe_setup_fc(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, s32 packetbuf_num)
<a name="l02187"></a>02187 {
<a name="l02188"></a>02188     s32 ret_val = 0;
<a name="l02189"></a>02189     u32 reg = 0, reg_bp = 0;
<a name="l02190"></a>02190     u16 reg_cu = 0;
<a name="l02191"></a>02191 
<a name="l02192"></a>02192 <span class="preprocessor">#ifdef CONFIG_DCB</span>
<a name="l02193"></a>02193 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (hw-&gt;fc.requested_mode == ixgbe_fc_pfc) {
<a name="l02194"></a>02194         hw-&gt;fc.current_mode = hw-&gt;fc.requested_mode;
<a name="l02195"></a>02195         <span class="keywordflow">goto</span> out;
<a name="l02196"></a>02196     }
<a name="l02197"></a>02197 
<a name="l02198"></a>02198 <span class="preprocessor">#endif </span><span class="comment">/* CONFIG_DCB */</span>
<a name="l02199"></a>02199     <span class="comment">/* Validate the packetbuf configuration */</span>
<a name="l02200"></a>02200     <span class="keywordflow">if</span> (packetbuf_num &lt; 0 || packetbuf_num &gt; 7) {
<a name="l02201"></a>02201         hw_dbg(hw, <span class="stringliteral">&quot;Invalid packet buffer number [%d], expected range &quot;</span>
<a name="l02202"></a>02202                   <span class="stringliteral">&quot;is 0-7\n&quot;</span>, packetbuf_num);
<a name="l02203"></a>02203         ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
<a name="l02204"></a>02204         <span class="keywordflow">goto</span> out;
<a name="l02205"></a>02205     }
<a name="l02206"></a>02206 
<a name="l02207"></a>02207     <span class="comment">/*</span>
<a name="l02208"></a>02208 <span class="comment">     * Validate the water mark configuration.  Zero water marks are invalid</span>
<a name="l02209"></a>02209 <span class="comment">     * because it causes the controller to just blast out fc packets.</span>
<a name="l02210"></a>02210 <span class="comment">     */</span>
<a name="l02211"></a>02211     <span class="keywordflow">if</span> (!hw-&gt;fc.low_water || !hw-&gt;fc.high_water || !hw-&gt;fc.pause_time) {
<a name="l02212"></a>02212         hw_dbg(hw, <span class="stringliteral">&quot;Invalid water mark configuration\n&quot;</span>);
<a name="l02213"></a>02213         ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
<a name="l02214"></a>02214         <span class="keywordflow">goto</span> out;
<a name="l02215"></a>02215     }
<a name="l02216"></a>02216 
<a name="l02217"></a>02217     <span class="comment">/*</span>
<a name="l02218"></a>02218 <span class="comment">     * Validate the requested mode.  Strict IEEE mode does not allow</span>
<a name="l02219"></a>02219 <span class="comment">     * ixgbe_fc_rx_pause because it will cause us to fail at UNH.</span>
<a name="l02220"></a>02220 <span class="comment">     */</span>
<a name="l02221"></a>02221     <span class="keywordflow">if</span> (hw-&gt;fc.strict_ieee &amp;&amp; hw-&gt;fc.requested_mode == ixgbe_fc_rx_pause) {
<a name="l02222"></a>02222         hw_dbg(hw, <span class="stringliteral">&quot;ixgbe_fc_rx_pause not valid in strict IEEE mode\n&quot;</span>);
<a name="l02223"></a>02223         ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
<a name="l02224"></a>02224         <span class="keywordflow">goto</span> out;
<a name="l02225"></a>02225     }
<a name="l02226"></a>02226 
<a name="l02227"></a>02227     <span class="comment">/*</span>
<a name="l02228"></a>02228 <span class="comment">     * 10gig parts do not have a word in the EEPROM to determine the</span>
<a name="l02229"></a>02229 <span class="comment">     * default flow control setting, so we explicitly set it to full.</span>
<a name="l02230"></a>02230 <span class="comment">     */</span>
<a name="l02231"></a>02231     <span class="keywordflow">if</span> (hw-&gt;fc.requested_mode == ixgbe_fc_default)
<a name="l02232"></a>02232         hw-&gt;fc.requested_mode = ixgbe_fc_full;
<a name="l02233"></a>02233 
<a name="l02234"></a>02234     <span class="comment">/*</span>
<a name="l02235"></a>02235 <span class="comment">     * Set up the 1G and 10G flow control advertisement registers so the</span>
<a name="l02236"></a>02236 <span class="comment">     * HW will be able to do fc autoneg once the cable is plugged in.  If</span>
<a name="l02237"></a>02237 <span class="comment">     * we link at 10G, the 1G advertisement is harmless and vice versa.</span>
<a name="l02238"></a>02238 <span class="comment">     */</span>
<a name="l02239"></a>02239 
<a name="l02240"></a>02240     <span class="keywordflow">switch</span> (hw-&gt;phy.media_type) {
<a name="l02241"></a>02241     <span class="keywordflow">case</span> ixgbe_media_type_fiber:
<a name="l02242"></a>02242     <span class="keywordflow">case</span> ixgbe_media_type_backplane:
<a name="l02243"></a>02243         reg = IXGBE_READ_REG(hw, IXGBE_PCS1GANA);
<a name="l02244"></a>02244         reg_bp = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l02245"></a>02245         <span class="keywordflow">break</span>;
<a name="l02246"></a>02246 
<a name="l02247"></a>02247     <span class="keywordflow">case</span> ixgbe_media_type_copper:
<a name="l02248"></a>02248         hw-&gt;phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_ADVT,
<a name="l02249"></a>02249                     IXGBE_MDIO_AUTO_NEG_DEV_TYPE, &amp;reg_cu);
<a name="l02250"></a>02250         <span class="keywordflow">break</span>;
<a name="l02251"></a>02251 
<a name="l02252"></a>02252     <span class="keywordflow">default</span>:
<a name="l02253"></a>02253         ;
<a name="l02254"></a>02254     }
<a name="l02255"></a>02255 
<a name="l02256"></a>02256     <span class="comment">/*</span>
<a name="l02257"></a>02257 <span class="comment">     * The possible values of fc.requested_mode are:</span>
<a name="l02258"></a>02258 <span class="comment">     * 0: Flow control is completely disabled</span>
<a name="l02259"></a>02259 <span class="comment">     * 1: Rx flow control is enabled (we can receive pause frames,</span>
<a name="l02260"></a>02260 <span class="comment">     *    but not send pause frames).</span>
<a name="l02261"></a>02261 <span class="comment">     * 2: Tx flow control is enabled (we can send pause frames but</span>
<a name="l02262"></a>02262 <span class="comment">     *    we do not support receiving pause frames).</span>
<a name="l02263"></a>02263 <span class="comment">     * 3: Both Rx and Tx flow control (symmetric) are enabled.</span>
<a name="l02264"></a>02264 <span class="comment">#ifdef CONFIG_DCB</span>
<a name="l02265"></a>02265 <span class="comment">     * 4: Priority Flow Control is enabled.</span>
<a name="l02266"></a>02266 <span class="comment">#endif</span>
<a name="l02267"></a>02267 <span class="comment">     * other: Invalid.</span>
<a name="l02268"></a>02268 <span class="comment">     */</span>
<a name="l02269"></a>02269     <span class="keywordflow">switch</span> (hw-&gt;fc.requested_mode) {
<a name="l02270"></a>02270     <span class="keywordflow">case</span> ixgbe_fc_none:
<a name="l02271"></a>02271         <span class="comment">/* Flow control completely disabled by software override. */</span>
<a name="l02272"></a>02272         reg &amp;= ~(IXGBE_PCS1GANA_SYM_PAUSE | IXGBE_PCS1GANA_ASM_PAUSE);
<a name="l02273"></a>02273         <span class="keywordflow">if</span> (hw-&gt;phy.media_type == ixgbe_media_type_backplane)
<a name="l02274"></a>02274             reg_bp &amp;= ~(IXGBE_AUTOC_SYM_PAUSE |
<a name="l02275"></a>02275                     IXGBE_AUTOC_ASM_PAUSE);
<a name="l02276"></a>02276         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hw-&gt;phy.media_type == ixgbe_media_type_copper)
<a name="l02277"></a>02277             reg_cu &amp;= ~(IXGBE_TAF_SYM_PAUSE | IXGBE_TAF_ASM_PAUSE);
<a name="l02278"></a>02278         <span class="keywordflow">break</span>;
<a name="l02279"></a>02279     <span class="keywordflow">case</span> ixgbe_fc_rx_pause:
<a name="l02280"></a>02280         <span class="comment">/*</span>
<a name="l02281"></a>02281 <span class="comment">         * Rx Flow control is enabled and Tx Flow control is</span>
<a name="l02282"></a>02282 <span class="comment">         * disabled by software override. Since there really</span>
<a name="l02283"></a>02283 <span class="comment">         * isn&#39;t a way to advertise that we are capable of RX</span>
<a name="l02284"></a>02284 <span class="comment">         * Pause ONLY, we will advertise that we support both</span>
<a name="l02285"></a>02285 <span class="comment">         * symmetric and asymmetric Rx PAUSE.  Later, we will</span>
<a name="l02286"></a>02286 <span class="comment">         * disable the adapter&#39;s ability to send PAUSE frames.</span>
<a name="l02287"></a>02287 <span class="comment">         */</span>
<a name="l02288"></a>02288         reg |= (IXGBE_PCS1GANA_SYM_PAUSE | IXGBE_PCS1GANA_ASM_PAUSE);
<a name="l02289"></a>02289         <span class="keywordflow">if</span> (hw-&gt;phy.media_type == ixgbe_media_type_backplane)
<a name="l02290"></a>02290             reg_bp |= (IXGBE_AUTOC_SYM_PAUSE |
<a name="l02291"></a>02291                    IXGBE_AUTOC_ASM_PAUSE);
<a name="l02292"></a>02292         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hw-&gt;phy.media_type == ixgbe_media_type_copper)
<a name="l02293"></a>02293             reg_cu |= (IXGBE_TAF_SYM_PAUSE | IXGBE_TAF_ASM_PAUSE);
<a name="l02294"></a>02294         <span class="keywordflow">break</span>;
<a name="l02295"></a>02295     <span class="keywordflow">case</span> ixgbe_fc_tx_pause:
<a name="l02296"></a>02296         <span class="comment">/*</span>
<a name="l02297"></a>02297 <span class="comment">         * Tx Flow control is enabled, and Rx Flow control is</span>
<a name="l02298"></a>02298 <span class="comment">         * disabled by software override.</span>
<a name="l02299"></a>02299 <span class="comment">         */</span>
<a name="l02300"></a>02300         reg |= (IXGBE_PCS1GANA_ASM_PAUSE);
<a name="l02301"></a>02301         reg &amp;= ~(IXGBE_PCS1GANA_SYM_PAUSE);
<a name="l02302"></a>02302         <span class="keywordflow">if</span> (hw-&gt;phy.media_type == ixgbe_media_type_backplane) {
<a name="l02303"></a>02303             reg_bp |= (IXGBE_AUTOC_ASM_PAUSE);
<a name="l02304"></a>02304             reg_bp &amp;= ~(IXGBE_AUTOC_SYM_PAUSE);
<a name="l02305"></a>02305         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hw-&gt;phy.media_type == ixgbe_media_type_copper) {
<a name="l02306"></a>02306             reg_cu |= (IXGBE_TAF_ASM_PAUSE);
<a name="l02307"></a>02307             reg_cu &amp;= ~(IXGBE_TAF_SYM_PAUSE);
<a name="l02308"></a>02308         }
<a name="l02309"></a>02309         <span class="keywordflow">break</span>;
<a name="l02310"></a>02310     <span class="keywordflow">case</span> ixgbe_fc_full:
<a name="l02311"></a>02311         <span class="comment">/* Flow control (both Rx and Tx) is enabled by SW override. */</span>
<a name="l02312"></a>02312         reg |= (IXGBE_PCS1GANA_SYM_PAUSE | IXGBE_PCS1GANA_ASM_PAUSE);
<a name="l02313"></a>02313         <span class="keywordflow">if</span> (hw-&gt;phy.media_type == ixgbe_media_type_backplane)
<a name="l02314"></a>02314             reg_bp |= (IXGBE_AUTOC_SYM_PAUSE |
<a name="l02315"></a>02315                    IXGBE_AUTOC_ASM_PAUSE);
<a name="l02316"></a>02316         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hw-&gt;phy.media_type == ixgbe_media_type_copper)
<a name="l02317"></a>02317             reg_cu |= (IXGBE_TAF_SYM_PAUSE | IXGBE_TAF_ASM_PAUSE);
<a name="l02318"></a>02318         <span class="keywordflow">break</span>;
<a name="l02319"></a>02319 <span class="preprocessor">#ifdef CONFIG_DCB</span>
<a name="l02320"></a>02320 <span class="preprocessor"></span>    <span class="keywordflow">case</span> ixgbe_fc_pfc:
<a name="l02321"></a>02321         <span class="keywordflow">goto</span> out;
<a name="l02322"></a>02322         <span class="keywordflow">break</span>;
<a name="l02323"></a>02323 <span class="preprocessor">#endif </span><span class="comment">/* CONFIG_DCB */</span>
<a name="l02324"></a>02324     <span class="keywordflow">default</span>:
<a name="l02325"></a>02325         hw_dbg(hw, <span class="stringliteral">&quot;Flow control param set incorrectly\n&quot;</span>);
<a name="l02326"></a>02326         ret_val = IXGBE_ERR_CONFIG;
<a name="l02327"></a>02327         <span class="keywordflow">goto</span> out;
<a name="l02328"></a>02328         <span class="keywordflow">break</span>;
<a name="l02329"></a>02329     }
<a name="l02330"></a>02330 
<a name="l02331"></a>02331     <span class="keywordflow">if</span> (hw-&gt;mac.type != ixgbe_mac_X540) {
<a name="l02332"></a>02332         <span class="comment">/*</span>
<a name="l02333"></a>02333 <span class="comment">         * Enable auto-negotiation between the MAC &amp; PHY;</span>
<a name="l02334"></a>02334 <span class="comment">         * the MAC will advertise clause 37 flow control.</span>
<a name="l02335"></a>02335 <span class="comment">         */</span>
<a name="l02336"></a>02336         IXGBE_WRITE_REG(hw, IXGBE_PCS1GANA, reg);
<a name="l02337"></a>02337         reg = IXGBE_READ_REG(hw, IXGBE_PCS1GLCTL);
<a name="l02338"></a>02338 
<a name="l02339"></a>02339         <span class="comment">/* Disable AN timeout */</span>
<a name="l02340"></a>02340         <span class="keywordflow">if</span> (hw-&gt;fc.strict_ieee)
<a name="l02341"></a>02341             reg &amp;= ~IXGBE_PCS1GLCTL_AN_1G_TIMEOUT_EN;
<a name="l02342"></a>02342 
<a name="l02343"></a>02343         IXGBE_WRITE_REG(hw, IXGBE_PCS1GLCTL, reg);
<a name="l02344"></a>02344         hw_dbg(hw, <span class="stringliteral">&quot;Set up FC; PCS1GLCTL = 0x%08X\n&quot;</span>, reg);
<a name="l02345"></a>02345     }
<a name="l02346"></a>02346 
<a name="l02347"></a>02347     <span class="comment">/*</span>
<a name="l02348"></a>02348 <span class="comment">     * AUTOC restart handles negotiation of 1G and 10G on backplane</span>
<a name="l02349"></a>02349 <span class="comment">     * and copper. There is no need to set the PCS1GCTL register.</span>
<a name="l02350"></a>02350 <span class="comment">     *</span>
<a name="l02351"></a>02351 <span class="comment">     */</span>
<a name="l02352"></a>02352     <span class="keywordflow">if</span> (hw-&gt;phy.media_type == ixgbe_media_type_backplane) {
<a name="l02353"></a>02353         reg_bp |= IXGBE_AUTOC_AN_RESTART;
<a name="l02354"></a>02354         IXGBE_WRITE_REG(hw, IXGBE_AUTOC, reg_bp);
<a name="l02355"></a>02355     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((hw-&gt;phy.media_type == ixgbe_media_type_copper) &amp;&amp;
<a name="l02356"></a>02356             (ixgbe_device_supports_autoneg_fc(hw) == 0)) {
<a name="l02357"></a>02357         hw-&gt;phy.ops.write_reg(hw, IXGBE_MDIO_AUTO_NEG_ADVT,
<a name="l02358"></a>02358                       IXGBE_MDIO_AUTO_NEG_DEV_TYPE, reg_cu);
<a name="l02359"></a>02359     }
<a name="l02360"></a>02360 
<a name="l02361"></a>02361     hw_dbg(hw, <span class="stringliteral">&quot;Set up FC; IXGBE_AUTOC = 0x%08X\n&quot;</span>, reg);
<a name="l02362"></a>02362 out:
<a name="l02363"></a>02363     <span class="keywordflow">return</span> ret_val;
<a name="l02364"></a>02364 }
<a name="l02365"></a>02365 
<a name="l02375"></a>02375 s32 ixgbe_disable_pcie_master(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02376"></a>02376 {
<a name="l02377"></a>02377     u32 i;
<a name="l02378"></a>02378     u32 reg_val;
<a name="l02379"></a>02379     u32 number_of_queues;
<a name="l02380"></a>02380     s32 status = 0;
<a name="l02381"></a>02381 
<a name="l02382"></a>02382     <span class="comment">/* Just jump out if bus mastering is already disabled */</span>
<a name="l02383"></a>02383     <span class="keywordflow">if</span> (!(IXGBE_READ_REG(hw, IXGBE_STATUS) &amp; IXGBE_STATUS_GIO))
<a name="l02384"></a>02384         <span class="keywordflow">goto</span> out;
<a name="l02385"></a>02385 
<a name="l02386"></a>02386     <span class="comment">/* Disable the receive unit by stopping each queue */</span>
<a name="l02387"></a>02387     number_of_queues = hw-&gt;mac.max_rx_queues;
<a name="l02388"></a>02388     <span class="keywordflow">for</span> (i = 0; i &lt; number_of_queues; i++) {
<a name="l02389"></a>02389         reg_val = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i));
<a name="l02390"></a>02390         <span class="keywordflow">if</span> (reg_val &amp; IXGBE_RXDCTL_ENABLE) {
<a name="l02391"></a>02391             reg_val &amp;= ~IXGBE_RXDCTL_ENABLE;
<a name="l02392"></a>02392             IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(i), reg_val);
<a name="l02393"></a>02393         }
<a name="l02394"></a>02394     }
<a name="l02395"></a>02395 
<a name="l02396"></a>02396     reg_val = IXGBE_READ_REG(hw, IXGBE_CTRL);
<a name="l02397"></a>02397     reg_val |= IXGBE_CTRL_GIO_DIS;
<a name="l02398"></a>02398     IXGBE_WRITE_REG(hw, IXGBE_CTRL, reg_val);
<a name="l02399"></a>02399 
<a name="l02400"></a>02400     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_PCI_MASTER_DISABLE_TIMEOUT; i++) {
<a name="l02401"></a>02401         <span class="keywordflow">if</span> (!(IXGBE_READ_REG(hw, IXGBE_STATUS) &amp; IXGBE_STATUS_GIO))
<a name="l02402"></a>02402             <span class="keywordflow">goto</span> check_device_status;
<a name="l02403"></a>02403         udelay(100);
<a name="l02404"></a>02404     }
<a name="l02405"></a>02405 
<a name="l02406"></a>02406     hw_dbg(hw, <span class="stringliteral">&quot;GIO Master Disable bit didn&#39;t clear - requesting resets\n&quot;</span>);
<a name="l02407"></a>02407     status = IXGBE_ERR_MASTER_REQUESTS_PENDING;
<a name="l02408"></a>02408 
<a name="l02409"></a>02409     <span class="comment">/*</span>
<a name="l02410"></a>02410 <span class="comment">     * Before proceeding, make sure that the PCIe block does not have</span>
<a name="l02411"></a>02411 <span class="comment">     * transactions pending.</span>
<a name="l02412"></a>02412 <span class="comment">     */</span>
<a name="l02413"></a>02413 check_device_status:
<a name="l02414"></a>02414     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_PCI_MASTER_DISABLE_TIMEOUT; i++) {
<a name="l02415"></a>02415         <span class="keywordflow">if</span> (!(IXGBE_READ_PCIE_WORD(hw, IXGBE_PCI_DEVICE_STATUS) &amp;
<a name="l02416"></a>02416             IXGBE_PCI_DEVICE_STATUS_TRANSACTION_PENDING))
<a name="l02417"></a>02417             <span class="keywordflow">break</span>;
<a name="l02418"></a>02418         udelay(100);
<a name="l02419"></a>02419     }
<a name="l02420"></a>02420 
<a name="l02421"></a>02421     <span class="keywordflow">if</span> (i == IXGBE_PCI_MASTER_DISABLE_TIMEOUT)
<a name="l02422"></a>02422         hw_dbg(hw, <span class="stringliteral">&quot;PCIe transaction pending bit also did not clear.\n&quot;</span>);
<a name="l02423"></a>02423     <span class="keywordflow">else</span>
<a name="l02424"></a>02424         <span class="keywordflow">goto</span> out;
<a name="l02425"></a>02425 
<a name="l02426"></a>02426     <span class="comment">/*</span>
<a name="l02427"></a>02427 <span class="comment">     * Two consecutive resets are required via CTRL.RST per datasheet</span>
<a name="l02428"></a>02428 <span class="comment">     * 5.2.5.3.2 Master Disable.  We set a flag to inform the reset routine</span>
<a name="l02429"></a>02429 <span class="comment">     * of this need.  The first reset prevents new master requests from</span>
<a name="l02430"></a>02430 <span class="comment">     * being issued by our device.  We then must wait 1usec for any</span>
<a name="l02431"></a>02431 <span class="comment">     * remaining completions from the PCIe bus to trickle in, and then reset</span>
<a name="l02432"></a>02432 <span class="comment">     * again to clear out any effects they may have had on our device.</span>
<a name="l02433"></a>02433 <span class="comment">     */</span>
<a name="l02434"></a>02434      hw-&gt;mac.flags |= IXGBE_FLAGS_DOUBLE_RESET_REQUIRED;
<a name="l02435"></a>02435 
<a name="l02436"></a>02436 out:
<a name="l02437"></a>02437     <span class="keywordflow">return</span> status;
<a name="l02438"></a>02438 }
<a name="l02439"></a>02439 
<a name="l02440"></a>02440 
<a name="l02449"></a>02449 s32 ixgbe_acquire_swfw_sync(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 mask)
<a name="l02450"></a>02450 {
<a name="l02451"></a>02451     u32 gssr;
<a name="l02452"></a>02452     u32 swmask = mask;
<a name="l02453"></a>02453     u32 fwmask = mask &lt;&lt; 5;
<a name="l02454"></a>02454     s32 timeout = 200;
<a name="l02455"></a>02455 
<a name="l02456"></a>02456     <span class="keywordflow">while</span> (timeout) {
<a name="l02457"></a>02457         <span class="comment">/*</span>
<a name="l02458"></a>02458 <span class="comment">         * SW EEPROM semaphore bit is used for access to all</span>
<a name="l02459"></a>02459 <span class="comment">         * SW_FW_SYNC/GSSR bits (not just EEPROM)</span>
<a name="l02460"></a>02460 <span class="comment">         */</span>
<a name="l02461"></a>02461         <span class="keywordflow">if</span> (ixgbe_get_eeprom_semaphore(hw))
<a name="l02462"></a>02462             <span class="keywordflow">return</span> IXGBE_ERR_SWFW_SYNC;
<a name="l02463"></a>02463 
<a name="l02464"></a>02464         gssr = IXGBE_READ_REG(hw, IXGBE_GSSR);
<a name="l02465"></a>02465         <span class="keywordflow">if</span> (!(gssr &amp; (fwmask | swmask)))
<a name="l02466"></a>02466             <span class="keywordflow">break</span>;
<a name="l02467"></a>02467 
<a name="l02468"></a>02468         <span class="comment">/*</span>
<a name="l02469"></a>02469 <span class="comment">         * Firmware currently using resource (fwmask) or other software</span>
<a name="l02470"></a>02470 <span class="comment">         * thread currently using resource (swmask)</span>
<a name="l02471"></a>02471 <span class="comment">         */</span>
<a name="l02472"></a>02472         ixgbe_release_eeprom_semaphore(hw);
<a name="l02473"></a>02473         msleep(5);
<a name="l02474"></a>02474         timeout--;
<a name="l02475"></a>02475     }
<a name="l02476"></a>02476 
<a name="l02477"></a>02477     <span class="keywordflow">if</span> (!timeout) {
<a name="l02478"></a>02478         hw_dbg(hw, <span class="stringliteral">&quot;Driver can&#39;t access resource, SW_FW_SYNC timeout.\n&quot;</span>);
<a name="l02479"></a>02479         <span class="keywordflow">return</span> IXGBE_ERR_SWFW_SYNC;
<a name="l02480"></a>02480     }
<a name="l02481"></a>02481 
<a name="l02482"></a>02482     gssr |= swmask;
<a name="l02483"></a>02483     IXGBE_WRITE_REG(hw, IXGBE_GSSR, gssr);
<a name="l02484"></a>02484 
<a name="l02485"></a>02485     ixgbe_release_eeprom_semaphore(hw);
<a name="l02486"></a>02486     <span class="keywordflow">return</span> 0;
<a name="l02487"></a>02487 }
<a name="l02488"></a>02488 
<a name="l02497"></a>02497 <span class="keywordtype">void</span> ixgbe_release_swfw_sync(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 mask)
<a name="l02498"></a>02498 {
<a name="l02499"></a>02499     u32 gssr;
<a name="l02500"></a>02500     u32 swmask = mask;
<a name="l02501"></a>02501 
<a name="l02502"></a>02502     ixgbe_get_eeprom_semaphore(hw);
<a name="l02503"></a>02503 
<a name="l02504"></a>02504     gssr = IXGBE_READ_REG(hw, IXGBE_GSSR);
<a name="l02505"></a>02505     gssr &amp;= ~swmask;
<a name="l02506"></a>02506     IXGBE_WRITE_REG(hw, IXGBE_GSSR, gssr);
<a name="l02507"></a>02507 
<a name="l02508"></a>02508     ixgbe_release_eeprom_semaphore(hw);
<a name="l02509"></a>02509 }
<a name="l02510"></a>02510 
<a name="l02518"></a>02518 s32 ixgbe_enable_rx_dma_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 regval)
<a name="l02519"></a>02519 {
<a name="l02520"></a>02520     IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, regval);
<a name="l02521"></a>02521 
<a name="l02522"></a>02522     <span class="keywordflow">return</span> 0;
<a name="l02523"></a>02523 }
<a name="l02524"></a>02524 
<a name="l02530"></a>02530 s32 ixgbe_blink_led_start_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 index)
<a name="l02531"></a>02531 {
<a name="l02532"></a>02532     ixgbe_link_speed speed = 0;
<a name="l02533"></a>02533     <span class="keywordtype">bool</span> link_up = 0;
<a name="l02534"></a>02534     u32 autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l02535"></a>02535     u32 led_reg = IXGBE_READ_REG(hw, IXGBE_LEDCTL);
<a name="l02536"></a>02536 
<a name="l02537"></a>02537     <span class="comment">/*</span>
<a name="l02538"></a>02538 <span class="comment">     * Link must be up to auto-blink the LEDs;</span>
<a name="l02539"></a>02539 <span class="comment">     * Force it if link is down.</span>
<a name="l02540"></a>02540 <span class="comment">     */</span>
<a name="l02541"></a>02541     hw-&gt;mac.ops.check_link(hw, &amp;speed, &amp;link_up, <span class="keyword">false</span>);
<a name="l02542"></a>02542 
<a name="l02543"></a>02543     <span class="keywordflow">if</span> (!link_up) {
<a name="l02544"></a>02544         autoc_reg |= IXGBE_AUTOC_AN_RESTART;
<a name="l02545"></a>02545         autoc_reg |= IXGBE_AUTOC_FLU;
<a name="l02546"></a>02546         IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg);
<a name="l02547"></a>02547         msleep(10);
<a name="l02548"></a>02548     }
<a name="l02549"></a>02549 
<a name="l02550"></a>02550     led_reg &amp;= ~IXGBE_LED_MODE_MASK(index);
<a name="l02551"></a>02551     led_reg |= IXGBE_LED_BLINK(index);
<a name="l02552"></a>02552     IXGBE_WRITE_REG(hw, IXGBE_LEDCTL, led_reg);
<a name="l02553"></a>02553     IXGBE_WRITE_FLUSH(hw);
<a name="l02554"></a>02554 
<a name="l02555"></a>02555     <span class="keywordflow">return</span> 0;
<a name="l02556"></a>02556 }
<a name="l02557"></a>02557 
<a name="l02563"></a>02563 s32 ixgbe_blink_led_stop_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 index)
<a name="l02564"></a>02564 {
<a name="l02565"></a>02565     u32 autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l02566"></a>02566     u32 led_reg = IXGBE_READ_REG(hw, IXGBE_LEDCTL);
<a name="l02567"></a>02567 
<a name="l02568"></a>02568     autoc_reg &amp;= ~IXGBE_AUTOC_FLU;
<a name="l02569"></a>02569     autoc_reg |= IXGBE_AUTOC_AN_RESTART;
<a name="l02570"></a>02570     IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg);
<a name="l02571"></a>02571 
<a name="l02572"></a>02572     led_reg &amp;= ~IXGBE_LED_MODE_MASK(index);
<a name="l02573"></a>02573     led_reg &amp;= ~IXGBE_LED_BLINK(index);
<a name="l02574"></a>02574     led_reg |= IXGBE_LED_LINK_ACTIVE &lt;&lt; IXGBE_LED_MODE_SHIFT(index);
<a name="l02575"></a>02575     IXGBE_WRITE_REG(hw, IXGBE_LEDCTL, led_reg);
<a name="l02576"></a>02576     IXGBE_WRITE_FLUSH(hw);
<a name="l02577"></a>02577 
<a name="l02578"></a>02578     <span class="keywordflow">return</span> 0;
<a name="l02579"></a>02579 }
<a name="l02580"></a>02580 
<a name="l02590"></a>02590 <span class="keyword">static</span> s32 ixgbe_get_san_mac_addr_offset(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l02591"></a>02591                                         u16 *san_mac_offset)
<a name="l02592"></a>02592 {
<a name="l02593"></a>02593     <span class="comment">/*</span>
<a name="l02594"></a>02594 <span class="comment">     * First read the EEPROM pointer to see if the MAC addresses are</span>
<a name="l02595"></a>02595 <span class="comment">     * available.</span>
<a name="l02596"></a>02596 <span class="comment">     */</span>
<a name="l02597"></a>02597     hw-&gt;eeprom.ops.read(hw, IXGBE_SAN_MAC_ADDR_PTR, san_mac_offset);
<a name="l02598"></a>02598 
<a name="l02599"></a>02599     <span class="keywordflow">return</span> 0;
<a name="l02600"></a>02600 }
<a name="l02601"></a>02601 
<a name="l02612"></a>02612 s32 ixgbe_get_san_mac_addr_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *san_mac_addr)
<a name="l02613"></a>02613 {
<a name="l02614"></a>02614     u16 san_mac_data, san_mac_offset;
<a name="l02615"></a>02615     u8 i;
<a name="l02616"></a>02616 
<a name="l02617"></a>02617     <span class="comment">/*</span>
<a name="l02618"></a>02618 <span class="comment">     * First read the EEPROM pointer to see if the MAC addresses are</span>
<a name="l02619"></a>02619 <span class="comment">     * available.  If they&#39;re not, no point in calling set_lan_id() here.</span>
<a name="l02620"></a>02620 <span class="comment">     */</span>
<a name="l02621"></a>02621     ixgbe_get_san_mac_addr_offset(hw, &amp;san_mac_offset);
<a name="l02622"></a>02622 
<a name="l02623"></a>02623     <span class="keywordflow">if</span> ((san_mac_offset == 0) || (san_mac_offset == 0xFFFF)) {
<a name="l02624"></a>02624         <span class="comment">/*</span>
<a name="l02625"></a>02625 <span class="comment">         * No addresses available in this EEPROM.  It&#39;s not an</span>
<a name="l02626"></a>02626 <span class="comment">         * error though, so just wipe the local address and return.</span>
<a name="l02627"></a>02627 <span class="comment">         */</span>
<a name="l02628"></a>02628         <span class="keywordflow">for</span> (i = 0; i &lt; 6; i++)
<a name="l02629"></a>02629             san_mac_addr[i] = 0xFF;
<a name="l02630"></a>02630 
<a name="l02631"></a>02631         <span class="keywordflow">goto</span> san_mac_addr_out;
<a name="l02632"></a>02632     }
<a name="l02633"></a>02633 
<a name="l02634"></a>02634     <span class="comment">/* make sure we know which port we need to program */</span>
<a name="l02635"></a>02635     hw-&gt;mac.ops.set_lan_id(hw);
<a name="l02636"></a>02636     <span class="comment">/* apply the port offset to the address offset */</span>
<a name="l02637"></a>02637     (hw-&gt;bus.func) ? (san_mac_offset += IXGBE_SAN_MAC_ADDR_PORT1_OFFSET) :
<a name="l02638"></a>02638                      (san_mac_offset += IXGBE_SAN_MAC_ADDR_PORT0_OFFSET);
<a name="l02639"></a>02639     <span class="keywordflow">for</span> (i = 0; i &lt; 3; i++) {
<a name="l02640"></a>02640         hw-&gt;eeprom.ops.read(hw, san_mac_offset, &amp;san_mac_data);
<a name="l02641"></a>02641         san_mac_addr[i * 2] = (u8)(san_mac_data);
<a name="l02642"></a>02642         san_mac_addr[i * 2 + 1] = (u8)(san_mac_data &gt;&gt; 8);
<a name="l02643"></a>02643         san_mac_offset++;
<a name="l02644"></a>02644     }
<a name="l02645"></a>02645 
<a name="l02646"></a>02646 san_mac_addr_out:
<a name="l02647"></a>02647     <span class="keywordflow">return</span> 0;
<a name="l02648"></a>02648 }
<a name="l02649"></a>02649 
<a name="l02657"></a>02657 s32 ixgbe_set_san_mac_addr_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *san_mac_addr)
<a name="l02658"></a>02658 {
<a name="l02659"></a>02659     s32 status = 0;
<a name="l02660"></a>02660     u16 san_mac_data, san_mac_offset;
<a name="l02661"></a>02661     u8 i;
<a name="l02662"></a>02662 
<a name="l02663"></a>02663     <span class="comment">/* Look for SAN mac address pointer.  If not defined, return */</span>
<a name="l02664"></a>02664     ixgbe_get_san_mac_addr_offset(hw, &amp;san_mac_offset);
<a name="l02665"></a>02665 
<a name="l02666"></a>02666     <span class="keywordflow">if</span> ((san_mac_offset == 0) || (san_mac_offset == 0xFFFF)) {
<a name="l02667"></a>02667         status = IXGBE_ERR_NO_SAN_ADDR_PTR;
<a name="l02668"></a>02668         <span class="keywordflow">goto</span> san_mac_addr_out;
<a name="l02669"></a>02669     }
<a name="l02670"></a>02670 
<a name="l02671"></a>02671     <span class="comment">/* Make sure we know which port we need to write */</span>
<a name="l02672"></a>02672     hw-&gt;mac.ops.set_lan_id(hw);
<a name="l02673"></a>02673     <span class="comment">/* Apply the port offset to the address offset */</span>
<a name="l02674"></a>02674     (hw-&gt;bus.func) ? (san_mac_offset += IXGBE_SAN_MAC_ADDR_PORT1_OFFSET) :
<a name="l02675"></a>02675                      (san_mac_offset += IXGBE_SAN_MAC_ADDR_PORT0_OFFSET);
<a name="l02676"></a>02676 
<a name="l02677"></a>02677     <span class="keywordflow">for</span> (i = 0; i &lt; 3; i++) {
<a name="l02678"></a>02678         san_mac_data = (u16)((u16)(san_mac_addr[i * 2 + 1]) &lt;&lt; 8);
<a name="l02679"></a>02679         san_mac_data |= (u16)(san_mac_addr[i * 2]);
<a name="l02680"></a>02680         hw-&gt;eeprom.ops.write(hw, san_mac_offset, san_mac_data);
<a name="l02681"></a>02681         san_mac_offset++;
<a name="l02682"></a>02682     }
<a name="l02683"></a>02683 
<a name="l02684"></a>02684 san_mac_addr_out:
<a name="l02685"></a>02685     <span class="keywordflow">return</span> status;
<a name="l02686"></a>02686 }
<a name="l02687"></a>02687 
<a name="l02695"></a>02695 u32 ixgbe_get_pcie_msix_count_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02696"></a>02696 {
<a name="l02697"></a>02697     u32 msix_count = 64;
<a name="l02698"></a>02698 
<a name="l02699"></a>02699     <span class="keywordflow">if</span> (hw-&gt;mac.msix_vectors_from_pcie) {
<a name="l02700"></a>02700         msix_count = IXGBE_READ_PCIE_WORD(hw,
<a name="l02701"></a>02701                                           IXGBE_PCIE_MSIX_82599_CAPS);
<a name="l02702"></a>02702         msix_count &amp;= IXGBE_PCIE_MSIX_TBL_SZ_MASK;
<a name="l02703"></a>02703 
<a name="l02704"></a>02704         <span class="comment">/* MSI-X count is zero-based in HW, so increment to give</span>
<a name="l02705"></a>02705 <span class="comment">         * proper value */</span>
<a name="l02706"></a>02706         msix_count++;
<a name="l02707"></a>02707     }
<a name="l02708"></a>02708 
<a name="l02709"></a>02709     <span class="keywordflow">return</span> msix_count;
<a name="l02710"></a>02710 }
<a name="l02711"></a>02711 
<a name="l02721"></a>02721 s32 ixgbe_insert_mac_addr_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *addr, u32 vmdq)
<a name="l02722"></a>02722 {
<a name="l02723"></a>02723     <span class="keyword">static</span> <span class="keyword">const</span> u32 NO_EMPTY_RAR_FOUND = 0xFFFFFFFF;
<a name="l02724"></a>02724     u32 first_empty_rar = NO_EMPTY_RAR_FOUND;
<a name="l02725"></a>02725     u32 rar;
<a name="l02726"></a>02726     u32 rar_low, rar_high;
<a name="l02727"></a>02727     u32 addr_low, addr_high;
<a name="l02728"></a>02728 
<a name="l02729"></a>02729     <span class="comment">/* swap bytes for HW little endian */</span>
<a name="l02730"></a>02730     addr_low  = addr[0] | (addr[1] &lt;&lt; 8)
<a name="l02731"></a>02731                 | (addr[2] &lt;&lt; 16)
<a name="l02732"></a>02732                 | (addr[3] &lt;&lt; 24);
<a name="l02733"></a>02733     addr_high = addr[4] | (addr[5] &lt;&lt; 8);
<a name="l02734"></a>02734 
<a name="l02735"></a>02735     <span class="comment">/*</span>
<a name="l02736"></a>02736 <span class="comment">     * Either find the mac_id in rar or find the first empty space.</span>
<a name="l02737"></a>02737 <span class="comment">     * rar_highwater points to just after the highest currently used</span>
<a name="l02738"></a>02738 <span class="comment">     * rar in order to shorten the search.  It grows when we add a new</span>
<a name="l02739"></a>02739 <span class="comment">     * rar to the top.</span>
<a name="l02740"></a>02740 <span class="comment">     */</span>
<a name="l02741"></a>02741     <span class="keywordflow">for</span> (rar = 0; rar &lt; hw-&gt;mac.rar_highwater; rar++) {
<a name="l02742"></a>02742         rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(rar));
<a name="l02743"></a>02743 
<a name="l02744"></a>02744         <span class="keywordflow">if</span> (((IXGBE_RAH_AV &amp; rar_high) == 0)
<a name="l02745"></a>02745             &amp;&amp; first_empty_rar == NO_EMPTY_RAR_FOUND) {
<a name="l02746"></a>02746             first_empty_rar = rar;
<a name="l02747"></a>02747         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((rar_high &amp; 0xFFFF) == addr_high) {
<a name="l02748"></a>02748             rar_low = IXGBE_READ_REG(hw, IXGBE_RAL(rar));
<a name="l02749"></a>02749             <span class="keywordflow">if</span> (rar_low == addr_low)
<a name="l02750"></a>02750                 <span class="keywordflow">break</span>;    <span class="comment">/* found it already in the rars */</span>
<a name="l02751"></a>02751         }
<a name="l02752"></a>02752     }
<a name="l02753"></a>02753 
<a name="l02754"></a>02754     <span class="keywordflow">if</span> (rar &lt; hw-&gt;mac.rar_highwater) {
<a name="l02755"></a>02755         <span class="comment">/* already there so just add to the pool bits */</span>
<a name="l02756"></a>02756         ixgbe_set_vmdq(hw, rar, vmdq);
<a name="l02757"></a>02757     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (first_empty_rar != NO_EMPTY_RAR_FOUND) {
<a name="l02758"></a>02758         <span class="comment">/* stick it into first empty RAR slot we found */</span>
<a name="l02759"></a>02759         rar = first_empty_rar;
<a name="l02760"></a>02760         ixgbe_set_rar(hw, rar, addr, vmdq, IXGBE_RAH_AV);
<a name="l02761"></a>02761     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (rar == hw-&gt;mac.rar_highwater) {
<a name="l02762"></a>02762         <span class="comment">/* add it to the top of the list and inc the highwater mark */</span>
<a name="l02763"></a>02763         ixgbe_set_rar(hw, rar, addr, vmdq, IXGBE_RAH_AV);
<a name="l02764"></a>02764         hw-&gt;mac.rar_highwater++;
<a name="l02765"></a>02765     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (rar &gt;= hw-&gt;mac.num_rar_entries) {
<a name="l02766"></a>02766         <span class="keywordflow">return</span> IXGBE_ERR_INVALID_MAC_ADDR;
<a name="l02767"></a>02767     }
<a name="l02768"></a>02768 
<a name="l02769"></a>02769     <span class="comment">/*</span>
<a name="l02770"></a>02770 <span class="comment">     * If we found rar[0], make sure the default pool bit (we use pool 0)</span>
<a name="l02771"></a>02771 <span class="comment">     * remains cleared to be sure default pool packets will get delivered</span>
<a name="l02772"></a>02772 <span class="comment">     */</span>
<a name="l02773"></a>02773     <span class="keywordflow">if</span> (rar == 0)
<a name="l02774"></a>02774         ixgbe_clear_vmdq(hw, rar, 0);
<a name="l02775"></a>02775 
<a name="l02776"></a>02776     <span class="keywordflow">return</span> rar;
<a name="l02777"></a>02777 }
<a name="l02778"></a>02778 
<a name="l02785"></a>02785 s32 ixgbe_clear_vmdq_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 rar, u32 vmdq)
<a name="l02786"></a>02786 {
<a name="l02787"></a>02787     u32 mpsar_lo, mpsar_hi;
<a name="l02788"></a>02788     u32 rar_entries = hw-&gt;mac.num_rar_entries;
<a name="l02789"></a>02789 
<a name="l02790"></a>02790     <span class="comment">/* Make sure we are using a valid rar index range */</span>
<a name="l02791"></a>02791     <span class="keywordflow">if</span> (rar &gt;= rar_entries) {
<a name="l02792"></a>02792         hw_dbg(hw, <span class="stringliteral">&quot;RAR index %d is out of range.\n&quot;</span>, rar);
<a name="l02793"></a>02793         <span class="keywordflow">return</span> IXGBE_ERR_INVALID_ARGUMENT;
<a name="l02794"></a>02794     }
<a name="l02795"></a>02795 
<a name="l02796"></a>02796     mpsar_lo = IXGBE_READ_REG(hw, IXGBE_MPSAR_LO(rar));
<a name="l02797"></a>02797     mpsar_hi = IXGBE_READ_REG(hw, IXGBE_MPSAR_HI(rar));
<a name="l02798"></a>02798 
<a name="l02799"></a>02799     <span class="keywordflow">if</span> (!mpsar_lo &amp;&amp; !mpsar_hi)
<a name="l02800"></a>02800         <span class="keywordflow">goto</span> done;
<a name="l02801"></a>02801 
<a name="l02802"></a>02802     <span class="keywordflow">if</span> (vmdq == IXGBE_CLEAR_VMDQ_ALL) {
<a name="l02803"></a>02803         <span class="keywordflow">if</span> (mpsar_lo) {
<a name="l02804"></a>02804             IXGBE_WRITE_REG(hw, IXGBE_MPSAR_LO(rar), 0);
<a name="l02805"></a>02805             mpsar_lo = 0;
<a name="l02806"></a>02806         }
<a name="l02807"></a>02807         <span class="keywordflow">if</span> (mpsar_hi) {
<a name="l02808"></a>02808             IXGBE_WRITE_REG(hw, IXGBE_MPSAR_HI(rar), 0);
<a name="l02809"></a>02809             mpsar_hi = 0;
<a name="l02810"></a>02810         }
<a name="l02811"></a>02811     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (vmdq &lt; 32) {
<a name="l02812"></a>02812         mpsar_lo &amp;= ~(1 &lt;&lt; vmdq);
<a name="l02813"></a>02813         IXGBE_WRITE_REG(hw, IXGBE_MPSAR_LO(rar), mpsar_lo);
<a name="l02814"></a>02814     } <span class="keywordflow">else</span> {
<a name="l02815"></a>02815         mpsar_hi &amp;= ~(1 &lt;&lt; (vmdq - 32));
<a name="l02816"></a>02816         IXGBE_WRITE_REG(hw, IXGBE_MPSAR_HI(rar), mpsar_hi);
<a name="l02817"></a>02817     }
<a name="l02818"></a>02818 
<a name="l02819"></a>02819     <span class="comment">/* was that the last pool using this rar? */</span>
<a name="l02820"></a>02820     <span class="keywordflow">if</span> (mpsar_lo == 0 &amp;&amp; mpsar_hi == 0 &amp;&amp; rar != 0)
<a name="l02821"></a>02821         hw-&gt;mac.ops.clear_rar(hw, rar);
<a name="l02822"></a>02822 done:
<a name="l02823"></a>02823     <span class="keywordflow">return</span> 0;
<a name="l02824"></a>02824 }
<a name="l02825"></a>02825 
<a name="l02832"></a>02832 s32 ixgbe_set_vmdq_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 rar, u32 vmdq)
<a name="l02833"></a>02833 {
<a name="l02834"></a>02834     u32 mpsar;
<a name="l02835"></a>02835     u32 rar_entries = hw-&gt;mac.num_rar_entries;
<a name="l02836"></a>02836 
<a name="l02837"></a>02837     <span class="comment">/* Make sure we are using a valid rar index range */</span>
<a name="l02838"></a>02838     <span class="keywordflow">if</span> (rar &gt;= rar_entries) {
<a name="l02839"></a>02839         hw_dbg(hw, <span class="stringliteral">&quot;RAR index %d is out of range.\n&quot;</span>, rar);
<a name="l02840"></a>02840         <span class="keywordflow">return</span> IXGBE_ERR_INVALID_ARGUMENT;
<a name="l02841"></a>02841     }
<a name="l02842"></a>02842 
<a name="l02843"></a>02843     <span class="keywordflow">if</span> (vmdq &lt; 32) {
<a name="l02844"></a>02844         mpsar = IXGBE_READ_REG(hw, IXGBE_MPSAR_LO(rar));
<a name="l02845"></a>02845         mpsar |= 1 &lt;&lt; vmdq;
<a name="l02846"></a>02846         IXGBE_WRITE_REG(hw, IXGBE_MPSAR_LO(rar), mpsar);
<a name="l02847"></a>02847     } <span class="keywordflow">else</span> {
<a name="l02848"></a>02848         mpsar = IXGBE_READ_REG(hw, IXGBE_MPSAR_HI(rar));
<a name="l02849"></a>02849         mpsar |= 1 &lt;&lt; (vmdq - 32);
<a name="l02850"></a>02850         IXGBE_WRITE_REG(hw, IXGBE_MPSAR_HI(rar), mpsar);
<a name="l02851"></a>02851     }
<a name="l02852"></a>02852     <span class="keywordflow">return</span> 0;
<a name="l02853"></a>02853 }
<a name="l02854"></a>02854 
<a name="l02859"></a>02859 s32 ixgbe_init_uta_tables_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02860"></a>02860 {
<a name="l02861"></a>02861     <span class="keywordtype">int</span> i;
<a name="l02862"></a>02862 
<a name="l02863"></a>02863     hw_dbg(hw, <span class="stringliteral">&quot; Clearing UTA\n&quot;</span>);
<a name="l02864"></a>02864 
<a name="l02865"></a>02865     <span class="keywordflow">for</span> (i = 0; i &lt; 128; i++)
<a name="l02866"></a>02866         IXGBE_WRITE_REG(hw, IXGBE_UTA(i), 0);
<a name="l02867"></a>02867 
<a name="l02868"></a>02868     <span class="keywordflow">return</span> 0;
<a name="l02869"></a>02869 }
<a name="l02870"></a>02870 
<a name="l02879"></a>02879 s32 ixgbe_find_vlvf_slot(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 vlan)
<a name="l02880"></a>02880 {
<a name="l02881"></a>02881     u32 bits = 0;
<a name="l02882"></a>02882     u32 first_empty_slot = 0;
<a name="l02883"></a>02883     s32 regindex;
<a name="l02884"></a>02884 
<a name="l02885"></a>02885     <span class="comment">/* short cut the special case */</span>
<a name="l02886"></a>02886     <span class="keywordflow">if</span> (vlan == 0)
<a name="l02887"></a>02887         <span class="keywordflow">return</span> 0;
<a name="l02888"></a>02888 
<a name="l02889"></a>02889     <span class="comment">/*</span>
<a name="l02890"></a>02890 <span class="comment">      * Search for the vlan id in the VLVF entries. Save off the first empty</span>
<a name="l02891"></a>02891 <span class="comment">      * slot found along the way</span>
<a name="l02892"></a>02892 <span class="comment">      */</span>
<a name="l02893"></a>02893     <span class="keywordflow">for</span> (regindex = 1; regindex &lt; IXGBE_VLVF_ENTRIES; regindex++) {
<a name="l02894"></a>02894         bits = IXGBE_READ_REG(hw, IXGBE_VLVF(regindex));
<a name="l02895"></a>02895         <span class="keywordflow">if</span> (!bits &amp;&amp; !(first_empty_slot))
<a name="l02896"></a>02896             first_empty_slot = regindex;
<a name="l02897"></a>02897         <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((bits &amp; 0x0FFF) == vlan)
<a name="l02898"></a>02898             <span class="keywordflow">break</span>;
<a name="l02899"></a>02899     }
<a name="l02900"></a>02900 
<a name="l02901"></a>02901     <span class="comment">/*</span>
<a name="l02902"></a>02902 <span class="comment">      * If regindex is less than IXGBE_VLVF_ENTRIES, then we found the vlan</span>
<a name="l02903"></a>02903 <span class="comment">      * in the VLVF. Else use the first empty VLVF register for this</span>
<a name="l02904"></a>02904 <span class="comment">      * vlan id.</span>
<a name="l02905"></a>02905 <span class="comment">      */</span>
<a name="l02906"></a>02906     <span class="keywordflow">if</span> (regindex &gt;= IXGBE_VLVF_ENTRIES) {
<a name="l02907"></a>02907         <span class="keywordflow">if</span> (first_empty_slot)
<a name="l02908"></a>02908             regindex = first_empty_slot;
<a name="l02909"></a>02909         <span class="keywordflow">else</span> {
<a name="l02910"></a>02910             hw_dbg(hw, <span class="stringliteral">&quot;No space in VLVF.\n&quot;</span>);
<a name="l02911"></a>02911             regindex = IXGBE_ERR_NO_SPACE;
<a name="l02912"></a>02912         }
<a name="l02913"></a>02913     }
<a name="l02914"></a>02914 
<a name="l02915"></a>02915     <span class="keywordflow">return</span> regindex;
<a name="l02916"></a>02916 }
<a name="l02917"></a>02917 
<a name="l02927"></a>02927 s32 ixgbe_set_vfta_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 vlan, u32 vind,
<a name="l02928"></a>02928                            <span class="keywordtype">bool</span> vlan_on)
<a name="l02929"></a>02929 {
<a name="l02930"></a>02930     s32 regindex;
<a name="l02931"></a>02931     u32 bitindex;
<a name="l02932"></a>02932     u32 vfta;
<a name="l02933"></a>02933     u32 bits;
<a name="l02934"></a>02934     u32 vt;
<a name="l02935"></a>02935     u32 targetbit;
<a name="l02936"></a>02936     <span class="keywordtype">bool</span> vfta_changed = <span class="keyword">false</span>;
<a name="l02937"></a>02937 
<a name="l02938"></a>02938     <span class="keywordflow">if</span> (vlan &gt; 4095)
<a name="l02939"></a>02939         <span class="keywordflow">return</span> IXGBE_ERR_PARAM;
<a name="l02940"></a>02940 
<a name="l02941"></a>02941     <span class="comment">/*</span>
<a name="l02942"></a>02942 <span class="comment">     * this is a 2 part operation - first the VFTA, then the</span>
<a name="l02943"></a>02943 <span class="comment">     * VLVF and VLVFB if VT Mode is set</span>
<a name="l02944"></a>02944 <span class="comment">     * We don&#39;t write the VFTA until we know the VLVF part succeeded.</span>
<a name="l02945"></a>02945 <span class="comment">     */</span>
<a name="l02946"></a>02946 
<a name="l02947"></a>02947     <span class="comment">/* Part 1</span>
<a name="l02948"></a>02948 <span class="comment">     * The VFTA is a bitstring made up of 128 32-bit registers</span>
<a name="l02949"></a>02949 <span class="comment">     * that enable the particular VLAN id, much like the MTA:</span>
<a name="l02950"></a>02950 <span class="comment">     *    bits[11-5]: which register</span>
<a name="l02951"></a>02951 <span class="comment">     *    bits[4-0]:  which bit in the register</span>
<a name="l02952"></a>02952 <span class="comment">     */</span>
<a name="l02953"></a>02953     regindex = (vlan &gt;&gt; 5) &amp; 0x7F;
<a name="l02954"></a>02954     bitindex = vlan &amp; 0x1F;
<a name="l02955"></a>02955     targetbit = (1 &lt;&lt; bitindex);
<a name="l02956"></a>02956     vfta = IXGBE_READ_REG(hw, IXGBE_VFTA(regindex));
<a name="l02957"></a>02957 
<a name="l02958"></a>02958     <span class="keywordflow">if</span> (vlan_on) {
<a name="l02959"></a>02959         <span class="keywordflow">if</span> (!(vfta &amp; targetbit)) {
<a name="l02960"></a>02960             vfta |= targetbit;
<a name="l02961"></a>02961             vfta_changed = <span class="keyword">true</span>;
<a name="l02962"></a>02962         }
<a name="l02963"></a>02963     } <span class="keywordflow">else</span> {
<a name="l02964"></a>02964         <span class="keywordflow">if</span> ((vfta &amp; targetbit)) {
<a name="l02965"></a>02965             vfta &amp;= ~targetbit;
<a name="l02966"></a>02966             vfta_changed = <span class="keyword">true</span>;
<a name="l02967"></a>02967         }
<a name="l02968"></a>02968     }
<a name="l02969"></a>02969 
<a name="l02970"></a>02970     <span class="comment">/* Part 2</span>
<a name="l02971"></a>02971 <span class="comment">     * If VT Mode is set</span>
<a name="l02972"></a>02972 <span class="comment">     *   Either vlan_on</span>
<a name="l02973"></a>02973 <span class="comment">     *     make sure the vlan is in VLVF</span>
<a name="l02974"></a>02974 <span class="comment">     *     set the vind bit in the matching VLVFB</span>
<a name="l02975"></a>02975 <span class="comment">     *   Or !vlan_on</span>
<a name="l02976"></a>02976 <span class="comment">     *     clear the pool bit and possibly the vind</span>
<a name="l02977"></a>02977 <span class="comment">     */</span>
<a name="l02978"></a>02978     vt = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
<a name="l02979"></a>02979     <span class="keywordflow">if</span> (vt &amp; IXGBE_VT_CTL_VT_ENABLE) {
<a name="l02980"></a>02980         s32 vlvf_index;
<a name="l02981"></a>02981 
<a name="l02982"></a>02982         vlvf_index = ixgbe_find_vlvf_slot(hw, vlan);
<a name="l02983"></a>02983         <span class="keywordflow">if</span> (vlvf_index &lt; 0)
<a name="l02984"></a>02984             <span class="keywordflow">return</span> vlvf_index;
<a name="l02985"></a>02985 
<a name="l02986"></a>02986         <span class="keywordflow">if</span> (vlan_on) {
<a name="l02987"></a>02987             <span class="comment">/* set the pool bit */</span>
<a name="l02988"></a>02988             <span class="keywordflow">if</span> (vind &lt; 32) {
<a name="l02989"></a>02989                 bits = IXGBE_READ_REG(hw,
<a name="l02990"></a>02990                         IXGBE_VLVFB(vlvf_index*2));
<a name="l02991"></a>02991                 bits |= (1 &lt;&lt; vind);
<a name="l02992"></a>02992                 IXGBE_WRITE_REG(hw,
<a name="l02993"></a>02993                         IXGBE_VLVFB(vlvf_index*2),
<a name="l02994"></a>02994                         bits);
<a name="l02995"></a>02995             } <span class="keywordflow">else</span> {
<a name="l02996"></a>02996                 bits = IXGBE_READ_REG(hw,
<a name="l02997"></a>02997                         IXGBE_VLVFB((vlvf_index*2)+1));
<a name="l02998"></a>02998                 bits |= (1 &lt;&lt; (vind-32));
<a name="l02999"></a>02999                 IXGBE_WRITE_REG(hw,
<a name="l03000"></a>03000                         IXGBE_VLVFB((vlvf_index*2)+1),
<a name="l03001"></a>03001                         bits);
<a name="l03002"></a>03002             }
<a name="l03003"></a>03003         } <span class="keywordflow">else</span> {
<a name="l03004"></a>03004             <span class="comment">/* clear the pool bit */</span>
<a name="l03005"></a>03005             <span class="keywordflow">if</span> (vind &lt; 32) {
<a name="l03006"></a>03006                 bits = IXGBE_READ_REG(hw,
<a name="l03007"></a>03007                         IXGBE_VLVFB(vlvf_index*2));
<a name="l03008"></a>03008                 bits &amp;= ~(1 &lt;&lt; vind);
<a name="l03009"></a>03009                 IXGBE_WRITE_REG(hw,
<a name="l03010"></a>03010                         IXGBE_VLVFB(vlvf_index*2),
<a name="l03011"></a>03011                         bits);
<a name="l03012"></a>03012                 bits |= IXGBE_READ_REG(hw,
<a name="l03013"></a>03013                         IXGBE_VLVFB((vlvf_index*2)+1));
<a name="l03014"></a>03014             } <span class="keywordflow">else</span> {
<a name="l03015"></a>03015                 bits = IXGBE_READ_REG(hw,
<a name="l03016"></a>03016                         IXGBE_VLVFB((vlvf_index*2)+1));
<a name="l03017"></a>03017                 bits &amp;= ~(1 &lt;&lt; (vind-32));
<a name="l03018"></a>03018                 IXGBE_WRITE_REG(hw,
<a name="l03019"></a>03019                         IXGBE_VLVFB((vlvf_index*2)+1),
<a name="l03020"></a>03020                         bits);
<a name="l03021"></a>03021                 bits |= IXGBE_READ_REG(hw,
<a name="l03022"></a>03022                         IXGBE_VLVFB(vlvf_index*2));
<a name="l03023"></a>03023             }
<a name="l03024"></a>03024         }
<a name="l03025"></a>03025 
<a name="l03026"></a>03026         <span class="comment">/*</span>
<a name="l03027"></a>03027 <span class="comment">         * If there are still bits set in the VLVFB registers</span>
<a name="l03028"></a>03028 <span class="comment">         * for the VLAN ID indicated we need to see if the</span>
<a name="l03029"></a>03029 <span class="comment">         * caller is requesting that we clear the VFTA entry bit.</span>
<a name="l03030"></a>03030 <span class="comment">         * If the caller has requested that we clear the VFTA</span>
<a name="l03031"></a>03031 <span class="comment">         * entry bit but there are still pools/VFs using this VLAN</span>
<a name="l03032"></a>03032 <span class="comment">         * ID entry then ignore the request.  We&#39;re not worried</span>
<a name="l03033"></a>03033 <span class="comment">         * about the case where we&#39;re turning the VFTA VLAN ID</span>
<a name="l03034"></a>03034 <span class="comment">         * entry bit on, only when requested to turn it off as</span>
<a name="l03035"></a>03035 <span class="comment">         * there may be multiple pools and/or VFs using the</span>
<a name="l03036"></a>03036 <span class="comment">         * VLAN ID entry.  In that case we cannot clear the</span>
<a name="l03037"></a>03037 <span class="comment">         * VFTA bit until all pools/VFs using that VLAN ID have also</span>
<a name="l03038"></a>03038 <span class="comment">         * been cleared.  This will be indicated by &quot;bits&quot; being</span>
<a name="l03039"></a>03039 <span class="comment">         * zero.</span>
<a name="l03040"></a>03040 <span class="comment">         */</span>
<a name="l03041"></a>03041         <span class="keywordflow">if</span> (bits) {
<a name="l03042"></a>03042             IXGBE_WRITE_REG(hw, IXGBE_VLVF(vlvf_index),
<a name="l03043"></a>03043                     (IXGBE_VLVF_VIEN | vlan));
<a name="l03044"></a>03044             <span class="keywordflow">if</span> (!vlan_on) {
<a name="l03045"></a>03045                 <span class="comment">/* someone wants to clear the vfta entry</span>
<a name="l03046"></a>03046 <span class="comment">                 * but some pools/VFs are still using it.</span>
<a name="l03047"></a>03047 <span class="comment">                 * Ignore it. */</span>
<a name="l03048"></a>03048                 vfta_changed = <span class="keyword">false</span>;
<a name="l03049"></a>03049             }
<a name="l03050"></a>03050         }
<a name="l03051"></a>03051         <span class="keywordflow">else</span>
<a name="l03052"></a>03052             IXGBE_WRITE_REG(hw, IXGBE_VLVF(vlvf_index), 0);
<a name="l03053"></a>03053     }
<a name="l03054"></a>03054 
<a name="l03055"></a>03055     <span class="keywordflow">if</span> (vfta_changed)
<a name="l03056"></a>03056         IXGBE_WRITE_REG(hw, IXGBE_VFTA(regindex), vfta);
<a name="l03057"></a>03057 
<a name="l03058"></a>03058     <span class="keywordflow">return</span> 0;
<a name="l03059"></a>03059 }
<a name="l03060"></a>03060 
<a name="l03067"></a>03067 s32 ixgbe_clear_vfta_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l03068"></a>03068 {
<a name="l03069"></a>03069     u32 offset;
<a name="l03070"></a>03070 
<a name="l03071"></a>03071     <span class="keywordflow">for</span> (offset = 0; offset &lt; hw-&gt;mac.vft_size; offset++)
<a name="l03072"></a>03072         IXGBE_WRITE_REG(hw, IXGBE_VFTA(offset), 0);
<a name="l03073"></a>03073 
<a name="l03074"></a>03074     <span class="keywordflow">for</span> (offset = 0; offset &lt; IXGBE_VLVF_ENTRIES; offset++) {
<a name="l03075"></a>03075         IXGBE_WRITE_REG(hw, IXGBE_VLVF(offset), 0);
<a name="l03076"></a>03076         IXGBE_WRITE_REG(hw, IXGBE_VLVFB(offset*2), 0);
<a name="l03077"></a>03077         IXGBE_WRITE_REG(hw, IXGBE_VLVFB((offset*2)+1), 0);
<a name="l03078"></a>03078     }
<a name="l03079"></a>03079 
<a name="l03080"></a>03080     <span class="keywordflow">return</span> 0;
<a name="l03081"></a>03081 }
<a name="l03082"></a>03082 
<a name="l03092"></a>03092 s32 ixgbe_check_mac_link_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, ixgbe_link_speed *speed,
<a name="l03093"></a>03093                                  <span class="keywordtype">bool</span> *link_up, <span class="keywordtype">bool</span> link_up_wait_to_complete)
<a name="l03094"></a>03094 {
<a name="l03095"></a>03095     u32 links_reg, links_orig;
<a name="l03096"></a>03096     u32 i;
<a name="l03097"></a>03097 
<a name="l03098"></a>03098     <span class="comment">/* clear the old state */</span>
<a name="l03099"></a>03099     links_orig = IXGBE_READ_REG(hw, IXGBE_LINKS);
<a name="l03100"></a>03100 
<a name="l03101"></a>03101     links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS);
<a name="l03102"></a>03102 
<a name="l03103"></a>03103     <span class="keywordflow">if</span> (links_orig != links_reg) {
<a name="l03104"></a>03104         hw_dbg(hw, <span class="stringliteral">&quot;LINKS changed from %08X to %08X\n&quot;</span>,
<a name="l03105"></a>03105                   links_orig, links_reg);
<a name="l03106"></a>03106     }
<a name="l03107"></a>03107 
<a name="l03108"></a>03108     <span class="keywordflow">if</span> (link_up_wait_to_complete) {
<a name="l03109"></a>03109         <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_LINK_UP_TIME; i++) {
<a name="l03110"></a>03110             <span class="keywordflow">if</span> (links_reg &amp; IXGBE_LINKS_UP) {
<a name="l03111"></a>03111                 *link_up = <span class="keyword">true</span>;
<a name="l03112"></a>03112                 <span class="keywordflow">break</span>;
<a name="l03113"></a>03113             } <span class="keywordflow">else</span> {
<a name="l03114"></a>03114                 *link_up = <span class="keyword">false</span>;
<a name="l03115"></a>03115             }
<a name="l03116"></a>03116             msleep(100);
<a name="l03117"></a>03117             links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS);
<a name="l03118"></a>03118         }
<a name="l03119"></a>03119     } <span class="keywordflow">else</span> {
<a name="l03120"></a>03120         <span class="keywordflow">if</span> (links_reg &amp; IXGBE_LINKS_UP)
<a name="l03121"></a>03121             *link_up = <span class="keyword">true</span>;
<a name="l03122"></a>03122         <span class="keywordflow">else</span>
<a name="l03123"></a>03123             *link_up = <span class="keyword">false</span>;
<a name="l03124"></a>03124     }
<a name="l03125"></a>03125 
<a name="l03126"></a>03126     <span class="keywordflow">if</span> ((links_reg &amp; IXGBE_LINKS_SPEED_82599) ==
<a name="l03127"></a>03127         IXGBE_LINKS_SPEED_10G_82599)
<a name="l03128"></a>03128         *speed = IXGBE_LINK_SPEED_10GB_FULL;
<a name="l03129"></a>03129     <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((links_reg &amp; IXGBE_LINKS_SPEED_82599) ==
<a name="l03130"></a>03130              IXGBE_LINKS_SPEED_1G_82599)
<a name="l03131"></a>03131         *speed = IXGBE_LINK_SPEED_1GB_FULL;
<a name="l03132"></a>03132     <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((links_reg &amp; IXGBE_LINKS_SPEED_82599) ==
<a name="l03133"></a>03133              IXGBE_LINKS_SPEED_100_82599)
<a name="l03134"></a>03134         *speed = IXGBE_LINK_SPEED_100_FULL;
<a name="l03135"></a>03135     <span class="keywordflow">else</span>
<a name="l03136"></a>03136         *speed = IXGBE_LINK_SPEED_UNKNOWN;
<a name="l03137"></a>03137 
<a name="l03138"></a>03138     <span class="comment">/* if link is down, zero out the current_mode */</span>
<a name="l03139"></a>03139     <span class="keywordflow">if</span> (*link_up == <span class="keyword">false</span>) {
<a name="l03140"></a>03140         hw-&gt;fc.current_mode = ixgbe_fc_none;
<a name="l03141"></a>03141         hw-&gt;fc.fc_was_autonegged = <span class="keyword">false</span>;
<a name="l03142"></a>03142     }
<a name="l03143"></a>03143 
<a name="l03144"></a>03144     <span class="keywordflow">return</span> 0;
<a name="l03145"></a>03145 }
<a name="l03146"></a>03146 
<a name="l03157"></a>03157 s32 ixgbe_get_wwn_prefix_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 *wwnn_prefix,
<a name="l03158"></a>03158                                  u16 *wwpn_prefix)
<a name="l03159"></a>03159 {
<a name="l03160"></a>03160     u16 offset, caps;
<a name="l03161"></a>03161     u16 alt_san_mac_blk_offset;
<a name="l03162"></a>03162 
<a name="l03163"></a>03163     <span class="comment">/* clear output first */</span>
<a name="l03164"></a>03164     *wwnn_prefix = 0xFFFF;
<a name="l03165"></a>03165     *wwpn_prefix = 0xFFFF;
<a name="l03166"></a>03166 
<a name="l03167"></a>03167     <span class="comment">/* check if alternative SAN MAC is supported */</span>
<a name="l03168"></a>03168     hw-&gt;eeprom.ops.read(hw, IXGBE_ALT_SAN_MAC_ADDR_BLK_PTR,
<a name="l03169"></a>03169                         &amp;alt_san_mac_blk_offset);
<a name="l03170"></a>03170 
<a name="l03171"></a>03171     <span class="keywordflow">if</span> ((alt_san_mac_blk_offset == 0) ||
<a name="l03172"></a>03172         (alt_san_mac_blk_offset == 0xFFFF))
<a name="l03173"></a>03173         <span class="keywordflow">goto</span> wwn_prefix_out;
<a name="l03174"></a>03174 
<a name="l03175"></a>03175     <span class="comment">/* check capability in alternative san mac address block */</span>
<a name="l03176"></a>03176     offset = alt_san_mac_blk_offset + IXGBE_ALT_SAN_MAC_ADDR_CAPS_OFFSET;
<a name="l03177"></a>03177     hw-&gt;eeprom.ops.read(hw, offset, &amp;caps);
<a name="l03178"></a>03178     <span class="keywordflow">if</span> (!(caps &amp; IXGBE_ALT_SAN_MAC_ADDR_CAPS_ALTWWN))
<a name="l03179"></a>03179         <span class="keywordflow">goto</span> wwn_prefix_out;
<a name="l03180"></a>03180 
<a name="l03181"></a>03181     <span class="comment">/* get the corresponding prefix for WWNN/WWPN */</span>
<a name="l03182"></a>03182     offset = alt_san_mac_blk_offset + IXGBE_ALT_SAN_MAC_ADDR_WWNN_OFFSET;
<a name="l03183"></a>03183     hw-&gt;eeprom.ops.read(hw, offset, wwnn_prefix);
<a name="l03184"></a>03184 
<a name="l03185"></a>03185     offset = alt_san_mac_blk_offset + IXGBE_ALT_SAN_MAC_ADDR_WWPN_OFFSET;
<a name="l03186"></a>03186     hw-&gt;eeprom.ops.read(hw, offset, wwpn_prefix);
<a name="l03187"></a>03187 
<a name="l03188"></a>03188 wwn_prefix_out:
<a name="l03189"></a>03189     <span class="keywordflow">return</span> 0;
<a name="l03190"></a>03190 }
<a name="l03191"></a>03191 
<a name="l03199"></a>03199 s32 ixgbe_get_fcoe_boot_status_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 *bs)
<a name="l03200"></a>03200 {
<a name="l03201"></a>03201     u16 offset, caps, flags;
<a name="l03202"></a>03202     s32 status;
<a name="l03203"></a>03203 
<a name="l03204"></a>03204     <span class="comment">/* clear output first */</span>
<a name="l03205"></a>03205     *bs = ixgbe_fcoe_bootstatus_unavailable;
<a name="l03206"></a>03206 
<a name="l03207"></a>03207     <span class="comment">/* check if FCOE IBA block is present */</span>
<a name="l03208"></a>03208     offset = IXGBE_FCOE_IBA_CAPS_BLK_PTR;
<a name="l03209"></a>03209     status = hw-&gt;eeprom.ops.read(hw, offset, &amp;caps);
<a name="l03210"></a>03210     <span class="keywordflow">if</span> (status != 0)
<a name="l03211"></a>03211         <span class="keywordflow">goto</span> out;
<a name="l03212"></a>03212 
<a name="l03213"></a>03213     <span class="keywordflow">if</span> (!(caps &amp; IXGBE_FCOE_IBA_CAPS_FCOE))
<a name="l03214"></a>03214         <span class="keywordflow">goto</span> out;
<a name="l03215"></a>03215 
<a name="l03216"></a>03216     <span class="comment">/* check if iSCSI FCOE block is populated */</span>
<a name="l03217"></a>03217     status = hw-&gt;eeprom.ops.read(hw, IXGBE_ISCSI_FCOE_BLK_PTR, &amp;offset);
<a name="l03218"></a>03218     <span class="keywordflow">if</span> (status != 0)
<a name="l03219"></a>03219         <span class="keywordflow">goto</span> out;
<a name="l03220"></a>03220 
<a name="l03221"></a>03221     <span class="keywordflow">if</span> ((offset == 0) || (offset == 0xFFFF))
<a name="l03222"></a>03222         <span class="keywordflow">goto</span> out;
<a name="l03223"></a>03223 
<a name="l03224"></a>03224     <span class="comment">/* read fcoe flags in iSCSI FCOE block */</span>
<a name="l03225"></a>03225     offset = offset + IXGBE_ISCSI_FCOE_FLAGS_OFFSET;
<a name="l03226"></a>03226     status = hw-&gt;eeprom.ops.read(hw, offset, &amp;flags);
<a name="l03227"></a>03227     <span class="keywordflow">if</span> (status != 0)
<a name="l03228"></a>03228         <span class="keywordflow">goto</span> out;
<a name="l03229"></a>03229 
<a name="l03230"></a>03230     <span class="keywordflow">if</span> (flags &amp; IXGBE_ISCSI_FCOE_FLAGS_ENABLE)
<a name="l03231"></a>03231         *bs = ixgbe_fcoe_bootstatus_enabled;
<a name="l03232"></a>03232     <span class="keywordflow">else</span>
<a name="l03233"></a>03233         *bs = ixgbe_fcoe_bootstatus_disabled;
<a name="l03234"></a>03234 
<a name="l03235"></a>03235 out:
<a name="l03236"></a>03236     <span class="keywordflow">return</span> status;
<a name="l03237"></a>03237 }
<a name="l03238"></a>03238 
<a name="l03248"></a>03248 <span class="keyword">static</span> s32 ixgbe_device_supports_autoneg_fc(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l03249"></a>03249 {
<a name="l03250"></a>03250 
<a name="l03251"></a>03251     <span class="keywordflow">switch</span> (hw-&gt;device_id) {
<a name="l03252"></a>03252     <span class="keywordflow">case</span> IXGBE_DEV_ID_X540T:
<a name="l03253"></a>03253         <span class="keywordflow">return</span> 0;
<a name="l03254"></a>03254     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_T3_LOM:
<a name="l03255"></a>03255         <span class="keywordflow">return</span> 0;
<a name="l03256"></a>03256     <span class="keywordflow">default</span>:
<a name="l03257"></a>03257         <span class="keywordflow">return</span> IXGBE_ERR_FC_NOT_SUPPORTED;
<a name="l03258"></a>03258     }
<a name="l03259"></a>03259 }
<a name="l03260"></a>03260 
<a name="l03268"></a>03268 <span class="keywordtype">void</span> ixgbe_set_mac_anti_spoofing(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, <span class="keywordtype">bool</span> enable, <span class="keywordtype">int</span> pf)
<a name="l03269"></a>03269 {
<a name="l03270"></a>03270     <span class="keywordtype">int</span> j;
<a name="l03271"></a>03271     <span class="keywordtype">int</span> pf_target_reg = pf &gt;&gt; 3;
<a name="l03272"></a>03272     <span class="keywordtype">int</span> pf_target_shift = pf % 8;
<a name="l03273"></a>03273     u32 pfvfspoof = 0;
<a name="l03274"></a>03274 
<a name="l03275"></a>03275     <span class="keywordflow">if</span> (hw-&gt;mac.type == ixgbe_mac_82598EB)
<a name="l03276"></a>03276         <span class="keywordflow">return</span>;
<a name="l03277"></a>03277 
<a name="l03278"></a>03278     <span class="keywordflow">if</span> (enable)
<a name="l03279"></a>03279         pfvfspoof = IXGBE_SPOOF_MACAS_MASK;
<a name="l03280"></a>03280 
<a name="l03281"></a>03281     <span class="comment">/*</span>
<a name="l03282"></a>03282 <span class="comment">     * PFVFSPOOF register array is size 8 with 8 bits assigned to</span>
<a name="l03283"></a>03283 <span class="comment">     * MAC anti-spoof enables in each register array element.</span>
<a name="l03284"></a>03284 <span class="comment">     */</span>
<a name="l03285"></a>03285     <span class="keywordflow">for</span> (j = 0; j &lt; IXGBE_PFVFSPOOF_REG_COUNT; j++)
<a name="l03286"></a>03286         IXGBE_WRITE_REG(hw, IXGBE_PFVFSPOOF(j), pfvfspoof);
<a name="l03287"></a>03287 
<a name="l03288"></a>03288     <span class="comment">/* If not enabling anti-spoofing then done */</span>
<a name="l03289"></a>03289     <span class="keywordflow">if</span> (!enable)
<a name="l03290"></a>03290         <span class="keywordflow">return</span>;
<a name="l03291"></a>03291 
<a name="l03292"></a>03292     <span class="comment">/*</span>
<a name="l03293"></a>03293 <span class="comment">     * The PF should be allowed to spoof so that it can support</span>
<a name="l03294"></a>03294 <span class="comment">     * emulation mode NICs.  Reset the bit assigned to the PF</span>
<a name="l03295"></a>03295 <span class="comment">     */</span>
<a name="l03296"></a>03296     pfvfspoof = IXGBE_READ_REG(hw, IXGBE_PFVFSPOOF(pf_target_reg));
<a name="l03297"></a>03297     pfvfspoof ^= (1 &lt;&lt; pf_target_shift);
<a name="l03298"></a>03298     IXGBE_WRITE_REG(hw, IXGBE_PFVFSPOOF(pf_target_reg), pfvfspoof);
<a name="l03299"></a>03299 }
<a name="l03300"></a>03300 
<a name="l03308"></a>03308 <span class="keywordtype">void</span> ixgbe_set_vlan_anti_spoofing(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, <span class="keywordtype">bool</span> enable, <span class="keywordtype">int</span> vf)
<a name="l03309"></a>03309 {
<a name="l03310"></a>03310     <span class="keywordtype">int</span> vf_target_reg = vf &gt;&gt; 3;
<a name="l03311"></a>03311     <span class="keywordtype">int</span> vf_target_shift = vf % 8 + IXGBE_SPOOF_VLANAS_SHIFT;
<a name="l03312"></a>03312     u32 pfvfspoof;
<a name="l03313"></a>03313 
<a name="l03314"></a>03314     <span class="keywordflow">if</span> (hw-&gt;mac.type == ixgbe_mac_82598EB)
<a name="l03315"></a>03315         <span class="keywordflow">return</span>;
<a name="l03316"></a>03316 
<a name="l03317"></a>03317     pfvfspoof = IXGBE_READ_REG(hw, IXGBE_PFVFSPOOF(vf_target_reg));
<a name="l03318"></a>03318     <span class="keywordflow">if</span> (enable)
<a name="l03319"></a>03319         pfvfspoof |= (1 &lt;&lt; vf_target_shift);
<a name="l03320"></a>03320     <span class="keywordflow">else</span>
<a name="l03321"></a>03321         pfvfspoof &amp;= ~(1 &lt;&lt; vf_target_shift);
<a name="l03322"></a>03322     IXGBE_WRITE_REG(hw, IXGBE_PFVFSPOOF(vf_target_reg), pfvfspoof);
<a name="l03323"></a>03323 }
<a name="l03324"></a>03324 
<a name="l03333"></a>03333 s32 ixgbe_get_device_caps_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 *device_caps)
<a name="l03334"></a>03334 {
<a name="l03335"></a>03335     hw-&gt;eeprom.ops.read(hw, IXGBE_DEVICE_CAPS, device_caps);
<a name="l03336"></a>03336 
<a name="l03337"></a>03337     <span class="keywordflow">return</span> 0;
<a name="l03338"></a>03338 }
<a name="l03339"></a>03339 
<a name="l03347"></a>03347 <span class="keyword">static</span> u8 ixgbe_calculate_checksum(u8 *buffer, u32 length)
<a name="l03348"></a>03348 {
<a name="l03349"></a>03349     u32 i;
<a name="l03350"></a>03350     u8 sum = 0;
<a name="l03351"></a>03351 
<a name="l03352"></a>03352     <span class="keywordflow">if</span> (!buffer)
<a name="l03353"></a>03353         <span class="keywordflow">return</span> 0;
<a name="l03354"></a>03354     <span class="keywordflow">for</span> (i = 0; i &lt; length; i++)
<a name="l03355"></a>03355         sum += buffer[i];
<a name="l03356"></a>03356 
<a name="l03357"></a>03357     <span class="keywordflow">return</span> (u8) (0 - sum);
<a name="l03358"></a>03358 }
<a name="l03359"></a>03359 
<a name="l03370"></a>03370 <span class="keyword">static</span> s32 ixgbe_host_interface_command(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 *buffer,
<a name="l03371"></a>03371                                         u32 length)
<a name="l03372"></a>03372 {
<a name="l03373"></a>03373     u32 hicr, i;
<a name="l03374"></a>03374     u32 hdr_size = <span class="keyword">sizeof</span>(<span class="keyword">struct </span><a class="code" href="structixgbe__hic__hdr.html">ixgbe_hic_hdr</a>);
<a name="l03375"></a>03375     u8 buf_len, dword_len;
<a name="l03376"></a>03376 
<a name="l03377"></a>03377     s32 ret_val = 0;
<a name="l03378"></a>03378 
<a name="l03379"></a>03379     <span class="comment">/* Bail if not supported */</span>
<a name="l03380"></a>03380     <span class="keywordflow">switch</span> (hw-&gt;mac.type) {
<a name="l03381"></a>03381     <span class="keywordflow">case</span> ixgbe_mac_X540:
<a name="l03382"></a>03382         <span class="keywordflow">break</span>;
<a name="l03383"></a>03383     <span class="keywordflow">default</span>:
<a name="l03384"></a>03384         hw_dbg(hw, <span class="stringliteral">&quot;Firmware is not present.\n&quot;</span>);
<a name="l03385"></a>03385         <span class="keywordflow">goto</span> out;
<a name="l03386"></a>03386     }
<a name="l03387"></a>03387 
<a name="l03388"></a>03388     <span class="keywordflow">if</span> (length == 0 || length &amp; 0x3 ||
<a name="l03389"></a>03389         length &gt; IXGBE_HI_MAX_BLOCK_BYTE_LENGTH) {
<a name="l03390"></a>03390         hw_dbg(hw, <span class="stringliteral">&quot;Buffer length failure.\n&quot;</span>);
<a name="l03391"></a>03391         ret_val = -IXGBE_ERR_HOST_INTERFACE_COMMAND;
<a name="l03392"></a>03392         <span class="keywordflow">goto</span> out;
<a name="l03393"></a>03393     }
<a name="l03394"></a>03394 
<a name="l03395"></a>03395     <span class="comment">/* Check that the host interface is enabled. */</span>
<a name="l03396"></a>03396     hicr = IXGBE_READ_REG(hw, IXGBE_HICR);
<a name="l03397"></a>03397     <span class="keywordflow">if</span> ((hicr &amp; IXGBE_HICR_EN) == 0) {
<a name="l03398"></a>03398         hw_dbg(hw, <span class="stringliteral">&quot;IXGBE_HOST_EN bit disabled.\n&quot;</span>);
<a name="l03399"></a>03399         ret_val = -IXGBE_ERR_HOST_INTERFACE_COMMAND;
<a name="l03400"></a>03400         <span class="keywordflow">goto</span> out;
<a name="l03401"></a>03401     }
<a name="l03402"></a>03402 
<a name="l03403"></a>03403     <span class="comment">/* Calculate length in DWORDs */</span>
<a name="l03404"></a>03404     dword_len = length &gt;&gt; 2;
<a name="l03405"></a>03405 
<a name="l03406"></a>03406     <span class="comment">/*</span>
<a name="l03407"></a>03407 <span class="comment">     * The device driver writes the relevant command block</span>
<a name="l03408"></a>03408 <span class="comment">     * into the ram area.</span>
<a name="l03409"></a>03409 <span class="comment">     */</span>
<a name="l03410"></a>03410     <span class="keywordflow">for</span> (i = 0; i &lt; dword_len; i++)
<a name="l03411"></a>03411         IXGBE_WRITE_REG_ARRAY(hw, IXGBE_FLEX_MNG,
<a name="l03412"></a>03412                               i, *((u32 *)buffer + i));
<a name="l03413"></a>03413 
<a name="l03414"></a>03414     <span class="comment">/* Setting this bit tells the ARC that a new command is pending. */</span>
<a name="l03415"></a>03415     IXGBE_WRITE_REG(hw, IXGBE_HICR, hicr | IXGBE_HICR_C);
<a name="l03416"></a>03416 
<a name="l03417"></a>03417     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_HI_COMMAND_TIMEOUT; i++) {
<a name="l03418"></a>03418         hicr = IXGBE_READ_REG(hw, IXGBE_HICR);
<a name="l03419"></a>03419         <span class="keywordflow">if</span> (!(hicr &amp; IXGBE_HICR_C))
<a name="l03420"></a>03420             <span class="keywordflow">break</span>;
<a name="l03421"></a>03421         msleep(1);
<a name="l03422"></a>03422     }
<a name="l03423"></a>03423 
<a name="l03424"></a>03424     <span class="comment">/* Check command successful completion. */</span>
<a name="l03425"></a>03425     <span class="keywordflow">if</span> (i == IXGBE_HI_COMMAND_TIMEOUT ||
<a name="l03426"></a>03426         (!(IXGBE_READ_REG(hw, IXGBE_HICR) &amp; IXGBE_HICR_SV))) {
<a name="l03427"></a>03427         hw_dbg(hw, <span class="stringliteral">&quot;Command has failed with no status valid.\n&quot;</span>);
<a name="l03428"></a>03428         ret_val = -IXGBE_ERR_HOST_INTERFACE_COMMAND;
<a name="l03429"></a>03429         <span class="keywordflow">goto</span> out;
<a name="l03430"></a>03430     }
<a name="l03431"></a>03431 
<a name="l03432"></a>03432     <span class="comment">/* Calculate length in DWORDs */</span>
<a name="l03433"></a>03433     dword_len = hdr_size &gt;&gt; 2;
<a name="l03434"></a>03434 
<a name="l03435"></a>03435     <span class="comment">/* first pull in the header so we know the buffer length */</span>
<a name="l03436"></a>03436     <span class="keywordflow">for</span> (i = 0; i &lt; dword_len; i++)
<a name="l03437"></a>03437         *((u32 *)buffer + i) =
<a name="l03438"></a>03438             IXGBE_READ_REG_ARRAY(hw, IXGBE_FLEX_MNG, i);
<a name="l03439"></a>03439 
<a name="l03440"></a>03440     <span class="comment">/* If there is any thing in data position pull it in */</span>
<a name="l03441"></a>03441     buf_len = ((<span class="keyword">struct </span><a class="code" href="structixgbe__hic__hdr.html">ixgbe_hic_hdr</a> *)buffer)-&gt;buf_len;
<a name="l03442"></a>03442     <span class="keywordflow">if</span> (buf_len == 0)
<a name="l03443"></a>03443         <span class="keywordflow">goto</span> out;
<a name="l03444"></a>03444 
<a name="l03445"></a>03445     <span class="keywordflow">if</span> (length &lt; (buf_len + hdr_size)) {
<a name="l03446"></a>03446         hw_dbg(hw, <span class="stringliteral">&quot;Buffer not large enough for reply message.\n&quot;</span>);
<a name="l03447"></a>03447         ret_val = -IXGBE_ERR_HOST_INTERFACE_COMMAND;
<a name="l03448"></a>03448         <span class="keywordflow">goto</span> out;
<a name="l03449"></a>03449     }
<a name="l03450"></a>03450 
<a name="l03451"></a>03451     <span class="comment">/* Calculate length in DWORDs, add one for odd lengths */</span>
<a name="l03452"></a>03452     dword_len = (buf_len + 1) &gt;&gt; 2;
<a name="l03453"></a>03453 
<a name="l03454"></a>03454     <span class="comment">/* Pull in the rest of the buffer (i is where we left off)*/</span>
<a name="l03455"></a>03455     <span class="keywordflow">for</span> (; i &lt; buf_len; i++)
<a name="l03456"></a>03456         *((u32 *)buffer + i) =
<a name="l03457"></a>03457             IXGBE_READ_REG_ARRAY(hw, IXGBE_FLEX_MNG, i);
<a name="l03458"></a>03458 
<a name="l03459"></a>03459 out:
<a name="l03460"></a>03460     <span class="keywordflow">return</span> ret_val;
<a name="l03461"></a>03461 }
<a name="l03462"></a>03462 
<a name="l03476"></a>03476 s32 ixgbe_set_fw_drv_ver_generic(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 maj, u8 min,
<a name="l03477"></a>03477                                  u8 build, u8 ver)
<a name="l03478"></a>03478 {
<a name="l03479"></a>03479     <span class="keyword">struct </span><a class="code" href="structixgbe__hic__drv__info.html">ixgbe_hic_drv_info</a> fw_cmd;
<a name="l03480"></a>03480     <span class="keywordtype">int</span> i;
<a name="l03481"></a>03481     s32 ret_val = 0;
<a name="l03482"></a>03482 
<a name="l03483"></a>03483     <span class="keywordflow">if</span> (hw-&gt;mac.ops.acquire_swfw_sync(hw, IXGBE_GSSR_SW_MNG_SM)
<a name="l03484"></a>03484         != 0) {
<a name="l03485"></a>03485         ret_val = IXGBE_ERR_SWFW_SYNC;
<a name="l03486"></a>03486         <span class="keywordflow">goto</span> out;
<a name="l03487"></a>03487     }
<a name="l03488"></a>03488 
<a name="l03489"></a>03489     fw_cmd.hdr.cmd = FW_CEM_CMD_DRIVER_INFO;
<a name="l03490"></a>03490     fw_cmd.hdr.buf_len = FW_CEM_CMD_DRIVER_INFO_LEN;
<a name="l03491"></a>03491     fw_cmd.hdr.cmd_or_resp.cmd_resv = FW_CEM_CMD_RESERVED;
<a name="l03492"></a>03492     fw_cmd.port_num = (u8)hw-&gt;bus.func;
<a name="l03493"></a>03493     fw_cmd.drv_version = (maj &lt;&lt; 24) + (min &lt;&lt; 16) + (build &lt;&lt; 8) + ver;
<a name="l03494"></a>03494     fw_cmd.hdr.checksum = ixgbe_calculate_checksum((u8 *)&amp;fw_cmd,
<a name="l03495"></a>03495                 (FW_CEM_HDR_LEN + fw_cmd.hdr.buf_len));
<a name="l03496"></a>03496 
<a name="l03497"></a>03497     <span class="keywordflow">for</span> (i = 0; i &lt;= FW_CEM_MAX_RETRIES; i++) {
<a name="l03498"></a>03498         ret_val = ixgbe_host_interface_command(hw, (u8 *)&amp;fw_cmd,
<a name="l03499"></a>03499                                                <span class="keyword">sizeof</span>(fw_cmd));
<a name="l03500"></a>03500         <span class="keywordflow">if</span> (ret_val != 0)
<a name="l03501"></a>03501             <span class="keywordflow">continue</span>;
<a name="l03502"></a>03502 
<a name="l03503"></a>03503         <span class="keywordflow">if</span> (fw_cmd.hdr.cmd_or_resp.ret_status ==
<a name="l03504"></a>03504             FW_CEM_RESP_STATUS_SUCCESS)
<a name="l03505"></a>03505             <span class="keywordflow">break</span>;
<a name="l03506"></a>03506 
<a name="l03507"></a>03507         ret_val = -IXGBE_ERR_HOST_INTERFACE_COMMAND;
<a name="l03508"></a>03508     }
<a name="l03509"></a>03509 
<a name="l03510"></a>03510     hw-&gt;mac.ops.release_swfw_sync(hw, IXGBE_GSSR_SW_MNG_SM);
<a name="l03511"></a>03511 out:
<a name="l03512"></a>03512     <span class="keywordflow">return</span> ret_val;
<a name="l03513"></a>03513 }
<a name="l03514"></a>03514 
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:27 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
