{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701461026342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701461026359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 15:03:45 2023 " "Processing started: Fri Dec 01 15:03:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701461026359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461026359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off charMod -c charMod " "Command: quartus_map --read_settings_files=on --write_settings_files=off charMod -c charMod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461026359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701461030432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701461030432 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/vga_adapter/vga_pll.v " "Can't analyze file -- file //VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/vga_adapter/vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701461057995 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/vga_adapter/vga_controller.v " "Can't analyze file -- file //VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/vga_adapter/vga_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701461058008 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/vga_adapter/vga_address_translator.v " "Can't analyze file -- file //VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/vga_adapter/vga_address_translator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701461058020 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/vga_adapter/vga_adapter.v " "Can't analyze file -- file //VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/vga_adapter/vga_adapter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701461058032 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/screen.v " "Can't analyze file -- file //VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/screen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701461058042 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/fill.v " "Can't analyze file -- file //VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/fill.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701461058051 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/colorRam_bb.v " "Can't analyze file -- file //VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/colorRam_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701461058062 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/colorRam.v " "Can't analyze file -- file //VSRV1/B.Homes\$/ciudadre/Desktop/CharMod2/colorRam.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701461058087 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fill.v 1 1 " "Using design file fill.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fill " "Found entity 1: fill" {  } { { "fill.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/fill.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461058366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701461058366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fill " "Elaborating entity \"fill\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701461058413 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen.v(106) " "Verilog HDL information at screen.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701461058733 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen.v(135) " "Verilog HDL information at screen.v(135): always construct contains both blocking and non-blocking assignments" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 135 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701461058734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen.v(160) " "Verilog HDL information at screen.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701461058734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen.v(185) " "Verilog HDL information at screen.v(185): always construct contains both blocking and non-blocking assignments" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 185 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701461058734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen.v(470) " "Verilog HDL information at screen.v(470): always construct contains both blocking and non-blocking assignments" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 470 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701461058734 ""}
{ "Warning" "WSGN_SEARCH_FILE" "screen.v 9 9 " "Using design file screen.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 character " "Found entity 1: character" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461058774 ""} { "Info" "ISGN_ENTITY_NAME" "2 darts " "Found entity 2: darts" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461058774 ""} { "Info" "ISGN_ENTITY_NAME" "3 RateDivider60to1 " "Found entity 3: RateDivider60to1" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461058774 ""} { "Info" "ISGN_ENTITY_NAME" "4 halfSecond " "Found entity 4: halfSecond" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461058774 ""} { "Info" "ISGN_ENTITY_NAME" "5 quarterSecond " "Found entity 5: quarterSecond" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461058774 ""} { "Info" "ISGN_ENTITY_NAME" "6 thirdSecond " "Found entity 6: thirdSecond" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461058774 ""} { "Info" "ISGN_ENTITY_NAME" "7 screen " "Found entity 7: screen" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461058774 ""} { "Info" "ISGN_ENTITY_NAME" "8 controlRam " "Found entity 8: controlRam" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461058774 ""} { "Info" "ISGN_ENTITY_NAME" "9 screenBuffer " "Found entity 9: screenBuffer" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461058774 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701461058774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen screen:poop " "Elaborating entity \"screen\" for hierarchy \"screen:poop\"" {  } { { "fill.v" "poop" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/fill.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461058781 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "charcoords screen.v(229) " "Verilog HDL or VHDL warning at screen.v(229): object \"charcoords\" assigned a value but never read" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701461058781 "|fill|screen:poop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 screen.v(240) " "Verilog HDL assignment warning at screen.v(240): truncated value with size 8 to match size of target (7)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461058781 "|fill|screen:poop"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oNewFrame screen.v(212) " "Output port \"oNewFrame\" at screen.v(212) has no driver" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701461058789 "|fill|screen:poop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider60to1 screen:poop\|RateDivider60to1:marcus " "Elaborating entity \"RateDivider60to1\" for hierarchy \"screen:poop\|RateDivider60to1:marcus\"" {  } { { "screen.v" "marcus" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461058874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 screen.v(110) " "Verilog HDL assignment warning at screen.v(110): truncated value with size 32 to match size of target (31)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461058875 "|fill|screen:poop|RateDivider60to1:marcus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 screen.v(115) " "Verilog HDL assignment warning at screen.v(115): truncated value with size 32 to match size of target (31)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461058876 "|fill|screen:poop|RateDivider60to1:marcus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 screen.v(120) " "Verilog HDL assignment warning at screen.v(120): truncated value with size 32 to match size of target (31)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461058876 "|fill|screen:poop|RateDivider60to1:marcus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfSecond screen:poop\|halfSecond:marcus2 " "Elaborating entity \"halfSecond\" for hierarchy \"screen:poop\|halfSecond:marcus2\"" {  } { { "screen.v" "marcus2" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461058924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 screen.v(139) " "Verilog HDL assignment warning at screen.v(139): truncated value with size 32 to match size of target (31)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461058925 "|fill|screen:poop|halfSecond:marcus2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 screen.v(144) " "Verilog HDL assignment warning at screen.v(144): truncated value with size 32 to match size of target (31)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461058926 "|fill|screen:poop|halfSecond:marcus2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirdSecond screen:poop\|thirdSecond:marcus3 " "Elaborating entity \"thirdSecond\" for hierarchy \"screen:poop\|thirdSecond:marcus3\"" {  } { { "screen.v" "marcus3" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461058949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 screen.v(189) " "Verilog HDL assignment warning at screen.v(189): truncated value with size 32 to match size of target (31)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461058949 "|fill|screen:poop|thirdSecond:marcus3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 screen.v(194) " "Verilog HDL assignment warning at screen.v(194): truncated value with size 32 to match size of target (31)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461058950 "|fill|screen:poop|thirdSecond:marcus3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quarterSecond screen:poop\|quarterSecond:marcus4 " "Elaborating entity \"quarterSecond\" for hierarchy \"screen:poop\|quarterSecond:marcus4\"" {  } { { "screen.v" "marcus4" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461058983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 screen.v(164) " "Verilog HDL assignment warning at screen.v(164): truncated value with size 32 to match size of target (31)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461058983 "|fill|screen:poop|quarterSecond:marcus4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 screen.v(169) " "Verilog HDL assignment warning at screen.v(169): truncated value with size 32 to match size of target (31)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461058983 "|fill|screen:poop|quarterSecond:marcus4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenBuffer screen:poop\|screenBuffer:no " "Elaborating entity \"screenBuffer\" for hierarchy \"screen:poop\|screenBuffer:no\"" {  } { { "screen.v" "no" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461059020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 screen.v(488) " "Verilog HDL assignment warning at screen.v(488): truncated value with size 32 to match size of target (7)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461059020 "|fill|screen:poop|screenBuffer:no"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(502) " "Verilog HDL assignment warning at screen.v(502): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461059021 "|fill|screen:poop|screenBuffer:no"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlRam screen:poop\|controlRam:man " "Elaborating entity \"controlRam\" for hierarchy \"screen:poop\|controlRam:man\"" {  } { { "screen.v" "man" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461059043 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plot screen.v(412) " "Verilog HDL Always Construct warning at screen.v(412): inferring latch(es) for variable \"plot\", which holds its previous value in one or more paths through the always construct" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 412 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701461059046 "|fill|screen:poop|controlRam:man"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable screen.v(412) " "Verilog HDL Always Construct warning at screen.v(412): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 412 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701461059046 "|fill|screen:poop|controlRam:man"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blackout screen.v(412) " "Verilog HDL Always Construct warning at screen.v(412): inferring latch(es) for variable \"blackout\", which holds its previous value in one or more paths through the always construct" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 412 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701461059046 "|fill|screen:poop|controlRam:man"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wren screen.v(412) " "Verilog HDL Always Construct warning at screen.v(412): inferring latch(es) for variable \"wren\", which holds its previous value in one or more paths through the always construct" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 412 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701461059046 "|fill|screen:poop|controlRam:man"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren screen.v(412) " "Inferred latch for \"wren\" at screen.v(412)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461059047 "|fill|screen:poop|controlRam:man"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blackout screen.v(412) " "Inferred latch for \"blackout\" at screen.v(412)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461059048 "|fill|screen:poop|controlRam:man"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable screen.v(412) " "Inferred latch for \"enable\" at screen.v(412)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461059048 "|fill|screen:poop|controlRam:man"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plot screen.v(412) " "Inferred latch for \"plot\" at screen.v(412)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461059048 "|fill|screen:poop|controlRam:man"}
{ "Warning" "WSGN_SEARCH_FILE" "colorram.v 1 1 " "Using design file colorram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 colorRam " "Found entity 1: colorRam" {  } { { "colorram.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/colorram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461059170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701461059170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorRam screen:poop\|colorRam:please " "Elaborating entity \"colorRam\" for hierarchy \"screen:poop\|colorRam:please\"" {  } { { "screen.v" "please" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461059176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram screen:poop\|colorRam:please\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"screen:poop\|colorRam:please\|altsyncram:altsyncram_component\"" {  } { { "colorram.v" "altsyncram_component" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/colorram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461062778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen:poop\|colorRam:please\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"screen:poop\|colorRam:please\|altsyncram:altsyncram_component\"" {  } { { "colorram.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/colorram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461062813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen:poop\|colorRam:please\|altsyncram:altsyncram_component " "Instantiated megafunction \"screen:poop\|colorRam:please\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701461062851 ""}  } { { "colorram.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/colorram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701461062851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgm1 " "Found entity 1: altsyncram_dgm1" {  } { { "db/altsyncram_dgm1.tdf" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/db/altsyncram_dgm1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461063197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461063197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgm1 screen:poop\|colorRam:please\|altsyncram:altsyncram_component\|altsyncram_dgm1:auto_generated " "Elaborating entity \"altsyncram_dgm1\" for hierarchy \"screen:poop\|colorRam:please\|altsyncram:altsyncram_component\|altsyncram_dgm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/outsideprograms/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461063245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461063522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461063522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la screen:poop\|colorRam:please\|altsyncram:altsyncram_component\|altsyncram_dgm1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"screen:poop\|colorRam:please\|altsyncram:altsyncram_component\|altsyncram_dgm1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_dgm1.tdf" "decode3" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/db/altsyncram_dgm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461063532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/db/decode_11a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461063652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461063652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a screen:poop\|colorRam:please\|altsyncram:altsyncram_component\|altsyncram_dgm1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"screen:poop\|colorRam:please\|altsyncram:altsyncram_component\|altsyncram_dgm1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_dgm1.tdf" "rden_decode" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/db/altsyncram_dgm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461063657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jfb " "Found entity 1: mux_jfb" {  } { { "db/mux_jfb.tdf" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/db/mux_jfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701461063933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461063933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jfb screen:poop\|colorRam:please\|altsyncram:altsyncram_component\|altsyncram_dgm1:auto_generated\|mux_jfb:mux2 " "Elaborating entity \"mux_jfb\" for hierarchy \"screen:poop\|colorRam:please\|altsyncram:altsyncram_component\|altsyncram_dgm1:auto_generated\|mux_jfb:mux2\"" {  } { { "db/altsyncram_dgm1.tdf" "mux2" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/db/altsyncram_dgm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461063952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character screen:poop\|character:mike " "Elaborating entity \"character\" for hierarchy \"screen:poop\|character:mike\"" {  } { { "screen.v" "mike" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461064000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(23) " "Verilog HDL assignment warning at screen.v(23): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461064001 "|fill|screen:poop|character:mike"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(27) " "Verilog HDL assignment warning at screen.v(27): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461064001 "|fill|screen:poop|character:mike"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 screen.v(31) " "Verilog HDL assignment warning at screen.v(31): truncated value with size 32 to match size of target (7)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461064001 "|fill|screen:poop|character:mike"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 screen.v(35) " "Verilog HDL assignment warning at screen.v(35): truncated value with size 32 to match size of target (7)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461064003 "|fill|screen:poop|character:mike"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "darts screen:poop\|darts:d1 " "Elaborating entity \"darts\" for hierarchy \"screen:poop\|darts:d1\"" {  } { { "screen.v" "d1" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701461064024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 screen.v(86) " "Verilog HDL assignment warning at screen.v(86): truncated value with size 8 to match size of target (7)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461064026 "|fill|screen:poop|darts:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 screen.v(87) " "Verilog HDL assignment warning at screen.v(87): truncated value with size 8 to match size of target (7)" {  } { { "screen.v" "" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/screen.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701461064026 "|fill|screen:poop|darts:d1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fill.v" "VGA" { Text "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/fill.v" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701461064095 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/output_files/charMod.map.smsg " "Generated suppressed messages file C:/Users/HP/OneDrive/Escritorio/Diego/UofT/3rd_Semester/ECE-241_Digital_Systems/ece241MontanaJames/CharMod2/output_files/charMod.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461064311 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701461064581 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 01 15:04:24 2023 " "Processing ended: Fri Dec 01 15:04:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701461064581 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701461064581 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701461064581 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701461064581 ""}
