// Seed: 2915295752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_2 = -1;
  assign module_1.id_1 = 0;
  final begin : LABEL_0
    if (-1) begin : LABEL_1
      if (-1'b0) disable id_5;
      else begin : LABEL_2
        disable id_6;
      end
    end
  end
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
