==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 218.562 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_port_fixed_point/mem_streaming.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'axi_port_fixed_point/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.268 seconds; current allocated memory: 220.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 294 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 56 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 135 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 418 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 174 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 146 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_data(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<160>*)' into 'mem_streaming(ap_uint<160>*, ap_uint<160>*)' (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'send_data(ap_uint<160>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'mem_streaming(ap_uint<160>*, ap_uint<160>*)' (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_9_1> at axi_port_fixed_point/utils.cpp:9:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at axi_port_fixed_point/utils.cpp:25:19 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_2' is marked as complete unroll implied by the pipeline pragma (axi_port_fixed_point/utils.cpp:28:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_12_2' is marked as complete unroll implied by the pipeline pragma (axi_port_fixed_point/utils.cpp:12:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (axi_port_fixed_point/utils.cpp:28:20) in function 'mem_streaming' completely with a factor of 10 (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_2' (axi_port_fixed_point/utils.cpp:12:20) in function 'mem_streaming' completely with a factor of 10 (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'data_buf' due to pipeline pragma (axi_port_fixed_point/mem_streaming.cpp:13:7)
INFO: [HLS 214-248] Applying array_partition to 'data_buf': Cyclic partitioning with factor 5 on dimension 1. (axi_port_fixed_point/mem_streaming.cpp:13:7)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 256 in loop 'VITIS_LOOP_9_1'(axi_port_fixed_point/utils.cpp:9:18) has been inferred on bundle 'in_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi_port_fixed_point/utils.cpp:9:18)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 256 in loop 'VITIS_LOOP_25_1'(axi_port_fixed_point/utils.cpp:25:19) has been inferred on bundle 'out_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi_port_fixed_point/utils.cpp:25:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.851 seconds; current allocated memory: 222.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 222.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 228.922 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 231.262 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 253.980 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 265.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_streaming_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 270.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 272.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_streaming_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 272.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 272.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 273.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 273.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_streaming_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mem_streaming_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_streaming_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 275.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_streaming_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mem_streaming_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_streaming_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 278.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem_streaming' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data_in', 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_streaming'.
INFO: [RTMG 210-278] Implementing memory 'mem_streaming_data_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 282.777 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 286.980 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.602 seconds; current allocated memory: 295.332 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mem_streaming.
INFO: [VLOG 209-307] Generating Verilog RTL for mem_streaming.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.909 seconds; current allocated memory: 77.023 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.466 seconds; current allocated memory: 0.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.328 seconds; current allocated memory: 0.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.289 seconds; current allocated memory: 0.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 213.031 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_port_fixed_point/mem_streaming.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'axi_port_fixed_point/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.006 seconds; current allocated memory: 214.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 294 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 56 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 135 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 418 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 174 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 146 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_data(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<160>*)' into 'mem_streaming(ap_uint<160>*, ap_uint<160>*)' (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'send_data(ap_uint<160>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'mem_streaming(ap_uint<160>*, ap_uint<160>*)' (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_9_1> at axi_port_fixed_point/utils.cpp:9:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at axi_port_fixed_point/utils.cpp:25:19 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_2' is marked as complete unroll implied by the pipeline pragma (axi_port_fixed_point/utils.cpp:28:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_12_2' is marked as complete unroll implied by the pipeline pragma (axi_port_fixed_point/utils.cpp:12:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (axi_port_fixed_point/utils.cpp:28:20) in function 'mem_streaming' completely with a factor of 10 (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_2' (axi_port_fixed_point/utils.cpp:12:20) in function 'mem_streaming' completely with a factor of 10 (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'data_buf' due to pipeline pragma (axi_port_fixed_point/mem_streaming.cpp:13:7)
INFO: [HLS 214-248] Applying array_partition to 'data_buf': Cyclic partitioning with factor 5 on dimension 1. (axi_port_fixed_point/mem_streaming.cpp:13:7)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 256 in loop 'VITIS_LOOP_9_1'(axi_port_fixed_point/utils.cpp:9:18) has been inferred on bundle 'in_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi_port_fixed_point/utils.cpp:9:18)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 256 in loop 'VITIS_LOOP_25_1'(axi_port_fixed_point/utils.cpp:25:19) has been inferred on bundle 'out_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi_port_fixed_point/utils.cpp:25:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.716 seconds; current allocated memory: 217.047 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 217.047 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 223.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 225.570 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 248.254 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 260.176 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_streaming_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 264.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 266.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_streaming_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 266.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 266.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 267.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 267.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_streaming_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mem_streaming_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_streaming_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 269.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_streaming_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mem_streaming_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_streaming_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 272.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem_streaming' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data_out', 'data_in' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_streaming'.
INFO: [RTMG 210-278] Implementing memory 'mem_streaming_data_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 276.332 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 280.445 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 289.074 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mem_streaming.
INFO: [VLOG 209-307] Generating Verilog RTL for mem_streaming.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.304 seconds; current allocated memory: 76.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.916 seconds; current allocated memory: 10.848 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.268 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.568 seconds; current allocated memory: 0.668 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 212.469 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_port_fixed_point/mem_streaming.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'axi_port_fixed_point/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.972 seconds; current allocated memory: 215.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 420 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 460 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_data(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<160>*)' into 'mem_streaming(ap_uint<160>*, ap_uint<160>*)' (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'data_process(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'mem_streaming(ap_uint<160>*, ap_uint<160>*)' (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'send_data(ap_uint<160>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'mem_streaming(ap_uint<160>*, ap_uint<160>*)' (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_9_1> at axi_port_fixed_point/utils.cpp:9:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_1> at axi_port_fixed_point/utils.cpp:40:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at axi_port_fixed_point/utils.cpp:25:19 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_2' is marked as complete unroll implied by the pipeline pragma (axi_port_fixed_point/utils.cpp:28:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_12_2' is marked as complete unroll implied by the pipeline pragma (axi_port_fixed_point/utils.cpp:12:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (axi_port_fixed_point/utils.cpp:28:20) in function 'mem_streaming' completely with a factor of 10 (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_2' (axi_port_fixed_point/utils.cpp:12:20) in function 'mem_streaming' completely with a factor of 10 (axi_port_fixed_point/mem_streaming.cpp:8:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'data_buf' due to pipeline pragma (axi_port_fixed_point/mem_streaming.cpp:13:7)
INFO: [HLS 214-248] Applying array_partition to 'data_buf': Cyclic partitioning with factor 5 on dimension 1. (axi_port_fixed_point/mem_streaming.cpp:13:7)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 256 in loop 'VITIS_LOOP_9_1'(axi_port_fixed_point/utils.cpp:9:18) has been inferred on bundle 'in_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi_port_fixed_point/utils.cpp:9:18)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 256 in loop 'VITIS_LOOP_25_1'(axi_port_fixed_point/utils.cpp:25:19) has been inferred on bundle 'out_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi_port_fixed_point/utils.cpp:25:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.974 seconds; current allocated memory: 217.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 217.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 223.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 226.441 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 249.496 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 269.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_streaming_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 274.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 276.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_streaming_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 277.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 277.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_streaming_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 277.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 277.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 278.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 278.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_streaming_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mem_streaming_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_streaming_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 280.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_streaming_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mem_streaming_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_streaming_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.105 seconds; current allocated memory: 283.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_streaming_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mem_streaming_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_streaming_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 285.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_streaming/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem_streaming' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data_out', 'data_in' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_streaming'.
INFO: [RTMG 210-278] Implementing memory 'mem_streaming_data_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 289.367 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 293.543 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.733 seconds; current allocated memory: 302.625 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mem_streaming.
INFO: [VLOG 209-307] Generating Verilog RTL for mem_streaming.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.977 seconds; current allocated memory: 90.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.131 seconds; current allocated memory: 11.105 MB.
