Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 31 13:02:17 2023
| Host         : soulblast running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           21 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              72 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             168 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+
|        Clock Signal       |               Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG          |                                          |                                         |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/keys                             | u1/unit/SR[0]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/keys_reg[10]                     | u1/unit/SR[10]                          |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/keys_reg[14]                     | u1/unit/SR[14]                          |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/keys_reg[15]                     | u1/unit/SR[15]                          |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[3]                       | u1/unit/SR[4]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[1]                       | u1/unit/SR[2]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[9]                       | u1/unit/SR[11]                          |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[8]                       | u1/unit/SR[9]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[2]                       | u1/unit/SR[3]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[5]                       | u1/unit/SR[6]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[4]                       | u1/unit/SR[5]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[0]                       | u1/unit/SR[1]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[6]                       | u1/unit/SR[7]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[7]                       | u1/unit/SR[8]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[10]                      | u1/unit/SR[12]                          |                1 |              2 |
|  CLOCK_IBUF_BUFG          | u1/unit/p_1_out[11]                      | u1/unit/SR[13]                          |                1 |              2 |
|  stable_reg_i_2_n_0       | u1/unit/unit1/db_clk/clear               |                                         |                1 |              2 |
|  stable_reg_i_2_n_0       | u1/unit/unit1/db_clk/key_out_i_1_n_0     |                                         |                1 |              2 |
|  stable_reg_i_2_n_0       | u1/unit/unit1/db_data/stable_i_1__0_n_0  |                                         |                1 |              2 |
|  stable_reg_i_2_n_0       | u1/unit/unit1/db_data/key_out_i_1__0_n_0 |                                         |                1 |              2 |
|  stable_reg_i_2_n_0       |                                          |                                         |                2 |              4 |
| ~u1/unit/unit1/db_clk/clk | u1/unit/unit1/count                      | u1/unit/unit1/count[3]_i_1_n_0          |                1 |              8 |
| ~u1/unit/unit1/db_clk/clk |                                          |                                         |                3 |             18 |
|  CLOCK_IBUF_BUFG          | u1/unit/unit1/E[0]                       |                                         |                4 |             32 |
|  stable_reg_i_2_n_0       | u1/unit/unit1/out_flag_i_1_n_0           |                                         |                5 |             32 |
|  stable_reg_i_2_n_0       | u1/unit/unit1/db_clk/count               | u1/unit/unit1/db_clk/clear              |                8 |             64 |
|  stable_reg_i_2_n_0       | u1/unit/unit1/db_data/count              | u1/unit/unit1/db_data/stable_i_1__0_n_0 |                8 |             64 |
+---------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+


