$comment
	File created using the following command:
		vcd file THR2023063114.msim.vcd -direction
$end
$date
	Sat Oct 19 01:20:57 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module test_74147_vlg_vec_tst $end
$var reg 1 ! N1 $end
$var reg 1 " N2 $end
$var reg 1 # N3 $end
$var reg 1 $ N4 $end
$var reg 1 % N5 $end
$var reg 1 & N6 $end
$var reg 1 ' N7 $end
$var reg 1 ( N8 $end
$var reg 1 ) N9 $end
$var wire 1 * AN $end
$var wire 1 + BN $end
$var wire 1 , CN $end
$var wire 1 - DN $end
$var wire 1 . sampler $end
$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 CN~output_o $end
$var wire 1 6 BN~output_o $end
$var wire 1 7 AN~output_o $end
$var wire 1 8 DN~output_o $end
$var wire 1 9 N9~input_o $end
$var wire 1 : N8~input_o $end
$var wire 1 ; N6~input_o $end
$var wire 1 < N7~input_o $end
$var wire 1 = N5~input_o $end
$var wire 1 > N4~input_o $end
$var wire 1 ? inst|9~0_combout $end
$var wire 1 @ inst|67~combout $end
$var wire 1 A N2~input_o $end
$var wire 1 B N3~input_o $end
$var wire 1 C inst|8~0_combout $end
$var wire 1 D inst|8~1_combout $end
$var wire 1 E N1~input_o $end
$var wire 1 F inst|7~0_combout $end
$var wire 1 G inst|7~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
x.
0/
10
x1
12
13
14
15
16
17
18
19
1:
1;
1<
1=
1>
0?
0@
1A
1B
0C
0D
1E
1F
0G
$end
#110000
0!
0E
0.
0F
1G
07
0*
#200000
0"
x!
0A
xE
1.
1C
1F
1D
0G
06
17
0+
1*
#300000
0#
x"
0B
xA
0.
0F
1G
07
0*
#400000
0$
x#
0>
xB
1.
1?
0C
1F
0D
0G
05
0,
16
17
1+
1*
#570000
0%
x$
0=
x>
0.
0F
1G
07
0*
#670000
0&
x%
0;
x=
1.
1D
0G
xC
xF
06
17
0+
1*
#750000
0'
x&
0<
x;
0.
1G
07
0*
#830000
0(
x'
0:
x<
1.
0?
1@
0G
xD
0D
15
08
17
x6
1,
0-
1*
x+
16
1+
#890000
0)
x(
09
x:
0.
1G
07
0*
#1000000
