# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do leds_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:28 on Sep 23,2017
# vcom -reportprogress 300 -93 -work work E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity mux2to1
# -- Compiling architecture mux of mux2to1
# -- Compiling entity decoder4to7
# -- Compiling architecture structure of decoder4to7
# -- Compiling entity ledcontroller
# -- Compiling architecture basic of ledcontroller
# ** Error: E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl(82): (vcom-1436) Actual expression (prefix expression) of formal "inB" is not globally static.
# ** Error: E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl(94): VHDL Compiler exiting
# End time: 08:39:28 on Sep 23,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./leds_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl}"
vsim rtl_work.ledcontroller
# vsim rtl_work.ledcontroller 
# Start time: 08:39:38 on Sep 23,2017
# Loading std.standard
# ** Error: (vsim-3173) Entity 'E:/ECE 550d/hw1-leds_restored/simulation/modelsim/rtl_work.ledcontroller' has no architecture.
# Error loading design
# End time: 08:39:39 on Sep 23,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
