
Dashboard_Firmware_Attempt2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c114  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000f694  0800c2e4  0800c2e4  0001c2e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b978  0801b978  000300f4  2**0
                  CONTENTS
  4 .ARM          00000008  0801b978  0801b978  0002b978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b980  0801b980  000300f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b980  0801b980  0002b980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801b984  0801b984  0002b984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  0801b988  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008a4  200000f4  0801ba7c  000300f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000998  0801ba7c  00030998  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300f4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030124  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021d4a  00000000  00000000  00030167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004840  00000000  00000000  00051eb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e90  00000000  00000000  000566f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001793  00000000  00000000  00058588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cf56  00000000  00000000  00059d1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024820  00000000  00000000  00086c71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001063bb  00000000  00000000  000ab491  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008714  00000000  00000000  001b184c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  001b9f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000f4 	.word	0x200000f4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c2cc 	.word	0x0800c2cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000f8 	.word	0x200000f8
 800020c:	0800c2cc 	.word	0x0800c2cc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2f>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a54:	bf24      	itt	cs
 8000a56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a5e:	d90d      	bls.n	8000a7c <__aeabi_d2f+0x30>
 8000a60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a80:	d121      	bne.n	8000ac6 <__aeabi_d2f+0x7a>
 8000a82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a86:	bfbc      	itt	lt
 8000a88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	4770      	bxlt	lr
 8000a8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a96:	f1c2 0218 	rsb	r2, r2, #24
 8000a9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aa2:	fa20 f002 	lsr.w	r0, r0, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	f040 0001 	orrne.w	r0, r0, #1
 8000aac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ab4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab8:	ea40 000c 	orr.w	r0, r0, ip
 8000abc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac4:	e7cc      	b.n	8000a60 <__aeabi_d2f+0x14>
 8000ac6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aca:	d107      	bne.n	8000adc <__aeabi_d2f+0x90>
 8000acc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad0:	bf1e      	ittt	ne
 8000ad2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ad6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ada:	4770      	bxne	lr
 8000adc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ae4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_uldivmod>:
 8000aec:	b953      	cbnz	r3, 8000b04 <__aeabi_uldivmod+0x18>
 8000aee:	b94a      	cbnz	r2, 8000b04 <__aeabi_uldivmod+0x18>
 8000af0:	2900      	cmp	r1, #0
 8000af2:	bf08      	it	eq
 8000af4:	2800      	cmpeq	r0, #0
 8000af6:	bf1c      	itt	ne
 8000af8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000afc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b00:	f000 b970 	b.w	8000de4 <__aeabi_idiv0>
 8000b04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b0c:	f000 f806 	bl	8000b1c <__udivmoddi4>
 8000b10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b18:	b004      	add	sp, #16
 8000b1a:	4770      	bx	lr

08000b1c <__udivmoddi4>:
 8000b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b20:	9e08      	ldr	r6, [sp, #32]
 8000b22:	460d      	mov	r5, r1
 8000b24:	4604      	mov	r4, r0
 8000b26:	460f      	mov	r7, r1
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d14a      	bne.n	8000bc2 <__udivmoddi4+0xa6>
 8000b2c:	428a      	cmp	r2, r1
 8000b2e:	4694      	mov	ip, r2
 8000b30:	d965      	bls.n	8000bfe <__udivmoddi4+0xe2>
 8000b32:	fab2 f382 	clz	r3, r2
 8000b36:	b143      	cbz	r3, 8000b4a <__udivmoddi4+0x2e>
 8000b38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b3c:	f1c3 0220 	rsb	r2, r3, #32
 8000b40:	409f      	lsls	r7, r3
 8000b42:	fa20 f202 	lsr.w	r2, r0, r2
 8000b46:	4317      	orrs	r7, r2
 8000b48:	409c      	lsls	r4, r3
 8000b4a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b4e:	fa1f f58c 	uxth.w	r5, ip
 8000b52:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b56:	0c22      	lsrs	r2, r4, #16
 8000b58:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b5c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b60:	fb01 f005 	mul.w	r0, r1, r5
 8000b64:	4290      	cmp	r0, r2
 8000b66:	d90a      	bls.n	8000b7e <__udivmoddi4+0x62>
 8000b68:	eb1c 0202 	adds.w	r2, ip, r2
 8000b6c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000b70:	f080 811c 	bcs.w	8000dac <__udivmoddi4+0x290>
 8000b74:	4290      	cmp	r0, r2
 8000b76:	f240 8119 	bls.w	8000dac <__udivmoddi4+0x290>
 8000b7a:	3902      	subs	r1, #2
 8000b7c:	4462      	add	r2, ip
 8000b7e:	1a12      	subs	r2, r2, r0
 8000b80:	b2a4      	uxth	r4, r4
 8000b82:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b86:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b8a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b8e:	fb00 f505 	mul.w	r5, r0, r5
 8000b92:	42a5      	cmp	r5, r4
 8000b94:	d90a      	bls.n	8000bac <__udivmoddi4+0x90>
 8000b96:	eb1c 0404 	adds.w	r4, ip, r4
 8000b9a:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000b9e:	f080 8107 	bcs.w	8000db0 <__udivmoddi4+0x294>
 8000ba2:	42a5      	cmp	r5, r4
 8000ba4:	f240 8104 	bls.w	8000db0 <__udivmoddi4+0x294>
 8000ba8:	4464      	add	r4, ip
 8000baa:	3802      	subs	r0, #2
 8000bac:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bb0:	1b64      	subs	r4, r4, r5
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	b11e      	cbz	r6, 8000bbe <__udivmoddi4+0xa2>
 8000bb6:	40dc      	lsrs	r4, r3
 8000bb8:	2300      	movs	r3, #0
 8000bba:	e9c6 4300 	strd	r4, r3, [r6]
 8000bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc2:	428b      	cmp	r3, r1
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0xbc>
 8000bc6:	2e00      	cmp	r6, #0
 8000bc8:	f000 80ed 	beq.w	8000da6 <__udivmoddi4+0x28a>
 8000bcc:	2100      	movs	r1, #0
 8000bce:	e9c6 0500 	strd	r0, r5, [r6]
 8000bd2:	4608      	mov	r0, r1
 8000bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd8:	fab3 f183 	clz	r1, r3
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	d149      	bne.n	8000c74 <__udivmoddi4+0x158>
 8000be0:	42ab      	cmp	r3, r5
 8000be2:	d302      	bcc.n	8000bea <__udivmoddi4+0xce>
 8000be4:	4282      	cmp	r2, r0
 8000be6:	f200 80f8 	bhi.w	8000dda <__udivmoddi4+0x2be>
 8000bea:	1a84      	subs	r4, r0, r2
 8000bec:	eb65 0203 	sbc.w	r2, r5, r3
 8000bf0:	2001      	movs	r0, #1
 8000bf2:	4617      	mov	r7, r2
 8000bf4:	2e00      	cmp	r6, #0
 8000bf6:	d0e2      	beq.n	8000bbe <__udivmoddi4+0xa2>
 8000bf8:	e9c6 4700 	strd	r4, r7, [r6]
 8000bfc:	e7df      	b.n	8000bbe <__udivmoddi4+0xa2>
 8000bfe:	b902      	cbnz	r2, 8000c02 <__udivmoddi4+0xe6>
 8000c00:	deff      	udf	#255	; 0xff
 8000c02:	fab2 f382 	clz	r3, r2
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	f040 8090 	bne.w	8000d2c <__udivmoddi4+0x210>
 8000c0c:	1a8a      	subs	r2, r1, r2
 8000c0e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c12:	fa1f fe8c 	uxth.w	lr, ip
 8000c16:	2101      	movs	r1, #1
 8000c18:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c1c:	fb07 2015 	mls	r0, r7, r5, r2
 8000c20:	0c22      	lsrs	r2, r4, #16
 8000c22:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c26:	fb0e f005 	mul.w	r0, lr, r5
 8000c2a:	4290      	cmp	r0, r2
 8000c2c:	d908      	bls.n	8000c40 <__udivmoddi4+0x124>
 8000c2e:	eb1c 0202 	adds.w	r2, ip, r2
 8000c32:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x122>
 8000c38:	4290      	cmp	r0, r2
 8000c3a:	f200 80cb 	bhi.w	8000dd4 <__udivmoddi4+0x2b8>
 8000c3e:	4645      	mov	r5, r8
 8000c40:	1a12      	subs	r2, r2, r0
 8000c42:	b2a4      	uxth	r4, r4
 8000c44:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c48:	fb07 2210 	mls	r2, r7, r0, r2
 8000c4c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c50:	fb0e fe00 	mul.w	lr, lr, r0
 8000c54:	45a6      	cmp	lr, r4
 8000c56:	d908      	bls.n	8000c6a <__udivmoddi4+0x14e>
 8000c58:	eb1c 0404 	adds.w	r4, ip, r4
 8000c5c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c60:	d202      	bcs.n	8000c68 <__udivmoddi4+0x14c>
 8000c62:	45a6      	cmp	lr, r4
 8000c64:	f200 80bb 	bhi.w	8000dde <__udivmoddi4+0x2c2>
 8000c68:	4610      	mov	r0, r2
 8000c6a:	eba4 040e 	sub.w	r4, r4, lr
 8000c6e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c72:	e79f      	b.n	8000bb4 <__udivmoddi4+0x98>
 8000c74:	f1c1 0720 	rsb	r7, r1, #32
 8000c78:	408b      	lsls	r3, r1
 8000c7a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c7e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c82:	fa05 f401 	lsl.w	r4, r5, r1
 8000c86:	fa20 f307 	lsr.w	r3, r0, r7
 8000c8a:	40fd      	lsrs	r5, r7
 8000c8c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c90:	4323      	orrs	r3, r4
 8000c92:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c96:	fa1f fe8c 	uxth.w	lr, ip
 8000c9a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c9e:	0c1c      	lsrs	r4, r3, #16
 8000ca0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ca4:	fb08 f50e 	mul.w	r5, r8, lr
 8000ca8:	42a5      	cmp	r5, r4
 8000caa:	fa02 f201 	lsl.w	r2, r2, r1
 8000cae:	fa00 f001 	lsl.w	r0, r0, r1
 8000cb2:	d90b      	bls.n	8000ccc <__udivmoddi4+0x1b0>
 8000cb4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000cbc:	f080 8088 	bcs.w	8000dd0 <__udivmoddi4+0x2b4>
 8000cc0:	42a5      	cmp	r5, r4
 8000cc2:	f240 8085 	bls.w	8000dd0 <__udivmoddi4+0x2b4>
 8000cc6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cca:	4464      	add	r4, ip
 8000ccc:	1b64      	subs	r4, r4, r5
 8000cce:	b29d      	uxth	r5, r3
 8000cd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000cd8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cdc:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ce0:	45a6      	cmp	lr, r4
 8000ce2:	d908      	bls.n	8000cf6 <__udivmoddi4+0x1da>
 8000ce4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce8:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000cec:	d26c      	bcs.n	8000dc8 <__udivmoddi4+0x2ac>
 8000cee:	45a6      	cmp	lr, r4
 8000cf0:	d96a      	bls.n	8000dc8 <__udivmoddi4+0x2ac>
 8000cf2:	3b02      	subs	r3, #2
 8000cf4:	4464      	add	r4, ip
 8000cf6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfa:	fba3 9502 	umull	r9, r5, r3, r2
 8000cfe:	eba4 040e 	sub.w	r4, r4, lr
 8000d02:	42ac      	cmp	r4, r5
 8000d04:	46c8      	mov	r8, r9
 8000d06:	46ae      	mov	lr, r5
 8000d08:	d356      	bcc.n	8000db8 <__udivmoddi4+0x29c>
 8000d0a:	d053      	beq.n	8000db4 <__udivmoddi4+0x298>
 8000d0c:	b156      	cbz	r6, 8000d24 <__udivmoddi4+0x208>
 8000d0e:	ebb0 0208 	subs.w	r2, r0, r8
 8000d12:	eb64 040e 	sbc.w	r4, r4, lr
 8000d16:	fa04 f707 	lsl.w	r7, r4, r7
 8000d1a:	40ca      	lsrs	r2, r1
 8000d1c:	40cc      	lsrs	r4, r1
 8000d1e:	4317      	orrs	r7, r2
 8000d20:	e9c6 7400 	strd	r7, r4, [r6]
 8000d24:	4618      	mov	r0, r3
 8000d26:	2100      	movs	r1, #0
 8000d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2c:	f1c3 0120 	rsb	r1, r3, #32
 8000d30:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d34:	fa20 f201 	lsr.w	r2, r0, r1
 8000d38:	fa25 f101 	lsr.w	r1, r5, r1
 8000d3c:	409d      	lsls	r5, r3
 8000d3e:	432a      	orrs	r2, r5
 8000d40:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d44:	fa1f fe8c 	uxth.w	lr, ip
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1510 	mls	r5, r7, r0, r1
 8000d50:	0c11      	lsrs	r1, r2, #16
 8000d52:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d56:	fb00 f50e 	mul.w	r5, r0, lr
 8000d5a:	428d      	cmp	r5, r1
 8000d5c:	fa04 f403 	lsl.w	r4, r4, r3
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0x258>
 8000d62:	eb1c 0101 	adds.w	r1, ip, r1
 8000d66:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000d6a:	d22f      	bcs.n	8000dcc <__udivmoddi4+0x2b0>
 8000d6c:	428d      	cmp	r5, r1
 8000d6e:	d92d      	bls.n	8000dcc <__udivmoddi4+0x2b0>
 8000d70:	3802      	subs	r0, #2
 8000d72:	4461      	add	r1, ip
 8000d74:	1b49      	subs	r1, r1, r5
 8000d76:	b292      	uxth	r2, r2
 8000d78:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d7c:	fb07 1115 	mls	r1, r7, r5, r1
 8000d80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d84:	fb05 f10e 	mul.w	r1, r5, lr
 8000d88:	4291      	cmp	r1, r2
 8000d8a:	d908      	bls.n	8000d9e <__udivmoddi4+0x282>
 8000d8c:	eb1c 0202 	adds.w	r2, ip, r2
 8000d90:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d94:	d216      	bcs.n	8000dc4 <__udivmoddi4+0x2a8>
 8000d96:	4291      	cmp	r1, r2
 8000d98:	d914      	bls.n	8000dc4 <__udivmoddi4+0x2a8>
 8000d9a:	3d02      	subs	r5, #2
 8000d9c:	4462      	add	r2, ip
 8000d9e:	1a52      	subs	r2, r2, r1
 8000da0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000da4:	e738      	b.n	8000c18 <__udivmoddi4+0xfc>
 8000da6:	4631      	mov	r1, r6
 8000da8:	4630      	mov	r0, r6
 8000daa:	e708      	b.n	8000bbe <__udivmoddi4+0xa2>
 8000dac:	4639      	mov	r1, r7
 8000dae:	e6e6      	b.n	8000b7e <__udivmoddi4+0x62>
 8000db0:	4610      	mov	r0, r2
 8000db2:	e6fb      	b.n	8000bac <__udivmoddi4+0x90>
 8000db4:	4548      	cmp	r0, r9
 8000db6:	d2a9      	bcs.n	8000d0c <__udivmoddi4+0x1f0>
 8000db8:	ebb9 0802 	subs.w	r8, r9, r2
 8000dbc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000dc0:	3b01      	subs	r3, #1
 8000dc2:	e7a3      	b.n	8000d0c <__udivmoddi4+0x1f0>
 8000dc4:	4645      	mov	r5, r8
 8000dc6:	e7ea      	b.n	8000d9e <__udivmoddi4+0x282>
 8000dc8:	462b      	mov	r3, r5
 8000dca:	e794      	b.n	8000cf6 <__udivmoddi4+0x1da>
 8000dcc:	4640      	mov	r0, r8
 8000dce:	e7d1      	b.n	8000d74 <__udivmoddi4+0x258>
 8000dd0:	46d0      	mov	r8, sl
 8000dd2:	e77b      	b.n	8000ccc <__udivmoddi4+0x1b0>
 8000dd4:	3d02      	subs	r5, #2
 8000dd6:	4462      	add	r2, ip
 8000dd8:	e732      	b.n	8000c40 <__udivmoddi4+0x124>
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e70a      	b.n	8000bf4 <__udivmoddi4+0xd8>
 8000dde:	4464      	add	r4, ip
 8000de0:	3802      	subs	r0, #2
 8000de2:	e742      	b.n	8000c6a <__udivmoddi4+0x14e>

08000de4 <__aeabi_idiv0>:
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop

08000de8 <HAL_CAN_RxFifo0MsgPendingCallback>:

CAN_RxHeaderTypeDef RxHeader;
uint8_t RxData[8];

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000de8:	b590      	push	{r4, r7, lr}
 8000dea:	b087      	sub	sp, #28
 8000dec:	af04      	add	r7, sp, #16
 8000dee:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8000df0:	4b0a      	ldr	r3, [pc, #40]	; (8000e1c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000df2:	4a0b      	ldr	r2, [pc, #44]	; (8000e20 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8000df4:	2100      	movs	r1, #0
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f004 fec6 	bl	8005b88 <HAL_CAN_GetRxMessage>
	save_can_rx_data(RxHeader, RxData);
 8000dfc:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8000dfe:	4a07      	ldr	r2, [pc, #28]	; (8000e1c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000e00:	9203      	str	r2, [sp, #12]
 8000e02:	466c      	mov	r4, sp
 8000e04:	f103 0210 	add.w	r2, r3, #16
 8000e08:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000e0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e10:	f000 f808 	bl	8000e24 <save_can_rx_data>
}
 8000e14:	bf00      	nop
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd90      	pop	{r4, r7, pc}
 8000e1c:	2000013c 	.word	0x2000013c
 8000e20:	20000120 	.word	0x20000120

08000e24 <save_can_rx_data>:


/************ CAN RX ************/

void save_can_rx_data(CAN_RxHeaderTypeDef RxHeader, uint8_t RxData[]) {
 8000e24:	b084      	sub	sp, #16
 8000e26:	b580      	push	{r7, lr}
 8000e28:	b082      	sub	sp, #8
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	f107 0c10 	add.w	ip, r7, #16
 8000e30:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    // gets message and updates values
	switch (RxHeader.StdId) {
 8000e34:	693b      	ldr	r3, [r7, #16]
 8000e36:	f240 3287 	movw	r2, #903	; 0x387
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	f000 80a5 	beq.w	8000f8a <save_can_rx_data+0x166>
 8000e40:	f5b3 7f62 	cmp.w	r3, #904	; 0x388
 8000e44:	f080 80e4 	bcs.w	8001010 <save_can_rx_data+0x1ec>
 8000e48:	2bc2      	cmp	r3, #194	; 0xc2
 8000e4a:	d845      	bhi.n	8000ed8 <save_can_rx_data+0xb4>
 8000e4c:	2ba5      	cmp	r3, #165	; 0xa5
 8000e4e:	f0c0 80df 	bcc.w	8001010 <save_can_rx_data+0x1ec>
 8000e52:	3ba5      	subs	r3, #165	; 0xa5
 8000e54:	2b1d      	cmp	r3, #29
 8000e56:	f200 80db 	bhi.w	8001010 <save_can_rx_data+0x1ec>
 8000e5a:	a201      	add	r2, pc, #4	; (adr r2, 8000e60 <save_can_rx_data+0x3c>)
 8000e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e60:	08000fdb 	.word	0x08000fdb
 8000e64:	08001011 	.word	0x08001011
 8000e68:	08000f43 	.word	0x08000f43
 8000e6c:	08001011 	.word	0x08001011
 8000e70:	08001011 	.word	0x08001011
 8000e74:	08000f69 	.word	0x08000f69
 8000e78:	08000f95 	.word	0x08000f95
 8000e7c:	08001011 	.word	0x08001011
 8000e80:	08001011 	.word	0x08001011
 8000e84:	08001011 	.word	0x08001011
 8000e88:	08001011 	.word	0x08001011
 8000e8c:	08001011 	.word	0x08001011
 8000e90:	08001011 	.word	0x08001011
 8000e94:	08001011 	.word	0x08001011
 8000e98:	08001011 	.word	0x08001011
 8000e9c:	08001011 	.word	0x08001011
 8000ea0:	08001011 	.word	0x08001011
 8000ea4:	08001011 	.word	0x08001011
 8000ea8:	08001011 	.word	0x08001011
 8000eac:	08001011 	.word	0x08001011
 8000eb0:	08001011 	.word	0x08001011
 8000eb4:	08001011 	.word	0x08001011
 8000eb8:	08001011 	.word	0x08001011
 8000ebc:	08001011 	.word	0x08001011
 8000ec0:	08001011 	.word	0x08001011
 8000ec4:	08001011 	.word	0x08001011
 8000ec8:	08001011 	.word	0x08001011
 8000ecc:	08001011 	.word	0x08001011
 8000ed0:	08001011 	.word	0x08001011
 8000ed4:	08000fc1 	.word	0x08000fc1
 8000ed8:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000edc:	f040 8098 	bne.w	8001010 <save_can_rx_data+0x1ec>
		case BMS_STATUS_MSG:
			PACK_TEMP = RxData[0];
 8000ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ee2:	781a      	ldrb	r2, [r3, #0]
 8000ee4:	4b4f      	ldr	r3, [pc, #316]	; (8001024 <save_can_rx_data+0x200>)
 8000ee6:	701a      	strb	r2, [r3, #0]
			soc = RxData[1];
 8000ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eea:	785a      	ldrb	r2, [r3, #1]
 8000eec:	4b4e      	ldr	r3, [pc, #312]	; (8001028 <save_can_rx_data+0x204>)
 8000eee:	701a      	strb	r2, [r3, #0]
			bms_status = (RxData[2] << 8);
 8000ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ef2:	3302      	adds	r3, #2
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	b29b      	uxth	r3, r3
 8000ef8:	021b      	lsls	r3, r3, #8
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	4b4b      	ldr	r3, [pc, #300]	; (800102c <save_can_rx_data+0x208>)
 8000efe:	801a      	strh	r2, [r3, #0]
			bms_status += RxData[3];
 8000f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f02:	3303      	adds	r3, #3
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	b29a      	uxth	r2, r3
 8000f08:	4b48      	ldr	r3, [pc, #288]	; (800102c <save_can_rx_data+0x208>)
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	4413      	add	r3, r2
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	4b46      	ldr	r3, [pc, #280]	; (800102c <save_can_rx_data+0x208>)
 8000f14:	801a      	strh	r2, [r3, #0]
			pack_voltage = (RxData[4] << 8);
 8000f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f18:	3304      	adds	r3, #4
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	021b      	lsls	r3, r3, #8
 8000f20:	b29a      	uxth	r2, r3
 8000f22:	4b43      	ldr	r3, [pc, #268]	; (8001030 <save_can_rx_data+0x20c>)
 8000f24:	801a      	strh	r2, [r3, #0]
			pack_voltage += RxData[5];
 8000f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f28:	3305      	adds	r3, #5
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	4b40      	ldr	r3, [pc, #256]	; (8001030 <save_can_rx_data+0x20c>)
 8000f30:	881b      	ldrh	r3, [r3, #0]
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	4413      	add	r3, r2
 8000f36:	b29a      	uxth	r2, r3
 8000f38:	4b3d      	ldr	r3, [pc, #244]	; (8001030 <save_can_rx_data+0x20c>)
 8000f3a:	801a      	strh	r2, [r3, #0]
			temp_attenuate();
 8000f3c:	f001 feb6 	bl	8002cac <temp_attenuate>
			break;
 8000f40:	e069      	b.n	8001016 <save_can_rx_data+0x1f2>
		case MC_VOLTAGE_INFO:
			capacitor_volt = (RxData[0] << 8); // upper bits
 8000f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	021b      	lsls	r3, r3, #8
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	4b39      	ldr	r3, [pc, #228]	; (8001034 <save_can_rx_data+0x210>)
 8000f4e:	801a      	strh	r2, [r3, #0]
			capacitor_volt += RxData[1]; // lower bits
 8000f50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f52:	3301      	adds	r3, #1
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	4b36      	ldr	r3, [pc, #216]	; (8001034 <save_can_rx_data+0x210>)
 8000f5a:	881b      	ldrh	r3, [r3, #0]
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	4413      	add	r3, r2
 8000f60:	b29a      	uxth	r2, r3
 8000f62:	4b34      	ldr	r3, [pc, #208]	; (8001034 <save_can_rx_data+0x210>)
 8000f64:	801a      	strh	r2, [r3, #0]
			break;
 8000f66:	e056      	b.n	8001016 <save_can_rx_data+0x1f2>
		case MC_INTERNAL_STATES:
			mc_lockout = RxData[6] & 0b1000000;
 8000f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f6a:	3306      	adds	r3, #6
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	4b30      	ldr	r3, [pc, #192]	; (8001038 <save_can_rx_data+0x214>)
 8000f76:	701a      	strb	r2, [r3, #0]
			mc_enabled = RxData[6] & 0b1;
 8000f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f7a:	3306      	adds	r3, #6
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	b2da      	uxtb	r2, r3
 8000f84:	4b2d      	ldr	r3, [pc, #180]	; (800103c <save_can_rx_data+0x218>)
 8000f86:	701a      	strb	r2, [r3, #0]
			break;
 8000f88:	e045      	b.n	8001016 <save_can_rx_data+0x1f2>
		case PEI_CURRENT_SHUTDOWN:
			shutdown_flags = RxData[2];
 8000f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f8c:	789a      	ldrb	r2, [r3, #2]
 8000f8e:	4b2c      	ldr	r3, [pc, #176]	; (8001040 <save_can_rx_data+0x21c>)
 8000f90:	701a      	strb	r2, [r3, #0]
			break;
 8000f92:	e040      	b.n	8001016 <save_can_rx_data+0x1f2>
		case MC_FAULT_CODES:
			for (uint8_t i = 0; i < 8; i++) {
 8000f94:	2300      	movs	r3, #0
 8000f96:	71fb      	strb	r3, [r7, #7]
 8000f98:	e00f      	b.n	8000fba <save_can_rx_data+0x196>
				if (RxData[i] > 0) {
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f9e:	4413      	add	r3, r2
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <save_can_rx_data+0x18a>
					mc_fault = 1;
 8000fa6:	4b27      	ldr	r3, [pc, #156]	; (8001044 <save_can_rx_data+0x220>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	701a      	strb	r2, [r3, #0]
					break;
 8000fac:	e008      	b.n	8000fc0 <save_can_rx_data+0x19c>
				}
				else {
					mc_fault = 0;
 8000fae:	4b25      	ldr	r3, [pc, #148]	; (8001044 <save_can_rx_data+0x220>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i < 8; i++) {
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	71fb      	strb	r3, [r7, #7]
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	2b07      	cmp	r3, #7
 8000fbe:	d9ec      	bls.n	8000f9a <save_can_rx_data+0x176>
				}
			}
		case MC_PARAM_RESPONSE:
			if (RxData[0] == 0x20 && RxData[2] == 1) {
 8000fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b20      	cmp	r3, #32
 8000fc6:	d125      	bne.n	8001014 <save_can_rx_data+0x1f0>
 8000fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fca:	3302      	adds	r3, #2
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d120      	bne.n	8001014 <save_can_rx_data+0x1f0>
				mc_fault_clear_success = 1;
 8000fd2:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <save_can_rx_data+0x224>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000fd8:	e01c      	b.n	8001014 <save_can_rx_data+0x1f0>
//			back_right_wheel_speed += RxData[1];
//			back_left_wheel_speed = (RxData[2] << 8) ;
//			back_left_wheel_speed += RxData[3];
//			break;
		case MC_MOTOR_POSITION:
			back_right_wheel_speed = (RxData[3] << 8) ;
 8000fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fdc:	3303      	adds	r3, #3
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	021b      	lsls	r3, r3, #8
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	4b19      	ldr	r3, [pc, #100]	; (800104c <save_can_rx_data+0x228>)
 8000fe8:	801a      	strh	r2, [r3, #0]
			back_right_wheel_speed += RxData[2];
 8000fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fec:	3302      	adds	r3, #2
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	4b16      	ldr	r3, [pc, #88]	; (800104c <save_can_rx_data+0x228>)
 8000ff4:	881b      	ldrh	r3, [r3, #0]
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	4413      	add	r3, r2
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	4b13      	ldr	r3, [pc, #76]	; (800104c <save_can_rx_data+0x228>)
 8000ffe:	801a      	strh	r2, [r3, #0]
			back_right_wheel_speed *= -1;
 8001000:	4b12      	ldr	r3, [pc, #72]	; (800104c <save_can_rx_data+0x228>)
 8001002:	881b      	ldrh	r3, [r3, #0]
 8001004:	b29b      	uxth	r3, r3
 8001006:	425b      	negs	r3, r3
 8001008:	b29a      	uxth	r2, r3
 800100a:	4b10      	ldr	r3, [pc, #64]	; (800104c <save_can_rx_data+0x228>)
 800100c:	801a      	strh	r2, [r3, #0]
			break;
 800100e:	e002      	b.n	8001016 <save_can_rx_data+0x1f2>
		default:
			// no valid input received
			break;
 8001010:	bf00      	nop
 8001012:	e000      	b.n	8001016 <save_can_rx_data+0x1f2>
			break;
 8001014:	bf00      	nop
	}

}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001020:	b004      	add	sp, #16
 8001022:	4770      	bx	lr
 8001024:	20000115 	.word	0x20000115
 8001028:	20000117 	.word	0x20000117
 800102c:	20000118 	.word	0x20000118
 8001030:	2000011c 	.word	0x2000011c
 8001034:	20000112 	.word	0x20000112
 8001038:	20000110 	.word	0x20000110
 800103c:	20000111 	.word	0x20000111
 8001040:	20000000 	.word	0x20000000
 8001044:	20000116 	.word	0x20000116
 8001048:	2000011a 	.word	0x2000011a
 800104c:	2000011e 	.word	0x2000011e

08001050 <can_tx_vcu_state>:

CAN_TxHeaderTypeDef   TxHeader;
uint32_t              TxMailbox;

//  transmit state
void can_tx_vcu_state(CAN_HandleTypeDef *hcan){
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
	TxHeader.IDE = CAN_ID_STD;
 8001058:	4b1b      	ldr	r3, [pc, #108]	; (80010c8 <can_tx_vcu_state+0x78>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
	TxHeader.StdId = VEHICLE_STATE;
 800105e:	4b1a      	ldr	r3, [pc, #104]	; (80010c8 <can_tx_vcu_state+0x78>)
 8001060:	f240 7266 	movw	r2, #1894	; 0x766
 8001064:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 8001066:	4b18      	ldr	r3, [pc, #96]	; (80010c8 <can_tx_vcu_state+0x78>)
 8001068:	2200      	movs	r2, #0
 800106a:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = 8;
 800106c:	4b16      	ldr	r3, [pc, #88]	; (80010c8 <can_tx_vcu_state+0x78>)
 800106e:	2208      	movs	r2, #8
 8001070:	611a      	str	r2, [r3, #16]
	uint8_t data_tx_state[8] = {
 8001072:	2300      	movs	r3, #0
 8001074:	723b      	strb	r3, [r7, #8]
        0,
        hv_requested(),
 8001076:	f000 fd1f 	bl	8001ab8 <hv_requested>
 800107a:	4603      	mov	r3, r0
	uint8_t data_tx_state[8] = {
 800107c:	727b      	strb	r3, [r7, #9]
        throttle1.percent,
 800107e:	4b13      	ldr	r3, [pc, #76]	; (80010cc <can_tx_vcu_state+0x7c>)
 8001080:	891b      	ldrh	r3, [r3, #8]
	uint8_t data_tx_state[8] = {
 8001082:	b2db      	uxtb	r3, r3
 8001084:	72bb      	strb	r3, [r7, #10]
        throttle2.percent,
 8001086:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <can_tx_vcu_state+0x80>)
 8001088:	891b      	ldrh	r3, [r3, #8]
	uint8_t data_tx_state[8] = {
 800108a:	b2db      	uxtb	r3, r3
 800108c:	72fb      	strb	r3, [r7, #11]
		brake.percent,
 800108e:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <can_tx_vcu_state+0x84>)
 8001090:	891b      	ldrh	r3, [r3, #8]
	uint8_t data_tx_state[8] = {
 8001092:	b2db      	uxtb	r3, r3
 8001094:	733b      	strb	r3, [r7, #12]
        one_byte_state(),
 8001096:	f000 fd3d 	bl	8001b14 <one_byte_state>
 800109a:	4603      	mov	r3, r0
	uint8_t data_tx_state[8] = {
 800109c:	737b      	strb	r3, [r7, #13]
 800109e:	2300      	movs	r3, #0
 80010a0:	73bb      	strb	r3, [r7, #14]
 80010a2:	2300      	movs	r3, #0
 80010a4:	73fb      	strb	r3, [r7, #15]
		0,
		0
    };

    if (HAL_CAN_AddTxMessage(hcan, &TxHeader, data_tx_state, &TxMailbox) != HAL_OK)
 80010a6:	f107 0208 	add.w	r2, r7, #8
 80010aa:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <can_tx_vcu_state+0x88>)
 80010ac:	4906      	ldr	r1, [pc, #24]	; (80010c8 <can_tx_vcu_state+0x78>)
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f004 fc9a 	bl	80059e8 <HAL_CAN_AddTxMessage>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d002      	beq.n	80010c0 <can_tx_vcu_state+0x70>
	{
	  print("CAN Tx failed\r\n");
 80010ba:	4808      	ldr	r0, [pc, #32]	; (80010dc <can_tx_vcu_state+0x8c>)
 80010bc:	f001 ff42 	bl	8002f44 <print>
	}
//    write_tx_to_sd(TxHeader, data_tx_state);
}
 80010c0:	bf00      	nop
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000144 	.word	0x20000144
 80010cc:	200007ec 	.word	0x200007ec
 80010d0:	200007f8 	.word	0x200007f8
 80010d4:	20000804 	.word	0x20000804
 80010d8:	2000015c 	.word	0x2000015c
 80010dc:	0800c2e4 	.word	0x0800c2e4

080010e0 <can_tx_torque_request>:


// transmit torque request
void can_tx_torque_request(CAN_HandleTypeDef *hcan){
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
	TxHeader.IDE = CAN_ID_STD;
 80010e8:	4b2c      	ldr	r3, [pc, #176]	; (800119c <can_tx_torque_request+0xbc>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
	TxHeader.StdId = TORQUE_REQUEST;
 80010ee:	4b2b      	ldr	r3, [pc, #172]	; (800119c <can_tx_torque_request+0xbc>)
 80010f0:	22c0      	movs	r2, #192	; 0xc0
 80010f2:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 80010f4:	4b29      	ldr	r3, [pc, #164]	; (800119c <can_tx_torque_request+0xbc>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = 8;
 80010fa:	4b28      	ldr	r3, [pc, #160]	; (800119c <can_tx_torque_request+0xbc>)
 80010fc:	2208      	movs	r2, #8
 80010fe:	611a      	str	r2, [r3, #16]

    uint16_t throttle_msg_byte = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	82fb      	strh	r3, [r7, #22]
    if (state == DRIVE) {
 8001104:	4b26      	ldr	r3, [pc, #152]	; (80011a0 <can_tx_torque_request+0xc0>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2b03      	cmp	r3, #3
 800110c:	d10e      	bne.n	800112c <can_tx_torque_request+0x4c>
    	uint16_t throttle_req = requested_throttle();
 800110e:	f001 fd91 	bl	8002c34 <requested_throttle>
 8001112:	4603      	mov	r3, r0
 8001114:	82bb      	strh	r3, [r7, #20]
    	if (throttle_req  < 50) {
 8001116:	8abb      	ldrh	r3, [r7, #20]
 8001118:	2b31      	cmp	r3, #49	; 0x31
 800111a:	d801      	bhi.n	8001120 <can_tx_torque_request+0x40>
    		throttle_req = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	82bb      	strh	r3, [r7, #20]
    	}
        throttle_msg_byte = throttle_req - TC_torque_adjustment;
 8001120:	4b20      	ldr	r3, [pc, #128]	; (80011a4 <can_tx_torque_request+0xc4>)
 8001122:	881b      	ldrh	r3, [r3, #0]
 8001124:	b29b      	uxth	r3, r3
 8001126:	8aba      	ldrh	r2, [r7, #20]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	82fb      	strh	r3, [r7, #22]
    }

    uint8_t byte5 = 0b010;   //speed mode | discharge_enable | inverter enable
 800112c:	2302      	movs	r3, #2
 800112e:	74fb      	strb	r3, [r7, #19]

    if (state == DRIVE) {
 8001130:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <can_tx_torque_request+0xc0>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	2b03      	cmp	r3, #3
 8001138:	d10a      	bne.n	8001150 <can_tx_torque_request+0x70>
    	byte5 |= (hv_requested() & 0x01);  //set inverter enable bit
 800113a:	f000 fcbd 	bl	8001ab8 <hv_requested>
 800113e:	4603      	mov	r3, r0
 8001140:	f003 0301 	and.w	r3, r3, #1
 8001144:	b25a      	sxtb	r2, r3
 8001146:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800114a:	4313      	orrs	r3, r2
 800114c:	b25b      	sxtb	r3, r3
 800114e:	74fb      	strb	r3, [r7, #19]
    }


    uint8_t data_tx_torque[8] = {
        (uint8_t)(throttle_msg_byte & 0xff), // 0 - torque command lower (Nm*10)
 8001150:	8afb      	ldrh	r3, [r7, #22]
 8001152:	b2db      	uxtb	r3, r3
    uint8_t data_tx_torque[8] = {
 8001154:	723b      	strb	r3, [r7, #8]
        (uint8_t)(throttle_msg_byte >> 8) & 0xFF, // 1 - torque command upper (Nm*10)
 8001156:	8afb      	ldrh	r3, [r7, #22]
 8001158:	0a1b      	lsrs	r3, r3, #8
 800115a:	b29b      	uxth	r3, r3
 800115c:	b2db      	uxtb	r3, r3
    uint8_t data_tx_torque[8] = {
 800115e:	727b      	strb	r3, [r7, #9]
 8001160:	2300      	movs	r3, #0
 8001162:	72bb      	strb	r3, [r7, #10]
 8001164:	2300      	movs	r3, #0
 8001166:	72fb      	strb	r3, [r7, #11]
 8001168:	2301      	movs	r3, #1
 800116a:	733b      	strb	r3, [r7, #12]
 800116c:	7cfb      	ldrb	r3, [r7, #19]
 800116e:	737b      	strb	r3, [r7, #13]
 8001170:	2300      	movs	r3, #0
 8001172:	73bb      	strb	r3, [r7, #14]
 8001174:	2300      	movs	r3, #0
 8001176:	73fb      	strb	r3, [r7, #15]
        byte5, // 5 - speed mode | discharge_enable | inverter enable
        0, // 6 - torque limit lower (if 0, default EEPROM value used)
        0 // 7 - torque limit upper (if 0, default EEPROM value used)
    };

    if (HAL_CAN_AddTxMessage(hcan, &TxHeader, data_tx_torque, &TxMailbox) != HAL_OK)
 8001178:	f107 0208 	add.w	r2, r7, #8
 800117c:	4b0a      	ldr	r3, [pc, #40]	; (80011a8 <can_tx_torque_request+0xc8>)
 800117e:	4907      	ldr	r1, [pc, #28]	; (800119c <can_tx_torque_request+0xbc>)
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f004 fc31 	bl	80059e8 <HAL_CAN_AddTxMessage>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d002      	beq.n	8001192 <can_tx_torque_request+0xb2>
	{
	  print("CAN Tx failed\r\n");
 800118c:	4807      	ldr	r0, [pc, #28]	; (80011ac <can_tx_torque_request+0xcc>)
 800118e:	f001 fed9 	bl	8002f44 <print>
	}
//    write_tx_to_sd(TxHeader, data_tx_torque);
}
 8001192:	bf00      	nop
 8001194:	3718      	adds	r7, #24
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000144 	.word	0x20000144
 80011a0:	2000008d 	.word	0x2000008d
 80011a4:	20000822 	.word	0x20000822
 80011a8:	2000015c 	.word	0x2000015c
 80011ac:	0800c2e4 	.word	0x0800c2e4

080011b0 <can_clear_MC_fault>:
	  print("CAN Tx failed\r\n");
	}
//	write_tx_to_sd(TxHeader, data_tx_torque);
}

void can_clear_MC_fault(CAN_HandleTypeDef *hcan) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
	TxHeader.IDE = CAN_ID_STD;
 80011b8:	4b17      	ldr	r3, [pc, #92]	; (8001218 <can_clear_MC_fault+0x68>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	609a      	str	r2, [r3, #8]
	TxHeader.StdId = MC_PARAM_COMMAND;
 80011be:	4b16      	ldr	r3, [pc, #88]	; (8001218 <can_clear_MC_fault+0x68>)
 80011c0:	22c1      	movs	r2, #193	; 0xc1
 80011c2:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 80011c4:	4b14      	ldr	r3, [pc, #80]	; (8001218 <can_clear_MC_fault+0x68>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = 8;
 80011ca:	4b13      	ldr	r3, [pc, #76]	; (8001218 <can_clear_MC_fault+0x68>)
 80011cc:	2208      	movs	r2, #8
 80011ce:	611a      	str	r2, [r3, #16]

	const uint16_t param_addr = 20;
 80011d0:	2314      	movs	r3, #20
 80011d2:	82fb      	strh	r3, [r7, #22]
	uint8_t data_tx_param_command[8] = {
 80011d4:	8afb      	ldrh	r3, [r7, #22]
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	733b      	strb	r3, [r7, #12]
 80011da:	2300      	movs	r3, #0
 80011dc:	737b      	strb	r3, [r7, #13]
 80011de:	2301      	movs	r3, #1
 80011e0:	73bb      	strb	r3, [r7, #14]
 80011e2:	2300      	movs	r3, #0
 80011e4:	73fb      	strb	r3, [r7, #15]
 80011e6:	2300      	movs	r3, #0
 80011e8:	743b      	strb	r3, [r7, #16]
 80011ea:	2300      	movs	r3, #0
 80011ec:	747b      	strb	r3, [r7, #17]
 80011ee:	2300      	movs	r3, #0
 80011f0:	74bb      	strb	r3, [r7, #18]
 80011f2:	2300      	movs	r3, #0
 80011f4:	74fb      	strb	r3, [r7, #19]
			0, // data
			0, // reserved
			0 // reserved
	};

	if (HAL_CAN_AddTxMessage(hcan, &TxHeader, data_tx_param_command, &TxMailbox) != HAL_OK)
 80011f6:	f107 020c 	add.w	r2, r7, #12
 80011fa:	4b08      	ldr	r3, [pc, #32]	; (800121c <can_clear_MC_fault+0x6c>)
 80011fc:	4906      	ldr	r1, [pc, #24]	; (8001218 <can_clear_MC_fault+0x68>)
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f004 fbf2 	bl	80059e8 <HAL_CAN_AddTxMessage>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d002      	beq.n	8001210 <can_clear_MC_fault+0x60>
	{
	  print("CAN Tx failed\r\n");
 800120a:	4805      	ldr	r0, [pc, #20]	; (8001220 <can_clear_MC_fault+0x70>)
 800120c:	f001 fe9a 	bl	8002f44 <print>
	}
//	write_tx_to_sd(TxHeader, data_tx_param_command);
}
 8001210:	bf00      	nop
 8001212:	3718      	adds	r7, #24
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000144 	.word	0x20000144
 800121c:	2000015c 	.word	0x2000015c
 8001220:	0800c2e4 	.word	0x0800c2e4

08001224 <Display_Init>:
void draw_textbox(TEXTBOX_CONFIG* cfg, UG_COLOR color, char* string, uint8_t str_len);
UG_COLOR value_to_color(TEXTBOX_CONFIG cfg, uint16_t value);


void Display_Init()
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
	SSD1963_Init();
 8001228:	f003 fa40 	bl	80046ac <SSD1963_Init>

	// Initialize global structure and set PSET to this.PSET.
	UG_Init(&gui1963, SSD1963_PSet, DISPLAY_WIDTH, DISPLAY_HEIGHT);
 800122c:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001230:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001234:	490b      	ldr	r1, [pc, #44]	; (8001264 <Display_Init+0x40>)
 8001236:	480c      	ldr	r0, [pc, #48]	; (8001268 <Display_Init+0x44>)
 8001238:	f002 fcbc 	bl	8003bb4 <UG_Init>

	UG_FontSetVSpace(0);
 800123c:	2000      	movs	r0, #0
 800123e:	f002 ff5d 	bl	80040fc <UG_FontSetVSpace>
	UG_FontSetHSpace(0);
 8001242:	2000      	movs	r0, #0
 8001244:	f002 ff46 	bl	80040d4 <UG_FontSetHSpace>

	// Register acceleratos.
	UG_DriverRegister(DRIVER_FILL_FRAME, (void*)HW_FillFrame);
 8001248:	4908      	ldr	r1, [pc, #32]	; (800126c <Display_Init+0x48>)
 800124a:	2001      	movs	r0, #1
 800124c:	f003 fa02 	bl	8004654 <UG_DriverRegister>
	UG_DriverRegister(DRIVER_DRAW_LINE, (void*)HW_DrawLine);
 8001250:	4907      	ldr	r1, [pc, #28]	; (8001270 <Display_Init+0x4c>)
 8001252:	2000      	movs	r0, #0
 8001254:	f003 f9fe 	bl	8004654 <UG_DriverRegister>
	UG_DriverRegister(DRIVER_DRAW_IMAGE, (void*)HW_DrawImage);
 8001258:	4906      	ldr	r1, [pc, #24]	; (8001274 <Display_Init+0x50>)
 800125a:	2003      	movs	r0, #3
 800125c:	f003 f9fa 	bl	8004654 <UG_DriverRegister>
}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}
 8001264:	0800486f 	.word	0x0800486f
 8001268:	20000190 	.word	0x20000190
 800126c:	080048f9 	.word	0x080048f9
 8001270:	080049c3 	.word	0x080049c3
 8001274:	08004a77 	.word	0x08004a77

08001278 <Display_CalibrateScreen>:


// Just a test function that displays elements at the supposed corners of the screen
void Display_CalibrateScreen() {
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af02      	add	r7, sp, #8
    UG_FillScreen(C_WHITE);
 800127e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001282:	f002 fd43 	bl	8003d0c <UG_FillScreen>
    //UG_FillFrame(0, 0, 10, 10, C_RED);
    UG_FillFrame(0, 262, 10, 272, C_BLUE);
 8001286:	231f      	movs	r3, #31
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800128e:	220a      	movs	r2, #10
 8001290:	f44f 7183 	mov.w	r1, #262	; 0x106
 8001294:	2000      	movs	r0, #0
 8001296:	f002 fd5b 	bl	8003d50 <UG_FillFrame>
    UG_FillFrame(470, 0, 480, 10, C_GREEN);
 800129a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	230a      	movs	r3, #10
 80012a2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80012a6:	2100      	movs	r1, #0
 80012a8:	f44f 70eb 	mov.w	r0, #470	; 0x1d6
 80012ac:	f002 fd50 	bl	8003d50 <UG_FillFrame>
    UG_FillFrame(470, 262, 480, 272, C_YELLOW);
 80012b0:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	f44f 7388 	mov.w	r3, #272	; 0x110
 80012ba:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80012be:	f44f 7183 	mov.w	r1, #262	; 0x106
 80012c2:	f44f 70eb 	mov.w	r0, #470	; 0x1d6
 80012c6:	f002 fd43 	bl	8003d50 <UG_FillFrame>
}
 80012ca:	bf00      	nop
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <Display_DriveTemplate>:
	glv_v_box.last_color = C_BLACK;  // force box redraw

}

void Display_DriveTemplate()
{
 80012d0:	b5b0      	push	{r4, r5, r7, lr}
 80012d2:	af00      	add	r7, sp, #0
    debug_mode = false;
 80012d4:	4b43      	ldr	r3, [pc, #268]	; (80013e4 <Display_DriveTemplate+0x114>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]

    // clear screen
    UG_FillScreen(C_BLACK);
 80012da:	2000      	movs	r0, #0
 80012dc:	f002 fd16 	bl	8003d0c <UG_FillScreen>

    // draw labels
    UG_PutString(68, 10, "PACK SOC");
 80012e0:	4a41      	ldr	r2, [pc, #260]	; (80013e8 <Display_DriveTemplate+0x118>)
 80012e2:	210a      	movs	r1, #10
 80012e4:	2044      	movs	r0, #68	; 0x44
 80012e6:	f002 fda3 	bl	8003e30 <UG_PutString>
    UG_PutString(297, 10, "MAX PACK T");
 80012ea:	4a40      	ldr	r2, [pc, #256]	; (80013ec <Display_DriveTemplate+0x11c>)
 80012ec:	210a      	movs	r1, #10
 80012ee:	f240 1029 	movw	r0, #297	; 0x129
 80012f2:	f002 fd9d 	bl	8003e30 <UG_PutString>
    UG_PutString(30, 180, "STATE:");
 80012f6:	4a3e      	ldr	r2, [pc, #248]	; (80013f0 <Display_DriveTemplate+0x120>)
 80012f8:	21b4      	movs	r1, #180	; 0xb4
 80012fa:	201e      	movs	r0, #30
 80012fc:	f002 fd98 	bl	8003e30 <UG_PutString>
    UG_PutString(275, 180, "GLV V:");
 8001300:	4a3c      	ldr	r2, [pc, #240]	; (80013f4 <Display_DriveTemplate+0x124>)
 8001302:	21b4      	movs	r1, #180	; 0xb4
 8001304:	f240 1013 	movw	r0, #275	; 0x113
 8001308:	f002 fd92 	bl	8003e30 <UG_PutString>

    // setup textbox configs
    soc_box.box_x1 = 30;
 800130c:	4b3a      	ldr	r3, [pc, #232]	; (80013f8 <Display_DriveTemplate+0x128>)
 800130e:	221e      	movs	r2, #30
 8001310:	801a      	strh	r2, [r3, #0]
    soc_box.box_y1 = 35;
 8001312:	4b39      	ldr	r3, [pc, #228]	; (80013f8 <Display_DriveTemplate+0x128>)
 8001314:	2223      	movs	r2, #35	; 0x23
 8001316:	805a      	strh	r2, [r3, #2]
    soc_box.box_x2 = 210;
 8001318:	4b37      	ldr	r3, [pc, #220]	; (80013f8 <Display_DriveTemplate+0x128>)
 800131a:	22d2      	movs	r2, #210	; 0xd2
 800131c:	809a      	strh	r2, [r3, #4]
    soc_box.box_y2 = 170;
 800131e:	4b36      	ldr	r3, [pc, #216]	; (80013f8 <Display_DriveTemplate+0x128>)
 8001320:	22aa      	movs	r2, #170	; 0xaa
 8001322:	80da      	strh	r2, [r3, #6]
    soc_box.font = FONT_32X53;
 8001324:	4b34      	ldr	r3, [pc, #208]	; (80013f8 <Display_DriveTemplate+0x128>)
 8001326:	4a35      	ldr	r2, [pc, #212]	; (80013fc <Display_DriveTemplate+0x12c>)
 8001328:	f103 0410 	add.w	r4, r3, #16
 800132c:	4615      	mov	r5, r2
 800132e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001330:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001332:	682b      	ldr	r3, [r5, #0]
 8001334:	6023      	str	r3, [r4, #0]
    soc_box.last_color = C_BLACK;  // force box redraw
 8001336:	4b30      	ldr	r3, [pc, #192]	; (80013f8 <Display_DriveTemplate+0x128>)
 8001338:	2200      	movs	r2, #0
 800133a:	849a      	strh	r2, [r3, #36]	; 0x24
    soc_box.last_value = 255;
 800133c:	4b2e      	ldr	r3, [pc, #184]	; (80013f8 <Display_DriveTemplate+0x128>)
 800133e:	22ff      	movs	r2, #255	; 0xff
 8001340:	84da      	strh	r2, [r3, #38]	; 0x26

    bms_temp_box.box_x1 = 270;
 8001342:	4b2f      	ldr	r3, [pc, #188]	; (8001400 <Display_DriveTemplate+0x130>)
 8001344:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8001348:	801a      	strh	r2, [r3, #0]
	bms_temp_box.box_y1 = 35;
 800134a:	4b2d      	ldr	r3, [pc, #180]	; (8001400 <Display_DriveTemplate+0x130>)
 800134c:	2223      	movs	r2, #35	; 0x23
 800134e:	805a      	strh	r2, [r3, #2]
	bms_temp_box.box_x2 = 450;
 8001350:	4b2b      	ldr	r3, [pc, #172]	; (8001400 <Display_DriveTemplate+0x130>)
 8001352:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 8001356:	809a      	strh	r2, [r3, #4]
	bms_temp_box.box_y2 = 170;
 8001358:	4b29      	ldr	r3, [pc, #164]	; (8001400 <Display_DriveTemplate+0x130>)
 800135a:	22aa      	movs	r2, #170	; 0xaa
 800135c:	80da      	strh	r2, [r3, #6]
	bms_temp_box.font = FONT_32X53;
 800135e:	4b28      	ldr	r3, [pc, #160]	; (8001400 <Display_DriveTemplate+0x130>)
 8001360:	4a26      	ldr	r2, [pc, #152]	; (80013fc <Display_DriveTemplate+0x12c>)
 8001362:	f103 0410 	add.w	r4, r3, #16
 8001366:	4615      	mov	r5, r2
 8001368:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800136a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800136c:	682b      	ldr	r3, [r5, #0]
 800136e:	6023      	str	r3, [r4, #0]
	bms_temp_box.last_color = C_BLACK;  // force box redraw
 8001370:	4b23      	ldr	r3, [pc, #140]	; (8001400 <Display_DriveTemplate+0x130>)
 8001372:	2200      	movs	r2, #0
 8001374:	849a      	strh	r2, [r3, #36]	; 0x24
	bms_temp_box.last_value = 255;
 8001376:	4b22      	ldr	r3, [pc, #136]	; (8001400 <Display_DriveTemplate+0x130>)
 8001378:	22ff      	movs	r2, #255	; 0xff
 800137a:	84da      	strh	r2, [r3, #38]	; 0x26

	state_box.box_x1 = 30;
 800137c:	4b21      	ldr	r3, [pc, #132]	; (8001404 <Display_DriveTemplate+0x134>)
 800137e:	221e      	movs	r2, #30
 8001380:	801a      	strh	r2, [r3, #0]
	state_box.box_y1 = 200;
 8001382:	4b20      	ldr	r3, [pc, #128]	; (8001404 <Display_DriveTemplate+0x134>)
 8001384:	22c8      	movs	r2, #200	; 0xc8
 8001386:	805a      	strh	r2, [r3, #2]
	state_box.box_x2 = 210;
 8001388:	4b1e      	ldr	r3, [pc, #120]	; (8001404 <Display_DriveTemplate+0x134>)
 800138a:	22d2      	movs	r2, #210	; 0xd2
 800138c:	809a      	strh	r2, [r3, #4]
	state_box.box_y2 = 230;
 800138e:	4b1d      	ldr	r3, [pc, #116]	; (8001404 <Display_DriveTemplate+0x134>)
 8001390:	22e6      	movs	r2, #230	; 0xe6
 8001392:	80da      	strh	r2, [r3, #6]
	state_box.font = FONT_12X16;
 8001394:	4b1b      	ldr	r3, [pc, #108]	; (8001404 <Display_DriveTemplate+0x134>)
 8001396:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <Display_DriveTemplate+0x138>)
 8001398:	f103 0410 	add.w	r4, r3, #16
 800139c:	4615      	mov	r5, r2
 800139e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013a2:	682b      	ldr	r3, [r5, #0]
 80013a4:	6023      	str	r3, [r4, #0]
	state_box.last_color = C_BLACK;  // force box redraw
 80013a6:	4b17      	ldr	r3, [pc, #92]	; (8001404 <Display_DriveTemplate+0x134>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	849a      	strh	r2, [r3, #36]	; 0x24

	glv_v_box.box_x1 = 270;
 80013ac:	4b17      	ldr	r3, [pc, #92]	; (800140c <Display_DriveTemplate+0x13c>)
 80013ae:	f44f 7287 	mov.w	r2, #270	; 0x10e
 80013b2:	801a      	strh	r2, [r3, #0]
	glv_v_box.box_y1 = 200;
 80013b4:	4b15      	ldr	r3, [pc, #84]	; (800140c <Display_DriveTemplate+0x13c>)
 80013b6:	22c8      	movs	r2, #200	; 0xc8
 80013b8:	805a      	strh	r2, [r3, #2]
	glv_v_box.box_x2 = 450;
 80013ba:	4b14      	ldr	r3, [pc, #80]	; (800140c <Display_DriveTemplate+0x13c>)
 80013bc:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 80013c0:	809a      	strh	r2, [r3, #4]
	glv_v_box.box_y2 = 230;
 80013c2:	4b12      	ldr	r3, [pc, #72]	; (800140c <Display_DriveTemplate+0x13c>)
 80013c4:	22e6      	movs	r2, #230	; 0xe6
 80013c6:	80da      	strh	r2, [r3, #6]
	glv_v_box.font = FONT_12X16;
 80013c8:	4b10      	ldr	r3, [pc, #64]	; (800140c <Display_DriveTemplate+0x13c>)
 80013ca:	4a0f      	ldr	r2, [pc, #60]	; (8001408 <Display_DriveTemplate+0x138>)
 80013cc:	f103 0410 	add.w	r4, r3, #16
 80013d0:	4615      	mov	r5, r2
 80013d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013d6:	682b      	ldr	r3, [r5, #0]
 80013d8:	6023      	str	r3, [r4, #0]
	glv_v_box.last_color = C_BLACK;  // force box redraw
 80013da:	4b0c      	ldr	r3, [pc, #48]	; (800140c <Display_DriveTemplate+0x13c>)
 80013dc:	2200      	movs	r2, #0
 80013de:	849a      	strh	r2, [r3, #36]	; 0x24
}
 80013e0:	bf00      	nop
 80013e2:	bdb0      	pop	{r4, r5, r7, pc}
 80013e4:	2000018c 	.word	0x2000018c
 80013e8:	0800c350 	.word	0x0800c350
 80013ec:	0800c35c 	.word	0x0800c35c
 80013f0:	0800c314 	.word	0x0800c314
 80013f4:	0800c324 	.word	0x0800c324
 80013f8:	20000004 	.word	0x20000004
 80013fc:	0801b914 	.word	0x0801b914
 8001400:	20000030 	.word	0x20000030
 8001404:	20000160 	.word	0x20000160
 8001408:	0801b900 	.word	0x0801b900
 800140c:	2000005c 	.word	0x2000005c

08001410 <Display_Update>:

void Display_Update()
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	static uint32_t glv_v = 99999;
//	soc = soc+1 ;
//	glv_v+=1;

    draw_soc(soc);
 8001414:	4b0f      	ldr	r3, [pc, #60]	; (8001454 <Display_Update+0x44>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	b2db      	uxtb	r3, r3
 800141a:	b29b      	uxth	r3, r3
 800141c:	4618      	mov	r0, r3
 800141e:	f000 f821 	bl	8001464 <draw_soc>
    draw_bms_temp(PACK_TEMP);
 8001422:	4b0d      	ldr	r3, [pc, #52]	; (8001458 <Display_Update+0x48>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	b2db      	uxtb	r3, r3
 8001428:	b29b      	uxth	r3, r3
 800142a:	4618      	mov	r0, r3
 800142c:	f000 f82a 	bl	8001484 <draw_bms_temp>
    draw_state(one_byte_state(), bms_status);
 8001430:	f000 fb70 	bl	8001b14 <one_byte_state>
 8001434:	4603      	mov	r3, r0
 8001436:	461a      	mov	r2, r3
 8001438:	4b08      	ldr	r3, [pc, #32]	; (800145c <Display_Update+0x4c>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	b29b      	uxth	r3, r3
 800143e:	4619      	mov	r1, r3
 8001440:	4610      	mov	r0, r2
 8001442:	f000 f82f 	bl	80014a4 <draw_state>
    draw_glv_v(glv_v);
 8001446:	4b06      	ldr	r3, [pc, #24]	; (8001460 <Display_Update+0x50>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4618      	mov	r0, r3
 800144c:	f000 f9e4 	bl	8001818 <draw_glv_v>
}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000117 	.word	0x20000117
 8001458:	20000115 	.word	0x20000115
 800145c:	20000118 	.word	0x20000118
 8001460:	20000088 	.word	0x20000088

08001464 <draw_soc>:


void draw_soc(uint16_t soc)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	80fb      	strh	r3, [r7, #6]
	draw_value_textbox(&soc_box, soc);
 800146e:	88fb      	ldrh	r3, [r7, #6]
 8001470:	4619      	mov	r1, r3
 8001472:	4803      	ldr	r0, [pc, #12]	; (8001480 <draw_soc+0x1c>)
 8001474:	f000 fa50 	bl	8001918 <draw_value_textbox>
}
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	20000004 	.word	0x20000004

08001484 <draw_bms_temp>:

void draw_bms_temp(uint16_t temp)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	80fb      	strh	r3, [r7, #6]
	draw_value_textbox(&bms_temp_box, temp);
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	4619      	mov	r1, r3
 8001492:	4803      	ldr	r0, [pc, #12]	; (80014a0 <draw_bms_temp+0x1c>)
 8001494:	f000 fa40 	bl	8001918 <draw_value_textbox>
}
 8001498:	bf00      	nop
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000030 	.word	0x20000030

080014a4 <draw_state>:

void draw_state(uint8_t state, uint16_t bms_status)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b088      	sub	sp, #32
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	460a      	mov	r2, r1
 80014ae:	71fb      	strb	r3, [r7, #7]
 80014b0:	4613      	mov	r3, r2
 80014b2:	80bb      	strh	r3, [r7, #4]
    static uint8_t last_state = 255;
    static uint16_t last_bms_status;

    if((state == last_state) && (bms_status == last_bms_status))  // skip function if value is the same
 80014b4:	4ba9      	ldr	r3, [pc, #676]	; (800175c <draw_state+0x2b8>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	79fa      	ldrb	r2, [r7, #7]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d105      	bne.n	80014ca <draw_state+0x26>
 80014be:	4ba8      	ldr	r3, [pc, #672]	; (8001760 <draw_state+0x2bc>)
 80014c0:	881b      	ldrh	r3, [r3, #0]
 80014c2:	88ba      	ldrh	r2, [r7, #4]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	f000 819b 	beq.w	8001800 <draw_state+0x35c>
    }

    UG_COLOR color;
    char string[15];

    switch(bms_status)  // BMS faults more important than VCU faults
 80014ca:	88bb      	ldrh	r3, [r7, #4]
 80014cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014d0:	d052      	beq.n	8001578 <draw_state+0xd4>
 80014d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014d6:	dc59      	bgt.n	800158c <draw_state+0xe8>
 80014d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014dc:	d03f      	beq.n	800155e <draw_state+0xba>
 80014de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014e2:	dc53      	bgt.n	800158c <draw_state+0xe8>
 80014e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014e8:	d02f      	beq.n	800154a <draw_state+0xa6>
 80014ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014ee:	dc4d      	bgt.n	800158c <draw_state+0xe8>
 80014f0:	2b40      	cmp	r3, #64	; 0x40
 80014f2:	d020      	beq.n	8001536 <draw_state+0x92>
 80014f4:	2b40      	cmp	r3, #64	; 0x40
 80014f6:	dc49      	bgt.n	800158c <draw_state+0xe8>
 80014f8:	2b10      	cmp	r3, #16
 80014fa:	d012      	beq.n	8001522 <draw_state+0x7e>
 80014fc:	2b10      	cmp	r3, #16
 80014fe:	dc45      	bgt.n	800158c <draw_state+0xe8>
 8001500:	2b02      	cmp	r3, #2
 8001502:	d001      	beq.n	8001508 <draw_state+0x64>
 8001504:	2b08      	cmp	r3, #8
 8001506:	d141      	bne.n	800158c <draw_state+0xe8>
    {
        case PACK_TEMP_OVER:
        case PACK_TEMP_UNDER:
            color = C_RED;
 8001508:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800150c:	83fb      	strh	r3, [r7, #30]
            strcpy(string, " BMS TEMP ");
 800150e:	f107 030c 	add.w	r3, r7, #12
 8001512:	4a94      	ldr	r2, [pc, #592]	; (8001764 <draw_state+0x2c0>)
 8001514:	ca07      	ldmia	r2, {r0, r1, r2}
 8001516:	c303      	stmia	r3!, {r0, r1}
 8001518:	801a      	strh	r2, [r3, #0]
 800151a:	3302      	adds	r3, #2
 800151c:	0c12      	lsrs	r2, r2, #16
 800151e:	701a      	strb	r2, [r3, #0]
            break;
 8001520:	e166      	b.n	80017f0 <draw_state+0x34c>
        case LOW_SOC:
            color = C_RED;
 8001522:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001526:	83fb      	strh	r3, [r7, #30]
            strcpy(string, " LOW SOC ");
 8001528:	f107 030c 	add.w	r3, r7, #12
 800152c:	4a8e      	ldr	r2, [pc, #568]	; (8001768 <draw_state+0x2c4>)
 800152e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001530:	c303      	stmia	r3!, {r0, r1}
 8001532:	801a      	strh	r2, [r3, #0]
            break;
 8001534:	e15c      	b.n	80017f0 <draw_state+0x34c>
        case IMBALANCE:
            color = C_RED;
 8001536:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800153a:	83fb      	strh	r3, [r7, #30]
            strcpy(string, "IMBALANCE");
 800153c:	f107 030c 	add.w	r3, r7, #12
 8001540:	4a8a      	ldr	r2, [pc, #552]	; (800176c <draw_state+0x2c8>)
 8001542:	ca07      	ldmia	r2, {r0, r1, r2}
 8001544:	c303      	stmia	r3!, {r0, r1}
 8001546:	801a      	strh	r2, [r3, #0]
            break;
 8001548:	e152      	b.n	80017f0 <draw_state+0x34c>
        case SPI_FAULT:
            color = C_RED;
 800154a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800154e:	83fb      	strh	r3, [r7, #30]
            strcpy(string, "SPI FAULT");
 8001550:	f107 030c 	add.w	r3, r7, #12
 8001554:	4a86      	ldr	r2, [pc, #536]	; (8001770 <draw_state+0x2cc>)
 8001556:	ca07      	ldmia	r2, {r0, r1, r2}
 8001558:	c303      	stmia	r3!, {r0, r1}
 800155a:	801a      	strh	r2, [r3, #0]
            break;
 800155c:	e148      	b.n	80017f0 <draw_state+0x34c>
        case CELL_VOLT_OVER:
            color = C_RED;
 800155e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001562:	83fb      	strh	r3, [r7, #30]
            strcpy(string, " OVERVOLT ");
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	4a82      	ldr	r2, [pc, #520]	; (8001774 <draw_state+0x2d0>)
 800156a:	ca07      	ldmia	r2, {r0, r1, r2}
 800156c:	c303      	stmia	r3!, {r0, r1}
 800156e:	801a      	strh	r2, [r3, #0]
 8001570:	3302      	adds	r3, #2
 8001572:	0c12      	lsrs	r2, r2, #16
 8001574:	701a      	strb	r2, [r3, #0]
            break;
 8001576:	e13b      	b.n	80017f0 <draw_state+0x34c>
        case CELL_VOLT_UNDER:
            color = C_RED;
 8001578:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800157c:	83fb      	strh	r3, [r7, #30]
            strcpy(string, "UNDERVOLT");
 800157e:	f107 030c 	add.w	r3, r7, #12
 8001582:	4a7d      	ldr	r2, [pc, #500]	; (8001778 <draw_state+0x2d4>)
 8001584:	ca07      	ldmia	r2, {r0, r1, r2}
 8001586:	c303      	stmia	r3!, {r0, r1}
 8001588:	801a      	strh	r2, [r3, #0]
            break;
 800158a:	e131      	b.n	80017f0 <draw_state+0x34c>
        default:
            // check fault bit
            if (state & 0x80) {
 800158c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001590:	2b00      	cmp	r3, #0
 8001592:	f280 80be 	bge.w	8001712 <draw_state+0x26e>
                // *************** FAULTS ***************
                uint8_t fault = state & 0x7f; // mask off fault bit
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800159c:	777b      	strb	r3, [r7, #29]
                switch(fault)
 800159e:	7f7b      	ldrb	r3, [r7, #29]
 80015a0:	2b0a      	cmp	r3, #10
 80015a2:	dc1d      	bgt.n	80015e0 <draw_state+0x13c>
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f340 80aa 	ble.w	80016fe <draw_state+0x25a>
 80015aa:	3b01      	subs	r3, #1
 80015ac:	2b09      	cmp	r3, #9
 80015ae:	f200 80a6 	bhi.w	80016fe <draw_state+0x25a>
 80015b2:	a201      	add	r2, pc, #4	; (adr r2, 80015b8 <draw_state+0x114>)
 80015b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b8:	08001601 	.word	0x08001601
 80015bc:	0800161b 	.word	0x0800161b
 80015c0:	08001635 	.word	0x08001635
 80015c4:	0800164f 	.word	0x0800164f
 80015c8:	08001669 	.word	0x08001669
 80015cc:	08001683 	.word	0x08001683
 80015d0:	0800169d 	.word	0x0800169d
 80015d4:	080016b7 	.word	0x080016b7
 80015d8:	080016d1 	.word	0x080016d1
 80015dc:	080016e5 	.word	0x080016e5
 80015e0:	2bff      	cmp	r3, #255	; 0xff
 80015e2:	f040 808c 	bne.w	80016fe <draw_state+0x25a>
                {
//                    case NONE: // STARTUP (effectively)
                	case 255:
                        // not obtainable via CAN
                        // would only show when hardcoded on startup
                        color = C_YELLOW;
 80015e6:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 80015ea:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, " STARTUP  ");
 80015ec:	f107 030c 	add.w	r3, r7, #12
 80015f0:	4a62      	ldr	r2, [pc, #392]	; (800177c <draw_state+0x2d8>)
 80015f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80015f4:	c303      	stmia	r3!, {r0, r1}
 80015f6:	801a      	strh	r2, [r3, #0]
 80015f8:	3302      	adds	r3, #2
 80015fa:	0c12      	lsrs	r2, r2, #16
 80015fc:	701a      	strb	r2, [r3, #0]
                        break;
 80015fe:	e0f7      	b.n	80017f0 <draw_state+0x34c>
                    case DRIVE_REQUEST_FROM_LV:
                        color = C_RED;
 8001600:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001604:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, "DRV FRM LV");
 8001606:	f107 030c 	add.w	r3, r7, #12
 800160a:	4a5d      	ldr	r2, [pc, #372]	; (8001780 <draw_state+0x2dc>)
 800160c:	ca07      	ldmia	r2, {r0, r1, r2}
 800160e:	c303      	stmia	r3!, {r0, r1}
 8001610:	801a      	strh	r2, [r3, #0]
 8001612:	3302      	adds	r3, #2
 8001614:	0c12      	lsrs	r2, r2, #16
 8001616:	701a      	strb	r2, [r3, #0]
                        break;
 8001618:	e0ea      	b.n	80017f0 <draw_state+0x34c>
                    case CONSERVATIVE_TIMER_MAXED:
                        color = C_RED;
 800161a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800161e:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, "PRE TM OUT");
 8001620:	f107 030c 	add.w	r3, r7, #12
 8001624:	4a57      	ldr	r2, [pc, #348]	; (8001784 <draw_state+0x2e0>)
 8001626:	ca07      	ldmia	r2, {r0, r1, r2}
 8001628:	c303      	stmia	r3!, {r0, r1}
 800162a:	801a      	strh	r2, [r3, #0]
 800162c:	3302      	adds	r3, #2
 800162e:	0c12      	lsrs	r2, r2, #16
 8001630:	701a      	strb	r2, [r3, #0]
                        break;
 8001632:	e0dd      	b.n	80017f0 <draw_state+0x34c>
                    case BRAKE_NOT_PRESSED:
                        color = C_RED;
 8001634:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001638:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, "BR NOT PRS");
 800163a:	f107 030c 	add.w	r3, r7, #12
 800163e:	4a52      	ldr	r2, [pc, #328]	; (8001788 <draw_state+0x2e4>)
 8001640:	ca07      	ldmia	r2, {r0, r1, r2}
 8001642:	c303      	stmia	r3!, {r0, r1}
 8001644:	801a      	strh	r2, [r3, #0]
 8001646:	3302      	adds	r3, #2
 8001648:	0c12      	lsrs	r2, r2, #16
 800164a:	701a      	strb	r2, [r3, #0]
                        break;
 800164c:	e0d0      	b.n	80017f0 <draw_state+0x34c>
                    case HV_DISABLED_WHILE_DRIVING:
                        color = C_RED;
 800164e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001652:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, "HV OFF DRV");
 8001654:	f107 030c 	add.w	r3, r7, #12
 8001658:	4a4c      	ldr	r2, [pc, #304]	; (800178c <draw_state+0x2e8>)
 800165a:	ca07      	ldmia	r2, {r0, r1, r2}
 800165c:	c303      	stmia	r3!, {r0, r1}
 800165e:	801a      	strh	r2, [r3, #0]
 8001660:	3302      	adds	r3, #2
 8001662:	0c12      	lsrs	r2, r2, #16
 8001664:	701a      	strb	r2, [r3, #0]
                        break;
 8001666:	e0c3      	b.n	80017f0 <draw_state+0x34c>
                    case SENSOR_DISCREPANCY:
                        color = C_RED;
 8001668:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800166c:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, "SNSR DSCRP");
 800166e:	f107 030c 	add.w	r3, r7, #12
 8001672:	4a47      	ldr	r2, [pc, #284]	; (8001790 <draw_state+0x2ec>)
 8001674:	ca07      	ldmia	r2, {r0, r1, r2}
 8001676:	c303      	stmia	r3!, {r0, r1}
 8001678:	801a      	strh	r2, [r3, #0]
 800167a:	3302      	adds	r3, #2
 800167c:	0c12      	lsrs	r2, r2, #16
 800167e:	701a      	strb	r2, [r3, #0]
                        break;
 8001680:	e0b6      	b.n	80017f0 <draw_state+0x34c>
                    case BRAKE_IMPLAUSIBLE:
                        color = C_YELLOW;
 8001682:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 8001686:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, "BSPD TRIPD");
 8001688:	f107 030c 	add.w	r3, r7, #12
 800168c:	4a41      	ldr	r2, [pc, #260]	; (8001794 <draw_state+0x2f0>)
 800168e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001690:	c303      	stmia	r3!, {r0, r1}
 8001692:	801a      	strh	r2, [r3, #0]
 8001694:	3302      	adds	r3, #2
 8001696:	0c12      	lsrs	r2, r2, #16
 8001698:	701a      	strb	r2, [r3, #0]
                        break;
 800169a:	e0a9      	b.n	80017f0 <draw_state+0x34c>
                    case SHUTDOWN_CIRCUIT_OPEN:
                        color = C_RED;
 800169c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80016a0:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, "SHTDWN OPN");
 80016a2:	f107 030c 	add.w	r3, r7, #12
 80016a6:	4a3c      	ldr	r2, [pc, #240]	; (8001798 <draw_state+0x2f4>)
 80016a8:	ca07      	ldmia	r2, {r0, r1, r2}
 80016aa:	c303      	stmia	r3!, {r0, r1}
 80016ac:	801a      	strh	r2, [r3, #0]
 80016ae:	3302      	adds	r3, #2
 80016b0:	0c12      	lsrs	r2, r2, #16
 80016b2:	701a      	strb	r2, [r3, #0]
                        break;
 80016b4:	e09c      	b.n	80017f0 <draw_state+0x34c>
                    case UNCALIBRATED:
                        color = C_RED;
 80016b6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80016ba:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, "UNCALIBRTD");
 80016bc:	f107 030c 	add.w	r3, r7, #12
 80016c0:	4a36      	ldr	r2, [pc, #216]	; (800179c <draw_state+0x2f8>)
 80016c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80016c4:	c303      	stmia	r3!, {r0, r1}
 80016c6:	801a      	strh	r2, [r3, #0]
 80016c8:	3302      	adds	r3, #2
 80016ca:	0c12      	lsrs	r2, r2, #16
 80016cc:	701a      	strb	r2, [r3, #0]
                        break;
 80016ce:	e08f      	b.n	80017f0 <draw_state+0x34c>
                    case HARD_BSPD:
                        color = C_RED;
 80016d0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80016d4:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, "HARD BSPD");
 80016d6:	f107 030c 	add.w	r3, r7, #12
 80016da:	4a31      	ldr	r2, [pc, #196]	; (80017a0 <draw_state+0x2fc>)
 80016dc:	ca07      	ldmia	r2, {r0, r1, r2}
 80016de:	c303      	stmia	r3!, {r0, r1}
 80016e0:	801a      	strh	r2, [r3, #0]
                        break;
 80016e2:	e085      	b.n	80017f0 <draw_state+0x34c>
                    case MC_FAULT:
                        color = C_RED;
 80016e4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80016e8:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, " MC FAULT ");
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	4a2d      	ldr	r2, [pc, #180]	; (80017a4 <draw_state+0x300>)
 80016f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80016f2:	c303      	stmia	r3!, {r0, r1}
 80016f4:	801a      	strh	r2, [r3, #0]
 80016f6:	3302      	adds	r3, #2
 80016f8:	0c12      	lsrs	r2, r2, #16
 80016fa:	701a      	strb	r2, [r3, #0]
                        break;
 80016fc:	e078      	b.n	80017f0 <draw_state+0x34c>
                    default:
                        color = C_RED;
 80016fe:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001702:	83fb      	strh	r3, [r7, #30]
                        strcpy(string, " YO WTF? ");
 8001704:	f107 030c 	add.w	r3, r7, #12
 8001708:	4a27      	ldr	r2, [pc, #156]	; (80017a8 <draw_state+0x304>)
 800170a:	ca07      	ldmia	r2, {r0, r1, r2}
 800170c:	c303      	stmia	r3!, {r0, r1}
 800170e:	801a      	strh	r2, [r3, #0]
                        break;
 8001710:	e06e      	b.n	80017f0 <draw_state+0x34c>
                }
            }
            else
            {
                // *************** NO FAULTS ***************
                color = C_GREEN;
 8001712:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001716:	83fb      	strh	r3, [r7, #30]
                switch(state)
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	2b03      	cmp	r3, #3
 800171c:	d85e      	bhi.n	80017dc <draw_state+0x338>
 800171e:	a201      	add	r2, pc, #4	; (adr r2, 8001724 <draw_state+0x280>)
 8001720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001724:	08001735 	.word	0x08001735
 8001728:	08001749 	.word	0x08001749
 800172c:	080017b5 	.word	0x080017b5
 8001730:	080017c9 	.word	0x080017c9
                {
                    case LV:
                        strcpy(string, "    LV    ");
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	4a1c      	ldr	r2, [pc, #112]	; (80017ac <draw_state+0x308>)
 800173a:	ca07      	ldmia	r2, {r0, r1, r2}
 800173c:	c303      	stmia	r3!, {r0, r1}
 800173e:	801a      	strh	r2, [r3, #0]
 8001740:	3302      	adds	r3, #2
 8001742:	0c12      	lsrs	r2, r2, #16
 8001744:	701a      	strb	r2, [r3, #0]
                        break;
 8001746:	e053      	b.n	80017f0 <draw_state+0x34c>
                    case PRECHARGING:
                        strcpy(string, "PRECHARGE ");
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	4a18      	ldr	r2, [pc, #96]	; (80017b0 <draw_state+0x30c>)
 800174e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001750:	c303      	stmia	r3!, {r0, r1}
 8001752:	801a      	strh	r2, [r3, #0]
 8001754:	3302      	adds	r3, #2
 8001756:	0c12      	lsrs	r2, r2, #16
 8001758:	701a      	strb	r2, [r3, #0]
                        break;
 800175a:	e049      	b.n	80017f0 <draw_state+0x34c>
 800175c:	2000008c 	.word	0x2000008c
 8001760:	20000214 	.word	0x20000214
 8001764:	0800c368 	.word	0x0800c368
 8001768:	0800c374 	.word	0x0800c374
 800176c:	0800c380 	.word	0x0800c380
 8001770:	0800c38c 	.word	0x0800c38c
 8001774:	0800c398 	.word	0x0800c398
 8001778:	0800c3a4 	.word	0x0800c3a4
 800177c:	0800c3b0 	.word	0x0800c3b0
 8001780:	0800c3bc 	.word	0x0800c3bc
 8001784:	0800c3c8 	.word	0x0800c3c8
 8001788:	0800c3d4 	.word	0x0800c3d4
 800178c:	0800c3e0 	.word	0x0800c3e0
 8001790:	0800c3ec 	.word	0x0800c3ec
 8001794:	0800c3f8 	.word	0x0800c3f8
 8001798:	0800c404 	.word	0x0800c404
 800179c:	0800c410 	.word	0x0800c410
 80017a0:	0800c41c 	.word	0x0800c41c
 80017a4:	0800c428 	.word	0x0800c428
 80017a8:	0800c434 	.word	0x0800c434
 80017ac:	0800c440 	.word	0x0800c440
 80017b0:	0800c44c 	.word	0x0800c44c
                    case HV_ENABLED:
                        strcpy(string, "HV ENABLED");
 80017b4:	f107 030c 	add.w	r3, r7, #12
 80017b8:	4a13      	ldr	r2, [pc, #76]	; (8001808 <draw_state+0x364>)
 80017ba:	ca07      	ldmia	r2, {r0, r1, r2}
 80017bc:	c303      	stmia	r3!, {r0, r1}
 80017be:	801a      	strh	r2, [r3, #0]
 80017c0:	3302      	adds	r3, #2
 80017c2:	0c12      	lsrs	r2, r2, #16
 80017c4:	701a      	strb	r2, [r3, #0]
                        break;
 80017c6:	e013      	b.n	80017f0 <draw_state+0x34c>
                    case DRIVE:
                        strcpy(string, "  DRIVE   ");
 80017c8:	f107 030c 	add.w	r3, r7, #12
 80017cc:	4a0f      	ldr	r2, [pc, #60]	; (800180c <draw_state+0x368>)
 80017ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80017d0:	c303      	stmia	r3!, {r0, r1}
 80017d2:	801a      	strh	r2, [r3, #0]
 80017d4:	3302      	adds	r3, #2
 80017d6:	0c12      	lsrs	r2, r2, #16
 80017d8:	701a      	strb	r2, [r3, #0]
                        break;
 80017da:	e009      	b.n	80017f0 <draw_state+0x34c>
                    default:
						color = C_RED;
 80017dc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80017e0:	83fb      	strh	r3, [r7, #30]
						strcpy(string, " YO WTF? ");
 80017e2:	f107 030c 	add.w	r3, r7, #12
 80017e6:	4a0a      	ldr	r2, [pc, #40]	; (8001810 <draw_state+0x36c>)
 80017e8:	ca07      	ldmia	r2, {r0, r1, r2}
 80017ea:	c303      	stmia	r3!, {r0, r1}
 80017ec:	801a      	strh	r2, [r3, #0]
						break;
 80017ee:	bf00      	nop
                }
            }
    }

    draw_textbox(&state_box, color, string, 11);
 80017f0:	f107 020c 	add.w	r2, r7, #12
 80017f4:	8bf9      	ldrh	r1, [r7, #30]
 80017f6:	230b      	movs	r3, #11
 80017f8:	4806      	ldr	r0, [pc, #24]	; (8001814 <draw_state+0x370>)
 80017fa:	f000 f8c7 	bl	800198c <draw_textbox>
 80017fe:	e000      	b.n	8001802 <draw_state+0x35e>
        return;
 8001800:	bf00      	nop
}
 8001802:	3720      	adds	r7, #32
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	0800c458 	.word	0x0800c458
 800180c:	0800c464 	.word	0x0800c464
 8001810:	0800c434 	.word	0x0800c434
 8001814:	20000160 	.word	0x20000160

08001818 <draw_glv_v>:


void draw_glv_v(uint32_t data) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
    // translate from voltage divider measurement to true voltage
    // y = 0.4295x + 18.254
    data *= 859;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f240 325b 	movw	r2, #859	; 0x35b
 8001826:	fb02 f303 	mul.w	r3, r2, r3
 800182a:	607b      	str	r3, [r7, #4]
    data /= 2000; // 0.4295
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4a17      	ldr	r2, [pc, #92]	; (800188c <draw_glv_v+0x74>)
 8001830:	fba2 2303 	umull	r2, r3, r2, r3
 8001834:	09db      	lsrs	r3, r3, #7
 8001836:	607b      	str	r3, [r7, #4]
    data += 18;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3312      	adds	r3, #18
 800183c:	607b      	str	r3, [r7, #4]
    UG_COLOR color;
    if (data > 1150) {
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f240 427e 	movw	r2, #1150	; 0x47e
 8001844:	4293      	cmp	r3, r2
 8001846:	d903      	bls.n	8001850 <draw_glv_v+0x38>
        color = C_GREEN;
 8001848:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800184c:	81fb      	strh	r3, [r7, #14]
 800184e:	e00b      	b.n	8001868 <draw_glv_v+0x50>
    } else if (data > 1100) {
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f240 424c 	movw	r2, #1100	; 0x44c
 8001856:	4293      	cmp	r3, r2
 8001858:	d903      	bls.n	8001862 <draw_glv_v+0x4a>
        color = C_YELLOW;
 800185a:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 800185e:	81fb      	strh	r3, [r7, #14]
 8001860:	e002      	b.n	8001868 <draw_glv_v+0x50>
    } else {
    	color = C_RED;
 8001862:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001866:	81fb      	strh	r3, [r7, #14]
    }

    char str[6];
    sprintf(str, "%ld", data);
 8001868:	f107 0308 	add.w	r3, r7, #8
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	4908      	ldr	r1, [pc, #32]	; (8001890 <draw_glv_v+0x78>)
 8001870:	4618      	mov	r0, r3
 8001872:	f00a f887 	bl	800b984 <siprintf>
    draw_textbox(&glv_v_box, color, str, 11);
 8001876:	f107 0208 	add.w	r2, r7, #8
 800187a:	89f9      	ldrh	r1, [r7, #14]
 800187c:	230b      	movs	r3, #11
 800187e:	4805      	ldr	r0, [pc, #20]	; (8001894 <draw_glv_v+0x7c>)
 8001880:	f000 f884 	bl	800198c <draw_textbox>
}
 8001884:	bf00      	nop
 8001886:	3710      	adds	r7, #16
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	10624dd3 	.word	0x10624dd3
 8001890:	0800c470 	.word	0x0800c470
 8001894:	2000005c 	.word	0x2000005c

08001898 <value_to_color>:



UG_COLOR value_to_color(TEXTBOX_CONFIG cfg, uint16_t value)
{
 8001898:	b084      	sub	sp, #16
 800189a:	b490      	push	{r4, r7}
 800189c:	af00      	add	r7, sp, #0
 800189e:	f107 0408 	add.w	r4, r7, #8
 80018a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if(cfg.grn_ylw_cutoff > cfg.ylw_org_cutoff)   // green for large red for small
 80018a6:	8a3a      	ldrh	r2, [r7, #16]
 80018a8:	8a7b      	ldrh	r3, [r7, #18]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d917      	bls.n	80018de <value_to_color+0x46>
    {
        if(value > cfg.grn_ylw_cutoff)
 80018ae:	8a3b      	ldrh	r3, [r7, #16]
 80018b0:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d902      	bls.n	80018bc <value_to_color+0x24>
        {
            return C_GREEN;
 80018b6:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80018ba:	e027      	b.n	800190c <value_to_color+0x74>
        }
        else if(value > cfg.ylw_org_cutoff)
 80018bc:	8a7b      	ldrh	r3, [r7, #18]
 80018be:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d902      	bls.n	80018ca <value_to_color+0x32>
        {
            return C_YELLOW;
 80018c4:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 80018c8:	e020      	b.n	800190c <value_to_color+0x74>
        }
        else if(value > cfg.org_red_cutoff)
 80018ca:	8abb      	ldrh	r3, [r7, #20]
 80018cc:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d902      	bls.n	80018d8 <value_to_color+0x40>
        {
            return C_ORANGE_RED;  // normal orange looks yellow
 80018d2:	f64f 43a0 	movw	r3, #64672	; 0xfca0
 80018d6:	e019      	b.n	800190c <value_to_color+0x74>
        }
        else
        {
            return C_RED;
 80018d8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80018dc:	e016      	b.n	800190c <value_to_color+0x74>
        }
    }
    else  // red for large green for small
    {
        if(value > cfg.org_red_cutoff)
 80018de:	8abb      	ldrh	r3, [r7, #20]
 80018e0:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d902      	bls.n	80018ec <value_to_color+0x54>
        {
            return C_RED;
 80018e6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80018ea:	e00f      	b.n	800190c <value_to_color+0x74>
        }
        else if(value > cfg.ylw_org_cutoff)
 80018ec:	8a7b      	ldrh	r3, [r7, #18]
 80018ee:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d902      	bls.n	80018fa <value_to_color+0x62>
        {
            return C_ORANGE_RED;  // normal orange looks yellow
 80018f4:	f64f 43a0 	movw	r3, #64672	; 0xfca0
 80018f8:	e008      	b.n	800190c <value_to_color+0x74>
        }
        else if(value > cfg.grn_ylw_cutoff)
 80018fa:	8a3b      	ldrh	r3, [r7, #16]
 80018fc:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80018fe:	429a      	cmp	r2, r3
 8001900:	d902      	bls.n	8001908 <value_to_color+0x70>
        {
            return C_YELLOW;
 8001902:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 8001906:	e001      	b.n	800190c <value_to_color+0x74>
        }
        else
        {
            return C_GREEN;
 8001908:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
        }
    }
}
 800190c:	4618      	mov	r0, r3
 800190e:	46bd      	mov	sp, r7
 8001910:	bc90      	pop	{r4, r7}
 8001912:	b004      	add	sp, #16
 8001914:	4770      	bx	lr
	...

08001918 <draw_value_textbox>:

void draw_value_textbox(TEXTBOX_CONFIG* cfg, uint16_t value)
{
 8001918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800191a:	b08f      	sub	sp, #60	; 0x3c
 800191c:	af08      	add	r7, sp, #32
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	460b      	mov	r3, r1
 8001922:	807b      	strh	r3, [r7, #2]
	if(value == cfg->last_value)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001928:	887a      	ldrh	r2, [r7, #2]
 800192a:	429a      	cmp	r2, r3
 800192c:	d028      	beq.n	8001980 <draw_value_textbox+0x68>
	{
		return;
	}

	cfg->last_value = value;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	887a      	ldrh	r2, [r7, #2]
 8001932:	84da      	strh	r2, [r3, #38]	; 0x26

	UG_COLOR color = value_to_color(*cfg, value);
 8001934:	687e      	ldr	r6, [r7, #4]
 8001936:	887b      	ldrh	r3, [r7, #2]
 8001938:	9307      	str	r3, [sp, #28]
 800193a:	466d      	mov	r5, sp
 800193c:	f106 0410 	add.w	r4, r6, #16
 8001940:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001942:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001944:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001948:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800194c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001950:	f7ff ffa2 	bl	8001898 <value_to_color>
 8001954:	4603      	mov	r3, r0
 8001956:	82fb      	strh	r3, [r7, #22]
	char string[10];
	uint16_t str_len = sprintf(string, "%d%c", value, cfg->units);
 8001958:	887a      	ldrh	r2, [r7, #2]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001960:	f107 0008 	add.w	r0, r7, #8
 8001964:	4908      	ldr	r1, [pc, #32]	; (8001988 <draw_value_textbox+0x70>)
 8001966:	f00a f80d 	bl	800b984 <siprintf>
 800196a:	4603      	mov	r3, r0
 800196c:	82bb      	strh	r3, [r7, #20]

	draw_textbox(cfg, color, string, str_len);
 800196e:	8abb      	ldrh	r3, [r7, #20]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	f107 0208 	add.w	r2, r7, #8
 8001976:	8af9      	ldrh	r1, [r7, #22]
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f000 f807 	bl	800198c <draw_textbox>
 800197e:	e000      	b.n	8001982 <draw_value_textbox+0x6a>
		return;
 8001980:	bf00      	nop
}
 8001982:	371c      	adds	r7, #28
 8001984:	46bd      	mov	sp, r7
 8001986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001988:	0800c474 	.word	0x0800c474

0800198c <draw_textbox>:

void draw_textbox(TEXTBOX_CONFIG* cfg, UG_COLOR color, char* string, uint8_t str_len)
{
 800198c:	b590      	push	{r4, r7, lr}
 800198e:	b089      	sub	sp, #36	; 0x24
 8001990:	af02      	add	r7, sp, #8
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	607a      	str	r2, [r7, #4]
 8001996:	461a      	mov	r2, r3
 8001998:	460b      	mov	r3, r1
 800199a:	817b      	strh	r3, [r7, #10]
 800199c:	4613      	mov	r3, r2
 800199e:	727b      	strb	r3, [r7, #9]
    // determine x and y coordinates to center text
    uint16_t text_x = (cfg->box_x2 + cfg->box_x1)/2 - ((str_len * cfg->font.char_width)/2);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	889b      	ldrh	r3, [r3, #4]
 80019a4:	461a      	mov	r2, r3
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	881b      	ldrh	r3, [r3, #0]
 80019aa:	4413      	add	r3, r2
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	da00      	bge.n	80019b2 <draw_textbox+0x26>
 80019b0:	3301      	adds	r3, #1
 80019b2:	105b      	asrs	r3, r3, #1
 80019b4:	b29a      	uxth	r2, r3
 80019b6:	7a7b      	ldrb	r3, [r7, #9]
 80019b8:	68f9      	ldr	r1, [r7, #12]
 80019ba:	f9b1 1016 	ldrsh.w	r1, [r1, #22]
 80019be:	fb01 f303 	mul.w	r3, r1, r3
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	da00      	bge.n	80019c8 <draw_textbox+0x3c>
 80019c6:	3301      	adds	r3, #1
 80019c8:	105b      	asrs	r3, r3, #1
 80019ca:	425b      	negs	r3, r3
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	4413      	add	r3, r2
 80019d0:	82fb      	strh	r3, [r7, #22]
    uint16_t text_y = (cfg->box_y2 + cfg->box_y1)/2 - (cfg->font.char_height/2);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	88db      	ldrh	r3, [r3, #6]
 80019d6:	461a      	mov	r2, r3
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	885b      	ldrh	r3, [r3, #2]
 80019dc:	4413      	add	r3, r2
 80019de:	2b00      	cmp	r3, #0
 80019e0:	da00      	bge.n	80019e4 <draw_textbox+0x58>
 80019e2:	3301      	adds	r3, #1
 80019e4:	105b      	asrs	r3, r3, #1
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	da00      	bge.n	80019f4 <draw_textbox+0x68>
 80019f2:	3301      	adds	r3, #1
 80019f4:	105b      	asrs	r3, r3, #1
 80019f6:	b21b      	sxth	r3, r3
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	82bb      	strh	r3, [r7, #20]

    if(color != cfg->last_color)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a02:	897a      	ldrh	r2, [r7, #10]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d013      	beq.n	8001a30 <draw_textbox+0xa4>
    {
        UG_FillFrame(cfg->box_x1, cfg->box_y1, cfg->box_x2, cfg->box_y2, color);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	881b      	ldrh	r3, [r3, #0]
 8001a0c:	b218      	sxth	r0, r3
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	885b      	ldrh	r3, [r3, #2]
 8001a12:	b219      	sxth	r1, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	889b      	ldrh	r3, [r3, #4]
 8001a18:	b21a      	sxth	r2, r3
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	88db      	ldrh	r3, [r3, #6]
 8001a1e:	b21c      	sxth	r4, r3
 8001a20:	897b      	ldrh	r3, [r7, #10]
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	4623      	mov	r3, r4
 8001a26:	f002 f993 	bl	8003d50 <UG_FillFrame>
        cfg->last_color = color;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	897a      	ldrh	r2, [r7, #10]
 8001a2e:	849a      	strh	r2, [r3, #36]	; 0x24
    }

    UG_FontSelect(&cfg->font);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	3310      	adds	r3, #16
 8001a34:	4618      	mov	r0, r3
 8001a36:	f002 f953 	bl	8003ce0 <UG_FontSelect>
    UG_PutColorString(text_x, text_y, string, C_BLACK, color);
 8001a3a:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 8001a3e:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 8001a42:	897b      	ldrh	r3, [r7, #10]
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	2300      	movs	r3, #0
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	f002 fa77 	bl	8003f3c <UG_PutColorString>
}
 8001a4e:	bf00      	nop
 8001a50:	371c      	adds	r7, #28
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd90      	pop	{r4, r7, pc}
	...

08001a58 <change_state>:
volatile state_t state = STARTUP;
volatile error_t error = NONE;

/************ States ************/

void change_state(const state_t new_state) {
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	71fb      	strb	r3, [r7, #7]
    // Handle edge cases
    if (state == FAULT && new_state != FAULT) {
 8001a62:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <change_state+0x34>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b04      	cmp	r3, #4
 8001a6a:	d105      	bne.n	8001a78 <change_state+0x20>
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	d002      	beq.n	8001a78 <change_state+0x20>
        // Reset the error cause when exiting fault state
        error = NONE;
 8001a72:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <change_state+0x38>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
    }

    state = new_state;
 8001a78:	4a04      	ldr	r2, [pc, #16]	; (8001a8c <change_state+0x34>)
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	7013      	strb	r3, [r2, #0]
}
 8001a7e:	bf00      	nop
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	2000008d 	.word	0x2000008d
 8001a90:	20000216 	.word	0x20000216

08001a94 <report_fault>:

void report_fault(error_t _error) {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
    change_state(FAULT);
 8001a9e:	2004      	movs	r0, #4
 8001aa0:	f7ff ffda 	bl	8001a58 <change_state>
    // Cause of error
    error = _error;
 8001aa4:	4a03      	ldr	r2, [pc, #12]	; (8001ab4 <report_fault+0x20>)
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	7013      	strb	r3, [r2, #0]
}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000216 	.word	0x20000216

08001ab8 <hv_requested>:

uint8_t hv_requested(){
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
    return (state == PRECHARGING)
 8001abc:	4b13      	ldr	r3, [pc, #76]	; (8001b0c <hv_requested+0x54>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	b2db      	uxtb	r3, r3
        || (state == HV_ENABLED)
        || (state == DRIVE)
        || (error == BRAKE_NOT_PRESSED)
        || (error == SENSOR_DISCREPANCY)
        || (error == BRAKE_IMPLAUSIBLE);
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d018      	beq.n	8001af8 <hv_requested+0x40>
        || (state == HV_ENABLED)
 8001ac6:	4b11      	ldr	r3, [pc, #68]	; (8001b0c <hv_requested+0x54>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d013      	beq.n	8001af8 <hv_requested+0x40>
        || (state == DRIVE)
 8001ad0:	4b0e      	ldr	r3, [pc, #56]	; (8001b0c <hv_requested+0x54>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	2b03      	cmp	r3, #3
 8001ad8:	d00e      	beq.n	8001af8 <hv_requested+0x40>
        || (error == BRAKE_NOT_PRESSED)
 8001ada:	4b0d      	ldr	r3, [pc, #52]	; (8001b10 <hv_requested+0x58>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	2b03      	cmp	r3, #3
 8001ae2:	d009      	beq.n	8001af8 <hv_requested+0x40>
        || (error == SENSOR_DISCREPANCY)
 8001ae4:	4b0a      	ldr	r3, [pc, #40]	; (8001b10 <hv_requested+0x58>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	2b05      	cmp	r3, #5
 8001aec:	d004      	beq.n	8001af8 <hv_requested+0x40>
        || (error == BRAKE_IMPLAUSIBLE);
 8001aee:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <hv_requested+0x58>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	2b06      	cmp	r3, #6
 8001af6:	d101      	bne.n	8001afc <hv_requested+0x44>
 8001af8:	2301      	movs	r3, #1
 8001afa:	e000      	b.n	8001afe <hv_requested+0x46>
 8001afc:	2300      	movs	r3, #0
 8001afe:	b2db      	uxtb	r3, r3
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	2000008d 	.word	0x2000008d
 8001b10:	20000216 	.word	0x20000216

08001b14 <one_byte_state>:

uint8_t one_byte_state(){
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
    uint8_t state_byte = state;
 8001b1a:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <one_byte_state+0x30>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
    if (state == FAULT) {
 8001b20:	4b08      	ldr	r3, [pc, #32]	; (8001b44 <one_byte_state+0x30>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	2b04      	cmp	r3, #4
 8001b28:	d104      	bne.n	8001b34 <one_byte_state+0x20>
        state_byte = 0b10000000 + error; // greatest bit = 1 if fault
 8001b2a:	4b07      	ldr	r3, [pc, #28]	; (8001b48 <one_byte_state+0x34>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	3b80      	subs	r3, #128	; 0x80
 8001b32:	71fb      	strb	r3, [r7, #7]
    }

    return state_byte;
 8001b34:	79fb      	ldrb	r3, [r7, #7]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	2000008d 	.word	0x2000008d
 8001b48:	20000216 	.word	0x20000216

08001b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	db0b      	blt.n	8001b76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b5e:	79fb      	ldrb	r3, [r7, #7]
 8001b60:	f003 021f 	and.w	r2, r3, #31
 8001b64:	4907      	ldr	r1, [pc, #28]	; (8001b84 <__NVIC_EnableIRQ+0x38>)
 8001b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6a:	095b      	lsrs	r3, r3, #5
 8001b6c:	2001      	movs	r0, #1
 8001b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	e000e100 	.word	0xe000e100

08001b88 <traction_control_enable>:
/* USER CODE BEGIN 0 */


/************ Switches ************/

uint8_t traction_control_enable() {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(GPIOG, BUTTON_1_Pin);
 8001b8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b90:	4802      	ldr	r0, [pc, #8]	; (8001b9c <traction_control_enable+0x14>)
 8001b92:	f005 f9c5 	bl	8006f20 <HAL_GPIO_ReadPin>
 8001b96:	4603      	mov	r3, r0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40021800 	.word	0x40021800

08001ba0 <hv_switch>:

uint8_t display_debug_enabled() {
	return HAL_GPIO_ReadPin(GPIOG, BUTTON_2_Pin);
}

uint8_t hv_switch() {
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
	return !HAL_GPIO_ReadPin(GPIOG, HV_REQUEST_Pin);
 8001ba4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ba8:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <hv_switch+0x20>)
 8001baa:	f005 f9b9 	bl	8006f20 <HAL_GPIO_ReadPin>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	bf0c      	ite	eq
 8001bb4:	2301      	moveq	r3, #1
 8001bb6:	2300      	movne	r3, #0
 8001bb8:	b2db      	uxtb	r3, r3
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40021800 	.word	0x40021800

08001bc4 <drive_switch>:

uint8_t drive_switch() {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
	return !HAL_GPIO_ReadPin(GPIOG, DRIVE_REQUEST_Pin);
 8001bc8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bcc:	4805      	ldr	r0, [pc, #20]	; (8001be4 <drive_switch+0x20>)
 8001bce:	f005 f9a7 	bl	8006f20 <HAL_GPIO_ReadPin>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	bf0c      	ite	eq
 8001bd8:	2301      	moveq	r3, #1
 8001bda:	2300      	movne	r3, #0
 8001bdc:	b2db      	uxtb	r3, r3
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40021800 	.word	0x40021800

08001be8 <shutdown_closed>:


uint8_t shutdown_closed() {
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
    if (estop_flags) return 0;
 8001bec:	4b0a      	ldr	r3, [pc, #40]	; (8001c18 <shutdown_closed+0x30>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <shutdown_closed+0x12>
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	e009      	b.n	8001c0e <shutdown_closed+0x26>
    return (shutdown_flags & 0b00111000) == 0b00111000;
 8001bfa:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <shutdown_closed+0x34>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c04:	2b38      	cmp	r3, #56	; 0x38
 8001c06:	bf0c      	ite	eq
 8001c08:	2301      	moveq	r3, #1
 8001c0a:	2300      	movne	r3, #0
 8001c0c:	b2db      	uxtb	r3, r3
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	20000114 	.word	0x20000114
 8001c1c:	20000000 	.word	0x20000000

08001c20 <HAL_TIM_PeriodElapsedCallback>:

// TEST

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  if (htim == &htim7)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	4a0e      	ldr	r2, [pc, #56]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d115      	bne.n	8001c5c <HAL_TIM_PeriodElapsedCallback+0x3c>
  {
	  if (state == PRECHARGING) {
 8001c30:	4b0d      	ldr	r3, [pc, #52]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d10d      	bne.n	8001c56 <HAL_TIM_PeriodElapsedCallback+0x36>
		  precharge_timer_ms += TMR1_PERIOD_MS;
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	3314      	adds	r3, #20
 8001c40:	4a0a      	ldr	r2, [pc, #40]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001c42:	6013      	str	r3, [r2, #0]
		  if (precharge_timer_ms > PRECHARGE_TIMEOUT_MS) {
 8001c44:	4b09      	ldr	r3, [pc, #36]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c4c:	d906      	bls.n	8001c5c <HAL_TIM_PeriodElapsedCallback+0x3c>
			  report_fault(CONSERVATIVE_TIMER_MAXED);
 8001c4e:	2002      	movs	r0, #2
 8001c50:	f7ff ff20 	bl	8001a94 <report_fault>
		  }
	  } else {
		  precharge_timer_ms = 0;
	  }
  }
}
 8001c54:	e002      	b.n	8001c5c <HAL_TIM_PeriodElapsedCallback+0x3c>
		  precharge_timer_ms = 0;
 8001c56:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000594 	.word	0x20000594
 8001c68:	2000008d 	.word	0x2000008d
 8001c6c:	200007c4 	.word	0x200007c4

08001c70 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GASP_INTERRUPT_Pin) {
//		sd_card_close_file();
	}
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
	...

08001c88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b09c      	sub	sp, #112	; 0x70
 8001c8c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c8e:	f003 f810 	bl	8004cb2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c92:	f000 f9f3 	bl	800207c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c96:	f000 fdcd 	bl	8002834 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c9a:	f000 fd33 	bl	8002704 <MX_DMA_Init>
  MX_CAN2_Init();
 8001c9e:	f000 fb65 	bl	800236c <MX_CAN2_Init>
  MX_SDMMC1_SD_Init();
 8001ca2:	f000 fb99 	bl	80023d8 <MX_SDMMC1_SD_Init>
  MX_ADC1_Init();
 8001ca6:	f000 fa55 	bl	8002154 <MX_ADC1_Init>
  MX_ADC3_Init();
 8001caa:	f000 faa5 	bl	80021f8 <MX_ADC3_Init>
  MX_TIM2_Init();
 8001cae:	f000 fbb3 	bl	8002418 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001cb2:	f000 fc07 	bl	80024c4 <MX_TIM4_Init>
  MX_UART4_Init();
 8001cb6:	f000 fc95 	bl	80025e4 <MX_UART4_Init>
  MX_UART7_Init();
 8001cba:	f000 fcc3 	bl	8002644 <MX_UART7_Init>
  MX_FMC_Init();
 8001cbe:	f000 fd57 	bl	8002770 <MX_FMC_Init>
  MX_CAN1_Init();
 8001cc2:	f000 faeb 	bl	800229c <MX_CAN1_Init>
  MX_USART3_UART_Init();
 8001cc6:	f000 fced 	bl	80026a4 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8001cca:	f000 fc51 	bl	8002570 <MX_TIM7_Init>
  MX_FATFS_Init();
 8001cce:	f009 fbaf 	bl	800b430 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  init_sensors();
 8001cd2:	f000 fe93 	bl	80029fc <init_sensors>

  Display_Init();
 8001cd6:	f7ff faa5 	bl	8001224 <Display_Init>
  UG_FontSelect(&FONT_12X16);
 8001cda:	48c1      	ldr	r0, [pc, #772]	; (8001fe0 <main+0x358>)
 8001cdc:	f002 f800 	bl	8003ce0 <UG_FontSelect>
  UG_SetBackcolor(C_BLACK);
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f002 f9e5 	bl	80040b0 <UG_SetBackcolor>
  UG_SetForecolor(C_YELLOW);
 8001ce6:	f64f 70c0 	movw	r0, #65472	; 0xffc0
 8001cea:	f002 f9cf 	bl	800408c <UG_SetForecolor>

  Display_CalibrateScreen();
 8001cee:	f7ff fac3 	bl	8001278 <Display_CalibrateScreen>

  Display_DriveTemplate();
 8001cf2:	f7ff faed 	bl	80012d0 <Display_DriveTemplate>

  if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) {
 8001cf6:	48bb      	ldr	r0, [pc, #748]	; (8001fe4 <main+0x35c>)
 8001cf8:	f007 fc9c 	bl	8009634 <HAL_TIM_Base_Start_IT>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <main+0x7e>
      Error_Handler();
 8001d02:	f000 fe6f 	bl	80029e4 <Error_Handler>
  }
  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 8001d06:	48b8      	ldr	r0, [pc, #736]	; (8001fe8 <main+0x360>)
 8001d08:	f007 fc94 	bl	8009634 <HAL_TIM_Base_Start_IT>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <main+0x8e>
      Error_Handler();
 8001d12:	f000 fe67 	bl	80029e4 <Error_Handler>
  }
  if (HAL_TIM_Base_Start_IT(&htim4) != HAL_OK) {
 8001d16:	48b5      	ldr	r0, [pc, #724]	; (8001fec <main+0x364>)
 8001d18:	f007 fc8c 	bl	8009634 <HAL_TIM_Base_Start_IT>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <main+0x9e>
	  Error_Handler();
 8001d22:	f000 fe5f 	bl	80029e4 <Error_Handler>
  }

  WheelSpeed_Init(&front_right_wheel_speed_t, &htim2);
 8001d26:	49b0      	ldr	r1, [pc, #704]	; (8001fe8 <main+0x360>)
 8001d28:	48b1      	ldr	r0, [pc, #708]	; (8001ff0 <main+0x368>)
 8001d2a:	f002 ff5b 	bl	8004be4 <WheelSpeed_Init>
  WheelSpeed_Init(&front_left_wheel_speed_t, &htim4);
 8001d2e:	49af      	ldr	r1, [pc, #700]	; (8001fec <main+0x364>)
 8001d30:	48b0      	ldr	r0, [pc, #704]	; (8001ff4 <main+0x36c>)
 8001d32:	f002 ff57 	bl	8004be4 <WheelSpeed_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  Display_Update();
 8001d36:	f7ff fb6b 	bl	8001410 <Display_Update>

	  char sstr[100];
//	  sprintf(sstr, "apps1: %d, apps2: %d, bse: %d      ", throttle1.percent, throttle2.percent, brake.percent);
//	  UG_PutString(5, 250, sstr);

	  update_sensor_vals(&hadc1, &hadc3);
 8001d3a:	49af      	ldr	r1, [pc, #700]	; (8001ff8 <main+0x370>)
 8001d3c:	48af      	ldr	r0, [pc, #700]	; (8001ffc <main+0x374>)
 8001d3e:	f000 ff15 	bl	8002b6c <update_sensor_vals>

	  can_tx_vcu_state(&hcan1);
 8001d42:	48af      	ldr	r0, [pc, #700]	; (8002000 <main+0x378>)
 8001d44:	f7ff f984 	bl	8001050 <can_tx_vcu_state>

	  can_tx_torque_request(&hcan1);
 8001d48:	48ad      	ldr	r0, [pc, #692]	; (8002000 <main+0x378>)
 8001d4a:	f7ff f9c9 	bl	80010e0 <can_tx_torque_request>

	  // update front wheel speeds
	  front_right_wheel_speed = WheelSpeed_GetCPS(&front_right_wheel_speed_t);
 8001d4e:	48a8      	ldr	r0, [pc, #672]	; (8001ff0 <main+0x368>)
 8001d50:	f002 ff5f 	bl	8004c12 <WheelSpeed_GetCPS>
 8001d54:	4603      	mov	r3, r0
 8001d56:	4aab      	ldr	r2, [pc, #684]	; (8002004 <main+0x37c>)
 8001d58:	6013      	str	r3, [r2, #0]
	  front_left_wheel_speed = WheelSpeed_GetCPS(&front_left_wheel_speed_t);
 8001d5a:	48a6      	ldr	r0, [pc, #664]	; (8001ff4 <main+0x36c>)
 8001d5c:	f002 ff59 	bl	8004c12 <WheelSpeed_GetCPS>
 8001d60:	4603      	mov	r3, r0
 8001d62:	4aa9      	ldr	r2, [pc, #676]	; (8002008 <main+0x380>)
 8001d64:	6013      	str	r3, [r2, #0]

	  sprintf(sstr, "f1: %ld, f2: %ld, b: %d      ", front_right_wheel_speed, front_left_wheel_speed, back_right_wheel_speed);
 8001d66:	4ba7      	ldr	r3, [pc, #668]	; (8002004 <main+0x37c>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	4ba7      	ldr	r3, [pc, #668]	; (8002008 <main+0x380>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	49a7      	ldr	r1, [pc, #668]	; (800200c <main+0x384>)
 8001d70:	8809      	ldrh	r1, [r1, #0]
 8001d72:	b289      	uxth	r1, r1
 8001d74:	1d38      	adds	r0, r7, #4
 8001d76:	9100      	str	r1, [sp, #0]
 8001d78:	49a5      	ldr	r1, [pc, #660]	; (8002010 <main+0x388>)
 8001d7a:	f009 fe03 	bl	800b984 <siprintf>
	  UG_PutString(5, 250, sstr);
 8001d7e:	1d3b      	adds	r3, r7, #4
 8001d80:	461a      	mov	r2, r3
 8001d82:	21fa      	movs	r1, #250	; 0xfa
 8001d84:	2005      	movs	r0, #5
 8001d86:	f002 f853 	bl	8003e30 <UG_PutString>

	  // Traction control
	  if (traction_control_enable()) {
 8001d8a:	f7ff fefd 	bl	8001b88 <traction_control_enable>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d007      	beq.n	8001da4 <main+0x11c>
		  traction_control_PID(front_right_wheel_speed, front_left_wheel_speed);
 8001d94:	4b9b      	ldr	r3, [pc, #620]	; (8002004 <main+0x37c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a9b      	ldr	r2, [pc, #620]	; (8002008 <main+0x380>)
 8001d9a:	6812      	ldr	r2, [r2, #0]
 8001d9c:	4611      	mov	r1, r2
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f001 fe4a 	bl	8003a38 <traction_control_PID>
	  }

	  // If shutdown circuit opens in any state
	  if (!shutdown_closed()) {
 8001da4:	f7ff ff20 	bl	8001be8 <shutdown_closed>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d102      	bne.n	8001db4 <main+0x12c>
		  report_fault(SHUTDOWN_CIRCUIT_OPEN);
 8001dae:	2007      	movs	r0, #7
 8001db0:	f7ff fe70 	bl	8001a94 <report_fault>
//	  if (mc_fault) {
//		  report_fault(MC_FAULT);
//	  }


	  if (!init_fault_cleared) {
 8001db4:	4b97      	ldr	r3, [pc, #604]	; (8002014 <main+0x38c>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d10a      	bne.n	8001dd4 <main+0x14c>
		  can_clear_MC_fault(&hcan1);
 8001dbe:	4890      	ldr	r0, [pc, #576]	; (8002000 <main+0x378>)
 8001dc0:	f7ff f9f6 	bl	80011b0 <can_clear_MC_fault>
		  if (mc_fault_clear_success) {
 8001dc4:	4b94      	ldr	r3, [pc, #592]	; (8002018 <main+0x390>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d002      	beq.n	8001dd4 <main+0x14c>
			 init_fault_cleared = 1;
 8001dce:	4b91      	ldr	r3, [pc, #580]	; (8002014 <main+0x38c>)
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	701a      	strb	r2, [r3, #0]
//	  else {
//		  Display_DriveTemplate();
//	  }


	  switch (state) {
 8001dd4:	4b91      	ldr	r3, [pc, #580]	; (800201c <main+0x394>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b05      	cmp	r3, #5
 8001ddc:	f200 8149 	bhi.w	8002072 <main+0x3ea>
 8001de0:	a201      	add	r2, pc, #4	; (adr r2, 8001de8 <main+0x160>)
 8001de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de6:	bf00      	nop
 8001de8:	08001e25 	.word	0x08001e25
 8001dec:	08001e65 	.word	0x08001e65
 8001df0:	08001ea1 	.word	0x08001ea1
 8001df4:	08001ec7 	.word	0x08001ec7
 8001df8:	08001eed 	.word	0x08001eed
 8001dfc:	08001e01 	.word	0x08001e01
		  case STARTUP:
			  run_calibration();
 8001e00:	f000 fea0 	bl	8002b44 <run_calibration>

			  if (!hv_switch() && !drive_switch()) {
 8001e04:	f7ff fecc 	bl	8001ba0 <hv_switch>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f040 8128 	bne.w	8002060 <main+0x3d8>
 8001e10:	f7ff fed8 	bl	8001bc4 <drive_switch>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f040 8122 	bne.w	8002060 <main+0x3d8>
				  change_state(LV);
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	f7ff fe1b 	bl	8001a58 <change_state>
			  }
			  break;
 8001e22:	e11d      	b.n	8002060 <main+0x3d8>
		  case LV:
			  run_calibration();
 8001e24:	f000 fe8e 	bl	8002b44 <run_calibration>

			  if (drive_switch()) {
 8001e28:	f7ff fecc 	bl	8001bc4 <drive_switch>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <main+0x1b2>
				  // Drive switch should not be enabled during LV
				  report_fault(DRIVE_REQUEST_FROM_LV);
 8001e32:	2001      	movs	r0, #1
 8001e34:	f7ff fe2e 	bl	8001a94 <report_fault>
				  break;
 8001e38:	e11b      	b.n	8002072 <main+0x3ea>
			  }

			  if (hv_switch()) {
 8001e3a:	f7ff feb1 	bl	8001ba0 <hv_switch>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 810f 	beq.w	8002064 <main+0x3dc>
				  // HV switch was flipped
				  // check if APPS pedal was calibrated
				  if (sensors_calibrated()) {
 8001e46:	f000 ff5d 	bl	8002d04 <sensors_calibrated>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d005      	beq.n	8001e5c <main+0x1d4>
					  // Start charging the car to high voltage state
					  add_apps_deadzone();
 8001e50:	f001 f816 	bl	8002e80 <add_apps_deadzone>
					  change_state(PRECHARGING);
 8001e54:	2001      	movs	r0, #1
 8001e56:	f7ff fdff 	bl	8001a58 <change_state>
				  } else {
					  report_fault(UNCALIBRATED);
				  }
			  }

			  break;
 8001e5a:	e103      	b.n	8002064 <main+0x3dc>
					  report_fault(UNCALIBRATED);
 8001e5c:	2008      	movs	r0, #8
 8001e5e:	f7ff fe19 	bl	8001a94 <report_fault>
			  break;
 8001e62:	e0ff      	b.n	8002064 <main+0x3dc>
		  case PRECHARGING:
//			  if (capacitor_volt > PRECHARGE_THRESHOLD) {

			  // if main AIRs closed
			  if ((shutdown_flags & 0b110) == 0b110) {
 8001e64:	4b6e      	ldr	r3, [pc, #440]	; (8002020 <main+0x398>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	f003 0306 	and.w	r3, r3, #6
 8001e6e:	2b06      	cmp	r3, #6
 8001e70:	d103      	bne.n	8001e7a <main+0x1f2>
				  // Finished charging to HV on time
				  change_state(HV_ENABLED);
 8001e72:	2002      	movs	r0, #2
 8001e74:	f7ff fdf0 	bl	8001a58 <change_state>
				  break;
 8001e78:	e0fb      	b.n	8002072 <main+0x3ea>
			  }
			  if (!hv_switch()) {
 8001e7a:	f7ff fe91 	bl	8001ba0 <hv_switch>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d103      	bne.n	8001e8c <main+0x204>
				  // Driver flipped off HV switch
				  change_state(LV);
 8001e84:	2000      	movs	r0, #0
 8001e86:	f7ff fde7 	bl	8001a58 <change_state>
				  break;
 8001e8a:	e0f2      	b.n	8002072 <main+0x3ea>
			  }
			  if (drive_switch()) {
 8001e8c:	f7ff fe9a 	bl	8001bc4 <drive_switch>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f000 80e8 	beq.w	8002068 <main+0x3e0>
				  // Drive switch should not be enabled during PRECHARGING
				  report_fault(DRIVE_REQUEST_FROM_LV);
 8001e98:	2001      	movs	r0, #1
 8001e9a:	f7ff fdfb 	bl	8001a94 <report_fault>
				  break;
 8001e9e:	e0e8      	b.n	8002072 <main+0x3ea>
			  }
			  break;
		  case HV_ENABLED:
			  if (!hv_switch()) {// || capacitor_volt < PRECHARGE_THRESHOLD) { // don't really need volt check by rules
 8001ea0:	f7ff fe7e 	bl	8001ba0 <hv_switch>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d103      	bne.n	8001eb2 <main+0x22a>
				  // Driver flipped off HV switch
				  change_state(LV);
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f7ff fdd4 	bl	8001a58 <change_state>
				  break;
 8001eb0:	e0df      	b.n	8002072 <main+0x3ea>
			  }

			  if (drive_switch()) {
 8001eb2:	f7ff fe87 	bl	8001bc4 <drive_switch>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	f000 80d7 	beq.w	800206c <main+0x3e4>
				  // Driver flipped on drive switch
				  // Need to press on pedal at the same time to go to drive

//				  if (brake_mashed()) {
					  change_state(DRIVE);
 8001ebe:	2003      	movs	r0, #3
 8001ec0:	f7ff fdca 	bl	8001a58 <change_state>
//					  // Driver didn't press pedal
//					  report_fault(BRAKE_NOT_PRESSED);
//				  }
			  }

			  break;
 8001ec4:	e0d2      	b.n	800206c <main+0x3e4>
		  case DRIVE:
			  if (!drive_switch()) {
 8001ec6:	f7ff fe7d 	bl	8001bc4 <drive_switch>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d103      	bne.n	8001ed8 <main+0x250>
				  // Drive switch was flipped off
				  // Revert to HV
				  change_state(HV_ENABLED);
 8001ed0:	2002      	movs	r0, #2
 8001ed2:	f7ff fdc1 	bl	8001a58 <change_state>
				 break;
 8001ed6:	e0cc      	b.n	8002072 <main+0x3ea>
			  }

			  if (!hv_switch()) {// || capacitor_volt < PRECHARGE_THRESHOLD) { // don't really need volt check by rules || capacitor_volt < PRECHARGE_THRESHOLD) {
 8001ed8:	f7ff fe62 	bl	8001ba0 <hv_switch>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f040 80c6 	bne.w	8002070 <main+0x3e8>
				  // HV switched flipped off, so can't drive
				  // or capacitor dropped below threshold
				  report_fault(HV_DISABLED_WHILE_DRIVING);
 8001ee4:	2004      	movs	r0, #4
 8001ee6:	f7ff fdd5 	bl	8001a94 <report_fault>
				  break;
 8001eea:	e0c2      	b.n	8002072 <main+0x3ea>
//				  report_fault(BRAKE_IMPLAUSIBLE);
//			  }

			  break;
		  case FAULT:
			  switch (error) {
 8001eec:	4b4d      	ldr	r3, [pc, #308]	; (8002024 <main+0x39c>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	3b03      	subs	r3, #3
 8001ef4:	2b06      	cmp	r3, #6
 8001ef6:	f200 8099 	bhi.w	800202c <main+0x3a4>
 8001efa:	a201      	add	r2, pc, #4	; (adr r2, 8001f00 <main+0x278>)
 8001efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f00:	08001f1d 	.word	0x08001f1d
 8001f04:	0800202d 	.word	0x0800202d
 8001f08:	08001f41 	.word	0x08001f41
 8001f0c:	08001f69 	.word	0x08001f69
 8001f10:	08001fcf 	.word	0x08001fcf
 8001f14:	0800202d 	.word	0x0800202d
 8001f18:	08002049 	.word	0x08002049
				  case BRAKE_NOT_PRESSED:
					  if (!hv_switch())
 8001f1c:	f7ff fe40 	bl	8001ba0 <hv_switch>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d102      	bne.n	8001f2c <main+0x2a4>
						  change_state(LV);
 8001f26:	2000      	movs	r0, #0
 8001f28:	f7ff fd96 	bl	8001a58 <change_state>

					  if (!drive_switch()) {
 8001f2c:	f7ff fe4a 	bl	8001bc4 <drive_switch>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f040 808a 	bne.w	800204c <main+0x3c4>
						  // reset drive switch and try again
						  change_state(HV_ENABLED);
 8001f38:	2002      	movs	r0, #2
 8001f3a:	f7ff fd8d 	bl	8001a58 <change_state>
					  }
					  break;
 8001f3e:	e085      	b.n	800204c <main+0x3c4>
				  case SENSOR_DISCREPANCY:
					  // stop power to motors if discrepancy persists for >100ms
					  // see rule T.4.2.5 in FSAE 2022 rulebook
					  if (!drive_switch()) {
 8001f40:	f7ff fe40 	bl	8001bc4 <drive_switch>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d105      	bne.n	8001f56 <main+0x2ce>
						  discrepancy_timer_ms = 0;
 8001f4a:	4b37      	ldr	r3, [pc, #220]	; (8002028 <main+0x3a0>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
						  change_state(HV_ENABLED);
 8001f50:	2002      	movs	r0, #2
 8001f52:	f7ff fd81 	bl	8001a58 <change_state>
					  }

					  if (!hv_switch())
 8001f56:	f7ff fe23 	bl	8001ba0 <hv_switch>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d177      	bne.n	8002050 <main+0x3c8>
						  report_fault(HV_DISABLED_WHILE_DRIVING);
 8001f60:	2004      	movs	r0, #4
 8001f62:	f7ff fd97 	bl	8001a94 <report_fault>

					  break;
 8001f66:	e073      	b.n	8002050 <main+0x3c8>
				  case BRAKE_IMPLAUSIBLE:
					  if (!brake_implausible() && hv_switch() && drive_switch())
 8001f68:	f000 ff10 	bl	8002d8c <brake_implausible>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	f083 0301 	eor.w	r3, r3, #1
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d00c      	beq.n	8001f92 <main+0x30a>
 8001f78:	f7ff fe12 	bl	8001ba0 <hv_switch>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d007      	beq.n	8001f92 <main+0x30a>
 8001f82:	f7ff fe1f 	bl	8001bc4 <drive_switch>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d002      	beq.n	8001f92 <main+0x30a>
						  change_state(DRIVE);
 8001f8c:	2003      	movs	r0, #3
 8001f8e:	f7ff fd63 	bl	8001a58 <change_state>

					  if (!hv_switch() && !drive_switch())
 8001f92:	f7ff fe05 	bl	8001ba0 <hv_switch>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d107      	bne.n	8001fac <main+0x324>
 8001f9c:	f7ff fe12 	bl	8001bc4 <drive_switch>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d102      	bne.n	8001fac <main+0x324>
						  change_state(LV);
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	f7ff fd56 	bl	8001a58 <change_state>

					  if (!drive_switch())
 8001fac:	f7ff fe0a 	bl	8001bc4 <drive_switch>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d102      	bne.n	8001fbc <main+0x334>
						  change_state(HV_ENABLED);
 8001fb6:	2002      	movs	r0, #2
 8001fb8:	f7ff fd4e 	bl	8001a58 <change_state>

					  if (!hv_switch())
 8001fbc:	f7ff fdf0 	bl	8001ba0 <hv_switch>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d146      	bne.n	8002054 <main+0x3cc>
						  report_fault(HV_DISABLED_WHILE_DRIVING);
 8001fc6:	2004      	movs	r0, #4
 8001fc8:	f7ff fd64 	bl	8001a94 <report_fault>

					  break;
 8001fcc:	e042      	b.n	8002054 <main+0x3cc>
				  case SHUTDOWN_CIRCUIT_OPEN:
					  if (shutdown_closed()) {
 8001fce:	f7ff fe0b 	bl	8001be8 <shutdown_closed>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d03f      	beq.n	8002058 <main+0x3d0>
						  change_state(LV);
 8001fd8:	2000      	movs	r0, #0
 8001fda:	f7ff fd3d 	bl	8001a58 <change_state>
					  }
					  break;
 8001fde:	e03b      	b.n	8002058 <main+0x3d0>
 8001fe0:	0801b900 	.word	0x0801b900
 8001fe4:	20000594 	.word	0x20000594
 8001fe8:	200004fc 	.word	0x200004fc
 8001fec:	20000548 	.word	0x20000548
 8001ff0:	200007d4 	.word	0x200007d4
 8001ff4:	200007e0 	.word	0x200007e0
 8001ff8:	20000260 	.word	0x20000260
 8001ffc:	20000218 	.word	0x20000218
 8002000:	20000368 	.word	0x20000368
 8002004:	200007cc 	.word	0x200007cc
 8002008:	200007d0 	.word	0x200007d0
 800200c:	2000011e 	.word	0x2000011e
 8002010:	0800c4b4 	.word	0x0800c4b4
 8002014:	200007c8 	.word	0x200007c8
 8002018:	2000011a 	.word	0x2000011a
 800201c:	2000008d 	.word	0x2000008d
 8002020:	20000000 	.word	0x20000000
 8002024:	20000216 	.word	0x20000216
 8002028:	20000810 	.word	0x20000810
 //					  if (!HAL_GPIO_ReadPin(BSPD_LATCH) {
 //						  change_state(LV);
 //			  		  }
					  break;
				  default:  //UNCALIBRATED, DRIVE_REQUEST_FROM_LV, CONSERVATIVE_TIMER_MAXED, HV_DISABLED_WHILE_DRIVING, MC FAULT
					  if (!hv_switch() && !drive_switch()) {
 800202c:	f7ff fdb8 	bl	8001ba0 <hv_switch>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d112      	bne.n	800205c <main+0x3d4>
 8002036:	f7ff fdc5 	bl	8001bc4 <drive_switch>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d10d      	bne.n	800205c <main+0x3d4>
						  change_state(LV);
 8002040:	2000      	movs	r0, #0
 8002042:	f7ff fd09 	bl	8001a58 <change_state>
					  }
					  break;
 8002046:	e009      	b.n	800205c <main+0x3d4>
					  break;
 8002048:	bf00      	nop
 800204a:	e012      	b.n	8002072 <main+0x3ea>
					  break;
 800204c:	bf00      	nop
 800204e:	e010      	b.n	8002072 <main+0x3ea>
					  break;
 8002050:	bf00      	nop
 8002052:	e00e      	b.n	8002072 <main+0x3ea>
					  break;
 8002054:	bf00      	nop
 8002056:	e00c      	b.n	8002072 <main+0x3ea>
					  break;
 8002058:	bf00      	nop
 800205a:	e00a      	b.n	8002072 <main+0x3ea>
					  break;
 800205c:	bf00      	nop
			  }
			  break;
 800205e:	e008      	b.n	8002072 <main+0x3ea>
			  break;
 8002060:	bf00      	nop
 8002062:	e006      	b.n	8002072 <main+0x3ea>
			  break;
 8002064:	bf00      	nop
 8002066:	e004      	b.n	8002072 <main+0x3ea>
			  break;
 8002068:	bf00      	nop
 800206a:	e002      	b.n	8002072 <main+0x3ea>
			  break;
 800206c:	bf00      	nop
 800206e:	e000      	b.n	8002072 <main+0x3ea>
			  break;
 8002070:	bf00      	nop
	 	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(100);
 8002072:	2064      	movs	r0, #100	; 0x64
 8002074:	f002 fe7a 	bl	8004d6c <HAL_Delay>
  {
 8002078:	e65d      	b.n	8001d36 <main+0xae>
 800207a:	bf00      	nop

0800207c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b094      	sub	sp, #80	; 0x50
 8002080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002082:	f107 0320 	add.w	r3, r7, #32
 8002086:	2230      	movs	r2, #48	; 0x30
 8002088:	2100      	movs	r1, #0
 800208a:	4618      	mov	r0, r3
 800208c:	f009 fc9a 	bl	800b9c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002090:	f107 030c 	add.w	r3, r7, #12
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020a0:	4b2a      	ldr	r3, [pc, #168]	; (800214c <SystemClock_Config+0xd0>)
 80020a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a4:	4a29      	ldr	r2, [pc, #164]	; (800214c <SystemClock_Config+0xd0>)
 80020a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020aa:	6413      	str	r3, [r2, #64]	; 0x40
 80020ac:	4b27      	ldr	r3, [pc, #156]	; (800214c <SystemClock_Config+0xd0>)
 80020ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020b8:	4b25      	ldr	r3, [pc, #148]	; (8002150 <SystemClock_Config+0xd4>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a24      	ldr	r2, [pc, #144]	; (8002150 <SystemClock_Config+0xd4>)
 80020be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020c2:	6013      	str	r3, [r2, #0]
 80020c4:	4b22      	ldr	r3, [pc, #136]	; (8002150 <SystemClock_Config+0xd4>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020cc:	607b      	str	r3, [r7, #4]
 80020ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020d0:	2301      	movs	r3, #1
 80020d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020da:	2302      	movs	r3, #2
 80020dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80020e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80020e4:	2308      	movs	r3, #8
 80020e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80020e8:	23d8      	movs	r3, #216	; 0xd8
 80020ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020ec:	2302      	movs	r3, #2
 80020ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80020f0:	2309      	movs	r3, #9
 80020f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020f4:	f107 0320 	add.w	r3, r7, #32
 80020f8:	4618      	mov	r0, r3
 80020fa:	f004 ffab 	bl	8007054 <HAL_RCC_OscConfig>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002104:	f000 fc6e 	bl	80029e4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002108:	f004 ff54 	bl	8006fb4 <HAL_PWREx_EnableOverDrive>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002112:	f000 fc67 	bl	80029e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002116:	230f      	movs	r3, #15
 8002118:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800211a:	2302      	movs	r3, #2
 800211c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002122:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002126:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002128:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800212c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800212e:	f107 030c 	add.w	r3, r7, #12
 8002132:	2107      	movs	r1, #7
 8002134:	4618      	mov	r0, r3
 8002136:	f005 fa31 	bl	800759c <HAL_RCC_ClockConfig>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002140:	f000 fc50 	bl	80029e4 <Error_Handler>
  }
}
 8002144:	bf00      	nop
 8002146:	3750      	adds	r7, #80	; 0x50
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40023800 	.word	0x40023800
 8002150:	40007000 	.word	0x40007000

08002154 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800215a:	463b      	mov	r3, r7
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002166:	4b21      	ldr	r3, [pc, #132]	; (80021ec <MX_ADC1_Init+0x98>)
 8002168:	4a21      	ldr	r2, [pc, #132]	; (80021f0 <MX_ADC1_Init+0x9c>)
 800216a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800216c:	4b1f      	ldr	r3, [pc, #124]	; (80021ec <MX_ADC1_Init+0x98>)
 800216e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002172:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002174:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <MX_ADC1_Init+0x98>)
 8002176:	2200      	movs	r2, #0
 8002178:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800217a:	4b1c      	ldr	r3, [pc, #112]	; (80021ec <MX_ADC1_Init+0x98>)
 800217c:	2200      	movs	r2, #0
 800217e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002180:	4b1a      	ldr	r3, [pc, #104]	; (80021ec <MX_ADC1_Init+0x98>)
 8002182:	2200      	movs	r2, #0
 8002184:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002186:	4b19      	ldr	r3, [pc, #100]	; (80021ec <MX_ADC1_Init+0x98>)
 8002188:	2200      	movs	r2, #0
 800218a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800218e:	4b17      	ldr	r3, [pc, #92]	; (80021ec <MX_ADC1_Init+0x98>)
 8002190:	2200      	movs	r2, #0
 8002192:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002194:	4b15      	ldr	r3, [pc, #84]	; (80021ec <MX_ADC1_Init+0x98>)
 8002196:	4a17      	ldr	r2, [pc, #92]	; (80021f4 <MX_ADC1_Init+0xa0>)
 8002198:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800219a:	4b14      	ldr	r3, [pc, #80]	; (80021ec <MX_ADC1_Init+0x98>)
 800219c:	2200      	movs	r2, #0
 800219e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80021a0:	4b12      	ldr	r3, [pc, #72]	; (80021ec <MX_ADC1_Init+0x98>)
 80021a2:	2201      	movs	r2, #1
 80021a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80021a6:	4b11      	ldr	r3, [pc, #68]	; (80021ec <MX_ADC1_Init+0x98>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021ae:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <MX_ADC1_Init+0x98>)
 80021b0:	2201      	movs	r2, #1
 80021b2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80021b4:	480d      	ldr	r0, [pc, #52]	; (80021ec <MX_ADC1_Init+0x98>)
 80021b6:	f002 fdfd 	bl	8004db4 <HAL_ADC_Init>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80021c0:	f000 fc10 	bl	80029e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80021c4:	230a      	movs	r3, #10
 80021c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021c8:	2301      	movs	r3, #1
 80021ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80021cc:	2300      	movs	r3, #0
 80021ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021d0:	463b      	mov	r3, r7
 80021d2:	4619      	mov	r1, r3
 80021d4:	4805      	ldr	r0, [pc, #20]	; (80021ec <MX_ADC1_Init+0x98>)
 80021d6:	f002 ff97 	bl	8005108 <HAL_ADC_ConfigChannel>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80021e0:	f000 fc00 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
//
  /* USER CODE END ADC1_Init 2 */

}
 80021e4:	bf00      	nop
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000218 	.word	0x20000218
 80021f0:	40012000 	.word	0x40012000
 80021f4:	0f000001 	.word	0x0f000001

080021f8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80021fe:	463b      	mov	r3, r7
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800220a:	4b21      	ldr	r3, [pc, #132]	; (8002290 <MX_ADC3_Init+0x98>)
 800220c:	4a21      	ldr	r2, [pc, #132]	; (8002294 <MX_ADC3_Init+0x9c>)
 800220e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002210:	4b1f      	ldr	r3, [pc, #124]	; (8002290 <MX_ADC3_Init+0x98>)
 8002212:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002216:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002218:	4b1d      	ldr	r3, [pc, #116]	; (8002290 <MX_ADC3_Init+0x98>)
 800221a:	2200      	movs	r2, #0
 800221c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800221e:	4b1c      	ldr	r3, [pc, #112]	; (8002290 <MX_ADC3_Init+0x98>)
 8002220:	2200      	movs	r2, #0
 8002222:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002224:	4b1a      	ldr	r3, [pc, #104]	; (8002290 <MX_ADC3_Init+0x98>)
 8002226:	2200      	movs	r2, #0
 8002228:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800222a:	4b19      	ldr	r3, [pc, #100]	; (8002290 <MX_ADC3_Init+0x98>)
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002232:	4b17      	ldr	r3, [pc, #92]	; (8002290 <MX_ADC3_Init+0x98>)
 8002234:	2200      	movs	r2, #0
 8002236:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002238:	4b15      	ldr	r3, [pc, #84]	; (8002290 <MX_ADC3_Init+0x98>)
 800223a:	4a17      	ldr	r2, [pc, #92]	; (8002298 <MX_ADC3_Init+0xa0>)
 800223c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800223e:	4b14      	ldr	r3, [pc, #80]	; (8002290 <MX_ADC3_Init+0x98>)
 8002240:	2200      	movs	r2, #0
 8002242:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8002244:	4b12      	ldr	r3, [pc, #72]	; (8002290 <MX_ADC3_Init+0x98>)
 8002246:	2201      	movs	r2, #1
 8002248:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800224a:	4b11      	ldr	r3, [pc, #68]	; (8002290 <MX_ADC3_Init+0x98>)
 800224c:	2200      	movs	r2, #0
 800224e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002252:	4b0f      	ldr	r3, [pc, #60]	; (8002290 <MX_ADC3_Init+0x98>)
 8002254:	2201      	movs	r2, #1
 8002256:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002258:	480d      	ldr	r0, [pc, #52]	; (8002290 <MX_ADC3_Init+0x98>)
 800225a:	f002 fdab 	bl	8004db4 <HAL_ADC_Init>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8002264:	f000 fbbe 	bl	80029e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002268:	2308      	movs	r3, #8
 800226a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800226c:	2301      	movs	r3, #1
 800226e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002270:	2300      	movs	r3, #0
 8002272:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002274:	463b      	mov	r3, r7
 8002276:	4619      	mov	r1, r3
 8002278:	4805      	ldr	r0, [pc, #20]	; (8002290 <MX_ADC3_Init+0x98>)
 800227a:	f002 ff45 	bl	8005108 <HAL_ADC_ConfigChannel>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8002284:	f000 fbae 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8002288:	bf00      	nop
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	20000260 	.word	0x20000260
 8002294:	40012200 	.word	0x40012200
 8002298:	0f000001 	.word	0x0f000001

0800229c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08a      	sub	sp, #40	; 0x28
 80022a0:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80022a2:	4b30      	ldr	r3, [pc, #192]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022a4:	4a30      	ldr	r2, [pc, #192]	; (8002368 <MX_CAN1_Init+0xcc>)
 80022a6:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 80022a8:	4b2e      	ldr	r3, [pc, #184]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022aa:	2212      	movs	r2, #18
 80022ac:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80022ae:	4b2d      	ldr	r3, [pc, #180]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80022b4:	4b2b      	ldr	r3, [pc, #172]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80022ba:	4b2a      	ldr	r3, [pc, #168]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022bc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80022c0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 80022c2:	4b28      	ldr	r3, [pc, #160]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022c4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80022c8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80022ca:	4b26      	ldr	r3, [pc, #152]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80022d0:	4b24      	ldr	r3, [pc, #144]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80022d6:	4b23      	ldr	r3, [pc, #140]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022d8:	2200      	movs	r2, #0
 80022da:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80022dc:	4b21      	ldr	r3, [pc, #132]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022de:	2200      	movs	r2, #0
 80022e0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80022e2:	4b20      	ldr	r3, [pc, #128]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80022e8:	4b1e      	ldr	r3, [pc, #120]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80022ee:	481d      	ldr	r0, [pc, #116]	; (8002364 <MX_CAN1_Init+0xc8>)
 80022f0:	f003 f95a 	bl	80055a8 <HAL_CAN_Init>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80022fa:	f000 fb73 	bl	80029e4 <Error_Handler>
  /* USER CODE BEGIN CAN1_Init 2 */

  /*##-2- Configure the CAN Filter ###########################################*/
    CAN_FilterTypeDef canfilterconfig;

    canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80022fe:	2301      	movs	r3, #1
 8002300:	623b      	str	r3, [r7, #32]
    canfilterconfig.FilterBank = 18;  // which filter bank to use from the assigned ones
 8002302:	2312      	movs	r3, #18
 8002304:	617b      	str	r3, [r7, #20]
    canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002306:	2300      	movs	r3, #0
 8002308:	613b      	str	r3, [r7, #16]
    canfilterconfig.FilterIdHigh = 0x0;
 800230a:	2300      	movs	r3, #0
 800230c:	603b      	str	r3, [r7, #0]
    canfilterconfig.FilterIdLow = 0x0;
 800230e:	2300      	movs	r3, #0
 8002310:	607b      	str	r3, [r7, #4]
    canfilterconfig.FilterMaskIdHigh = 0x0;
 8002312:	2300      	movs	r3, #0
 8002314:	60bb      	str	r3, [r7, #8]
    canfilterconfig.FilterMaskIdLow = 0x0000;
 8002316:	2300      	movs	r3, #0
 8002318:	60fb      	str	r3, [r7, #12]
    canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800231a:	2300      	movs	r3, #0
 800231c:	61bb      	str	r3, [r7, #24]
    canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800231e:	2301      	movs	r3, #1
 8002320:	61fb      	str	r3, [r7, #28]
    canfilterconfig.SlaveStartFilterBank = 20;  // how many filters to assign to the CAN1 (master can)
 8002322:	2314      	movs	r3, #20
 8002324:	627b      	str	r3, [r7, #36]	; 0x24

  	if (HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig) != HAL_OK)
 8002326:	463b      	mov	r3, r7
 8002328:	4619      	mov	r1, r3
 800232a:	480e      	ldr	r0, [pc, #56]	; (8002364 <MX_CAN1_Init+0xc8>)
 800232c:	f003 fa38 	bl	80057a0 <HAL_CAN_ConfigFilter>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_CAN1_Init+0x9e>
  	{
  	  /* Filter configuration Error */
  	  Error_Handler();
 8002336:	f000 fb55 	bl	80029e4 <Error_Handler>
  	}

  	/*##-3- Start the CAN peripheral ###########################################*/
  	if (HAL_CAN_Start(&hcan1) != HAL_OK)
 800233a:	480a      	ldr	r0, [pc, #40]	; (8002364 <MX_CAN1_Init+0xc8>)
 800233c:	f003 fb10 	bl	8005960 <HAL_CAN_Start>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <MX_CAN1_Init+0xae>
  	{
  	  /* Start Error */
  	  Error_Handler();
 8002346:	f000 fb4d 	bl	80029e4 <Error_Handler>
  	}

  	/*##-4- Activate CAN RX notification #######################################*/
  	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 800234a:	2102      	movs	r1, #2
 800234c:	4805      	ldr	r0, [pc, #20]	; (8002364 <MX_CAN1_Init+0xc8>)
 800234e:	f003 fd2d 	bl	8005dac <HAL_CAN_ActivateNotification>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_CAN1_Init+0xc0>
  	{
  	  /* Notification Error */
  	  Error_Handler();
 8002358:	f000 fb44 	bl	80029e4 <Error_Handler>
  	}

  /* USER CODE END CAN1_Init 2 */

}
 800235c:	bf00      	nop
 800235e:	3728      	adds	r7, #40	; 0x28
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20000368 	.word	0x20000368
 8002368:	40006400 	.word	0x40006400

0800236c <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8002370:	4b17      	ldr	r3, [pc, #92]	; (80023d0 <MX_CAN2_Init+0x64>)
 8002372:	4a18      	ldr	r2, [pc, #96]	; (80023d4 <MX_CAN2_Init+0x68>)
 8002374:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 18;
 8002376:	4b16      	ldr	r3, [pc, #88]	; (80023d0 <MX_CAN2_Init+0x64>)
 8002378:	2212      	movs	r2, #18
 800237a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800237c:	4b14      	ldr	r3, [pc, #80]	; (80023d0 <MX_CAN2_Init+0x64>)
 800237e:	2200      	movs	r2, #0
 8002380:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002382:	4b13      	ldr	r3, [pc, #76]	; (80023d0 <MX_CAN2_Init+0x64>)
 8002384:	2200      	movs	r2, #0
 8002386:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8002388:	4b11      	ldr	r3, [pc, #68]	; (80023d0 <MX_CAN2_Init+0x64>)
 800238a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800238e:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002390:	4b0f      	ldr	r3, [pc, #60]	; (80023d0 <MX_CAN2_Init+0x64>)
 8002392:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002396:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002398:	4b0d      	ldr	r3, [pc, #52]	; (80023d0 <MX_CAN2_Init+0x64>)
 800239a:	2200      	movs	r2, #0
 800239c:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800239e:	4b0c      	ldr	r3, [pc, #48]	; (80023d0 <MX_CAN2_Init+0x64>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80023a4:	4b0a      	ldr	r3, [pc, #40]	; (80023d0 <MX_CAN2_Init+0x64>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80023aa:	4b09      	ldr	r3, [pc, #36]	; (80023d0 <MX_CAN2_Init+0x64>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80023b0:	4b07      	ldr	r3, [pc, #28]	; (80023d0 <MX_CAN2_Init+0x64>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80023b6:	4b06      	ldr	r3, [pc, #24]	; (80023d0 <MX_CAN2_Init+0x64>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80023bc:	4804      	ldr	r0, [pc, #16]	; (80023d0 <MX_CAN2_Init+0x64>)
 80023be:	f003 f8f3 	bl	80055a8 <HAL_CAN_Init>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 80023c8:	f000 fb0c 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80023cc:	bf00      	nop
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	20000390 	.word	0x20000390
 80023d4:	40006800 	.word	0x40006800

080023d8 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80023dc:	4b0c      	ldr	r3, [pc, #48]	; (8002410 <MX_SDMMC1_SD_Init+0x38>)
 80023de:	4a0d      	ldr	r2, [pc, #52]	; (8002414 <MX_SDMMC1_SD_Init+0x3c>)
 80023e0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80023e2:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <MX_SDMMC1_SD_Init+0x38>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <MX_SDMMC1_SD_Init+0x38>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80023ee:	4b08      	ldr	r3, [pc, #32]	; (8002410 <MX_SDMMC1_SD_Init+0x38>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <MX_SDMMC1_SD_Init+0x38>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80023fa:	4b05      	ldr	r3, [pc, #20]	; (8002410 <MX_SDMMC1_SD_Init+0x38>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8002400:	4b03      	ldr	r3, [pc, #12]	; (8002410 <MX_SDMMC1_SD_Init+0x38>)
 8002402:	2200      	movs	r2, #0
 8002404:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8002406:	bf00      	nop
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	200003b8 	.word	0x200003b8
 8002414:	40012c00 	.word	0x40012c00

08002418 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b088      	sub	sp, #32
 800241c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800241e:	f107 030c 	add.w	r3, r7, #12
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	605a      	str	r2, [r3, #4]
 8002428:	609a      	str	r2, [r3, #8]
 800242a:	60da      	str	r2, [r3, #12]
 800242c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800242e:	463b      	mov	r3, r7
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	605a      	str	r2, [r3, #4]
 8002436:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002438:	4b21      	ldr	r3, [pc, #132]	; (80024c0 <MX_TIM2_Init+0xa8>)
 800243a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800243e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002440:	4b1f      	ldr	r3, [pc, #124]	; (80024c0 <MX_TIM2_Init+0xa8>)
 8002442:	2200      	movs	r2, #0
 8002444:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002446:	4b1e      	ldr	r3, [pc, #120]	; (80024c0 <MX_TIM2_Init+0xa8>)
 8002448:	2200      	movs	r2, #0
 800244a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800244c:	4b1c      	ldr	r3, [pc, #112]	; (80024c0 <MX_TIM2_Init+0xa8>)
 800244e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002452:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002454:	4b1a      	ldr	r3, [pc, #104]	; (80024c0 <MX_TIM2_Init+0xa8>)
 8002456:	2200      	movs	r2, #0
 8002458:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800245a:	4b19      	ldr	r3, [pc, #100]	; (80024c0 <MX_TIM2_Init+0xa8>)
 800245c:	2200      	movs	r2, #0
 800245e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002460:	4817      	ldr	r0, [pc, #92]	; (80024c0 <MX_TIM2_Init+0xa8>)
 8002462:	f007 f81f 	bl	80094a4 <HAL_TIM_Base_Init>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800246c:	f000 faba 	bl	80029e4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002470:	2307      	movs	r3, #7
 8002472:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 8002474:	2370      	movs	r3, #112	; 0x70
 8002476:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800247c:	2300      	movs	r3, #0
 800247e:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerFilter = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002484:	f107 030c 	add.w	r3, r7, #12
 8002488:	4619      	mov	r1, r3
 800248a:	480d      	ldr	r0, [pc, #52]	; (80024c0 <MX_TIM2_Init+0xa8>)
 800248c:	f007 fa69 	bl	8009962 <HAL_TIM_SlaveConfigSynchro>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8002496:	f000 faa5 	bl	80029e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800249a:	2300      	movs	r3, #0
 800249c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800249e:	2300      	movs	r3, #0
 80024a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024a2:	463b      	mov	r3, r7
 80024a4:	4619      	mov	r1, r3
 80024a6:	4806      	ldr	r0, [pc, #24]	; (80024c0 <MX_TIM2_Init+0xa8>)
 80024a8:	f007 fc7a 	bl	8009da0 <HAL_TIMEx_MasterConfigSynchronization>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80024b2:	f000 fa97 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80024b6:	bf00      	nop
 80024b8:	3720      	adds	r7, #32
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	200004fc 	.word	0x200004fc

080024c4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b088      	sub	sp, #32
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80024ca:	f107 030c 	add.w	r3, r7, #12
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]
 80024d4:	609a      	str	r2, [r3, #8]
 80024d6:	60da      	str	r2, [r3, #12]
 80024d8:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024da:	463b      	mov	r3, r7
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	605a      	str	r2, [r3, #4]
 80024e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024e4:	4b20      	ldr	r3, [pc, #128]	; (8002568 <MX_TIM4_Init+0xa4>)
 80024e6:	4a21      	ldr	r2, [pc, #132]	; (800256c <MX_TIM4_Init+0xa8>)
 80024e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80024ea:	4b1f      	ldr	r3, [pc, #124]	; (8002568 <MX_TIM4_Init+0xa4>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f0:	4b1d      	ldr	r3, [pc, #116]	; (8002568 <MX_TIM4_Init+0xa4>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80024f6:	4b1c      	ldr	r3, [pc, #112]	; (8002568 <MX_TIM4_Init+0xa4>)
 80024f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024fc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024fe:	4b1a      	ldr	r3, [pc, #104]	; (8002568 <MX_TIM4_Init+0xa4>)
 8002500:	2200      	movs	r2, #0
 8002502:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002504:	4b18      	ldr	r3, [pc, #96]	; (8002568 <MX_TIM4_Init+0xa4>)
 8002506:	2200      	movs	r2, #0
 8002508:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800250a:	4817      	ldr	r0, [pc, #92]	; (8002568 <MX_TIM4_Init+0xa4>)
 800250c:	f006 ffca 	bl	80094a4 <HAL_TIM_Base_Init>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8002516:	f000 fa65 	bl	80029e4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800251a:	2307      	movs	r3, #7
 800251c:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 800251e:	2370      	movs	r3, #112	; 0x70
 8002520:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 8002526:	2300      	movs	r3, #0
 8002528:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerFilter = 0;
 800252a:	2300      	movs	r3, #0
 800252c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 800252e:	f107 030c 	add.w	r3, r7, #12
 8002532:	4619      	mov	r1, r3
 8002534:	480c      	ldr	r0, [pc, #48]	; (8002568 <MX_TIM4_Init+0xa4>)
 8002536:	f007 fa14 	bl	8009962 <HAL_TIM_SlaveConfigSynchro>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8002540:	f000 fa50 	bl	80029e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002544:	2300      	movs	r3, #0
 8002546:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002548:	2300      	movs	r3, #0
 800254a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800254c:	463b      	mov	r3, r7
 800254e:	4619      	mov	r1, r3
 8002550:	4805      	ldr	r0, [pc, #20]	; (8002568 <MX_TIM4_Init+0xa4>)
 8002552:	f007 fc25 	bl	8009da0 <HAL_TIMEx_MasterConfigSynchronization>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 800255c:	f000 fa42 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002560:	bf00      	nop
 8002562:	3720      	adds	r7, #32
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	20000548 	.word	0x20000548
 800256c:	40000800 	.word	0x40000800

08002570 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002576:	1d3b      	adds	r3, r7, #4
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
 800257c:	605a      	str	r2, [r3, #4]
 800257e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002580:	4b16      	ldr	r3, [pc, #88]	; (80025dc <MX_TIM7_Init+0x6c>)
 8002582:	4a17      	ldr	r2, [pc, #92]	; (80025e0 <MX_TIM7_Init+0x70>)
 8002584:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8000;
 8002586:	4b15      	ldr	r3, [pc, #84]	; (80025dc <MX_TIM7_Init+0x6c>)
 8002588:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800258c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800258e:	4b13      	ldr	r3, [pc, #76]	; (80025dc <MX_TIM7_Init+0x6c>)
 8002590:	2200      	movs	r2, #0
 8002592:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000;
 8002594:	4b11      	ldr	r3, [pc, #68]	; (80025dc <MX_TIM7_Init+0x6c>)
 8002596:	f241 3288 	movw	r2, #5000	; 0x1388
 800259a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800259c:	4b0f      	ldr	r3, [pc, #60]	; (80025dc <MX_TIM7_Init+0x6c>)
 800259e:	2200      	movs	r2, #0
 80025a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80025a2:	480e      	ldr	r0, [pc, #56]	; (80025dc <MX_TIM7_Init+0x6c>)
 80025a4:	f006 ff7e 	bl	80094a4 <HAL_TIM_Base_Init>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80025ae:	f000 fa19 	bl	80029e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025b2:	2300      	movs	r3, #0
 80025b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80025ba:	1d3b      	adds	r3, r7, #4
 80025bc:	4619      	mov	r1, r3
 80025be:	4807      	ldr	r0, [pc, #28]	; (80025dc <MX_TIM7_Init+0x6c>)
 80025c0:	f007 fbee 	bl	8009da0 <HAL_TIMEx_MasterConfigSynchronization>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80025ca:	f000 fa0b 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */
  NVIC_EnableIRQ(TIM7_IRQn);
 80025ce:	2037      	movs	r0, #55	; 0x37
 80025d0:	f7ff fabc 	bl	8001b4c <__NVIC_EnableIRQ>

  /* USER CODE END TIM7_Init 2 */

}
 80025d4:	bf00      	nop
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	20000594 	.word	0x20000594
 80025e0:	40001400 	.word	0x40001400

080025e4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80025e8:	4b14      	ldr	r3, [pc, #80]	; (800263c <MX_UART4_Init+0x58>)
 80025ea:	4a15      	ldr	r2, [pc, #84]	; (8002640 <MX_UART4_Init+0x5c>)
 80025ec:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80025ee:	4b13      	ldr	r3, [pc, #76]	; (800263c <MX_UART4_Init+0x58>)
 80025f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025f4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80025f6:	4b11      	ldr	r3, [pc, #68]	; (800263c <MX_UART4_Init+0x58>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80025fc:	4b0f      	ldr	r3, [pc, #60]	; (800263c <MX_UART4_Init+0x58>)
 80025fe:	2200      	movs	r2, #0
 8002600:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002602:	4b0e      	ldr	r3, [pc, #56]	; (800263c <MX_UART4_Init+0x58>)
 8002604:	2200      	movs	r2, #0
 8002606:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002608:	4b0c      	ldr	r3, [pc, #48]	; (800263c <MX_UART4_Init+0x58>)
 800260a:	220c      	movs	r2, #12
 800260c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800260e:	4b0b      	ldr	r3, [pc, #44]	; (800263c <MX_UART4_Init+0x58>)
 8002610:	2200      	movs	r2, #0
 8002612:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002614:	4b09      	ldr	r3, [pc, #36]	; (800263c <MX_UART4_Init+0x58>)
 8002616:	2200      	movs	r2, #0
 8002618:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800261a:	4b08      	ldr	r3, [pc, #32]	; (800263c <MX_UART4_Init+0x58>)
 800261c:	2200      	movs	r2, #0
 800261e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002620:	4b06      	ldr	r3, [pc, #24]	; (800263c <MX_UART4_Init+0x58>)
 8002622:	2200      	movs	r2, #0
 8002624:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002626:	4805      	ldr	r0, [pc, #20]	; (800263c <MX_UART4_Init+0x58>)
 8002628:	f007 fc66 	bl	8009ef8 <HAL_UART_Init>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8002632:	f000 f9d7 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	200005e0 	.word	0x200005e0
 8002640:	40004c00 	.word	0x40004c00

08002644 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8002648:	4b14      	ldr	r3, [pc, #80]	; (800269c <MX_UART7_Init+0x58>)
 800264a:	4a15      	ldr	r2, [pc, #84]	; (80026a0 <MX_UART7_Init+0x5c>)
 800264c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800264e:	4b13      	ldr	r3, [pc, #76]	; (800269c <MX_UART7_Init+0x58>)
 8002650:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002654:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8002656:	4b11      	ldr	r3, [pc, #68]	; (800269c <MX_UART7_Init+0x58>)
 8002658:	2200      	movs	r2, #0
 800265a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800265c:	4b0f      	ldr	r3, [pc, #60]	; (800269c <MX_UART7_Init+0x58>)
 800265e:	2200      	movs	r2, #0
 8002660:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8002662:	4b0e      	ldr	r3, [pc, #56]	; (800269c <MX_UART7_Init+0x58>)
 8002664:	2200      	movs	r2, #0
 8002666:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8002668:	4b0c      	ldr	r3, [pc, #48]	; (800269c <MX_UART7_Init+0x58>)
 800266a:	220c      	movs	r2, #12
 800266c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800266e:	4b0b      	ldr	r3, [pc, #44]	; (800269c <MX_UART7_Init+0x58>)
 8002670:	2200      	movs	r2, #0
 8002672:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8002674:	4b09      	ldr	r3, [pc, #36]	; (800269c <MX_UART7_Init+0x58>)
 8002676:	2200      	movs	r2, #0
 8002678:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800267a:	4b08      	ldr	r3, [pc, #32]	; (800269c <MX_UART7_Init+0x58>)
 800267c:	2200      	movs	r2, #0
 800267e:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002680:	4b06      	ldr	r3, [pc, #24]	; (800269c <MX_UART7_Init+0x58>)
 8002682:	2200      	movs	r2, #0
 8002684:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8002686:	4805      	ldr	r0, [pc, #20]	; (800269c <MX_UART7_Init+0x58>)
 8002688:	f007 fc36 	bl	8009ef8 <HAL_UART_Init>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8002692:	f000 f9a7 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	20000668 	.word	0x20000668
 80026a0:	40007800 	.word	0x40007800

080026a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80026a8:	4b14      	ldr	r3, [pc, #80]	; (80026fc <MX_USART3_UART_Init+0x58>)
 80026aa:	4a15      	ldr	r2, [pc, #84]	; (8002700 <MX_USART3_UART_Init+0x5c>)
 80026ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80026ae:	4b13      	ldr	r3, [pc, #76]	; (80026fc <MX_USART3_UART_Init+0x58>)
 80026b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026b6:	4b11      	ldr	r3, [pc, #68]	; (80026fc <MX_USART3_UART_Init+0x58>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80026bc:	4b0f      	ldr	r3, [pc, #60]	; (80026fc <MX_USART3_UART_Init+0x58>)
 80026be:	2200      	movs	r2, #0
 80026c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80026c2:	4b0e      	ldr	r3, [pc, #56]	; (80026fc <MX_USART3_UART_Init+0x58>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80026c8:	4b0c      	ldr	r3, [pc, #48]	; (80026fc <MX_USART3_UART_Init+0x58>)
 80026ca:	220c      	movs	r2, #12
 80026cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026ce:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <MX_USART3_UART_Init+0x58>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80026d4:	4b09      	ldr	r3, [pc, #36]	; (80026fc <MX_USART3_UART_Init+0x58>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026da:	4b08      	ldr	r3, [pc, #32]	; (80026fc <MX_USART3_UART_Init+0x58>)
 80026dc:	2200      	movs	r2, #0
 80026de:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026e0:	4b06      	ldr	r3, [pc, #24]	; (80026fc <MX_USART3_UART_Init+0x58>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80026e6:	4805      	ldr	r0, [pc, #20]	; (80026fc <MX_USART3_UART_Init+0x58>)
 80026e8:	f007 fc06 	bl	8009ef8 <HAL_UART_Init>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80026f2:	f000 f977 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	200006f0 	.word	0x200006f0
 8002700:	40004800 	.word	0x40004800

08002704 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800270a:	4b18      	ldr	r3, [pc, #96]	; (800276c <MX_DMA_Init+0x68>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270e:	4a17      	ldr	r2, [pc, #92]	; (800276c <MX_DMA_Init+0x68>)
 8002710:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002714:	6313      	str	r3, [r2, #48]	; 0x30
 8002716:	4b15      	ldr	r3, [pc, #84]	; (800276c <MX_DMA_Init+0x68>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800271e:	607b      	str	r3, [r7, #4]
 8002720:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002722:	2200      	movs	r2, #0
 8002724:	2100      	movs	r1, #0
 8002726:	2038      	movs	r0, #56	; 0x38
 8002728:	f003 fe71 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800272c:	2038      	movs	r0, #56	; 0x38
 800272e:	f003 fe8a 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8002732:	2200      	movs	r2, #0
 8002734:	2100      	movs	r1, #0
 8002736:	2039      	movs	r0, #57	; 0x39
 8002738:	f003 fe69 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800273c:	2039      	movs	r0, #57	; 0x39
 800273e:	f003 fe82 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002742:	2200      	movs	r2, #0
 8002744:	2100      	movs	r1, #0
 8002746:	203b      	movs	r0, #59	; 0x3b
 8002748:	f003 fe61 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800274c:	203b      	movs	r0, #59	; 0x3b
 800274e:	f003 fe7a 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8002752:	2200      	movs	r2, #0
 8002754:	2100      	movs	r1, #0
 8002756:	2045      	movs	r0, #69	; 0x45
 8002758:	f003 fe59 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800275c:	2045      	movs	r0, #69	; 0x45
 800275e:	f003 fe72 	bl	8006446 <HAL_NVIC_EnableIRQ>

}
 8002762:	bf00      	nop
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	40023800 	.word	0x40023800

08002770 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b088      	sub	sp, #32
 8002774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8002776:	1d3b      	adds	r3, r7, #4
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	60da      	str	r2, [r3, #12]
 8002782:	611a      	str	r2, [r3, #16]
 8002784:	615a      	str	r2, [r3, #20]
 8002786:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8002788:	4b28      	ldr	r3, [pc, #160]	; (800282c <MX_FMC_Init+0xbc>)
 800278a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800278e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8002790:	4b26      	ldr	r3, [pc, #152]	; (800282c <MX_FMC_Init+0xbc>)
 8002792:	4a27      	ldr	r2, [pc, #156]	; (8002830 <MX_FMC_Init+0xc0>)
 8002794:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8002796:	4b25      	ldr	r3, [pc, #148]	; (800282c <MX_FMC_Init+0xbc>)
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 800279c:	4b23      	ldr	r3, [pc, #140]	; (800282c <MX_FMC_Init+0xbc>)
 800279e:	2200      	movs	r2, #0
 80027a0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80027a2:	4b22      	ldr	r3, [pc, #136]	; (800282c <MX_FMC_Init+0xbc>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80027a8:	4b20      	ldr	r3, [pc, #128]	; (800282c <MX_FMC_Init+0xbc>)
 80027aa:	2210      	movs	r2, #16
 80027ac:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80027ae:	4b1f      	ldr	r3, [pc, #124]	; (800282c <MX_FMC_Init+0xbc>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80027b4:	4b1d      	ldr	r3, [pc, #116]	; (800282c <MX_FMC_Init+0xbc>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80027ba:	4b1c      	ldr	r3, [pc, #112]	; (800282c <MX_FMC_Init+0xbc>)
 80027bc:	2200      	movs	r2, #0
 80027be:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 80027c0:	4b1a      	ldr	r3, [pc, #104]	; (800282c <MX_FMC_Init+0xbc>)
 80027c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027c6:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 80027c8:	4b18      	ldr	r3, [pc, #96]	; (800282c <MX_FMC_Init+0xbc>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80027ce:	4b17      	ldr	r3, [pc, #92]	; (800282c <MX_FMC_Init+0xbc>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80027d4:	4b15      	ldr	r3, [pc, #84]	; (800282c <MX_FMC_Init+0xbc>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 80027da:	4b14      	ldr	r3, [pc, #80]	; (800282c <MX_FMC_Init+0xbc>)
 80027dc:	2200      	movs	r2, #0
 80027de:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80027e0:	4b12      	ldr	r3, [pc, #72]	; (800282c <MX_FMC_Init+0xbc>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80027e6:	4b11      	ldr	r3, [pc, #68]	; (800282c <MX_FMC_Init+0xbc>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80027ec:	4b0f      	ldr	r3, [pc, #60]	; (800282c <MX_FMC_Init+0xbc>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 80027f2:	230f      	movs	r3, #15
 80027f4:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80027f6:	230f      	movs	r3, #15
 80027f8:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80027fa:	23ff      	movs	r3, #255	; 0xff
 80027fc:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80027fe:	230f      	movs	r3, #15
 8002800:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8002802:	2310      	movs	r3, #16
 8002804:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8002806:	2311      	movs	r3, #17
 8002808:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 800280a:	2300      	movs	r3, #0
 800280c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800280e:	1d3b      	adds	r3, r7, #4
 8002810:	2200      	movs	r2, #0
 8002812:	4619      	mov	r1, r3
 8002814:	4805      	ldr	r0, [pc, #20]	; (800282c <MX_FMC_Init+0xbc>)
 8002816:	f006 fdfd 	bl	8009414 <HAL_SRAM_Init>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <MX_FMC_Init+0xb4>
  {
    Error_Handler( );
 8002820:	f000 f8e0 	bl	80029e4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8002824:	bf00      	nop
 8002826:	3720      	adds	r7, #32
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	20000778 	.word	0x20000778
 8002830:	a0000104 	.word	0xa0000104

08002834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b08e      	sub	sp, #56	; 0x38
 8002838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800283a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800283e:	2200      	movs	r2, #0
 8002840:	601a      	str	r2, [r3, #0]
 8002842:	605a      	str	r2, [r3, #4]
 8002844:	609a      	str	r2, [r3, #8]
 8002846:	60da      	str	r2, [r3, #12]
 8002848:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800284a:	4b60      	ldr	r3, [pc, #384]	; (80029cc <MX_GPIO_Init+0x198>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284e:	4a5f      	ldr	r2, [pc, #380]	; (80029cc <MX_GPIO_Init+0x198>)
 8002850:	f043 0320 	orr.w	r3, r3, #32
 8002854:	6313      	str	r3, [r2, #48]	; 0x30
 8002856:	4b5d      	ldr	r3, [pc, #372]	; (80029cc <MX_GPIO_Init+0x198>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285a:	f003 0320 	and.w	r3, r3, #32
 800285e:	623b      	str	r3, [r7, #32]
 8002860:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002862:	4b5a      	ldr	r3, [pc, #360]	; (80029cc <MX_GPIO_Init+0x198>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002866:	4a59      	ldr	r2, [pc, #356]	; (80029cc <MX_GPIO_Init+0x198>)
 8002868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800286c:	6313      	str	r3, [r2, #48]	; 0x30
 800286e:	4b57      	ldr	r3, [pc, #348]	; (80029cc <MX_GPIO_Init+0x198>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002876:	61fb      	str	r3, [r7, #28]
 8002878:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800287a:	4b54      	ldr	r3, [pc, #336]	; (80029cc <MX_GPIO_Init+0x198>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	4a53      	ldr	r2, [pc, #332]	; (80029cc <MX_GPIO_Init+0x198>)
 8002880:	f043 0304 	orr.w	r3, r3, #4
 8002884:	6313      	str	r3, [r2, #48]	; 0x30
 8002886:	4b51      	ldr	r3, [pc, #324]	; (80029cc <MX_GPIO_Init+0x198>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288a:	f003 0304 	and.w	r3, r3, #4
 800288e:	61bb      	str	r3, [r7, #24]
 8002890:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002892:	4b4e      	ldr	r3, [pc, #312]	; (80029cc <MX_GPIO_Init+0x198>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002896:	4a4d      	ldr	r2, [pc, #308]	; (80029cc <MX_GPIO_Init+0x198>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6313      	str	r3, [r2, #48]	; 0x30
 800289e:	4b4b      	ldr	r3, [pc, #300]	; (80029cc <MX_GPIO_Init+0x198>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	617b      	str	r3, [r7, #20]
 80028a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80028aa:	4b48      	ldr	r3, [pc, #288]	; (80029cc <MX_GPIO_Init+0x198>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ae:	4a47      	ldr	r2, [pc, #284]	; (80029cc <MX_GPIO_Init+0x198>)
 80028b0:	f043 0310 	orr.w	r3, r3, #16
 80028b4:	6313      	str	r3, [r2, #48]	; 0x30
 80028b6:	4b45      	ldr	r3, [pc, #276]	; (80029cc <MX_GPIO_Init+0x198>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	f003 0310 	and.w	r3, r3, #16
 80028be:	613b      	str	r3, [r7, #16]
 80028c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c2:	4b42      	ldr	r3, [pc, #264]	; (80029cc <MX_GPIO_Init+0x198>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	4a41      	ldr	r2, [pc, #260]	; (80029cc <MX_GPIO_Init+0x198>)
 80028c8:	f043 0302 	orr.w	r3, r3, #2
 80028cc:	6313      	str	r3, [r2, #48]	; 0x30
 80028ce:	4b3f      	ldr	r3, [pc, #252]	; (80029cc <MX_GPIO_Init+0x198>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	f003 0302 	and.w	r3, r3, #2
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028da:	4b3c      	ldr	r3, [pc, #240]	; (80029cc <MX_GPIO_Init+0x198>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	4a3b      	ldr	r2, [pc, #236]	; (80029cc <MX_GPIO_Init+0x198>)
 80028e0:	f043 0308 	orr.w	r3, r3, #8
 80028e4:	6313      	str	r3, [r2, #48]	; 0x30
 80028e6:	4b39      	ldr	r3, [pc, #228]	; (80029cc <MX_GPIO_Init+0x198>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	f003 0308 	and.w	r3, r3, #8
 80028ee:	60bb      	str	r3, [r7, #8]
 80028f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80028f2:	4b36      	ldr	r3, [pc, #216]	; (80029cc <MX_GPIO_Init+0x198>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f6:	4a35      	ldr	r2, [pc, #212]	; (80029cc <MX_GPIO_Init+0x198>)
 80028f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028fc:	6313      	str	r3, [r2, #48]	; 0x30
 80028fe:	4b33      	ldr	r3, [pc, #204]	; (80029cc <MX_GPIO_Init+0x198>)
 8002900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002906:	607b      	str	r3, [r7, #4]
 8002908:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HEARTBEAT_GPIO_Port, HEARTBEAT_Pin, GPIO_PIN_RESET);
 800290a:	2200      	movs	r2, #0
 800290c:	2108      	movs	r1, #8
 800290e:	4830      	ldr	r0, [pc, #192]	; (80029d0 <MX_GPIO_Init+0x19c>)
 8002910:	f004 fb1e 	bl	8006f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF2 EXTRA_SENS2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|EXTRA_SENS2_Pin;
 8002914:	f44f 7301 	mov.w	r3, #516	; 0x204
 8002918:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800291a:	2300      	movs	r3, #0
 800291c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291e:	2300      	movs	r3, #0
 8002920:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002922:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002926:	4619      	mov	r1, r3
 8002928:	482a      	ldr	r0, [pc, #168]	; (80029d4 <MX_GPIO_Init+0x1a0>)
 800292a:	f004 f94d 	bl	8006bc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXTRA_SENS_1_Pin */
  GPIO_InitStruct.Pin = EXTRA_SENS_1_Pin;
 800292e:	2302      	movs	r3, #2
 8002930:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002932:	2300      	movs	r3, #0
 8002934:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002936:	2300      	movs	r3, #0
 8002938:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(EXTRA_SENS_1_GPIO_Port, &GPIO_InitStruct);
 800293a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800293e:	4619      	mov	r1, r3
 8002940:	4825      	ldr	r0, [pc, #148]	; (80029d8 <MX_GPIO_Init+0x1a4>)
 8002942:	f004 f941 	bl	8006bc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : HEARTBEAT_Pin */
  GPIO_InitStruct.Pin = HEARTBEAT_Pin;
 8002946:	2308      	movs	r3, #8
 8002948:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800294a:	2301      	movs	r3, #1
 800294c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294e:	2300      	movs	r3, #0
 8002950:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002952:	2300      	movs	r3, #0
 8002954:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(HEARTBEAT_GPIO_Port, &GPIO_InitStruct);
 8002956:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800295a:	4619      	mov	r1, r3
 800295c:	481c      	ldr	r0, [pc, #112]	; (80029d0 <MX_GPIO_Init+0x19c>)
 800295e:	f004 f933 	bl	8006bc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SHORTED_TO_PB11_Pin SHORTED_TO_PB10_Pin BAT_12V_MEASURE_Pin */
  GPIO_InitStruct.Pin = SHORTED_TO_PB11_Pin|SHORTED_TO_PB10_Pin|BAT_12V_MEASURE_Pin;
 8002962:	f24c 0308 	movw	r3, #49160	; 0xc008
 8002966:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002968:	2300      	movs	r3, #0
 800296a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296c:	2300      	movs	r3, #0
 800296e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002970:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002974:	4619      	mov	r1, r3
 8002976:	4819      	ldr	r0, [pc, #100]	; (80029dc <MX_GPIO_Init+0x1a8>)
 8002978:	f004 f926 	bl	8006bc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_4_Pin BUTTON_3_Pin BUTTON_2_Pin BUTTON_1_Pin
                           HV_REQUEST_Pin DRIVE_REQUEST_Pin */
  GPIO_InitStruct.Pin = BUTTON_4_Pin|BUTTON_3_Pin|BUTTON_2_Pin|BUTTON_1_Pin
 800297c:	f44f 43fc 	mov.w	r3, #32256	; 0x7e00
 8002980:	627b      	str	r3, [r7, #36]	; 0x24
                          |HV_REQUEST_Pin|DRIVE_REQUEST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002982:	2300      	movs	r3, #0
 8002984:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002986:	2300      	movs	r3, #0
 8002988:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800298a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800298e:	4619      	mov	r1, r3
 8002990:	4813      	ldr	r0, [pc, #76]	; (80029e0 <MX_GPIO_Init+0x1ac>)
 8002992:	f004 f919 	bl	8006bc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GASP_INTERRUPT_Pin */
  GPIO_InitStruct.Pin = GASP_INTERRUPT_Pin;
 8002996:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800299a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800299c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80029a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a2:	2300      	movs	r3, #0
 80029a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GASP_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 80029a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029aa:	4619      	mov	r1, r3
 80029ac:	480c      	ldr	r0, [pc, #48]	; (80029e0 <MX_GPIO_Init+0x1ac>)
 80029ae:	f004 f90b 	bl	8006bc8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80029b2:	2200      	movs	r2, #0
 80029b4:	2100      	movs	r1, #0
 80029b6:	2028      	movs	r0, #40	; 0x28
 80029b8:	f003 fd29 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80029bc:	2028      	movs	r0, #40	; 0x28
 80029be:	f003 fd42 	bl	8006446 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029c2:	bf00      	nop
 80029c4:	3738      	adds	r7, #56	; 0x38
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	40023800 	.word	0x40023800
 80029d0:	40020000 	.word	0x40020000
 80029d4:	40021400 	.word	0x40021400
 80029d8:	40020800 	.word	0x40020800
 80029dc:	40020400 	.word	0x40020400
 80029e0:	40021800 	.word	0x40021800

080029e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029e8:	b672      	cpsid	i
}
 80029ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  UG_PutString(5, 250, "HAL ERROR");
 80029ec:	4a02      	ldr	r2, [pc, #8]	; (80029f8 <Error_Handler+0x14>)
 80029ee:	21fa      	movs	r1, #250	; 0xfa
 80029f0:	2005      	movs	r0, #5
 80029f2:	f001 fa1d 	bl	8003e30 <UG_PutString>
 80029f6:	e7f9      	b.n	80029ec <Error_Handler+0x8>
 80029f8:	0800c4d4 	.word	0x0800c4d4

080029fc <init_sensors>:

/************ Timer ************/
unsigned int discrepancy_timer_ms = 0;


void init_sensors(){
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
    throttle1.min = 0x7FFF;
 8002a00:	4b11      	ldr	r3, [pc, #68]	; (8002a48 <init_sensors+0x4c>)
 8002a02:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002a06:	805a      	strh	r2, [r3, #2]
    throttle1.max = 0;
 8002a08:	4b0f      	ldr	r3, [pc, #60]	; (8002a48 <init_sensors+0x4c>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	809a      	strh	r2, [r3, #4]
    throttle1.range = 1;
 8002a0e:	4b0e      	ldr	r3, [pc, #56]	; (8002a48 <init_sensors+0x4c>)
 8002a10:	2201      	movs	r2, #1
 8002a12:	80da      	strh	r2, [r3, #6]
    throttle2.min = 0x7FFF;
 8002a14:	4b0d      	ldr	r3, [pc, #52]	; (8002a4c <init_sensors+0x50>)
 8002a16:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002a1a:	805a      	strh	r2, [r3, #2]
    throttle2.max = 0;
 8002a1c:	4b0b      	ldr	r3, [pc, #44]	; (8002a4c <init_sensors+0x50>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	809a      	strh	r2, [r3, #4]
    throttle2.range = 1;
 8002a22:	4b0a      	ldr	r3, [pc, #40]	; (8002a4c <init_sensors+0x50>)
 8002a24:	2201      	movs	r2, #1
 8002a26:	80da      	strh	r2, [r3, #6]
    brake.min = 0x7FFF;
 8002a28:	4b09      	ldr	r3, [pc, #36]	; (8002a50 <init_sensors+0x54>)
 8002a2a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002a2e:	805a      	strh	r2, [r3, #2]
    brake.max = 0;
 8002a30:	4b07      	ldr	r3, [pc, #28]	; (8002a50 <init_sensors+0x54>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	809a      	strh	r2, [r3, #4]
    brake.range = 1;
 8002a36:	4b06      	ldr	r3, [pc, #24]	; (8002a50 <init_sensors+0x54>)
 8002a38:	2201      	movs	r2, #1
 8002a3a:	80da      	strh	r2, [r3, #6]
}
 8002a3c:	bf00      	nop
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	200007ec 	.word	0x200007ec
 8002a4c:	200007f8 	.word	0x200007f8
 8002a50:	20000804 	.word	0x20000804

08002a54 <select_adc_channel>:
// APPS
uint8_t THROTTLE_MULTIPLIER = 100;
const uint8_t THROTTLE_MAP[8] = { 95, 71, 59, 47, 35, 23, 11, 5 };

void select_adc_channel(ADC_HandleTypeDef *hadc, ADC_CHAN channel)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	70fb      	strb	r3, [r7, #3]
    ADC_ChannelConfTypeDef sConfig = {0};
 8002a60:	f107 0308 	add.w	r3, r7, #8
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
 8002a6c:	60da      	str	r2, [r3, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	613b      	str	r3, [r7, #16]
    switch (channel)
 8002a72:	78fb      	ldrb	r3, [r7, #3]
 8002a74:	2b04      	cmp	r3, #4
 8002a76:	d844      	bhi.n	8002b02 <select_adc_channel+0xae>
 8002a78:	a201      	add	r2, pc, #4	; (adr r2, 8002a80 <select_adc_channel+0x2c>)
 8002a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a7e:	bf00      	nop
 8002a80:	08002a95 	.word	0x08002a95
 8002a84:	08002aab 	.word	0x08002aab
 8002a88:	08002ac1 	.word	0x08002ac1
 8002a8c:	08002ad7 	.word	0x08002ad7
 8002a90:	08002aed 	.word	0x08002aed
    {
        case APPS1:
            sConfig.Channel = ADC_CHANNEL_10;
 8002a94:	230a      	movs	r3, #10
 8002a96:	60bb      	str	r3, [r7, #8]
			sConfig.Rank = 1;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	60fb      	str	r3, [r7, #12]

			if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8002a9c:	f107 0308 	add.w	r3, r7, #8
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f002 fb30 	bl	8005108 <HAL_ADC_ConfigChannel>
			{
//				Error_Handler();
			}
			break;
 8002aa8:	e02c      	b.n	8002b04 <select_adc_channel+0xb0>

        case APPS2:
			sConfig.Channel = ADC_CHANNEL_8;
 8002aaa:	2308      	movs	r3, #8
 8002aac:	60bb      	str	r3, [r7, #8]
			sConfig.Rank = 1;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	60fb      	str	r3, [r7, #12]
			if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8002ab2:	f107 0308 	add.w	r3, r7, #8
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f002 fb25 	bl	8005108 <HAL_ADC_ConfigChannel>
			{
//				Error_Handler();
			}
			break;
 8002abe:	e021      	b.n	8002b04 <select_adc_channel+0xb0>
        case BSE:
			sConfig.Channel = ADC_CHANNEL_15;
 8002ac0:	230f      	movs	r3, #15
 8002ac2:	60bb      	str	r3, [r7, #8]
			sConfig.Rank = 1;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	60fb      	str	r3, [r7, #12]
			if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8002ac8:	f107 0308 	add.w	r3, r7, #8
 8002acc:	4619      	mov	r1, r3
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f002 fb1a 	bl	8005108 <HAL_ADC_ConfigChannel>
			{
//				Error_Handler();
			}
			break;
 8002ad4:	e016      	b.n	8002b04 <select_adc_channel+0xb0>
        case KNOB1:
			sConfig.Channel = ADC_CHANNEL_13;
 8002ad6:	230d      	movs	r3, #13
 8002ad8:	60bb      	str	r3, [r7, #8]
			sConfig.Rank = 1;
 8002ada:	2301      	movs	r3, #1
 8002adc:	60fb      	str	r3, [r7, #12]
			if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8002ade:	f107 0308 	add.w	r3, r7, #8
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f002 fb0f 	bl	8005108 <HAL_ADC_ConfigChannel>
			{
//				Error_Handler();
			}
			break;
 8002aea:	e00b      	b.n	8002b04 <select_adc_channel+0xb0>
        case KNOB2:
			sConfig.Channel = ADC_CHANNEL_12;
 8002aec:	230c      	movs	r3, #12
 8002aee:	60bb      	str	r3, [r7, #8]
			sConfig.Rank = 1;
 8002af0:	2301      	movs	r3, #1
 8002af2:	60fb      	str	r3, [r7, #12]
			if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8002af4:	f107 0308 	add.w	r3, r7, #8
 8002af8:	4619      	mov	r1, r3
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f002 fb04 	bl	8005108 <HAL_ADC_ConfigChannel>
			{
//				Error_Handler();
			}
			break;
 8002b00:	e000      	b.n	8002b04 <select_adc_channel+0xb0>
        default:
            break;
 8002b02:	bf00      	nop
    }
}
 8002b04:	bf00      	nop
 8002b06:	3718      	adds	r7, #24
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <get_adc_conversion>:

uint32_t get_adc_conversion(ADC_HandleTypeDef *hadc, ADC_CHAN channel) {
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	460b      	mov	r3, r1
 8002b16:	70fb      	strb	r3, [r7, #3]

	select_adc_channel(hadc, channel);
 8002b18:	78fb      	ldrb	r3, [r7, #3]
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f7ff ff99 	bl	8002a54 <select_adc_channel>

	uint32_t conversion;

	HAL_ADC_Start(hadc);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f002 f98a 	bl	8004e3c <HAL_ADC_Start>

	// Wait for the conversion to complete
	HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8002b28:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f002 fa53 	bl	8004fd8 <HAL_ADC_PollForConversion>

	// Get the ADC value
	conversion = HAL_ADC_GetValue(hadc);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f002 fadb 	bl	80050ee <HAL_ADC_GetValue>
 8002b38:	60f8      	str	r0, [r7, #12]

	return conversion;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <run_calibration>:


// Update sensors

void run_calibration() {
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
    update_minmax(&throttle1);
 8002b48:	4805      	ldr	r0, [pc, #20]	; (8002b60 <run_calibration+0x1c>)
 8002b4a:	f000 f96b 	bl	8002e24 <update_minmax>
    update_minmax(&throttle2);
 8002b4e:	4805      	ldr	r0, [pc, #20]	; (8002b64 <run_calibration+0x20>)
 8002b50:	f000 f968 	bl	8002e24 <update_minmax>
    update_minmax(&brake);
 8002b54:	4804      	ldr	r0, [pc, #16]	; (8002b68 <run_calibration+0x24>)
 8002b56:	f000 f965 	bl	8002e24 <update_minmax>
}
 8002b5a:	bf00      	nop
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	200007ec 	.word	0x200007ec
 8002b64:	200007f8 	.word	0x200007f8
 8002b68:	20000804 	.word	0x20000804

08002b6c <update_sensor_vals>:

void update_sensor_vals(ADC_HandleTypeDef *hadc1, ADC_HandleTypeDef *hadc3) {
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
    throttle1.raw = get_adc_conversion(hadc1, APPS1);
 8002b76:	2100      	movs	r1, #0
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7ff ffc7 	bl	8002b0c <get_adc_conversion>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	b29a      	uxth	r2, r3
 8002b82:	4b25      	ldr	r3, [pc, #148]	; (8002c18 <update_sensor_vals+0xac>)
 8002b84:	801a      	strh	r2, [r3, #0]
    update_percent(&throttle1);
 8002b86:	4824      	ldr	r0, [pc, #144]	; (8002c18 <update_sensor_vals+0xac>)
 8002b88:	f000 f92a 	bl	8002de0 <update_percent>
    throttle2.raw = get_adc_conversion(hadc3, APPS2);
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	6838      	ldr	r0, [r7, #0]
 8002b90:	f7ff ffbc 	bl	8002b0c <get_adc_conversion>
 8002b94:	4603      	mov	r3, r0
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	4b20      	ldr	r3, [pc, #128]	; (8002c1c <update_sensor_vals+0xb0>)
 8002b9a:	801a      	strh	r2, [r3, #0]
    update_percent(&throttle2);
 8002b9c:	481f      	ldr	r0, [pc, #124]	; (8002c1c <update_sensor_vals+0xb0>)
 8002b9e:	f000 f91f 	bl	8002de0 <update_percent>
    brake.raw = get_adc_conversion(hadc3, BSE);
 8002ba2:	2102      	movs	r1, #2
 8002ba4:	6838      	ldr	r0, [r7, #0]
 8002ba6:	f7ff ffb1 	bl	8002b0c <get_adc_conversion>
 8002baa:	4603      	mov	r3, r0
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	4b1c      	ldr	r3, [pc, #112]	; (8002c20 <update_sensor_vals+0xb4>)
 8002bb0:	801a      	strh	r2, [r3, #0]
    update_percent(&brake);
 8002bb2:	481b      	ldr	r0, [pc, #108]	; (8002c20 <update_sensor_vals+0xb4>)
 8002bb4:	f000 f914 	bl	8002de0 <update_percent>
    torque_percentage = get_adc_conversion(hadc1, KNOB2) * 100 / 4095;
 8002bb8:	2104      	movs	r1, #4
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f7ff ffa6 	bl	8002b0c <get_adc_conversion>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2264      	movs	r2, #100	; 0x64
 8002bc4:	fb03 f202 	mul.w	r2, r3, r2
 8002bc8:	4b16      	ldr	r3, [pc, #88]	; (8002c24 <update_sensor_vals+0xb8>)
 8002bca:	fba3 1302 	umull	r1, r3, r3, r2
 8002bce:	1ad2      	subs	r2, r2, r3
 8002bd0:	0852      	lsrs	r2, r2, #1
 8002bd2:	4413      	add	r3, r2
 8002bd4:	0adb      	lsrs	r3, r3, #11
 8002bd6:	4a14      	ldr	r2, [pc, #80]	; (8002c28 <update_sensor_vals+0xbc>)
 8002bd8:	6013      	str	r3, [r2, #0]
     * be immediately stopped completely.
     *
     * It is not necessary to Open the Shutdown Circuit, the motor
     * controller(s) stopping the power to the Motor(s) is sufficient.
     */
    if (has_discrepancy()) {
 8002bda:	f000 f8a5 	bl	8002d28 <has_discrepancy>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d011      	beq.n	8002c08 <update_sensor_vals+0x9c>
        discrepancy_timer_ms += TMR1_PERIOD_MS;
 8002be4:	4b11      	ldr	r3, [pc, #68]	; (8002c2c <update_sensor_vals+0xc0>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	3314      	adds	r3, #20
 8002bea:	4a10      	ldr	r2, [pc, #64]	; (8002c2c <update_sensor_vals+0xc0>)
 8002bec:	6013      	str	r3, [r2, #0]
        if (discrepancy_timer_ms > MAX_DISCREPANCY_MS && state == DRIVE) {
 8002bee:	4b0f      	ldr	r3, [pc, #60]	; (8002c2c <update_sensor_vals+0xc0>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2b64      	cmp	r3, #100	; 0x64
 8002bf4:	d90b      	bls.n	8002c0e <update_sensor_vals+0xa2>
 8002bf6:	4b0e      	ldr	r3, [pc, #56]	; (8002c30 <update_sensor_vals+0xc4>)
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	2b03      	cmp	r3, #3
 8002bfe:	d106      	bne.n	8002c0e <update_sensor_vals+0xa2>
            report_fault(SENSOR_DISCREPANCY);
 8002c00:	2005      	movs	r0, #5
 8002c02:	f7fe ff47 	bl	8001a94 <report_fault>
        }
    } else {
        discrepancy_timer_ms = 0;
    }
}
 8002c06:	e002      	b.n	8002c0e <update_sensor_vals+0xa2>
        discrepancy_timer_ms = 0;
 8002c08:	4b08      	ldr	r3, [pc, #32]	; (8002c2c <update_sensor_vals+0xc0>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]
}
 8002c0e:	bf00      	nop
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	200007ec 	.word	0x200007ec
 8002c1c:	200007f8 	.word	0x200007f8
 8002c20:	20000804 	.word	0x20000804
 8002c24:	00100101 	.word	0x00100101
 8002c28:	20000090 	.word	0x20000090
 8002c2c:	20000810 	.word	0x20000810
 8002c30:	2000008d 	.word	0x2000008d

08002c34 <requested_throttle>:

uint16_t requested_throttle(){
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
    temp_attenuate();
 8002c3a:	f000 f837 	bl	8002cac <temp_attenuate>


    uint32_t throttle = ((uint32_t)throttle2.percent * MAX_TORQUE) / 100;  //upscale for MC code
 8002c3e:	4b17      	ldr	r3, [pc, #92]	; (8002c9c <requested_throttle+0x68>)
 8002c40:	891b      	ldrh	r3, [r3, #8]
 8002c42:	461a      	mov	r2, r3
 8002c44:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8002c48:	fb02 f303 	mul.w	r3, r2, r3
 8002c4c:	4a14      	ldr	r2, [pc, #80]	; (8002ca0 <requested_throttle+0x6c>)
 8002c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c52:	095b      	lsrs	r3, r3, #5
 8002c54:	607b      	str	r3, [r7, #4]

    throttle = (throttle * THROTTLE_MULTIPLIER) / 100;       //attenuate for temperature
 8002c56:	4b13      	ldr	r3, [pc, #76]	; (8002ca4 <requested_throttle+0x70>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	fb02 f303 	mul.w	r3, r2, r3
 8002c62:	4a0f      	ldr	r2, [pc, #60]	; (8002ca0 <requested_throttle+0x6c>)
 8002c64:	fba2 2303 	umull	r2, r3, r2, r3
 8002c68:	095b      	lsrs	r3, r3, #5
 8002c6a:	607b      	str	r3, [r7, #4]
    throttle = throttle * torque_percentage / 100;
 8002c6c:	4b0e      	ldr	r3, [pc, #56]	; (8002ca8 <requested_throttle+0x74>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	fb02 f303 	mul.w	r3, r2, r3
 8002c76:	4a0a      	ldr	r2, [pc, #40]	; (8002ca0 <requested_throttle+0x6c>)
 8002c78:	fba2 2303 	umull	r2, r3, r2, r3
 8002c7c:	095b      	lsrs	r3, r3, #5
 8002c7e:	607b      	str	r3, [r7, #4]

    if (throttle >= 5.0) {			//case 1: if the pedal is actually being pressed return on a 1:1 scale
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	d902      	bls.n	8002c8c <requested_throttle+0x58>
    	return (uint16_t)throttle;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	e003      	b.n	8002c94 <requested_throttle+0x60>
    } else {						//case 2: if we don't know if it's being pressed or just car shaking
    	return (uint16_t)throttle / 2;	//return on 1:1/2 scale
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	085b      	lsrs	r3, r3, #1
 8002c92:	b29b      	uxth	r3, r3
    }
	return 1;
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3708      	adds	r7, #8
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	200007f8 	.word	0x200007f8
 8002ca0:	51eb851f 	.word	0x51eb851f
 8002ca4:	20000094 	.word	0x20000094
 8002ca8:	20000090 	.word	0x20000090

08002cac <temp_attenuate>:

void temp_attenuate() {
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
    int t = PACK_TEMP - 50;
 8002cb2:	4b11      	ldr	r3, [pc, #68]	; (8002cf8 <temp_attenuate+0x4c>)
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	3b32      	subs	r3, #50	; 0x32
 8002cba:	607b      	str	r3, [r7, #4]
    if (t < 0) {
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	da03      	bge.n	8002cca <temp_attenuate+0x1e>
        THROTTLE_MULTIPLIER = 100;
 8002cc2:	4b0e      	ldr	r3, [pc, #56]	; (8002cfc <temp_attenuate+0x50>)
 8002cc4:	2264      	movs	r2, #100	; 0x64
 8002cc6:	701a      	strb	r2, [r3, #0]
    } else if (t < 8) {
        THROTTLE_MULTIPLIER = THROTTLE_MAP[t];
    } else if (t >= 8) {
        THROTTLE_MULTIPLIER = THROTTLE_MAP[7];
    }
}
 8002cc8:	e00f      	b.n	8002cea <temp_attenuate+0x3e>
    } else if (t < 8) {
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b07      	cmp	r3, #7
 8002cce:	dc06      	bgt.n	8002cde <temp_attenuate+0x32>
        THROTTLE_MULTIPLIER = THROTTLE_MAP[t];
 8002cd0:	4a0b      	ldr	r2, [pc, #44]	; (8002d00 <temp_attenuate+0x54>)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	781a      	ldrb	r2, [r3, #0]
 8002cd8:	4b08      	ldr	r3, [pc, #32]	; (8002cfc <temp_attenuate+0x50>)
 8002cda:	701a      	strb	r2, [r3, #0]
}
 8002cdc:	e005      	b.n	8002cea <temp_attenuate+0x3e>
    } else if (t >= 8) {
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b07      	cmp	r3, #7
 8002ce2:	dd02      	ble.n	8002cea <temp_attenuate+0x3e>
        THROTTLE_MULTIPLIER = THROTTLE_MAP[7];
 8002ce4:	2205      	movs	r2, #5
 8002ce6:	4b05      	ldr	r3, [pc, #20]	; (8002cfc <temp_attenuate+0x50>)
 8002ce8:	701a      	strb	r2, [r3, #0]
}
 8002cea:	bf00      	nop
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	20000115 	.word	0x20000115
 8002cfc:	20000094 	.word	0x20000094
 8002d00:	0800c4e0 	.word	0x0800c4e0

08002d04 <sensors_calibrated>:

bool sensors_calibrated(){
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
    if(throttle2.range < APPS1_MIN_RANGE) return 0;
 8002d08:	4b06      	ldr	r3, [pc, #24]	; (8002d24 <sensors_calibrated+0x20>)
 8002d0a:	88db      	ldrh	r3, [r3, #6]
 8002d0c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002d10:	d201      	bcs.n	8002d16 <sensors_calibrated+0x12>
 8002d12:	2300      	movs	r3, #0
 8002d14:	e000      	b.n	8002d18 <sensors_calibrated+0x14>
    if(brake.range < BRAKE_MIN_RANGE) return 0;

    return 1;
 8002d16:	2301      	movs	r3, #1
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	200007f8 	.word	0x200007f8

08002d28 <has_discrepancy>:
}

// check differential between the throttle sensors
// returns true only if the sensor discrepancy is > 10%
// Note: after verifying there's no discrepancy, can use either sensor(1 or 2) for remaining checks
bool has_discrepancy() {
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
    if(abs((int)throttle1.percent - (int)throttle2.percent) > 10) return 1;  //percentage discrepancy
 8002d2c:	4b15      	ldr	r3, [pc, #84]	; (8002d84 <has_discrepancy+0x5c>)
 8002d2e:	891b      	ldrh	r3, [r3, #8]
 8002d30:	461a      	mov	r2, r3
 8002d32:	4b15      	ldr	r3, [pc, #84]	; (8002d88 <has_discrepancy+0x60>)
 8002d34:	891b      	ldrh	r3, [r3, #8]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	bfb8      	it	lt
 8002d3c:	425b      	neglt	r3, r3
 8002d3e:	2b0a      	cmp	r3, #10
 8002d40:	dd01      	ble.n	8002d46 <has_discrepancy+0x1e>
 8002d42:	2301      	movs	r3, #1
 8002d44:	e019      	b.n	8002d7a <has_discrepancy+0x52>

    return (throttle1.raw < APPS_OPEN_THRESH)
 8002d46:	4b0f      	ldr	r3, [pc, #60]	; (8002d84 <has_discrepancy+0x5c>)
 8002d48:	881b      	ldrh	r3, [r3, #0]
        || (throttle1.raw > APPS_SHORT_THRESH)
        || (throttle2.raw < APPS_OPEN_THRESH)
        || (throttle2.raw > APPS_SHORT_THRESH);   //wiring fault
 8002d4a:	2bc7      	cmp	r3, #199	; 0xc7
 8002d4c:	d90f      	bls.n	8002d6e <has_discrepancy+0x46>
        || (throttle1.raw > APPS_SHORT_THRESH)
 8002d4e:	4b0d      	ldr	r3, [pc, #52]	; (8002d84 <has_discrepancy+0x5c>)
 8002d50:	881b      	ldrh	r3, [r3, #0]
 8002d52:	f640 723c 	movw	r2, #3900	; 0xf3c
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d809      	bhi.n	8002d6e <has_discrepancy+0x46>
        || (throttle2.raw < APPS_OPEN_THRESH)
 8002d5a:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <has_discrepancy+0x60>)
 8002d5c:	881b      	ldrh	r3, [r3, #0]
 8002d5e:	2bc7      	cmp	r3, #199	; 0xc7
 8002d60:	d905      	bls.n	8002d6e <has_discrepancy+0x46>
        || (throttle2.raw > APPS_SHORT_THRESH);   //wiring fault
 8002d62:	4b09      	ldr	r3, [pc, #36]	; (8002d88 <has_discrepancy+0x60>)
 8002d64:	881b      	ldrh	r3, [r3, #0]
 8002d66:	f640 723c 	movw	r2, #3900	; 0xf3c
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d901      	bls.n	8002d72 <has_discrepancy+0x4a>
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e000      	b.n	8002d74 <has_discrepancy+0x4c>
 8002d72:	2300      	movs	r3, #0
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	b2db      	uxtb	r3, r3
	return false;

}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	200007ec 	.word	0x200007ec
 8002d88:	200007f8 	.word	0x200007f8

08002d8c <brake_implausible>:

// check for soft BSPD
// see EV.5.7 of FSAE 2022 rulebook
bool brake_implausible() {
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
    if (error == BRAKE_IMPLAUSIBLE) {
 8002d90:	4b10      	ldr	r3, [pc, #64]	; (8002dd4 <brake_implausible+0x48>)
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b06      	cmp	r3, #6
 8002d98:	d107      	bne.n	8002daa <brake_implausible+0x1e>
        // once brake implausibility detected,
        // can only revert to normal if throttle unapplied
        return !(throttle1.percent <= APPS1_BSPD_RESET);
 8002d9a:	4b0f      	ldr	r3, [pc, #60]	; (8002dd8 <brake_implausible+0x4c>)
 8002d9c:	891b      	ldrh	r3, [r3, #8]
 8002d9e:	2b05      	cmp	r3, #5
 8002da0:	bf8c      	ite	hi
 8002da2:	2301      	movhi	r3, #1
 8002da4:	2300      	movls	r3, #0
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	e00e      	b.n	8002dc8 <brake_implausible+0x3c>
    }

    // if both brake and throttle applied, brake implausible
    //return (temp_brake > 0 && temp_throttle > throttle_range * 0.25);
    return (brake.raw >= BRAKE_BSPD_THRESHOLD && throttle1.percent > APPS1_BSPD_THRESHOLD);
 8002daa:	4b0c      	ldr	r3, [pc, #48]	; (8002ddc <brake_implausible+0x50>)
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002db2:	d305      	bcc.n	8002dc0 <brake_implausible+0x34>
 8002db4:	4b08      	ldr	r3, [pc, #32]	; (8002dd8 <brake_implausible+0x4c>)
 8002db6:	891b      	ldrh	r3, [r3, #8]
 8002db8:	2b19      	cmp	r3, #25
 8002dba:	d901      	bls.n	8002dc0 <brake_implausible+0x34>
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e000      	b.n	8002dc2 <brake_implausible+0x36>
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	b2db      	uxtb	r3, r3
	return false;
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	20000216 	.word	0x20000216
 8002dd8:	200007ec 	.word	0x200007ec
 8002ddc:	20000804 	.word	0x20000804

08002de0 <update_percent>:

void update_percent(CALIBRATED_SENSOR_t* sensor){
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
    uint32_t raw = (uint32_t)clamp(sensor->raw, sensor->min, sensor->max);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	8818      	ldrh	r0, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	8859      	ldrh	r1, [r3, #2]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	889b      	ldrh	r3, [r3, #4]
 8002df4:	461a      	mov	r2, r3
 8002df6:	f000 f889 	bl	8002f0c <clamp>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	60fb      	str	r3, [r7, #12]
    sensor->percent = (uint16_t)((100*(raw-sensor->min))/((sensor->range)));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	885b      	ldrh	r3, [r3, #2]
 8002e02:	461a      	mov	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	1a9b      	subs	r3, r3, r2
 8002e08:	2264      	movs	r2, #100	; 0x64
 8002e0a:	fb02 f303 	mul.w	r3, r2, r3
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	88d2      	ldrh	r2, [r2, #6]
 8002e12:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	811a      	strh	r2, [r3, #8]
}
 8002e1c:	bf00      	nop
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <update_minmax>:

void update_minmax(CALIBRATED_SENSOR_t* sensor){
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
    if (sensor->raw > sensor->max) sensor->max = sensor->raw;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	881a      	ldrh	r2, [r3, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	889b      	ldrh	r3, [r3, #4]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d904      	bls.n	8002e42 <update_minmax+0x1e>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	881a      	ldrh	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	809a      	strh	r2, [r3, #4]
 8002e40:	e009      	b.n	8002e56 <update_minmax+0x32>
    else if (sensor->raw < sensor->min) sensor->min = sensor->raw;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	881a      	ldrh	r2, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	885b      	ldrh	r3, [r3, #2]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d203      	bcs.n	8002e56 <update_minmax+0x32>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	881a      	ldrh	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	805a      	strh	r2, [r3, #2]
    if(sensor->max > sensor->min) sensor->range = sensor->max - sensor->min;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	889a      	ldrh	r2, [r3, #4]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	885b      	ldrh	r3, [r3, #2]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d907      	bls.n	8002e72 <update_minmax+0x4e>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	889a      	ldrh	r2, [r3, #4]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	885b      	ldrh	r3, [r3, #2]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	80da      	strh	r2, [r3, #6]
}
 8002e72:	bf00      	nop
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
	...

08002e80 <add_apps_deadzone>:

void add_apps_deadzone(){
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
	add_deadzone(&throttle1, 5);
 8002e84:	2105      	movs	r1, #5
 8002e86:	4806      	ldr	r0, [pc, #24]	; (8002ea0 <add_apps_deadzone+0x20>)
 8002e88:	f000 f810 	bl	8002eac <add_deadzone>
	add_deadzone(&throttle2, 5);
 8002e8c:	2105      	movs	r1, #5
 8002e8e:	4805      	ldr	r0, [pc, #20]	; (8002ea4 <add_apps_deadzone+0x24>)
 8002e90:	f000 f80c 	bl	8002eac <add_deadzone>
	add_deadzone(&brake, 10);
 8002e94:	210a      	movs	r1, #10
 8002e96:	4804      	ldr	r0, [pc, #16]	; (8002ea8 <add_apps_deadzone+0x28>)
 8002e98:	f000 f808 	bl	8002eac <add_deadzone>
}
 8002e9c:	bf00      	nop
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	200007ec 	.word	0x200007ec
 8002ea4:	200007f8 	.word	0x200007f8
 8002ea8:	20000804 	.word	0x20000804

08002eac <add_deadzone>:

void add_deadzone(CALIBRATED_SENSOR_t* sensor, uint16_t deadzone_percentage){
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	807b      	strh	r3, [r7, #2]
	uint16_t deadzone = sensor->range * deadzone_percentage / 100;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	88db      	ldrh	r3, [r3, #6]
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	887b      	ldrh	r3, [r7, #2]
 8002ec0:	fb02 f303 	mul.w	r3, r2, r3
 8002ec4:	4a10      	ldr	r2, [pc, #64]	; (8002f08 <add_deadzone+0x5c>)
 8002ec6:	fb82 1203 	smull	r1, r2, r2, r3
 8002eca:	1152      	asrs	r2, r2, #5
 8002ecc:	17db      	asrs	r3, r3, #31
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	81fb      	strh	r3, [r7, #14]

	// catch funky cases that would end up with a negative or 0 range
	if(deadzone >= sensor->range) return;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	88db      	ldrh	r3, [r3, #6]
 8002ed6:	89fa      	ldrh	r2, [r7, #14]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d20e      	bcs.n	8002efa <add_deadzone+0x4e>

	sensor->min += deadzone;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	885a      	ldrh	r2, [r3, #2]
 8002ee0:	89fb      	ldrh	r3, [r7, #14]
 8002ee2:	4413      	add	r3, r2
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	805a      	strh	r2, [r3, #2]
	sensor->range -= deadzone;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	88da      	ldrh	r2, [r3, #6]
 8002eee:	89fb      	ldrh	r3, [r7, #14]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	80da      	strh	r2, [r3, #6]
 8002ef8:	e000      	b.n	8002efc <add_deadzone+0x50>
	if(deadzone >= sensor->range) return;
 8002efa:	bf00      	nop
}
 8002efc:	3714      	adds	r7, #20
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	51eb851f 	.word	0x51eb851f

08002f0c <clamp>:

uint16_t clamp(uint16_t in, uint16_t min, uint16_t max){
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	4603      	mov	r3, r0
 8002f14:	80fb      	strh	r3, [r7, #6]
 8002f16:	460b      	mov	r3, r1
 8002f18:	80bb      	strh	r3, [r7, #4]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	807b      	strh	r3, [r7, #2]
    if(in > max) return max;
 8002f1e:	88fa      	ldrh	r2, [r7, #6]
 8002f20:	887b      	ldrh	r3, [r7, #2]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d901      	bls.n	8002f2a <clamp+0x1e>
 8002f26:	887b      	ldrh	r3, [r7, #2]
 8002f28:	e006      	b.n	8002f38 <clamp+0x2c>
    if(in < min) return min;
 8002f2a:	88fa      	ldrh	r2, [r7, #6]
 8002f2c:	88bb      	ldrh	r3, [r7, #4]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d201      	bcs.n	8002f36 <clamp+0x2a>
 8002f32:	88bb      	ldrh	r3, [r7, #4]
 8002f34:	e000      	b.n	8002f38 <clamp+0x2c>
    return in;
 8002f36:	88fb      	ldrh	r3, [r7, #6]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <print>:
#include "serial_print.h"

void print(char *str) {
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002f5e:	4b0f      	ldr	r3, [pc, #60]	; (8002f9c <HAL_MspInit+0x44>)
 8002f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f62:	4a0e      	ldr	r2, [pc, #56]	; (8002f9c <HAL_MspInit+0x44>)
 8002f64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f68:	6413      	str	r3, [r2, #64]	; 0x40
 8002f6a:	4b0c      	ldr	r3, [pc, #48]	; (8002f9c <HAL_MspInit+0x44>)
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f72:	607b      	str	r3, [r7, #4]
 8002f74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f76:	4b09      	ldr	r3, [pc, #36]	; (8002f9c <HAL_MspInit+0x44>)
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	4a08      	ldr	r2, [pc, #32]	; (8002f9c <HAL_MspInit+0x44>)
 8002f7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f80:	6453      	str	r3, [r2, #68]	; 0x44
 8002f82:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <HAL_MspInit+0x44>)
 8002f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f8a:	603b      	str	r3, [r7, #0]
 8002f8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f8e:	bf00      	nop
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	40023800 	.word	0x40023800

08002fa0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b08c      	sub	sp, #48	; 0x30
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa8:	f107 031c 	add.w	r3, r7, #28
 8002fac:	2200      	movs	r2, #0
 8002fae:	601a      	str	r2, [r3, #0]
 8002fb0:	605a      	str	r2, [r3, #4]
 8002fb2:	609a      	str	r2, [r3, #8]
 8002fb4:	60da      	str	r2, [r3, #12]
 8002fb6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a5b      	ldr	r2, [pc, #364]	; (800312c <HAL_ADC_MspInit+0x18c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d154      	bne.n	800306c <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002fc2:	4b5b      	ldr	r3, [pc, #364]	; (8003130 <HAL_ADC_MspInit+0x190>)
 8002fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc6:	4a5a      	ldr	r2, [pc, #360]	; (8003130 <HAL_ADC_MspInit+0x190>)
 8002fc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fcc:	6453      	str	r3, [r2, #68]	; 0x44
 8002fce:	4b58      	ldr	r3, [pc, #352]	; (8003130 <HAL_ADC_MspInit+0x190>)
 8002fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd6:	61bb      	str	r3, [r7, #24]
 8002fd8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fda:	4b55      	ldr	r3, [pc, #340]	; (8003130 <HAL_ADC_MspInit+0x190>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	4a54      	ldr	r2, [pc, #336]	; (8003130 <HAL_ADC_MspInit+0x190>)
 8002fe0:	f043 0304 	orr.w	r3, r3, #4
 8002fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe6:	4b52      	ldr	r3, [pc, #328]	; (8003130 <HAL_ADC_MspInit+0x190>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fea:	f003 0304 	and.w	r3, r3, #4
 8002fee:	617b      	str	r3, [r7, #20]
 8002ff0:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = APP1_Pin|KNOB_2_Pin|KNOB_1_Pin;
 8002ff2:	230d      	movs	r3, #13
 8002ff4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ffe:	f107 031c 	add.w	r3, r7, #28
 8003002:	4619      	mov	r1, r3
 8003004:	484b      	ldr	r0, [pc, #300]	; (8003134 <HAL_ADC_MspInit+0x194>)
 8003006:	f003 fddf 	bl	8006bc8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800300a:	4b4b      	ldr	r3, [pc, #300]	; (8003138 <HAL_ADC_MspInit+0x198>)
 800300c:	4a4b      	ldr	r2, [pc, #300]	; (800313c <HAL_ADC_MspInit+0x19c>)
 800300e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003010:	4b49      	ldr	r3, [pc, #292]	; (8003138 <HAL_ADC_MspInit+0x198>)
 8003012:	2200      	movs	r2, #0
 8003014:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003016:	4b48      	ldr	r3, [pc, #288]	; (8003138 <HAL_ADC_MspInit+0x198>)
 8003018:	2200      	movs	r2, #0
 800301a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800301c:	4b46      	ldr	r3, [pc, #280]	; (8003138 <HAL_ADC_MspInit+0x198>)
 800301e:	2200      	movs	r2, #0
 8003020:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003022:	4b45      	ldr	r3, [pc, #276]	; (8003138 <HAL_ADC_MspInit+0x198>)
 8003024:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003028:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800302a:	4b43      	ldr	r3, [pc, #268]	; (8003138 <HAL_ADC_MspInit+0x198>)
 800302c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003030:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003032:	4b41      	ldr	r3, [pc, #260]	; (8003138 <HAL_ADC_MspInit+0x198>)
 8003034:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003038:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800303a:	4b3f      	ldr	r3, [pc, #252]	; (8003138 <HAL_ADC_MspInit+0x198>)
 800303c:	2200      	movs	r2, #0
 800303e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003040:	4b3d      	ldr	r3, [pc, #244]	; (8003138 <HAL_ADC_MspInit+0x198>)
 8003042:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003046:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003048:	4b3b      	ldr	r3, [pc, #236]	; (8003138 <HAL_ADC_MspInit+0x198>)
 800304a:	2200      	movs	r2, #0
 800304c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800304e:	483a      	ldr	r0, [pc, #232]	; (8003138 <HAL_ADC_MspInit+0x198>)
 8003050:	f003 fa14 	bl	800647c <HAL_DMA_Init>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 800305a:	f7ff fcc3 	bl	80029e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a35      	ldr	r2, [pc, #212]	; (8003138 <HAL_ADC_MspInit+0x198>)
 8003062:	639a      	str	r2, [r3, #56]	; 0x38
 8003064:	4a34      	ldr	r2, [pc, #208]	; (8003138 <HAL_ADC_MspInit+0x198>)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800306a:	e05b      	b.n	8003124 <HAL_ADC_MspInit+0x184>
  else if(hadc->Instance==ADC3)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a33      	ldr	r2, [pc, #204]	; (8003140 <HAL_ADC_MspInit+0x1a0>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d156      	bne.n	8003124 <HAL_ADC_MspInit+0x184>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003076:	4b2e      	ldr	r3, [pc, #184]	; (8003130 <HAL_ADC_MspInit+0x190>)
 8003078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307a:	4a2d      	ldr	r2, [pc, #180]	; (8003130 <HAL_ADC_MspInit+0x190>)
 800307c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003080:	6453      	str	r3, [r2, #68]	; 0x44
 8003082:	4b2b      	ldr	r3, [pc, #172]	; (8003130 <HAL_ADC_MspInit+0x190>)
 8003084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003086:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800308a:	613b      	str	r3, [r7, #16]
 800308c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800308e:	4b28      	ldr	r3, [pc, #160]	; (8003130 <HAL_ADC_MspInit+0x190>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	4a27      	ldr	r2, [pc, #156]	; (8003130 <HAL_ADC_MspInit+0x190>)
 8003094:	f043 0320 	orr.w	r3, r3, #32
 8003098:	6313      	str	r3, [r2, #48]	; 0x30
 800309a:	4b25      	ldr	r3, [pc, #148]	; (8003130 <HAL_ADC_MspInit+0x190>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309e:	f003 0320 	and.w	r3, r3, #32
 80030a2:	60fb      	str	r3, [r7, #12]
 80030a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BSE_Pin|APP2_Pin;
 80030a6:	f44f 6384 	mov.w	r3, #1056	; 0x420
 80030aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80030ac:	2303      	movs	r3, #3
 80030ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b0:	2300      	movs	r3, #0
 80030b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030b4:	f107 031c 	add.w	r3, r7, #28
 80030b8:	4619      	mov	r1, r3
 80030ba:	4822      	ldr	r0, [pc, #136]	; (8003144 <HAL_ADC_MspInit+0x1a4>)
 80030bc:	f003 fd84 	bl	8006bc8 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 80030c0:	4b21      	ldr	r3, [pc, #132]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 80030c2:	4a22      	ldr	r2, [pc, #136]	; (800314c <HAL_ADC_MspInit+0x1ac>)
 80030c4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 80030c6:	4b20      	ldr	r3, [pc, #128]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 80030c8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80030cc:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030ce:	4b1e      	ldr	r3, [pc, #120]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80030d4:	4b1c      	ldr	r3, [pc, #112]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80030da:	4b1b      	ldr	r3, [pc, #108]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 80030dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030e0:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80030e2:	4b19      	ldr	r3, [pc, #100]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 80030e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80030e8:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80030ea:	4b17      	ldr	r3, [pc, #92]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 80030ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030f0:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80030f2:	4b15      	ldr	r3, [pc, #84]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 80030f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030f8:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 80030fa:	4b13      	ldr	r3, [pc, #76]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 80030fc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003100:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003102:	4b11      	ldr	r3, [pc, #68]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 8003104:	2200      	movs	r2, #0
 8003106:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8003108:	480f      	ldr	r0, [pc, #60]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 800310a:	f003 f9b7 	bl	800647c <HAL_DMA_Init>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d001      	beq.n	8003118 <HAL_ADC_MspInit+0x178>
      Error_Handler();
 8003114:	f7ff fc66 	bl	80029e4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	4a0b      	ldr	r2, [pc, #44]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 800311c:	639a      	str	r2, [r3, #56]	; 0x38
 800311e:	4a0a      	ldr	r2, [pc, #40]	; (8003148 <HAL_ADC_MspInit+0x1a8>)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003124:	bf00      	nop
 8003126:	3730      	adds	r7, #48	; 0x30
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40012000 	.word	0x40012000
 8003130:	40023800 	.word	0x40023800
 8003134:	40020800 	.word	0x40020800
 8003138:	200002a8 	.word	0x200002a8
 800313c:	40026410 	.word	0x40026410
 8003140:	40012200 	.word	0x40012200
 8003144:	40021400 	.word	0x40021400
 8003148:	20000308 	.word	0x20000308
 800314c:	40026428 	.word	0x40026428

08003150 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b08c      	sub	sp, #48	; 0x30
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003158:	f107 031c 	add.w	r3, r7, #28
 800315c:	2200      	movs	r2, #0
 800315e:	601a      	str	r2, [r3, #0]
 8003160:	605a      	str	r2, [r3, #4]
 8003162:	609a      	str	r2, [r3, #8]
 8003164:	60da      	str	r2, [r3, #12]
 8003166:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a42      	ldr	r2, [pc, #264]	; (8003278 <HAL_CAN_MspInit+0x128>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d13a      	bne.n	80031e8 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003172:	4b42      	ldr	r3, [pc, #264]	; (800327c <HAL_CAN_MspInit+0x12c>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	3301      	adds	r3, #1
 8003178:	4a40      	ldr	r2, [pc, #256]	; (800327c <HAL_CAN_MspInit+0x12c>)
 800317a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800317c:	4b3f      	ldr	r3, [pc, #252]	; (800327c <HAL_CAN_MspInit+0x12c>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d10b      	bne.n	800319c <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003184:	4b3e      	ldr	r3, [pc, #248]	; (8003280 <HAL_CAN_MspInit+0x130>)
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	4a3d      	ldr	r2, [pc, #244]	; (8003280 <HAL_CAN_MspInit+0x130>)
 800318a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800318e:	6413      	str	r3, [r2, #64]	; 0x40
 8003190:	4b3b      	ldr	r3, [pc, #236]	; (8003280 <HAL_CAN_MspInit+0x130>)
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003198:	61bb      	str	r3, [r7, #24]
 800319a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800319c:	4b38      	ldr	r3, [pc, #224]	; (8003280 <HAL_CAN_MspInit+0x130>)
 800319e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a0:	4a37      	ldr	r2, [pc, #220]	; (8003280 <HAL_CAN_MspInit+0x130>)
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	6313      	str	r3, [r2, #48]	; 0x30
 80031a8:	4b35      	ldr	r3, [pc, #212]	; (8003280 <HAL_CAN_MspInit+0x130>)
 80031aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = PCAN_RX_Pin|PCAN_TX_Pin;
 80031b4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80031b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ba:	2302      	movs	r3, #2
 80031bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031be:	2300      	movs	r3, #0
 80031c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031c2:	2303      	movs	r3, #3
 80031c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80031c6:	2309      	movs	r3, #9
 80031c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ca:	f107 031c 	add.w	r3, r7, #28
 80031ce:	4619      	mov	r1, r3
 80031d0:	482c      	ldr	r0, [pc, #176]	; (8003284 <HAL_CAN_MspInit+0x134>)
 80031d2:	f003 fcf9 	bl	8006bc8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80031d6:	2200      	movs	r2, #0
 80031d8:	2100      	movs	r1, #0
 80031da:	2014      	movs	r0, #20
 80031dc:	f003 f917 	bl	800640e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80031e0:	2014      	movs	r0, #20
 80031e2:	f003 f930 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 80031e6:	e042      	b.n	800326e <HAL_CAN_MspInit+0x11e>
  else if(hcan->Instance==CAN2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a26      	ldr	r2, [pc, #152]	; (8003288 <HAL_CAN_MspInit+0x138>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d13d      	bne.n	800326e <HAL_CAN_MspInit+0x11e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80031f2:	4b23      	ldr	r3, [pc, #140]	; (8003280 <HAL_CAN_MspInit+0x130>)
 80031f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f6:	4a22      	ldr	r2, [pc, #136]	; (8003280 <HAL_CAN_MspInit+0x130>)
 80031f8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031fc:	6413      	str	r3, [r2, #64]	; 0x40
 80031fe:	4b20      	ldr	r3, [pc, #128]	; (8003280 <HAL_CAN_MspInit+0x130>)
 8003200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003202:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003206:	613b      	str	r3, [r7, #16]
 8003208:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 800320a:	4b1c      	ldr	r3, [pc, #112]	; (800327c <HAL_CAN_MspInit+0x12c>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	3301      	adds	r3, #1
 8003210:	4a1a      	ldr	r2, [pc, #104]	; (800327c <HAL_CAN_MspInit+0x12c>)
 8003212:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003214:	4b19      	ldr	r3, [pc, #100]	; (800327c <HAL_CAN_MspInit+0x12c>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2b01      	cmp	r3, #1
 800321a:	d10b      	bne.n	8003234 <HAL_CAN_MspInit+0xe4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800321c:	4b18      	ldr	r3, [pc, #96]	; (8003280 <HAL_CAN_MspInit+0x130>)
 800321e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003220:	4a17      	ldr	r2, [pc, #92]	; (8003280 <HAL_CAN_MspInit+0x130>)
 8003222:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003226:	6413      	str	r3, [r2, #64]	; 0x40
 8003228:	4b15      	ldr	r3, [pc, #84]	; (8003280 <HAL_CAN_MspInit+0x130>)
 800322a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003230:	60fb      	str	r3, [r7, #12]
 8003232:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003234:	4b12      	ldr	r3, [pc, #72]	; (8003280 <HAL_CAN_MspInit+0x130>)
 8003236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003238:	4a11      	ldr	r2, [pc, #68]	; (8003280 <HAL_CAN_MspInit+0x130>)
 800323a:	f043 0302 	orr.w	r3, r3, #2
 800323e:	6313      	str	r3, [r2, #48]	; 0x30
 8003240:	4b0f      	ldr	r3, [pc, #60]	; (8003280 <HAL_CAN_MspInit+0x130>)
 8003242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	60bb      	str	r3, [r7, #8]
 800324a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TCAN_RX_Pin|TCAN_TX_Pin;
 800324c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003252:	2302      	movs	r3, #2
 8003254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003256:	2300      	movs	r3, #0
 8003258:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800325a:	2303      	movs	r3, #3
 800325c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800325e:	2309      	movs	r3, #9
 8003260:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003262:	f107 031c 	add.w	r3, r7, #28
 8003266:	4619      	mov	r1, r3
 8003268:	4808      	ldr	r0, [pc, #32]	; (800328c <HAL_CAN_MspInit+0x13c>)
 800326a:	f003 fcad 	bl	8006bc8 <HAL_GPIO_Init>
}
 800326e:	bf00      	nop
 8003270:	3730      	adds	r7, #48	; 0x30
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40006400 	.word	0x40006400
 800327c:	20000814 	.word	0x20000814
 8003280:	40023800 	.word	0x40023800
 8003284:	40020000 	.word	0x40020000
 8003288:	40006800 	.word	0x40006800
 800328c:	40020400 	.word	0x40020400

08003290 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b0ac      	sub	sp, #176	; 0xb0
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003298:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	605a      	str	r2, [r3, #4]
 80032a2:	609a      	str	r2, [r3, #8]
 80032a4:	60da      	str	r2, [r3, #12]
 80032a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032a8:	f107 0318 	add.w	r3, r7, #24
 80032ac:	2284      	movs	r2, #132	; 0x84
 80032ae:	2100      	movs	r1, #0
 80032b0:	4618      	mov	r0, r3
 80032b2:	f008 fb87 	bl	800b9c4 <memset>
  if(hsd->Instance==SDMMC1)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a74      	ldr	r2, [pc, #464]	; (800348c <HAL_SD_MspInit+0x1fc>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	f040 80e0 	bne.w	8003482 <HAL_SD_MspInit+0x1f2>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 80032c2:	f44f 0320 	mov.w	r3, #10485760	; 0xa00000
 80032c6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80032c8:	2300      	movs	r3, #0
 80032ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 80032ce:	2300      	movs	r3, #0
 80032d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032d4:	f107 0318 	add.w	r3, r7, #24
 80032d8:	4618      	mov	r0, r3
 80032da:	f004 fb83 	bl	80079e4 <HAL_RCCEx_PeriphCLKConfig>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 80032e4:	f7ff fb7e 	bl	80029e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80032e8:	4b69      	ldr	r3, [pc, #420]	; (8003490 <HAL_SD_MspInit+0x200>)
 80032ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ec:	4a68      	ldr	r2, [pc, #416]	; (8003490 <HAL_SD_MspInit+0x200>)
 80032ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80032f2:	6453      	str	r3, [r2, #68]	; 0x44
 80032f4:	4b66      	ldr	r3, [pc, #408]	; (8003490 <HAL_SD_MspInit+0x200>)
 80032f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032fc:	617b      	str	r3, [r7, #20]
 80032fe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003300:	4b63      	ldr	r3, [pc, #396]	; (8003490 <HAL_SD_MspInit+0x200>)
 8003302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003304:	4a62      	ldr	r2, [pc, #392]	; (8003490 <HAL_SD_MspInit+0x200>)
 8003306:	f043 0304 	orr.w	r3, r3, #4
 800330a:	6313      	str	r3, [r2, #48]	; 0x30
 800330c:	4b60      	ldr	r3, [pc, #384]	; (8003490 <HAL_SD_MspInit+0x200>)
 800330e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003310:	f003 0304 	and.w	r3, r3, #4
 8003314:	613b      	str	r3, [r7, #16]
 8003316:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003318:	4b5d      	ldr	r3, [pc, #372]	; (8003490 <HAL_SD_MspInit+0x200>)
 800331a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331c:	4a5c      	ldr	r2, [pc, #368]	; (8003490 <HAL_SD_MspInit+0x200>)
 800331e:	f043 0308 	orr.w	r3, r3, #8
 8003322:	6313      	str	r3, [r2, #48]	; 0x30
 8003324:	4b5a      	ldr	r3, [pc, #360]	; (8003490 <HAL_SD_MspInit+0x200>)
 8003326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003328:	f003 0308 	and.w	r3, r3, #8
 800332c:	60fb      	str	r3, [r7, #12]
 800332e:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC8     ------> SDMMC1_D0
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8003330:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8003334:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003338:	2302      	movs	r3, #2
 800333a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800333e:	2301      	movs	r3, #1
 8003340:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003344:	2303      	movs	r3, #3
 8003346:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800334a:	230c      	movs	r3, #12
 800334c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003350:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003354:	4619      	mov	r1, r3
 8003356:	484f      	ldr	r0, [pc, #316]	; (8003494 <HAL_SD_MspInit+0x204>)
 8003358:	f003 fc36 	bl	8006bc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800335c:	2304      	movs	r3, #4
 800335e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003362:	2302      	movs	r3, #2
 8003364:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003368:	2301      	movs	r3, #1
 800336a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800336e:	2303      	movs	r3, #3
 8003370:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003374:	230c      	movs	r3, #12
 8003376:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800337a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800337e:	4619      	mov	r1, r3
 8003380:	4845      	ldr	r0, [pc, #276]	; (8003498 <HAL_SD_MspInit+0x208>)
 8003382:	f003 fc21 	bl	8006bc8 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 8003386:	4b45      	ldr	r3, [pc, #276]	; (800349c <HAL_SD_MspInit+0x20c>)
 8003388:	4a45      	ldr	r2, [pc, #276]	; (80034a0 <HAL_SD_MspInit+0x210>)
 800338a:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 800338c:	4b43      	ldr	r3, [pc, #268]	; (800349c <HAL_SD_MspInit+0x20c>)
 800338e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003392:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003394:	4b41      	ldr	r3, [pc, #260]	; (800349c <HAL_SD_MspInit+0x20c>)
 8003396:	2200      	movs	r2, #0
 8003398:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800339a:	4b40      	ldr	r3, [pc, #256]	; (800349c <HAL_SD_MspInit+0x20c>)
 800339c:	2200      	movs	r2, #0
 800339e:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033a0:	4b3e      	ldr	r3, [pc, #248]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033a6:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80033a8:	4b3c      	ldr	r3, [pc, #240]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80033ae:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80033b0:	4b3a      	ldr	r3, [pc, #232]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80033b6:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 80033b8:	4b38      	ldr	r3, [pc, #224]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033ba:	2220      	movs	r2, #32
 80033bc:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80033be:	4b37      	ldr	r3, [pc, #220]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80033c4:	4b35      	ldr	r3, [pc, #212]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033c6:	2204      	movs	r2, #4
 80033c8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80033ca:	4b34      	ldr	r3, [pc, #208]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033cc:	2203      	movs	r2, #3
 80033ce:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 80033d0:	4b32      	ldr	r3, [pc, #200]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033d2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80033d6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80033d8:	4b30      	ldr	r3, [pc, #192]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033da:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80033de:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 80033e0:	482e      	ldr	r0, [pc, #184]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033e2:	f003 f84b 	bl	800647c <HAL_DMA_Init>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 80033ec:	f7ff fafa 	bl	80029e4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4a2a      	ldr	r2, [pc, #168]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033f4:	641a      	str	r2, [r3, #64]	; 0x40
 80033f6:	4a29      	ldr	r2, [pc, #164]	; (800349c <HAL_SD_MspInit+0x20c>)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 80033fc:	4b29      	ldr	r3, [pc, #164]	; (80034a4 <HAL_SD_MspInit+0x214>)
 80033fe:	4a2a      	ldr	r2, [pc, #168]	; (80034a8 <HAL_SD_MspInit+0x218>)
 8003400:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 8003402:	4b28      	ldr	r3, [pc, #160]	; (80034a4 <HAL_SD_MspInit+0x214>)
 8003404:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003408:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800340a:	4b26      	ldr	r3, [pc, #152]	; (80034a4 <HAL_SD_MspInit+0x214>)
 800340c:	2240      	movs	r2, #64	; 0x40
 800340e:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003410:	4b24      	ldr	r3, [pc, #144]	; (80034a4 <HAL_SD_MspInit+0x214>)
 8003412:	2200      	movs	r2, #0
 8003414:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003416:	4b23      	ldr	r3, [pc, #140]	; (80034a4 <HAL_SD_MspInit+0x214>)
 8003418:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800341c:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800341e:	4b21      	ldr	r3, [pc, #132]	; (80034a4 <HAL_SD_MspInit+0x214>)
 8003420:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003424:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003426:	4b1f      	ldr	r3, [pc, #124]	; (80034a4 <HAL_SD_MspInit+0x214>)
 8003428:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800342c:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 800342e:	4b1d      	ldr	r3, [pc, #116]	; (80034a4 <HAL_SD_MspInit+0x214>)
 8003430:	2220      	movs	r2, #32
 8003432:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003434:	4b1b      	ldr	r3, [pc, #108]	; (80034a4 <HAL_SD_MspInit+0x214>)
 8003436:	2200      	movs	r2, #0
 8003438:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800343a:	4b1a      	ldr	r3, [pc, #104]	; (80034a4 <HAL_SD_MspInit+0x214>)
 800343c:	2204      	movs	r2, #4
 800343e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003440:	4b18      	ldr	r3, [pc, #96]	; (80034a4 <HAL_SD_MspInit+0x214>)
 8003442:	2203      	movs	r2, #3
 8003444:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8003446:	4b17      	ldr	r3, [pc, #92]	; (80034a4 <HAL_SD_MspInit+0x214>)
 8003448:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800344c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800344e:	4b15      	ldr	r3, [pc, #84]	; (80034a4 <HAL_SD_MspInit+0x214>)
 8003450:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003454:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 8003456:	4813      	ldr	r0, [pc, #76]	; (80034a4 <HAL_SD_MspInit+0x214>)
 8003458:	f003 f810 	bl	800647c <HAL_DMA_Init>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 8003462:	f7ff fabf 	bl	80029e4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a0e      	ldr	r2, [pc, #56]	; (80034a4 <HAL_SD_MspInit+0x214>)
 800346a:	63da      	str	r2, [r3, #60]	; 0x3c
 800346c:	4a0d      	ldr	r2, [pc, #52]	; (80034a4 <HAL_SD_MspInit+0x214>)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8003472:	2200      	movs	r2, #0
 8003474:	2100      	movs	r1, #0
 8003476:	2031      	movs	r0, #49	; 0x31
 8003478:	f002 ffc9 	bl	800640e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800347c:	2031      	movs	r0, #49	; 0x31
 800347e:	f002 ffe2 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8003482:	bf00      	nop
 8003484:	37b0      	adds	r7, #176	; 0xb0
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	40012c00 	.word	0x40012c00
 8003490:	40023800 	.word	0x40023800
 8003494:	40020800 	.word	0x40020800
 8003498:	40020c00 	.word	0x40020c00
 800349c:	2000043c 	.word	0x2000043c
 80034a0:	40026458 	.word	0x40026458
 80034a4:	2000049c 	.word	0x2000049c
 80034a8:	400264a0 	.word	0x400264a0

080034ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b08c      	sub	sp, #48	; 0x30
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b4:	f107 031c 	add.w	r3, r7, #28
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	605a      	str	r2, [r3, #4]
 80034be:	609a      	str	r2, [r3, #8]
 80034c0:	60da      	str	r2, [r3, #12]
 80034c2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034cc:	d131      	bne.n	8003532 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034ce:	4b42      	ldr	r3, [pc, #264]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	4a41      	ldr	r2, [pc, #260]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 80034d4:	f043 0301 	orr.w	r3, r3, #1
 80034d8:	6413      	str	r3, [r2, #64]	; 0x40
 80034da:	4b3f      	ldr	r3, [pc, #252]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 80034dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	61bb      	str	r3, [r7, #24]
 80034e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034e6:	4b3c      	ldr	r3, [pc, #240]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 80034e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ea:	4a3b      	ldr	r2, [pc, #236]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	6313      	str	r3, [r2, #48]	; 0x30
 80034f2:	4b39      	ldr	r3, [pc, #228]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	617b      	str	r3, [r7, #20]
 80034fc:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80034fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003504:	2302      	movs	r3, #2
 8003506:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003508:	2300      	movs	r3, #0
 800350a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800350c:	2300      	movs	r3, #0
 800350e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003510:	2301      	movs	r3, #1
 8003512:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003514:	f107 031c 	add.w	r3, r7, #28
 8003518:	4619      	mov	r1, r3
 800351a:	4830      	ldr	r0, [pc, #192]	; (80035dc <HAL_TIM_Base_MspInit+0x130>)
 800351c:	f003 fb54 	bl	8006bc8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003520:	2200      	movs	r2, #0
 8003522:	2100      	movs	r1, #0
 8003524:	201c      	movs	r0, #28
 8003526:	f002 ff72 	bl	800640e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800352a:	201c      	movs	r0, #28
 800352c:	f002 ff8b 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003530:	e04e      	b.n	80035d0 <HAL_TIM_Base_MspInit+0x124>
  else if(htim_base->Instance==TIM4)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a2a      	ldr	r2, [pc, #168]	; (80035e0 <HAL_TIM_Base_MspInit+0x134>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d130      	bne.n	800359e <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800353c:	4b26      	ldr	r3, [pc, #152]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 800353e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003540:	4a25      	ldr	r2, [pc, #148]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 8003542:	f043 0304 	orr.w	r3, r3, #4
 8003546:	6413      	str	r3, [r2, #64]	; 0x40
 8003548:	4b23      	ldr	r3, [pc, #140]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 800354a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354c:	f003 0304 	and.w	r3, r3, #4
 8003550:	613b      	str	r3, [r7, #16]
 8003552:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003554:	4b20      	ldr	r3, [pc, #128]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 8003556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003558:	4a1f      	ldr	r2, [pc, #124]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 800355a:	f043 0310 	orr.w	r3, r3, #16
 800355e:	6313      	str	r3, [r2, #48]	; 0x30
 8003560:	4b1d      	ldr	r3, [pc, #116]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 8003562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003564:	f003 0310 	and.w	r3, r3, #16
 8003568:	60fb      	str	r3, [r7, #12]
 800356a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800356c:	2301      	movs	r3, #1
 800356e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003570:	2302      	movs	r3, #2
 8003572:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003574:	2300      	movs	r3, #0
 8003576:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003578:	2300      	movs	r3, #0
 800357a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800357c:	2302      	movs	r3, #2
 800357e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003580:	f107 031c 	add.w	r3, r7, #28
 8003584:	4619      	mov	r1, r3
 8003586:	4817      	ldr	r0, [pc, #92]	; (80035e4 <HAL_TIM_Base_MspInit+0x138>)
 8003588:	f003 fb1e 	bl	8006bc8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800358c:	2200      	movs	r2, #0
 800358e:	2100      	movs	r1, #0
 8003590:	201e      	movs	r0, #30
 8003592:	f002 ff3c 	bl	800640e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003596:	201e      	movs	r0, #30
 8003598:	f002 ff55 	bl	8006446 <HAL_NVIC_EnableIRQ>
}
 800359c:	e018      	b.n	80035d0 <HAL_TIM_Base_MspInit+0x124>
  else if(htim_base->Instance==TIM7)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a11      	ldr	r2, [pc, #68]	; (80035e8 <HAL_TIM_Base_MspInit+0x13c>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d113      	bne.n	80035d0 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80035a8:	4b0b      	ldr	r3, [pc, #44]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 80035aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ac:	4a0a      	ldr	r2, [pc, #40]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 80035ae:	f043 0320 	orr.w	r3, r3, #32
 80035b2:	6413      	str	r3, [r2, #64]	; 0x40
 80035b4:	4b08      	ldr	r3, [pc, #32]	; (80035d8 <HAL_TIM_Base_MspInit+0x12c>)
 80035b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b8:	f003 0320 	and.w	r3, r3, #32
 80035bc:	60bb      	str	r3, [r7, #8]
 80035be:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80035c0:	2200      	movs	r2, #0
 80035c2:	2100      	movs	r1, #0
 80035c4:	2037      	movs	r0, #55	; 0x37
 80035c6:	f002 ff22 	bl	800640e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80035ca:	2037      	movs	r0, #55	; 0x37
 80035cc:	f002 ff3b 	bl	8006446 <HAL_NVIC_EnableIRQ>
}
 80035d0:	bf00      	nop
 80035d2:	3730      	adds	r7, #48	; 0x30
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	40023800 	.word	0x40023800
 80035dc:	40020000 	.word	0x40020000
 80035e0:	40000800 	.word	0x40000800
 80035e4:	40021000 	.word	0x40021000
 80035e8:	40001400 	.word	0x40001400

080035ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b0ae      	sub	sp, #184	; 0xb8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035f4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]
 80035fc:	605a      	str	r2, [r3, #4]
 80035fe:	609a      	str	r2, [r3, #8]
 8003600:	60da      	str	r2, [r3, #12]
 8003602:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003604:	f107 0320 	add.w	r3, r7, #32
 8003608:	2284      	movs	r2, #132	; 0x84
 800360a:	2100      	movs	r1, #0
 800360c:	4618      	mov	r0, r3
 800360e:	f008 f9d9 	bl	800b9c4 <memset>
  if(huart->Instance==UART4)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a64      	ldr	r2, [pc, #400]	; (80037a8 <HAL_UART_MspInit+0x1bc>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d13c      	bne.n	8003696 <HAL_UART_MspInit+0xaa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800361c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003620:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8003622:	2300      	movs	r3, #0
 8003624:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003626:	f107 0320 	add.w	r3, r7, #32
 800362a:	4618      	mov	r0, r3
 800362c:	f004 f9da 	bl	80079e4 <HAL_RCCEx_PeriphCLKConfig>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003636:	f7ff f9d5 	bl	80029e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800363a:	4b5c      	ldr	r3, [pc, #368]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	4a5b      	ldr	r2, [pc, #364]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 8003640:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003644:	6413      	str	r3, [r2, #64]	; 0x40
 8003646:	4b59      	ldr	r3, [pc, #356]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800364e:	61fb      	str	r3, [r7, #28]
 8003650:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003652:	4b56      	ldr	r3, [pc, #344]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	4a55      	ldr	r2, [pc, #340]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 8003658:	f043 0301 	orr.w	r3, r3, #1
 800365c:	6313      	str	r3, [r2, #48]	; 0x30
 800365e:	4b53      	ldr	r3, [pc, #332]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	61bb      	str	r3, [r7, #24]
 8003668:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0/WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = XSENS_UART_TX_Pin|XSENS_UART_RX_Pin;
 800366a:	2303      	movs	r3, #3
 800366c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003670:	2302      	movs	r3, #2
 8003672:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003676:	2300      	movs	r3, #0
 8003678:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800367c:	2303      	movs	r3, #3
 800367e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003682:	2308      	movs	r3, #8
 8003684:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003688:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800368c:	4619      	mov	r1, r3
 800368e:	4848      	ldr	r0, [pc, #288]	; (80037b0 <HAL_UART_MspInit+0x1c4>)
 8003690:	f003 fa9a 	bl	8006bc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003694:	e083      	b.n	800379e <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==UART7)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a46      	ldr	r2, [pc, #280]	; (80037b4 <HAL_UART_MspInit+0x1c8>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d13c      	bne.n	800371a <HAL_UART_MspInit+0x12e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80036a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036a4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 80036a6:	2300      	movs	r3, #0
 80036a8:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036aa:	f107 0320 	add.w	r3, r7, #32
 80036ae:	4618      	mov	r0, r3
 80036b0:	f004 f998 	bl	80079e4 <HAL_RCCEx_PeriphCLKConfig>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d001      	beq.n	80036be <HAL_UART_MspInit+0xd2>
      Error_Handler();
 80036ba:	f7ff f993 	bl	80029e4 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 80036be:	4b3b      	ldr	r3, [pc, #236]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	4a3a      	ldr	r2, [pc, #232]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 80036c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80036c8:	6413      	str	r3, [r2, #64]	; 0x40
 80036ca:	4b38      	ldr	r3, [pc, #224]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 80036cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80036d2:	617b      	str	r3, [r7, #20]
 80036d4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036d6:	4b35      	ldr	r3, [pc, #212]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036da:	4a34      	ldr	r2, [pc, #208]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 80036dc:	f043 0320 	orr.w	r3, r3, #32
 80036e0:	6313      	str	r3, [r2, #48]	; 0x30
 80036e2:	4b32      	ldr	r3, [pc, #200]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 80036e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e6:	f003 0320 	and.w	r3, r3, #32
 80036ea:	613b      	str	r3, [r7, #16]
 80036ec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ESP32_UART_RX_Pin|ESP32_UART_TX_Pin;
 80036ee:	23c0      	movs	r3, #192	; 0xc0
 80036f0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036f4:	2302      	movs	r3, #2
 80036f6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036fa:	2300      	movs	r3, #0
 80036fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003700:	2303      	movs	r3, #3
 8003702:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8003706:	2308      	movs	r3, #8
 8003708:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800370c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003710:	4619      	mov	r1, r3
 8003712:	4829      	ldr	r0, [pc, #164]	; (80037b8 <HAL_UART_MspInit+0x1cc>)
 8003714:	f003 fa58 	bl	8006bc8 <HAL_GPIO_Init>
}
 8003718:	e041      	b.n	800379e <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART3)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a27      	ldr	r2, [pc, #156]	; (80037bc <HAL_UART_MspInit+0x1d0>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d13c      	bne.n	800379e <HAL_UART_MspInit+0x1b2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003724:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003728:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800372a:	2300      	movs	r3, #0
 800372c:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800372e:	f107 0320 	add.w	r3, r7, #32
 8003732:	4618      	mov	r0, r3
 8003734:	f004 f956 	bl	80079e4 <HAL_RCCEx_PeriphCLKConfig>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <HAL_UART_MspInit+0x156>
      Error_Handler();
 800373e:	f7ff f951 	bl	80029e4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003742:	4b1a      	ldr	r3, [pc, #104]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	4a19      	ldr	r2, [pc, #100]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 8003748:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800374c:	6413      	str	r3, [r2, #64]	; 0x40
 800374e:	4b17      	ldr	r3, [pc, #92]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003756:	60fb      	str	r3, [r7, #12]
 8003758:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800375a:	4b14      	ldr	r3, [pc, #80]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 800375c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375e:	4a13      	ldr	r2, [pc, #76]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 8003760:	f043 0302 	orr.w	r3, r3, #2
 8003764:	6313      	str	r3, [r2, #48]	; 0x30
 8003766:	4b11      	ldr	r3, [pc, #68]	; (80037ac <HAL_UART_MspInit+0x1c0>)
 8003768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	60bb      	str	r3, [r7, #8]
 8003770:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003772:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003776:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800377a:	2302      	movs	r3, #2
 800377c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003780:	2300      	movs	r3, #0
 8003782:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003786:	2303      	movs	r3, #3
 8003788:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800378c:	2307      	movs	r3, #7
 800378e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003792:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003796:	4619      	mov	r1, r3
 8003798:	4809      	ldr	r0, [pc, #36]	; (80037c0 <HAL_UART_MspInit+0x1d4>)
 800379a:	f003 fa15 	bl	8006bc8 <HAL_GPIO_Init>
}
 800379e:	bf00      	nop
 80037a0:	37b8      	adds	r7, #184	; 0xb8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	40004c00 	.word	0x40004c00
 80037ac:	40023800 	.word	0x40023800
 80037b0:	40020000 	.word	0x40020000
 80037b4:	40007800 	.word	0x40007800
 80037b8:	40021400 	.word	0x40021400
 80037bc:	40004800 	.word	0x40004800
 80037c0:	40020400 	.word	0x40020400

080037c4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80037ca:	1d3b      	adds	r3, r7, #4
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]
 80037d0:	605a      	str	r2, [r3, #4]
 80037d2:	609a      	str	r2, [r3, #8]
 80037d4:	60da      	str	r2, [r3, #12]
 80037d6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80037d8:	4b23      	ldr	r3, [pc, #140]	; (8003868 <HAL_FMC_MspInit+0xa4>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d13f      	bne.n	8003860 <HAL_FMC_MspInit+0x9c>
    return;
  }
  FMC_Initialized = 1;
 80037e0:	4b21      	ldr	r3, [pc, #132]	; (8003868 <HAL_FMC_MspInit+0xa4>)
 80037e2:	2201      	movs	r2, #1
 80037e4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80037e6:	4b21      	ldr	r3, [pc, #132]	; (800386c <HAL_FMC_MspInit+0xa8>)
 80037e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ea:	4a20      	ldr	r2, [pc, #128]	; (800386c <HAL_FMC_MspInit+0xa8>)
 80037ec:	f043 0301 	orr.w	r3, r3, #1
 80037f0:	6393      	str	r3, [r2, #56]	; 0x38
 80037f2:	4b1e      	ldr	r3, [pc, #120]	; (800386c <HAL_FMC_MspInit+0xa8>)
 80037f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	603b      	str	r3, [r7, #0]
 80037fc:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80037fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003802:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003804:	2302      	movs	r3, #2
 8003806:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003808:	2300      	movs	r3, #0
 800380a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800380c:	2303      	movs	r3, #3
 800380e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003810:	230c      	movs	r3, #12
 8003812:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003814:	1d3b      	adds	r3, r7, #4
 8003816:	4619      	mov	r1, r3
 8003818:	4815      	ldr	r0, [pc, #84]	; (8003870 <HAL_FMC_MspInit+0xac>)
 800381a:	f003 f9d5 	bl	8006bc8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800381e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8003822:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003824:	2302      	movs	r3, #2
 8003826:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003828:	2300      	movs	r3, #0
 800382a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800382c:	2303      	movs	r3, #3
 800382e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003830:	230c      	movs	r3, #12
 8003832:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003834:	1d3b      	adds	r3, r7, #4
 8003836:	4619      	mov	r1, r3
 8003838:	480e      	ldr	r0, [pc, #56]	; (8003874 <HAL_FMC_MspInit+0xb0>)
 800383a:	f003 f9c5 	bl	8006bc8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800383e:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8003842:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003844:	2302      	movs	r3, #2
 8003846:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800384c:	2303      	movs	r3, #3
 800384e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003850:	230c      	movs	r3, #12
 8003852:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003854:	1d3b      	adds	r3, r7, #4
 8003856:	4619      	mov	r1, r3
 8003858:	4807      	ldr	r0, [pc, #28]	; (8003878 <HAL_FMC_MspInit+0xb4>)
 800385a:	f003 f9b5 	bl	8006bc8 <HAL_GPIO_Init>
 800385e:	e000      	b.n	8003862 <HAL_FMC_MspInit+0x9e>
    return;
 8003860:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8003862:	3718      	adds	r7, #24
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	20000818 	.word	0x20000818
 800386c:	40023800 	.word	0x40023800
 8003870:	40021400 	.word	0x40021400
 8003874:	40021000 	.word	0x40021000
 8003878:	40020c00 	.word	0x40020c00

0800387c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8003884:	f7ff ff9e 	bl	80037c4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8003888:	bf00      	nop
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003894:	e7fe      	b.n	8003894 <NMI_Handler+0x4>

08003896 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003896:	b480      	push	{r7}
 8003898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800389a:	e7fe      	b.n	800389a <HardFault_Handler+0x4>

0800389c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038a0:	e7fe      	b.n	80038a0 <MemManage_Handler+0x4>

080038a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038a2:	b480      	push	{r7}
 80038a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038a6:	e7fe      	b.n	80038a6 <BusFault_Handler+0x4>

080038a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038ac:	e7fe      	b.n	80038ac <UsageFault_Handler+0x4>

080038ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038ae:	b480      	push	{r7}
 80038b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038b2:	bf00      	nop
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038c0:	bf00      	nop
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr

080038ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038ca:	b480      	push	{r7}
 80038cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038ce:	bf00      	nop
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038dc:	f001 fa26 	bl	8004d2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038e0:	bf00      	nop
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80038e8:	4802      	ldr	r0, [pc, #8]	; (80038f4 <CAN1_RX0_IRQHandler+0x10>)
 80038ea:	f002 fa85 	bl	8005df8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80038ee:	bf00      	nop
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	20000368 	.word	0x20000368

080038f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80038fc:	4802      	ldr	r0, [pc, #8]	; (8003908 <TIM2_IRQHandler+0x10>)
 80038fe:	f005 ff11 	bl	8009724 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003902:	bf00      	nop
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	200004fc 	.word	0x200004fc

0800390c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003910:	4802      	ldr	r0, [pc, #8]	; (800391c <TIM4_IRQHandler+0x10>)
 8003912:	f005 ff07 	bl	8009724 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	20000548 	.word	0x20000548

08003920 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GASP_INTERRUPT_Pin);
 8003924:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003928:	f003 fb2c 	bl	8006f84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800392c:	bf00      	nop
 800392e:	bd80      	pop	{r7, pc}

08003930 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8003934:	4802      	ldr	r0, [pc, #8]	; (8003940 <SDMMC1_IRQHandler+0x10>)
 8003936:	f004 fec5 	bl	80086c4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800393a:	bf00      	nop
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	200003b8 	.word	0x200003b8

08003944 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003948:	4802      	ldr	r0, [pc, #8]	; (8003954 <TIM7_IRQHandler+0x10>)
 800394a:	f005 feeb 	bl	8009724 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800394e:	bf00      	nop
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20000594 	.word	0x20000594

08003958 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800395c:	4802      	ldr	r0, [pc, #8]	; (8003968 <DMA2_Stream0_IRQHandler+0x10>)
 800395e:	f002 febd 	bl	80066dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003962:	bf00      	nop
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	200002a8 	.word	0x200002a8

0800396c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003970:	4802      	ldr	r0, [pc, #8]	; (800397c <DMA2_Stream1_IRQHandler+0x10>)
 8003972:	f002 feb3 	bl	80066dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003976:	bf00      	nop
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	20000308 	.word	0x20000308

08003980 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8003984:	4802      	ldr	r0, [pc, #8]	; (8003990 <DMA2_Stream3_IRQHandler+0x10>)
 8003986:	f002 fea9 	bl	80066dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800398a:	bf00      	nop
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	2000043c 	.word	0x2000043c

08003994 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8003998:	4802      	ldr	r0, [pc, #8]	; (80039a4 <DMA2_Stream6_IRQHandler+0x10>)
 800399a:	f002 fe9f 	bl	80066dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800399e:	bf00      	nop
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	2000049c 	.word	0x2000049c

080039a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039b0:	4a14      	ldr	r2, [pc, #80]	; (8003a04 <_sbrk+0x5c>)
 80039b2:	4b15      	ldr	r3, [pc, #84]	; (8003a08 <_sbrk+0x60>)
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039bc:	4b13      	ldr	r3, [pc, #76]	; (8003a0c <_sbrk+0x64>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d102      	bne.n	80039ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039c4:	4b11      	ldr	r3, [pc, #68]	; (8003a0c <_sbrk+0x64>)
 80039c6:	4a12      	ldr	r2, [pc, #72]	; (8003a10 <_sbrk+0x68>)
 80039c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039ca:	4b10      	ldr	r3, [pc, #64]	; (8003a0c <_sbrk+0x64>)
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4413      	add	r3, r2
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d207      	bcs.n	80039e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039d8:	f007 fffc 	bl	800b9d4 <__errno>
 80039dc:	4603      	mov	r3, r0
 80039de:	220c      	movs	r2, #12
 80039e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80039e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80039e6:	e009      	b.n	80039fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039e8:	4b08      	ldr	r3, [pc, #32]	; (8003a0c <_sbrk+0x64>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039ee:	4b07      	ldr	r3, [pc, #28]	; (8003a0c <_sbrk+0x64>)
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4413      	add	r3, r2
 80039f6:	4a05      	ldr	r2, [pc, #20]	; (8003a0c <_sbrk+0x64>)
 80039f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80039fa:	68fb      	ldr	r3, [r7, #12]
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3718      	adds	r7, #24
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	20050000 	.word	0x20050000
 8003a08:	00000400 	.word	0x00000400
 8003a0c:	2000081c 	.word	0x2000081c
 8003a10:	20000998 	.word	0x20000998

08003a14 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a18:	4b06      	ldr	r3, [pc, #24]	; (8003a34 <SystemInit+0x20>)
 8003a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a1e:	4a05      	ldr	r2, [pc, #20]	; (8003a34 <SystemInit+0x20>)
 8003a20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a28:	bf00      	nop
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	e000ed00 	.word	0xe000ed00

08003a38 <traction_control_PID>:
const uint8_t kI = 0;
const uint8_t kD = 0;

const uint16_t TC_torque_limit = 100;

void traction_control_PID(uint32_t fr_wheel_speed, uint32_t fl_wheel_speed) {
 8003a38:	b5b0      	push	{r4, r5, r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
    if (state != DRIVE) return;
 8003a42:	4b51      	ldr	r3, [pc, #324]	; (8003b88 <traction_control_PID+0x150>)
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b03      	cmp	r3, #3
 8003a4a:	f040 8099 	bne.w	8003b80 <traction_control_PID+0x148>

    const float avg_front_wheel_speed = (fr_wheel_speed + fl_wheel_speed)/2.0;
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	4413      	add	r3, r2
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7fc fd6d 	bl	8000534 <__aeabi_ui2d>
 8003a5a:	f04f 0200 	mov.w	r2, #0
 8003a5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003a62:	f7fc ff0b 	bl	800087c <__aeabi_ddiv>
 8003a66:	4602      	mov	r2, r0
 8003a68:	460b      	mov	r3, r1
 8003a6a:	4610      	mov	r0, r2
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	f7fc ffed 	bl	8000a4c <__aeabi_d2f>
 8003a72:	4603      	mov	r3, r0
 8003a74:	617b      	str	r3, [r7, #20]
    const float avg_back_wheel_speed = back_right_wheel_speed; // (back_right_wheel_speed + back_left_wheel_speed)/2.0;
 8003a76:	4b45      	ldr	r3, [pc, #276]	; (8003b8c <traction_control_PID+0x154>)
 8003a78:	881b      	ldrh	r3, [r3, #0]
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	ee07 3a90 	vmov	s15, r3
 8003a80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a84:	edc7 7a04 	vstr	s15, [r7, #16]
//    const float conversion_factor = (2*pi*wheel_radius)/pulses_per_rev;
    const float current_slip_ratio = avg_back_wheel_speed/avg_front_wheel_speed*((2*pi)/60.0); // (avg_back_wheel_speed*conversion_factor) / (avg_front_wheel_speed*conversion_factor);
 8003a88:	ed97 7a04 	vldr	s14, [r7, #16]
 8003a8c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003a90:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003a94:	ee16 0a90 	vmov	r0, s13
 8003a98:	f7fc fd6e 	bl	8000578 <__aeabi_f2d>
 8003a9c:	4604      	mov	r4, r0
 8003a9e:	460d      	mov	r5, r1
 8003aa0:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8003b90 <traction_control_PID+0x158>
 8003aa4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003aa8:	ee17 0a90 	vmov	r0, s15
 8003aac:	f7fc fd64 	bl	8000578 <__aeabi_f2d>
 8003ab0:	f04f 0200 	mov.w	r2, #0
 8003ab4:	4b37      	ldr	r3, [pc, #220]	; (8003b94 <traction_control_PID+0x15c>)
 8003ab6:	f7fc fee1 	bl	800087c <__aeabi_ddiv>
 8003aba:	4602      	mov	r2, r0
 8003abc:	460b      	mov	r3, r1
 8003abe:	4620      	mov	r0, r4
 8003ac0:	4629      	mov	r1, r5
 8003ac2:	f7fc fdb1 	bl	8000628 <__aeabi_dmul>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	460b      	mov	r3, r1
 8003aca:	4610      	mov	r0, r2
 8003acc:	4619      	mov	r1, r3
 8003ace:	f7fc ffbd 	bl	8000a4c <__aeabi_d2f>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	60fb      	str	r3, [r7, #12]

    // if target slip ratio has been achieved
//    if (current_slip_ratio < target_slip_ratio + 0.001 || current_slip_ratio > target_slip_ratio - 0.001) return;

    pid_error = target_slip_ratio - current_slip_ratio;
 8003ad6:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8003b98 <traction_control_PID+0x160>
 8003ada:	edd7 7a03 	vldr	s15, [r7, #12]
 8003ade:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ae2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ae6:	ee17 3a90 	vmov	r3, s15
 8003aea:	b29a      	uxth	r2, r3
 8003aec:	4b2b      	ldr	r3, [pc, #172]	; (8003b9c <traction_control_PID+0x164>)
 8003aee:	801a      	strh	r2, [r3, #0]
    integral = integral + pid_error;
 8003af0:	4b2b      	ldr	r3, [pc, #172]	; (8003ba0 <traction_control_PID+0x168>)
 8003af2:	881b      	ldrh	r3, [r3, #0]
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	4b29      	ldr	r3, [pc, #164]	; (8003b9c <traction_control_PID+0x164>)
 8003af8:	881b      	ldrh	r3, [r3, #0]
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	4413      	add	r3, r2
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	4b27      	ldr	r3, [pc, #156]	; (8003ba0 <traction_control_PID+0x168>)
 8003b02:	801a      	strh	r2, [r3, #0]
    derivative = pid_error - prev_pid_error;
 8003b04:	4b25      	ldr	r3, [pc, #148]	; (8003b9c <traction_control_PID+0x164>)
 8003b06:	881b      	ldrh	r3, [r3, #0]
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	4b26      	ldr	r3, [pc, #152]	; (8003ba4 <traction_control_PID+0x16c>)
 8003b0c:	881b      	ldrh	r3, [r3, #0]
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	4b24      	ldr	r3, [pc, #144]	; (8003ba8 <traction_control_PID+0x170>)
 8003b16:	801a      	strh	r2, [r3, #0]

    TC_control_var = (kP * pid_error) + (kI * integral) + (kD * derivative);
 8003b18:	2300      	movs	r3, #0
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	4b1f      	ldr	r3, [pc, #124]	; (8003b9c <traction_control_PID+0x164>)
 8003b1e:	881b      	ldrh	r3, [r3, #0]
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	fb12 f303 	smulbb	r3, r2, r3
 8003b26:	b29a      	uxth	r2, r3
 8003b28:	2300      	movs	r3, #0
 8003b2a:	b299      	uxth	r1, r3
 8003b2c:	4b1c      	ldr	r3, [pc, #112]	; (8003ba0 <traction_control_PID+0x168>)
 8003b2e:	881b      	ldrh	r3, [r3, #0]
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	fb11 f303 	smulbb	r3, r1, r3
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	4413      	add	r3, r2
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	b299      	uxth	r1, r3
 8003b40:	4b19      	ldr	r3, [pc, #100]	; (8003ba8 <traction_control_PID+0x170>)
 8003b42:	881b      	ldrh	r3, [r3, #0]
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	fb11 f303 	smulbb	r3, r1, r3
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	4413      	add	r3, r2
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	4b16      	ldr	r3, [pc, #88]	; (8003bac <traction_control_PID+0x174>)
 8003b52:	801a      	strh	r2, [r3, #0]

    // limit PID torque request
    if (TC_control_var > TC_torque_limit) TC_control_var = TC_torque_limit;
 8003b54:	4b15      	ldr	r3, [pc, #84]	; (8003bac <traction_control_PID+0x174>)
 8003b56:	881b      	ldrh	r3, [r3, #0]
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	2264      	movs	r2, #100	; 0x64
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d902      	bls.n	8003b66 <traction_control_PID+0x12e>
 8003b60:	2264      	movs	r2, #100	; 0x64
 8003b62:	4b12      	ldr	r3, [pc, #72]	; (8003bac <traction_control_PID+0x174>)
 8003b64:	801a      	strh	r2, [r3, #0]
    if (TC_control_var < 0) TC_control_var = 0; // not the best way but works for now
 8003b66:	4b11      	ldr	r3, [pc, #68]	; (8003bac <traction_control_PID+0x174>)
 8003b68:	881b      	ldrh	r3, [r3, #0]

    TC_torque_adjustment = TC_control_var;
 8003b6a:	4b10      	ldr	r3, [pc, #64]	; (8003bac <traction_control_PID+0x174>)
 8003b6c:	881b      	ldrh	r3, [r3, #0]
 8003b6e:	b29a      	uxth	r2, r3
 8003b70:	4b0f      	ldr	r3, [pc, #60]	; (8003bb0 <traction_control_PID+0x178>)
 8003b72:	801a      	strh	r2, [r3, #0]

    prev_pid_error = pid_error;
 8003b74:	4b09      	ldr	r3, [pc, #36]	; (8003b9c <traction_control_PID+0x164>)
 8003b76:	881b      	ldrh	r3, [r3, #0]
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ba4 <traction_control_PID+0x16c>)
 8003b7c:	801a      	strh	r2, [r3, #0]
 8003b7e:	e000      	b.n	8003b82 <traction_control_PID+0x14a>
    if (state != DRIVE) return;
 8003b80:	bf00      	nop
}
 8003b82:	3718      	adds	r7, #24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bdb0      	pop	{r4, r5, r7, pc}
 8003b88:	2000008d 	.word	0x2000008d
 8003b8c:	2000011e 	.word	0x2000011e
 8003b90:	4048f5c3 	.word	0x4048f5c3
 8003b94:	404e0000 	.word	0x404e0000
 8003b98:	3dcccccd 	.word	0x3dcccccd
 8003b9c:	20000824 	.word	0x20000824
 8003ba0:	20000828 	.word	0x20000828
 8003ba4:	20000826 	.word	0x20000826
 8003ba8:	2000082a 	.word	0x2000082a
 8003bac:	20000820 	.word	0x20000820
 8003bb0:	20000822 	.word	0x20000822

08003bb4 <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b087      	sub	sp, #28
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	4611      	mov	r1, r2
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	80fb      	strh	r3, [r7, #6]
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	80bb      	strh	r3, [r7, #4]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	68ba      	ldr	r2, [r7, #8]
 8003bce:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	88fa      	ldrh	r2, [r7, #6]
 8003bd4:	809a      	strh	r2, [r3, #4]
   g->y_dim = y;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	88ba      	ldrh	r2, [r7, #4]
 8003bda:	80da      	strh	r2, [r3, #6]
   g->console.x_start = 4;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2204      	movs	r2, #4
 8003be0:	841a      	strh	r2, [r3, #32]
   g->console.y_start = 4;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2204      	movs	r2, #4
 8003be6:	845a      	strh	r2, [r3, #34]	; 0x22
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	b21a      	sxth	r2, r3
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	849a      	strh	r2, [r3, #36]	; 0x24
   g->console.y_end = g->y_dim - g->console.x_start-1;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	b21a      	sxth	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	84da      	strh	r2, [r3, #38]	; 0x26
   g->console.x_pos = g->console.x_end;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	; 0x24
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	839a      	strh	r2, [r3, #28]
   g->console.y_pos = g->console.y_end;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	83da      	strh	r2, [r3, #30]
   g->char_h_space = 1;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
   g->char_v_space = 1;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
   g->font.p = NULL;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	62da      	str	r2, [r3, #44]	; 0x2c
   g->font.char_height = 0;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	869a      	strh	r2, [r3, #52]	; 0x34
   g->font.char_width = 0;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	865a      	strh	r2, [r3, #50]	; 0x32
   g->font.start_char = 0;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	86da      	strh	r2, [r3, #54]	; 0x36
   g->font.end_char = 0;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	871a      	strh	r2, [r3, #56]	; 0x38
   g->font.widths = NULL;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	63da      	str	r2, [r3, #60]	; 0x3c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f645 425d 	movw	r2, #23645	; 0x5c5d
 8003c72:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
   #endif
   g->fore_color = C_WHITE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003c7c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
   g->back_color = C_BLACK;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
   g->next_window = NULL;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	611a      	str	r2, [r3, #16]
   g->active_window = NULL;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	615a      	str	r2, [r3, #20]
   g->last_window = NULL;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	619a      	str	r2, [r3, #24]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	75fb      	strb	r3, [r7, #23]
 8003c9e:	e010      	b.n	8003cc2 <UG_Init+0x10e>
   {
      g->driver[i].driver = NULL;
 8003ca0:	7dfb      	ldrb	r3, [r7, #23]
 8003ca2:	68fa      	ldr	r2, [r7, #12]
 8003ca4:	3309      	adds	r3, #9
 8003ca6:	00db      	lsls	r3, r3, #3
 8003ca8:	4413      	add	r3, r2
 8003caa:	2200      	movs	r2, #0
 8003cac:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 8003cae:	7dfb      	ldrb	r3, [r7, #23]
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	3309      	adds	r3, #9
 8003cb4:	00db      	lsls	r3, r3, #3
 8003cb6:	4413      	add	r3, r2
 8003cb8:	2200      	movs	r2, #0
 8003cba:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8003cbc:	7dfb      	ldrb	r3, [r7, #23]
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	75fb      	strb	r3, [r7, #23]
 8003cc2:	7dfb      	ldrb	r3, [r7, #23]
 8003cc4:	2b06      	cmp	r3, #6
 8003cc6:	d9eb      	bls.n	8003ca0 <UG_Init+0xec>
   }

   gui = g;
 8003cc8:	4a04      	ldr	r2, [pc, #16]	; (8003cdc <UG_Init+0x128>)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6013      	str	r3, [r2, #0]
   return 1;
 8003cce:	2301      	movs	r3, #1
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	371c      	adds	r7, #28
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr
 8003cdc:	2000082c 	.word	0x2000082c

08003ce0 <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 8003ce0:	b4b0      	push	{r4, r5, r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 8003ce8:	4b07      	ldr	r3, [pc, #28]	; (8003d08 <UG_FontSelect+0x28>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	f103 042c 	add.w	r4, r3, #44	; 0x2c
 8003cf2:	4615      	mov	r5, r2
 8003cf4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003cf6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003cf8:	682b      	ldr	r3, [r5, #0]
 8003cfa:	6023      	str	r3, [r4, #0]
}
 8003cfc:	bf00      	nop
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bcb0      	pop	{r4, r5, r7}
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	2000082c 	.word	0x2000082c

08003d0c <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af02      	add	r7, sp, #8
 8003d12:	4603      	mov	r3, r0
 8003d14:	80fb      	strh	r3, [r7, #6]
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
 8003d16:	4b0d      	ldr	r3, [pc, #52]	; (8003d4c <UG_FillScreen+0x40>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	3b01      	subs	r3, #1
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	b21a      	sxth	r2, r3
 8003d26:	4b09      	ldr	r3, [pc, #36]	; (8003d4c <UG_FillScreen+0x40>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	3b01      	subs	r3, #1
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	b219      	sxth	r1, r3
 8003d36:	88fb      	ldrh	r3, [r7, #6]
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	2000      	movs	r0, #0
 8003d40:	f000 f806 	bl	8003d50 <UG_FillFrame>
}
 8003d44:	bf00      	nop
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	2000082c 	.word	0x2000082c

08003d50 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8003d50:	b5b0      	push	{r4, r5, r7, lr}
 8003d52:	b086      	sub	sp, #24
 8003d54:	af02      	add	r7, sp, #8
 8003d56:	4604      	mov	r4, r0
 8003d58:	4608      	mov	r0, r1
 8003d5a:	4611      	mov	r1, r2
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	4623      	mov	r3, r4
 8003d60:	80fb      	strh	r3, [r7, #6]
 8003d62:	4603      	mov	r3, r0
 8003d64:	80bb      	strh	r3, [r7, #4]
 8003d66:	460b      	mov	r3, r1
 8003d68:	807b      	strh	r3, [r7, #2]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	803b      	strh	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 8003d6e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003d72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	da05      	bge.n	8003d86 <UG_FillFrame+0x36>
   {
      n = x2;
 8003d7a:	887b      	ldrh	r3, [r7, #2]
 8003d7c:	81fb      	strh	r3, [r7, #14]
      x2 = x1;
 8003d7e:	88fb      	ldrh	r3, [r7, #6]
 8003d80:	807b      	strh	r3, [r7, #2]
      x1 = n;
 8003d82:	89fb      	ldrh	r3, [r7, #14]
 8003d84:	80fb      	strh	r3, [r7, #6]
   }
   if ( y2 < y1 )
 8003d86:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003d8a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	da05      	bge.n	8003d9e <UG_FillFrame+0x4e>
   {
      n = y2;
 8003d92:	883b      	ldrh	r3, [r7, #0]
 8003d94:	81fb      	strh	r3, [r7, #14]
      y2 = y1;
 8003d96:	88bb      	ldrh	r3, [r7, #4]
 8003d98:	803b      	strh	r3, [r7, #0]
      y1 = n;
 8003d9a:	89fb      	ldrh	r3, [r7, #14]
 8003d9c:	80bb      	strh	r3, [r7, #4]
   }

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 8003d9e:	4b23      	ldr	r3, [pc, #140]	; (8003e2c <UG_FillFrame+0xdc>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003da6:	f003 0302 	and.w	r3, r3, #2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d012      	beq.n	8003dd4 <UG_FillFrame+0x84>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8003dae:	4b1f      	ldr	r3, [pc, #124]	; (8003e2c <UG_FillFrame+0xdc>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db4:	461d      	mov	r5, r3
 8003db6:	f9b7 4000 	ldrsh.w	r4, [r7]
 8003dba:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003dbe:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003dc2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003dc6:	8c3b      	ldrh	r3, [r7, #32]
 8003dc8:	9300      	str	r3, [sp, #0]
 8003dca:	4623      	mov	r3, r4
 8003dcc:	47a8      	blx	r5
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d027      	beq.n	8003e24 <UG_FillFrame+0xd4>
   }

   for( m=y1; m<=y2; m++ )
 8003dd4:	88bb      	ldrh	r3, [r7, #4]
 8003dd6:	81bb      	strh	r3, [r7, #12]
 8003dd8:	e01d      	b.n	8003e16 <UG_FillFrame+0xc6>
   {
      for( n=x1; n<=x2; n++ )
 8003dda:	88fb      	ldrh	r3, [r7, #6]
 8003ddc:	81fb      	strh	r3, [r7, #14]
 8003dde:	e00e      	b.n	8003dfe <UG_FillFrame+0xae>
      {
         gui->pset(n,m,c);
 8003de0:	4b12      	ldr	r3, [pc, #72]	; (8003e2c <UG_FillFrame+0xdc>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	8c3a      	ldrh	r2, [r7, #32]
 8003de8:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8003dec:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8003df0:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 8003df2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	3301      	adds	r3, #1
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	81fb      	strh	r3, [r7, #14]
 8003dfe:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003e02:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	ddea      	ble.n	8003de0 <UG_FillFrame+0x90>
   for( m=y1; m<=y2; m++ )
 8003e0a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	3301      	adds	r3, #1
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	81bb      	strh	r3, [r7, #12]
 8003e16:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003e1a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	dddb      	ble.n	8003dda <UG_FillFrame+0x8a>
 8003e22:	e000      	b.n	8003e26 <UG_FillFrame+0xd6>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8003e24:	bf00      	nop
      }
   }
}
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bdb0      	pop	{r4, r5, r7, pc}
 8003e2c:	2000082c 	.word	0x2000082c

08003e30 <UG_PutString>:
      }
   }
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 8003e30:	b590      	push	{r4, r7, lr}
 8003e32:	b087      	sub	sp, #28
 8003e34:	af02      	add	r7, sp, #8
 8003e36:	4603      	mov	r3, r0
 8003e38:	603a      	str	r2, [r7, #0]
 8003e3a:	80fb      	strh	r3, [r7, #6]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	80bb      	strh	r3, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 8003e40:	88fb      	ldrh	r3, [r7, #6]
 8003e42:	81fb      	strh	r3, [r7, #14]
   yp=y;
 8003e44:	88bb      	ldrh	r3, [r7, #4]
 8003e46:	81bb      	strh	r3, [r7, #12]

   while ( *str != 0 )
 8003e48:	e06d      	b.n	8003f26 <UG_PutString+0xf6>
   {
      chr = *str++;
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	1c5a      	adds	r2, r3, #1
 8003e4e:	603a      	str	r2, [r7, #0]
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	72fb      	strb	r3, [r7, #11]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8003e54:	7afb      	ldrb	r3, [r7, #11]
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	4b37      	ldr	r3, [pc, #220]	; (8003f38 <UG_PutString+0x108>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d361      	bcc.n	8003f26 <UG_PutString+0xf6>
 8003e62:	7afb      	ldrb	r3, [r7, #11]
 8003e64:	b29a      	uxth	r2, r3
 8003e66:	4b34      	ldr	r3, [pc, #208]	; (8003f38 <UG_PutString+0x108>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d900      	bls.n	8003e72 <UG_PutString+0x42>
 8003e70:	e059      	b.n	8003f26 <UG_PutString+0xf6>
      if ( chr == '\n' )
 8003e72:	7afb      	ldrb	r3, [r7, #11]
 8003e74:	2b0a      	cmp	r3, #10
 8003e76:	d104      	bne.n	8003e82 <UG_PutString+0x52>
      {
         xp = gui->x_dim;
 8003e78:	4b2f      	ldr	r3, [pc, #188]	; (8003f38 <UG_PutString+0x108>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	889b      	ldrh	r3, [r3, #4]
 8003e7e:	81fb      	strh	r3, [r7, #14]
         continue;
 8003e80:	e051      	b.n	8003f26 <UG_PutString+0xf6>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8003e82:	4b2d      	ldr	r3, [pc, #180]	; (8003f38 <UG_PutString+0x108>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00a      	beq.n	8003ea2 <UG_PutString+0x72>
 8003e8c:	4b2a      	ldr	r3, [pc, #168]	; (8003f38 <UG_PutString+0x108>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e92:	7afa      	ldrb	r2, [r7, #11]
 8003e94:	4928      	ldr	r1, [pc, #160]	; (8003f38 <UG_PutString+0x108>)
 8003e96:	6809      	ldr	r1, [r1, #0]
 8003e98:	8ec9      	ldrh	r1, [r1, #54]	; 0x36
 8003e9a:	1a52      	subs	r2, r2, r1
 8003e9c:	4413      	add	r3, r2
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	e004      	b.n	8003eac <UG_PutString+0x7c>
 8003ea2:	4b25      	ldr	r3, [pc, #148]	; (8003f38 <UG_PutString+0x108>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	72bb      	strb	r3, [r7, #10]

      if ( xp + cw > gui->x_dim - 1 )
 8003eae:	4b22      	ldr	r3, [pc, #136]	; (8003f38 <UG_PutString+0x108>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003ebc:	7abb      	ldrb	r3, [r7, #10]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	4299      	cmp	r1, r3
 8003ec2:	dc11      	bgt.n	8003ee8 <UG_PutString+0xb8>
      {
         xp = x;
 8003ec4:	88fb      	ldrh	r3, [r7, #6]
 8003ec6:	81fb      	strh	r3, [r7, #14]
         yp += gui->font.char_height+gui->char_v_space;
 8003ec8:	4b1b      	ldr	r3, [pc, #108]	; (8003f38 <UG_PutString+0x108>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	4b19      	ldr	r3, [pc, #100]	; (8003f38 <UG_PutString+0x108>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f993 3041 	ldrsb.w	r3, [r3, #65]	; 0x41
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	4413      	add	r3, r2
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	89bb      	ldrh	r3, [r7, #12]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	81bb      	strh	r3, [r7, #12]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 8003ee8:	4b13      	ldr	r3, [pc, #76]	; (8003f38 <UG_PutString+0x108>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f8b3 4042 	ldrh.w	r4, [r3, #66]	; 0x42
 8003ef0:	4b11      	ldr	r3, [pc, #68]	; (8003f38 <UG_PutString+0x108>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003ef8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003efc:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8003f00:	7af8      	ldrb	r0, [r7, #11]
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	4623      	mov	r3, r4
 8003f06:	f000 f89d 	bl	8004044 <UG_PutChar>

      xp += cw + gui->char_h_space;
 8003f0a:	7abb      	ldrb	r3, [r7, #10]
 8003f0c:	b21a      	sxth	r2, r3
 8003f0e:	4b0a      	ldr	r3, [pc, #40]	; (8003f38 <UG_PutString+0x108>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f993 3040 	ldrsb.w	r3, [r3, #64]	; 0x40
 8003f16:	b21b      	sxth	r3, r3
 8003f18:	4413      	add	r3, r2
 8003f1a:	b21b      	sxth	r3, r3
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	89fb      	ldrh	r3, [r7, #14]
 8003f20:	4413      	add	r3, r2
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	81fb      	strh	r3, [r7, #14]
   while ( *str != 0 )
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d18d      	bne.n	8003e4a <UG_PutString+0x1a>
   }
}
 8003f2e:	bf00      	nop
 8003f30:	bf00      	nop
 8003f32:	3714      	adds	r7, #20
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd90      	pop	{r4, r7, pc}
 8003f38:	2000082c 	.word	0x2000082c

08003f3c <UG_PutColorString>:

// FRUCD addition
void UG_PutColorString( UG_S16 x, UG_S16 y, char* str, UG_COLOR fc, UG_COLOR bc )
{
 8003f3c:	b590      	push	{r4, r7, lr}
 8003f3e:	b089      	sub	sp, #36	; 0x24
 8003f40:	af02      	add	r7, sp, #8
 8003f42:	60ba      	str	r2, [r7, #8]
 8003f44:	461a      	mov	r2, r3
 8003f46:	4603      	mov	r3, r0
 8003f48:	81fb      	strh	r3, [r7, #14]
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	81bb      	strh	r3, [r7, #12]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	80fb      	strh	r3, [r7, #6]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 8003f52:	89fb      	ldrh	r3, [r7, #14]
 8003f54:	82fb      	strh	r3, [r7, #22]
   yp=y;
 8003f56:	89bb      	ldrh	r3, [r7, #12]
 8003f58:	82bb      	strh	r3, [r7, #20]

   while ( *str != 0 )
 8003f5a:	e067      	b.n	800402c <UG_PutColorString+0xf0>
   {
      chr = *str++;
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	1c5a      	adds	r2, r3, #1
 8003f60:	60ba      	str	r2, [r7, #8]
 8003f62:	781b      	ldrb	r3, [r3, #0]
 8003f64:	74fb      	strb	r3, [r7, #19]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8003f66:	7cfb      	ldrb	r3, [r7, #19]
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	4b35      	ldr	r3, [pc, #212]	; (8004040 <UG_PutColorString+0x104>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d35b      	bcc.n	800402c <UG_PutColorString+0xf0>
 8003f74:	7cfb      	ldrb	r3, [r7, #19]
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	4b31      	ldr	r3, [pc, #196]	; (8004040 <UG_PutColorString+0x104>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d900      	bls.n	8003f84 <UG_PutColorString+0x48>
 8003f82:	e053      	b.n	800402c <UG_PutColorString+0xf0>
      if ( chr == '\n' )
 8003f84:	7cfb      	ldrb	r3, [r7, #19]
 8003f86:	2b0a      	cmp	r3, #10
 8003f88:	d104      	bne.n	8003f94 <UG_PutColorString+0x58>
      {
         xp = gui->x_dim;
 8003f8a:	4b2d      	ldr	r3, [pc, #180]	; (8004040 <UG_PutColorString+0x104>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	889b      	ldrh	r3, [r3, #4]
 8003f90:	82fb      	strh	r3, [r7, #22]
         continue;
 8003f92:	e04b      	b.n	800402c <UG_PutColorString+0xf0>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8003f94:	4b2a      	ldr	r3, [pc, #168]	; (8004040 <UG_PutColorString+0x104>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <UG_PutColorString+0x78>
 8003f9e:	4b28      	ldr	r3, [pc, #160]	; (8004040 <UG_PutColorString+0x104>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa4:	7cfa      	ldrb	r2, [r7, #19]
 8003fa6:	4926      	ldr	r1, [pc, #152]	; (8004040 <UG_PutColorString+0x104>)
 8003fa8:	6809      	ldr	r1, [r1, #0]
 8003faa:	8ec9      	ldrh	r1, [r1, #54]	; 0x36
 8003fac:	1a52      	subs	r2, r2, r1
 8003fae:	4413      	add	r3, r2
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	e004      	b.n	8003fbe <UG_PutColorString+0x82>
 8003fb4:	4b22      	ldr	r3, [pc, #136]	; (8004040 <UG_PutColorString+0x104>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	74bb      	strb	r3, [r7, #18]

      if ( xp + cw > gui->x_dim - 1 )
 8003fc0:	4b1f      	ldr	r3, [pc, #124]	; (8004040 <UG_PutColorString+0x104>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003fc8:	4619      	mov	r1, r3
 8003fca:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003fce:	7cbb      	ldrb	r3, [r7, #18]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	4299      	cmp	r1, r3
 8003fd4:	dc11      	bgt.n	8003ffa <UG_PutColorString+0xbe>
      {
         xp = x;
 8003fd6:	89fb      	ldrh	r3, [r7, #14]
 8003fd8:	82fb      	strh	r3, [r7, #22]
         yp += gui->font.char_height+gui->char_v_space;
 8003fda:	4b19      	ldr	r3, [pc, #100]	; (8004040 <UG_PutColorString+0x104>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	4b16      	ldr	r3, [pc, #88]	; (8004040 <UG_PutColorString+0x104>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f993 3041 	ldrsb.w	r3, [r3, #65]	; 0x41
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	4413      	add	r3, r2
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	8abb      	ldrh	r3, [r7, #20]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	82bb      	strh	r3, [r7, #20]
      }

      UG_PutChar(chr, xp, yp, fc, bc);
 8003ffa:	88fc      	ldrh	r4, [r7, #6]
 8003ffc:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004000:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8004004:	7cf8      	ldrb	r0, [r7, #19]
 8004006:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	4623      	mov	r3, r4
 800400c:	f000 f81a 	bl	8004044 <UG_PutChar>

      xp += cw + gui->char_h_space;
 8004010:	7cbb      	ldrb	r3, [r7, #18]
 8004012:	b21a      	sxth	r2, r3
 8004014:	4b0a      	ldr	r3, [pc, #40]	; (8004040 <UG_PutColorString+0x104>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f993 3040 	ldrsb.w	r3, [r3, #64]	; 0x40
 800401c:	b21b      	sxth	r3, r3
 800401e:	4413      	add	r3, r2
 8004020:	b21b      	sxth	r3, r3
 8004022:	b29a      	uxth	r2, r3
 8004024:	8afb      	ldrh	r3, [r7, #22]
 8004026:	4413      	add	r3, r2
 8004028:	b29b      	uxth	r3, r3
 800402a:	82fb      	strh	r3, [r7, #22]
   while ( *str != 0 )
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d193      	bne.n	8003f5c <UG_PutColorString+0x20>
   }
}
 8004034:	bf00      	nop
 8004036:	bf00      	nop
 8004038:	371c      	adds	r7, #28
 800403a:	46bd      	mov	sp, r7
 800403c:	bd90      	pop	{r4, r7, pc}
 800403e:	bf00      	nop
 8004040:	2000082c 	.word	0x2000082c

08004044 <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 8004044:	b590      	push	{r4, r7, lr}
 8004046:	b085      	sub	sp, #20
 8004048:	af02      	add	r7, sp, #8
 800404a:	4604      	mov	r4, r0
 800404c:	4608      	mov	r0, r1
 800404e:	4611      	mov	r1, r2
 8004050:	461a      	mov	r2, r3
 8004052:	4623      	mov	r3, r4
 8004054:	71fb      	strb	r3, [r7, #7]
 8004056:	4603      	mov	r3, r0
 8004058:	80bb      	strh	r3, [r7, #4]
 800405a:	460b      	mov	r3, r1
 800405c:	807b      	strh	r3, [r7, #2]
 800405e:	4613      	mov	r3, r2
 8004060:	803b      	strh	r3, [r7, #0]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8004062:	4b09      	ldr	r3, [pc, #36]	; (8004088 <UG_PutChar+0x44>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	332c      	adds	r3, #44	; 0x2c
 8004068:	883c      	ldrh	r4, [r7, #0]
 800406a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800406e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004072:	79f8      	ldrb	r0, [r7, #7]
 8004074:	9301      	str	r3, [sp, #4]
 8004076:	8b3b      	ldrh	r3, [r7, #24]
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	4623      	mov	r3, r4
 800407c:	f000 f852 	bl	8004124 <_UG_PutChar>
}
 8004080:	bf00      	nop
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	bd90      	pop	{r4, r7, pc}
 8004088:	2000082c 	.word	0x2000082c

0800408c <UG_SetForecolor>:
{
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	4603      	mov	r3, r0
 8004094:	80fb      	strh	r3, [r7, #6]
   gui->fore_color = c;
 8004096:	4b05      	ldr	r3, [pc, #20]	; (80040ac <UG_SetForecolor+0x20>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	88fa      	ldrh	r2, [r7, #6]
 800409c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	2000082c 	.word	0x2000082c

080040b0 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	4603      	mov	r3, r0
 80040b8:	80fb      	strh	r3, [r7, #6]
   gui->back_color = c;
 80040ba:	4b05      	ldr	r3, [pc, #20]	; (80040d0 <UG_SetBackcolor+0x20>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	88fa      	ldrh	r2, [r7, #6]
 80040c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr
 80040d0:	2000082c 	.word	0x2000082c

080040d4 <UG_FontSetHSpace>:
{
   return gui->y_dim;
}

void UG_FontSetHSpace( UG_U16 s )
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	4603      	mov	r3, r0
 80040dc:	80fb      	strh	r3, [r7, #6]
   gui->char_h_space = s;
 80040de:	4b06      	ldr	r3, [pc, #24]	; (80040f8 <UG_FontSetHSpace+0x24>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	88fa      	ldrh	r2, [r7, #6]
 80040e4:	b252      	sxtb	r2, r2
 80040e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80040ea:	bf00      	nop
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	2000082c 	.word	0x2000082c

080040fc <UG_FontSetVSpace>:

void UG_FontSetVSpace( UG_U16 s )
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	4603      	mov	r3, r0
 8004104:	80fb      	strh	r3, [r7, #6]
   gui->char_v_space = s;
 8004106:	4b06      	ldr	r3, [pc, #24]	; (8004120 <UG_FontSetVSpace+0x24>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	88fa      	ldrh	r2, [r7, #6]
 800410c:	b252      	sxtb	r2, r2
 800410e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8004112:	bf00      	nop
 8004114:	370c      	adds	r7, #12
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	2000082c 	.word	0x2000082c

08004124 <_UG_PutChar>:
   }
}
*/

void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 8004124:	b5b0      	push	{r4, r5, r7, lr}
 8004126:	b08a      	sub	sp, #40	; 0x28
 8004128:	af00      	add	r7, sp, #0
 800412a:	4604      	mov	r4, r0
 800412c:	4608      	mov	r0, r1
 800412e:	4611      	mov	r1, r2
 8004130:	461a      	mov	r2, r3
 8004132:	4623      	mov	r3, r4
 8004134:	71fb      	strb	r3, [r7, #7]
 8004136:	4603      	mov	r3, r0
 8004138:	80bb      	strh	r3, [r7, #4]
 800413a:	460b      	mov	r3, r1
 800413c:	807b      	strh	r3, [r7, #2]
 800413e:	4613      	mov	r3, r2
 8004140:	803b      	strh	r3, [r7, #0]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 8004142:	79fb      	ldrb	r3, [r7, #7]
 8004144:	763b      	strb	r3, [r7, #24]

   switch ( bt )
 8004146:	7e3b      	ldrb	r3, [r7, #24]
 8004148:	2bfc      	cmp	r3, #252	; 0xfc
 800414a:	dc77      	bgt.n	800423c <_UG_PutChar+0x118>
 800414c:	2bd6      	cmp	r3, #214	; 0xd6
 800414e:	da08      	bge.n	8004162 <_UG_PutChar+0x3e>
 8004150:	2bc4      	cmp	r3, #196	; 0xc4
 8004152:	d06a      	beq.n	800422a <_UG_PutChar+0x106>
 8004154:	2bc4      	cmp	r3, #196	; 0xc4
 8004156:	dc71      	bgt.n	800423c <_UG_PutChar+0x118>
 8004158:	2bb0      	cmp	r3, #176	; 0xb0
 800415a:	d06c      	beq.n	8004236 <_UG_PutChar+0x112>
 800415c:	2bb5      	cmp	r3, #181	; 0xb5
 800415e:	d067      	beq.n	8004230 <_UG_PutChar+0x10c>
 8004160:	e06c      	b.n	800423c <_UG_PutChar+0x118>
 8004162:	3bd6      	subs	r3, #214	; 0xd6
 8004164:	2b26      	cmp	r3, #38	; 0x26
 8004166:	d869      	bhi.n	800423c <_UG_PutChar+0x118>
 8004168:	a201      	add	r2, pc, #4	; (adr r2, 8004170 <_UG_PutChar+0x4c>)
 800416a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416e:	bf00      	nop
 8004170:	08004213 	.word	0x08004213
 8004174:	0800423d 	.word	0x0800423d
 8004178:	0800423d 	.word	0x0800423d
 800417c:	0800423d 	.word	0x0800423d
 8004180:	0800423d 	.word	0x0800423d
 8004184:	0800423d 	.word	0x0800423d
 8004188:	0800421f 	.word	0x0800421f
 800418c:	0800423d 	.word	0x0800423d
 8004190:	0800423d 	.word	0x0800423d
 8004194:	0800423d 	.word	0x0800423d
 8004198:	0800423d 	.word	0x0800423d
 800419c:	0800423d 	.word	0x0800423d
 80041a0:	0800423d 	.word	0x0800423d
 80041a4:	0800423d 	.word	0x0800423d
 80041a8:	08004225 	.word	0x08004225
 80041ac:	0800423d 	.word	0x0800423d
 80041b0:	0800423d 	.word	0x0800423d
 80041b4:	0800423d 	.word	0x0800423d
 80041b8:	0800423d 	.word	0x0800423d
 80041bc:	0800423d 	.word	0x0800423d
 80041c0:	0800423d 	.word	0x0800423d
 80041c4:	0800423d 	.word	0x0800423d
 80041c8:	0800423d 	.word	0x0800423d
 80041cc:	0800423d 	.word	0x0800423d
 80041d0:	0800423d 	.word	0x0800423d
 80041d4:	0800423d 	.word	0x0800423d
 80041d8:	0800423d 	.word	0x0800423d
 80041dc:	0800423d 	.word	0x0800423d
 80041e0:	0800423d 	.word	0x0800423d
 80041e4:	0800423d 	.word	0x0800423d
 80041e8:	0800423d 	.word	0x0800423d
 80041ec:	0800423d 	.word	0x0800423d
 80041f0:	0800420d 	.word	0x0800420d
 80041f4:	0800423d 	.word	0x0800423d
 80041f8:	0800423d 	.word	0x0800423d
 80041fc:	0800423d 	.word	0x0800423d
 8004200:	0800423d 	.word	0x0800423d
 8004204:	0800423d 	.word	0x0800423d
 8004208:	08004219 	.word	0x08004219
   {
      case 0xF6: bt = 0x94; break; // 
 800420c:	2394      	movs	r3, #148	; 0x94
 800420e:	763b      	strb	r3, [r7, #24]
 8004210:	e014      	b.n	800423c <_UG_PutChar+0x118>
      case 0xD6: bt = 0x99; break; // 
 8004212:	2399      	movs	r3, #153	; 0x99
 8004214:	763b      	strb	r3, [r7, #24]
 8004216:	e011      	b.n	800423c <_UG_PutChar+0x118>
      case 0xFC: bt = 0x81; break; // 
 8004218:	2381      	movs	r3, #129	; 0x81
 800421a:	763b      	strb	r3, [r7, #24]
 800421c:	e00e      	b.n	800423c <_UG_PutChar+0x118>
      case 0xDC: bt = 0x9A; break; // 
 800421e:	239a      	movs	r3, #154	; 0x9a
 8004220:	763b      	strb	r3, [r7, #24]
 8004222:	e00b      	b.n	800423c <_UG_PutChar+0x118>
      case 0xE4: bt = 0x84; break; // 
 8004224:	2384      	movs	r3, #132	; 0x84
 8004226:	763b      	strb	r3, [r7, #24]
 8004228:	e008      	b.n	800423c <_UG_PutChar+0x118>
      case 0xC4: bt = 0x8E; break; // 
 800422a:	238e      	movs	r3, #142	; 0x8e
 800422c:	763b      	strb	r3, [r7, #24]
 800422e:	e005      	b.n	800423c <_UG_PutChar+0x118>
      case 0xB5: bt = 0xE6; break; // 
 8004230:	23e6      	movs	r3, #230	; 0xe6
 8004232:	763b      	strb	r3, [r7, #24]
 8004234:	e002      	b.n	800423c <_UG_PutChar+0x118>
      case 0xB0: bt = 0xF8; break; // 
 8004236:	23f8      	movs	r3, #248	; 0xf8
 8004238:	763b      	strb	r3, [r7, #24]
 800423a:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 800423c:	7e3b      	ldrb	r3, [r7, #24]
 800423e:	b29a      	uxth	r2, r3
 8004240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004242:	895b      	ldrh	r3, [r3, #10]
 8004244:	429a      	cmp	r2, r3
 8004246:	f0c0 81fc 	bcc.w	8004642 <_UG_PutChar+0x51e>
 800424a:	7e3b      	ldrb	r3, [r7, #24]
 800424c:	b29a      	uxth	r2, r3
 800424e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004250:	899b      	ldrh	r3, [r3, #12]
 8004252:	429a      	cmp	r2, r3
 8004254:	f200 81f5 	bhi.w	8004642 <_UG_PutChar+0x51e>

   yo = y;
 8004258:	887b      	ldrh	r3, [r7, #2]
 800425a:	83fb      	strh	r3, [r7, #30]
   bn = font->char_width;
 800425c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800425e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004262:	837b      	strh	r3, [r7, #26]
   if ( !bn ) return;
 8004264:	8b7b      	ldrh	r3, [r7, #26]
 8004266:	2b00      	cmp	r3, #0
 8004268:	f000 81ed 	beq.w	8004646 <_UG_PutChar+0x522>
   bn >>= 3;
 800426c:	8b7b      	ldrh	r3, [r7, #26]
 800426e:	08db      	lsrs	r3, r3, #3
 8004270:	837b      	strh	r3, [r7, #26]
   if ( font->char_width % 8 ) bn++;
 8004272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004274:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004278:	b29b      	uxth	r3, r3
 800427a:	f003 0307 	and.w	r3, r3, #7
 800427e:	b29b      	uxth	r3, r3
 8004280:	2b00      	cmp	r3, #0
 8004282:	d002      	beq.n	800428a <_UG_PutChar+0x166>
 8004284:	8b7b      	ldrh	r3, [r7, #26]
 8004286:	3301      	adds	r3, #1
 8004288:	837b      	strh	r3, [r7, #26]
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 800428a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d009      	beq.n	80042a6 <_UG_PutChar+0x182>
 8004292:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	7e3a      	ldrb	r2, [r7, #24]
 8004298:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800429a:	8949      	ldrh	r1, [r1, #10]
 800429c:	1a52      	subs	r2, r2, r1
 800429e:	4413      	add	r3, r2
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	e003      	b.n	80042ae <_UG_PutChar+0x18a>
 80042a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042a8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	827b      	strh	r3, [r7, #18]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 80042b0:	4b93      	ldr	r3, [pc, #588]	; (8004500 <_UG_PutChar+0x3dc>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f000 80d8 	beq.w	8004472 <_UG_PutChar+0x34e>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 80042c2:	4b8f      	ldr	r3, [pc, #572]	; (8004500 <_UG_PutChar+0x3dc>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c8:	461d      	mov	r5, r3
 80042ca:	88ba      	ldrh	r2, [r7, #4]
 80042cc:	8a7b      	ldrh	r3, [r7, #18]
 80042ce:	4413      	add	r3, r2
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	3b01      	subs	r3, #1
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	b21c      	sxth	r4, r3
 80042d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042da:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80042de:	b29a      	uxth	r2, r3
 80042e0:	887b      	ldrh	r3, [r7, #2]
 80042e2:	4413      	add	r3, r2
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	3b01      	subs	r3, #1
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	b21b      	sxth	r3, r3
 80042ec:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80042f0:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 80042f4:	4622      	mov	r2, r4
 80042f6:	47a8      	blx	r5
 80042f8:	4603      	mov	r3, r0
 80042fa:	60fb      	str	r3, [r7, #12]

      if (font->font_type == FONT_TYPE_1BPP)
 80042fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042fe:	791b      	ldrb	r3, [r3, #4]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d14d      	bne.n	80043a0 <_UG_PutChar+0x27c>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 8004304:	7e3b      	ldrb	r3, [r7, #24]
 8004306:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004308:	8952      	ldrh	r2, [r2, #10]
 800430a:	1a9b      	subs	r3, r3, r2
 800430c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800430e:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8004312:	fb02 f303 	mul.w	r3, r2, r3
 8004316:	8b7a      	ldrh	r2, [r7, #26]
 8004318:	fb02 f303 	mul.w	r3, r2, r3
 800431c:	617b      	str	r3, [r7, #20]
		  for( j=0;j<font->char_height;j++ )
 800431e:	2300      	movs	r3, #0
 8004320:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004322:	e036      	b.n	8004392 <_UG_PutChar+0x26e>
		  {
			 c=actual_char_width;
 8004324:	8a7b      	ldrh	r3, [r7, #18]
 8004326:	83bb      	strh	r3, [r7, #28]
			 for( i=0;i<bn;i++ )
 8004328:	2300      	movs	r3, #0
 800432a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800432c:	e02a      	b.n	8004384 <_UG_PutChar+0x260>
			 {
				b = font->p[index++];
 800432e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	1c59      	adds	r1, r3, #1
 8004336:	6179      	str	r1, [r7, #20]
 8004338:	4413      	add	r3, r2
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	767b      	strb	r3, [r7, #25]
				for( k=0;(k<8) && c;k++ )
 800433e:	2300      	movs	r3, #0
 8004340:	847b      	strh	r3, [r7, #34]	; 0x22
 8004342:	e016      	b.n	8004372 <_UG_PutChar+0x24e>
				{
				   if( b & 0x01 )
 8004344:	7e7b      	ldrb	r3, [r7, #25]
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	2b00      	cmp	r3, #0
 800434c:	d004      	beq.n	8004358 <_UG_PutChar+0x234>
				   {
					  push_pixel(fc);
 800434e:	883a      	ldrh	r2, [r7, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	4610      	mov	r0, r2
 8004354:	4798      	blx	r3
 8004356:	e003      	b.n	8004360 <_UG_PutChar+0x23c>
				   }
				   else
				   {
					  push_pixel(bc);
 8004358:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	4610      	mov	r0, r2
 800435e:	4798      	blx	r3
				   }
				   b >>= 1;
 8004360:	7e7b      	ldrb	r3, [r7, #25]
 8004362:	085b      	lsrs	r3, r3, #1
 8004364:	767b      	strb	r3, [r7, #25]
				   c--;
 8004366:	8bbb      	ldrh	r3, [r7, #28]
 8004368:	3b01      	subs	r3, #1
 800436a:	83bb      	strh	r3, [r7, #28]
				for( k=0;(k<8) && c;k++ )
 800436c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800436e:	3301      	adds	r3, #1
 8004370:	847b      	strh	r3, [r7, #34]	; 0x22
 8004372:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004374:	2b07      	cmp	r3, #7
 8004376:	d802      	bhi.n	800437e <_UG_PutChar+0x25a>
 8004378:	8bbb      	ldrh	r3, [r7, #28]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1e2      	bne.n	8004344 <_UG_PutChar+0x220>
			 for( i=0;i<bn;i++ )
 800437e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004380:	3301      	adds	r3, #1
 8004382:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004384:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004386:	8b7b      	ldrh	r3, [r7, #26]
 8004388:	429a      	cmp	r2, r3
 800438a:	d3d0      	bcc.n	800432e <_UG_PutChar+0x20a>
		  for( j=0;j<font->char_height;j++ )
 800438c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800438e:	3301      	adds	r3, #1
 8004390:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004392:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004394:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004396:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800439a:	4293      	cmp	r3, r2
 800439c:	dbc2      	blt.n	8004324 <_UG_PutChar+0x200>
 800439e:	e153      	b.n	8004648 <_UG_PutChar+0x524>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 80043a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043a2:	791b      	ldrb	r3, [r3, #4]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	f040 814f 	bne.w	8004648 <_UG_PutChar+0x524>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 80043aa:	7e3b      	ldrb	r3, [r7, #24]
 80043ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043ae:	8952      	ldrh	r2, [r2, #10]
 80043b0:	1a9b      	subs	r3, r3, r2
 80043b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043b4:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80043b8:	fb02 f303 	mul.w	r3, r2, r3
 80043bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043be:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80043c2:	fb02 f303 	mul.w	r3, r2, r3
 80043c6:	617b      	str	r3, [r7, #20]
		   for( j=0;j<font->char_height;j++ )
 80043c8:	2300      	movs	r3, #0
 80043ca:	84bb      	strh	r3, [r7, #36]	; 0x24
 80043cc:	e04a      	b.n	8004464 <_UG_PutChar+0x340>
		   {
			  for( i=0;i<actual_char_width;i++ )
 80043ce:	2300      	movs	r3, #0
 80043d0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80043d2:	e036      	b.n	8004442 <_UG_PutChar+0x31e>
			  {
				 b = font->p[index++];
 80043d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	1c59      	adds	r1, r3, #1
 80043dc:	6179      	str	r1, [r7, #20]
 80043de:	4413      	add	r3, r2
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	767b      	strb	r3, [r7, #25]
                                //Blue component                                                           //Green component                                            //Red component
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) | ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) | ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000);
 80043e4:	883b      	ldrh	r3, [r7, #0]
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	7e7a      	ldrb	r2, [r7, #25]
 80043ea:	fb03 f202 	mul.w	r2, r3, r2
 80043ee:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	7e79      	ldrb	r1, [r7, #25]
 80043f4:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 80043f8:	fb01 f303 	mul.w	r3, r1, r3
 80043fc:	4413      	add	r3, r2
 80043fe:	121b      	asrs	r3, r3, #8
 8004400:	b21b      	sxth	r3, r3
 8004402:	b2db      	uxtb	r3, r3
 8004404:	b21a      	sxth	r2, r3
 8004406:	883b      	ldrh	r3, [r7, #0]
 8004408:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800440c:	7e79      	ldrb	r1, [r7, #25]
 800440e:	fb03 f101 	mul.w	r1, r3, r1
 8004412:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004414:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004418:	7e78      	ldrb	r0, [r7, #25]
 800441a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800441e:	fb00 f303 	mul.w	r3, r0, r3
 8004422:	440b      	add	r3, r1
 8004424:	121b      	asrs	r3, r3, #8
 8004426:	b21b      	sxth	r3, r3
 8004428:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800442c:	b21b      	sxth	r3, r3
 800442e:	4313      	orrs	r3, r2
 8004430:	b21b      	sxth	r3, r3
 8004432:	823b      	strh	r3, [r7, #16]

				 push_pixel(color);
 8004434:	8a3a      	ldrh	r2, [r7, #16]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	4610      	mov	r0, r2
 800443a:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 800443c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800443e:	3301      	adds	r3, #1
 8004440:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004442:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004444:	8a7b      	ldrh	r3, [r7, #18]
 8004446:	429a      	cmp	r2, r3
 8004448:	d3c4      	bcc.n	80043d4 <_UG_PutChar+0x2b0>
			  }
			  index += font->char_width - actual_char_width;
 800444a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800444c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004450:	461a      	mov	r2, r3
 8004452:	8a7b      	ldrh	r3, [r7, #18]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	461a      	mov	r2, r3
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	4413      	add	r3, r2
 800445c:	617b      	str	r3, [r7, #20]
		   for( j=0;j<font->char_height;j++ )
 800445e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004460:	3301      	adds	r3, #1
 8004462:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004464:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004466:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004468:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800446c:	4293      	cmp	r3, r2
 800446e:	dbae      	blt.n	80043ce <_UG_PutChar+0x2aa>
 8004470:	e0ea      	b.n	8004648 <_UG_PutChar+0x524>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 8004472:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004474:	791b      	ldrb	r3, [r3, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d16e      	bne.n	8004558 <_UG_PutChar+0x434>
	   {

		 SSD1963_WindowSet(x, x+actual_char_width-1, y, y+font->char_height-1);
 800447a:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 800447e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004482:	8a7b      	ldrh	r3, [r7, #18]
 8004484:	4413      	add	r3, r2
 8004486:	3b01      	subs	r3, #1
 8004488:	461c      	mov	r4, r3
 800448a:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800448e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004492:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004494:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8004498:	4413      	add	r3, r2
 800449a:	3b01      	subs	r3, #1
 800449c:	460a      	mov	r2, r1
 800449e:	4621      	mov	r1, r4
 80044a0:	f000 f99c 	bl	80047dc <SSD1963_WindowSet>
		 SSD1963_WriteMemoryStart();
 80044a4:	f000 fa14 	bl	80048d0 <SSD1963_WriteMemoryStart>

         index = (bt - font->start_char)* font->char_height * bn;
 80044a8:	7e3b      	ldrb	r3, [r7, #24]
 80044aa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80044ac:	8952      	ldrh	r2, [r2, #10]
 80044ae:	1a9b      	subs	r3, r3, r2
 80044b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80044b2:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80044b6:	fb02 f303 	mul.w	r3, r2, r3
 80044ba:	8b7a      	ldrh	r2, [r7, #26]
 80044bc:	fb02 f303 	mul.w	r3, r2, r3
 80044c0:	617b      	str	r3, [r7, #20]
         for( j=0;j<font->char_height;j++ )
 80044c2:	2300      	movs	r3, #0
 80044c4:	84bb      	strh	r3, [r7, #36]	; 0x24
 80044c6:	e040      	b.n	800454a <_UG_PutChar+0x426>
         {
           xo = x;
 80044c8:	88bb      	ldrh	r3, [r7, #4]
 80044ca:	843b      	strh	r3, [r7, #32]
           c=actual_char_width;
 80044cc:	8a7b      	ldrh	r3, [r7, #18]
 80044ce:	83bb      	strh	r3, [r7, #28]
           for( i=0;i<bn;i++ )
 80044d0:	2300      	movs	r3, #0
 80044d2:	84fb      	strh	r3, [r7, #38]	; 0x26
 80044d4:	e02f      	b.n	8004536 <_UG_PutChar+0x412>
           {
             b = font->p[index++];
 80044d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	1c59      	adds	r1, r3, #1
 80044de:	6179      	str	r1, [r7, #20]
 80044e0:	4413      	add	r3, r2
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	767b      	strb	r3, [r7, #25]
             for( k=0;(k<8) && c;k++ )
 80044e6:	2300      	movs	r3, #0
 80044e8:	847b      	strh	r3, [r7, #34]	; 0x22
 80044ea:	e01b      	b.n	8004524 <_UG_PutChar+0x400>
             {
               if( b & 0x01 )
 80044ec:	7e7b      	ldrb	r3, [r7, #25]
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d006      	beq.n	8004504 <_UG_PutChar+0x3e0>
               {
            	  SSD1963_ConsecutivePSet(fc);
 80044f6:	883b      	ldrh	r3, [r7, #0]
 80044f8:	4618      	mov	r0, r3
 80044fa:	f000 f9f0 	bl	80048de <SSD1963_ConsecutivePSet>
 80044fe:	e005      	b.n	800450c <_UG_PutChar+0x3e8>
 8004500:	2000082c 	.word	0x2000082c
               }
               else
               {
            	  SSD1963_ConsecutivePSet(bc);
 8004504:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004506:	4618      	mov	r0, r3
 8004508:	f000 f9e9 	bl	80048de <SSD1963_ConsecutivePSet>
               }
               b >>= 1;
 800450c:	7e7b      	ldrb	r3, [r7, #25]
 800450e:	085b      	lsrs	r3, r3, #1
 8004510:	767b      	strb	r3, [r7, #25]
               xo++;
 8004512:	8c3b      	ldrh	r3, [r7, #32]
 8004514:	3301      	adds	r3, #1
 8004516:	843b      	strh	r3, [r7, #32]
               c--;
 8004518:	8bbb      	ldrh	r3, [r7, #28]
 800451a:	3b01      	subs	r3, #1
 800451c:	83bb      	strh	r3, [r7, #28]
             for( k=0;(k<8) && c;k++ )
 800451e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004520:	3301      	adds	r3, #1
 8004522:	847b      	strh	r3, [r7, #34]	; 0x22
 8004524:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004526:	2b07      	cmp	r3, #7
 8004528:	d802      	bhi.n	8004530 <_UG_PutChar+0x40c>
 800452a:	8bbb      	ldrh	r3, [r7, #28]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1dd      	bne.n	80044ec <_UG_PutChar+0x3c8>
           for( i=0;i<bn;i++ )
 8004530:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004532:	3301      	adds	r3, #1
 8004534:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004536:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004538:	8b7b      	ldrh	r3, [r7, #26]
 800453a:	429a      	cmp	r2, r3
 800453c:	d3cb      	bcc.n	80044d6 <_UG_PutChar+0x3b2>
             }
           }
           yo++;
 800453e:	8bfb      	ldrh	r3, [r7, #30]
 8004540:	3301      	adds	r3, #1
 8004542:	83fb      	strh	r3, [r7, #30]
         for( j=0;j<font->char_height;j++ )
 8004544:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004546:	3301      	adds	r3, #1
 8004548:	84bb      	strh	r3, [r7, #36]	; 0x24
 800454a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800454c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800454e:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8004552:	4293      	cmp	r3, r2
 8004554:	dbb8      	blt.n	80044c8 <_UG_PutChar+0x3a4>
 8004556:	e077      	b.n	8004648 <_UG_PutChar+0x524>
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 8004558:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800455a:	791b      	ldrb	r3, [r3, #4]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d173      	bne.n	8004648 <_UG_PutChar+0x524>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 8004560:	7e3b      	ldrb	r3, [r7, #24]
 8004562:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004564:	8952      	ldrh	r2, [r2, #10]
 8004566:	1a9b      	subs	r3, r3, r2
 8004568:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800456a:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800456e:	fb02 f303 	mul.w	r3, r2, r3
 8004572:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004574:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8004578:	fb02 f303 	mul.w	r3, r2, r3
 800457c:	617b      	str	r3, [r7, #20]
         for( j=0;j<font->char_height;j++ )
 800457e:	2300      	movs	r3, #0
 8004580:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004582:	e057      	b.n	8004634 <_UG_PutChar+0x510>
         {
            xo = x;
 8004584:	88bb      	ldrh	r3, [r7, #4]
 8004586:	843b      	strh	r3, [r7, #32]
            for( i=0;i<actual_char_width;i++ )
 8004588:	2300      	movs	r3, #0
 800458a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800458c:	e03e      	b.n	800460c <_UG_PutChar+0x4e8>
            {
               b = font->p[index++];
 800458e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	1c59      	adds	r1, r3, #1
 8004596:	6179      	str	r1, [r7, #20]
 8004598:	4413      	add	r3, r2
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	767b      	strb	r3, [r7, #25]

                           //Blue component                                                           //Green component                                            //Red component
			   color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) | ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) | ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000);
 800459e:	883b      	ldrh	r3, [r7, #0]
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	7e7a      	ldrb	r2, [r7, #25]
 80045a4:	fb03 f202 	mul.w	r2, r3, r2
 80045a8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	7e79      	ldrb	r1, [r7, #25]
 80045ae:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 80045b2:	fb01 f303 	mul.w	r3, r1, r3
 80045b6:	4413      	add	r3, r2
 80045b8:	121b      	asrs	r3, r3, #8
 80045ba:	b21b      	sxth	r3, r3
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	b21a      	sxth	r2, r3
 80045c0:	883b      	ldrh	r3, [r7, #0]
 80045c2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80045c6:	7e79      	ldrb	r1, [r7, #25]
 80045c8:	fb03 f101 	mul.w	r1, r3, r1
 80045cc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80045ce:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80045d2:	7e78      	ldrb	r0, [r7, #25]
 80045d4:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80045d8:	fb00 f303 	mul.w	r3, r0, r3
 80045dc:	440b      	add	r3, r1
 80045de:	121b      	asrs	r3, r3, #8
 80045e0:	b21b      	sxth	r3, r3
 80045e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045e6:	b21b      	sxth	r3, r3
 80045e8:	4313      	orrs	r3, r2
 80045ea:	b21b      	sxth	r3, r3
 80045ec:	823b      	strh	r3, [r7, #16]

               gui->pset(xo,yo,color);
 80045ee:	4b18      	ldr	r3, [pc, #96]	; (8004650 <_UG_PutChar+0x52c>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f9b7 0020 	ldrsh.w	r0, [r7, #32]
 80045f8:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 80045fc:	8a3a      	ldrh	r2, [r7, #16]
 80045fe:	4798      	blx	r3
               xo++;
 8004600:	8c3b      	ldrh	r3, [r7, #32]
 8004602:	3301      	adds	r3, #1
 8004604:	843b      	strh	r3, [r7, #32]
            for( i=0;i<actual_char_width;i++ )
 8004606:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004608:	3301      	adds	r3, #1
 800460a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800460c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800460e:	8a7b      	ldrh	r3, [r7, #18]
 8004610:	429a      	cmp	r2, r3
 8004612:	d3bc      	bcc.n	800458e <_UG_PutChar+0x46a>
            }
            index += font->char_width - actual_char_width;
 8004614:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004616:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800461a:	461a      	mov	r2, r3
 800461c:	8a7b      	ldrh	r3, [r7, #18]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	461a      	mov	r2, r3
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	4413      	add	r3, r2
 8004626:	617b      	str	r3, [r7, #20]
            yo++;
 8004628:	8bfb      	ldrh	r3, [r7, #30]
 800462a:	3301      	adds	r3, #1
 800462c:	83fb      	strh	r3, [r7, #30]
         for( j=0;j<font->char_height;j++ )
 800462e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004630:	3301      	adds	r3, #1
 8004632:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004634:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004636:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004638:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800463c:	4293      	cmp	r3, r2
 800463e:	dba1      	blt.n	8004584 <_UG_PutChar+0x460>
 8004640:	e002      	b.n	8004648 <_UG_PutChar+0x524>
   if (bt < font->start_char || bt > font->end_char) return;
 8004642:	bf00      	nop
 8004644:	e000      	b.n	8004648 <_UG_PutChar+0x524>
   if ( !bn ) return;
 8004646:	bf00      	nop
         }
      }
   }
}
 8004648:	3728      	adds	r7, #40	; 0x28
 800464a:	46bd      	mov	sp, r7
 800464c:	bdb0      	pop	{r4, r5, r7, pc}
 800464e:	bf00      	nop
 8004650:	2000082c 	.word	0x2000082c

08004654 <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	4603      	mov	r3, r0
 800465c:	6039      	str	r1, [r7, #0]
 800465e:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8004660:	79fb      	ldrb	r3, [r7, #7]
 8004662:	2b06      	cmp	r3, #6
 8004664:	d810      	bhi.n	8004688 <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 8004666:	4b0b      	ldr	r3, [pc, #44]	; (8004694 <UG_DriverRegister+0x40>)
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	79fb      	ldrb	r3, [r7, #7]
 800466c:	3309      	adds	r3, #9
 800466e:	00db      	lsls	r3, r3, #3
 8004670:	4413      	add	r3, r2
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8004676:	4b07      	ldr	r3, [pc, #28]	; (8004694 <UG_DriverRegister+0x40>)
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	79fb      	ldrb	r3, [r7, #7]
 800467c:	3309      	adds	r3, #9
 800467e:	00db      	lsls	r3, r3, #3
 8004680:	4413      	add	r3, r2
 8004682:	2203      	movs	r2, #3
 8004684:	721a      	strb	r2, [r3, #8]
 8004686:	e000      	b.n	800468a <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8004688:	bf00      	nop
}
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr
 8004694:	2000082c 	.word	0x2000082c

08004698 <SSD1963_Reset>:


//////      Public Function Definitions  ///////

void SSD1963_Reset()
{
 8004698:	b580      	push	{r7, lr}
 800469a:	af00      	add	r7, sp, #0
    write_command(0x01);         //Software reset
 800469c:	2001      	movs	r0, #1
 800469e:	f000 fa3e 	bl	8004b1e <write_command>
    HAL_Delay(10);
 80046a2:	200a      	movs	r0, #10
 80046a4:	f000 fb62 	bl	8004d6c <HAL_Delay>
}
 80046a8:	bf00      	nop
 80046aa:	bd80      	pop	{r7, pc}

080046ac <SSD1963_Init>:

void SSD1963_Init()
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	af00      	add	r7, sp, #0
    SSD1963_Reset();                    //Software reset
 80046b0:	f7ff fff2 	bl	8004698 <SSD1963_Reset>

    write_command(0xe0);
 80046b4:	20e0      	movs	r0, #224	; 0xe0
 80046b6:	f000 fa32 	bl	8004b1e <write_command>
    write_data(0x01);            //Enable PLL
 80046ba:	2001      	movs	r0, #1
 80046bc:	f000 fa4a 	bl	8004b54 <write_data>
    //HAL_Delay(50);

    write_command(0xe0);
 80046c0:	20e0      	movs	r0, #224	; 0xe0
 80046c2:	f000 fa2c 	bl	8004b1e <write_command>
    write_data(0x03);            //Lock PLL
 80046c6:	2003      	movs	r0, #3
 80046c8:	f000 fa44 	bl	8004b54 <write_data>
    //HAL_Delay(50);
    SSD1963_Reset();                    //Software reset
 80046cc:	f7ff ffe4 	bl	8004698 <SSD1963_Reset>
    //HAL_Delay(50);

    write_command(0xb0);  //set LCD mode set TFT 18Bits mode
 80046d0:	20b0      	movs	r0, #176	; 0xb0
 80046d2:	f000 fa24 	bl	8004b1e <write_command>

	write_data(0x08); //set TFT Mode - 0x0c
 80046d6:	2008      	movs	r0, #8
 80046d8:	f000 fa3c 	bl	8004b54 <write_data>
    write_data(0x80); //set TFT mode and hsync + vsync + DEN mode
 80046dc:	2080      	movs	r0, #128	; 0x80
 80046de:	f000 fa39 	bl	8004b54 <write_data>
    write_data(0x01); //set horizontal size = 480 - 1 hightbyte
 80046e2:	2001      	movs	r0, #1
 80046e4:	f000 fa36 	bl	8004b54 <write_data>
    write_data(0xdf); //set horizontal size = 480 - 1 lowbyte
 80046e8:	20df      	movs	r0, #223	; 0xdf
 80046ea:	f000 fa33 	bl	8004b54 <write_data>
    write_data(0x01); //set vertical sive = 272 - 1 hightbyte
 80046ee:	2001      	movs	r0, #1
 80046f0:	f000 fa30 	bl	8004b54 <write_data>
    write_data(0x0f); //set vertical size = 272 - 1 lowbyte
 80046f4:	200f      	movs	r0, #15
 80046f6:	f000 fa2d 	bl	8004b54 <write_data>
    write_data(0x00); //set even/odd line RGB seq
 80046fa:	2000      	movs	r0, #0
 80046fc:	f000 fa2a 	bl	8004b54 <write_data>

    write_command(0xf0); //set pixel data I/F format = 16 bit
 8004700:	20f0      	movs	r0, #240	; 0xf0
 8004702:	f000 fa0c 	bl	8004b1e <write_command>
    write_data(0x03);
 8004706:	2003      	movs	r0, #3
 8004708:	f000 fa24 	bl	8004b54 <write_data>

    //write_command(0x3a); //set RGB format = 6 6 6
    //write_data(0x60);

    write_command(0xe6); //set PCLK freq = 4.94 MHz; pixel clock frequency
 800470c:	20e6      	movs	r0, #230	; 0xe6
 800470e:	f000 fa06 	bl	8004b1e <write_command>
    write_data(0x01);    //02
 8004712:	2001      	movs	r0, #1
 8004714:	f000 fa1e 	bl	8004b54 <write_data>
    write_data(0x45);    //ff
 8004718:	2045      	movs	r0, #69	; 0x45
 800471a:	f000 fa1b 	bl	8004b54 <write_data>
    write_data(0x47);    //ff
 800471e:	2047      	movs	r0, #71	; 0x47
 8004720:	f000 fa18 	bl	8004b54 <write_data>

    write_command(0xb4); //set HBP
 8004724:	20b4      	movs	r0, #180	; 0xb4
 8004726:	f000 f9fa 	bl	8004b1e <write_command>
    write_data(0x02); //set Hsync = 600
 800472a:	2002      	movs	r0, #2
 800472c:	f000 fa12 	bl	8004b54 <write_data>
    write_data(0x0d);
 8004730:	200d      	movs	r0, #13
 8004732:	f000 fa0f 	bl	8004b54 <write_data>
    write_data(0x00);    //set HBP 68
 8004736:	2000      	movs	r0, #0
 8004738:	f000 fa0c 	bl	8004b54 <write_data>
    write_data(0x2b);
 800473c:	202b      	movs	r0, #43	; 0x2b
 800473e:	f000 fa09 	bl	8004b54 <write_data>
    write_data(0x28);    //set VBP 16
 8004742:	2028      	movs	r0, #40	; 0x28
 8004744:	f000 fa06 	bl	8004b54 <write_data>
    write_data(0x00);    //Set Hsync start position
 8004748:	2000      	movs	r0, #0
 800474a:	f000 fa03 	bl	8004b54 <write_data>
    write_data(0x00);
 800474e:	2000      	movs	r0, #0
 8004750:	f000 fa00 	bl	8004b54 <write_data>
    write_data(0x00);    //set Hsync pulse subpixel start pos
 8004754:	2000      	movs	r0, #0
 8004756:	f000 f9fd 	bl	8004b54 <write_data>

    write_command(0xb6); //set VBP
 800475a:	20b6      	movs	r0, #182	; 0xb6
 800475c:	f000 f9df 	bl	8004b1e <write_command>
    write_data(0x01);    //set Vsync total 360
 8004760:	2001      	movs	r0, #1
 8004762:	f000 f9f7 	bl	8004b54 <write_data>
    write_data(0x1d);
 8004766:	201d      	movs	r0, #29
 8004768:	f000 f9f4 	bl	8004b54 <write_data>
    write_data(0x00);    //set VBP = 19
 800476c:	2000      	movs	r0, #0
 800476e:	f000 f9f1 	bl	8004b54 <write_data>
    write_data(0x0c);
 8004772:	200c      	movs	r0, #12
 8004774:	f000 f9ee 	bl	8004b54 <write_data>
    write_data(0x09);    //set Vsync pulse 8
 8004778:	2009      	movs	r0, #9
 800477a:	f000 f9eb 	bl	8004b54 <write_data>
    write_data(0x00);    //set Vsync pulse start pos
 800477e:	2000      	movs	r0, #0
 8004780:	f000 f9e8 	bl	8004b54 <write_data>
    write_data(0x00);
 8004784:	2000      	movs	r0, #0
 8004786:	f000 f9e5 	bl	8004b54 <write_data>

    write_command(0x2a); //set column address
 800478a:	202a      	movs	r0, #42	; 0x2a
 800478c:	f000 f9c7 	bl	8004b1e <write_command>
    write_data(0x00);    //set start column address 0
 8004790:	2000      	movs	r0, #0
 8004792:	f000 f9df 	bl	8004b54 <write_data>
    write_data(0x00);
 8004796:	2000      	movs	r0, #0
 8004798:	f000 f9dc 	bl	8004b54 <write_data>
    write_data(0x01);    //set end column address = 479
 800479c:	2001      	movs	r0, #1
 800479e:	f000 f9d9 	bl	8004b54 <write_data>
    write_data(0xdf);
 80047a2:	20df      	movs	r0, #223	; 0xdf
 80047a4:	f000 f9d6 	bl	8004b54 <write_data>

    write_command(0x2b); //set page address
 80047a8:	202b      	movs	r0, #43	; 0x2b
 80047aa:	f000 f9b8 	bl	8004b1e <write_command>
    write_data(0x00);    //set start page address = 0
 80047ae:	2000      	movs	r0, #0
 80047b0:	f000 f9d0 	bl	8004b54 <write_data>
    write_data(0x00);
 80047b4:	2000      	movs	r0, #0
 80047b6:	f000 f9cd 	bl	8004b54 <write_data>
    write_data(0x01);    //set end column address = 479
 80047ba:	2001      	movs	r0, #1
 80047bc:	f000 f9ca 	bl	8004b54 <write_data>
    write_data(0x0f);
 80047c0:	200f      	movs	r0, #15
 80047c2:	f000 f9c7 	bl	8004b54 <write_data>

    write_command(0x13); //set normal mode
 80047c6:	2013      	movs	r0, #19
 80047c8:	f000 f9a9 	bl	8004b1e <write_command>
    write_command(0x38); //set normal mode
 80047cc:	2038      	movs	r0, #56	; 0x38
 80047ce:	f000 f9a6 	bl	8004b1e <write_command>
    write_command(0x29); //set display on
 80047d2:	2029      	movs	r0, #41	; 0x29
 80047d4:	f000 f9a3 	bl	8004b1e <write_command>
}
 80047d8:	bf00      	nop
 80047da:	bd80      	pop	{r7, pc}

080047dc <SSD1963_WindowSet>:

void SSD1963_WindowSet(unsigned int s_x, unsigned int e_x, unsigned int s_y, unsigned int e_y)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b086      	sub	sp, #24
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
 80047e8:	603b      	str	r3, [r7, #0]
    uint16_t data[4];

    data[0] = ((s_x)>>8) & 0x00FF;                   //SET start column address
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	0a1b      	lsrs	r3, r3, #8
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	823b      	strh	r3, [r7, #16]
    data[1] = (s_x) & 0x00FF;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	827b      	strh	r3, [r7, #18]
    data[2] = ((e_x)>>8) & 0x00FF;			        //SET end column address
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	0a1b      	lsrs	r3, r3, #8
 8004804:	b29b      	uxth	r3, r3
 8004806:	b2db      	uxtb	r3, r3
 8004808:	b29b      	uxth	r3, r3
 800480a:	82bb      	strh	r3, [r7, #20]
    data[3] = (e_x) & 0x00FF;
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	b29b      	uxth	r3, r3
 8004810:	b2db      	uxtb	r3, r3
 8004812:	b29b      	uxth	r3, r3
 8004814:	82fb      	strh	r3, [r7, #22]
	write_command(0x2a);		        //SET column address
 8004816:	202a      	movs	r0, #42	; 0x2a
 8004818:	f000 f981 	bl	8004b1e <write_command>
    write_multi_data(data, 4);
 800481c:	f107 0310 	add.w	r3, r7, #16
 8004820:	2104      	movs	r1, #4
 8004822:	4618      	mov	r0, r3
 8004824:	f000 f9b0 	bl	8004b88 <write_multi_data>


    data[0] = ((s_y)>>8) & 0x00FF;                   //SET start row address
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	0a1b      	lsrs	r3, r3, #8
 800482c:	b29b      	uxth	r3, r3
 800482e:	b2db      	uxtb	r3, r3
 8004830:	b29b      	uxth	r3, r3
 8004832:	823b      	strh	r3, [r7, #16]
    data[1] = (s_y) & 0x00FF;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	b29b      	uxth	r3, r3
 8004838:	b2db      	uxtb	r3, r3
 800483a:	b29b      	uxth	r3, r3
 800483c:	827b      	strh	r3, [r7, #18]
    data[2] = ((e_y)>>8) & 0x00FF;			        //SET end row address
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	0a1b      	lsrs	r3, r3, #8
 8004842:	b29b      	uxth	r3, r3
 8004844:	b2db      	uxtb	r3, r3
 8004846:	b29b      	uxth	r3, r3
 8004848:	82bb      	strh	r3, [r7, #20]
    data[3] = (e_y) & 0x00FF;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	b29b      	uxth	r3, r3
 800484e:	b2db      	uxtb	r3, r3
 8004850:	b29b      	uxth	r3, r3
 8004852:	82fb      	strh	r3, [r7, #22]
	write_command(0x2b);		        //SET row address
 8004854:	202b      	movs	r0, #43	; 0x2b
 8004856:	f000 f962 	bl	8004b1e <write_command>
    write_multi_data(data, 4);
 800485a:	f107 0310 	add.w	r3, r7, #16
 800485e:	2104      	movs	r1, #4
 8004860:	4618      	mov	r0, r3
 8004862:	f000 f991 	bl	8004b88 <write_multi_data>
}
 8004866:	bf00      	nop
 8004868:	3718      	adds	r7, #24
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}

0800486e <SSD1963_PSet>:

void SSD1963_PSet(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 800486e:	b580      	push	{r7, lr}
 8004870:	b082      	sub	sp, #8
 8004872:	af00      	add	r7, sp, #0
 8004874:	4603      	mov	r3, r0
 8004876:	80fb      	strh	r3, [r7, #6]
 8004878:	460b      	mov	r3, r1
 800487a:	80bb      	strh	r3, [r7, #4]
 800487c:	4613      	mov	r3, r2
 800487e:	807b      	strh	r3, [r7, #2]
    if((x < 0) ||(x >= DISPLAY_WIDTH) || (y < 0) || (y >= DISPLAY_HEIGHT)) return;
 8004880:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004884:	2b00      	cmp	r3, #0
 8004886:	db1f      	blt.n	80048c8 <SSD1963_PSet+0x5a>
 8004888:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800488c:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8004890:	da1a      	bge.n	80048c8 <SSD1963_PSet+0x5a>
 8004892:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	db16      	blt.n	80048c8 <SSD1963_PSet+0x5a>
 800489a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800489e:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 80048a2:	da11      	bge.n	80048c8 <SSD1963_PSet+0x5a>

    SSD1963_WindowSet(x, x + 1, y, y + 1);
 80048a4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80048a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048ac:	3301      	adds	r3, #1
 80048ae:	4619      	mov	r1, r3
 80048b0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80048b4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80048b8:	3301      	adds	r3, #1
 80048ba:	f7ff ff8f 	bl	80047dc <SSD1963_WindowSet>
    write_data(c);
 80048be:	887b      	ldrh	r3, [r7, #2]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f000 f947 	bl	8004b54 <write_data>
 80048c6:	e000      	b.n	80048ca <SSD1963_PSet+0x5c>
    if((x < 0) ||(x >= DISPLAY_WIDTH) || (y < 0) || (y >= DISPLAY_HEIGHT)) return;
 80048c8:	bf00      	nop
}
 80048ca:	3708      	adds	r7, #8
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <SSD1963_WriteMemoryStart>:

void SSD1963_WriteMemoryStart()  // command to start writing pixels to frame buffer. Use before SSD1963_ConsecutivePSet
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
	write_command(0x2c);
 80048d4:	202c      	movs	r0, #44	; 0x2c
 80048d6:	f000 f922 	bl	8004b1e <write_command>
}
 80048da:	bf00      	nop
 80048dc:	bd80      	pop	{r7, pc}

080048de <SSD1963_ConsecutivePSet>:

void SSD1963_ConsecutivePSet(UG_COLOR c)  // Write pixel data without setting frame. Use SSD1963_WriteMemoryStart() before first pixel
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b082      	sub	sp, #8
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	4603      	mov	r3, r0
 80048e6:	80fb      	strh	r3, [r7, #6]
    write_data(c);
 80048e8:	88fb      	ldrh	r3, [r7, #6]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f000 f932 	bl	8004b54 <write_data>
}
 80048f0:	bf00      	nop
 80048f2:	3708      	adds	r7, #8
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <HW_FillFrame>:

UG_RESULT HW_FillFrame(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c)
{
 80048f8:	b590      	push	{r4, r7, lr}
 80048fa:	b085      	sub	sp, #20
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	4604      	mov	r4, r0
 8004900:	4608      	mov	r0, r1
 8004902:	4611      	mov	r1, r2
 8004904:	461a      	mov	r2, r3
 8004906:	4623      	mov	r3, r4
 8004908:	80fb      	strh	r3, [r7, #6]
 800490a:	4603      	mov	r3, r0
 800490c:	80bb      	strh	r3, [r7, #4]
 800490e:	460b      	mov	r3, r1
 8004910:	807b      	strh	r3, [r7, #2]
 8004912:	4613      	mov	r3, r2
 8004914:	803b      	strh	r3, [r7, #0]
    uint16_t loopx, loopy;

    if((x1 < 0) ||(x1 >= DISPLAY_WIDTH) || (y1 < 0) || (y1 >= DISPLAY_HEIGHT)) return UG_RESULT_FAIL;
 8004916:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800491a:	2b00      	cmp	r3, #0
 800491c:	db0d      	blt.n	800493a <HW_FillFrame+0x42>
 800491e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004922:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8004926:	da08      	bge.n	800493a <HW_FillFrame+0x42>
 8004928:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	db04      	blt.n	800493a <HW_FillFrame+0x42>
 8004930:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004934:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8004938:	db02      	blt.n	8004940 <HW_FillFrame+0x48>
 800493a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800493e:	e03c      	b.n	80049ba <HW_FillFrame+0xc2>
    if((x2 < 0) ||(x2 >= DISPLAY_WIDTH) || (y2 < 0) || (y2 >= DISPLAY_HEIGHT)) return UG_RESULT_FAIL;
 8004940:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004944:	2b00      	cmp	r3, #0
 8004946:	db0d      	blt.n	8004964 <HW_FillFrame+0x6c>
 8004948:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800494c:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8004950:	da08      	bge.n	8004964 <HW_FillFrame+0x6c>
 8004952:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004956:	2b00      	cmp	r3, #0
 8004958:	db04      	blt.n	8004964 <HW_FillFrame+0x6c>
 800495a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800495e:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8004962:	db02      	blt.n	800496a <HW_FillFrame+0x72>
 8004964:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004968:	e027      	b.n	80049ba <HW_FillFrame+0xc2>

    SSD1963_WindowSet(x1,x2,y1,y2);
 800496a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800496e:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8004972:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004976:	f9b7 3000 	ldrsh.w	r3, [r7]
 800497a:	f7ff ff2f 	bl	80047dc <SSD1963_WindowSet>

    write_command(0x2c);
 800497e:	202c      	movs	r0, #44	; 0x2c
 8004980:	f000 f8cd 	bl	8004b1e <write_command>
    for (loopx = x1; loopx < x2 + 1; loopx++)
 8004984:	88fb      	ldrh	r3, [r7, #6]
 8004986:	81fb      	strh	r3, [r7, #14]
 8004988:	e011      	b.n	80049ae <HW_FillFrame+0xb6>
    {
        for (loopy = y1; loopy < y2 + 1; loopy++)
 800498a:	88bb      	ldrh	r3, [r7, #4]
 800498c:	81bb      	strh	r3, [r7, #12]
 800498e:	e006      	b.n	800499e <HW_FillFrame+0xa6>
        {
            write_data(c);
 8004990:	8c3b      	ldrh	r3, [r7, #32]
 8004992:	4618      	mov	r0, r3
 8004994:	f000 f8de 	bl	8004b54 <write_data>
        for (loopy = y1; loopy < y2 + 1; loopy++)
 8004998:	89bb      	ldrh	r3, [r7, #12]
 800499a:	3301      	adds	r3, #1
 800499c:	81bb      	strh	r3, [r7, #12]
 800499e:	f9b7 2000 	ldrsh.w	r2, [r7]
 80049a2:	89bb      	ldrh	r3, [r7, #12]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	daf3      	bge.n	8004990 <HW_FillFrame+0x98>
    for (loopx = x1; loopx < x2 + 1; loopx++)
 80049a8:	89fb      	ldrh	r3, [r7, #14]
 80049aa:	3301      	adds	r3, #1
 80049ac:	81fb      	strh	r3, [r7, #14]
 80049ae:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80049b2:	89fb      	ldrh	r3, [r7, #14]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	dae8      	bge.n	800498a <HW_FillFrame+0x92>
        }
    }

    return UG_RESULT_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3714      	adds	r7, #20
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd90      	pop	{r4, r7, pc}

080049c2 <HW_DrawLine>:

UG_RESULT HW_DrawLine( UG_S16 x1 , UG_S16 y1 , UG_S16 x2 , UG_S16 y2 , UG_COLOR c )
{
 80049c2:	b590      	push	{r4, r7, lr}
 80049c4:	b085      	sub	sp, #20
 80049c6:	af02      	add	r7, sp, #8
 80049c8:	4604      	mov	r4, r0
 80049ca:	4608      	mov	r0, r1
 80049cc:	4611      	mov	r1, r2
 80049ce:	461a      	mov	r2, r3
 80049d0:	4623      	mov	r3, r4
 80049d2:	80fb      	strh	r3, [r7, #6]
 80049d4:	4603      	mov	r3, r0
 80049d6:	80bb      	strh	r3, [r7, #4]
 80049d8:	460b      	mov	r3, r1
 80049da:	807b      	strh	r3, [r7, #2]
 80049dc:	4613      	mov	r3, r2
 80049de:	803b      	strh	r3, [r7, #0]
    if((x1 < 0) ||(x1 >= DISPLAY_WIDTH) || (y1 < 0) || (y1 >= DISPLAY_HEIGHT)) return UG_RESULT_FAIL;
 80049e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	db0d      	blt.n	8004a04 <HW_DrawLine+0x42>
 80049e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80049ec:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80049f0:	da08      	bge.n	8004a04 <HW_DrawLine+0x42>
 80049f2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	db04      	blt.n	8004a04 <HW_DrawLine+0x42>
 80049fa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80049fe:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8004a02:	db02      	blt.n	8004a0a <HW_DrawLine+0x48>
 8004a04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a08:	e031      	b.n	8004a6e <HW_DrawLine+0xac>
    if((x2 < 0) ||(x2 >= DISPLAY_WIDTH) || (y2 < 0) || (y2 >= DISPLAY_HEIGHT)) return UG_RESULT_FAIL;
 8004a0a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	db0d      	blt.n	8004a2e <HW_DrawLine+0x6c>
 8004a12:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a16:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8004a1a:	da08      	bge.n	8004a2e <HW_DrawLine+0x6c>
 8004a1c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	db04      	blt.n	8004a2e <HW_DrawLine+0x6c>
 8004a24:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004a28:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8004a2c:	db02      	blt.n	8004a34 <HW_DrawLine+0x72>
 8004a2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a32:	e01c      	b.n	8004a6e <HW_DrawLine+0xac>

    // If it is a vertical or a horizontal line, draw it.
    // If not, then use original drawline routine.
    if ((x1 == x2) || (y1 == y2))
 8004a34:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004a38:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d005      	beq.n	8004a4c <HW_DrawLine+0x8a>
 8004a40:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004a44:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d10e      	bne.n	8004a6a <HW_DrawLine+0xa8>
    {
        HW_FillFrame(x1, y1, x2, y2, c);
 8004a4c:	f9b7 4000 	ldrsh.w	r4, [r7]
 8004a50:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004a54:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004a58:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004a5c:	8b3b      	ldrh	r3, [r7, #24]
 8004a5e:	9300      	str	r3, [sp, #0]
 8004a60:	4623      	mov	r3, r4
 8004a62:	f7ff ff49 	bl	80048f8 <HW_FillFrame>
        return UG_RESULT_OK;
 8004a66:	2300      	movs	r3, #0
 8004a68:	e001      	b.n	8004a6e <HW_DrawLine+0xac>
    }

    return UG_RESULT_FAIL;
 8004a6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	370c      	adds	r7, #12
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd90      	pop	{r4, r7, pc}

08004a76 <HW_DrawImage>:

UG_RESULT HW_DrawImage(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, uint8_t *image, uint16_t pSize)
{
 8004a76:	b590      	push	{r4, r7, lr}
 8004a78:	b083      	sub	sp, #12
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	4604      	mov	r4, r0
 8004a7e:	4608      	mov	r0, r1
 8004a80:	4611      	mov	r1, r2
 8004a82:	461a      	mov	r2, r3
 8004a84:	4623      	mov	r3, r4
 8004a86:	80fb      	strh	r3, [r7, #6]
 8004a88:	4603      	mov	r3, r0
 8004a8a:	80bb      	strh	r3, [r7, #4]
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	807b      	strh	r3, [r7, #2]
 8004a90:	4613      	mov	r3, r2
 8004a92:	803b      	strh	r3, [r7, #0]

    if((x1 < 0) ||(x1 >= DISPLAY_WIDTH) || (y1 < 0) || (y1 >= DISPLAY_HEIGHT)) return UG_RESULT_FAIL;
 8004a94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	db0d      	blt.n	8004ab8 <HW_DrawImage+0x42>
 8004a9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004aa0:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8004aa4:	da08      	bge.n	8004ab8 <HW_DrawImage+0x42>
 8004aa6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	db04      	blt.n	8004ab8 <HW_DrawImage+0x42>
 8004aae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004ab2:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8004ab6:	db02      	blt.n	8004abe <HW_DrawImage+0x48>
 8004ab8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004abc:	e02b      	b.n	8004b16 <HW_DrawImage+0xa0>
    if((x2 < 0) ||(x2 >= DISPLAY_WIDTH) || (y2 < 0) || (y2 >= DISPLAY_HEIGHT)) return UG_RESULT_FAIL;
 8004abe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	db0d      	blt.n	8004ae2 <HW_DrawImage+0x6c>
 8004ac6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004aca:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8004ace:	da08      	bge.n	8004ae2 <HW_DrawImage+0x6c>
 8004ad0:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	db04      	blt.n	8004ae2 <HW_DrawImage+0x6c>
 8004ad8:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004adc:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8004ae0:	db02      	blt.n	8004ae8 <HW_DrawImage+0x72>
 8004ae2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ae6:	e016      	b.n	8004b16 <HW_DrawImage+0xa0>

    SSD1963_WindowSet(x1,x2,y1,y2);
 8004ae8:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004aec:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8004af0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004af4:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004af8:	f7ff fe70 	bl	80047dc <SSD1963_WindowSet>

    write_command(0x2c);
 8004afc:	202c      	movs	r0, #44	; 0x2c
 8004afe:	f000 f80e 	bl	8004b1e <write_command>
    write_multi_data((DATA_t*)image, pSize*3);
 8004b02:	8bbb      	ldrh	r3, [r7, #28]
 8004b04:	461a      	mov	r2, r3
 8004b06:	0052      	lsls	r2, r2, #1
 8004b08:	4413      	add	r3, r2
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	69b8      	ldr	r0, [r7, #24]
 8004b10:	f000 f83a 	bl	8004b88 <write_multi_data>

    return UG_RESULT_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	370c      	adds	r7, #12
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd90      	pop	{r4, r7, pc}

08004b1e <write_command>:


//////      Private Function Definitions   ///////

void write_command(uint8_t index)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b085      	sub	sp, #20
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	4603      	mov	r3, r0
 8004b26:	71fb      	strb	r3, [r7, #7]
	LCD_REG	= index;
 8004b28:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8004b2c:	79fa      	ldrb	r2, [r7, #7]
 8004b2e:	b292      	uxth	r2, r2
 8004b30:	801a      	strh	r2, [r3, #0]
	for(uint16_t i = 0; i<FMC_DELAY_CYCLES; i++);  // delay to allow FMC to complete write operation, replace with something that actually checks for FMC completion?
 8004b32:	2300      	movs	r3, #0
 8004b34:	81fb      	strh	r3, [r7, #14]
 8004b36:	e002      	b.n	8004b3e <write_command+0x20>
 8004b38:	89fb      	ldrh	r3, [r7, #14]
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	81fb      	strh	r3, [r7, #14]
 8004b3e:	89fb      	ldrh	r3, [r7, #14]
 8004b40:	2b0b      	cmp	r3, #11
 8004b42:	d9f9      	bls.n	8004b38 <write_command+0x1a>
}
 8004b44:	bf00      	nop
 8004b46:	bf00      	nop
 8004b48:	3714      	adds	r7, #20
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
	...

08004b54 <write_data>:


void write_data(DATA_t data)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	80fb      	strh	r3, [r7, #6]
	LCD_RAM = data;
 8004b5e:	4a09      	ldr	r2, [pc, #36]	; (8004b84 <write_data+0x30>)
 8004b60:	88fb      	ldrh	r3, [r7, #6]
 8004b62:	8013      	strh	r3, [r2, #0]
	for(uint16_t i = 0; i<FMC_DELAY_CYCLES; i++);   // delay to allow FMC to complete write operation, replace with something that actually checks for FMC completion?
 8004b64:	2300      	movs	r3, #0
 8004b66:	81fb      	strh	r3, [r7, #14]
 8004b68:	e002      	b.n	8004b70 <write_data+0x1c>
 8004b6a:	89fb      	ldrh	r3, [r7, #14]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	81fb      	strh	r3, [r7, #14]
 8004b70:	89fb      	ldrh	r3, [r7, #14]
 8004b72:	2b0b      	cmp	r3, #11
 8004b74:	d9f9      	bls.n	8004b6a <write_data+0x16>
 }
 8004b76:	bf00      	nop
 8004b78:	bf00      	nop
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr
 8004b84:	60000100 	.word	0x60000100

08004b88 <write_multi_data>:
{
	return LCD_RAM;
}

void write_multi_data(DATA_t *data, uint16_t size)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	460b      	mov	r3, r1
 8004b92:	807b      	strh	r3, [r7, #2]
    for(int16_t i = 0; i < size; i++)
 8004b94:	2300      	movs	r3, #0
 8004b96:	81fb      	strh	r3, [r7, #14]
 8004b98:	e016      	b.n	8004bc8 <write_multi_data+0x40>
    {
    	LCD_RAM = data[i];
 8004b9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004b9e:	005b      	lsls	r3, r3, #1
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	4a0e      	ldr	r2, [pc, #56]	; (8004be0 <write_multi_data+0x58>)
 8004ba6:	881b      	ldrh	r3, [r3, #0]
 8004ba8:	8013      	strh	r3, [r2, #0]
    	for(uint16_t j = 0; j<FMC_DELAY_CYCLES; j++);   // delay to allow FMC to complete write operation, replace with something that actually checks for FMC completion?
 8004baa:	2300      	movs	r3, #0
 8004bac:	81bb      	strh	r3, [r7, #12]
 8004bae:	e002      	b.n	8004bb6 <write_multi_data+0x2e>
 8004bb0:	89bb      	ldrh	r3, [r7, #12]
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	81bb      	strh	r3, [r7, #12]
 8004bb6:	89bb      	ldrh	r3, [r7, #12]
 8004bb8:	2b0b      	cmp	r3, #11
 8004bba:	d9f9      	bls.n	8004bb0 <write_multi_data+0x28>
    for(int16_t i = 0; i < size; i++)
 8004bbc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	81fb      	strh	r3, [r7, #14]
 8004bc8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004bcc:	887b      	ldrh	r3, [r7, #2]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	dbe3      	blt.n	8004b9a <write_multi_data+0x12>
    }
}
 8004bd2:	bf00      	nop
 8004bd4:	bf00      	nop
 8004bd6:	3714      	adds	r7, #20
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr
 8004be0:	60000100 	.word	0x60000100

08004be4 <WheelSpeed_Init>:


#include "wheel_speed.h"

void WheelSpeed_Init(WheelSpeed_t* ws, TIM_HandleTypeDef* h_tim)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
	ws->h_tim = h_tim;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	683a      	ldr	r2, [r7, #0]
 8004bf2:	601a      	str	r2, [r3, #0]
	ws->last_count = 0;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	609a      	str	r2, [r3, #8]
	ws->last_tick = HAL_GetTick();
 8004bfa:	f000 f8ab 	bl	8004d54 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	605a      	str	r2, [r3, #4]
	HAL_TIM_Base_Start(h_tim);
 8004c04:	6838      	ldr	r0, [r7, #0]
 8004c06:	f004 fca5 	bl	8009554 <HAL_TIM_Base_Start>
}
 8004c0a:	bf00      	nop
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <WheelSpeed_GetCPS>:

uint32_t WheelSpeed_GetCPS(WheelSpeed_t* ws)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b086      	sub	sp, #24
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
	uint32_t tick = HAL_GetTick();
 8004c1a:	f000 f89b 	bl	8004d54 <HAL_GetTick>
 8004c1e:	6178      	str	r0, [r7, #20]
	uint32_t count = __HAL_TIM_GET_COUNTER(ws->h_tim);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c28:	613b      	str	r3, [r7, #16]

	uint32_t cps = 1000 * (count - ws->last_count) / (tick - ws->last_tick);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c36:	fb03 f202 	mul.w	r2, r3, r2
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	6979      	ldr	r1, [r7, #20]
 8004c40:	1acb      	subs	r3, r1, r3
 8004c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c46:	60fb      	str	r3, [r7, #12]

	ws->last_count = count;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	609a      	str	r2, [r3, #8]
	ws->last_tick = tick;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	605a      	str	r2, [r3, #4]

	return cps;
 8004c54:	68fb      	ldr	r3, [r7, #12]
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3718      	adds	r7, #24
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
	...

08004c60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004c60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c98 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004c64:	480d      	ldr	r0, [pc, #52]	; (8004c9c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004c66:	490e      	ldr	r1, [pc, #56]	; (8004ca0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004c68:	4a0e      	ldr	r2, [pc, #56]	; (8004ca4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004c6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004c6c:	e002      	b.n	8004c74 <LoopCopyDataInit>

08004c6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004c70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004c72:	3304      	adds	r3, #4

08004c74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004c74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004c76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c78:	d3f9      	bcc.n	8004c6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c7a:	4a0b      	ldr	r2, [pc, #44]	; (8004ca8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004c7c:	4c0b      	ldr	r4, [pc, #44]	; (8004cac <LoopFillZerobss+0x26>)
  movs r3, #0
 8004c7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004c80:	e001      	b.n	8004c86 <LoopFillZerobss>

08004c82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004c82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004c84:	3204      	adds	r2, #4

08004c86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004c86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004c88:	d3fb      	bcc.n	8004c82 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004c8a:	f7fe fec3 	bl	8003a14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004c8e:	f006 fea7 	bl	800b9e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004c92:	f7fc fff9 	bl	8001c88 <main>
  bx  lr    
 8004c96:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004c98:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004c9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ca0:	200000f4 	.word	0x200000f4
  ldr r2, =_sidata
 8004ca4:	0801b988 	.word	0x0801b988
  ldr r2, =_sbss
 8004ca8:	200000f4 	.word	0x200000f4
  ldr r4, =_ebss
 8004cac:	20000998 	.word	0x20000998

08004cb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004cb0:	e7fe      	b.n	8004cb0 <ADC_IRQHandler>

08004cb2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004cb2:	b580      	push	{r7, lr}
 8004cb4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004cb6:	2003      	movs	r0, #3
 8004cb8:	f001 fb9e 	bl	80063f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004cbc:	200f      	movs	r0, #15
 8004cbe:	f000 f805 	bl	8004ccc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004cc2:	f7fe f949 	bl	8002f58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b082      	sub	sp, #8
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004cd4:	4b12      	ldr	r3, [pc, #72]	; (8004d20 <HAL_InitTick+0x54>)
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	4b12      	ldr	r3, [pc, #72]	; (8004d24 <HAL_InitTick+0x58>)
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	4619      	mov	r1, r3
 8004cde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ce2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cea:	4618      	mov	r0, r3
 8004cec:	f001 fbb9 	bl	8006462 <HAL_SYSTICK_Config>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e00e      	b.n	8004d18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2b0f      	cmp	r3, #15
 8004cfe:	d80a      	bhi.n	8004d16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d00:	2200      	movs	r2, #0
 8004d02:	6879      	ldr	r1, [r7, #4]
 8004d04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d08:	f001 fb81 	bl	800640e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004d0c:	4a06      	ldr	r2, [pc, #24]	; (8004d28 <HAL_InitTick+0x5c>)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004d12:	2300      	movs	r3, #0
 8004d14:	e000      	b.n	8004d18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3708      	adds	r7, #8
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	20000098 	.word	0x20000098
 8004d24:	200000a0 	.word	0x200000a0
 8004d28:	2000009c 	.word	0x2000009c

08004d2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004d30:	4b06      	ldr	r3, [pc, #24]	; (8004d4c <HAL_IncTick+0x20>)
 8004d32:	781b      	ldrb	r3, [r3, #0]
 8004d34:	461a      	mov	r2, r3
 8004d36:	4b06      	ldr	r3, [pc, #24]	; (8004d50 <HAL_IncTick+0x24>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4413      	add	r3, r2
 8004d3c:	4a04      	ldr	r2, [pc, #16]	; (8004d50 <HAL_IncTick+0x24>)
 8004d3e:	6013      	str	r3, [r2, #0]
}
 8004d40:	bf00      	nop
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	200000a0 	.word	0x200000a0
 8004d50:	20000830 	.word	0x20000830

08004d54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d54:	b480      	push	{r7}
 8004d56:	af00      	add	r7, sp, #0
  return uwTick;
 8004d58:	4b03      	ldr	r3, [pc, #12]	; (8004d68 <HAL_GetTick+0x14>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	20000830 	.word	0x20000830

08004d6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004d74:	f7ff ffee 	bl	8004d54 <HAL_GetTick>
 8004d78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d84:	d005      	beq.n	8004d92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004d86:	4b0a      	ldr	r3, [pc, #40]	; (8004db0 <HAL_Delay+0x44>)
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	4413      	add	r3, r2
 8004d90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004d92:	bf00      	nop
 8004d94:	f7ff ffde 	bl	8004d54 <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	68fa      	ldr	r2, [r7, #12]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d8f7      	bhi.n	8004d94 <HAL_Delay+0x28>
  {
  }
}
 8004da4:	bf00      	nop
 8004da6:	bf00      	nop
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	200000a0 	.word	0x200000a0

08004db4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e031      	b.n	8004e2e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d109      	bne.n	8004de6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f7fe f8e4 	bl	8002fa0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dea:	f003 0310 	and.w	r3, r3, #16
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d116      	bne.n	8004e20 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004df6:	4b10      	ldr	r3, [pc, #64]	; (8004e38 <HAL_ADC_Init+0x84>)
 8004df8:	4013      	ands	r3, r2
 8004dfa:	f043 0202 	orr.w	r2, r3, #2
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 fad6 	bl	80053b4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e12:	f023 0303 	bic.w	r3, r3, #3
 8004e16:	f043 0201 	orr.w	r2, r3, #1
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	641a      	str	r2, [r3, #64]	; 0x40
 8004e1e:	e001      	b.n	8004e24 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	ffffeefd 	.word	0xffffeefd

08004e3c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8004e44:	2300      	movs	r3, #0
 8004e46:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d101      	bne.n	8004e56 <HAL_ADC_Start+0x1a>
 8004e52:	2302      	movs	r3, #2
 8004e54:	e0ad      	b.n	8004fb2 <HAL_ADC_Start+0x176>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d018      	beq.n	8004e9e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 0201 	orr.w	r2, r2, #1
 8004e7a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8004e7c:	4b50      	ldr	r3, [pc, #320]	; (8004fc0 <HAL_ADC_Start+0x184>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a50      	ldr	r2, [pc, #320]	; (8004fc4 <HAL_ADC_Start+0x188>)
 8004e82:	fba2 2303 	umull	r2, r3, r2, r3
 8004e86:	0c9a      	lsrs	r2, r3, #18
 8004e88:	4613      	mov	r3, r2
 8004e8a:	005b      	lsls	r3, r3, #1
 8004e8c:	4413      	add	r3, r2
 8004e8e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004e90:	e002      	b.n	8004e98 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	3b01      	subs	r3, #1
 8004e96:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d1f9      	bne.n	8004e92 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d175      	bne.n	8004f98 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004eb0:	4b45      	ldr	r3, [pc, #276]	; (8004fc8 <HAL_ADC_Start+0x18c>)
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d007      	beq.n	8004eda <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ece:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004ed2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ede:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ee6:	d106      	bne.n	8004ef6 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eec:	f023 0206 	bic.w	r2, r3, #6
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	645a      	str	r2, [r3, #68]	; 0x44
 8004ef4:	e002      	b.n	8004efc <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004f0c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8004f0e:	4b2f      	ldr	r3, [pc, #188]	; (8004fcc <HAL_ADC_Start+0x190>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f003 031f 	and.w	r3, r3, #31
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10f      	bne.n	8004f3a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d143      	bne.n	8004fb0 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	689a      	ldr	r2, [r3, #8]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004f36:	609a      	str	r2, [r3, #8]
 8004f38:	e03a      	b.n	8004fb0 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a24      	ldr	r2, [pc, #144]	; (8004fd0 <HAL_ADC_Start+0x194>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d10e      	bne.n	8004f62 <HAL_ADC_Start+0x126>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d107      	bne.n	8004f62 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	689a      	ldr	r2, [r3, #8]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004f60:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8004f62:	4b1a      	ldr	r3, [pc, #104]	; (8004fcc <HAL_ADC_Start+0x190>)
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f003 0310 	and.w	r3, r3, #16
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d120      	bne.n	8004fb0 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a18      	ldr	r2, [pc, #96]	; (8004fd4 <HAL_ADC_Start+0x198>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d11b      	bne.n	8004fb0 <HAL_ADC_Start+0x174>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d114      	bne.n	8004fb0 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	689a      	ldr	r2, [r3, #8]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004f94:	609a      	str	r2, [r3, #8]
 8004f96:	e00b      	b.n	8004fb0 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9c:	f043 0210 	orr.w	r2, r3, #16
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa8:	f043 0201 	orr.w	r2, r3, #1
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3714      	adds	r7, #20
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	20000098 	.word	0x20000098
 8004fc4:	431bde83 	.word	0x431bde83
 8004fc8:	fffff8fe 	.word	0xfffff8fe
 8004fcc:	40012300 	.word	0x40012300
 8004fd0:	40012000 	.word	0x40012000
 8004fd4:	40012200 	.word	0x40012200

08004fd8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ff4:	d113      	bne.n	800501e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005000:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005004:	d10b      	bne.n	800501e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500a:	f043 0220 	orr.w	r2, r3, #32
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e063      	b.n	80050e6 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800501e:	f7ff fe99 	bl	8004d54 <HAL_GetTick>
 8005022:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005024:	e021      	b.n	800506a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800502c:	d01d      	beq.n	800506a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d007      	beq.n	8005044 <HAL_ADC_PollForConversion+0x6c>
 8005034:	f7ff fe8e 	bl	8004d54 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	683a      	ldr	r2, [r7, #0]
 8005040:	429a      	cmp	r2, r3
 8005042:	d212      	bcs.n	800506a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b02      	cmp	r3, #2
 8005050:	d00b      	beq.n	800506a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005056:	f043 0204 	orr.w	r2, r3, #4
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e03d      	b.n	80050e6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0302 	and.w	r3, r3, #2
 8005074:	2b02      	cmp	r3, #2
 8005076:	d1d6      	bne.n	8005026 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f06f 0212 	mvn.w	r2, #18
 8005080:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005086:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005098:	2b00      	cmp	r3, #0
 800509a:	d123      	bne.n	80050e4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d11f      	bne.n	80050e4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d006      	beq.n	80050c0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d111      	bne.n	80050e4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d105      	bne.n	80050e4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050dc:	f043 0201 	orr.w	r2, r3, #1
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}

080050ee <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80050ee:	b480      	push	{r7}
 80050f0:	b083      	sub	sp, #12
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005112:	2300      	movs	r3, #0
 8005114:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800511c:	2b01      	cmp	r3, #1
 800511e:	d101      	bne.n	8005124 <HAL_ADC_ConfigChannel+0x1c>
 8005120:	2302      	movs	r3, #2
 8005122:	e136      	b.n	8005392 <HAL_ADC_ConfigChannel+0x28a>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2b09      	cmp	r3, #9
 8005132:	d93a      	bls.n	80051aa <HAL_ADC_ConfigChannel+0xa2>
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800513c:	d035      	beq.n	80051aa <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68d9      	ldr	r1, [r3, #12]
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	b29b      	uxth	r3, r3
 800514a:	461a      	mov	r2, r3
 800514c:	4613      	mov	r3, r2
 800514e:	005b      	lsls	r3, r3, #1
 8005150:	4413      	add	r3, r2
 8005152:	3b1e      	subs	r3, #30
 8005154:	2207      	movs	r2, #7
 8005156:	fa02 f303 	lsl.w	r3, r2, r3
 800515a:	43da      	mvns	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	400a      	ands	r2, r1
 8005162:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a8d      	ldr	r2, [pc, #564]	; (80053a0 <HAL_ADC_ConfigChannel+0x298>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d10a      	bne.n	8005184 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68d9      	ldr	r1, [r3, #12]
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	061a      	lsls	r2, r3, #24
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005182:	e035      	b.n	80051f0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68d9      	ldr	r1, [r3, #12]
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	689a      	ldr	r2, [r3, #8]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	b29b      	uxth	r3, r3
 8005194:	4618      	mov	r0, r3
 8005196:	4603      	mov	r3, r0
 8005198:	005b      	lsls	r3, r3, #1
 800519a:	4403      	add	r3, r0
 800519c:	3b1e      	subs	r3, #30
 800519e:	409a      	lsls	r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	430a      	orrs	r2, r1
 80051a6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80051a8:	e022      	b.n	80051f0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	6919      	ldr	r1, [r3, #16]
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	461a      	mov	r2, r3
 80051b8:	4613      	mov	r3, r2
 80051ba:	005b      	lsls	r3, r3, #1
 80051bc:	4413      	add	r3, r2
 80051be:	2207      	movs	r2, #7
 80051c0:	fa02 f303 	lsl.w	r3, r2, r3
 80051c4:	43da      	mvns	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	400a      	ands	r2, r1
 80051cc:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	6919      	ldr	r1, [r3, #16]
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	689a      	ldr	r2, [r3, #8]
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	b29b      	uxth	r3, r3
 80051de:	4618      	mov	r0, r3
 80051e0:	4603      	mov	r3, r0
 80051e2:	005b      	lsls	r3, r3, #1
 80051e4:	4403      	add	r3, r0
 80051e6:	409a      	lsls	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	430a      	orrs	r2, r1
 80051ee:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	2b06      	cmp	r3, #6
 80051f6:	d824      	bhi.n	8005242 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	4613      	mov	r3, r2
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	4413      	add	r3, r2
 8005208:	3b05      	subs	r3, #5
 800520a:	221f      	movs	r2, #31
 800520c:	fa02 f303 	lsl.w	r3, r2, r3
 8005210:	43da      	mvns	r2, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	400a      	ands	r2, r1
 8005218:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	b29b      	uxth	r3, r3
 8005226:	4618      	mov	r0, r3
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	4613      	mov	r3, r2
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4413      	add	r3, r2
 8005232:	3b05      	subs	r3, #5
 8005234:	fa00 f203 	lsl.w	r2, r0, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	430a      	orrs	r2, r1
 800523e:	635a      	str	r2, [r3, #52]	; 0x34
 8005240:	e04c      	b.n	80052dc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	2b0c      	cmp	r3, #12
 8005248:	d824      	bhi.n	8005294 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	685a      	ldr	r2, [r3, #4]
 8005254:	4613      	mov	r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	4413      	add	r3, r2
 800525a:	3b23      	subs	r3, #35	; 0x23
 800525c:	221f      	movs	r2, #31
 800525e:	fa02 f303 	lsl.w	r3, r2, r3
 8005262:	43da      	mvns	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	400a      	ands	r2, r1
 800526a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	b29b      	uxth	r3, r3
 8005278:	4618      	mov	r0, r3
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	685a      	ldr	r2, [r3, #4]
 800527e:	4613      	mov	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4413      	add	r3, r2
 8005284:	3b23      	subs	r3, #35	; 0x23
 8005286:	fa00 f203 	lsl.w	r2, r0, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	631a      	str	r2, [r3, #48]	; 0x30
 8005292:	e023      	b.n	80052dc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	4613      	mov	r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	4413      	add	r3, r2
 80052a4:	3b41      	subs	r3, #65	; 0x41
 80052a6:	221f      	movs	r2, #31
 80052a8:	fa02 f303 	lsl.w	r3, r2, r3
 80052ac:	43da      	mvns	r2, r3
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	400a      	ands	r2, r1
 80052b4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	4618      	mov	r0, r3
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685a      	ldr	r2, [r3, #4]
 80052c8:	4613      	mov	r3, r2
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	4413      	add	r3, r2
 80052ce:	3b41      	subs	r3, #65	; 0x41
 80052d0:	fa00 f203 	lsl.w	r2, r0, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a30      	ldr	r2, [pc, #192]	; (80053a4 <HAL_ADC_ConfigChannel+0x29c>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d10a      	bne.n	80052fc <HAL_ADC_ConfigChannel+0x1f4>
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80052ee:	d105      	bne.n	80052fc <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80052f0:	4b2d      	ldr	r3, [pc, #180]	; (80053a8 <HAL_ADC_ConfigChannel+0x2a0>)
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	4a2c      	ldr	r2, [pc, #176]	; (80053a8 <HAL_ADC_ConfigChannel+0x2a0>)
 80052f6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80052fa:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a28      	ldr	r2, [pc, #160]	; (80053a4 <HAL_ADC_ConfigChannel+0x29c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d10f      	bne.n	8005326 <HAL_ADC_ConfigChannel+0x21e>
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2b12      	cmp	r3, #18
 800530c:	d10b      	bne.n	8005326 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800530e:	4b26      	ldr	r3, [pc, #152]	; (80053a8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	4a25      	ldr	r2, [pc, #148]	; (80053a8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005314:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005318:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800531a:	4b23      	ldr	r3, [pc, #140]	; (80053a8 <HAL_ADC_ConfigChannel+0x2a0>)
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	4a22      	ldr	r2, [pc, #136]	; (80053a8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005320:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005324:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a1e      	ldr	r2, [pc, #120]	; (80053a4 <HAL_ADC_ConfigChannel+0x29c>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d12b      	bne.n	8005388 <HAL_ADC_ConfigChannel+0x280>
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a1a      	ldr	r2, [pc, #104]	; (80053a0 <HAL_ADC_ConfigChannel+0x298>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d003      	beq.n	8005342 <HAL_ADC_ConfigChannel+0x23a>
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2b11      	cmp	r3, #17
 8005340:	d122      	bne.n	8005388 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005342:	4b19      	ldr	r3, [pc, #100]	; (80053a8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	4a18      	ldr	r2, [pc, #96]	; (80053a8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005348:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800534c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800534e:	4b16      	ldr	r3, [pc, #88]	; (80053a8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	4a15      	ldr	r2, [pc, #84]	; (80053a8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005354:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005358:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a10      	ldr	r2, [pc, #64]	; (80053a0 <HAL_ADC_ConfigChannel+0x298>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d111      	bne.n	8005388 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005364:	4b11      	ldr	r3, [pc, #68]	; (80053ac <HAL_ADC_ConfigChannel+0x2a4>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a11      	ldr	r2, [pc, #68]	; (80053b0 <HAL_ADC_ConfigChannel+0x2a8>)
 800536a:	fba2 2303 	umull	r2, r3, r2, r3
 800536e:	0c9a      	lsrs	r2, r3, #18
 8005370:	4613      	mov	r3, r2
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	4413      	add	r3, r2
 8005376:	005b      	lsls	r3, r3, #1
 8005378:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800537a:	e002      	b.n	8005382 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	3b01      	subs	r3, #1
 8005380:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1f9      	bne.n	800537c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3714      	adds	r7, #20
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	10000012 	.word	0x10000012
 80053a4:	40012000 	.word	0x40012000
 80053a8:	40012300 	.word	0x40012300
 80053ac:	20000098 	.word	0x20000098
 80053b0:	431bde83 	.word	0x431bde83

080053b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80053bc:	4b78      	ldr	r3, [pc, #480]	; (80055a0 <ADC_Init+0x1ec>)
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	4a77      	ldr	r2, [pc, #476]	; (80055a0 <ADC_Init+0x1ec>)
 80053c2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80053c6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80053c8:	4b75      	ldr	r3, [pc, #468]	; (80055a0 <ADC_Init+0x1ec>)
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	4973      	ldr	r1, [pc, #460]	; (80055a0 <ADC_Init+0x1ec>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	685a      	ldr	r2, [r3, #4]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	6859      	ldr	r1, [r3, #4]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	021a      	lsls	r2, r3, #8
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685a      	ldr	r2, [r3, #4]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005408:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	6859      	ldr	r1, [r3, #4]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	689a      	ldr	r2, [r3, #8]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	689a      	ldr	r2, [r3, #8]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800542a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6899      	ldr	r1, [r3, #8]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	68da      	ldr	r2, [r3, #12]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005442:	4a58      	ldr	r2, [pc, #352]	; (80055a4 <ADC_Init+0x1f0>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d022      	beq.n	800548e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	689a      	ldr	r2, [r3, #8]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005456:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6899      	ldr	r1, [r3, #8]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	430a      	orrs	r2, r1
 8005468:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005478:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	6899      	ldr	r1, [r3, #8]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	430a      	orrs	r2, r1
 800548a:	609a      	str	r2, [r3, #8]
 800548c:	e00f      	b.n	80054ae <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	689a      	ldr	r2, [r3, #8]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800549c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	689a      	ldr	r2, [r3, #8]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80054ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	689a      	ldr	r2, [r3, #8]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f022 0202 	bic.w	r2, r2, #2
 80054bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	6899      	ldr	r1, [r3, #8]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	005a      	lsls	r2, r3, #1
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d01b      	beq.n	8005514 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	685a      	ldr	r2, [r3, #4]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054ea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80054fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6859      	ldr	r1, [r3, #4]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005506:	3b01      	subs	r3, #1
 8005508:	035a      	lsls	r2, r3, #13
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	430a      	orrs	r2, r1
 8005510:	605a      	str	r2, [r3, #4]
 8005512:	e007      	b.n	8005524 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	685a      	ldr	r2, [r3, #4]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005522:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005532:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	69db      	ldr	r3, [r3, #28]
 800553e:	3b01      	subs	r3, #1
 8005540:	051a      	lsls	r2, r3, #20
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	430a      	orrs	r2, r1
 8005548:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	689a      	ldr	r2, [r3, #8]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005558:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	6899      	ldr	r1, [r3, #8]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005566:	025a      	lsls	r2, r3, #9
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	430a      	orrs	r2, r1
 800556e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689a      	ldr	r2, [r3, #8]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800557e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	6899      	ldr	r1, [r3, #8]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	029a      	lsls	r2, r3, #10
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	430a      	orrs	r2, r1
 8005592:	609a      	str	r2, [r3, #8]
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr
 80055a0:	40012300 	.word	0x40012300
 80055a4:	0f000001 	.word	0x0f000001

080055a8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e0ed      	b.n	8005796 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d102      	bne.n	80055cc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f7fd fdc2 	bl	8003150 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f042 0201 	orr.w	r2, r2, #1
 80055da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80055dc:	f7ff fbba 	bl	8004d54 <HAL_GetTick>
 80055e0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80055e2:	e012      	b.n	800560a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80055e4:	f7ff fbb6 	bl	8004d54 <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	2b0a      	cmp	r3, #10
 80055f0:	d90b      	bls.n	800560a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2205      	movs	r2, #5
 8005602:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e0c5      	b.n	8005796 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f003 0301 	and.w	r3, r3, #1
 8005614:	2b00      	cmp	r3, #0
 8005616:	d0e5      	beq.n	80055e4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 0202 	bic.w	r2, r2, #2
 8005626:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005628:	f7ff fb94 	bl	8004d54 <HAL_GetTick>
 800562c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800562e:	e012      	b.n	8005656 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005630:	f7ff fb90 	bl	8004d54 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	2b0a      	cmp	r3, #10
 800563c:	d90b      	bls.n	8005656 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005642:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2205      	movs	r2, #5
 800564e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e09f      	b.n	8005796 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f003 0302 	and.w	r3, r3, #2
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1e5      	bne.n	8005630 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	7e1b      	ldrb	r3, [r3, #24]
 8005668:	2b01      	cmp	r3, #1
 800566a:	d108      	bne.n	800567e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800567a:	601a      	str	r2, [r3, #0]
 800567c:	e007      	b.n	800568e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800568c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	7e5b      	ldrb	r3, [r3, #25]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d108      	bne.n	80056a8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056a4:	601a      	str	r2, [r3, #0]
 80056a6:	e007      	b.n	80056b8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	7e9b      	ldrb	r3, [r3, #26]
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d108      	bne.n	80056d2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f042 0220 	orr.w	r2, r2, #32
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	e007      	b.n	80056e2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 0220 	bic.w	r2, r2, #32
 80056e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	7edb      	ldrb	r3, [r3, #27]
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d108      	bne.n	80056fc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f022 0210 	bic.w	r2, r2, #16
 80056f8:	601a      	str	r2, [r3, #0]
 80056fa:	e007      	b.n	800570c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0210 	orr.w	r2, r2, #16
 800570a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	7f1b      	ldrb	r3, [r3, #28]
 8005710:	2b01      	cmp	r3, #1
 8005712:	d108      	bne.n	8005726 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f042 0208 	orr.w	r2, r2, #8
 8005722:	601a      	str	r2, [r3, #0]
 8005724:	e007      	b.n	8005736 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f022 0208 	bic.w	r2, r2, #8
 8005734:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	7f5b      	ldrb	r3, [r3, #29]
 800573a:	2b01      	cmp	r3, #1
 800573c:	d108      	bne.n	8005750 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f042 0204 	orr.w	r2, r2, #4
 800574c:	601a      	str	r2, [r3, #0]
 800574e:	e007      	b.n	8005760 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f022 0204 	bic.w	r2, r2, #4
 800575e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	431a      	orrs	r2, r3
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	431a      	orrs	r2, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	695b      	ldr	r3, [r3, #20]
 8005774:	ea42 0103 	orr.w	r1, r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	1e5a      	subs	r2, r3, #1
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	430a      	orrs	r2, r1
 8005784:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
	...

080057a0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b087      	sub	sp, #28
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057b6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80057b8:	7cfb      	ldrb	r3, [r7, #19]
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d003      	beq.n	80057c6 <HAL_CAN_ConfigFilter+0x26>
 80057be:	7cfb      	ldrb	r3, [r7, #19]
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	f040 80be 	bne.w	8005942 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80057c6:	4b65      	ldr	r3, [pc, #404]	; (800595c <HAL_CAN_ConfigFilter+0x1bc>)
 80057c8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80057d0:	f043 0201 	orr.w	r2, r3, #1
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80057e0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f4:	021b      	lsls	r3, r3, #8
 80057f6:	431a      	orrs	r2, r3
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	f003 031f 	and.w	r3, r3, #31
 8005806:	2201      	movs	r2, #1
 8005808:	fa02 f303 	lsl.w	r3, r2, r3
 800580c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	43db      	mvns	r3, r3
 8005818:	401a      	ands	r2, r3
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	69db      	ldr	r3, [r3, #28]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d123      	bne.n	8005870 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	43db      	mvns	r3, r3
 8005832:	401a      	ands	r2, r3
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005846:	683a      	ldr	r2, [r7, #0]
 8005848:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800584a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	3248      	adds	r2, #72	; 0x48
 8005850:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005864:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005866:	6979      	ldr	r1, [r7, #20]
 8005868:	3348      	adds	r3, #72	; 0x48
 800586a:	00db      	lsls	r3, r3, #3
 800586c:	440b      	add	r3, r1
 800586e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	2b01      	cmp	r3, #1
 8005876:	d122      	bne.n	80058be <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	431a      	orrs	r2, r3
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005898:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	3248      	adds	r2, #72	; 0x48
 800589e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80058b2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80058b4:	6979      	ldr	r1, [r7, #20]
 80058b6:	3348      	adds	r3, #72	; 0x48
 80058b8:	00db      	lsls	r3, r3, #3
 80058ba:	440b      	add	r3, r1
 80058bc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d109      	bne.n	80058da <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	43db      	mvns	r3, r3
 80058d0:	401a      	ands	r2, r3
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80058d8:	e007      	b.n	80058ea <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	431a      	orrs	r2, r3
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d109      	bne.n	8005906 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	43db      	mvns	r3, r3
 80058fc:	401a      	ands	r2, r3
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005904:	e007      	b.n	8005916 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	431a      	orrs	r2, r3
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	2b01      	cmp	r3, #1
 800591c:	d107      	bne.n	800592e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	431a      	orrs	r2, r3
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005934:	f023 0201 	bic.w	r2, r3, #1
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800593e:	2300      	movs	r3, #0
 8005940:	e006      	b.n	8005950 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005946:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
  }
}
 8005950:	4618      	mov	r0, r3
 8005952:	371c      	adds	r7, #28
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr
 800595c:	40006400 	.word	0x40006400

08005960 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b01      	cmp	r3, #1
 8005972:	d12e      	bne.n	80059d2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2202      	movs	r2, #2
 8005978:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f022 0201 	bic.w	r2, r2, #1
 800598a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800598c:	f7ff f9e2 	bl	8004d54 <HAL_GetTick>
 8005990:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005992:	e012      	b.n	80059ba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005994:	f7ff f9de 	bl	8004d54 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	2b0a      	cmp	r3, #10
 80059a0:	d90b      	bls.n	80059ba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2205      	movs	r2, #5
 80059b2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e012      	b.n	80059e0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d1e5      	bne.n	8005994 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2200      	movs	r2, #0
 80059cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80059ce:	2300      	movs	r3, #0
 80059d0:	e006      	b.n	80059e0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
  }
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3710      	adds	r7, #16
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b089      	sub	sp, #36	; 0x24
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
 80059f4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059fc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005a06:	7ffb      	ldrb	r3, [r7, #31]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d003      	beq.n	8005a14 <HAL_CAN_AddTxMessage+0x2c>
 8005a0c:	7ffb      	ldrb	r3, [r7, #31]
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	f040 80ad 	bne.w	8005b6e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d10a      	bne.n	8005a34 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d105      	bne.n	8005a34 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	f000 8095 	beq.w	8005b5e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	0e1b      	lsrs	r3, r3, #24
 8005a38:	f003 0303 	and.w	r3, r3, #3
 8005a3c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005a3e:	2201      	movs	r2, #1
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	409a      	lsls	r2, r3
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d10d      	bne.n	8005a6c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005a5a:	68f9      	ldr	r1, [r7, #12]
 8005a5c:	6809      	ldr	r1, [r1, #0]
 8005a5e:	431a      	orrs	r2, r3
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	3318      	adds	r3, #24
 8005a64:	011b      	lsls	r3, r3, #4
 8005a66:	440b      	add	r3, r1
 8005a68:	601a      	str	r2, [r3, #0]
 8005a6a:	e00f      	b.n	8005a8c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005a76:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005a7c:	68f9      	ldr	r1, [r7, #12]
 8005a7e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005a80:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	3318      	adds	r3, #24
 8005a86:	011b      	lsls	r3, r3, #4
 8005a88:	440b      	add	r3, r1
 8005a8a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6819      	ldr	r1, [r3, #0]
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	691a      	ldr	r2, [r3, #16]
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	3318      	adds	r3, #24
 8005a98:	011b      	lsls	r3, r3, #4
 8005a9a:	440b      	add	r3, r1
 8005a9c:	3304      	adds	r3, #4
 8005a9e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	7d1b      	ldrb	r3, [r3, #20]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d111      	bne.n	8005acc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	3318      	adds	r3, #24
 8005ab0:	011b      	lsls	r3, r3, #4
 8005ab2:	4413      	add	r3, r2
 8005ab4:	3304      	adds	r3, #4
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	6811      	ldr	r1, [r2, #0]
 8005abc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	3318      	adds	r3, #24
 8005ac4:	011b      	lsls	r3, r3, #4
 8005ac6:	440b      	add	r3, r1
 8005ac8:	3304      	adds	r3, #4
 8005aca:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	3307      	adds	r3, #7
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	061a      	lsls	r2, r3, #24
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	3306      	adds	r3, #6
 8005ad8:	781b      	ldrb	r3, [r3, #0]
 8005ada:	041b      	lsls	r3, r3, #16
 8005adc:	431a      	orrs	r2, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	3305      	adds	r3, #5
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	021b      	lsls	r3, r3, #8
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	3204      	adds	r2, #4
 8005aec:	7812      	ldrb	r2, [r2, #0]
 8005aee:	4610      	mov	r0, r2
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	6811      	ldr	r1, [r2, #0]
 8005af4:	ea43 0200 	orr.w	r2, r3, r0
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	011b      	lsls	r3, r3, #4
 8005afc:	440b      	add	r3, r1
 8005afe:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005b02:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	3303      	adds	r3, #3
 8005b08:	781b      	ldrb	r3, [r3, #0]
 8005b0a:	061a      	lsls	r2, r3, #24
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	3302      	adds	r3, #2
 8005b10:	781b      	ldrb	r3, [r3, #0]
 8005b12:	041b      	lsls	r3, r3, #16
 8005b14:	431a      	orrs	r2, r3
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	021b      	lsls	r3, r3, #8
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	7812      	ldrb	r2, [r2, #0]
 8005b24:	4610      	mov	r0, r2
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	6811      	ldr	r1, [r2, #0]
 8005b2a:	ea43 0200 	orr.w	r2, r3, r0
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	011b      	lsls	r3, r3, #4
 8005b32:	440b      	add	r3, r1
 8005b34:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005b38:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	3318      	adds	r3, #24
 8005b42:	011b      	lsls	r3, r3, #4
 8005b44:	4413      	add	r3, r2
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	68fa      	ldr	r2, [r7, #12]
 8005b4a:	6811      	ldr	r1, [r2, #0]
 8005b4c:	f043 0201 	orr.w	r2, r3, #1
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	3318      	adds	r3, #24
 8005b54:	011b      	lsls	r3, r3, #4
 8005b56:	440b      	add	r3, r1
 8005b58:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	e00e      	b.n	8005b7c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b62:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e006      	b.n	8005b7c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b72:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
  }
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3724      	adds	r7, #36	; 0x24
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b087      	sub	sp, #28
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]
 8005b94:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b9c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005b9e:	7dfb      	ldrb	r3, [r7, #23]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d003      	beq.n	8005bac <HAL_CAN_GetRxMessage+0x24>
 8005ba4:	7dfb      	ldrb	r3, [r7, #23]
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	f040 80f3 	bne.w	8005d92 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d10e      	bne.n	8005bd0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	f003 0303 	and.w	r3, r3, #3
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d116      	bne.n	8005bee <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e0e7      	b.n	8005da0 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	f003 0303 	and.w	r3, r3, #3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d107      	bne.n	8005bee <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e0d8      	b.n	8005da0 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	331b      	adds	r3, #27
 8005bf6:	011b      	lsls	r3, r3, #4
 8005bf8:	4413      	add	r3, r2
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0204 	and.w	r2, r3, #4
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d10c      	bne.n	8005c26 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	331b      	adds	r3, #27
 8005c14:	011b      	lsls	r3, r3, #4
 8005c16:	4413      	add	r3, r2
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	0d5b      	lsrs	r3, r3, #21
 8005c1c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	601a      	str	r2, [r3, #0]
 8005c24:	e00b      	b.n	8005c3e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	331b      	adds	r3, #27
 8005c2e:	011b      	lsls	r3, r3, #4
 8005c30:	4413      	add	r3, r2
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	08db      	lsrs	r3, r3, #3
 8005c36:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	331b      	adds	r3, #27
 8005c46:	011b      	lsls	r3, r3, #4
 8005c48:	4413      	add	r3, r2
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 0202 	and.w	r2, r3, #2
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	331b      	adds	r3, #27
 8005c5c:	011b      	lsls	r3, r3, #4
 8005c5e:	4413      	add	r3, r2
 8005c60:	3304      	adds	r3, #4
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 020f 	and.w	r2, r3, #15
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	331b      	adds	r3, #27
 8005c74:	011b      	lsls	r3, r3, #4
 8005c76:	4413      	add	r3, r2
 8005c78:	3304      	adds	r3, #4
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	0a1b      	lsrs	r3, r3, #8
 8005c7e:	b2da      	uxtb	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	331b      	adds	r3, #27
 8005c8c:	011b      	lsls	r3, r3, #4
 8005c8e:	4413      	add	r3, r2
 8005c90:	3304      	adds	r3, #4
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	0c1b      	lsrs	r3, r3, #16
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	011b      	lsls	r3, r3, #4
 8005ca4:	4413      	add	r3, r2
 8005ca6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	b2da      	uxtb	r2, r3
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	011b      	lsls	r3, r3, #4
 8005cba:	4413      	add	r3, r2
 8005cbc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	0a1a      	lsrs	r2, r3, #8
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	b2d2      	uxtb	r2, r2
 8005cca:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	011b      	lsls	r3, r3, #4
 8005cd4:	4413      	add	r3, r2
 8005cd6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	0c1a      	lsrs	r2, r3, #16
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	3302      	adds	r3, #2
 8005ce2:	b2d2      	uxtb	r2, r2
 8005ce4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	011b      	lsls	r3, r3, #4
 8005cee:	4413      	add	r3, r2
 8005cf0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	0e1a      	lsrs	r2, r3, #24
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	3303      	adds	r3, #3
 8005cfc:	b2d2      	uxtb	r2, r2
 8005cfe:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	011b      	lsls	r3, r3, #4
 8005d08:	4413      	add	r3, r2
 8005d0a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	3304      	adds	r3, #4
 8005d14:	b2d2      	uxtb	r2, r2
 8005d16:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	011b      	lsls	r3, r3, #4
 8005d20:	4413      	add	r3, r2
 8005d22:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	0a1a      	lsrs	r2, r3, #8
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	3305      	adds	r3, #5
 8005d2e:	b2d2      	uxtb	r2, r2
 8005d30:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	011b      	lsls	r3, r3, #4
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	0c1a      	lsrs	r2, r3, #16
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	3306      	adds	r3, #6
 8005d48:	b2d2      	uxtb	r2, r2
 8005d4a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	011b      	lsls	r3, r3, #4
 8005d54:	4413      	add	r3, r2
 8005d56:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	0e1a      	lsrs	r2, r3, #24
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	3307      	adds	r3, #7
 8005d62:	b2d2      	uxtb	r2, r2
 8005d64:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d108      	bne.n	8005d7e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68da      	ldr	r2, [r3, #12]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f042 0220 	orr.w	r2, r2, #32
 8005d7a:	60da      	str	r2, [r3, #12]
 8005d7c:	e007      	b.n	8005d8e <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	691a      	ldr	r2, [r3, #16]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f042 0220 	orr.w	r2, r2, #32
 8005d8c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	e006      	b.n	8005da0 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d96:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
  }
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	371c      	adds	r7, #28
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b085      	sub	sp, #20
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005dbc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005dbe:	7bfb      	ldrb	r3, [r7, #15]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d002      	beq.n	8005dca <HAL_CAN_ActivateNotification+0x1e>
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d109      	bne.n	8005dde <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	6959      	ldr	r1, [r3, #20]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	683a      	ldr	r2, [r7, #0]
 8005dd6:	430a      	orrs	r2, r1
 8005dd8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	e006      	b.n	8005dec <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
  }
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3714      	adds	r7, #20
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b08a      	sub	sp, #40	; 0x28
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005e00:	2300      	movs	r3, #0
 8005e02:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	695b      	ldr	r3, [r3, #20]
 8005e0a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005e34:	6a3b      	ldr	r3, [r7, #32]
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d07c      	beq.n	8005f38 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	f003 0301 	and.w	r3, r3, #1
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d023      	beq.n	8005e90 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d003      	beq.n	8005e62 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 f983 	bl	8006166 <HAL_CAN_TxMailbox0CompleteCallback>
 8005e60:	e016      	b.n	8005e90 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	f003 0304 	and.w	r3, r3, #4
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d004      	beq.n	8005e76 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005e72:	627b      	str	r3, [r7, #36]	; 0x24
 8005e74:	e00c      	b.n	8005e90 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	f003 0308 	and.w	r3, r3, #8
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d004      	beq.n	8005e8a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e82:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005e86:	627b      	str	r3, [r7, #36]	; 0x24
 8005e88:	e002      	b.n	8005e90 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 f989 	bl	80061a2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005e90:	69bb      	ldr	r3, [r7, #24]
 8005e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d024      	beq.n	8005ee4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005ea2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 f963 	bl	800617a <HAL_CAN_TxMailbox1CompleteCallback>
 8005eb4:	e016      	b.n	8005ee4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d004      	beq.n	8005eca <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ec6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ec8:	e00c      	b.n	8005ee4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d004      	beq.n	8005ede <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005eda:	627b      	str	r3, [r7, #36]	; 0x24
 8005edc:	e002      	b.n	8005ee4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 f969 	bl	80061b6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d024      	beq.n	8005f38 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005ef6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005ef8:	69bb      	ldr	r3, [r7, #24]
 8005efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d003      	beq.n	8005f0a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 f943 	bl	800618e <HAL_CAN_TxMailbox2CompleteCallback>
 8005f08:	e016      	b.n	8005f38 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d004      	beq.n	8005f1e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f1a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f1c:	e00c      	b.n	8005f38 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d004      	beq.n	8005f32 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f2e:	627b      	str	r3, [r7, #36]	; 0x24
 8005f30:	e002      	b.n	8005f38 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 f949 	bl	80061ca <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005f38:	6a3b      	ldr	r3, [r7, #32]
 8005f3a:	f003 0308 	and.w	r3, r3, #8
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00c      	beq.n	8005f5c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	f003 0310 	and.w	r3, r3, #16
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d007      	beq.n	8005f5c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f52:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2210      	movs	r2, #16
 8005f5a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005f5c:	6a3b      	ldr	r3, [r7, #32]
 8005f5e:	f003 0304 	and.w	r3, r3, #4
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00b      	beq.n	8005f7e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	f003 0308 	and.w	r3, r3, #8
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d006      	beq.n	8005f7e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2208      	movs	r2, #8
 8005f76:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f000 f930 	bl	80061de <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005f7e:	6a3b      	ldr	r3, [r7, #32]
 8005f80:	f003 0302 	and.w	r3, r3, #2
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d009      	beq.n	8005f9c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	f003 0303 	and.w	r3, r3, #3
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d002      	beq.n	8005f9c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f7fa ff26 	bl	8000de8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005f9c:	6a3b      	ldr	r3, [r7, #32]
 8005f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00c      	beq.n	8005fc0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	f003 0310 	and.w	r3, r3, #16
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d007      	beq.n	8005fc0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005fb6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2210      	movs	r2, #16
 8005fbe:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005fc0:	6a3b      	ldr	r3, [r7, #32]
 8005fc2:	f003 0320 	and.w	r3, r3, #32
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00b      	beq.n	8005fe2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	f003 0308 	and.w	r3, r3, #8
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d006      	beq.n	8005fe2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2208      	movs	r2, #8
 8005fda:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 f912 	bl	8006206 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005fe2:	6a3b      	ldr	r3, [r7, #32]
 8005fe4:	f003 0310 	and.w	r3, r3, #16
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d009      	beq.n	8006000 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	f003 0303 	and.w	r3, r3, #3
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d002      	beq.n	8006000 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f8f9 	bl	80061f2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006000:	6a3b      	ldr	r3, [r7, #32]
 8006002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00b      	beq.n	8006022 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	f003 0310 	and.w	r3, r3, #16
 8006010:	2b00      	cmp	r3, #0
 8006012:	d006      	beq.n	8006022 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2210      	movs	r2, #16
 800601a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 f8fc 	bl	800621a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006022:	6a3b      	ldr	r3, [r7, #32]
 8006024:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00b      	beq.n	8006044 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	f003 0308 	and.w	r3, r3, #8
 8006032:	2b00      	cmp	r3, #0
 8006034:	d006      	beq.n	8006044 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2208      	movs	r2, #8
 800603c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 f8f5 	bl	800622e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006044:	6a3b      	ldr	r3, [r7, #32]
 8006046:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d07b      	beq.n	8006146 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	f003 0304 	and.w	r3, r3, #4
 8006054:	2b00      	cmp	r3, #0
 8006056:	d072      	beq.n	800613e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006058:	6a3b      	ldr	r3, [r7, #32]
 800605a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800605e:	2b00      	cmp	r3, #0
 8006060:	d008      	beq.n	8006074 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006068:	2b00      	cmp	r3, #0
 800606a:	d003      	beq.n	8006074 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800606c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800606e:	f043 0301 	orr.w	r3, r3, #1
 8006072:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006074:	6a3b      	ldr	r3, [r7, #32]
 8006076:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800607a:	2b00      	cmp	r3, #0
 800607c:	d008      	beq.n	8006090 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006084:	2b00      	cmp	r3, #0
 8006086:	d003      	beq.n	8006090 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608a:	f043 0302 	orr.w	r3, r3, #2
 800608e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006090:	6a3b      	ldr	r3, [r7, #32]
 8006092:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006096:	2b00      	cmp	r3, #0
 8006098:	d008      	beq.n	80060ac <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d003      	beq.n	80060ac <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80060a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a6:	f043 0304 	orr.w	r3, r3, #4
 80060aa:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80060ac:	6a3b      	ldr	r3, [r7, #32]
 80060ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d043      	beq.n	800613e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d03e      	beq.n	800613e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80060c6:	2b60      	cmp	r3, #96	; 0x60
 80060c8:	d02b      	beq.n	8006122 <HAL_CAN_IRQHandler+0x32a>
 80060ca:	2b60      	cmp	r3, #96	; 0x60
 80060cc:	d82e      	bhi.n	800612c <HAL_CAN_IRQHandler+0x334>
 80060ce:	2b50      	cmp	r3, #80	; 0x50
 80060d0:	d022      	beq.n	8006118 <HAL_CAN_IRQHandler+0x320>
 80060d2:	2b50      	cmp	r3, #80	; 0x50
 80060d4:	d82a      	bhi.n	800612c <HAL_CAN_IRQHandler+0x334>
 80060d6:	2b40      	cmp	r3, #64	; 0x40
 80060d8:	d019      	beq.n	800610e <HAL_CAN_IRQHandler+0x316>
 80060da:	2b40      	cmp	r3, #64	; 0x40
 80060dc:	d826      	bhi.n	800612c <HAL_CAN_IRQHandler+0x334>
 80060de:	2b30      	cmp	r3, #48	; 0x30
 80060e0:	d010      	beq.n	8006104 <HAL_CAN_IRQHandler+0x30c>
 80060e2:	2b30      	cmp	r3, #48	; 0x30
 80060e4:	d822      	bhi.n	800612c <HAL_CAN_IRQHandler+0x334>
 80060e6:	2b10      	cmp	r3, #16
 80060e8:	d002      	beq.n	80060f0 <HAL_CAN_IRQHandler+0x2f8>
 80060ea:	2b20      	cmp	r3, #32
 80060ec:	d005      	beq.n	80060fa <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80060ee:	e01d      	b.n	800612c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80060f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f2:	f043 0308 	orr.w	r3, r3, #8
 80060f6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80060f8:	e019      	b.n	800612e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80060fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fc:	f043 0310 	orr.w	r3, r3, #16
 8006100:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006102:	e014      	b.n	800612e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006106:	f043 0320 	orr.w	r3, r3, #32
 800610a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800610c:	e00f      	b.n	800612e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800610e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006110:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006114:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006116:	e00a      	b.n	800612e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800611a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800611e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006120:	e005      	b.n	800612e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006124:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006128:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800612a:	e000      	b.n	800612e <HAL_CAN_IRQHandler+0x336>
            break;
 800612c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	699a      	ldr	r2, [r3, #24]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800613c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2204      	movs	r2, #4
 8006144:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006148:	2b00      	cmp	r3, #0
 800614a:	d008      	beq.n	800615e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006152:	431a      	orrs	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f000 f872 	bl	8006242 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800615e:	bf00      	nop
 8006160:	3728      	adds	r7, #40	; 0x28
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}

08006166 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006166:	b480      	push	{r7}
 8006168:	b083      	sub	sp, #12
 800616a:	af00      	add	r7, sp, #0
 800616c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800616e:	bf00      	nop
 8006170:	370c      	adds	r7, #12
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr

0800617a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800617a:	b480      	push	{r7}
 800617c:	b083      	sub	sp, #12
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006182:	bf00      	nop
 8006184:	370c      	adds	r7, #12
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr

0800618e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800618e:	b480      	push	{r7}
 8006190:	b083      	sub	sp, #12
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006196:	bf00      	nop
 8006198:	370c      	adds	r7, #12
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr

080061a2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b083      	sub	sp, #12
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80061aa:	bf00      	nop
 80061ac:	370c      	adds	r7, #12
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b083      	sub	sp, #12
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80061be:	bf00      	nop
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b083      	sub	sp, #12
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80061d2:	bf00      	nop
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80061de:	b480      	push	{r7}
 80061e0:	b083      	sub	sp, #12
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80061e6:	bf00      	nop
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr

080061f2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80061f2:	b480      	push	{r7}
 80061f4:	b083      	sub	sp, #12
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80061fa:	bf00      	nop
 80061fc:	370c      	adds	r7, #12
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr

08006206 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006206:	b480      	push	{r7}
 8006208:	b083      	sub	sp, #12
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800620e:	bf00      	nop
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr

0800621a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800621a:	b480      	push	{r7}
 800621c:	b083      	sub	sp, #12
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006222:	bf00      	nop
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr

0800622e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800622e:	b480      	push	{r7}
 8006230:	b083      	sub	sp, #12
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006236:	bf00      	nop
 8006238:	370c      	adds	r7, #12
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr

08006242 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006242:	b480      	push	{r7}
 8006244:	b083      	sub	sp, #12
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr
	...

08006258 <__NVIC_SetPriorityGrouping>:
{
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f003 0307 	and.w	r3, r3, #7
 8006266:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006268:	4b0b      	ldr	r3, [pc, #44]	; (8006298 <__NVIC_SetPriorityGrouping+0x40>)
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006274:	4013      	ands	r3, r2
 8006276:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006280:	4b06      	ldr	r3, [pc, #24]	; (800629c <__NVIC_SetPriorityGrouping+0x44>)
 8006282:	4313      	orrs	r3, r2
 8006284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006286:	4a04      	ldr	r2, [pc, #16]	; (8006298 <__NVIC_SetPriorityGrouping+0x40>)
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	60d3      	str	r3, [r2, #12]
}
 800628c:	bf00      	nop
 800628e:	3714      	adds	r7, #20
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr
 8006298:	e000ed00 	.word	0xe000ed00
 800629c:	05fa0000 	.word	0x05fa0000

080062a0 <__NVIC_GetPriorityGrouping>:
{
 80062a0:	b480      	push	{r7}
 80062a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062a4:	4b04      	ldr	r3, [pc, #16]	; (80062b8 <__NVIC_GetPriorityGrouping+0x18>)
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	0a1b      	lsrs	r3, r3, #8
 80062aa:	f003 0307 	and.w	r3, r3, #7
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr
 80062b8:	e000ed00 	.word	0xe000ed00

080062bc <__NVIC_EnableIRQ>:
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	4603      	mov	r3, r0
 80062c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80062c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	db0b      	blt.n	80062e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80062ce:	79fb      	ldrb	r3, [r7, #7]
 80062d0:	f003 021f 	and.w	r2, r3, #31
 80062d4:	4907      	ldr	r1, [pc, #28]	; (80062f4 <__NVIC_EnableIRQ+0x38>)
 80062d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062da:	095b      	lsrs	r3, r3, #5
 80062dc:	2001      	movs	r0, #1
 80062de:	fa00 f202 	lsl.w	r2, r0, r2
 80062e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80062e6:	bf00      	nop
 80062e8:	370c      	adds	r7, #12
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	e000e100 	.word	0xe000e100

080062f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	4603      	mov	r3, r0
 8006300:	6039      	str	r1, [r7, #0]
 8006302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006308:	2b00      	cmp	r3, #0
 800630a:	db0a      	blt.n	8006322 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	b2da      	uxtb	r2, r3
 8006310:	490c      	ldr	r1, [pc, #48]	; (8006344 <__NVIC_SetPriority+0x4c>)
 8006312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006316:	0112      	lsls	r2, r2, #4
 8006318:	b2d2      	uxtb	r2, r2
 800631a:	440b      	add	r3, r1
 800631c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006320:	e00a      	b.n	8006338 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	b2da      	uxtb	r2, r3
 8006326:	4908      	ldr	r1, [pc, #32]	; (8006348 <__NVIC_SetPriority+0x50>)
 8006328:	79fb      	ldrb	r3, [r7, #7]
 800632a:	f003 030f 	and.w	r3, r3, #15
 800632e:	3b04      	subs	r3, #4
 8006330:	0112      	lsls	r2, r2, #4
 8006332:	b2d2      	uxtb	r2, r2
 8006334:	440b      	add	r3, r1
 8006336:	761a      	strb	r2, [r3, #24]
}
 8006338:	bf00      	nop
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr
 8006344:	e000e100 	.word	0xe000e100
 8006348:	e000ed00 	.word	0xe000ed00

0800634c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800634c:	b480      	push	{r7}
 800634e:	b089      	sub	sp, #36	; 0x24
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f003 0307 	and.w	r3, r3, #7
 800635e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	f1c3 0307 	rsb	r3, r3, #7
 8006366:	2b04      	cmp	r3, #4
 8006368:	bf28      	it	cs
 800636a:	2304      	movcs	r3, #4
 800636c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	3304      	adds	r3, #4
 8006372:	2b06      	cmp	r3, #6
 8006374:	d902      	bls.n	800637c <NVIC_EncodePriority+0x30>
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	3b03      	subs	r3, #3
 800637a:	e000      	b.n	800637e <NVIC_EncodePriority+0x32>
 800637c:	2300      	movs	r3, #0
 800637e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006380:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	fa02 f303 	lsl.w	r3, r2, r3
 800638a:	43da      	mvns	r2, r3
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	401a      	ands	r2, r3
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006394:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	fa01 f303 	lsl.w	r3, r1, r3
 800639e:	43d9      	mvns	r1, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063a4:	4313      	orrs	r3, r2
         );
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3724      	adds	r7, #36	; 0x24
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
	...

080063b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	3b01      	subs	r3, #1
 80063c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80063c4:	d301      	bcc.n	80063ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80063c6:	2301      	movs	r3, #1
 80063c8:	e00f      	b.n	80063ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80063ca:	4a0a      	ldr	r2, [pc, #40]	; (80063f4 <SysTick_Config+0x40>)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	3b01      	subs	r3, #1
 80063d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80063d2:	210f      	movs	r1, #15
 80063d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063d8:	f7ff ff8e 	bl	80062f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80063dc:	4b05      	ldr	r3, [pc, #20]	; (80063f4 <SysTick_Config+0x40>)
 80063de:	2200      	movs	r2, #0
 80063e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80063e2:	4b04      	ldr	r3, [pc, #16]	; (80063f4 <SysTick_Config+0x40>)
 80063e4:	2207      	movs	r2, #7
 80063e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3708      	adds	r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	e000e010 	.word	0xe000e010

080063f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f7ff ff29 	bl	8006258 <__NVIC_SetPriorityGrouping>
}
 8006406:	bf00      	nop
 8006408:	3708      	adds	r7, #8
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}

0800640e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800640e:	b580      	push	{r7, lr}
 8006410:	b086      	sub	sp, #24
 8006412:	af00      	add	r7, sp, #0
 8006414:	4603      	mov	r3, r0
 8006416:	60b9      	str	r1, [r7, #8]
 8006418:	607a      	str	r2, [r7, #4]
 800641a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800641c:	2300      	movs	r3, #0
 800641e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006420:	f7ff ff3e 	bl	80062a0 <__NVIC_GetPriorityGrouping>
 8006424:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	68b9      	ldr	r1, [r7, #8]
 800642a:	6978      	ldr	r0, [r7, #20]
 800642c:	f7ff ff8e 	bl	800634c <NVIC_EncodePriority>
 8006430:	4602      	mov	r2, r0
 8006432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006436:	4611      	mov	r1, r2
 8006438:	4618      	mov	r0, r3
 800643a:	f7ff ff5d 	bl	80062f8 <__NVIC_SetPriority>
}
 800643e:	bf00      	nop
 8006440:	3718      	adds	r7, #24
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b082      	sub	sp, #8
 800644a:	af00      	add	r7, sp, #0
 800644c:	4603      	mov	r3, r0
 800644e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006454:	4618      	mov	r0, r3
 8006456:	f7ff ff31 	bl	80062bc <__NVIC_EnableIRQ>
}
 800645a:	bf00      	nop
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b082      	sub	sp, #8
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f7ff ffa2 	bl	80063b4 <SysTick_Config>
 8006470:	4603      	mov	r3, r0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3708      	adds	r7, #8
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}
	...

0800647c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b086      	sub	sp, #24
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006484:	2300      	movs	r3, #0
 8006486:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006488:	f7fe fc64 	bl	8004d54 <HAL_GetTick>
 800648c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d101      	bne.n	8006498 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e099      	b.n	80065cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f022 0201 	bic.w	r2, r2, #1
 80064b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064b8:	e00f      	b.n	80064da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80064ba:	f7fe fc4b 	bl	8004d54 <HAL_GetTick>
 80064be:	4602      	mov	r2, r0
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	1ad3      	subs	r3, r2, r3
 80064c4:	2b05      	cmp	r3, #5
 80064c6:	d908      	bls.n	80064da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2220      	movs	r2, #32
 80064cc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2203      	movs	r2, #3
 80064d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80064d6:	2303      	movs	r3, #3
 80064d8:	e078      	b.n	80065cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 0301 	and.w	r3, r3, #1
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d1e8      	bne.n	80064ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	4b38      	ldr	r3, [pc, #224]	; (80065d4 <HAL_DMA_Init+0x158>)
 80064f4:	4013      	ands	r3, r2
 80064f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685a      	ldr	r2, [r3, #4]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006506:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006512:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	699b      	ldr	r3, [r3, #24]
 8006518:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800651e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6a1b      	ldr	r3, [r3, #32]
 8006524:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006526:	697a      	ldr	r2, [r7, #20]
 8006528:	4313      	orrs	r3, r2
 800652a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006530:	2b04      	cmp	r3, #4
 8006532:	d107      	bne.n	8006544 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800653c:	4313      	orrs	r3, r2
 800653e:	697a      	ldr	r2, [r7, #20]
 8006540:	4313      	orrs	r3, r2
 8006542:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	697a      	ldr	r2, [r7, #20]
 800654a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	f023 0307 	bic.w	r3, r3, #7
 800655a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	697a      	ldr	r2, [r7, #20]
 8006562:	4313      	orrs	r3, r2
 8006564:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656a:	2b04      	cmp	r3, #4
 800656c:	d117      	bne.n	800659e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006572:	697a      	ldr	r2, [r7, #20]
 8006574:	4313      	orrs	r3, r2
 8006576:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657c:	2b00      	cmp	r3, #0
 800657e:	d00e      	beq.n	800659e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 faa5 	bl	8006ad0 <DMA_CheckFifoParam>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d008      	beq.n	800659e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2240      	movs	r2, #64	; 0x40
 8006590:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800659a:	2301      	movs	r3, #1
 800659c:	e016      	b.n	80065cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	697a      	ldr	r2, [r7, #20]
 80065a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 fa5c 	bl	8006a64 <DMA_CalcBaseAndBitshift>
 80065ac:	4603      	mov	r3, r0
 80065ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065b4:	223f      	movs	r2, #63	; 0x3f
 80065b6:	409a      	lsls	r2, r3
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2201      	movs	r2, #1
 80065c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80065ca:	2300      	movs	r3, #0
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3718      	adds	r7, #24
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	f010803f 	.word	0xf010803f

080065d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b086      	sub	sp, #24
 80065dc:	af00      	add	r7, sp, #0
 80065de:	60f8      	str	r0, [r7, #12]
 80065e0:	60b9      	str	r1, [r7, #8]
 80065e2:	607a      	str	r2, [r7, #4]
 80065e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d101      	bne.n	80065fe <HAL_DMA_Start_IT+0x26>
 80065fa:	2302      	movs	r3, #2
 80065fc:	e048      	b.n	8006690 <HAL_DMA_Start_IT+0xb8>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b01      	cmp	r3, #1
 8006610:	d137      	bne.n	8006682 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2202      	movs	r2, #2
 8006616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	68b9      	ldr	r1, [r7, #8]
 8006626:	68f8      	ldr	r0, [r7, #12]
 8006628:	f000 f9ee 	bl	8006a08 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006630:	223f      	movs	r2, #63	; 0x3f
 8006632:	409a      	lsls	r2, r3
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f042 0216 	orr.w	r2, r2, #22
 8006646:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	695a      	ldr	r2, [r3, #20]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006656:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665c:	2b00      	cmp	r3, #0
 800665e:	d007      	beq.n	8006670 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0208 	orr.w	r2, r2, #8
 800666e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f042 0201 	orr.w	r2, r2, #1
 800667e:	601a      	str	r2, [r3, #0]
 8006680:	e005      	b.n	800668e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800668a:	2302      	movs	r3, #2
 800668c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800668e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006690:	4618      	mov	r0, r3
 8006692:	3718      	adds	r7, #24
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006698:	b480      	push	{r7}
 800669a:	b083      	sub	sp, #12
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d004      	beq.n	80066b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2280      	movs	r2, #128	; 0x80
 80066b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e00c      	b.n	80066d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2205      	movs	r2, #5
 80066ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f022 0201 	bic.w	r2, r2, #1
 80066cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b086      	sub	sp, #24
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80066e4:	2300      	movs	r3, #0
 80066e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80066e8:	4b8e      	ldr	r3, [pc, #568]	; (8006924 <HAL_DMA_IRQHandler+0x248>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a8e      	ldr	r2, [pc, #568]	; (8006928 <HAL_DMA_IRQHandler+0x24c>)
 80066ee:	fba2 2303 	umull	r2, r3, r2, r3
 80066f2:	0a9b      	lsrs	r3, r3, #10
 80066f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006706:	2208      	movs	r2, #8
 8006708:	409a      	lsls	r2, r3
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	4013      	ands	r3, r2
 800670e:	2b00      	cmp	r3, #0
 8006710:	d01a      	beq.n	8006748 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0304 	and.w	r3, r3, #4
 800671c:	2b00      	cmp	r3, #0
 800671e:	d013      	beq.n	8006748 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f022 0204 	bic.w	r2, r2, #4
 800672e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006734:	2208      	movs	r2, #8
 8006736:	409a      	lsls	r2, r3
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006740:	f043 0201 	orr.w	r2, r3, #1
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800674c:	2201      	movs	r2, #1
 800674e:	409a      	lsls	r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	4013      	ands	r3, r2
 8006754:	2b00      	cmp	r3, #0
 8006756:	d012      	beq.n	800677e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	695b      	ldr	r3, [r3, #20]
 800675e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00b      	beq.n	800677e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800676a:	2201      	movs	r2, #1
 800676c:	409a      	lsls	r2, r3
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006776:	f043 0202 	orr.w	r2, r3, #2
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006782:	2204      	movs	r2, #4
 8006784:	409a      	lsls	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	4013      	ands	r3, r2
 800678a:	2b00      	cmp	r3, #0
 800678c:	d012      	beq.n	80067b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 0302 	and.w	r3, r3, #2
 8006798:	2b00      	cmp	r3, #0
 800679a:	d00b      	beq.n	80067b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067a0:	2204      	movs	r2, #4
 80067a2:	409a      	lsls	r2, r3
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ac:	f043 0204 	orr.w	r2, r3, #4
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067b8:	2210      	movs	r2, #16
 80067ba:	409a      	lsls	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	4013      	ands	r3, r2
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d043      	beq.n	800684c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 0308 	and.w	r3, r3, #8
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d03c      	beq.n	800684c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067d6:	2210      	movs	r2, #16
 80067d8:	409a      	lsls	r2, r3
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d018      	beq.n	800681e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d108      	bne.n	800680c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d024      	beq.n	800684c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	4798      	blx	r3
 800680a:	e01f      	b.n	800684c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006810:	2b00      	cmp	r3, #0
 8006812:	d01b      	beq.n	800684c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	4798      	blx	r3
 800681c:	e016      	b.n	800684c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006828:	2b00      	cmp	r3, #0
 800682a:	d107      	bne.n	800683c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f022 0208 	bic.w	r2, r2, #8
 800683a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006840:	2b00      	cmp	r3, #0
 8006842:	d003      	beq.n	800684c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006850:	2220      	movs	r2, #32
 8006852:	409a      	lsls	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	4013      	ands	r3, r2
 8006858:	2b00      	cmp	r3, #0
 800685a:	f000 808f 	beq.w	800697c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0310 	and.w	r3, r3, #16
 8006868:	2b00      	cmp	r3, #0
 800686a:	f000 8087 	beq.w	800697c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006872:	2220      	movs	r2, #32
 8006874:	409a      	lsls	r2, r3
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006880:	b2db      	uxtb	r3, r3
 8006882:	2b05      	cmp	r3, #5
 8006884:	d136      	bne.n	80068f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f022 0216 	bic.w	r2, r2, #22
 8006894:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	695a      	ldr	r2, [r3, #20]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d103      	bne.n	80068b6 <HAL_DMA_IRQHandler+0x1da>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d007      	beq.n	80068c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f022 0208 	bic.w	r2, r2, #8
 80068c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068ca:	223f      	movs	r2, #63	; 0x3f
 80068cc:	409a      	lsls	r2, r3
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2201      	movs	r2, #1
 80068d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d07e      	beq.n	80069e8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	4798      	blx	r3
        }
        return;
 80068f2:	e079      	b.n	80069e8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d01d      	beq.n	800693e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800690c:	2b00      	cmp	r3, #0
 800690e:	d10d      	bne.n	800692c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006914:	2b00      	cmp	r3, #0
 8006916:	d031      	beq.n	800697c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	4798      	blx	r3
 8006920:	e02c      	b.n	800697c <HAL_DMA_IRQHandler+0x2a0>
 8006922:	bf00      	nop
 8006924:	20000098 	.word	0x20000098
 8006928:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006930:	2b00      	cmp	r3, #0
 8006932:	d023      	beq.n	800697c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	4798      	blx	r3
 800693c:	e01e      	b.n	800697c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006948:	2b00      	cmp	r3, #0
 800694a:	d10f      	bne.n	800696c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f022 0210 	bic.w	r2, r2, #16
 800695a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006970:	2b00      	cmp	r3, #0
 8006972:	d003      	beq.n	800697c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006980:	2b00      	cmp	r3, #0
 8006982:	d032      	beq.n	80069ea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006988:	f003 0301 	and.w	r3, r3, #1
 800698c:	2b00      	cmp	r3, #0
 800698e:	d022      	beq.n	80069d6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2205      	movs	r2, #5
 8006994:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f022 0201 	bic.w	r2, r2, #1
 80069a6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	3301      	adds	r3, #1
 80069ac:	60bb      	str	r3, [r7, #8]
 80069ae:	697a      	ldr	r2, [r7, #20]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d307      	bcc.n	80069c4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0301 	and.w	r3, r3, #1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1f2      	bne.n	80069a8 <HAL_DMA_IRQHandler+0x2cc>
 80069c2:	e000      	b.n	80069c6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80069c4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d005      	beq.n	80069ea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	4798      	blx	r3
 80069e6:	e000      	b.n	80069ea <HAL_DMA_IRQHandler+0x30e>
        return;
 80069e8:	bf00      	nop
    }
  }
}
 80069ea:	3718      	adds	r7, #24
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}

080069f0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b083      	sub	sp, #12
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	370c      	adds	r7, #12
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr

08006a08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	607a      	str	r2, [r7, #4]
 8006a14:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006a24:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	683a      	ldr	r2, [r7, #0]
 8006a2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	2b40      	cmp	r3, #64	; 0x40
 8006a34:	d108      	bne.n	8006a48 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	687a      	ldr	r2, [r7, #4]
 8006a3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68ba      	ldr	r2, [r7, #8]
 8006a44:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006a46:	e007      	b.n	8006a58 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	68ba      	ldr	r2, [r7, #8]
 8006a4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	60da      	str	r2, [r3, #12]
}
 8006a58:	bf00      	nop
 8006a5a:	3714      	adds	r7, #20
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	3b10      	subs	r3, #16
 8006a74:	4a13      	ldr	r2, [pc, #76]	; (8006ac4 <DMA_CalcBaseAndBitshift+0x60>)
 8006a76:	fba2 2303 	umull	r2, r3, r2, r3
 8006a7a:	091b      	lsrs	r3, r3, #4
 8006a7c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006a7e:	4a12      	ldr	r2, [pc, #72]	; (8006ac8 <DMA_CalcBaseAndBitshift+0x64>)
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	4413      	add	r3, r2
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	461a      	mov	r2, r3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2b03      	cmp	r3, #3
 8006a90:	d908      	bls.n	8006aa4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	461a      	mov	r2, r3
 8006a98:	4b0c      	ldr	r3, [pc, #48]	; (8006acc <DMA_CalcBaseAndBitshift+0x68>)
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	1d1a      	adds	r2, r3, #4
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	659a      	str	r2, [r3, #88]	; 0x58
 8006aa2:	e006      	b.n	8006ab2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	4b08      	ldr	r3, [pc, #32]	; (8006acc <DMA_CalcBaseAndBitshift+0x68>)
 8006aac:	4013      	ands	r3, r2
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	aaaaaaab 	.word	0xaaaaaaab
 8006ac8:	0801b928 	.word	0x0801b928
 8006acc:	fffffc00 	.word	0xfffffc00

08006ad0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	699b      	ldr	r3, [r3, #24]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d11f      	bne.n	8006b2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	2b03      	cmp	r3, #3
 8006aee:	d856      	bhi.n	8006b9e <DMA_CheckFifoParam+0xce>
 8006af0:	a201      	add	r2, pc, #4	; (adr r2, 8006af8 <DMA_CheckFifoParam+0x28>)
 8006af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af6:	bf00      	nop
 8006af8:	08006b09 	.word	0x08006b09
 8006afc:	08006b1b 	.word	0x08006b1b
 8006b00:	08006b09 	.word	0x08006b09
 8006b04:	08006b9f 	.word	0x08006b9f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d046      	beq.n	8006ba2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b18:	e043      	b.n	8006ba2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b1e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006b22:	d140      	bne.n	8006ba6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b28:	e03d      	b.n	8006ba6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b32:	d121      	bne.n	8006b78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	2b03      	cmp	r3, #3
 8006b38:	d837      	bhi.n	8006baa <DMA_CheckFifoParam+0xda>
 8006b3a:	a201      	add	r2, pc, #4	; (adr r2, 8006b40 <DMA_CheckFifoParam+0x70>)
 8006b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b40:	08006b51 	.word	0x08006b51
 8006b44:	08006b57 	.word	0x08006b57
 8006b48:	08006b51 	.word	0x08006b51
 8006b4c:	08006b69 	.word	0x08006b69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	73fb      	strb	r3, [r7, #15]
      break;
 8006b54:	e030      	b.n	8006bb8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d025      	beq.n	8006bae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b66:	e022      	b.n	8006bae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b6c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006b70:	d11f      	bne.n	8006bb2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006b76:	e01c      	b.n	8006bb2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	2b02      	cmp	r3, #2
 8006b7c:	d903      	bls.n	8006b86 <DMA_CheckFifoParam+0xb6>
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	2b03      	cmp	r3, #3
 8006b82:	d003      	beq.n	8006b8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006b84:	e018      	b.n	8006bb8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	73fb      	strb	r3, [r7, #15]
      break;
 8006b8a:	e015      	b.n	8006bb8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d00e      	beq.n	8006bb6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8006b9c:	e00b      	b.n	8006bb6 <DMA_CheckFifoParam+0xe6>
      break;
 8006b9e:	bf00      	nop
 8006ba0:	e00a      	b.n	8006bb8 <DMA_CheckFifoParam+0xe8>
      break;
 8006ba2:	bf00      	nop
 8006ba4:	e008      	b.n	8006bb8 <DMA_CheckFifoParam+0xe8>
      break;
 8006ba6:	bf00      	nop
 8006ba8:	e006      	b.n	8006bb8 <DMA_CheckFifoParam+0xe8>
      break;
 8006baa:	bf00      	nop
 8006bac:	e004      	b.n	8006bb8 <DMA_CheckFifoParam+0xe8>
      break;
 8006bae:	bf00      	nop
 8006bb0:	e002      	b.n	8006bb8 <DMA_CheckFifoParam+0xe8>
      break;   
 8006bb2:	bf00      	nop
 8006bb4:	e000      	b.n	8006bb8 <DMA_CheckFifoParam+0xe8>
      break;
 8006bb6:	bf00      	nop
    }
  } 
  
  return status; 
 8006bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3714      	adds	r7, #20
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc4:	4770      	bx	lr
 8006bc6:	bf00      	nop

08006bc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b089      	sub	sp, #36	; 0x24
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006bde:	2300      	movs	r3, #0
 8006be0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006be2:	2300      	movs	r3, #0
 8006be4:	61fb      	str	r3, [r7, #28]
 8006be6:	e175      	b.n	8006ed4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006be8:	2201      	movs	r2, #1
 8006bea:	69fb      	ldr	r3, [r7, #28]
 8006bec:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	697a      	ldr	r2, [r7, #20]
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006bfc:	693a      	ldr	r2, [r7, #16]
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	f040 8164 	bne.w	8006ece <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	f003 0303 	and.w	r3, r3, #3
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d005      	beq.n	8006c1e <HAL_GPIO_Init+0x56>
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	f003 0303 	and.w	r3, r3, #3
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	d130      	bne.n	8006c80 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006c24:	69fb      	ldr	r3, [r7, #28]
 8006c26:	005b      	lsls	r3, r3, #1
 8006c28:	2203      	movs	r2, #3
 8006c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c2e:	43db      	mvns	r3, r3
 8006c30:	69ba      	ldr	r2, [r7, #24]
 8006c32:	4013      	ands	r3, r2
 8006c34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	68da      	ldr	r2, [r3, #12]
 8006c3a:	69fb      	ldr	r3, [r7, #28]
 8006c3c:	005b      	lsls	r3, r3, #1
 8006c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c42:	69ba      	ldr	r2, [r7, #24]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	69ba      	ldr	r2, [r7, #24]
 8006c4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006c54:	2201      	movs	r2, #1
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	fa02 f303 	lsl.w	r3, r2, r3
 8006c5c:	43db      	mvns	r3, r3
 8006c5e:	69ba      	ldr	r2, [r7, #24]
 8006c60:	4013      	ands	r3, r2
 8006c62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	091b      	lsrs	r3, r3, #4
 8006c6a:	f003 0201 	and.w	r2, r3, #1
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	fa02 f303 	lsl.w	r3, r2, r3
 8006c74:	69ba      	ldr	r2, [r7, #24]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	69ba      	ldr	r2, [r7, #24]
 8006c7e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	f003 0303 	and.w	r3, r3, #3
 8006c88:	2b03      	cmp	r3, #3
 8006c8a:	d017      	beq.n	8006cbc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006c92:	69fb      	ldr	r3, [r7, #28]
 8006c94:	005b      	lsls	r3, r3, #1
 8006c96:	2203      	movs	r2, #3
 8006c98:	fa02 f303 	lsl.w	r3, r2, r3
 8006c9c:	43db      	mvns	r3, r3
 8006c9e:	69ba      	ldr	r2, [r7, #24]
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	689a      	ldr	r2, [r3, #8]
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	005b      	lsls	r3, r3, #1
 8006cac:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb0:	69ba      	ldr	r2, [r7, #24]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	69ba      	ldr	r2, [r7, #24]
 8006cba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	f003 0303 	and.w	r3, r3, #3
 8006cc4:	2b02      	cmp	r3, #2
 8006cc6:	d123      	bne.n	8006d10 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006cc8:	69fb      	ldr	r3, [r7, #28]
 8006cca:	08da      	lsrs	r2, r3, #3
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	3208      	adds	r2, #8
 8006cd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006cd6:	69fb      	ldr	r3, [r7, #28]
 8006cd8:	f003 0307 	and.w	r3, r3, #7
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	220f      	movs	r2, #15
 8006ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ce4:	43db      	mvns	r3, r3
 8006ce6:	69ba      	ldr	r2, [r7, #24]
 8006ce8:	4013      	ands	r3, r2
 8006cea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	691a      	ldr	r2, [r3, #16]
 8006cf0:	69fb      	ldr	r3, [r7, #28]
 8006cf2:	f003 0307 	and.w	r3, r3, #7
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cfc:	69ba      	ldr	r2, [r7, #24]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006d02:	69fb      	ldr	r3, [r7, #28]
 8006d04:	08da      	lsrs	r2, r3, #3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	3208      	adds	r2, #8
 8006d0a:	69b9      	ldr	r1, [r7, #24]
 8006d0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	005b      	lsls	r3, r3, #1
 8006d1a:	2203      	movs	r2, #3
 8006d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d20:	43db      	mvns	r3, r3
 8006d22:	69ba      	ldr	r2, [r7, #24]
 8006d24:	4013      	ands	r3, r2
 8006d26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	f003 0203 	and.w	r2, r3, #3
 8006d30:	69fb      	ldr	r3, [r7, #28]
 8006d32:	005b      	lsls	r3, r3, #1
 8006d34:	fa02 f303 	lsl.w	r3, r2, r3
 8006d38:	69ba      	ldr	r2, [r7, #24]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	69ba      	ldr	r2, [r7, #24]
 8006d42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f000 80be 	beq.w	8006ece <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d52:	4b66      	ldr	r3, [pc, #408]	; (8006eec <HAL_GPIO_Init+0x324>)
 8006d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d56:	4a65      	ldr	r2, [pc, #404]	; (8006eec <HAL_GPIO_Init+0x324>)
 8006d58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d5c:	6453      	str	r3, [r2, #68]	; 0x44
 8006d5e:	4b63      	ldr	r3, [pc, #396]	; (8006eec <HAL_GPIO_Init+0x324>)
 8006d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d66:	60fb      	str	r3, [r7, #12]
 8006d68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006d6a:	4a61      	ldr	r2, [pc, #388]	; (8006ef0 <HAL_GPIO_Init+0x328>)
 8006d6c:	69fb      	ldr	r3, [r7, #28]
 8006d6e:	089b      	lsrs	r3, r3, #2
 8006d70:	3302      	adds	r3, #2
 8006d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d76:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	f003 0303 	and.w	r3, r3, #3
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	220f      	movs	r2, #15
 8006d82:	fa02 f303 	lsl.w	r3, r2, r3
 8006d86:	43db      	mvns	r3, r3
 8006d88:	69ba      	ldr	r2, [r7, #24]
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a58      	ldr	r2, [pc, #352]	; (8006ef4 <HAL_GPIO_Init+0x32c>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d037      	beq.n	8006e06 <HAL_GPIO_Init+0x23e>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a57      	ldr	r2, [pc, #348]	; (8006ef8 <HAL_GPIO_Init+0x330>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d031      	beq.n	8006e02 <HAL_GPIO_Init+0x23a>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a56      	ldr	r2, [pc, #344]	; (8006efc <HAL_GPIO_Init+0x334>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d02b      	beq.n	8006dfe <HAL_GPIO_Init+0x236>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	4a55      	ldr	r2, [pc, #340]	; (8006f00 <HAL_GPIO_Init+0x338>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d025      	beq.n	8006dfa <HAL_GPIO_Init+0x232>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a54      	ldr	r2, [pc, #336]	; (8006f04 <HAL_GPIO_Init+0x33c>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d01f      	beq.n	8006df6 <HAL_GPIO_Init+0x22e>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a53      	ldr	r2, [pc, #332]	; (8006f08 <HAL_GPIO_Init+0x340>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d019      	beq.n	8006df2 <HAL_GPIO_Init+0x22a>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4a52      	ldr	r2, [pc, #328]	; (8006f0c <HAL_GPIO_Init+0x344>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d013      	beq.n	8006dee <HAL_GPIO_Init+0x226>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	4a51      	ldr	r2, [pc, #324]	; (8006f10 <HAL_GPIO_Init+0x348>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d00d      	beq.n	8006dea <HAL_GPIO_Init+0x222>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	4a50      	ldr	r2, [pc, #320]	; (8006f14 <HAL_GPIO_Init+0x34c>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d007      	beq.n	8006de6 <HAL_GPIO_Init+0x21e>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a4f      	ldr	r2, [pc, #316]	; (8006f18 <HAL_GPIO_Init+0x350>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d101      	bne.n	8006de2 <HAL_GPIO_Init+0x21a>
 8006dde:	2309      	movs	r3, #9
 8006de0:	e012      	b.n	8006e08 <HAL_GPIO_Init+0x240>
 8006de2:	230a      	movs	r3, #10
 8006de4:	e010      	b.n	8006e08 <HAL_GPIO_Init+0x240>
 8006de6:	2308      	movs	r3, #8
 8006de8:	e00e      	b.n	8006e08 <HAL_GPIO_Init+0x240>
 8006dea:	2307      	movs	r3, #7
 8006dec:	e00c      	b.n	8006e08 <HAL_GPIO_Init+0x240>
 8006dee:	2306      	movs	r3, #6
 8006df0:	e00a      	b.n	8006e08 <HAL_GPIO_Init+0x240>
 8006df2:	2305      	movs	r3, #5
 8006df4:	e008      	b.n	8006e08 <HAL_GPIO_Init+0x240>
 8006df6:	2304      	movs	r3, #4
 8006df8:	e006      	b.n	8006e08 <HAL_GPIO_Init+0x240>
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	e004      	b.n	8006e08 <HAL_GPIO_Init+0x240>
 8006dfe:	2302      	movs	r3, #2
 8006e00:	e002      	b.n	8006e08 <HAL_GPIO_Init+0x240>
 8006e02:	2301      	movs	r3, #1
 8006e04:	e000      	b.n	8006e08 <HAL_GPIO_Init+0x240>
 8006e06:	2300      	movs	r3, #0
 8006e08:	69fa      	ldr	r2, [r7, #28]
 8006e0a:	f002 0203 	and.w	r2, r2, #3
 8006e0e:	0092      	lsls	r2, r2, #2
 8006e10:	4093      	lsls	r3, r2
 8006e12:	69ba      	ldr	r2, [r7, #24]
 8006e14:	4313      	orrs	r3, r2
 8006e16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006e18:	4935      	ldr	r1, [pc, #212]	; (8006ef0 <HAL_GPIO_Init+0x328>)
 8006e1a:	69fb      	ldr	r3, [r7, #28]
 8006e1c:	089b      	lsrs	r3, r3, #2
 8006e1e:	3302      	adds	r3, #2
 8006e20:	69ba      	ldr	r2, [r7, #24]
 8006e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006e26:	4b3d      	ldr	r3, [pc, #244]	; (8006f1c <HAL_GPIO_Init+0x354>)
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	43db      	mvns	r3, r3
 8006e30:	69ba      	ldr	r2, [r7, #24]
 8006e32:	4013      	ands	r3, r2
 8006e34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d003      	beq.n	8006e4a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006e42:	69ba      	ldr	r2, [r7, #24]
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006e4a:	4a34      	ldr	r2, [pc, #208]	; (8006f1c <HAL_GPIO_Init+0x354>)
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006e50:	4b32      	ldr	r3, [pc, #200]	; (8006f1c <HAL_GPIO_Init+0x354>)
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	43db      	mvns	r3, r3
 8006e5a:	69ba      	ldr	r2, [r7, #24]
 8006e5c:	4013      	ands	r3, r2
 8006e5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d003      	beq.n	8006e74 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006e6c:	69ba      	ldr	r2, [r7, #24]
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006e74:	4a29      	ldr	r2, [pc, #164]	; (8006f1c <HAL_GPIO_Init+0x354>)
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006e7a:	4b28      	ldr	r3, [pc, #160]	; (8006f1c <HAL_GPIO_Init+0x354>)
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	43db      	mvns	r3, r3
 8006e84:	69ba      	ldr	r2, [r7, #24]
 8006e86:	4013      	ands	r3, r2
 8006e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d003      	beq.n	8006e9e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006e96:	69ba      	ldr	r2, [r7, #24]
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006e9e:	4a1f      	ldr	r2, [pc, #124]	; (8006f1c <HAL_GPIO_Init+0x354>)
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006ea4:	4b1d      	ldr	r3, [pc, #116]	; (8006f1c <HAL_GPIO_Init+0x354>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	43db      	mvns	r3, r3
 8006eae:	69ba      	ldr	r2, [r7, #24]
 8006eb0:	4013      	ands	r3, r2
 8006eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d003      	beq.n	8006ec8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006ec0:	69ba      	ldr	r2, [r7, #24]
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006ec8:	4a14      	ldr	r2, [pc, #80]	; (8006f1c <HAL_GPIO_Init+0x354>)
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006ece:	69fb      	ldr	r3, [r7, #28]
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	61fb      	str	r3, [r7, #28]
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	2b0f      	cmp	r3, #15
 8006ed8:	f67f ae86 	bls.w	8006be8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006edc:	bf00      	nop
 8006ede:	bf00      	nop
 8006ee0:	3724      	adds	r7, #36	; 0x24
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	40023800 	.word	0x40023800
 8006ef0:	40013800 	.word	0x40013800
 8006ef4:	40020000 	.word	0x40020000
 8006ef8:	40020400 	.word	0x40020400
 8006efc:	40020800 	.word	0x40020800
 8006f00:	40020c00 	.word	0x40020c00
 8006f04:	40021000 	.word	0x40021000
 8006f08:	40021400 	.word	0x40021400
 8006f0c:	40021800 	.word	0x40021800
 8006f10:	40021c00 	.word	0x40021c00
 8006f14:	40022000 	.word	0x40022000
 8006f18:	40022400 	.word	0x40022400
 8006f1c:	40013c00 	.word	0x40013c00

08006f20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b085      	sub	sp, #20
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	460b      	mov	r3, r1
 8006f2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	691a      	ldr	r2, [r3, #16]
 8006f30:	887b      	ldrh	r3, [r7, #2]
 8006f32:	4013      	ands	r3, r2
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d002      	beq.n	8006f3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	73fb      	strb	r3, [r7, #15]
 8006f3c:	e001      	b.n	8006f42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3714      	adds	r7, #20
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	460b      	mov	r3, r1
 8006f5a:	807b      	strh	r3, [r7, #2]
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006f60:	787b      	ldrb	r3, [r7, #1]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d003      	beq.n	8006f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006f66:	887a      	ldrh	r2, [r7, #2]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006f6c:	e003      	b.n	8006f76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006f6e:	887b      	ldrh	r3, [r7, #2]
 8006f70:	041a      	lsls	r2, r3, #16
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	619a      	str	r2, [r3, #24]
}
 8006f76:	bf00      	nop
 8006f78:	370c      	adds	r7, #12
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr
	...

08006f84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b082      	sub	sp, #8
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006f8e:	4b08      	ldr	r3, [pc, #32]	; (8006fb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006f90:	695a      	ldr	r2, [r3, #20]
 8006f92:	88fb      	ldrh	r3, [r7, #6]
 8006f94:	4013      	ands	r3, r2
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d006      	beq.n	8006fa8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006f9a:	4a05      	ldr	r2, [pc, #20]	; (8006fb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006f9c:	88fb      	ldrh	r3, [r7, #6]
 8006f9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006fa0:	88fb      	ldrh	r3, [r7, #6]
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f7fa fe64 	bl	8001c70 <HAL_GPIO_EXTI_Callback>
  }
}
 8006fa8:	bf00      	nop
 8006faa:	3708      	adds	r7, #8
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}
 8006fb0:	40013c00 	.word	0x40013c00

08006fb4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b082      	sub	sp, #8
 8006fb8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006fbe:	4b23      	ldr	r3, [pc, #140]	; (800704c <HAL_PWREx_EnableOverDrive+0x98>)
 8006fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc2:	4a22      	ldr	r2, [pc, #136]	; (800704c <HAL_PWREx_EnableOverDrive+0x98>)
 8006fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8006fca:	4b20      	ldr	r3, [pc, #128]	; (800704c <HAL_PWREx_EnableOverDrive+0x98>)
 8006fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fd2:	603b      	str	r3, [r7, #0]
 8006fd4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006fd6:	4b1e      	ldr	r3, [pc, #120]	; (8007050 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a1d      	ldr	r2, [pc, #116]	; (8007050 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006fdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fe0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006fe2:	f7fd feb7 	bl	8004d54 <HAL_GetTick>
 8006fe6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006fe8:	e009      	b.n	8006ffe <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006fea:	f7fd feb3 	bl	8004d54 <HAL_GetTick>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	1ad3      	subs	r3, r2, r3
 8006ff4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ff8:	d901      	bls.n	8006ffe <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	e022      	b.n	8007044 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006ffe:	4b14      	ldr	r3, [pc, #80]	; (8007050 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007006:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800700a:	d1ee      	bne.n	8006fea <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800700c:	4b10      	ldr	r3, [pc, #64]	; (8007050 <HAL_PWREx_EnableOverDrive+0x9c>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a0f      	ldr	r2, [pc, #60]	; (8007050 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007012:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007016:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007018:	f7fd fe9c 	bl	8004d54 <HAL_GetTick>
 800701c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800701e:	e009      	b.n	8007034 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007020:	f7fd fe98 	bl	8004d54 <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800702e:	d901      	bls.n	8007034 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007030:	2303      	movs	r3, #3
 8007032:	e007      	b.n	8007044 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007034:	4b06      	ldr	r3, [pc, #24]	; (8007050 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800703c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007040:	d1ee      	bne.n	8007020 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007042:	2300      	movs	r3, #0
}
 8007044:	4618      	mov	r0, r3
 8007046:	3708      	adds	r7, #8
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}
 800704c:	40023800 	.word	0x40023800
 8007050:	40007000 	.word	0x40007000

08007054 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b086      	sub	sp, #24
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800705c:	2300      	movs	r3, #0
 800705e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d101      	bne.n	800706a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007066:	2301      	movs	r3, #1
 8007068:	e291      	b.n	800758e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 0301 	and.w	r3, r3, #1
 8007072:	2b00      	cmp	r3, #0
 8007074:	f000 8087 	beq.w	8007186 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007078:	4b96      	ldr	r3, [pc, #600]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f003 030c 	and.w	r3, r3, #12
 8007080:	2b04      	cmp	r3, #4
 8007082:	d00c      	beq.n	800709e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007084:	4b93      	ldr	r3, [pc, #588]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	f003 030c 	and.w	r3, r3, #12
 800708c:	2b08      	cmp	r3, #8
 800708e:	d112      	bne.n	80070b6 <HAL_RCC_OscConfig+0x62>
 8007090:	4b90      	ldr	r3, [pc, #576]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007098:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800709c:	d10b      	bne.n	80070b6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800709e:	4b8d      	ldr	r3, [pc, #564]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d06c      	beq.n	8007184 <HAL_RCC_OscConfig+0x130>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d168      	bne.n	8007184 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e26b      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070be:	d106      	bne.n	80070ce <HAL_RCC_OscConfig+0x7a>
 80070c0:	4b84      	ldr	r3, [pc, #528]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a83      	ldr	r2, [pc, #524]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80070c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070ca:	6013      	str	r3, [r2, #0]
 80070cc:	e02e      	b.n	800712c <HAL_RCC_OscConfig+0xd8>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d10c      	bne.n	80070f0 <HAL_RCC_OscConfig+0x9c>
 80070d6:	4b7f      	ldr	r3, [pc, #508]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a7e      	ldr	r2, [pc, #504]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80070dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070e0:	6013      	str	r3, [r2, #0]
 80070e2:	4b7c      	ldr	r3, [pc, #496]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a7b      	ldr	r2, [pc, #492]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80070e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80070ec:	6013      	str	r3, [r2, #0]
 80070ee:	e01d      	b.n	800712c <HAL_RCC_OscConfig+0xd8>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80070f8:	d10c      	bne.n	8007114 <HAL_RCC_OscConfig+0xc0>
 80070fa:	4b76      	ldr	r3, [pc, #472]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a75      	ldr	r2, [pc, #468]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007104:	6013      	str	r3, [r2, #0]
 8007106:	4b73      	ldr	r3, [pc, #460]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a72      	ldr	r2, [pc, #456]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 800710c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007110:	6013      	str	r3, [r2, #0]
 8007112:	e00b      	b.n	800712c <HAL_RCC_OscConfig+0xd8>
 8007114:	4b6f      	ldr	r3, [pc, #444]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a6e      	ldr	r2, [pc, #440]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 800711a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800711e:	6013      	str	r3, [r2, #0]
 8007120:	4b6c      	ldr	r3, [pc, #432]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a6b      	ldr	r2, [pc, #428]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007126:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800712a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d013      	beq.n	800715c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007134:	f7fd fe0e 	bl	8004d54 <HAL_GetTick>
 8007138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800713a:	e008      	b.n	800714e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800713c:	f7fd fe0a 	bl	8004d54 <HAL_GetTick>
 8007140:	4602      	mov	r2, r0
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	1ad3      	subs	r3, r2, r3
 8007146:	2b64      	cmp	r3, #100	; 0x64
 8007148:	d901      	bls.n	800714e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800714a:	2303      	movs	r3, #3
 800714c:	e21f      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800714e:	4b61      	ldr	r3, [pc, #388]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007156:	2b00      	cmp	r3, #0
 8007158:	d0f0      	beq.n	800713c <HAL_RCC_OscConfig+0xe8>
 800715a:	e014      	b.n	8007186 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800715c:	f7fd fdfa 	bl	8004d54 <HAL_GetTick>
 8007160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007162:	e008      	b.n	8007176 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007164:	f7fd fdf6 	bl	8004d54 <HAL_GetTick>
 8007168:	4602      	mov	r2, r0
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	1ad3      	subs	r3, r2, r3
 800716e:	2b64      	cmp	r3, #100	; 0x64
 8007170:	d901      	bls.n	8007176 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007172:	2303      	movs	r3, #3
 8007174:	e20b      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007176:	4b57      	ldr	r3, [pc, #348]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d1f0      	bne.n	8007164 <HAL_RCC_OscConfig+0x110>
 8007182:	e000      	b.n	8007186 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007184:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f003 0302 	and.w	r3, r3, #2
 800718e:	2b00      	cmp	r3, #0
 8007190:	d069      	beq.n	8007266 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007192:	4b50      	ldr	r3, [pc, #320]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	f003 030c 	and.w	r3, r3, #12
 800719a:	2b00      	cmp	r3, #0
 800719c:	d00b      	beq.n	80071b6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800719e:	4b4d      	ldr	r3, [pc, #308]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 030c 	and.w	r3, r3, #12
 80071a6:	2b08      	cmp	r3, #8
 80071a8:	d11c      	bne.n	80071e4 <HAL_RCC_OscConfig+0x190>
 80071aa:	4b4a      	ldr	r3, [pc, #296]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d116      	bne.n	80071e4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071b6:	4b47      	ldr	r3, [pc, #284]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f003 0302 	and.w	r3, r3, #2
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d005      	beq.n	80071ce <HAL_RCC_OscConfig+0x17a>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d001      	beq.n	80071ce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e1df      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071ce:	4b41      	ldr	r3, [pc, #260]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	00db      	lsls	r3, r3, #3
 80071dc:	493d      	ldr	r1, [pc, #244]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80071de:	4313      	orrs	r3, r2
 80071e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071e2:	e040      	b.n	8007266 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	68db      	ldr	r3, [r3, #12]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d023      	beq.n	8007234 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071ec:	4b39      	ldr	r3, [pc, #228]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a38      	ldr	r2, [pc, #224]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80071f2:	f043 0301 	orr.w	r3, r3, #1
 80071f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071f8:	f7fd fdac 	bl	8004d54 <HAL_GetTick>
 80071fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071fe:	e008      	b.n	8007212 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007200:	f7fd fda8 	bl	8004d54 <HAL_GetTick>
 8007204:	4602      	mov	r2, r0
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	1ad3      	subs	r3, r2, r3
 800720a:	2b02      	cmp	r3, #2
 800720c:	d901      	bls.n	8007212 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800720e:	2303      	movs	r3, #3
 8007210:	e1bd      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007212:	4b30      	ldr	r3, [pc, #192]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 0302 	and.w	r3, r3, #2
 800721a:	2b00      	cmp	r3, #0
 800721c:	d0f0      	beq.n	8007200 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800721e:	4b2d      	ldr	r3, [pc, #180]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	00db      	lsls	r3, r3, #3
 800722c:	4929      	ldr	r1, [pc, #164]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 800722e:	4313      	orrs	r3, r2
 8007230:	600b      	str	r3, [r1, #0]
 8007232:	e018      	b.n	8007266 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007234:	4b27      	ldr	r3, [pc, #156]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a26      	ldr	r2, [pc, #152]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 800723a:	f023 0301 	bic.w	r3, r3, #1
 800723e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007240:	f7fd fd88 	bl	8004d54 <HAL_GetTick>
 8007244:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007246:	e008      	b.n	800725a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007248:	f7fd fd84 	bl	8004d54 <HAL_GetTick>
 800724c:	4602      	mov	r2, r0
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	1ad3      	subs	r3, r2, r3
 8007252:	2b02      	cmp	r3, #2
 8007254:	d901      	bls.n	800725a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007256:	2303      	movs	r3, #3
 8007258:	e199      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800725a:	4b1e      	ldr	r3, [pc, #120]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0302 	and.w	r3, r3, #2
 8007262:	2b00      	cmp	r3, #0
 8007264:	d1f0      	bne.n	8007248 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 0308 	and.w	r3, r3, #8
 800726e:	2b00      	cmp	r3, #0
 8007270:	d038      	beq.n	80072e4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	695b      	ldr	r3, [r3, #20]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d019      	beq.n	80072ae <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800727a:	4b16      	ldr	r3, [pc, #88]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 800727c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800727e:	4a15      	ldr	r2, [pc, #84]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 8007280:	f043 0301 	orr.w	r3, r3, #1
 8007284:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007286:	f7fd fd65 	bl	8004d54 <HAL_GetTick>
 800728a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800728c:	e008      	b.n	80072a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800728e:	f7fd fd61 	bl	8004d54 <HAL_GetTick>
 8007292:	4602      	mov	r2, r0
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	2b02      	cmp	r3, #2
 800729a:	d901      	bls.n	80072a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800729c:	2303      	movs	r3, #3
 800729e:	e176      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072a0:	4b0c      	ldr	r3, [pc, #48]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80072a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072a4:	f003 0302 	and.w	r3, r3, #2
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d0f0      	beq.n	800728e <HAL_RCC_OscConfig+0x23a>
 80072ac:	e01a      	b.n	80072e4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072ae:	4b09      	ldr	r3, [pc, #36]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80072b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072b2:	4a08      	ldr	r2, [pc, #32]	; (80072d4 <HAL_RCC_OscConfig+0x280>)
 80072b4:	f023 0301 	bic.w	r3, r3, #1
 80072b8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072ba:	f7fd fd4b 	bl	8004d54 <HAL_GetTick>
 80072be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072c0:	e00a      	b.n	80072d8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072c2:	f7fd fd47 	bl	8004d54 <HAL_GetTick>
 80072c6:	4602      	mov	r2, r0
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	1ad3      	subs	r3, r2, r3
 80072cc:	2b02      	cmp	r3, #2
 80072ce:	d903      	bls.n	80072d8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80072d0:	2303      	movs	r3, #3
 80072d2:	e15c      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
 80072d4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072d8:	4b91      	ldr	r3, [pc, #580]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80072da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072dc:	f003 0302 	and.w	r3, r3, #2
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d1ee      	bne.n	80072c2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0304 	and.w	r3, r3, #4
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f000 80a4 	beq.w	800743a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072f2:	4b8b      	ldr	r3, [pc, #556]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80072f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d10d      	bne.n	800731a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80072fe:	4b88      	ldr	r3, [pc, #544]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007302:	4a87      	ldr	r2, [pc, #540]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007308:	6413      	str	r3, [r2, #64]	; 0x40
 800730a:	4b85      	ldr	r3, [pc, #532]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 800730c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800730e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007312:	60bb      	str	r3, [r7, #8]
 8007314:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007316:	2301      	movs	r3, #1
 8007318:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800731a:	4b82      	ldr	r3, [pc, #520]	; (8007524 <HAL_RCC_OscConfig+0x4d0>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007322:	2b00      	cmp	r3, #0
 8007324:	d118      	bne.n	8007358 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007326:	4b7f      	ldr	r3, [pc, #508]	; (8007524 <HAL_RCC_OscConfig+0x4d0>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a7e      	ldr	r2, [pc, #504]	; (8007524 <HAL_RCC_OscConfig+0x4d0>)
 800732c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007330:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007332:	f7fd fd0f 	bl	8004d54 <HAL_GetTick>
 8007336:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007338:	e008      	b.n	800734c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800733a:	f7fd fd0b 	bl	8004d54 <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	2b64      	cmp	r3, #100	; 0x64
 8007346:	d901      	bls.n	800734c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007348:	2303      	movs	r3, #3
 800734a:	e120      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800734c:	4b75      	ldr	r3, [pc, #468]	; (8007524 <HAL_RCC_OscConfig+0x4d0>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007354:	2b00      	cmp	r3, #0
 8007356:	d0f0      	beq.n	800733a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	2b01      	cmp	r3, #1
 800735e:	d106      	bne.n	800736e <HAL_RCC_OscConfig+0x31a>
 8007360:	4b6f      	ldr	r3, [pc, #444]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007364:	4a6e      	ldr	r2, [pc, #440]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007366:	f043 0301 	orr.w	r3, r3, #1
 800736a:	6713      	str	r3, [r2, #112]	; 0x70
 800736c:	e02d      	b.n	80073ca <HAL_RCC_OscConfig+0x376>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d10c      	bne.n	8007390 <HAL_RCC_OscConfig+0x33c>
 8007376:	4b6a      	ldr	r3, [pc, #424]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800737a:	4a69      	ldr	r2, [pc, #420]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 800737c:	f023 0301 	bic.w	r3, r3, #1
 8007380:	6713      	str	r3, [r2, #112]	; 0x70
 8007382:	4b67      	ldr	r3, [pc, #412]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007386:	4a66      	ldr	r2, [pc, #408]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007388:	f023 0304 	bic.w	r3, r3, #4
 800738c:	6713      	str	r3, [r2, #112]	; 0x70
 800738e:	e01c      	b.n	80073ca <HAL_RCC_OscConfig+0x376>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	2b05      	cmp	r3, #5
 8007396:	d10c      	bne.n	80073b2 <HAL_RCC_OscConfig+0x35e>
 8007398:	4b61      	ldr	r3, [pc, #388]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 800739a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800739c:	4a60      	ldr	r2, [pc, #384]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 800739e:	f043 0304 	orr.w	r3, r3, #4
 80073a2:	6713      	str	r3, [r2, #112]	; 0x70
 80073a4:	4b5e      	ldr	r3, [pc, #376]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80073a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073a8:	4a5d      	ldr	r2, [pc, #372]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80073aa:	f043 0301 	orr.w	r3, r3, #1
 80073ae:	6713      	str	r3, [r2, #112]	; 0x70
 80073b0:	e00b      	b.n	80073ca <HAL_RCC_OscConfig+0x376>
 80073b2:	4b5b      	ldr	r3, [pc, #364]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80073b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073b6:	4a5a      	ldr	r2, [pc, #360]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80073b8:	f023 0301 	bic.w	r3, r3, #1
 80073bc:	6713      	str	r3, [r2, #112]	; 0x70
 80073be:	4b58      	ldr	r3, [pc, #352]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80073c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073c2:	4a57      	ldr	r2, [pc, #348]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80073c4:	f023 0304 	bic.w	r3, r3, #4
 80073c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	689b      	ldr	r3, [r3, #8]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d015      	beq.n	80073fe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073d2:	f7fd fcbf 	bl	8004d54 <HAL_GetTick>
 80073d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073d8:	e00a      	b.n	80073f0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073da:	f7fd fcbb 	bl	8004d54 <HAL_GetTick>
 80073de:	4602      	mov	r2, r0
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	1ad3      	subs	r3, r2, r3
 80073e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d901      	bls.n	80073f0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80073ec:	2303      	movs	r3, #3
 80073ee:	e0ce      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073f0:	4b4b      	ldr	r3, [pc, #300]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80073f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073f4:	f003 0302 	and.w	r3, r3, #2
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d0ee      	beq.n	80073da <HAL_RCC_OscConfig+0x386>
 80073fc:	e014      	b.n	8007428 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073fe:	f7fd fca9 	bl	8004d54 <HAL_GetTick>
 8007402:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007404:	e00a      	b.n	800741c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007406:	f7fd fca5 	bl	8004d54 <HAL_GetTick>
 800740a:	4602      	mov	r2, r0
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	1ad3      	subs	r3, r2, r3
 8007410:	f241 3288 	movw	r2, #5000	; 0x1388
 8007414:	4293      	cmp	r3, r2
 8007416:	d901      	bls.n	800741c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007418:	2303      	movs	r3, #3
 800741a:	e0b8      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800741c:	4b40      	ldr	r3, [pc, #256]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 800741e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007420:	f003 0302 	and.w	r3, r3, #2
 8007424:	2b00      	cmp	r3, #0
 8007426:	d1ee      	bne.n	8007406 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007428:	7dfb      	ldrb	r3, [r7, #23]
 800742a:	2b01      	cmp	r3, #1
 800742c:	d105      	bne.n	800743a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800742e:	4b3c      	ldr	r3, [pc, #240]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007432:	4a3b      	ldr	r2, [pc, #236]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007434:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007438:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	699b      	ldr	r3, [r3, #24]
 800743e:	2b00      	cmp	r3, #0
 8007440:	f000 80a4 	beq.w	800758c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007444:	4b36      	ldr	r3, [pc, #216]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	f003 030c 	and.w	r3, r3, #12
 800744c:	2b08      	cmp	r3, #8
 800744e:	d06b      	beq.n	8007528 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	699b      	ldr	r3, [r3, #24]
 8007454:	2b02      	cmp	r3, #2
 8007456:	d149      	bne.n	80074ec <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007458:	4b31      	ldr	r3, [pc, #196]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a30      	ldr	r2, [pc, #192]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 800745e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007462:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007464:	f7fd fc76 	bl	8004d54 <HAL_GetTick>
 8007468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800746a:	e008      	b.n	800747e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800746c:	f7fd fc72 	bl	8004d54 <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	2b02      	cmp	r3, #2
 8007478:	d901      	bls.n	800747e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800747a:	2303      	movs	r3, #3
 800747c:	e087      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800747e:	4b28      	ldr	r3, [pc, #160]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1f0      	bne.n	800746c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	69da      	ldr	r2, [r3, #28]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a1b      	ldr	r3, [r3, #32]
 8007492:	431a      	orrs	r2, r3
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007498:	019b      	lsls	r3, r3, #6
 800749a:	431a      	orrs	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074a0:	085b      	lsrs	r3, r3, #1
 80074a2:	3b01      	subs	r3, #1
 80074a4:	041b      	lsls	r3, r3, #16
 80074a6:	431a      	orrs	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ac:	061b      	lsls	r3, r3, #24
 80074ae:	4313      	orrs	r3, r2
 80074b0:	4a1b      	ldr	r2, [pc, #108]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80074b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80074b6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074b8:	4b19      	ldr	r3, [pc, #100]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a18      	ldr	r2, [pc, #96]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80074be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80074c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c4:	f7fd fc46 	bl	8004d54 <HAL_GetTick>
 80074c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074ca:	e008      	b.n	80074de <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074cc:	f7fd fc42 	bl	8004d54 <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	1ad3      	subs	r3, r2, r3
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d901      	bls.n	80074de <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80074da:	2303      	movs	r3, #3
 80074dc:	e057      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074de:	4b10      	ldr	r3, [pc, #64]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d0f0      	beq.n	80074cc <HAL_RCC_OscConfig+0x478>
 80074ea:	e04f      	b.n	800758c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074ec:	4b0c      	ldr	r3, [pc, #48]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a0b      	ldr	r2, [pc, #44]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 80074f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80074f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074f8:	f7fd fc2c 	bl	8004d54 <HAL_GetTick>
 80074fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074fe:	e008      	b.n	8007512 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007500:	f7fd fc28 	bl	8004d54 <HAL_GetTick>
 8007504:	4602      	mov	r2, r0
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	1ad3      	subs	r3, r2, r3
 800750a:	2b02      	cmp	r3, #2
 800750c:	d901      	bls.n	8007512 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800750e:	2303      	movs	r3, #3
 8007510:	e03d      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007512:	4b03      	ldr	r3, [pc, #12]	; (8007520 <HAL_RCC_OscConfig+0x4cc>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1f0      	bne.n	8007500 <HAL_RCC_OscConfig+0x4ac>
 800751e:	e035      	b.n	800758c <HAL_RCC_OscConfig+0x538>
 8007520:	40023800 	.word	0x40023800
 8007524:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007528:	4b1b      	ldr	r3, [pc, #108]	; (8007598 <HAL_RCC_OscConfig+0x544>)
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	699b      	ldr	r3, [r3, #24]
 8007532:	2b01      	cmp	r3, #1
 8007534:	d028      	beq.n	8007588 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007540:	429a      	cmp	r2, r3
 8007542:	d121      	bne.n	8007588 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800754e:	429a      	cmp	r2, r3
 8007550:	d11a      	bne.n	8007588 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007558:	4013      	ands	r3, r2
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800755e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007560:	4293      	cmp	r3, r2
 8007562:	d111      	bne.n	8007588 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800756e:	085b      	lsrs	r3, r3, #1
 8007570:	3b01      	subs	r3, #1
 8007572:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007574:	429a      	cmp	r2, r3
 8007576:	d107      	bne.n	8007588 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007582:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007584:	429a      	cmp	r2, r3
 8007586:	d001      	beq.n	800758c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	e000      	b.n	800758e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800758c:	2300      	movs	r3, #0
}
 800758e:	4618      	mov	r0, r3
 8007590:	3718      	adds	r7, #24
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
 8007596:	bf00      	nop
 8007598:	40023800 	.word	0x40023800

0800759c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b084      	sub	sp, #16
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
 80075a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80075a6:	2300      	movs	r3, #0
 80075a8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d101      	bne.n	80075b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	e0d0      	b.n	8007756 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80075b4:	4b6a      	ldr	r3, [pc, #424]	; (8007760 <HAL_RCC_ClockConfig+0x1c4>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 030f 	and.w	r3, r3, #15
 80075bc:	683a      	ldr	r2, [r7, #0]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d910      	bls.n	80075e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075c2:	4b67      	ldr	r3, [pc, #412]	; (8007760 <HAL_RCC_ClockConfig+0x1c4>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f023 020f 	bic.w	r2, r3, #15
 80075ca:	4965      	ldr	r1, [pc, #404]	; (8007760 <HAL_RCC_ClockConfig+0x1c4>)
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	4313      	orrs	r3, r2
 80075d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075d2:	4b63      	ldr	r3, [pc, #396]	; (8007760 <HAL_RCC_ClockConfig+0x1c4>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 030f 	and.w	r3, r3, #15
 80075da:	683a      	ldr	r2, [r7, #0]
 80075dc:	429a      	cmp	r2, r3
 80075de:	d001      	beq.n	80075e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80075e0:	2301      	movs	r3, #1
 80075e2:	e0b8      	b.n	8007756 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f003 0302 	and.w	r3, r3, #2
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d020      	beq.n	8007632 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f003 0304 	and.w	r3, r3, #4
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d005      	beq.n	8007608 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80075fc:	4b59      	ldr	r3, [pc, #356]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	4a58      	ldr	r2, [pc, #352]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 8007602:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007606:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f003 0308 	and.w	r3, r3, #8
 8007610:	2b00      	cmp	r3, #0
 8007612:	d005      	beq.n	8007620 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007614:	4b53      	ldr	r3, [pc, #332]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	4a52      	ldr	r2, [pc, #328]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 800761a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800761e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007620:	4b50      	ldr	r3, [pc, #320]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	494d      	ldr	r1, [pc, #308]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 800762e:	4313      	orrs	r3, r2
 8007630:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 0301 	and.w	r3, r3, #1
 800763a:	2b00      	cmp	r3, #0
 800763c:	d040      	beq.n	80076c0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	2b01      	cmp	r3, #1
 8007644:	d107      	bne.n	8007656 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007646:	4b47      	ldr	r3, [pc, #284]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800764e:	2b00      	cmp	r3, #0
 8007650:	d115      	bne.n	800767e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e07f      	b.n	8007756 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	2b02      	cmp	r3, #2
 800765c:	d107      	bne.n	800766e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800765e:	4b41      	ldr	r3, [pc, #260]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007666:	2b00      	cmp	r3, #0
 8007668:	d109      	bne.n	800767e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	e073      	b.n	8007756 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800766e:	4b3d      	ldr	r3, [pc, #244]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f003 0302 	and.w	r3, r3, #2
 8007676:	2b00      	cmp	r3, #0
 8007678:	d101      	bne.n	800767e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e06b      	b.n	8007756 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800767e:	4b39      	ldr	r3, [pc, #228]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	f023 0203 	bic.w	r2, r3, #3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	4936      	ldr	r1, [pc, #216]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 800768c:	4313      	orrs	r3, r2
 800768e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007690:	f7fd fb60 	bl	8004d54 <HAL_GetTick>
 8007694:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007696:	e00a      	b.n	80076ae <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007698:	f7fd fb5c 	bl	8004d54 <HAL_GetTick>
 800769c:	4602      	mov	r2, r0
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d901      	bls.n	80076ae <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80076aa:	2303      	movs	r3, #3
 80076ac:	e053      	b.n	8007756 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076ae:	4b2d      	ldr	r3, [pc, #180]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	f003 020c 	and.w	r2, r3, #12
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	009b      	lsls	r3, r3, #2
 80076bc:	429a      	cmp	r2, r3
 80076be:	d1eb      	bne.n	8007698 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80076c0:	4b27      	ldr	r3, [pc, #156]	; (8007760 <HAL_RCC_ClockConfig+0x1c4>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 030f 	and.w	r3, r3, #15
 80076c8:	683a      	ldr	r2, [r7, #0]
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d210      	bcs.n	80076f0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076ce:	4b24      	ldr	r3, [pc, #144]	; (8007760 <HAL_RCC_ClockConfig+0x1c4>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f023 020f 	bic.w	r2, r3, #15
 80076d6:	4922      	ldr	r1, [pc, #136]	; (8007760 <HAL_RCC_ClockConfig+0x1c4>)
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	4313      	orrs	r3, r2
 80076dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076de:	4b20      	ldr	r3, [pc, #128]	; (8007760 <HAL_RCC_ClockConfig+0x1c4>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f003 030f 	and.w	r3, r3, #15
 80076e6:	683a      	ldr	r2, [r7, #0]
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d001      	beq.n	80076f0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e032      	b.n	8007756 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 0304 	and.w	r3, r3, #4
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d008      	beq.n	800770e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80076fc:	4b19      	ldr	r3, [pc, #100]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	4916      	ldr	r1, [pc, #88]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 800770a:	4313      	orrs	r3, r2
 800770c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f003 0308 	and.w	r3, r3, #8
 8007716:	2b00      	cmp	r3, #0
 8007718:	d009      	beq.n	800772e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800771a:	4b12      	ldr	r3, [pc, #72]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	691b      	ldr	r3, [r3, #16]
 8007726:	00db      	lsls	r3, r3, #3
 8007728:	490e      	ldr	r1, [pc, #56]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 800772a:	4313      	orrs	r3, r2
 800772c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800772e:	f000 f821 	bl	8007774 <HAL_RCC_GetSysClockFreq>
 8007732:	4602      	mov	r2, r0
 8007734:	4b0b      	ldr	r3, [pc, #44]	; (8007764 <HAL_RCC_ClockConfig+0x1c8>)
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	091b      	lsrs	r3, r3, #4
 800773a:	f003 030f 	and.w	r3, r3, #15
 800773e:	490a      	ldr	r1, [pc, #40]	; (8007768 <HAL_RCC_ClockConfig+0x1cc>)
 8007740:	5ccb      	ldrb	r3, [r1, r3]
 8007742:	fa22 f303 	lsr.w	r3, r2, r3
 8007746:	4a09      	ldr	r2, [pc, #36]	; (800776c <HAL_RCC_ClockConfig+0x1d0>)
 8007748:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800774a:	4b09      	ldr	r3, [pc, #36]	; (8007770 <HAL_RCC_ClockConfig+0x1d4>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4618      	mov	r0, r3
 8007750:	f7fd fabc 	bl	8004ccc <HAL_InitTick>

  return HAL_OK;
 8007754:	2300      	movs	r3, #0
}
 8007756:	4618      	mov	r0, r3
 8007758:	3710      	adds	r7, #16
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	40023c00 	.word	0x40023c00
 8007764:	40023800 	.word	0x40023800
 8007768:	0800c4e8 	.word	0x0800c4e8
 800776c:	20000098 	.word	0x20000098
 8007770:	2000009c 	.word	0x2000009c

08007774 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007774:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007778:	b094      	sub	sp, #80	; 0x50
 800777a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800777c:	2300      	movs	r3, #0
 800777e:	647b      	str	r3, [r7, #68]	; 0x44
 8007780:	2300      	movs	r3, #0
 8007782:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007784:	2300      	movs	r3, #0
 8007786:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8007788:	2300      	movs	r3, #0
 800778a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800778c:	4b79      	ldr	r3, [pc, #484]	; (8007974 <HAL_RCC_GetSysClockFreq+0x200>)
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	f003 030c 	and.w	r3, r3, #12
 8007794:	2b08      	cmp	r3, #8
 8007796:	d00d      	beq.n	80077b4 <HAL_RCC_GetSysClockFreq+0x40>
 8007798:	2b08      	cmp	r3, #8
 800779a:	f200 80e1 	bhi.w	8007960 <HAL_RCC_GetSysClockFreq+0x1ec>
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d002      	beq.n	80077a8 <HAL_RCC_GetSysClockFreq+0x34>
 80077a2:	2b04      	cmp	r3, #4
 80077a4:	d003      	beq.n	80077ae <HAL_RCC_GetSysClockFreq+0x3a>
 80077a6:	e0db      	b.n	8007960 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80077a8:	4b73      	ldr	r3, [pc, #460]	; (8007978 <HAL_RCC_GetSysClockFreq+0x204>)
 80077aa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80077ac:	e0db      	b.n	8007966 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80077ae:	4b72      	ldr	r3, [pc, #456]	; (8007978 <HAL_RCC_GetSysClockFreq+0x204>)
 80077b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80077b2:	e0d8      	b.n	8007966 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80077b4:	4b6f      	ldr	r3, [pc, #444]	; (8007974 <HAL_RCC_GetSysClockFreq+0x200>)
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80077bc:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80077be:	4b6d      	ldr	r3, [pc, #436]	; (8007974 <HAL_RCC_GetSysClockFreq+0x200>)
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d063      	beq.n	8007892 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077ca:	4b6a      	ldr	r3, [pc, #424]	; (8007974 <HAL_RCC_GetSysClockFreq+0x200>)
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	099b      	lsrs	r3, r3, #6
 80077d0:	2200      	movs	r2, #0
 80077d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80077d4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80077d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077dc:	633b      	str	r3, [r7, #48]	; 0x30
 80077de:	2300      	movs	r3, #0
 80077e0:	637b      	str	r3, [r7, #52]	; 0x34
 80077e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80077e6:	4622      	mov	r2, r4
 80077e8:	462b      	mov	r3, r5
 80077ea:	f04f 0000 	mov.w	r0, #0
 80077ee:	f04f 0100 	mov.w	r1, #0
 80077f2:	0159      	lsls	r1, r3, #5
 80077f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80077f8:	0150      	lsls	r0, r2, #5
 80077fa:	4602      	mov	r2, r0
 80077fc:	460b      	mov	r3, r1
 80077fe:	4621      	mov	r1, r4
 8007800:	1a51      	subs	r1, r2, r1
 8007802:	6139      	str	r1, [r7, #16]
 8007804:	4629      	mov	r1, r5
 8007806:	eb63 0301 	sbc.w	r3, r3, r1
 800780a:	617b      	str	r3, [r7, #20]
 800780c:	f04f 0200 	mov.w	r2, #0
 8007810:	f04f 0300 	mov.w	r3, #0
 8007814:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007818:	4659      	mov	r1, fp
 800781a:	018b      	lsls	r3, r1, #6
 800781c:	4651      	mov	r1, sl
 800781e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007822:	4651      	mov	r1, sl
 8007824:	018a      	lsls	r2, r1, #6
 8007826:	4651      	mov	r1, sl
 8007828:	ebb2 0801 	subs.w	r8, r2, r1
 800782c:	4659      	mov	r1, fp
 800782e:	eb63 0901 	sbc.w	r9, r3, r1
 8007832:	f04f 0200 	mov.w	r2, #0
 8007836:	f04f 0300 	mov.w	r3, #0
 800783a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800783e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007842:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007846:	4690      	mov	r8, r2
 8007848:	4699      	mov	r9, r3
 800784a:	4623      	mov	r3, r4
 800784c:	eb18 0303 	adds.w	r3, r8, r3
 8007850:	60bb      	str	r3, [r7, #8]
 8007852:	462b      	mov	r3, r5
 8007854:	eb49 0303 	adc.w	r3, r9, r3
 8007858:	60fb      	str	r3, [r7, #12]
 800785a:	f04f 0200 	mov.w	r2, #0
 800785e:	f04f 0300 	mov.w	r3, #0
 8007862:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007866:	4629      	mov	r1, r5
 8007868:	028b      	lsls	r3, r1, #10
 800786a:	4621      	mov	r1, r4
 800786c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007870:	4621      	mov	r1, r4
 8007872:	028a      	lsls	r2, r1, #10
 8007874:	4610      	mov	r0, r2
 8007876:	4619      	mov	r1, r3
 8007878:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800787a:	2200      	movs	r2, #0
 800787c:	62bb      	str	r3, [r7, #40]	; 0x28
 800787e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007880:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007884:	f7f9 f932 	bl	8000aec <__aeabi_uldivmod>
 8007888:	4602      	mov	r2, r0
 800788a:	460b      	mov	r3, r1
 800788c:	4613      	mov	r3, r2
 800788e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007890:	e058      	b.n	8007944 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007892:	4b38      	ldr	r3, [pc, #224]	; (8007974 <HAL_RCC_GetSysClockFreq+0x200>)
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	099b      	lsrs	r3, r3, #6
 8007898:	2200      	movs	r2, #0
 800789a:	4618      	mov	r0, r3
 800789c:	4611      	mov	r1, r2
 800789e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80078a2:	623b      	str	r3, [r7, #32]
 80078a4:	2300      	movs	r3, #0
 80078a6:	627b      	str	r3, [r7, #36]	; 0x24
 80078a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80078ac:	4642      	mov	r2, r8
 80078ae:	464b      	mov	r3, r9
 80078b0:	f04f 0000 	mov.w	r0, #0
 80078b4:	f04f 0100 	mov.w	r1, #0
 80078b8:	0159      	lsls	r1, r3, #5
 80078ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80078be:	0150      	lsls	r0, r2, #5
 80078c0:	4602      	mov	r2, r0
 80078c2:	460b      	mov	r3, r1
 80078c4:	4641      	mov	r1, r8
 80078c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80078ca:	4649      	mov	r1, r9
 80078cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80078d0:	f04f 0200 	mov.w	r2, #0
 80078d4:	f04f 0300 	mov.w	r3, #0
 80078d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80078dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80078e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80078e4:	ebb2 040a 	subs.w	r4, r2, sl
 80078e8:	eb63 050b 	sbc.w	r5, r3, fp
 80078ec:	f04f 0200 	mov.w	r2, #0
 80078f0:	f04f 0300 	mov.w	r3, #0
 80078f4:	00eb      	lsls	r3, r5, #3
 80078f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80078fa:	00e2      	lsls	r2, r4, #3
 80078fc:	4614      	mov	r4, r2
 80078fe:	461d      	mov	r5, r3
 8007900:	4643      	mov	r3, r8
 8007902:	18e3      	adds	r3, r4, r3
 8007904:	603b      	str	r3, [r7, #0]
 8007906:	464b      	mov	r3, r9
 8007908:	eb45 0303 	adc.w	r3, r5, r3
 800790c:	607b      	str	r3, [r7, #4]
 800790e:	f04f 0200 	mov.w	r2, #0
 8007912:	f04f 0300 	mov.w	r3, #0
 8007916:	e9d7 4500 	ldrd	r4, r5, [r7]
 800791a:	4629      	mov	r1, r5
 800791c:	028b      	lsls	r3, r1, #10
 800791e:	4621      	mov	r1, r4
 8007920:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007924:	4621      	mov	r1, r4
 8007926:	028a      	lsls	r2, r1, #10
 8007928:	4610      	mov	r0, r2
 800792a:	4619      	mov	r1, r3
 800792c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800792e:	2200      	movs	r2, #0
 8007930:	61bb      	str	r3, [r7, #24]
 8007932:	61fa      	str	r2, [r7, #28]
 8007934:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007938:	f7f9 f8d8 	bl	8000aec <__aeabi_uldivmod>
 800793c:	4602      	mov	r2, r0
 800793e:	460b      	mov	r3, r1
 8007940:	4613      	mov	r3, r2
 8007942:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007944:	4b0b      	ldr	r3, [pc, #44]	; (8007974 <HAL_RCC_GetSysClockFreq+0x200>)
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	0c1b      	lsrs	r3, r3, #16
 800794a:	f003 0303 	and.w	r3, r3, #3
 800794e:	3301      	adds	r3, #1
 8007950:	005b      	lsls	r3, r3, #1
 8007952:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8007954:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007956:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007958:	fbb2 f3f3 	udiv	r3, r2, r3
 800795c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800795e:	e002      	b.n	8007966 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007960:	4b05      	ldr	r3, [pc, #20]	; (8007978 <HAL_RCC_GetSysClockFreq+0x204>)
 8007962:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007964:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007966:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007968:	4618      	mov	r0, r3
 800796a:	3750      	adds	r7, #80	; 0x50
 800796c:	46bd      	mov	sp, r7
 800796e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007972:	bf00      	nop
 8007974:	40023800 	.word	0x40023800
 8007978:	00f42400 	.word	0x00f42400

0800797c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800797c:	b480      	push	{r7}
 800797e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007980:	4b03      	ldr	r3, [pc, #12]	; (8007990 <HAL_RCC_GetHCLKFreq+0x14>)
 8007982:	681b      	ldr	r3, [r3, #0]
}
 8007984:	4618      	mov	r0, r3
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	20000098 	.word	0x20000098

08007994 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007998:	f7ff fff0 	bl	800797c <HAL_RCC_GetHCLKFreq>
 800799c:	4602      	mov	r2, r0
 800799e:	4b05      	ldr	r3, [pc, #20]	; (80079b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	0a9b      	lsrs	r3, r3, #10
 80079a4:	f003 0307 	and.w	r3, r3, #7
 80079a8:	4903      	ldr	r1, [pc, #12]	; (80079b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80079aa:	5ccb      	ldrb	r3, [r1, r3]
 80079ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	40023800 	.word	0x40023800
 80079b8:	0800c4f8 	.word	0x0800c4f8

080079bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80079c0:	f7ff ffdc 	bl	800797c <HAL_RCC_GetHCLKFreq>
 80079c4:	4602      	mov	r2, r0
 80079c6:	4b05      	ldr	r3, [pc, #20]	; (80079dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	0b5b      	lsrs	r3, r3, #13
 80079cc:	f003 0307 	and.w	r3, r3, #7
 80079d0:	4903      	ldr	r1, [pc, #12]	; (80079e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80079d2:	5ccb      	ldrb	r3, [r1, r3]
 80079d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079d8:	4618      	mov	r0, r3
 80079da:	bd80      	pop	{r7, pc}
 80079dc:	40023800 	.word	0x40023800
 80079e0:	0800c4f8 	.word	0x0800c4f8

080079e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b088      	sub	sp, #32
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80079ec:	2300      	movs	r3, #0
 80079ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80079f0:	2300      	movs	r3, #0
 80079f2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80079f4:	2300      	movs	r3, #0
 80079f6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80079f8:	2300      	movs	r3, #0
 80079fa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80079fc:	2300      	movs	r3, #0
 80079fe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 0301 	and.w	r3, r3, #1
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d012      	beq.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007a0c:	4b69      	ldr	r3, [pc, #420]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	4a68      	ldr	r2, [pc, #416]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a12:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007a16:	6093      	str	r3, [r2, #8]
 8007a18:	4b66      	ldr	r3, [pc, #408]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a1a:	689a      	ldr	r2, [r3, #8]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a20:	4964      	ldr	r1, [pc, #400]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a22:	4313      	orrs	r3, r2
 8007a24:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d101      	bne.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d017      	beq.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a3e:	4b5d      	ldr	r3, [pc, #372]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a44:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a4c:	4959      	ldr	r1, [pc, #356]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a5c:	d101      	bne.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d101      	bne.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d017      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007a7a:	4b4e      	ldr	r3, [pc, #312]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a80:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a88:	494a      	ldr	r1, [pc, #296]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a98:	d101      	bne.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d101      	bne.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d001      	beq.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f003 0320 	and.w	r3, r3, #32
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	f000 808b 	beq.w	8007bde <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007ac8:	4b3a      	ldr	r3, [pc, #232]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007acc:	4a39      	ldr	r2, [pc, #228]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ad2:	6413      	str	r3, [r2, #64]	; 0x40
 8007ad4:	4b37      	ldr	r3, [pc, #220]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007adc:	60bb      	str	r3, [r7, #8]
 8007ade:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007ae0:	4b35      	ldr	r3, [pc, #212]	; (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a34      	ldr	r2, [pc, #208]	; (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007aea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007aec:	f7fd f932 	bl	8004d54 <HAL_GetTick>
 8007af0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007af2:	e008      	b.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007af4:	f7fd f92e 	bl	8004d54 <HAL_GetTick>
 8007af8:	4602      	mov	r2, r0
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	1ad3      	subs	r3, r2, r3
 8007afe:	2b64      	cmp	r3, #100	; 0x64
 8007b00:	d901      	bls.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007b02:	2303      	movs	r3, #3
 8007b04:	e357      	b.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007b06:	4b2c      	ldr	r3, [pc, #176]	; (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d0f0      	beq.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007b12:	4b28      	ldr	r3, [pc, #160]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b1a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d035      	beq.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b2a:	693a      	ldr	r2, [r7, #16]
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d02e      	beq.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007b30:	4b20      	ldr	r3, [pc, #128]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b38:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007b3a:	4b1e      	ldr	r3, [pc, #120]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b3e:	4a1d      	ldr	r2, [pc, #116]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b44:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007b46:	4b1b      	ldr	r3, [pc, #108]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b4a:	4a1a      	ldr	r2, [pc, #104]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b50:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007b52:	4a18      	ldr	r2, [pc, #96]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007b58:	4b16      	ldr	r3, [pc, #88]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b5c:	f003 0301 	and.w	r3, r3, #1
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d114      	bne.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b64:	f7fd f8f6 	bl	8004d54 <HAL_GetTick>
 8007b68:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b6a:	e00a      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b6c:	f7fd f8f2 	bl	8004d54 <HAL_GetTick>
 8007b70:	4602      	mov	r2, r0
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d901      	bls.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007b7e:	2303      	movs	r3, #3
 8007b80:	e319      	b.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b82:	4b0c      	ldr	r3, [pc, #48]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b86:	f003 0302 	and.w	r3, r3, #2
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d0ee      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b9a:	d111      	bne.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007b9c:	4b05      	ldr	r3, [pc, #20]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007ba8:	4b04      	ldr	r3, [pc, #16]	; (8007bbc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007baa:	400b      	ands	r3, r1
 8007bac:	4901      	ldr	r1, [pc, #4]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	608b      	str	r3, [r1, #8]
 8007bb2:	e00b      	b.n	8007bcc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007bb4:	40023800 	.word	0x40023800
 8007bb8:	40007000 	.word	0x40007000
 8007bbc:	0ffffcff 	.word	0x0ffffcff
 8007bc0:	4baa      	ldr	r3, [pc, #680]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	4aa9      	ldr	r2, [pc, #676]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bc6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007bca:	6093      	str	r3, [r2, #8]
 8007bcc:	4ba7      	ldr	r3, [pc, #668]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bd8:	49a4      	ldr	r1, [pc, #656]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 0310 	and.w	r3, r3, #16
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d010      	beq.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007bea:	4ba0      	ldr	r3, [pc, #640]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007bf0:	4a9e      	ldr	r2, [pc, #632]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bf2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007bf6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007bfa:	4b9c      	ldr	r3, [pc, #624]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bfc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c04:	4999      	ldr	r1, [pc, #612]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c06:	4313      	orrs	r3, r2
 8007c08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d00a      	beq.n	8007c2e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007c18:	4b94      	ldr	r3, [pc, #592]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c1e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c26:	4991      	ldr	r1, [pc, #580]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d00a      	beq.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007c3a:	4b8c      	ldr	r3, [pc, #560]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c40:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c48:	4988      	ldr	r1, [pc, #544]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d00a      	beq.n	8007c72 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007c5c:	4b83      	ldr	r3, [pc, #524]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c62:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c6a:	4980      	ldr	r1, [pc, #512]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00a      	beq.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007c7e:	4b7b      	ldr	r3, [pc, #492]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c84:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c8c:	4977      	ldr	r1, [pc, #476]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d00a      	beq.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007ca0:	4b72      	ldr	r3, [pc, #456]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ca6:	f023 0203 	bic.w	r2, r3, #3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cae:	496f      	ldr	r1, [pc, #444]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d00a      	beq.n	8007cd8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007cc2:	4b6a      	ldr	r3, [pc, #424]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cc8:	f023 020c 	bic.w	r2, r3, #12
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cd0:	4966      	ldr	r1, [pc, #408]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d00a      	beq.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007ce4:	4b61      	ldr	r3, [pc, #388]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cea:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cf2:	495e      	ldr	r1, [pc, #376]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00a      	beq.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007d06:	4b59      	ldr	r3, [pc, #356]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d0c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d14:	4955      	ldr	r1, [pc, #340]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d16:	4313      	orrs	r3, r2
 8007d18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d00a      	beq.n	8007d3e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007d28:	4b50      	ldr	r3, [pc, #320]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d2e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d36:	494d      	ldr	r1, [pc, #308]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d00a      	beq.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007d4a:	4b48      	ldr	r3, [pc, #288]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d50:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d58:	4944      	ldr	r1, [pc, #272]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d00a      	beq.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007d6c:	4b3f      	ldr	r3, [pc, #252]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d72:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d7a:	493c      	ldr	r1, [pc, #240]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d00a      	beq.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007d8e:	4b37      	ldr	r3, [pc, #220]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d94:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d9c:	4933      	ldr	r1, [pc, #204]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00a      	beq.n	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007db0:	4b2e      	ldr	r3, [pc, #184]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007db6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007dbe:	492b      	ldr	r1, [pc, #172]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d011      	beq.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007dd2:	4b26      	ldr	r3, [pc, #152]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dd8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007de0:	4922      	ldr	r1, [pc, #136]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007de2:	4313      	orrs	r3, r2
 8007de4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007dec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007df0:	d101      	bne.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007df2:	2301      	movs	r3, #1
 8007df4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f003 0308 	and.w	r3, r3, #8
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d001      	beq.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007e02:	2301      	movs	r3, #1
 8007e04:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00a      	beq.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007e12:	4b16      	ldr	r3, [pc, #88]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e18:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e20:	4912      	ldr	r1, [pc, #72]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e22:	4313      	orrs	r3, r2
 8007e24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00b      	beq.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007e34:	4b0d      	ldr	r3, [pc, #52]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e3a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e44:	4909      	ldr	r1, [pc, #36]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e46:	4313      	orrs	r3, r2
 8007e48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d006      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	f000 80d9 	beq.w	8008012 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007e60:	4b02      	ldr	r3, [pc, #8]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a01      	ldr	r2, [pc, #4]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e66:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007e6a:	e001      	b.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8007e6c:	40023800 	.word	0x40023800
 8007e70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e72:	f7fc ff6f 	bl	8004d54 <HAL_GetTick>
 8007e76:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007e78:	e008      	b.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007e7a:	f7fc ff6b 	bl	8004d54 <HAL_GetTick>
 8007e7e:	4602      	mov	r2, r0
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	1ad3      	subs	r3, r2, r3
 8007e84:	2b64      	cmp	r3, #100	; 0x64
 8007e86:	d901      	bls.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e88:	2303      	movs	r3, #3
 8007e8a:	e194      	b.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007e8c:	4b6c      	ldr	r3, [pc, #432]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1f0      	bne.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f003 0301 	and.w	r3, r3, #1
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d021      	beq.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d11d      	bne.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007eac:	4b64      	ldr	r3, [pc, #400]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007eae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007eb2:	0c1b      	lsrs	r3, r3, #16
 8007eb4:	f003 0303 	and.w	r3, r3, #3
 8007eb8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007eba:	4b61      	ldr	r3, [pc, #388]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ebc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ec0:	0e1b      	lsrs	r3, r3, #24
 8007ec2:	f003 030f 	and.w	r3, r3, #15
 8007ec6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	019a      	lsls	r2, r3, #6
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	041b      	lsls	r3, r3, #16
 8007ed2:	431a      	orrs	r2, r3
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	061b      	lsls	r3, r3, #24
 8007ed8:	431a      	orrs	r2, r3
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	071b      	lsls	r3, r3, #28
 8007ee0:	4957      	ldr	r1, [pc, #348]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d004      	beq.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ef8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007efc:	d00a      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d02e      	beq.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007f12:	d129      	bne.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007f14:	4b4a      	ldr	r3, [pc, #296]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f1a:	0c1b      	lsrs	r3, r3, #16
 8007f1c:	f003 0303 	and.w	r3, r3, #3
 8007f20:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007f22:	4b47      	ldr	r3, [pc, #284]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f28:	0f1b      	lsrs	r3, r3, #28
 8007f2a:	f003 0307 	and.w	r3, r3, #7
 8007f2e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	019a      	lsls	r2, r3, #6
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	041b      	lsls	r3, r3, #16
 8007f3a:	431a      	orrs	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	061b      	lsls	r3, r3, #24
 8007f42:	431a      	orrs	r2, r3
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	071b      	lsls	r3, r3, #28
 8007f48:	493d      	ldr	r1, [pc, #244]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007f50:	4b3b      	ldr	r3, [pc, #236]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f56:	f023 021f 	bic.w	r2, r3, #31
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	4937      	ldr	r1, [pc, #220]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f62:	4313      	orrs	r3, r2
 8007f64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d01d      	beq.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007f74:	4b32      	ldr	r3, [pc, #200]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f7a:	0e1b      	lsrs	r3, r3, #24
 8007f7c:	f003 030f 	and.w	r3, r3, #15
 8007f80:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007f82:	4b2f      	ldr	r3, [pc, #188]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f88:	0f1b      	lsrs	r3, r3, #28
 8007f8a:	f003 0307 	and.w	r3, r3, #7
 8007f8e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	019a      	lsls	r2, r3, #6
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	691b      	ldr	r3, [r3, #16]
 8007f9a:	041b      	lsls	r3, r3, #16
 8007f9c:	431a      	orrs	r2, r3
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	061b      	lsls	r3, r3, #24
 8007fa2:	431a      	orrs	r2, r3
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	071b      	lsls	r3, r3, #28
 8007fa8:	4925      	ldr	r1, [pc, #148]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007faa:	4313      	orrs	r3, r2
 8007fac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d011      	beq.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	019a      	lsls	r2, r3, #6
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	041b      	lsls	r3, r3, #16
 8007fc8:	431a      	orrs	r2, r3
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	68db      	ldr	r3, [r3, #12]
 8007fce:	061b      	lsls	r3, r3, #24
 8007fd0:	431a      	orrs	r2, r3
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	071b      	lsls	r3, r3, #28
 8007fd8:	4919      	ldr	r1, [pc, #100]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007fe0:	4b17      	ldr	r3, [pc, #92]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a16      	ldr	r2, [pc, #88]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007fe6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007fea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fec:	f7fc feb2 	bl	8004d54 <HAL_GetTick>
 8007ff0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007ff2:	e008      	b.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007ff4:	f7fc feae 	bl	8004d54 <HAL_GetTick>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	2b64      	cmp	r3, #100	; 0x64
 8008000:	d901      	bls.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008002:	2303      	movs	r3, #3
 8008004:	e0d7      	b.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008006:	4b0e      	ldr	r3, [pc, #56]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800800e:	2b00      	cmp	r3, #0
 8008010:	d0f0      	beq.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008012:	69bb      	ldr	r3, [r7, #24]
 8008014:	2b01      	cmp	r3, #1
 8008016:	f040 80cd 	bne.w	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800801a:	4b09      	ldr	r3, [pc, #36]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4a08      	ldr	r2, [pc, #32]	; (8008040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008020:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008024:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008026:	f7fc fe95 	bl	8004d54 <HAL_GetTick>
 800802a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800802c:	e00a      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800802e:	f7fc fe91 	bl	8004d54 <HAL_GetTick>
 8008032:	4602      	mov	r2, r0
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	2b64      	cmp	r3, #100	; 0x64
 800803a:	d903      	bls.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800803c:	2303      	movs	r3, #3
 800803e:	e0ba      	b.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008040:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008044:	4b5e      	ldr	r3, [pc, #376]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800804c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008050:	d0ed      	beq.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800805a:	2b00      	cmp	r3, #0
 800805c:	d003      	beq.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008062:	2b00      	cmp	r3, #0
 8008064:	d009      	beq.n	800807a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800806e:	2b00      	cmp	r3, #0
 8008070:	d02e      	beq.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008076:	2b00      	cmp	r3, #0
 8008078:	d12a      	bne.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800807a:	4b51      	ldr	r3, [pc, #324]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800807c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008080:	0c1b      	lsrs	r3, r3, #16
 8008082:	f003 0303 	and.w	r3, r3, #3
 8008086:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008088:	4b4d      	ldr	r3, [pc, #308]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800808a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800808e:	0f1b      	lsrs	r3, r3, #28
 8008090:	f003 0307 	and.w	r3, r3, #7
 8008094:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	695b      	ldr	r3, [r3, #20]
 800809a:	019a      	lsls	r2, r3, #6
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	041b      	lsls	r3, r3, #16
 80080a0:	431a      	orrs	r2, r3
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	699b      	ldr	r3, [r3, #24]
 80080a6:	061b      	lsls	r3, r3, #24
 80080a8:	431a      	orrs	r2, r3
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	071b      	lsls	r3, r3, #28
 80080ae:	4944      	ldr	r1, [pc, #272]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080b0:	4313      	orrs	r3, r2
 80080b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80080b6:	4b42      	ldr	r3, [pc, #264]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80080bc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080c4:	3b01      	subs	r3, #1
 80080c6:	021b      	lsls	r3, r3, #8
 80080c8:	493d      	ldr	r1, [pc, #244]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080ca:	4313      	orrs	r3, r2
 80080cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d022      	beq.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80080e4:	d11d      	bne.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80080e6:	4b36      	ldr	r3, [pc, #216]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080ec:	0e1b      	lsrs	r3, r3, #24
 80080ee:	f003 030f 	and.w	r3, r3, #15
 80080f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80080f4:	4b32      	ldr	r3, [pc, #200]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080fa:	0f1b      	lsrs	r3, r3, #28
 80080fc:	f003 0307 	and.w	r3, r3, #7
 8008100:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	695b      	ldr	r3, [r3, #20]
 8008106:	019a      	lsls	r2, r3, #6
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6a1b      	ldr	r3, [r3, #32]
 800810c:	041b      	lsls	r3, r3, #16
 800810e:	431a      	orrs	r2, r3
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	061b      	lsls	r3, r3, #24
 8008114:	431a      	orrs	r2, r3
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	071b      	lsls	r3, r3, #28
 800811a:	4929      	ldr	r1, [pc, #164]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800811c:	4313      	orrs	r3, r2
 800811e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f003 0308 	and.w	r3, r3, #8
 800812a:	2b00      	cmp	r3, #0
 800812c:	d028      	beq.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800812e:	4b24      	ldr	r3, [pc, #144]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008130:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008134:	0e1b      	lsrs	r3, r3, #24
 8008136:	f003 030f 	and.w	r3, r3, #15
 800813a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800813c:	4b20      	ldr	r3, [pc, #128]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800813e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008142:	0c1b      	lsrs	r3, r3, #16
 8008144:	f003 0303 	and.w	r3, r3, #3
 8008148:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	695b      	ldr	r3, [r3, #20]
 800814e:	019a      	lsls	r2, r3, #6
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	041b      	lsls	r3, r3, #16
 8008154:	431a      	orrs	r2, r3
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	061b      	lsls	r3, r3, #24
 800815a:	431a      	orrs	r2, r3
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	69db      	ldr	r3, [r3, #28]
 8008160:	071b      	lsls	r3, r3, #28
 8008162:	4917      	ldr	r1, [pc, #92]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008164:	4313      	orrs	r3, r2
 8008166:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800816a:	4b15      	ldr	r3, [pc, #84]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800816c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008170:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008178:	4911      	ldr	r1, [pc, #68]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800817a:	4313      	orrs	r3, r2
 800817c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008180:	4b0f      	ldr	r3, [pc, #60]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a0e      	ldr	r2, [pc, #56]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008186:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800818a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800818c:	f7fc fde2 	bl	8004d54 <HAL_GetTick>
 8008190:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008192:	e008      	b.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008194:	f7fc fdde 	bl	8004d54 <HAL_GetTick>
 8008198:	4602      	mov	r2, r0
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	2b64      	cmp	r3, #100	; 0x64
 80081a0:	d901      	bls.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e007      	b.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80081a6:	4b06      	ldr	r3, [pc, #24]	; (80081c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80081ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80081b2:	d1ef      	bne.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3720      	adds	r7, #32
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop
 80081c0:	40023800 	.word	0x40023800

080081c4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d101      	bne.n	80081d6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80081d2:	2301      	movs	r3, #1
 80081d4:	e022      	b.n	800821c <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d105      	bne.n	80081ee <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2200      	movs	r2, #0
 80081e6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f7fb f851 	bl	8003290 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2203      	movs	r2, #3
 80081f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 f814 	bl	8008224 <HAL_SD_InitCard>
 80081fc:	4603      	mov	r3, r0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d001      	beq.n	8008206 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	e00a      	b.n	800821c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2200      	movs	r2, #0
 800820a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2200      	movs	r2, #0
 8008210:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2201      	movs	r2, #1
 8008216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800821a:	2300      	movs	r3, #0
}
 800821c:	4618      	mov	r0, r3
 800821e:	3708      	adds	r7, #8
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008224:	b5b0      	push	{r4, r5, r7, lr}
 8008226:	b08e      	sub	sp, #56	; 0x38
 8008228:	af04      	add	r7, sp, #16
 800822a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800822c:	2300      	movs	r3, #0
 800822e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8008230:	2300      	movs	r3, #0
 8008232:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8008234:	2300      	movs	r3, #0
 8008236:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8008238:	2300      	movs	r3, #0
 800823a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800823c:	2300      	movs	r3, #0
 800823e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8008240:	2376      	movs	r3, #118	; 0x76
 8008242:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681d      	ldr	r5, [r3, #0]
 8008248:	466c      	mov	r4, sp
 800824a:	f107 0314 	add.w	r3, r7, #20
 800824e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008252:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008256:	f107 0308 	add.w	r3, r7, #8
 800825a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800825c:	4628      	mov	r0, r5
 800825e:	f002 fbb5 	bl	800a9cc <SDMMC_Init>
 8008262:	4603      	mov	r3, r0
 8008264:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8008268:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800826c:	2b00      	cmp	r3, #0
 800826e:	d001      	beq.n	8008274 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008270:	2301      	movs	r3, #1
 8008272:	e059      	b.n	8008328 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	685a      	ldr	r2, [r3, #4]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008282:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4618      	mov	r0, r3
 800828a:	f002 fbe9 	bl	800aa60 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	685a      	ldr	r2, [r3, #4]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800829c:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800829e:	2002      	movs	r0, #2
 80082a0:	f7fc fd64 	bl	8004d6c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f000 ff59 	bl	800915c <SD_PowerON>
 80082aa:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082ac:	6a3b      	ldr	r3, [r7, #32]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00b      	beq.n	80082ca <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2201      	movs	r2, #1
 80082b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082be:	6a3b      	ldr	r3, [r7, #32]
 80082c0:	431a      	orrs	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	e02e      	b.n	8008328 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f000 fe78 	bl	8008fc0 <SD_InitCard>
 80082d0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082d2:	6a3b      	ldr	r3, [r7, #32]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d00b      	beq.n	80082f0 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082e4:	6a3b      	ldr	r3, [r7, #32]
 80082e6:	431a      	orrs	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80082ec:	2301      	movs	r3, #1
 80082ee:	e01b      	b.n	8008328 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80082f8:	4618      	mov	r0, r3
 80082fa:	f002 fc43 	bl	800ab84 <SDMMC_CmdBlockLength>
 80082fe:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008300:	6a3b      	ldr	r3, [r7, #32]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d00f      	beq.n	8008326 <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a09      	ldr	r2, [pc, #36]	; (8008330 <HAL_SD_InitCard+0x10c>)
 800830c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008312:	6a3b      	ldr	r3, [r7, #32]
 8008314:	431a      	orrs	r2, r3
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2201      	movs	r2, #1
 800831e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008322:	2301      	movs	r3, #1
 8008324:	e000      	b.n	8008328 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 8008326:	2300      	movs	r3, #0
}
 8008328:	4618      	mov	r0, r3
 800832a:	3728      	adds	r7, #40	; 0x28
 800832c:	46bd      	mov	sp, r7
 800832e:	bdb0      	pop	{r4, r5, r7, pc}
 8008330:	004005ff 	.word	0x004005ff

08008334 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b08c      	sub	sp, #48	; 0x30
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	607a      	str	r2, [r7, #4]
 8008340:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d107      	bne.n	800835c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008350:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008358:	2301      	movs	r3, #1
 800835a:	e0c3      	b.n	80084e4 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008362:	b2db      	uxtb	r3, r3
 8008364:	2b01      	cmp	r3, #1
 8008366:	f040 80bc 	bne.w	80084e2 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2200      	movs	r2, #0
 800836e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008370:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	441a      	add	r2, r3
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800837a:	429a      	cmp	r2, r3
 800837c:	d907      	bls.n	800838e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008382:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800838a:	2301      	movs	r3, #1
 800838c:	e0aa      	b.n	80084e4 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2203      	movs	r2, #3
 8008392:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	2200      	movs	r2, #0
 800839c:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 80083ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083b2:	4a4e      	ldr	r2, [pc, #312]	; (80084ec <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80083b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083ba:	4a4d      	ldr	r2, [pc, #308]	; (80084f0 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80083bc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083c2:	2200      	movs	r2, #0
 80083c4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083ca:	2200      	movs	r2, #0
 80083cc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083de:	689a      	ldr	r2, [r3, #8]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	430a      	orrs	r2, r1
 80083e8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	3380      	adds	r3, #128	; 0x80
 80083f4:	4619      	mov	r1, r3
 80083f6:	68ba      	ldr	r2, [r7, #8]
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	025b      	lsls	r3, r3, #9
 80083fc:	089b      	lsrs	r3, r3, #2
 80083fe:	f7fe f8eb 	bl	80065d8 <HAL_DMA_Start_IT>
 8008402:	4603      	mov	r3, r0
 8008404:	2b00      	cmp	r3, #0
 8008406:	d017      	beq.n	8008438 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8008416:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a35      	ldr	r2, [pc, #212]	; (80084f4 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800841e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008424:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2201      	movs	r2, #1
 8008430:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8008434:	2301      	movs	r3, #1
 8008436:	e055      	b.n	80084e4 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f042 0208 	orr.w	r2, r2, #8
 8008446:	62da      	str	r2, [r3, #44]	; 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800844c:	2b01      	cmp	r3, #1
 800844e:	d002      	beq.n	8008456 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8008450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008452:	025b      	lsls	r3, r3, #9
 8008454:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008456:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800845a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	025b      	lsls	r3, r3, #9
 8008460:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8008462:	2390      	movs	r3, #144	; 0x90
 8008464:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008466:	2302      	movs	r3, #2
 8008468:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800846a:	2300      	movs	r3, #0
 800846c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800846e:	2301      	movs	r3, #1
 8008470:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f107 0210 	add.w	r2, r7, #16
 800847a:	4611      	mov	r1, r2
 800847c:	4618      	mov	r0, r3
 800847e:	f002 fb55 	bl	800ab2c <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	2b01      	cmp	r3, #1
 8008486:	d90a      	bls.n	800849e <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2282      	movs	r2, #130	; 0x82
 800848c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008494:	4618      	mov	r0, r3
 8008496:	f002 fbb9 	bl	800ac0c <SDMMC_CmdReadMultiBlock>
 800849a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800849c:	e009      	b.n	80084b2 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2281      	movs	r2, #129	; 0x81
 80084a2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80084aa:	4618      	mov	r0, r3
 80084ac:	f002 fb8c 	bl	800abc8 <SDMMC_CmdReadSingleBlock>
 80084b0:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80084b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d012      	beq.n	80084de <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a0d      	ldr	r2, [pc, #52]	; (80084f4 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80084be:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084c6:	431a      	orrs	r2, r3
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2201      	movs	r2, #1
 80084d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2200      	movs	r2, #0
 80084d8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80084da:	2301      	movs	r3, #1
 80084dc:	e002      	b.n	80084e4 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 80084de:	2300      	movs	r3, #0
 80084e0:	e000      	b.n	80084e4 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 80084e2:	2302      	movs	r3, #2
  }
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3730      	adds	r7, #48	; 0x30
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}
 80084ec:	08008dcf 	.word	0x08008dcf
 80084f0:	08008e41 	.word	0x08008e41
 80084f4:	004005ff 	.word	0x004005ff

080084f8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b08c      	sub	sp, #48	; 0x30
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	60f8      	str	r0, [r7, #12]
 8008500:	60b9      	str	r1, [r7, #8]
 8008502:	607a      	str	r2, [r7, #4]
 8008504:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d107      	bne.n	8008520 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008514:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800851c:	2301      	movs	r3, #1
 800851e:	e0c6      	b.n	80086ae <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008526:	b2db      	uxtb	r3, r3
 8008528:	2b01      	cmp	r3, #1
 800852a:	f040 80bf 	bne.w	80086ac <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	2200      	movs	r2, #0
 8008532:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008534:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	441a      	add	r2, r3
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800853e:	429a      	cmp	r2, r3
 8008540:	d907      	bls.n	8008552 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008546:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e0ad      	b.n	80086ae <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2203      	movs	r2, #3
 8008556:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	2200      	movs	r2, #0
 8008560:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f042 021a 	orr.w	r2, r2, #26
 8008570:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008576:	4a50      	ldr	r2, [pc, #320]	; (80086b8 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8008578:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800857e:	4a4f      	ldr	r2, [pc, #316]	; (80086bc <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8008580:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008586:	2200      	movs	r2, #0
 8008588:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800858e:	2b01      	cmp	r3, #1
 8008590:	d002      	beq.n	8008598 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8008592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008594:	025b      	lsls	r3, r3, #9
 8008596:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	2b01      	cmp	r3, #1
 800859c:	d90a      	bls.n	80085b4 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	22a0      	movs	r2, #160	; 0xa0
 80085a2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80085aa:	4618      	mov	r0, r3
 80085ac:	f002 fb72 	bl	800ac94 <SDMMC_CmdWriteMultiBlock>
 80085b0:	62f8      	str	r0, [r7, #44]	; 0x2c
 80085b2:	e009      	b.n	80085c8 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2290      	movs	r2, #144	; 0x90
 80085b8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80085c0:	4618      	mov	r0, r3
 80085c2:	f002 fb45 	bl	800ac50 <SDMMC_CmdWriteSingleBlock>
 80085c6:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80085c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d012      	beq.n	80085f4 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a3b      	ldr	r2, [pc, #236]	; (80086c0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80085d4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80085da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085dc:	431a      	orrs	r2, r3
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2201      	movs	r2, #1
 80085e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80085f0:	2301      	movs	r3, #1
 80085f2:	e05c      	b.n	80086ae <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f042 0208 	orr.w	r2, r2, #8
 8008602:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008608:	2240      	movs	r2, #64	; 0x40
 800860a:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800861c:	689a      	ldr	r2, [r3, #8]
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	430a      	orrs	r2, r1
 8008626:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800862c:	68b9      	ldr	r1, [r7, #8]
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	3380      	adds	r3, #128	; 0x80
 8008634:	461a      	mov	r2, r3
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	025b      	lsls	r3, r3, #9
 800863a:	089b      	lsrs	r3, r3, #2
 800863c:	f7fd ffcc 	bl	80065d8 <HAL_DMA_Start_IT>
 8008640:	4603      	mov	r3, r0
 8008642:	2b00      	cmp	r3, #0
 8008644:	d01a      	beq.n	800867c <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f022 021a 	bic.w	r2, r2, #26
 8008654:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a19      	ldr	r2, [pc, #100]	; (80086c0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800865c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008662:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2201      	movs	r2, #1
 800866e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2200      	movs	r2, #0
 8008676:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	e018      	b.n	80086ae <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800867c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008680:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	025b      	lsls	r3, r3, #9
 8008686:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8008688:	2390      	movs	r3, #144	; 0x90
 800868a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800868c:	2300      	movs	r3, #0
 800868e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008690:	2300      	movs	r3, #0
 8008692:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8008694:	2301      	movs	r3, #1
 8008696:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f107 0210 	add.w	r2, r7, #16
 80086a0:	4611      	mov	r1, r2
 80086a2:	4618      	mov	r0, r3
 80086a4:	f002 fa42 	bl	800ab2c <SDMMC_ConfigData>

      return HAL_OK;
 80086a8:	2300      	movs	r3, #0
 80086aa:	e000      	b.n	80086ae <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 80086ac:	2302      	movs	r3, #2
  }
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	3730      	adds	r7, #48	; 0x30
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}
 80086b6:	bf00      	nop
 80086b8:	08008da5 	.word	0x08008da5
 80086bc:	08008e41 	.word	0x08008e41
 80086c0:	004005ff 	.word	0x004005ff

080086c4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086d0:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d008      	beq.n	80086f2 <HAL_SD_IRQHandler+0x2e>
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f003 0308 	and.w	r3, r3, #8
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d003      	beq.n	80086f2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	f000 fdec 	bl	80092c8 <SD_Read_IT>
 80086f0:	e15a      	b.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f000 808d 	beq.w	800881c <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f44f 7280 	mov.w	r2, #256	; 0x100
 800870a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	4b9a      	ldr	r3, [pc, #616]	; (8008980 <HAL_SD_IRQHandler+0x2bc>)
 8008718:	400b      	ands	r3, r1
 800871a:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f022 0201 	bic.w	r2, r2, #1
 800872a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	f003 0308 	and.w	r3, r3, #8
 8008732:	2b00      	cmp	r3, #0
 8008734:	d039      	beq.n	80087aa <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f003 0302 	and.w	r3, r3, #2
 800873c:	2b00      	cmp	r3, #0
 800873e:	d104      	bne.n	800874a <HAL_SD_IRQHandler+0x86>
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f003 0320 	and.w	r3, r3, #32
 8008746:	2b00      	cmp	r3, #0
 8008748:	d011      	beq.n	800876e <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4618      	mov	r0, r3
 8008750:	f002 fac2 	bl	800acd8 <SDMMC_CmdStopTransfer>
 8008754:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d008      	beq.n	800876e <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	431a      	orrs	r2, r3
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f000 f921 	bl	80089b0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f240 523a 	movw	r2, #1338	; 0x53a
 8008776:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2200      	movs	r2, #0
 8008784:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f003 0301 	and.w	r3, r3, #1
 800878c:	2b00      	cmp	r3, #0
 800878e:	d104      	bne.n	800879a <HAL_SD_IRQHandler+0xd6>
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f003 0302 	and.w	r3, r3, #2
 8008796:	2b00      	cmp	r3, #0
 8008798:	d003      	beq.n	80087a2 <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f002 fed8 	bl	800b550 <HAL_SD_RxCpltCallback>
 80087a0:	e102      	b.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f002 feca 	bl	800b53c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80087a8:	e0fe      	b.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	f000 80f9 	beq.w	80089a8 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	f003 0320 	and.w	r3, r3, #32
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d011      	beq.n	80087e4 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4618      	mov	r0, r3
 80087c6:	f002 fa87 	bl	800acd8 <SDMMC_CmdStopTransfer>
 80087ca:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d008      	beq.n	80087e4 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	431a      	orrs	r2, r3
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f000 f8e6 	bl	80089b0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f003 0301 	and.w	r3, r3, #1
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	f040 80dc 	bne.w	80089a8 <HAL_SD_IRQHandler+0x2e4>
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f003 0302 	and.w	r3, r3, #2
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	f040 80d6 	bne.w	80089a8 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f022 0208 	bic.w	r2, r2, #8
 800880a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f002 fe91 	bl	800b53c <HAL_SD_TxCpltCallback>
}
 800881a:	e0c5      	b.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008822:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008826:	2b00      	cmp	r3, #0
 8008828:	d008      	beq.n	800883c <HAL_SD_IRQHandler+0x178>
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	f003 0308 	and.w	r3, r3, #8
 8008830:	2b00      	cmp	r3, #0
 8008832:	d003      	beq.n	800883c <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f000 fd98 	bl	800936a <SD_Write_IT>
 800883a:	e0b5      	b.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008842:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8008846:	2b00      	cmp	r3, #0
 8008848:	f000 80ae 	beq.w	80089a8 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008852:	f003 0302 	and.w	r3, r3, #2
 8008856:	2b00      	cmp	r3, #0
 8008858:	d005      	beq.n	8008866 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800885e:	f043 0202 	orr.w	r2, r3, #2
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800886c:	f003 0308 	and.w	r3, r3, #8
 8008870:	2b00      	cmp	r3, #0
 8008872:	d005      	beq.n	8008880 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008878:	f043 0208 	orr.w	r2, r3, #8
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008886:	f003 0320 	and.w	r3, r3, #32
 800888a:	2b00      	cmp	r3, #0
 800888c:	d005      	beq.n	800889a <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008892:	f043 0220 	orr.w	r2, r3, #32
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088a0:	f003 0310 	and.w	r3, r3, #16
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d005      	beq.n	80088b4 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ac:	f043 0210 	orr.w	r2, r3, #16
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f240 523a 	movw	r2, #1338	; 0x53a
 80088bc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80088cc:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4618      	mov	r0, r3
 80088d4:	f002 fa00 	bl	800acd8 <SDMMC_CmdStopTransfer>
 80088d8:	4602      	mov	r2, r0
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088de:	431a      	orrs	r2, r3
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f003 0308 	and.w	r3, r3, #8
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d00a      	beq.n	8008904 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2201      	movs	r2, #1
 80088f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2200      	movs	r2, #0
 80088fa:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 f857 	bl	80089b0 <HAL_SD_ErrorCallback>
}
 8008902:	e051      	b.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800890a:	2b00      	cmp	r3, #0
 800890c:	d04c      	beq.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	f003 0310 	and.w	r3, r3, #16
 8008914:	2b00      	cmp	r3, #0
 8008916:	d104      	bne.n	8008922 <HAL_SD_IRQHandler+0x25e>
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f003 0320 	and.w	r3, r3, #32
 800891e:	2b00      	cmp	r3, #0
 8008920:	d011      	beq.n	8008946 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008926:	4a17      	ldr	r2, [pc, #92]	; (8008984 <HAL_SD_IRQHandler+0x2c0>)
 8008928:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800892e:	4618      	mov	r0, r3
 8008930:	f7fd feb2 	bl	8006698 <HAL_DMA_Abort_IT>
 8008934:	4603      	mov	r3, r0
 8008936:	2b00      	cmp	r3, #0
 8008938:	d036      	beq.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800893e:	4618      	mov	r0, r3
 8008940:	f000 fad0 	bl	8008ee4 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008944:	e030      	b.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	f003 0301 	and.w	r3, r3, #1
 800894c:	2b00      	cmp	r3, #0
 800894e:	d104      	bne.n	800895a <HAL_SD_IRQHandler+0x296>
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f003 0302 	and.w	r3, r3, #2
 8008956:	2b00      	cmp	r3, #0
 8008958:	d018      	beq.n	800898c <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895e:	4a0a      	ldr	r2, [pc, #40]	; (8008988 <HAL_SD_IRQHandler+0x2c4>)
 8008960:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008966:	4618      	mov	r0, r3
 8008968:	f7fd fe96 	bl	8006698 <HAL_DMA_Abort_IT>
 800896c:	4603      	mov	r3, r0
 800896e:	2b00      	cmp	r3, #0
 8008970:	d01a      	beq.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008976:	4618      	mov	r0, r3
 8008978:	f000 faeb 	bl	8008f52 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800897c:	e014      	b.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
 800897e:	bf00      	nop
 8008980:	ffff3ec5 	.word	0xffff3ec5
 8008984:	08008ee5 	.word	0x08008ee5
 8008988:	08008f53 	.word	0x08008f53
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2200      	movs	r2, #0
 8008990:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2201      	movs	r2, #1
 8008996:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2200      	movs	r2, #0
 800899e:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f002 fdc1 	bl	800b528 <HAL_SD_AbortCallback>
}
 80089a6:	e7ff      	b.n	80089a8 <HAL_SD_IRQHandler+0x2e4>
 80089a8:	bf00      	nop
 80089aa:	3710      	adds	r7, #16
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b083      	sub	sp, #12
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80089b8:	bf00      	nop
 80089ba:	370c      	adds	r7, #12
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr

080089c4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b083      	sub	sp, #12
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089d2:	0f9b      	lsrs	r3, r3, #30
 80089d4:	b2da      	uxtb	r2, r3
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089de:	0e9b      	lsrs	r3, r3, #26
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	f003 030f 	and.w	r3, r3, #15
 80089e6:	b2da      	uxtb	r2, r3
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089f0:	0e1b      	lsrs	r3, r3, #24
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	f003 0303 	and.w	r3, r3, #3
 80089f8:	b2da      	uxtb	r2, r3
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a02:	0c1b      	lsrs	r3, r3, #16
 8008a04:	b2da      	uxtb	r2, r3
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a0e:	0a1b      	lsrs	r3, r3, #8
 8008a10:	b2da      	uxtb	r2, r3
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a1a:	b2da      	uxtb	r2, r3
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a24:	0d1b      	lsrs	r3, r3, #20
 8008a26:	b29a      	uxth	r2, r3
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a30:	0c1b      	lsrs	r3, r3, #16
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	f003 030f 	and.w	r3, r3, #15
 8008a38:	b2da      	uxtb	r2, r3
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a42:	0bdb      	lsrs	r3, r3, #15
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	f003 0301 	and.w	r3, r3, #1
 8008a4a:	b2da      	uxtb	r2, r3
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a54:	0b9b      	lsrs	r3, r3, #14
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	f003 0301 	and.w	r3, r3, #1
 8008a5c:	b2da      	uxtb	r2, r3
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a66:	0b5b      	lsrs	r3, r3, #13
 8008a68:	b2db      	uxtb	r3, r3
 8008a6a:	f003 0301 	and.w	r3, r3, #1
 8008a6e:	b2da      	uxtb	r2, r3
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a78:	0b1b      	lsrs	r3, r3, #12
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	f003 0301 	and.w	r3, r3, #1
 8008a80:	b2da      	uxtb	r2, r3
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d163      	bne.n	8008b5c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a98:	009a      	lsls	r2, r3, #2
 8008a9a:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008aa4:	0f92      	lsrs	r2, r2, #30
 8008aa6:	431a      	orrs	r2, r3
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ab0:	0edb      	lsrs	r3, r3, #27
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	f003 0307 	and.w	r3, r3, #7
 8008ab8:	b2da      	uxtb	r2, r3
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ac2:	0e1b      	lsrs	r3, r3, #24
 8008ac4:	b2db      	uxtb	r3, r3
 8008ac6:	f003 0307 	and.w	r3, r3, #7
 8008aca:	b2da      	uxtb	r2, r3
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ad4:	0d5b      	lsrs	r3, r3, #21
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	f003 0307 	and.w	r3, r3, #7
 8008adc:	b2da      	uxtb	r2, r3
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ae6:	0c9b      	lsrs	r3, r3, #18
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	f003 0307 	and.w	r3, r3, #7
 8008aee:	b2da      	uxtb	r2, r3
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008af8:	0bdb      	lsrs	r3, r3, #15
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	f003 0307 	and.w	r3, r3, #7
 8008b00:	b2da      	uxtb	r2, r3
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	691b      	ldr	r3, [r3, #16]
 8008b0a:	1c5a      	adds	r2, r3, #1
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	7e1b      	ldrb	r3, [r3, #24]
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	f003 0307 	and.w	r3, r3, #7
 8008b1a:	3302      	adds	r3, #2
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008b26:	fb03 f202 	mul.w	r2, r3, r2
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	7a1b      	ldrb	r3, [r3, #8]
 8008b32:	b2db      	uxtb	r3, r3
 8008b34:	f003 030f 	and.w	r3, r3, #15
 8008b38:	2201      	movs	r2, #1
 8008b3a:	409a      	lsls	r2, r3
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b44:	687a      	ldr	r2, [r7, #4]
 8008b46:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008b48:	0a52      	lsrs	r2, r2, #9
 8008b4a:	fb03 f202 	mul.w	r2, r3, r2
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b58:	661a      	str	r2, [r3, #96]	; 0x60
 8008b5a:	e031      	b.n	8008bc0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b60:	2b01      	cmp	r3, #1
 8008b62:	d11d      	bne.n	8008ba0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008b68:	041b      	lsls	r3, r3, #16
 8008b6a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b72:	0c1b      	lsrs	r3, r3, #16
 8008b74:	431a      	orrs	r2, r3
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	691b      	ldr	r3, [r3, #16]
 8008b7e:	3301      	adds	r3, #1
 8008b80:	029a      	lsls	r2, r3, #10
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b94:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	661a      	str	r2, [r3, #96]	; 0x60
 8008b9e:	e00f      	b.n	8008bc0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a58      	ldr	r2, [pc, #352]	; (8008d08 <HAL_SD_GetCardCSD+0x344>)
 8008ba6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bac:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	e09d      	b.n	8008cfc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bc4:	0b9b      	lsrs	r3, r3, #14
 8008bc6:	b2db      	uxtb	r3, r3
 8008bc8:	f003 0301 	and.w	r3, r3, #1
 8008bcc:	b2da      	uxtb	r2, r3
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bd6:	09db      	lsrs	r3, r3, #7
 8008bd8:	b2db      	uxtb	r3, r3
 8008bda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008bde:	b2da      	uxtb	r2, r3
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008bee:	b2da      	uxtb	r2, r3
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bf8:	0fdb      	lsrs	r3, r3, #31
 8008bfa:	b2da      	uxtb	r2, r3
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c04:	0f5b      	lsrs	r3, r3, #29
 8008c06:	b2db      	uxtb	r3, r3
 8008c08:	f003 0303 	and.w	r3, r3, #3
 8008c0c:	b2da      	uxtb	r2, r3
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c16:	0e9b      	lsrs	r3, r3, #26
 8008c18:	b2db      	uxtb	r3, r3
 8008c1a:	f003 0307 	and.w	r3, r3, #7
 8008c1e:	b2da      	uxtb	r2, r3
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c28:	0d9b      	lsrs	r3, r3, #22
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	f003 030f 	and.w	r3, r3, #15
 8008c30:	b2da      	uxtb	r2, r3
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c3a:	0d5b      	lsrs	r3, r3, #21
 8008c3c:	b2db      	uxtb	r3, r3
 8008c3e:	f003 0301 	and.w	r3, r3, #1
 8008c42:	b2da      	uxtb	r2, r3
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c56:	0c1b      	lsrs	r3, r3, #16
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	f003 0301 	and.w	r3, r3, #1
 8008c5e:	b2da      	uxtb	r2, r3
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c6a:	0bdb      	lsrs	r3, r3, #15
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	f003 0301 	and.w	r3, r3, #1
 8008c72:	b2da      	uxtb	r2, r3
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c7e:	0b9b      	lsrs	r3, r3, #14
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	f003 0301 	and.w	r3, r3, #1
 8008c86:	b2da      	uxtb	r2, r3
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c92:	0b5b      	lsrs	r3, r3, #13
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	f003 0301 	and.w	r3, r3, #1
 8008c9a:	b2da      	uxtb	r2, r3
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ca6:	0b1b      	lsrs	r3, r3, #12
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	f003 0301 	and.w	r3, r3, #1
 8008cae:	b2da      	uxtb	r2, r3
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cba:	0a9b      	lsrs	r3, r3, #10
 8008cbc:	b2db      	uxtb	r3, r3
 8008cbe:	f003 0303 	and.w	r3, r3, #3
 8008cc2:	b2da      	uxtb	r2, r3
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cce:	0a1b      	lsrs	r3, r3, #8
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	f003 0303 	and.w	r3, r3, #3
 8008cd6:	b2da      	uxtb	r2, r3
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ce2:	085b      	lsrs	r3, r3, #1
 8008ce4:	b2db      	uxtb	r3, r3
 8008ce6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cea:	b2da      	uxtb	r2, r3
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	2201      	movs	r2, #1
 8008cf6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8008cfa:	2300      	movs	r3, #0
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	370c      	adds	r7, #12
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr
 8008d08:	004005ff 	.word	0x004005ff

08008d0c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008d56:	2300      	movs	r3, #0
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	370c      	adds	r7, #12
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d62:	4770      	bx	lr

08008d64 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b086      	sub	sp, #24
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008d70:	f107 030c 	add.w	r3, r7, #12
 8008d74:	4619      	mov	r1, r3
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 fa7e 	bl	8009278 <SD_SendStatus>
 8008d7c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d005      	beq.n	8008d90 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	431a      	orrs	r2, r3
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	0a5b      	lsrs	r3, r3, #9
 8008d94:	f003 030f 	and.w	r3, r3, #15
 8008d98:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008d9a:	693b      	ldr	r3, [r7, #16]
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	3718      	adds	r7, #24
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008db0:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008dc0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8008dc2:	bf00      	nop
 8008dc4:	3714      	adds	r7, #20
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dcc:	4770      	bx	lr

08008dce <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008dce:	b580      	push	{r7, lr}
 8008dd0:	b084      	sub	sp, #16
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dda:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008de0:	2b82      	cmp	r3, #130	; 0x82
 8008de2:	d111      	bne.n	8008e08 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4618      	mov	r0, r3
 8008dea:	f001 ff75 	bl	800acd8 <SDMMC_CmdStopTransfer>
 8008dee:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d008      	beq.n	8008e08 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	431a      	orrs	r2, r3
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8008e02:	68f8      	ldr	r0, [r7, #12]
 8008e04:	f7ff fdd4 	bl	80089b0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f022 0208 	bic.w	r2, r2, #8
 8008e16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f240 523a 	movw	r2, #1338	; 0x53a
 8008e20:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2201      	movs	r2, #1
 8008e26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8008e30:	68f8      	ldr	r0, [r7, #12]
 8008e32:	f002 fb8d 	bl	800b550 <HAL_SD_RxCpltCallback>
#endif
}
 8008e36:	bf00      	nop
 8008e38:	3710      	adds	r7, #16
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
	...

08008e40 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b086      	sub	sp, #24
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e4c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f7fd fdce 	bl	80069f0 <HAL_DMA_GetError>
 8008e54:	4603      	mov	r3, r0
 8008e56:	2b02      	cmp	r3, #2
 8008e58:	d03e      	beq.n	8008ed8 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e60:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e68:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d002      	beq.n	8008e76 <SD_DMAError+0x36>
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d12d      	bne.n	8008ed2 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a19      	ldr	r2, [pc, #100]	; (8008ee0 <SD_DMAError+0xa0>)
 8008e7c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8008e8c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e92:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8008e9a:	6978      	ldr	r0, [r7, #20]
 8008e9c:	f7ff ff62 	bl	8008d64 <HAL_SD_GetCardState>
 8008ea0:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	2b06      	cmp	r3, #6
 8008ea6:	d002      	beq.n	8008eae <SD_DMAError+0x6e>
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	2b05      	cmp	r3, #5
 8008eac:	d10a      	bne.n	8008ec4 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f001 ff10 	bl	800acd8 <SDMMC_CmdStopTransfer>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	697b      	ldr	r3, [r7, #20]
 8008ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ebe:	431a      	orrs	r2, r3
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8008ed2:	6978      	ldr	r0, [r7, #20]
 8008ed4:	f7ff fd6c 	bl	80089b0 <HAL_SD_ErrorCallback>
#endif
  }
}
 8008ed8:	bf00      	nop
 8008eda:	3718      	adds	r7, #24
 8008edc:	46bd      	mov	sp, r7
 8008ede:	bd80      	pop	{r7, pc}
 8008ee0:	004005ff 	.word	0x004005ff

08008ee4 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b084      	sub	sp, #16
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ef0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f240 523a 	movw	r2, #1338	; 0x53a
 8008efa:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008efc:	68f8      	ldr	r0, [r7, #12]
 8008efe:	f7ff ff31 	bl	8008d64 <HAL_SD_GetCardState>
 8008f02:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	2201      	movs	r2, #1
 8008f08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	2b06      	cmp	r3, #6
 8008f16:	d002      	beq.n	8008f1e <SD_DMATxAbort+0x3a>
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	2b05      	cmp	r3, #5
 8008f1c:	d10a      	bne.n	8008f34 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4618      	mov	r0, r3
 8008f24:	f001 fed8 	bl	800acd8 <SDMMC_CmdStopTransfer>
 8008f28:	4602      	mov	r2, r0
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f2e:	431a      	orrs	r2, r3
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d103      	bne.n	8008f44 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008f3c:	68f8      	ldr	r0, [r7, #12]
 8008f3e:	f002 faf3 	bl	800b528 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008f42:	e002      	b.n	8008f4a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008f44:	68f8      	ldr	r0, [r7, #12]
 8008f46:	f7ff fd33 	bl	80089b0 <HAL_SD_ErrorCallback>
}
 8008f4a:	bf00      	nop
 8008f4c:	3710      	adds	r7, #16
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}

08008f52 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8008f52:	b580      	push	{r7, lr}
 8008f54:	b084      	sub	sp, #16
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f5e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f240 523a 	movw	r2, #1338	; 0x53a
 8008f68:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008f6a:	68f8      	ldr	r0, [r7, #12]
 8008f6c:	f7ff fefa 	bl	8008d64 <HAL_SD_GetCardState>
 8008f70:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2201      	movs	r2, #1
 8008f76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	2b06      	cmp	r3, #6
 8008f84:	d002      	beq.n	8008f8c <SD_DMARxAbort+0x3a>
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	2b05      	cmp	r3, #5
 8008f8a:	d10a      	bne.n	8008fa2 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4618      	mov	r0, r3
 8008f92:	f001 fea1 	bl	800acd8 <SDMMC_CmdStopTransfer>
 8008f96:	4602      	mov	r2, r0
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f9c:	431a      	orrs	r2, r3
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d103      	bne.n	8008fb2 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f002 fabc 	bl	800b528 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008fb0:	e002      	b.n	8008fb8 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008fb2:	68f8      	ldr	r0, [r7, #12]
 8008fb4:	f7ff fcfc 	bl	80089b0 <HAL_SD_ErrorCallback>
}
 8008fb8:	bf00      	nop
 8008fba:	3710      	adds	r7, #16
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008fc0:	b5b0      	push	{r4, r5, r7, lr}
 8008fc2:	b094      	sub	sp, #80	; 0x50
 8008fc4:	af04      	add	r7, sp, #16
 8008fc6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008fc8:	2301      	movs	r3, #1
 8008fca:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f001 fd53 	bl	800aa7c <SDMMC_GetPowerState>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d102      	bne.n	8008fe2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008fdc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008fe0:	e0b8      	b.n	8009154 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fe6:	2b03      	cmp	r3, #3
 8008fe8:	d02f      	beq.n	800904a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f001 ff3a 	bl	800ae68 <SDMMC_CmdSendCID>
 8008ff4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008ff6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d001      	beq.n	8009000 <SD_InitCard+0x40>
    {
      return errorstate;
 8008ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ffe:	e0a9      	b.n	8009154 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	2100      	movs	r1, #0
 8009006:	4618      	mov	r0, r3
 8009008:	f001 fd7d 	bl	800ab06 <SDMMC_GetResponse>
 800900c:	4602      	mov	r2, r0
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	2104      	movs	r1, #4
 8009018:	4618      	mov	r0, r3
 800901a:	f001 fd74 	bl	800ab06 <SDMMC_GetResponse>
 800901e:	4602      	mov	r2, r0
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	2108      	movs	r1, #8
 800902a:	4618      	mov	r0, r3
 800902c:	f001 fd6b 	bl	800ab06 <SDMMC_GetResponse>
 8009030:	4602      	mov	r2, r0
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	210c      	movs	r1, #12
 800903c:	4618      	mov	r0, r3
 800903e:	f001 fd62 	bl	800ab06 <SDMMC_GetResponse>
 8009042:	4602      	mov	r2, r0
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800904e:	2b03      	cmp	r3, #3
 8009050:	d00d      	beq.n	800906e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f107 020e 	add.w	r2, r7, #14
 800905a:	4611      	mov	r1, r2
 800905c:	4618      	mov	r0, r3
 800905e:	f001 ff40 	bl	800aee2 <SDMMC_CmdSetRelAdd>
 8009062:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009066:	2b00      	cmp	r3, #0
 8009068:	d001      	beq.n	800906e <SD_InitCard+0xae>
    {
      return errorstate;
 800906a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800906c:	e072      	b.n	8009154 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009072:	2b03      	cmp	r3, #3
 8009074:	d036      	beq.n	80090e4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009076:	89fb      	ldrh	r3, [r7, #14]
 8009078:	461a      	mov	r2, r3
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681a      	ldr	r2, [r3, #0]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009086:	041b      	lsls	r3, r3, #16
 8009088:	4619      	mov	r1, r3
 800908a:	4610      	mov	r0, r2
 800908c:	f001 ff0a 	bl	800aea4 <SDMMC_CmdSendCSD>
 8009090:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009092:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009094:	2b00      	cmp	r3, #0
 8009096:	d001      	beq.n	800909c <SD_InitCard+0xdc>
    {
      return errorstate;
 8009098:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800909a:	e05b      	b.n	8009154 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2100      	movs	r1, #0
 80090a2:	4618      	mov	r0, r3
 80090a4:	f001 fd2f 	bl	800ab06 <SDMMC_GetResponse>
 80090a8:	4602      	mov	r2, r0
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	2104      	movs	r1, #4
 80090b4:	4618      	mov	r0, r3
 80090b6:	f001 fd26 	bl	800ab06 <SDMMC_GetResponse>
 80090ba:	4602      	mov	r2, r0
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2108      	movs	r1, #8
 80090c6:	4618      	mov	r0, r3
 80090c8:	f001 fd1d 	bl	800ab06 <SDMMC_GetResponse>
 80090cc:	4602      	mov	r2, r0
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	210c      	movs	r1, #12
 80090d8:	4618      	mov	r0, r3
 80090da:	f001 fd14 	bl	800ab06 <SDMMC_GetResponse>
 80090de:	4602      	mov	r2, r0
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	2104      	movs	r1, #4
 80090ea:	4618      	mov	r0, r3
 80090ec:	f001 fd0b 	bl	800ab06 <SDMMC_GetResponse>
 80090f0:	4603      	mov	r3, r0
 80090f2:	0d1a      	lsrs	r2, r3, #20
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80090f8:	f107 0310 	add.w	r3, r7, #16
 80090fc:	4619      	mov	r1, r3
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f7ff fc60 	bl	80089c4 <HAL_SD_GetCardCSD>
 8009104:	4603      	mov	r3, r0
 8009106:	2b00      	cmp	r3, #0
 8009108:	d002      	beq.n	8009110 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800910a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800910e:	e021      	b.n	8009154 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6819      	ldr	r1, [r3, #0]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009118:	041b      	lsls	r3, r3, #16
 800911a:	2200      	movs	r2, #0
 800911c:	461c      	mov	r4, r3
 800911e:	4615      	mov	r5, r2
 8009120:	4622      	mov	r2, r4
 8009122:	462b      	mov	r3, r5
 8009124:	4608      	mov	r0, r1
 8009126:	f001 fdf9 	bl	800ad1c <SDMMC_CmdSelDesel>
 800912a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800912c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800912e:	2b00      	cmp	r3, #0
 8009130:	d001      	beq.n	8009136 <SD_InitCard+0x176>
  {
    return errorstate;
 8009132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009134:	e00e      	b.n	8009154 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681d      	ldr	r5, [r3, #0]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	466c      	mov	r4, sp
 800913e:	f103 0210 	add.w	r2, r3, #16
 8009142:	ca07      	ldmia	r2, {r0, r1, r2}
 8009144:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009148:	3304      	adds	r3, #4
 800914a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800914c:	4628      	mov	r0, r5
 800914e:	f001 fc3d 	bl	800a9cc <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3740      	adds	r7, #64	; 0x40
 8009158:	46bd      	mov	sp, r7
 800915a:	bdb0      	pop	{r4, r5, r7, pc}

0800915c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b086      	sub	sp, #24
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009164:	2300      	movs	r3, #0
 8009166:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009168:	2300      	movs	r3, #0
 800916a:	617b      	str	r3, [r7, #20]
 800916c:	2300      	movs	r3, #0
 800916e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4618      	mov	r0, r3
 8009176:	f001 fdf4 	bl	800ad62 <SDMMC_CmdGoIdleState>
 800917a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d001      	beq.n	8009186 <SD_PowerON+0x2a>
  {
    return errorstate;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	e072      	b.n	800926c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4618      	mov	r0, r3
 800918c:	f001 fe07 	bl	800ad9e <SDMMC_CmdOperCond>
 8009190:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d00d      	beq.n	80091b4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2200      	movs	r2, #0
 800919c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4618      	mov	r0, r3
 80091a4:	f001 fddd 	bl	800ad62 <SDMMC_CmdGoIdleState>
 80091a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d004      	beq.n	80091ba <SD_PowerON+0x5e>
    {
      return errorstate;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	e05b      	b.n	800926c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d137      	bne.n	8009232 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	2100      	movs	r1, #0
 80091c8:	4618      	mov	r0, r3
 80091ca:	f001 fe07 	bl	800addc <SDMMC_CmdAppCommand>
 80091ce:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d02d      	beq.n	8009232 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80091d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80091da:	e047      	b.n	800926c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2100      	movs	r1, #0
 80091e2:	4618      	mov	r0, r3
 80091e4:	f001 fdfa 	bl	800addc <SDMMC_CmdAppCommand>
 80091e8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d001      	beq.n	80091f4 <SD_PowerON+0x98>
    {
      return errorstate;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	e03b      	b.n	800926c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	491e      	ldr	r1, [pc, #120]	; (8009274 <SD_PowerON+0x118>)
 80091fa:	4618      	mov	r0, r3
 80091fc:	f001 fe10 	bl	800ae20 <SDMMC_CmdAppOperCommand>
 8009200:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d002      	beq.n	800920e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009208:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800920c:	e02e      	b.n	800926c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	2100      	movs	r1, #0
 8009214:	4618      	mov	r0, r3
 8009216:	f001 fc76 	bl	800ab06 <SDMMC_GetResponse>
 800921a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	0fdb      	lsrs	r3, r3, #31
 8009220:	2b01      	cmp	r3, #1
 8009222:	d101      	bne.n	8009228 <SD_PowerON+0xcc>
 8009224:	2301      	movs	r3, #1
 8009226:	e000      	b.n	800922a <SD_PowerON+0xce>
 8009228:	2300      	movs	r3, #0
 800922a:	613b      	str	r3, [r7, #16]

    count++;
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	3301      	adds	r3, #1
 8009230:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009238:	4293      	cmp	r3, r2
 800923a:	d802      	bhi.n	8009242 <SD_PowerON+0xe6>
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d0cc      	beq.n	80091dc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009248:	4293      	cmp	r3, r2
 800924a:	d902      	bls.n	8009252 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800924c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009250:	e00c      	b.n	800926c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009258:	2b00      	cmp	r3, #0
 800925a:	d003      	beq.n	8009264 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2201      	movs	r2, #1
 8009260:	645a      	str	r2, [r3, #68]	; 0x44
 8009262:	e002      	b.n	800926a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2200      	movs	r2, #0
 8009268:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800926a:	2300      	movs	r3, #0
}
 800926c:	4618      	mov	r0, r3
 800926e:	3718      	adds	r7, #24
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}
 8009274:	c1100000 	.word	0xc1100000

08009278 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b084      	sub	sp, #16
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d102      	bne.n	800928e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009288:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800928c:	e018      	b.n	80092c0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681a      	ldr	r2, [r3, #0]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009296:	041b      	lsls	r3, r3, #16
 8009298:	4619      	mov	r1, r3
 800929a:	4610      	mov	r0, r2
 800929c:	f001 fe42 	bl	800af24 <SDMMC_CmdSendStatus>
 80092a0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d001      	beq.n	80092ac <SD_SendStatus+0x34>
  {
    return errorstate;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	e009      	b.n	80092c0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	2100      	movs	r1, #0
 80092b2:	4618      	mov	r0, r3
 80092b4:	f001 fc27 	bl	800ab06 <SDMMC_GetResponse>
 80092b8:	4602      	mov	r2, r0
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80092be:	2300      	movs	r3, #0
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3710      	adds	r7, #16
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b086      	sub	sp, #24
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092d4:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092da:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d03f      	beq.n	8009362 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80092e2:	2300      	movs	r3, #0
 80092e4:	617b      	str	r3, [r7, #20]
 80092e6:	e033      	b.n	8009350 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4618      	mov	r0, r3
 80092ee:	f001 fb99 	bl	800aa24 <SDMMC_ReadFIFO>
 80092f2:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	b2da      	uxtb	r2, r3
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	701a      	strb	r2, [r3, #0]
      tmp++;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	3301      	adds	r3, #1
 8009300:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	3b01      	subs	r3, #1
 8009306:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	0a1b      	lsrs	r3, r3, #8
 800930c:	b2da      	uxtb	r2, r3
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	3301      	adds	r3, #1
 8009316:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	3b01      	subs	r3, #1
 800931c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	0c1b      	lsrs	r3, r3, #16
 8009322:	b2da      	uxtb	r2, r3
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	3301      	adds	r3, #1
 800932c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	3b01      	subs	r3, #1
 8009332:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	0e1b      	lsrs	r3, r3, #24
 8009338:	b2da      	uxtb	r2, r3
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	3301      	adds	r3, #1
 8009342:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	3b01      	subs	r3, #1
 8009348:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	3301      	adds	r3, #1
 800934e:	617b      	str	r3, [r7, #20]
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	2b07      	cmp	r3, #7
 8009354:	d9c8      	bls.n	80092e8 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	68fa      	ldr	r2, [r7, #12]
 800935a:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	693a      	ldr	r2, [r7, #16]
 8009360:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8009362:	bf00      	nop
 8009364:	3718      	adds	r7, #24
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}

0800936a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800936a:	b580      	push	{r7, lr}
 800936c:	b086      	sub	sp, #24
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6a1b      	ldr	r3, [r3, #32]
 8009376:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800937c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d043      	beq.n	800940c <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009384:	2300      	movs	r3, #0
 8009386:	617b      	str	r3, [r7, #20]
 8009388:	e037      	b.n	80093fa <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	781b      	ldrb	r3, [r3, #0]
 800938e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	3301      	adds	r3, #1
 8009394:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	3b01      	subs	r3, #1
 800939a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	781b      	ldrb	r3, [r3, #0]
 80093a0:	021a      	lsls	r2, r3, #8
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	4313      	orrs	r3, r2
 80093a6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	3301      	adds	r3, #1
 80093ac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	3b01      	subs	r3, #1
 80093b2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	781b      	ldrb	r3, [r3, #0]
 80093b8:	041a      	lsls	r2, r3, #16
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	4313      	orrs	r3, r2
 80093be:	60bb      	str	r3, [r7, #8]
      tmp++;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	3301      	adds	r3, #1
 80093c4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	3b01      	subs	r3, #1
 80093ca:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	061a      	lsls	r2, r3, #24
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	4313      	orrs	r3, r2
 80093d6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	3301      	adds	r3, #1
 80093dc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	3b01      	subs	r3, #1
 80093e2:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f107 0208 	add.w	r2, r7, #8
 80093ec:	4611      	mov	r1, r2
 80093ee:	4618      	mov	r0, r3
 80093f0:	f001 fb25 	bl	800aa3e <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80093f4:	697b      	ldr	r3, [r7, #20]
 80093f6:	3301      	adds	r3, #1
 80093f8:	617b      	str	r3, [r7, #20]
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	2b07      	cmp	r3, #7
 80093fe:	d9c4      	bls.n	800938a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	68fa      	ldr	r2, [r7, #12]
 8009404:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	693a      	ldr	r2, [r7, #16]
 800940a:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800940c:	bf00      	nop
 800940e:	3718      	adds	r7, #24
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}

08009414 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b084      	sub	sp, #16
 8009418:	af00      	add	r7, sp, #0
 800941a:	60f8      	str	r0, [r7, #12]
 800941c:	60b9      	str	r1, [r7, #8]
 800941e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d101      	bne.n	800942a <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8009426:	2301      	movs	r3, #1
 8009428:	e038      	b.n	800949c <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009430:	b2db      	uxtb	r3, r3
 8009432:	2b00      	cmp	r3, #0
 8009434:	d106      	bne.n	8009444 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2200      	movs	r2, #0
 800943a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800943e:	68f8      	ldr	r0, [r7, #12]
 8009440:	f7fa fa1c 	bl	800387c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	3308      	adds	r3, #8
 800944c:	4619      	mov	r1, r3
 800944e:	4610      	mov	r0, r2
 8009450:	f001 f9a4 	bl	800a79c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6818      	ldr	r0, [r3, #0]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	461a      	mov	r2, r3
 800945e:	68b9      	ldr	r1, [r7, #8]
 8009460:	f001 fa2c 	bl	800a8bc <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6858      	ldr	r0, [r3, #4]
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	689a      	ldr	r2, [r3, #8]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009470:	6879      	ldr	r1, [r7, #4]
 8009472:	f001 fa73 	bl	800a95c <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	68fa      	ldr	r2, [r7, #12]
 800947c:	6892      	ldr	r2, [r2, #8]
 800947e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	68fa      	ldr	r2, [r7, #12]
 8009488:	6892      	ldr	r2, [r2, #8]
 800948a:	f041 0101 	orr.w	r1, r1, #1
 800948e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2201      	movs	r2, #1
 8009496:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  return HAL_OK;
 800949a:	2300      	movs	r3, #0
}
 800949c:	4618      	mov	r0, r3
 800949e:	3710      	adds	r7, #16
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}

080094a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b082      	sub	sp, #8
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d101      	bne.n	80094b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80094b2:	2301      	movs	r3, #1
 80094b4:	e049      	b.n	800954a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d106      	bne.n	80094d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2200      	movs	r2, #0
 80094c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f7f9 ffee 	bl	80034ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2202      	movs	r2, #2
 80094d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	3304      	adds	r3, #4
 80094e0:	4619      	mov	r1, r3
 80094e2:	4610      	mov	r0, r2
 80094e4:	f000 faa8 	bl	8009a38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2201      	movs	r2, #1
 80094ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2201      	movs	r2, #1
 80094f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2201      	movs	r2, #1
 80094fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2201      	movs	r2, #1
 8009504:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2201      	movs	r2, #1
 800950c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2201      	movs	r2, #1
 8009514:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2201      	movs	r2, #1
 800951c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2201      	movs	r2, #1
 8009524:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2201      	movs	r2, #1
 800952c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2201      	movs	r2, #1
 8009534:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2201      	movs	r2, #1
 800953c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2201      	movs	r2, #1
 8009544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009548:	2300      	movs	r3, #0
}
 800954a:	4618      	mov	r0, r3
 800954c:	3708      	adds	r7, #8
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}
	...

08009554 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009554:	b480      	push	{r7}
 8009556:	b085      	sub	sp, #20
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009562:	b2db      	uxtb	r3, r3
 8009564:	2b01      	cmp	r3, #1
 8009566:	d001      	beq.n	800956c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009568:	2301      	movs	r3, #1
 800956a:	e04c      	b.n	8009606 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2202      	movs	r2, #2
 8009570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a26      	ldr	r2, [pc, #152]	; (8009614 <HAL_TIM_Base_Start+0xc0>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d022      	beq.n	80095c4 <HAL_TIM_Base_Start+0x70>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009586:	d01d      	beq.n	80095c4 <HAL_TIM_Base_Start+0x70>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a22      	ldr	r2, [pc, #136]	; (8009618 <HAL_TIM_Base_Start+0xc4>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d018      	beq.n	80095c4 <HAL_TIM_Base_Start+0x70>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a21      	ldr	r2, [pc, #132]	; (800961c <HAL_TIM_Base_Start+0xc8>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d013      	beq.n	80095c4 <HAL_TIM_Base_Start+0x70>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a1f      	ldr	r2, [pc, #124]	; (8009620 <HAL_TIM_Base_Start+0xcc>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d00e      	beq.n	80095c4 <HAL_TIM_Base_Start+0x70>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a1e      	ldr	r2, [pc, #120]	; (8009624 <HAL_TIM_Base_Start+0xd0>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d009      	beq.n	80095c4 <HAL_TIM_Base_Start+0x70>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4a1c      	ldr	r2, [pc, #112]	; (8009628 <HAL_TIM_Base_Start+0xd4>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d004      	beq.n	80095c4 <HAL_TIM_Base_Start+0x70>
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	4a1b      	ldr	r2, [pc, #108]	; (800962c <HAL_TIM_Base_Start+0xd8>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d115      	bne.n	80095f0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	689a      	ldr	r2, [r3, #8]
 80095ca:	4b19      	ldr	r3, [pc, #100]	; (8009630 <HAL_TIM_Base_Start+0xdc>)
 80095cc:	4013      	ands	r3, r2
 80095ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2b06      	cmp	r3, #6
 80095d4:	d015      	beq.n	8009602 <HAL_TIM_Base_Start+0xae>
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095dc:	d011      	beq.n	8009602 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	681a      	ldr	r2, [r3, #0]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f042 0201 	orr.w	r2, r2, #1
 80095ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095ee:	e008      	b.n	8009602 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	681a      	ldr	r2, [r3, #0]
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f042 0201 	orr.w	r2, r2, #1
 80095fe:	601a      	str	r2, [r3, #0]
 8009600:	e000      	b.n	8009604 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009602:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009604:	2300      	movs	r3, #0
}
 8009606:	4618      	mov	r0, r3
 8009608:	3714      	adds	r7, #20
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr
 8009612:	bf00      	nop
 8009614:	40010000 	.word	0x40010000
 8009618:	40000400 	.word	0x40000400
 800961c:	40000800 	.word	0x40000800
 8009620:	40000c00 	.word	0x40000c00
 8009624:	40010400 	.word	0x40010400
 8009628:	40014000 	.word	0x40014000
 800962c:	40001800 	.word	0x40001800
 8009630:	00010007 	.word	0x00010007

08009634 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009634:	b480      	push	{r7}
 8009636:	b085      	sub	sp, #20
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009642:	b2db      	uxtb	r3, r3
 8009644:	2b01      	cmp	r3, #1
 8009646:	d001      	beq.n	800964c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009648:	2301      	movs	r3, #1
 800964a:	e054      	b.n	80096f6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2202      	movs	r2, #2
 8009650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	68da      	ldr	r2, [r3, #12]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f042 0201 	orr.w	r2, r2, #1
 8009662:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4a26      	ldr	r2, [pc, #152]	; (8009704 <HAL_TIM_Base_Start_IT+0xd0>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d022      	beq.n	80096b4 <HAL_TIM_Base_Start_IT+0x80>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009676:	d01d      	beq.n	80096b4 <HAL_TIM_Base_Start_IT+0x80>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a22      	ldr	r2, [pc, #136]	; (8009708 <HAL_TIM_Base_Start_IT+0xd4>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d018      	beq.n	80096b4 <HAL_TIM_Base_Start_IT+0x80>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a21      	ldr	r2, [pc, #132]	; (800970c <HAL_TIM_Base_Start_IT+0xd8>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d013      	beq.n	80096b4 <HAL_TIM_Base_Start_IT+0x80>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a1f      	ldr	r2, [pc, #124]	; (8009710 <HAL_TIM_Base_Start_IT+0xdc>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d00e      	beq.n	80096b4 <HAL_TIM_Base_Start_IT+0x80>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a1e      	ldr	r2, [pc, #120]	; (8009714 <HAL_TIM_Base_Start_IT+0xe0>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d009      	beq.n	80096b4 <HAL_TIM_Base_Start_IT+0x80>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a1c      	ldr	r2, [pc, #112]	; (8009718 <HAL_TIM_Base_Start_IT+0xe4>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d004      	beq.n	80096b4 <HAL_TIM_Base_Start_IT+0x80>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a1b      	ldr	r2, [pc, #108]	; (800971c <HAL_TIM_Base_Start_IT+0xe8>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d115      	bne.n	80096e0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	689a      	ldr	r2, [r3, #8]
 80096ba:	4b19      	ldr	r3, [pc, #100]	; (8009720 <HAL_TIM_Base_Start_IT+0xec>)
 80096bc:	4013      	ands	r3, r2
 80096be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	2b06      	cmp	r3, #6
 80096c4:	d015      	beq.n	80096f2 <HAL_TIM_Base_Start_IT+0xbe>
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80096cc:	d011      	beq.n	80096f2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	681a      	ldr	r2, [r3, #0]
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f042 0201 	orr.w	r2, r2, #1
 80096dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096de:	e008      	b.n	80096f2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	681a      	ldr	r2, [r3, #0]
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f042 0201 	orr.w	r2, r2, #1
 80096ee:	601a      	str	r2, [r3, #0]
 80096f0:	e000      	b.n	80096f4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80096f4:	2300      	movs	r3, #0
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3714      	adds	r7, #20
 80096fa:	46bd      	mov	sp, r7
 80096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009700:	4770      	bx	lr
 8009702:	bf00      	nop
 8009704:	40010000 	.word	0x40010000
 8009708:	40000400 	.word	0x40000400
 800970c:	40000800 	.word	0x40000800
 8009710:	40000c00 	.word	0x40000c00
 8009714:	40010400 	.word	0x40010400
 8009718:	40014000 	.word	0x40014000
 800971c:	40001800 	.word	0x40001800
 8009720:	00010007 	.word	0x00010007

08009724 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b082      	sub	sp, #8
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	f003 0302 	and.w	r3, r3, #2
 8009736:	2b02      	cmp	r3, #2
 8009738:	d122      	bne.n	8009780 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	f003 0302 	and.w	r3, r3, #2
 8009744:	2b02      	cmp	r3, #2
 8009746:	d11b      	bne.n	8009780 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f06f 0202 	mvn.w	r2, #2
 8009750:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2201      	movs	r2, #1
 8009756:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	699b      	ldr	r3, [r3, #24]
 800975e:	f003 0303 	and.w	r3, r3, #3
 8009762:	2b00      	cmp	r3, #0
 8009764:	d003      	beq.n	800976e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f000 f947 	bl	80099fa <HAL_TIM_IC_CaptureCallback>
 800976c:	e005      	b.n	800977a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 f939 	bl	80099e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f000 f94a 	bl	8009a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2200      	movs	r2, #0
 800977e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	691b      	ldr	r3, [r3, #16]
 8009786:	f003 0304 	and.w	r3, r3, #4
 800978a:	2b04      	cmp	r3, #4
 800978c:	d122      	bne.n	80097d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	68db      	ldr	r3, [r3, #12]
 8009794:	f003 0304 	and.w	r3, r3, #4
 8009798:	2b04      	cmp	r3, #4
 800979a:	d11b      	bne.n	80097d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f06f 0204 	mvn.w	r2, #4
 80097a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2202      	movs	r2, #2
 80097aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	699b      	ldr	r3, [r3, #24]
 80097b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d003      	beq.n	80097c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f000 f91d 	bl	80099fa <HAL_TIM_IC_CaptureCallback>
 80097c0:	e005      	b.n	80097ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f000 f90f 	bl	80099e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f000 f920 	bl	8009a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2200      	movs	r2, #0
 80097d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	691b      	ldr	r3, [r3, #16]
 80097da:	f003 0308 	and.w	r3, r3, #8
 80097de:	2b08      	cmp	r3, #8
 80097e0:	d122      	bne.n	8009828 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	68db      	ldr	r3, [r3, #12]
 80097e8:	f003 0308 	and.w	r3, r3, #8
 80097ec:	2b08      	cmp	r3, #8
 80097ee:	d11b      	bne.n	8009828 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f06f 0208 	mvn.w	r2, #8
 80097f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2204      	movs	r2, #4
 80097fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	69db      	ldr	r3, [r3, #28]
 8009806:	f003 0303 	and.w	r3, r3, #3
 800980a:	2b00      	cmp	r3, #0
 800980c:	d003      	beq.n	8009816 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f000 f8f3 	bl	80099fa <HAL_TIM_IC_CaptureCallback>
 8009814:	e005      	b.n	8009822 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f000 f8e5 	bl	80099e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 f8f6 	bl	8009a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2200      	movs	r2, #0
 8009826:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	691b      	ldr	r3, [r3, #16]
 800982e:	f003 0310 	and.w	r3, r3, #16
 8009832:	2b10      	cmp	r3, #16
 8009834:	d122      	bne.n	800987c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	68db      	ldr	r3, [r3, #12]
 800983c:	f003 0310 	and.w	r3, r3, #16
 8009840:	2b10      	cmp	r3, #16
 8009842:	d11b      	bne.n	800987c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f06f 0210 	mvn.w	r2, #16
 800984c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2208      	movs	r2, #8
 8009852:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	69db      	ldr	r3, [r3, #28]
 800985a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800985e:	2b00      	cmp	r3, #0
 8009860:	d003      	beq.n	800986a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f000 f8c9 	bl	80099fa <HAL_TIM_IC_CaptureCallback>
 8009868:	e005      	b.n	8009876 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 f8bb 	bl	80099e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f000 f8cc 	bl	8009a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2200      	movs	r2, #0
 800987a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	691b      	ldr	r3, [r3, #16]
 8009882:	f003 0301 	and.w	r3, r3, #1
 8009886:	2b01      	cmp	r3, #1
 8009888:	d10e      	bne.n	80098a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68db      	ldr	r3, [r3, #12]
 8009890:	f003 0301 	and.w	r3, r3, #1
 8009894:	2b01      	cmp	r3, #1
 8009896:	d107      	bne.n	80098a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f06f 0201 	mvn.w	r2, #1
 80098a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f7f8 f9bc 	bl	8001c20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	691b      	ldr	r3, [r3, #16]
 80098ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098b2:	2b80      	cmp	r3, #128	; 0x80
 80098b4:	d10e      	bne.n	80098d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	68db      	ldr	r3, [r3, #12]
 80098bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098c0:	2b80      	cmp	r3, #128	; 0x80
 80098c2:	d107      	bne.n	80098d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80098cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 fafe 	bl	8009ed0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	691b      	ldr	r3, [r3, #16]
 80098da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098e2:	d10e      	bne.n	8009902 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	68db      	ldr	r3, [r3, #12]
 80098ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098ee:	2b80      	cmp	r3, #128	; 0x80
 80098f0:	d107      	bne.n	8009902 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80098fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 faf1 	bl	8009ee4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	691b      	ldr	r3, [r3, #16]
 8009908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800990c:	2b40      	cmp	r3, #64	; 0x40
 800990e:	d10e      	bne.n	800992e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	68db      	ldr	r3, [r3, #12]
 8009916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800991a:	2b40      	cmp	r3, #64	; 0x40
 800991c:	d107      	bne.n	800992e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009926:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 f87a 	bl	8009a22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	691b      	ldr	r3, [r3, #16]
 8009934:	f003 0320 	and.w	r3, r3, #32
 8009938:	2b20      	cmp	r3, #32
 800993a:	d10e      	bne.n	800995a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	68db      	ldr	r3, [r3, #12]
 8009942:	f003 0320 	and.w	r3, r3, #32
 8009946:	2b20      	cmp	r3, #32
 8009948:	d107      	bne.n	800995a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f06f 0220 	mvn.w	r2, #32
 8009952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 fab1 	bl	8009ebc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800995a:	bf00      	nop
 800995c:	3708      	adds	r7, #8
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}

08009962 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009962:	b580      	push	{r7, lr}
 8009964:	b082      	sub	sp, #8
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
 800996a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009972:	2b01      	cmp	r3, #1
 8009974:	d101      	bne.n	800997a <HAL_TIM_SlaveConfigSynchro+0x18>
 8009976:	2302      	movs	r3, #2
 8009978:	e031      	b.n	80099de <HAL_TIM_SlaveConfigSynchro+0x7c>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2201      	movs	r2, #1
 800997e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2202      	movs	r2, #2
 8009986:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800998a:	6839      	ldr	r1, [r7, #0]
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f000 f8f3 	bl	8009b78 <TIM_SlaveTimer_SetConfig>
 8009992:	4603      	mov	r3, r0
 8009994:	2b00      	cmp	r3, #0
 8009996:	d009      	beq.n	80099ac <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2201      	movs	r2, #1
 800999c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2200      	movs	r2, #0
 80099a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80099a8:	2301      	movs	r3, #1
 80099aa:	e018      	b.n	80099de <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	68da      	ldr	r2, [r3, #12]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80099ba:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	68da      	ldr	r2, [r3, #12]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80099ca:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2201      	movs	r2, #1
 80099d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2200      	movs	r2, #0
 80099d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80099dc:	2300      	movs	r3, #0
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3708      	adds	r7, #8
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}

080099e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80099e6:	b480      	push	{r7}
 80099e8:	b083      	sub	sp, #12
 80099ea:	af00      	add	r7, sp, #0
 80099ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80099ee:	bf00      	nop
 80099f0:	370c      	adds	r7, #12
 80099f2:	46bd      	mov	sp, r7
 80099f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f8:	4770      	bx	lr

080099fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80099fa:	b480      	push	{r7}
 80099fc:	b083      	sub	sp, #12
 80099fe:	af00      	add	r7, sp, #0
 8009a00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009a02:	bf00      	nop
 8009a04:	370c      	adds	r7, #12
 8009a06:	46bd      	mov	sp, r7
 8009a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0c:	4770      	bx	lr

08009a0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009a0e:	b480      	push	{r7}
 8009a10:	b083      	sub	sp, #12
 8009a12:	af00      	add	r7, sp, #0
 8009a14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009a16:	bf00      	nop
 8009a18:	370c      	adds	r7, #12
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a20:	4770      	bx	lr

08009a22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009a22:	b480      	push	{r7}
 8009a24:	b083      	sub	sp, #12
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009a2a:	bf00      	nop
 8009a2c:	370c      	adds	r7, #12
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a34:	4770      	bx	lr
	...

08009a38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b085      	sub	sp, #20
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	4a40      	ldr	r2, [pc, #256]	; (8009b4c <TIM_Base_SetConfig+0x114>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d013      	beq.n	8009a78 <TIM_Base_SetConfig+0x40>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a56:	d00f      	beq.n	8009a78 <TIM_Base_SetConfig+0x40>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	4a3d      	ldr	r2, [pc, #244]	; (8009b50 <TIM_Base_SetConfig+0x118>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d00b      	beq.n	8009a78 <TIM_Base_SetConfig+0x40>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	4a3c      	ldr	r2, [pc, #240]	; (8009b54 <TIM_Base_SetConfig+0x11c>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d007      	beq.n	8009a78 <TIM_Base_SetConfig+0x40>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	4a3b      	ldr	r2, [pc, #236]	; (8009b58 <TIM_Base_SetConfig+0x120>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d003      	beq.n	8009a78 <TIM_Base_SetConfig+0x40>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	4a3a      	ldr	r2, [pc, #232]	; (8009b5c <TIM_Base_SetConfig+0x124>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d108      	bne.n	8009a8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	685b      	ldr	r3, [r3, #4]
 8009a84:	68fa      	ldr	r2, [r7, #12]
 8009a86:	4313      	orrs	r3, r2
 8009a88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	4a2f      	ldr	r2, [pc, #188]	; (8009b4c <TIM_Base_SetConfig+0x114>)
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	d02b      	beq.n	8009aea <TIM_Base_SetConfig+0xb2>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a98:	d027      	beq.n	8009aea <TIM_Base_SetConfig+0xb2>
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	4a2c      	ldr	r2, [pc, #176]	; (8009b50 <TIM_Base_SetConfig+0x118>)
 8009a9e:	4293      	cmp	r3, r2
 8009aa0:	d023      	beq.n	8009aea <TIM_Base_SetConfig+0xb2>
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	4a2b      	ldr	r2, [pc, #172]	; (8009b54 <TIM_Base_SetConfig+0x11c>)
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d01f      	beq.n	8009aea <TIM_Base_SetConfig+0xb2>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	4a2a      	ldr	r2, [pc, #168]	; (8009b58 <TIM_Base_SetConfig+0x120>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d01b      	beq.n	8009aea <TIM_Base_SetConfig+0xb2>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	4a29      	ldr	r2, [pc, #164]	; (8009b5c <TIM_Base_SetConfig+0x124>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d017      	beq.n	8009aea <TIM_Base_SetConfig+0xb2>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	4a28      	ldr	r2, [pc, #160]	; (8009b60 <TIM_Base_SetConfig+0x128>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d013      	beq.n	8009aea <TIM_Base_SetConfig+0xb2>
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	4a27      	ldr	r2, [pc, #156]	; (8009b64 <TIM_Base_SetConfig+0x12c>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d00f      	beq.n	8009aea <TIM_Base_SetConfig+0xb2>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	4a26      	ldr	r2, [pc, #152]	; (8009b68 <TIM_Base_SetConfig+0x130>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d00b      	beq.n	8009aea <TIM_Base_SetConfig+0xb2>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	4a25      	ldr	r2, [pc, #148]	; (8009b6c <TIM_Base_SetConfig+0x134>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d007      	beq.n	8009aea <TIM_Base_SetConfig+0xb2>
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	4a24      	ldr	r2, [pc, #144]	; (8009b70 <TIM_Base_SetConfig+0x138>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d003      	beq.n	8009aea <TIM_Base_SetConfig+0xb2>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	4a23      	ldr	r2, [pc, #140]	; (8009b74 <TIM_Base_SetConfig+0x13c>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d108      	bne.n	8009afc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009af0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	68db      	ldr	r3, [r3, #12]
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	4313      	orrs	r3, r2
 8009afa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	695b      	ldr	r3, [r3, #20]
 8009b06:	4313      	orrs	r3, r2
 8009b08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	68fa      	ldr	r2, [r7, #12]
 8009b0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	689a      	ldr	r2, [r3, #8]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	681a      	ldr	r2, [r3, #0]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	4a0a      	ldr	r2, [pc, #40]	; (8009b4c <TIM_Base_SetConfig+0x114>)
 8009b24:	4293      	cmp	r3, r2
 8009b26:	d003      	beq.n	8009b30 <TIM_Base_SetConfig+0xf8>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	4a0c      	ldr	r2, [pc, #48]	; (8009b5c <TIM_Base_SetConfig+0x124>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d103      	bne.n	8009b38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	691a      	ldr	r2, [r3, #16]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	615a      	str	r2, [r3, #20]
}
 8009b3e:	bf00      	nop
 8009b40:	3714      	adds	r7, #20
 8009b42:	46bd      	mov	sp, r7
 8009b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b48:	4770      	bx	lr
 8009b4a:	bf00      	nop
 8009b4c:	40010000 	.word	0x40010000
 8009b50:	40000400 	.word	0x40000400
 8009b54:	40000800 	.word	0x40000800
 8009b58:	40000c00 	.word	0x40000c00
 8009b5c:	40010400 	.word	0x40010400
 8009b60:	40014000 	.word	0x40014000
 8009b64:	40014400 	.word	0x40014400
 8009b68:	40014800 	.word	0x40014800
 8009b6c:	40001800 	.word	0x40001800
 8009b70:	40001c00 	.word	0x40001c00
 8009b74:	40002000 	.word	0x40002000

08009b78 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b086      	sub	sp, #24
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
 8009b80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009b82:	2300      	movs	r3, #0
 8009b84:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	689b      	ldr	r3, [r3, #8]
 8009b8c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b94:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	685b      	ldr	r3, [r3, #4]
 8009b9a:	693a      	ldr	r2, [r7, #16]
 8009b9c:	4313      	orrs	r3, r2
 8009b9e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009ba0:	693a      	ldr	r2, [r7, #16]
 8009ba2:	4b3e      	ldr	r3, [pc, #248]	; (8009c9c <TIM_SlaveTimer_SetConfig+0x124>)
 8009ba4:	4013      	ands	r3, r2
 8009ba6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	693a      	ldr	r2, [r7, #16]
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	693a      	ldr	r2, [r7, #16]
 8009bb8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	685b      	ldr	r3, [r3, #4]
 8009bbe:	2b70      	cmp	r3, #112	; 0x70
 8009bc0:	d01a      	beq.n	8009bf8 <TIM_SlaveTimer_SetConfig+0x80>
 8009bc2:	2b70      	cmp	r3, #112	; 0x70
 8009bc4:	d860      	bhi.n	8009c88 <TIM_SlaveTimer_SetConfig+0x110>
 8009bc6:	2b60      	cmp	r3, #96	; 0x60
 8009bc8:	d054      	beq.n	8009c74 <TIM_SlaveTimer_SetConfig+0xfc>
 8009bca:	2b60      	cmp	r3, #96	; 0x60
 8009bcc:	d85c      	bhi.n	8009c88 <TIM_SlaveTimer_SetConfig+0x110>
 8009bce:	2b50      	cmp	r3, #80	; 0x50
 8009bd0:	d046      	beq.n	8009c60 <TIM_SlaveTimer_SetConfig+0xe8>
 8009bd2:	2b50      	cmp	r3, #80	; 0x50
 8009bd4:	d858      	bhi.n	8009c88 <TIM_SlaveTimer_SetConfig+0x110>
 8009bd6:	2b40      	cmp	r3, #64	; 0x40
 8009bd8:	d019      	beq.n	8009c0e <TIM_SlaveTimer_SetConfig+0x96>
 8009bda:	2b40      	cmp	r3, #64	; 0x40
 8009bdc:	d854      	bhi.n	8009c88 <TIM_SlaveTimer_SetConfig+0x110>
 8009bde:	2b30      	cmp	r3, #48	; 0x30
 8009be0:	d055      	beq.n	8009c8e <TIM_SlaveTimer_SetConfig+0x116>
 8009be2:	2b30      	cmp	r3, #48	; 0x30
 8009be4:	d850      	bhi.n	8009c88 <TIM_SlaveTimer_SetConfig+0x110>
 8009be6:	2b20      	cmp	r3, #32
 8009be8:	d051      	beq.n	8009c8e <TIM_SlaveTimer_SetConfig+0x116>
 8009bea:	2b20      	cmp	r3, #32
 8009bec:	d84c      	bhi.n	8009c88 <TIM_SlaveTimer_SetConfig+0x110>
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d04d      	beq.n	8009c8e <TIM_SlaveTimer_SetConfig+0x116>
 8009bf2:	2b10      	cmp	r3, #16
 8009bf4:	d04b      	beq.n	8009c8e <TIM_SlaveTimer_SetConfig+0x116>
 8009bf6:	e047      	b.n	8009c88 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8009c08:	f000 f8a9 	bl	8009d5e <TIM_ETR_SetConfig>
      break;
 8009c0c:	e040      	b.n	8009c90 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	2b05      	cmp	r3, #5
 8009c14:	d101      	bne.n	8009c1a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	e03b      	b.n	8009c92 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	6a1b      	ldr	r3, [r3, #32]
 8009c20:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	6a1a      	ldr	r2, [r3, #32]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f022 0201 	bic.w	r2, r2, #1
 8009c30:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	699b      	ldr	r3, [r3, #24]
 8009c38:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009c40:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	691b      	ldr	r3, [r3, #16]
 8009c46:	011b      	lsls	r3, r3, #4
 8009c48:	68ba      	ldr	r2, [r7, #8]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	68ba      	ldr	r2, [r7, #8]
 8009c54:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	68fa      	ldr	r2, [r7, #12]
 8009c5c:	621a      	str	r2, [r3, #32]
      break;
 8009c5e:	e017      	b.n	8009c90 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c6c:	461a      	mov	r2, r3
 8009c6e:	f000 f817 	bl	8009ca0 <TIM_TI1_ConfigInputStage>
      break;
 8009c72:	e00d      	b.n	8009c90 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c80:	461a      	mov	r2, r3
 8009c82:	f000 f83c 	bl	8009cfe <TIM_TI2_ConfigInputStage>
      break;
 8009c86:	e003      	b.n	8009c90 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	75fb      	strb	r3, [r7, #23]
      break;
 8009c8c:	e000      	b.n	8009c90 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8009c8e:	bf00      	nop
  }

  return status;
 8009c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	3718      	adds	r7, #24
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}
 8009c9a:	bf00      	nop
 8009c9c:	fffefff8 	.word	0xfffefff8

08009ca0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b087      	sub	sp, #28
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	6a1b      	ldr	r3, [r3, #32]
 8009cb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	6a1b      	ldr	r3, [r3, #32]
 8009cb6:	f023 0201 	bic.w	r2, r3, #1
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	699b      	ldr	r3, [r3, #24]
 8009cc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009cca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	011b      	lsls	r3, r3, #4
 8009cd0:	693a      	ldr	r2, [r7, #16]
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	f023 030a 	bic.w	r3, r3, #10
 8009cdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009cde:	697a      	ldr	r2, [r7, #20]
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	693a      	ldr	r2, [r7, #16]
 8009cea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	697a      	ldr	r2, [r7, #20]
 8009cf0:	621a      	str	r2, [r3, #32]
}
 8009cf2:	bf00      	nop
 8009cf4:	371c      	adds	r7, #28
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr

08009cfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009cfe:	b480      	push	{r7}
 8009d00:	b087      	sub	sp, #28
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	60f8      	str	r0, [r7, #12]
 8009d06:	60b9      	str	r1, [r7, #8]
 8009d08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6a1b      	ldr	r3, [r3, #32]
 8009d0e:	f023 0210 	bic.w	r2, r3, #16
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	699b      	ldr	r3, [r3, #24]
 8009d1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	6a1b      	ldr	r3, [r3, #32]
 8009d20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009d28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	031b      	lsls	r3, r3, #12
 8009d2e:	697a      	ldr	r2, [r7, #20]
 8009d30:	4313      	orrs	r3, r2
 8009d32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009d3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	011b      	lsls	r3, r3, #4
 8009d40:	693a      	ldr	r2, [r7, #16]
 8009d42:	4313      	orrs	r3, r2
 8009d44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	697a      	ldr	r2, [r7, #20]
 8009d4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	693a      	ldr	r2, [r7, #16]
 8009d50:	621a      	str	r2, [r3, #32]
}
 8009d52:	bf00      	nop
 8009d54:	371c      	adds	r7, #28
 8009d56:	46bd      	mov	sp, r7
 8009d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5c:	4770      	bx	lr

08009d5e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009d5e:	b480      	push	{r7}
 8009d60:	b087      	sub	sp, #28
 8009d62:	af00      	add	r7, sp, #0
 8009d64:	60f8      	str	r0, [r7, #12]
 8009d66:	60b9      	str	r1, [r7, #8]
 8009d68:	607a      	str	r2, [r7, #4]
 8009d6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	689b      	ldr	r3, [r3, #8]
 8009d70:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009d78:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	021a      	lsls	r2, r3, #8
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	431a      	orrs	r2, r3
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	4313      	orrs	r3, r2
 8009d86:	697a      	ldr	r2, [r7, #20]
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	697a      	ldr	r2, [r7, #20]
 8009d90:	609a      	str	r2, [r3, #8]
}
 8009d92:	bf00      	nop
 8009d94:	371c      	adds	r7, #28
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr
	...

08009da0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009da0:	b480      	push	{r7}
 8009da2:	b085      	sub	sp, #20
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	d101      	bne.n	8009db8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009db4:	2302      	movs	r3, #2
 8009db6:	e06d      	b.n	8009e94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2201      	movs	r2, #1
 8009dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2202      	movs	r2, #2
 8009dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	685b      	ldr	r3, [r3, #4]
 8009dce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	689b      	ldr	r3, [r3, #8]
 8009dd6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	4a30      	ldr	r2, [pc, #192]	; (8009ea0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d004      	beq.n	8009dec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4a2f      	ldr	r2, [pc, #188]	; (8009ea4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d108      	bne.n	8009dfe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009df2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	685b      	ldr	r3, [r3, #4]
 8009df8:	68fa      	ldr	r2, [r7, #12]
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e04:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	68fa      	ldr	r2, [r7, #12]
 8009e0c:	4313      	orrs	r3, r2
 8009e0e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	68fa      	ldr	r2, [r7, #12]
 8009e16:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	4a20      	ldr	r2, [pc, #128]	; (8009ea0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d022      	beq.n	8009e68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e2a:	d01d      	beq.n	8009e68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4a1d      	ldr	r2, [pc, #116]	; (8009ea8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d018      	beq.n	8009e68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	4a1c      	ldr	r2, [pc, #112]	; (8009eac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	d013      	beq.n	8009e68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4a1a      	ldr	r2, [pc, #104]	; (8009eb0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d00e      	beq.n	8009e68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4a15      	ldr	r2, [pc, #84]	; (8009ea4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d009      	beq.n	8009e68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4a16      	ldr	r2, [pc, #88]	; (8009eb4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d004      	beq.n	8009e68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4a15      	ldr	r2, [pc, #84]	; (8009eb8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d10c      	bne.n	8009e82 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e68:	68bb      	ldr	r3, [r7, #8]
 8009e6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e6e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	689b      	ldr	r3, [r3, #8]
 8009e74:	68ba      	ldr	r2, [r7, #8]
 8009e76:	4313      	orrs	r3, r2
 8009e78:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	68ba      	ldr	r2, [r7, #8]
 8009e80:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2201      	movs	r2, #1
 8009e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e92:	2300      	movs	r3, #0
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3714      	adds	r7, #20
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr
 8009ea0:	40010000 	.word	0x40010000
 8009ea4:	40010400 	.word	0x40010400
 8009ea8:	40000400 	.word	0x40000400
 8009eac:	40000800 	.word	0x40000800
 8009eb0:	40000c00 	.word	0x40000c00
 8009eb4:	40014000 	.word	0x40014000
 8009eb8:	40001800 	.word	0x40001800

08009ebc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	b083      	sub	sp, #12
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009ec4:	bf00      	nop
 8009ec6:	370c      	adds	r7, #12
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr

08009ed0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	b083      	sub	sp, #12
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009ed8:	bf00      	nop
 8009eda:	370c      	adds	r7, #12
 8009edc:	46bd      	mov	sp, r7
 8009ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee2:	4770      	bx	lr

08009ee4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b083      	sub	sp, #12
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009eec:	bf00      	nop
 8009eee:	370c      	adds	r7, #12
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef6:	4770      	bx	lr

08009ef8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b082      	sub	sp, #8
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d101      	bne.n	8009f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f06:	2301      	movs	r3, #1
 8009f08:	e040      	b.n	8009f8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d106      	bne.n	8009f20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2200      	movs	r2, #0
 8009f16:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f7f9 fb66 	bl	80035ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2224      	movs	r2, #36	; 0x24
 8009f24:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	681a      	ldr	r2, [r3, #0]
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	f022 0201 	bic.w	r2, r2, #1
 8009f34:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f000 f82c 	bl	8009f94 <UART_SetConfig>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b01      	cmp	r3, #1
 8009f40:	d101      	bne.n	8009f46 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009f42:	2301      	movs	r3, #1
 8009f44:	e022      	b.n	8009f8c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d002      	beq.n	8009f54 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 fa84 	bl	800a45c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	685a      	ldr	r2, [r3, #4]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009f62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	689a      	ldr	r2, [r3, #8]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009f72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	681a      	ldr	r2, [r3, #0]
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f042 0201 	orr.w	r2, r2, #1
 8009f82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 fb0b 	bl	800a5a0 <UART_CheckIdleState>
 8009f8a:	4603      	mov	r3, r0
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3708      	adds	r7, #8
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b088      	sub	sp, #32
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	689a      	ldr	r2, [r3, #8]
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	691b      	ldr	r3, [r3, #16]
 8009fa8:	431a      	orrs	r2, r3
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	695b      	ldr	r3, [r3, #20]
 8009fae:	431a      	orrs	r2, r3
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	69db      	ldr	r3, [r3, #28]
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	681a      	ldr	r2, [r3, #0]
 8009fbe:	4ba6      	ldr	r3, [pc, #664]	; (800a258 <UART_SetConfig+0x2c4>)
 8009fc0:	4013      	ands	r3, r2
 8009fc2:	687a      	ldr	r2, [r7, #4]
 8009fc4:	6812      	ldr	r2, [r2, #0]
 8009fc6:	6979      	ldr	r1, [r7, #20]
 8009fc8:	430b      	orrs	r3, r1
 8009fca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	685b      	ldr	r3, [r3, #4]
 8009fd2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	68da      	ldr	r2, [r3, #12]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	430a      	orrs	r2, r1
 8009fe0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	699b      	ldr	r3, [r3, #24]
 8009fe6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6a1b      	ldr	r3, [r3, #32]
 8009fec:	697a      	ldr	r2, [r7, #20]
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	689b      	ldr	r3, [r3, #8]
 8009ff8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	697a      	ldr	r2, [r7, #20]
 800a002:	430a      	orrs	r2, r1
 800a004:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	4a94      	ldr	r2, [pc, #592]	; (800a25c <UART_SetConfig+0x2c8>)
 800a00c:	4293      	cmp	r3, r2
 800a00e:	d120      	bne.n	800a052 <UART_SetConfig+0xbe>
 800a010:	4b93      	ldr	r3, [pc, #588]	; (800a260 <UART_SetConfig+0x2cc>)
 800a012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a016:	f003 0303 	and.w	r3, r3, #3
 800a01a:	2b03      	cmp	r3, #3
 800a01c:	d816      	bhi.n	800a04c <UART_SetConfig+0xb8>
 800a01e:	a201      	add	r2, pc, #4	; (adr r2, 800a024 <UART_SetConfig+0x90>)
 800a020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a024:	0800a035 	.word	0x0800a035
 800a028:	0800a041 	.word	0x0800a041
 800a02c:	0800a03b 	.word	0x0800a03b
 800a030:	0800a047 	.word	0x0800a047
 800a034:	2301      	movs	r3, #1
 800a036:	77fb      	strb	r3, [r7, #31]
 800a038:	e150      	b.n	800a2dc <UART_SetConfig+0x348>
 800a03a:	2302      	movs	r3, #2
 800a03c:	77fb      	strb	r3, [r7, #31]
 800a03e:	e14d      	b.n	800a2dc <UART_SetConfig+0x348>
 800a040:	2304      	movs	r3, #4
 800a042:	77fb      	strb	r3, [r7, #31]
 800a044:	e14a      	b.n	800a2dc <UART_SetConfig+0x348>
 800a046:	2308      	movs	r3, #8
 800a048:	77fb      	strb	r3, [r7, #31]
 800a04a:	e147      	b.n	800a2dc <UART_SetConfig+0x348>
 800a04c:	2310      	movs	r3, #16
 800a04e:	77fb      	strb	r3, [r7, #31]
 800a050:	e144      	b.n	800a2dc <UART_SetConfig+0x348>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4a83      	ldr	r2, [pc, #524]	; (800a264 <UART_SetConfig+0x2d0>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d132      	bne.n	800a0c2 <UART_SetConfig+0x12e>
 800a05c:	4b80      	ldr	r3, [pc, #512]	; (800a260 <UART_SetConfig+0x2cc>)
 800a05e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a062:	f003 030c 	and.w	r3, r3, #12
 800a066:	2b0c      	cmp	r3, #12
 800a068:	d828      	bhi.n	800a0bc <UART_SetConfig+0x128>
 800a06a:	a201      	add	r2, pc, #4	; (adr r2, 800a070 <UART_SetConfig+0xdc>)
 800a06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a070:	0800a0a5 	.word	0x0800a0a5
 800a074:	0800a0bd 	.word	0x0800a0bd
 800a078:	0800a0bd 	.word	0x0800a0bd
 800a07c:	0800a0bd 	.word	0x0800a0bd
 800a080:	0800a0b1 	.word	0x0800a0b1
 800a084:	0800a0bd 	.word	0x0800a0bd
 800a088:	0800a0bd 	.word	0x0800a0bd
 800a08c:	0800a0bd 	.word	0x0800a0bd
 800a090:	0800a0ab 	.word	0x0800a0ab
 800a094:	0800a0bd 	.word	0x0800a0bd
 800a098:	0800a0bd 	.word	0x0800a0bd
 800a09c:	0800a0bd 	.word	0x0800a0bd
 800a0a0:	0800a0b7 	.word	0x0800a0b7
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	77fb      	strb	r3, [r7, #31]
 800a0a8:	e118      	b.n	800a2dc <UART_SetConfig+0x348>
 800a0aa:	2302      	movs	r3, #2
 800a0ac:	77fb      	strb	r3, [r7, #31]
 800a0ae:	e115      	b.n	800a2dc <UART_SetConfig+0x348>
 800a0b0:	2304      	movs	r3, #4
 800a0b2:	77fb      	strb	r3, [r7, #31]
 800a0b4:	e112      	b.n	800a2dc <UART_SetConfig+0x348>
 800a0b6:	2308      	movs	r3, #8
 800a0b8:	77fb      	strb	r3, [r7, #31]
 800a0ba:	e10f      	b.n	800a2dc <UART_SetConfig+0x348>
 800a0bc:	2310      	movs	r3, #16
 800a0be:	77fb      	strb	r3, [r7, #31]
 800a0c0:	e10c      	b.n	800a2dc <UART_SetConfig+0x348>
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a68      	ldr	r2, [pc, #416]	; (800a268 <UART_SetConfig+0x2d4>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d120      	bne.n	800a10e <UART_SetConfig+0x17a>
 800a0cc:	4b64      	ldr	r3, [pc, #400]	; (800a260 <UART_SetConfig+0x2cc>)
 800a0ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0d2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a0d6:	2b30      	cmp	r3, #48	; 0x30
 800a0d8:	d013      	beq.n	800a102 <UART_SetConfig+0x16e>
 800a0da:	2b30      	cmp	r3, #48	; 0x30
 800a0dc:	d814      	bhi.n	800a108 <UART_SetConfig+0x174>
 800a0de:	2b20      	cmp	r3, #32
 800a0e0:	d009      	beq.n	800a0f6 <UART_SetConfig+0x162>
 800a0e2:	2b20      	cmp	r3, #32
 800a0e4:	d810      	bhi.n	800a108 <UART_SetConfig+0x174>
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d002      	beq.n	800a0f0 <UART_SetConfig+0x15c>
 800a0ea:	2b10      	cmp	r3, #16
 800a0ec:	d006      	beq.n	800a0fc <UART_SetConfig+0x168>
 800a0ee:	e00b      	b.n	800a108 <UART_SetConfig+0x174>
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	77fb      	strb	r3, [r7, #31]
 800a0f4:	e0f2      	b.n	800a2dc <UART_SetConfig+0x348>
 800a0f6:	2302      	movs	r3, #2
 800a0f8:	77fb      	strb	r3, [r7, #31]
 800a0fa:	e0ef      	b.n	800a2dc <UART_SetConfig+0x348>
 800a0fc:	2304      	movs	r3, #4
 800a0fe:	77fb      	strb	r3, [r7, #31]
 800a100:	e0ec      	b.n	800a2dc <UART_SetConfig+0x348>
 800a102:	2308      	movs	r3, #8
 800a104:	77fb      	strb	r3, [r7, #31]
 800a106:	e0e9      	b.n	800a2dc <UART_SetConfig+0x348>
 800a108:	2310      	movs	r3, #16
 800a10a:	77fb      	strb	r3, [r7, #31]
 800a10c:	e0e6      	b.n	800a2dc <UART_SetConfig+0x348>
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4a56      	ldr	r2, [pc, #344]	; (800a26c <UART_SetConfig+0x2d8>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d120      	bne.n	800a15a <UART_SetConfig+0x1c6>
 800a118:	4b51      	ldr	r3, [pc, #324]	; (800a260 <UART_SetConfig+0x2cc>)
 800a11a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a11e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a122:	2bc0      	cmp	r3, #192	; 0xc0
 800a124:	d013      	beq.n	800a14e <UART_SetConfig+0x1ba>
 800a126:	2bc0      	cmp	r3, #192	; 0xc0
 800a128:	d814      	bhi.n	800a154 <UART_SetConfig+0x1c0>
 800a12a:	2b80      	cmp	r3, #128	; 0x80
 800a12c:	d009      	beq.n	800a142 <UART_SetConfig+0x1ae>
 800a12e:	2b80      	cmp	r3, #128	; 0x80
 800a130:	d810      	bhi.n	800a154 <UART_SetConfig+0x1c0>
 800a132:	2b00      	cmp	r3, #0
 800a134:	d002      	beq.n	800a13c <UART_SetConfig+0x1a8>
 800a136:	2b40      	cmp	r3, #64	; 0x40
 800a138:	d006      	beq.n	800a148 <UART_SetConfig+0x1b4>
 800a13a:	e00b      	b.n	800a154 <UART_SetConfig+0x1c0>
 800a13c:	2300      	movs	r3, #0
 800a13e:	77fb      	strb	r3, [r7, #31]
 800a140:	e0cc      	b.n	800a2dc <UART_SetConfig+0x348>
 800a142:	2302      	movs	r3, #2
 800a144:	77fb      	strb	r3, [r7, #31]
 800a146:	e0c9      	b.n	800a2dc <UART_SetConfig+0x348>
 800a148:	2304      	movs	r3, #4
 800a14a:	77fb      	strb	r3, [r7, #31]
 800a14c:	e0c6      	b.n	800a2dc <UART_SetConfig+0x348>
 800a14e:	2308      	movs	r3, #8
 800a150:	77fb      	strb	r3, [r7, #31]
 800a152:	e0c3      	b.n	800a2dc <UART_SetConfig+0x348>
 800a154:	2310      	movs	r3, #16
 800a156:	77fb      	strb	r3, [r7, #31]
 800a158:	e0c0      	b.n	800a2dc <UART_SetConfig+0x348>
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4a44      	ldr	r2, [pc, #272]	; (800a270 <UART_SetConfig+0x2dc>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d125      	bne.n	800a1b0 <UART_SetConfig+0x21c>
 800a164:	4b3e      	ldr	r3, [pc, #248]	; (800a260 <UART_SetConfig+0x2cc>)
 800a166:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a16a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a16e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a172:	d017      	beq.n	800a1a4 <UART_SetConfig+0x210>
 800a174:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a178:	d817      	bhi.n	800a1aa <UART_SetConfig+0x216>
 800a17a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a17e:	d00b      	beq.n	800a198 <UART_SetConfig+0x204>
 800a180:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a184:	d811      	bhi.n	800a1aa <UART_SetConfig+0x216>
 800a186:	2b00      	cmp	r3, #0
 800a188:	d003      	beq.n	800a192 <UART_SetConfig+0x1fe>
 800a18a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a18e:	d006      	beq.n	800a19e <UART_SetConfig+0x20a>
 800a190:	e00b      	b.n	800a1aa <UART_SetConfig+0x216>
 800a192:	2300      	movs	r3, #0
 800a194:	77fb      	strb	r3, [r7, #31]
 800a196:	e0a1      	b.n	800a2dc <UART_SetConfig+0x348>
 800a198:	2302      	movs	r3, #2
 800a19a:	77fb      	strb	r3, [r7, #31]
 800a19c:	e09e      	b.n	800a2dc <UART_SetConfig+0x348>
 800a19e:	2304      	movs	r3, #4
 800a1a0:	77fb      	strb	r3, [r7, #31]
 800a1a2:	e09b      	b.n	800a2dc <UART_SetConfig+0x348>
 800a1a4:	2308      	movs	r3, #8
 800a1a6:	77fb      	strb	r3, [r7, #31]
 800a1a8:	e098      	b.n	800a2dc <UART_SetConfig+0x348>
 800a1aa:	2310      	movs	r3, #16
 800a1ac:	77fb      	strb	r3, [r7, #31]
 800a1ae:	e095      	b.n	800a2dc <UART_SetConfig+0x348>
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	4a2f      	ldr	r2, [pc, #188]	; (800a274 <UART_SetConfig+0x2e0>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d125      	bne.n	800a206 <UART_SetConfig+0x272>
 800a1ba:	4b29      	ldr	r3, [pc, #164]	; (800a260 <UART_SetConfig+0x2cc>)
 800a1bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1c0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a1c4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a1c8:	d017      	beq.n	800a1fa <UART_SetConfig+0x266>
 800a1ca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a1ce:	d817      	bhi.n	800a200 <UART_SetConfig+0x26c>
 800a1d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a1d4:	d00b      	beq.n	800a1ee <UART_SetConfig+0x25a>
 800a1d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a1da:	d811      	bhi.n	800a200 <UART_SetConfig+0x26c>
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d003      	beq.n	800a1e8 <UART_SetConfig+0x254>
 800a1e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a1e4:	d006      	beq.n	800a1f4 <UART_SetConfig+0x260>
 800a1e6:	e00b      	b.n	800a200 <UART_SetConfig+0x26c>
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	77fb      	strb	r3, [r7, #31]
 800a1ec:	e076      	b.n	800a2dc <UART_SetConfig+0x348>
 800a1ee:	2302      	movs	r3, #2
 800a1f0:	77fb      	strb	r3, [r7, #31]
 800a1f2:	e073      	b.n	800a2dc <UART_SetConfig+0x348>
 800a1f4:	2304      	movs	r3, #4
 800a1f6:	77fb      	strb	r3, [r7, #31]
 800a1f8:	e070      	b.n	800a2dc <UART_SetConfig+0x348>
 800a1fa:	2308      	movs	r3, #8
 800a1fc:	77fb      	strb	r3, [r7, #31]
 800a1fe:	e06d      	b.n	800a2dc <UART_SetConfig+0x348>
 800a200:	2310      	movs	r3, #16
 800a202:	77fb      	strb	r3, [r7, #31]
 800a204:	e06a      	b.n	800a2dc <UART_SetConfig+0x348>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4a1b      	ldr	r2, [pc, #108]	; (800a278 <UART_SetConfig+0x2e4>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d138      	bne.n	800a282 <UART_SetConfig+0x2ee>
 800a210:	4b13      	ldr	r3, [pc, #76]	; (800a260 <UART_SetConfig+0x2cc>)
 800a212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a216:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a21a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a21e:	d017      	beq.n	800a250 <UART_SetConfig+0x2bc>
 800a220:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a224:	d82a      	bhi.n	800a27c <UART_SetConfig+0x2e8>
 800a226:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a22a:	d00b      	beq.n	800a244 <UART_SetConfig+0x2b0>
 800a22c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a230:	d824      	bhi.n	800a27c <UART_SetConfig+0x2e8>
 800a232:	2b00      	cmp	r3, #0
 800a234:	d003      	beq.n	800a23e <UART_SetConfig+0x2aa>
 800a236:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a23a:	d006      	beq.n	800a24a <UART_SetConfig+0x2b6>
 800a23c:	e01e      	b.n	800a27c <UART_SetConfig+0x2e8>
 800a23e:	2300      	movs	r3, #0
 800a240:	77fb      	strb	r3, [r7, #31]
 800a242:	e04b      	b.n	800a2dc <UART_SetConfig+0x348>
 800a244:	2302      	movs	r3, #2
 800a246:	77fb      	strb	r3, [r7, #31]
 800a248:	e048      	b.n	800a2dc <UART_SetConfig+0x348>
 800a24a:	2304      	movs	r3, #4
 800a24c:	77fb      	strb	r3, [r7, #31]
 800a24e:	e045      	b.n	800a2dc <UART_SetConfig+0x348>
 800a250:	2308      	movs	r3, #8
 800a252:	77fb      	strb	r3, [r7, #31]
 800a254:	e042      	b.n	800a2dc <UART_SetConfig+0x348>
 800a256:	bf00      	nop
 800a258:	efff69f3 	.word	0xefff69f3
 800a25c:	40011000 	.word	0x40011000
 800a260:	40023800 	.word	0x40023800
 800a264:	40004400 	.word	0x40004400
 800a268:	40004800 	.word	0x40004800
 800a26c:	40004c00 	.word	0x40004c00
 800a270:	40005000 	.word	0x40005000
 800a274:	40011400 	.word	0x40011400
 800a278:	40007800 	.word	0x40007800
 800a27c:	2310      	movs	r3, #16
 800a27e:	77fb      	strb	r3, [r7, #31]
 800a280:	e02c      	b.n	800a2dc <UART_SetConfig+0x348>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a72      	ldr	r2, [pc, #456]	; (800a450 <UART_SetConfig+0x4bc>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d125      	bne.n	800a2d8 <UART_SetConfig+0x344>
 800a28c:	4b71      	ldr	r3, [pc, #452]	; (800a454 <UART_SetConfig+0x4c0>)
 800a28e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a292:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a296:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a29a:	d017      	beq.n	800a2cc <UART_SetConfig+0x338>
 800a29c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a2a0:	d817      	bhi.n	800a2d2 <UART_SetConfig+0x33e>
 800a2a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a2a6:	d00b      	beq.n	800a2c0 <UART_SetConfig+0x32c>
 800a2a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a2ac:	d811      	bhi.n	800a2d2 <UART_SetConfig+0x33e>
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d003      	beq.n	800a2ba <UART_SetConfig+0x326>
 800a2b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a2b6:	d006      	beq.n	800a2c6 <UART_SetConfig+0x332>
 800a2b8:	e00b      	b.n	800a2d2 <UART_SetConfig+0x33e>
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	77fb      	strb	r3, [r7, #31]
 800a2be:	e00d      	b.n	800a2dc <UART_SetConfig+0x348>
 800a2c0:	2302      	movs	r3, #2
 800a2c2:	77fb      	strb	r3, [r7, #31]
 800a2c4:	e00a      	b.n	800a2dc <UART_SetConfig+0x348>
 800a2c6:	2304      	movs	r3, #4
 800a2c8:	77fb      	strb	r3, [r7, #31]
 800a2ca:	e007      	b.n	800a2dc <UART_SetConfig+0x348>
 800a2cc:	2308      	movs	r3, #8
 800a2ce:	77fb      	strb	r3, [r7, #31]
 800a2d0:	e004      	b.n	800a2dc <UART_SetConfig+0x348>
 800a2d2:	2310      	movs	r3, #16
 800a2d4:	77fb      	strb	r3, [r7, #31]
 800a2d6:	e001      	b.n	800a2dc <UART_SetConfig+0x348>
 800a2d8:	2310      	movs	r3, #16
 800a2da:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	69db      	ldr	r3, [r3, #28]
 800a2e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a2e4:	d15b      	bne.n	800a39e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800a2e6:	7ffb      	ldrb	r3, [r7, #31]
 800a2e8:	2b08      	cmp	r3, #8
 800a2ea:	d828      	bhi.n	800a33e <UART_SetConfig+0x3aa>
 800a2ec:	a201      	add	r2, pc, #4	; (adr r2, 800a2f4 <UART_SetConfig+0x360>)
 800a2ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2f2:	bf00      	nop
 800a2f4:	0800a319 	.word	0x0800a319
 800a2f8:	0800a321 	.word	0x0800a321
 800a2fc:	0800a329 	.word	0x0800a329
 800a300:	0800a33f 	.word	0x0800a33f
 800a304:	0800a32f 	.word	0x0800a32f
 800a308:	0800a33f 	.word	0x0800a33f
 800a30c:	0800a33f 	.word	0x0800a33f
 800a310:	0800a33f 	.word	0x0800a33f
 800a314:	0800a337 	.word	0x0800a337
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a318:	f7fd fb3c 	bl	8007994 <HAL_RCC_GetPCLK1Freq>
 800a31c:	61b8      	str	r0, [r7, #24]
        break;
 800a31e:	e013      	b.n	800a348 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a320:	f7fd fb4c 	bl	80079bc <HAL_RCC_GetPCLK2Freq>
 800a324:	61b8      	str	r0, [r7, #24]
        break;
 800a326:	e00f      	b.n	800a348 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a328:	4b4b      	ldr	r3, [pc, #300]	; (800a458 <UART_SetConfig+0x4c4>)
 800a32a:	61bb      	str	r3, [r7, #24]
        break;
 800a32c:	e00c      	b.n	800a348 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a32e:	f7fd fa21 	bl	8007774 <HAL_RCC_GetSysClockFreq>
 800a332:	61b8      	str	r0, [r7, #24]
        break;
 800a334:	e008      	b.n	800a348 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a33a:	61bb      	str	r3, [r7, #24]
        break;
 800a33c:	e004      	b.n	800a348 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800a33e:	2300      	movs	r3, #0
 800a340:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a342:	2301      	movs	r3, #1
 800a344:	77bb      	strb	r3, [r7, #30]
        break;
 800a346:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a348:	69bb      	ldr	r3, [r7, #24]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d074      	beq.n	800a438 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a34e:	69bb      	ldr	r3, [r7, #24]
 800a350:	005a      	lsls	r2, r3, #1
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	085b      	lsrs	r3, r3, #1
 800a358:	441a      	add	r2, r3
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	685b      	ldr	r3, [r3, #4]
 800a35e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a362:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	2b0f      	cmp	r3, #15
 800a368:	d916      	bls.n	800a398 <UART_SetConfig+0x404>
 800a36a:	693b      	ldr	r3, [r7, #16]
 800a36c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a370:	d212      	bcs.n	800a398 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	b29b      	uxth	r3, r3
 800a376:	f023 030f 	bic.w	r3, r3, #15
 800a37a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a37c:	693b      	ldr	r3, [r7, #16]
 800a37e:	085b      	lsrs	r3, r3, #1
 800a380:	b29b      	uxth	r3, r3
 800a382:	f003 0307 	and.w	r3, r3, #7
 800a386:	b29a      	uxth	r2, r3
 800a388:	89fb      	ldrh	r3, [r7, #14]
 800a38a:	4313      	orrs	r3, r2
 800a38c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	89fa      	ldrh	r2, [r7, #14]
 800a394:	60da      	str	r2, [r3, #12]
 800a396:	e04f      	b.n	800a438 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a398:	2301      	movs	r3, #1
 800a39a:	77bb      	strb	r3, [r7, #30]
 800a39c:	e04c      	b.n	800a438 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a39e:	7ffb      	ldrb	r3, [r7, #31]
 800a3a0:	2b08      	cmp	r3, #8
 800a3a2:	d828      	bhi.n	800a3f6 <UART_SetConfig+0x462>
 800a3a4:	a201      	add	r2, pc, #4	; (adr r2, 800a3ac <UART_SetConfig+0x418>)
 800a3a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3aa:	bf00      	nop
 800a3ac:	0800a3d1 	.word	0x0800a3d1
 800a3b0:	0800a3d9 	.word	0x0800a3d9
 800a3b4:	0800a3e1 	.word	0x0800a3e1
 800a3b8:	0800a3f7 	.word	0x0800a3f7
 800a3bc:	0800a3e7 	.word	0x0800a3e7
 800a3c0:	0800a3f7 	.word	0x0800a3f7
 800a3c4:	0800a3f7 	.word	0x0800a3f7
 800a3c8:	0800a3f7 	.word	0x0800a3f7
 800a3cc:	0800a3ef 	.word	0x0800a3ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3d0:	f7fd fae0 	bl	8007994 <HAL_RCC_GetPCLK1Freq>
 800a3d4:	61b8      	str	r0, [r7, #24]
        break;
 800a3d6:	e013      	b.n	800a400 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a3d8:	f7fd faf0 	bl	80079bc <HAL_RCC_GetPCLK2Freq>
 800a3dc:	61b8      	str	r0, [r7, #24]
        break;
 800a3de:	e00f      	b.n	800a400 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a3e0:	4b1d      	ldr	r3, [pc, #116]	; (800a458 <UART_SetConfig+0x4c4>)
 800a3e2:	61bb      	str	r3, [r7, #24]
        break;
 800a3e4:	e00c      	b.n	800a400 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a3e6:	f7fd f9c5 	bl	8007774 <HAL_RCC_GetSysClockFreq>
 800a3ea:	61b8      	str	r0, [r7, #24]
        break;
 800a3ec:	e008      	b.n	800a400 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3f2:	61bb      	str	r3, [r7, #24]
        break;
 800a3f4:	e004      	b.n	800a400 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	77bb      	strb	r3, [r7, #30]
        break;
 800a3fe:	bf00      	nop
    }

    if (pclk != 0U)
 800a400:	69bb      	ldr	r3, [r7, #24]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d018      	beq.n	800a438 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	685b      	ldr	r3, [r3, #4]
 800a40a:	085a      	lsrs	r2, r3, #1
 800a40c:	69bb      	ldr	r3, [r7, #24]
 800a40e:	441a      	add	r2, r3
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	685b      	ldr	r3, [r3, #4]
 800a414:	fbb2 f3f3 	udiv	r3, r2, r3
 800a418:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a41a:	693b      	ldr	r3, [r7, #16]
 800a41c:	2b0f      	cmp	r3, #15
 800a41e:	d909      	bls.n	800a434 <UART_SetConfig+0x4a0>
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a426:	d205      	bcs.n	800a434 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	b29a      	uxth	r2, r3
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	60da      	str	r2, [r3, #12]
 800a432:	e001      	b.n	800a438 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a434:	2301      	movs	r3, #1
 800a436:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2200      	movs	r2, #0
 800a43c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2200      	movs	r2, #0
 800a442:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800a444:	7fbb      	ldrb	r3, [r7, #30]
}
 800a446:	4618      	mov	r0, r3
 800a448:	3720      	adds	r7, #32
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}
 800a44e:	bf00      	nop
 800a450:	40007c00 	.word	0x40007c00
 800a454:	40023800 	.word	0x40023800
 800a458:	00f42400 	.word	0x00f42400

0800a45c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a45c:	b480      	push	{r7}
 800a45e:	b083      	sub	sp, #12
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a468:	f003 0301 	and.w	r3, r3, #1
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d00a      	beq.n	800a486 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	685b      	ldr	r3, [r3, #4]
 800a476:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	430a      	orrs	r2, r1
 800a484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a48a:	f003 0302 	and.w	r3, r3, #2
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d00a      	beq.n	800a4a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	685b      	ldr	r3, [r3, #4]
 800a498:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	430a      	orrs	r2, r1
 800a4a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4ac:	f003 0304 	and.w	r3, r3, #4
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d00a      	beq.n	800a4ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	430a      	orrs	r2, r1
 800a4c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4ce:	f003 0308 	and.w	r3, r3, #8
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d00a      	beq.n	800a4ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	685b      	ldr	r3, [r3, #4]
 800a4dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	430a      	orrs	r2, r1
 800a4ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4f0:	f003 0310 	and.w	r3, r3, #16
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d00a      	beq.n	800a50e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	689b      	ldr	r3, [r3, #8]
 800a4fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	430a      	orrs	r2, r1
 800a50c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a512:	f003 0320 	and.w	r3, r3, #32
 800a516:	2b00      	cmp	r3, #0
 800a518:	d00a      	beq.n	800a530 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	430a      	orrs	r2, r1
 800a52e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d01a      	beq.n	800a572 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	430a      	orrs	r2, r1
 800a550:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a556:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a55a:	d10a      	bne.n	800a572 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	685b      	ldr	r3, [r3, #4]
 800a562:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	430a      	orrs	r2, r1
 800a570:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d00a      	beq.n	800a594 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	685b      	ldr	r3, [r3, #4]
 800a584:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	430a      	orrs	r2, r1
 800a592:	605a      	str	r2, [r3, #4]
  }
}
 800a594:	bf00      	nop
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b086      	sub	sp, #24
 800a5a4:	af02      	add	r7, sp, #8
 800a5a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a5b0:	f7fa fbd0 	bl	8004d54 <HAL_GetTick>
 800a5b4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f003 0308 	and.w	r3, r3, #8
 800a5c0:	2b08      	cmp	r3, #8
 800a5c2:	d10e      	bne.n	800a5e2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a5c8:	9300      	str	r3, [sp, #0]
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f000 f81b 	bl	800a60e <UART_WaitOnFlagUntilTimeout>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d001      	beq.n	800a5e2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5de:	2303      	movs	r3, #3
 800a5e0:	e011      	b.n	800a606 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2220      	movs	r2, #32
 800a5e6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2220      	movs	r2, #32
 800a5ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2200      	movs	r2, #0
 800a600:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800a604:	2300      	movs	r3, #0
}
 800a606:	4618      	mov	r0, r3
 800a608:	3710      	adds	r7, #16
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}

0800a60e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a60e:	b580      	push	{r7, lr}
 800a610:	b09c      	sub	sp, #112	; 0x70
 800a612:	af00      	add	r7, sp, #0
 800a614:	60f8      	str	r0, [r7, #12]
 800a616:	60b9      	str	r1, [r7, #8]
 800a618:	603b      	str	r3, [r7, #0]
 800a61a:	4613      	mov	r3, r2
 800a61c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a61e:	e0a7      	b.n	800a770 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a620:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a622:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a626:	f000 80a3 	beq.w	800a770 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a62a:	f7fa fb93 	bl	8004d54 <HAL_GetTick>
 800a62e:	4602      	mov	r2, r0
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	1ad3      	subs	r3, r2, r3
 800a634:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a636:	429a      	cmp	r2, r3
 800a638:	d302      	bcc.n	800a640 <UART_WaitOnFlagUntilTimeout+0x32>
 800a63a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d13f      	bne.n	800a6c0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a646:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a648:	e853 3f00 	ldrex	r3, [r3]
 800a64c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a64e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a650:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a654:	667b      	str	r3, [r7, #100]	; 0x64
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	461a      	mov	r2, r3
 800a65c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a65e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a660:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a662:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a664:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a666:	e841 2300 	strex	r3, r2, [r1]
 800a66a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a66c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d1e6      	bne.n	800a640 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	3308      	adds	r3, #8
 800a678:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a67a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a67c:	e853 3f00 	ldrex	r3, [r3]
 800a680:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a684:	f023 0301 	bic.w	r3, r3, #1
 800a688:	663b      	str	r3, [r7, #96]	; 0x60
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	3308      	adds	r3, #8
 800a690:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a692:	64ba      	str	r2, [r7, #72]	; 0x48
 800a694:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a696:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a698:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a69a:	e841 2300 	strex	r3, r2, [r1]
 800a69e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a6a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d1e5      	bne.n	800a672 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	2220      	movs	r2, #32
 800a6aa:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	2220      	movs	r2, #32
 800a6b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800a6bc:	2303      	movs	r3, #3
 800a6be:	e068      	b.n	800a792 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f003 0304 	and.w	r3, r3, #4
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d050      	beq.n	800a770 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	69db      	ldr	r3, [r3, #28]
 800a6d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a6d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a6dc:	d148      	bne.n	800a770 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a6e6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6f0:	e853 3f00 	ldrex	r3, [r3]
 800a6f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a6f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a6fc:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	461a      	mov	r2, r3
 800a704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a706:	637b      	str	r3, [r7, #52]	; 0x34
 800a708:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a70a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a70c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a70e:	e841 2300 	strex	r3, r2, [r1]
 800a712:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a716:	2b00      	cmp	r3, #0
 800a718:	d1e6      	bne.n	800a6e8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	3308      	adds	r3, #8
 800a720:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	e853 3f00 	ldrex	r3, [r3]
 800a728:	613b      	str	r3, [r7, #16]
   return(result);
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	f023 0301 	bic.w	r3, r3, #1
 800a730:	66bb      	str	r3, [r7, #104]	; 0x68
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	3308      	adds	r3, #8
 800a738:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a73a:	623a      	str	r2, [r7, #32]
 800a73c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a73e:	69f9      	ldr	r1, [r7, #28]
 800a740:	6a3a      	ldr	r2, [r7, #32]
 800a742:	e841 2300 	strex	r3, r2, [r1]
 800a746:	61bb      	str	r3, [r7, #24]
   return(result);
 800a748:	69bb      	ldr	r3, [r7, #24]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d1e5      	bne.n	800a71a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2220      	movs	r2, #32
 800a752:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2220      	movs	r2, #32
 800a758:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	2220      	movs	r2, #32
 800a760:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2200      	movs	r2, #0
 800a768:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800a76c:	2303      	movs	r3, #3
 800a76e:	e010      	b.n	800a792 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	69da      	ldr	r2, [r3, #28]
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	4013      	ands	r3, r2
 800a77a:	68ba      	ldr	r2, [r7, #8]
 800a77c:	429a      	cmp	r2, r3
 800a77e:	bf0c      	ite	eq
 800a780:	2301      	moveq	r3, #1
 800a782:	2300      	movne	r3, #0
 800a784:	b2db      	uxtb	r3, r3
 800a786:	461a      	mov	r2, r3
 800a788:	79fb      	ldrb	r3, [r7, #7]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	f43f af48 	beq.w	800a620 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a790:	2300      	movs	r3, #0
}
 800a792:	4618      	mov	r0, r3
 800a794:	3770      	adds	r7, #112	; 0x70
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
	...

0800a79c <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b087      	sub	sp, #28
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
 800a7a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	681a      	ldr	r2, [r3, #0]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7b0:	683a      	ldr	r2, [r7, #0]
 800a7b2:	6812      	ldr	r2, [r2, #0]
 800a7b4:	f023 0101 	bic.w	r1, r3, #1
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	689b      	ldr	r3, [r3, #8]
 800a7c2:	2b08      	cmp	r3, #8
 800a7c4:	d102      	bne.n	800a7cc <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a7c6:	2340      	movs	r3, #64	; 0x40
 800a7c8:	617b      	str	r3, [r7, #20]
 800a7ca:	e001      	b.n	800a7d0 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800a7dc:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800a7e2:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800a7e8:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800a7ee:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 800a7f4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800a7fa:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 800a800:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 800a806:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 800a80c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 800a812:	4313      	orrs	r3, r2
 800a814:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a81a:	693a      	ldr	r2, [r7, #16]
 800a81c:	4313      	orrs	r3, r2
 800a81e:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a824:	693a      	ldr	r2, [r7, #16]
 800a826:	4313      	orrs	r3, r2
 800a828:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a82e:	693a      	ldr	r2, [r7, #16]
 800a830:	4313      	orrs	r3, r2
 800a832:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCR1_MBKEN                |
 800a834:	4b20      	ldr	r3, [pc, #128]	; (800a8b8 <FMC_NORSRAM_Init+0x11c>)
 800a836:	60fb      	str	r3, [r7, #12]
          FMC_BCR1_WAITEN               |
          FMC_BCR1_EXTMOD               |
          FMC_BCR1_ASYNCWAIT            |
          FMC_BCR1_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a83e:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a846:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_CPSIZE;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800a84e:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	681a      	ldr	r2, [r3, #0]
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	43db      	mvns	r3, r3
 800a85e:	ea02 0103 	and.w	r1, r2, r3
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	681a      	ldr	r2, [r3, #0]
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	4319      	orrs	r1, r3
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a874:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a878:	d10c      	bne.n	800a894 <FMC_NORSRAM_Init+0xf8>
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d008      	beq.n	800a894 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a88e:	431a      	orrs	r2, r3
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d006      	beq.n	800a8aa <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681a      	ldr	r2, [r3, #0]
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8a4:	431a      	orrs	r2, r3
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a8aa:	2300      	movs	r3, #0
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	371c      	adds	r7, #28
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b6:	4770      	bx	lr
 800a8b8:	0008fb7f 	.word	0x0008fb7f

0800a8bc <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b087      	sub	sp, #28
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	60f8      	str	r0, [r7, #12]
 800a8c4:	60b9      	str	r1, [r7, #8]
 800a8c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	1c5a      	adds	r2, r3, #1
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8d2:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	681a      	ldr	r2, [r3, #0]
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	685b      	ldr	r3, [r3, #4]
 800a8de:	011b      	lsls	r3, r3, #4
 800a8e0:	431a      	orrs	r2, r3
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	021b      	lsls	r3, r3, #8
 800a8e8:	431a      	orrs	r2, r3
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	68db      	ldr	r3, [r3, #12]
 800a8ee:	041b      	lsls	r3, r3, #16
 800a8f0:	431a      	orrs	r2, r3
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	691b      	ldr	r3, [r3, #16]
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	051b      	lsls	r3, r3, #20
 800a8fa:	431a      	orrs	r2, r3
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	695b      	ldr	r3, [r3, #20]
 800a900:	3b02      	subs	r3, #2
 800a902:	061b      	lsls	r3, r3, #24
 800a904:	431a      	orrs	r2, r3
 800a906:	68bb      	ldr	r3, [r7, #8]
 800a908:	699b      	ldr	r3, [r3, #24]
 800a90a:	4313      	orrs	r3, r2
 800a90c:	687a      	ldr	r2, [r7, #4]
 800a90e:	3201      	adds	r2, #1
 800a910:	4319      	orrs	r1, r3
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTR1_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTR1_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a920:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a924:	d113      	bne.n	800a94e <FMC_NORSRAM_Timing_Init+0x92>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTR1_CLKDIV_Pos));
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	685b      	ldr	r3, [r3, #4]
 800a92a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a92e:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTR1_CLKDIV_Pos);
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	691b      	ldr	r3, [r3, #16]
 800a934:	3b01      	subs	r3, #1
 800a936:	051b      	lsls	r3, r3, #20
 800a938:	697a      	ldr	r2, [r7, #20]
 800a93a:	4313      	orrs	r3, r2
 800a93c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTR1_CLKDIV, tmpr);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	685b      	ldr	r3, [r3, #4]
 800a942:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	431a      	orrs	r2, r3
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a94e:	2300      	movs	r3, #0
}
 800a950:	4618      	mov	r0, r3
 800a952:	371c      	adds	r7, #28
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr

0800a95c <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800a95c:	b480      	push	{r7}
 800a95e:	b085      	sub	sp, #20
 800a960:	af00      	add	r7, sp, #0
 800a962:	60f8      	str	r0, [r7, #12]
 800a964:	60b9      	str	r1, [r7, #8]
 800a966:	607a      	str	r2, [r7, #4]
 800a968:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a970:	d11d      	bne.n	800a9ae <FMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a97a:	4b13      	ldr	r3, [pc, #76]	; (800a9c8 <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800a97c:	4013      	ands	r3, r2
 800a97e:	68ba      	ldr	r2, [r7, #8]
 800a980:	6811      	ldr	r1, [r2, #0]
 800a982:	68ba      	ldr	r2, [r7, #8]
 800a984:	6852      	ldr	r2, [r2, #4]
 800a986:	0112      	lsls	r2, r2, #4
 800a988:	4311      	orrs	r1, r2
 800a98a:	68ba      	ldr	r2, [r7, #8]
 800a98c:	6892      	ldr	r2, [r2, #8]
 800a98e:	0212      	lsls	r2, r2, #8
 800a990:	4311      	orrs	r1, r2
 800a992:	68ba      	ldr	r2, [r7, #8]
 800a994:	6992      	ldr	r2, [r2, #24]
 800a996:	4311      	orrs	r1, r2
 800a998:	68ba      	ldr	r2, [r7, #8]
 800a99a:	68d2      	ldr	r2, [r2, #12]
 800a99c:	0412      	lsls	r2, r2, #16
 800a99e:	430a      	orrs	r2, r1
 800a9a0:	ea43 0102 	orr.w	r1, r3, r2
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	687a      	ldr	r2, [r7, #4]
 800a9a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a9ac:	e005      	b.n	800a9ba <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	687a      	ldr	r2, [r7, #4]
 800a9b2:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a9b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800a9ba:	2300      	movs	r3, #0
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3714      	adds	r7, #20
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr
 800a9c8:	cff00000 	.word	0xcff00000

0800a9cc <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800a9cc:	b084      	sub	sp, #16
 800a9ce:	b480      	push	{r7}
 800a9d0:	b085      	sub	sp, #20
 800a9d2:	af00      	add	r7, sp, #0
 800a9d4:	6078      	str	r0, [r7, #4]
 800a9d6:	f107 001c 	add.w	r0, r7, #28
 800a9da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a9e2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a9e4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a9e6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800a9ea:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a9ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800a9ee:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a9f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800a9f2:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a9f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800a9f6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a9f8:	68fa      	ldr	r2, [r7, #12]
 800a9fa:	4313      	orrs	r3, r2
 800a9fc:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	685a      	ldr	r2, [r3, #4]
 800aa02:	4b07      	ldr	r3, [pc, #28]	; (800aa20 <SDMMC_Init+0x54>)
 800aa04:	4013      	ands	r3, r2
 800aa06:	68fa      	ldr	r2, [r7, #12]
 800aa08:	431a      	orrs	r2, r3
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800aa0e:	2300      	movs	r3, #0
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3714      	adds	r7, #20
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	b004      	add	sp, #16
 800aa1c:	4770      	bx	lr
 800aa1e:	bf00      	nop
 800aa20:	ffff8100 	.word	0xffff8100

0800aa24 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b083      	sub	sp, #12
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800aa32:	4618      	mov	r0, r3
 800aa34:	370c      	adds	r7, #12
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr

0800aa3e <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800aa3e:	b480      	push	{r7}
 800aa40:	b083      	sub	sp, #12
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	6078      	str	r0, [r7, #4]
 800aa46:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	681a      	ldr	r2, [r3, #0]
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aa52:	2300      	movs	r3, #0
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	370c      	adds	r7, #12
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr

0800aa60 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800aa60:	b480      	push	{r7}
 800aa62:	b083      	sub	sp, #12
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2203      	movs	r2, #3
 800aa6c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800aa6e:	2300      	movs	r3, #0
}
 800aa70:	4618      	mov	r0, r3
 800aa72:	370c      	adds	r7, #12
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr

0800aa7c <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b083      	sub	sp, #12
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	f003 0303 	and.w	r3, r3, #3
}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	370c      	adds	r7, #12
 800aa90:	46bd      	mov	sp, r7
 800aa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa96:	4770      	bx	lr

0800aa98 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b085      	sub	sp, #20
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
 800aaa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	681a      	ldr	r2, [r3, #0]
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800aab6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800aabc:	431a      	orrs	r2, r3
                       Command->CPSM);
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800aac2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800aac4:	68fa      	ldr	r2, [r7, #12]
 800aac6:	4313      	orrs	r3, r2
 800aac8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	68da      	ldr	r2, [r3, #12]
 800aace:	4b06      	ldr	r3, [pc, #24]	; (800aae8 <SDMMC_SendCommand+0x50>)
 800aad0:	4013      	ands	r3, r2
 800aad2:	68fa      	ldr	r2, [r7, #12]
 800aad4:	431a      	orrs	r2, r3
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3714      	adds	r7, #20
 800aae0:	46bd      	mov	sp, r7
 800aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae6:	4770      	bx	lr
 800aae8:	fffff000 	.word	0xfffff000

0800aaec <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b083      	sub	sp, #12
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	691b      	ldr	r3, [r3, #16]
 800aaf8:	b2db      	uxtb	r3, r3
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	370c      	adds	r7, #12
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr

0800ab06 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800ab06:	b480      	push	{r7}
 800ab08:	b085      	sub	sp, #20
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
 800ab0e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	3314      	adds	r3, #20
 800ab14:	461a      	mov	r2, r3
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	4413      	add	r3, r2
 800ab1a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
}  
 800ab20:	4618      	mov	r0, r3
 800ab22:	3714      	adds	r7, #20
 800ab24:	46bd      	mov	sp, r7
 800ab26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2a:	4770      	bx	lr

0800ab2c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800ab2c:	b480      	push	{r7}
 800ab2e:	b085      	sub	sp, #20
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
 800ab34:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ab36:	2300      	movs	r3, #0
 800ab38:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	681a      	ldr	r2, [r3, #0]
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	685a      	ldr	r2, [r3, #4]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ab52:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800ab58:	431a      	orrs	r2, r3
                       Data->DPSM);
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800ab5e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ab60:	68fa      	ldr	r2, [r7, #12]
 800ab62:	4313      	orrs	r3, r2
 800ab64:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab6a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	431a      	orrs	r2, r3
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ab76:	2300      	movs	r3, #0

}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3714      	adds	r7, #20
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab82:	4770      	bx	lr

0800ab84 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b088      	sub	sp, #32
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800ab92:	2310      	movs	r3, #16
 800ab94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ab96:	2340      	movs	r3, #64	; 0x40
 800ab98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ab9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aba2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aba4:	f107 0308 	add.w	r3, r7, #8
 800aba8:	4619      	mov	r1, r3
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f7ff ff74 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800abb0:	f241 3288 	movw	r2, #5000	; 0x1388
 800abb4:	2110      	movs	r1, #16
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f000 f9d6 	bl	800af68 <SDMMC_GetCmdResp1>
 800abbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800abbe:	69fb      	ldr	r3, [r7, #28]
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3720      	adds	r7, #32
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}

0800abc8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b088      	sub	sp, #32
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800abd6:	2311      	movs	r3, #17
 800abd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800abda:	2340      	movs	r3, #64	; 0x40
 800abdc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800abde:	2300      	movs	r3, #0
 800abe0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800abe2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abe6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800abe8:	f107 0308 	add.w	r3, r7, #8
 800abec:	4619      	mov	r1, r3
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f7ff ff52 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800abf4:	f241 3288 	movw	r2, #5000	; 0x1388
 800abf8:	2111      	movs	r1, #17
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f000 f9b4 	bl	800af68 <SDMMC_GetCmdResp1>
 800ac00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac02:	69fb      	ldr	r3, [r7, #28]
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	3720      	adds	r7, #32
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}

0800ac0c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b088      	sub	sp, #32
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
 800ac14:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ac1a:	2312      	movs	r3, #18
 800ac1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ac1e:	2340      	movs	r3, #64	; 0x40
 800ac20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ac22:	2300      	movs	r3, #0
 800ac24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ac26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac2a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ac2c:	f107 0308 	add.w	r3, r7, #8
 800ac30:	4619      	mov	r1, r3
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	f7ff ff30 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800ac38:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac3c:	2112      	movs	r1, #18
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f000 f992 	bl	800af68 <SDMMC_GetCmdResp1>
 800ac44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac46:	69fb      	ldr	r3, [r7, #28]
}
 800ac48:	4618      	mov	r0, r3
 800ac4a:	3720      	adds	r7, #32
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	bd80      	pop	{r7, pc}

0800ac50 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b088      	sub	sp, #32
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
 800ac58:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800ac5e:	2318      	movs	r3, #24
 800ac60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ac62:	2340      	movs	r3, #64	; 0x40
 800ac64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ac66:	2300      	movs	r3, #0
 800ac68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ac6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac6e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ac70:	f107 0308 	add.w	r3, r7, #8
 800ac74:	4619      	mov	r1, r3
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f7ff ff0e 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800ac7c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac80:	2118      	movs	r1, #24
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f000 f970 	bl	800af68 <SDMMC_GetCmdResp1>
 800ac88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac8a:	69fb      	ldr	r3, [r7, #28]
}
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	3720      	adds	r7, #32
 800ac90:	46bd      	mov	sp, r7
 800ac92:	bd80      	pop	{r7, pc}

0800ac94 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b088      	sub	sp, #32
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
 800ac9c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800aca2:	2319      	movs	r3, #25
 800aca4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aca6:	2340      	movs	r3, #64	; 0x40
 800aca8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800acaa:	2300      	movs	r3, #0
 800acac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800acae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acb2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800acb4:	f107 0308 	add.w	r3, r7, #8
 800acb8:	4619      	mov	r1, r3
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f7ff feec 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800acc0:	f241 3288 	movw	r2, #5000	; 0x1388
 800acc4:	2119      	movs	r1, #25
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	f000 f94e 	bl	800af68 <SDMMC_GetCmdResp1>
 800accc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800acce:	69fb      	ldr	r3, [r7, #28]
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3720      	adds	r7, #32
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b088      	sub	sp, #32
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800ace0:	2300      	movs	r3, #0
 800ace2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800ace4:	230c      	movs	r3, #12
 800ace6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ace8:	2340      	movs	r3, #64	; 0x40
 800acea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800acec:	2300      	movs	r3, #0
 800acee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800acf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acf4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800acf6:	f107 0308 	add.w	r3, r7, #8
 800acfa:	4619      	mov	r1, r3
 800acfc:	6878      	ldr	r0, [r7, #4]
 800acfe:	f7ff fecb 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800ad02:	4a05      	ldr	r2, [pc, #20]	; (800ad18 <SDMMC_CmdStopTransfer+0x40>)
 800ad04:	210c      	movs	r1, #12
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f000 f92e 	bl	800af68 <SDMMC_GetCmdResp1>
 800ad0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad0e:	69fb      	ldr	r3, [r7, #28]
}
 800ad10:	4618      	mov	r0, r3
 800ad12:	3720      	adds	r7, #32
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd80      	pop	{r7, pc}
 800ad18:	05f5e100 	.word	0x05f5e100

0800ad1c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b08a      	sub	sp, #40	; 0x28
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	60f8      	str	r0, [r7, #12]
 800ad24:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ad2c:	2307      	movs	r3, #7
 800ad2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ad30:	2340      	movs	r3, #64	; 0x40
 800ad32:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ad34:	2300      	movs	r3, #0
 800ad36:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ad38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad3c:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ad3e:	f107 0310 	add.w	r3, r7, #16
 800ad42:	4619      	mov	r1, r3
 800ad44:	68f8      	ldr	r0, [r7, #12]
 800ad46:	f7ff fea7 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800ad4a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad4e:	2107      	movs	r1, #7
 800ad50:	68f8      	ldr	r0, [r7, #12]
 800ad52:	f000 f909 	bl	800af68 <SDMMC_GetCmdResp1>
 800ad56:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800ad58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	3728      	adds	r7, #40	; 0x28
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}

0800ad62 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800ad62:	b580      	push	{r7, lr}
 800ad64:	b088      	sub	sp, #32
 800ad66:	af00      	add	r7, sp, #0
 800ad68:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800ad6e:	2300      	movs	r3, #0
 800ad70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800ad72:	2300      	movs	r3, #0
 800ad74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ad76:	2300      	movs	r3, #0
 800ad78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ad7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad7e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ad80:	f107 0308 	add.w	r3, r7, #8
 800ad84:	4619      	mov	r1, r3
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f7ff fe86 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800ad8c:	6878      	ldr	r0, [r7, #4]
 800ad8e:	f000 fb23 	bl	800b3d8 <SDMMC_GetCmdError>
 800ad92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad94:	69fb      	ldr	r3, [r7, #28]
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	3720      	adds	r7, #32
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}

0800ad9e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800ad9e:	b580      	push	{r7, lr}
 800ada0:	b088      	sub	sp, #32
 800ada2:	af00      	add	r7, sp, #0
 800ada4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ada6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800adaa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800adac:	2308      	movs	r3, #8
 800adae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800adb0:	2340      	movs	r3, #64	; 0x40
 800adb2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800adb4:	2300      	movs	r3, #0
 800adb6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800adb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adbc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800adbe:	f107 0308 	add.w	r3, r7, #8
 800adc2:	4619      	mov	r1, r3
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f7ff fe67 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f000 fab6 	bl	800b33c <SDMMC_GetCmdResp7>
 800add0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800add2:	69fb      	ldr	r3, [r7, #28]
}
 800add4:	4618      	mov	r0, r3
 800add6:	3720      	adds	r7, #32
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}

0800addc <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b088      	sub	sp, #32
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
 800ade4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800adea:	2337      	movs	r3, #55	; 0x37
 800adec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800adee:	2340      	movs	r3, #64	; 0x40
 800adf0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800adf2:	2300      	movs	r3, #0
 800adf4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800adf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adfa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800adfc:	f107 0308 	add.w	r3, r7, #8
 800ae00:	4619      	mov	r1, r3
 800ae02:	6878      	ldr	r0, [r7, #4]
 800ae04:	f7ff fe48 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800ae08:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae0c:	2137      	movs	r1, #55	; 0x37
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f000 f8aa 	bl	800af68 <SDMMC_GetCmdResp1>
 800ae14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae16:	69fb      	ldr	r3, [r7, #28]
}
 800ae18:	4618      	mov	r0, r3
 800ae1a:	3720      	adds	r7, #32
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bd80      	pop	{r7, pc}

0800ae20 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b088      	sub	sp, #32
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
 800ae28:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800ae2a:	683a      	ldr	r2, [r7, #0]
 800ae2c:	4b0d      	ldr	r3, [pc, #52]	; (800ae64 <SDMMC_CmdAppOperCommand+0x44>)
 800ae2e:	4313      	orrs	r3, r2
 800ae30:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ae32:	2329      	movs	r3, #41	; 0x29
 800ae34:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ae36:	2340      	movs	r3, #64	; 0x40
 800ae38:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ae3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae42:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ae44:	f107 0308 	add.w	r3, r7, #8
 800ae48:	4619      	mov	r1, r3
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f7ff fe24 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f000 f9bf 	bl	800b1d4 <SDMMC_GetCmdResp3>
 800ae56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae58:	69fb      	ldr	r3, [r7, #28]
}
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	3720      	adds	r7, #32
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	bd80      	pop	{r7, pc}
 800ae62:	bf00      	nop
 800ae64:	80100000 	.word	0x80100000

0800ae68 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b088      	sub	sp, #32
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ae70:	2300      	movs	r3, #0
 800ae72:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ae74:	2302      	movs	r3, #2
 800ae76:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ae78:	23c0      	movs	r3, #192	; 0xc0
 800ae7a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ae80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae84:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ae86:	f107 0308 	add.w	r3, r7, #8
 800ae8a:	4619      	mov	r1, r3
 800ae8c:	6878      	ldr	r0, [r7, #4]
 800ae8e:	f7ff fe03 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f000 f956 	bl	800b144 <SDMMC_GetCmdResp2>
 800ae98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae9a:	69fb      	ldr	r3, [r7, #28]
}
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	3720      	adds	r7, #32
 800aea0:	46bd      	mov	sp, r7
 800aea2:	bd80      	pop	{r7, pc}

0800aea4 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b088      	sub	sp, #32
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
 800aeac:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800aeae:	683b      	ldr	r3, [r7, #0]
 800aeb0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800aeb2:	2309      	movs	r3, #9
 800aeb4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800aeb6:	23c0      	movs	r3, #192	; 0xc0
 800aeb8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aeba:	2300      	movs	r3, #0
 800aebc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aebe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aec2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aec4:	f107 0308 	add.w	r3, r7, #8
 800aec8:	4619      	mov	r1, r3
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f7ff fde4 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800aed0:	6878      	ldr	r0, [r7, #4]
 800aed2:	f000 f937 	bl	800b144 <SDMMC_GetCmdResp2>
 800aed6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aed8:	69fb      	ldr	r3, [r7, #28]
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3720      	adds	r7, #32
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}

0800aee2 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800aee2:	b580      	push	{r7, lr}
 800aee4:	b088      	sub	sp, #32
 800aee6:	af00      	add	r7, sp, #0
 800aee8:	6078      	str	r0, [r7, #4]
 800aeea:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800aeec:	2300      	movs	r3, #0
 800aeee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800aef0:	2303      	movs	r3, #3
 800aef2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aef4:	2340      	movs	r3, #64	; 0x40
 800aef6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aef8:	2300      	movs	r3, #0
 800aefa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aefc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af00:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800af02:	f107 0308 	add.w	r3, r7, #8
 800af06:	4619      	mov	r1, r3
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f7ff fdc5 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800af0e:	683a      	ldr	r2, [r7, #0]
 800af10:	2103      	movs	r1, #3
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f000 f99c 	bl	800b250 <SDMMC_GetCmdResp6>
 800af18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af1a:	69fb      	ldr	r3, [r7, #28]
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3720      	adds	r7, #32
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}

0800af24 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b088      	sub	sp, #32
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800af32:	230d      	movs	r3, #13
 800af34:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800af36:	2340      	movs	r3, #64	; 0x40
 800af38:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800af3a:	2300      	movs	r3, #0
 800af3c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800af3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af42:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800af44:	f107 0308 	add.w	r3, r7, #8
 800af48:	4619      	mov	r1, r3
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f7ff fda4 	bl	800aa98 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800af50:	f241 3288 	movw	r2, #5000	; 0x1388
 800af54:	210d      	movs	r1, #13
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f000 f806 	bl	800af68 <SDMMC_GetCmdResp1>
 800af5c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af5e:	69fb      	ldr	r3, [r7, #28]
}
 800af60:	4618      	mov	r0, r3
 800af62:	3720      	adds	r7, #32
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}

0800af68 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b088      	sub	sp, #32
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	460b      	mov	r3, r1
 800af72:	607a      	str	r2, [r7, #4]
 800af74:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800af76:	4b70      	ldr	r3, [pc, #448]	; (800b138 <SDMMC_GetCmdResp1+0x1d0>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	4a70      	ldr	r2, [pc, #448]	; (800b13c <SDMMC_GetCmdResp1+0x1d4>)
 800af7c:	fba2 2303 	umull	r2, r3, r2, r3
 800af80:	0a5a      	lsrs	r2, r3, #9
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	fb02 f303 	mul.w	r3, r2, r3
 800af88:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800af8a:	69fb      	ldr	r3, [r7, #28]
 800af8c:	1e5a      	subs	r2, r3, #1
 800af8e:	61fa      	str	r2, [r7, #28]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d102      	bne.n	800af9a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800af94:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800af98:	e0c9      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af9e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800afa0:	69bb      	ldr	r3, [r7, #24]
 800afa2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d0ef      	beq.n	800af8a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800afaa:	69bb      	ldr	r3, [r7, #24]
 800afac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d1ea      	bne.n	800af8a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afb8:	f003 0304 	and.w	r3, r3, #4
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d004      	beq.n	800afca <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	2204      	movs	r2, #4
 800afc4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800afc6:	2304      	movs	r3, #4
 800afc8:	e0b1      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afce:	f003 0301 	and.w	r3, r3, #1
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d004      	beq.n	800afe0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	2201      	movs	r2, #1
 800afda:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800afdc:	2301      	movs	r3, #1
 800afde:	e0a6      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	22c5      	movs	r2, #197	; 0xc5
 800afe4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800afe6:	68f8      	ldr	r0, [r7, #12]
 800afe8:	f7ff fd80 	bl	800aaec <SDMMC_GetCommandResponse>
 800afec:	4603      	mov	r3, r0
 800afee:	461a      	mov	r2, r3
 800aff0:	7afb      	ldrb	r3, [r7, #11]
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d001      	beq.n	800affa <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aff6:	2301      	movs	r3, #1
 800aff8:	e099      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800affa:	2100      	movs	r1, #0
 800affc:	68f8      	ldr	r0, [r7, #12]
 800affe:	f7ff fd82 	bl	800ab06 <SDMMC_GetResponse>
 800b002:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b004:	697a      	ldr	r2, [r7, #20]
 800b006:	4b4e      	ldr	r3, [pc, #312]	; (800b140 <SDMMC_GetCmdResp1+0x1d8>)
 800b008:	4013      	ands	r3, r2
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d101      	bne.n	800b012 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b00e:	2300      	movs	r3, #0
 800b010:	e08d      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	2b00      	cmp	r3, #0
 800b016:	da02      	bge.n	800b01e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b018:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b01c:	e087      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b024:	2b00      	cmp	r3, #0
 800b026:	d001      	beq.n	800b02c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b028:	2340      	movs	r3, #64	; 0x40
 800b02a:	e080      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b032:	2b00      	cmp	r3, #0
 800b034:	d001      	beq.n	800b03a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b036:	2380      	movs	r3, #128	; 0x80
 800b038:	e079      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b03a:	697b      	ldr	r3, [r7, #20]
 800b03c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b040:	2b00      	cmp	r3, #0
 800b042:	d002      	beq.n	800b04a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b044:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b048:	e071      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b04a:	697b      	ldr	r3, [r7, #20]
 800b04c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b050:	2b00      	cmp	r3, #0
 800b052:	d002      	beq.n	800b05a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b054:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b058:	e069      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b05a:	697b      	ldr	r3, [r7, #20]
 800b05c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b060:	2b00      	cmp	r3, #0
 800b062:	d002      	beq.n	800b06a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b064:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b068:	e061      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b070:	2b00      	cmp	r3, #0
 800b072:	d002      	beq.n	800b07a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b074:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b078:	e059      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b07a:	697b      	ldr	r3, [r7, #20]
 800b07c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b080:	2b00      	cmp	r3, #0
 800b082:	d002      	beq.n	800b08a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b084:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b088:	e051      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b090:	2b00      	cmp	r3, #0
 800b092:	d002      	beq.n	800b09a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b094:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b098:	e049      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b09a:	697b      	ldr	r3, [r7, #20]
 800b09c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d002      	beq.n	800b0aa <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b0a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b0a8:	e041      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b0aa:	697b      	ldr	r3, [r7, #20]
 800b0ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d002      	beq.n	800b0ba <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b0b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b0b8:	e039      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b0ba:	697b      	ldr	r3, [r7, #20]
 800b0bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d002      	beq.n	800b0ca <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b0c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b0c8:	e031      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d002      	beq.n	800b0da <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b0d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b0d8:	e029      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b0da:	697b      	ldr	r3, [r7, #20]
 800b0dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d002      	beq.n	800b0ea <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b0e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b0e8:	e021      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d002      	beq.n	800b0fa <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b0f4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b0f8:	e019      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b100:	2b00      	cmp	r3, #0
 800b102:	d002      	beq.n	800b10a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b104:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b108:	e011      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b10a:	697b      	ldr	r3, [r7, #20]
 800b10c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b110:	2b00      	cmp	r3, #0
 800b112:	d002      	beq.n	800b11a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b114:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b118:	e009      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b11a:	697b      	ldr	r3, [r7, #20]
 800b11c:	f003 0308 	and.w	r3, r3, #8
 800b120:	2b00      	cmp	r3, #0
 800b122:	d002      	beq.n	800b12a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b124:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b128:	e001      	b.n	800b12e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b12a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b12e:	4618      	mov	r0, r3
 800b130:	3720      	adds	r7, #32
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
 800b136:	bf00      	nop
 800b138:	20000098 	.word	0x20000098
 800b13c:	10624dd3 	.word	0x10624dd3
 800b140:	fdffe008 	.word	0xfdffe008

0800b144 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800b144:	b480      	push	{r7}
 800b146:	b085      	sub	sp, #20
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b14c:	4b1f      	ldr	r3, [pc, #124]	; (800b1cc <SDMMC_GetCmdResp2+0x88>)
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	4a1f      	ldr	r2, [pc, #124]	; (800b1d0 <SDMMC_GetCmdResp2+0x8c>)
 800b152:	fba2 2303 	umull	r2, r3, r2, r3
 800b156:	0a5b      	lsrs	r3, r3, #9
 800b158:	f241 3288 	movw	r2, #5000	; 0x1388
 800b15c:	fb02 f303 	mul.w	r3, r2, r3
 800b160:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	1e5a      	subs	r2, r3, #1
 800b166:	60fa      	str	r2, [r7, #12]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d102      	bne.n	800b172 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b16c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b170:	e026      	b.n	800b1c0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b176:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d0ef      	beq.n	800b162 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d1ea      	bne.n	800b162 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b190:	f003 0304 	and.w	r3, r3, #4
 800b194:	2b00      	cmp	r3, #0
 800b196:	d004      	beq.n	800b1a2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2204      	movs	r2, #4
 800b19c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b19e:	2304      	movs	r3, #4
 800b1a0:	e00e      	b.n	800b1c0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1a6:	f003 0301 	and.w	r3, r3, #1
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d004      	beq.n	800b1b8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2201      	movs	r2, #1
 800b1b2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	e003      	b.n	800b1c0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	22c5      	movs	r2, #197	; 0xc5
 800b1bc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b1be:	2300      	movs	r3, #0
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3714      	adds	r7, #20
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr
 800b1cc:	20000098 	.word	0x20000098
 800b1d0:	10624dd3 	.word	0x10624dd3

0800b1d4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800b1d4:	b480      	push	{r7}
 800b1d6:	b085      	sub	sp, #20
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b1dc:	4b1a      	ldr	r3, [pc, #104]	; (800b248 <SDMMC_GetCmdResp3+0x74>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	4a1a      	ldr	r2, [pc, #104]	; (800b24c <SDMMC_GetCmdResp3+0x78>)
 800b1e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b1e6:	0a5b      	lsrs	r3, r3, #9
 800b1e8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1ec:	fb02 f303 	mul.w	r3, r2, r3
 800b1f0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	1e5a      	subs	r2, r3, #1
 800b1f6:	60fa      	str	r2, [r7, #12]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d102      	bne.n	800b202 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b1fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b200:	e01b      	b.n	800b23a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b206:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d0ef      	beq.n	800b1f2 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d1ea      	bne.n	800b1f2 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b220:	f003 0304 	and.w	r3, r3, #4
 800b224:	2b00      	cmp	r3, #0
 800b226:	d004      	beq.n	800b232 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2204      	movs	r2, #4
 800b22c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b22e:	2304      	movs	r3, #4
 800b230:	e003      	b.n	800b23a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	22c5      	movs	r2, #197	; 0xc5
 800b236:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b238:	2300      	movs	r3, #0
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	3714      	adds	r7, #20
 800b23e:	46bd      	mov	sp, r7
 800b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b244:	4770      	bx	lr
 800b246:	bf00      	nop
 800b248:	20000098 	.word	0x20000098
 800b24c:	10624dd3 	.word	0x10624dd3

0800b250 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b088      	sub	sp, #32
 800b254:	af00      	add	r7, sp, #0
 800b256:	60f8      	str	r0, [r7, #12]
 800b258:	460b      	mov	r3, r1
 800b25a:	607a      	str	r2, [r7, #4]
 800b25c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b25e:	4b35      	ldr	r3, [pc, #212]	; (800b334 <SDMMC_GetCmdResp6+0xe4>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	4a35      	ldr	r2, [pc, #212]	; (800b338 <SDMMC_GetCmdResp6+0xe8>)
 800b264:	fba2 2303 	umull	r2, r3, r2, r3
 800b268:	0a5b      	lsrs	r3, r3, #9
 800b26a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b26e:	fb02 f303 	mul.w	r3, r2, r3
 800b272:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b274:	69fb      	ldr	r3, [r7, #28]
 800b276:	1e5a      	subs	r2, r3, #1
 800b278:	61fa      	str	r2, [r7, #28]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d102      	bne.n	800b284 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b27e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b282:	e052      	b.n	800b32a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b288:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b28a:	69bb      	ldr	r3, [r7, #24]
 800b28c:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b290:	2b00      	cmp	r3, #0
 800b292:	d0ef      	beq.n	800b274 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b294:	69bb      	ldr	r3, [r7, #24]
 800b296:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d1ea      	bne.n	800b274 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2a2:	f003 0304 	and.w	r3, r3, #4
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d004      	beq.n	800b2b4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	2204      	movs	r2, #4
 800b2ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b2b0:	2304      	movs	r3, #4
 800b2b2:	e03a      	b.n	800b32a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2b8:	f003 0301 	and.w	r3, r3, #1
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d004      	beq.n	800b2ca <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	2201      	movs	r2, #1
 800b2c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	e02f      	b.n	800b32a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b2ca:	68f8      	ldr	r0, [r7, #12]
 800b2cc:	f7ff fc0e 	bl	800aaec <SDMMC_GetCommandResponse>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	7afb      	ldrb	r3, [r7, #11]
 800b2d6:	4293      	cmp	r3, r2
 800b2d8:	d001      	beq.n	800b2de <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b2da:	2301      	movs	r3, #1
 800b2dc:	e025      	b.n	800b32a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	22c5      	movs	r2, #197	; 0xc5
 800b2e2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800b2e4:	2100      	movs	r1, #0
 800b2e6:	68f8      	ldr	r0, [r7, #12]
 800b2e8:	f7ff fc0d 	bl	800ab06 <SDMMC_GetResponse>
 800b2ec:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b2ee:	697b      	ldr	r3, [r7, #20]
 800b2f0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d106      	bne.n	800b306 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	0c1b      	lsrs	r3, r3, #16
 800b2fc:	b29a      	uxth	r2, r3
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b302:	2300      	movs	r3, #0
 800b304:	e011      	b.n	800b32a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d002      	beq.n	800b316 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b310:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b314:	e009      	b.n	800b32a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d002      	beq.n	800b326 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b320:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b324:	e001      	b.n	800b32a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b326:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3720      	adds	r7, #32
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}
 800b332:	bf00      	nop
 800b334:	20000098 	.word	0x20000098
 800b338:	10624dd3 	.word	0x10624dd3

0800b33c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b085      	sub	sp, #20
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b344:	4b22      	ldr	r3, [pc, #136]	; (800b3d0 <SDMMC_GetCmdResp7+0x94>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	4a22      	ldr	r2, [pc, #136]	; (800b3d4 <SDMMC_GetCmdResp7+0x98>)
 800b34a:	fba2 2303 	umull	r2, r3, r2, r3
 800b34e:	0a5b      	lsrs	r3, r3, #9
 800b350:	f241 3288 	movw	r2, #5000	; 0x1388
 800b354:	fb02 f303 	mul.w	r3, r2, r3
 800b358:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	1e5a      	subs	r2, r3, #1
 800b35e:	60fa      	str	r2, [r7, #12]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d102      	bne.n	800b36a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b364:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b368:	e02c      	b.n	800b3c4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b36e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b376:	2b00      	cmp	r3, #0
 800b378:	d0ef      	beq.n	800b35a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b37a:	68bb      	ldr	r3, [r7, #8]
 800b37c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b380:	2b00      	cmp	r3, #0
 800b382:	d1ea      	bne.n	800b35a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b388:	f003 0304 	and.w	r3, r3, #4
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d004      	beq.n	800b39a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2204      	movs	r2, #4
 800b394:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b396:	2304      	movs	r3, #4
 800b398:	e014      	b.n	800b3c4 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b39e:	f003 0301 	and.w	r3, r3, #1
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d004      	beq.n	800b3b0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2201      	movs	r2, #1
 800b3aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	e009      	b.n	800b3c4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d002      	beq.n	800b3c2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2240      	movs	r2, #64	; 0x40
 800b3c0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b3c2:	2300      	movs	r3, #0
  
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3714      	adds	r7, #20
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr
 800b3d0:	20000098 	.word	0x20000098
 800b3d4:	10624dd3 	.word	0x10624dd3

0800b3d8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800b3d8:	b480      	push	{r7}
 800b3da:	b085      	sub	sp, #20
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b3e0:	4b11      	ldr	r3, [pc, #68]	; (800b428 <SDMMC_GetCmdError+0x50>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	4a11      	ldr	r2, [pc, #68]	; (800b42c <SDMMC_GetCmdError+0x54>)
 800b3e6:	fba2 2303 	umull	r2, r3, r2, r3
 800b3ea:	0a5b      	lsrs	r3, r3, #9
 800b3ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3f0:	fb02 f303 	mul.w	r3, r2, r3
 800b3f4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	1e5a      	subs	r2, r3, #1
 800b3fa:	60fa      	str	r2, [r7, #12]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d102      	bne.n	800b406 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b400:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b404:	e009      	b.n	800b41a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b40a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d0f1      	beq.n	800b3f6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	22c5      	movs	r2, #197	; 0xc5
 800b416:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800b418:	2300      	movs	r3, #0
}
 800b41a:	4618      	mov	r0, r3
 800b41c:	3714      	adds	r7, #20
 800b41e:	46bd      	mov	sp, r7
 800b420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b424:	4770      	bx	lr
 800b426:	bf00      	nop
 800b428:	20000098 	.word	0x20000098
 800b42c:	10624dd3 	.word	0x10624dd3

0800b430 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b434:	4904      	ldr	r1, [pc, #16]	; (800b448 <MX_FATFS_Init+0x18>)
 800b436:	4805      	ldr	r0, [pc, #20]	; (800b44c <MX_FATFS_Init+0x1c>)
 800b438:	f000 fa94 	bl	800b964 <FATFS_LinkDriver>
 800b43c:	4603      	mov	r3, r0
 800b43e:	461a      	mov	r2, r3
 800b440:	4b03      	ldr	r3, [pc, #12]	; (800b450 <MX_FATFS_Init+0x20>)
 800b442:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b444:	bf00      	nop
 800b446:	bd80      	pop	{r7, pc}
 800b448:	20000838 	.word	0x20000838
 800b44c:	0801b930 	.word	0x0801b930
 800b450:	20000834 	.word	0x20000834

0800b454 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b45a:	2300      	movs	r3, #0
 800b45c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b45e:	f000 f888 	bl	800b572 <BSP_SD_IsDetected>
 800b462:	4603      	mov	r3, r0
 800b464:	2b01      	cmp	r3, #1
 800b466:	d001      	beq.n	800b46c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800b468:	2302      	movs	r3, #2
 800b46a:	e005      	b.n	800b478 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800b46c:	4804      	ldr	r0, [pc, #16]	; (800b480 <BSP_SD_Init+0x2c>)
 800b46e:	f7fc fea9 	bl	80081c4 <HAL_SD_Init>
 800b472:	4603      	mov	r3, r0
 800b474:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800b476:	79fb      	ldrb	r3, [r7, #7]
}
 800b478:	4618      	mov	r0, r3
 800b47a:	3708      	adds	r7, #8
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}
 800b480:	200003b8 	.word	0x200003b8

0800b484 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b086      	sub	sp, #24
 800b488:	af00      	add	r7, sp, #0
 800b48a:	60f8      	str	r0, [r7, #12]
 800b48c:	60b9      	str	r1, [r7, #8]
 800b48e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b490:	2300      	movs	r3, #0
 800b492:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	68ba      	ldr	r2, [r7, #8]
 800b498:	68f9      	ldr	r1, [r7, #12]
 800b49a:	4806      	ldr	r0, [pc, #24]	; (800b4b4 <BSP_SD_ReadBlocks_DMA+0x30>)
 800b49c:	f7fc ff4a 	bl	8008334 <HAL_SD_ReadBlocks_DMA>
 800b4a0:	4603      	mov	r3, r0
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d001      	beq.n	800b4aa <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b4aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	3718      	adds	r7, #24
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	bd80      	pop	{r7, pc}
 800b4b4:	200003b8 	.word	0x200003b8

0800b4b8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b086      	sub	sp, #24
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	60f8      	str	r0, [r7, #12]
 800b4c0:	60b9      	str	r1, [r7, #8]
 800b4c2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	68ba      	ldr	r2, [r7, #8]
 800b4cc:	68f9      	ldr	r1, [r7, #12]
 800b4ce:	4806      	ldr	r0, [pc, #24]	; (800b4e8 <BSP_SD_WriteBlocks_DMA+0x30>)
 800b4d0:	f7fd f812 	bl	80084f8 <HAL_SD_WriteBlocks_DMA>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d001      	beq.n	800b4de <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b4da:	2301      	movs	r3, #1
 800b4dc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b4de:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	3718      	adds	r7, #24
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}
 800b4e8:	200003b8 	.word	0x200003b8

0800b4ec <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b4f0:	4805      	ldr	r0, [pc, #20]	; (800b508 <BSP_SD_GetCardState+0x1c>)
 800b4f2:	f7fd fc37 	bl	8008d64 <HAL_SD_GetCardState>
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	2b04      	cmp	r3, #4
 800b4fa:	bf14      	ite	ne
 800b4fc:	2301      	movne	r3, #1
 800b4fe:	2300      	moveq	r3, #0
 800b500:	b2db      	uxtb	r3, r3
}
 800b502:	4618      	mov	r0, r3
 800b504:	bd80      	pop	{r7, pc}
 800b506:	bf00      	nop
 800b508:	200003b8 	.word	0x200003b8

0800b50c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b082      	sub	sp, #8
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800b514:	6879      	ldr	r1, [r7, #4]
 800b516:	4803      	ldr	r0, [pc, #12]	; (800b524 <BSP_SD_GetCardInfo+0x18>)
 800b518:	f7fd fbf8 	bl	8008d0c <HAL_SD_GetCardInfo>
}
 800b51c:	bf00      	nop
 800b51e:	3708      	adds	r7, #8
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}
 800b524:	200003b8 	.word	0x200003b8

0800b528 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b082      	sub	sp, #8
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b530:	f000 f818 	bl	800b564 <BSP_SD_AbortCallback>
}
 800b534:	bf00      	nop
 800b536:	3708      	adds	r7, #8
 800b538:	46bd      	mov	sp, r7
 800b53a:	bd80      	pop	{r7, pc}

0800b53c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b082      	sub	sp, #8
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b544:	f000 f9aa 	bl	800b89c <BSP_SD_WriteCpltCallback>
}
 800b548:	bf00      	nop
 800b54a:	3708      	adds	r7, #8
 800b54c:	46bd      	mov	sp, r7
 800b54e:	bd80      	pop	{r7, pc}

0800b550 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b082      	sub	sp, #8
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b558:	f000 f9ac 	bl	800b8b4 <BSP_SD_ReadCpltCallback>
}
 800b55c:	bf00      	nop
 800b55e:	3708      	adds	r7, #8
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}

0800b564 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b564:	b480      	push	{r7}
 800b566:	af00      	add	r7, sp, #0

}
 800b568:	bf00      	nop
 800b56a:	46bd      	mov	sp, r7
 800b56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b570:	4770      	bx	lr

0800b572 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b572:	b580      	push	{r7, lr}
 800b574:	b082      	sub	sp, #8
 800b576:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b578:	2301      	movs	r3, #1
 800b57a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800b57c:	f000 f80c 	bl	800b598 <BSP_PlatformIsDetected>
 800b580:	4603      	mov	r3, r0
 800b582:	2b00      	cmp	r3, #0
 800b584:	d101      	bne.n	800b58a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800b586:	2300      	movs	r3, #0
 800b588:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800b58a:	79fb      	ldrb	r3, [r7, #7]
 800b58c:	b2db      	uxtb	r3, r3
}
 800b58e:	4618      	mov	r0, r3
 800b590:	3708      	adds	r7, #8
 800b592:	46bd      	mov	sp, r7
 800b594:	bd80      	pop	{r7, pc}
	...

0800b598 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800b598:	b580      	push	{r7, lr}
 800b59a:	b082      	sub	sp, #8
 800b59c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800b59e:	2301      	movs	r3, #1
 800b5a0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800b5a2:	2104      	movs	r1, #4
 800b5a4:	4807      	ldr	r0, [pc, #28]	; (800b5c4 <BSP_PlatformIsDetected+0x2c>)
 800b5a6:	f7fb fcbb 	bl	8006f20 <HAL_GPIO_ReadPin>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d001      	beq.n	800b5b4 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    status = SD_PRESENT;
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	71fb      	strb	r3, [r7, #7]
    /* USER CODE END 1 */
    return status;
 800b5b8:	79fb      	ldrb	r3, [r7, #7]
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3708      	adds	r7, #8
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}
 800b5c2:	bf00      	nop
 800b5c4:	40021400 	.word	0x40021400

0800b5c8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b084      	sub	sp, #16
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800b5d0:	f7f9 fbc0 	bl	8004d54 <HAL_GetTick>
 800b5d4:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800b5d6:	e006      	b.n	800b5e6 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b5d8:	f7ff ff88 	bl	800b4ec <BSP_SD_GetCardState>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d101      	bne.n	800b5e6 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	e009      	b.n	800b5fa <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800b5e6:	f7f9 fbb5 	bl	8004d54 <HAL_GetTick>
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	1ad3      	subs	r3, r2, r3
 800b5f0:	687a      	ldr	r2, [r7, #4]
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d8f0      	bhi.n	800b5d8 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b5f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	3710      	adds	r7, #16
 800b5fe:	46bd      	mov	sp, r7
 800b600:	bd80      	pop	{r7, pc}
	...

0800b604 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b082      	sub	sp, #8
 800b608:	af00      	add	r7, sp, #0
 800b60a:	4603      	mov	r3, r0
 800b60c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b60e:	4b0b      	ldr	r3, [pc, #44]	; (800b63c <SD_CheckStatus+0x38>)
 800b610:	2201      	movs	r2, #1
 800b612:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b614:	f7ff ff6a 	bl	800b4ec <BSP_SD_GetCardState>
 800b618:	4603      	mov	r3, r0
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d107      	bne.n	800b62e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b61e:	4b07      	ldr	r3, [pc, #28]	; (800b63c <SD_CheckStatus+0x38>)
 800b620:	781b      	ldrb	r3, [r3, #0]
 800b622:	b2db      	uxtb	r3, r3
 800b624:	f023 0301 	bic.w	r3, r3, #1
 800b628:	b2da      	uxtb	r2, r3
 800b62a:	4b04      	ldr	r3, [pc, #16]	; (800b63c <SD_CheckStatus+0x38>)
 800b62c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b62e:	4b03      	ldr	r3, [pc, #12]	; (800b63c <SD_CheckStatus+0x38>)
 800b630:	781b      	ldrb	r3, [r3, #0]
 800b632:	b2db      	uxtb	r3, r3
}
 800b634:	4618      	mov	r0, r3
 800b636:	3708      	adds	r7, #8
 800b638:	46bd      	mov	sp, r7
 800b63a:	bd80      	pop	{r7, pc}
 800b63c:	200000a1 	.word	0x200000a1

0800b640 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b082      	sub	sp, #8
 800b644:	af00      	add	r7, sp, #0
 800b646:	4603      	mov	r3, r0
 800b648:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b64a:	f7ff ff03 	bl	800b454 <BSP_SD_Init>
 800b64e:	4603      	mov	r3, r0
 800b650:	2b00      	cmp	r3, #0
 800b652:	d107      	bne.n	800b664 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800b654:	79fb      	ldrb	r3, [r7, #7]
 800b656:	4618      	mov	r0, r3
 800b658:	f7ff ffd4 	bl	800b604 <SD_CheckStatus>
 800b65c:	4603      	mov	r3, r0
 800b65e:	461a      	mov	r2, r3
 800b660:	4b04      	ldr	r3, [pc, #16]	; (800b674 <SD_initialize+0x34>)
 800b662:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b664:	4b03      	ldr	r3, [pc, #12]	; (800b674 <SD_initialize+0x34>)
 800b666:	781b      	ldrb	r3, [r3, #0]
 800b668:	b2db      	uxtb	r3, r3
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	3708      	adds	r7, #8
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd80      	pop	{r7, pc}
 800b672:	bf00      	nop
 800b674:	200000a1 	.word	0x200000a1

0800b678 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b082      	sub	sp, #8
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	4603      	mov	r3, r0
 800b680:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b682:	79fb      	ldrb	r3, [r7, #7]
 800b684:	4618      	mov	r0, r3
 800b686:	f7ff ffbd 	bl	800b604 <SD_CheckStatus>
 800b68a:	4603      	mov	r3, r0
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3708      	adds	r7, #8
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}

0800b694 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b086      	sub	sp, #24
 800b698:	af00      	add	r7, sp, #0
 800b69a:	60b9      	str	r1, [r7, #8]
 800b69c:	607a      	str	r2, [r7, #4]
 800b69e:	603b      	str	r3, [r7, #0]
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b6a8:	f247 5030 	movw	r0, #30000	; 0x7530
 800b6ac:	f7ff ff8c 	bl	800b5c8 <SD_CheckStatusWithTimeout>
 800b6b0:	4603      	mov	r3, r0
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	da01      	bge.n	800b6ba <SD_read+0x26>
  {
    return res;
 800b6b6:	7dfb      	ldrb	r3, [r7, #23]
 800b6b8:	e03b      	b.n	800b732 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800b6ba:	683a      	ldr	r2, [r7, #0]
 800b6bc:	6879      	ldr	r1, [r7, #4]
 800b6be:	68b8      	ldr	r0, [r7, #8]
 800b6c0:	f7ff fee0 	bl	800b484 <BSP_SD_ReadBlocks_DMA>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d132      	bne.n	800b730 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800b6ca:	4b1c      	ldr	r3, [pc, #112]	; (800b73c <SD_read+0xa8>)
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800b6d0:	f7f9 fb40 	bl	8004d54 <HAL_GetTick>
 800b6d4:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b6d6:	bf00      	nop
 800b6d8:	4b18      	ldr	r3, [pc, #96]	; (800b73c <SD_read+0xa8>)
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d108      	bne.n	800b6f2 <SD_read+0x5e>
 800b6e0:	f7f9 fb38 	bl	8004d54 <HAL_GetTick>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	693b      	ldr	r3, [r7, #16]
 800b6e8:	1ad3      	subs	r3, r2, r3
 800b6ea:	f247 522f 	movw	r2, #29999	; 0x752f
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d9f2      	bls.n	800b6d8 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800b6f2:	4b12      	ldr	r3, [pc, #72]	; (800b73c <SD_read+0xa8>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d102      	bne.n	800b700 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	75fb      	strb	r3, [r7, #23]
 800b6fe:	e017      	b.n	800b730 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800b700:	4b0e      	ldr	r3, [pc, #56]	; (800b73c <SD_read+0xa8>)
 800b702:	2200      	movs	r2, #0
 800b704:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b706:	f7f9 fb25 	bl	8004d54 <HAL_GetTick>
 800b70a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b70c:	e007      	b.n	800b71e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b70e:	f7ff feed 	bl	800b4ec <BSP_SD_GetCardState>
 800b712:	4603      	mov	r3, r0
 800b714:	2b00      	cmp	r3, #0
 800b716:	d102      	bne.n	800b71e <SD_read+0x8a>
          {
            res = RES_OK;
 800b718:	2300      	movs	r3, #0
 800b71a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800b71c:	e008      	b.n	800b730 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b71e:	f7f9 fb19 	bl	8004d54 <HAL_GetTick>
 800b722:	4602      	mov	r2, r0
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	1ad3      	subs	r3, r2, r3
 800b728:	f247 522f 	movw	r2, #29999	; 0x752f
 800b72c:	4293      	cmp	r3, r2
 800b72e:	d9ee      	bls.n	800b70e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800b730:	7dfb      	ldrb	r3, [r7, #23]
}
 800b732:	4618      	mov	r0, r3
 800b734:	3718      	adds	r7, #24
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}
 800b73a:	bf00      	nop
 800b73c:	20000840 	.word	0x20000840

0800b740 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b086      	sub	sp, #24
 800b744:	af00      	add	r7, sp, #0
 800b746:	60b9      	str	r1, [r7, #8]
 800b748:	607a      	str	r2, [r7, #4]
 800b74a:	603b      	str	r3, [r7, #0]
 800b74c:	4603      	mov	r3, r0
 800b74e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b750:	2301      	movs	r3, #1
 800b752:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800b754:	4b24      	ldr	r3, [pc, #144]	; (800b7e8 <SD_write+0xa8>)
 800b756:	2200      	movs	r2, #0
 800b758:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b75a:	f247 5030 	movw	r0, #30000	; 0x7530
 800b75e:	f7ff ff33 	bl	800b5c8 <SD_CheckStatusWithTimeout>
 800b762:	4603      	mov	r3, r0
 800b764:	2b00      	cmp	r3, #0
 800b766:	da01      	bge.n	800b76c <SD_write+0x2c>
  {
    return res;
 800b768:	7dfb      	ldrb	r3, [r7, #23]
 800b76a:	e038      	b.n	800b7de <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800b76c:	683a      	ldr	r2, [r7, #0]
 800b76e:	6879      	ldr	r1, [r7, #4]
 800b770:	68b8      	ldr	r0, [r7, #8]
 800b772:	f7ff fea1 	bl	800b4b8 <BSP_SD_WriteBlocks_DMA>
 800b776:	4603      	mov	r3, r0
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d12f      	bne.n	800b7dc <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800b77c:	f7f9 faea 	bl	8004d54 <HAL_GetTick>
 800b780:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b782:	bf00      	nop
 800b784:	4b18      	ldr	r3, [pc, #96]	; (800b7e8 <SD_write+0xa8>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d108      	bne.n	800b79e <SD_write+0x5e>
 800b78c:	f7f9 fae2 	bl	8004d54 <HAL_GetTick>
 800b790:	4602      	mov	r2, r0
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	1ad3      	subs	r3, r2, r3
 800b796:	f247 522f 	movw	r2, #29999	; 0x752f
 800b79a:	4293      	cmp	r3, r2
 800b79c:	d9f2      	bls.n	800b784 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800b79e:	4b12      	ldr	r3, [pc, #72]	; (800b7e8 <SD_write+0xa8>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d102      	bne.n	800b7ac <SD_write+0x6c>
      {
        res = RES_ERROR;
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	75fb      	strb	r3, [r7, #23]
 800b7aa:	e017      	b.n	800b7dc <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800b7ac:	4b0e      	ldr	r3, [pc, #56]	; (800b7e8 <SD_write+0xa8>)
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b7b2:	f7f9 facf 	bl	8004d54 <HAL_GetTick>
 800b7b6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b7b8:	e007      	b.n	800b7ca <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b7ba:	f7ff fe97 	bl	800b4ec <BSP_SD_GetCardState>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d102      	bne.n	800b7ca <SD_write+0x8a>
          {
            res = RES_OK;
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	75fb      	strb	r3, [r7, #23]
            break;
 800b7c8:	e008      	b.n	800b7dc <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b7ca:	f7f9 fac3 	bl	8004d54 <HAL_GetTick>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	693b      	ldr	r3, [r7, #16]
 800b7d2:	1ad3      	subs	r3, r2, r3
 800b7d4:	f247 522f 	movw	r2, #29999	; 0x752f
 800b7d8:	4293      	cmp	r3, r2
 800b7da:	d9ee      	bls.n	800b7ba <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800b7dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3718      	adds	r7, #24
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}
 800b7e6:	bf00      	nop
 800b7e8:	2000083c 	.word	0x2000083c

0800b7ec <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b08c      	sub	sp, #48	; 0x30
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	603a      	str	r2, [r7, #0]
 800b7f6:	71fb      	strb	r3, [r7, #7]
 800b7f8:	460b      	mov	r3, r1
 800b7fa:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b802:	4b25      	ldr	r3, [pc, #148]	; (800b898 <SD_ioctl+0xac>)
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	b2db      	uxtb	r3, r3
 800b808:	f003 0301 	and.w	r3, r3, #1
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d001      	beq.n	800b814 <SD_ioctl+0x28>
 800b810:	2303      	movs	r3, #3
 800b812:	e03c      	b.n	800b88e <SD_ioctl+0xa2>

  switch (cmd)
 800b814:	79bb      	ldrb	r3, [r7, #6]
 800b816:	2b03      	cmp	r3, #3
 800b818:	d834      	bhi.n	800b884 <SD_ioctl+0x98>
 800b81a:	a201      	add	r2, pc, #4	; (adr r2, 800b820 <SD_ioctl+0x34>)
 800b81c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b820:	0800b831 	.word	0x0800b831
 800b824:	0800b839 	.word	0x0800b839
 800b828:	0800b851 	.word	0x0800b851
 800b82c:	0800b86b 	.word	0x0800b86b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b830:	2300      	movs	r3, #0
 800b832:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b836:	e028      	b.n	800b88a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b838:	f107 030c 	add.w	r3, r7, #12
 800b83c:	4618      	mov	r0, r3
 800b83e:	f7ff fe65 	bl	800b50c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b848:	2300      	movs	r3, #0
 800b84a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b84e:	e01c      	b.n	800b88a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b850:	f107 030c 	add.w	r3, r7, #12
 800b854:	4618      	mov	r0, r3
 800b856:	f7ff fe59 	bl	800b50c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b85a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b85c:	b29a      	uxth	r2, r3
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b862:	2300      	movs	r3, #0
 800b864:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b868:	e00f      	b.n	800b88a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b86a:	f107 030c 	add.w	r3, r7, #12
 800b86e:	4618      	mov	r0, r3
 800b870:	f7ff fe4c 	bl	800b50c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b876:	0a5a      	lsrs	r2, r3, #9
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b87c:	2300      	movs	r3, #0
 800b87e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b882:	e002      	b.n	800b88a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b884:	2304      	movs	r3, #4
 800b886:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800b88a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b88e:	4618      	mov	r0, r3
 800b890:	3730      	adds	r7, #48	; 0x30
 800b892:	46bd      	mov	sp, r7
 800b894:	bd80      	pop	{r7, pc}
 800b896:	bf00      	nop
 800b898:	200000a1 	.word	0x200000a1

0800b89c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800b89c:	b480      	push	{r7}
 800b89e:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800b8a0:	4b03      	ldr	r3, [pc, #12]	; (800b8b0 <BSP_SD_WriteCpltCallback+0x14>)
 800b8a2:	2201      	movs	r2, #1
 800b8a4:	601a      	str	r2, [r3, #0]
}
 800b8a6:	bf00      	nop
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ae:	4770      	bx	lr
 800b8b0:	2000083c 	.word	0x2000083c

0800b8b4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800b8b4:	b480      	push	{r7}
 800b8b6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800b8b8:	4b03      	ldr	r3, [pc, #12]	; (800b8c8 <BSP_SD_ReadCpltCallback+0x14>)
 800b8ba:	2201      	movs	r2, #1
 800b8bc:	601a      	str	r2, [r3, #0]
}
 800b8be:	bf00      	nop
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c6:	4770      	bx	lr
 800b8c8:	20000840 	.word	0x20000840

0800b8cc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b087      	sub	sp, #28
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	60f8      	str	r0, [r7, #12]
 800b8d4:	60b9      	str	r1, [r7, #8]
 800b8d6:	4613      	mov	r3, r2
 800b8d8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b8da:	2301      	movs	r3, #1
 800b8dc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b8de:	2300      	movs	r3, #0
 800b8e0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b8e2:	4b1f      	ldr	r3, [pc, #124]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b8e4:	7a5b      	ldrb	r3, [r3, #9]
 800b8e6:	b2db      	uxtb	r3, r3
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d131      	bne.n	800b950 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b8ec:	4b1c      	ldr	r3, [pc, #112]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b8ee:	7a5b      	ldrb	r3, [r3, #9]
 800b8f0:	b2db      	uxtb	r3, r3
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	4b1a      	ldr	r3, [pc, #104]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b8f6:	2100      	movs	r1, #0
 800b8f8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b8fa:	4b19      	ldr	r3, [pc, #100]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b8fc:	7a5b      	ldrb	r3, [r3, #9]
 800b8fe:	b2db      	uxtb	r3, r3
 800b900:	4a17      	ldr	r2, [pc, #92]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b902:	009b      	lsls	r3, r3, #2
 800b904:	4413      	add	r3, r2
 800b906:	68fa      	ldr	r2, [r7, #12]
 800b908:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b90a:	4b15      	ldr	r3, [pc, #84]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b90c:	7a5b      	ldrb	r3, [r3, #9]
 800b90e:	b2db      	uxtb	r3, r3
 800b910:	461a      	mov	r2, r3
 800b912:	4b13      	ldr	r3, [pc, #76]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b914:	4413      	add	r3, r2
 800b916:	79fa      	ldrb	r2, [r7, #7]
 800b918:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b91a:	4b11      	ldr	r3, [pc, #68]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b91c:	7a5b      	ldrb	r3, [r3, #9]
 800b91e:	b2db      	uxtb	r3, r3
 800b920:	1c5a      	adds	r2, r3, #1
 800b922:	b2d1      	uxtb	r1, r2
 800b924:	4a0e      	ldr	r2, [pc, #56]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b926:	7251      	strb	r1, [r2, #9]
 800b928:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b92a:	7dbb      	ldrb	r3, [r7, #22]
 800b92c:	3330      	adds	r3, #48	; 0x30
 800b92e:	b2da      	uxtb	r2, r3
 800b930:	68bb      	ldr	r3, [r7, #8]
 800b932:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	3301      	adds	r3, #1
 800b938:	223a      	movs	r2, #58	; 0x3a
 800b93a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	3302      	adds	r3, #2
 800b940:	222f      	movs	r2, #47	; 0x2f
 800b942:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	3303      	adds	r3, #3
 800b948:	2200      	movs	r2, #0
 800b94a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b94c:	2300      	movs	r3, #0
 800b94e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b950:	7dfb      	ldrb	r3, [r7, #23]
}
 800b952:	4618      	mov	r0, r3
 800b954:	371c      	adds	r7, #28
 800b956:	46bd      	mov	sp, r7
 800b958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95c:	4770      	bx	lr
 800b95e:	bf00      	nop
 800b960:	20000844 	.word	0x20000844

0800b964 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b082      	sub	sp, #8
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
 800b96c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b96e:	2200      	movs	r2, #0
 800b970:	6839      	ldr	r1, [r7, #0]
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f7ff ffaa 	bl	800b8cc <FATFS_LinkDriverEx>
 800b978:	4603      	mov	r3, r0
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3708      	adds	r7, #8
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
	...

0800b984 <siprintf>:
 800b984:	b40e      	push	{r1, r2, r3}
 800b986:	b500      	push	{lr}
 800b988:	b09c      	sub	sp, #112	; 0x70
 800b98a:	ab1d      	add	r3, sp, #116	; 0x74
 800b98c:	9002      	str	r0, [sp, #8]
 800b98e:	9006      	str	r0, [sp, #24]
 800b990:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b994:	4809      	ldr	r0, [pc, #36]	; (800b9bc <siprintf+0x38>)
 800b996:	9107      	str	r1, [sp, #28]
 800b998:	9104      	str	r1, [sp, #16]
 800b99a:	4909      	ldr	r1, [pc, #36]	; (800b9c0 <siprintf+0x3c>)
 800b99c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9a0:	9105      	str	r1, [sp, #20]
 800b9a2:	6800      	ldr	r0, [r0, #0]
 800b9a4:	9301      	str	r3, [sp, #4]
 800b9a6:	a902      	add	r1, sp, #8
 800b9a8:	f000 f89a 	bl	800bae0 <_svfiprintf_r>
 800b9ac:	9b02      	ldr	r3, [sp, #8]
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	701a      	strb	r2, [r3, #0]
 800b9b2:	b01c      	add	sp, #112	; 0x70
 800b9b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9b8:	b003      	add	sp, #12
 800b9ba:	4770      	bx	lr
 800b9bc:	200000f0 	.word	0x200000f0
 800b9c0:	ffff0208 	.word	0xffff0208

0800b9c4 <memset>:
 800b9c4:	4402      	add	r2, r0
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	4293      	cmp	r3, r2
 800b9ca:	d100      	bne.n	800b9ce <memset+0xa>
 800b9cc:	4770      	bx	lr
 800b9ce:	f803 1b01 	strb.w	r1, [r3], #1
 800b9d2:	e7f9      	b.n	800b9c8 <memset+0x4>

0800b9d4 <__errno>:
 800b9d4:	4b01      	ldr	r3, [pc, #4]	; (800b9dc <__errno+0x8>)
 800b9d6:	6818      	ldr	r0, [r3, #0]
 800b9d8:	4770      	bx	lr
 800b9da:	bf00      	nop
 800b9dc:	200000f0 	.word	0x200000f0

0800b9e0 <__libc_init_array>:
 800b9e0:	b570      	push	{r4, r5, r6, lr}
 800b9e2:	4d0d      	ldr	r5, [pc, #52]	; (800ba18 <__libc_init_array+0x38>)
 800b9e4:	4c0d      	ldr	r4, [pc, #52]	; (800ba1c <__libc_init_array+0x3c>)
 800b9e6:	1b64      	subs	r4, r4, r5
 800b9e8:	10a4      	asrs	r4, r4, #2
 800b9ea:	2600      	movs	r6, #0
 800b9ec:	42a6      	cmp	r6, r4
 800b9ee:	d109      	bne.n	800ba04 <__libc_init_array+0x24>
 800b9f0:	4d0b      	ldr	r5, [pc, #44]	; (800ba20 <__libc_init_array+0x40>)
 800b9f2:	4c0c      	ldr	r4, [pc, #48]	; (800ba24 <__libc_init_array+0x44>)
 800b9f4:	f000 fc6a 	bl	800c2cc <_init>
 800b9f8:	1b64      	subs	r4, r4, r5
 800b9fa:	10a4      	asrs	r4, r4, #2
 800b9fc:	2600      	movs	r6, #0
 800b9fe:	42a6      	cmp	r6, r4
 800ba00:	d105      	bne.n	800ba0e <__libc_init_array+0x2e>
 800ba02:	bd70      	pop	{r4, r5, r6, pc}
 800ba04:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba08:	4798      	blx	r3
 800ba0a:	3601      	adds	r6, #1
 800ba0c:	e7ee      	b.n	800b9ec <__libc_init_array+0xc>
 800ba0e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba12:	4798      	blx	r3
 800ba14:	3601      	adds	r6, #1
 800ba16:	e7f2      	b.n	800b9fe <__libc_init_array+0x1e>
 800ba18:	0801b980 	.word	0x0801b980
 800ba1c:	0801b980 	.word	0x0801b980
 800ba20:	0801b980 	.word	0x0801b980
 800ba24:	0801b984 	.word	0x0801b984

0800ba28 <__retarget_lock_acquire_recursive>:
 800ba28:	4770      	bx	lr

0800ba2a <__retarget_lock_release_recursive>:
 800ba2a:	4770      	bx	lr

0800ba2c <__ssputs_r>:
 800ba2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba30:	688e      	ldr	r6, [r1, #8]
 800ba32:	461f      	mov	r7, r3
 800ba34:	42be      	cmp	r6, r7
 800ba36:	680b      	ldr	r3, [r1, #0]
 800ba38:	4682      	mov	sl, r0
 800ba3a:	460c      	mov	r4, r1
 800ba3c:	4690      	mov	r8, r2
 800ba3e:	d82c      	bhi.n	800ba9a <__ssputs_r+0x6e>
 800ba40:	898a      	ldrh	r2, [r1, #12]
 800ba42:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ba46:	d026      	beq.n	800ba96 <__ssputs_r+0x6a>
 800ba48:	6965      	ldr	r5, [r4, #20]
 800ba4a:	6909      	ldr	r1, [r1, #16]
 800ba4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba50:	eba3 0901 	sub.w	r9, r3, r1
 800ba54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba58:	1c7b      	adds	r3, r7, #1
 800ba5a:	444b      	add	r3, r9
 800ba5c:	106d      	asrs	r5, r5, #1
 800ba5e:	429d      	cmp	r5, r3
 800ba60:	bf38      	it	cc
 800ba62:	461d      	movcc	r5, r3
 800ba64:	0553      	lsls	r3, r2, #21
 800ba66:	d527      	bpl.n	800bab8 <__ssputs_r+0x8c>
 800ba68:	4629      	mov	r1, r5
 800ba6a:	f000 f957 	bl	800bd1c <_malloc_r>
 800ba6e:	4606      	mov	r6, r0
 800ba70:	b360      	cbz	r0, 800bacc <__ssputs_r+0xa0>
 800ba72:	6921      	ldr	r1, [r4, #16]
 800ba74:	464a      	mov	r2, r9
 800ba76:	f000 fbc7 	bl	800c208 <memcpy>
 800ba7a:	89a3      	ldrh	r3, [r4, #12]
 800ba7c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba84:	81a3      	strh	r3, [r4, #12]
 800ba86:	6126      	str	r6, [r4, #16]
 800ba88:	6165      	str	r5, [r4, #20]
 800ba8a:	444e      	add	r6, r9
 800ba8c:	eba5 0509 	sub.w	r5, r5, r9
 800ba90:	6026      	str	r6, [r4, #0]
 800ba92:	60a5      	str	r5, [r4, #8]
 800ba94:	463e      	mov	r6, r7
 800ba96:	42be      	cmp	r6, r7
 800ba98:	d900      	bls.n	800ba9c <__ssputs_r+0x70>
 800ba9a:	463e      	mov	r6, r7
 800ba9c:	6820      	ldr	r0, [r4, #0]
 800ba9e:	4632      	mov	r2, r6
 800baa0:	4641      	mov	r1, r8
 800baa2:	f000 fb86 	bl	800c1b2 <memmove>
 800baa6:	68a3      	ldr	r3, [r4, #8]
 800baa8:	1b9b      	subs	r3, r3, r6
 800baaa:	60a3      	str	r3, [r4, #8]
 800baac:	6823      	ldr	r3, [r4, #0]
 800baae:	4433      	add	r3, r6
 800bab0:	6023      	str	r3, [r4, #0]
 800bab2:	2000      	movs	r0, #0
 800bab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bab8:	462a      	mov	r2, r5
 800baba:	f000 fb4b 	bl	800c154 <_realloc_r>
 800babe:	4606      	mov	r6, r0
 800bac0:	2800      	cmp	r0, #0
 800bac2:	d1e0      	bne.n	800ba86 <__ssputs_r+0x5a>
 800bac4:	6921      	ldr	r1, [r4, #16]
 800bac6:	4650      	mov	r0, sl
 800bac8:	f000 fbac 	bl	800c224 <_free_r>
 800bacc:	230c      	movs	r3, #12
 800bace:	f8ca 3000 	str.w	r3, [sl]
 800bad2:	89a3      	ldrh	r3, [r4, #12]
 800bad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bad8:	81a3      	strh	r3, [r4, #12]
 800bada:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bade:	e7e9      	b.n	800bab4 <__ssputs_r+0x88>

0800bae0 <_svfiprintf_r>:
 800bae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bae4:	4698      	mov	r8, r3
 800bae6:	898b      	ldrh	r3, [r1, #12]
 800bae8:	061b      	lsls	r3, r3, #24
 800baea:	b09d      	sub	sp, #116	; 0x74
 800baec:	4607      	mov	r7, r0
 800baee:	460d      	mov	r5, r1
 800baf0:	4614      	mov	r4, r2
 800baf2:	d50e      	bpl.n	800bb12 <_svfiprintf_r+0x32>
 800baf4:	690b      	ldr	r3, [r1, #16]
 800baf6:	b963      	cbnz	r3, 800bb12 <_svfiprintf_r+0x32>
 800baf8:	2140      	movs	r1, #64	; 0x40
 800bafa:	f000 f90f 	bl	800bd1c <_malloc_r>
 800bafe:	6028      	str	r0, [r5, #0]
 800bb00:	6128      	str	r0, [r5, #16]
 800bb02:	b920      	cbnz	r0, 800bb0e <_svfiprintf_r+0x2e>
 800bb04:	230c      	movs	r3, #12
 800bb06:	603b      	str	r3, [r7, #0]
 800bb08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bb0c:	e0d0      	b.n	800bcb0 <_svfiprintf_r+0x1d0>
 800bb0e:	2340      	movs	r3, #64	; 0x40
 800bb10:	616b      	str	r3, [r5, #20]
 800bb12:	2300      	movs	r3, #0
 800bb14:	9309      	str	r3, [sp, #36]	; 0x24
 800bb16:	2320      	movs	r3, #32
 800bb18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bb1c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb20:	2330      	movs	r3, #48	; 0x30
 800bb22:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bcc8 <_svfiprintf_r+0x1e8>
 800bb26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bb2a:	f04f 0901 	mov.w	r9, #1
 800bb2e:	4623      	mov	r3, r4
 800bb30:	469a      	mov	sl, r3
 800bb32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb36:	b10a      	cbz	r2, 800bb3c <_svfiprintf_r+0x5c>
 800bb38:	2a25      	cmp	r2, #37	; 0x25
 800bb3a:	d1f9      	bne.n	800bb30 <_svfiprintf_r+0x50>
 800bb3c:	ebba 0b04 	subs.w	fp, sl, r4
 800bb40:	d00b      	beq.n	800bb5a <_svfiprintf_r+0x7a>
 800bb42:	465b      	mov	r3, fp
 800bb44:	4622      	mov	r2, r4
 800bb46:	4629      	mov	r1, r5
 800bb48:	4638      	mov	r0, r7
 800bb4a:	f7ff ff6f 	bl	800ba2c <__ssputs_r>
 800bb4e:	3001      	adds	r0, #1
 800bb50:	f000 80a9 	beq.w	800bca6 <_svfiprintf_r+0x1c6>
 800bb54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb56:	445a      	add	r2, fp
 800bb58:	9209      	str	r2, [sp, #36]	; 0x24
 800bb5a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	f000 80a1 	beq.w	800bca6 <_svfiprintf_r+0x1c6>
 800bb64:	2300      	movs	r3, #0
 800bb66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb6e:	f10a 0a01 	add.w	sl, sl, #1
 800bb72:	9304      	str	r3, [sp, #16]
 800bb74:	9307      	str	r3, [sp, #28]
 800bb76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb7a:	931a      	str	r3, [sp, #104]	; 0x68
 800bb7c:	4654      	mov	r4, sl
 800bb7e:	2205      	movs	r2, #5
 800bb80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb84:	4850      	ldr	r0, [pc, #320]	; (800bcc8 <_svfiprintf_r+0x1e8>)
 800bb86:	f7f4 fb43 	bl	8000210 <memchr>
 800bb8a:	9a04      	ldr	r2, [sp, #16]
 800bb8c:	b9d8      	cbnz	r0, 800bbc6 <_svfiprintf_r+0xe6>
 800bb8e:	06d0      	lsls	r0, r2, #27
 800bb90:	bf44      	itt	mi
 800bb92:	2320      	movmi	r3, #32
 800bb94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb98:	0711      	lsls	r1, r2, #28
 800bb9a:	bf44      	itt	mi
 800bb9c:	232b      	movmi	r3, #43	; 0x2b
 800bb9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bba2:	f89a 3000 	ldrb.w	r3, [sl]
 800bba6:	2b2a      	cmp	r3, #42	; 0x2a
 800bba8:	d015      	beq.n	800bbd6 <_svfiprintf_r+0xf6>
 800bbaa:	9a07      	ldr	r2, [sp, #28]
 800bbac:	4654      	mov	r4, sl
 800bbae:	2000      	movs	r0, #0
 800bbb0:	f04f 0c0a 	mov.w	ip, #10
 800bbb4:	4621      	mov	r1, r4
 800bbb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bbba:	3b30      	subs	r3, #48	; 0x30
 800bbbc:	2b09      	cmp	r3, #9
 800bbbe:	d94d      	bls.n	800bc5c <_svfiprintf_r+0x17c>
 800bbc0:	b1b0      	cbz	r0, 800bbf0 <_svfiprintf_r+0x110>
 800bbc2:	9207      	str	r2, [sp, #28]
 800bbc4:	e014      	b.n	800bbf0 <_svfiprintf_r+0x110>
 800bbc6:	eba0 0308 	sub.w	r3, r0, r8
 800bbca:	fa09 f303 	lsl.w	r3, r9, r3
 800bbce:	4313      	orrs	r3, r2
 800bbd0:	9304      	str	r3, [sp, #16]
 800bbd2:	46a2      	mov	sl, r4
 800bbd4:	e7d2      	b.n	800bb7c <_svfiprintf_r+0x9c>
 800bbd6:	9b03      	ldr	r3, [sp, #12]
 800bbd8:	1d19      	adds	r1, r3, #4
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	9103      	str	r1, [sp, #12]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	bfbb      	ittet	lt
 800bbe2:	425b      	neglt	r3, r3
 800bbe4:	f042 0202 	orrlt.w	r2, r2, #2
 800bbe8:	9307      	strge	r3, [sp, #28]
 800bbea:	9307      	strlt	r3, [sp, #28]
 800bbec:	bfb8      	it	lt
 800bbee:	9204      	strlt	r2, [sp, #16]
 800bbf0:	7823      	ldrb	r3, [r4, #0]
 800bbf2:	2b2e      	cmp	r3, #46	; 0x2e
 800bbf4:	d10c      	bne.n	800bc10 <_svfiprintf_r+0x130>
 800bbf6:	7863      	ldrb	r3, [r4, #1]
 800bbf8:	2b2a      	cmp	r3, #42	; 0x2a
 800bbfa:	d134      	bne.n	800bc66 <_svfiprintf_r+0x186>
 800bbfc:	9b03      	ldr	r3, [sp, #12]
 800bbfe:	1d1a      	adds	r2, r3, #4
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	9203      	str	r2, [sp, #12]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	bfb8      	it	lt
 800bc08:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bc0c:	3402      	adds	r4, #2
 800bc0e:	9305      	str	r3, [sp, #20]
 800bc10:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bcd8 <_svfiprintf_r+0x1f8>
 800bc14:	7821      	ldrb	r1, [r4, #0]
 800bc16:	2203      	movs	r2, #3
 800bc18:	4650      	mov	r0, sl
 800bc1a:	f7f4 faf9 	bl	8000210 <memchr>
 800bc1e:	b138      	cbz	r0, 800bc30 <_svfiprintf_r+0x150>
 800bc20:	9b04      	ldr	r3, [sp, #16]
 800bc22:	eba0 000a 	sub.w	r0, r0, sl
 800bc26:	2240      	movs	r2, #64	; 0x40
 800bc28:	4082      	lsls	r2, r0
 800bc2a:	4313      	orrs	r3, r2
 800bc2c:	3401      	adds	r4, #1
 800bc2e:	9304      	str	r3, [sp, #16]
 800bc30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc34:	4825      	ldr	r0, [pc, #148]	; (800bccc <_svfiprintf_r+0x1ec>)
 800bc36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bc3a:	2206      	movs	r2, #6
 800bc3c:	f7f4 fae8 	bl	8000210 <memchr>
 800bc40:	2800      	cmp	r0, #0
 800bc42:	d038      	beq.n	800bcb6 <_svfiprintf_r+0x1d6>
 800bc44:	4b22      	ldr	r3, [pc, #136]	; (800bcd0 <_svfiprintf_r+0x1f0>)
 800bc46:	bb1b      	cbnz	r3, 800bc90 <_svfiprintf_r+0x1b0>
 800bc48:	9b03      	ldr	r3, [sp, #12]
 800bc4a:	3307      	adds	r3, #7
 800bc4c:	f023 0307 	bic.w	r3, r3, #7
 800bc50:	3308      	adds	r3, #8
 800bc52:	9303      	str	r3, [sp, #12]
 800bc54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc56:	4433      	add	r3, r6
 800bc58:	9309      	str	r3, [sp, #36]	; 0x24
 800bc5a:	e768      	b.n	800bb2e <_svfiprintf_r+0x4e>
 800bc5c:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc60:	460c      	mov	r4, r1
 800bc62:	2001      	movs	r0, #1
 800bc64:	e7a6      	b.n	800bbb4 <_svfiprintf_r+0xd4>
 800bc66:	2300      	movs	r3, #0
 800bc68:	3401      	adds	r4, #1
 800bc6a:	9305      	str	r3, [sp, #20]
 800bc6c:	4619      	mov	r1, r3
 800bc6e:	f04f 0c0a 	mov.w	ip, #10
 800bc72:	4620      	mov	r0, r4
 800bc74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc78:	3a30      	subs	r2, #48	; 0x30
 800bc7a:	2a09      	cmp	r2, #9
 800bc7c:	d903      	bls.n	800bc86 <_svfiprintf_r+0x1a6>
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d0c6      	beq.n	800bc10 <_svfiprintf_r+0x130>
 800bc82:	9105      	str	r1, [sp, #20]
 800bc84:	e7c4      	b.n	800bc10 <_svfiprintf_r+0x130>
 800bc86:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc8a:	4604      	mov	r4, r0
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	e7f0      	b.n	800bc72 <_svfiprintf_r+0x192>
 800bc90:	ab03      	add	r3, sp, #12
 800bc92:	9300      	str	r3, [sp, #0]
 800bc94:	462a      	mov	r2, r5
 800bc96:	4b0f      	ldr	r3, [pc, #60]	; (800bcd4 <_svfiprintf_r+0x1f4>)
 800bc98:	a904      	add	r1, sp, #16
 800bc9a:	4638      	mov	r0, r7
 800bc9c:	f3af 8000 	nop.w
 800bca0:	1c42      	adds	r2, r0, #1
 800bca2:	4606      	mov	r6, r0
 800bca4:	d1d6      	bne.n	800bc54 <_svfiprintf_r+0x174>
 800bca6:	89ab      	ldrh	r3, [r5, #12]
 800bca8:	065b      	lsls	r3, r3, #25
 800bcaa:	f53f af2d 	bmi.w	800bb08 <_svfiprintf_r+0x28>
 800bcae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bcb0:	b01d      	add	sp, #116	; 0x74
 800bcb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcb6:	ab03      	add	r3, sp, #12
 800bcb8:	9300      	str	r3, [sp, #0]
 800bcba:	462a      	mov	r2, r5
 800bcbc:	4b05      	ldr	r3, [pc, #20]	; (800bcd4 <_svfiprintf_r+0x1f4>)
 800bcbe:	a904      	add	r1, sp, #16
 800bcc0:	4638      	mov	r0, r7
 800bcc2:	f000 f919 	bl	800bef8 <_printf_i>
 800bcc6:	e7eb      	b.n	800bca0 <_svfiprintf_r+0x1c0>
 800bcc8:	0801b944 	.word	0x0801b944
 800bccc:	0801b94e 	.word	0x0801b94e
 800bcd0:	00000000 	.word	0x00000000
 800bcd4:	0800ba2d 	.word	0x0800ba2d
 800bcd8:	0801b94a 	.word	0x0801b94a

0800bcdc <sbrk_aligned>:
 800bcdc:	b570      	push	{r4, r5, r6, lr}
 800bcde:	4e0e      	ldr	r6, [pc, #56]	; (800bd18 <sbrk_aligned+0x3c>)
 800bce0:	460c      	mov	r4, r1
 800bce2:	6831      	ldr	r1, [r6, #0]
 800bce4:	4605      	mov	r5, r0
 800bce6:	b911      	cbnz	r1, 800bcee <sbrk_aligned+0x12>
 800bce8:	f000 fa7e 	bl	800c1e8 <_sbrk_r>
 800bcec:	6030      	str	r0, [r6, #0]
 800bcee:	4621      	mov	r1, r4
 800bcf0:	4628      	mov	r0, r5
 800bcf2:	f000 fa79 	bl	800c1e8 <_sbrk_r>
 800bcf6:	1c43      	adds	r3, r0, #1
 800bcf8:	d00a      	beq.n	800bd10 <sbrk_aligned+0x34>
 800bcfa:	1cc4      	adds	r4, r0, #3
 800bcfc:	f024 0403 	bic.w	r4, r4, #3
 800bd00:	42a0      	cmp	r0, r4
 800bd02:	d007      	beq.n	800bd14 <sbrk_aligned+0x38>
 800bd04:	1a21      	subs	r1, r4, r0
 800bd06:	4628      	mov	r0, r5
 800bd08:	f000 fa6e 	bl	800c1e8 <_sbrk_r>
 800bd0c:	3001      	adds	r0, #1
 800bd0e:	d101      	bne.n	800bd14 <sbrk_aligned+0x38>
 800bd10:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800bd14:	4620      	mov	r0, r4
 800bd16:	bd70      	pop	{r4, r5, r6, pc}
 800bd18:	20000990 	.word	0x20000990

0800bd1c <_malloc_r>:
 800bd1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd20:	1ccd      	adds	r5, r1, #3
 800bd22:	f025 0503 	bic.w	r5, r5, #3
 800bd26:	3508      	adds	r5, #8
 800bd28:	2d0c      	cmp	r5, #12
 800bd2a:	bf38      	it	cc
 800bd2c:	250c      	movcc	r5, #12
 800bd2e:	2d00      	cmp	r5, #0
 800bd30:	4607      	mov	r7, r0
 800bd32:	db01      	blt.n	800bd38 <_malloc_r+0x1c>
 800bd34:	42a9      	cmp	r1, r5
 800bd36:	d905      	bls.n	800bd44 <_malloc_r+0x28>
 800bd38:	230c      	movs	r3, #12
 800bd3a:	603b      	str	r3, [r7, #0]
 800bd3c:	2600      	movs	r6, #0
 800bd3e:	4630      	mov	r0, r6
 800bd40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd44:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800be18 <_malloc_r+0xfc>
 800bd48:	f000 f9f8 	bl	800c13c <__malloc_lock>
 800bd4c:	f8d8 3000 	ldr.w	r3, [r8]
 800bd50:	461c      	mov	r4, r3
 800bd52:	bb5c      	cbnz	r4, 800bdac <_malloc_r+0x90>
 800bd54:	4629      	mov	r1, r5
 800bd56:	4638      	mov	r0, r7
 800bd58:	f7ff ffc0 	bl	800bcdc <sbrk_aligned>
 800bd5c:	1c43      	adds	r3, r0, #1
 800bd5e:	4604      	mov	r4, r0
 800bd60:	d155      	bne.n	800be0e <_malloc_r+0xf2>
 800bd62:	f8d8 4000 	ldr.w	r4, [r8]
 800bd66:	4626      	mov	r6, r4
 800bd68:	2e00      	cmp	r6, #0
 800bd6a:	d145      	bne.n	800bdf8 <_malloc_r+0xdc>
 800bd6c:	2c00      	cmp	r4, #0
 800bd6e:	d048      	beq.n	800be02 <_malloc_r+0xe6>
 800bd70:	6823      	ldr	r3, [r4, #0]
 800bd72:	4631      	mov	r1, r6
 800bd74:	4638      	mov	r0, r7
 800bd76:	eb04 0903 	add.w	r9, r4, r3
 800bd7a:	f000 fa35 	bl	800c1e8 <_sbrk_r>
 800bd7e:	4581      	cmp	r9, r0
 800bd80:	d13f      	bne.n	800be02 <_malloc_r+0xe6>
 800bd82:	6821      	ldr	r1, [r4, #0]
 800bd84:	1a6d      	subs	r5, r5, r1
 800bd86:	4629      	mov	r1, r5
 800bd88:	4638      	mov	r0, r7
 800bd8a:	f7ff ffa7 	bl	800bcdc <sbrk_aligned>
 800bd8e:	3001      	adds	r0, #1
 800bd90:	d037      	beq.n	800be02 <_malloc_r+0xe6>
 800bd92:	6823      	ldr	r3, [r4, #0]
 800bd94:	442b      	add	r3, r5
 800bd96:	6023      	str	r3, [r4, #0]
 800bd98:	f8d8 3000 	ldr.w	r3, [r8]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d038      	beq.n	800be12 <_malloc_r+0xf6>
 800bda0:	685a      	ldr	r2, [r3, #4]
 800bda2:	42a2      	cmp	r2, r4
 800bda4:	d12b      	bne.n	800bdfe <_malloc_r+0xe2>
 800bda6:	2200      	movs	r2, #0
 800bda8:	605a      	str	r2, [r3, #4]
 800bdaa:	e00f      	b.n	800bdcc <_malloc_r+0xb0>
 800bdac:	6822      	ldr	r2, [r4, #0]
 800bdae:	1b52      	subs	r2, r2, r5
 800bdb0:	d41f      	bmi.n	800bdf2 <_malloc_r+0xd6>
 800bdb2:	2a0b      	cmp	r2, #11
 800bdb4:	d917      	bls.n	800bde6 <_malloc_r+0xca>
 800bdb6:	1961      	adds	r1, r4, r5
 800bdb8:	42a3      	cmp	r3, r4
 800bdba:	6025      	str	r5, [r4, #0]
 800bdbc:	bf18      	it	ne
 800bdbe:	6059      	strne	r1, [r3, #4]
 800bdc0:	6863      	ldr	r3, [r4, #4]
 800bdc2:	bf08      	it	eq
 800bdc4:	f8c8 1000 	streq.w	r1, [r8]
 800bdc8:	5162      	str	r2, [r4, r5]
 800bdca:	604b      	str	r3, [r1, #4]
 800bdcc:	4638      	mov	r0, r7
 800bdce:	f104 060b 	add.w	r6, r4, #11
 800bdd2:	f000 f9b9 	bl	800c148 <__malloc_unlock>
 800bdd6:	f026 0607 	bic.w	r6, r6, #7
 800bdda:	1d23      	adds	r3, r4, #4
 800bddc:	1af2      	subs	r2, r6, r3
 800bdde:	d0ae      	beq.n	800bd3e <_malloc_r+0x22>
 800bde0:	1b9b      	subs	r3, r3, r6
 800bde2:	50a3      	str	r3, [r4, r2]
 800bde4:	e7ab      	b.n	800bd3e <_malloc_r+0x22>
 800bde6:	42a3      	cmp	r3, r4
 800bde8:	6862      	ldr	r2, [r4, #4]
 800bdea:	d1dd      	bne.n	800bda8 <_malloc_r+0x8c>
 800bdec:	f8c8 2000 	str.w	r2, [r8]
 800bdf0:	e7ec      	b.n	800bdcc <_malloc_r+0xb0>
 800bdf2:	4623      	mov	r3, r4
 800bdf4:	6864      	ldr	r4, [r4, #4]
 800bdf6:	e7ac      	b.n	800bd52 <_malloc_r+0x36>
 800bdf8:	4634      	mov	r4, r6
 800bdfa:	6876      	ldr	r6, [r6, #4]
 800bdfc:	e7b4      	b.n	800bd68 <_malloc_r+0x4c>
 800bdfe:	4613      	mov	r3, r2
 800be00:	e7cc      	b.n	800bd9c <_malloc_r+0x80>
 800be02:	230c      	movs	r3, #12
 800be04:	603b      	str	r3, [r7, #0]
 800be06:	4638      	mov	r0, r7
 800be08:	f000 f99e 	bl	800c148 <__malloc_unlock>
 800be0c:	e797      	b.n	800bd3e <_malloc_r+0x22>
 800be0e:	6025      	str	r5, [r4, #0]
 800be10:	e7dc      	b.n	800bdcc <_malloc_r+0xb0>
 800be12:	605b      	str	r3, [r3, #4]
 800be14:	deff      	udf	#255	; 0xff
 800be16:	bf00      	nop
 800be18:	2000098c 	.word	0x2000098c

0800be1c <_printf_common>:
 800be1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be20:	4616      	mov	r6, r2
 800be22:	4699      	mov	r9, r3
 800be24:	688a      	ldr	r2, [r1, #8]
 800be26:	690b      	ldr	r3, [r1, #16]
 800be28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800be2c:	4293      	cmp	r3, r2
 800be2e:	bfb8      	it	lt
 800be30:	4613      	movlt	r3, r2
 800be32:	6033      	str	r3, [r6, #0]
 800be34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800be38:	4607      	mov	r7, r0
 800be3a:	460c      	mov	r4, r1
 800be3c:	b10a      	cbz	r2, 800be42 <_printf_common+0x26>
 800be3e:	3301      	adds	r3, #1
 800be40:	6033      	str	r3, [r6, #0]
 800be42:	6823      	ldr	r3, [r4, #0]
 800be44:	0699      	lsls	r1, r3, #26
 800be46:	bf42      	ittt	mi
 800be48:	6833      	ldrmi	r3, [r6, #0]
 800be4a:	3302      	addmi	r3, #2
 800be4c:	6033      	strmi	r3, [r6, #0]
 800be4e:	6825      	ldr	r5, [r4, #0]
 800be50:	f015 0506 	ands.w	r5, r5, #6
 800be54:	d106      	bne.n	800be64 <_printf_common+0x48>
 800be56:	f104 0a19 	add.w	sl, r4, #25
 800be5a:	68e3      	ldr	r3, [r4, #12]
 800be5c:	6832      	ldr	r2, [r6, #0]
 800be5e:	1a9b      	subs	r3, r3, r2
 800be60:	42ab      	cmp	r3, r5
 800be62:	dc26      	bgt.n	800beb2 <_printf_common+0x96>
 800be64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800be68:	1e13      	subs	r3, r2, #0
 800be6a:	6822      	ldr	r2, [r4, #0]
 800be6c:	bf18      	it	ne
 800be6e:	2301      	movne	r3, #1
 800be70:	0692      	lsls	r2, r2, #26
 800be72:	d42b      	bmi.n	800becc <_printf_common+0xb0>
 800be74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800be78:	4649      	mov	r1, r9
 800be7a:	4638      	mov	r0, r7
 800be7c:	47c0      	blx	r8
 800be7e:	3001      	adds	r0, #1
 800be80:	d01e      	beq.n	800bec0 <_printf_common+0xa4>
 800be82:	6823      	ldr	r3, [r4, #0]
 800be84:	6922      	ldr	r2, [r4, #16]
 800be86:	f003 0306 	and.w	r3, r3, #6
 800be8a:	2b04      	cmp	r3, #4
 800be8c:	bf02      	ittt	eq
 800be8e:	68e5      	ldreq	r5, [r4, #12]
 800be90:	6833      	ldreq	r3, [r6, #0]
 800be92:	1aed      	subeq	r5, r5, r3
 800be94:	68a3      	ldr	r3, [r4, #8]
 800be96:	bf0c      	ite	eq
 800be98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800be9c:	2500      	movne	r5, #0
 800be9e:	4293      	cmp	r3, r2
 800bea0:	bfc4      	itt	gt
 800bea2:	1a9b      	subgt	r3, r3, r2
 800bea4:	18ed      	addgt	r5, r5, r3
 800bea6:	2600      	movs	r6, #0
 800bea8:	341a      	adds	r4, #26
 800beaa:	42b5      	cmp	r5, r6
 800beac:	d11a      	bne.n	800bee4 <_printf_common+0xc8>
 800beae:	2000      	movs	r0, #0
 800beb0:	e008      	b.n	800bec4 <_printf_common+0xa8>
 800beb2:	2301      	movs	r3, #1
 800beb4:	4652      	mov	r2, sl
 800beb6:	4649      	mov	r1, r9
 800beb8:	4638      	mov	r0, r7
 800beba:	47c0      	blx	r8
 800bebc:	3001      	adds	r0, #1
 800bebe:	d103      	bne.n	800bec8 <_printf_common+0xac>
 800bec0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bec8:	3501      	adds	r5, #1
 800beca:	e7c6      	b.n	800be5a <_printf_common+0x3e>
 800becc:	18e1      	adds	r1, r4, r3
 800bece:	1c5a      	adds	r2, r3, #1
 800bed0:	2030      	movs	r0, #48	; 0x30
 800bed2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bed6:	4422      	add	r2, r4
 800bed8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bedc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bee0:	3302      	adds	r3, #2
 800bee2:	e7c7      	b.n	800be74 <_printf_common+0x58>
 800bee4:	2301      	movs	r3, #1
 800bee6:	4622      	mov	r2, r4
 800bee8:	4649      	mov	r1, r9
 800beea:	4638      	mov	r0, r7
 800beec:	47c0      	blx	r8
 800beee:	3001      	adds	r0, #1
 800bef0:	d0e6      	beq.n	800bec0 <_printf_common+0xa4>
 800bef2:	3601      	adds	r6, #1
 800bef4:	e7d9      	b.n	800beaa <_printf_common+0x8e>
	...

0800bef8 <_printf_i>:
 800bef8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800befc:	7e0f      	ldrb	r7, [r1, #24]
 800befe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bf00:	2f78      	cmp	r7, #120	; 0x78
 800bf02:	4691      	mov	r9, r2
 800bf04:	4680      	mov	r8, r0
 800bf06:	460c      	mov	r4, r1
 800bf08:	469a      	mov	sl, r3
 800bf0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bf0e:	d807      	bhi.n	800bf20 <_printf_i+0x28>
 800bf10:	2f62      	cmp	r7, #98	; 0x62
 800bf12:	d80a      	bhi.n	800bf2a <_printf_i+0x32>
 800bf14:	2f00      	cmp	r7, #0
 800bf16:	f000 80d4 	beq.w	800c0c2 <_printf_i+0x1ca>
 800bf1a:	2f58      	cmp	r7, #88	; 0x58
 800bf1c:	f000 80c0 	beq.w	800c0a0 <_printf_i+0x1a8>
 800bf20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bf28:	e03a      	b.n	800bfa0 <_printf_i+0xa8>
 800bf2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bf2e:	2b15      	cmp	r3, #21
 800bf30:	d8f6      	bhi.n	800bf20 <_printf_i+0x28>
 800bf32:	a101      	add	r1, pc, #4	; (adr r1, 800bf38 <_printf_i+0x40>)
 800bf34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf38:	0800bf91 	.word	0x0800bf91
 800bf3c:	0800bfa5 	.word	0x0800bfa5
 800bf40:	0800bf21 	.word	0x0800bf21
 800bf44:	0800bf21 	.word	0x0800bf21
 800bf48:	0800bf21 	.word	0x0800bf21
 800bf4c:	0800bf21 	.word	0x0800bf21
 800bf50:	0800bfa5 	.word	0x0800bfa5
 800bf54:	0800bf21 	.word	0x0800bf21
 800bf58:	0800bf21 	.word	0x0800bf21
 800bf5c:	0800bf21 	.word	0x0800bf21
 800bf60:	0800bf21 	.word	0x0800bf21
 800bf64:	0800c0a9 	.word	0x0800c0a9
 800bf68:	0800bfd1 	.word	0x0800bfd1
 800bf6c:	0800c063 	.word	0x0800c063
 800bf70:	0800bf21 	.word	0x0800bf21
 800bf74:	0800bf21 	.word	0x0800bf21
 800bf78:	0800c0cb 	.word	0x0800c0cb
 800bf7c:	0800bf21 	.word	0x0800bf21
 800bf80:	0800bfd1 	.word	0x0800bfd1
 800bf84:	0800bf21 	.word	0x0800bf21
 800bf88:	0800bf21 	.word	0x0800bf21
 800bf8c:	0800c06b 	.word	0x0800c06b
 800bf90:	682b      	ldr	r3, [r5, #0]
 800bf92:	1d1a      	adds	r2, r3, #4
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	602a      	str	r2, [r5, #0]
 800bf98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bfa0:	2301      	movs	r3, #1
 800bfa2:	e09f      	b.n	800c0e4 <_printf_i+0x1ec>
 800bfa4:	6820      	ldr	r0, [r4, #0]
 800bfa6:	682b      	ldr	r3, [r5, #0]
 800bfa8:	0607      	lsls	r7, r0, #24
 800bfaa:	f103 0104 	add.w	r1, r3, #4
 800bfae:	6029      	str	r1, [r5, #0]
 800bfb0:	d501      	bpl.n	800bfb6 <_printf_i+0xbe>
 800bfb2:	681e      	ldr	r6, [r3, #0]
 800bfb4:	e003      	b.n	800bfbe <_printf_i+0xc6>
 800bfb6:	0646      	lsls	r6, r0, #25
 800bfb8:	d5fb      	bpl.n	800bfb2 <_printf_i+0xba>
 800bfba:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bfbe:	2e00      	cmp	r6, #0
 800bfc0:	da03      	bge.n	800bfca <_printf_i+0xd2>
 800bfc2:	232d      	movs	r3, #45	; 0x2d
 800bfc4:	4276      	negs	r6, r6
 800bfc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bfca:	485a      	ldr	r0, [pc, #360]	; (800c134 <_printf_i+0x23c>)
 800bfcc:	230a      	movs	r3, #10
 800bfce:	e012      	b.n	800bff6 <_printf_i+0xfe>
 800bfd0:	682b      	ldr	r3, [r5, #0]
 800bfd2:	6820      	ldr	r0, [r4, #0]
 800bfd4:	1d19      	adds	r1, r3, #4
 800bfd6:	6029      	str	r1, [r5, #0]
 800bfd8:	0605      	lsls	r5, r0, #24
 800bfda:	d501      	bpl.n	800bfe0 <_printf_i+0xe8>
 800bfdc:	681e      	ldr	r6, [r3, #0]
 800bfde:	e002      	b.n	800bfe6 <_printf_i+0xee>
 800bfe0:	0641      	lsls	r1, r0, #25
 800bfe2:	d5fb      	bpl.n	800bfdc <_printf_i+0xe4>
 800bfe4:	881e      	ldrh	r6, [r3, #0]
 800bfe6:	4853      	ldr	r0, [pc, #332]	; (800c134 <_printf_i+0x23c>)
 800bfe8:	2f6f      	cmp	r7, #111	; 0x6f
 800bfea:	bf0c      	ite	eq
 800bfec:	2308      	moveq	r3, #8
 800bfee:	230a      	movne	r3, #10
 800bff0:	2100      	movs	r1, #0
 800bff2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bff6:	6865      	ldr	r5, [r4, #4]
 800bff8:	60a5      	str	r5, [r4, #8]
 800bffa:	2d00      	cmp	r5, #0
 800bffc:	bfa2      	ittt	ge
 800bffe:	6821      	ldrge	r1, [r4, #0]
 800c000:	f021 0104 	bicge.w	r1, r1, #4
 800c004:	6021      	strge	r1, [r4, #0]
 800c006:	b90e      	cbnz	r6, 800c00c <_printf_i+0x114>
 800c008:	2d00      	cmp	r5, #0
 800c00a:	d04b      	beq.n	800c0a4 <_printf_i+0x1ac>
 800c00c:	4615      	mov	r5, r2
 800c00e:	fbb6 f1f3 	udiv	r1, r6, r3
 800c012:	fb03 6711 	mls	r7, r3, r1, r6
 800c016:	5dc7      	ldrb	r7, [r0, r7]
 800c018:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c01c:	4637      	mov	r7, r6
 800c01e:	42bb      	cmp	r3, r7
 800c020:	460e      	mov	r6, r1
 800c022:	d9f4      	bls.n	800c00e <_printf_i+0x116>
 800c024:	2b08      	cmp	r3, #8
 800c026:	d10b      	bne.n	800c040 <_printf_i+0x148>
 800c028:	6823      	ldr	r3, [r4, #0]
 800c02a:	07de      	lsls	r6, r3, #31
 800c02c:	d508      	bpl.n	800c040 <_printf_i+0x148>
 800c02e:	6923      	ldr	r3, [r4, #16]
 800c030:	6861      	ldr	r1, [r4, #4]
 800c032:	4299      	cmp	r1, r3
 800c034:	bfde      	ittt	le
 800c036:	2330      	movle	r3, #48	; 0x30
 800c038:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c03c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c040:	1b52      	subs	r2, r2, r5
 800c042:	6122      	str	r2, [r4, #16]
 800c044:	f8cd a000 	str.w	sl, [sp]
 800c048:	464b      	mov	r3, r9
 800c04a:	aa03      	add	r2, sp, #12
 800c04c:	4621      	mov	r1, r4
 800c04e:	4640      	mov	r0, r8
 800c050:	f7ff fee4 	bl	800be1c <_printf_common>
 800c054:	3001      	adds	r0, #1
 800c056:	d14a      	bne.n	800c0ee <_printf_i+0x1f6>
 800c058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c05c:	b004      	add	sp, #16
 800c05e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c062:	6823      	ldr	r3, [r4, #0]
 800c064:	f043 0320 	orr.w	r3, r3, #32
 800c068:	6023      	str	r3, [r4, #0]
 800c06a:	4833      	ldr	r0, [pc, #204]	; (800c138 <_printf_i+0x240>)
 800c06c:	2778      	movs	r7, #120	; 0x78
 800c06e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c072:	6823      	ldr	r3, [r4, #0]
 800c074:	6829      	ldr	r1, [r5, #0]
 800c076:	061f      	lsls	r7, r3, #24
 800c078:	f851 6b04 	ldr.w	r6, [r1], #4
 800c07c:	d402      	bmi.n	800c084 <_printf_i+0x18c>
 800c07e:	065f      	lsls	r7, r3, #25
 800c080:	bf48      	it	mi
 800c082:	b2b6      	uxthmi	r6, r6
 800c084:	07df      	lsls	r7, r3, #31
 800c086:	bf48      	it	mi
 800c088:	f043 0320 	orrmi.w	r3, r3, #32
 800c08c:	6029      	str	r1, [r5, #0]
 800c08e:	bf48      	it	mi
 800c090:	6023      	strmi	r3, [r4, #0]
 800c092:	b91e      	cbnz	r6, 800c09c <_printf_i+0x1a4>
 800c094:	6823      	ldr	r3, [r4, #0]
 800c096:	f023 0320 	bic.w	r3, r3, #32
 800c09a:	6023      	str	r3, [r4, #0]
 800c09c:	2310      	movs	r3, #16
 800c09e:	e7a7      	b.n	800bff0 <_printf_i+0xf8>
 800c0a0:	4824      	ldr	r0, [pc, #144]	; (800c134 <_printf_i+0x23c>)
 800c0a2:	e7e4      	b.n	800c06e <_printf_i+0x176>
 800c0a4:	4615      	mov	r5, r2
 800c0a6:	e7bd      	b.n	800c024 <_printf_i+0x12c>
 800c0a8:	682b      	ldr	r3, [r5, #0]
 800c0aa:	6826      	ldr	r6, [r4, #0]
 800c0ac:	6961      	ldr	r1, [r4, #20]
 800c0ae:	1d18      	adds	r0, r3, #4
 800c0b0:	6028      	str	r0, [r5, #0]
 800c0b2:	0635      	lsls	r5, r6, #24
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	d501      	bpl.n	800c0bc <_printf_i+0x1c4>
 800c0b8:	6019      	str	r1, [r3, #0]
 800c0ba:	e002      	b.n	800c0c2 <_printf_i+0x1ca>
 800c0bc:	0670      	lsls	r0, r6, #25
 800c0be:	d5fb      	bpl.n	800c0b8 <_printf_i+0x1c0>
 800c0c0:	8019      	strh	r1, [r3, #0]
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	6123      	str	r3, [r4, #16]
 800c0c6:	4615      	mov	r5, r2
 800c0c8:	e7bc      	b.n	800c044 <_printf_i+0x14c>
 800c0ca:	682b      	ldr	r3, [r5, #0]
 800c0cc:	1d1a      	adds	r2, r3, #4
 800c0ce:	602a      	str	r2, [r5, #0]
 800c0d0:	681d      	ldr	r5, [r3, #0]
 800c0d2:	6862      	ldr	r2, [r4, #4]
 800c0d4:	2100      	movs	r1, #0
 800c0d6:	4628      	mov	r0, r5
 800c0d8:	f7f4 f89a 	bl	8000210 <memchr>
 800c0dc:	b108      	cbz	r0, 800c0e2 <_printf_i+0x1ea>
 800c0de:	1b40      	subs	r0, r0, r5
 800c0e0:	6060      	str	r0, [r4, #4]
 800c0e2:	6863      	ldr	r3, [r4, #4]
 800c0e4:	6123      	str	r3, [r4, #16]
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c0ec:	e7aa      	b.n	800c044 <_printf_i+0x14c>
 800c0ee:	6923      	ldr	r3, [r4, #16]
 800c0f0:	462a      	mov	r2, r5
 800c0f2:	4649      	mov	r1, r9
 800c0f4:	4640      	mov	r0, r8
 800c0f6:	47d0      	blx	sl
 800c0f8:	3001      	adds	r0, #1
 800c0fa:	d0ad      	beq.n	800c058 <_printf_i+0x160>
 800c0fc:	6823      	ldr	r3, [r4, #0]
 800c0fe:	079b      	lsls	r3, r3, #30
 800c100:	d413      	bmi.n	800c12a <_printf_i+0x232>
 800c102:	68e0      	ldr	r0, [r4, #12]
 800c104:	9b03      	ldr	r3, [sp, #12]
 800c106:	4298      	cmp	r0, r3
 800c108:	bfb8      	it	lt
 800c10a:	4618      	movlt	r0, r3
 800c10c:	e7a6      	b.n	800c05c <_printf_i+0x164>
 800c10e:	2301      	movs	r3, #1
 800c110:	4632      	mov	r2, r6
 800c112:	4649      	mov	r1, r9
 800c114:	4640      	mov	r0, r8
 800c116:	47d0      	blx	sl
 800c118:	3001      	adds	r0, #1
 800c11a:	d09d      	beq.n	800c058 <_printf_i+0x160>
 800c11c:	3501      	adds	r5, #1
 800c11e:	68e3      	ldr	r3, [r4, #12]
 800c120:	9903      	ldr	r1, [sp, #12]
 800c122:	1a5b      	subs	r3, r3, r1
 800c124:	42ab      	cmp	r3, r5
 800c126:	dcf2      	bgt.n	800c10e <_printf_i+0x216>
 800c128:	e7eb      	b.n	800c102 <_printf_i+0x20a>
 800c12a:	2500      	movs	r5, #0
 800c12c:	f104 0619 	add.w	r6, r4, #25
 800c130:	e7f5      	b.n	800c11e <_printf_i+0x226>
 800c132:	bf00      	nop
 800c134:	0801b955 	.word	0x0801b955
 800c138:	0801b966 	.word	0x0801b966

0800c13c <__malloc_lock>:
 800c13c:	4801      	ldr	r0, [pc, #4]	; (800c144 <__malloc_lock+0x8>)
 800c13e:	f7ff bc73 	b.w	800ba28 <__retarget_lock_acquire_recursive>
 800c142:	bf00      	nop
 800c144:	20000988 	.word	0x20000988

0800c148 <__malloc_unlock>:
 800c148:	4801      	ldr	r0, [pc, #4]	; (800c150 <__malloc_unlock+0x8>)
 800c14a:	f7ff bc6e 	b.w	800ba2a <__retarget_lock_release_recursive>
 800c14e:	bf00      	nop
 800c150:	20000988 	.word	0x20000988

0800c154 <_realloc_r>:
 800c154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c158:	4680      	mov	r8, r0
 800c15a:	4614      	mov	r4, r2
 800c15c:	460e      	mov	r6, r1
 800c15e:	b921      	cbnz	r1, 800c16a <_realloc_r+0x16>
 800c160:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c164:	4611      	mov	r1, r2
 800c166:	f7ff bdd9 	b.w	800bd1c <_malloc_r>
 800c16a:	b92a      	cbnz	r2, 800c178 <_realloc_r+0x24>
 800c16c:	f000 f85a 	bl	800c224 <_free_r>
 800c170:	4625      	mov	r5, r4
 800c172:	4628      	mov	r0, r5
 800c174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c178:	f000 f8a0 	bl	800c2bc <_malloc_usable_size_r>
 800c17c:	4284      	cmp	r4, r0
 800c17e:	4607      	mov	r7, r0
 800c180:	d802      	bhi.n	800c188 <_realloc_r+0x34>
 800c182:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c186:	d812      	bhi.n	800c1ae <_realloc_r+0x5a>
 800c188:	4621      	mov	r1, r4
 800c18a:	4640      	mov	r0, r8
 800c18c:	f7ff fdc6 	bl	800bd1c <_malloc_r>
 800c190:	4605      	mov	r5, r0
 800c192:	2800      	cmp	r0, #0
 800c194:	d0ed      	beq.n	800c172 <_realloc_r+0x1e>
 800c196:	42bc      	cmp	r4, r7
 800c198:	4622      	mov	r2, r4
 800c19a:	4631      	mov	r1, r6
 800c19c:	bf28      	it	cs
 800c19e:	463a      	movcs	r2, r7
 800c1a0:	f000 f832 	bl	800c208 <memcpy>
 800c1a4:	4631      	mov	r1, r6
 800c1a6:	4640      	mov	r0, r8
 800c1a8:	f000 f83c 	bl	800c224 <_free_r>
 800c1ac:	e7e1      	b.n	800c172 <_realloc_r+0x1e>
 800c1ae:	4635      	mov	r5, r6
 800c1b0:	e7df      	b.n	800c172 <_realloc_r+0x1e>

0800c1b2 <memmove>:
 800c1b2:	4288      	cmp	r0, r1
 800c1b4:	b510      	push	{r4, lr}
 800c1b6:	eb01 0402 	add.w	r4, r1, r2
 800c1ba:	d902      	bls.n	800c1c2 <memmove+0x10>
 800c1bc:	4284      	cmp	r4, r0
 800c1be:	4623      	mov	r3, r4
 800c1c0:	d807      	bhi.n	800c1d2 <memmove+0x20>
 800c1c2:	1e43      	subs	r3, r0, #1
 800c1c4:	42a1      	cmp	r1, r4
 800c1c6:	d008      	beq.n	800c1da <memmove+0x28>
 800c1c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c1cc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c1d0:	e7f8      	b.n	800c1c4 <memmove+0x12>
 800c1d2:	4402      	add	r2, r0
 800c1d4:	4601      	mov	r1, r0
 800c1d6:	428a      	cmp	r2, r1
 800c1d8:	d100      	bne.n	800c1dc <memmove+0x2a>
 800c1da:	bd10      	pop	{r4, pc}
 800c1dc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c1e0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c1e4:	e7f7      	b.n	800c1d6 <memmove+0x24>
	...

0800c1e8 <_sbrk_r>:
 800c1e8:	b538      	push	{r3, r4, r5, lr}
 800c1ea:	4d06      	ldr	r5, [pc, #24]	; (800c204 <_sbrk_r+0x1c>)
 800c1ec:	2300      	movs	r3, #0
 800c1ee:	4604      	mov	r4, r0
 800c1f0:	4608      	mov	r0, r1
 800c1f2:	602b      	str	r3, [r5, #0]
 800c1f4:	f7f7 fbd8 	bl	80039a8 <_sbrk>
 800c1f8:	1c43      	adds	r3, r0, #1
 800c1fa:	d102      	bne.n	800c202 <_sbrk_r+0x1a>
 800c1fc:	682b      	ldr	r3, [r5, #0]
 800c1fe:	b103      	cbz	r3, 800c202 <_sbrk_r+0x1a>
 800c200:	6023      	str	r3, [r4, #0]
 800c202:	bd38      	pop	{r3, r4, r5, pc}
 800c204:	20000994 	.word	0x20000994

0800c208 <memcpy>:
 800c208:	440a      	add	r2, r1
 800c20a:	4291      	cmp	r1, r2
 800c20c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c210:	d100      	bne.n	800c214 <memcpy+0xc>
 800c212:	4770      	bx	lr
 800c214:	b510      	push	{r4, lr}
 800c216:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c21a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c21e:	4291      	cmp	r1, r2
 800c220:	d1f9      	bne.n	800c216 <memcpy+0xe>
 800c222:	bd10      	pop	{r4, pc}

0800c224 <_free_r>:
 800c224:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c226:	2900      	cmp	r1, #0
 800c228:	d044      	beq.n	800c2b4 <_free_r+0x90>
 800c22a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c22e:	9001      	str	r0, [sp, #4]
 800c230:	2b00      	cmp	r3, #0
 800c232:	f1a1 0404 	sub.w	r4, r1, #4
 800c236:	bfb8      	it	lt
 800c238:	18e4      	addlt	r4, r4, r3
 800c23a:	f7ff ff7f 	bl	800c13c <__malloc_lock>
 800c23e:	4a1e      	ldr	r2, [pc, #120]	; (800c2b8 <_free_r+0x94>)
 800c240:	9801      	ldr	r0, [sp, #4]
 800c242:	6813      	ldr	r3, [r2, #0]
 800c244:	b933      	cbnz	r3, 800c254 <_free_r+0x30>
 800c246:	6063      	str	r3, [r4, #4]
 800c248:	6014      	str	r4, [r2, #0]
 800c24a:	b003      	add	sp, #12
 800c24c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c250:	f7ff bf7a 	b.w	800c148 <__malloc_unlock>
 800c254:	42a3      	cmp	r3, r4
 800c256:	d908      	bls.n	800c26a <_free_r+0x46>
 800c258:	6825      	ldr	r5, [r4, #0]
 800c25a:	1961      	adds	r1, r4, r5
 800c25c:	428b      	cmp	r3, r1
 800c25e:	bf01      	itttt	eq
 800c260:	6819      	ldreq	r1, [r3, #0]
 800c262:	685b      	ldreq	r3, [r3, #4]
 800c264:	1949      	addeq	r1, r1, r5
 800c266:	6021      	streq	r1, [r4, #0]
 800c268:	e7ed      	b.n	800c246 <_free_r+0x22>
 800c26a:	461a      	mov	r2, r3
 800c26c:	685b      	ldr	r3, [r3, #4]
 800c26e:	b10b      	cbz	r3, 800c274 <_free_r+0x50>
 800c270:	42a3      	cmp	r3, r4
 800c272:	d9fa      	bls.n	800c26a <_free_r+0x46>
 800c274:	6811      	ldr	r1, [r2, #0]
 800c276:	1855      	adds	r5, r2, r1
 800c278:	42a5      	cmp	r5, r4
 800c27a:	d10b      	bne.n	800c294 <_free_r+0x70>
 800c27c:	6824      	ldr	r4, [r4, #0]
 800c27e:	4421      	add	r1, r4
 800c280:	1854      	adds	r4, r2, r1
 800c282:	42a3      	cmp	r3, r4
 800c284:	6011      	str	r1, [r2, #0]
 800c286:	d1e0      	bne.n	800c24a <_free_r+0x26>
 800c288:	681c      	ldr	r4, [r3, #0]
 800c28a:	685b      	ldr	r3, [r3, #4]
 800c28c:	6053      	str	r3, [r2, #4]
 800c28e:	440c      	add	r4, r1
 800c290:	6014      	str	r4, [r2, #0]
 800c292:	e7da      	b.n	800c24a <_free_r+0x26>
 800c294:	d902      	bls.n	800c29c <_free_r+0x78>
 800c296:	230c      	movs	r3, #12
 800c298:	6003      	str	r3, [r0, #0]
 800c29a:	e7d6      	b.n	800c24a <_free_r+0x26>
 800c29c:	6825      	ldr	r5, [r4, #0]
 800c29e:	1961      	adds	r1, r4, r5
 800c2a0:	428b      	cmp	r3, r1
 800c2a2:	bf04      	itt	eq
 800c2a4:	6819      	ldreq	r1, [r3, #0]
 800c2a6:	685b      	ldreq	r3, [r3, #4]
 800c2a8:	6063      	str	r3, [r4, #4]
 800c2aa:	bf04      	itt	eq
 800c2ac:	1949      	addeq	r1, r1, r5
 800c2ae:	6021      	streq	r1, [r4, #0]
 800c2b0:	6054      	str	r4, [r2, #4]
 800c2b2:	e7ca      	b.n	800c24a <_free_r+0x26>
 800c2b4:	b003      	add	sp, #12
 800c2b6:	bd30      	pop	{r4, r5, pc}
 800c2b8:	2000098c 	.word	0x2000098c

0800c2bc <_malloc_usable_size_r>:
 800c2bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2c0:	1f18      	subs	r0, r3, #4
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	bfbc      	itt	lt
 800c2c6:	580b      	ldrlt	r3, [r1, r0]
 800c2c8:	18c0      	addlt	r0, r0, r3
 800c2ca:	4770      	bx	lr

0800c2cc <_init>:
 800c2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2ce:	bf00      	nop
 800c2d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2d2:	bc08      	pop	{r3}
 800c2d4:	469e      	mov	lr, r3
 800c2d6:	4770      	bx	lr

0800c2d8 <_fini>:
 800c2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2da:	bf00      	nop
 800c2dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2de:	bc08      	pop	{r3}
 800c2e0:	469e      	mov	lr, r3
 800c2e2:	4770      	bx	lr
