Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CE869_CPU_SYS_tb_behav xil_defaultlib.CE869_CPU_SYS_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns TRUE, left argument length 10 is different from right argument length 4 for 'std_logic_vector_93' array [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/CONTROL_UNIT.vhd:299]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bhv_alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.ZERO_FLAG_REG [zero_flag_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_OUTPUT_REG [data_output_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTER_FILE [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_DATA_MUX [rf_data_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.IR_REG [ir_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.IR_MUX [ir_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_REG [pc_reg_default]
Compiling architecture stctr_ce869_cpu of entity xil_defaultlib.CE869_CPU [ce869_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.frequency_divider [frequency_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.one_digit [one_digit_default]
Compiling architecture behavioral of entity xil_defaultlib.four_digits [four_digits_default]
Compiling architecture stctr_ce869_cpu_sys of entity xil_defaultlib.CE869_CPU_SYS [ce869_cpu_sys_default]
Compiling architecture behavioral of entity xil_defaultlib.ce869_cpu_sys_tb
Built simulation snapshot CE869_CPU_SYS_tb_behav
