# Device info: $Id: pic18F83J90.dev,v 1.20 2007/01/10 19:38:16 hollyj Exp $
# Macro file info: $Id: 18macro.dev,v 1.40 2006/11/14 23:04:54 sheardv Exp $

format=0.1

#device=PIC18F83J90
# Same as 84J90 with less program memory space
# DOS: DOS-00667
# PS:  
# DS:  

vpp (range=2.125-3.500 dflt=3.250)
vdd (range=2.125-3.500 dfltrange=2.125-3.500 nominal=3.250)

#IsChecksumless=1

pgming (memtech=ee tries=1 pkgthresh=2.75)
   wait (pgm=3000 eedata=10000 cfg=10000 userid=10000 erase=600)
   # erase is actually 600ms but we only have U16 to use so I'm making it ms base instead for TSMC parts
   # JLD 05/31/06: J parts actually erase 1024 at a time. The 10 LSBs of TBLPTR are ignored.
   latches(pgm=64 eedata=2 cfg=2 rowerase=1024)

pgmmem (region=0x0-0x1ff7)     # 1ff7-1fff are cfg bits
cfgmem (region=0x1ff8-0x1fff)
cfgwormmem (region=0x300000-0x300006)
extpgmmem  (region=0x20000-0x1FFFFF modeaddr=0x300004)

# No eedata according to the programming spec
#eedata (region=0x00-0xf5f)
testmem (region=0x200000-0x2003FF)

# The end address has been changed from a 0x2B to a 0x37 for the ICD2
bkbgvectmem (region=0x200028-0x200037)

devid (region=0x3FFFFE-0x3FFFFF idmask=0xFFE0 id=0x3880)


HasLCD=0xC0  		# NOTE! Temporary flag until peripheral info is added to file!
NumBanks=16
NumHWBP=5
UnusedBankMask=0x7FF0
AccessBankSplitOffset=0x60

UnusedRegs (0xfd4-0xfd4)
UnusedRegs (0xf00-0xf5f)

# JOSE: Ask George
#ICDStr= ICDDevID=0x1440 ICDDevIDMustUse=0 ICDDevCfgAddr=0x1FFF8 ICDDevSelVal=0x80

			                   # ---------------#
#------------------------------# CORE Registers #------------------------------------------------#
                               # ---------------#

sfr (key=TOS addr=0xFFD size=3 flags=j)
    # NOTE: The j flag means all these registers together form one larger register
    bit (names='- - - TOS' width='1 1 1 21')
sfr (key=TOSU addr=0xFFF size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - TOSU' width='1 1 1 5')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=TOSH addr=0xFFE size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TOSH' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=TOSL addr=0xFFD size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TOSL' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=STKPTR addr=0xFFC size=1 access='rc rc u rw rw rw rw rw')
    reset (por='00-00000' mclr='00-00000')
    bit (names='STKFUL STKUNF - STKPTR' width='1 1 1 5')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=PCLAT addr=0xFF9 size=3 flags=j)
    # NOTE: The j flag means all these registers together form one larger register
    bit (names='- - - PCLAT' width='1 1 1 21')
sfr (key=PCLATU addr=0xFFB size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCU' width='1 1 1 5')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PCLATH addr=0xFFA size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCH' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PCL addr=0xFF9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=TBLPTR addr=0xFF6 size=3 flags=j)
    # NOTE: The j flag means all these registers together form one larger register
    bit (names='- - ACSS TBLPTR' width='1 1 1 21')
sfr (key=TBLPTRU addr=0xFF8 size=1 access='u u rw rw rw rw rw rw')
    # NOTE: The ACSS bit allows access to the device configuration bits
    reset (por='--000000' mclr='--000000')
    bit (names='- - ACSS TBLPTRU' width='1 1 1 5')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=TBLPTRH addr=0xFF7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TBLPTRH' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=TBLPTRL addr=0xFF6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TBLPTRL' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=TABLAT addr=0xFF5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TABLAT' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=PROD addr=0xFF3 size=2 flags=j)
    # NOTE: The j flag means all these registers together form one larger register
    bit (names='PROD' width='16')
sfr (key=PRODH addr=0xFF4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='PRODH' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PRODL addr=0xFF3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='PRODL' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=INTCON addr=0xFF2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='0000000x' mclr='0000000u')
    bit (names='GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF')
    # NOTE: When IPEN (bit 7) in the RCON register is 0 use the following bit names
    qbit (names='GIE PEIE TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF')
    # NOTE: When IPEN (bit 7) in the RCON register is 1 use the following bit names
    qbit (names='GIEH GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF')
    bit (tag=scl names='GIE_GIEH PEIE_GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=INTCON2 addr=0xFF1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nRBPU INTEDG0 INTEDG1 INTEDG2 INTEDG3 TMR0IP INT3IP RBIP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=INTCON3 addr=0xFF0 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11000000' mclr='11000000')
    bit (names='INT2IP INT1IP INT3IE INT2IE INT1IE INT3IF INT2IF INT1IF')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=INDF0 addr=0xFEF size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF0' width='8')
sfr (key=POSTINC0 addr=0xFEE size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC0' width='8')
sfr (key=POSTDEC0 addr=0xFED size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC0' width='8')
sfr (key=PREINC0 addr=0xFEC size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC0' width='8')
sfr (key=PLUSW0 addr=0xFEB size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW0' width='8')

sfr (key=FSR0 addr=0xFE9 size=2 flags=j)
    # NOTE: The j flag means all these registers together form one larger register
    bit (names='- - - - FSR0' width='1 1 1 1 12')
sfr (key=FSR0H addr=0xFEA size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----uuuu')
    bit (names='- - - - FSR0H' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=FSR0L addr=0xFE9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR0L' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=WREG addr=0xFE8 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='WREG' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=rw)
sfr (key=INDF1 addr=0xFE7 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF1' width='8')
sfr (key=POSTINC1 addr=0xFE6 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC1' width='8')
sfr (key=POSTDEC1 addr=0xFE5 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC1' width='8')
sfr (key=PREINC1 addr=0xFE4 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC1' width='8')
sfr (key=PLUSW1 addr=0xFE3 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW1' width='8')

sfr (key=FSR1 addr=0xFE1 size=2 flags=j)
    # NOTE: The j flag means all these registers together form one larger register
    bit (names='- - - - FSR1' width='1 1 1 1 12')
sfr (key=FSR1H addr=0xFE2 size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----uuuu')
    bit (names='- - - - FSR1H' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=FSR1L addr=0xFE1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR1L' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=BSR addr=0xFE0 size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----0000')
    bit (names='- - - - BSR' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=INDF2 addr=0xFDF size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF2' width='8')
sfr (key=POSTINC2 addr=0xFDE size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC2' width='8')
sfr (key=POSTDEC2 addr=0xFDD size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC2' width='8')
sfr (key=PREINC2 addr=0xFDC size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC2' width='8')
sfr (key=PLUSW2 addr=0xFDB size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW2' width='8')

sfr (key=FSR2 addr=0xFD9 size=2 flags=j)
    # NOTE: The j flag means all these registers together form one larger register
    bit (names='- - - - FSR2' width='1 1 1 1 12')
sfr (key=FSR2H addr=0xFDA size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----0000')
    bit (names='- - - - FSR2H' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=FSR2L addr=0xFD9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR2L' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=STATUS addr=0xFD8 size=1 access='u u u rw rw rw rw rw')
    reset (por='---xxxxx' mclr='---uuuuu')
    bit (names='- - - N OV Z DC C')

sfr (key=LCDREG addr=0xFD2 size=1 access='u rw rw rw rw rw rw rw')
    reset (por='x0111100' mclr='x0111100')
    bit (names='- CPEN BIAS2 BIAS1 BIAS0 MODE13 CLKSEL1 CLKSEL0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb)
sfr (key=WDTCON addr=0xFD1 size=1 access='u u u u u u u rw')
    reset (por='-------0' mclr='-------0')
    bit (names='- - - - - - - SWDTEN')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=RCON addr=0xFD0 size=1 access='rw u u rw rw rw rw rw')
    reset (por='0--11100' mclr='0--uqquu')
    bit (names='IPEN - - nRI nTO nPD nPOR nBOR')
    stimulus (scl=r regfiles=w pcfiles=rw)

sfr (key=EECON1 addr=0xFA6 size=1 access='u u u rw rw rw rs u')
    reset (por='---0x00-' mclr='---0x00-')
    bit (names='- - - FREE WRERR WREN WR -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=IPR3 addr=0xFA5 size=1 access='u rw rw rw u rw rw u')
    reset (por='01110110' mclr='01110110')
    bit (names='- LCDIP RC2IP TX2IP - CCP2IP CCP1IP -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIR3 addr=0xFA4 size=1 access='u rw rw rw u rw rw u')
    reset (por='00000000' mclr='00000000')
    bit (names='- LCDIF RC2IF TX2IF - CCP2IF CCP1IF -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIE3 addr=0xFA3 size=1 access='u rw rw rw u rw rw u')
    reset (por='00000000' mclr='00000000')
    bit (names='- LCDIE RC2IE TX2IE - CCP2IE CCP1IE -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=IPR2 addr=0xFA2 size=1 access='rw rw u u rw rw rw u')
    reset (por='11001110' mclr='11001110')
    bit (names='OSCFIP CMIP - - BCLIP LVDIP TMR3IP -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIR2 addr=0xFA1 size=1 access='rw rw u u rw rw rw u')
    reset (por='00000000' mclr='00000000')
    bit (names='OSFIF CMIF - - BCLIF LVDIF TMR3IF -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIE2 addr=0xFA0 size=1 access='rw rw u u rw rw rw u')
    reset (por='00000000' mclr='00000000')
    bit (names='OSCFIE CMIE - - BCLIE LVDIE TMR3IE -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=IPR1 addr=0xF9F size=1 access='u rw rw rw rw u rw rw')
    reset (por='-1111011' mclr='-1111011')
    bit (names='- ADIP RCIP TXIP SSPIP - TMR2IP TMR1IP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIR1 addr=0xF9E size=1 access='u rw r r rw u rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- ADIF RCIF TXIF SSPIF - TMR2IF TMR1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIE1 addr=0xF9D size=1 access='u rw rw rw rw u rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- ADIE RCIE TXIE SSPIE - TMR2IE TMR1IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=MEMCON addr=0xF9C size=1 access='rw u rw rw u u rw rw')
    reset (por='0-00--00' mclr='0-00--00')
    bit (names='EBDIS - WAIT - - WM' width='1 1 2 1 1 2')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

                               # ---------------------#
#------------------------------# Oscillator Registers #----------------------------------------------------------------------------#
                               # ---------------------#

sfr (key=OSCCON addr=0xFD3 size=1 access='u rw rw rw u r u u')
    reset (por='x100x0xx' mclr='x100x0xx')
    bit (names='- IRCF2 IRCF1 IRCF0 - FLTS - -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=OSCTUNE addr=0xF9B size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0x000000' mclr='0x000000')
    bit (names='HF256DIV - FTUNH5 FTUNH4 FTUNH3 FTUNH2 FTUNH1 FTUNH0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

                               # ----------------#
#------------------------------# PORTA Registers #-------------------------------------------------#
                               # ----------------#

# The reset values are guesses because latest DOS-00539 A.3 doesn't have reset values.

sfr (key=PORTA addr=0xF80 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=LATA addr=0xF89 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATA7 LATA6 LATA5 LATA4 LATA3 LATA2 LATA1 LATA0')
    bit (tag=scl names='LATA' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISA addr=0xF92 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0')
    bit (tag=scl names='TRISA' width='8')
    stimulus (scl=rwb regfiles=w)

                               # ----------------#
#------------------------------# PORTB Registers #-----------------------------------------------------------------------------------------#
                               # ----------------#

# The reset values are guesses because latest DOS-00539 A.3 doesn't have reset values.

sfr (key=PORTB addr=0xF81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=TRISB addr=0xF93 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0')
    bit (tag=scl names='TRISB' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATB addr=0xF8A size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0')
    bit (tag=scl names='LATB' width='8')
    stimulus (scl=rwb regfiles=w)

                               # ----------------#
#------------------------------# PORTC Registers #---------------------------------------#
                               # ----------------#

sfr (key=PORTC addr=0xF82 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0')
    bit (tag=scl names='RC' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=LATC addr=0xF8B size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATC7 LATC6 LATC5 LATC4 LATC3 LATC2 LATC1 LATC0')
    bit (tag=scl names='LATC' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISC addr=0xF94 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0')
    bit (tag=scl names='TRISC' width='8')
    stimulus (scl=rwb regfiles=w)

                               # ----------------#
#------------------------------# PORTD Registers #-----------------------------------------------------------------------------------------#
                               # ----------------#

sfr (key=PORTD addr=0xF83 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0')
    bit (tag=scl names='RD' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=LATD addr=0xF8C size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATD7 LATD6 LATD5 LATD4 LATD3 LATD2 LATD1 LATD0')
    bit (tag=scl names='LATD' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISD addr=0xF95 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISD7 TRISD6 TRISD5 TRISD4 TRISD3 TRISD2 TRISD1 TRISD0')
    bit (tag=scl names='TRISD' width='8')
    stimulus (scl=rwb regfiles=w)

                               # ----------------#
#------------------------------# PORTE Registers #------------------------------------------------------#
                               # ----------------#

sfr (key=PORTE addr=0xF84 size=1 access='rw rw rw rw rw u rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RE7 RE6 RE5 RE4 RE3 - RE1 RE0')
    bit (tag=scl names='RE' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=LATE addr=0xF8D size=1 access='rw rw rw rw rw u rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATE7 LATE6 LATE5 LATE4 LATE3 - LATE1 LATE0')
    bit (tag=scl names='LATE' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISE addr=0xF96 size=1 access='rw rw rw rw rw u rw rw')
    reset (por='11111-11' mclr='11111-11')
    bit (names='TRISE7 TRISE6 TRISE5 TRISE4 TRISE3 - TRISE1 TRISE0')
    bit (tag=scl names='TRISE' width='8')
    stimulus (scl=rwb regfiles=w)

                               # ----------------#
#------------------------------# PORTF Registers #-------------------------------------------------#
                               # ----------------#

# The reset values are guesses because latest DOS-00539 A.3 doesn't have reset values.

sfr (key=PORTF addr=0xF85 size=1 access='rw rw rw rw rw rw rw u')
    reset (por='x000000-' mclr='u000000-')
    bit (names='RF7 RF6 RF5 RF4 RF3 RF2 RF1 -')
    bit (tag=scl names='RF' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=LATF addr=0xF8E size=1 access='rw rw rw rw rw rw rw u')
    reset (por='xxxxxxx-' mclr='uuuuuuu-')
    bit (names='LATF7 LATF6 LATF5 LATF4 LATF3 LATF2 LATF1 -')
    bit (tag=scl names='LATF' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISF addr=0xF97 size=1 access='rw rw rw rw rw rw rw u')
    reset (por='1111111-' mclr='1111111-')
    bit (names='TRISF7 TRISF6 TRISF5 TRISF4 TRISF3 TRISF2 TRISF1 -')
    bit (tag=scl names='TRISF' width='8')
    stimulus (scl=rwb regfiles=w)

                               # ----------------#
#------------------------------# PORTG Registers #-------------------------------------------------#
                               # ----------------#

sfr (key=PORTG addr=0xF86 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='000xxxxx' mclr='000uuuuu')
    bit (names='RDPU REPU RJPU RG4 RG3 RG2 RG1 RG0')
    bit (tag=scl names='RG' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=TRISG addr=0xF98 size=1 access='u u u rw rw rw rw rw')
    reset (por='---11111' mclr='---11111')
    bit (names='- - - TRISG4 TRISG3 TRISG2 TRISG1 TRISG0')
    bit (tag=scl names='TRISG' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATG addr=0xF8F size=1 access='u u u rw rw rw rw rw')
    reset (por='---xxxxx' mclr='---uuuuu')
    bit (names='- - - LATG4 LATG3 LATG2 LATG1 LATG0')
    bit (tag=scl names='LATG' width='8')
    stimulus (scl=rwb regfiles=w)

                               # ----------------#
#------------------------------# PORTH Registers #-------------------------------------------------#
                               # ----------------#

sfr (key=PORTH addr=0xF87 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RH7 RH6 RH5 RH4 RH3 RH2 RH1 RH0')
    bit (tag=scl names='RH' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=TRISH addr=0xF99 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISH7 TRISH6 TRISH5 TRISH4 TRISH3 TRISH2 TRISH1 TRISH0')
    bit (tag=scl names='TRISH' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATH addr=0xF90 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATH7 LATH6 LATH5 LATH4 LATH3 LATH2 LATH1 LATH0')
    bit (tag=scl names='LATH' width='8')
    stimulus (scl=rwb regfiles=w)

                               # ----------------#
#------------------------------# PORTJ Registers #-------------------------------------------------#
                               # ----------------#

sfr (key=PORTJ addr=0xF88 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RJ7 RJ6 RJ5 RJ4 RJ3 RJ2 RJ1 RJ0')
    bit (tag=scl names='RJ' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=TRISJ addr=0xF9A size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISJ7 TRISJ6 TRISJ5 TRISJ4 TRISJ3 TRISJ2 TRISJ1 TRISJ0')
    bit (tag=scl names='TRISJ' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATJ addr=0xF91 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATJ7 LATJ6 LATJ5 LATJ4 LATJ3 LATJ2 LATJ1 LATJ0')
    bit (tag=scl names='LATJ' width='8')
    stimulus (scl=rwb regfiles=w)

                               # --------------#
#------------------------------# ADC Registers #----------------------------------------------------------------------------#
                               # --------------#

sfr (key=ADRES addr=0xFC3 size=2 flags=j)
    # NOTE: The j flag means all these registers together form one larger register
    bit (names='ADRES' width='16')
sfr (key=ADRESH addr=0xFC4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRESH' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADRESL addr=0xFC3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRESL' width='8')
    stimulus (scl=rwb regfiles=r)

sfr (key=ADCON0 addr=0xFC2 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - CHS GO/nDONE ADON' width='1 1 4 1 1')
    bit (tag=scl names='- - CHS GO_nDONE ADON' width='1 1 4 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADCON1 addr=0xFC1 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--00qqqq' mclr='--000000')
    bit (names='- - VCFG PCFG' width='1 1 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADCON2 addr=0xFC0 size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-000000' mclr='0-000000')
    bit (names='ADFM - ACQT ADCS' width='1 1 3 3')
    stimulus (scl=rwb regfiles=w)

                               # --------------#
#------------------------------# CCP Registers #----------------------------------------------------------------------------#
                               # --------------#

sfr (key=CCP1CON addr=0xF68 size=1 access='u u rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='- - CCPxX CCPxY CCPxM3 CCPxM2 CCPxM1 CCPxM0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb)
sfr (key=CCPR1L addr=0xF69 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='CCPRxL7 CCPRxL6 CCPRxL5 CCPRxL4 CCPRxL3 CCPRxL2 CCPRxL1 CCPRxL0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb)
sfr (key=CCPR1H addr=0xF6A size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='CCPxRH7 CCPxRH6 CCPxRH5 CCPxRH4 CCPxRH3 CCPxRH2 CCPxRH1 CCPxRH0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb)
sfr (key=CCP2CON addr=0xF65 size=1 access='u u rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='- - CCPxX CCPxY CCPxM3 CCPxM2 CCPxM1 CCPxM0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb)
sfr (key=CCPR2L addr=0xF66 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='CCPRxL7 CCPRxL6 CCPRxL5 CCPRxL4 CCPRxL3 CCPRxL2 CCPRxL1 CCPRxL0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb)
sfr (key=CCPR2H addr=0xF67 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='CCPxRH7 CCPxRH6 CCPxRH5 CCPxRH4 CCPxRH3 CCPxRH2 CCPxRH1 CCPxRH0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb)


                               # --------------#
#------------------------------# SSP Registers #----------------------------------------------------------------------------#
                               # --------------#

sfr (key=SSPBUF addr=0xFC9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='SSPBUF' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=SSPADD addr=0xFC8 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSPADD' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
# All bits are rw so they can be simulated
# sfr (key=SSP1STAT addr=0xFC7 size=1 access='rw rw r r r r r r')
sfr (key=SSPSTAT addr=0xFC7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SMP CKE D/nA P S R/nW UA BF')
#    bit (tag=scl names='SMP CKE D_nA P S R_nW UA BF')
sfr (key=SSPCON1 addr=0xFC6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='WCOL SSPOV SSPEN CKP SSPM' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=SSPCON2 addr=0xFC5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN')
    stimulus (scl=rwb regfiles=w pcfiles=rw)


                               # -----------------#
#------------------------------# TIMER0 Registers #-------------------------------------------------#
                               # -----------------#

sfr (key=TMR0 addr=0xFD6 size=2 flags=j)
    # NOTE: The j flag means all these registers together form one larger register
    bit (names='TMR0' width='16')
sfr (key=TMR0H addr=0xFD7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR0H' width='8')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=TMR0L addr=0xFD6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0L' width='8')
    stimulus (scl=rwb type=int regfiles=w)

sfr (key=T0CON addr=0xFD5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TMR0ON T08BIT T0CS T0SE PSA T0PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)

                               # -----------------#
#------------------------------# TIMER1 Registers #-------------------------------------------------#
                               # -----------------#

sfr (key=TMR1 addr=0xFCE size=2 flags=j)
    # NOTE: The j flag means all these registers together form one larger register
    bit (names='TMR1' width='16')
sfr (key=TMR1H addr=0xFCF size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=TMR1L addr=0xFCE size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb type=int regfiles=w)

sfr (key=T1CON addr=0xFCD size=1 access='rw r rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='RD16 T1RUN T1CKPS T1OSCEN nT1SYNC TMR1CS TMR1ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)

                               # -----------------#
#------------------------------# TIMER2 Registers #-------------------------------------------------#
                               # -----------------#

sfr (key=TMR2 addr=0xFCC size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR2' width='8')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=PR2 addr=0xFCB size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='PR2' width='8')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=T2CON addr=0xFCA size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- TOUTPS TMR2ON T2CKPS' width='1 4 1 2')
    stimulus (scl=rwb regfiles=w)

                               # -----------------#
#------------------------------# TIMER3 Registers #-------------------------------------------------#
                               # -----------------#

sfr (key=TMR3 addr=0xFB2 size=2 flags=j)
    # NOTE: The j flag means all these registers together form one larger register
    bit (names='TMR3' width='16')
sfr (key=TMR3H addr=0xFB3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR3H' width='8')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=TMR3L addr=0xFB2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR3L' width='8')
    stimulus (scl=rwb type=int regfiles=w)

sfr (key=T3CON addr=0xFB1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='RD16 T3CCP2 T3CKPS T3CCP1 nT3SYNC TMR3CS TMR3ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)

# No PSP                                
UnusedRegs (0xfb0-0xfb0)

                               # ---------------------#
#------------------------------# Comparator Registers #----------------------------------------------------------------------------#
                               # ---------------------#

sfr (key=CVRCON addr=0xFB5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='CVREN CVROE CVRR CVRSS CVR' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=CMCON addr=0xFB4 size=1 access='r r rw rw rw rw rw rw')
    reset (por='00000111' mclr='00000111')
    bit (names='C2OUT C1OUT C2INV C1INV CIS CM' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)

                               # ----------------#
#------------------------------# UART1 Registers #-------------------------------------------------#
                               # ----------------#

# EUSART
sfr (key=BAUDCTL1 addr=0xF7E size=1 access='rc r rw rw rw u rw rw')
    reset (por='01000-00' mclr='01000-00')
    bit (names='ABDOVF RCMT DTRXP SCKP BRG16 - WUE ABDEN')
    stimulus (scl=rwb regfiles=w)
sfr (key=SPBRGH1 addr=0xF7F size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRGH1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=SPBRG1 addr=0xFAF size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRG1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCREG1 addr=0xFAE size=1 access='r r r r r r r r')
    reset (por='00000000' mclr='00000000')
    bit (names='RCREG1' width='8')
    stimulus (scl=rwb regfiles=rp)
sfr (key=TXREG1 addr=0xFAD size=1 access='w w w w w w w w')
    reset (por='00000000' mclr='00000000')
    bit (names='TXREG1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXSTA1 addr=0xFAC size=1 access='rw rw rw rw rw rw r rw')
    reset (por='00000010' mclr='00000010')
    bit (names='CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCSTA1 addr=0xFAB size=1 access='rw rw rw rw rw r r r')
    reset (por='0000000x' mclr='0000000x')
    bit (names='SPEN RX9 SREN CREN ADDEN FERR OERR RX9D')
    stimulus (scl=rwb regfiles=w)

                               # ----------------#
#------------------------------# UART2 Registers #-------------------------------------------------#
                               # ----------------#

# AUSART
sfr (key=SPBRG2 addr=0xF64 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRG2' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCREG2 addr=0xF63 size=1 access='r r r r r r r r')
    reset (por='00000000' mclr='00000000')
    bit (names='RCREG2' width='8')
    stimulus (scl=rwb regfiles=rp)
sfr (key=TXREG2 addr=0xF62 size=1 access='w w w w w w w w')
    reset (por='00000000' mclr='00000000')
    bit (names='TXREG2' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXSTA2 addr=0xF61 size=1 access='rw rw rw rw u rw r rw')
    reset (por='0000-010' mclr='0000-010')
    bit (names='CSRC TX9 TXEN SYNC - BRGH TRMT TX9D')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCSTA2 addr=0xF60 size=1 access='rw rw rw rw rw r r r')
    reset (por='0000000x' mclr='0000000x')
    bit (names='SPEN RX9 SREN CREN ADDEN FERR OERR RX9D')
    stimulus (scl=rwb regfiles=w)

                               # --------------#
#------------------------------# LCD Registers #-------------------------------------------------#
                               # --------------#

# Read/Write (access) masks and POR and MCLR values were taken from the 16C925/926

sfr (key=LCDD4 addr=0xfbf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD4' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD3 addr=0xfbe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD3' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD2 addr=0xfbd size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD2' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD1 addr=0xfbc size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD1' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD0 addr=0xfbb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD0' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDSE5 addr=0xfba size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE5' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDSE4 addr=0xFb9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE4' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDSE3 addr=0xfb8 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE3' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDSE2 addr=0xfb7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE2' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDSE1 addr=0xfb6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE1' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDPS addr=0xfaa size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='WFT BIASMD LCDA WA LP' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDSE0 addr=0xfa9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE0' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDCON addr=0xfa8 size=1 access='rw rw rw u rw rw rw rw')
    reset (por='000-0000' mclr='000-0000')
    bit (names='LCDEN SLPEN WERR - CS LMUX' width='1 1 1 1 2 2')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=LCDD23 addr=0xf7d size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD23' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD22 addr=0xf7c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD22' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD21 addr=0xf7b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD21' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD20 addr=0xf7a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD20' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD19 addr=0xf79 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD19' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD18 addr=0xf78 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD18' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD17 addr=0xf77 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD17' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD16 addr=0xf76 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD16' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD15 addr=0xf75 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD15' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD14 addr=0xf74 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD14' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD13 addr=0xf73 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD13' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD12 addr=0xf72 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD12' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD11 addr=0xf71 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD11' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD10 addr=0xf70 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD10' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD9 addr=0xf6f size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD9' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD8 addr=0xf6e size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD8' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD7 addr=0xf6d size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD7' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD6 addr=0xf6c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD6' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=LCDD5 addr=0xf6b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD5' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)



                               # -------------------#
#------------------------------# Configuration Bits #------------------------------------#
                               # -------------------#

# classic behavior: uses _CONFIG directives, saved to workspace, 
#   can be modified via display, clears mem object using classic calls
#   cannot be modified by user's program at run time

cfgbits (key=CONFIG1L addr=0x1ff8 unused=0x0)
    # Access mask for this bit field is RP (Read/Programmable bit)
    field (key=WDT mask=0x1 desc="Watchdog Timer" min=4)
        setting (req=0x1 value=0x1 desc="Enabled")
        setting (req=0x1 value=0x0 desc="Disabled-Controlled by SWDTEN bit")
    # Access mask for this bit field is RP (Read/Programmable bit)
    #PART does not have LVP!
#    field (key=LVP mask=0x10 desc="Low Voltage Program")
#        setting (req=0x10 value=0x10 desc="Enabled")
#        setting (req=0x10 value=0x0 desc="Disabled")
    # Access mask for this bit field is RP (Read/Programmable bit)
    field (key=STVR mask=0x20 desc="Stack Overflow Reset")
        setting (req=0x20 value=0x20 desc="Enabled")
        setting (req=0x20 value=0x0 desc="Disabled")
    # Note: Unlike other EGG parts, this ENHCPU bit initializes to 1
    field (key=ENHCPU mask=0x40 desc="Extended CPU Enable")
        setting (req=0x40 value=0x40 desc="Enabled")
        setting (req=0x40 value=0x00 desc="Disabled")
    # Access mask for this bit field is RP (Read/Programmable bit)
    field (key=BACKBUG mask=0x80 desc="Background Debug" flags=h)
        setting (req=0x80 value=0x80 desc="Disabled")
        setting (req=0x80 value=0x0 desc="Enabled")

cfgbits (key=CONFIG1H addr=0x1ff9 unused=0x0)
    # Access mask for this bit field is RP (Read/Programmable bit)
    field (key=CP_0 mask=0x4 desc="Code Protect 000000-01FF6")
        setting (req=0x4 value=0x4 desc="Disabled")
            checksum (type=0x0 protregion=0x00-0x00)
        setting (req=0x4 value=0x00 desc="Enabled")
            checksum (type=0x80 protregion=0x0-0x01ff7)
    #This field has no effect if changed by the user, only meaningful when read from cfg loc 0x200000
    field (key=SIGN mask=0x8 desc="Config Word Signature Bit" init=0 flags=h)
        setting (req=0x8 value=0x8 desc="Bulk erase of memory not conducated")
        setting (req=0x8 value=0x0 desc="Bulk erase of memory area complete")
		 field (key=RESERVED mask=0x00 desc="RESERVED" flags=h init=0xf0)
        setting (req=0xf0 value=0x0 desc="RESERVED")   
        
# new behavior: cannot use _CONFIG directives, is not saved to workspace.
#   cannot be modified via display (read only), has new calls to clear mem obj,
#   can be modified by user's program at run time (display must look for updates)

cfgbits (key=CONFIG2L addr=0x1ffa unused=0x0)
    # Access mask for this bit field is R/WO (Read/Write-Once)
    field (key=OSC mask=0x7 desc="Oscillator")
        setting (req=0x7 value=0x7 desc="OSC1/OSC2 EC+PLL")
        setting (req=0x7 value=0x6 desc="OSC1/OSC2 EC")
        setting (req=0x7 value=0x5 desc="OSC1/OSC2 HS+PLL")
        setting (req=0x7 value=0x4 desc="OSC1/OSC2 HS")
        setting (req=0x7 value=0x3 desc="INTOSC EC+PLL")
        setting (req=0x7 value=0x2 desc="INTOSC EC")
        setting (req=0x7 value=0x1 desc="INTOSC HS+PLL")
        setting (req=0x7 value=0x0 desc="INTOSC HS")
    # Access mask for this bit field is R/WO (Read/Write-Once)
    field (key=FCMEN mask=0x40 desc="Fail-Safe Clock Monitor Enable")
        setting (req=0x40 value=0x0 desc="Disabled")
        setting (req=0x40 value=0x40 desc="Enabled")
    # Access mask for this bit field is R/WO (Read/Write-Once)
    field (key=IESO mask=0x80 desc="Internal External Switch Over Mode")
        setting (req=0x80 value=0x0 desc="Disabled")
        setting (req=0x80 value=0x80 desc="Enabled")

cfgbits (key=CONFIG2H addr=0x1ffb unused=0x0)
    # Access mask for this bit field is R/WO (Read/Write-Once)
    field (key=WDTPS mask=0xF desc="Watchdog Postscaler")
        setting (req=0xF value=0xF desc="1:32768")
        setting (req=0xF value=0xE desc="1:16384")
        setting (req=0xF value=0xD desc="1:8192")
        setting (req=0xF value=0xC desc="1:4096")
        setting (req=0xF value=0xB desc="1:2048")
        setting (req=0xF value=0xA desc="1:1024")
        setting (req=0xF value=0x9 desc="1:512")
        setting (req=0xF value=0x8 desc="1:256")
        setting (req=0xF value=0x7 desc="1:128")
        setting (req=0xF value=0x6 desc="1:64")
        setting (req=0xF value=0x5 desc="1:32")
        setting (req=0xF value=0x4 desc="1:16")
        setting (req=0xF value=0x3 desc="1:8")
        setting (req=0xF value=0x2 desc="1:4")
        setting (req=0xF value=0x1 desc="1:2")
        setting (req=0xF value=0x0 desc="1:1")
		 field (key=RESERVED mask=0x00 desc="RESERVED" flags=h init=0xf0)
        setting (req=0xf0 value=0x0 desc="RESERVED")   
        
#cfgbits (key=CONFIG3L addr=0x1ffc unused=0x0)
#    # Access mask for this bit field is R/WO (Read/Write-Once)
#    field (key=EASHFT mask=0x8 desc="External Address Bus Shift")
#        setting (req=0x8 value=0x8 desc="Enabled")
#        setting (req=0x8 value=0x0 desc="Disabled")
    # Access mask for this bit field is R/WO (Read/Write-Once)
    # EMB is the keyword in the DOS-00539 A.3 for the following field
#    field (key=PMODE mask=0x30 desc="External Memory Bus")
#        setting (req=0x30 value=0x30 desc="Microcontroller" mode=microctrl)
#        setting (req=0x30 value=0x20 desc="Ext Microcontroller 12-bit" mode=extmicroctrl12bit region=0x0-0x1FFF)
#        setting (req=0x30 value=0x10 desc="Ext Microcontroller 16-bit" mode=extmicroctrl16bit region=0x0-0x1FFFF)
#        setting (req=0x30 value=0x00 desc="Ext Microcontroller 20-bit" mode=extmicroctrl20bit region=0x0-0x1FFFFF)
    # Access mask for this bit field is R/WO (Read/Write-Once)
#    field (key=BW mask=0x40 desc="Data Bus Width")
#        setting (req=0x40 value=0x40 desc="16-bit external bus mode")
#        setting (req=0x40 value=0x00 desc="8-bit external bus mode")
    # Access mask for this bit field is R/WO (Read/Write-Once)
#    field (key=WAIT mask=0x80 desc="External Bus Wait")
#        setting (req=0x80 value=0x80 desc="Disabled")
 #       setting (req=0x80 value=0x0 desc="Enabled")

cfgbits (key=CONFIG3H addr=0x1ffd unused=0x0)
    # Access mask for this bit field is R/WO (Read/Write-Once)
    field (key=CCP2MUX mask=0x1 desc="CCP2 Mux")
        setting (req=0x1 value=0x1 desc="RC1")
        setting (req=0x1 value=0x0 desc="RE7 <Microcontroller> / RB3")
		 field (key=RESERVED mask=0x00 desc="RESERVED" flags=h init=0xf0)
        setting (req=0xf0 value=0x0 desc="RESERVED")   
        
        
                               # -------------------#
#------------------------------# Configuration WORM #------------------------------------#
                               # -------------------#

                               # ------------#
#------------------------------# Peripherals #------------------------------------#
                               # ------------#

#--------------------------------------------------------------------------------
# 				CM
#--------------------------------------------------------------------------------

peripheral18 (key=CM sfrs='CMCON CVRCON')
    pinfunc (key=C1INN port=RF6 dir=in)
    pinfunc (key=C1INP port=RF5 dir=in)
    pinfunc (key=C2INN port=RF4 dir=in)
    pinfunc (key=C2INP port=RF3 dir=in)
    pinfunc (key=C1OUT port=RF2 dir=out)
    pinfunc (key=C2OUT port=RF1 dir=out)
    interrupt (name=CMINT enreg=PIE2 enmask=0x40 flgreg=PIR2 flgmask=0x40 prireg=IPR2 primask=0x40)

#--------------------------------------------------------------------------------
# 				TIMERs
#--------------------------------------------------------------------------------

peripheral18 (key=TMR0 sfrs='TMR0H TMR0L T0CON')
    pinfunc (key=T0CKI port=RA4 dir=in)
    interrupt (name=TMR0INT enreg=INTCON enmask=0x20 flgreg=INTCON flgmask=0x04 prireg=INTCON2 primask=0x04)

peripheral18 (key=TMR1 sfrs='TMR1H TMR1L T1CON')
    pinfunc (key=T1CKI port=RC0 dir=in)
    interrupt (name=TMR1INT enreg=PIE1 enmask=0x01 flgreg=PIR1 flgmask=0x01 prireg=IPR1 primask=0x01)

peripheral18 (key=TMR2 sfrs='TMR2 PR2 T2CON')
    interrupt (name=TMR2INT enreg=PIE1 enmask=0x02 flgreg=PIR1 flgmask=0x02 prireg=IPR1 primask=0x02)

peripheral18 (key=TMR3 sfrs='TMR3H TMR3L T3CON')
    pinfunc (key=T3CKI port=RC0 dir=in)
    interrupt (name=TMR3INT enreg=PIE2 enmask=0x02 flgreg=PIR2 flgmask=0x02 prireg=IPR2 primask=0x02)

#--------------------------------------------------------------------------------
# 				ADC
#--------------------------------------------------------------------------------

peripheral18 (key=ADC sfrs='ADCON0 ADCON1 ADCON2 ADRESL ADRESH')
    pinfunc (key=AN0 port=RA0 dir=in)
    pinfunc (key=AN1 port=RA1 dir=in)
    pinfunc (key=AN2 port=RA2 dir=in)
    pinfunc (key=AN3 port=RA3 dir=in)
    pinfunc (key=AN4 port=RA5 dir=in)
    pinfunc (key=AN5 port=RF7 dir=in)
    pinfunc (key=AN6 port=RF1 dir=in)
    pinfunc (key=AN7 port=RF2 dir=in)
    pinfunc (key=AN8 port=RF3 dir=in)
    pinfunc (key=AN9 port=RF4 dir=in)
    pinfunc (key=AN10 port=RF5 dir=in)
    pinfunc (key=AN11 port=RF6 dir=in)
    access (key=ADCON1 mode=AD_PCFG_HEXSEL)
    access (key=ADCON2 mode=AD_ACQUISITION)
    interrupt (name=ADC enreg=PIE1 enmask=0x40 flgreg=PIR1 flgmask=0x40 prireg=IPR1 primask=0x40)

#--------------------------------------------------------------------------------
# 				UARTs
#--------------------------------------------------------------------------------

peripheral18 (key=UART1 sfrs='BAUDCTL1 SPBRGH1 SPBRG1 RCREG1 TXREG1 TXSTA1 RCSTA1')
    pinfunc (key=U1RX port=RC7 dir=in)
        nextp (nextperiph=LCD nextpin=SEG28)
    pinfunc (key=U1TX port=RC6 dir=out)
    interrupt (name=RXINT1 enreg=PIE1 enmask=0x20 flgreg=PIR1 flgmask=0x20 prireg=IPR1 primask=0x20)
    interrupt (name=TXINT1 enreg=PIE1 enmask=0x10 flgreg=PIR1 flgmask=0x10 prireg=IPR1 primask=0x10)

peripheral18 (key=UART2 sfrs='SPBRG2 RCREG2 TXREG2 TXSTA2 RCSTA2')
    pinfunc (key=U2RX port=RG2 dir=in)
    pinfunc (key=U2TX port=RG1 dir=out)
    interrupt (name=RXINT2 enreg=PIE3 enmask=0x20 flgreg=PIR3 flgmask=0x20 prireg=IPR3 primask=0x20)
    interrupt (name=TXINT2 enreg=PIE3 enmask=0x10 flgreg=PIR3 flgmask=0x10 prireg=IPR3 primask=0x10)

#--------------------------------------------------------------------------------
# 				PORTA
#--------------------------------------------------------------------------------

peripheral18 (key=PORTA sfrs='TRISA LATA PORTA' type=port)
    iopin (key=RA0 dir=inout)
    iopin (key=RA1 dir=inout)
    iopin (key=RA2 dir=inout)
    iopin (key=RA3 dir=inout)
    iopin (key=RA4 dir=inout)
    iopin (key=RA5 dir=inout)
    iopin (key=RA6 dir=inout)
    iopin (key=RA7 dir=inout)

#--------------------------------------------------------------------------------
# 				PORTB
#--------------------------------------------------------------------------------

peripheral18 (key=PORTB sfrs='TRISB LATB PORTB' type=port)
    iopin (key=RB0 dir=inout)
        extint (key=INT0 enreg=INTCON enmask=0x10 flgreg=INTCON flgmask=0x02 prireg=NONE primask=0x00)
    iopin (key=RB1 dir=inout)
        extint (key=INT1 enreg=INTCON3 enmask=0x08 flgreg=INTCON3 flgmask=0x01 prireg=INTCON3 primask=0x40)
    iopin (key=RB2 dir=inout)
        extint (key=INT2 enreg=INTCON3 enmask=0x10 flgreg=INTCON3 flgmask=0x02 prireg=INTCON3 primask=0x80)
    iopin (key=RB3 dir=inout)
        extint (key=INT3 enreg=INTCON3 enmask=0x20 flgreg=INTCON3 flgmask=0x04 prireg=INTCON2 primask=0x02)
    iopin (key=RB4 dir=inout)
        cnint (key=KBIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=INTCON2 primask=0x01 cnkey=KBI0)
    iopin (key=RB5 dir=inout)
        cnint (key=KBIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=INTCON2 primask=0x01 cnkey=KBI1)
        nextp (nextperiph=LCD nextpin=SEG29)
    iopin (key=RB6 dir=inout)
        cnint (key=KBIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=INTCON2 primask=0x01 cnkey=KBI2)
    iopin (key=RB7 dir=inout)
        cnint (key=KBIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=INTCON2 primask=0x01 cnkey=KBI3)

#--------------------------------------------------------------------------------
# 				PORTC
#--------------------------------------------------------------------------------

peripheral18 (key=PORTC sfrs='TRISC LATC PORTC' type=port)
    iopin (key=RC0 dir=inout)
    iopin (key=RC1 dir=inout)
        cnpin (key=CCP2CN notify=CCP2)
    iopin (key=RC2 dir=inout)
        cnpin (key=CCP1CN notify=CCP1)
    iopin (key=RC3 dir=inout)
    iopin (key=RC4 dir=inout)
    iopin (key=RC5 dir=inout)
    iopin (key=RC6 dir=inout)
    iopin (key=RC7 dir=inout)
        cnpin (key=URX notify=UART1)

#--------------------------------------------------------------------------------
# 				PORTD
#--------------------------------------------------------------------------------

peripheral18 (key=PORTD sfrs='TRISD LATD PORTD' type=port)
    iopin (key=RD0 dir=inout)
    iopin (key=RD1 dir=inout)
    iopin (key=RD2 dir=inout)
    iopin (key=RD3 dir=inout)
    iopin (key=RD4 dir=inout)
    iopin (key=RD5 dir=inout)
    iopin (key=RD6 dir=inout)
    iopin (key=RD7 dir=inout)

#--------------------------------------------------------------------------------
# 				PORTE
#--------------------------------------------------------------------------------

peripheral18 (key=PORTE sfrs='TRISE LATE PORTE' type=port)
    iopin (key=RE0 dir=inout)
    iopin (key=RE1 dir=inout)
    iopin (key=RE2 dir=inout)
    iopin (key=RE3 dir=inout)
    iopin (key=RE4 dir=inout)
    iopin (key=RE5 dir=inout)
    iopin (key=RE6 dir=inout)
    iopin (key=RE7 dir=inout)
        cnpin (key=CCP2CN notify=CCP2)

#--------------------------------------------------------------------------------
# 				PORTF
#--------------------------------------------------------------------------------

peripheral18 (key=PORTF sfrs='TRISF LATF PORTF' type=port)
    iopin (key=RF0 dir=inout)
    iopin (key=RF1 dir=inout)
    iopin (key=RF2 dir=inout)
    iopin (key=RF3 dir=inout)
        cnpin (key=C2INP notify=CM)
    iopin (key=RF4 dir=inout)
        cnpin (key=C2INN notify=CM)
    iopin (key=RF5 dir=inout)
        cnpin (key=C1INP notify=CM)
    iopin (key=RF6 dir=inout)
        cnpin (key=C1INN notify=CM)
    iopin (key=RF7 dir=inout)

#--------------------------------------------------------------------------------
# 				PORTG
#--------------------------------------------------------------------------------

peripheral18 (key=PORTG sfrs='TRISG LATG PORTG' type=port)
    iopin (key=RG0 dir=inout)
    iopin (key=RG1 dir=inout)
    iopin (key=RG2 dir=inout)
    iopin (key=RG3 dir=inout)
    iopin (key=RG4 dir=inout)

#--------------------------------------------------------------------------------
# 				PORTH
#--------------------------------------------------------------------------------

peripheral18 (key=PORTH sfrs='TRISH LATH PORTH' type=port)
    iopin (key=RH0 dir=inout)
    iopin (key=RH1 dir=inout)
    iopin (key=RH2 dir=inout)
    iopin (key=RH3 dir=inout)
    iopin (key=RH4 dir=inout)
    iopin (key=RH5 dir=inout)
    iopin (key=RH6 dir=inout)
    iopin (key=RH7 dir=inout)

#--------------------------------------------------------------------------------
# 				PORTJ
#--------------------------------------------------------------------------------

peripheral18 (key=PORTJ sfrs='TRISJ LATJ PORTJ' type=port)
    iopin (key=RJ0 dir=inout)
    iopin (key=RJ1 dir=inout)
    iopin (key=RJ2 dir=inout)
    iopin (key=RJ3 dir=inout)
    iopin (key=RJ4 dir=inout)
    iopin (key=RJ5 dir=inout)
    iopin (key=RJ6 dir=inout)
    iopin (key=RJ7 dir=inout)

#--------------------------------------------------------------------------------
# 				CCP
#--------------------------------------------------------------------------------
peripheral18 (key=CCP1 sfrs='CCP1CON CCPR1L CCPR1H')
    pinfunc (key=CCP1 port=RC2 dir=inout)
    interrupt (name=CCP1INT enreg=PIE3 enmask=0x02 flgreg=PIR3 flgmask=0x02 prireg=IPR3 primask=0x02)
    timers (addr=0xFB1 mask=0x48)
        setting (val=0x48 cc=TMR3 pwm=TMR2)
        setting (val=0x40 cc=TMR3 pwm=TMR2)
        setting (val=0x08 cc=TMR1 pwm=TMR2)
        setting (val=0x00 cc=TMR1 pwm=TMR2)

peripheral18 (key=CCP2 sfrs='CCP2CON CCPR2L CCPR2H')
    pinfunc (key=CCP2 port=multi dir=inout)
        portpins (muxaddr=0x300005 muxmask=0x01)
            setting (muxval=0x00 port=RE7 dir=inout)
            setting (muxval=0x01 port=RC1 dir=inout)
    interrupt (name=CCP2INT enreg=PIE3 enmask=0x04 flgreg=PIR3 flgmask=0x04 prireg=IPR3 primask=0x04)
    timers (addr=0xFB1 mask=0x48)
        setting (val=0x48 cc=TMR3 pwm=TMR2)
        setting (val=0x40 cc=TMR3 pwm=TMR2)
        setting (val=0x08 cc=TMR3 pwm=TMR2)
        setting (val=0x00 cc=TMR1 pwm=TMR2)


#--------------------------------------------------------------------------------
# 				OSC
#--------------------------------------------------------------------------------

peripheral18 (key=OSC sfrs='OSCCON')
    pinfunc (key=OSC2 port=RA6 dir=out)
    pinfunc (key=T1OSCI port=RC1 dir=in)
        nextp (nextperiph=ECCP2 nextpin=CCP2)
    pinfunc (key=T1OSCO port=RC0 dir=out)
        nextp (nextperiph=TMR1 nextpin=T1CKI)
        nextp (nextperiph=TMR3 nextpin=T3CKI)

#--------------------------------------------------------------------------------
# 				SSP
#--------------------------------------------------------------------------------

peripheral18 (key=SSP1)
peripheral18 (key=SSP2)


