Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jun  7 20:46:48 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     8 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             235 |           90 |
| Yes          | No                    | No                     |             229 |           55 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             617 |          164 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                      Enable Signal                      |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_w_BUFG  | u_uart/U_TX/bit_cnt                                     | u_rst/rst_w                                 |                1 |              1 |         1.00 |
|  clk_w_BUFG  | u_rst/sel                                               |                                             |                1 |              3 |         3.00 |
|  clk_w_BUFG  | u_ddr/u_axi/u_response/count_reg[3]_0[0]                | u_rst/rst_w                                 |                2 |              4 |         2.00 |
|  clk_w_BUFG  | u_ddr/u_core/u_id_fifo/count[3]_i_1__0_n_0              | u_rst/rst_w                                 |                2 |              4 |         2.00 |
|  clk_w_BUFG  | u_ddr/u_axi/u_response/arvalid_o_reg[0]                 | u_rst/rst_w                                 |                2 |              4 |         2.00 |
|  clk_w_BUFG  | u_uart/U_TX/FSM_sequential_tx_state_reg[2][0]           | u_rst/rst_w                                 |                2 |              4 |         2.00 |
|  clk_w_BUFG  | u_ddr/u_axi/u_response/count[3]_i_1_n_0                 | u_rst/rst_w                                 |                1 |              4 |         4.00 |
|  clk_w_BUFG  |                                                         | u_rst/rst_q_reg_0                           |                3 |              6 |         2.00 |
|  clk_w_BUFG  | u_uart/U_TX/E[0]                                        | u_rst/rst_w                                 |                4 |              7 |         1.75 |
|  clk_w_BUFG  | u_uart/U_RX/data_o[7]_i_1_n_0                           |                                             |                3 |              8 |         2.67 |
|  clk_w_BUFG  | u_ddr/u_axi/u_response/axi_rvalid                       | u_ddr/u_axi/u_response/SR[0]                |                3 |              8 |         2.67 |
|  clk_w_BUFG  | u_ddr/u_core/u_seq/p_0_in                               |                                             |                1 |              8 |         8.00 |
|  clk_w_BUFG  | u_ddr/u_axi/u_request/count_reg[0]_2[0]                 | u_rst/rst_w                                 |                2 |              8 |         4.00 |
|  clk_w_BUFG  | u_uart/U_TX/shift[8]_i_1_n_0                            | u_rst/rst_w                                 |                5 |              9 |         1.80 |
|  clk_w_BUFG  | u_ddr/u_core/active_row_q[0][14]_i_1_n_0                | u_rst/rst_w                                 |                6 |             15 |         2.50 |
|  clk_w_BUFG  | u_ddr/u_core/active_row_q[1][14]_i_1_n_0                | u_rst/rst_w                                 |                8 |             15 |         1.88 |
|  clk_w_BUFG  | u_ddr/u_core/active_row_q[2][14]_i_1_n_0                | u_rst/rst_w                                 |                5 |             15 |         3.00 |
|  clk_w_BUFG  | u_ddr/u_core/active_row_q[3][14]_i_1_n_0                | u_rst/rst_w                                 |                5 |             15 |         3.00 |
|  clk_w_BUFG  | u_ddr/u_core/active_row_q[4][14]_i_1_n_0                | u_rst/rst_w                                 |                5 |             15 |         3.00 |
|  clk_w_BUFG  | u_ddr/u_core/active_row_q[5][14]_i_1_n_0                | u_rst/rst_w                                 |                3 |             15 |         5.00 |
|  clk_w_BUFG  | u_ddr/u_core/active_row_q[6][14]_i_1_n_0                | u_rst/rst_w                                 |                4 |             15 |         3.75 |
|  clk_w_BUFG  | u_ddr/u_core/active_row_q[7][14]_i_1_n_0                | u_rst/rst_w                                 |                7 |             15 |         2.14 |
|  clk_w_BUFG  | u_uart/U_TX/tx_busy                                     | u_uart/U_TX/clk_cnt[15]_i_1_n_0             |                4 |             16 |         4.00 |
|  clk_w_BUFG  | u_uart/U_RX/clk_cnt                                     | u_rst/rst_w                                 |                5 |             16 |         3.20 |
|  clk_w_BUFG  | u_uart/sel                                              | u_rst/rst_w                                 |                7 |             27 |         3.86 |
|  clk_w_BUFG  | u_ddr/u_core/init_done_q                                | u_rst/rst_w                                 |                7 |             27 |         3.86 |
|  clk_w_BUFG  | u_ddr/u_axi/u_request/E[0]                              | u_rst/rst_w                                 |                8 |             30 |         3.75 |
|  clk_w_BUFG  | u_ddr/u_axi/awvalid_q_reg_1[0]                          | u_rst/rst_w                                 |               10 |             30 |         3.00 |
|  clk_w_BUFG  | u_uart/araddr_o[31]_i_1_n_0                             |                                             |                6 |             30 |         5.00 |
|  clk_w_BUFG  | u_uart/U_RX/E[0]                                        |                                             |                6 |             30 |         5.00 |
|  clk_w_BUFG  | u_ddr/u_axi/u_response/E[0]                             |                                             |               12 |             32 |         2.67 |
|  clk_w_BUFG  | u_uart/U_RX/rst_q_reg[0]                                |                                             |                5 |             32 |         6.40 |
|  clk_w_BUFG  | u_uart/U_RX/FSM_sequential_p_state_reg[1][0]            |                                             |                8 |             32 |         4.00 |
|  clk_w_BUFG  | u_uart/U_RX/FSM_sequential_p_state_reg[1]_0[0]          | u_rst/rst_w                                 |                6 |             36 |         6.00 |
|  clk_w_BUFG  |                                                         | u_ddr/u_core/u_seq/dfi_wrdata_q[31]_i_1_n_0 |               14 |             36 |         2.57 |
|  clk_w_BUFG  |                                                         |                                             |               20 |             51 |         2.55 |
|  clk_w_BUFG  | u_uart/awaddr_o[31]_i_1_n_0                             |                                             |               14 |             62 |         4.43 |
|  clk_w_BUFG  | u_phy/rd_en_q_reg[0]_0[0]                               | u_rst/rst_w                                 |               28 |            130 |         4.64 |
|  clk_w_BUFG  | u_ddr/u_axi/u_request/wvalid_o_reg                      | u_rst/rst_w                                 |               22 |            132 |         6.00 |
|  clk_w_BUFG  | u_ddr/u_axi/u_response/ram_reg_0_7_0_5_i_1__0_n_0       |                                             |               23 |            180 |         7.83 |
|  clk_w_BUFG  | u_ddr/u_core/u_seq/u_write_fifo/ram_reg_0_3_0_5_i_1_n_0 |                                             |               24 |            192 |         8.00 |
|  clk_w_BUFG  |                                                         | u_rst/rst_w                                 |               73 |            193 |         2.64 |
|  clk_w_BUFG  | u_ddr/u_axi/u_request/ram_reg_0_1_0_5_i_1_n_0           |                                             |               30 |            240 |         8.00 |
+--------------+---------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


