; Has unresolved modules?
0
; For Spice: case s by default
; Lists of modules: Verilog Spice Verilog-A Adfmi
; Verilog Top Module(s)
2 top top_tb
;done
