read_verilog ../top_fulladder.v
edgetypes
synth
tee -o result.out edgetypes
