

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_MUL_INV_LOOP'
================================================================
* Date:           Tue Mar  4 14:33:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.655 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4113|     4113|  32.904 us|  32.904 us|  4113|  4113|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MUL_MOD_fu_128  |MUL_MOD  |       12|       12|  96.000 ns|  96.000 ns|    1|    1|      yes|
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MUL_INV_LOOP  |     4111|     4111|        17|          1|          1|  4096|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1401|    956|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     479|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    1880|   1185|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+------+-----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP|  FF  | LUT | URAM|
    +--------------------+----------------+---------+----+------+-----+-----+
    |grp_MUL_MOD_fu_128  |MUL_MOD         |        0|  12|  1401|  936|    0|
    |mux_4_2_32_1_1_U93  |mux_4_2_32_1_1  |        0|   0|     0|   20|    0|
    +--------------------+----------------+---------+----+------+-----+-----+
    |Total               |                |        0|  12|  1401|  956|    0|
    +--------------------+----------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln253_fu_151_p2   |         +|   0|  0|  14|          13|           1|
    |icmp_ln253_fu_145_p2  |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  33|          27|          17|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_20    |   9|          2|   13|         26|
    |j_fu_50                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |DataRAM_3_addr_reg_205             |  12|   0|   12|          0|
    |DataRAM_6_addr_reg_211             |  12|   0|   12|          0|
    |DataRAM_9_addr_reg_217             |  12|   0|   12|          0|
    |DataRAM_addr_reg_199               |  12|   0|   12|          0|
    |MulInvInput_reg_223                |  32|   0|   32|          0|
    |MulInvRes_reg_228                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln253_reg_195                 |   1|   0|    1|          0|
    |j_fu_50                            |  13|   0|   13|          0|
    |DataRAM_3_addr_reg_205             |  64|  32|   12|          0|
    |DataRAM_6_addr_reg_211             |  64|  32|   12|          0|
    |DataRAM_9_addr_reg_217             |  64|  32|   12|          0|
    |DataRAM_addr_reg_199               |  64|  32|   12|          0|
    |icmp_ln253_reg_195                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 479| 160|  208|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|DataRAM_9_address0  |  out|   12|   ap_memory|                     DataRAM_9|         array|
|DataRAM_9_ce0       |  out|    1|   ap_memory|                     DataRAM_9|         array|
|DataRAM_9_we0       |  out|    1|   ap_memory|                     DataRAM_9|         array|
|DataRAM_9_d0        |  out|   32|   ap_memory|                     DataRAM_9|         array|
|DataRAM_9_address1  |  out|   12|   ap_memory|                     DataRAM_9|         array|
|DataRAM_9_ce1       |  out|    1|   ap_memory|                     DataRAM_9|         array|
|DataRAM_9_q1        |   in|   32|   ap_memory|                     DataRAM_9|         array|
|DataRAM_6_address0  |  out|   12|   ap_memory|                     DataRAM_6|         array|
|DataRAM_6_ce0       |  out|    1|   ap_memory|                     DataRAM_6|         array|
|DataRAM_6_we0       |  out|    1|   ap_memory|                     DataRAM_6|         array|
|DataRAM_6_d0        |  out|   32|   ap_memory|                     DataRAM_6|         array|
|DataRAM_6_address1  |  out|   12|   ap_memory|                     DataRAM_6|         array|
|DataRAM_6_ce1       |  out|    1|   ap_memory|                     DataRAM_6|         array|
|DataRAM_6_q1        |   in|   32|   ap_memory|                     DataRAM_6|         array|
|DataRAM_3_address0  |  out|   12|   ap_memory|                     DataRAM_3|         array|
|DataRAM_3_ce0       |  out|    1|   ap_memory|                     DataRAM_3|         array|
|DataRAM_3_we0       |  out|    1|   ap_memory|                     DataRAM_3|         array|
|DataRAM_3_d0        |  out|   32|   ap_memory|                     DataRAM_3|         array|
|DataRAM_3_address1  |  out|   12|   ap_memory|                     DataRAM_3|         array|
|DataRAM_3_ce1       |  out|    1|   ap_memory|                     DataRAM_3|         array|
|DataRAM_3_q1        |   in|   32|   ap_memory|                     DataRAM_3|         array|
|DataRAM_address0    |  out|   12|   ap_memory|                       DataRAM|         array|
|DataRAM_ce0         |  out|    1|   ap_memory|                       DataRAM|         array|
|DataRAM_we0         |  out|    1|   ap_memory|                       DataRAM|         array|
|DataRAM_d0          |  out|   32|   ap_memory|                       DataRAM|         array|
|DataRAM_address1    |  out|   12|   ap_memory|                       DataRAM|         array|
|DataRAM_ce1         |  out|    1|   ap_memory|                       DataRAM|         array|
|DataRAM_q1          |   in|   32|   ap_memory|                       DataRAM|         array|
|RAMSel_cast         |   in|    2|     ap_none|                   RAMSel_cast|        scalar|
+--------------------+-----+-----+------------+------------------------------+--------------+

