<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:263) on array 'row', DWT/DWT_Accel.c:210 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:24.753-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('column_load_8', DWT/DWT_Accel.c:234) on array 'column', DWT/DWT_Accel.c:211 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'column'." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:24.556-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_36_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_7', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:21.250-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_33_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_5', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:21.201-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_29_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_2', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:21.190-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_28_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_1', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:21.114-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_28_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_1', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:21.098-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_27_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_60', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:21.087-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_36_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_7', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:21.032-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_33_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_5', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:20.989-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_29_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_2', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:20.983-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_28_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_1', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:20.899-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_28_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_1', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:20.887-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_27_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_52', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:20.882-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_26_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_7', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.679-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_24_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_5', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.625-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_19_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_2', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.620-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_18_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_1', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.552-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_18_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_1', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.548-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempc_addr_17_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_44', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.525-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_26_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_7', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.477-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_24_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_5', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.423-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_19_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_2', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.417-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_18_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_1', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.342-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_18_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_1', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.326-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('tempr_addr_17_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_36', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:18.321-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:114:16) in function 'DWT_IR' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:16.067-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:147:17) in function 'DWT_IR' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:15.368-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:119:17) in function 'DWT_IR' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:15.360-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:44:16) in function 'DWT_color' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:15.347-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:77:17) in function 'DWT_color' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:15.340-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:49:17) in function 'DWT_color' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:15.334-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:214:16) in function 'IDWT' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:15.318-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:247:20) in function 'IDWT' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:15.315-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:219:20) in function 'IDWT' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:15.308-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it." projectName="DWT" solutionName="solution1" date="2023-12-14T23:01:00.273-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'accelerator.cpp'" projectName="DWT" solutionName="solution1" date="2023-12-14T23:00:55.739-0600" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1670.562 ; gain = 655.430&#xD;&#xA;Contents of report file './report/DWT_Accel_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019&#xD;&#xA;| Date         : Thu Dec 14 23:29:02 2023&#xD;&#xA;| Host         : RonaldRoyPC running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/DWT_Accel_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7z020-clg400&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xD;&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 132 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 185 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      1.078        0.000                      0                31338        0.219        0.000                      0                31338        4.020        0.000                       0                 16096  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              1.078        0.000                      0                31338        0.219        0.000                      0                31338        4.020        0.000                       0                 16096  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             1.078ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN&#xD;&#xA;                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        7.540ns  (logic 2.962ns (39.285%)  route 4.578ns (60.715%))&#xD;&#xA;  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)&#xD;&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.973ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=16145, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/aclk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q&#xD;&#xA;                         net (fo=5, unplaced)         0.769     2.260    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT&#xD;&#xA;                         LUT3 (Prop_lut3_I0_O)        0.295     2.555 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O&#xD;&#xA;                         net (fo=107, unplaced)       0.550     3.105    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/b_largest&#xD;&#xA;                         LUT6 (Prop_lut6_I4_O)        0.124     3.229 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3/O&#xD;&#xA;                         net (fo=2, unplaced)         0.913     4.142    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/ALIGN_BLK/sml_shift_mux__105[6]&#xD;&#xA;                         LUT4 (Prop_lut4_I1_O)        0.124     4.266 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     4.266    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[1]&#xD;&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xD;&#xA;                                                      0.533     4.799 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]&#xD;&#xA;                         net (fo=2, unplaced)         0.009     4.808    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[3]&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     4.925 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]&#xD;&#xA;                         net (fo=2, unplaced)         0.000     4.925    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[7]&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[1])&#xD;&#xA;                                                      0.179     5.104 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[1]&#xD;&#xA;                         net (fo=1, unplaced)         0.312     5.416    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[9]&#xD;&#xA;                         LUT6 (Prop_lut6_I0_O)        0.332     5.748 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3/O&#xD;&#xA;                         net (fo=1, unplaced)         0.902     6.650    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3_n_2&#xD;&#xA;                         LUT4 (Prop_lut4_I0_O)        0.124     6.774 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.774    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_3[2]&#xD;&#xA;                         MUXF7 (Prop_muxf7_I0_O)      0.209     6.983 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.983    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1&#xD;&#xA;                         MUXF8 (Prop_muxf8_I1_O)      0.088     7.071 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O&#xD;&#xA;                         net (fo=2, unplaced)         0.323     7.394    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/zeros_add&#xD;&#xA;                         LUT2 (Prop_lut2_I1_O)        0.319     7.713 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O&#xD;&#xA;                         net (fo=1, unplaced)         0.800     8.513    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del&#xD;&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=16145, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk&#xD;&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK&#xD;&#xA;                         clock pessimism              0.000    10.924    &#xD;&#xA;                         clock uncertainty           -0.035    10.889    &#xD;&#xA;                         DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)&#xD;&#xA;                                                     -1.298     9.591    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                          9.591    &#xD;&#xA;                         arrival time                          -8.513    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  1.078    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.219ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rreq/data_p1_reg[0]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/D&#xD;&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))&#xD;&#xA;  Logic Levels:           0  &#xD;&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.432ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.410ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=16145, unset)        0.410     0.410    bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rreq/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rreq/data_p1_reg[0]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rreq/data_p1_reg[0]/Q&#xD;&#xA;                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/q_reg[30]_0[0]&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=16145, unset)        0.432     0.432    bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/ap_clk&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK&#xD;&#xA;                         clock pessimism              0.000     0.432    &#xD;&#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xD;&#xA;                                                      0.064     0.496    bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.496    &#xD;&#xA;                         arrival time                           0.715    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.219    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725                bd_0_i/hls_inst/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK&#xD;&#xA;Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK&#xD;&#xA;High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: calculating BRAM count: (7 bram18) + 2 * (56 bram36)&#xD;&#xA;HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0&#xD;&#xA;HLS EXTRACTION: synth area_current: 0 14106 15749 103 119 0 216 0 0 0&#xD;&#xA;HLS EXTRACTION: generated C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/report/verilog/DWT_Accel_export.xml&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2019.1&#xD;&#xA;Project:             DWT&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z020-clg400-1&#xD;&#xA;Report date:         Thu Dec 14 23:29:03 -0600 2023&#xD;&#xA;&#xD;&#xA;#=== Post-Synthesis Resource usage ===&#xD;&#xA;SLICE:            0&#xD;&#xA;LUT:          14106&#xD;&#xA;FF:           15749&#xD;&#xA;DSP:            103&#xD;&#xA;BRAM:           119&#xD;&#xA;SRL:            216&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    8.922&#xD;&#xA;Timing met&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: generated C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/report/verilog/DWT_Accel_export.rpt" projectName="DWT" solutionName="solution1" date="2023-12-14T23:29:18.551-0600" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="DWT" solutionName="solution1" date="2023-12-14T23:28:20.347-0600" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 944.457 ; gain = 287.020&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 987.652 ; gain = 330.215&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 987.875 ; gain = 330.438&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 997.871 ; gain = 340.434&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |   540|&#xD;&#xA;|2     |  bd_0_i |bd_0   |   540|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.664 ; gain = 313.531&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227" projectName="DWT" solutionName="solution1" date="2023-12-14T23:28:20.342-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.cache/ip &#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context&#xD;&#xA;Starting synth_design&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'" projectName="DWT" solutionName="solution1" date="2023-12-14T23:27:45.076-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected." projectName="DWT" solutionName="solution1" date="2023-12-14T23:17:09.062-0600" type="Warning"/>
        <logs message="CRITICAL WARNING: [BD 41-1265] Different slave segments &lt;/m_axi_DATA_C/Reg> and &lt;/m_axi_DATA_A/Reg> are mapped into related address spaces &lt;/hls_inst/Data_m_axi_DATA_C> and &lt;/hls_inst/Data_m_axi_DATA_A>, at the same offset 0x44A0_0000 [ 64K ].&#xD;&#xA;VHDL Output written to : C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xA;VHDL Output written to : C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xA;VHDL Output written to : C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v" projectName="DWT" solutionName="solution1" date="2023-12-14T23:17:08.945-0600" type="Warning"/>
        <logs message="CRITICAL WARNING: [BD 41-1265] Different slave segments &lt;/m_axi_DATA_B/Reg> and &lt;/m_axi_DATA_A/Reg> are mapped into related address spaces &lt;/hls_inst/Data_m_axi_DATA_B> and &lt;/hls_inst/Data_m_axi_DATA_A>, at the same offset 0x44A0_0000 [ 64K ]." projectName="DWT" solutionName="solution1" date="2023-12-14T23:17:08.571-0600" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xD;&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 " projectName="DWT" solutionName="solution1" date="2023-12-14T23:17:07.671-0600" type="Warning"/>
        <logs message="CRITICAL WARNING: [BD 41-1265] Different slave segments &lt;/m_axi_DATA_C/Reg> and &lt;/m_axi_DATA_A/Reg> are mapped into related address spaces &lt;/hls_inst/Data_m_axi_DATA_C> and &lt;/hls_inst/Data_m_axi_DATA_A>, at the same offset 0x44A0_0000 [ 64K ]." projectName="DWT" solutionName="solution1" date="2023-12-14T23:17:07.652-0600" type="Warning"/>
        <logs message="CRITICAL WARNING: [BD 41-1265] Different slave segments &lt;/m_axi_DATA_B/Reg> and &lt;/m_axi_DATA_A/Reg> are mapped into related address spaces &lt;/hls_inst/Data_m_axi_DATA_B> and &lt;/hls_inst/Data_m_axi_DATA_A>, at the same offset 0x44A0_0000 [ 64K ]." projectName="DWT" solutionName="solution1" date="2023-12-14T23:17:07.649-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'DWT_Accel_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DWT" solutionName="solution1" date="2023-12-14T23:14:55.400-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'DWT_Accel_ap_sitodp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DWT" solutionName="solution1" date="2023-12-14T23:14:50.638-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'DWT_Accel_ap_fptrunc_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DWT" solutionName="solution1" date="2023-12-14T23:14:45.783-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'DWT_Accel_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DWT" solutionName="solution1" date="2023-12-14T23:14:41.451-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'DWT_Accel_ap_dsub_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DWT" solutionName="solution1" date="2023-12-14T23:14:37.304-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'DWT_Accel_ap_dmul_4_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DWT" solutionName="solution1" date="2023-12-14T23:14:32.953-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'DWT_Accel_ap_dcmp_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DWT" solutionName="solution1" date="2023-12-14T23:14:27.289-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'DWT_Accel_ap_dadddsub_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DWT" solutionName="solution1" date="2023-12-14T23:14:22.621-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'DWT_Accel_ap_dadd_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DWT" solutionName="solution1" date="2023-12-14T23:14:19.287-0600" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
