INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/project 223/project223.srcs/sources_1/new/ALUSort.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUSort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/project 223/project223.srcs/sources_1/new/sortMainTester.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sortMainTester
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/project 223/project223.srcs/sim_1/new/sortTestBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sortTestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP/Desktop/project 223/project223.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
