// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Thu Jun 12 21:07:15 2025
// Host        : rogDesktop running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,feedforward,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "feedforward,Vivado 2024.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0_hls_inst_0
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARVALID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWVALID,
    m_axi_gmem_BID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RID,
    m_axi_gmem_RLAST,
    m_axi_gmem_RREADY,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WID,
    m_axi_gmem_WLAST,
    m_axi_gmem_WREADY,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WVALID,
    input_stream_TDATA,
    input_stream_TKEEP,
    input_stream_TLAST,
    input_stream_TREADY,
    input_stream_TSTRB,
    input_stream_TVALID,
    output_stream_TDATA,
    output_stream_TKEEP,
    output_stream_TLAST,
    output_stream_TREADY,
    output_stream_TSTRB,
    output_stream_TVALID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:input_stream:output_stream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TDATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_stream, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]input_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TKEEP" *) input [3:0]input_stream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TLAST" *) input [0:0]input_stream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TREADY" *) output input_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TSTRB" *) input [3:0]input_stream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TVALID" *) input input_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TDATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_stream, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]output_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TKEEP" *) output [3:0]output_stream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TLAST" *) output [0:0]output_stream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TREADY" *) input output_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TSTRB" *) output [3:0]output_stream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TVALID" *) output output_stream_TVALID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]input_stream_TDATA;
  wire input_stream_TREADY;
  wire input_stream_TVALID;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]output_stream_TDATA;
  wire [3:0]output_stream_TKEEP;
  wire [0:0]output_stream_TLAST;
  wire output_stream_TREADY;
  wire [3:0]output_stream_TSTRB;
  wire output_stream_TVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_WVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63] = \<const0> ;
  assign m_axi_gmem_AWADDR[62] = \<const0> ;
  assign m_axi_gmem_AWADDR[61] = \<const0> ;
  assign m_axi_gmem_AWADDR[60] = \<const0> ;
  assign m_axi_gmem_AWADDR[59] = \<const0> ;
  assign m_axi_gmem_AWADDR[58] = \<const0> ;
  assign m_axi_gmem_AWADDR[57] = \<const0> ;
  assign m_axi_gmem_AWADDR[56] = \<const0> ;
  assign m_axi_gmem_AWADDR[55] = \<const0> ;
  assign m_axi_gmem_AWADDR[54] = \<const0> ;
  assign m_axi_gmem_AWADDR[53] = \<const0> ;
  assign m_axi_gmem_AWADDR[52] = \<const0> ;
  assign m_axi_gmem_AWADDR[51] = \<const0> ;
  assign m_axi_gmem_AWADDR[50] = \<const0> ;
  assign m_axi_gmem_AWADDR[49] = \<const0> ;
  assign m_axi_gmem_AWADDR[48] = \<const0> ;
  assign m_axi_gmem_AWADDR[47] = \<const0> ;
  assign m_axi_gmem_AWADDR[46] = \<const0> ;
  assign m_axi_gmem_AWADDR[45] = \<const0> ;
  assign m_axi_gmem_AWADDR[44] = \<const0> ;
  assign m_axi_gmem_AWADDR[43] = \<const0> ;
  assign m_axi_gmem_AWADDR[42] = \<const0> ;
  assign m_axi_gmem_AWADDR[41] = \<const0> ;
  assign m_axi_gmem_AWADDR[40] = \<const0> ;
  assign m_axi_gmem_AWADDR[39] = \<const0> ;
  assign m_axi_gmem_AWADDR[38] = \<const0> ;
  assign m_axi_gmem_AWADDR[37] = \<const0> ;
  assign m_axi_gmem_AWADDR[36] = \<const0> ;
  assign m_axi_gmem_AWADDR[35] = \<const0> ;
  assign m_axi_gmem_AWADDR[34] = \<const0> ;
  assign m_axi_gmem_AWADDR[33] = \<const0> ;
  assign m_axi_gmem_AWADDR[32] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_BREADY = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "52'b0000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "52'b0000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "52'b0000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "52'b0000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "52'b0000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "52'b0000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "52'b0000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "52'b0000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "52'b0000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "52'b0000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "52'b0000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "52'b0000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "52'b0000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "52'b0000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "52'b0000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "52'b0000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "52'b0000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "52'b0000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "52'b0000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "52'b0000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "52'b0000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "52'b0000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "52'b0000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "52'b0000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "52'b0000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "52'b0000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "52'b0000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "52'b0000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "52'b0000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "52'b0000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "52'b0000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "52'b0000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "52'b0000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "52'b0000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "52'b0000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "52'b0000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "52'b0000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "52'b0000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "52'b0000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "52'b0000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "52'b0000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "52'b0000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "52'b0000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "52'b0001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "52'b0000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "52'b0010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "52'b0100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "52'b1000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "52'b0000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "52'b0000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "52'b0000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "52'b0000000000000000000000000000000000000000000100000000" *) 
  bd_0_hls_inst_0_feedforward inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_stream_TDATA(input_stream_TDATA),
        .input_stream_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .input_stream_TLAST(1'b0),
        .input_stream_TREADY(input_stream_TREADY),
        .input_stream_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .input_stream_TVALID(input_stream_TVALID),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR(NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN(NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(1'b0),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(NLW_inst_m_axi_gmem_BREADY_UNCONNECTED),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(1'b0),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(NLW_inst_m_axi_gmem_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(NLW_inst_m_axi_gmem_WLAST_UNCONNECTED),
        .m_axi_gmem_WREADY(1'b0),
        .m_axi_gmem_WSTRB(NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(NLW_inst_m_axi_gmem_WVALID_UNCONNECTED),
        .output_stream_TDATA(output_stream_TDATA),
        .output_stream_TKEEP(output_stream_TKEEP),
        .output_stream_TLAST(output_stream_TLAST),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TSTRB(output_stream_TSTRB),
        .output_stream_TVALID(output_stream_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[6:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "feedforward" *) (* ap_ST_fsm_state1 = "52'b0000000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "52'b0000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "52'b0000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "52'b0000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "52'b0000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "52'b0000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "52'b0000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "52'b0000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "52'b0000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "52'b0000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "52'b0000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "52'b0000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "52'b0000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "52'b0000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "52'b0000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "52'b0000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "52'b0000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "52'b0000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "52'b0000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "52'b0000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "52'b0000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "52'b0000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "52'b0000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "52'b0000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "52'b0000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "52'b0000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "52'b0000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "52'b0000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "52'b0000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "52'b0000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "52'b0000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "52'b0000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "52'b0000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "52'b0000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "52'b0000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "52'b0000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "52'b0000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "52'b0000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "52'b0000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "52'b0000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "52'b0000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "52'b0000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "52'b0000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "52'b0001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "52'b0000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "52'b0010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "52'b0100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "52'b1000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "52'b0000000000000000000000000000000000000000000000100000" *) 
(* ap_ST_fsm_state7 = "52'b0000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "52'b0000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "52'b0000000000000000000000000000000000000000000100000000" *) 
(* hls_module = "yes" *) 
module bd_0_hls_inst_0_feedforward
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    input_stream_TDATA,
    input_stream_TVALID,
    input_stream_TREADY,
    input_stream_TKEEP,
    input_stream_TSTRB,
    input_stream_TLAST,
    output_stream_TDATA,
    output_stream_TVALID,
    output_stream_TREADY,
    output_stream_TKEEP,
    output_stream_TSTRB,
    output_stream_TLAST,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input [31:0]input_stream_TDATA;
  input input_stream_TVALID;
  output input_stream_TREADY;
  input [3:0]input_stream_TKEEP;
  input [3:0]input_stream_TSTRB;
  input [0:0]input_stream_TLAST;
  output [31:0]output_stream_TDATA;
  output output_stream_TVALID;
  input output_stream_TREADY;
  output [3:0]output_stream_TKEEP;
  output [3:0]output_stream_TSTRB;
  output [0:0]output_stream_TLAST;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [63:1]W1;
  wire [63:1]W1_read_reg_14101;
  wire [63:1]W2;
  wire [63:1]W2_read_reg_14096;
  wire [63:1]W3;
  wire [63:1]W3_read_reg_14091;
  wire [31:0]X_size;
  wire [31:0]X_size_read_reg_14084;
  wire [0:0]a_assign_1_reg_15010;
  wire \a_assign_1_reg_15010[0]_i_28_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_29_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_2_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_30_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_31_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_32_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_33_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_34_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_35_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_36_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_37_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_38_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_39_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_3_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_40_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_41_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_42_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_43_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_44_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_45_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_46_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_47_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_48_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_49_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_50_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_51_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_52_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_53_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_54_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_55_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_56_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_57_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_58_n_4 ;
  wire \a_assign_1_reg_15010[0]_i_59_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_10_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_11_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_12_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_13_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_14_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_15_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_16_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_17_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_18_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_19_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_1_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_20_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_21_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_22_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_23_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_24_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_25_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_26_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_27_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_4_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_5_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_6_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_7_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_8_n_4 ;
  wire \a_assign_1_reg_15010_reg[0]_i_9_n_4 ;
  wire [0:0]a_assign_2_reg_15088;
  wire \a_assign_2_reg_15088[0]_i_28_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_29_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_2_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_30_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_31_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_32_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_33_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_34_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_35_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_36_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_37_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_38_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_39_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_3_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_40_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_41_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_42_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_43_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_44_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_45_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_46_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_47_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_48_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_49_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_50_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_51_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_52_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_53_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_54_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_55_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_56_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_57_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_58_n_4 ;
  wire \a_assign_2_reg_15088[0]_i_59_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_10_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_11_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_12_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_13_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_14_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_15_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_16_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_17_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_18_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_19_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_1_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_20_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_21_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_22_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_23_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_24_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_25_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_26_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_27_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_4_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_5_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_6_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_7_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_8_n_4 ;
  wire \a_assign_2_reg_15088_reg[0]_i_9_n_4 ;
  wire [0:0]a_assign_reg_14935;
  wire [30:0]add_ln51_1_fu_9182_p2;
  wire [30:0]add_ln51_1_reg_14980;
  wire \add_ln51_1_reg_14980_reg[12]_i_1_n_4 ;
  wire \add_ln51_1_reg_14980_reg[12]_i_1_n_5 ;
  wire \add_ln51_1_reg_14980_reg[12]_i_1_n_6 ;
  wire \add_ln51_1_reg_14980_reg[12]_i_1_n_7 ;
  wire \add_ln51_1_reg_14980_reg[16]_i_1_n_4 ;
  wire \add_ln51_1_reg_14980_reg[16]_i_1_n_5 ;
  wire \add_ln51_1_reg_14980_reg[16]_i_1_n_6 ;
  wire \add_ln51_1_reg_14980_reg[16]_i_1_n_7 ;
  wire \add_ln51_1_reg_14980_reg[20]_i_1_n_4 ;
  wire \add_ln51_1_reg_14980_reg[20]_i_1_n_5 ;
  wire \add_ln51_1_reg_14980_reg[20]_i_1_n_6 ;
  wire \add_ln51_1_reg_14980_reg[20]_i_1_n_7 ;
  wire \add_ln51_1_reg_14980_reg[24]_i_1_n_4 ;
  wire \add_ln51_1_reg_14980_reg[24]_i_1_n_5 ;
  wire \add_ln51_1_reg_14980_reg[24]_i_1_n_6 ;
  wire \add_ln51_1_reg_14980_reg[24]_i_1_n_7 ;
  wire \add_ln51_1_reg_14980_reg[28]_i_1_n_4 ;
  wire \add_ln51_1_reg_14980_reg[28]_i_1_n_5 ;
  wire \add_ln51_1_reg_14980_reg[28]_i_1_n_6 ;
  wire \add_ln51_1_reg_14980_reg[28]_i_1_n_7 ;
  wire \add_ln51_1_reg_14980_reg[30]_i_1_n_7 ;
  wire \add_ln51_1_reg_14980_reg[4]_i_1_n_4 ;
  wire \add_ln51_1_reg_14980_reg[4]_i_1_n_5 ;
  wire \add_ln51_1_reg_14980_reg[4]_i_1_n_6 ;
  wire \add_ln51_1_reg_14980_reg[4]_i_1_n_7 ;
  wire \add_ln51_1_reg_14980_reg[8]_i_1_n_4 ;
  wire \add_ln51_1_reg_14980_reg[8]_i_1_n_5 ;
  wire \add_ln51_1_reg_14980_reg[8]_i_1_n_6 ;
  wire \add_ln51_1_reg_14980_reg[8]_i_1_n_7 ;
  wire [7:0]add_ln51_2_fu_10361_p2;
  wire [7:0]add_ln51_2_reg_15065;
  wire \add_ln51_2_reg_15065[7]_i_2_n_4 ;
  wire [30:0]add_ln51_fu_7755_p2;
  wire [30:0]add_ln51_reg_14907;
  wire \add_ln51_reg_14907_reg[12]_i_1_n_4 ;
  wire \add_ln51_reg_14907_reg[12]_i_1_n_5 ;
  wire \add_ln51_reg_14907_reg[12]_i_1_n_6 ;
  wire \add_ln51_reg_14907_reg[12]_i_1_n_7 ;
  wire \add_ln51_reg_14907_reg[16]_i_1_n_4 ;
  wire \add_ln51_reg_14907_reg[16]_i_1_n_5 ;
  wire \add_ln51_reg_14907_reg[16]_i_1_n_6 ;
  wire \add_ln51_reg_14907_reg[16]_i_1_n_7 ;
  wire \add_ln51_reg_14907_reg[20]_i_1_n_4 ;
  wire \add_ln51_reg_14907_reg[20]_i_1_n_5 ;
  wire \add_ln51_reg_14907_reg[20]_i_1_n_6 ;
  wire \add_ln51_reg_14907_reg[20]_i_1_n_7 ;
  wire \add_ln51_reg_14907_reg[24]_i_1_n_4 ;
  wire \add_ln51_reg_14907_reg[24]_i_1_n_5 ;
  wire \add_ln51_reg_14907_reg[24]_i_1_n_6 ;
  wire \add_ln51_reg_14907_reg[24]_i_1_n_7 ;
  wire \add_ln51_reg_14907_reg[28]_i_1_n_4 ;
  wire \add_ln51_reg_14907_reg[28]_i_1_n_5 ;
  wire \add_ln51_reg_14907_reg[28]_i_1_n_6 ;
  wire \add_ln51_reg_14907_reg[28]_i_1_n_7 ;
  wire \add_ln51_reg_14907_reg[30]_i_1_n_7 ;
  wire \add_ln51_reg_14907_reg[4]_i_1_n_4 ;
  wire \add_ln51_reg_14907_reg[4]_i_1_n_5 ;
  wire \add_ln51_reg_14907_reg[4]_i_1_n_6 ;
  wire \add_ln51_reg_14907_reg[4]_i_1_n_7 ;
  wire \add_ln51_reg_14907_reg[8]_i_1_n_4 ;
  wire \add_ln51_reg_14907_reg[8]_i_1_n_5 ;
  wire \add_ln51_reg_14907_reg[8]_i_1_n_6 ;
  wire \add_ln51_reg_14907_reg[8]_i_1_n_7 ;
  wire [30:0]add_ln55_1_fu_9219_p2;
  wire [30:0]add_ln55_1_reg_15005;
  wire \add_ln55_1_reg_15005_reg[12]_i_1_n_4 ;
  wire \add_ln55_1_reg_15005_reg[12]_i_1_n_5 ;
  wire \add_ln55_1_reg_15005_reg[12]_i_1_n_6 ;
  wire \add_ln55_1_reg_15005_reg[12]_i_1_n_7 ;
  wire \add_ln55_1_reg_15005_reg[16]_i_1_n_4 ;
  wire \add_ln55_1_reg_15005_reg[16]_i_1_n_5 ;
  wire \add_ln55_1_reg_15005_reg[16]_i_1_n_6 ;
  wire \add_ln55_1_reg_15005_reg[16]_i_1_n_7 ;
  wire \add_ln55_1_reg_15005_reg[20]_i_1_n_4 ;
  wire \add_ln55_1_reg_15005_reg[20]_i_1_n_5 ;
  wire \add_ln55_1_reg_15005_reg[20]_i_1_n_6 ;
  wire \add_ln55_1_reg_15005_reg[20]_i_1_n_7 ;
  wire \add_ln55_1_reg_15005_reg[24]_i_1_n_4 ;
  wire \add_ln55_1_reg_15005_reg[24]_i_1_n_5 ;
  wire \add_ln55_1_reg_15005_reg[24]_i_1_n_6 ;
  wire \add_ln55_1_reg_15005_reg[24]_i_1_n_7 ;
  wire \add_ln55_1_reg_15005_reg[28]_i_1_n_4 ;
  wire \add_ln55_1_reg_15005_reg[28]_i_1_n_5 ;
  wire \add_ln55_1_reg_15005_reg[28]_i_1_n_6 ;
  wire \add_ln55_1_reg_15005_reg[28]_i_1_n_7 ;
  wire \add_ln55_1_reg_15005_reg[30]_i_1_n_7 ;
  wire \add_ln55_1_reg_15005_reg[4]_i_1_n_4 ;
  wire \add_ln55_1_reg_15005_reg[4]_i_1_n_5 ;
  wire \add_ln55_1_reg_15005_reg[4]_i_1_n_6 ;
  wire \add_ln55_1_reg_15005_reg[4]_i_1_n_7 ;
  wire \add_ln55_1_reg_15005_reg[8]_i_1_n_4 ;
  wire \add_ln55_1_reg_15005_reg[8]_i_1_n_5 ;
  wire \add_ln55_1_reg_15005_reg[8]_i_1_n_6 ;
  wire \add_ln55_1_reg_15005_reg[8]_i_1_n_7 ;
  wire [30:0]add_ln55_2_fu_10384_p2;
  wire [30:0]add_ln55_2_reg_15083;
  wire \add_ln55_2_reg_15083_reg[12]_i_1_n_4 ;
  wire \add_ln55_2_reg_15083_reg[12]_i_1_n_5 ;
  wire \add_ln55_2_reg_15083_reg[12]_i_1_n_6 ;
  wire \add_ln55_2_reg_15083_reg[12]_i_1_n_7 ;
  wire \add_ln55_2_reg_15083_reg[16]_i_1_n_4 ;
  wire \add_ln55_2_reg_15083_reg[16]_i_1_n_5 ;
  wire \add_ln55_2_reg_15083_reg[16]_i_1_n_6 ;
  wire \add_ln55_2_reg_15083_reg[16]_i_1_n_7 ;
  wire \add_ln55_2_reg_15083_reg[20]_i_1_n_4 ;
  wire \add_ln55_2_reg_15083_reg[20]_i_1_n_5 ;
  wire \add_ln55_2_reg_15083_reg[20]_i_1_n_6 ;
  wire \add_ln55_2_reg_15083_reg[20]_i_1_n_7 ;
  wire \add_ln55_2_reg_15083_reg[24]_i_1_n_4 ;
  wire \add_ln55_2_reg_15083_reg[24]_i_1_n_5 ;
  wire \add_ln55_2_reg_15083_reg[24]_i_1_n_6 ;
  wire \add_ln55_2_reg_15083_reg[24]_i_1_n_7 ;
  wire \add_ln55_2_reg_15083_reg[28]_i_1_n_4 ;
  wire \add_ln55_2_reg_15083_reg[28]_i_1_n_5 ;
  wire \add_ln55_2_reg_15083_reg[28]_i_1_n_6 ;
  wire \add_ln55_2_reg_15083_reg[28]_i_1_n_7 ;
  wire \add_ln55_2_reg_15083_reg[30]_i_1_n_7 ;
  wire \add_ln55_2_reg_15083_reg[4]_i_1_n_4 ;
  wire \add_ln55_2_reg_15083_reg[4]_i_1_n_5 ;
  wire \add_ln55_2_reg_15083_reg[4]_i_1_n_6 ;
  wire \add_ln55_2_reg_15083_reg[4]_i_1_n_7 ;
  wire \add_ln55_2_reg_15083_reg[8]_i_1_n_4 ;
  wire \add_ln55_2_reg_15083_reg[8]_i_1_n_5 ;
  wire \add_ln55_2_reg_15083_reg[8]_i_1_n_6 ;
  wire \add_ln55_2_reg_15083_reg[8]_i_1_n_7 ;
  wire [8:0]add_ln55_fu_7792_p2;
  wire [8:0]add_ln55_reg_14930;
  wire \add_ln55_reg_14930[8]_i_2_n_4 ;
  wire [61:0]add_ln58_10_fu_10914_p2;
  wire [61:0]add_ln58_10_reg_15093;
  wire \add_ln58_10_reg_15093[11]_i_2_n_4 ;
  wire \add_ln58_10_reg_15093[11]_i_3_n_4 ;
  wire \add_ln58_10_reg_15093[11]_i_4_n_4 ;
  wire \add_ln58_10_reg_15093[11]_i_5_n_4 ;
  wire \add_ln58_10_reg_15093[15]_i_2_n_4 ;
  wire \add_ln58_10_reg_15093[15]_i_3_n_4 ;
  wire \add_ln58_10_reg_15093[15]_i_4_n_4 ;
  wire \add_ln58_10_reg_15093[15]_i_5_n_4 ;
  wire \add_ln58_10_reg_15093[19]_i_2_n_4 ;
  wire \add_ln58_10_reg_15093[19]_i_3_n_4 ;
  wire \add_ln58_10_reg_15093[19]_i_4_n_4 ;
  wire \add_ln58_10_reg_15093[19]_i_5_n_4 ;
  wire \add_ln58_10_reg_15093[23]_i_2_n_4 ;
  wire \add_ln58_10_reg_15093[23]_i_3_n_4 ;
  wire \add_ln58_10_reg_15093[23]_i_4_n_4 ;
  wire \add_ln58_10_reg_15093[23]_i_5_n_4 ;
  wire \add_ln58_10_reg_15093[27]_i_2_n_4 ;
  wire \add_ln58_10_reg_15093[27]_i_3_n_4 ;
  wire \add_ln58_10_reg_15093[27]_i_4_n_4 ;
  wire \add_ln58_10_reg_15093[27]_i_5_n_4 ;
  wire \add_ln58_10_reg_15093[31]_i_2_n_4 ;
  wire \add_ln58_10_reg_15093[31]_i_3_n_4 ;
  wire \add_ln58_10_reg_15093[31]_i_4_n_4 ;
  wire \add_ln58_10_reg_15093[31]_i_5_n_4 ;
  wire \add_ln58_10_reg_15093[3]_i_2_n_4 ;
  wire \add_ln58_10_reg_15093[3]_i_3_n_4 ;
  wire \add_ln58_10_reg_15093[3]_i_4_n_4 ;
  wire \add_ln58_10_reg_15093[3]_i_5_n_4 ;
  wire \add_ln58_10_reg_15093[7]_i_2_n_4 ;
  wire \add_ln58_10_reg_15093[7]_i_3_n_4 ;
  wire \add_ln58_10_reg_15093[7]_i_4_n_4 ;
  wire \add_ln58_10_reg_15093[7]_i_5_n_4 ;
  wire \add_ln58_10_reg_15093_reg[11]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[11]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[11]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[11]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[15]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[15]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[15]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[15]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[19]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[19]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[19]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[19]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[23]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[23]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[23]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[23]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[27]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[27]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[27]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[27]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[31]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[31]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[31]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[31]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[35]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[35]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[35]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[35]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[39]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[39]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[39]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[39]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[3]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[3]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[3]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[3]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[43]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[43]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[43]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[43]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[47]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[47]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[47]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[47]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[51]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[51]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[51]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[51]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[55]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[55]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[55]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[55]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[59]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[59]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[59]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[59]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[61]_i_1_n_7 ;
  wire \add_ln58_10_reg_15093_reg[7]_i_1_n_4 ;
  wire \add_ln58_10_reg_15093_reg[7]_i_1_n_5 ;
  wire \add_ln58_10_reg_15093_reg[7]_i_1_n_6 ;
  wire \add_ln58_10_reg_15093_reg[7]_i_1_n_7 ;
  wire [38:0]add_ln58_2_fu_8578_p2;
  wire [38:0]add_ln58_2_reg_14940;
  wire \add_ln58_2_reg_14940[11]_i_2_n_4 ;
  wire \add_ln58_2_reg_14940[11]_i_3_n_4 ;
  wire \add_ln58_2_reg_14940[11]_i_4_n_4 ;
  wire \add_ln58_2_reg_14940[11]_i_5_n_4 ;
  wire \add_ln58_2_reg_14940[15]_i_2_n_4 ;
  wire \add_ln58_2_reg_14940[15]_i_3_n_4 ;
  wire \add_ln58_2_reg_14940[15]_i_4_n_4 ;
  wire \add_ln58_2_reg_14940[15]_i_5_n_4 ;
  wire \add_ln58_2_reg_14940[19]_i_2_n_4 ;
  wire \add_ln58_2_reg_14940[19]_i_3_n_4 ;
  wire \add_ln58_2_reg_14940[19]_i_4_n_4 ;
  wire \add_ln58_2_reg_14940[19]_i_5_n_4 ;
  wire \add_ln58_2_reg_14940[23]_i_2_n_4 ;
  wire \add_ln58_2_reg_14940[23]_i_3_n_4 ;
  wire \add_ln58_2_reg_14940[23]_i_4_n_4 ;
  wire \add_ln58_2_reg_14940[23]_i_5_n_4 ;
  wire \add_ln58_2_reg_14940[27]_i_2_n_4 ;
  wire \add_ln58_2_reg_14940[27]_i_3_n_4 ;
  wire \add_ln58_2_reg_14940[27]_i_4_n_4 ;
  wire \add_ln58_2_reg_14940[27]_i_5_n_4 ;
  wire \add_ln58_2_reg_14940[31]_i_2_n_4 ;
  wire \add_ln58_2_reg_14940[31]_i_3_n_4 ;
  wire \add_ln58_2_reg_14940[31]_i_4_n_4 ;
  wire \add_ln58_2_reg_14940[31]_i_5_n_4 ;
  wire \add_ln58_2_reg_14940[3]_i_2_n_4 ;
  wire \add_ln58_2_reg_14940[3]_i_3_n_4 ;
  wire \add_ln58_2_reg_14940[3]_i_4_n_4 ;
  wire \add_ln58_2_reg_14940[3]_i_5_n_4 ;
  wire \add_ln58_2_reg_14940[7]_i_2_n_4 ;
  wire \add_ln58_2_reg_14940[7]_i_3_n_4 ;
  wire \add_ln58_2_reg_14940[7]_i_4_n_4 ;
  wire \add_ln58_2_reg_14940[7]_i_5_n_4 ;
  wire \add_ln58_2_reg_14940_reg[11]_i_1_n_4 ;
  wire \add_ln58_2_reg_14940_reg[11]_i_1_n_5 ;
  wire \add_ln58_2_reg_14940_reg[11]_i_1_n_6 ;
  wire \add_ln58_2_reg_14940_reg[11]_i_1_n_7 ;
  wire \add_ln58_2_reg_14940_reg[15]_i_1_n_4 ;
  wire \add_ln58_2_reg_14940_reg[15]_i_1_n_5 ;
  wire \add_ln58_2_reg_14940_reg[15]_i_1_n_6 ;
  wire \add_ln58_2_reg_14940_reg[15]_i_1_n_7 ;
  wire \add_ln58_2_reg_14940_reg[19]_i_1_n_4 ;
  wire \add_ln58_2_reg_14940_reg[19]_i_1_n_5 ;
  wire \add_ln58_2_reg_14940_reg[19]_i_1_n_6 ;
  wire \add_ln58_2_reg_14940_reg[19]_i_1_n_7 ;
  wire \add_ln58_2_reg_14940_reg[23]_i_1_n_4 ;
  wire \add_ln58_2_reg_14940_reg[23]_i_1_n_5 ;
  wire \add_ln58_2_reg_14940_reg[23]_i_1_n_6 ;
  wire \add_ln58_2_reg_14940_reg[23]_i_1_n_7 ;
  wire \add_ln58_2_reg_14940_reg[27]_i_1_n_4 ;
  wire \add_ln58_2_reg_14940_reg[27]_i_1_n_5 ;
  wire \add_ln58_2_reg_14940_reg[27]_i_1_n_6 ;
  wire \add_ln58_2_reg_14940_reg[27]_i_1_n_7 ;
  wire \add_ln58_2_reg_14940_reg[31]_i_1_n_4 ;
  wire \add_ln58_2_reg_14940_reg[31]_i_1_n_5 ;
  wire \add_ln58_2_reg_14940_reg[31]_i_1_n_6 ;
  wire \add_ln58_2_reg_14940_reg[31]_i_1_n_7 ;
  wire \add_ln58_2_reg_14940_reg[35]_i_1_n_4 ;
  wire \add_ln58_2_reg_14940_reg[35]_i_1_n_5 ;
  wire \add_ln58_2_reg_14940_reg[35]_i_1_n_6 ;
  wire \add_ln58_2_reg_14940_reg[35]_i_1_n_7 ;
  wire \add_ln58_2_reg_14940_reg[38]_i_1_n_6 ;
  wire \add_ln58_2_reg_14940_reg[38]_i_1_n_7 ;
  wire \add_ln58_2_reg_14940_reg[3]_i_1_n_4 ;
  wire \add_ln58_2_reg_14940_reg[3]_i_1_n_5 ;
  wire \add_ln58_2_reg_14940_reg[3]_i_1_n_6 ;
  wire \add_ln58_2_reg_14940_reg[3]_i_1_n_7 ;
  wire \add_ln58_2_reg_14940_reg[7]_i_1_n_4 ;
  wire \add_ln58_2_reg_14940_reg[7]_i_1_n_5 ;
  wire \add_ln58_2_reg_14940_reg[7]_i_1_n_6 ;
  wire \add_ln58_2_reg_14940_reg[7]_i_1_n_7 ;
  wire [61:0]add_ln58_3_fu_9754_p2;
  wire [61:0]add_ln58_6_fu_10919_p2;
  wire [61:0]add_ln58_8_fu_9749_p2;
  wire [61:0]add_ln58_8_reg_15015;
  wire \add_ln58_8_reg_15015[11]_i_2_n_4 ;
  wire \add_ln58_8_reg_15015[11]_i_3_n_4 ;
  wire \add_ln58_8_reg_15015[11]_i_4_n_4 ;
  wire \add_ln58_8_reg_15015[11]_i_5_n_4 ;
  wire \add_ln58_8_reg_15015[15]_i_2_n_4 ;
  wire \add_ln58_8_reg_15015[15]_i_3_n_4 ;
  wire \add_ln58_8_reg_15015[15]_i_4_n_4 ;
  wire \add_ln58_8_reg_15015[15]_i_5_n_4 ;
  wire \add_ln58_8_reg_15015[19]_i_2_n_4 ;
  wire \add_ln58_8_reg_15015[19]_i_3_n_4 ;
  wire \add_ln58_8_reg_15015[19]_i_4_n_4 ;
  wire \add_ln58_8_reg_15015[19]_i_5_n_4 ;
  wire \add_ln58_8_reg_15015[23]_i_2_n_4 ;
  wire \add_ln58_8_reg_15015[23]_i_3_n_4 ;
  wire \add_ln58_8_reg_15015[23]_i_4_n_4 ;
  wire \add_ln58_8_reg_15015[23]_i_5_n_4 ;
  wire \add_ln58_8_reg_15015[27]_i_2_n_4 ;
  wire \add_ln58_8_reg_15015[27]_i_3_n_4 ;
  wire \add_ln58_8_reg_15015[27]_i_4_n_4 ;
  wire \add_ln58_8_reg_15015[27]_i_5_n_4 ;
  wire \add_ln58_8_reg_15015[31]_i_2_n_4 ;
  wire \add_ln58_8_reg_15015[31]_i_3_n_4 ;
  wire \add_ln58_8_reg_15015[31]_i_4_n_4 ;
  wire \add_ln58_8_reg_15015[31]_i_5_n_4 ;
  wire \add_ln58_8_reg_15015[3]_i_2_n_4 ;
  wire \add_ln58_8_reg_15015[3]_i_3_n_4 ;
  wire \add_ln58_8_reg_15015[3]_i_4_n_4 ;
  wire \add_ln58_8_reg_15015[3]_i_5_n_4 ;
  wire \add_ln58_8_reg_15015[7]_i_2_n_4 ;
  wire \add_ln58_8_reg_15015[7]_i_3_n_4 ;
  wire \add_ln58_8_reg_15015[7]_i_4_n_4 ;
  wire \add_ln58_8_reg_15015[7]_i_5_n_4 ;
  wire \add_ln58_8_reg_15015_reg[11]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[11]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[11]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[11]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[15]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[15]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[15]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[15]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[19]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[19]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[19]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[19]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[23]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[23]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[23]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[23]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[27]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[27]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[27]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[27]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[31]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[31]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[31]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[31]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[35]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[35]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[35]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[35]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[39]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[39]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[39]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[39]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[3]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[3]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[3]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[3]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[43]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[43]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[43]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[43]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[47]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[47]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[47]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[47]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[51]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[51]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[51]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[51]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[55]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[55]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[55]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[55]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[59]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[59]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[59]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[59]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[61]_i_1_n_7 ;
  wire \add_ln58_8_reg_15015_reg[7]_i_1_n_4 ;
  wire \add_ln58_8_reg_15015_reg[7]_i_1_n_5 ;
  wire \add_ln58_8_reg_15015_reg[7]_i_1_n_6 ;
  wire \add_ln58_8_reg_15015_reg[7]_i_1_n_7 ;
  wire [38:0]add_ln58_fu_8583_p2;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire \ap_CS_fsm_reg_n_4_[10] ;
  wire \ap_CS_fsm_reg_n_4_[11] ;
  wire \ap_CS_fsm_reg_n_4_[12] ;
  wire \ap_CS_fsm_reg_n_4_[13] ;
  wire \ap_CS_fsm_reg_n_4_[23] ;
  wire \ap_CS_fsm_reg_n_4_[24] ;
  wire \ap_CS_fsm_reg_n_4_[25] ;
  wire \ap_CS_fsm_reg_n_4_[26] ;
  wire \ap_CS_fsm_reg_n_4_[27] ;
  wire \ap_CS_fsm_reg_n_4_[28] ;
  wire \ap_CS_fsm_reg_n_4_[29] ;
  wire \ap_CS_fsm_reg_n_4_[39] ;
  wire \ap_CS_fsm_reg_n_4_[40] ;
  wire \ap_CS_fsm_reg_n_4_[41] ;
  wire \ap_CS_fsm_reg_n_4_[42] ;
  wire \ap_CS_fsm_reg_n_4_[43] ;
  wire \ap_CS_fsm_reg_n_4_[44] ;
  wire \ap_CS_fsm_reg_n_4_[45] ;
  wire \ap_CS_fsm_reg_n_4_[7] ;
  wire \ap_CS_fsm_reg_n_4_[8] ;
  wire \ap_CS_fsm_reg_n_4_[9] ;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state7;
  wire [51:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm113_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm19_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_4 ;
  wire \bus_read/fifo_burst/push ;
  wire [3:0]\bus_read/fifo_burst/raddr_reg ;
  wire \bus_read/ost_ctrl_info ;
  wire [8:0]cnt_1_fu_8643_p2;
  wire cnt_2_reg_4783;
  wire \cnt_2_reg_4783[0]_i_10_n_4 ;
  wire \cnt_2_reg_4783[0]_i_11_n_4 ;
  wire \cnt_2_reg_4783[0]_i_12_n_4 ;
  wire \cnt_2_reg_4783[0]_i_13_n_4 ;
  wire \cnt_2_reg_4783[0]_i_14_n_4 ;
  wire \cnt_2_reg_4783[0]_i_15_n_4 ;
  wire \cnt_2_reg_4783[0]_i_16_n_4 ;
  wire \cnt_2_reg_4783[0]_i_3_n_4 ;
  wire \cnt_2_reg_4783[0]_i_5_n_4 ;
  wire \cnt_2_reg_4783[0]_i_6_n_4 ;
  wire \cnt_2_reg_4783[0]_i_7_n_4 ;
  wire \cnt_2_reg_4783[0]_i_9_n_4 ;
  wire [30:0]cnt_2_reg_4783_reg;
  wire \cnt_2_reg_4783_reg[0]_i_1_n_10 ;
  wire \cnt_2_reg_4783_reg[0]_i_1_n_11 ;
  wire \cnt_2_reg_4783_reg[0]_i_1_n_4 ;
  wire \cnt_2_reg_4783_reg[0]_i_1_n_5 ;
  wire \cnt_2_reg_4783_reg[0]_i_1_n_6 ;
  wire \cnt_2_reg_4783_reg[0]_i_1_n_7 ;
  wire \cnt_2_reg_4783_reg[0]_i_1_n_8 ;
  wire \cnt_2_reg_4783_reg[0]_i_1_n_9 ;
  wire \cnt_2_reg_4783_reg[0]_i_2_n_5 ;
  wire \cnt_2_reg_4783_reg[0]_i_2_n_6 ;
  wire \cnt_2_reg_4783_reg[0]_i_2_n_7 ;
  wire \cnt_2_reg_4783_reg[0]_i_4_n_4 ;
  wire \cnt_2_reg_4783_reg[0]_i_4_n_5 ;
  wire \cnt_2_reg_4783_reg[0]_i_4_n_6 ;
  wire \cnt_2_reg_4783_reg[0]_i_4_n_7 ;
  wire \cnt_2_reg_4783_reg[0]_i_8_n_4 ;
  wire \cnt_2_reg_4783_reg[0]_i_8_n_5 ;
  wire \cnt_2_reg_4783_reg[0]_i_8_n_6 ;
  wire \cnt_2_reg_4783_reg[0]_i_8_n_7 ;
  wire \cnt_2_reg_4783_reg[12]_i_1_n_10 ;
  wire \cnt_2_reg_4783_reg[12]_i_1_n_11 ;
  wire \cnt_2_reg_4783_reg[12]_i_1_n_4 ;
  wire \cnt_2_reg_4783_reg[12]_i_1_n_5 ;
  wire \cnt_2_reg_4783_reg[12]_i_1_n_6 ;
  wire \cnt_2_reg_4783_reg[12]_i_1_n_7 ;
  wire \cnt_2_reg_4783_reg[12]_i_1_n_8 ;
  wire \cnt_2_reg_4783_reg[12]_i_1_n_9 ;
  wire \cnt_2_reg_4783_reg[16]_i_1_n_10 ;
  wire \cnt_2_reg_4783_reg[16]_i_1_n_11 ;
  wire \cnt_2_reg_4783_reg[16]_i_1_n_4 ;
  wire \cnt_2_reg_4783_reg[16]_i_1_n_5 ;
  wire \cnt_2_reg_4783_reg[16]_i_1_n_6 ;
  wire \cnt_2_reg_4783_reg[16]_i_1_n_7 ;
  wire \cnt_2_reg_4783_reg[16]_i_1_n_8 ;
  wire \cnt_2_reg_4783_reg[16]_i_1_n_9 ;
  wire \cnt_2_reg_4783_reg[20]_i_1_n_10 ;
  wire \cnt_2_reg_4783_reg[20]_i_1_n_11 ;
  wire \cnt_2_reg_4783_reg[20]_i_1_n_4 ;
  wire \cnt_2_reg_4783_reg[20]_i_1_n_5 ;
  wire \cnt_2_reg_4783_reg[20]_i_1_n_6 ;
  wire \cnt_2_reg_4783_reg[20]_i_1_n_7 ;
  wire \cnt_2_reg_4783_reg[20]_i_1_n_8 ;
  wire \cnt_2_reg_4783_reg[20]_i_1_n_9 ;
  wire \cnt_2_reg_4783_reg[24]_i_1_n_10 ;
  wire \cnt_2_reg_4783_reg[24]_i_1_n_11 ;
  wire \cnt_2_reg_4783_reg[24]_i_1_n_4 ;
  wire \cnt_2_reg_4783_reg[24]_i_1_n_5 ;
  wire \cnt_2_reg_4783_reg[24]_i_1_n_6 ;
  wire \cnt_2_reg_4783_reg[24]_i_1_n_7 ;
  wire \cnt_2_reg_4783_reg[24]_i_1_n_8 ;
  wire \cnt_2_reg_4783_reg[24]_i_1_n_9 ;
  wire \cnt_2_reg_4783_reg[28]_i_1_n_10 ;
  wire \cnt_2_reg_4783_reg[28]_i_1_n_11 ;
  wire \cnt_2_reg_4783_reg[28]_i_1_n_6 ;
  wire \cnt_2_reg_4783_reg[28]_i_1_n_7 ;
  wire \cnt_2_reg_4783_reg[28]_i_1_n_9 ;
  wire \cnt_2_reg_4783_reg[4]_i_1_n_10 ;
  wire \cnt_2_reg_4783_reg[4]_i_1_n_11 ;
  wire \cnt_2_reg_4783_reg[4]_i_1_n_4 ;
  wire \cnt_2_reg_4783_reg[4]_i_1_n_5 ;
  wire \cnt_2_reg_4783_reg[4]_i_1_n_6 ;
  wire \cnt_2_reg_4783_reg[4]_i_1_n_7 ;
  wire \cnt_2_reg_4783_reg[4]_i_1_n_8 ;
  wire \cnt_2_reg_4783_reg[4]_i_1_n_9 ;
  wire \cnt_2_reg_4783_reg[8]_i_1_n_10 ;
  wire \cnt_2_reg_4783_reg[8]_i_1_n_11 ;
  wire \cnt_2_reg_4783_reg[8]_i_1_n_4 ;
  wire \cnt_2_reg_4783_reg[8]_i_1_n_5 ;
  wire \cnt_2_reg_4783_reg[8]_i_1_n_6 ;
  wire \cnt_2_reg_4783_reg[8]_i_1_n_7 ;
  wire \cnt_2_reg_4783_reg[8]_i_1_n_8 ;
  wire \cnt_2_reg_4783_reg[8]_i_1_n_9 ;
  wire cnt_4_reg_6353;
  wire \cnt_4_reg_6353[0]_i_10_n_4 ;
  wire \cnt_4_reg_6353[0]_i_11_n_4 ;
  wire \cnt_4_reg_6353[0]_i_12_n_4 ;
  wire \cnt_4_reg_6353[0]_i_13_n_4 ;
  wire \cnt_4_reg_6353[0]_i_14_n_4 ;
  wire \cnt_4_reg_6353[0]_i_15_n_4 ;
  wire \cnt_4_reg_6353[0]_i_16_n_4 ;
  wire \cnt_4_reg_6353[0]_i_3_n_4 ;
  wire \cnt_4_reg_6353[0]_i_5_n_4 ;
  wire \cnt_4_reg_6353[0]_i_6_n_4 ;
  wire \cnt_4_reg_6353[0]_i_7_n_4 ;
  wire \cnt_4_reg_6353[0]_i_9_n_4 ;
  wire [30:0]cnt_4_reg_6353_reg;
  wire \cnt_4_reg_6353_reg[0]_i_1_n_10 ;
  wire \cnt_4_reg_6353_reg[0]_i_1_n_11 ;
  wire \cnt_4_reg_6353_reg[0]_i_1_n_4 ;
  wire \cnt_4_reg_6353_reg[0]_i_1_n_5 ;
  wire \cnt_4_reg_6353_reg[0]_i_1_n_6 ;
  wire \cnt_4_reg_6353_reg[0]_i_1_n_7 ;
  wire \cnt_4_reg_6353_reg[0]_i_1_n_8 ;
  wire \cnt_4_reg_6353_reg[0]_i_1_n_9 ;
  wire \cnt_4_reg_6353_reg[0]_i_2_n_5 ;
  wire \cnt_4_reg_6353_reg[0]_i_2_n_6 ;
  wire \cnt_4_reg_6353_reg[0]_i_2_n_7 ;
  wire \cnt_4_reg_6353_reg[0]_i_4_n_4 ;
  wire \cnt_4_reg_6353_reg[0]_i_4_n_5 ;
  wire \cnt_4_reg_6353_reg[0]_i_4_n_6 ;
  wire \cnt_4_reg_6353_reg[0]_i_4_n_7 ;
  wire \cnt_4_reg_6353_reg[0]_i_8_n_4 ;
  wire \cnt_4_reg_6353_reg[0]_i_8_n_5 ;
  wire \cnt_4_reg_6353_reg[0]_i_8_n_6 ;
  wire \cnt_4_reg_6353_reg[0]_i_8_n_7 ;
  wire \cnt_4_reg_6353_reg[12]_i_1_n_10 ;
  wire \cnt_4_reg_6353_reg[12]_i_1_n_11 ;
  wire \cnt_4_reg_6353_reg[12]_i_1_n_4 ;
  wire \cnt_4_reg_6353_reg[12]_i_1_n_5 ;
  wire \cnt_4_reg_6353_reg[12]_i_1_n_6 ;
  wire \cnt_4_reg_6353_reg[12]_i_1_n_7 ;
  wire \cnt_4_reg_6353_reg[12]_i_1_n_8 ;
  wire \cnt_4_reg_6353_reg[12]_i_1_n_9 ;
  wire \cnt_4_reg_6353_reg[16]_i_1_n_10 ;
  wire \cnt_4_reg_6353_reg[16]_i_1_n_11 ;
  wire \cnt_4_reg_6353_reg[16]_i_1_n_4 ;
  wire \cnt_4_reg_6353_reg[16]_i_1_n_5 ;
  wire \cnt_4_reg_6353_reg[16]_i_1_n_6 ;
  wire \cnt_4_reg_6353_reg[16]_i_1_n_7 ;
  wire \cnt_4_reg_6353_reg[16]_i_1_n_8 ;
  wire \cnt_4_reg_6353_reg[16]_i_1_n_9 ;
  wire \cnt_4_reg_6353_reg[20]_i_1_n_10 ;
  wire \cnt_4_reg_6353_reg[20]_i_1_n_11 ;
  wire \cnt_4_reg_6353_reg[20]_i_1_n_4 ;
  wire \cnt_4_reg_6353_reg[20]_i_1_n_5 ;
  wire \cnt_4_reg_6353_reg[20]_i_1_n_6 ;
  wire \cnt_4_reg_6353_reg[20]_i_1_n_7 ;
  wire \cnt_4_reg_6353_reg[20]_i_1_n_8 ;
  wire \cnt_4_reg_6353_reg[20]_i_1_n_9 ;
  wire \cnt_4_reg_6353_reg[24]_i_1_n_10 ;
  wire \cnt_4_reg_6353_reg[24]_i_1_n_11 ;
  wire \cnt_4_reg_6353_reg[24]_i_1_n_4 ;
  wire \cnt_4_reg_6353_reg[24]_i_1_n_5 ;
  wire \cnt_4_reg_6353_reg[24]_i_1_n_6 ;
  wire \cnt_4_reg_6353_reg[24]_i_1_n_7 ;
  wire \cnt_4_reg_6353_reg[24]_i_1_n_8 ;
  wire \cnt_4_reg_6353_reg[24]_i_1_n_9 ;
  wire \cnt_4_reg_6353_reg[28]_i_1_n_10 ;
  wire \cnt_4_reg_6353_reg[28]_i_1_n_11 ;
  wire \cnt_4_reg_6353_reg[28]_i_1_n_6 ;
  wire \cnt_4_reg_6353_reg[28]_i_1_n_7 ;
  wire \cnt_4_reg_6353_reg[28]_i_1_n_9 ;
  wire \cnt_4_reg_6353_reg[4]_i_1_n_10 ;
  wire \cnt_4_reg_6353_reg[4]_i_1_n_11 ;
  wire \cnt_4_reg_6353_reg[4]_i_1_n_4 ;
  wire \cnt_4_reg_6353_reg[4]_i_1_n_5 ;
  wire \cnt_4_reg_6353_reg[4]_i_1_n_6 ;
  wire \cnt_4_reg_6353_reg[4]_i_1_n_7 ;
  wire \cnt_4_reg_6353_reg[4]_i_1_n_8 ;
  wire \cnt_4_reg_6353_reg[4]_i_1_n_9 ;
  wire \cnt_4_reg_6353_reg[8]_i_1_n_10 ;
  wire \cnt_4_reg_6353_reg[8]_i_1_n_11 ;
  wire \cnt_4_reg_6353_reg[8]_i_1_n_4 ;
  wire \cnt_4_reg_6353_reg[8]_i_1_n_5 ;
  wire \cnt_4_reg_6353_reg[8]_i_1_n_6 ;
  wire \cnt_4_reg_6353_reg[8]_i_1_n_7 ;
  wire \cnt_4_reg_6353_reg[8]_i_1_n_8 ;
  wire \cnt_4_reg_6353_reg[8]_i_1_n_9 ;
  wire cnt_reg_3213;
  wire \cnt_reg_3213[4]_i_10_n_4 ;
  wire \cnt_reg_3213[4]_i_11_n_4 ;
  wire \cnt_reg_3213[4]_i_12_n_4 ;
  wire \cnt_reg_3213[4]_i_13_n_4 ;
  wire \cnt_reg_3213[4]_i_14_n_4 ;
  wire \cnt_reg_3213[4]_i_15_n_4 ;
  wire \cnt_reg_3213[4]_i_4_n_4 ;
  wire \cnt_reg_3213[4]_i_5_n_4 ;
  wire \cnt_reg_3213[4]_i_6_n_4 ;
  wire \cnt_reg_3213[4]_i_8_n_4 ;
  wire \cnt_reg_3213[4]_i_9_n_4 ;
  wire \cnt_reg_3213[8]_i_2_n_4 ;
  wire [8:0]cnt_reg_3213_reg;
  wire \cnt_reg_3213_reg[4]_i_2_n_6 ;
  wire \cnt_reg_3213_reg[4]_i_2_n_7 ;
  wire \cnt_reg_3213_reg[4]_i_3_n_4 ;
  wire \cnt_reg_3213_reg[4]_i_3_n_5 ;
  wire \cnt_reg_3213_reg[4]_i_3_n_6 ;
  wire \cnt_reg_3213_reg[4]_i_3_n_7 ;
  wire \cnt_reg_3213_reg[4]_i_7_n_4 ;
  wire \cnt_reg_3213_reg[4]_i_7_n_5 ;
  wire \cnt_reg_3213_reg[4]_i_7_n_6 ;
  wire \cnt_reg_3213_reg[4]_i_7_n_7 ;
  wire [31:0]colsW1_read_reg_14076;
  wire [31:0]colsW2_read_reg_14068;
  wire [31:0]colsW3;
  wire [31:0]colsW3_read_reg_14058;
  wire control_s_axi_U_n_264;
  wire control_s_axi_U_n_265;
  wire control_s_axi_U_n_266;
  wire control_s_axi_U_n_267;
  wire control_s_axi_U_n_268;
  wire control_s_axi_U_n_269;
  wire control_s_axi_U_n_270;
  wire control_s_axi_U_n_271;
  wire control_s_axi_U_n_272;
  wire control_s_axi_U_n_273;
  wire control_s_axi_U_n_274;
  wire control_s_axi_U_n_275;
  wire control_s_axi_U_n_276;
  wire control_s_axi_U_n_277;
  wire control_s_axi_U_n_278;
  wire control_s_axi_U_n_279;
  wire control_s_axi_U_n_280;
  wire control_s_axi_U_n_281;
  wire control_s_axi_U_n_282;
  wire control_s_axi_U_n_283;
  wire control_s_axi_U_n_284;
  wire control_s_axi_U_n_285;
  wire control_s_axi_U_n_286;
  wire control_s_axi_U_n_287;
  wire control_s_axi_U_n_288;
  wire control_s_axi_U_n_289;
  wire control_s_axi_U_n_290;
  wire control_s_axi_U_n_291;
  wire control_s_axi_U_n_292;
  wire control_s_axi_U_n_293;
  wire control_s_axi_U_n_294;
  wire control_s_axi_U_n_295;
  wire control_s_axi_U_n_296;
  wire control_s_axi_U_n_297;
  wire control_s_axi_U_n_298;
  wire control_s_axi_U_n_299;
  wire control_s_axi_U_n_300;
  wire control_s_axi_U_n_301;
  wire control_s_axi_U_n_302;
  wire control_s_axi_U_n_303;
  wire control_s_axi_U_n_304;
  wire control_s_axi_U_n_305;
  wire control_s_axi_U_n_306;
  wire control_s_axi_U_n_307;
  wire control_s_axi_U_n_308;
  wire control_s_axi_U_n_309;
  wire control_s_axi_U_n_310;
  wire control_s_axi_U_n_311;
  wire control_s_axi_U_n_312;
  wire control_s_axi_U_n_313;
  wire control_s_axi_U_n_314;
  wire control_s_axi_U_n_315;
  wire control_s_axi_U_n_316;
  wire control_s_axi_U_n_317;
  wire control_s_axi_U_n_318;
  wire control_s_axi_U_n_319;
  wire control_s_axi_U_n_320;
  wire control_s_axi_U_n_321;
  wire control_s_axi_U_n_322;
  wire control_s_axi_U_n_323;
  wire control_s_axi_U_n_324;
  wire control_s_axi_U_n_325;
  wire control_s_axi_U_n_326;
  wire control_s_axi_U_n_327;
  wire data_p2;
  wire [0:0]dout_tmp;
  wire [31:0]gmem_0_RDATA;
  wire [31:0]gmem_addr_1_read_reg_15026;
  wire [61:0]gmem_addr_1_reg_15020;
  wire \gmem_addr_1_reg_15020[10]_i_10_n_4 ;
  wire \gmem_addr_1_reg_15020[10]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[10]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[10]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[10]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[10]_i_7_n_4 ;
  wire \gmem_addr_1_reg_15020[10]_i_8_n_4 ;
  wire \gmem_addr_1_reg_15020[10]_i_9_n_4 ;
  wire \gmem_addr_1_reg_15020[14]_i_10_n_4 ;
  wire \gmem_addr_1_reg_15020[14]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[14]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[14]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[14]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[14]_i_7_n_4 ;
  wire \gmem_addr_1_reg_15020[14]_i_8_n_4 ;
  wire \gmem_addr_1_reg_15020[14]_i_9_n_4 ;
  wire \gmem_addr_1_reg_15020[18]_i_10_n_4 ;
  wire \gmem_addr_1_reg_15020[18]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[18]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[18]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[18]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[18]_i_7_n_4 ;
  wire \gmem_addr_1_reg_15020[18]_i_8_n_4 ;
  wire \gmem_addr_1_reg_15020[18]_i_9_n_4 ;
  wire \gmem_addr_1_reg_15020[22]_i_10_n_4 ;
  wire \gmem_addr_1_reg_15020[22]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[22]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[22]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[22]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[22]_i_7_n_4 ;
  wire \gmem_addr_1_reg_15020[22]_i_8_n_4 ;
  wire \gmem_addr_1_reg_15020[22]_i_9_n_4 ;
  wire \gmem_addr_1_reg_15020[26]_i_10_n_4 ;
  wire \gmem_addr_1_reg_15020[26]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[26]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[26]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[26]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[26]_i_7_n_4 ;
  wire \gmem_addr_1_reg_15020[26]_i_8_n_4 ;
  wire \gmem_addr_1_reg_15020[26]_i_9_n_4 ;
  wire \gmem_addr_1_reg_15020[2]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020[2]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[2]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[30]_i_10_n_4 ;
  wire \gmem_addr_1_reg_15020[30]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[30]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[30]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[30]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[30]_i_7_n_4 ;
  wire \gmem_addr_1_reg_15020[30]_i_8_n_4 ;
  wire \gmem_addr_1_reg_15020[30]_i_9_n_4 ;
  wire \gmem_addr_1_reg_15020[34]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[34]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[34]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[34]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[34]_i_7_n_4 ;
  wire \gmem_addr_1_reg_15020[34]_i_8_n_4 ;
  wire \gmem_addr_1_reg_15020[34]_i_9_n_4 ;
  wire \gmem_addr_1_reg_15020[38]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[38]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[38]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[38]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[42]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[42]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[42]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[42]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[46]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[46]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[46]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[46]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[50]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[50]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[50]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[50]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[54]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[54]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[54]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[54]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[58]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[58]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[58]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[58]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[61]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[61]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[61]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[6]_i_10_n_4 ;
  wire \gmem_addr_1_reg_15020[6]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020[6]_i_4_n_4 ;
  wire \gmem_addr_1_reg_15020[6]_i_5_n_4 ;
  wire \gmem_addr_1_reg_15020[6]_i_6_n_4 ;
  wire \gmem_addr_1_reg_15020[6]_i_7_n_4 ;
  wire \gmem_addr_1_reg_15020[6]_i_8_n_4 ;
  wire \gmem_addr_1_reg_15020[6]_i_9_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[10]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[10]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[10]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[10]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[10]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[10]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[10]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[10]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[14]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[14]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[14]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[14]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[14]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[14]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[14]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[14]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[18]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[18]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[18]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[18]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[18]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[18]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[18]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[18]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[22]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[22]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[22]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[22]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[22]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[22]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[22]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[22]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[26]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[26]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[26]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[26]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[26]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[26]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[26]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[26]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[2]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[2]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[2]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[2]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[30]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[30]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[30]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[30]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[30]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[30]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[30]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[30]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[34]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[34]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[34]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[34]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[34]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[34]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[34]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[34]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[38]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[38]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[38]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[38]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[38]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[38]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[38]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[38]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[42]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[42]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[42]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[42]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[42]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[42]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[42]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[42]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[46]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[46]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[46]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[46]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[46]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[46]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[46]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[46]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[50]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[50]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[50]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[50]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[50]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[50]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[50]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[50]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[54]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[54]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[54]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[54]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[54]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[54]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[54]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[54]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[58]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[58]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[58]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[58]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[58]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[58]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[58]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[58]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[61]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[61]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[61]_i_2_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[61]_i_3_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[61]_i_3_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[61]_i_3_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[61]_i_3_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[6]_i_1_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[6]_i_1_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[6]_i_1_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[6]_i_1_n_7 ;
  wire \gmem_addr_1_reg_15020_reg[6]_i_2_n_4 ;
  wire \gmem_addr_1_reg_15020_reg[6]_i_2_n_5 ;
  wire \gmem_addr_1_reg_15020_reg[6]_i_2_n_6 ;
  wire \gmem_addr_1_reg_15020_reg[6]_i_2_n_7 ;
  wire [31:0]gmem_addr_2_read_reg_15104;
  wire [61:0]gmem_addr_2_reg_15098;
  wire \gmem_addr_2_reg_15098[10]_i_10_n_4 ;
  wire \gmem_addr_2_reg_15098[10]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[10]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[10]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[10]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[10]_i_7_n_4 ;
  wire \gmem_addr_2_reg_15098[10]_i_8_n_4 ;
  wire \gmem_addr_2_reg_15098[10]_i_9_n_4 ;
  wire \gmem_addr_2_reg_15098[14]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[14]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[14]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[14]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[18]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[18]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[18]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[18]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[22]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[22]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[22]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[22]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[26]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[26]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[26]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[26]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[2]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098[2]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[2]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[30]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[30]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[30]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[30]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[34]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[34]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[34]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[34]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[38]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[38]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[38]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[38]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[42]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[42]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[42]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[42]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[46]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[46]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[46]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[46]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[50]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[50]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[50]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[50]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[54]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[54]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[54]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[54]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[58]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[58]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[58]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[58]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[61]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[61]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[61]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[6]_i_10_n_4 ;
  wire \gmem_addr_2_reg_15098[6]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098[6]_i_4_n_4 ;
  wire \gmem_addr_2_reg_15098[6]_i_5_n_4 ;
  wire \gmem_addr_2_reg_15098[6]_i_6_n_4 ;
  wire \gmem_addr_2_reg_15098[6]_i_7_n_4 ;
  wire \gmem_addr_2_reg_15098[6]_i_8_n_4 ;
  wire \gmem_addr_2_reg_15098[6]_i_9_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[10]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[10]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[10]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[10]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[10]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[10]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[10]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[10]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[14]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[14]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[14]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[14]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[14]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[14]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[14]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[14]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[18]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[18]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[18]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[18]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[18]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[18]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[18]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[18]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[22]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[22]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[22]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[22]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[22]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[22]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[22]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[22]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[26]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[26]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[26]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[26]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[26]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[26]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[26]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[26]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[2]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[2]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[2]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[2]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[30]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[30]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[30]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[30]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[30]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[30]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[30]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[30]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[34]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[34]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[34]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[34]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[34]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[34]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[34]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[34]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[38]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[38]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[38]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[38]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[38]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[38]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[38]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[38]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[42]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[42]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[42]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[42]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[42]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[42]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[42]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[42]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[46]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[46]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[46]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[46]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[46]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[46]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[46]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[46]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[50]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[50]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[50]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[50]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[50]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[50]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[50]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[50]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[54]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[54]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[54]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[54]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[54]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[54]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[54]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[54]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[58]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[58]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[58]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[58]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[58]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[58]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[58]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[58]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[61]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[61]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[61]_i_2_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[61]_i_3_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[61]_i_3_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[61]_i_3_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[61]_i_3_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[6]_i_1_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[6]_i_1_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[6]_i_1_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[6]_i_1_n_7 ;
  wire \gmem_addr_2_reg_15098_reg[6]_i_2_n_4 ;
  wire \gmem_addr_2_reg_15098_reg[6]_i_2_n_5 ;
  wire \gmem_addr_2_reg_15098_reg[6]_i_2_n_6 ;
  wire \gmem_addr_2_reg_15098_reg[6]_i_2_n_7 ;
  wire [31:0]gmem_addr_read_reg_14951;
  wire [61:0]gmem_addr_reg_14945;
  wire \gmem_addr_reg_14945[10]_i_10_n_4 ;
  wire \gmem_addr_reg_14945[10]_i_3_n_4 ;
  wire \gmem_addr_reg_14945[10]_i_4_n_4 ;
  wire \gmem_addr_reg_14945[10]_i_5_n_4 ;
  wire \gmem_addr_reg_14945[10]_i_6_n_4 ;
  wire \gmem_addr_reg_14945[10]_i_7_n_4 ;
  wire \gmem_addr_reg_14945[10]_i_8_n_4 ;
  wire \gmem_addr_reg_14945[10]_i_9_n_4 ;
  wire \gmem_addr_reg_14945[14]_i_10_n_4 ;
  wire \gmem_addr_reg_14945[14]_i_3_n_4 ;
  wire \gmem_addr_reg_14945[14]_i_4_n_4 ;
  wire \gmem_addr_reg_14945[14]_i_5_n_4 ;
  wire \gmem_addr_reg_14945[14]_i_6_n_4 ;
  wire \gmem_addr_reg_14945[14]_i_7_n_4 ;
  wire \gmem_addr_reg_14945[14]_i_8_n_4 ;
  wire \gmem_addr_reg_14945[14]_i_9_n_4 ;
  wire \gmem_addr_reg_14945[18]_i_10_n_4 ;
  wire \gmem_addr_reg_14945[18]_i_3_n_4 ;
  wire \gmem_addr_reg_14945[18]_i_4_n_4 ;
  wire \gmem_addr_reg_14945[18]_i_5_n_4 ;
  wire \gmem_addr_reg_14945[18]_i_6_n_4 ;
  wire \gmem_addr_reg_14945[18]_i_7_n_4 ;
  wire \gmem_addr_reg_14945[18]_i_8_n_4 ;
  wire \gmem_addr_reg_14945[18]_i_9_n_4 ;
  wire \gmem_addr_reg_14945[22]_i_10_n_4 ;
  wire \gmem_addr_reg_14945[22]_i_3_n_4 ;
  wire \gmem_addr_reg_14945[22]_i_4_n_4 ;
  wire \gmem_addr_reg_14945[22]_i_5_n_4 ;
  wire \gmem_addr_reg_14945[22]_i_6_n_4 ;
  wire \gmem_addr_reg_14945[22]_i_7_n_4 ;
  wire \gmem_addr_reg_14945[22]_i_8_n_4 ;
  wire \gmem_addr_reg_14945[22]_i_9_n_4 ;
  wire \gmem_addr_reg_14945[26]_i_10_n_4 ;
  wire \gmem_addr_reg_14945[26]_i_3_n_4 ;
  wire \gmem_addr_reg_14945[26]_i_4_n_4 ;
  wire \gmem_addr_reg_14945[26]_i_5_n_4 ;
  wire \gmem_addr_reg_14945[26]_i_6_n_4 ;
  wire \gmem_addr_reg_14945[26]_i_7_n_4 ;
  wire \gmem_addr_reg_14945[26]_i_8_n_4 ;
  wire \gmem_addr_reg_14945[26]_i_9_n_4 ;
  wire \gmem_addr_reg_14945[2]_i_2_n_4 ;
  wire \gmem_addr_reg_14945[2]_i_3_n_4 ;
  wire \gmem_addr_reg_14945[2]_i_4_n_4 ;
  wire \gmem_addr_reg_14945[30]_i_10_n_4 ;
  wire \gmem_addr_reg_14945[30]_i_3_n_4 ;
  wire \gmem_addr_reg_14945[30]_i_4_n_4 ;
  wire \gmem_addr_reg_14945[30]_i_5_n_4 ;
  wire \gmem_addr_reg_14945[30]_i_6_n_4 ;
  wire \gmem_addr_reg_14945[30]_i_7_n_4 ;
  wire \gmem_addr_reg_14945[30]_i_8_n_4 ;
  wire \gmem_addr_reg_14945[30]_i_9_n_4 ;
  wire \gmem_addr_reg_14945[34]_i_3_n_4 ;
  wire \gmem_addr_reg_14945[34]_i_4_n_4 ;
  wire \gmem_addr_reg_14945[34]_i_5_n_4 ;
  wire \gmem_addr_reg_14945[34]_i_6_n_4 ;
  wire \gmem_addr_reg_14945[34]_i_7_n_4 ;
  wire \gmem_addr_reg_14945[34]_i_8_n_4 ;
  wire \gmem_addr_reg_14945[34]_i_9_n_4 ;
  wire \gmem_addr_reg_14945[38]_i_4_n_4 ;
  wire \gmem_addr_reg_14945[38]_i_5_n_4 ;
  wire \gmem_addr_reg_14945[38]_i_6_n_4 ;
  wire \gmem_addr_reg_14945[38]_i_7_n_4 ;
  wire \gmem_addr_reg_14945[6]_i_10_n_4 ;
  wire \gmem_addr_reg_14945[6]_i_3_n_4 ;
  wire \gmem_addr_reg_14945[6]_i_4_n_4 ;
  wire \gmem_addr_reg_14945[6]_i_5_n_4 ;
  wire \gmem_addr_reg_14945[6]_i_6_n_4 ;
  wire \gmem_addr_reg_14945[6]_i_7_n_4 ;
  wire \gmem_addr_reg_14945[6]_i_8_n_4 ;
  wire \gmem_addr_reg_14945[6]_i_9_n_4 ;
  wire \gmem_addr_reg_14945_reg[10]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[10]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[10]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[10]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[10]_i_2_n_4 ;
  wire \gmem_addr_reg_14945_reg[10]_i_2_n_5 ;
  wire \gmem_addr_reg_14945_reg[10]_i_2_n_6 ;
  wire \gmem_addr_reg_14945_reg[10]_i_2_n_7 ;
  wire \gmem_addr_reg_14945_reg[14]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[14]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[14]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[14]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[14]_i_2_n_4 ;
  wire \gmem_addr_reg_14945_reg[14]_i_2_n_5 ;
  wire \gmem_addr_reg_14945_reg[14]_i_2_n_6 ;
  wire \gmem_addr_reg_14945_reg[14]_i_2_n_7 ;
  wire \gmem_addr_reg_14945_reg[18]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[18]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[18]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[18]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[18]_i_2_n_4 ;
  wire \gmem_addr_reg_14945_reg[18]_i_2_n_5 ;
  wire \gmem_addr_reg_14945_reg[18]_i_2_n_6 ;
  wire \gmem_addr_reg_14945_reg[18]_i_2_n_7 ;
  wire \gmem_addr_reg_14945_reg[22]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[22]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[22]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[22]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[22]_i_2_n_4 ;
  wire \gmem_addr_reg_14945_reg[22]_i_2_n_5 ;
  wire \gmem_addr_reg_14945_reg[22]_i_2_n_6 ;
  wire \gmem_addr_reg_14945_reg[22]_i_2_n_7 ;
  wire \gmem_addr_reg_14945_reg[26]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[26]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[26]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[26]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[26]_i_2_n_4 ;
  wire \gmem_addr_reg_14945_reg[26]_i_2_n_5 ;
  wire \gmem_addr_reg_14945_reg[26]_i_2_n_6 ;
  wire \gmem_addr_reg_14945_reg[26]_i_2_n_7 ;
  wire \gmem_addr_reg_14945_reg[2]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[2]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[2]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[2]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[30]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[30]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[30]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[30]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[30]_i_2_n_4 ;
  wire \gmem_addr_reg_14945_reg[30]_i_2_n_5 ;
  wire \gmem_addr_reg_14945_reg[30]_i_2_n_6 ;
  wire \gmem_addr_reg_14945_reg[30]_i_2_n_7 ;
  wire \gmem_addr_reg_14945_reg[34]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[34]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[34]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[34]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[34]_i_2_n_4 ;
  wire \gmem_addr_reg_14945_reg[34]_i_2_n_5 ;
  wire \gmem_addr_reg_14945_reg[34]_i_2_n_6 ;
  wire \gmem_addr_reg_14945_reg[34]_i_2_n_7 ;
  wire \gmem_addr_reg_14945_reg[38]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[38]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[38]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[38]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[38]_i_2_n_6 ;
  wire \gmem_addr_reg_14945_reg[38]_i_2_n_7 ;
  wire \gmem_addr_reg_14945_reg[38]_i_3_n_4 ;
  wire \gmem_addr_reg_14945_reg[38]_i_3_n_5 ;
  wire \gmem_addr_reg_14945_reg[38]_i_3_n_6 ;
  wire \gmem_addr_reg_14945_reg[38]_i_3_n_7 ;
  wire \gmem_addr_reg_14945_reg[42]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[42]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[42]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[42]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[46]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[46]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[46]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[46]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[50]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[50]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[50]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[50]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[54]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[54]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[54]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[54]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[58]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[58]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[58]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[58]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[61]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[61]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[6]_i_1_n_4 ;
  wire \gmem_addr_reg_14945_reg[6]_i_1_n_5 ;
  wire \gmem_addr_reg_14945_reg[6]_i_1_n_6 ;
  wire \gmem_addr_reg_14945_reg[6]_i_1_n_7 ;
  wire \gmem_addr_reg_14945_reg[6]_i_2_n_4 ;
  wire \gmem_addr_reg_14945_reg[6]_i_2_n_5 ;
  wire \gmem_addr_reg_14945_reg[6]_i_2_n_6 ;
  wire \gmem_addr_reg_14945_reg[6]_i_2_n_7 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_n_8;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_11;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_12;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_13;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_14;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_15;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_16;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_17;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_18;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_19;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_20;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_21;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_22;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_23;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_24;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_25;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_26;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_27;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_28;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_29;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_30;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_31;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_32;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_33;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_4;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_43;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_44;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_45;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_46;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_47;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_48;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_49;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_50;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_51;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_52;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_53;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_54;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_55;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_56;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_57;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_58;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_59;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_60;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_61;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_62;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_63;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_64;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_65;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_74;
  wire grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out;
  wire grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_132;
  wire grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_142;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg;
  wire [4:0]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0;
  wire [4:0]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_107;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_13;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_138;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_45;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_76;
  wire grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out;
  wire grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_n_12;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg;
  wire [6:0]grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0;
  wire [6:0]grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_11;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_43;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_5;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_18;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_8;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID;
  wire icmp_ln51_1_fu_7750_p2;
  wire icmp_ln51_2_fu_9161_p2;
  wire icmp_ln51_2_reg_14961;
  wire icmp_ln51_3_fu_9177_p2;
  wire icmp_ln51_4_fu_10330_p2;
  wire icmp_ln51_4_reg_15036;
  wire icmp_ln51_5_fu_10356_p2;
  wire icmp_ln51_fu_7734_p2;
  wire icmp_ln51_reg_14888;
  wire icmp_ln55_2_fu_10379_p2;
  wire in;
  wire [31:0]input_stream_TDATA;
  wire [31:31]input_stream_TDATA_int_regslice;
  wire input_stream_TREADY;
  wire input_stream_TVALID;
  wire input_stream_TVALID_int_regslice;
  wire interrupt;
  wire layer1_activations_2_U_n_36;
  wire layer1_activations_2_U_n_37;
  wire layer1_activations_2_ce0_local;
  wire [8:1]layer1_activations_2_d0;
  wire layer1_activations_2_we0;
  wire [5:0]layer1_activations_address0;
  wire layer1_activations_ce0;
  wire [8:0]layer1_activations_d0;
  wire [31:0]layer1_activations_q0;
  wire layer1_activations_we0;
  wire layer1_quant_128_fu_2054_p2;
  wire [0:0]layer1_quant_128_reg_4760;
  wire layer1_quant_128_reg_47600;
  wire [0:0]layer1_quant_129_reg_4736;
  wire [0:0]layer1_quant_130_reg_4724;
  wire [0:0]layer1_quant_131_reg_4712;
  wire [0:0]layer1_quant_132_reg_4700;
  wire [0:0]layer1_quant_133_reg_4688;
  wire [0:0]layer1_quant_134_reg_4676;
  wire [0:0]layer1_quant_135_reg_4664;
  wire [0:0]layer1_quant_136_reg_4652;
  wire [0:0]layer1_quant_137_reg_4640;
  wire [0:0]layer1_quant_138_reg_4628;
  wire [0:0]layer1_quant_139_reg_4616;
  wire [0:0]layer1_quant_140_reg_4604;
  wire [0:0]layer1_quant_141_reg_4592;
  wire [0:0]layer1_quant_142_reg_4580;
  wire [0:0]layer1_quant_143_reg_4568;
  wire [0:0]layer1_quant_144_reg_4556;
  wire [0:0]layer1_quant_145_reg_4544;
  wire [0:0]layer1_quant_146_reg_4532;
  wire [0:0]layer1_quant_147_reg_4520;
  wire [0:0]layer1_quant_148_reg_4508;
  wire [0:0]layer1_quant_149_reg_4496;
  wire [0:0]layer1_quant_150_reg_4484;
  wire [0:0]layer1_quant_151_reg_4472;
  wire [0:0]layer1_quant_152_reg_4460;
  wire [0:0]layer1_quant_153_reg_4448;
  wire [0:0]layer1_quant_154_reg_4436;
  wire [0:0]layer1_quant_155_reg_4424;
  wire [0:0]layer1_quant_156_reg_4412;
  wire [0:0]layer1_quant_157_reg_4400;
  wire [0:0]layer1_quant_158_reg_4388;
  wire [0:0]layer1_quant_159_reg_4376;
  wire [0:0]layer1_quant_160_reg_4364;
  wire [0:0]layer1_quant_161_reg_4352;
  wire [0:0]layer1_quant_162_reg_4340;
  wire [0:0]layer1_quant_163_reg_4328;
  wire [0:0]layer1_quant_164_reg_4316;
  wire [0:0]layer1_quant_165_reg_4304;
  wire [0:0]layer1_quant_166_reg_4292;
  wire [0:0]layer1_quant_167_reg_4280;
  wire [0:0]layer1_quant_168_reg_4268;
  wire [0:0]layer1_quant_169_reg_4256;
  wire [0:0]layer1_quant_170_reg_4244;
  wire [0:0]layer1_quant_171_reg_4232;
  wire [0:0]layer1_quant_172_reg_4220;
  wire [0:0]layer1_quant_173_reg_4208;
  wire [0:0]layer1_quant_174_reg_4196;
  wire [0:0]layer1_quant_175_reg_4184;
  wire [0:0]layer1_quant_176_reg_4172;
  wire [0:0]layer1_quant_177_reg_4160;
  wire [0:0]layer1_quant_178_reg_4148;
  wire [0:0]layer1_quant_179_reg_4136;
  wire [0:0]layer1_quant_180_reg_4124;
  wire [0:0]layer1_quant_181_reg_4112;
  wire [0:0]layer1_quant_182_reg_4100;
  wire [0:0]layer1_quant_183_reg_4088;
  wire [0:0]layer1_quant_184_reg_4076;
  wire [0:0]layer1_quant_185_reg_4064;
  wire [0:0]layer1_quant_186_reg_4052;
  wire [0:0]layer1_quant_187_reg_4040;
  wire [0:0]layer1_quant_188_reg_4028;
  wire [0:0]layer1_quant_189_reg_4016;
  wire [0:0]layer1_quant_190_reg_4004;
  wire [0:0]layer1_quant_191_reg_3992;
  wire [0:0]layer1_quant_192_reg_3980;
  wire [0:0]layer1_quant_193_reg_3968;
  wire [0:0]layer1_quant_194_reg_3956;
  wire [0:0]layer1_quant_195_reg_3944;
  wire [0:0]layer1_quant_196_reg_3932;
  wire [0:0]layer1_quant_197_reg_3920;
  wire [0:0]layer1_quant_198_reg_3908;
  wire [0:0]layer1_quant_199_reg_3896;
  wire [0:0]layer1_quant_200_reg_3884;
  wire [0:0]layer1_quant_201_reg_3872;
  wire [0:0]layer1_quant_202_reg_3860;
  wire [0:0]layer1_quant_203_reg_3848;
  wire [0:0]layer1_quant_204_reg_3836;
  wire [0:0]layer1_quant_205_reg_3824;
  wire [0:0]layer1_quant_206_reg_3812;
  wire [0:0]layer1_quant_207_reg_3800;
  wire [0:0]layer1_quant_208_reg_3788;
  wire [0:0]layer1_quant_209_reg_3776;
  wire [0:0]layer1_quant_210_reg_3764;
  wire [0:0]layer1_quant_211_reg_3752;
  wire [0:0]layer1_quant_212_reg_3740;
  wire [0:0]layer1_quant_213_reg_3728;
  wire [0:0]layer1_quant_214_reg_3716;
  wire [0:0]layer1_quant_215_reg_3704;
  wire [0:0]layer1_quant_216_reg_3692;
  wire [0:0]layer1_quant_217_reg_3680;
  wire [0:0]layer1_quant_218_reg_3668;
  wire [0:0]layer1_quant_219_reg_3656;
  wire [0:0]layer1_quant_220_reg_3644;
  wire [0:0]layer1_quant_221_reg_3632;
  wire [0:0]layer1_quant_222_reg_3620;
  wire [0:0]layer1_quant_223_reg_3608;
  wire [0:0]layer1_quant_224_reg_3596;
  wire [0:0]layer1_quant_225_reg_3584;
  wire [0:0]layer1_quant_226_reg_3572;
  wire [0:0]layer1_quant_227_reg_3560;
  wire [0:0]layer1_quant_228_reg_3548;
  wire [0:0]layer1_quant_229_reg_3536;
  wire [0:0]layer1_quant_230_reg_3524;
  wire [0:0]layer1_quant_231_reg_3512;
  wire [0:0]layer1_quant_232_reg_3500;
  wire [0:0]layer1_quant_233_reg_3488;
  wire [0:0]layer1_quant_234_reg_3476;
  wire [0:0]layer1_quant_235_reg_3464;
  wire [0:0]layer1_quant_236_reg_3452;
  wire [0:0]layer1_quant_237_reg_3440;
  wire [0:0]layer1_quant_238_reg_3428;
  wire [0:0]layer1_quant_239_reg_3416;
  wire [0:0]layer1_quant_240_reg_3404;
  wire [0:0]layer1_quant_241_reg_3392;
  wire [0:0]layer1_quant_242_reg_3380;
  wire [0:0]layer1_quant_243_reg_3368;
  wire [0:0]layer1_quant_244_reg_3356;
  wire [0:0]layer1_quant_245_reg_3344;
  wire [0:0]layer1_quant_246_reg_3332;
  wire [0:0]layer1_quant_247_reg_3320;
  wire [0:0]layer1_quant_248_reg_3308;
  wire [0:0]layer1_quant_249_reg_3296;
  wire [0:0]layer1_quant_250_reg_3284;
  wire [0:0]layer1_quant_251_reg_3272;
  wire [0:0]layer1_quant_252_reg_3260;
  wire [0:0]layer1_quant_253_reg_3248;
  wire [0:0]layer1_quant_254_reg_3236;
  wire [0:0]layer1_quant_reg_4748;
  wire layer2_activations_4_ce0_local;
  wire [30:1]layer2_activations_4_d0;
  wire [31:0]layer2_activations_4_q0;
  wire layer2_activations_4_we0;
  wire layer2_activations_5_ce1;
  wire [30:1]layer2_activations_5_d0;
  wire [31:0]layer2_activations_5_q0;
  wire layer2_activations_5_we0;
  wire layer2_activations_6_U_n_67;
  wire [4:0]layer2_activations_6_address0;
  wire layer2_activations_6_ce0;
  wire [30:0]layer2_activations_6_d0;
  wire [31:0]layer2_activations_6_q0;
  wire layer2_activations_6_we0;
  wire [30:1]layer2_activations_d0;
  wire [31:0]layer2_activations_q0;
  wire layer2_activations_we0;
  wire [6:0]layer3_activations_address0;
  wire layer3_activations_address01;
  wire layer3_activations_ce0;
  wire layer3_activations_ce0_local;
  wire [30:0]layer3_activations_d0;
  wire [31:0]layer3_activations_q0;
  wire layer3_activations_we0;
  wire layer3_activations_we0_local;
  wire [0:0]layer3_quant_128_reg_6330;
  wire layer3_quant_128_reg_63300;
  wire [0:0]layer3_quant_129_reg_6306;
  wire [0:0]layer3_quant_130_reg_6294;
  wire [0:0]layer3_quant_131_reg_6282;
  wire [0:0]layer3_quant_132_reg_6270;
  wire [0:0]layer3_quant_133_reg_6258;
  wire [0:0]layer3_quant_134_reg_6246;
  wire [0:0]layer3_quant_135_reg_6234;
  wire [0:0]layer3_quant_136_reg_6222;
  wire [0:0]layer3_quant_137_reg_6210;
  wire [0:0]layer3_quant_138_reg_6198;
  wire [0:0]layer3_quant_139_reg_6186;
  wire [0:0]layer3_quant_140_reg_6174;
  wire [0:0]layer3_quant_141_reg_6162;
  wire [0:0]layer3_quant_142_reg_6150;
  wire [0:0]layer3_quant_143_reg_6138;
  wire [0:0]layer3_quant_144_reg_6126;
  wire [0:0]layer3_quant_145_reg_6114;
  wire [0:0]layer3_quant_146_reg_6102;
  wire [0:0]layer3_quant_147_reg_6090;
  wire [0:0]layer3_quant_148_reg_6078;
  wire [0:0]layer3_quant_149_reg_6066;
  wire [0:0]layer3_quant_150_reg_6054;
  wire [0:0]layer3_quant_151_reg_6042;
  wire [0:0]layer3_quant_152_reg_6030;
  wire [0:0]layer3_quant_153_reg_6018;
  wire [0:0]layer3_quant_154_reg_6006;
  wire [0:0]layer3_quant_155_reg_5994;
  wire [0:0]layer3_quant_156_reg_5982;
  wire [0:0]layer3_quant_157_reg_5970;
  wire [0:0]layer3_quant_158_reg_5958;
  wire [0:0]layer3_quant_159_reg_5946;
  wire [0:0]layer3_quant_160_reg_5934;
  wire [0:0]layer3_quant_161_reg_5922;
  wire [0:0]layer3_quant_162_reg_5910;
  wire [0:0]layer3_quant_163_reg_5898;
  wire [0:0]layer3_quant_164_reg_5886;
  wire [0:0]layer3_quant_165_reg_5874;
  wire [0:0]layer3_quant_166_reg_5862;
  wire [0:0]layer3_quant_167_reg_5850;
  wire [0:0]layer3_quant_168_reg_5838;
  wire [0:0]layer3_quant_169_reg_5826;
  wire [0:0]layer3_quant_170_reg_5814;
  wire [0:0]layer3_quant_171_reg_5802;
  wire [0:0]layer3_quant_172_reg_5790;
  wire [0:0]layer3_quant_173_reg_5778;
  wire [0:0]layer3_quant_174_reg_5766;
  wire [0:0]layer3_quant_175_reg_5754;
  wire [0:0]layer3_quant_176_reg_5742;
  wire [0:0]layer3_quant_177_reg_5730;
  wire [0:0]layer3_quant_178_reg_5718;
  wire [0:0]layer3_quant_179_reg_5706;
  wire [0:0]layer3_quant_180_reg_5694;
  wire [0:0]layer3_quant_181_reg_5682;
  wire [0:0]layer3_quant_182_reg_5670;
  wire [0:0]layer3_quant_183_reg_5658;
  wire [0:0]layer3_quant_184_reg_5646;
  wire [0:0]layer3_quant_185_reg_5634;
  wire [0:0]layer3_quant_186_reg_5622;
  wire [0:0]layer3_quant_187_reg_5610;
  wire [0:0]layer3_quant_188_reg_5598;
  wire [0:0]layer3_quant_189_reg_5586;
  wire [0:0]layer3_quant_190_reg_5574;
  wire [0:0]layer3_quant_191_reg_5562;
  wire [0:0]layer3_quant_192_reg_5550;
  wire [0:0]layer3_quant_193_reg_5538;
  wire [0:0]layer3_quant_194_reg_5526;
  wire [0:0]layer3_quant_195_reg_5514;
  wire [0:0]layer3_quant_196_reg_5502;
  wire [0:0]layer3_quant_197_reg_5490;
  wire [0:0]layer3_quant_198_reg_5478;
  wire [0:0]layer3_quant_199_reg_5466;
  wire [0:0]layer3_quant_200_reg_5454;
  wire [0:0]layer3_quant_201_reg_5442;
  wire [0:0]layer3_quant_202_reg_5430;
  wire [0:0]layer3_quant_203_reg_5418;
  wire [0:0]layer3_quant_204_reg_5406;
  wire [0:0]layer3_quant_205_reg_5394;
  wire [0:0]layer3_quant_206_reg_5382;
  wire [0:0]layer3_quant_207_reg_5370;
  wire [0:0]layer3_quant_208_reg_5358;
  wire [0:0]layer3_quant_209_reg_5346;
  wire [0:0]layer3_quant_210_reg_5334;
  wire [0:0]layer3_quant_211_reg_5322;
  wire [0:0]layer3_quant_212_reg_5310;
  wire [0:0]layer3_quant_213_reg_5298;
  wire [0:0]layer3_quant_214_reg_5286;
  wire [0:0]layer3_quant_215_reg_5274;
  wire [0:0]layer3_quant_216_reg_5262;
  wire [0:0]layer3_quant_217_reg_5250;
  wire [0:0]layer3_quant_218_reg_5238;
  wire [0:0]layer3_quant_219_reg_5226;
  wire [0:0]layer3_quant_220_reg_5214;
  wire [0:0]layer3_quant_221_reg_5202;
  wire [0:0]layer3_quant_222_reg_5190;
  wire [0:0]layer3_quant_223_reg_5178;
  wire [0:0]layer3_quant_224_reg_5166;
  wire [0:0]layer3_quant_225_reg_5154;
  wire [0:0]layer3_quant_226_reg_5142;
  wire [0:0]layer3_quant_227_reg_5130;
  wire [0:0]layer3_quant_228_reg_5118;
  wire [0:0]layer3_quant_229_reg_5106;
  wire [0:0]layer3_quant_230_reg_5094;
  wire [0:0]layer3_quant_231_reg_5082;
  wire [0:0]layer3_quant_232_reg_5070;
  wire [0:0]layer3_quant_233_reg_5058;
  wire [0:0]layer3_quant_234_reg_5046;
  wire [0:0]layer3_quant_235_reg_5034;
  wire [0:0]layer3_quant_236_reg_5022;
  wire [0:0]layer3_quant_237_reg_5010;
  wire [0:0]layer3_quant_238_reg_4998;
  wire [0:0]layer3_quant_239_reg_4986;
  wire [0:0]layer3_quant_240_reg_4974;
  wire [0:0]layer3_quant_241_reg_4962;
  wire [0:0]layer3_quant_242_reg_4950;
  wire [0:0]layer3_quant_243_reg_4938;
  wire [0:0]layer3_quant_244_reg_4926;
  wire [0:0]layer3_quant_245_reg_4914;
  wire [0:0]layer3_quant_246_reg_4902;
  wire [0:0]layer3_quant_247_reg_4890;
  wire [0:0]layer3_quant_248_reg_4878;
  wire [0:0]layer3_quant_249_reg_4866;
  wire [0:0]layer3_quant_250_reg_4854;
  wire [0:0]layer3_quant_251_reg_4842;
  wire [0:0]layer3_quant_252_reg_4830;
  wire [0:0]layer3_quant_253_reg_4818;
  wire [0:0]layer3_quant_254_reg_4806;
  wire [0:0]layer3_quant_reg_6318;
  wire load_p2;
  wire load_p2_1;
  wire load_p2_2;
  wire [4:0]lshr_ln51_1_fu_9196_p4;
  wire [5:0]lshr_ln_fu_7769_p4;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]output_stream_TDATA;
  wire [31:0]output_stream_TDATA_reg;
  wire output_stream_TDATA_reg1;
  wire [2:2]\^output_stream_TKEEP ;
  wire [0:0]output_stream_TLAST;
  wire output_stream_TLAST_reg;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [2:2]\^output_stream_TSTRB ;
  wire output_stream_TVALID;
  wire [61:0]phi_mul1_reg_4795;
  wire [61:0]phi_mul3_reg_6365;
  wire [38:0]phi_mul_reg_3225;
  wire regslice_both_input_stream_V_data_V_U_n_11;
  wire regslice_both_input_stream_V_data_V_U_n_12;
  wire regslice_both_input_stream_V_data_V_U_n_13;
  wire regslice_both_input_stream_V_data_V_U_n_14;
  wire regslice_both_input_stream_V_data_V_U_n_15;
  wire regslice_both_input_stream_V_data_V_U_n_16;
  wire regslice_both_input_stream_V_data_V_U_n_17;
  wire regslice_both_input_stream_V_data_V_U_n_18;
  wire regslice_both_input_stream_V_data_V_U_n_19;
  wire regslice_both_input_stream_V_data_V_U_n_20;
  wire regslice_both_input_stream_V_data_V_U_n_21;
  wire regslice_both_input_stream_V_data_V_U_n_22;
  wire regslice_both_input_stream_V_data_V_U_n_23;
  wire regslice_both_input_stream_V_data_V_U_n_6;
  wire regslice_both_input_stream_V_data_V_U_n_7;
  wire regslice_both_input_stream_V_data_V_U_n_8;
  wire regslice_both_input_stream_V_data_V_U_n_9;
  wire regslice_both_output_stream_V_data_V_U_n_9;
  wire regslice_both_output_stream_V_keep_V_U_n_5;
  wire regslice_both_output_stream_V_last_V_U_n_4;
  wire regslice_both_output_stream_V_strb_V_U_n_5;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [61:0]sext_ln58_1_fu_9782_p1;
  wire [61:0]sext_ln58_2_fu_10947_p1;
  wire [61:0]sext_ln58_fu_8615_p1;
  wire [31:0]sub102_fu_10980_p2;
  wire [31:0]sub102_reg_15114;
  wire \sub102_reg_15114[12]_i_2_n_4 ;
  wire \sub102_reg_15114[12]_i_3_n_4 ;
  wire \sub102_reg_15114[12]_i_4_n_4 ;
  wire \sub102_reg_15114[12]_i_5_n_4 ;
  wire \sub102_reg_15114[16]_i_2_n_4 ;
  wire \sub102_reg_15114[16]_i_3_n_4 ;
  wire \sub102_reg_15114[16]_i_4_n_4 ;
  wire \sub102_reg_15114[16]_i_5_n_4 ;
  wire \sub102_reg_15114[20]_i_2_n_4 ;
  wire \sub102_reg_15114[20]_i_3_n_4 ;
  wire \sub102_reg_15114[20]_i_4_n_4 ;
  wire \sub102_reg_15114[20]_i_5_n_4 ;
  wire \sub102_reg_15114[24]_i_2_n_4 ;
  wire \sub102_reg_15114[24]_i_3_n_4 ;
  wire \sub102_reg_15114[24]_i_4_n_4 ;
  wire \sub102_reg_15114[24]_i_5_n_4 ;
  wire \sub102_reg_15114[28]_i_2_n_4 ;
  wire \sub102_reg_15114[28]_i_3_n_4 ;
  wire \sub102_reg_15114[28]_i_4_n_4 ;
  wire \sub102_reg_15114[28]_i_5_n_4 ;
  wire \sub102_reg_15114[31]_i_2_n_4 ;
  wire \sub102_reg_15114[31]_i_3_n_4 ;
  wire \sub102_reg_15114[31]_i_4_n_4 ;
  wire \sub102_reg_15114[4]_i_2_n_4 ;
  wire \sub102_reg_15114[4]_i_3_n_4 ;
  wire \sub102_reg_15114[4]_i_4_n_4 ;
  wire \sub102_reg_15114[4]_i_5_n_4 ;
  wire \sub102_reg_15114[8]_i_2_n_4 ;
  wire \sub102_reg_15114[8]_i_3_n_4 ;
  wire \sub102_reg_15114[8]_i_4_n_4 ;
  wire \sub102_reg_15114[8]_i_5_n_4 ;
  wire \sub102_reg_15114_reg[12]_i_1_n_4 ;
  wire \sub102_reg_15114_reg[12]_i_1_n_5 ;
  wire \sub102_reg_15114_reg[12]_i_1_n_6 ;
  wire \sub102_reg_15114_reg[12]_i_1_n_7 ;
  wire \sub102_reg_15114_reg[16]_i_1_n_4 ;
  wire \sub102_reg_15114_reg[16]_i_1_n_5 ;
  wire \sub102_reg_15114_reg[16]_i_1_n_6 ;
  wire \sub102_reg_15114_reg[16]_i_1_n_7 ;
  wire \sub102_reg_15114_reg[20]_i_1_n_4 ;
  wire \sub102_reg_15114_reg[20]_i_1_n_5 ;
  wire \sub102_reg_15114_reg[20]_i_1_n_6 ;
  wire \sub102_reg_15114_reg[20]_i_1_n_7 ;
  wire \sub102_reg_15114_reg[24]_i_1_n_4 ;
  wire \sub102_reg_15114_reg[24]_i_1_n_5 ;
  wire \sub102_reg_15114_reg[24]_i_1_n_6 ;
  wire \sub102_reg_15114_reg[24]_i_1_n_7 ;
  wire \sub102_reg_15114_reg[28]_i_1_n_4 ;
  wire \sub102_reg_15114_reg[28]_i_1_n_5 ;
  wire \sub102_reg_15114_reg[28]_i_1_n_6 ;
  wire \sub102_reg_15114_reg[28]_i_1_n_7 ;
  wire \sub102_reg_15114_reg[31]_i_1_n_6 ;
  wire \sub102_reg_15114_reg[31]_i_1_n_7 ;
  wire \sub102_reg_15114_reg[4]_i_1_n_4 ;
  wire \sub102_reg_15114_reg[4]_i_1_n_5 ;
  wire \sub102_reg_15114_reg[4]_i_1_n_6 ;
  wire \sub102_reg_15114_reg[4]_i_1_n_7 ;
  wire \sub102_reg_15114_reg[8]_i_1_n_4 ;
  wire \sub102_reg_15114_reg[8]_i_1_n_5 ;
  wire \sub102_reg_15114_reg[8]_i_1_n_6 ;
  wire \sub102_reg_15114_reg[8]_i_1_n_7 ;
  wire [31:1]sub_ln116_1_fu_178_p2;
  wire [31:1]sub_ln116_fu_167_p20_out;
  wire [31:1]sub_ln144_1_fu_266_p2;
  wire [31:1]sub_ln144_2_fu_277_p2;
  wire [31:1]sub_ln144_3_fu_288_p2;
  wire [31:1]sub_ln144_fu_255_p20_out;
  wire [31:1]sub_ln159_fu_105_p2;
  wire [1:0]trunc_ln51_1_reg_14990;
  wire [30:0]trunc_ln51_2_reg_15052;
  wire trunc_ln51_reg_14917;
  wire \x_1_fu_3032[30]_i_2_n_4 ;
  wire \x_1_fu_3032_reg_n_4_[0] ;
  wire \x_1_fu_3032_reg_n_4_[10] ;
  wire \x_1_fu_3032_reg_n_4_[11] ;
  wire \x_1_fu_3032_reg_n_4_[12] ;
  wire \x_1_fu_3032_reg_n_4_[13] ;
  wire \x_1_fu_3032_reg_n_4_[14] ;
  wire \x_1_fu_3032_reg_n_4_[15] ;
  wire \x_1_fu_3032_reg_n_4_[16] ;
  wire \x_1_fu_3032_reg_n_4_[17] ;
  wire \x_1_fu_3032_reg_n_4_[18] ;
  wire \x_1_fu_3032_reg_n_4_[19] ;
  wire \x_1_fu_3032_reg_n_4_[1] ;
  wire \x_1_fu_3032_reg_n_4_[20] ;
  wire \x_1_fu_3032_reg_n_4_[21] ;
  wire \x_1_fu_3032_reg_n_4_[22] ;
  wire \x_1_fu_3032_reg_n_4_[23] ;
  wire \x_1_fu_3032_reg_n_4_[24] ;
  wire \x_1_fu_3032_reg_n_4_[25] ;
  wire \x_1_fu_3032_reg_n_4_[26] ;
  wire \x_1_fu_3032_reg_n_4_[27] ;
  wire \x_1_fu_3032_reg_n_4_[28] ;
  wire \x_1_fu_3032_reg_n_4_[29] ;
  wire \x_1_fu_3032_reg_n_4_[30] ;
  wire \x_1_fu_3032_reg_n_4_[7] ;
  wire \x_1_fu_3032_reg_n_4_[8] ;
  wire \x_1_fu_3032_reg_n_4_[9] ;
  wire [7:0]x_2_fu_3036;
  wire \x_fu_3028_reg_n_4_[0] ;
  wire \x_fu_3028_reg_n_4_[10] ;
  wire \x_fu_3028_reg_n_4_[11] ;
  wire \x_fu_3028_reg_n_4_[12] ;
  wire \x_fu_3028_reg_n_4_[13] ;
  wire \x_fu_3028_reg_n_4_[14] ;
  wire \x_fu_3028_reg_n_4_[15] ;
  wire \x_fu_3028_reg_n_4_[16] ;
  wire \x_fu_3028_reg_n_4_[17] ;
  wire \x_fu_3028_reg_n_4_[18] ;
  wire \x_fu_3028_reg_n_4_[19] ;
  wire \x_fu_3028_reg_n_4_[20] ;
  wire \x_fu_3028_reg_n_4_[21] ;
  wire \x_fu_3028_reg_n_4_[22] ;
  wire \x_fu_3028_reg_n_4_[23] ;
  wire \x_fu_3028_reg_n_4_[24] ;
  wire \x_fu_3028_reg_n_4_[25] ;
  wire \x_fu_3028_reg_n_4_[26] ;
  wire \x_fu_3028_reg_n_4_[27] ;
  wire \x_fu_3028_reg_n_4_[28] ;
  wire \x_fu_3028_reg_n_4_[29] ;
  wire \x_fu_3028_reg_n_4_[30] ;
  wire \x_fu_3028_reg_n_4_[7] ;
  wire \x_fu_3028_reg_n_4_[8] ;
  wire \x_fu_3028_reg_n_4_[9] ;
  wire [30:0]y_1_reg_4772;
  wire [30:0]y_2_reg_6342;
  wire [8:0]y_reg_3202;
  wire [31:0]zext_ln51_2_reg_14972;
  wire [30:2]zext_ln51_3_reg_14985;
  wire [31:31]zext_ln51_5_reg_15047_reg;
  wire [7:0]zext_ln51_7_reg_15075;
  wire [30:1]zext_ln51_reg_14912;
  wire [31:0]zext_ln58_reg_14899;
  wire [3:1]\NLW_add_ln51_1_reg_14980_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln51_1_reg_14980_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln51_reg_14907_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln51_reg_14907_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln55_1_reg_15005_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln55_1_reg_15005_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln55_2_reg_15083_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln55_2_reg_15083_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln58_10_reg_15093_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln58_10_reg_15093_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln58_2_reg_14940_reg[38]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln58_2_reg_14940_reg[38]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln58_8_reg_15015_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln58_8_reg_15015_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_cnt_2_reg_4783_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cnt_2_reg_4783_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cnt_2_reg_4783_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_cnt_2_reg_4783_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_cnt_2_reg_4783_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cnt_2_reg_4783_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_cnt_4_reg_6353_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cnt_4_reg_6353_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cnt_4_reg_6353_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_cnt_4_reg_6353_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_cnt_4_reg_6353_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cnt_4_reg_6353_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_cnt_reg_3213_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cnt_reg_3213_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cnt_reg_3213_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_cnt_reg_3213_reg[4]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_1_reg_15020_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_1_reg_15020_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_15020_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_1_reg_15020_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_1_reg_15020_reg[61]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_2_reg_15098_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_2_reg_15098_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_15098_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_2_reg_15098_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_2_reg_15098_reg[61]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_reg_14945_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_14945_reg[38]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_14945_reg[38]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_14945_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_14945_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub102_reg_15114_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub102_reg_15114_reg[31]_i_1_O_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63] = \<const0> ;
  assign m_axi_gmem_AWADDR[62] = \<const0> ;
  assign m_axi_gmem_AWADDR[61] = \<const0> ;
  assign m_axi_gmem_AWADDR[60] = \<const0> ;
  assign m_axi_gmem_AWADDR[59] = \<const0> ;
  assign m_axi_gmem_AWADDR[58] = \<const0> ;
  assign m_axi_gmem_AWADDR[57] = \<const0> ;
  assign m_axi_gmem_AWADDR[56] = \<const0> ;
  assign m_axi_gmem_AWADDR[55] = \<const0> ;
  assign m_axi_gmem_AWADDR[54] = \<const0> ;
  assign m_axi_gmem_AWADDR[53] = \<const0> ;
  assign m_axi_gmem_AWADDR[52] = \<const0> ;
  assign m_axi_gmem_AWADDR[51] = \<const0> ;
  assign m_axi_gmem_AWADDR[50] = \<const0> ;
  assign m_axi_gmem_AWADDR[49] = \<const0> ;
  assign m_axi_gmem_AWADDR[48] = \<const0> ;
  assign m_axi_gmem_AWADDR[47] = \<const0> ;
  assign m_axi_gmem_AWADDR[46] = \<const0> ;
  assign m_axi_gmem_AWADDR[45] = \<const0> ;
  assign m_axi_gmem_AWADDR[44] = \<const0> ;
  assign m_axi_gmem_AWADDR[43] = \<const0> ;
  assign m_axi_gmem_AWADDR[42] = \<const0> ;
  assign m_axi_gmem_AWADDR[41] = \<const0> ;
  assign m_axi_gmem_AWADDR[40] = \<const0> ;
  assign m_axi_gmem_AWADDR[39] = \<const0> ;
  assign m_axi_gmem_AWADDR[38] = \<const0> ;
  assign m_axi_gmem_AWADDR[37] = \<const0> ;
  assign m_axi_gmem_AWADDR[36] = \<const0> ;
  assign m_axi_gmem_AWADDR[35] = \<const0> ;
  assign m_axi_gmem_AWADDR[34] = \<const0> ;
  assign m_axi_gmem_AWADDR[33] = \<const0> ;
  assign m_axi_gmem_AWADDR[32] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_BREADY = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign output_stream_TKEEP[3] = \^output_stream_TKEEP [2];
  assign output_stream_TKEEP[2] = \^output_stream_TKEEP [2];
  assign output_stream_TKEEP[1] = \^output_stream_TKEEP [2];
  assign output_stream_TKEEP[0] = \^output_stream_TKEEP [2];
  assign output_stream_TSTRB[3] = \^output_stream_TSTRB [2];
  assign output_stream_TSTRB[2] = \^output_stream_TSTRB [2];
  assign output_stream_TSTRB[1] = \^output_stream_TSTRB [2];
  assign output_stream_TSTRB[0] = \^output_stream_TSTRB [2];
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \W1_read_reg_14101_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[10]),
        .Q(W1_read_reg_14101[10]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[11]),
        .Q(W1_read_reg_14101[11]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[12]),
        .Q(W1_read_reg_14101[12]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[13]),
        .Q(W1_read_reg_14101[13]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[14]),
        .Q(W1_read_reg_14101[14]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[15]),
        .Q(W1_read_reg_14101[15]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[16]),
        .Q(W1_read_reg_14101[16]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[17]),
        .Q(W1_read_reg_14101[17]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[18]),
        .Q(W1_read_reg_14101[18]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[19]),
        .Q(W1_read_reg_14101[19]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[1]),
        .Q(W1_read_reg_14101[1]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[20]),
        .Q(W1_read_reg_14101[20]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[21]),
        .Q(W1_read_reg_14101[21]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[22]),
        .Q(W1_read_reg_14101[22]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[23]),
        .Q(W1_read_reg_14101[23]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[24]),
        .Q(W1_read_reg_14101[24]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[25]),
        .Q(W1_read_reg_14101[25]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[26]),
        .Q(W1_read_reg_14101[26]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[27]),
        .Q(W1_read_reg_14101[27]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[28]),
        .Q(W1_read_reg_14101[28]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[29]),
        .Q(W1_read_reg_14101[29]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[2]),
        .Q(W1_read_reg_14101[2]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[30]),
        .Q(W1_read_reg_14101[30]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[31]),
        .Q(W1_read_reg_14101[31]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[32]),
        .Q(W1_read_reg_14101[32]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[33]),
        .Q(W1_read_reg_14101[33]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[34]),
        .Q(W1_read_reg_14101[34]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[35]),
        .Q(W1_read_reg_14101[35]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[36]),
        .Q(W1_read_reg_14101[36]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[37]),
        .Q(W1_read_reg_14101[37]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[38]),
        .Q(W1_read_reg_14101[38]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[39]),
        .Q(W1_read_reg_14101[39]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[3]),
        .Q(W1_read_reg_14101[3]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[40]),
        .Q(W1_read_reg_14101[40]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[41]),
        .Q(W1_read_reg_14101[41]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[42]),
        .Q(W1_read_reg_14101[42]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[43]),
        .Q(W1_read_reg_14101[43]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[44]),
        .Q(W1_read_reg_14101[44]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[45]),
        .Q(W1_read_reg_14101[45]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[46]),
        .Q(W1_read_reg_14101[46]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[47]),
        .Q(W1_read_reg_14101[47]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[48]),
        .Q(W1_read_reg_14101[48]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[49]),
        .Q(W1_read_reg_14101[49]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[4]),
        .Q(W1_read_reg_14101[4]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[50]),
        .Q(W1_read_reg_14101[50]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[51]),
        .Q(W1_read_reg_14101[51]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[52]),
        .Q(W1_read_reg_14101[52]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[53]),
        .Q(W1_read_reg_14101[53]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[54]),
        .Q(W1_read_reg_14101[54]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[55]),
        .Q(W1_read_reg_14101[55]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[56]),
        .Q(W1_read_reg_14101[56]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[57]),
        .Q(W1_read_reg_14101[57]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[58]),
        .Q(W1_read_reg_14101[58]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[59]),
        .Q(W1_read_reg_14101[59]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[5]),
        .Q(W1_read_reg_14101[5]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[60]),
        .Q(W1_read_reg_14101[60]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[61]),
        .Q(W1_read_reg_14101[61]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[62]),
        .Q(W1_read_reg_14101[62]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[63]),
        .Q(W1_read_reg_14101[63]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[6]),
        .Q(W1_read_reg_14101[6]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[7]),
        .Q(W1_read_reg_14101[7]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[8]),
        .Q(W1_read_reg_14101[8]),
        .R(1'b0));
  FDRE \W1_read_reg_14101_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W1[9]),
        .Q(W1_read_reg_14101[9]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[10]),
        .Q(W2_read_reg_14096[10]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[11]),
        .Q(W2_read_reg_14096[11]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[12]),
        .Q(W2_read_reg_14096[12]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[13]),
        .Q(W2_read_reg_14096[13]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[14]),
        .Q(W2_read_reg_14096[14]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[15]),
        .Q(W2_read_reg_14096[15]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[16]),
        .Q(W2_read_reg_14096[16]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[17]),
        .Q(W2_read_reg_14096[17]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[18]),
        .Q(W2_read_reg_14096[18]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[19]),
        .Q(W2_read_reg_14096[19]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[1]),
        .Q(W2_read_reg_14096[1]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[20]),
        .Q(W2_read_reg_14096[20]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[21]),
        .Q(W2_read_reg_14096[21]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[22]),
        .Q(W2_read_reg_14096[22]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[23]),
        .Q(W2_read_reg_14096[23]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[24]),
        .Q(W2_read_reg_14096[24]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[25]),
        .Q(W2_read_reg_14096[25]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[26]),
        .Q(W2_read_reg_14096[26]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[27]),
        .Q(W2_read_reg_14096[27]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[28]),
        .Q(W2_read_reg_14096[28]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[29]),
        .Q(W2_read_reg_14096[29]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[2]),
        .Q(W2_read_reg_14096[2]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[30]),
        .Q(W2_read_reg_14096[30]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[31]),
        .Q(W2_read_reg_14096[31]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[32]),
        .Q(W2_read_reg_14096[32]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[33]),
        .Q(W2_read_reg_14096[33]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[34]),
        .Q(W2_read_reg_14096[34]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[35]),
        .Q(W2_read_reg_14096[35]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[36]),
        .Q(W2_read_reg_14096[36]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[37]),
        .Q(W2_read_reg_14096[37]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[38]),
        .Q(W2_read_reg_14096[38]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[39]),
        .Q(W2_read_reg_14096[39]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[3]),
        .Q(W2_read_reg_14096[3]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[40]),
        .Q(W2_read_reg_14096[40]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[41]),
        .Q(W2_read_reg_14096[41]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[42]),
        .Q(W2_read_reg_14096[42]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[43]),
        .Q(W2_read_reg_14096[43]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[44]),
        .Q(W2_read_reg_14096[44]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[45]),
        .Q(W2_read_reg_14096[45]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[46]),
        .Q(W2_read_reg_14096[46]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[47]),
        .Q(W2_read_reg_14096[47]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[48]),
        .Q(W2_read_reg_14096[48]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[49]),
        .Q(W2_read_reg_14096[49]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[4]),
        .Q(W2_read_reg_14096[4]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[50]),
        .Q(W2_read_reg_14096[50]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[51]),
        .Q(W2_read_reg_14096[51]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[52]),
        .Q(W2_read_reg_14096[52]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[53]),
        .Q(W2_read_reg_14096[53]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[54]),
        .Q(W2_read_reg_14096[54]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[55]),
        .Q(W2_read_reg_14096[55]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[56]),
        .Q(W2_read_reg_14096[56]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[57]),
        .Q(W2_read_reg_14096[57]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[58]),
        .Q(W2_read_reg_14096[58]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[59]),
        .Q(W2_read_reg_14096[59]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[5]),
        .Q(W2_read_reg_14096[5]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[60]),
        .Q(W2_read_reg_14096[60]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[61]),
        .Q(W2_read_reg_14096[61]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[62]),
        .Q(W2_read_reg_14096[62]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[63]),
        .Q(W2_read_reg_14096[63]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[6]),
        .Q(W2_read_reg_14096[6]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[7]),
        .Q(W2_read_reg_14096[7]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[8]),
        .Q(W2_read_reg_14096[8]),
        .R(1'b0));
  FDRE \W2_read_reg_14096_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W2[9]),
        .Q(W2_read_reg_14096[9]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[10]),
        .Q(W3_read_reg_14091[10]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[11]),
        .Q(W3_read_reg_14091[11]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[12]),
        .Q(W3_read_reg_14091[12]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[13]),
        .Q(W3_read_reg_14091[13]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[14]),
        .Q(W3_read_reg_14091[14]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[15]),
        .Q(W3_read_reg_14091[15]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[16]),
        .Q(W3_read_reg_14091[16]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[17]),
        .Q(W3_read_reg_14091[17]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[18]),
        .Q(W3_read_reg_14091[18]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[19]),
        .Q(W3_read_reg_14091[19]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[1]),
        .Q(W3_read_reg_14091[1]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[20]),
        .Q(W3_read_reg_14091[20]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[21]),
        .Q(W3_read_reg_14091[21]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[22]),
        .Q(W3_read_reg_14091[22]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[23]),
        .Q(W3_read_reg_14091[23]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[24]),
        .Q(W3_read_reg_14091[24]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[25]),
        .Q(W3_read_reg_14091[25]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[26]),
        .Q(W3_read_reg_14091[26]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[27]),
        .Q(W3_read_reg_14091[27]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[28]),
        .Q(W3_read_reg_14091[28]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[29]),
        .Q(W3_read_reg_14091[29]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[2]),
        .Q(W3_read_reg_14091[2]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[30]),
        .Q(W3_read_reg_14091[30]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[31]),
        .Q(W3_read_reg_14091[31]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[32]),
        .Q(W3_read_reg_14091[32]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[33]),
        .Q(W3_read_reg_14091[33]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[34]),
        .Q(W3_read_reg_14091[34]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[35]),
        .Q(W3_read_reg_14091[35]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[36]),
        .Q(W3_read_reg_14091[36]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[37]),
        .Q(W3_read_reg_14091[37]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[38]),
        .Q(W3_read_reg_14091[38]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[39]),
        .Q(W3_read_reg_14091[39]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[3]),
        .Q(W3_read_reg_14091[3]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[40]),
        .Q(W3_read_reg_14091[40]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[41]),
        .Q(W3_read_reg_14091[41]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[42]),
        .Q(W3_read_reg_14091[42]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[43]),
        .Q(W3_read_reg_14091[43]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[44]),
        .Q(W3_read_reg_14091[44]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[45]),
        .Q(W3_read_reg_14091[45]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[46]),
        .Q(W3_read_reg_14091[46]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[47]),
        .Q(W3_read_reg_14091[47]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[48]),
        .Q(W3_read_reg_14091[48]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[49]),
        .Q(W3_read_reg_14091[49]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[4]),
        .Q(W3_read_reg_14091[4]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[50]),
        .Q(W3_read_reg_14091[50]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[51]),
        .Q(W3_read_reg_14091[51]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[52]),
        .Q(W3_read_reg_14091[52]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[53]),
        .Q(W3_read_reg_14091[53]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[54]),
        .Q(W3_read_reg_14091[54]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[55]),
        .Q(W3_read_reg_14091[55]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[56]),
        .Q(W3_read_reg_14091[56]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[57]),
        .Q(W3_read_reg_14091[57]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[58]),
        .Q(W3_read_reg_14091[58]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[59]),
        .Q(W3_read_reg_14091[59]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[5]),
        .Q(W3_read_reg_14091[5]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[60]),
        .Q(W3_read_reg_14091[60]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[61]),
        .Q(W3_read_reg_14091[61]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[62]),
        .Q(W3_read_reg_14091[62]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[63]),
        .Q(W3_read_reg_14091[63]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[6]),
        .Q(W3_read_reg_14091[6]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[7]),
        .Q(W3_read_reg_14091[7]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[8]),
        .Q(W3_read_reg_14091[8]),
        .R(1'b0));
  FDRE \W3_read_reg_14091_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(W3[9]),
        .Q(W3_read_reg_14091[9]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[0]),
        .Q(X_size_read_reg_14084[0]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[10]),
        .Q(X_size_read_reg_14084[10]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[11]),
        .Q(X_size_read_reg_14084[11]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[12]),
        .Q(X_size_read_reg_14084[12]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[13]),
        .Q(X_size_read_reg_14084[13]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[14]),
        .Q(X_size_read_reg_14084[14]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[15]),
        .Q(X_size_read_reg_14084[15]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[16]),
        .Q(X_size_read_reg_14084[16]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[17]),
        .Q(X_size_read_reg_14084[17]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[18]),
        .Q(X_size_read_reg_14084[18]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[19]),
        .Q(X_size_read_reg_14084[19]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[1]),
        .Q(X_size_read_reg_14084[1]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[20]),
        .Q(X_size_read_reg_14084[20]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[21]),
        .Q(X_size_read_reg_14084[21]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[22]),
        .Q(X_size_read_reg_14084[22]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[23]),
        .Q(X_size_read_reg_14084[23]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[24]),
        .Q(X_size_read_reg_14084[24]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[25]),
        .Q(X_size_read_reg_14084[25]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[26]),
        .Q(X_size_read_reg_14084[26]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[27]),
        .Q(X_size_read_reg_14084[27]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[28]),
        .Q(X_size_read_reg_14084[28]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[29]),
        .Q(X_size_read_reg_14084[29]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[2]),
        .Q(X_size_read_reg_14084[2]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[30]),
        .Q(X_size_read_reg_14084[30]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[31]),
        .Q(X_size_read_reg_14084[31]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[3]),
        .Q(X_size_read_reg_14084[3]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[4]),
        .Q(X_size_read_reg_14084[4]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[5]),
        .Q(X_size_read_reg_14084[5]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[6]),
        .Q(X_size_read_reg_14084[6]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[7]),
        .Q(X_size_read_reg_14084[7]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[8]),
        .Q(X_size_read_reg_14084[8]),
        .R(1'b0));
  FDRE \X_size_read_reg_14084_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(X_size[9]),
        .Q(X_size_read_reg_14084[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_2 
       (.I0(\a_assign_1_reg_15010_reg[0]_i_4_n_4 ),
        .I1(\a_assign_1_reg_15010_reg[0]_i_5_n_4 ),
        .I2(y_1_reg_4772[5]),
        .I3(\a_assign_1_reg_15010_reg[0]_i_6_n_4 ),
        .I4(y_1_reg_4772[4]),
        .I5(\a_assign_1_reg_15010_reg[0]_i_7_n_4 ),
        .O(\a_assign_1_reg_15010[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_28 
       (.I0(layer1_quant_178_reg_4148),
        .I1(layer1_quant_177_reg_4160),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_176_reg_4172),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_175_reg_4184),
        .O(\a_assign_1_reg_15010[0]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_29 
       (.I0(layer1_quant_182_reg_4100),
        .I1(layer1_quant_181_reg_4112),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_180_reg_4124),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_179_reg_4136),
        .O(\a_assign_1_reg_15010[0]_i_29_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_3 
       (.I0(\a_assign_1_reg_15010_reg[0]_i_8_n_4 ),
        .I1(\a_assign_1_reg_15010_reg[0]_i_9_n_4 ),
        .I2(y_1_reg_4772[5]),
        .I3(\a_assign_1_reg_15010_reg[0]_i_10_n_4 ),
        .I4(y_1_reg_4772[4]),
        .I5(\a_assign_1_reg_15010_reg[0]_i_11_n_4 ),
        .O(\a_assign_1_reg_15010[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_30 
       (.I0(layer1_quant_186_reg_4052),
        .I1(layer1_quant_185_reg_4064),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_184_reg_4076),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_183_reg_4088),
        .O(\a_assign_1_reg_15010[0]_i_30_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_31 
       (.I0(layer1_quant_190_reg_4004),
        .I1(layer1_quant_189_reg_4016),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_188_reg_4028),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_187_reg_4040),
        .O(\a_assign_1_reg_15010[0]_i_31_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_32 
       (.I0(layer1_quant_162_reg_4340),
        .I1(layer1_quant_161_reg_4352),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_160_reg_4364),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_159_reg_4376),
        .O(\a_assign_1_reg_15010[0]_i_32_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_33 
       (.I0(layer1_quant_166_reg_4292),
        .I1(layer1_quant_165_reg_4304),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_164_reg_4316),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_163_reg_4328),
        .O(\a_assign_1_reg_15010[0]_i_33_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_34 
       (.I0(layer1_quant_170_reg_4244),
        .I1(layer1_quant_169_reg_4256),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_168_reg_4268),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_167_reg_4280),
        .O(\a_assign_1_reg_15010[0]_i_34_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_35 
       (.I0(layer1_quant_174_reg_4196),
        .I1(layer1_quant_173_reg_4208),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_172_reg_4220),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_171_reg_4232),
        .O(\a_assign_1_reg_15010[0]_i_35_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_36 
       (.I0(layer1_quant_146_reg_4532),
        .I1(layer1_quant_145_reg_4544),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_144_reg_4556),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_143_reg_4568),
        .O(\a_assign_1_reg_15010[0]_i_36_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_37 
       (.I0(layer1_quant_150_reg_4484),
        .I1(layer1_quant_149_reg_4496),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_148_reg_4508),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_147_reg_4520),
        .O(\a_assign_1_reg_15010[0]_i_37_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_38 
       (.I0(layer1_quant_154_reg_4436),
        .I1(layer1_quant_153_reg_4448),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_152_reg_4460),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_151_reg_4472),
        .O(\a_assign_1_reg_15010[0]_i_38_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_39 
       (.I0(layer1_quant_158_reg_4388),
        .I1(layer1_quant_157_reg_4400),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_156_reg_4412),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_155_reg_4424),
        .O(\a_assign_1_reg_15010[0]_i_39_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_40 
       (.I0(layer1_quant_130_reg_4724),
        .I1(layer1_quant_129_reg_4736),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_reg_4748),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_128_reg_4760),
        .O(\a_assign_1_reg_15010[0]_i_40_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_41 
       (.I0(layer1_quant_134_reg_4676),
        .I1(layer1_quant_133_reg_4688),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_132_reg_4700),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_131_reg_4712),
        .O(\a_assign_1_reg_15010[0]_i_41_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_42 
       (.I0(layer1_quant_138_reg_4628),
        .I1(layer1_quant_137_reg_4640),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_136_reg_4652),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_135_reg_4664),
        .O(\a_assign_1_reg_15010[0]_i_42_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_43 
       (.I0(layer1_quant_142_reg_4580),
        .I1(layer1_quant_141_reg_4592),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_140_reg_4604),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_139_reg_4616),
        .O(\a_assign_1_reg_15010[0]_i_43_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_44 
       (.I0(layer1_quant_242_reg_3380),
        .I1(layer1_quant_241_reg_3392),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_240_reg_3404),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_239_reg_3416),
        .O(\a_assign_1_reg_15010[0]_i_44_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_45 
       (.I0(layer1_quant_246_reg_3332),
        .I1(layer1_quant_245_reg_3344),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_244_reg_3356),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_243_reg_3368),
        .O(\a_assign_1_reg_15010[0]_i_45_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_46 
       (.I0(layer1_quant_250_reg_3284),
        .I1(layer1_quant_249_reg_3296),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_248_reg_3308),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_247_reg_3320),
        .O(\a_assign_1_reg_15010[0]_i_46_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_47 
       (.I0(layer1_quant_254_reg_3236),
        .I1(layer1_quant_253_reg_3248),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_252_reg_3260),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_251_reg_3272),
        .O(\a_assign_1_reg_15010[0]_i_47_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_48 
       (.I0(layer1_quant_226_reg_3572),
        .I1(layer1_quant_225_reg_3584),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_224_reg_3596),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_223_reg_3608),
        .O(\a_assign_1_reg_15010[0]_i_48_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_49 
       (.I0(layer1_quant_230_reg_3524),
        .I1(layer1_quant_229_reg_3536),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_228_reg_3548),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_227_reg_3560),
        .O(\a_assign_1_reg_15010[0]_i_49_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_50 
       (.I0(layer1_quant_234_reg_3476),
        .I1(layer1_quant_233_reg_3488),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_232_reg_3500),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_231_reg_3512),
        .O(\a_assign_1_reg_15010[0]_i_50_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_51 
       (.I0(layer1_quant_238_reg_3428),
        .I1(layer1_quant_237_reg_3440),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_236_reg_3452),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_235_reg_3464),
        .O(\a_assign_1_reg_15010[0]_i_51_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_52 
       (.I0(layer1_quant_210_reg_3764),
        .I1(layer1_quant_209_reg_3776),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_208_reg_3788),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_207_reg_3800),
        .O(\a_assign_1_reg_15010[0]_i_52_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_53 
       (.I0(layer1_quant_214_reg_3716),
        .I1(layer1_quant_213_reg_3728),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_212_reg_3740),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_211_reg_3752),
        .O(\a_assign_1_reg_15010[0]_i_53_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_54 
       (.I0(layer1_quant_218_reg_3668),
        .I1(layer1_quant_217_reg_3680),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_216_reg_3692),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_215_reg_3704),
        .O(\a_assign_1_reg_15010[0]_i_54_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_55 
       (.I0(layer1_quant_222_reg_3620),
        .I1(layer1_quant_221_reg_3632),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_220_reg_3644),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_219_reg_3656),
        .O(\a_assign_1_reg_15010[0]_i_55_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_56 
       (.I0(layer1_quant_194_reg_3956),
        .I1(layer1_quant_193_reg_3968),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_192_reg_3980),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_191_reg_3992),
        .O(\a_assign_1_reg_15010[0]_i_56_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_57 
       (.I0(layer1_quant_198_reg_3908),
        .I1(layer1_quant_197_reg_3920),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_196_reg_3932),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_195_reg_3944),
        .O(\a_assign_1_reg_15010[0]_i_57_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_58 
       (.I0(layer1_quant_202_reg_3860),
        .I1(layer1_quant_201_reg_3872),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_200_reg_3884),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_199_reg_3896),
        .O(\a_assign_1_reg_15010[0]_i_58_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_1_reg_15010[0]_i_59 
       (.I0(layer1_quant_206_reg_3812),
        .I1(layer1_quant_205_reg_3824),
        .I2(y_1_reg_4772[1]),
        .I3(layer1_quant_204_reg_3836),
        .I4(y_1_reg_4772[0]),
        .I5(layer1_quant_203_reg_3848),
        .O(\a_assign_1_reg_15010[0]_i_59_n_4 ));
  FDRE \a_assign_1_reg_15010_reg[0] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(\a_assign_1_reg_15010_reg[0]_i_1_n_4 ),
        .Q(a_assign_1_reg_15010),
        .R(1'b0));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_1 
       (.I0(\a_assign_1_reg_15010[0]_i_2_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_3_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_1_n_4 ),
        .S(y_1_reg_4772[6]));
  MUXF8 \a_assign_1_reg_15010_reg[0]_i_10 
       (.I0(\a_assign_1_reg_15010_reg[0]_i_24_n_4 ),
        .I1(\a_assign_1_reg_15010_reg[0]_i_25_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_10_n_4 ),
        .S(y_1_reg_4772[3]));
  MUXF8 \a_assign_1_reg_15010_reg[0]_i_11 
       (.I0(\a_assign_1_reg_15010_reg[0]_i_26_n_4 ),
        .I1(\a_assign_1_reg_15010_reg[0]_i_27_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_11_n_4 ),
        .S(y_1_reg_4772[3]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_12 
       (.I0(\a_assign_1_reg_15010[0]_i_28_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_29_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_12_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_13 
       (.I0(\a_assign_1_reg_15010[0]_i_30_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_31_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_13_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_14 
       (.I0(\a_assign_1_reg_15010[0]_i_32_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_33_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_14_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_15 
       (.I0(\a_assign_1_reg_15010[0]_i_34_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_35_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_15_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_16 
       (.I0(\a_assign_1_reg_15010[0]_i_36_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_37_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_16_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_17 
       (.I0(\a_assign_1_reg_15010[0]_i_38_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_39_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_17_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_18 
       (.I0(\a_assign_1_reg_15010[0]_i_40_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_41_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_18_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_19 
       (.I0(\a_assign_1_reg_15010[0]_i_42_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_43_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_19_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_20 
       (.I0(\a_assign_1_reg_15010[0]_i_44_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_45_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_20_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_21 
       (.I0(\a_assign_1_reg_15010[0]_i_46_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_47_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_21_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_22 
       (.I0(\a_assign_1_reg_15010[0]_i_48_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_49_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_22_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_23 
       (.I0(\a_assign_1_reg_15010[0]_i_50_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_51_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_23_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_24 
       (.I0(\a_assign_1_reg_15010[0]_i_52_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_53_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_24_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_25 
       (.I0(\a_assign_1_reg_15010[0]_i_54_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_55_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_25_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_26 
       (.I0(\a_assign_1_reg_15010[0]_i_56_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_57_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_26_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF7 \a_assign_1_reg_15010_reg[0]_i_27 
       (.I0(\a_assign_1_reg_15010[0]_i_58_n_4 ),
        .I1(\a_assign_1_reg_15010[0]_i_59_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_27_n_4 ),
        .S(y_1_reg_4772[2]));
  MUXF8 \a_assign_1_reg_15010_reg[0]_i_4 
       (.I0(\a_assign_1_reg_15010_reg[0]_i_12_n_4 ),
        .I1(\a_assign_1_reg_15010_reg[0]_i_13_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_4_n_4 ),
        .S(y_1_reg_4772[3]));
  MUXF8 \a_assign_1_reg_15010_reg[0]_i_5 
       (.I0(\a_assign_1_reg_15010_reg[0]_i_14_n_4 ),
        .I1(\a_assign_1_reg_15010_reg[0]_i_15_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_5_n_4 ),
        .S(y_1_reg_4772[3]));
  MUXF8 \a_assign_1_reg_15010_reg[0]_i_6 
       (.I0(\a_assign_1_reg_15010_reg[0]_i_16_n_4 ),
        .I1(\a_assign_1_reg_15010_reg[0]_i_17_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_6_n_4 ),
        .S(y_1_reg_4772[3]));
  MUXF8 \a_assign_1_reg_15010_reg[0]_i_7 
       (.I0(\a_assign_1_reg_15010_reg[0]_i_18_n_4 ),
        .I1(\a_assign_1_reg_15010_reg[0]_i_19_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_7_n_4 ),
        .S(y_1_reg_4772[3]));
  MUXF8 \a_assign_1_reg_15010_reg[0]_i_8 
       (.I0(\a_assign_1_reg_15010_reg[0]_i_20_n_4 ),
        .I1(\a_assign_1_reg_15010_reg[0]_i_21_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_8_n_4 ),
        .S(y_1_reg_4772[3]));
  MUXF8 \a_assign_1_reg_15010_reg[0]_i_9 
       (.I0(\a_assign_1_reg_15010_reg[0]_i_22_n_4 ),
        .I1(\a_assign_1_reg_15010_reg[0]_i_23_n_4 ),
        .O(\a_assign_1_reg_15010_reg[0]_i_9_n_4 ),
        .S(y_1_reg_4772[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_2 
       (.I0(\a_assign_2_reg_15088_reg[0]_i_4_n_4 ),
        .I1(\a_assign_2_reg_15088_reg[0]_i_5_n_4 ),
        .I2(y_2_reg_6342[5]),
        .I3(\a_assign_2_reg_15088_reg[0]_i_6_n_4 ),
        .I4(y_2_reg_6342[4]),
        .I5(\a_assign_2_reg_15088_reg[0]_i_7_n_4 ),
        .O(\a_assign_2_reg_15088[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_28 
       (.I0(layer3_quant_178_reg_5718),
        .I1(layer3_quant_177_reg_5730),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_176_reg_5742),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_175_reg_5754),
        .O(\a_assign_2_reg_15088[0]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_29 
       (.I0(layer3_quant_182_reg_5670),
        .I1(layer3_quant_181_reg_5682),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_180_reg_5694),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_179_reg_5706),
        .O(\a_assign_2_reg_15088[0]_i_29_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_3 
       (.I0(\a_assign_2_reg_15088_reg[0]_i_8_n_4 ),
        .I1(\a_assign_2_reg_15088_reg[0]_i_9_n_4 ),
        .I2(y_2_reg_6342[5]),
        .I3(\a_assign_2_reg_15088_reg[0]_i_10_n_4 ),
        .I4(y_2_reg_6342[4]),
        .I5(\a_assign_2_reg_15088_reg[0]_i_11_n_4 ),
        .O(\a_assign_2_reg_15088[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_30 
       (.I0(layer3_quant_186_reg_5622),
        .I1(layer3_quant_185_reg_5634),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_184_reg_5646),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_183_reg_5658),
        .O(\a_assign_2_reg_15088[0]_i_30_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_31 
       (.I0(layer3_quant_190_reg_5574),
        .I1(layer3_quant_189_reg_5586),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_188_reg_5598),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_187_reg_5610),
        .O(\a_assign_2_reg_15088[0]_i_31_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_32 
       (.I0(layer3_quant_162_reg_5910),
        .I1(layer3_quant_161_reg_5922),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_160_reg_5934),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_159_reg_5946),
        .O(\a_assign_2_reg_15088[0]_i_32_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_33 
       (.I0(layer3_quant_166_reg_5862),
        .I1(layer3_quant_165_reg_5874),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_164_reg_5886),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_163_reg_5898),
        .O(\a_assign_2_reg_15088[0]_i_33_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_34 
       (.I0(layer3_quant_170_reg_5814),
        .I1(layer3_quant_169_reg_5826),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_168_reg_5838),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_167_reg_5850),
        .O(\a_assign_2_reg_15088[0]_i_34_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_35 
       (.I0(layer3_quant_174_reg_5766),
        .I1(layer3_quant_173_reg_5778),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_172_reg_5790),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_171_reg_5802),
        .O(\a_assign_2_reg_15088[0]_i_35_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_36 
       (.I0(layer3_quant_146_reg_6102),
        .I1(layer3_quant_145_reg_6114),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_144_reg_6126),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_143_reg_6138),
        .O(\a_assign_2_reg_15088[0]_i_36_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_37 
       (.I0(layer3_quant_150_reg_6054),
        .I1(layer3_quant_149_reg_6066),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_148_reg_6078),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_147_reg_6090),
        .O(\a_assign_2_reg_15088[0]_i_37_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_38 
       (.I0(layer3_quant_154_reg_6006),
        .I1(layer3_quant_153_reg_6018),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_152_reg_6030),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_151_reg_6042),
        .O(\a_assign_2_reg_15088[0]_i_38_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_39 
       (.I0(layer3_quant_158_reg_5958),
        .I1(layer3_quant_157_reg_5970),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_156_reg_5982),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_155_reg_5994),
        .O(\a_assign_2_reg_15088[0]_i_39_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_40 
       (.I0(layer3_quant_130_reg_6294),
        .I1(layer3_quant_129_reg_6306),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_reg_6318),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_128_reg_6330),
        .O(\a_assign_2_reg_15088[0]_i_40_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_41 
       (.I0(layer3_quant_134_reg_6246),
        .I1(layer3_quant_133_reg_6258),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_132_reg_6270),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_131_reg_6282),
        .O(\a_assign_2_reg_15088[0]_i_41_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_42 
       (.I0(layer3_quant_138_reg_6198),
        .I1(layer3_quant_137_reg_6210),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_136_reg_6222),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_135_reg_6234),
        .O(\a_assign_2_reg_15088[0]_i_42_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_43 
       (.I0(layer3_quant_142_reg_6150),
        .I1(layer3_quant_141_reg_6162),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_140_reg_6174),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_139_reg_6186),
        .O(\a_assign_2_reg_15088[0]_i_43_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_44 
       (.I0(layer3_quant_242_reg_4950),
        .I1(layer3_quant_241_reg_4962),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_240_reg_4974),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_239_reg_4986),
        .O(\a_assign_2_reg_15088[0]_i_44_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_45 
       (.I0(layer3_quant_246_reg_4902),
        .I1(layer3_quant_245_reg_4914),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_244_reg_4926),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_243_reg_4938),
        .O(\a_assign_2_reg_15088[0]_i_45_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_46 
       (.I0(layer3_quant_250_reg_4854),
        .I1(layer3_quant_249_reg_4866),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_248_reg_4878),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_247_reg_4890),
        .O(\a_assign_2_reg_15088[0]_i_46_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_47 
       (.I0(layer3_quant_254_reg_4806),
        .I1(layer3_quant_253_reg_4818),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_252_reg_4830),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_251_reg_4842),
        .O(\a_assign_2_reg_15088[0]_i_47_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_48 
       (.I0(layer3_quant_226_reg_5142),
        .I1(layer3_quant_225_reg_5154),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_224_reg_5166),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_223_reg_5178),
        .O(\a_assign_2_reg_15088[0]_i_48_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_49 
       (.I0(layer3_quant_230_reg_5094),
        .I1(layer3_quant_229_reg_5106),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_228_reg_5118),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_227_reg_5130),
        .O(\a_assign_2_reg_15088[0]_i_49_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_50 
       (.I0(layer3_quant_234_reg_5046),
        .I1(layer3_quant_233_reg_5058),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_232_reg_5070),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_231_reg_5082),
        .O(\a_assign_2_reg_15088[0]_i_50_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_51 
       (.I0(layer3_quant_238_reg_4998),
        .I1(layer3_quant_237_reg_5010),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_236_reg_5022),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_235_reg_5034),
        .O(\a_assign_2_reg_15088[0]_i_51_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_52 
       (.I0(layer3_quant_210_reg_5334),
        .I1(layer3_quant_209_reg_5346),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_208_reg_5358),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_207_reg_5370),
        .O(\a_assign_2_reg_15088[0]_i_52_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_53 
       (.I0(layer3_quant_214_reg_5286),
        .I1(layer3_quant_213_reg_5298),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_212_reg_5310),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_211_reg_5322),
        .O(\a_assign_2_reg_15088[0]_i_53_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_54 
       (.I0(layer3_quant_218_reg_5238),
        .I1(layer3_quant_217_reg_5250),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_216_reg_5262),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_215_reg_5274),
        .O(\a_assign_2_reg_15088[0]_i_54_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_55 
       (.I0(layer3_quant_222_reg_5190),
        .I1(layer3_quant_221_reg_5202),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_220_reg_5214),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_219_reg_5226),
        .O(\a_assign_2_reg_15088[0]_i_55_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_56 
       (.I0(layer3_quant_194_reg_5526),
        .I1(layer3_quant_193_reg_5538),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_192_reg_5550),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_191_reg_5562),
        .O(\a_assign_2_reg_15088[0]_i_56_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_57 
       (.I0(layer3_quant_198_reg_5478),
        .I1(layer3_quant_197_reg_5490),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_196_reg_5502),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_195_reg_5514),
        .O(\a_assign_2_reg_15088[0]_i_57_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_58 
       (.I0(layer3_quant_202_reg_5430),
        .I1(layer3_quant_201_reg_5442),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_200_reg_5454),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_199_reg_5466),
        .O(\a_assign_2_reg_15088[0]_i_58_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_2_reg_15088[0]_i_59 
       (.I0(layer3_quant_206_reg_5382),
        .I1(layer3_quant_205_reg_5394),
        .I2(y_2_reg_6342[1]),
        .I3(layer3_quant_204_reg_5406),
        .I4(y_2_reg_6342[0]),
        .I5(layer3_quant_203_reg_5418),
        .O(\a_assign_2_reg_15088[0]_i_59_n_4 ));
  FDRE \a_assign_2_reg_15088_reg[0] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(\a_assign_2_reg_15088_reg[0]_i_1_n_4 ),
        .Q(a_assign_2_reg_15088),
        .R(1'b0));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_1 
       (.I0(\a_assign_2_reg_15088[0]_i_2_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_3_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_1_n_4 ),
        .S(y_2_reg_6342[6]));
  MUXF8 \a_assign_2_reg_15088_reg[0]_i_10 
       (.I0(\a_assign_2_reg_15088_reg[0]_i_24_n_4 ),
        .I1(\a_assign_2_reg_15088_reg[0]_i_25_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_10_n_4 ),
        .S(y_2_reg_6342[3]));
  MUXF8 \a_assign_2_reg_15088_reg[0]_i_11 
       (.I0(\a_assign_2_reg_15088_reg[0]_i_26_n_4 ),
        .I1(\a_assign_2_reg_15088_reg[0]_i_27_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_11_n_4 ),
        .S(y_2_reg_6342[3]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_12 
       (.I0(\a_assign_2_reg_15088[0]_i_28_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_29_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_12_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_13 
       (.I0(\a_assign_2_reg_15088[0]_i_30_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_31_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_13_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_14 
       (.I0(\a_assign_2_reg_15088[0]_i_32_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_33_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_14_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_15 
       (.I0(\a_assign_2_reg_15088[0]_i_34_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_35_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_15_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_16 
       (.I0(\a_assign_2_reg_15088[0]_i_36_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_37_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_16_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_17 
       (.I0(\a_assign_2_reg_15088[0]_i_38_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_39_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_17_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_18 
       (.I0(\a_assign_2_reg_15088[0]_i_40_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_41_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_18_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_19 
       (.I0(\a_assign_2_reg_15088[0]_i_42_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_43_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_19_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_20 
       (.I0(\a_assign_2_reg_15088[0]_i_44_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_45_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_20_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_21 
       (.I0(\a_assign_2_reg_15088[0]_i_46_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_47_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_21_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_22 
       (.I0(\a_assign_2_reg_15088[0]_i_48_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_49_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_22_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_23 
       (.I0(\a_assign_2_reg_15088[0]_i_50_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_51_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_23_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_24 
       (.I0(\a_assign_2_reg_15088[0]_i_52_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_53_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_24_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_25 
       (.I0(\a_assign_2_reg_15088[0]_i_54_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_55_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_25_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_26 
       (.I0(\a_assign_2_reg_15088[0]_i_56_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_57_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_26_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF7 \a_assign_2_reg_15088_reg[0]_i_27 
       (.I0(\a_assign_2_reg_15088[0]_i_58_n_4 ),
        .I1(\a_assign_2_reg_15088[0]_i_59_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_27_n_4 ),
        .S(y_2_reg_6342[2]));
  MUXF8 \a_assign_2_reg_15088_reg[0]_i_4 
       (.I0(\a_assign_2_reg_15088_reg[0]_i_12_n_4 ),
        .I1(\a_assign_2_reg_15088_reg[0]_i_13_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_4_n_4 ),
        .S(y_2_reg_6342[3]));
  MUXF8 \a_assign_2_reg_15088_reg[0]_i_5 
       (.I0(\a_assign_2_reg_15088_reg[0]_i_14_n_4 ),
        .I1(\a_assign_2_reg_15088_reg[0]_i_15_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_5_n_4 ),
        .S(y_2_reg_6342[3]));
  MUXF8 \a_assign_2_reg_15088_reg[0]_i_6 
       (.I0(\a_assign_2_reg_15088_reg[0]_i_16_n_4 ),
        .I1(\a_assign_2_reg_15088_reg[0]_i_17_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_6_n_4 ),
        .S(y_2_reg_6342[3]));
  MUXF8 \a_assign_2_reg_15088_reg[0]_i_7 
       (.I0(\a_assign_2_reg_15088_reg[0]_i_18_n_4 ),
        .I1(\a_assign_2_reg_15088_reg[0]_i_19_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_7_n_4 ),
        .S(y_2_reg_6342[3]));
  MUXF8 \a_assign_2_reg_15088_reg[0]_i_8 
       (.I0(\a_assign_2_reg_15088_reg[0]_i_20_n_4 ),
        .I1(\a_assign_2_reg_15088_reg[0]_i_21_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_8_n_4 ),
        .S(y_2_reg_6342[3]));
  MUXF8 \a_assign_2_reg_15088_reg[0]_i_9 
       (.I0(\a_assign_2_reg_15088_reg[0]_i_22_n_4 ),
        .I1(\a_assign_2_reg_15088_reg[0]_i_23_n_4 ),
        .O(\a_assign_2_reg_15088_reg[0]_i_9_n_4 ),
        .S(y_2_reg_6342[3]));
  FDRE \a_assign_reg_14935_reg[0] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(dout_tmp),
        .Q(a_assign_reg_14935),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln51_1_reg_14980[0]_i_1 
       (.I0(\x_1_fu_3032_reg_n_4_[0] ),
        .O(add_ln51_1_fu_9182_p2[0]));
  FDRE \add_ln51_1_reg_14980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[0]),
        .Q(add_ln51_1_reg_14980[0]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[10]),
        .Q(add_ln51_1_reg_14980[10]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[11]),
        .Q(add_ln51_1_reg_14980[11]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[12]),
        .Q(add_ln51_1_reg_14980[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_1_reg_14980_reg[12]_i_1 
       (.CI(\add_ln51_1_reg_14980_reg[8]_i_1_n_4 ),
        .CO({\add_ln51_1_reg_14980_reg[12]_i_1_n_4 ,\add_ln51_1_reg_14980_reg[12]_i_1_n_5 ,\add_ln51_1_reg_14980_reg[12]_i_1_n_6 ,\add_ln51_1_reg_14980_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_1_fu_9182_p2[12:9]),
        .S({\x_1_fu_3032_reg_n_4_[12] ,\x_1_fu_3032_reg_n_4_[11] ,\x_1_fu_3032_reg_n_4_[10] ,\x_1_fu_3032_reg_n_4_[9] }));
  FDRE \add_ln51_1_reg_14980_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[13]),
        .Q(add_ln51_1_reg_14980[13]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[14]),
        .Q(add_ln51_1_reg_14980[14]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[15]),
        .Q(add_ln51_1_reg_14980[15]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[16]),
        .Q(add_ln51_1_reg_14980[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_1_reg_14980_reg[16]_i_1 
       (.CI(\add_ln51_1_reg_14980_reg[12]_i_1_n_4 ),
        .CO({\add_ln51_1_reg_14980_reg[16]_i_1_n_4 ,\add_ln51_1_reg_14980_reg[16]_i_1_n_5 ,\add_ln51_1_reg_14980_reg[16]_i_1_n_6 ,\add_ln51_1_reg_14980_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_1_fu_9182_p2[16:13]),
        .S({\x_1_fu_3032_reg_n_4_[16] ,\x_1_fu_3032_reg_n_4_[15] ,\x_1_fu_3032_reg_n_4_[14] ,\x_1_fu_3032_reg_n_4_[13] }));
  FDRE \add_ln51_1_reg_14980_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[17]),
        .Q(add_ln51_1_reg_14980[17]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[18]),
        .Q(add_ln51_1_reg_14980[18]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[19]),
        .Q(add_ln51_1_reg_14980[19]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[1]),
        .Q(add_ln51_1_reg_14980[1]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[20]),
        .Q(add_ln51_1_reg_14980[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_1_reg_14980_reg[20]_i_1 
       (.CI(\add_ln51_1_reg_14980_reg[16]_i_1_n_4 ),
        .CO({\add_ln51_1_reg_14980_reg[20]_i_1_n_4 ,\add_ln51_1_reg_14980_reg[20]_i_1_n_5 ,\add_ln51_1_reg_14980_reg[20]_i_1_n_6 ,\add_ln51_1_reg_14980_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_1_fu_9182_p2[20:17]),
        .S({\x_1_fu_3032_reg_n_4_[20] ,\x_1_fu_3032_reg_n_4_[19] ,\x_1_fu_3032_reg_n_4_[18] ,\x_1_fu_3032_reg_n_4_[17] }));
  FDRE \add_ln51_1_reg_14980_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[21]),
        .Q(add_ln51_1_reg_14980[21]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[22]),
        .Q(add_ln51_1_reg_14980[22]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[23]),
        .Q(add_ln51_1_reg_14980[23]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[24]),
        .Q(add_ln51_1_reg_14980[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_1_reg_14980_reg[24]_i_1 
       (.CI(\add_ln51_1_reg_14980_reg[20]_i_1_n_4 ),
        .CO({\add_ln51_1_reg_14980_reg[24]_i_1_n_4 ,\add_ln51_1_reg_14980_reg[24]_i_1_n_5 ,\add_ln51_1_reg_14980_reg[24]_i_1_n_6 ,\add_ln51_1_reg_14980_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_1_fu_9182_p2[24:21]),
        .S({\x_1_fu_3032_reg_n_4_[24] ,\x_1_fu_3032_reg_n_4_[23] ,\x_1_fu_3032_reg_n_4_[22] ,\x_1_fu_3032_reg_n_4_[21] }));
  FDRE \add_ln51_1_reg_14980_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[25]),
        .Q(add_ln51_1_reg_14980[25]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[26]),
        .Q(add_ln51_1_reg_14980[26]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[27]),
        .Q(add_ln51_1_reg_14980[27]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[28]),
        .Q(add_ln51_1_reg_14980[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_1_reg_14980_reg[28]_i_1 
       (.CI(\add_ln51_1_reg_14980_reg[24]_i_1_n_4 ),
        .CO({\add_ln51_1_reg_14980_reg[28]_i_1_n_4 ,\add_ln51_1_reg_14980_reg[28]_i_1_n_5 ,\add_ln51_1_reg_14980_reg[28]_i_1_n_6 ,\add_ln51_1_reg_14980_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_1_fu_9182_p2[28:25]),
        .S({\x_1_fu_3032_reg_n_4_[28] ,\x_1_fu_3032_reg_n_4_[27] ,\x_1_fu_3032_reg_n_4_[26] ,\x_1_fu_3032_reg_n_4_[25] }));
  FDRE \add_ln51_1_reg_14980_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[29]),
        .Q(add_ln51_1_reg_14980[29]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[2]),
        .Q(add_ln51_1_reg_14980[2]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[30]),
        .Q(add_ln51_1_reg_14980[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_1_reg_14980_reg[30]_i_1 
       (.CI(\add_ln51_1_reg_14980_reg[28]_i_1_n_4 ),
        .CO({\NLW_add_ln51_1_reg_14980_reg[30]_i_1_CO_UNCONNECTED [3:1],\add_ln51_1_reg_14980_reg[30]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln51_1_reg_14980_reg[30]_i_1_O_UNCONNECTED [3:2],add_ln51_1_fu_9182_p2[30:29]}),
        .S({1'b0,1'b0,\x_1_fu_3032_reg_n_4_[30] ,\x_1_fu_3032_reg_n_4_[29] }));
  FDRE \add_ln51_1_reg_14980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[3]),
        .Q(add_ln51_1_reg_14980[3]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[4]),
        .Q(add_ln51_1_reg_14980[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_1_reg_14980_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln51_1_reg_14980_reg[4]_i_1_n_4 ,\add_ln51_1_reg_14980_reg[4]_i_1_n_5 ,\add_ln51_1_reg_14980_reg[4]_i_1_n_6 ,\add_ln51_1_reg_14980_reg[4]_i_1_n_7 }),
        .CYINIT(\x_1_fu_3032_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_1_fu_9182_p2[4:1]),
        .S({lshr_ln51_1_fu_9196_p4[2:0],\x_1_fu_3032_reg_n_4_[1] }));
  FDRE \add_ln51_1_reg_14980_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[5]),
        .Q(add_ln51_1_reg_14980[5]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[6]),
        .Q(add_ln51_1_reg_14980[6]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[7]),
        .Q(add_ln51_1_reg_14980[7]),
        .R(1'b0));
  FDRE \add_ln51_1_reg_14980_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[8]),
        .Q(add_ln51_1_reg_14980[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_1_reg_14980_reg[8]_i_1 
       (.CI(\add_ln51_1_reg_14980_reg[4]_i_1_n_4 ),
        .CO({\add_ln51_1_reg_14980_reg[8]_i_1_n_4 ,\add_ln51_1_reg_14980_reg[8]_i_1_n_5 ,\add_ln51_1_reg_14980_reg[8]_i_1_n_6 ,\add_ln51_1_reg_14980_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_1_fu_9182_p2[8:5]),
        .S({\x_1_fu_3032_reg_n_4_[8] ,\x_1_fu_3032_reg_n_4_[7] ,lshr_ln51_1_fu_9196_p4[4:3]}));
  FDRE \add_ln51_1_reg_14980_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln51_1_fu_9182_p2[9]),
        .Q(add_ln51_1_reg_14980[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln51_2_reg_15065[0]_i_1 
       (.I0(x_2_fu_3036[0]),
        .O(add_ln51_2_fu_10361_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_2_reg_15065[1]_i_1 
       (.I0(x_2_fu_3036[0]),
        .I1(x_2_fu_3036[1]),
        .O(add_ln51_2_fu_10361_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln51_2_reg_15065[2]_i_1 
       (.I0(x_2_fu_3036[0]),
        .I1(x_2_fu_3036[1]),
        .I2(x_2_fu_3036[2]),
        .O(add_ln51_2_fu_10361_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln51_2_reg_15065[3]_i_1 
       (.I0(x_2_fu_3036[1]),
        .I1(x_2_fu_3036[0]),
        .I2(x_2_fu_3036[2]),
        .I3(x_2_fu_3036[3]),
        .O(add_ln51_2_fu_10361_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln51_2_reg_15065[4]_i_1 
       (.I0(x_2_fu_3036[2]),
        .I1(x_2_fu_3036[0]),
        .I2(x_2_fu_3036[1]),
        .I3(x_2_fu_3036[3]),
        .I4(x_2_fu_3036[4]),
        .O(add_ln51_2_fu_10361_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln51_2_reg_15065[5]_i_1 
       (.I0(x_2_fu_3036[3]),
        .I1(x_2_fu_3036[1]),
        .I2(x_2_fu_3036[0]),
        .I3(x_2_fu_3036[2]),
        .I4(x_2_fu_3036[4]),
        .I5(x_2_fu_3036[5]),
        .O(add_ln51_2_fu_10361_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_2_reg_15065[6]_i_1 
       (.I0(\add_ln51_2_reg_15065[7]_i_2_n_4 ),
        .I1(x_2_fu_3036[6]),
        .O(add_ln51_2_fu_10361_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln51_2_reg_15065[7]_i_1 
       (.I0(\add_ln51_2_reg_15065[7]_i_2_n_4 ),
        .I1(x_2_fu_3036[6]),
        .I2(x_2_fu_3036[7]),
        .O(add_ln51_2_fu_10361_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln51_2_reg_15065[7]_i_2 
       (.I0(x_2_fu_3036[5]),
        .I1(x_2_fu_3036[3]),
        .I2(x_2_fu_3036[1]),
        .I3(x_2_fu_3036[0]),
        .I4(x_2_fu_3036[2]),
        .I5(x_2_fu_3036[4]),
        .O(\add_ln51_2_reg_15065[7]_i_2_n_4 ));
  FDRE \add_ln51_2_reg_15065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln51_2_fu_10361_p2[0]),
        .Q(add_ln51_2_reg_15065[0]),
        .R(1'b0));
  FDRE \add_ln51_2_reg_15065_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln51_2_fu_10361_p2[1]),
        .Q(add_ln51_2_reg_15065[1]),
        .R(1'b0));
  FDRE \add_ln51_2_reg_15065_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln51_2_fu_10361_p2[2]),
        .Q(add_ln51_2_reg_15065[2]),
        .R(1'b0));
  FDRE \add_ln51_2_reg_15065_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln51_2_fu_10361_p2[3]),
        .Q(add_ln51_2_reg_15065[3]),
        .R(1'b0));
  FDRE \add_ln51_2_reg_15065_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln51_2_fu_10361_p2[4]),
        .Q(add_ln51_2_reg_15065[4]),
        .R(1'b0));
  FDRE \add_ln51_2_reg_15065_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln51_2_fu_10361_p2[5]),
        .Q(add_ln51_2_reg_15065[5]),
        .R(1'b0));
  FDRE \add_ln51_2_reg_15065_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln51_2_fu_10361_p2[6]),
        .Q(add_ln51_2_reg_15065[6]),
        .R(1'b0));
  FDRE \add_ln51_2_reg_15065_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln51_2_fu_10361_p2[7]),
        .Q(add_ln51_2_reg_15065[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln51_reg_14907[0]_i_1 
       (.I0(\x_fu_3028_reg_n_4_[0] ),
        .O(add_ln51_fu_7755_p2[0]));
  FDRE \add_ln51_reg_14907_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[0]),
        .Q(add_ln51_reg_14907[0]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[10]),
        .Q(add_ln51_reg_14907[10]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[11]),
        .Q(add_ln51_reg_14907[11]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[12]),
        .Q(add_ln51_reg_14907[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_reg_14907_reg[12]_i_1 
       (.CI(\add_ln51_reg_14907_reg[8]_i_1_n_4 ),
        .CO({\add_ln51_reg_14907_reg[12]_i_1_n_4 ,\add_ln51_reg_14907_reg[12]_i_1_n_5 ,\add_ln51_reg_14907_reg[12]_i_1_n_6 ,\add_ln51_reg_14907_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_fu_7755_p2[12:9]),
        .S({\x_fu_3028_reg_n_4_[12] ,\x_fu_3028_reg_n_4_[11] ,\x_fu_3028_reg_n_4_[10] ,\x_fu_3028_reg_n_4_[9] }));
  FDRE \add_ln51_reg_14907_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[13]),
        .Q(add_ln51_reg_14907[13]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[14]),
        .Q(add_ln51_reg_14907[14]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[15]),
        .Q(add_ln51_reg_14907[15]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[16]),
        .Q(add_ln51_reg_14907[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_reg_14907_reg[16]_i_1 
       (.CI(\add_ln51_reg_14907_reg[12]_i_1_n_4 ),
        .CO({\add_ln51_reg_14907_reg[16]_i_1_n_4 ,\add_ln51_reg_14907_reg[16]_i_1_n_5 ,\add_ln51_reg_14907_reg[16]_i_1_n_6 ,\add_ln51_reg_14907_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_fu_7755_p2[16:13]),
        .S({\x_fu_3028_reg_n_4_[16] ,\x_fu_3028_reg_n_4_[15] ,\x_fu_3028_reg_n_4_[14] ,\x_fu_3028_reg_n_4_[13] }));
  FDRE \add_ln51_reg_14907_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[17]),
        .Q(add_ln51_reg_14907[17]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[18]),
        .Q(add_ln51_reg_14907[18]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[19]),
        .Q(add_ln51_reg_14907[19]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[1]),
        .Q(add_ln51_reg_14907[1]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[20]),
        .Q(add_ln51_reg_14907[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_reg_14907_reg[20]_i_1 
       (.CI(\add_ln51_reg_14907_reg[16]_i_1_n_4 ),
        .CO({\add_ln51_reg_14907_reg[20]_i_1_n_4 ,\add_ln51_reg_14907_reg[20]_i_1_n_5 ,\add_ln51_reg_14907_reg[20]_i_1_n_6 ,\add_ln51_reg_14907_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_fu_7755_p2[20:17]),
        .S({\x_fu_3028_reg_n_4_[20] ,\x_fu_3028_reg_n_4_[19] ,\x_fu_3028_reg_n_4_[18] ,\x_fu_3028_reg_n_4_[17] }));
  FDRE \add_ln51_reg_14907_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[21]),
        .Q(add_ln51_reg_14907[21]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[22]),
        .Q(add_ln51_reg_14907[22]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[23]),
        .Q(add_ln51_reg_14907[23]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[24]),
        .Q(add_ln51_reg_14907[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_reg_14907_reg[24]_i_1 
       (.CI(\add_ln51_reg_14907_reg[20]_i_1_n_4 ),
        .CO({\add_ln51_reg_14907_reg[24]_i_1_n_4 ,\add_ln51_reg_14907_reg[24]_i_1_n_5 ,\add_ln51_reg_14907_reg[24]_i_1_n_6 ,\add_ln51_reg_14907_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_fu_7755_p2[24:21]),
        .S({\x_fu_3028_reg_n_4_[24] ,\x_fu_3028_reg_n_4_[23] ,\x_fu_3028_reg_n_4_[22] ,\x_fu_3028_reg_n_4_[21] }));
  FDRE \add_ln51_reg_14907_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[25]),
        .Q(add_ln51_reg_14907[25]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[26]),
        .Q(add_ln51_reg_14907[26]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[27]),
        .Q(add_ln51_reg_14907[27]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[28]),
        .Q(add_ln51_reg_14907[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_reg_14907_reg[28]_i_1 
       (.CI(\add_ln51_reg_14907_reg[24]_i_1_n_4 ),
        .CO({\add_ln51_reg_14907_reg[28]_i_1_n_4 ,\add_ln51_reg_14907_reg[28]_i_1_n_5 ,\add_ln51_reg_14907_reg[28]_i_1_n_6 ,\add_ln51_reg_14907_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_fu_7755_p2[28:25]),
        .S({\x_fu_3028_reg_n_4_[28] ,\x_fu_3028_reg_n_4_[27] ,\x_fu_3028_reg_n_4_[26] ,\x_fu_3028_reg_n_4_[25] }));
  FDRE \add_ln51_reg_14907_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[29]),
        .Q(add_ln51_reg_14907[29]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[2]),
        .Q(add_ln51_reg_14907[2]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[30]),
        .Q(add_ln51_reg_14907[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_reg_14907_reg[30]_i_1 
       (.CI(\add_ln51_reg_14907_reg[28]_i_1_n_4 ),
        .CO({\NLW_add_ln51_reg_14907_reg[30]_i_1_CO_UNCONNECTED [3:1],\add_ln51_reg_14907_reg[30]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln51_reg_14907_reg[30]_i_1_O_UNCONNECTED [3:2],add_ln51_fu_7755_p2[30:29]}),
        .S({1'b0,1'b0,\x_fu_3028_reg_n_4_[30] ,\x_fu_3028_reg_n_4_[29] }));
  FDRE \add_ln51_reg_14907_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[3]),
        .Q(add_ln51_reg_14907[3]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[4]),
        .Q(add_ln51_reg_14907[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_reg_14907_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln51_reg_14907_reg[4]_i_1_n_4 ,\add_ln51_reg_14907_reg[4]_i_1_n_5 ,\add_ln51_reg_14907_reg[4]_i_1_n_6 ,\add_ln51_reg_14907_reg[4]_i_1_n_7 }),
        .CYINIT(\x_fu_3028_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_fu_7755_p2[4:1]),
        .S(lshr_ln_fu_7769_p4[3:0]));
  FDRE \add_ln51_reg_14907_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[5]),
        .Q(add_ln51_reg_14907[5]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[6]),
        .Q(add_ln51_reg_14907[6]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[7]),
        .Q(add_ln51_reg_14907[7]),
        .R(1'b0));
  FDRE \add_ln51_reg_14907_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[8]),
        .Q(add_ln51_reg_14907[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_reg_14907_reg[8]_i_1 
       (.CI(\add_ln51_reg_14907_reg[4]_i_1_n_4 ),
        .CO({\add_ln51_reg_14907_reg[8]_i_1_n_4 ,\add_ln51_reg_14907_reg[8]_i_1_n_5 ,\add_ln51_reg_14907_reg[8]_i_1_n_6 ,\add_ln51_reg_14907_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln51_fu_7755_p2[8:5]),
        .S({\x_fu_3028_reg_n_4_[8] ,\x_fu_3028_reg_n_4_[7] ,lshr_ln_fu_7769_p4[5:4]}));
  FDRE \add_ln51_reg_14907_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln51_fu_7755_p2[9]),
        .Q(add_ln51_reg_14907[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln55_1_reg_15005[0]_i_1 
       (.I0(y_1_reg_4772[0]),
        .O(add_ln55_1_fu_9219_p2[0]));
  FDRE \add_ln55_1_reg_15005_reg[0] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[0]),
        .Q(add_ln55_1_reg_15005[0]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[10] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[10]),
        .Q(add_ln55_1_reg_15005[10]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[11] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[11]),
        .Q(add_ln55_1_reg_15005[11]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[12] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[12]),
        .Q(add_ln55_1_reg_15005[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_1_reg_15005_reg[12]_i_1 
       (.CI(\add_ln55_1_reg_15005_reg[8]_i_1_n_4 ),
        .CO({\add_ln55_1_reg_15005_reg[12]_i_1_n_4 ,\add_ln55_1_reg_15005_reg[12]_i_1_n_5 ,\add_ln55_1_reg_15005_reg[12]_i_1_n_6 ,\add_ln55_1_reg_15005_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_1_fu_9219_p2[12:9]),
        .S(y_1_reg_4772[12:9]));
  FDRE \add_ln55_1_reg_15005_reg[13] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[13]),
        .Q(add_ln55_1_reg_15005[13]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[14] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[14]),
        .Q(add_ln55_1_reg_15005[14]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[15] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[15]),
        .Q(add_ln55_1_reg_15005[15]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[16] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[16]),
        .Q(add_ln55_1_reg_15005[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_1_reg_15005_reg[16]_i_1 
       (.CI(\add_ln55_1_reg_15005_reg[12]_i_1_n_4 ),
        .CO({\add_ln55_1_reg_15005_reg[16]_i_1_n_4 ,\add_ln55_1_reg_15005_reg[16]_i_1_n_5 ,\add_ln55_1_reg_15005_reg[16]_i_1_n_6 ,\add_ln55_1_reg_15005_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_1_fu_9219_p2[16:13]),
        .S(y_1_reg_4772[16:13]));
  FDRE \add_ln55_1_reg_15005_reg[17] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[17]),
        .Q(add_ln55_1_reg_15005[17]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[18] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[18]),
        .Q(add_ln55_1_reg_15005[18]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[19] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[19]),
        .Q(add_ln55_1_reg_15005[19]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[1] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[1]),
        .Q(add_ln55_1_reg_15005[1]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[20] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[20]),
        .Q(add_ln55_1_reg_15005[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_1_reg_15005_reg[20]_i_1 
       (.CI(\add_ln55_1_reg_15005_reg[16]_i_1_n_4 ),
        .CO({\add_ln55_1_reg_15005_reg[20]_i_1_n_4 ,\add_ln55_1_reg_15005_reg[20]_i_1_n_5 ,\add_ln55_1_reg_15005_reg[20]_i_1_n_6 ,\add_ln55_1_reg_15005_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_1_fu_9219_p2[20:17]),
        .S(y_1_reg_4772[20:17]));
  FDRE \add_ln55_1_reg_15005_reg[21] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[21]),
        .Q(add_ln55_1_reg_15005[21]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[22] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[22]),
        .Q(add_ln55_1_reg_15005[22]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[23] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[23]),
        .Q(add_ln55_1_reg_15005[23]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[24] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[24]),
        .Q(add_ln55_1_reg_15005[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_1_reg_15005_reg[24]_i_1 
       (.CI(\add_ln55_1_reg_15005_reg[20]_i_1_n_4 ),
        .CO({\add_ln55_1_reg_15005_reg[24]_i_1_n_4 ,\add_ln55_1_reg_15005_reg[24]_i_1_n_5 ,\add_ln55_1_reg_15005_reg[24]_i_1_n_6 ,\add_ln55_1_reg_15005_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_1_fu_9219_p2[24:21]),
        .S(y_1_reg_4772[24:21]));
  FDRE \add_ln55_1_reg_15005_reg[25] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[25]),
        .Q(add_ln55_1_reg_15005[25]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[26] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[26]),
        .Q(add_ln55_1_reg_15005[26]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[27] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[27]),
        .Q(add_ln55_1_reg_15005[27]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[28] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[28]),
        .Q(add_ln55_1_reg_15005[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_1_reg_15005_reg[28]_i_1 
       (.CI(\add_ln55_1_reg_15005_reg[24]_i_1_n_4 ),
        .CO({\add_ln55_1_reg_15005_reg[28]_i_1_n_4 ,\add_ln55_1_reg_15005_reg[28]_i_1_n_5 ,\add_ln55_1_reg_15005_reg[28]_i_1_n_6 ,\add_ln55_1_reg_15005_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_1_fu_9219_p2[28:25]),
        .S(y_1_reg_4772[28:25]));
  FDRE \add_ln55_1_reg_15005_reg[29] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[29]),
        .Q(add_ln55_1_reg_15005[29]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[2] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[2]),
        .Q(add_ln55_1_reg_15005[2]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[30] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[30]),
        .Q(add_ln55_1_reg_15005[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_1_reg_15005_reg[30]_i_1 
       (.CI(\add_ln55_1_reg_15005_reg[28]_i_1_n_4 ),
        .CO({\NLW_add_ln55_1_reg_15005_reg[30]_i_1_CO_UNCONNECTED [3:1],\add_ln55_1_reg_15005_reg[30]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln55_1_reg_15005_reg[30]_i_1_O_UNCONNECTED [3:2],add_ln55_1_fu_9219_p2[30:29]}),
        .S({1'b0,1'b0,y_1_reg_4772[30:29]}));
  FDRE \add_ln55_1_reg_15005_reg[3] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[3]),
        .Q(add_ln55_1_reg_15005[3]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[4] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[4]),
        .Q(add_ln55_1_reg_15005[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_1_reg_15005_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_1_reg_15005_reg[4]_i_1_n_4 ,\add_ln55_1_reg_15005_reg[4]_i_1_n_5 ,\add_ln55_1_reg_15005_reg[4]_i_1_n_6 ,\add_ln55_1_reg_15005_reg[4]_i_1_n_7 }),
        .CYINIT(y_1_reg_4772[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_1_fu_9219_p2[4:1]),
        .S(y_1_reg_4772[4:1]));
  FDRE \add_ln55_1_reg_15005_reg[5] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[5]),
        .Q(add_ln55_1_reg_15005[5]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[6] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[6]),
        .Q(add_ln55_1_reg_15005[6]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[7] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[7]),
        .Q(add_ln55_1_reg_15005[7]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_15005_reg[8] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[8]),
        .Q(add_ln55_1_reg_15005[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_1_reg_15005_reg[8]_i_1 
       (.CI(\add_ln55_1_reg_15005_reg[4]_i_1_n_4 ),
        .CO({\add_ln55_1_reg_15005_reg[8]_i_1_n_4 ,\add_ln55_1_reg_15005_reg[8]_i_1_n_5 ,\add_ln55_1_reg_15005_reg[8]_i_1_n_6 ,\add_ln55_1_reg_15005_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_1_fu_9219_p2[8:5]),
        .S(y_1_reg_4772[8:5]));
  FDRE \add_ln55_1_reg_15005_reg[9] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln55_1_fu_9219_p2[9]),
        .Q(add_ln55_1_reg_15005[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln55_2_reg_15083[0]_i_1 
       (.I0(y_2_reg_6342[0]),
        .O(add_ln55_2_fu_10384_p2[0]));
  FDRE \add_ln55_2_reg_15083_reg[0] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[0]),
        .Q(add_ln55_2_reg_15083[0]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[10] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[10]),
        .Q(add_ln55_2_reg_15083[10]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[11] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[11]),
        .Q(add_ln55_2_reg_15083[11]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[12] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[12]),
        .Q(add_ln55_2_reg_15083[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_15083_reg[12]_i_1 
       (.CI(\add_ln55_2_reg_15083_reg[8]_i_1_n_4 ),
        .CO({\add_ln55_2_reg_15083_reg[12]_i_1_n_4 ,\add_ln55_2_reg_15083_reg[12]_i_1_n_5 ,\add_ln55_2_reg_15083_reg[12]_i_1_n_6 ,\add_ln55_2_reg_15083_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_10384_p2[12:9]),
        .S(y_2_reg_6342[12:9]));
  FDRE \add_ln55_2_reg_15083_reg[13] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[13]),
        .Q(add_ln55_2_reg_15083[13]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[14] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[14]),
        .Q(add_ln55_2_reg_15083[14]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[15] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[15]),
        .Q(add_ln55_2_reg_15083[15]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[16] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[16]),
        .Q(add_ln55_2_reg_15083[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_15083_reg[16]_i_1 
       (.CI(\add_ln55_2_reg_15083_reg[12]_i_1_n_4 ),
        .CO({\add_ln55_2_reg_15083_reg[16]_i_1_n_4 ,\add_ln55_2_reg_15083_reg[16]_i_1_n_5 ,\add_ln55_2_reg_15083_reg[16]_i_1_n_6 ,\add_ln55_2_reg_15083_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_10384_p2[16:13]),
        .S(y_2_reg_6342[16:13]));
  FDRE \add_ln55_2_reg_15083_reg[17] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[17]),
        .Q(add_ln55_2_reg_15083[17]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[18] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[18]),
        .Q(add_ln55_2_reg_15083[18]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[19] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[19]),
        .Q(add_ln55_2_reg_15083[19]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[1] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[1]),
        .Q(add_ln55_2_reg_15083[1]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[20] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[20]),
        .Q(add_ln55_2_reg_15083[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_15083_reg[20]_i_1 
       (.CI(\add_ln55_2_reg_15083_reg[16]_i_1_n_4 ),
        .CO({\add_ln55_2_reg_15083_reg[20]_i_1_n_4 ,\add_ln55_2_reg_15083_reg[20]_i_1_n_5 ,\add_ln55_2_reg_15083_reg[20]_i_1_n_6 ,\add_ln55_2_reg_15083_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_10384_p2[20:17]),
        .S(y_2_reg_6342[20:17]));
  FDRE \add_ln55_2_reg_15083_reg[21] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[21]),
        .Q(add_ln55_2_reg_15083[21]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[22] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[22]),
        .Q(add_ln55_2_reg_15083[22]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[23] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[23]),
        .Q(add_ln55_2_reg_15083[23]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[24] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[24]),
        .Q(add_ln55_2_reg_15083[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_15083_reg[24]_i_1 
       (.CI(\add_ln55_2_reg_15083_reg[20]_i_1_n_4 ),
        .CO({\add_ln55_2_reg_15083_reg[24]_i_1_n_4 ,\add_ln55_2_reg_15083_reg[24]_i_1_n_5 ,\add_ln55_2_reg_15083_reg[24]_i_1_n_6 ,\add_ln55_2_reg_15083_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_10384_p2[24:21]),
        .S(y_2_reg_6342[24:21]));
  FDRE \add_ln55_2_reg_15083_reg[25] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[25]),
        .Q(add_ln55_2_reg_15083[25]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[26] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[26]),
        .Q(add_ln55_2_reg_15083[26]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[27] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[27]),
        .Q(add_ln55_2_reg_15083[27]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[28] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[28]),
        .Q(add_ln55_2_reg_15083[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_15083_reg[28]_i_1 
       (.CI(\add_ln55_2_reg_15083_reg[24]_i_1_n_4 ),
        .CO({\add_ln55_2_reg_15083_reg[28]_i_1_n_4 ,\add_ln55_2_reg_15083_reg[28]_i_1_n_5 ,\add_ln55_2_reg_15083_reg[28]_i_1_n_6 ,\add_ln55_2_reg_15083_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_10384_p2[28:25]),
        .S(y_2_reg_6342[28:25]));
  FDRE \add_ln55_2_reg_15083_reg[29] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[29]),
        .Q(add_ln55_2_reg_15083[29]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[2] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[2]),
        .Q(add_ln55_2_reg_15083[2]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[30] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[30]),
        .Q(add_ln55_2_reg_15083[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_15083_reg[30]_i_1 
       (.CI(\add_ln55_2_reg_15083_reg[28]_i_1_n_4 ),
        .CO({\NLW_add_ln55_2_reg_15083_reg[30]_i_1_CO_UNCONNECTED [3:1],\add_ln55_2_reg_15083_reg[30]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln55_2_reg_15083_reg[30]_i_1_O_UNCONNECTED [3:2],add_ln55_2_fu_10384_p2[30:29]}),
        .S({1'b0,1'b0,y_2_reg_6342[30:29]}));
  FDRE \add_ln55_2_reg_15083_reg[3] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[3]),
        .Q(add_ln55_2_reg_15083[3]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[4] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[4]),
        .Q(add_ln55_2_reg_15083[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_15083_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_2_reg_15083_reg[4]_i_1_n_4 ,\add_ln55_2_reg_15083_reg[4]_i_1_n_5 ,\add_ln55_2_reg_15083_reg[4]_i_1_n_6 ,\add_ln55_2_reg_15083_reg[4]_i_1_n_7 }),
        .CYINIT(y_2_reg_6342[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_10384_p2[4:1]),
        .S(y_2_reg_6342[4:1]));
  FDRE \add_ln55_2_reg_15083_reg[5] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[5]),
        .Q(add_ln55_2_reg_15083[5]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[6] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[6]),
        .Q(add_ln55_2_reg_15083[6]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[7] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[7]),
        .Q(add_ln55_2_reg_15083[7]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_15083_reg[8] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[8]),
        .Q(add_ln55_2_reg_15083[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_15083_reg[8]_i_1 
       (.CI(\add_ln55_2_reg_15083_reg[4]_i_1_n_4 ),
        .CO({\add_ln55_2_reg_15083_reg[8]_i_1_n_4 ,\add_ln55_2_reg_15083_reg[8]_i_1_n_5 ,\add_ln55_2_reg_15083_reg[8]_i_1_n_6 ,\add_ln55_2_reg_15083_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_10384_p2[8:5]),
        .S(y_2_reg_6342[8:5]));
  FDRE \add_ln55_2_reg_15083_reg[9] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln55_2_fu_10384_p2[9]),
        .Q(add_ln55_2_reg_15083[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln55_reg_14930[0]_i_1 
       (.I0(y_reg_3202[0]),
        .O(add_ln55_fu_7792_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_reg_14930[1]_i_1 
       (.I0(y_reg_3202[0]),
        .I1(y_reg_3202[1]),
        .O(add_ln55_fu_7792_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln55_reg_14930[2]_i_1 
       (.I0(y_reg_3202[0]),
        .I1(y_reg_3202[1]),
        .I2(y_reg_3202[2]),
        .O(add_ln55_fu_7792_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln55_reg_14930[3]_i_1 
       (.I0(y_reg_3202[1]),
        .I1(y_reg_3202[0]),
        .I2(y_reg_3202[2]),
        .I3(y_reg_3202[3]),
        .O(add_ln55_fu_7792_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln55_reg_14930[4]_i_1 
       (.I0(y_reg_3202[2]),
        .I1(y_reg_3202[0]),
        .I2(y_reg_3202[1]),
        .I3(y_reg_3202[3]),
        .I4(y_reg_3202[4]),
        .O(add_ln55_fu_7792_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln55_reg_14930[5]_i_1 
       (.I0(y_reg_3202[3]),
        .I1(y_reg_3202[1]),
        .I2(y_reg_3202[0]),
        .I3(y_reg_3202[2]),
        .I4(y_reg_3202[4]),
        .I5(y_reg_3202[5]),
        .O(add_ln55_fu_7792_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_reg_14930[6]_i_1 
       (.I0(\add_ln55_reg_14930[8]_i_2_n_4 ),
        .I1(y_reg_3202[6]),
        .O(add_ln55_fu_7792_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln55_reg_14930[7]_i_1 
       (.I0(\add_ln55_reg_14930[8]_i_2_n_4 ),
        .I1(y_reg_3202[6]),
        .I2(y_reg_3202[7]),
        .O(add_ln55_fu_7792_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln55_reg_14930[8]_i_1 
       (.I0(y_reg_3202[6]),
        .I1(\add_ln55_reg_14930[8]_i_2_n_4 ),
        .I2(y_reg_3202[7]),
        .I3(y_reg_3202[8]),
        .O(add_ln55_fu_7792_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln55_reg_14930[8]_i_2 
       (.I0(y_reg_3202[5]),
        .I1(y_reg_3202[3]),
        .I2(y_reg_3202[1]),
        .I3(y_reg_3202[0]),
        .I4(y_reg_3202[2]),
        .I5(y_reg_3202[4]),
        .O(\add_ln55_reg_14930[8]_i_2_n_4 ));
  FDRE \add_ln55_reg_14930_reg[0] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln55_fu_7792_p2[0]),
        .Q(add_ln55_reg_14930[0]),
        .R(1'b0));
  FDRE \add_ln55_reg_14930_reg[1] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln55_fu_7792_p2[1]),
        .Q(add_ln55_reg_14930[1]),
        .R(1'b0));
  FDRE \add_ln55_reg_14930_reg[2] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln55_fu_7792_p2[2]),
        .Q(add_ln55_reg_14930[2]),
        .R(1'b0));
  FDRE \add_ln55_reg_14930_reg[3] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln55_fu_7792_p2[3]),
        .Q(add_ln55_reg_14930[3]),
        .R(1'b0));
  FDRE \add_ln55_reg_14930_reg[4] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln55_fu_7792_p2[4]),
        .Q(add_ln55_reg_14930[4]),
        .R(1'b0));
  FDRE \add_ln55_reg_14930_reg[5] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln55_fu_7792_p2[5]),
        .Q(add_ln55_reg_14930[5]),
        .R(1'b0));
  FDRE \add_ln55_reg_14930_reg[6] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln55_fu_7792_p2[6]),
        .Q(add_ln55_reg_14930[6]),
        .R(1'b0));
  FDRE \add_ln55_reg_14930_reg[7] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln55_fu_7792_p2[7]),
        .Q(add_ln55_reg_14930[7]),
        .R(1'b0));
  FDRE \add_ln55_reg_14930_reg[8] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln55_fu_7792_p2[8]),
        .Q(add_ln55_reg_14930[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[11]_i_2 
       (.I0(phi_mul3_reg_6365[11]),
        .I1(trunc_ln51_2_reg_15052[11]),
        .O(\add_ln58_10_reg_15093[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[11]_i_3 
       (.I0(phi_mul3_reg_6365[10]),
        .I1(trunc_ln51_2_reg_15052[10]),
        .O(\add_ln58_10_reg_15093[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[11]_i_4 
       (.I0(phi_mul3_reg_6365[9]),
        .I1(trunc_ln51_2_reg_15052[9]),
        .O(\add_ln58_10_reg_15093[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[11]_i_5 
       (.I0(phi_mul3_reg_6365[8]),
        .I1(trunc_ln51_2_reg_15052[8]),
        .O(\add_ln58_10_reg_15093[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[15]_i_2 
       (.I0(phi_mul3_reg_6365[15]),
        .I1(trunc_ln51_2_reg_15052[15]),
        .O(\add_ln58_10_reg_15093[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[15]_i_3 
       (.I0(phi_mul3_reg_6365[14]),
        .I1(trunc_ln51_2_reg_15052[14]),
        .O(\add_ln58_10_reg_15093[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[15]_i_4 
       (.I0(phi_mul3_reg_6365[13]),
        .I1(trunc_ln51_2_reg_15052[13]),
        .O(\add_ln58_10_reg_15093[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[15]_i_5 
       (.I0(phi_mul3_reg_6365[12]),
        .I1(trunc_ln51_2_reg_15052[12]),
        .O(\add_ln58_10_reg_15093[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[19]_i_2 
       (.I0(phi_mul3_reg_6365[19]),
        .I1(trunc_ln51_2_reg_15052[19]),
        .O(\add_ln58_10_reg_15093[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[19]_i_3 
       (.I0(phi_mul3_reg_6365[18]),
        .I1(trunc_ln51_2_reg_15052[18]),
        .O(\add_ln58_10_reg_15093[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[19]_i_4 
       (.I0(phi_mul3_reg_6365[17]),
        .I1(trunc_ln51_2_reg_15052[17]),
        .O(\add_ln58_10_reg_15093[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[19]_i_5 
       (.I0(phi_mul3_reg_6365[16]),
        .I1(trunc_ln51_2_reg_15052[16]),
        .O(\add_ln58_10_reg_15093[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[23]_i_2 
       (.I0(phi_mul3_reg_6365[23]),
        .I1(trunc_ln51_2_reg_15052[23]),
        .O(\add_ln58_10_reg_15093[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[23]_i_3 
       (.I0(phi_mul3_reg_6365[22]),
        .I1(trunc_ln51_2_reg_15052[22]),
        .O(\add_ln58_10_reg_15093[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[23]_i_4 
       (.I0(phi_mul3_reg_6365[21]),
        .I1(trunc_ln51_2_reg_15052[21]),
        .O(\add_ln58_10_reg_15093[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[23]_i_5 
       (.I0(phi_mul3_reg_6365[20]),
        .I1(trunc_ln51_2_reg_15052[20]),
        .O(\add_ln58_10_reg_15093[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[27]_i_2 
       (.I0(phi_mul3_reg_6365[27]),
        .I1(trunc_ln51_2_reg_15052[27]),
        .O(\add_ln58_10_reg_15093[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[27]_i_3 
       (.I0(phi_mul3_reg_6365[26]),
        .I1(trunc_ln51_2_reg_15052[26]),
        .O(\add_ln58_10_reg_15093[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[27]_i_4 
       (.I0(phi_mul3_reg_6365[25]),
        .I1(trunc_ln51_2_reg_15052[25]),
        .O(\add_ln58_10_reg_15093[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[27]_i_5 
       (.I0(phi_mul3_reg_6365[24]),
        .I1(trunc_ln51_2_reg_15052[24]),
        .O(\add_ln58_10_reg_15093[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[31]_i_2 
       (.I0(phi_mul3_reg_6365[31]),
        .I1(zext_ln51_5_reg_15047_reg),
        .O(\add_ln58_10_reg_15093[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[31]_i_3 
       (.I0(phi_mul3_reg_6365[30]),
        .I1(trunc_ln51_2_reg_15052[30]),
        .O(\add_ln58_10_reg_15093[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[31]_i_4 
       (.I0(phi_mul3_reg_6365[29]),
        .I1(trunc_ln51_2_reg_15052[29]),
        .O(\add_ln58_10_reg_15093[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[31]_i_5 
       (.I0(phi_mul3_reg_6365[28]),
        .I1(trunc_ln51_2_reg_15052[28]),
        .O(\add_ln58_10_reg_15093[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[3]_i_2 
       (.I0(phi_mul3_reg_6365[3]),
        .I1(trunc_ln51_2_reg_15052[3]),
        .O(\add_ln58_10_reg_15093[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[3]_i_3 
       (.I0(phi_mul3_reg_6365[2]),
        .I1(trunc_ln51_2_reg_15052[2]),
        .O(\add_ln58_10_reg_15093[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[3]_i_4 
       (.I0(phi_mul3_reg_6365[1]),
        .I1(trunc_ln51_2_reg_15052[1]),
        .O(\add_ln58_10_reg_15093[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[3]_i_5 
       (.I0(phi_mul3_reg_6365[0]),
        .I1(trunc_ln51_2_reg_15052[0]),
        .O(\add_ln58_10_reg_15093[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[7]_i_2 
       (.I0(phi_mul3_reg_6365[7]),
        .I1(trunc_ln51_2_reg_15052[7]),
        .O(\add_ln58_10_reg_15093[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[7]_i_3 
       (.I0(phi_mul3_reg_6365[6]),
        .I1(trunc_ln51_2_reg_15052[6]),
        .O(\add_ln58_10_reg_15093[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[7]_i_4 
       (.I0(phi_mul3_reg_6365[5]),
        .I1(trunc_ln51_2_reg_15052[5]),
        .O(\add_ln58_10_reg_15093[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_10_reg_15093[7]_i_5 
       (.I0(phi_mul3_reg_6365[4]),
        .I1(trunc_ln51_2_reg_15052[4]),
        .O(\add_ln58_10_reg_15093[7]_i_5_n_4 ));
  FDRE \add_ln58_10_reg_15093_reg[0] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[0]),
        .Q(add_ln58_10_reg_15093[0]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[10] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[10]),
        .Q(add_ln58_10_reg_15093[10]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[11] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[11]),
        .Q(add_ln58_10_reg_15093[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[11]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[7]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[11]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[11]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[11]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[11:8]),
        .O(add_ln58_10_fu_10914_p2[11:8]),
        .S({\add_ln58_10_reg_15093[11]_i_2_n_4 ,\add_ln58_10_reg_15093[11]_i_3_n_4 ,\add_ln58_10_reg_15093[11]_i_4_n_4 ,\add_ln58_10_reg_15093[11]_i_5_n_4 }));
  FDRE \add_ln58_10_reg_15093_reg[12] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[12]),
        .Q(add_ln58_10_reg_15093[12]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[13] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[13]),
        .Q(add_ln58_10_reg_15093[13]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[14] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[14]),
        .Q(add_ln58_10_reg_15093[14]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[15] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[15]),
        .Q(add_ln58_10_reg_15093[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[15]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[11]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[15]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[15]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[15]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[15:12]),
        .O(add_ln58_10_fu_10914_p2[15:12]),
        .S({\add_ln58_10_reg_15093[15]_i_2_n_4 ,\add_ln58_10_reg_15093[15]_i_3_n_4 ,\add_ln58_10_reg_15093[15]_i_4_n_4 ,\add_ln58_10_reg_15093[15]_i_5_n_4 }));
  FDRE \add_ln58_10_reg_15093_reg[16] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[16]),
        .Q(add_ln58_10_reg_15093[16]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[17] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[17]),
        .Q(add_ln58_10_reg_15093[17]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[18] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[18]),
        .Q(add_ln58_10_reg_15093[18]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[19] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[19]),
        .Q(add_ln58_10_reg_15093[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[19]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[15]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[19]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[19]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[19]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[19:16]),
        .O(add_ln58_10_fu_10914_p2[19:16]),
        .S({\add_ln58_10_reg_15093[19]_i_2_n_4 ,\add_ln58_10_reg_15093[19]_i_3_n_4 ,\add_ln58_10_reg_15093[19]_i_4_n_4 ,\add_ln58_10_reg_15093[19]_i_5_n_4 }));
  FDRE \add_ln58_10_reg_15093_reg[1] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[1]),
        .Q(add_ln58_10_reg_15093[1]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[20] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[20]),
        .Q(add_ln58_10_reg_15093[20]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[21] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[21]),
        .Q(add_ln58_10_reg_15093[21]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[22] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[22]),
        .Q(add_ln58_10_reg_15093[22]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[23] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[23]),
        .Q(add_ln58_10_reg_15093[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[23]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[19]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[23]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[23]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[23]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[23:20]),
        .O(add_ln58_10_fu_10914_p2[23:20]),
        .S({\add_ln58_10_reg_15093[23]_i_2_n_4 ,\add_ln58_10_reg_15093[23]_i_3_n_4 ,\add_ln58_10_reg_15093[23]_i_4_n_4 ,\add_ln58_10_reg_15093[23]_i_5_n_4 }));
  FDRE \add_ln58_10_reg_15093_reg[24] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[24]),
        .Q(add_ln58_10_reg_15093[24]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[25] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[25]),
        .Q(add_ln58_10_reg_15093[25]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[26] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[26]),
        .Q(add_ln58_10_reg_15093[26]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[27] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[27]),
        .Q(add_ln58_10_reg_15093[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[27]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[23]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[27]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[27]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[27]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[27:24]),
        .O(add_ln58_10_fu_10914_p2[27:24]),
        .S({\add_ln58_10_reg_15093[27]_i_2_n_4 ,\add_ln58_10_reg_15093[27]_i_3_n_4 ,\add_ln58_10_reg_15093[27]_i_4_n_4 ,\add_ln58_10_reg_15093[27]_i_5_n_4 }));
  FDRE \add_ln58_10_reg_15093_reg[28] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[28]),
        .Q(add_ln58_10_reg_15093[28]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[29] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[29]),
        .Q(add_ln58_10_reg_15093[29]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[2] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[2]),
        .Q(add_ln58_10_reg_15093[2]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[30] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[30]),
        .Q(add_ln58_10_reg_15093[30]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[31] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[31]),
        .Q(add_ln58_10_reg_15093[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[31]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[27]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[31]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[31]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[31]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[31:28]),
        .O(add_ln58_10_fu_10914_p2[31:28]),
        .S({\add_ln58_10_reg_15093[31]_i_2_n_4 ,\add_ln58_10_reg_15093[31]_i_3_n_4 ,\add_ln58_10_reg_15093[31]_i_4_n_4 ,\add_ln58_10_reg_15093[31]_i_5_n_4 }));
  FDRE \add_ln58_10_reg_15093_reg[32] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[32]),
        .Q(add_ln58_10_reg_15093[32]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[33] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[33]),
        .Q(add_ln58_10_reg_15093[33]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[34] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[34]),
        .Q(add_ln58_10_reg_15093[34]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[35] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[35]),
        .Q(add_ln58_10_reg_15093[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[35]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[31]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[35]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[35]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[35]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[35]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[35:32]),
        .O(add_ln58_10_fu_10914_p2[35:32]),
        .S(phi_mul3_reg_6365[35:32]));
  FDRE \add_ln58_10_reg_15093_reg[36] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[36]),
        .Q(add_ln58_10_reg_15093[36]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[37] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[37]),
        .Q(add_ln58_10_reg_15093[37]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[38] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[38]),
        .Q(add_ln58_10_reg_15093[38]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[39] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[39]),
        .Q(add_ln58_10_reg_15093[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[39]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[35]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[39]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[39]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[39]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[39]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[39:36]),
        .O(add_ln58_10_fu_10914_p2[39:36]),
        .S(phi_mul3_reg_6365[39:36]));
  FDRE \add_ln58_10_reg_15093_reg[3] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[3]),
        .Q(add_ln58_10_reg_15093[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln58_10_reg_15093_reg[3]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[3]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[3]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[3:0]),
        .O(add_ln58_10_fu_10914_p2[3:0]),
        .S({\add_ln58_10_reg_15093[3]_i_2_n_4 ,\add_ln58_10_reg_15093[3]_i_3_n_4 ,\add_ln58_10_reg_15093[3]_i_4_n_4 ,\add_ln58_10_reg_15093[3]_i_5_n_4 }));
  FDRE \add_ln58_10_reg_15093_reg[40] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[40]),
        .Q(add_ln58_10_reg_15093[40]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[41] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[41]),
        .Q(add_ln58_10_reg_15093[41]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[42] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[42]),
        .Q(add_ln58_10_reg_15093[42]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[43] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[43]),
        .Q(add_ln58_10_reg_15093[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[43]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[39]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[43]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[43]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[43]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[43]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[43:40]),
        .O(add_ln58_10_fu_10914_p2[43:40]),
        .S(phi_mul3_reg_6365[43:40]));
  FDRE \add_ln58_10_reg_15093_reg[44] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[44]),
        .Q(add_ln58_10_reg_15093[44]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[45] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[45]),
        .Q(add_ln58_10_reg_15093[45]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[46] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[46]),
        .Q(add_ln58_10_reg_15093[46]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[47] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[47]),
        .Q(add_ln58_10_reg_15093[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[47]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[43]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[47]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[47]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[47]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[47]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[47:44]),
        .O(add_ln58_10_fu_10914_p2[47:44]),
        .S(phi_mul3_reg_6365[47:44]));
  FDRE \add_ln58_10_reg_15093_reg[48] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[48]),
        .Q(add_ln58_10_reg_15093[48]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[49] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[49]),
        .Q(add_ln58_10_reg_15093[49]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[4] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[4]),
        .Q(add_ln58_10_reg_15093[4]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[50] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[50]),
        .Q(add_ln58_10_reg_15093[50]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[51] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[51]),
        .Q(add_ln58_10_reg_15093[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[51]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[47]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[51]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[51]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[51]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[51]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[51:48]),
        .O(add_ln58_10_fu_10914_p2[51:48]),
        .S(phi_mul3_reg_6365[51:48]));
  FDRE \add_ln58_10_reg_15093_reg[52] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[52]),
        .Q(add_ln58_10_reg_15093[52]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[53] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[53]),
        .Q(add_ln58_10_reg_15093[53]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[54] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[54]),
        .Q(add_ln58_10_reg_15093[54]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[55] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[55]),
        .Q(add_ln58_10_reg_15093[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[55]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[51]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[55]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[55]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[55]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[55]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[55:52]),
        .O(add_ln58_10_fu_10914_p2[55:52]),
        .S(phi_mul3_reg_6365[55:52]));
  FDRE \add_ln58_10_reg_15093_reg[56] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[56]),
        .Q(add_ln58_10_reg_15093[56]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[57] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[57]),
        .Q(add_ln58_10_reg_15093[57]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[58] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[58]),
        .Q(add_ln58_10_reg_15093[58]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[59] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[59]),
        .Q(add_ln58_10_reg_15093[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[59]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[55]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[59]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[59]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[59]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[59]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[59:56]),
        .O(add_ln58_10_fu_10914_p2[59:56]),
        .S(phi_mul3_reg_6365[59:56]));
  FDRE \add_ln58_10_reg_15093_reg[5] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[5]),
        .Q(add_ln58_10_reg_15093[5]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[60] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[60]),
        .Q(add_ln58_10_reg_15093[60]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[61] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[61]),
        .Q(add_ln58_10_reg_15093[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[61]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[59]_i_1_n_4 ),
        .CO({\NLW_add_ln58_10_reg_15093_reg[61]_i_1_CO_UNCONNECTED [3:1],\add_ln58_10_reg_15093_reg[61]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul3_reg_6365[60]}),
        .O({\NLW_add_ln58_10_reg_15093_reg[61]_i_1_O_UNCONNECTED [3:2],add_ln58_10_fu_10914_p2[61:60]}),
        .S({1'b0,1'b0,phi_mul3_reg_6365[61:60]}));
  FDRE \add_ln58_10_reg_15093_reg[6] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[6]),
        .Q(add_ln58_10_reg_15093[6]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[7] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[7]),
        .Q(add_ln58_10_reg_15093[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_10_reg_15093_reg[7]_i_1 
       (.CI(\add_ln58_10_reg_15093_reg[3]_i_1_n_4 ),
        .CO({\add_ln58_10_reg_15093_reg[7]_i_1_n_4 ,\add_ln58_10_reg_15093_reg[7]_i_1_n_5 ,\add_ln58_10_reg_15093_reg[7]_i_1_n_6 ,\add_ln58_10_reg_15093_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[7:4]),
        .O(add_ln58_10_fu_10914_p2[7:4]),
        .S({\add_ln58_10_reg_15093[7]_i_2_n_4 ,\add_ln58_10_reg_15093[7]_i_3_n_4 ,\add_ln58_10_reg_15093[7]_i_4_n_4 ,\add_ln58_10_reg_15093[7]_i_5_n_4 }));
  FDRE \add_ln58_10_reg_15093_reg[8] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[8]),
        .Q(add_ln58_10_reg_15093[8]),
        .R(1'b0));
  FDRE \add_ln58_10_reg_15093_reg[9] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(add_ln58_10_fu_10914_p2[9]),
        .Q(add_ln58_10_reg_15093[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[11]_i_2 
       (.I0(phi_mul_reg_3225[11]),
        .I1(zext_ln58_reg_14899[11]),
        .O(\add_ln58_2_reg_14940[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[11]_i_3 
       (.I0(phi_mul_reg_3225[10]),
        .I1(zext_ln58_reg_14899[10]),
        .O(\add_ln58_2_reg_14940[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[11]_i_4 
       (.I0(phi_mul_reg_3225[9]),
        .I1(zext_ln58_reg_14899[9]),
        .O(\add_ln58_2_reg_14940[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[11]_i_5 
       (.I0(phi_mul_reg_3225[8]),
        .I1(zext_ln58_reg_14899[8]),
        .O(\add_ln58_2_reg_14940[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[15]_i_2 
       (.I0(phi_mul_reg_3225[15]),
        .I1(zext_ln58_reg_14899[15]),
        .O(\add_ln58_2_reg_14940[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[15]_i_3 
       (.I0(phi_mul_reg_3225[14]),
        .I1(zext_ln58_reg_14899[14]),
        .O(\add_ln58_2_reg_14940[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[15]_i_4 
       (.I0(phi_mul_reg_3225[13]),
        .I1(zext_ln58_reg_14899[13]),
        .O(\add_ln58_2_reg_14940[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[15]_i_5 
       (.I0(phi_mul_reg_3225[12]),
        .I1(zext_ln58_reg_14899[12]),
        .O(\add_ln58_2_reg_14940[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[19]_i_2 
       (.I0(phi_mul_reg_3225[19]),
        .I1(zext_ln58_reg_14899[19]),
        .O(\add_ln58_2_reg_14940[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[19]_i_3 
       (.I0(phi_mul_reg_3225[18]),
        .I1(zext_ln58_reg_14899[18]),
        .O(\add_ln58_2_reg_14940[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[19]_i_4 
       (.I0(phi_mul_reg_3225[17]),
        .I1(zext_ln58_reg_14899[17]),
        .O(\add_ln58_2_reg_14940[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[19]_i_5 
       (.I0(phi_mul_reg_3225[16]),
        .I1(zext_ln58_reg_14899[16]),
        .O(\add_ln58_2_reg_14940[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[23]_i_2 
       (.I0(phi_mul_reg_3225[23]),
        .I1(zext_ln58_reg_14899[23]),
        .O(\add_ln58_2_reg_14940[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[23]_i_3 
       (.I0(phi_mul_reg_3225[22]),
        .I1(zext_ln58_reg_14899[22]),
        .O(\add_ln58_2_reg_14940[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[23]_i_4 
       (.I0(phi_mul_reg_3225[21]),
        .I1(zext_ln58_reg_14899[21]),
        .O(\add_ln58_2_reg_14940[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[23]_i_5 
       (.I0(phi_mul_reg_3225[20]),
        .I1(zext_ln58_reg_14899[20]),
        .O(\add_ln58_2_reg_14940[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[27]_i_2 
       (.I0(phi_mul_reg_3225[27]),
        .I1(zext_ln58_reg_14899[27]),
        .O(\add_ln58_2_reg_14940[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[27]_i_3 
       (.I0(phi_mul_reg_3225[26]),
        .I1(zext_ln58_reg_14899[26]),
        .O(\add_ln58_2_reg_14940[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[27]_i_4 
       (.I0(phi_mul_reg_3225[25]),
        .I1(zext_ln58_reg_14899[25]),
        .O(\add_ln58_2_reg_14940[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[27]_i_5 
       (.I0(phi_mul_reg_3225[24]),
        .I1(zext_ln58_reg_14899[24]),
        .O(\add_ln58_2_reg_14940[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[31]_i_2 
       (.I0(phi_mul_reg_3225[31]),
        .I1(zext_ln58_reg_14899[31]),
        .O(\add_ln58_2_reg_14940[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[31]_i_3 
       (.I0(phi_mul_reg_3225[30]),
        .I1(zext_ln58_reg_14899[30]),
        .O(\add_ln58_2_reg_14940[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[31]_i_4 
       (.I0(phi_mul_reg_3225[29]),
        .I1(zext_ln58_reg_14899[29]),
        .O(\add_ln58_2_reg_14940[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[31]_i_5 
       (.I0(phi_mul_reg_3225[28]),
        .I1(zext_ln58_reg_14899[28]),
        .O(\add_ln58_2_reg_14940[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[3]_i_2 
       (.I0(phi_mul_reg_3225[3]),
        .I1(zext_ln58_reg_14899[3]),
        .O(\add_ln58_2_reg_14940[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[3]_i_3 
       (.I0(phi_mul_reg_3225[2]),
        .I1(zext_ln58_reg_14899[2]),
        .O(\add_ln58_2_reg_14940[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[3]_i_4 
       (.I0(phi_mul_reg_3225[1]),
        .I1(zext_ln58_reg_14899[1]),
        .O(\add_ln58_2_reg_14940[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[3]_i_5 
       (.I0(phi_mul_reg_3225[0]),
        .I1(zext_ln58_reg_14899[0]),
        .O(\add_ln58_2_reg_14940[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[7]_i_2 
       (.I0(phi_mul_reg_3225[7]),
        .I1(zext_ln58_reg_14899[7]),
        .O(\add_ln58_2_reg_14940[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[7]_i_3 
       (.I0(phi_mul_reg_3225[6]),
        .I1(zext_ln58_reg_14899[6]),
        .O(\add_ln58_2_reg_14940[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[7]_i_4 
       (.I0(phi_mul_reg_3225[5]),
        .I1(zext_ln58_reg_14899[5]),
        .O(\add_ln58_2_reg_14940[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_2_reg_14940[7]_i_5 
       (.I0(phi_mul_reg_3225[4]),
        .I1(zext_ln58_reg_14899[4]),
        .O(\add_ln58_2_reg_14940[7]_i_5_n_4 ));
  FDRE \add_ln58_2_reg_14940_reg[0] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[0]),
        .Q(add_ln58_2_reg_14940[0]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[10] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[10]),
        .Q(add_ln58_2_reg_14940[10]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[11] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[11]),
        .Q(add_ln58_2_reg_14940[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_2_reg_14940_reg[11]_i_1 
       (.CI(\add_ln58_2_reg_14940_reg[7]_i_1_n_4 ),
        .CO({\add_ln58_2_reg_14940_reg[11]_i_1_n_4 ,\add_ln58_2_reg_14940_reg[11]_i_1_n_5 ,\add_ln58_2_reg_14940_reg[11]_i_1_n_6 ,\add_ln58_2_reg_14940_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[11:8]),
        .O(add_ln58_2_fu_8578_p2[11:8]),
        .S({\add_ln58_2_reg_14940[11]_i_2_n_4 ,\add_ln58_2_reg_14940[11]_i_3_n_4 ,\add_ln58_2_reg_14940[11]_i_4_n_4 ,\add_ln58_2_reg_14940[11]_i_5_n_4 }));
  FDRE \add_ln58_2_reg_14940_reg[12] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[12]),
        .Q(add_ln58_2_reg_14940[12]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[13] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[13]),
        .Q(add_ln58_2_reg_14940[13]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[14] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[14]),
        .Q(add_ln58_2_reg_14940[14]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[15] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[15]),
        .Q(add_ln58_2_reg_14940[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_2_reg_14940_reg[15]_i_1 
       (.CI(\add_ln58_2_reg_14940_reg[11]_i_1_n_4 ),
        .CO({\add_ln58_2_reg_14940_reg[15]_i_1_n_4 ,\add_ln58_2_reg_14940_reg[15]_i_1_n_5 ,\add_ln58_2_reg_14940_reg[15]_i_1_n_6 ,\add_ln58_2_reg_14940_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[15:12]),
        .O(add_ln58_2_fu_8578_p2[15:12]),
        .S({\add_ln58_2_reg_14940[15]_i_2_n_4 ,\add_ln58_2_reg_14940[15]_i_3_n_4 ,\add_ln58_2_reg_14940[15]_i_4_n_4 ,\add_ln58_2_reg_14940[15]_i_5_n_4 }));
  FDRE \add_ln58_2_reg_14940_reg[16] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[16]),
        .Q(add_ln58_2_reg_14940[16]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[17] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[17]),
        .Q(add_ln58_2_reg_14940[17]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[18] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[18]),
        .Q(add_ln58_2_reg_14940[18]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[19] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[19]),
        .Q(add_ln58_2_reg_14940[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_2_reg_14940_reg[19]_i_1 
       (.CI(\add_ln58_2_reg_14940_reg[15]_i_1_n_4 ),
        .CO({\add_ln58_2_reg_14940_reg[19]_i_1_n_4 ,\add_ln58_2_reg_14940_reg[19]_i_1_n_5 ,\add_ln58_2_reg_14940_reg[19]_i_1_n_6 ,\add_ln58_2_reg_14940_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[19:16]),
        .O(add_ln58_2_fu_8578_p2[19:16]),
        .S({\add_ln58_2_reg_14940[19]_i_2_n_4 ,\add_ln58_2_reg_14940[19]_i_3_n_4 ,\add_ln58_2_reg_14940[19]_i_4_n_4 ,\add_ln58_2_reg_14940[19]_i_5_n_4 }));
  FDRE \add_ln58_2_reg_14940_reg[1] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[1]),
        .Q(add_ln58_2_reg_14940[1]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[20] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[20]),
        .Q(add_ln58_2_reg_14940[20]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[21] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[21]),
        .Q(add_ln58_2_reg_14940[21]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[22] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[22]),
        .Q(add_ln58_2_reg_14940[22]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[23] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[23]),
        .Q(add_ln58_2_reg_14940[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_2_reg_14940_reg[23]_i_1 
       (.CI(\add_ln58_2_reg_14940_reg[19]_i_1_n_4 ),
        .CO({\add_ln58_2_reg_14940_reg[23]_i_1_n_4 ,\add_ln58_2_reg_14940_reg[23]_i_1_n_5 ,\add_ln58_2_reg_14940_reg[23]_i_1_n_6 ,\add_ln58_2_reg_14940_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[23:20]),
        .O(add_ln58_2_fu_8578_p2[23:20]),
        .S({\add_ln58_2_reg_14940[23]_i_2_n_4 ,\add_ln58_2_reg_14940[23]_i_3_n_4 ,\add_ln58_2_reg_14940[23]_i_4_n_4 ,\add_ln58_2_reg_14940[23]_i_5_n_4 }));
  FDRE \add_ln58_2_reg_14940_reg[24] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[24]),
        .Q(add_ln58_2_reg_14940[24]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[25] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[25]),
        .Q(add_ln58_2_reg_14940[25]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[26] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[26]),
        .Q(add_ln58_2_reg_14940[26]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[27] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[27]),
        .Q(add_ln58_2_reg_14940[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_2_reg_14940_reg[27]_i_1 
       (.CI(\add_ln58_2_reg_14940_reg[23]_i_1_n_4 ),
        .CO({\add_ln58_2_reg_14940_reg[27]_i_1_n_4 ,\add_ln58_2_reg_14940_reg[27]_i_1_n_5 ,\add_ln58_2_reg_14940_reg[27]_i_1_n_6 ,\add_ln58_2_reg_14940_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[27:24]),
        .O(add_ln58_2_fu_8578_p2[27:24]),
        .S({\add_ln58_2_reg_14940[27]_i_2_n_4 ,\add_ln58_2_reg_14940[27]_i_3_n_4 ,\add_ln58_2_reg_14940[27]_i_4_n_4 ,\add_ln58_2_reg_14940[27]_i_5_n_4 }));
  FDRE \add_ln58_2_reg_14940_reg[28] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[28]),
        .Q(add_ln58_2_reg_14940[28]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[29] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[29]),
        .Q(add_ln58_2_reg_14940[29]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[2] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[2]),
        .Q(add_ln58_2_reg_14940[2]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[30] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[30]),
        .Q(add_ln58_2_reg_14940[30]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[31] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[31]),
        .Q(add_ln58_2_reg_14940[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_2_reg_14940_reg[31]_i_1 
       (.CI(\add_ln58_2_reg_14940_reg[27]_i_1_n_4 ),
        .CO({\add_ln58_2_reg_14940_reg[31]_i_1_n_4 ,\add_ln58_2_reg_14940_reg[31]_i_1_n_5 ,\add_ln58_2_reg_14940_reg[31]_i_1_n_6 ,\add_ln58_2_reg_14940_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[31:28]),
        .O(add_ln58_2_fu_8578_p2[31:28]),
        .S({\add_ln58_2_reg_14940[31]_i_2_n_4 ,\add_ln58_2_reg_14940[31]_i_3_n_4 ,\add_ln58_2_reg_14940[31]_i_4_n_4 ,\add_ln58_2_reg_14940[31]_i_5_n_4 }));
  FDRE \add_ln58_2_reg_14940_reg[32] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[32]),
        .Q(add_ln58_2_reg_14940[32]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[33] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[33]),
        .Q(add_ln58_2_reg_14940[33]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[34] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[34]),
        .Q(add_ln58_2_reg_14940[34]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[35] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[35]),
        .Q(add_ln58_2_reg_14940[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_2_reg_14940_reg[35]_i_1 
       (.CI(\add_ln58_2_reg_14940_reg[31]_i_1_n_4 ),
        .CO({\add_ln58_2_reg_14940_reg[35]_i_1_n_4 ,\add_ln58_2_reg_14940_reg[35]_i_1_n_5 ,\add_ln58_2_reg_14940_reg[35]_i_1_n_6 ,\add_ln58_2_reg_14940_reg[35]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[35:32]),
        .O(add_ln58_2_fu_8578_p2[35:32]),
        .S(phi_mul_reg_3225[35:32]));
  FDRE \add_ln58_2_reg_14940_reg[36] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[36]),
        .Q(add_ln58_2_reg_14940[36]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[37] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[37]),
        .Q(add_ln58_2_reg_14940[37]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[38] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[38]),
        .Q(add_ln58_2_reg_14940[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_2_reg_14940_reg[38]_i_1 
       (.CI(\add_ln58_2_reg_14940_reg[35]_i_1_n_4 ),
        .CO({\NLW_add_ln58_2_reg_14940_reg[38]_i_1_CO_UNCONNECTED [3:2],\add_ln58_2_reg_14940_reg[38]_i_1_n_6 ,\add_ln58_2_reg_14940_reg[38]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_3225[37:36]}),
        .O({\NLW_add_ln58_2_reg_14940_reg[38]_i_1_O_UNCONNECTED [3],add_ln58_2_fu_8578_p2[38:36]}),
        .S({1'b0,phi_mul_reg_3225[38:36]}));
  FDRE \add_ln58_2_reg_14940_reg[3] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[3]),
        .Q(add_ln58_2_reg_14940[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_2_reg_14940_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln58_2_reg_14940_reg[3]_i_1_n_4 ,\add_ln58_2_reg_14940_reg[3]_i_1_n_5 ,\add_ln58_2_reg_14940_reg[3]_i_1_n_6 ,\add_ln58_2_reg_14940_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[3:0]),
        .O(add_ln58_2_fu_8578_p2[3:0]),
        .S({\add_ln58_2_reg_14940[3]_i_2_n_4 ,\add_ln58_2_reg_14940[3]_i_3_n_4 ,\add_ln58_2_reg_14940[3]_i_4_n_4 ,\add_ln58_2_reg_14940[3]_i_5_n_4 }));
  FDRE \add_ln58_2_reg_14940_reg[4] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[4]),
        .Q(add_ln58_2_reg_14940[4]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[5] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[5]),
        .Q(add_ln58_2_reg_14940[5]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[6] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[6]),
        .Q(add_ln58_2_reg_14940[6]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[7] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[7]),
        .Q(add_ln58_2_reg_14940[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_2_reg_14940_reg[7]_i_1 
       (.CI(\add_ln58_2_reg_14940_reg[3]_i_1_n_4 ),
        .CO({\add_ln58_2_reg_14940_reg[7]_i_1_n_4 ,\add_ln58_2_reg_14940_reg[7]_i_1_n_5 ,\add_ln58_2_reg_14940_reg[7]_i_1_n_6 ,\add_ln58_2_reg_14940_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[7:4]),
        .O(add_ln58_2_fu_8578_p2[7:4]),
        .S({\add_ln58_2_reg_14940[7]_i_2_n_4 ,\add_ln58_2_reg_14940[7]_i_3_n_4 ,\add_ln58_2_reg_14940[7]_i_4_n_4 ,\add_ln58_2_reg_14940[7]_i_5_n_4 }));
  FDRE \add_ln58_2_reg_14940_reg[8] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[8]),
        .Q(add_ln58_2_reg_14940[8]),
        .R(1'b0));
  FDRE \add_ln58_2_reg_14940_reg[9] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(add_ln58_2_fu_8578_p2[9]),
        .Q(add_ln58_2_reg_14940[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[11]_i_2 
       (.I0(phi_mul1_reg_4795[11]),
        .I1(zext_ln51_2_reg_14972[11]),
        .O(\add_ln58_8_reg_15015[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[11]_i_3 
       (.I0(phi_mul1_reg_4795[10]),
        .I1(zext_ln51_2_reg_14972[10]),
        .O(\add_ln58_8_reg_15015[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[11]_i_4 
       (.I0(phi_mul1_reg_4795[9]),
        .I1(zext_ln51_2_reg_14972[9]),
        .O(\add_ln58_8_reg_15015[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[11]_i_5 
       (.I0(phi_mul1_reg_4795[8]),
        .I1(zext_ln51_2_reg_14972[8]),
        .O(\add_ln58_8_reg_15015[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[15]_i_2 
       (.I0(phi_mul1_reg_4795[15]),
        .I1(zext_ln51_2_reg_14972[15]),
        .O(\add_ln58_8_reg_15015[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[15]_i_3 
       (.I0(phi_mul1_reg_4795[14]),
        .I1(zext_ln51_2_reg_14972[14]),
        .O(\add_ln58_8_reg_15015[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[15]_i_4 
       (.I0(phi_mul1_reg_4795[13]),
        .I1(zext_ln51_2_reg_14972[13]),
        .O(\add_ln58_8_reg_15015[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[15]_i_5 
       (.I0(phi_mul1_reg_4795[12]),
        .I1(zext_ln51_2_reg_14972[12]),
        .O(\add_ln58_8_reg_15015[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[19]_i_2 
       (.I0(phi_mul1_reg_4795[19]),
        .I1(zext_ln51_2_reg_14972[19]),
        .O(\add_ln58_8_reg_15015[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[19]_i_3 
       (.I0(phi_mul1_reg_4795[18]),
        .I1(zext_ln51_2_reg_14972[18]),
        .O(\add_ln58_8_reg_15015[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[19]_i_4 
       (.I0(phi_mul1_reg_4795[17]),
        .I1(zext_ln51_2_reg_14972[17]),
        .O(\add_ln58_8_reg_15015[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[19]_i_5 
       (.I0(phi_mul1_reg_4795[16]),
        .I1(zext_ln51_2_reg_14972[16]),
        .O(\add_ln58_8_reg_15015[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[23]_i_2 
       (.I0(phi_mul1_reg_4795[23]),
        .I1(zext_ln51_2_reg_14972[23]),
        .O(\add_ln58_8_reg_15015[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[23]_i_3 
       (.I0(phi_mul1_reg_4795[22]),
        .I1(zext_ln51_2_reg_14972[22]),
        .O(\add_ln58_8_reg_15015[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[23]_i_4 
       (.I0(phi_mul1_reg_4795[21]),
        .I1(zext_ln51_2_reg_14972[21]),
        .O(\add_ln58_8_reg_15015[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[23]_i_5 
       (.I0(phi_mul1_reg_4795[20]),
        .I1(zext_ln51_2_reg_14972[20]),
        .O(\add_ln58_8_reg_15015[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[27]_i_2 
       (.I0(phi_mul1_reg_4795[27]),
        .I1(zext_ln51_2_reg_14972[27]),
        .O(\add_ln58_8_reg_15015[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[27]_i_3 
       (.I0(phi_mul1_reg_4795[26]),
        .I1(zext_ln51_2_reg_14972[26]),
        .O(\add_ln58_8_reg_15015[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[27]_i_4 
       (.I0(phi_mul1_reg_4795[25]),
        .I1(zext_ln51_2_reg_14972[25]),
        .O(\add_ln58_8_reg_15015[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[27]_i_5 
       (.I0(phi_mul1_reg_4795[24]),
        .I1(zext_ln51_2_reg_14972[24]),
        .O(\add_ln58_8_reg_15015[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[31]_i_2 
       (.I0(phi_mul1_reg_4795[31]),
        .I1(zext_ln51_2_reg_14972[31]),
        .O(\add_ln58_8_reg_15015[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[31]_i_3 
       (.I0(phi_mul1_reg_4795[30]),
        .I1(zext_ln51_2_reg_14972[30]),
        .O(\add_ln58_8_reg_15015[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[31]_i_4 
       (.I0(phi_mul1_reg_4795[29]),
        .I1(zext_ln51_2_reg_14972[29]),
        .O(\add_ln58_8_reg_15015[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[31]_i_5 
       (.I0(phi_mul1_reg_4795[28]),
        .I1(zext_ln51_2_reg_14972[28]),
        .O(\add_ln58_8_reg_15015[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[3]_i_2 
       (.I0(phi_mul1_reg_4795[3]),
        .I1(zext_ln51_2_reg_14972[3]),
        .O(\add_ln58_8_reg_15015[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[3]_i_3 
       (.I0(phi_mul1_reg_4795[2]),
        .I1(zext_ln51_2_reg_14972[2]),
        .O(\add_ln58_8_reg_15015[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[3]_i_4 
       (.I0(phi_mul1_reg_4795[1]),
        .I1(zext_ln51_2_reg_14972[1]),
        .O(\add_ln58_8_reg_15015[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[3]_i_5 
       (.I0(phi_mul1_reg_4795[0]),
        .I1(zext_ln51_2_reg_14972[0]),
        .O(\add_ln58_8_reg_15015[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[7]_i_2 
       (.I0(phi_mul1_reg_4795[7]),
        .I1(zext_ln51_2_reg_14972[7]),
        .O(\add_ln58_8_reg_15015[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[7]_i_3 
       (.I0(phi_mul1_reg_4795[6]),
        .I1(zext_ln51_2_reg_14972[6]),
        .O(\add_ln58_8_reg_15015[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[7]_i_4 
       (.I0(phi_mul1_reg_4795[5]),
        .I1(zext_ln51_2_reg_14972[5]),
        .O(\add_ln58_8_reg_15015[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_8_reg_15015[7]_i_5 
       (.I0(phi_mul1_reg_4795[4]),
        .I1(zext_ln51_2_reg_14972[4]),
        .O(\add_ln58_8_reg_15015[7]_i_5_n_4 ));
  FDRE \add_ln58_8_reg_15015_reg[0] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[0]),
        .Q(add_ln58_8_reg_15015[0]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[10] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[10]),
        .Q(add_ln58_8_reg_15015[10]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[11] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[11]),
        .Q(add_ln58_8_reg_15015[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[11]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[7]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[11]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[11]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[11]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[11:8]),
        .O(add_ln58_8_fu_9749_p2[11:8]),
        .S({\add_ln58_8_reg_15015[11]_i_2_n_4 ,\add_ln58_8_reg_15015[11]_i_3_n_4 ,\add_ln58_8_reg_15015[11]_i_4_n_4 ,\add_ln58_8_reg_15015[11]_i_5_n_4 }));
  FDRE \add_ln58_8_reg_15015_reg[12] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[12]),
        .Q(add_ln58_8_reg_15015[12]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[13] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[13]),
        .Q(add_ln58_8_reg_15015[13]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[14] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[14]),
        .Q(add_ln58_8_reg_15015[14]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[15] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[15]),
        .Q(add_ln58_8_reg_15015[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[15]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[11]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[15]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[15]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[15]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[15:12]),
        .O(add_ln58_8_fu_9749_p2[15:12]),
        .S({\add_ln58_8_reg_15015[15]_i_2_n_4 ,\add_ln58_8_reg_15015[15]_i_3_n_4 ,\add_ln58_8_reg_15015[15]_i_4_n_4 ,\add_ln58_8_reg_15015[15]_i_5_n_4 }));
  FDRE \add_ln58_8_reg_15015_reg[16] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[16]),
        .Q(add_ln58_8_reg_15015[16]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[17] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[17]),
        .Q(add_ln58_8_reg_15015[17]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[18] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[18]),
        .Q(add_ln58_8_reg_15015[18]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[19] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[19]),
        .Q(add_ln58_8_reg_15015[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[19]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[15]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[19]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[19]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[19]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[19:16]),
        .O(add_ln58_8_fu_9749_p2[19:16]),
        .S({\add_ln58_8_reg_15015[19]_i_2_n_4 ,\add_ln58_8_reg_15015[19]_i_3_n_4 ,\add_ln58_8_reg_15015[19]_i_4_n_4 ,\add_ln58_8_reg_15015[19]_i_5_n_4 }));
  FDRE \add_ln58_8_reg_15015_reg[1] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[1]),
        .Q(add_ln58_8_reg_15015[1]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[20] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[20]),
        .Q(add_ln58_8_reg_15015[20]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[21] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[21]),
        .Q(add_ln58_8_reg_15015[21]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[22] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[22]),
        .Q(add_ln58_8_reg_15015[22]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[23] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[23]),
        .Q(add_ln58_8_reg_15015[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[23]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[19]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[23]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[23]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[23]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[23:20]),
        .O(add_ln58_8_fu_9749_p2[23:20]),
        .S({\add_ln58_8_reg_15015[23]_i_2_n_4 ,\add_ln58_8_reg_15015[23]_i_3_n_4 ,\add_ln58_8_reg_15015[23]_i_4_n_4 ,\add_ln58_8_reg_15015[23]_i_5_n_4 }));
  FDRE \add_ln58_8_reg_15015_reg[24] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[24]),
        .Q(add_ln58_8_reg_15015[24]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[25] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[25]),
        .Q(add_ln58_8_reg_15015[25]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[26] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[26]),
        .Q(add_ln58_8_reg_15015[26]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[27] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[27]),
        .Q(add_ln58_8_reg_15015[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[27]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[23]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[27]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[27]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[27]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[27:24]),
        .O(add_ln58_8_fu_9749_p2[27:24]),
        .S({\add_ln58_8_reg_15015[27]_i_2_n_4 ,\add_ln58_8_reg_15015[27]_i_3_n_4 ,\add_ln58_8_reg_15015[27]_i_4_n_4 ,\add_ln58_8_reg_15015[27]_i_5_n_4 }));
  FDRE \add_ln58_8_reg_15015_reg[28] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[28]),
        .Q(add_ln58_8_reg_15015[28]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[29] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[29]),
        .Q(add_ln58_8_reg_15015[29]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[2] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[2]),
        .Q(add_ln58_8_reg_15015[2]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[30] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[30]),
        .Q(add_ln58_8_reg_15015[30]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[31] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[31]),
        .Q(add_ln58_8_reg_15015[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[31]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[27]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[31]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[31]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[31]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[31:28]),
        .O(add_ln58_8_fu_9749_p2[31:28]),
        .S({\add_ln58_8_reg_15015[31]_i_2_n_4 ,\add_ln58_8_reg_15015[31]_i_3_n_4 ,\add_ln58_8_reg_15015[31]_i_4_n_4 ,\add_ln58_8_reg_15015[31]_i_5_n_4 }));
  FDRE \add_ln58_8_reg_15015_reg[32] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[32]),
        .Q(add_ln58_8_reg_15015[32]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[33] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[33]),
        .Q(add_ln58_8_reg_15015[33]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[34] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[34]),
        .Q(add_ln58_8_reg_15015[34]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[35] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[35]),
        .Q(add_ln58_8_reg_15015[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[35]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[31]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[35]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[35]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[35]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[35]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[35:32]),
        .O(add_ln58_8_fu_9749_p2[35:32]),
        .S(phi_mul1_reg_4795[35:32]));
  FDRE \add_ln58_8_reg_15015_reg[36] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[36]),
        .Q(add_ln58_8_reg_15015[36]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[37] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[37]),
        .Q(add_ln58_8_reg_15015[37]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[38] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[38]),
        .Q(add_ln58_8_reg_15015[38]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[39] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[39]),
        .Q(add_ln58_8_reg_15015[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[39]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[35]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[39]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[39]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[39]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[39]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[39:36]),
        .O(add_ln58_8_fu_9749_p2[39:36]),
        .S(phi_mul1_reg_4795[39:36]));
  FDRE \add_ln58_8_reg_15015_reg[3] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[3]),
        .Q(add_ln58_8_reg_15015[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln58_8_reg_15015_reg[3]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[3]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[3]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[3:0]),
        .O(add_ln58_8_fu_9749_p2[3:0]),
        .S({\add_ln58_8_reg_15015[3]_i_2_n_4 ,\add_ln58_8_reg_15015[3]_i_3_n_4 ,\add_ln58_8_reg_15015[3]_i_4_n_4 ,\add_ln58_8_reg_15015[3]_i_5_n_4 }));
  FDRE \add_ln58_8_reg_15015_reg[40] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[40]),
        .Q(add_ln58_8_reg_15015[40]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[41] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[41]),
        .Q(add_ln58_8_reg_15015[41]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[42] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[42]),
        .Q(add_ln58_8_reg_15015[42]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[43] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[43]),
        .Q(add_ln58_8_reg_15015[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[43]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[39]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[43]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[43]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[43]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[43]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[43:40]),
        .O(add_ln58_8_fu_9749_p2[43:40]),
        .S(phi_mul1_reg_4795[43:40]));
  FDRE \add_ln58_8_reg_15015_reg[44] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[44]),
        .Q(add_ln58_8_reg_15015[44]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[45] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[45]),
        .Q(add_ln58_8_reg_15015[45]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[46] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[46]),
        .Q(add_ln58_8_reg_15015[46]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[47] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[47]),
        .Q(add_ln58_8_reg_15015[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[47]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[43]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[47]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[47]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[47]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[47]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[47:44]),
        .O(add_ln58_8_fu_9749_p2[47:44]),
        .S(phi_mul1_reg_4795[47:44]));
  FDRE \add_ln58_8_reg_15015_reg[48] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[48]),
        .Q(add_ln58_8_reg_15015[48]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[49] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[49]),
        .Q(add_ln58_8_reg_15015[49]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[4] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[4]),
        .Q(add_ln58_8_reg_15015[4]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[50] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[50]),
        .Q(add_ln58_8_reg_15015[50]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[51] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[51]),
        .Q(add_ln58_8_reg_15015[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[51]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[47]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[51]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[51]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[51]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[51]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[51:48]),
        .O(add_ln58_8_fu_9749_p2[51:48]),
        .S(phi_mul1_reg_4795[51:48]));
  FDRE \add_ln58_8_reg_15015_reg[52] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[52]),
        .Q(add_ln58_8_reg_15015[52]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[53] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[53]),
        .Q(add_ln58_8_reg_15015[53]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[54] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[54]),
        .Q(add_ln58_8_reg_15015[54]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[55] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[55]),
        .Q(add_ln58_8_reg_15015[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[55]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[51]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[55]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[55]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[55]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[55]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[55:52]),
        .O(add_ln58_8_fu_9749_p2[55:52]),
        .S(phi_mul1_reg_4795[55:52]));
  FDRE \add_ln58_8_reg_15015_reg[56] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[56]),
        .Q(add_ln58_8_reg_15015[56]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[57] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[57]),
        .Q(add_ln58_8_reg_15015[57]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[58] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[58]),
        .Q(add_ln58_8_reg_15015[58]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[59] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[59]),
        .Q(add_ln58_8_reg_15015[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[59]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[55]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[59]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[59]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[59]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[59]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[59:56]),
        .O(add_ln58_8_fu_9749_p2[59:56]),
        .S(phi_mul1_reg_4795[59:56]));
  FDRE \add_ln58_8_reg_15015_reg[5] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[5]),
        .Q(add_ln58_8_reg_15015[5]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[60] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[60]),
        .Q(add_ln58_8_reg_15015[60]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[61] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[61]),
        .Q(add_ln58_8_reg_15015[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[61]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[59]_i_1_n_4 ),
        .CO({\NLW_add_ln58_8_reg_15015_reg[61]_i_1_CO_UNCONNECTED [3:1],\add_ln58_8_reg_15015_reg[61]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul1_reg_4795[60]}),
        .O({\NLW_add_ln58_8_reg_15015_reg[61]_i_1_O_UNCONNECTED [3:2],add_ln58_8_fu_9749_p2[61:60]}),
        .S({1'b0,1'b0,phi_mul1_reg_4795[61:60]}));
  FDRE \add_ln58_8_reg_15015_reg[6] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[6]),
        .Q(add_ln58_8_reg_15015[6]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[7] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[7]),
        .Q(add_ln58_8_reg_15015[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_8_reg_15015_reg[7]_i_1 
       (.CI(\add_ln58_8_reg_15015_reg[3]_i_1_n_4 ),
        .CO({\add_ln58_8_reg_15015_reg[7]_i_1_n_4 ,\add_ln58_8_reg_15015_reg[7]_i_1_n_5 ,\add_ln58_8_reg_15015_reg[7]_i_1_n_6 ,\add_ln58_8_reg_15015_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[7:4]),
        .O(add_ln58_8_fu_9749_p2[7:4]),
        .S({\add_ln58_8_reg_15015[7]_i_2_n_4 ,\add_ln58_8_reg_15015[7]_i_3_n_4 ,\add_ln58_8_reg_15015[7]_i_4_n_4 ,\add_ln58_8_reg_15015[7]_i_5_n_4 }));
  FDRE \add_ln58_8_reg_15015_reg[8] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[8]),
        .Q(add_ln58_8_reg_15015[8]),
        .R(1'b0));
  FDRE \add_ln58_8_reg_15015_reg[9] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(add_ln58_8_fu_9749_p2[9]),
        .Q(add_ln58_8_reg_15015[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8B88)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(icmp_ln51_2_fu_9161_p2),
        .I1(ap_CS_fsm_state20),
        .I2(layer2_activations_6_U_n_67),
        .I3(layer2_activations_4_ce0_local),
        .O(ap_NS_fsm[20]));
  LUT3 #(
    .INIT(8'h74)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(icmp_ln51_3_fu_9177_p2),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state32),
        .O(ap_NS_fsm[21]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(icmp_ln51_4_fu_10330_p2),
        .I1(ap_CS_fsm_state36),
        .I2(icmp_ln55_2_fu_10379_p2),
        .I3(layer3_activations_ce0_local),
        .O(ap_NS_fsm[36]));
  LUT3 #(
    .INIT(8'h74)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(icmp_ln51_5_fu_10356_p2),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state48),
        .O(ap_NS_fsm[37]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(icmp_ln51_fu_7734_p2),
        .I1(ap_CS_fsm_state4),
        .I2(layer1_activations_2_U_n_36),
        .I3(layer1_activations_2_ce0_local),
        .O(ap_NS_fsm[4]));
  LUT3 #(
    .INIT(8'h74)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(icmp_ln51_1_fu_7750_p2),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state16),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[9] ),
        .Q(\ap_CS_fsm_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[10] ),
        .Q(\ap_CS_fsm_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[11] ),
        .Q(\ap_CS_fsm_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[12] ),
        .Q(\ap_CS_fsm_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(layer2_activations_4_ce0_local),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(\ap_CS_fsm_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[23] ),
        .Q(\ap_CS_fsm_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[24] ),
        .Q(\ap_CS_fsm_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[25] ),
        .Q(\ap_CS_fsm_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[26] ),
        .Q(\ap_CS_fsm_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[27] ),
        .Q(\ap_CS_fsm_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[28] ),
        .Q(\ap_CS_fsm_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(layer3_activations_ce0_local),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(\ap_CS_fsm_reg_n_4_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[39] ),
        .Q(\ap_CS_fsm_reg_n_4_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[40] ),
        .Q(\ap_CS_fsm_reg_n_4_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[41] ),
        .Q(\ap_CS_fsm_reg_n_4_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[42] ),
        .Q(\ap_CS_fsm_reg_n_4_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[43] ),
        .Q(\ap_CS_fsm_reg_n_4_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[44] ),
        .Q(\ap_CS_fsm_reg_n_4_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[47]),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[50]),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(layer1_activations_2_ce0_local),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(\ap_CS_fsm_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[7] ),
        .Q(\ap_CS_fsm_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[8] ),
        .Q(\ap_CS_fsm_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 
       (.A0(\bus_read/fifo_burst/raddr_reg [0]),
        .A1(\bus_read/fifo_burst/raddr_reg [1]),
        .A2(\bus_read/fifo_burst/raddr_reg [2]),
        .A3(\bus_read/fifo_burst/raddr_reg [3]),
        .CE(\bus_read/fifo_burst/push ),
        .CLK(ap_clk),
        .D(\bus_read/ost_ctrl_info ),
        .Q(\bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_2_reg_4783[0]_i_10 
       (.I0(gmem_addr_1_read_reg_15026[20]),
        .I1(gmem_addr_1_read_reg_15026[19]),
        .I2(gmem_addr_1_read_reg_15026[18]),
        .O(\cnt_2_reg_4783[0]_i_10_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_2_reg_4783[0]_i_11 
       (.I0(gmem_addr_1_read_reg_15026[17]),
        .I1(gmem_addr_1_read_reg_15026[16]),
        .I2(gmem_addr_1_read_reg_15026[15]),
        .O(\cnt_2_reg_4783[0]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_2_reg_4783[0]_i_12 
       (.I0(gmem_addr_1_read_reg_15026[14]),
        .I1(gmem_addr_1_read_reg_15026[13]),
        .I2(gmem_addr_1_read_reg_15026[12]),
        .O(\cnt_2_reg_4783[0]_i_12_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_2_reg_4783[0]_i_13 
       (.I0(gmem_addr_1_read_reg_15026[11]),
        .I1(gmem_addr_1_read_reg_15026[10]),
        .I2(gmem_addr_1_read_reg_15026[9]),
        .O(\cnt_2_reg_4783[0]_i_13_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_2_reg_4783[0]_i_14 
       (.I0(gmem_addr_1_read_reg_15026[8]),
        .I1(gmem_addr_1_read_reg_15026[7]),
        .I2(gmem_addr_1_read_reg_15026[6]),
        .O(\cnt_2_reg_4783[0]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_2_reg_4783[0]_i_15 
       (.I0(gmem_addr_1_read_reg_15026[5]),
        .I1(gmem_addr_1_read_reg_15026[4]),
        .I2(gmem_addr_1_read_reg_15026[3]),
        .O(\cnt_2_reg_4783[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h0009)) 
    \cnt_2_reg_4783[0]_i_16 
       (.I0(a_assign_1_reg_15010),
        .I1(gmem_addr_1_read_reg_15026[0]),
        .I2(gmem_addr_1_read_reg_15026[2]),
        .I3(gmem_addr_1_read_reg_15026[1]),
        .O(\cnt_2_reg_4783[0]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_2_reg_4783[0]_i_3 
       (.I0(\cnt_2_reg_4783_reg[0]_i_2_n_5 ),
        .I1(cnt_2_reg_4783_reg[0]),
        .O(\cnt_2_reg_4783[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cnt_2_reg_4783[0]_i_5 
       (.I0(gmem_addr_1_read_reg_15026[30]),
        .I1(gmem_addr_1_read_reg_15026[31]),
        .O(\cnt_2_reg_4783[0]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_2_reg_4783[0]_i_6 
       (.I0(gmem_addr_1_read_reg_15026[29]),
        .I1(gmem_addr_1_read_reg_15026[28]),
        .I2(gmem_addr_1_read_reg_15026[27]),
        .O(\cnt_2_reg_4783[0]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_2_reg_4783[0]_i_7 
       (.I0(gmem_addr_1_read_reg_15026[26]),
        .I1(gmem_addr_1_read_reg_15026[25]),
        .I2(gmem_addr_1_read_reg_15026[24]),
        .O(\cnt_2_reg_4783[0]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_2_reg_4783[0]_i_9 
       (.I0(gmem_addr_1_read_reg_15026[23]),
        .I1(gmem_addr_1_read_reg_15026[22]),
        .I2(gmem_addr_1_read_reg_15026[21]),
        .O(\cnt_2_reg_4783[0]_i_9_n_4 ));
  FDRE \cnt_2_reg_4783_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[0]_i_1_n_11 ),
        .Q(cnt_2_reg_4783_reg[0]),
        .R(cnt_2_reg_4783));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_2_reg_4783_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\cnt_2_reg_4783_reg[0]_i_1_n_4 ,\cnt_2_reg_4783_reg[0]_i_1_n_5 ,\cnt_2_reg_4783_reg[0]_i_1_n_6 ,\cnt_2_reg_4783_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\cnt_2_reg_4783_reg[0]_i_2_n_5 }),
        .O({\cnt_2_reg_4783_reg[0]_i_1_n_8 ,\cnt_2_reg_4783_reg[0]_i_1_n_9 ,\cnt_2_reg_4783_reg[0]_i_1_n_10 ,\cnt_2_reg_4783_reg[0]_i_1_n_11 }),
        .S({cnt_2_reg_4783_reg[3:1],\cnt_2_reg_4783[0]_i_3_n_4 }));
  CARRY4 \cnt_2_reg_4783_reg[0]_i_2 
       (.CI(\cnt_2_reg_4783_reg[0]_i_4_n_4 ),
        .CO({\NLW_cnt_2_reg_4783_reg[0]_i_2_CO_UNCONNECTED [3],\cnt_2_reg_4783_reg[0]_i_2_n_5 ,\cnt_2_reg_4783_reg[0]_i_2_n_6 ,\cnt_2_reg_4783_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cnt_2_reg_4783_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\cnt_2_reg_4783[0]_i_5_n_4 ,\cnt_2_reg_4783[0]_i_6_n_4 ,\cnt_2_reg_4783[0]_i_7_n_4 }));
  CARRY4 \cnt_2_reg_4783_reg[0]_i_4 
       (.CI(\cnt_2_reg_4783_reg[0]_i_8_n_4 ),
        .CO({\cnt_2_reg_4783_reg[0]_i_4_n_4 ,\cnt_2_reg_4783_reg[0]_i_4_n_5 ,\cnt_2_reg_4783_reg[0]_i_4_n_6 ,\cnt_2_reg_4783_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cnt_2_reg_4783_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\cnt_2_reg_4783[0]_i_9_n_4 ,\cnt_2_reg_4783[0]_i_10_n_4 ,\cnt_2_reg_4783[0]_i_11_n_4 ,\cnt_2_reg_4783[0]_i_12_n_4 }));
  CARRY4 \cnt_2_reg_4783_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\cnt_2_reg_4783_reg[0]_i_8_n_4 ,\cnt_2_reg_4783_reg[0]_i_8_n_5 ,\cnt_2_reg_4783_reg[0]_i_8_n_6 ,\cnt_2_reg_4783_reg[0]_i_8_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cnt_2_reg_4783_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\cnt_2_reg_4783[0]_i_13_n_4 ,\cnt_2_reg_4783[0]_i_14_n_4 ,\cnt_2_reg_4783[0]_i_15_n_4 ,\cnt_2_reg_4783[0]_i_16_n_4 }));
  FDRE \cnt_2_reg_4783_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[8]_i_1_n_9 ),
        .Q(cnt_2_reg_4783_reg[10]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[8]_i_1_n_8 ),
        .Q(cnt_2_reg_4783_reg[11]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[12]_i_1_n_11 ),
        .Q(cnt_2_reg_4783_reg[12]),
        .R(cnt_2_reg_4783));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_2_reg_4783_reg[12]_i_1 
       (.CI(\cnt_2_reg_4783_reg[8]_i_1_n_4 ),
        .CO({\cnt_2_reg_4783_reg[12]_i_1_n_4 ,\cnt_2_reg_4783_reg[12]_i_1_n_5 ,\cnt_2_reg_4783_reg[12]_i_1_n_6 ,\cnt_2_reg_4783_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_2_reg_4783_reg[12]_i_1_n_8 ,\cnt_2_reg_4783_reg[12]_i_1_n_9 ,\cnt_2_reg_4783_reg[12]_i_1_n_10 ,\cnt_2_reg_4783_reg[12]_i_1_n_11 }),
        .S(cnt_2_reg_4783_reg[15:12]));
  FDRE \cnt_2_reg_4783_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[12]_i_1_n_10 ),
        .Q(cnt_2_reg_4783_reg[13]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[12]_i_1_n_9 ),
        .Q(cnt_2_reg_4783_reg[14]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[12]_i_1_n_8 ),
        .Q(cnt_2_reg_4783_reg[15]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[16]_i_1_n_11 ),
        .Q(cnt_2_reg_4783_reg[16]),
        .R(cnt_2_reg_4783));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_2_reg_4783_reg[16]_i_1 
       (.CI(\cnt_2_reg_4783_reg[12]_i_1_n_4 ),
        .CO({\cnt_2_reg_4783_reg[16]_i_1_n_4 ,\cnt_2_reg_4783_reg[16]_i_1_n_5 ,\cnt_2_reg_4783_reg[16]_i_1_n_6 ,\cnt_2_reg_4783_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_2_reg_4783_reg[16]_i_1_n_8 ,\cnt_2_reg_4783_reg[16]_i_1_n_9 ,\cnt_2_reg_4783_reg[16]_i_1_n_10 ,\cnt_2_reg_4783_reg[16]_i_1_n_11 }),
        .S(cnt_2_reg_4783_reg[19:16]));
  FDRE \cnt_2_reg_4783_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[16]_i_1_n_10 ),
        .Q(cnt_2_reg_4783_reg[17]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[16]_i_1_n_9 ),
        .Q(cnt_2_reg_4783_reg[18]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[16]_i_1_n_8 ),
        .Q(cnt_2_reg_4783_reg[19]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[0]_i_1_n_10 ),
        .Q(cnt_2_reg_4783_reg[1]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[20]_i_1_n_11 ),
        .Q(cnt_2_reg_4783_reg[20]),
        .R(cnt_2_reg_4783));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_2_reg_4783_reg[20]_i_1 
       (.CI(\cnt_2_reg_4783_reg[16]_i_1_n_4 ),
        .CO({\cnt_2_reg_4783_reg[20]_i_1_n_4 ,\cnt_2_reg_4783_reg[20]_i_1_n_5 ,\cnt_2_reg_4783_reg[20]_i_1_n_6 ,\cnt_2_reg_4783_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_2_reg_4783_reg[20]_i_1_n_8 ,\cnt_2_reg_4783_reg[20]_i_1_n_9 ,\cnt_2_reg_4783_reg[20]_i_1_n_10 ,\cnt_2_reg_4783_reg[20]_i_1_n_11 }),
        .S(cnt_2_reg_4783_reg[23:20]));
  FDRE \cnt_2_reg_4783_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[20]_i_1_n_10 ),
        .Q(cnt_2_reg_4783_reg[21]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[20]_i_1_n_9 ),
        .Q(cnt_2_reg_4783_reg[22]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[20]_i_1_n_8 ),
        .Q(cnt_2_reg_4783_reg[23]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[24]_i_1_n_11 ),
        .Q(cnt_2_reg_4783_reg[24]),
        .R(cnt_2_reg_4783));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_2_reg_4783_reg[24]_i_1 
       (.CI(\cnt_2_reg_4783_reg[20]_i_1_n_4 ),
        .CO({\cnt_2_reg_4783_reg[24]_i_1_n_4 ,\cnt_2_reg_4783_reg[24]_i_1_n_5 ,\cnt_2_reg_4783_reg[24]_i_1_n_6 ,\cnt_2_reg_4783_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_2_reg_4783_reg[24]_i_1_n_8 ,\cnt_2_reg_4783_reg[24]_i_1_n_9 ,\cnt_2_reg_4783_reg[24]_i_1_n_10 ,\cnt_2_reg_4783_reg[24]_i_1_n_11 }),
        .S(cnt_2_reg_4783_reg[27:24]));
  FDRE \cnt_2_reg_4783_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[24]_i_1_n_10 ),
        .Q(cnt_2_reg_4783_reg[25]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[24]_i_1_n_9 ),
        .Q(cnt_2_reg_4783_reg[26]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[24]_i_1_n_8 ),
        .Q(cnt_2_reg_4783_reg[27]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[28]_i_1_n_11 ),
        .Q(cnt_2_reg_4783_reg[28]),
        .R(cnt_2_reg_4783));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_2_reg_4783_reg[28]_i_1 
       (.CI(\cnt_2_reg_4783_reg[24]_i_1_n_4 ),
        .CO({\NLW_cnt_2_reg_4783_reg[28]_i_1_CO_UNCONNECTED [3:2],\cnt_2_reg_4783_reg[28]_i_1_n_6 ,\cnt_2_reg_4783_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_2_reg_4783_reg[28]_i_1_O_UNCONNECTED [3],\cnt_2_reg_4783_reg[28]_i_1_n_9 ,\cnt_2_reg_4783_reg[28]_i_1_n_10 ,\cnt_2_reg_4783_reg[28]_i_1_n_11 }),
        .S({1'b0,cnt_2_reg_4783_reg[30:28]}));
  FDRE \cnt_2_reg_4783_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[28]_i_1_n_10 ),
        .Q(cnt_2_reg_4783_reg[29]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[0]_i_1_n_9 ),
        .Q(cnt_2_reg_4783_reg[2]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[28]_i_1_n_9 ),
        .Q(cnt_2_reg_4783_reg[30]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[0]_i_1_n_8 ),
        .Q(cnt_2_reg_4783_reg[3]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[4]_i_1_n_11 ),
        .Q(cnt_2_reg_4783_reg[4]),
        .R(cnt_2_reg_4783));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_2_reg_4783_reg[4]_i_1 
       (.CI(\cnt_2_reg_4783_reg[0]_i_1_n_4 ),
        .CO({\cnt_2_reg_4783_reg[4]_i_1_n_4 ,\cnt_2_reg_4783_reg[4]_i_1_n_5 ,\cnt_2_reg_4783_reg[4]_i_1_n_6 ,\cnt_2_reg_4783_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_2_reg_4783_reg[4]_i_1_n_8 ,\cnt_2_reg_4783_reg[4]_i_1_n_9 ,\cnt_2_reg_4783_reg[4]_i_1_n_10 ,\cnt_2_reg_4783_reg[4]_i_1_n_11 }),
        .S(cnt_2_reg_4783_reg[7:4]));
  FDRE \cnt_2_reg_4783_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[4]_i_1_n_10 ),
        .Q(cnt_2_reg_4783_reg[5]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[4]_i_1_n_9 ),
        .Q(cnt_2_reg_4783_reg[6]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[4]_i_1_n_8 ),
        .Q(cnt_2_reg_4783_reg[7]),
        .R(cnt_2_reg_4783));
  FDRE \cnt_2_reg_4783_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[8]_i_1_n_11 ),
        .Q(cnt_2_reg_4783_reg[8]),
        .R(cnt_2_reg_4783));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_2_reg_4783_reg[8]_i_1 
       (.CI(\cnt_2_reg_4783_reg[4]_i_1_n_4 ),
        .CO({\cnt_2_reg_4783_reg[8]_i_1_n_4 ,\cnt_2_reg_4783_reg[8]_i_1_n_5 ,\cnt_2_reg_4783_reg[8]_i_1_n_6 ,\cnt_2_reg_4783_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_2_reg_4783_reg[8]_i_1_n_8 ,\cnt_2_reg_4783_reg[8]_i_1_n_9 ,\cnt_2_reg_4783_reg[8]_i_1_n_10 ,\cnt_2_reg_4783_reg[8]_i_1_n_11 }),
        .S(cnt_2_reg_4783_reg[11:8]));
  FDRE \cnt_2_reg_4783_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\cnt_2_reg_4783_reg[8]_i_1_n_10 ),
        .Q(cnt_2_reg_4783_reg[9]),
        .R(cnt_2_reg_4783));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_4_reg_6353[0]_i_10 
       (.I0(gmem_addr_2_read_reg_15104[20]),
        .I1(gmem_addr_2_read_reg_15104[19]),
        .I2(gmem_addr_2_read_reg_15104[18]),
        .O(\cnt_4_reg_6353[0]_i_10_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_4_reg_6353[0]_i_11 
       (.I0(gmem_addr_2_read_reg_15104[17]),
        .I1(gmem_addr_2_read_reg_15104[16]),
        .I2(gmem_addr_2_read_reg_15104[15]),
        .O(\cnt_4_reg_6353[0]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_4_reg_6353[0]_i_12 
       (.I0(gmem_addr_2_read_reg_15104[14]),
        .I1(gmem_addr_2_read_reg_15104[13]),
        .I2(gmem_addr_2_read_reg_15104[12]),
        .O(\cnt_4_reg_6353[0]_i_12_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_4_reg_6353[0]_i_13 
       (.I0(gmem_addr_2_read_reg_15104[11]),
        .I1(gmem_addr_2_read_reg_15104[10]),
        .I2(gmem_addr_2_read_reg_15104[9]),
        .O(\cnt_4_reg_6353[0]_i_13_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_4_reg_6353[0]_i_14 
       (.I0(gmem_addr_2_read_reg_15104[8]),
        .I1(gmem_addr_2_read_reg_15104[7]),
        .I2(gmem_addr_2_read_reg_15104[6]),
        .O(\cnt_4_reg_6353[0]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_4_reg_6353[0]_i_15 
       (.I0(gmem_addr_2_read_reg_15104[5]),
        .I1(gmem_addr_2_read_reg_15104[4]),
        .I2(gmem_addr_2_read_reg_15104[3]),
        .O(\cnt_4_reg_6353[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h0009)) 
    \cnt_4_reg_6353[0]_i_16 
       (.I0(a_assign_2_reg_15088),
        .I1(gmem_addr_2_read_reg_15104[0]),
        .I2(gmem_addr_2_read_reg_15104[2]),
        .I3(gmem_addr_2_read_reg_15104[1]),
        .O(\cnt_4_reg_6353[0]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_4_reg_6353[0]_i_3 
       (.I0(\cnt_4_reg_6353_reg[0]_i_2_n_5 ),
        .I1(cnt_4_reg_6353_reg[0]),
        .O(\cnt_4_reg_6353[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cnt_4_reg_6353[0]_i_5 
       (.I0(gmem_addr_2_read_reg_15104[30]),
        .I1(gmem_addr_2_read_reg_15104[31]),
        .O(\cnt_4_reg_6353[0]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_4_reg_6353[0]_i_6 
       (.I0(gmem_addr_2_read_reg_15104[29]),
        .I1(gmem_addr_2_read_reg_15104[28]),
        .I2(gmem_addr_2_read_reg_15104[27]),
        .O(\cnt_4_reg_6353[0]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_4_reg_6353[0]_i_7 
       (.I0(gmem_addr_2_read_reg_15104[26]),
        .I1(gmem_addr_2_read_reg_15104[25]),
        .I2(gmem_addr_2_read_reg_15104[24]),
        .O(\cnt_4_reg_6353[0]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_4_reg_6353[0]_i_9 
       (.I0(gmem_addr_2_read_reg_15104[23]),
        .I1(gmem_addr_2_read_reg_15104[22]),
        .I2(gmem_addr_2_read_reg_15104[21]),
        .O(\cnt_4_reg_6353[0]_i_9_n_4 ));
  FDRE \cnt_4_reg_6353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[0]_i_1_n_11 ),
        .Q(cnt_4_reg_6353_reg[0]),
        .R(cnt_4_reg_6353));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_4_reg_6353_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\cnt_4_reg_6353_reg[0]_i_1_n_4 ,\cnt_4_reg_6353_reg[0]_i_1_n_5 ,\cnt_4_reg_6353_reg[0]_i_1_n_6 ,\cnt_4_reg_6353_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\cnt_4_reg_6353_reg[0]_i_2_n_5 }),
        .O({\cnt_4_reg_6353_reg[0]_i_1_n_8 ,\cnt_4_reg_6353_reg[0]_i_1_n_9 ,\cnt_4_reg_6353_reg[0]_i_1_n_10 ,\cnt_4_reg_6353_reg[0]_i_1_n_11 }),
        .S({cnt_4_reg_6353_reg[3:1],\cnt_4_reg_6353[0]_i_3_n_4 }));
  CARRY4 \cnt_4_reg_6353_reg[0]_i_2 
       (.CI(\cnt_4_reg_6353_reg[0]_i_4_n_4 ),
        .CO({\NLW_cnt_4_reg_6353_reg[0]_i_2_CO_UNCONNECTED [3],\cnt_4_reg_6353_reg[0]_i_2_n_5 ,\cnt_4_reg_6353_reg[0]_i_2_n_6 ,\cnt_4_reg_6353_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cnt_4_reg_6353_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\cnt_4_reg_6353[0]_i_5_n_4 ,\cnt_4_reg_6353[0]_i_6_n_4 ,\cnt_4_reg_6353[0]_i_7_n_4 }));
  CARRY4 \cnt_4_reg_6353_reg[0]_i_4 
       (.CI(\cnt_4_reg_6353_reg[0]_i_8_n_4 ),
        .CO({\cnt_4_reg_6353_reg[0]_i_4_n_4 ,\cnt_4_reg_6353_reg[0]_i_4_n_5 ,\cnt_4_reg_6353_reg[0]_i_4_n_6 ,\cnt_4_reg_6353_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cnt_4_reg_6353_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\cnt_4_reg_6353[0]_i_9_n_4 ,\cnt_4_reg_6353[0]_i_10_n_4 ,\cnt_4_reg_6353[0]_i_11_n_4 ,\cnt_4_reg_6353[0]_i_12_n_4 }));
  CARRY4 \cnt_4_reg_6353_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\cnt_4_reg_6353_reg[0]_i_8_n_4 ,\cnt_4_reg_6353_reg[0]_i_8_n_5 ,\cnt_4_reg_6353_reg[0]_i_8_n_6 ,\cnt_4_reg_6353_reg[0]_i_8_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cnt_4_reg_6353_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\cnt_4_reg_6353[0]_i_13_n_4 ,\cnt_4_reg_6353[0]_i_14_n_4 ,\cnt_4_reg_6353[0]_i_15_n_4 ,\cnt_4_reg_6353[0]_i_16_n_4 }));
  FDRE \cnt_4_reg_6353_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[8]_i_1_n_9 ),
        .Q(cnt_4_reg_6353_reg[10]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[8]_i_1_n_8 ),
        .Q(cnt_4_reg_6353_reg[11]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[12]_i_1_n_11 ),
        .Q(cnt_4_reg_6353_reg[12]),
        .R(cnt_4_reg_6353));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_4_reg_6353_reg[12]_i_1 
       (.CI(\cnt_4_reg_6353_reg[8]_i_1_n_4 ),
        .CO({\cnt_4_reg_6353_reg[12]_i_1_n_4 ,\cnt_4_reg_6353_reg[12]_i_1_n_5 ,\cnt_4_reg_6353_reg[12]_i_1_n_6 ,\cnt_4_reg_6353_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_4_reg_6353_reg[12]_i_1_n_8 ,\cnt_4_reg_6353_reg[12]_i_1_n_9 ,\cnt_4_reg_6353_reg[12]_i_1_n_10 ,\cnt_4_reg_6353_reg[12]_i_1_n_11 }),
        .S(cnt_4_reg_6353_reg[15:12]));
  FDRE \cnt_4_reg_6353_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[12]_i_1_n_10 ),
        .Q(cnt_4_reg_6353_reg[13]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[12]_i_1_n_9 ),
        .Q(cnt_4_reg_6353_reg[14]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[12]_i_1_n_8 ),
        .Q(cnt_4_reg_6353_reg[15]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[16]_i_1_n_11 ),
        .Q(cnt_4_reg_6353_reg[16]),
        .R(cnt_4_reg_6353));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_4_reg_6353_reg[16]_i_1 
       (.CI(\cnt_4_reg_6353_reg[12]_i_1_n_4 ),
        .CO({\cnt_4_reg_6353_reg[16]_i_1_n_4 ,\cnt_4_reg_6353_reg[16]_i_1_n_5 ,\cnt_4_reg_6353_reg[16]_i_1_n_6 ,\cnt_4_reg_6353_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_4_reg_6353_reg[16]_i_1_n_8 ,\cnt_4_reg_6353_reg[16]_i_1_n_9 ,\cnt_4_reg_6353_reg[16]_i_1_n_10 ,\cnt_4_reg_6353_reg[16]_i_1_n_11 }),
        .S(cnt_4_reg_6353_reg[19:16]));
  FDRE \cnt_4_reg_6353_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[16]_i_1_n_10 ),
        .Q(cnt_4_reg_6353_reg[17]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[16]_i_1_n_9 ),
        .Q(cnt_4_reg_6353_reg[18]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[16]_i_1_n_8 ),
        .Q(cnt_4_reg_6353_reg[19]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[0]_i_1_n_10 ),
        .Q(cnt_4_reg_6353_reg[1]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[20]_i_1_n_11 ),
        .Q(cnt_4_reg_6353_reg[20]),
        .R(cnt_4_reg_6353));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_4_reg_6353_reg[20]_i_1 
       (.CI(\cnt_4_reg_6353_reg[16]_i_1_n_4 ),
        .CO({\cnt_4_reg_6353_reg[20]_i_1_n_4 ,\cnt_4_reg_6353_reg[20]_i_1_n_5 ,\cnt_4_reg_6353_reg[20]_i_1_n_6 ,\cnt_4_reg_6353_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_4_reg_6353_reg[20]_i_1_n_8 ,\cnt_4_reg_6353_reg[20]_i_1_n_9 ,\cnt_4_reg_6353_reg[20]_i_1_n_10 ,\cnt_4_reg_6353_reg[20]_i_1_n_11 }),
        .S(cnt_4_reg_6353_reg[23:20]));
  FDRE \cnt_4_reg_6353_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[20]_i_1_n_10 ),
        .Q(cnt_4_reg_6353_reg[21]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[20]_i_1_n_9 ),
        .Q(cnt_4_reg_6353_reg[22]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[20]_i_1_n_8 ),
        .Q(cnt_4_reg_6353_reg[23]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[24]_i_1_n_11 ),
        .Q(cnt_4_reg_6353_reg[24]),
        .R(cnt_4_reg_6353));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_4_reg_6353_reg[24]_i_1 
       (.CI(\cnt_4_reg_6353_reg[20]_i_1_n_4 ),
        .CO({\cnt_4_reg_6353_reg[24]_i_1_n_4 ,\cnt_4_reg_6353_reg[24]_i_1_n_5 ,\cnt_4_reg_6353_reg[24]_i_1_n_6 ,\cnt_4_reg_6353_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_4_reg_6353_reg[24]_i_1_n_8 ,\cnt_4_reg_6353_reg[24]_i_1_n_9 ,\cnt_4_reg_6353_reg[24]_i_1_n_10 ,\cnt_4_reg_6353_reg[24]_i_1_n_11 }),
        .S(cnt_4_reg_6353_reg[27:24]));
  FDRE \cnt_4_reg_6353_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[24]_i_1_n_10 ),
        .Q(cnt_4_reg_6353_reg[25]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[24]_i_1_n_9 ),
        .Q(cnt_4_reg_6353_reg[26]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[24]_i_1_n_8 ),
        .Q(cnt_4_reg_6353_reg[27]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[28]_i_1_n_11 ),
        .Q(cnt_4_reg_6353_reg[28]),
        .R(cnt_4_reg_6353));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_4_reg_6353_reg[28]_i_1 
       (.CI(\cnt_4_reg_6353_reg[24]_i_1_n_4 ),
        .CO({\NLW_cnt_4_reg_6353_reg[28]_i_1_CO_UNCONNECTED [3:2],\cnt_4_reg_6353_reg[28]_i_1_n_6 ,\cnt_4_reg_6353_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_4_reg_6353_reg[28]_i_1_O_UNCONNECTED [3],\cnt_4_reg_6353_reg[28]_i_1_n_9 ,\cnt_4_reg_6353_reg[28]_i_1_n_10 ,\cnt_4_reg_6353_reg[28]_i_1_n_11 }),
        .S({1'b0,cnt_4_reg_6353_reg[30:28]}));
  FDRE \cnt_4_reg_6353_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[28]_i_1_n_10 ),
        .Q(cnt_4_reg_6353_reg[29]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[0]_i_1_n_9 ),
        .Q(cnt_4_reg_6353_reg[2]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[28]_i_1_n_9 ),
        .Q(cnt_4_reg_6353_reg[30]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[0]_i_1_n_8 ),
        .Q(cnt_4_reg_6353_reg[3]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[4]_i_1_n_11 ),
        .Q(cnt_4_reg_6353_reg[4]),
        .R(cnt_4_reg_6353));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_4_reg_6353_reg[4]_i_1 
       (.CI(\cnt_4_reg_6353_reg[0]_i_1_n_4 ),
        .CO({\cnt_4_reg_6353_reg[4]_i_1_n_4 ,\cnt_4_reg_6353_reg[4]_i_1_n_5 ,\cnt_4_reg_6353_reg[4]_i_1_n_6 ,\cnt_4_reg_6353_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_4_reg_6353_reg[4]_i_1_n_8 ,\cnt_4_reg_6353_reg[4]_i_1_n_9 ,\cnt_4_reg_6353_reg[4]_i_1_n_10 ,\cnt_4_reg_6353_reg[4]_i_1_n_11 }),
        .S(cnt_4_reg_6353_reg[7:4]));
  FDRE \cnt_4_reg_6353_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[4]_i_1_n_10 ),
        .Q(cnt_4_reg_6353_reg[5]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[4]_i_1_n_9 ),
        .Q(cnt_4_reg_6353_reg[6]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[4]_i_1_n_8 ),
        .Q(cnt_4_reg_6353_reg[7]),
        .R(cnt_4_reg_6353));
  FDRE \cnt_4_reg_6353_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[8]_i_1_n_11 ),
        .Q(cnt_4_reg_6353_reg[8]),
        .R(cnt_4_reg_6353));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_4_reg_6353_reg[8]_i_1 
       (.CI(\cnt_4_reg_6353_reg[4]_i_1_n_4 ),
        .CO({\cnt_4_reg_6353_reg[8]_i_1_n_4 ,\cnt_4_reg_6353_reg[8]_i_1_n_5 ,\cnt_4_reg_6353_reg[8]_i_1_n_6 ,\cnt_4_reg_6353_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_4_reg_6353_reg[8]_i_1_n_8 ,\cnt_4_reg_6353_reg[8]_i_1_n_9 ,\cnt_4_reg_6353_reg[8]_i_1_n_10 ,\cnt_4_reg_6353_reg[8]_i_1_n_11 }),
        .S(cnt_4_reg_6353_reg[11:8]));
  FDRE \cnt_4_reg_6353_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\cnt_4_reg_6353_reg[8]_i_1_n_10 ),
        .Q(cnt_4_reg_6353_reg[9]),
        .R(cnt_4_reg_6353));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_reg_3213[0]_i_1 
       (.I0(in),
        .I1(cnt_reg_3213_reg[0]),
        .O(cnt_1_fu_8643_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cnt_reg_3213[1]_i_1 
       (.I0(in),
        .I1(cnt_reg_3213_reg[0]),
        .I2(cnt_reg_3213_reg[1]),
        .O(cnt_1_fu_8643_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cnt_reg_3213[2]_i_1 
       (.I0(cnt_reg_3213_reg[0]),
        .I1(in),
        .I2(cnt_reg_3213_reg[1]),
        .I3(cnt_reg_3213_reg[2]),
        .O(cnt_1_fu_8643_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cnt_reg_3213[3]_i_1 
       (.I0(cnt_reg_3213_reg[1]),
        .I1(in),
        .I2(cnt_reg_3213_reg[0]),
        .I3(cnt_reg_3213_reg[2]),
        .I4(cnt_reg_3213_reg[3]),
        .O(cnt_1_fu_8643_p2[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \cnt_reg_3213[4]_i_1 
       (.I0(cnt_reg_3213_reg[2]),
        .I1(cnt_reg_3213_reg[0]),
        .I2(in),
        .I3(cnt_reg_3213_reg[1]),
        .I4(cnt_reg_3213_reg[3]),
        .I5(cnt_reg_3213_reg[4]),
        .O(cnt_1_fu_8643_p2[4]));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_reg_3213[4]_i_10 
       (.I0(gmem_addr_read_reg_14951[17]),
        .I1(gmem_addr_read_reg_14951[16]),
        .I2(gmem_addr_read_reg_14951[15]),
        .O(\cnt_reg_3213[4]_i_10_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_reg_3213[4]_i_11 
       (.I0(gmem_addr_read_reg_14951[14]),
        .I1(gmem_addr_read_reg_14951[13]),
        .I2(gmem_addr_read_reg_14951[12]),
        .O(\cnt_reg_3213[4]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_reg_3213[4]_i_12 
       (.I0(gmem_addr_read_reg_14951[11]),
        .I1(gmem_addr_read_reg_14951[10]),
        .I2(gmem_addr_read_reg_14951[9]),
        .O(\cnt_reg_3213[4]_i_12_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_reg_3213[4]_i_13 
       (.I0(gmem_addr_read_reg_14951[8]),
        .I1(gmem_addr_read_reg_14951[7]),
        .I2(gmem_addr_read_reg_14951[6]),
        .O(\cnt_reg_3213[4]_i_13_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_reg_3213[4]_i_14 
       (.I0(gmem_addr_read_reg_14951[5]),
        .I1(gmem_addr_read_reg_14951[4]),
        .I2(gmem_addr_read_reg_14951[3]),
        .O(\cnt_reg_3213[4]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h0009)) 
    \cnt_reg_3213[4]_i_15 
       (.I0(a_assign_reg_14935),
        .I1(gmem_addr_read_reg_14951[0]),
        .I2(gmem_addr_read_reg_14951[2]),
        .I3(gmem_addr_read_reg_14951[1]),
        .O(\cnt_reg_3213[4]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cnt_reg_3213[4]_i_4 
       (.I0(gmem_addr_read_reg_14951[30]),
        .I1(gmem_addr_read_reg_14951[31]),
        .O(\cnt_reg_3213[4]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_reg_3213[4]_i_5 
       (.I0(gmem_addr_read_reg_14951[29]),
        .I1(gmem_addr_read_reg_14951[28]),
        .I2(gmem_addr_read_reg_14951[27]),
        .O(\cnt_reg_3213[4]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_reg_3213[4]_i_6 
       (.I0(gmem_addr_read_reg_14951[26]),
        .I1(gmem_addr_read_reg_14951[25]),
        .I2(gmem_addr_read_reg_14951[24]),
        .O(\cnt_reg_3213[4]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_reg_3213[4]_i_8 
       (.I0(gmem_addr_read_reg_14951[23]),
        .I1(gmem_addr_read_reg_14951[22]),
        .I2(gmem_addr_read_reg_14951[21]),
        .O(\cnt_reg_3213[4]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_reg_3213[4]_i_9 
       (.I0(gmem_addr_read_reg_14951[20]),
        .I1(gmem_addr_read_reg_14951[19]),
        .I2(gmem_addr_read_reg_14951[18]),
        .O(\cnt_reg_3213[4]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_reg_3213[5]_i_1 
       (.I0(\cnt_reg_3213[8]_i_2_n_4 ),
        .I1(cnt_reg_3213_reg[5]),
        .O(cnt_1_fu_8643_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cnt_reg_3213[6]_i_1 
       (.I0(\cnt_reg_3213[8]_i_2_n_4 ),
        .I1(cnt_reg_3213_reg[5]),
        .I2(cnt_reg_3213_reg[6]),
        .O(cnt_1_fu_8643_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cnt_reg_3213[7]_i_1 
       (.I0(cnt_reg_3213_reg[5]),
        .I1(\cnt_reg_3213[8]_i_2_n_4 ),
        .I2(cnt_reg_3213_reg[6]),
        .I3(cnt_reg_3213_reg[7]),
        .O(cnt_1_fu_8643_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cnt_reg_3213[8]_i_1 
       (.I0(cnt_reg_3213_reg[6]),
        .I1(\cnt_reg_3213[8]_i_2_n_4 ),
        .I2(cnt_reg_3213_reg[5]),
        .I3(cnt_reg_3213_reg[7]),
        .I4(cnt_reg_3213_reg[8]),
        .O(cnt_1_fu_8643_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_reg_3213[8]_i_2 
       (.I0(cnt_reg_3213_reg[4]),
        .I1(cnt_reg_3213_reg[2]),
        .I2(cnt_reg_3213_reg[0]),
        .I3(in),
        .I4(cnt_reg_3213_reg[1]),
        .I5(cnt_reg_3213_reg[3]),
        .O(\cnt_reg_3213[8]_i_2_n_4 ));
  FDRE \cnt_reg_3213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(cnt_1_fu_8643_p2[0]),
        .Q(cnt_reg_3213_reg[0]),
        .R(cnt_reg_3213));
  FDRE \cnt_reg_3213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(cnt_1_fu_8643_p2[1]),
        .Q(cnt_reg_3213_reg[1]),
        .R(cnt_reg_3213));
  FDRE \cnt_reg_3213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(cnt_1_fu_8643_p2[2]),
        .Q(cnt_reg_3213_reg[2]),
        .R(cnt_reg_3213));
  FDRE \cnt_reg_3213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(cnt_1_fu_8643_p2[3]),
        .Q(cnt_reg_3213_reg[3]),
        .R(cnt_reg_3213));
  FDRE \cnt_reg_3213_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(cnt_1_fu_8643_p2[4]),
        .Q(cnt_reg_3213_reg[4]),
        .R(cnt_reg_3213));
  CARRY4 \cnt_reg_3213_reg[4]_i_2 
       (.CI(\cnt_reg_3213_reg[4]_i_3_n_4 ),
        .CO({\NLW_cnt_reg_3213_reg[4]_i_2_CO_UNCONNECTED [3],in,\cnt_reg_3213_reg[4]_i_2_n_6 ,\cnt_reg_3213_reg[4]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cnt_reg_3213_reg[4]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\cnt_reg_3213[4]_i_4_n_4 ,\cnt_reg_3213[4]_i_5_n_4 ,\cnt_reg_3213[4]_i_6_n_4 }));
  CARRY4 \cnt_reg_3213_reg[4]_i_3 
       (.CI(\cnt_reg_3213_reg[4]_i_7_n_4 ),
        .CO({\cnt_reg_3213_reg[4]_i_3_n_4 ,\cnt_reg_3213_reg[4]_i_3_n_5 ,\cnt_reg_3213_reg[4]_i_3_n_6 ,\cnt_reg_3213_reg[4]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cnt_reg_3213_reg[4]_i_3_O_UNCONNECTED [3:0]),
        .S({\cnt_reg_3213[4]_i_8_n_4 ,\cnt_reg_3213[4]_i_9_n_4 ,\cnt_reg_3213[4]_i_10_n_4 ,\cnt_reg_3213[4]_i_11_n_4 }));
  CARRY4 \cnt_reg_3213_reg[4]_i_7 
       (.CI(1'b0),
        .CO({\cnt_reg_3213_reg[4]_i_7_n_4 ,\cnt_reg_3213_reg[4]_i_7_n_5 ,\cnt_reg_3213_reg[4]_i_7_n_6 ,\cnt_reg_3213_reg[4]_i_7_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cnt_reg_3213_reg[4]_i_7_O_UNCONNECTED [3:0]),
        .S({\cnt_reg_3213[4]_i_12_n_4 ,\cnt_reg_3213[4]_i_13_n_4 ,\cnt_reg_3213[4]_i_14_n_4 ,\cnt_reg_3213[4]_i_15_n_4 }));
  FDRE \cnt_reg_3213_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(cnt_1_fu_8643_p2[5]),
        .Q(cnt_reg_3213_reg[5]),
        .R(cnt_reg_3213));
  FDRE \cnt_reg_3213_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(cnt_1_fu_8643_p2[6]),
        .Q(cnt_reg_3213_reg[6]),
        .R(cnt_reg_3213));
  FDRE \cnt_reg_3213_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(cnt_1_fu_8643_p2[7]),
        .Q(cnt_reg_3213_reg[7]),
        .R(cnt_reg_3213));
  FDRE \cnt_reg_3213_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(cnt_1_fu_8643_p2[8]),
        .Q(cnt_reg_3213_reg[8]),
        .R(cnt_reg_3213));
  FDRE \colsW1_read_reg_14076_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_295),
        .Q(colsW1_read_reg_14076[0]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_285),
        .Q(colsW1_read_reg_14076[10]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_284),
        .Q(colsW1_read_reg_14076[11]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_283),
        .Q(colsW1_read_reg_14076[12]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_282),
        .Q(colsW1_read_reg_14076[13]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_281),
        .Q(colsW1_read_reg_14076[14]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_280),
        .Q(colsW1_read_reg_14076[15]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_279),
        .Q(colsW1_read_reg_14076[16]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_278),
        .Q(colsW1_read_reg_14076[17]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_277),
        .Q(colsW1_read_reg_14076[18]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_276),
        .Q(colsW1_read_reg_14076[19]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_294),
        .Q(colsW1_read_reg_14076[1]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_275),
        .Q(colsW1_read_reg_14076[20]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_274),
        .Q(colsW1_read_reg_14076[21]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_273),
        .Q(colsW1_read_reg_14076[22]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_272),
        .Q(colsW1_read_reg_14076[23]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_271),
        .Q(colsW1_read_reg_14076[24]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_270),
        .Q(colsW1_read_reg_14076[25]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_269),
        .Q(colsW1_read_reg_14076[26]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_268),
        .Q(colsW1_read_reg_14076[27]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_267),
        .Q(colsW1_read_reg_14076[28]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_266),
        .Q(colsW1_read_reg_14076[29]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_293),
        .Q(colsW1_read_reg_14076[2]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_265),
        .Q(colsW1_read_reg_14076[30]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_264),
        .Q(colsW1_read_reg_14076[31]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_292),
        .Q(colsW1_read_reg_14076[3]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_291),
        .Q(colsW1_read_reg_14076[4]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_290),
        .Q(colsW1_read_reg_14076[5]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_289),
        .Q(colsW1_read_reg_14076[6]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_288),
        .Q(colsW1_read_reg_14076[7]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_287),
        .Q(colsW1_read_reg_14076[8]),
        .R(1'b0));
  FDRE \colsW1_read_reg_14076_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_286),
        .Q(colsW1_read_reg_14076[9]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_327),
        .Q(colsW2_read_reg_14068[0]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_317),
        .Q(colsW2_read_reg_14068[10]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_316),
        .Q(colsW2_read_reg_14068[11]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_315),
        .Q(colsW2_read_reg_14068[12]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_314),
        .Q(colsW2_read_reg_14068[13]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_313),
        .Q(colsW2_read_reg_14068[14]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_312),
        .Q(colsW2_read_reg_14068[15]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_311),
        .Q(colsW2_read_reg_14068[16]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_310),
        .Q(colsW2_read_reg_14068[17]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_309),
        .Q(colsW2_read_reg_14068[18]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_308),
        .Q(colsW2_read_reg_14068[19]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_326),
        .Q(colsW2_read_reg_14068[1]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_307),
        .Q(colsW2_read_reg_14068[20]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_306),
        .Q(colsW2_read_reg_14068[21]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_305),
        .Q(colsW2_read_reg_14068[22]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_304),
        .Q(colsW2_read_reg_14068[23]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_303),
        .Q(colsW2_read_reg_14068[24]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_302),
        .Q(colsW2_read_reg_14068[25]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_301),
        .Q(colsW2_read_reg_14068[26]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_300),
        .Q(colsW2_read_reg_14068[27]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_299),
        .Q(colsW2_read_reg_14068[28]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_298),
        .Q(colsW2_read_reg_14068[29]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_325),
        .Q(colsW2_read_reg_14068[2]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_297),
        .Q(colsW2_read_reg_14068[30]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_296),
        .Q(colsW2_read_reg_14068[31]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_324),
        .Q(colsW2_read_reg_14068[3]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_323),
        .Q(colsW2_read_reg_14068[4]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_322),
        .Q(colsW2_read_reg_14068[5]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_321),
        .Q(colsW2_read_reg_14068[6]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_320),
        .Q(colsW2_read_reg_14068[7]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_319),
        .Q(colsW2_read_reg_14068[8]),
        .R(1'b0));
  FDRE \colsW2_read_reg_14068_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_s_axi_U_n_318),
        .Q(colsW2_read_reg_14068[9]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[0]),
        .Q(colsW3_read_reg_14058[0]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[10]),
        .Q(colsW3_read_reg_14058[10]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[11]),
        .Q(colsW3_read_reg_14058[11]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[12]),
        .Q(colsW3_read_reg_14058[12]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[13]),
        .Q(colsW3_read_reg_14058[13]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[14]),
        .Q(colsW3_read_reg_14058[14]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[15]),
        .Q(colsW3_read_reg_14058[15]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[16]),
        .Q(colsW3_read_reg_14058[16]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[17]),
        .Q(colsW3_read_reg_14058[17]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[18]),
        .Q(colsW3_read_reg_14058[18]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[19]),
        .Q(colsW3_read_reg_14058[19]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[1]),
        .Q(colsW3_read_reg_14058[1]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[20]),
        .Q(colsW3_read_reg_14058[20]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[21]),
        .Q(colsW3_read_reg_14058[21]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[22]),
        .Q(colsW3_read_reg_14058[22]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[23]),
        .Q(colsW3_read_reg_14058[23]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[24]),
        .Q(colsW3_read_reg_14058[24]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[25]),
        .Q(colsW3_read_reg_14058[25]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[26]),
        .Q(colsW3_read_reg_14058[26]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[27]),
        .Q(colsW3_read_reg_14058[27]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[28]),
        .Q(colsW3_read_reg_14058[28]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[29]),
        .Q(colsW3_read_reg_14058[29]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[2]),
        .Q(colsW3_read_reg_14058[2]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[30]),
        .Q(colsW3_read_reg_14058[30]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[31]),
        .Q(colsW3_read_reg_14058[31]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[3]),
        .Q(colsW3_read_reg_14058[3]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[4]),
        .Q(colsW3_read_reg_14058[4]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[5]),
        .Q(colsW3_read_reg_14058[5]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[6]),
        .Q(colsW3_read_reg_14058[6]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[7]),
        .Q(colsW3_read_reg_14058[7]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[8]),
        .Q(colsW3_read_reg_14058[8]),
        .R(1'b0));
  FDRE \colsW3_read_reg_14058_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(colsW3[9]),
        .Q(colsW3_read_reg_14058[9]),
        .R(1'b0));
  bd_0_hls_inst_0_feedforward_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,\ap_CS_fsm_reg_n_4_[45] ,\ap_CS_fsm_reg_n_4_[44] ,\ap_CS_fsm_reg_n_4_[43] ,\ap_CS_fsm_reg_n_4_[42] ,\ap_CS_fsm_reg_n_4_[41] ,\ap_CS_fsm_reg_n_4_[40] ,\ap_CS_fsm_reg_n_4_[39] ,ap_CS_fsm_state39,layer3_activations_ce0_local,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,\ap_CS_fsm_reg_n_4_[29] ,\ap_CS_fsm_reg_n_4_[28] ,\ap_CS_fsm_reg_n_4_[27] ,\ap_CS_fsm_reg_n_4_[26] ,\ap_CS_fsm_reg_n_4_[25] ,\ap_CS_fsm_reg_n_4_[24] ,\ap_CS_fsm_reg_n_4_[23] ,ap_CS_fsm_state23,layer2_activations_4_ce0_local,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,\ap_CS_fsm_reg_n_4_[13] ,\ap_CS_fsm_reg_n_4_[12] ,\ap_CS_fsm_reg_n_4_[11] ,\ap_CS_fsm_reg_n_4_[10] ,\ap_CS_fsm_reg_n_4_[9] ,\ap_CS_fsm_reg_n_4_[8] ,\ap_CS_fsm_reg_n_4_[7] ,ap_CS_fsm_state7,layer1_activations_2_ce0_local,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_4_[0] }),
        .W1(W1),
        .W2(W2),
        .W3(W3),
        .X_size(X_size),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .colsW1({control_s_axi_U_n_264,control_s_axi_U_n_265,control_s_axi_U_n_266,control_s_axi_U_n_267,control_s_axi_U_n_268,control_s_axi_U_n_269,control_s_axi_U_n_270,control_s_axi_U_n_271,control_s_axi_U_n_272,control_s_axi_U_n_273,control_s_axi_U_n_274,control_s_axi_U_n_275,control_s_axi_U_n_276,control_s_axi_U_n_277,control_s_axi_U_n_278,control_s_axi_U_n_279,control_s_axi_U_n_280,control_s_axi_U_n_281,control_s_axi_U_n_282,control_s_axi_U_n_283,control_s_axi_U_n_284,control_s_axi_U_n_285,control_s_axi_U_n_286,control_s_axi_U_n_287,control_s_axi_U_n_288,control_s_axi_U_n_289,control_s_axi_U_n_290,control_s_axi_U_n_291,control_s_axi_U_n_292,control_s_axi_U_n_293,control_s_axi_U_n_294,control_s_axi_U_n_295}),
        .colsW2({control_s_axi_U_n_296,control_s_axi_U_n_297,control_s_axi_U_n_298,control_s_axi_U_n_299,control_s_axi_U_n_300,control_s_axi_U_n_301,control_s_axi_U_n_302,control_s_axi_U_n_303,control_s_axi_U_n_304,control_s_axi_U_n_305,control_s_axi_U_n_306,control_s_axi_U_n_307,control_s_axi_U_n_308,control_s_axi_U_n_309,control_s_axi_U_n_310,control_s_axi_U_n_311,control_s_axi_U_n_312,control_s_axi_U_n_313,control_s_axi_U_n_314,control_s_axi_U_n_315,control_s_axi_U_n_316,control_s_axi_U_n_317,control_s_axi_U_n_318,control_s_axi_U_n_319,control_s_axi_U_n_320,control_s_axi_U_n_321,control_s_axi_U_n_322,control_s_axi_U_n_323,control_s_axi_U_n_324,control_s_axi_U_n_325,control_s_axi_U_n_326,control_s_axi_U_n_327}),
        .colsW3(colsW3),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[6:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDRE \gmem_addr_1_read_reg_15026_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_1_read_reg_15026[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[10]),
        .Q(gmem_addr_1_read_reg_15026[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[11]),
        .Q(gmem_addr_1_read_reg_15026[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[12]),
        .Q(gmem_addr_1_read_reg_15026[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[13]),
        .Q(gmem_addr_1_read_reg_15026[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[14]),
        .Q(gmem_addr_1_read_reg_15026[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[15]),
        .Q(gmem_addr_1_read_reg_15026[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[16]),
        .Q(gmem_addr_1_read_reg_15026[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[17]),
        .Q(gmem_addr_1_read_reg_15026[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[18]),
        .Q(gmem_addr_1_read_reg_15026[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[19]),
        .Q(gmem_addr_1_read_reg_15026[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_1_read_reg_15026[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[20]),
        .Q(gmem_addr_1_read_reg_15026[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[21]),
        .Q(gmem_addr_1_read_reg_15026[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[22]),
        .Q(gmem_addr_1_read_reg_15026[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[23]),
        .Q(gmem_addr_1_read_reg_15026[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[24]),
        .Q(gmem_addr_1_read_reg_15026[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[25]),
        .Q(gmem_addr_1_read_reg_15026[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[26]),
        .Q(gmem_addr_1_read_reg_15026[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[27]),
        .Q(gmem_addr_1_read_reg_15026[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[28]),
        .Q(gmem_addr_1_read_reg_15026[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[29]),
        .Q(gmem_addr_1_read_reg_15026[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_1_read_reg_15026[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[30]),
        .Q(gmem_addr_1_read_reg_15026[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[31]),
        .Q(gmem_addr_1_read_reg_15026[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_1_read_reg_15026[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_1_read_reg_15026[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_1_read_reg_15026[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_1_read_reg_15026[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_1_read_reg_15026[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[8]),
        .Q(gmem_addr_1_read_reg_15026[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_15026_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(gmem_0_RDATA[9]),
        .Q(gmem_addr_1_read_reg_15026[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[10]_i_10 
       (.I0(phi_mul1_reg_4795[4]),
        .I1(zext_ln51_3_reg_14985[4]),
        .O(\gmem_addr_1_reg_15020[10]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[10]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[10]),
        .I1(W2_read_reg_14096[12]),
        .O(\gmem_addr_1_reg_15020[10]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[10]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[9]),
        .I1(W2_read_reg_14096[11]),
        .O(\gmem_addr_1_reg_15020[10]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[10]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[8]),
        .I1(W2_read_reg_14096[10]),
        .O(\gmem_addr_1_reg_15020[10]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[10]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[7]),
        .I1(W2_read_reg_14096[9]),
        .O(\gmem_addr_1_reg_15020[10]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[10]_i_7 
       (.I0(phi_mul1_reg_4795[7]),
        .I1(zext_ln51_3_reg_14985[7]),
        .O(\gmem_addr_1_reg_15020[10]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[10]_i_8 
       (.I0(phi_mul1_reg_4795[6]),
        .I1(zext_ln51_3_reg_14985[6]),
        .O(\gmem_addr_1_reg_15020[10]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[10]_i_9 
       (.I0(phi_mul1_reg_4795[5]),
        .I1(zext_ln51_3_reg_14985[5]),
        .O(\gmem_addr_1_reg_15020[10]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[14]_i_10 
       (.I0(phi_mul1_reg_4795[8]),
        .I1(zext_ln51_3_reg_14985[8]),
        .O(\gmem_addr_1_reg_15020[14]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[14]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[14]),
        .I1(W2_read_reg_14096[16]),
        .O(\gmem_addr_1_reg_15020[14]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[14]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[13]),
        .I1(W2_read_reg_14096[15]),
        .O(\gmem_addr_1_reg_15020[14]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[14]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[12]),
        .I1(W2_read_reg_14096[14]),
        .O(\gmem_addr_1_reg_15020[14]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[14]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[11]),
        .I1(W2_read_reg_14096[13]),
        .O(\gmem_addr_1_reg_15020[14]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[14]_i_7 
       (.I0(phi_mul1_reg_4795[11]),
        .I1(zext_ln51_3_reg_14985[11]),
        .O(\gmem_addr_1_reg_15020[14]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[14]_i_8 
       (.I0(phi_mul1_reg_4795[10]),
        .I1(zext_ln51_3_reg_14985[10]),
        .O(\gmem_addr_1_reg_15020[14]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[14]_i_9 
       (.I0(phi_mul1_reg_4795[9]),
        .I1(zext_ln51_3_reg_14985[9]),
        .O(\gmem_addr_1_reg_15020[14]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[18]_i_10 
       (.I0(phi_mul1_reg_4795[12]),
        .I1(zext_ln51_3_reg_14985[12]),
        .O(\gmem_addr_1_reg_15020[18]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[18]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[18]),
        .I1(W2_read_reg_14096[20]),
        .O(\gmem_addr_1_reg_15020[18]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[18]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[17]),
        .I1(W2_read_reg_14096[19]),
        .O(\gmem_addr_1_reg_15020[18]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[18]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[16]),
        .I1(W2_read_reg_14096[18]),
        .O(\gmem_addr_1_reg_15020[18]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[18]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[15]),
        .I1(W2_read_reg_14096[17]),
        .O(\gmem_addr_1_reg_15020[18]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[18]_i_7 
       (.I0(phi_mul1_reg_4795[15]),
        .I1(zext_ln51_3_reg_14985[15]),
        .O(\gmem_addr_1_reg_15020[18]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[18]_i_8 
       (.I0(phi_mul1_reg_4795[14]),
        .I1(zext_ln51_3_reg_14985[14]),
        .O(\gmem_addr_1_reg_15020[18]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[18]_i_9 
       (.I0(phi_mul1_reg_4795[13]),
        .I1(zext_ln51_3_reg_14985[13]),
        .O(\gmem_addr_1_reg_15020[18]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[22]_i_10 
       (.I0(phi_mul1_reg_4795[16]),
        .I1(zext_ln51_3_reg_14985[16]),
        .O(\gmem_addr_1_reg_15020[22]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[22]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[22]),
        .I1(W2_read_reg_14096[24]),
        .O(\gmem_addr_1_reg_15020[22]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[22]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[21]),
        .I1(W2_read_reg_14096[23]),
        .O(\gmem_addr_1_reg_15020[22]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[22]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[20]),
        .I1(W2_read_reg_14096[22]),
        .O(\gmem_addr_1_reg_15020[22]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[22]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[19]),
        .I1(W2_read_reg_14096[21]),
        .O(\gmem_addr_1_reg_15020[22]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[22]_i_7 
       (.I0(phi_mul1_reg_4795[19]),
        .I1(zext_ln51_3_reg_14985[19]),
        .O(\gmem_addr_1_reg_15020[22]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[22]_i_8 
       (.I0(phi_mul1_reg_4795[18]),
        .I1(zext_ln51_3_reg_14985[18]),
        .O(\gmem_addr_1_reg_15020[22]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[22]_i_9 
       (.I0(phi_mul1_reg_4795[17]),
        .I1(zext_ln51_3_reg_14985[17]),
        .O(\gmem_addr_1_reg_15020[22]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[26]_i_10 
       (.I0(phi_mul1_reg_4795[20]),
        .I1(zext_ln51_3_reg_14985[20]),
        .O(\gmem_addr_1_reg_15020[26]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[26]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[26]),
        .I1(W2_read_reg_14096[28]),
        .O(\gmem_addr_1_reg_15020[26]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[26]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[25]),
        .I1(W2_read_reg_14096[27]),
        .O(\gmem_addr_1_reg_15020[26]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[26]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[24]),
        .I1(W2_read_reg_14096[26]),
        .O(\gmem_addr_1_reg_15020[26]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[26]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[23]),
        .I1(W2_read_reg_14096[25]),
        .O(\gmem_addr_1_reg_15020[26]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[26]_i_7 
       (.I0(phi_mul1_reg_4795[23]),
        .I1(zext_ln51_3_reg_14985[23]),
        .O(\gmem_addr_1_reg_15020[26]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[26]_i_8 
       (.I0(phi_mul1_reg_4795[22]),
        .I1(zext_ln51_3_reg_14985[22]),
        .O(\gmem_addr_1_reg_15020[26]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[26]_i_9 
       (.I0(phi_mul1_reg_4795[21]),
        .I1(zext_ln51_3_reg_14985[21]),
        .O(\gmem_addr_1_reg_15020[26]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[2]_i_2 
       (.I0(add_ln58_3_fu_9754_p2[2]),
        .I1(W2_read_reg_14096[4]),
        .O(\gmem_addr_1_reg_15020[2]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[2]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[1]),
        .I1(W2_read_reg_14096[3]),
        .O(\gmem_addr_1_reg_15020[2]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[2]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[0]),
        .I1(W2_read_reg_14096[2]),
        .O(\gmem_addr_1_reg_15020[2]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[30]_i_10 
       (.I0(phi_mul1_reg_4795[24]),
        .I1(zext_ln51_3_reg_14985[24]),
        .O(\gmem_addr_1_reg_15020[30]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[30]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[30]),
        .I1(W2_read_reg_14096[32]),
        .O(\gmem_addr_1_reg_15020[30]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[30]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[29]),
        .I1(W2_read_reg_14096[31]),
        .O(\gmem_addr_1_reg_15020[30]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[30]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[28]),
        .I1(W2_read_reg_14096[30]),
        .O(\gmem_addr_1_reg_15020[30]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[30]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[27]),
        .I1(W2_read_reg_14096[29]),
        .O(\gmem_addr_1_reg_15020[30]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[30]_i_7 
       (.I0(phi_mul1_reg_4795[27]),
        .I1(zext_ln51_3_reg_14985[27]),
        .O(\gmem_addr_1_reg_15020[30]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[30]_i_8 
       (.I0(phi_mul1_reg_4795[26]),
        .I1(zext_ln51_3_reg_14985[26]),
        .O(\gmem_addr_1_reg_15020[30]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[30]_i_9 
       (.I0(phi_mul1_reg_4795[25]),
        .I1(zext_ln51_3_reg_14985[25]),
        .O(\gmem_addr_1_reg_15020[30]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[34]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[34]),
        .I1(W2_read_reg_14096[36]),
        .O(\gmem_addr_1_reg_15020[34]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[34]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[33]),
        .I1(W2_read_reg_14096[35]),
        .O(\gmem_addr_1_reg_15020[34]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[34]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[32]),
        .I1(W2_read_reg_14096[34]),
        .O(\gmem_addr_1_reg_15020[34]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[34]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[31]),
        .I1(W2_read_reg_14096[33]),
        .O(\gmem_addr_1_reg_15020[34]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[34]_i_7 
       (.I0(phi_mul1_reg_4795[30]),
        .I1(zext_ln51_3_reg_14985[30]),
        .O(\gmem_addr_1_reg_15020[34]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[34]_i_8 
       (.I0(phi_mul1_reg_4795[29]),
        .I1(zext_ln51_3_reg_14985[29]),
        .O(\gmem_addr_1_reg_15020[34]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[34]_i_9 
       (.I0(phi_mul1_reg_4795[28]),
        .I1(zext_ln51_3_reg_14985[28]),
        .O(\gmem_addr_1_reg_15020[34]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[38]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[38]),
        .I1(W2_read_reg_14096[40]),
        .O(\gmem_addr_1_reg_15020[38]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[38]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[37]),
        .I1(W2_read_reg_14096[39]),
        .O(\gmem_addr_1_reg_15020[38]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[38]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[36]),
        .I1(W2_read_reg_14096[38]),
        .O(\gmem_addr_1_reg_15020[38]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[38]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[35]),
        .I1(W2_read_reg_14096[37]),
        .O(\gmem_addr_1_reg_15020[38]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[42]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[42]),
        .I1(W2_read_reg_14096[44]),
        .O(\gmem_addr_1_reg_15020[42]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[42]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[41]),
        .I1(W2_read_reg_14096[43]),
        .O(\gmem_addr_1_reg_15020[42]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[42]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[40]),
        .I1(W2_read_reg_14096[42]),
        .O(\gmem_addr_1_reg_15020[42]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[42]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[39]),
        .I1(W2_read_reg_14096[41]),
        .O(\gmem_addr_1_reg_15020[42]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[46]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[46]),
        .I1(W2_read_reg_14096[48]),
        .O(\gmem_addr_1_reg_15020[46]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[46]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[45]),
        .I1(W2_read_reg_14096[47]),
        .O(\gmem_addr_1_reg_15020[46]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[46]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[44]),
        .I1(W2_read_reg_14096[46]),
        .O(\gmem_addr_1_reg_15020[46]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[46]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[43]),
        .I1(W2_read_reg_14096[45]),
        .O(\gmem_addr_1_reg_15020[46]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[50]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[50]),
        .I1(W2_read_reg_14096[52]),
        .O(\gmem_addr_1_reg_15020[50]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[50]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[49]),
        .I1(W2_read_reg_14096[51]),
        .O(\gmem_addr_1_reg_15020[50]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[50]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[48]),
        .I1(W2_read_reg_14096[50]),
        .O(\gmem_addr_1_reg_15020[50]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[50]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[47]),
        .I1(W2_read_reg_14096[49]),
        .O(\gmem_addr_1_reg_15020[50]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[54]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[54]),
        .I1(W2_read_reg_14096[56]),
        .O(\gmem_addr_1_reg_15020[54]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[54]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[53]),
        .I1(W2_read_reg_14096[55]),
        .O(\gmem_addr_1_reg_15020[54]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[54]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[52]),
        .I1(W2_read_reg_14096[54]),
        .O(\gmem_addr_1_reg_15020[54]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[54]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[51]),
        .I1(W2_read_reg_14096[53]),
        .O(\gmem_addr_1_reg_15020[54]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[58]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[58]),
        .I1(W2_read_reg_14096[60]),
        .O(\gmem_addr_1_reg_15020[58]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[58]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[57]),
        .I1(W2_read_reg_14096[59]),
        .O(\gmem_addr_1_reg_15020[58]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[58]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[56]),
        .I1(W2_read_reg_14096[58]),
        .O(\gmem_addr_1_reg_15020[58]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[58]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[55]),
        .I1(W2_read_reg_14096[57]),
        .O(\gmem_addr_1_reg_15020[58]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[61]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[61]),
        .I1(W2_read_reg_14096[63]),
        .O(\gmem_addr_1_reg_15020[61]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[61]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[60]),
        .I1(W2_read_reg_14096[62]),
        .O(\gmem_addr_1_reg_15020[61]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[61]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[59]),
        .I1(W2_read_reg_14096[61]),
        .O(\gmem_addr_1_reg_15020[61]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[6]_i_10 
       (.I0(phi_mul1_reg_4795[0]),
        .I1(trunc_ln51_1_reg_14990[0]),
        .O(\gmem_addr_1_reg_15020[6]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[6]_i_3 
       (.I0(add_ln58_3_fu_9754_p2[6]),
        .I1(W2_read_reg_14096[8]),
        .O(\gmem_addr_1_reg_15020[6]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[6]_i_4 
       (.I0(add_ln58_3_fu_9754_p2[5]),
        .I1(W2_read_reg_14096[7]),
        .O(\gmem_addr_1_reg_15020[6]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[6]_i_5 
       (.I0(add_ln58_3_fu_9754_p2[4]),
        .I1(W2_read_reg_14096[6]),
        .O(\gmem_addr_1_reg_15020[6]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[6]_i_6 
       (.I0(add_ln58_3_fu_9754_p2[3]),
        .I1(W2_read_reg_14096[5]),
        .O(\gmem_addr_1_reg_15020[6]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[6]_i_7 
       (.I0(phi_mul1_reg_4795[3]),
        .I1(zext_ln51_3_reg_14985[3]),
        .O(\gmem_addr_1_reg_15020[6]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[6]_i_8 
       (.I0(phi_mul1_reg_4795[2]),
        .I1(zext_ln51_3_reg_14985[2]),
        .O(\gmem_addr_1_reg_15020[6]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_15020[6]_i_9 
       (.I0(phi_mul1_reg_4795[1]),
        .I1(trunc_ln51_1_reg_14990[1]),
        .O(\gmem_addr_1_reg_15020[6]_i_9_n_4 ));
  FDRE \gmem_addr_1_reg_15020_reg[0] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[0]),
        .Q(gmem_addr_1_reg_15020[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[10] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[10]),
        .Q(gmem_addr_1_reg_15020[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[10]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[6]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[10]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[10]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[10]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[10]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[10:7]),
        .O(sext_ln58_1_fu_9782_p1[10:7]),
        .S({\gmem_addr_1_reg_15020[10]_i_3_n_4 ,\gmem_addr_1_reg_15020[10]_i_4_n_4 ,\gmem_addr_1_reg_15020[10]_i_5_n_4 ,\gmem_addr_1_reg_15020[10]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[10]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[6]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[10]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[10]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[10]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[10]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[7:4]),
        .O(add_ln58_3_fu_9754_p2[7:4]),
        .S({\gmem_addr_1_reg_15020[10]_i_7_n_4 ,\gmem_addr_1_reg_15020[10]_i_8_n_4 ,\gmem_addr_1_reg_15020[10]_i_9_n_4 ,\gmem_addr_1_reg_15020[10]_i_10_n_4 }));
  FDRE \gmem_addr_1_reg_15020_reg[11] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[11]),
        .Q(gmem_addr_1_reg_15020[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[12] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[12]),
        .Q(gmem_addr_1_reg_15020[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[13] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[13]),
        .Q(gmem_addr_1_reg_15020[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[14] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[14]),
        .Q(gmem_addr_1_reg_15020[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[14]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[10]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[14]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[14]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[14]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[14]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[14:11]),
        .O(sext_ln58_1_fu_9782_p1[14:11]),
        .S({\gmem_addr_1_reg_15020[14]_i_3_n_4 ,\gmem_addr_1_reg_15020[14]_i_4_n_4 ,\gmem_addr_1_reg_15020[14]_i_5_n_4 ,\gmem_addr_1_reg_15020[14]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[14]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[10]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[14]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[14]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[14]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[14]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[11:8]),
        .O(add_ln58_3_fu_9754_p2[11:8]),
        .S({\gmem_addr_1_reg_15020[14]_i_7_n_4 ,\gmem_addr_1_reg_15020[14]_i_8_n_4 ,\gmem_addr_1_reg_15020[14]_i_9_n_4 ,\gmem_addr_1_reg_15020[14]_i_10_n_4 }));
  FDRE \gmem_addr_1_reg_15020_reg[15] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[15]),
        .Q(gmem_addr_1_reg_15020[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[16] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[16]),
        .Q(gmem_addr_1_reg_15020[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[17] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[17]),
        .Q(gmem_addr_1_reg_15020[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[18] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[18]),
        .Q(gmem_addr_1_reg_15020[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[18]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[14]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[18]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[18]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[18]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[18]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[18:15]),
        .O(sext_ln58_1_fu_9782_p1[18:15]),
        .S({\gmem_addr_1_reg_15020[18]_i_3_n_4 ,\gmem_addr_1_reg_15020[18]_i_4_n_4 ,\gmem_addr_1_reg_15020[18]_i_5_n_4 ,\gmem_addr_1_reg_15020[18]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[18]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[14]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[18]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[18]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[18]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[18]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[15:12]),
        .O(add_ln58_3_fu_9754_p2[15:12]),
        .S({\gmem_addr_1_reg_15020[18]_i_7_n_4 ,\gmem_addr_1_reg_15020[18]_i_8_n_4 ,\gmem_addr_1_reg_15020[18]_i_9_n_4 ,\gmem_addr_1_reg_15020[18]_i_10_n_4 }));
  FDRE \gmem_addr_1_reg_15020_reg[19] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[19]),
        .Q(gmem_addr_1_reg_15020[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[1] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[1]),
        .Q(gmem_addr_1_reg_15020[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[20] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[20]),
        .Q(gmem_addr_1_reg_15020[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[21] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[21]),
        .Q(gmem_addr_1_reg_15020[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[22] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[22]),
        .Q(gmem_addr_1_reg_15020[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[22]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[18]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[22]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[22]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[22]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[22]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[22:19]),
        .O(sext_ln58_1_fu_9782_p1[22:19]),
        .S({\gmem_addr_1_reg_15020[22]_i_3_n_4 ,\gmem_addr_1_reg_15020[22]_i_4_n_4 ,\gmem_addr_1_reg_15020[22]_i_5_n_4 ,\gmem_addr_1_reg_15020[22]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[22]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[18]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[22]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[22]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[22]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[22]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[19:16]),
        .O(add_ln58_3_fu_9754_p2[19:16]),
        .S({\gmem_addr_1_reg_15020[22]_i_7_n_4 ,\gmem_addr_1_reg_15020[22]_i_8_n_4 ,\gmem_addr_1_reg_15020[22]_i_9_n_4 ,\gmem_addr_1_reg_15020[22]_i_10_n_4 }));
  FDRE \gmem_addr_1_reg_15020_reg[23] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[23]),
        .Q(gmem_addr_1_reg_15020[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[24] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[24]),
        .Q(gmem_addr_1_reg_15020[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[25] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[25]),
        .Q(gmem_addr_1_reg_15020[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[26] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[26]),
        .Q(gmem_addr_1_reg_15020[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[26]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[22]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[26]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[26]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[26]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[26]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[26:23]),
        .O(sext_ln58_1_fu_9782_p1[26:23]),
        .S({\gmem_addr_1_reg_15020[26]_i_3_n_4 ,\gmem_addr_1_reg_15020[26]_i_4_n_4 ,\gmem_addr_1_reg_15020[26]_i_5_n_4 ,\gmem_addr_1_reg_15020[26]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[26]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[22]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[26]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[26]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[26]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[26]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[23:20]),
        .O(add_ln58_3_fu_9754_p2[23:20]),
        .S({\gmem_addr_1_reg_15020[26]_i_7_n_4 ,\gmem_addr_1_reg_15020[26]_i_8_n_4 ,\gmem_addr_1_reg_15020[26]_i_9_n_4 ,\gmem_addr_1_reg_15020[26]_i_10_n_4 }));
  FDRE \gmem_addr_1_reg_15020_reg[27] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[27]),
        .Q(gmem_addr_1_reg_15020[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[28] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[28]),
        .Q(gmem_addr_1_reg_15020[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[29] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[29]),
        .Q(gmem_addr_1_reg_15020[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[2] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[2]),
        .Q(gmem_addr_1_reg_15020[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_15020_reg[2]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[2]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[2]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[2]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({add_ln58_3_fu_9754_p2[2:0],1'b0}),
        .O({sext_ln58_1_fu_9782_p1[2:0],\NLW_gmem_addr_1_reg_15020_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_1_reg_15020[2]_i_2_n_4 ,\gmem_addr_1_reg_15020[2]_i_3_n_4 ,\gmem_addr_1_reg_15020[2]_i_4_n_4 ,W2_read_reg_14096[1]}));
  FDRE \gmem_addr_1_reg_15020_reg[30] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[30]),
        .Q(gmem_addr_1_reg_15020[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[30]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[26]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[30]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[30]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[30]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[30]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[30:27]),
        .O(sext_ln58_1_fu_9782_p1[30:27]),
        .S({\gmem_addr_1_reg_15020[30]_i_3_n_4 ,\gmem_addr_1_reg_15020[30]_i_4_n_4 ,\gmem_addr_1_reg_15020[30]_i_5_n_4 ,\gmem_addr_1_reg_15020[30]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[30]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[26]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[30]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[30]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[30]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[30]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[27:24]),
        .O(add_ln58_3_fu_9754_p2[27:24]),
        .S({\gmem_addr_1_reg_15020[30]_i_7_n_4 ,\gmem_addr_1_reg_15020[30]_i_8_n_4 ,\gmem_addr_1_reg_15020[30]_i_9_n_4 ,\gmem_addr_1_reg_15020[30]_i_10_n_4 }));
  FDRE \gmem_addr_1_reg_15020_reg[31] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[31]),
        .Q(gmem_addr_1_reg_15020[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[32] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[32]),
        .Q(gmem_addr_1_reg_15020[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[33] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[33]),
        .Q(gmem_addr_1_reg_15020[33]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[34] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[34]),
        .Q(gmem_addr_1_reg_15020[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[34]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[30]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[34]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[34]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[34]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[34]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[34:31]),
        .O(sext_ln58_1_fu_9782_p1[34:31]),
        .S({\gmem_addr_1_reg_15020[34]_i_3_n_4 ,\gmem_addr_1_reg_15020[34]_i_4_n_4 ,\gmem_addr_1_reg_15020[34]_i_5_n_4 ,\gmem_addr_1_reg_15020[34]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[34]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[30]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[34]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[34]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[34]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[34]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[31:28]),
        .O(add_ln58_3_fu_9754_p2[31:28]),
        .S({phi_mul1_reg_4795[31],\gmem_addr_1_reg_15020[34]_i_7_n_4 ,\gmem_addr_1_reg_15020[34]_i_8_n_4 ,\gmem_addr_1_reg_15020[34]_i_9_n_4 }));
  FDRE \gmem_addr_1_reg_15020_reg[35] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[35]),
        .Q(gmem_addr_1_reg_15020[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[36] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[36]),
        .Q(gmem_addr_1_reg_15020[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[37] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[37]),
        .Q(gmem_addr_1_reg_15020[37]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[38] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[38]),
        .Q(gmem_addr_1_reg_15020[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[38]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[34]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[38]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[38]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[38]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[38]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[38:35]),
        .O(sext_ln58_1_fu_9782_p1[38:35]),
        .S({\gmem_addr_1_reg_15020[38]_i_3_n_4 ,\gmem_addr_1_reg_15020[38]_i_4_n_4 ,\gmem_addr_1_reg_15020[38]_i_5_n_4 ,\gmem_addr_1_reg_15020[38]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[38]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[34]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[38]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[38]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[38]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[38]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[35:32]),
        .O(add_ln58_3_fu_9754_p2[35:32]),
        .S(phi_mul1_reg_4795[35:32]));
  FDRE \gmem_addr_1_reg_15020_reg[39] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[39]),
        .Q(gmem_addr_1_reg_15020[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[3] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[3]),
        .Q(gmem_addr_1_reg_15020[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[40] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[40]),
        .Q(gmem_addr_1_reg_15020[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[41] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[41]),
        .Q(gmem_addr_1_reg_15020[41]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[42] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[42]),
        .Q(gmem_addr_1_reg_15020[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[42]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[38]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[42]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[42]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[42]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[42]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[42:39]),
        .O(sext_ln58_1_fu_9782_p1[42:39]),
        .S({\gmem_addr_1_reg_15020[42]_i_3_n_4 ,\gmem_addr_1_reg_15020[42]_i_4_n_4 ,\gmem_addr_1_reg_15020[42]_i_5_n_4 ,\gmem_addr_1_reg_15020[42]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[42]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[38]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[42]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[42]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[42]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[42]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[39:36]),
        .O(add_ln58_3_fu_9754_p2[39:36]),
        .S(phi_mul1_reg_4795[39:36]));
  FDRE \gmem_addr_1_reg_15020_reg[43] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[43]),
        .Q(gmem_addr_1_reg_15020[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[44] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[44]),
        .Q(gmem_addr_1_reg_15020[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[45] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[45]),
        .Q(gmem_addr_1_reg_15020[45]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[46] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[46]),
        .Q(gmem_addr_1_reg_15020[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[46]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[42]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[46]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[46]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[46]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[46]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[46:43]),
        .O(sext_ln58_1_fu_9782_p1[46:43]),
        .S({\gmem_addr_1_reg_15020[46]_i_3_n_4 ,\gmem_addr_1_reg_15020[46]_i_4_n_4 ,\gmem_addr_1_reg_15020[46]_i_5_n_4 ,\gmem_addr_1_reg_15020[46]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[46]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[42]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[46]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[46]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[46]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[46]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[43:40]),
        .O(add_ln58_3_fu_9754_p2[43:40]),
        .S(phi_mul1_reg_4795[43:40]));
  FDRE \gmem_addr_1_reg_15020_reg[47] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[47]),
        .Q(gmem_addr_1_reg_15020[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[48] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[48]),
        .Q(gmem_addr_1_reg_15020[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[49] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[49]),
        .Q(gmem_addr_1_reg_15020[49]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[4] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[4]),
        .Q(gmem_addr_1_reg_15020[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[50] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[50]),
        .Q(gmem_addr_1_reg_15020[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[50]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[46]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[50]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[50]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[50]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[50]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[50:47]),
        .O(sext_ln58_1_fu_9782_p1[50:47]),
        .S({\gmem_addr_1_reg_15020[50]_i_3_n_4 ,\gmem_addr_1_reg_15020[50]_i_4_n_4 ,\gmem_addr_1_reg_15020[50]_i_5_n_4 ,\gmem_addr_1_reg_15020[50]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[50]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[46]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[50]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[50]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[50]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[50]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[47:44]),
        .O(add_ln58_3_fu_9754_p2[47:44]),
        .S(phi_mul1_reg_4795[47:44]));
  FDRE \gmem_addr_1_reg_15020_reg[51] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[51]),
        .Q(gmem_addr_1_reg_15020[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[52] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[52]),
        .Q(gmem_addr_1_reg_15020[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[53] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[53]),
        .Q(gmem_addr_1_reg_15020[53]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[54] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[54]),
        .Q(gmem_addr_1_reg_15020[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[54]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[50]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[54]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[54]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[54]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[54]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[54:51]),
        .O(sext_ln58_1_fu_9782_p1[54:51]),
        .S({\gmem_addr_1_reg_15020[54]_i_3_n_4 ,\gmem_addr_1_reg_15020[54]_i_4_n_4 ,\gmem_addr_1_reg_15020[54]_i_5_n_4 ,\gmem_addr_1_reg_15020[54]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[54]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[50]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[54]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[54]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[54]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[54]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[51:48]),
        .O(add_ln58_3_fu_9754_p2[51:48]),
        .S(phi_mul1_reg_4795[51:48]));
  FDRE \gmem_addr_1_reg_15020_reg[55] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[55]),
        .Q(gmem_addr_1_reg_15020[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[56] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[56]),
        .Q(gmem_addr_1_reg_15020[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[57] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[57]),
        .Q(gmem_addr_1_reg_15020[57]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[58] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[58]),
        .Q(gmem_addr_1_reg_15020[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[58]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[54]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[58]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[58]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[58]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[58]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[58:55]),
        .O(sext_ln58_1_fu_9782_p1[58:55]),
        .S({\gmem_addr_1_reg_15020[58]_i_3_n_4 ,\gmem_addr_1_reg_15020[58]_i_4_n_4 ,\gmem_addr_1_reg_15020[58]_i_5_n_4 ,\gmem_addr_1_reg_15020[58]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[58]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[54]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[58]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[58]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[58]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[58]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[55:52]),
        .O(add_ln58_3_fu_9754_p2[55:52]),
        .S(phi_mul1_reg_4795[55:52]));
  FDRE \gmem_addr_1_reg_15020_reg[59] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[59]),
        .Q(gmem_addr_1_reg_15020[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[5] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[5]),
        .Q(gmem_addr_1_reg_15020[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[60] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[60]),
        .Q(gmem_addr_1_reg_15020[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[61] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[61]),
        .Q(gmem_addr_1_reg_15020[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[61]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[58]_i_1_n_4 ),
        .CO({\NLW_gmem_addr_1_reg_15020_reg[61]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_1_reg_15020_reg[61]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[61]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln58_3_fu_9754_p2[60:59]}),
        .O({\NLW_gmem_addr_1_reg_15020_reg[61]_i_1_O_UNCONNECTED [3],sext_ln58_1_fu_9782_p1[61:59]}),
        .S({1'b0,\gmem_addr_1_reg_15020[61]_i_4_n_4 ,\gmem_addr_1_reg_15020[61]_i_5_n_4 ,\gmem_addr_1_reg_15020[61]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[61]_i_2 
       (.CI(\gmem_addr_1_reg_15020_reg[61]_i_3_n_4 ),
        .CO({\NLW_gmem_addr_1_reg_15020_reg[61]_i_2_CO_UNCONNECTED [3:1],\gmem_addr_1_reg_15020_reg[61]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul1_reg_4795[60]}),
        .O({\NLW_gmem_addr_1_reg_15020_reg[61]_i_2_O_UNCONNECTED [3:2],add_ln58_3_fu_9754_p2[61:60]}),
        .S({1'b0,1'b0,phi_mul1_reg_4795[61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[61]_i_3 
       (.CI(\gmem_addr_1_reg_15020_reg[58]_i_2_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[61]_i_3_n_4 ,\gmem_addr_1_reg_15020_reg[61]_i_3_n_5 ,\gmem_addr_1_reg_15020_reg[61]_i_3_n_6 ,\gmem_addr_1_reg_15020_reg[61]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[59:56]),
        .O(add_ln58_3_fu_9754_p2[59:56]),
        .S(phi_mul1_reg_4795[59:56]));
  FDRE \gmem_addr_1_reg_15020_reg[6] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[6]),
        .Q(gmem_addr_1_reg_15020[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[6]_i_1 
       (.CI(\gmem_addr_1_reg_15020_reg[2]_i_1_n_4 ),
        .CO({\gmem_addr_1_reg_15020_reg[6]_i_1_n_4 ,\gmem_addr_1_reg_15020_reg[6]_i_1_n_5 ,\gmem_addr_1_reg_15020_reg[6]_i_1_n_6 ,\gmem_addr_1_reg_15020_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_3_fu_9754_p2[6:3]),
        .O(sext_ln58_1_fu_9782_p1[6:3]),
        .S({\gmem_addr_1_reg_15020[6]_i_3_n_4 ,\gmem_addr_1_reg_15020[6]_i_4_n_4 ,\gmem_addr_1_reg_15020[6]_i_5_n_4 ,\gmem_addr_1_reg_15020[6]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_15020_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_15020_reg[6]_i_2_n_4 ,\gmem_addr_1_reg_15020_reg[6]_i_2_n_5 ,\gmem_addr_1_reg_15020_reg[6]_i_2_n_6 ,\gmem_addr_1_reg_15020_reg[6]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_4795[3:0]),
        .O(add_ln58_3_fu_9754_p2[3:0]),
        .S({\gmem_addr_1_reg_15020[6]_i_7_n_4 ,\gmem_addr_1_reg_15020[6]_i_8_n_4 ,\gmem_addr_1_reg_15020[6]_i_9_n_4 ,\gmem_addr_1_reg_15020[6]_i_10_n_4 }));
  FDRE \gmem_addr_1_reg_15020_reg[7] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[7]),
        .Q(gmem_addr_1_reg_15020[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[8] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[8]),
        .Q(gmem_addr_1_reg_15020[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_15020_reg[9] 
       (.C(ap_clk),
        .CE(layer2_activations_4_ce0_local),
        .D(sext_ln58_1_fu_9782_p1[9]),
        .Q(gmem_addr_1_reg_15020[9]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_2_read_reg_15104[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[10]),
        .Q(gmem_addr_2_read_reg_15104[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[11]),
        .Q(gmem_addr_2_read_reg_15104[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[12]),
        .Q(gmem_addr_2_read_reg_15104[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[13]),
        .Q(gmem_addr_2_read_reg_15104[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[14]),
        .Q(gmem_addr_2_read_reg_15104[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[15]),
        .Q(gmem_addr_2_read_reg_15104[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[16]),
        .Q(gmem_addr_2_read_reg_15104[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[17]),
        .Q(gmem_addr_2_read_reg_15104[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[18]),
        .Q(gmem_addr_2_read_reg_15104[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[19]),
        .Q(gmem_addr_2_read_reg_15104[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_2_read_reg_15104[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[20]),
        .Q(gmem_addr_2_read_reg_15104[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[21]),
        .Q(gmem_addr_2_read_reg_15104[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[22]),
        .Q(gmem_addr_2_read_reg_15104[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[23]),
        .Q(gmem_addr_2_read_reg_15104[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[24]),
        .Q(gmem_addr_2_read_reg_15104[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[25]),
        .Q(gmem_addr_2_read_reg_15104[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[26]),
        .Q(gmem_addr_2_read_reg_15104[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[27]),
        .Q(gmem_addr_2_read_reg_15104[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[28]),
        .Q(gmem_addr_2_read_reg_15104[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[29]),
        .Q(gmem_addr_2_read_reg_15104[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_2_read_reg_15104[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[30]),
        .Q(gmem_addr_2_read_reg_15104[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[31]),
        .Q(gmem_addr_2_read_reg_15104[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_2_read_reg_15104[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_2_read_reg_15104[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_2_read_reg_15104[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_2_read_reg_15104[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_2_read_reg_15104[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[8]),
        .Q(gmem_addr_2_read_reg_15104[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_15104_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(gmem_0_RDATA[9]),
        .Q(gmem_addr_2_read_reg_15104[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[10]_i_10 
       (.I0(phi_mul3_reg_6365[4]),
        .I1(zext_ln51_7_reg_15075[4]),
        .O(\gmem_addr_2_reg_15098[10]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[10]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[10]),
        .I1(W3_read_reg_14091[12]),
        .O(\gmem_addr_2_reg_15098[10]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[10]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[9]),
        .I1(W3_read_reg_14091[11]),
        .O(\gmem_addr_2_reg_15098[10]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[10]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[8]),
        .I1(W3_read_reg_14091[10]),
        .O(\gmem_addr_2_reg_15098[10]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[10]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[7]),
        .I1(W3_read_reg_14091[9]),
        .O(\gmem_addr_2_reg_15098[10]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[10]_i_7 
       (.I0(phi_mul3_reg_6365[7]),
        .I1(zext_ln51_7_reg_15075[7]),
        .O(\gmem_addr_2_reg_15098[10]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[10]_i_8 
       (.I0(phi_mul3_reg_6365[6]),
        .I1(zext_ln51_7_reg_15075[6]),
        .O(\gmem_addr_2_reg_15098[10]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[10]_i_9 
       (.I0(phi_mul3_reg_6365[5]),
        .I1(zext_ln51_7_reg_15075[5]),
        .O(\gmem_addr_2_reg_15098[10]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[14]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[14]),
        .I1(W3_read_reg_14091[16]),
        .O(\gmem_addr_2_reg_15098[14]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[14]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[13]),
        .I1(W3_read_reg_14091[15]),
        .O(\gmem_addr_2_reg_15098[14]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[14]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[12]),
        .I1(W3_read_reg_14091[14]),
        .O(\gmem_addr_2_reg_15098[14]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[14]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[11]),
        .I1(W3_read_reg_14091[13]),
        .O(\gmem_addr_2_reg_15098[14]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[18]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[18]),
        .I1(W3_read_reg_14091[20]),
        .O(\gmem_addr_2_reg_15098[18]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[18]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[17]),
        .I1(W3_read_reg_14091[19]),
        .O(\gmem_addr_2_reg_15098[18]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[18]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[16]),
        .I1(W3_read_reg_14091[18]),
        .O(\gmem_addr_2_reg_15098[18]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[18]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[15]),
        .I1(W3_read_reg_14091[17]),
        .O(\gmem_addr_2_reg_15098[18]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[22]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[22]),
        .I1(W3_read_reg_14091[24]),
        .O(\gmem_addr_2_reg_15098[22]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[22]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[21]),
        .I1(W3_read_reg_14091[23]),
        .O(\gmem_addr_2_reg_15098[22]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[22]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[20]),
        .I1(W3_read_reg_14091[22]),
        .O(\gmem_addr_2_reg_15098[22]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[22]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[19]),
        .I1(W3_read_reg_14091[21]),
        .O(\gmem_addr_2_reg_15098[22]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[26]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[26]),
        .I1(W3_read_reg_14091[28]),
        .O(\gmem_addr_2_reg_15098[26]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[26]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[25]),
        .I1(W3_read_reg_14091[27]),
        .O(\gmem_addr_2_reg_15098[26]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[26]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[24]),
        .I1(W3_read_reg_14091[26]),
        .O(\gmem_addr_2_reg_15098[26]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[26]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[23]),
        .I1(W3_read_reg_14091[25]),
        .O(\gmem_addr_2_reg_15098[26]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[2]_i_2 
       (.I0(add_ln58_6_fu_10919_p2[2]),
        .I1(W3_read_reg_14091[4]),
        .O(\gmem_addr_2_reg_15098[2]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[2]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[1]),
        .I1(W3_read_reg_14091[3]),
        .O(\gmem_addr_2_reg_15098[2]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[2]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[0]),
        .I1(W3_read_reg_14091[2]),
        .O(\gmem_addr_2_reg_15098[2]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[30]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[30]),
        .I1(W3_read_reg_14091[32]),
        .O(\gmem_addr_2_reg_15098[30]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[30]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[29]),
        .I1(W3_read_reg_14091[31]),
        .O(\gmem_addr_2_reg_15098[30]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[30]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[28]),
        .I1(W3_read_reg_14091[30]),
        .O(\gmem_addr_2_reg_15098[30]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[30]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[27]),
        .I1(W3_read_reg_14091[29]),
        .O(\gmem_addr_2_reg_15098[30]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[34]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[34]),
        .I1(W3_read_reg_14091[36]),
        .O(\gmem_addr_2_reg_15098[34]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[34]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[33]),
        .I1(W3_read_reg_14091[35]),
        .O(\gmem_addr_2_reg_15098[34]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[34]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[32]),
        .I1(W3_read_reg_14091[34]),
        .O(\gmem_addr_2_reg_15098[34]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[34]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[31]),
        .I1(W3_read_reg_14091[33]),
        .O(\gmem_addr_2_reg_15098[34]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[38]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[38]),
        .I1(W3_read_reg_14091[40]),
        .O(\gmem_addr_2_reg_15098[38]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[38]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[37]),
        .I1(W3_read_reg_14091[39]),
        .O(\gmem_addr_2_reg_15098[38]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[38]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[36]),
        .I1(W3_read_reg_14091[38]),
        .O(\gmem_addr_2_reg_15098[38]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[38]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[35]),
        .I1(W3_read_reg_14091[37]),
        .O(\gmem_addr_2_reg_15098[38]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[42]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[42]),
        .I1(W3_read_reg_14091[44]),
        .O(\gmem_addr_2_reg_15098[42]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[42]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[41]),
        .I1(W3_read_reg_14091[43]),
        .O(\gmem_addr_2_reg_15098[42]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[42]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[40]),
        .I1(W3_read_reg_14091[42]),
        .O(\gmem_addr_2_reg_15098[42]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[42]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[39]),
        .I1(W3_read_reg_14091[41]),
        .O(\gmem_addr_2_reg_15098[42]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[46]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[46]),
        .I1(W3_read_reg_14091[48]),
        .O(\gmem_addr_2_reg_15098[46]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[46]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[45]),
        .I1(W3_read_reg_14091[47]),
        .O(\gmem_addr_2_reg_15098[46]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[46]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[44]),
        .I1(W3_read_reg_14091[46]),
        .O(\gmem_addr_2_reg_15098[46]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[46]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[43]),
        .I1(W3_read_reg_14091[45]),
        .O(\gmem_addr_2_reg_15098[46]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[50]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[50]),
        .I1(W3_read_reg_14091[52]),
        .O(\gmem_addr_2_reg_15098[50]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[50]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[49]),
        .I1(W3_read_reg_14091[51]),
        .O(\gmem_addr_2_reg_15098[50]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[50]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[48]),
        .I1(W3_read_reg_14091[50]),
        .O(\gmem_addr_2_reg_15098[50]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[50]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[47]),
        .I1(W3_read_reg_14091[49]),
        .O(\gmem_addr_2_reg_15098[50]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[54]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[54]),
        .I1(W3_read_reg_14091[56]),
        .O(\gmem_addr_2_reg_15098[54]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[54]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[53]),
        .I1(W3_read_reg_14091[55]),
        .O(\gmem_addr_2_reg_15098[54]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[54]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[52]),
        .I1(W3_read_reg_14091[54]),
        .O(\gmem_addr_2_reg_15098[54]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[54]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[51]),
        .I1(W3_read_reg_14091[53]),
        .O(\gmem_addr_2_reg_15098[54]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[58]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[58]),
        .I1(W3_read_reg_14091[60]),
        .O(\gmem_addr_2_reg_15098[58]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[58]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[57]),
        .I1(W3_read_reg_14091[59]),
        .O(\gmem_addr_2_reg_15098[58]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[58]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[56]),
        .I1(W3_read_reg_14091[58]),
        .O(\gmem_addr_2_reg_15098[58]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[58]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[55]),
        .I1(W3_read_reg_14091[57]),
        .O(\gmem_addr_2_reg_15098[58]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[61]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[61]),
        .I1(W3_read_reg_14091[63]),
        .O(\gmem_addr_2_reg_15098[61]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[61]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[60]),
        .I1(W3_read_reg_14091[62]),
        .O(\gmem_addr_2_reg_15098[61]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[61]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[59]),
        .I1(W3_read_reg_14091[61]),
        .O(\gmem_addr_2_reg_15098[61]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[6]_i_10 
       (.I0(phi_mul3_reg_6365[0]),
        .I1(zext_ln51_7_reg_15075[0]),
        .O(\gmem_addr_2_reg_15098[6]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[6]_i_3 
       (.I0(add_ln58_6_fu_10919_p2[6]),
        .I1(W3_read_reg_14091[8]),
        .O(\gmem_addr_2_reg_15098[6]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[6]_i_4 
       (.I0(add_ln58_6_fu_10919_p2[5]),
        .I1(W3_read_reg_14091[7]),
        .O(\gmem_addr_2_reg_15098[6]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[6]_i_5 
       (.I0(add_ln58_6_fu_10919_p2[4]),
        .I1(W3_read_reg_14091[6]),
        .O(\gmem_addr_2_reg_15098[6]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[6]_i_6 
       (.I0(add_ln58_6_fu_10919_p2[3]),
        .I1(W3_read_reg_14091[5]),
        .O(\gmem_addr_2_reg_15098[6]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[6]_i_7 
       (.I0(phi_mul3_reg_6365[3]),
        .I1(zext_ln51_7_reg_15075[3]),
        .O(\gmem_addr_2_reg_15098[6]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[6]_i_8 
       (.I0(phi_mul3_reg_6365[2]),
        .I1(zext_ln51_7_reg_15075[2]),
        .O(\gmem_addr_2_reg_15098[6]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_15098[6]_i_9 
       (.I0(phi_mul3_reg_6365[1]),
        .I1(zext_ln51_7_reg_15075[1]),
        .O(\gmem_addr_2_reg_15098[6]_i_9_n_4 ));
  FDRE \gmem_addr_2_reg_15098_reg[0] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[0]),
        .Q(gmem_addr_2_reg_15098[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[10] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[10]),
        .Q(gmem_addr_2_reg_15098[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[10]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[6]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[10]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[10]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[10]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[10]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[10:7]),
        .O(sext_ln58_2_fu_10947_p1[10:7]),
        .S({\gmem_addr_2_reg_15098[10]_i_3_n_4 ,\gmem_addr_2_reg_15098[10]_i_4_n_4 ,\gmem_addr_2_reg_15098[10]_i_5_n_4 ,\gmem_addr_2_reg_15098[10]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[10]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[6]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[10]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[10]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[10]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[10]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[7:4]),
        .O(add_ln58_6_fu_10919_p2[7:4]),
        .S({\gmem_addr_2_reg_15098[10]_i_7_n_4 ,\gmem_addr_2_reg_15098[10]_i_8_n_4 ,\gmem_addr_2_reg_15098[10]_i_9_n_4 ,\gmem_addr_2_reg_15098[10]_i_10_n_4 }));
  FDRE \gmem_addr_2_reg_15098_reg[11] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[11]),
        .Q(gmem_addr_2_reg_15098[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[12] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[12]),
        .Q(gmem_addr_2_reg_15098[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[13] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[13]),
        .Q(gmem_addr_2_reg_15098[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[14] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[14]),
        .Q(gmem_addr_2_reg_15098[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[14]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[10]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[14]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[14]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[14]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[14]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[14:11]),
        .O(sext_ln58_2_fu_10947_p1[14:11]),
        .S({\gmem_addr_2_reg_15098[14]_i_3_n_4 ,\gmem_addr_2_reg_15098[14]_i_4_n_4 ,\gmem_addr_2_reg_15098[14]_i_5_n_4 ,\gmem_addr_2_reg_15098[14]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[14]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[10]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[14]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[14]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[14]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[14]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[11:8]),
        .O(add_ln58_6_fu_10919_p2[11:8]),
        .S(phi_mul3_reg_6365[11:8]));
  FDRE \gmem_addr_2_reg_15098_reg[15] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[15]),
        .Q(gmem_addr_2_reg_15098[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[16] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[16]),
        .Q(gmem_addr_2_reg_15098[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[17] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[17]),
        .Q(gmem_addr_2_reg_15098[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[18] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[18]),
        .Q(gmem_addr_2_reg_15098[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[18]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[14]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[18]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[18]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[18]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[18]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[18:15]),
        .O(sext_ln58_2_fu_10947_p1[18:15]),
        .S({\gmem_addr_2_reg_15098[18]_i_3_n_4 ,\gmem_addr_2_reg_15098[18]_i_4_n_4 ,\gmem_addr_2_reg_15098[18]_i_5_n_4 ,\gmem_addr_2_reg_15098[18]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[18]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[14]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[18]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[18]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[18]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[18]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[15:12]),
        .O(add_ln58_6_fu_10919_p2[15:12]),
        .S(phi_mul3_reg_6365[15:12]));
  FDRE \gmem_addr_2_reg_15098_reg[19] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[19]),
        .Q(gmem_addr_2_reg_15098[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[1] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[1]),
        .Q(gmem_addr_2_reg_15098[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[20] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[20]),
        .Q(gmem_addr_2_reg_15098[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[21] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[21]),
        .Q(gmem_addr_2_reg_15098[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[22] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[22]),
        .Q(gmem_addr_2_reg_15098[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[22]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[18]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[22]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[22]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[22]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[22]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[22:19]),
        .O(sext_ln58_2_fu_10947_p1[22:19]),
        .S({\gmem_addr_2_reg_15098[22]_i_3_n_4 ,\gmem_addr_2_reg_15098[22]_i_4_n_4 ,\gmem_addr_2_reg_15098[22]_i_5_n_4 ,\gmem_addr_2_reg_15098[22]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[22]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[18]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[22]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[22]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[22]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[22]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[19:16]),
        .O(add_ln58_6_fu_10919_p2[19:16]),
        .S(phi_mul3_reg_6365[19:16]));
  FDRE \gmem_addr_2_reg_15098_reg[23] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[23]),
        .Q(gmem_addr_2_reg_15098[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[24] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[24]),
        .Q(gmem_addr_2_reg_15098[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[25] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[25]),
        .Q(gmem_addr_2_reg_15098[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[26] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[26]),
        .Q(gmem_addr_2_reg_15098[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[26]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[22]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[26]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[26]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[26]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[26]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[26:23]),
        .O(sext_ln58_2_fu_10947_p1[26:23]),
        .S({\gmem_addr_2_reg_15098[26]_i_3_n_4 ,\gmem_addr_2_reg_15098[26]_i_4_n_4 ,\gmem_addr_2_reg_15098[26]_i_5_n_4 ,\gmem_addr_2_reg_15098[26]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[26]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[22]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[26]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[26]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[26]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[26]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[23:20]),
        .O(add_ln58_6_fu_10919_p2[23:20]),
        .S(phi_mul3_reg_6365[23:20]));
  FDRE \gmem_addr_2_reg_15098_reg[27] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[27]),
        .Q(gmem_addr_2_reg_15098[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[28] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[28]),
        .Q(gmem_addr_2_reg_15098[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[29] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[29]),
        .Q(gmem_addr_2_reg_15098[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[2] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[2]),
        .Q(gmem_addr_2_reg_15098[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_15098_reg[2]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[2]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[2]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[2]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({add_ln58_6_fu_10919_p2[2:0],1'b0}),
        .O({sext_ln58_2_fu_10947_p1[2:0],\NLW_gmem_addr_2_reg_15098_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_2_reg_15098[2]_i_2_n_4 ,\gmem_addr_2_reg_15098[2]_i_3_n_4 ,\gmem_addr_2_reg_15098[2]_i_4_n_4 ,W3_read_reg_14091[1]}));
  FDRE \gmem_addr_2_reg_15098_reg[30] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[30]),
        .Q(gmem_addr_2_reg_15098[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[30]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[26]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[30]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[30]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[30]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[30]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[30:27]),
        .O(sext_ln58_2_fu_10947_p1[30:27]),
        .S({\gmem_addr_2_reg_15098[30]_i_3_n_4 ,\gmem_addr_2_reg_15098[30]_i_4_n_4 ,\gmem_addr_2_reg_15098[30]_i_5_n_4 ,\gmem_addr_2_reg_15098[30]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[30]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[26]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[30]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[30]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[30]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[30]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[27:24]),
        .O(add_ln58_6_fu_10919_p2[27:24]),
        .S(phi_mul3_reg_6365[27:24]));
  FDRE \gmem_addr_2_reg_15098_reg[31] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[31]),
        .Q(gmem_addr_2_reg_15098[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[32] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[32]),
        .Q(gmem_addr_2_reg_15098[32]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[33] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[33]),
        .Q(gmem_addr_2_reg_15098[33]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[34] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[34]),
        .Q(gmem_addr_2_reg_15098[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[34]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[30]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[34]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[34]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[34]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[34]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[34:31]),
        .O(sext_ln58_2_fu_10947_p1[34:31]),
        .S({\gmem_addr_2_reg_15098[34]_i_3_n_4 ,\gmem_addr_2_reg_15098[34]_i_4_n_4 ,\gmem_addr_2_reg_15098[34]_i_5_n_4 ,\gmem_addr_2_reg_15098[34]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[34]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[30]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[34]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[34]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[34]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[34]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[31:28]),
        .O(add_ln58_6_fu_10919_p2[31:28]),
        .S(phi_mul3_reg_6365[31:28]));
  FDRE \gmem_addr_2_reg_15098_reg[35] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[35]),
        .Q(gmem_addr_2_reg_15098[35]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[36] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[36]),
        .Q(gmem_addr_2_reg_15098[36]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[37] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[37]),
        .Q(gmem_addr_2_reg_15098[37]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[38] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[38]),
        .Q(gmem_addr_2_reg_15098[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[38]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[34]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[38]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[38]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[38]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[38]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[38:35]),
        .O(sext_ln58_2_fu_10947_p1[38:35]),
        .S({\gmem_addr_2_reg_15098[38]_i_3_n_4 ,\gmem_addr_2_reg_15098[38]_i_4_n_4 ,\gmem_addr_2_reg_15098[38]_i_5_n_4 ,\gmem_addr_2_reg_15098[38]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[38]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[34]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[38]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[38]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[38]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[38]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[35:32]),
        .O(add_ln58_6_fu_10919_p2[35:32]),
        .S(phi_mul3_reg_6365[35:32]));
  FDRE \gmem_addr_2_reg_15098_reg[39] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[39]),
        .Q(gmem_addr_2_reg_15098[39]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[3] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[3]),
        .Q(gmem_addr_2_reg_15098[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[40] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[40]),
        .Q(gmem_addr_2_reg_15098[40]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[41] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[41]),
        .Q(gmem_addr_2_reg_15098[41]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[42] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[42]),
        .Q(gmem_addr_2_reg_15098[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[42]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[38]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[42]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[42]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[42]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[42]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[42:39]),
        .O(sext_ln58_2_fu_10947_p1[42:39]),
        .S({\gmem_addr_2_reg_15098[42]_i_3_n_4 ,\gmem_addr_2_reg_15098[42]_i_4_n_4 ,\gmem_addr_2_reg_15098[42]_i_5_n_4 ,\gmem_addr_2_reg_15098[42]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[42]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[38]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[42]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[42]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[42]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[42]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[39:36]),
        .O(add_ln58_6_fu_10919_p2[39:36]),
        .S(phi_mul3_reg_6365[39:36]));
  FDRE \gmem_addr_2_reg_15098_reg[43] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[43]),
        .Q(gmem_addr_2_reg_15098[43]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[44] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[44]),
        .Q(gmem_addr_2_reg_15098[44]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[45] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[45]),
        .Q(gmem_addr_2_reg_15098[45]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[46] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[46]),
        .Q(gmem_addr_2_reg_15098[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[46]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[42]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[46]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[46]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[46]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[46]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[46:43]),
        .O(sext_ln58_2_fu_10947_p1[46:43]),
        .S({\gmem_addr_2_reg_15098[46]_i_3_n_4 ,\gmem_addr_2_reg_15098[46]_i_4_n_4 ,\gmem_addr_2_reg_15098[46]_i_5_n_4 ,\gmem_addr_2_reg_15098[46]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[46]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[42]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[46]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[46]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[46]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[46]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[43:40]),
        .O(add_ln58_6_fu_10919_p2[43:40]),
        .S(phi_mul3_reg_6365[43:40]));
  FDRE \gmem_addr_2_reg_15098_reg[47] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[47]),
        .Q(gmem_addr_2_reg_15098[47]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[48] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[48]),
        .Q(gmem_addr_2_reg_15098[48]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[49] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[49]),
        .Q(gmem_addr_2_reg_15098[49]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[4] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[4]),
        .Q(gmem_addr_2_reg_15098[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[50] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[50]),
        .Q(gmem_addr_2_reg_15098[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[50]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[46]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[50]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[50]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[50]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[50]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[50:47]),
        .O(sext_ln58_2_fu_10947_p1[50:47]),
        .S({\gmem_addr_2_reg_15098[50]_i_3_n_4 ,\gmem_addr_2_reg_15098[50]_i_4_n_4 ,\gmem_addr_2_reg_15098[50]_i_5_n_4 ,\gmem_addr_2_reg_15098[50]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[50]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[46]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[50]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[50]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[50]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[50]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[47:44]),
        .O(add_ln58_6_fu_10919_p2[47:44]),
        .S(phi_mul3_reg_6365[47:44]));
  FDRE \gmem_addr_2_reg_15098_reg[51] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[51]),
        .Q(gmem_addr_2_reg_15098[51]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[52] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[52]),
        .Q(gmem_addr_2_reg_15098[52]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[53] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[53]),
        .Q(gmem_addr_2_reg_15098[53]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[54] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[54]),
        .Q(gmem_addr_2_reg_15098[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[54]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[50]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[54]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[54]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[54]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[54]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[54:51]),
        .O(sext_ln58_2_fu_10947_p1[54:51]),
        .S({\gmem_addr_2_reg_15098[54]_i_3_n_4 ,\gmem_addr_2_reg_15098[54]_i_4_n_4 ,\gmem_addr_2_reg_15098[54]_i_5_n_4 ,\gmem_addr_2_reg_15098[54]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[54]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[50]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[54]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[54]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[54]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[54]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[51:48]),
        .O(add_ln58_6_fu_10919_p2[51:48]),
        .S(phi_mul3_reg_6365[51:48]));
  FDRE \gmem_addr_2_reg_15098_reg[55] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[55]),
        .Q(gmem_addr_2_reg_15098[55]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[56] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[56]),
        .Q(gmem_addr_2_reg_15098[56]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[57] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[57]),
        .Q(gmem_addr_2_reg_15098[57]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[58] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[58]),
        .Q(gmem_addr_2_reg_15098[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[58]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[54]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[58]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[58]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[58]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[58]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[58:55]),
        .O(sext_ln58_2_fu_10947_p1[58:55]),
        .S({\gmem_addr_2_reg_15098[58]_i_3_n_4 ,\gmem_addr_2_reg_15098[58]_i_4_n_4 ,\gmem_addr_2_reg_15098[58]_i_5_n_4 ,\gmem_addr_2_reg_15098[58]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[58]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[54]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[58]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[58]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[58]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[58]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[55:52]),
        .O(add_ln58_6_fu_10919_p2[55:52]),
        .S(phi_mul3_reg_6365[55:52]));
  FDRE \gmem_addr_2_reg_15098_reg[59] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[59]),
        .Q(gmem_addr_2_reg_15098[59]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[5] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[5]),
        .Q(gmem_addr_2_reg_15098[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[60] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[60]),
        .Q(gmem_addr_2_reg_15098[60]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[61] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[61]),
        .Q(gmem_addr_2_reg_15098[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[61]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[58]_i_1_n_4 ),
        .CO({\NLW_gmem_addr_2_reg_15098_reg[61]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_2_reg_15098_reg[61]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[61]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln58_6_fu_10919_p2[60:59]}),
        .O({\NLW_gmem_addr_2_reg_15098_reg[61]_i_1_O_UNCONNECTED [3],sext_ln58_2_fu_10947_p1[61:59]}),
        .S({1'b0,\gmem_addr_2_reg_15098[61]_i_4_n_4 ,\gmem_addr_2_reg_15098[61]_i_5_n_4 ,\gmem_addr_2_reg_15098[61]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[61]_i_2 
       (.CI(\gmem_addr_2_reg_15098_reg[61]_i_3_n_4 ),
        .CO({\NLW_gmem_addr_2_reg_15098_reg[61]_i_2_CO_UNCONNECTED [3:1],\gmem_addr_2_reg_15098_reg[61]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul3_reg_6365[60]}),
        .O({\NLW_gmem_addr_2_reg_15098_reg[61]_i_2_O_UNCONNECTED [3:2],add_ln58_6_fu_10919_p2[61:60]}),
        .S({1'b0,1'b0,phi_mul3_reg_6365[61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[61]_i_3 
       (.CI(\gmem_addr_2_reg_15098_reg[58]_i_2_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[61]_i_3_n_4 ,\gmem_addr_2_reg_15098_reg[61]_i_3_n_5 ,\gmem_addr_2_reg_15098_reg[61]_i_3_n_6 ,\gmem_addr_2_reg_15098_reg[61]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[59:56]),
        .O(add_ln58_6_fu_10919_p2[59:56]),
        .S(phi_mul3_reg_6365[59:56]));
  FDRE \gmem_addr_2_reg_15098_reg[6] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[6]),
        .Q(gmem_addr_2_reg_15098[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[6]_i_1 
       (.CI(\gmem_addr_2_reg_15098_reg[2]_i_1_n_4 ),
        .CO({\gmem_addr_2_reg_15098_reg[6]_i_1_n_4 ,\gmem_addr_2_reg_15098_reg[6]_i_1_n_5 ,\gmem_addr_2_reg_15098_reg[6]_i_1_n_6 ,\gmem_addr_2_reg_15098_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_6_fu_10919_p2[6:3]),
        .O(sext_ln58_2_fu_10947_p1[6:3]),
        .S({\gmem_addr_2_reg_15098[6]_i_3_n_4 ,\gmem_addr_2_reg_15098[6]_i_4_n_4 ,\gmem_addr_2_reg_15098[6]_i_5_n_4 ,\gmem_addr_2_reg_15098[6]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_15098_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_15098_reg[6]_i_2_n_4 ,\gmem_addr_2_reg_15098_reg[6]_i_2_n_5 ,\gmem_addr_2_reg_15098_reg[6]_i_2_n_6 ,\gmem_addr_2_reg_15098_reg[6]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_6365[3:0]),
        .O(add_ln58_6_fu_10919_p2[3:0]),
        .S({\gmem_addr_2_reg_15098[6]_i_7_n_4 ,\gmem_addr_2_reg_15098[6]_i_8_n_4 ,\gmem_addr_2_reg_15098[6]_i_9_n_4 ,\gmem_addr_2_reg_15098[6]_i_10_n_4 }));
  FDRE \gmem_addr_2_reg_15098_reg[7] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[7]),
        .Q(gmem_addr_2_reg_15098[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[8] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[8]),
        .Q(gmem_addr_2_reg_15098[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_15098_reg[9] 
       (.C(ap_clk),
        .CE(layer3_activations_ce0_local),
        .D(sext_ln58_2_fu_10947_p1[9]),
        .Q(gmem_addr_2_reg_15098[9]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_read_reg_14951[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[10]),
        .Q(gmem_addr_read_reg_14951[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[11]),
        .Q(gmem_addr_read_reg_14951[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[12]),
        .Q(gmem_addr_read_reg_14951[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[13]),
        .Q(gmem_addr_read_reg_14951[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[14]),
        .Q(gmem_addr_read_reg_14951[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[15]),
        .Q(gmem_addr_read_reg_14951[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[16]),
        .Q(gmem_addr_read_reg_14951[16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[17]),
        .Q(gmem_addr_read_reg_14951[17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[18]),
        .Q(gmem_addr_read_reg_14951[18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[19]),
        .Q(gmem_addr_read_reg_14951[19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_read_reg_14951[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[20]),
        .Q(gmem_addr_read_reg_14951[20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[21]),
        .Q(gmem_addr_read_reg_14951[21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[22]),
        .Q(gmem_addr_read_reg_14951[22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[23]),
        .Q(gmem_addr_read_reg_14951[23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[24]),
        .Q(gmem_addr_read_reg_14951[24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[25]),
        .Q(gmem_addr_read_reg_14951[25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[26]),
        .Q(gmem_addr_read_reg_14951[26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[27]),
        .Q(gmem_addr_read_reg_14951[27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[28]),
        .Q(gmem_addr_read_reg_14951[28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[29]),
        .Q(gmem_addr_read_reg_14951[29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_read_reg_14951[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[30]),
        .Q(gmem_addr_read_reg_14951[30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[31]),
        .Q(gmem_addr_read_reg_14951[31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_read_reg_14951[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_read_reg_14951[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_read_reg_14951[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_read_reg_14951[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_read_reg_14951[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[8]),
        .Q(gmem_addr_read_reg_14951[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_14951_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[9]),
        .Q(gmem_addr_read_reg_14951[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[10]_i_10 
       (.I0(phi_mul_reg_3225[4]),
        .I1(zext_ln51_reg_14912[4]),
        .O(\gmem_addr_reg_14945[10]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[10]_i_3 
       (.I0(add_ln58_fu_8583_p2[10]),
        .I1(W1_read_reg_14101[12]),
        .O(\gmem_addr_reg_14945[10]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[10]_i_4 
       (.I0(add_ln58_fu_8583_p2[9]),
        .I1(W1_read_reg_14101[11]),
        .O(\gmem_addr_reg_14945[10]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[10]_i_5 
       (.I0(add_ln58_fu_8583_p2[8]),
        .I1(W1_read_reg_14101[10]),
        .O(\gmem_addr_reg_14945[10]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[10]_i_6 
       (.I0(add_ln58_fu_8583_p2[7]),
        .I1(W1_read_reg_14101[9]),
        .O(\gmem_addr_reg_14945[10]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[10]_i_7 
       (.I0(phi_mul_reg_3225[7]),
        .I1(zext_ln51_reg_14912[7]),
        .O(\gmem_addr_reg_14945[10]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[10]_i_8 
       (.I0(phi_mul_reg_3225[6]),
        .I1(zext_ln51_reg_14912[6]),
        .O(\gmem_addr_reg_14945[10]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[10]_i_9 
       (.I0(phi_mul_reg_3225[5]),
        .I1(zext_ln51_reg_14912[5]),
        .O(\gmem_addr_reg_14945[10]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[14]_i_10 
       (.I0(phi_mul_reg_3225[8]),
        .I1(zext_ln51_reg_14912[8]),
        .O(\gmem_addr_reg_14945[14]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[14]_i_3 
       (.I0(add_ln58_fu_8583_p2[14]),
        .I1(W1_read_reg_14101[16]),
        .O(\gmem_addr_reg_14945[14]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[14]_i_4 
       (.I0(add_ln58_fu_8583_p2[13]),
        .I1(W1_read_reg_14101[15]),
        .O(\gmem_addr_reg_14945[14]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[14]_i_5 
       (.I0(add_ln58_fu_8583_p2[12]),
        .I1(W1_read_reg_14101[14]),
        .O(\gmem_addr_reg_14945[14]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[14]_i_6 
       (.I0(add_ln58_fu_8583_p2[11]),
        .I1(W1_read_reg_14101[13]),
        .O(\gmem_addr_reg_14945[14]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[14]_i_7 
       (.I0(phi_mul_reg_3225[11]),
        .I1(zext_ln51_reg_14912[11]),
        .O(\gmem_addr_reg_14945[14]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[14]_i_8 
       (.I0(phi_mul_reg_3225[10]),
        .I1(zext_ln51_reg_14912[10]),
        .O(\gmem_addr_reg_14945[14]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[14]_i_9 
       (.I0(phi_mul_reg_3225[9]),
        .I1(zext_ln51_reg_14912[9]),
        .O(\gmem_addr_reg_14945[14]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[18]_i_10 
       (.I0(phi_mul_reg_3225[12]),
        .I1(zext_ln51_reg_14912[12]),
        .O(\gmem_addr_reg_14945[18]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[18]_i_3 
       (.I0(add_ln58_fu_8583_p2[18]),
        .I1(W1_read_reg_14101[20]),
        .O(\gmem_addr_reg_14945[18]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[18]_i_4 
       (.I0(add_ln58_fu_8583_p2[17]),
        .I1(W1_read_reg_14101[19]),
        .O(\gmem_addr_reg_14945[18]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[18]_i_5 
       (.I0(add_ln58_fu_8583_p2[16]),
        .I1(W1_read_reg_14101[18]),
        .O(\gmem_addr_reg_14945[18]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[18]_i_6 
       (.I0(add_ln58_fu_8583_p2[15]),
        .I1(W1_read_reg_14101[17]),
        .O(\gmem_addr_reg_14945[18]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[18]_i_7 
       (.I0(phi_mul_reg_3225[15]),
        .I1(zext_ln51_reg_14912[15]),
        .O(\gmem_addr_reg_14945[18]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[18]_i_8 
       (.I0(phi_mul_reg_3225[14]),
        .I1(zext_ln51_reg_14912[14]),
        .O(\gmem_addr_reg_14945[18]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[18]_i_9 
       (.I0(phi_mul_reg_3225[13]),
        .I1(zext_ln51_reg_14912[13]),
        .O(\gmem_addr_reg_14945[18]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[22]_i_10 
       (.I0(phi_mul_reg_3225[16]),
        .I1(zext_ln51_reg_14912[16]),
        .O(\gmem_addr_reg_14945[22]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[22]_i_3 
       (.I0(add_ln58_fu_8583_p2[22]),
        .I1(W1_read_reg_14101[24]),
        .O(\gmem_addr_reg_14945[22]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[22]_i_4 
       (.I0(add_ln58_fu_8583_p2[21]),
        .I1(W1_read_reg_14101[23]),
        .O(\gmem_addr_reg_14945[22]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[22]_i_5 
       (.I0(add_ln58_fu_8583_p2[20]),
        .I1(W1_read_reg_14101[22]),
        .O(\gmem_addr_reg_14945[22]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[22]_i_6 
       (.I0(add_ln58_fu_8583_p2[19]),
        .I1(W1_read_reg_14101[21]),
        .O(\gmem_addr_reg_14945[22]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[22]_i_7 
       (.I0(phi_mul_reg_3225[19]),
        .I1(zext_ln51_reg_14912[19]),
        .O(\gmem_addr_reg_14945[22]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[22]_i_8 
       (.I0(phi_mul_reg_3225[18]),
        .I1(zext_ln51_reg_14912[18]),
        .O(\gmem_addr_reg_14945[22]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[22]_i_9 
       (.I0(phi_mul_reg_3225[17]),
        .I1(zext_ln51_reg_14912[17]),
        .O(\gmem_addr_reg_14945[22]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[26]_i_10 
       (.I0(phi_mul_reg_3225[20]),
        .I1(zext_ln51_reg_14912[20]),
        .O(\gmem_addr_reg_14945[26]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[26]_i_3 
       (.I0(add_ln58_fu_8583_p2[26]),
        .I1(W1_read_reg_14101[28]),
        .O(\gmem_addr_reg_14945[26]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[26]_i_4 
       (.I0(add_ln58_fu_8583_p2[25]),
        .I1(W1_read_reg_14101[27]),
        .O(\gmem_addr_reg_14945[26]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[26]_i_5 
       (.I0(add_ln58_fu_8583_p2[24]),
        .I1(W1_read_reg_14101[26]),
        .O(\gmem_addr_reg_14945[26]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[26]_i_6 
       (.I0(add_ln58_fu_8583_p2[23]),
        .I1(W1_read_reg_14101[25]),
        .O(\gmem_addr_reg_14945[26]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[26]_i_7 
       (.I0(phi_mul_reg_3225[23]),
        .I1(zext_ln51_reg_14912[23]),
        .O(\gmem_addr_reg_14945[26]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[26]_i_8 
       (.I0(phi_mul_reg_3225[22]),
        .I1(zext_ln51_reg_14912[22]),
        .O(\gmem_addr_reg_14945[26]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[26]_i_9 
       (.I0(phi_mul_reg_3225[21]),
        .I1(zext_ln51_reg_14912[21]),
        .O(\gmem_addr_reg_14945[26]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[2]_i_2 
       (.I0(add_ln58_fu_8583_p2[2]),
        .I1(W1_read_reg_14101[4]),
        .O(\gmem_addr_reg_14945[2]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[2]_i_3 
       (.I0(add_ln58_fu_8583_p2[1]),
        .I1(W1_read_reg_14101[3]),
        .O(\gmem_addr_reg_14945[2]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[2]_i_4 
       (.I0(add_ln58_fu_8583_p2[0]),
        .I1(W1_read_reg_14101[2]),
        .O(\gmem_addr_reg_14945[2]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[30]_i_10 
       (.I0(phi_mul_reg_3225[24]),
        .I1(zext_ln51_reg_14912[24]),
        .O(\gmem_addr_reg_14945[30]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[30]_i_3 
       (.I0(add_ln58_fu_8583_p2[30]),
        .I1(W1_read_reg_14101[32]),
        .O(\gmem_addr_reg_14945[30]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[30]_i_4 
       (.I0(add_ln58_fu_8583_p2[29]),
        .I1(W1_read_reg_14101[31]),
        .O(\gmem_addr_reg_14945[30]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[30]_i_5 
       (.I0(add_ln58_fu_8583_p2[28]),
        .I1(W1_read_reg_14101[30]),
        .O(\gmem_addr_reg_14945[30]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[30]_i_6 
       (.I0(add_ln58_fu_8583_p2[27]),
        .I1(W1_read_reg_14101[29]),
        .O(\gmem_addr_reg_14945[30]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[30]_i_7 
       (.I0(phi_mul_reg_3225[27]),
        .I1(zext_ln51_reg_14912[27]),
        .O(\gmem_addr_reg_14945[30]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[30]_i_8 
       (.I0(phi_mul_reg_3225[26]),
        .I1(zext_ln51_reg_14912[26]),
        .O(\gmem_addr_reg_14945[30]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[30]_i_9 
       (.I0(phi_mul_reg_3225[25]),
        .I1(zext_ln51_reg_14912[25]),
        .O(\gmem_addr_reg_14945[30]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[34]_i_3 
       (.I0(add_ln58_fu_8583_p2[34]),
        .I1(W1_read_reg_14101[36]),
        .O(\gmem_addr_reg_14945[34]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[34]_i_4 
       (.I0(add_ln58_fu_8583_p2[33]),
        .I1(W1_read_reg_14101[35]),
        .O(\gmem_addr_reg_14945[34]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[34]_i_5 
       (.I0(add_ln58_fu_8583_p2[32]),
        .I1(W1_read_reg_14101[34]),
        .O(\gmem_addr_reg_14945[34]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[34]_i_6 
       (.I0(add_ln58_fu_8583_p2[31]),
        .I1(W1_read_reg_14101[33]),
        .O(\gmem_addr_reg_14945[34]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[34]_i_7 
       (.I0(phi_mul_reg_3225[30]),
        .I1(zext_ln51_reg_14912[30]),
        .O(\gmem_addr_reg_14945[34]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[34]_i_8 
       (.I0(phi_mul_reg_3225[29]),
        .I1(zext_ln51_reg_14912[29]),
        .O(\gmem_addr_reg_14945[34]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[34]_i_9 
       (.I0(phi_mul_reg_3225[28]),
        .I1(zext_ln51_reg_14912[28]),
        .O(\gmem_addr_reg_14945[34]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[38]_i_4 
       (.I0(add_ln58_fu_8583_p2[38]),
        .I1(W1_read_reg_14101[40]),
        .O(\gmem_addr_reg_14945[38]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[38]_i_5 
       (.I0(add_ln58_fu_8583_p2[37]),
        .I1(W1_read_reg_14101[39]),
        .O(\gmem_addr_reg_14945[38]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[38]_i_6 
       (.I0(add_ln58_fu_8583_p2[36]),
        .I1(W1_read_reg_14101[38]),
        .O(\gmem_addr_reg_14945[38]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[38]_i_7 
       (.I0(add_ln58_fu_8583_p2[35]),
        .I1(W1_read_reg_14101[37]),
        .O(\gmem_addr_reg_14945[38]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[6]_i_10 
       (.I0(phi_mul_reg_3225[0]),
        .I1(trunc_ln51_reg_14917),
        .O(\gmem_addr_reg_14945[6]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[6]_i_3 
       (.I0(add_ln58_fu_8583_p2[6]),
        .I1(W1_read_reg_14101[8]),
        .O(\gmem_addr_reg_14945[6]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[6]_i_4 
       (.I0(add_ln58_fu_8583_p2[5]),
        .I1(W1_read_reg_14101[7]),
        .O(\gmem_addr_reg_14945[6]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[6]_i_5 
       (.I0(add_ln58_fu_8583_p2[4]),
        .I1(W1_read_reg_14101[6]),
        .O(\gmem_addr_reg_14945[6]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[6]_i_6 
       (.I0(add_ln58_fu_8583_p2[3]),
        .I1(W1_read_reg_14101[5]),
        .O(\gmem_addr_reg_14945[6]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[6]_i_7 
       (.I0(phi_mul_reg_3225[3]),
        .I1(zext_ln51_reg_14912[3]),
        .O(\gmem_addr_reg_14945[6]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[6]_i_8 
       (.I0(phi_mul_reg_3225[2]),
        .I1(zext_ln51_reg_14912[2]),
        .O(\gmem_addr_reg_14945[6]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_14945[6]_i_9 
       (.I0(phi_mul_reg_3225[1]),
        .I1(zext_ln51_reg_14912[1]),
        .O(\gmem_addr_reg_14945[6]_i_9_n_4 ));
  FDRE \gmem_addr_reg_14945_reg[0] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[0]),
        .Q(gmem_addr_reg_14945[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[10] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[10]),
        .Q(gmem_addr_reg_14945[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[10]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[6]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[10]_i_1_n_4 ,\gmem_addr_reg_14945_reg[10]_i_1_n_5 ,\gmem_addr_reg_14945_reg[10]_i_1_n_6 ,\gmem_addr_reg_14945_reg[10]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_fu_8583_p2[10:7]),
        .O(sext_ln58_fu_8615_p1[10:7]),
        .S({\gmem_addr_reg_14945[10]_i_3_n_4 ,\gmem_addr_reg_14945[10]_i_4_n_4 ,\gmem_addr_reg_14945[10]_i_5_n_4 ,\gmem_addr_reg_14945[10]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[10]_i_2 
       (.CI(\gmem_addr_reg_14945_reg[6]_i_2_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[10]_i_2_n_4 ,\gmem_addr_reg_14945_reg[10]_i_2_n_5 ,\gmem_addr_reg_14945_reg[10]_i_2_n_6 ,\gmem_addr_reg_14945_reg[10]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[7:4]),
        .O(add_ln58_fu_8583_p2[7:4]),
        .S({\gmem_addr_reg_14945[10]_i_7_n_4 ,\gmem_addr_reg_14945[10]_i_8_n_4 ,\gmem_addr_reg_14945[10]_i_9_n_4 ,\gmem_addr_reg_14945[10]_i_10_n_4 }));
  FDRE \gmem_addr_reg_14945_reg[11] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[11]),
        .Q(gmem_addr_reg_14945[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[12] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[12]),
        .Q(gmem_addr_reg_14945[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[13] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[13]),
        .Q(gmem_addr_reg_14945[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[14] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[14]),
        .Q(gmem_addr_reg_14945[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[14]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[10]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[14]_i_1_n_4 ,\gmem_addr_reg_14945_reg[14]_i_1_n_5 ,\gmem_addr_reg_14945_reg[14]_i_1_n_6 ,\gmem_addr_reg_14945_reg[14]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_fu_8583_p2[14:11]),
        .O(sext_ln58_fu_8615_p1[14:11]),
        .S({\gmem_addr_reg_14945[14]_i_3_n_4 ,\gmem_addr_reg_14945[14]_i_4_n_4 ,\gmem_addr_reg_14945[14]_i_5_n_4 ,\gmem_addr_reg_14945[14]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[14]_i_2 
       (.CI(\gmem_addr_reg_14945_reg[10]_i_2_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[14]_i_2_n_4 ,\gmem_addr_reg_14945_reg[14]_i_2_n_5 ,\gmem_addr_reg_14945_reg[14]_i_2_n_6 ,\gmem_addr_reg_14945_reg[14]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[11:8]),
        .O(add_ln58_fu_8583_p2[11:8]),
        .S({\gmem_addr_reg_14945[14]_i_7_n_4 ,\gmem_addr_reg_14945[14]_i_8_n_4 ,\gmem_addr_reg_14945[14]_i_9_n_4 ,\gmem_addr_reg_14945[14]_i_10_n_4 }));
  FDRE \gmem_addr_reg_14945_reg[15] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[15]),
        .Q(gmem_addr_reg_14945[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[16] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[16]),
        .Q(gmem_addr_reg_14945[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[17] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[17]),
        .Q(gmem_addr_reg_14945[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[18] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[18]),
        .Q(gmem_addr_reg_14945[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[18]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[14]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[18]_i_1_n_4 ,\gmem_addr_reg_14945_reg[18]_i_1_n_5 ,\gmem_addr_reg_14945_reg[18]_i_1_n_6 ,\gmem_addr_reg_14945_reg[18]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_fu_8583_p2[18:15]),
        .O(sext_ln58_fu_8615_p1[18:15]),
        .S({\gmem_addr_reg_14945[18]_i_3_n_4 ,\gmem_addr_reg_14945[18]_i_4_n_4 ,\gmem_addr_reg_14945[18]_i_5_n_4 ,\gmem_addr_reg_14945[18]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[18]_i_2 
       (.CI(\gmem_addr_reg_14945_reg[14]_i_2_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[18]_i_2_n_4 ,\gmem_addr_reg_14945_reg[18]_i_2_n_5 ,\gmem_addr_reg_14945_reg[18]_i_2_n_6 ,\gmem_addr_reg_14945_reg[18]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[15:12]),
        .O(add_ln58_fu_8583_p2[15:12]),
        .S({\gmem_addr_reg_14945[18]_i_7_n_4 ,\gmem_addr_reg_14945[18]_i_8_n_4 ,\gmem_addr_reg_14945[18]_i_9_n_4 ,\gmem_addr_reg_14945[18]_i_10_n_4 }));
  FDRE \gmem_addr_reg_14945_reg[19] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[19]),
        .Q(gmem_addr_reg_14945[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[1] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[1]),
        .Q(gmem_addr_reg_14945[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[20] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[20]),
        .Q(gmem_addr_reg_14945[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[21] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[21]),
        .Q(gmem_addr_reg_14945[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[22] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[22]),
        .Q(gmem_addr_reg_14945[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[22]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[18]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[22]_i_1_n_4 ,\gmem_addr_reg_14945_reg[22]_i_1_n_5 ,\gmem_addr_reg_14945_reg[22]_i_1_n_6 ,\gmem_addr_reg_14945_reg[22]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_fu_8583_p2[22:19]),
        .O(sext_ln58_fu_8615_p1[22:19]),
        .S({\gmem_addr_reg_14945[22]_i_3_n_4 ,\gmem_addr_reg_14945[22]_i_4_n_4 ,\gmem_addr_reg_14945[22]_i_5_n_4 ,\gmem_addr_reg_14945[22]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[22]_i_2 
       (.CI(\gmem_addr_reg_14945_reg[18]_i_2_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[22]_i_2_n_4 ,\gmem_addr_reg_14945_reg[22]_i_2_n_5 ,\gmem_addr_reg_14945_reg[22]_i_2_n_6 ,\gmem_addr_reg_14945_reg[22]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[19:16]),
        .O(add_ln58_fu_8583_p2[19:16]),
        .S({\gmem_addr_reg_14945[22]_i_7_n_4 ,\gmem_addr_reg_14945[22]_i_8_n_4 ,\gmem_addr_reg_14945[22]_i_9_n_4 ,\gmem_addr_reg_14945[22]_i_10_n_4 }));
  FDRE \gmem_addr_reg_14945_reg[23] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[23]),
        .Q(gmem_addr_reg_14945[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[24] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[24]),
        .Q(gmem_addr_reg_14945[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[25] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[25]),
        .Q(gmem_addr_reg_14945[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[26] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[26]),
        .Q(gmem_addr_reg_14945[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[26]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[22]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[26]_i_1_n_4 ,\gmem_addr_reg_14945_reg[26]_i_1_n_5 ,\gmem_addr_reg_14945_reg[26]_i_1_n_6 ,\gmem_addr_reg_14945_reg[26]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_fu_8583_p2[26:23]),
        .O(sext_ln58_fu_8615_p1[26:23]),
        .S({\gmem_addr_reg_14945[26]_i_3_n_4 ,\gmem_addr_reg_14945[26]_i_4_n_4 ,\gmem_addr_reg_14945[26]_i_5_n_4 ,\gmem_addr_reg_14945[26]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[26]_i_2 
       (.CI(\gmem_addr_reg_14945_reg[22]_i_2_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[26]_i_2_n_4 ,\gmem_addr_reg_14945_reg[26]_i_2_n_5 ,\gmem_addr_reg_14945_reg[26]_i_2_n_6 ,\gmem_addr_reg_14945_reg[26]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[23:20]),
        .O(add_ln58_fu_8583_p2[23:20]),
        .S({\gmem_addr_reg_14945[26]_i_7_n_4 ,\gmem_addr_reg_14945[26]_i_8_n_4 ,\gmem_addr_reg_14945[26]_i_9_n_4 ,\gmem_addr_reg_14945[26]_i_10_n_4 }));
  FDRE \gmem_addr_reg_14945_reg[27] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[27]),
        .Q(gmem_addr_reg_14945[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[28] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[28]),
        .Q(gmem_addr_reg_14945[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[29] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[29]),
        .Q(gmem_addr_reg_14945[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[2] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[2]),
        .Q(gmem_addr_reg_14945[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_14945_reg[2]_i_1_n_4 ,\gmem_addr_reg_14945_reg[2]_i_1_n_5 ,\gmem_addr_reg_14945_reg[2]_i_1_n_6 ,\gmem_addr_reg_14945_reg[2]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({add_ln58_fu_8583_p2[2:0],1'b0}),
        .O({sext_ln58_fu_8615_p1[2:0],\NLW_gmem_addr_reg_14945_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_14945[2]_i_2_n_4 ,\gmem_addr_reg_14945[2]_i_3_n_4 ,\gmem_addr_reg_14945[2]_i_4_n_4 ,W1_read_reg_14101[1]}));
  FDRE \gmem_addr_reg_14945_reg[30] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[30]),
        .Q(gmem_addr_reg_14945[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[30]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[26]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[30]_i_1_n_4 ,\gmem_addr_reg_14945_reg[30]_i_1_n_5 ,\gmem_addr_reg_14945_reg[30]_i_1_n_6 ,\gmem_addr_reg_14945_reg[30]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_fu_8583_p2[30:27]),
        .O(sext_ln58_fu_8615_p1[30:27]),
        .S({\gmem_addr_reg_14945[30]_i_3_n_4 ,\gmem_addr_reg_14945[30]_i_4_n_4 ,\gmem_addr_reg_14945[30]_i_5_n_4 ,\gmem_addr_reg_14945[30]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[30]_i_2 
       (.CI(\gmem_addr_reg_14945_reg[26]_i_2_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[30]_i_2_n_4 ,\gmem_addr_reg_14945_reg[30]_i_2_n_5 ,\gmem_addr_reg_14945_reg[30]_i_2_n_6 ,\gmem_addr_reg_14945_reg[30]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[27:24]),
        .O(add_ln58_fu_8583_p2[27:24]),
        .S({\gmem_addr_reg_14945[30]_i_7_n_4 ,\gmem_addr_reg_14945[30]_i_8_n_4 ,\gmem_addr_reg_14945[30]_i_9_n_4 ,\gmem_addr_reg_14945[30]_i_10_n_4 }));
  FDRE \gmem_addr_reg_14945_reg[31] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[31]),
        .Q(gmem_addr_reg_14945[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[32] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[32]),
        .Q(gmem_addr_reg_14945[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[33] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[33]),
        .Q(gmem_addr_reg_14945[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[34] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[34]),
        .Q(gmem_addr_reg_14945[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[34]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[30]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[34]_i_1_n_4 ,\gmem_addr_reg_14945_reg[34]_i_1_n_5 ,\gmem_addr_reg_14945_reg[34]_i_1_n_6 ,\gmem_addr_reg_14945_reg[34]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_fu_8583_p2[34:31]),
        .O(sext_ln58_fu_8615_p1[34:31]),
        .S({\gmem_addr_reg_14945[34]_i_3_n_4 ,\gmem_addr_reg_14945[34]_i_4_n_4 ,\gmem_addr_reg_14945[34]_i_5_n_4 ,\gmem_addr_reg_14945[34]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[34]_i_2 
       (.CI(\gmem_addr_reg_14945_reg[30]_i_2_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[34]_i_2_n_4 ,\gmem_addr_reg_14945_reg[34]_i_2_n_5 ,\gmem_addr_reg_14945_reg[34]_i_2_n_6 ,\gmem_addr_reg_14945_reg[34]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[31:28]),
        .O(add_ln58_fu_8583_p2[31:28]),
        .S({phi_mul_reg_3225[31],\gmem_addr_reg_14945[34]_i_7_n_4 ,\gmem_addr_reg_14945[34]_i_8_n_4 ,\gmem_addr_reg_14945[34]_i_9_n_4 }));
  FDRE \gmem_addr_reg_14945_reg[35] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[35]),
        .Q(gmem_addr_reg_14945[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[36] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[36]),
        .Q(gmem_addr_reg_14945[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[37] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[37]),
        .Q(gmem_addr_reg_14945[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[38] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[38]),
        .Q(gmem_addr_reg_14945[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[38]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[34]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[38]_i_1_n_4 ,\gmem_addr_reg_14945_reg[38]_i_1_n_5 ,\gmem_addr_reg_14945_reg[38]_i_1_n_6 ,\gmem_addr_reg_14945_reg[38]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_fu_8583_p2[38:35]),
        .O(sext_ln58_fu_8615_p1[38:35]),
        .S({\gmem_addr_reg_14945[38]_i_4_n_4 ,\gmem_addr_reg_14945[38]_i_5_n_4 ,\gmem_addr_reg_14945[38]_i_6_n_4 ,\gmem_addr_reg_14945[38]_i_7_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[38]_i_2 
       (.CI(\gmem_addr_reg_14945_reg[38]_i_3_n_4 ),
        .CO({\NLW_gmem_addr_reg_14945_reg[38]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_reg_14945_reg[38]_i_2_n_6 ,\gmem_addr_reg_14945_reg[38]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_3225[37:36]}),
        .O({\NLW_gmem_addr_reg_14945_reg[38]_i_2_O_UNCONNECTED [3],add_ln58_fu_8583_p2[38:36]}),
        .S({1'b0,phi_mul_reg_3225[38:36]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[38]_i_3 
       (.CI(\gmem_addr_reg_14945_reg[34]_i_2_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[38]_i_3_n_4 ,\gmem_addr_reg_14945_reg[38]_i_3_n_5 ,\gmem_addr_reg_14945_reg[38]_i_3_n_6 ,\gmem_addr_reg_14945_reg[38]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[35:32]),
        .O(add_ln58_fu_8583_p2[35:32]),
        .S(phi_mul_reg_3225[35:32]));
  FDRE \gmem_addr_reg_14945_reg[39] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[39]),
        .Q(gmem_addr_reg_14945[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[3] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[3]),
        .Q(gmem_addr_reg_14945[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[40] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[40]),
        .Q(gmem_addr_reg_14945[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[41] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[41]),
        .Q(gmem_addr_reg_14945[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[42] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[42]),
        .Q(gmem_addr_reg_14945[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[42]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[38]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[42]_i_1_n_4 ,\gmem_addr_reg_14945_reg[42]_i_1_n_5 ,\gmem_addr_reg_14945_reg[42]_i_1_n_6 ,\gmem_addr_reg_14945_reg[42]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln58_fu_8615_p1[42:39]),
        .S(W1_read_reg_14101[44:41]));
  FDRE \gmem_addr_reg_14945_reg[43] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[43]),
        .Q(gmem_addr_reg_14945[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[44] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[44]),
        .Q(gmem_addr_reg_14945[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[45] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[45]),
        .Q(gmem_addr_reg_14945[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[46] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[46]),
        .Q(gmem_addr_reg_14945[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[46]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[42]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[46]_i_1_n_4 ,\gmem_addr_reg_14945_reg[46]_i_1_n_5 ,\gmem_addr_reg_14945_reg[46]_i_1_n_6 ,\gmem_addr_reg_14945_reg[46]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln58_fu_8615_p1[46:43]),
        .S(W1_read_reg_14101[48:45]));
  FDRE \gmem_addr_reg_14945_reg[47] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[47]),
        .Q(gmem_addr_reg_14945[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[48] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[48]),
        .Q(gmem_addr_reg_14945[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[49] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[49]),
        .Q(gmem_addr_reg_14945[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[4] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[4]),
        .Q(gmem_addr_reg_14945[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[50] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[50]),
        .Q(gmem_addr_reg_14945[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[50]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[46]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[50]_i_1_n_4 ,\gmem_addr_reg_14945_reg[50]_i_1_n_5 ,\gmem_addr_reg_14945_reg[50]_i_1_n_6 ,\gmem_addr_reg_14945_reg[50]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln58_fu_8615_p1[50:47]),
        .S(W1_read_reg_14101[52:49]));
  FDRE \gmem_addr_reg_14945_reg[51] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[51]),
        .Q(gmem_addr_reg_14945[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[52] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[52]),
        .Q(gmem_addr_reg_14945[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[53] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[53]),
        .Q(gmem_addr_reg_14945[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[54] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[54]),
        .Q(gmem_addr_reg_14945[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[54]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[50]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[54]_i_1_n_4 ,\gmem_addr_reg_14945_reg[54]_i_1_n_5 ,\gmem_addr_reg_14945_reg[54]_i_1_n_6 ,\gmem_addr_reg_14945_reg[54]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln58_fu_8615_p1[54:51]),
        .S(W1_read_reg_14101[56:53]));
  FDRE \gmem_addr_reg_14945_reg[55] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[55]),
        .Q(gmem_addr_reg_14945[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[56] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[56]),
        .Q(gmem_addr_reg_14945[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[57] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[57]),
        .Q(gmem_addr_reg_14945[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[58] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[58]),
        .Q(gmem_addr_reg_14945[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[58]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[54]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[58]_i_1_n_4 ,\gmem_addr_reg_14945_reg[58]_i_1_n_5 ,\gmem_addr_reg_14945_reg[58]_i_1_n_6 ,\gmem_addr_reg_14945_reg[58]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln58_fu_8615_p1[58:55]),
        .S(W1_read_reg_14101[60:57]));
  FDRE \gmem_addr_reg_14945_reg[59] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[59]),
        .Q(gmem_addr_reg_14945[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[5] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[5]),
        .Q(gmem_addr_reg_14945[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[60] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[60]),
        .Q(gmem_addr_reg_14945[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[61] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[61]),
        .Q(gmem_addr_reg_14945[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[61]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[58]_i_1_n_4 ),
        .CO({\NLW_gmem_addr_reg_14945_reg[61]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_reg_14945_reg[61]_i_1_n_6 ,\gmem_addr_reg_14945_reg[61]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_reg_14945_reg[61]_i_1_O_UNCONNECTED [3],sext_ln58_fu_8615_p1[61:59]}),
        .S({1'b0,W1_read_reg_14101[63:61]}));
  FDRE \gmem_addr_reg_14945_reg[6] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[6]),
        .Q(gmem_addr_reg_14945[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[6]_i_1 
       (.CI(\gmem_addr_reg_14945_reg[2]_i_1_n_4 ),
        .CO({\gmem_addr_reg_14945_reg[6]_i_1_n_4 ,\gmem_addr_reg_14945_reg[6]_i_1_n_5 ,\gmem_addr_reg_14945_reg[6]_i_1_n_6 ,\gmem_addr_reg_14945_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln58_fu_8583_p2[6:3]),
        .O(sext_ln58_fu_8615_p1[6:3]),
        .S({\gmem_addr_reg_14945[6]_i_3_n_4 ,\gmem_addr_reg_14945[6]_i_4_n_4 ,\gmem_addr_reg_14945[6]_i_5_n_4 ,\gmem_addr_reg_14945[6]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_14945_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_14945_reg[6]_i_2_n_4 ,\gmem_addr_reg_14945_reg[6]_i_2_n_5 ,\gmem_addr_reg_14945_reg[6]_i_2_n_6 ,\gmem_addr_reg_14945_reg[6]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_3225[3:0]),
        .O(add_ln58_fu_8583_p2[3:0]),
        .S({\gmem_addr_reg_14945[6]_i_7_n_4 ,\gmem_addr_reg_14945[6]_i_8_n_4 ,\gmem_addr_reg_14945[6]_i_9_n_4 ,\gmem_addr_reg_14945[6]_i_10_n_4 }));
  FDRE \gmem_addr_reg_14945_reg[7] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[7]),
        .Q(gmem_addr_reg_14945[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[8] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[8]),
        .Q(gmem_addr_reg_14945[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_14945_reg[9] 
       (.C(ap_clk),
        .CE(layer1_activations_2_ce0_local),
        .D(sext_ln58_fu_8615_p1[9]),
        .Q(gmem_addr_reg_14945[9]),
        .R(1'b0));
  bd_0_hls_inst_0_feedforward_gmem_m_axi gmem_m_axi_U
       (.CO(layer1_activations_2_U_n_36),
        .D({ap_NS_fsm[47:46],ap_NS_fsm[39:38],ap_NS_fsm[31:30],ap_NS_fsm[23:22],ap_NS_fsm[15:14],ap_NS_fsm[7:6]}),
        .Q({ap_CS_fsm_state47,\ap_CS_fsm_reg_n_4_[45] ,ap_CS_fsm_state39,layer3_activations_ce0_local,ap_CS_fsm_state31,\ap_CS_fsm_reg_n_4_[29] ,ap_CS_fsm_state23,layer2_activations_4_ce0_local,ap_CS_fsm_state15,\ap_CS_fsm_reg_n_4_[13] ,ap_CS_fsm_state7,layer1_activations_2_ce0_local}),
        .\ap_CS_fsm_reg[22] (layer2_activations_6_U_n_67),
        .\ap_CS_fsm_reg[38] (icmp_ln55_2_fu_10379_p2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem_ARVALID),
        .\data_p2_reg[32] ({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .dout(gmem_0_RDATA),
        .\dout_reg[0] (\bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_4 ),
        .\dout_reg[61] (gmem_addr_2_reg_15098),
        .\dout_reg[61]_0 (gmem_addr_1_reg_15020),
        .\dout_reg[61]_1 (gmem_addr_reg_14945),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARLEN(\^m_axi_gmem_ARLEN ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .ost_ctrl_info(\bus_read/ost_ctrl_info ),
        .out(\bus_read/fifo_burst/raddr_reg ),
        .push(\bus_read/fifo_burst/push ),
        .s_ready_t_reg(m_axi_gmem_RREADY));
  bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_103_1 grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376
       (.D(ap_NS_fsm[3:2]),
        .DI(regslice_both_input_stream_V_data_V_U_n_23),
        .E(ap_block_pp0_stage0_subdone),
        .Q(input_stream_TVALID_int_regslice),
        .S({regslice_both_input_stream_V_data_V_U_n_19,regslice_both_input_stream_V_data_V_U_n_20,regslice_both_input_stream_V_data_V_U_n_21,regslice_both_input_stream_V_data_V_U_n_22}),
        .\X0_input_255_fu_2092_reg[0]_i_2_0 ({regslice_both_input_stream_V_data_V_U_n_11,regslice_both_input_stream_V_data_V_U_n_12,regslice_both_input_stream_V_data_V_U_n_13,regslice_both_input_stream_V_data_V_U_n_14}),
        .\X0_input_255_fu_2092_reg[0]_i_5_0 ({regslice_both_input_stream_V_data_V_U_n_15,regslice_both_input_stream_V_data_V_U_n_16,regslice_both_input_stream_V_data_V_U_n_17,regslice_both_input_stream_V_data_V_U_n_18}),
        .\X0_input_fu_1072_reg[0]_0 (input_stream_TDATA_int_regslice),
        .\X0_input_fu_1072_reg[0]_1 ({regslice_both_input_stream_V_data_V_U_n_6,regslice_both_input_stream_V_data_V_U_n_7,regslice_both_input_stream_V_data_V_U_n_8,regslice_both_input_stream_V_data_V_U_n_9}),
        .\a_assign_reg_14935_reg[0] (y_reg_3202[7:0]),
        .\ap_CS_fsm_reg[1] (grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_n_8),
        .\ap_CS_fsm_reg[3] ({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_tmp(dout_tmp),
        .grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .\i_fu_1068_reg[8]_i_4 (X_size_read_reg_14084));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_n_8),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_113_2 grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646
       (.ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address1),
        .CO(icmp_ln51_1_fu_7750_p2),
        .D(ap_NS_fsm[17:16]),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_11,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_12,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_13,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_14,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_15,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_16,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_17,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_18,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_19,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_20,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_21,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_22,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_23,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_24,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_25,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_26,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_27,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_28,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_29,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_30,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_31,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_32,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_33,layer1_activations_2_d0,layer1_activations_d0[0]}),
        .E(layer1_activations_2_U_n_37),
        .Q(X_size_read_reg_14084[0]),
        .WEA(layer1_activations_we0),
        .\X_size_read_reg_14084_reg[0] (grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_4),
        .\ap_CS_fsm_reg[16] ({grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_43,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_44,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_45,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_46,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_47,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_48,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_49,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_50,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_51,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_52,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_53,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_54,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_55,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_56,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_57,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_58,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_59,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_60,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_61,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_62,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_63,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_64,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_65,layer1_activations_d0[8:1]}),
        .\ap_CS_fsm_reg[16]_i_2 ({\x_fu_3028_reg_n_4_[30] ,\x_fu_3028_reg_n_4_[29] ,\x_fu_3028_reg_n_4_[28] ,\x_fu_3028_reg_n_4_[27] ,\x_fu_3028_reg_n_4_[26] ,\x_fu_3028_reg_n_4_[25] ,\x_fu_3028_reg_n_4_[24] ,\x_fu_3028_reg_n_4_[23] ,\x_fu_3028_reg_n_4_[22] ,\x_fu_3028_reg_n_4_[21] ,\x_fu_3028_reg_n_4_[20] ,\x_fu_3028_reg_n_4_[19] ,\x_fu_3028_reg_n_4_[18] ,\x_fu_3028_reg_n_4_[17] ,\x_fu_3028_reg_n_4_[16] ,\x_fu_3028_reg_n_4_[15] ,\x_fu_3028_reg_n_4_[14] ,\x_fu_3028_reg_n_4_[13] ,\x_fu_3028_reg_n_4_[12] ,\x_fu_3028_reg_n_4_[11] ,\x_fu_3028_reg_n_4_[10] ,\x_fu_3028_reg_n_4_[9] ,\x_fu_3028_reg_n_4_[8] ,\x_fu_3028_reg_n_4_[7] ,lshr_ln_fu_7769_p4,\x_fu_3028_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[4] (grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_74),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colsW1_read_reg_14076(colsW1_read_reg_14076[30:0]),
        .grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .\icmp_ln113_reg_196_pp0_iter1_reg_reg[0]_0 (layer1_activations_2_we0),
        .layer1_activations_ce0(layer1_activations_ce0),
        .ram_reg({ap_CS_fsm_state19,ap_CS_fsm_state17,layer1_activations_2_ce0_local,ap_CS_fsm_state5}),
        .ram_reg_0(layer1_activations_2_U_n_36),
        .ram_reg_1(cnt_reg_3213_reg),
        .sub_ln116_1_fu_178_p2(sub_ln116_1_fu_178_p2),
        .sub_ln116_fu_167_p20_out(sub_ln116_fu_167_p20_out),
        .trunc_ln51_reg_14917(trunc_ln51_reg_14917));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_74),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_126_3 grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654
       (.ADDRARDADDR(layer1_activations_address0),
        .CO(layer1_quant_128_fu_2054_p2),
        .D(ap_NS_fsm[19:18]),
        .Q({ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[17] (grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_142),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colsW1_read_reg_14076(colsW1_read_reg_14076),
        .\colsW1_read_reg_14076_reg[30] (icmp_ln51_fu_7734_p2),
        .grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out),
        .\trunc_ln126_1_reg_3999_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_132),
        .zext_ln51_reg_14912(zext_ln51_reg_14912[6:1]));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_142),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_141_5 grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789
       (.ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1),
        .CO(icmp_ln51_3_fu_9177_p2),
        .D(ap_NS_fsm[33:32]),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_13,layer2_activations_5_d0,layer2_activations_6_d0[0]}),
        .O133(sub_ln144_2_fu_277_p2),
        .O134(sub_ln144_1_fu_266_p2),
        .O135(sub_ln144_fu_255_p20_out),
        .Q({ap_CS_fsm_state35,ap_CS_fsm_state33,layer2_activations_4_ce0_local,ap_CS_fsm_state21}),
        .WEA(layer2_activations_we0),
        .\ap_CS_fsm_reg[20] (grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_138),
        .\ap_CS_fsm_reg[32] (layer2_activations_4_we0),
        .\ap_CS_fsm_reg[32]_0 (layer2_activations_5_we0),
        .\ap_CS_fsm_reg[32]_1 (layer2_activations_6_we0),
        .\ap_CS_fsm_reg[32]_2 ({grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_45,layer2_activations_4_d0}),
        .\ap_CS_fsm_reg[32]_3 ({grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_76,layer2_activations_d0}),
        .\ap_CS_fsm_reg[32]_4 ({grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_107,layer2_activations_6_d0[30:1]}),
        .\ap_CS_fsm_reg[32]_i_2 ({\x_1_fu_3032_reg_n_4_[30] ,\x_1_fu_3032_reg_n_4_[29] ,\x_1_fu_3032_reg_n_4_[28] ,\x_1_fu_3032_reg_n_4_[27] ,\x_1_fu_3032_reg_n_4_[26] ,\x_1_fu_3032_reg_n_4_[25] ,\x_1_fu_3032_reg_n_4_[24] ,\x_1_fu_3032_reg_n_4_[23] ,\x_1_fu_3032_reg_n_4_[22] ,\x_1_fu_3032_reg_n_4_[21] ,\x_1_fu_3032_reg_n_4_[20] ,\x_1_fu_3032_reg_n_4_[19] ,\x_1_fu_3032_reg_n_4_[18] ,\x_1_fu_3032_reg_n_4_[17] ,\x_1_fu_3032_reg_n_4_[16] ,\x_1_fu_3032_reg_n_4_[15] ,\x_1_fu_3032_reg_n_4_[14] ,\x_1_fu_3032_reg_n_4_[13] ,\x_1_fu_3032_reg_n_4_[12] ,\x_1_fu_3032_reg_n_4_[11] ,\x_1_fu_3032_reg_n_4_[10] ,\x_1_fu_3032_reg_n_4_[9] ,\x_1_fu_3032_reg_n_4_[8] ,\x_1_fu_3032_reg_n_4_[7] ,lshr_ln51_1_fu_9196_p4,\x_1_fu_3032_reg_n_4_[1] ,\x_1_fu_3032_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colsW1_read_reg_14076(colsW1_read_reg_14076[0]),
        .\colsW1_read_reg_14076_reg[0] (grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4),
        .colsW2_read_reg_14068(colsW2_read_reg_14068[30:0]),
        .grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .layer2_activations_6_ce0(layer2_activations_6_ce0),
        .out(cnt_2_reg_4783_reg),
        .ram_reg(layer2_activations_6_U_n_67),
        .\sub_ln144_3_reg_363_reg[31]_0 (sub_ln144_3_fu_288_p2),
        .trunc_ln51_1_reg_14990(trunc_ln51_1_reg_14990));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_138),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_147_6 grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799
       (.ADDRARDADDR(layer2_activations_6_address0),
        .CO(icmp_ln51_2_fu_9161_p2),
        .D(ap_NS_fsm[35:34]),
        .DOADO(layer2_activations_6_q0),
        .Q({ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state20}),
        .\ap_CS_fsm_reg[33] (grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colsW2_read_reg_14068(colsW2_read_reg_14068),
        .grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out),
        .\x_assign_2_reg_4085_reg[31]_0 (layer2_activations_5_q0),
        .\x_assign_2_reg_4085_reg[31]_1 (layer2_activations_4_q0),
        .\x_assign_2_reg_4085_reg[31]_2 (layer2_activations_q0),
        .zext_ln51_3_reg_14985(zext_ln51_3_reg_14985[6:2]));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_n_12),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_156_7 grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936
       (.ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address1),
        .CO(icmp_ln51_4_fu_10330_p2),
        .D(ap_NS_fsm[49:48]),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_11,layer3_activations_d0}),
        .Q({ap_CS_fsm_state49,layer3_activations_ce0_local,ap_CS_fsm_state37,ap_CS_fsm_state36}),
        .WEA(layer3_activations_we0),
        .\ap_CS_fsm_reg[36] (grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_43),
        .\ap_CS_fsm_reg[48]_i_8 (x_2_fu_3036),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colsW2_read_reg_14068(colsW2_read_reg_14068[0]),
        .\colsW2_read_reg_14068_reg[0] (grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_5),
        .grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0),
        .icmp_ln51_4_reg_15036(icmp_ln51_4_reg_15036),
        .\icmp_ln51_4_reg_15036_reg[0] (colsW3_read_reg_14058),
        .out(cnt_4_reg_6353_reg),
        .ram_reg(icmp_ln55_2_fu_10379_p2),
        .\sub_ln159_reg_132_reg[31]_0 (sub_ln159_fu_105_p2),
        .trunc_ln51_2_reg_15052(trunc_ln51_2_reg_15052),
        .\trunc_ln51_2_reg_15052_reg[30] (icmp_ln51_5_fu_10356_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_43),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_163_8 grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943
       (.ADDRARDADDR(layer3_activations_address0),
        .D(ap_NS_fsm[50]),
        .E(load_p2),
        .Q({ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state49}),
        .\ap_CS_fsm_reg[49] (grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_18),
        .\ap_CS_fsm_reg[50] (regslice_both_output_stream_V_data_V_U_n_9),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n(ap_rst_n),
        .data_p2(data_p2),
        .\data_p2_reg[0] (regslice_both_output_stream_V_last_V_U_n_4),
        .grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST),
        .grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .\i_fu_52_reg[30]_i_4 (colsW3_read_reg_14058),
        .icmp_ln51_4_reg_15036(icmp_ln51_4_reg_15036),
        .output_stream_TLAST_reg(output_stream_TLAST_reg),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .ram_reg(zext_ln51_7_reg_15075[6:0]),
        .\temp_last_reg_155_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_8),
        .\temp_last_reg_155_reg[0]_i_2 (sub102_reg_15114));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_18),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln51_2_reg_14961_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(icmp_ln51_2_fu_9161_p2),
        .Q(icmp_ln51_2_reg_14961),
        .R(1'b0));
  FDRE \icmp_ln51_4_reg_15036_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(icmp_ln51_4_fu_10330_p2),
        .Q(icmp_ln51_4_reg_15036),
        .R(1'b0));
  FDRE \icmp_ln51_reg_14888_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln51_fu_7734_p2),
        .Q(icmp_ln51_reg_14888),
        .R(1'b0));
  bd_0_hls_inst_0_feedforward_layer1_activations_RAM_AUTO_1R1W layer1_activations_2_U
       (.ADDRARDADDR(layer1_activations_address0),
        .ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address1),
        .CO(layer1_quant_128_fu_2054_p2),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_11,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_12,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_13,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_14,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_15,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_16,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_17,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_18,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_19,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_20,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_21,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_22,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_23,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_24,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_25,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_26,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_27,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_28,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_29,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_30,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_31,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_32,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_33,layer1_activations_2_d0,layer1_activations_d0[0]}),
        .DOADO(layer1_activations_q0),
        .E(layer1_activations_2_U_n_37),
        .Q({ap_CS_fsm_state17,layer1_activations_2_ce0_local}),
        .\X_size_read_reg_14084_reg[30] (layer1_activations_2_U_n_36),
        .ap_clk(ap_clk),
        .grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .layer1_activations_ce0(layer1_activations_ce0),
        .\layer1_quant_127_fu_1062_reg[0]_i_2_0 (grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_132),
        .ram_reg_0(layer1_activations_2_we0),
        .ram_reg_i_59__0_0(y_reg_3202),
        .sub_ln116_1_fu_178_p2(sub_ln116_1_fu_178_p2),
        .\sub_ln116_1_reg_221_reg[31] (X_size_read_reg_14084),
        .\sub_ln116_1_reg_221_reg[4] (grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_4));
  bd_0_hls_inst_0_feedforward_layer1_activations_RAM_AUTO_1R1W_0 layer1_activations_U
       (.ADDRARDADDR(layer1_activations_address0),
        .ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address1),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_43,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_44,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_45,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_46,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_47,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_48,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_49,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_50,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_51,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_52,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_53,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_54,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_55,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_56,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_57,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_58,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_59,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_60,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_61,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_62,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_63,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_64,grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_65,layer1_activations_d0}),
        .DOADO(layer1_activations_q0),
        .Q(ap_CS_fsm_state17),
        .WEA(layer1_activations_we0),
        .ap_clk(ap_clk),
        .grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .layer1_activations_ce0(layer1_activations_ce0),
        .sub_ln116_fu_167_p20_out(sub_ln116_fu_167_p20_out),
        .\sub_ln116_reg_216_reg[31] (X_size_read_reg_14084[31:1]),
        .\sub_ln116_reg_216_reg[4] (grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    \layer1_quant_128_reg_4760[0]_i_1 
       (.I0(ap_CS_fsm_state20),
        .I1(icmp_ln51_reg_14888),
        .O(layer1_quant_128_reg_47600));
  FDRE \layer1_quant_128_reg_4760_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out),
        .Q(layer1_quant_128_reg_4760),
        .R(1'b0));
  FDRE \layer1_quant_129_reg_4736_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out),
        .Q(layer1_quant_129_reg_4736),
        .R(1'b0));
  FDRE \layer1_quant_130_reg_4724_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out),
        .Q(layer1_quant_130_reg_4724),
        .R(1'b0));
  FDRE \layer1_quant_131_reg_4712_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out),
        .Q(layer1_quant_131_reg_4712),
        .R(1'b0));
  FDRE \layer1_quant_132_reg_4700_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out),
        .Q(layer1_quant_132_reg_4700),
        .R(1'b0));
  FDRE \layer1_quant_133_reg_4688_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out),
        .Q(layer1_quant_133_reg_4688),
        .R(1'b0));
  FDRE \layer1_quant_134_reg_4676_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out),
        .Q(layer1_quant_134_reg_4676),
        .R(1'b0));
  FDRE \layer1_quant_135_reg_4664_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out),
        .Q(layer1_quant_135_reg_4664),
        .R(1'b0));
  FDRE \layer1_quant_136_reg_4652_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out),
        .Q(layer1_quant_136_reg_4652),
        .R(1'b0));
  FDRE \layer1_quant_137_reg_4640_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out),
        .Q(layer1_quant_137_reg_4640),
        .R(1'b0));
  FDRE \layer1_quant_138_reg_4628_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out),
        .Q(layer1_quant_138_reg_4628),
        .R(1'b0));
  FDRE \layer1_quant_139_reg_4616_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out),
        .Q(layer1_quant_139_reg_4616),
        .R(1'b0));
  FDRE \layer1_quant_140_reg_4604_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out),
        .Q(layer1_quant_140_reg_4604),
        .R(1'b0));
  FDRE \layer1_quant_141_reg_4592_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out),
        .Q(layer1_quant_141_reg_4592),
        .R(1'b0));
  FDRE \layer1_quant_142_reg_4580_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out),
        .Q(layer1_quant_142_reg_4580),
        .R(1'b0));
  FDRE \layer1_quant_143_reg_4568_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out),
        .Q(layer1_quant_143_reg_4568),
        .R(1'b0));
  FDRE \layer1_quant_144_reg_4556_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out),
        .Q(layer1_quant_144_reg_4556),
        .R(1'b0));
  FDRE \layer1_quant_145_reg_4544_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out),
        .Q(layer1_quant_145_reg_4544),
        .R(1'b0));
  FDRE \layer1_quant_146_reg_4532_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out),
        .Q(layer1_quant_146_reg_4532),
        .R(1'b0));
  FDRE \layer1_quant_147_reg_4520_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out),
        .Q(layer1_quant_147_reg_4520),
        .R(1'b0));
  FDRE \layer1_quant_148_reg_4508_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out),
        .Q(layer1_quant_148_reg_4508),
        .R(1'b0));
  FDRE \layer1_quant_149_reg_4496_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out),
        .Q(layer1_quant_149_reg_4496),
        .R(1'b0));
  FDRE \layer1_quant_150_reg_4484_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out),
        .Q(layer1_quant_150_reg_4484),
        .R(1'b0));
  FDRE \layer1_quant_151_reg_4472_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out),
        .Q(layer1_quant_151_reg_4472),
        .R(1'b0));
  FDRE \layer1_quant_152_reg_4460_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out),
        .Q(layer1_quant_152_reg_4460),
        .R(1'b0));
  FDRE \layer1_quant_153_reg_4448_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out),
        .Q(layer1_quant_153_reg_4448),
        .R(1'b0));
  FDRE \layer1_quant_154_reg_4436_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out),
        .Q(layer1_quant_154_reg_4436),
        .R(1'b0));
  FDRE \layer1_quant_155_reg_4424_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out),
        .Q(layer1_quant_155_reg_4424),
        .R(1'b0));
  FDRE \layer1_quant_156_reg_4412_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out),
        .Q(layer1_quant_156_reg_4412),
        .R(1'b0));
  FDRE \layer1_quant_157_reg_4400_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out),
        .Q(layer1_quant_157_reg_4400),
        .R(1'b0));
  FDRE \layer1_quant_158_reg_4388_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out),
        .Q(layer1_quant_158_reg_4388),
        .R(1'b0));
  FDRE \layer1_quant_159_reg_4376_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out),
        .Q(layer1_quant_159_reg_4376),
        .R(1'b0));
  FDRE \layer1_quant_160_reg_4364_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out),
        .Q(layer1_quant_160_reg_4364),
        .R(1'b0));
  FDRE \layer1_quant_161_reg_4352_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out),
        .Q(layer1_quant_161_reg_4352),
        .R(1'b0));
  FDRE \layer1_quant_162_reg_4340_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out),
        .Q(layer1_quant_162_reg_4340),
        .R(1'b0));
  FDRE \layer1_quant_163_reg_4328_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out),
        .Q(layer1_quant_163_reg_4328),
        .R(1'b0));
  FDRE \layer1_quant_164_reg_4316_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out),
        .Q(layer1_quant_164_reg_4316),
        .R(1'b0));
  FDRE \layer1_quant_165_reg_4304_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out),
        .Q(layer1_quant_165_reg_4304),
        .R(1'b0));
  FDRE \layer1_quant_166_reg_4292_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out),
        .Q(layer1_quant_166_reg_4292),
        .R(1'b0));
  FDRE \layer1_quant_167_reg_4280_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out),
        .Q(layer1_quant_167_reg_4280),
        .R(1'b0));
  FDRE \layer1_quant_168_reg_4268_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out),
        .Q(layer1_quant_168_reg_4268),
        .R(1'b0));
  FDRE \layer1_quant_169_reg_4256_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out),
        .Q(layer1_quant_169_reg_4256),
        .R(1'b0));
  FDRE \layer1_quant_170_reg_4244_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out),
        .Q(layer1_quant_170_reg_4244),
        .R(1'b0));
  FDRE \layer1_quant_171_reg_4232_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out),
        .Q(layer1_quant_171_reg_4232),
        .R(1'b0));
  FDRE \layer1_quant_172_reg_4220_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out),
        .Q(layer1_quant_172_reg_4220),
        .R(1'b0));
  FDRE \layer1_quant_173_reg_4208_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out),
        .Q(layer1_quant_173_reg_4208),
        .R(1'b0));
  FDRE \layer1_quant_174_reg_4196_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out),
        .Q(layer1_quant_174_reg_4196),
        .R(1'b0));
  FDRE \layer1_quant_175_reg_4184_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out),
        .Q(layer1_quant_175_reg_4184),
        .R(1'b0));
  FDRE \layer1_quant_176_reg_4172_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out),
        .Q(layer1_quant_176_reg_4172),
        .R(1'b0));
  FDRE \layer1_quant_177_reg_4160_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out),
        .Q(layer1_quant_177_reg_4160),
        .R(1'b0));
  FDRE \layer1_quant_178_reg_4148_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out),
        .Q(layer1_quant_178_reg_4148),
        .R(1'b0));
  FDRE \layer1_quant_179_reg_4136_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out),
        .Q(layer1_quant_179_reg_4136),
        .R(1'b0));
  FDRE \layer1_quant_180_reg_4124_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out),
        .Q(layer1_quant_180_reg_4124),
        .R(1'b0));
  FDRE \layer1_quant_181_reg_4112_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out),
        .Q(layer1_quant_181_reg_4112),
        .R(1'b0));
  FDRE \layer1_quant_182_reg_4100_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out),
        .Q(layer1_quant_182_reg_4100),
        .R(1'b0));
  FDRE \layer1_quant_183_reg_4088_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out),
        .Q(layer1_quant_183_reg_4088),
        .R(1'b0));
  FDRE \layer1_quant_184_reg_4076_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out),
        .Q(layer1_quant_184_reg_4076),
        .R(1'b0));
  FDRE \layer1_quant_185_reg_4064_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out),
        .Q(layer1_quant_185_reg_4064),
        .R(1'b0));
  FDRE \layer1_quant_186_reg_4052_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out),
        .Q(layer1_quant_186_reg_4052),
        .R(1'b0));
  FDRE \layer1_quant_187_reg_4040_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out),
        .Q(layer1_quant_187_reg_4040),
        .R(1'b0));
  FDRE \layer1_quant_188_reg_4028_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out),
        .Q(layer1_quant_188_reg_4028),
        .R(1'b0));
  FDRE \layer1_quant_189_reg_4016_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out),
        .Q(layer1_quant_189_reg_4016),
        .R(1'b0));
  FDRE \layer1_quant_190_reg_4004_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out),
        .Q(layer1_quant_190_reg_4004),
        .R(1'b0));
  FDRE \layer1_quant_191_reg_3992_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out),
        .Q(layer1_quant_191_reg_3992),
        .R(1'b0));
  FDRE \layer1_quant_192_reg_3980_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out),
        .Q(layer1_quant_192_reg_3980),
        .R(1'b0));
  FDRE \layer1_quant_193_reg_3968_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out),
        .Q(layer1_quant_193_reg_3968),
        .R(1'b0));
  FDRE \layer1_quant_194_reg_3956_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out),
        .Q(layer1_quant_194_reg_3956),
        .R(1'b0));
  FDRE \layer1_quant_195_reg_3944_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out),
        .Q(layer1_quant_195_reg_3944),
        .R(1'b0));
  FDRE \layer1_quant_196_reg_3932_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out),
        .Q(layer1_quant_196_reg_3932),
        .R(1'b0));
  FDRE \layer1_quant_197_reg_3920_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out),
        .Q(layer1_quant_197_reg_3920),
        .R(1'b0));
  FDRE \layer1_quant_198_reg_3908_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out),
        .Q(layer1_quant_198_reg_3908),
        .R(1'b0));
  FDRE \layer1_quant_199_reg_3896_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out),
        .Q(layer1_quant_199_reg_3896),
        .R(1'b0));
  FDRE \layer1_quant_200_reg_3884_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out),
        .Q(layer1_quant_200_reg_3884),
        .R(1'b0));
  FDRE \layer1_quant_201_reg_3872_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out),
        .Q(layer1_quant_201_reg_3872),
        .R(1'b0));
  FDRE \layer1_quant_202_reg_3860_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out),
        .Q(layer1_quant_202_reg_3860),
        .R(1'b0));
  FDRE \layer1_quant_203_reg_3848_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out),
        .Q(layer1_quant_203_reg_3848),
        .R(1'b0));
  FDRE \layer1_quant_204_reg_3836_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out),
        .Q(layer1_quant_204_reg_3836),
        .R(1'b0));
  FDRE \layer1_quant_205_reg_3824_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out),
        .Q(layer1_quant_205_reg_3824),
        .R(1'b0));
  FDRE \layer1_quant_206_reg_3812_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out),
        .Q(layer1_quant_206_reg_3812),
        .R(1'b0));
  FDRE \layer1_quant_207_reg_3800_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out),
        .Q(layer1_quant_207_reg_3800),
        .R(1'b0));
  FDRE \layer1_quant_208_reg_3788_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out),
        .Q(layer1_quant_208_reg_3788),
        .R(1'b0));
  FDRE \layer1_quant_209_reg_3776_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out),
        .Q(layer1_quant_209_reg_3776),
        .R(1'b0));
  FDRE \layer1_quant_210_reg_3764_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out),
        .Q(layer1_quant_210_reg_3764),
        .R(1'b0));
  FDRE \layer1_quant_211_reg_3752_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out),
        .Q(layer1_quant_211_reg_3752),
        .R(1'b0));
  FDRE \layer1_quant_212_reg_3740_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out),
        .Q(layer1_quant_212_reg_3740),
        .R(1'b0));
  FDRE \layer1_quant_213_reg_3728_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out),
        .Q(layer1_quant_213_reg_3728),
        .R(1'b0));
  FDRE \layer1_quant_214_reg_3716_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out),
        .Q(layer1_quant_214_reg_3716),
        .R(1'b0));
  FDRE \layer1_quant_215_reg_3704_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out),
        .Q(layer1_quant_215_reg_3704),
        .R(1'b0));
  FDRE \layer1_quant_216_reg_3692_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out),
        .Q(layer1_quant_216_reg_3692),
        .R(1'b0));
  FDRE \layer1_quant_217_reg_3680_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out),
        .Q(layer1_quant_217_reg_3680),
        .R(1'b0));
  FDRE \layer1_quant_218_reg_3668_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out),
        .Q(layer1_quant_218_reg_3668),
        .R(1'b0));
  FDRE \layer1_quant_219_reg_3656_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out),
        .Q(layer1_quant_219_reg_3656),
        .R(1'b0));
  FDRE \layer1_quant_220_reg_3644_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out),
        .Q(layer1_quant_220_reg_3644),
        .R(1'b0));
  FDRE \layer1_quant_221_reg_3632_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out),
        .Q(layer1_quant_221_reg_3632),
        .R(1'b0));
  FDRE \layer1_quant_222_reg_3620_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out),
        .Q(layer1_quant_222_reg_3620),
        .R(1'b0));
  FDRE \layer1_quant_223_reg_3608_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out),
        .Q(layer1_quant_223_reg_3608),
        .R(1'b0));
  FDRE \layer1_quant_224_reg_3596_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out),
        .Q(layer1_quant_224_reg_3596),
        .R(1'b0));
  FDRE \layer1_quant_225_reg_3584_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out),
        .Q(layer1_quant_225_reg_3584),
        .R(1'b0));
  FDRE \layer1_quant_226_reg_3572_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out),
        .Q(layer1_quant_226_reg_3572),
        .R(1'b0));
  FDRE \layer1_quant_227_reg_3560_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out),
        .Q(layer1_quant_227_reg_3560),
        .R(1'b0));
  FDRE \layer1_quant_228_reg_3548_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out),
        .Q(layer1_quant_228_reg_3548),
        .R(1'b0));
  FDRE \layer1_quant_229_reg_3536_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out),
        .Q(layer1_quant_229_reg_3536),
        .R(1'b0));
  FDRE \layer1_quant_230_reg_3524_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out),
        .Q(layer1_quant_230_reg_3524),
        .R(1'b0));
  FDRE \layer1_quant_231_reg_3512_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out),
        .Q(layer1_quant_231_reg_3512),
        .R(1'b0));
  FDRE \layer1_quant_232_reg_3500_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out),
        .Q(layer1_quant_232_reg_3500),
        .R(1'b0));
  FDRE \layer1_quant_233_reg_3488_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out),
        .Q(layer1_quant_233_reg_3488),
        .R(1'b0));
  FDRE \layer1_quant_234_reg_3476_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out),
        .Q(layer1_quant_234_reg_3476),
        .R(1'b0));
  FDRE \layer1_quant_235_reg_3464_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out),
        .Q(layer1_quant_235_reg_3464),
        .R(1'b0));
  FDRE \layer1_quant_236_reg_3452_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out),
        .Q(layer1_quant_236_reg_3452),
        .R(1'b0));
  FDRE \layer1_quant_237_reg_3440_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out),
        .Q(layer1_quant_237_reg_3440),
        .R(1'b0));
  FDRE \layer1_quant_238_reg_3428_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out),
        .Q(layer1_quant_238_reg_3428),
        .R(1'b0));
  FDRE \layer1_quant_239_reg_3416_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out),
        .Q(layer1_quant_239_reg_3416),
        .R(1'b0));
  FDRE \layer1_quant_240_reg_3404_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out),
        .Q(layer1_quant_240_reg_3404),
        .R(1'b0));
  FDRE \layer1_quant_241_reg_3392_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out),
        .Q(layer1_quant_241_reg_3392),
        .R(1'b0));
  FDRE \layer1_quant_242_reg_3380_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out),
        .Q(layer1_quant_242_reg_3380),
        .R(1'b0));
  FDRE \layer1_quant_243_reg_3368_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out),
        .Q(layer1_quant_243_reg_3368),
        .R(1'b0));
  FDRE \layer1_quant_244_reg_3356_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out),
        .Q(layer1_quant_244_reg_3356),
        .R(1'b0));
  FDRE \layer1_quant_245_reg_3344_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out),
        .Q(layer1_quant_245_reg_3344),
        .R(1'b0));
  FDRE \layer1_quant_246_reg_3332_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out),
        .Q(layer1_quant_246_reg_3332),
        .R(1'b0));
  FDRE \layer1_quant_247_reg_3320_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out),
        .Q(layer1_quant_247_reg_3320),
        .R(1'b0));
  FDRE \layer1_quant_248_reg_3308_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out),
        .Q(layer1_quant_248_reg_3308),
        .R(1'b0));
  FDRE \layer1_quant_249_reg_3296_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out),
        .Q(layer1_quant_249_reg_3296),
        .R(1'b0));
  FDRE \layer1_quant_250_reg_3284_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out),
        .Q(layer1_quant_250_reg_3284),
        .R(1'b0));
  FDRE \layer1_quant_251_reg_3272_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out),
        .Q(layer1_quant_251_reg_3272),
        .R(1'b0));
  FDRE \layer1_quant_252_reg_3260_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out),
        .Q(layer1_quant_252_reg_3260),
        .R(1'b0));
  FDRE \layer1_quant_253_reg_3248_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out),
        .Q(layer1_quant_253_reg_3248),
        .R(1'b0));
  FDRE \layer1_quant_254_reg_3236_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out),
        .Q(layer1_quant_254_reg_3236),
        .R(1'b0));
  FDRE \layer1_quant_reg_4748_reg[0] 
       (.C(ap_clk),
        .CE(layer1_quant_128_reg_47600),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out),
        .Q(layer1_quant_reg_4748),
        .R(1'b0));
  bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W layer2_activations_4_U
       (.ADDRARDADDR(layer2_activations_6_address0),
        .ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_45,layer2_activations_4_d0,layer2_activations_6_d0[0]}),
        .O134(sub_ln144_1_fu_266_p2),
        .ap_clk(ap_clk),
        .colsW1_read_reg_14076(colsW1_read_reg_14076[31:1]),
        .layer2_activations_5_ce1(layer2_activations_5_ce1),
        .layer2_activations_6_ce0(layer2_activations_6_ce0),
        .ram_reg_0(layer2_activations_4_q0),
        .ram_reg_1(layer2_activations_4_we0),
        .\sub_ln144_1_reg_353_reg[4] (grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4));
  bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_1 layer2_activations_5_U
       (.ADDRARDADDR(layer2_activations_6_address0),
        .ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_13,layer2_activations_5_d0,layer2_activations_6_d0[0]}),
        .O133(sub_ln144_2_fu_277_p2),
        .Q(ap_CS_fsm_state33),
        .ap_clk(ap_clk),
        .colsW1_read_reg_14076(colsW1_read_reg_14076[31:1]),
        .grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .layer2_activations_5_ce1(layer2_activations_5_ce1),
        .layer2_activations_6_ce0(layer2_activations_6_ce0),
        .ram_reg_0(layer2_activations_5_q0),
        .ram_reg_1(layer2_activations_5_we0),
        .\sub_ln144_2_reg_358_reg[4] (grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4));
  bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_2 layer2_activations_6_U
       (.ADDRARDADDR(layer2_activations_6_address0),
        .ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_107,layer2_activations_6_d0}),
        .DOADO(layer2_activations_6_q0),
        .Q(ap_CS_fsm_state33),
        .ap_clk(ap_clk),
        .colsW1_read_reg_14076(colsW1_read_reg_14076),
        .grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .layer2_activations_6_ce0(layer2_activations_6_ce0),
        .ram_reg_0(sub_ln144_3_fu_288_p2),
        .ram_reg_1(layer2_activations_6_we0),
        .ram_reg_i_48__1_0(y_1_reg_4772),
        .\sub_ln144_3_reg_363_reg[4] (grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4),
        .\y_1_reg_4772_reg[30] (layer2_activations_6_U_n_67));
  bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_3 layer2_activations_U
       (.ADDRARDADDR(layer2_activations_6_address0),
        .ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_76,layer2_activations_d0,layer2_activations_6_d0[0]}),
        .O135(sub_ln144_fu_255_p20_out),
        .WEA(layer2_activations_we0),
        .ap_clk(ap_clk),
        .colsW1_read_reg_14076(colsW1_read_reg_14076[31:1]),
        .layer2_activations_5_ce1(layer2_activations_5_ce1),
        .layer2_activations_6_ce0(layer2_activations_6_ce0),
        .ram_reg_0(layer2_activations_q0),
        .\sub_ln144_reg_348_reg[4] (grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4));
  bd_0_hls_inst_0_feedforward_layer3_activations_RAM_AUTO_1R1W layer3_activations_U
       (.ADDRARDADDR(layer3_activations_address0),
        .ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address1),
        .D(layer3_activations_q0),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_11,layer3_activations_d0}),
        .Q(ap_CS_fsm_state49),
        .WEA(layer3_activations_we0),
        .ap_clk(ap_clk),
        .colsW2_read_reg_14068(colsW2_read_reg_14068),
        .grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .icmp_ln51_4_reg_15036(icmp_ln51_4_reg_15036),
        .layer3_activations_address01(layer3_activations_address01),
        .layer3_activations_ce0(layer3_activations_ce0),
        .ram_reg_0(sub_ln159_fu_105_p2),
        .ram_reg_i_59__1_0(y_2_reg_6342),
        .\sub_ln159_reg_132_reg[4] (grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_5),
        .\y_2_reg_6342_reg[30] (icmp_ln55_2_fu_10379_p2));
  LUT2 #(
    .INIT(4'h8)) 
    \layer3_quant_128_reg_6330[0]_i_1 
       (.I0(ap_CS_fsm_state36),
        .I1(icmp_ln51_2_reg_14961),
        .O(layer3_quant_128_reg_63300));
  FDRE \layer3_quant_128_reg_6330_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out),
        .Q(layer3_quant_128_reg_6330),
        .R(1'b0));
  FDRE \layer3_quant_129_reg_6306_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out),
        .Q(layer3_quant_129_reg_6306),
        .R(1'b0));
  FDRE \layer3_quant_130_reg_6294_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out),
        .Q(layer3_quant_130_reg_6294),
        .R(1'b0));
  FDRE \layer3_quant_131_reg_6282_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out),
        .Q(layer3_quant_131_reg_6282),
        .R(1'b0));
  FDRE \layer3_quant_132_reg_6270_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out),
        .Q(layer3_quant_132_reg_6270),
        .R(1'b0));
  FDRE \layer3_quant_133_reg_6258_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out),
        .Q(layer3_quant_133_reg_6258),
        .R(1'b0));
  FDRE \layer3_quant_134_reg_6246_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out),
        .Q(layer3_quant_134_reg_6246),
        .R(1'b0));
  FDRE \layer3_quant_135_reg_6234_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out),
        .Q(layer3_quant_135_reg_6234),
        .R(1'b0));
  FDRE \layer3_quant_136_reg_6222_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out),
        .Q(layer3_quant_136_reg_6222),
        .R(1'b0));
  FDRE \layer3_quant_137_reg_6210_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out),
        .Q(layer3_quant_137_reg_6210),
        .R(1'b0));
  FDRE \layer3_quant_138_reg_6198_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out),
        .Q(layer3_quant_138_reg_6198),
        .R(1'b0));
  FDRE \layer3_quant_139_reg_6186_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out),
        .Q(layer3_quant_139_reg_6186),
        .R(1'b0));
  FDRE \layer3_quant_140_reg_6174_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out),
        .Q(layer3_quant_140_reg_6174),
        .R(1'b0));
  FDRE \layer3_quant_141_reg_6162_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out),
        .Q(layer3_quant_141_reg_6162),
        .R(1'b0));
  FDRE \layer3_quant_142_reg_6150_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out),
        .Q(layer3_quant_142_reg_6150),
        .R(1'b0));
  FDRE \layer3_quant_143_reg_6138_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out),
        .Q(layer3_quant_143_reg_6138),
        .R(1'b0));
  FDRE \layer3_quant_144_reg_6126_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out),
        .Q(layer3_quant_144_reg_6126),
        .R(1'b0));
  FDRE \layer3_quant_145_reg_6114_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out),
        .Q(layer3_quant_145_reg_6114),
        .R(1'b0));
  FDRE \layer3_quant_146_reg_6102_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out),
        .Q(layer3_quant_146_reg_6102),
        .R(1'b0));
  FDRE \layer3_quant_147_reg_6090_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out),
        .Q(layer3_quant_147_reg_6090),
        .R(1'b0));
  FDRE \layer3_quant_148_reg_6078_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out),
        .Q(layer3_quant_148_reg_6078),
        .R(1'b0));
  FDRE \layer3_quant_149_reg_6066_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out),
        .Q(layer3_quant_149_reg_6066),
        .R(1'b0));
  FDRE \layer3_quant_150_reg_6054_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out),
        .Q(layer3_quant_150_reg_6054),
        .R(1'b0));
  FDRE \layer3_quant_151_reg_6042_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out),
        .Q(layer3_quant_151_reg_6042),
        .R(1'b0));
  FDRE \layer3_quant_152_reg_6030_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out),
        .Q(layer3_quant_152_reg_6030),
        .R(1'b0));
  FDRE \layer3_quant_153_reg_6018_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out),
        .Q(layer3_quant_153_reg_6018),
        .R(1'b0));
  FDRE \layer3_quant_154_reg_6006_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out),
        .Q(layer3_quant_154_reg_6006),
        .R(1'b0));
  FDRE \layer3_quant_155_reg_5994_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out),
        .Q(layer3_quant_155_reg_5994),
        .R(1'b0));
  FDRE \layer3_quant_156_reg_5982_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out),
        .Q(layer3_quant_156_reg_5982),
        .R(1'b0));
  FDRE \layer3_quant_157_reg_5970_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out),
        .Q(layer3_quant_157_reg_5970),
        .R(1'b0));
  FDRE \layer3_quant_158_reg_5958_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out),
        .Q(layer3_quant_158_reg_5958),
        .R(1'b0));
  FDRE \layer3_quant_159_reg_5946_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out),
        .Q(layer3_quant_159_reg_5946),
        .R(1'b0));
  FDRE \layer3_quant_160_reg_5934_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out),
        .Q(layer3_quant_160_reg_5934),
        .R(1'b0));
  FDRE \layer3_quant_161_reg_5922_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out),
        .Q(layer3_quant_161_reg_5922),
        .R(1'b0));
  FDRE \layer3_quant_162_reg_5910_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out),
        .Q(layer3_quant_162_reg_5910),
        .R(1'b0));
  FDRE \layer3_quant_163_reg_5898_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out),
        .Q(layer3_quant_163_reg_5898),
        .R(1'b0));
  FDRE \layer3_quant_164_reg_5886_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out),
        .Q(layer3_quant_164_reg_5886),
        .R(1'b0));
  FDRE \layer3_quant_165_reg_5874_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out),
        .Q(layer3_quant_165_reg_5874),
        .R(1'b0));
  FDRE \layer3_quant_166_reg_5862_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out),
        .Q(layer3_quant_166_reg_5862),
        .R(1'b0));
  FDRE \layer3_quant_167_reg_5850_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out),
        .Q(layer3_quant_167_reg_5850),
        .R(1'b0));
  FDRE \layer3_quant_168_reg_5838_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out),
        .Q(layer3_quant_168_reg_5838),
        .R(1'b0));
  FDRE \layer3_quant_169_reg_5826_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out),
        .Q(layer3_quant_169_reg_5826),
        .R(1'b0));
  FDRE \layer3_quant_170_reg_5814_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out),
        .Q(layer3_quant_170_reg_5814),
        .R(1'b0));
  FDRE \layer3_quant_171_reg_5802_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out),
        .Q(layer3_quant_171_reg_5802),
        .R(1'b0));
  FDRE \layer3_quant_172_reg_5790_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out),
        .Q(layer3_quant_172_reg_5790),
        .R(1'b0));
  FDRE \layer3_quant_173_reg_5778_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out),
        .Q(layer3_quant_173_reg_5778),
        .R(1'b0));
  FDRE \layer3_quant_174_reg_5766_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out),
        .Q(layer3_quant_174_reg_5766),
        .R(1'b0));
  FDRE \layer3_quant_175_reg_5754_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out),
        .Q(layer3_quant_175_reg_5754),
        .R(1'b0));
  FDRE \layer3_quant_176_reg_5742_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out),
        .Q(layer3_quant_176_reg_5742),
        .R(1'b0));
  FDRE \layer3_quant_177_reg_5730_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out),
        .Q(layer3_quant_177_reg_5730),
        .R(1'b0));
  FDRE \layer3_quant_178_reg_5718_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out),
        .Q(layer3_quant_178_reg_5718),
        .R(1'b0));
  FDRE \layer3_quant_179_reg_5706_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out),
        .Q(layer3_quant_179_reg_5706),
        .R(1'b0));
  FDRE \layer3_quant_180_reg_5694_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out),
        .Q(layer3_quant_180_reg_5694),
        .R(1'b0));
  FDRE \layer3_quant_181_reg_5682_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out),
        .Q(layer3_quant_181_reg_5682),
        .R(1'b0));
  FDRE \layer3_quant_182_reg_5670_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out),
        .Q(layer3_quant_182_reg_5670),
        .R(1'b0));
  FDRE \layer3_quant_183_reg_5658_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out),
        .Q(layer3_quant_183_reg_5658),
        .R(1'b0));
  FDRE \layer3_quant_184_reg_5646_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out),
        .Q(layer3_quant_184_reg_5646),
        .R(1'b0));
  FDRE \layer3_quant_185_reg_5634_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out),
        .Q(layer3_quant_185_reg_5634),
        .R(1'b0));
  FDRE \layer3_quant_186_reg_5622_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out),
        .Q(layer3_quant_186_reg_5622),
        .R(1'b0));
  FDRE \layer3_quant_187_reg_5610_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out),
        .Q(layer3_quant_187_reg_5610),
        .R(1'b0));
  FDRE \layer3_quant_188_reg_5598_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out),
        .Q(layer3_quant_188_reg_5598),
        .R(1'b0));
  FDRE \layer3_quant_189_reg_5586_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out),
        .Q(layer3_quant_189_reg_5586),
        .R(1'b0));
  FDRE \layer3_quant_190_reg_5574_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out),
        .Q(layer3_quant_190_reg_5574),
        .R(1'b0));
  FDRE \layer3_quant_191_reg_5562_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out),
        .Q(layer3_quant_191_reg_5562),
        .R(1'b0));
  FDRE \layer3_quant_192_reg_5550_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out),
        .Q(layer3_quant_192_reg_5550),
        .R(1'b0));
  FDRE \layer3_quant_193_reg_5538_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out),
        .Q(layer3_quant_193_reg_5538),
        .R(1'b0));
  FDRE \layer3_quant_194_reg_5526_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out),
        .Q(layer3_quant_194_reg_5526),
        .R(1'b0));
  FDRE \layer3_quant_195_reg_5514_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out),
        .Q(layer3_quant_195_reg_5514),
        .R(1'b0));
  FDRE \layer3_quant_196_reg_5502_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out),
        .Q(layer3_quant_196_reg_5502),
        .R(1'b0));
  FDRE \layer3_quant_197_reg_5490_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out),
        .Q(layer3_quant_197_reg_5490),
        .R(1'b0));
  FDRE \layer3_quant_198_reg_5478_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out),
        .Q(layer3_quant_198_reg_5478),
        .R(1'b0));
  FDRE \layer3_quant_199_reg_5466_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out),
        .Q(layer3_quant_199_reg_5466),
        .R(1'b0));
  FDRE \layer3_quant_200_reg_5454_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out),
        .Q(layer3_quant_200_reg_5454),
        .R(1'b0));
  FDRE \layer3_quant_201_reg_5442_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out),
        .Q(layer3_quant_201_reg_5442),
        .R(1'b0));
  FDRE \layer3_quant_202_reg_5430_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out),
        .Q(layer3_quant_202_reg_5430),
        .R(1'b0));
  FDRE \layer3_quant_203_reg_5418_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out),
        .Q(layer3_quant_203_reg_5418),
        .R(1'b0));
  FDRE \layer3_quant_204_reg_5406_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out),
        .Q(layer3_quant_204_reg_5406),
        .R(1'b0));
  FDRE \layer3_quant_205_reg_5394_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out),
        .Q(layer3_quant_205_reg_5394),
        .R(1'b0));
  FDRE \layer3_quant_206_reg_5382_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out),
        .Q(layer3_quant_206_reg_5382),
        .R(1'b0));
  FDRE \layer3_quant_207_reg_5370_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out),
        .Q(layer3_quant_207_reg_5370),
        .R(1'b0));
  FDRE \layer3_quant_208_reg_5358_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out),
        .Q(layer3_quant_208_reg_5358),
        .R(1'b0));
  FDRE \layer3_quant_209_reg_5346_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out),
        .Q(layer3_quant_209_reg_5346),
        .R(1'b0));
  FDRE \layer3_quant_210_reg_5334_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out),
        .Q(layer3_quant_210_reg_5334),
        .R(1'b0));
  FDRE \layer3_quant_211_reg_5322_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out),
        .Q(layer3_quant_211_reg_5322),
        .R(1'b0));
  FDRE \layer3_quant_212_reg_5310_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out),
        .Q(layer3_quant_212_reg_5310),
        .R(1'b0));
  FDRE \layer3_quant_213_reg_5298_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out),
        .Q(layer3_quant_213_reg_5298),
        .R(1'b0));
  FDRE \layer3_quant_214_reg_5286_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out),
        .Q(layer3_quant_214_reg_5286),
        .R(1'b0));
  FDRE \layer3_quant_215_reg_5274_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out),
        .Q(layer3_quant_215_reg_5274),
        .R(1'b0));
  FDRE \layer3_quant_216_reg_5262_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out),
        .Q(layer3_quant_216_reg_5262),
        .R(1'b0));
  FDRE \layer3_quant_217_reg_5250_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out),
        .Q(layer3_quant_217_reg_5250),
        .R(1'b0));
  FDRE \layer3_quant_218_reg_5238_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out),
        .Q(layer3_quant_218_reg_5238),
        .R(1'b0));
  FDRE \layer3_quant_219_reg_5226_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out),
        .Q(layer3_quant_219_reg_5226),
        .R(1'b0));
  FDRE \layer3_quant_220_reg_5214_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out),
        .Q(layer3_quant_220_reg_5214),
        .R(1'b0));
  FDRE \layer3_quant_221_reg_5202_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out),
        .Q(layer3_quant_221_reg_5202),
        .R(1'b0));
  FDRE \layer3_quant_222_reg_5190_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out),
        .Q(layer3_quant_222_reg_5190),
        .R(1'b0));
  FDRE \layer3_quant_223_reg_5178_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out),
        .Q(layer3_quant_223_reg_5178),
        .R(1'b0));
  FDRE \layer3_quant_224_reg_5166_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out),
        .Q(layer3_quant_224_reg_5166),
        .R(1'b0));
  FDRE \layer3_quant_225_reg_5154_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out),
        .Q(layer3_quant_225_reg_5154),
        .R(1'b0));
  FDRE \layer3_quant_226_reg_5142_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out),
        .Q(layer3_quant_226_reg_5142),
        .R(1'b0));
  FDRE \layer3_quant_227_reg_5130_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out),
        .Q(layer3_quant_227_reg_5130),
        .R(1'b0));
  FDRE \layer3_quant_228_reg_5118_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out),
        .Q(layer3_quant_228_reg_5118),
        .R(1'b0));
  FDRE \layer3_quant_229_reg_5106_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out),
        .Q(layer3_quant_229_reg_5106),
        .R(1'b0));
  FDRE \layer3_quant_230_reg_5094_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out),
        .Q(layer3_quant_230_reg_5094),
        .R(1'b0));
  FDRE \layer3_quant_231_reg_5082_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out),
        .Q(layer3_quant_231_reg_5082),
        .R(1'b0));
  FDRE \layer3_quant_232_reg_5070_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out),
        .Q(layer3_quant_232_reg_5070),
        .R(1'b0));
  FDRE \layer3_quant_233_reg_5058_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out),
        .Q(layer3_quant_233_reg_5058),
        .R(1'b0));
  FDRE \layer3_quant_234_reg_5046_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out),
        .Q(layer3_quant_234_reg_5046),
        .R(1'b0));
  FDRE \layer3_quant_235_reg_5034_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out),
        .Q(layer3_quant_235_reg_5034),
        .R(1'b0));
  FDRE \layer3_quant_236_reg_5022_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out),
        .Q(layer3_quant_236_reg_5022),
        .R(1'b0));
  FDRE \layer3_quant_237_reg_5010_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out),
        .Q(layer3_quant_237_reg_5010),
        .R(1'b0));
  FDRE \layer3_quant_238_reg_4998_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out),
        .Q(layer3_quant_238_reg_4998),
        .R(1'b0));
  FDRE \layer3_quant_239_reg_4986_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out),
        .Q(layer3_quant_239_reg_4986),
        .R(1'b0));
  FDRE \layer3_quant_240_reg_4974_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out),
        .Q(layer3_quant_240_reg_4974),
        .R(1'b0));
  FDRE \layer3_quant_241_reg_4962_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out),
        .Q(layer3_quant_241_reg_4962),
        .R(1'b0));
  FDRE \layer3_quant_242_reg_4950_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out),
        .Q(layer3_quant_242_reg_4950),
        .R(1'b0));
  FDRE \layer3_quant_243_reg_4938_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out),
        .Q(layer3_quant_243_reg_4938),
        .R(1'b0));
  FDRE \layer3_quant_244_reg_4926_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out),
        .Q(layer3_quant_244_reg_4926),
        .R(1'b0));
  FDRE \layer3_quant_245_reg_4914_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out),
        .Q(layer3_quant_245_reg_4914),
        .R(1'b0));
  FDRE \layer3_quant_246_reg_4902_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out),
        .Q(layer3_quant_246_reg_4902),
        .R(1'b0));
  FDRE \layer3_quant_247_reg_4890_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out),
        .Q(layer3_quant_247_reg_4890),
        .R(1'b0));
  FDRE \layer3_quant_248_reg_4878_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out),
        .Q(layer3_quant_248_reg_4878),
        .R(1'b0));
  FDRE \layer3_quant_249_reg_4866_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out),
        .Q(layer3_quant_249_reg_4866),
        .R(1'b0));
  FDRE \layer3_quant_250_reg_4854_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out),
        .Q(layer3_quant_250_reg_4854),
        .R(1'b0));
  FDRE \layer3_quant_251_reg_4842_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out),
        .Q(layer3_quant_251_reg_4842),
        .R(1'b0));
  FDRE \layer3_quant_252_reg_4830_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out),
        .Q(layer3_quant_252_reg_4830),
        .R(1'b0));
  FDRE \layer3_quant_253_reg_4818_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out),
        .Q(layer3_quant_253_reg_4818),
        .R(1'b0));
  FDRE \layer3_quant_254_reg_4806_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out),
        .Q(layer3_quant_254_reg_4806),
        .R(1'b0));
  FDRE \layer3_quant_reg_6318_reg[0] 
       (.C(ap_clk),
        .CE(layer3_quant_128_reg_63300),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out),
        .Q(layer3_quant_reg_6318),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[0] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[0]),
        .Q(output_stream_TDATA_reg[0]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[10] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[10]),
        .Q(output_stream_TDATA_reg[10]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[11] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[11]),
        .Q(output_stream_TDATA_reg[11]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[12] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[12]),
        .Q(output_stream_TDATA_reg[12]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[13] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[13]),
        .Q(output_stream_TDATA_reg[13]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[14] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[14]),
        .Q(output_stream_TDATA_reg[14]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[15] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[15]),
        .Q(output_stream_TDATA_reg[15]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[16] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[16]),
        .Q(output_stream_TDATA_reg[16]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[17] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[17]),
        .Q(output_stream_TDATA_reg[17]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[18] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[18]),
        .Q(output_stream_TDATA_reg[18]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[19] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[19]),
        .Q(output_stream_TDATA_reg[19]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[1] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[1]),
        .Q(output_stream_TDATA_reg[1]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[20] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[20]),
        .Q(output_stream_TDATA_reg[20]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[21] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[21]),
        .Q(output_stream_TDATA_reg[21]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[22] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[22]),
        .Q(output_stream_TDATA_reg[22]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[23] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[23]),
        .Q(output_stream_TDATA_reg[23]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[24] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[24]),
        .Q(output_stream_TDATA_reg[24]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[25] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[25]),
        .Q(output_stream_TDATA_reg[25]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[26] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[26]),
        .Q(output_stream_TDATA_reg[26]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[27] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[27]),
        .Q(output_stream_TDATA_reg[27]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[28] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[28]),
        .Q(output_stream_TDATA_reg[28]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[29] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[29]),
        .Q(output_stream_TDATA_reg[29]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[2] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[2]),
        .Q(output_stream_TDATA_reg[2]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[30] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[30]),
        .Q(output_stream_TDATA_reg[30]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[31] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[31]),
        .Q(output_stream_TDATA_reg[31]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[3] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[3]),
        .Q(output_stream_TDATA_reg[3]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[4] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[4]),
        .Q(output_stream_TDATA_reg[4]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[5] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[5]),
        .Q(output_stream_TDATA_reg[5]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[6] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[6]),
        .Q(output_stream_TDATA_reg[6]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[7] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[7]),
        .Q(output_stream_TDATA_reg[7]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[8] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[8]),
        .Q(output_stream_TDATA_reg[8]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[9] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[9]),
        .Q(output_stream_TDATA_reg[9]),
        .R(1'b0));
  FDRE \output_stream_TLAST_reg_reg[0] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST),
        .Q(output_stream_TLAST_reg),
        .R(1'b0));
  FDRE \phi_mul1_reg_4795_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[0]),
        .Q(phi_mul1_reg_4795[0]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[10]),
        .Q(phi_mul1_reg_4795[10]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[11]),
        .Q(phi_mul1_reg_4795[11]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[12]),
        .Q(phi_mul1_reg_4795[12]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[13]),
        .Q(phi_mul1_reg_4795[13]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[14]),
        .Q(phi_mul1_reg_4795[14]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[15]),
        .Q(phi_mul1_reg_4795[15]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[16]),
        .Q(phi_mul1_reg_4795[16]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[17]),
        .Q(phi_mul1_reg_4795[17]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[18]),
        .Q(phi_mul1_reg_4795[18]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[19]),
        .Q(phi_mul1_reg_4795[19]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[1]),
        .Q(phi_mul1_reg_4795[1]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[20]),
        .Q(phi_mul1_reg_4795[20]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[21]),
        .Q(phi_mul1_reg_4795[21]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[22]),
        .Q(phi_mul1_reg_4795[22]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[23]),
        .Q(phi_mul1_reg_4795[23]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[24]),
        .Q(phi_mul1_reg_4795[24]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[25]),
        .Q(phi_mul1_reg_4795[25]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[26]),
        .Q(phi_mul1_reg_4795[26]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[27]),
        .Q(phi_mul1_reg_4795[27]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[28]),
        .Q(phi_mul1_reg_4795[28]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[29]),
        .Q(phi_mul1_reg_4795[29]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[2]),
        .Q(phi_mul1_reg_4795[2]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[30]),
        .Q(phi_mul1_reg_4795[30]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[31]),
        .Q(phi_mul1_reg_4795[31]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[32]),
        .Q(phi_mul1_reg_4795[32]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[33]),
        .Q(phi_mul1_reg_4795[33]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[34]),
        .Q(phi_mul1_reg_4795[34]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[35]),
        .Q(phi_mul1_reg_4795[35]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[36]),
        .Q(phi_mul1_reg_4795[36]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[37]),
        .Q(phi_mul1_reg_4795[37]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[38]),
        .Q(phi_mul1_reg_4795[38]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[39]),
        .Q(phi_mul1_reg_4795[39]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[3]),
        .Q(phi_mul1_reg_4795[3]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[40]),
        .Q(phi_mul1_reg_4795[40]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[41]),
        .Q(phi_mul1_reg_4795[41]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[42]),
        .Q(phi_mul1_reg_4795[42]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[43]),
        .Q(phi_mul1_reg_4795[43]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[44]),
        .Q(phi_mul1_reg_4795[44]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[45]),
        .Q(phi_mul1_reg_4795[45]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[46]),
        .Q(phi_mul1_reg_4795[46]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[47]),
        .Q(phi_mul1_reg_4795[47]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[48]),
        .Q(phi_mul1_reg_4795[48]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[49]),
        .Q(phi_mul1_reg_4795[49]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[4]),
        .Q(phi_mul1_reg_4795[4]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[50]),
        .Q(phi_mul1_reg_4795[50]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[51]),
        .Q(phi_mul1_reg_4795[51]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[52]),
        .Q(phi_mul1_reg_4795[52]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[53]),
        .Q(phi_mul1_reg_4795[53]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[54]),
        .Q(phi_mul1_reg_4795[54]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[55]),
        .Q(phi_mul1_reg_4795[55]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[56]),
        .Q(phi_mul1_reg_4795[56]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[57]),
        .Q(phi_mul1_reg_4795[57]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[58]),
        .Q(phi_mul1_reg_4795[58]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[59]),
        .Q(phi_mul1_reg_4795[59]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[5]),
        .Q(phi_mul1_reg_4795[5]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[60]),
        .Q(phi_mul1_reg_4795[60]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[61]),
        .Q(phi_mul1_reg_4795[61]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[6]),
        .Q(phi_mul1_reg_4795[6]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[7]),
        .Q(phi_mul1_reg_4795[7]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[8]),
        .Q(phi_mul1_reg_4795[8]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul1_reg_4795_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln58_8_reg_15015[9]),
        .Q(phi_mul1_reg_4795[9]),
        .R(cnt_2_reg_4783));
  FDRE \phi_mul3_reg_6365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[0]),
        .Q(phi_mul3_reg_6365[0]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[10]),
        .Q(phi_mul3_reg_6365[10]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[11]),
        .Q(phi_mul3_reg_6365[11]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[12]),
        .Q(phi_mul3_reg_6365[12]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[13]),
        .Q(phi_mul3_reg_6365[13]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[14]),
        .Q(phi_mul3_reg_6365[14]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[15]),
        .Q(phi_mul3_reg_6365[15]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[16]),
        .Q(phi_mul3_reg_6365[16]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[17]),
        .Q(phi_mul3_reg_6365[17]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[18]),
        .Q(phi_mul3_reg_6365[18]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[19]),
        .Q(phi_mul3_reg_6365[19]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[1]),
        .Q(phi_mul3_reg_6365[1]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[20]),
        .Q(phi_mul3_reg_6365[20]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[21]),
        .Q(phi_mul3_reg_6365[21]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[22]),
        .Q(phi_mul3_reg_6365[22]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[23]),
        .Q(phi_mul3_reg_6365[23]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[24]),
        .Q(phi_mul3_reg_6365[24]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[25]),
        .Q(phi_mul3_reg_6365[25]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[26]),
        .Q(phi_mul3_reg_6365[26]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[27]),
        .Q(phi_mul3_reg_6365[27]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[28]),
        .Q(phi_mul3_reg_6365[28]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[29]),
        .Q(phi_mul3_reg_6365[29]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[2]),
        .Q(phi_mul3_reg_6365[2]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[30]),
        .Q(phi_mul3_reg_6365[30]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[31]),
        .Q(phi_mul3_reg_6365[31]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[32]),
        .Q(phi_mul3_reg_6365[32]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[33]),
        .Q(phi_mul3_reg_6365[33]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[34]),
        .Q(phi_mul3_reg_6365[34]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[35]),
        .Q(phi_mul3_reg_6365[35]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[36]),
        .Q(phi_mul3_reg_6365[36]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[37]),
        .Q(phi_mul3_reg_6365[37]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[38]),
        .Q(phi_mul3_reg_6365[38]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[39]),
        .Q(phi_mul3_reg_6365[39]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[3]),
        .Q(phi_mul3_reg_6365[3]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[40]),
        .Q(phi_mul3_reg_6365[40]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[41]),
        .Q(phi_mul3_reg_6365[41]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[42]),
        .Q(phi_mul3_reg_6365[42]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[43]),
        .Q(phi_mul3_reg_6365[43]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[44]),
        .Q(phi_mul3_reg_6365[44]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[45]),
        .Q(phi_mul3_reg_6365[45]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[46]),
        .Q(phi_mul3_reg_6365[46]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[47]),
        .Q(phi_mul3_reg_6365[47]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[48]),
        .Q(phi_mul3_reg_6365[48]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[49]),
        .Q(phi_mul3_reg_6365[49]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[4]),
        .Q(phi_mul3_reg_6365[4]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[50]),
        .Q(phi_mul3_reg_6365[50]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[51]),
        .Q(phi_mul3_reg_6365[51]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[52]),
        .Q(phi_mul3_reg_6365[52]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[53]),
        .Q(phi_mul3_reg_6365[53]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[54]),
        .Q(phi_mul3_reg_6365[54]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[55]),
        .Q(phi_mul3_reg_6365[55]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[56]),
        .Q(phi_mul3_reg_6365[56]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[57]),
        .Q(phi_mul3_reg_6365[57]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[58]),
        .Q(phi_mul3_reg_6365[58]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[59]),
        .Q(phi_mul3_reg_6365[59]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[5]),
        .Q(phi_mul3_reg_6365[5]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[60]),
        .Q(phi_mul3_reg_6365[60]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[61]),
        .Q(phi_mul3_reg_6365[61]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[6]),
        .Q(phi_mul3_reg_6365[6]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[7]),
        .Q(phi_mul3_reg_6365[7]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[8]),
        .Q(phi_mul3_reg_6365[8]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul3_reg_6365_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln58_10_reg_15093[9]),
        .Q(phi_mul3_reg_6365[9]),
        .R(cnt_4_reg_6353));
  FDRE \phi_mul_reg_3225_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[0]),
        .Q(phi_mul_reg_3225[0]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[10]),
        .Q(phi_mul_reg_3225[10]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[11]),
        .Q(phi_mul_reg_3225[11]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[12]),
        .Q(phi_mul_reg_3225[12]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[13]),
        .Q(phi_mul_reg_3225[13]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[14]),
        .Q(phi_mul_reg_3225[14]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[15]),
        .Q(phi_mul_reg_3225[15]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[16]),
        .Q(phi_mul_reg_3225[16]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[17]),
        .Q(phi_mul_reg_3225[17]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[18]),
        .Q(phi_mul_reg_3225[18]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[19]),
        .Q(phi_mul_reg_3225[19]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[1]),
        .Q(phi_mul_reg_3225[1]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[20]),
        .Q(phi_mul_reg_3225[20]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[21]),
        .Q(phi_mul_reg_3225[21]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[22]),
        .Q(phi_mul_reg_3225[22]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[23]),
        .Q(phi_mul_reg_3225[23]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[24]),
        .Q(phi_mul_reg_3225[24]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[25]),
        .Q(phi_mul_reg_3225[25]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[26]),
        .Q(phi_mul_reg_3225[26]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[27]),
        .Q(phi_mul_reg_3225[27]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[28]),
        .Q(phi_mul_reg_3225[28]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[29]),
        .Q(phi_mul_reg_3225[29]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[2]),
        .Q(phi_mul_reg_3225[2]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[30]),
        .Q(phi_mul_reg_3225[30]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[31]),
        .Q(phi_mul_reg_3225[31]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[32]),
        .Q(phi_mul_reg_3225[32]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[33]),
        .Q(phi_mul_reg_3225[33]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[34]),
        .Q(phi_mul_reg_3225[34]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[35]),
        .Q(phi_mul_reg_3225[35]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[36]),
        .Q(phi_mul_reg_3225[36]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[37]),
        .Q(phi_mul_reg_3225[37]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[38]),
        .Q(phi_mul_reg_3225[38]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[3]),
        .Q(phi_mul_reg_3225[3]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[4]),
        .Q(phi_mul_reg_3225[4]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[5]),
        .Q(phi_mul_reg_3225[5]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[6]),
        .Q(phi_mul_reg_3225[6]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[7]),
        .Q(phi_mul_reg_3225[7]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[8]),
        .Q(phi_mul_reg_3225[8]),
        .R(cnt_reg_3213));
  FDRE \phi_mul_reg_3225_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln58_2_reg_14940[9]),
        .Q(phi_mul_reg_3225[9]),
        .R(cnt_reg_3213));
  bd_0_hls_inst_0_feedforward_regslice_both regslice_both_input_stream_V_data_V_U
       (.DI(regslice_both_input_stream_V_data_V_U_n_23),
        .E(ap_block_pp0_stage0_subdone),
        .Q(ap_CS_fsm_state3),
        .S({regslice_both_input_stream_V_data_V_U_n_19,regslice_both_input_stream_V_data_V_U_n_20,regslice_both_input_stream_V_data_V_U_n_21,regslice_both_input_stream_V_data_V_U_n_22}),
        .ack_in_t_reg_0(input_stream_TREADY),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_out(input_stream_TDATA_int_regslice),
        .\data_p1_reg[14]_0 ({regslice_both_input_stream_V_data_V_U_n_15,regslice_both_input_stream_V_data_V_U_n_16,regslice_both_input_stream_V_data_V_U_n_17,regslice_both_input_stream_V_data_V_U_n_18}),
        .\data_p1_reg[22]_0 ({regslice_both_input_stream_V_data_V_U_n_11,regslice_both_input_stream_V_data_V_U_n_12,regslice_both_input_stream_V_data_V_U_n_13,regslice_both_input_stream_V_data_V_U_n_14}),
        .\data_p1_reg[30]_0 ({regslice_both_input_stream_V_data_V_U_n_6,regslice_both_input_stream_V_data_V_U_n_7,regslice_both_input_stream_V_data_V_U_n_8,regslice_both_input_stream_V_data_V_U_n_9}),
        .input_stream_TDATA(input_stream_TDATA),
        .input_stream_TVALID(input_stream_TVALID),
        .vld_out(input_stream_TVALID_int_regslice));
  bd_0_hls_inst_0_feedforward_regslice_both_4 regslice_both_output_stream_V_data_V_U
       (.D({ap_NS_fsm[51],ap_NS_fsm[0]}),
        .E(load_p2),
        .Q({ap_CS_fsm_state52,ap_CS_fsm_state51,layer3_activations_ce0_local,\ap_CS_fsm_reg_n_4_[0] }),
        .ack_in_t_reg_0(regslice_both_output_stream_V_data_V_U_n_9),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\data_p2_reg[31]_0 (layer3_activations_q0),
        .\data_p2_reg[3]_0 (regslice_both_output_stream_V_keep_V_U_n_5),
        .\data_p2_reg[3]_1 (regslice_both_output_stream_V_strb_V_U_n_5),
        .grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0),
        .grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .layer3_activations_address01(layer3_activations_address01),
        .layer3_activations_ce0(layer3_activations_ce0),
        .load_p2(load_p2_2),
        .load_p2_0(load_p2_1),
        .output_stream_TDATA(output_stream_TDATA),
        .output_stream_TDATA_reg(output_stream_TDATA_reg),
        .output_stream_TDATA_reg1(output_stream_TDATA_reg1),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .output_stream_TVALID(output_stream_TVALID));
  bd_0_hls_inst_0_feedforward_regslice_both__parameterized0 regslice_both_output_stream_V_keep_V_U
       (.Q(ap_CS_fsm_state51),
        .ack_in_t_reg_0(regslice_both_output_stream_V_keep_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .load_p2(load_p2_2),
        .output_stream_TKEEP(\^output_stream_TKEEP ),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice));
  bd_0_hls_inst_0_feedforward_regslice_both__parameterized1 regslice_both_output_stream_V_last_V_U
       (.Q(ap_CS_fsm_state51),
        .ack_in_t_reg_0(regslice_both_output_stream_V_last_V_U_n_4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2),
        .\data_p2_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_8),
        .grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST),
        .grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .output_stream_TDATA_reg1(output_stream_TDATA_reg1),
        .output_stream_TLAST(output_stream_TLAST),
        .output_stream_TLAST_reg(output_stream_TLAST_reg),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice));
  bd_0_hls_inst_0_feedforward_regslice_both__parameterized0_5 regslice_both_output_stream_V_strb_V_U
       (.Q(ap_CS_fsm_state51),
        .ack_in_t_reg_0(regslice_both_output_stream_V_strb_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .load_p2(load_p2_1),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .output_stream_TSTRB(\^output_stream_TSTRB ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[0]_i_1 
       (.I0(colsW3_read_reg_14058[0]),
        .O(sub102_fu_10980_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[12]_i_2 
       (.I0(colsW3_read_reg_14058[12]),
        .O(\sub102_reg_15114[12]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[12]_i_3 
       (.I0(colsW3_read_reg_14058[11]),
        .O(\sub102_reg_15114[12]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[12]_i_4 
       (.I0(colsW3_read_reg_14058[10]),
        .O(\sub102_reg_15114[12]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[12]_i_5 
       (.I0(colsW3_read_reg_14058[9]),
        .O(\sub102_reg_15114[12]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[16]_i_2 
       (.I0(colsW3_read_reg_14058[16]),
        .O(\sub102_reg_15114[16]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[16]_i_3 
       (.I0(colsW3_read_reg_14058[15]),
        .O(\sub102_reg_15114[16]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[16]_i_4 
       (.I0(colsW3_read_reg_14058[14]),
        .O(\sub102_reg_15114[16]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[16]_i_5 
       (.I0(colsW3_read_reg_14058[13]),
        .O(\sub102_reg_15114[16]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[20]_i_2 
       (.I0(colsW3_read_reg_14058[20]),
        .O(\sub102_reg_15114[20]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[20]_i_3 
       (.I0(colsW3_read_reg_14058[19]),
        .O(\sub102_reg_15114[20]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[20]_i_4 
       (.I0(colsW3_read_reg_14058[18]),
        .O(\sub102_reg_15114[20]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[20]_i_5 
       (.I0(colsW3_read_reg_14058[17]),
        .O(\sub102_reg_15114[20]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[24]_i_2 
       (.I0(colsW3_read_reg_14058[24]),
        .O(\sub102_reg_15114[24]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[24]_i_3 
       (.I0(colsW3_read_reg_14058[23]),
        .O(\sub102_reg_15114[24]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[24]_i_4 
       (.I0(colsW3_read_reg_14058[22]),
        .O(\sub102_reg_15114[24]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[24]_i_5 
       (.I0(colsW3_read_reg_14058[21]),
        .O(\sub102_reg_15114[24]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[28]_i_2 
       (.I0(colsW3_read_reg_14058[28]),
        .O(\sub102_reg_15114[28]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[28]_i_3 
       (.I0(colsW3_read_reg_14058[27]),
        .O(\sub102_reg_15114[28]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[28]_i_4 
       (.I0(colsW3_read_reg_14058[26]),
        .O(\sub102_reg_15114[28]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[28]_i_5 
       (.I0(colsW3_read_reg_14058[25]),
        .O(\sub102_reg_15114[28]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[31]_i_2 
       (.I0(colsW3_read_reg_14058[31]),
        .O(\sub102_reg_15114[31]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[31]_i_3 
       (.I0(colsW3_read_reg_14058[30]),
        .O(\sub102_reg_15114[31]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[31]_i_4 
       (.I0(colsW3_read_reg_14058[29]),
        .O(\sub102_reg_15114[31]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[4]_i_2 
       (.I0(colsW3_read_reg_14058[4]),
        .O(\sub102_reg_15114[4]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[4]_i_3 
       (.I0(colsW3_read_reg_14058[3]),
        .O(\sub102_reg_15114[4]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[4]_i_4 
       (.I0(colsW3_read_reg_14058[2]),
        .O(\sub102_reg_15114[4]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[4]_i_5 
       (.I0(colsW3_read_reg_14058[1]),
        .O(\sub102_reg_15114[4]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[8]_i_2 
       (.I0(colsW3_read_reg_14058[8]),
        .O(\sub102_reg_15114[8]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[8]_i_3 
       (.I0(colsW3_read_reg_14058[7]),
        .O(\sub102_reg_15114[8]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[8]_i_4 
       (.I0(colsW3_read_reg_14058[6]),
        .O(\sub102_reg_15114[8]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub102_reg_15114[8]_i_5 
       (.I0(colsW3_read_reg_14058[5]),
        .O(\sub102_reg_15114[8]_i_5_n_4 ));
  FDRE \sub102_reg_15114_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[0]),
        .Q(sub102_reg_15114[0]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[10]),
        .Q(sub102_reg_15114[10]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[11]),
        .Q(sub102_reg_15114[11]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[12]),
        .Q(sub102_reg_15114[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub102_reg_15114_reg[12]_i_1 
       (.CI(\sub102_reg_15114_reg[8]_i_1_n_4 ),
        .CO({\sub102_reg_15114_reg[12]_i_1_n_4 ,\sub102_reg_15114_reg[12]_i_1_n_5 ,\sub102_reg_15114_reg[12]_i_1_n_6 ,\sub102_reg_15114_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(colsW3_read_reg_14058[12:9]),
        .O(sub102_fu_10980_p2[12:9]),
        .S({\sub102_reg_15114[12]_i_2_n_4 ,\sub102_reg_15114[12]_i_3_n_4 ,\sub102_reg_15114[12]_i_4_n_4 ,\sub102_reg_15114[12]_i_5_n_4 }));
  FDRE \sub102_reg_15114_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[13]),
        .Q(sub102_reg_15114[13]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[14]),
        .Q(sub102_reg_15114[14]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[15]),
        .Q(sub102_reg_15114[15]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[16]),
        .Q(sub102_reg_15114[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub102_reg_15114_reg[16]_i_1 
       (.CI(\sub102_reg_15114_reg[12]_i_1_n_4 ),
        .CO({\sub102_reg_15114_reg[16]_i_1_n_4 ,\sub102_reg_15114_reg[16]_i_1_n_5 ,\sub102_reg_15114_reg[16]_i_1_n_6 ,\sub102_reg_15114_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(colsW3_read_reg_14058[16:13]),
        .O(sub102_fu_10980_p2[16:13]),
        .S({\sub102_reg_15114[16]_i_2_n_4 ,\sub102_reg_15114[16]_i_3_n_4 ,\sub102_reg_15114[16]_i_4_n_4 ,\sub102_reg_15114[16]_i_5_n_4 }));
  FDRE \sub102_reg_15114_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[17]),
        .Q(sub102_reg_15114[17]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[18]),
        .Q(sub102_reg_15114[18]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[19]),
        .Q(sub102_reg_15114[19]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[1]),
        .Q(sub102_reg_15114[1]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[20]),
        .Q(sub102_reg_15114[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub102_reg_15114_reg[20]_i_1 
       (.CI(\sub102_reg_15114_reg[16]_i_1_n_4 ),
        .CO({\sub102_reg_15114_reg[20]_i_1_n_4 ,\sub102_reg_15114_reg[20]_i_1_n_5 ,\sub102_reg_15114_reg[20]_i_1_n_6 ,\sub102_reg_15114_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(colsW3_read_reg_14058[20:17]),
        .O(sub102_fu_10980_p2[20:17]),
        .S({\sub102_reg_15114[20]_i_2_n_4 ,\sub102_reg_15114[20]_i_3_n_4 ,\sub102_reg_15114[20]_i_4_n_4 ,\sub102_reg_15114[20]_i_5_n_4 }));
  FDRE \sub102_reg_15114_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[21]),
        .Q(sub102_reg_15114[21]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[22]),
        .Q(sub102_reg_15114[22]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[23]),
        .Q(sub102_reg_15114[23]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[24]),
        .Q(sub102_reg_15114[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub102_reg_15114_reg[24]_i_1 
       (.CI(\sub102_reg_15114_reg[20]_i_1_n_4 ),
        .CO({\sub102_reg_15114_reg[24]_i_1_n_4 ,\sub102_reg_15114_reg[24]_i_1_n_5 ,\sub102_reg_15114_reg[24]_i_1_n_6 ,\sub102_reg_15114_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(colsW3_read_reg_14058[24:21]),
        .O(sub102_fu_10980_p2[24:21]),
        .S({\sub102_reg_15114[24]_i_2_n_4 ,\sub102_reg_15114[24]_i_3_n_4 ,\sub102_reg_15114[24]_i_4_n_4 ,\sub102_reg_15114[24]_i_5_n_4 }));
  FDRE \sub102_reg_15114_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[25]),
        .Q(sub102_reg_15114[25]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[26]),
        .Q(sub102_reg_15114[26]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[27]),
        .Q(sub102_reg_15114[27]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[28]),
        .Q(sub102_reg_15114[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub102_reg_15114_reg[28]_i_1 
       (.CI(\sub102_reg_15114_reg[24]_i_1_n_4 ),
        .CO({\sub102_reg_15114_reg[28]_i_1_n_4 ,\sub102_reg_15114_reg[28]_i_1_n_5 ,\sub102_reg_15114_reg[28]_i_1_n_6 ,\sub102_reg_15114_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(colsW3_read_reg_14058[28:25]),
        .O(sub102_fu_10980_p2[28:25]),
        .S({\sub102_reg_15114[28]_i_2_n_4 ,\sub102_reg_15114[28]_i_3_n_4 ,\sub102_reg_15114[28]_i_4_n_4 ,\sub102_reg_15114[28]_i_5_n_4 }));
  FDRE \sub102_reg_15114_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[29]),
        .Q(sub102_reg_15114[29]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[2]),
        .Q(sub102_reg_15114[2]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[30]),
        .Q(sub102_reg_15114[30]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[31]),
        .Q(sub102_reg_15114[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub102_reg_15114_reg[31]_i_1 
       (.CI(\sub102_reg_15114_reg[28]_i_1_n_4 ),
        .CO({\NLW_sub102_reg_15114_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub102_reg_15114_reg[31]_i_1_n_6 ,\sub102_reg_15114_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,colsW3_read_reg_14058[30:29]}),
        .O({\NLW_sub102_reg_15114_reg[31]_i_1_O_UNCONNECTED [3],sub102_fu_10980_p2[31:29]}),
        .S({1'b0,\sub102_reg_15114[31]_i_2_n_4 ,\sub102_reg_15114[31]_i_3_n_4 ,\sub102_reg_15114[31]_i_4_n_4 }));
  FDRE \sub102_reg_15114_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[3]),
        .Q(sub102_reg_15114[3]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[4]),
        .Q(sub102_reg_15114[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub102_reg_15114_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub102_reg_15114_reg[4]_i_1_n_4 ,\sub102_reg_15114_reg[4]_i_1_n_5 ,\sub102_reg_15114_reg[4]_i_1_n_6 ,\sub102_reg_15114_reg[4]_i_1_n_7 }),
        .CYINIT(colsW3_read_reg_14058[0]),
        .DI(colsW3_read_reg_14058[4:1]),
        .O(sub102_fu_10980_p2[4:1]),
        .S({\sub102_reg_15114[4]_i_2_n_4 ,\sub102_reg_15114[4]_i_3_n_4 ,\sub102_reg_15114[4]_i_4_n_4 ,\sub102_reg_15114[4]_i_5_n_4 }));
  FDRE \sub102_reg_15114_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[5]),
        .Q(sub102_reg_15114[5]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[6]),
        .Q(sub102_reg_15114[6]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[7]),
        .Q(sub102_reg_15114[7]),
        .R(1'b0));
  FDRE \sub102_reg_15114_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[8]),
        .Q(sub102_reg_15114[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub102_reg_15114_reg[8]_i_1 
       (.CI(\sub102_reg_15114_reg[4]_i_1_n_4 ),
        .CO({\sub102_reg_15114_reg[8]_i_1_n_4 ,\sub102_reg_15114_reg[8]_i_1_n_5 ,\sub102_reg_15114_reg[8]_i_1_n_6 ,\sub102_reg_15114_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(colsW3_read_reg_14058[8:5]),
        .O(sub102_fu_10980_p2[8:5]),
        .S({\sub102_reg_15114[8]_i_2_n_4 ,\sub102_reg_15114[8]_i_3_n_4 ,\sub102_reg_15114[8]_i_4_n_4 ,\sub102_reg_15114[8]_i_5_n_4 }));
  FDRE \sub102_reg_15114_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(sub102_fu_10980_p2[9]),
        .Q(sub102_reg_15114[9]),
        .R(1'b0));
  FDRE \trunc_ln51_1_reg_14990_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[0] ),
        .Q(trunc_ln51_1_reg_14990[0]),
        .R(1'b0));
  FDRE \trunc_ln51_1_reg_14990_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[1] ),
        .Q(trunc_ln51_1_reg_14990[1]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[0]),
        .Q(trunc_ln51_2_reg_15052[0]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[10]),
        .Q(trunc_ln51_2_reg_15052[10]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[11]),
        .Q(trunc_ln51_2_reg_15052[11]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[12]),
        .Q(trunc_ln51_2_reg_15052[12]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[13]),
        .Q(trunc_ln51_2_reg_15052[13]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[14]),
        .Q(trunc_ln51_2_reg_15052[14]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[15]),
        .Q(trunc_ln51_2_reg_15052[15]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[16]),
        .Q(trunc_ln51_2_reg_15052[16]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[17]),
        .Q(trunc_ln51_2_reg_15052[17]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[18]),
        .Q(trunc_ln51_2_reg_15052[18]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[19]),
        .Q(trunc_ln51_2_reg_15052[19]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[1]),
        .Q(trunc_ln51_2_reg_15052[1]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[20]),
        .Q(trunc_ln51_2_reg_15052[20]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[21]),
        .Q(trunc_ln51_2_reg_15052[21]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[22]),
        .Q(trunc_ln51_2_reg_15052[22]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[23]),
        .Q(trunc_ln51_2_reg_15052[23]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[24]),
        .Q(trunc_ln51_2_reg_15052[24]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[25]),
        .Q(trunc_ln51_2_reg_15052[25]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[26]),
        .Q(trunc_ln51_2_reg_15052[26]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[27]),
        .Q(trunc_ln51_2_reg_15052[27]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[28]),
        .Q(trunc_ln51_2_reg_15052[28]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[29]),
        .Q(trunc_ln51_2_reg_15052[29]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[2]),
        .Q(trunc_ln51_2_reg_15052[2]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[30]),
        .Q(trunc_ln51_2_reg_15052[30]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[3]),
        .Q(trunc_ln51_2_reg_15052[3]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[4]),
        .Q(trunc_ln51_2_reg_15052[4]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[5]),
        .Q(trunc_ln51_2_reg_15052[5]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[6]),
        .Q(trunc_ln51_2_reg_15052[6]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[7]),
        .Q(trunc_ln51_2_reg_15052[7]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[8]),
        .Q(trunc_ln51_2_reg_15052[8]),
        .R(1'b0));
  FDRE \trunc_ln51_2_reg_15052_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[9]),
        .Q(trunc_ln51_2_reg_15052[9]),
        .R(1'b0));
  FDRE \trunc_ln51_reg_14917_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[0] ),
        .Q(trunc_ln51_reg_14917),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \x_1_fu_3032[30]_i_1 
       (.I0(ap_CS_fsm_state20),
        .I1(icmp_ln51_2_fu_9161_p2),
        .O(ap_NS_fsm19_out));
  LUT2 #(
    .INIT(4'h2)) 
    \x_1_fu_3032[30]_i_2 
       (.I0(layer2_activations_4_ce0_local),
        .I1(layer2_activations_6_U_n_67),
        .O(\x_1_fu_3032[30]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[0] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[0]),
        .Q(\x_1_fu_3032_reg_n_4_[0] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[10] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[10]),
        .Q(\x_1_fu_3032_reg_n_4_[10] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[11] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[11]),
        .Q(\x_1_fu_3032_reg_n_4_[11] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[12] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[12]),
        .Q(\x_1_fu_3032_reg_n_4_[12] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[13] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[13]),
        .Q(\x_1_fu_3032_reg_n_4_[13] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[14] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[14]),
        .Q(\x_1_fu_3032_reg_n_4_[14] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[15] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[15]),
        .Q(\x_1_fu_3032_reg_n_4_[15] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[16] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[16]),
        .Q(\x_1_fu_3032_reg_n_4_[16] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[17] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[17]),
        .Q(\x_1_fu_3032_reg_n_4_[17] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[18] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[18]),
        .Q(\x_1_fu_3032_reg_n_4_[18] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[19] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[19]),
        .Q(\x_1_fu_3032_reg_n_4_[19] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[1] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[1]),
        .Q(\x_1_fu_3032_reg_n_4_[1] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[20] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[20]),
        .Q(\x_1_fu_3032_reg_n_4_[20] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[21] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[21]),
        .Q(\x_1_fu_3032_reg_n_4_[21] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[22] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[22]),
        .Q(\x_1_fu_3032_reg_n_4_[22] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[23] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[23]),
        .Q(\x_1_fu_3032_reg_n_4_[23] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[24] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[24]),
        .Q(\x_1_fu_3032_reg_n_4_[24] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[25] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[25]),
        .Q(\x_1_fu_3032_reg_n_4_[25] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[26] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[26]),
        .Q(\x_1_fu_3032_reg_n_4_[26] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[27] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[27]),
        .Q(\x_1_fu_3032_reg_n_4_[27] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[28] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[28]),
        .Q(\x_1_fu_3032_reg_n_4_[28] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[29] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[29]),
        .Q(\x_1_fu_3032_reg_n_4_[29] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[2] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[2]),
        .Q(lshr_ln51_1_fu_9196_p4[0]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[30] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[30]),
        .Q(\x_1_fu_3032_reg_n_4_[30] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[3] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[3]),
        .Q(lshr_ln51_1_fu_9196_p4[1]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[4] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[4]),
        .Q(lshr_ln51_1_fu_9196_p4[2]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[5] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[5]),
        .Q(lshr_ln51_1_fu_9196_p4[3]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[6] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[6]),
        .Q(lshr_ln51_1_fu_9196_p4[4]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[7] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[7]),
        .Q(\x_1_fu_3032_reg_n_4_[7] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[8] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[8]),
        .Q(\x_1_fu_3032_reg_n_4_[8] ),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_3032_reg[9] 
       (.C(ap_clk),
        .CE(\x_1_fu_3032[30]_i_2_n_4 ),
        .D(add_ln51_1_reg_14980[9]),
        .Q(\x_1_fu_3032_reg_n_4_[9] ),
        .R(ap_NS_fsm19_out));
  LUT2 #(
    .INIT(4'h8)) 
    \x_2_fu_3036[7]_i_1 
       (.I0(icmp_ln51_4_fu_10330_p2),
        .I1(ap_CS_fsm_state36),
        .O(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h2)) 
    \x_2_fu_3036[7]_i_2 
       (.I0(layer3_activations_ce0_local),
        .I1(icmp_ln55_2_fu_10379_p2),
        .O(layer3_activations_we0_local));
  FDRE #(
    .INIT(1'b0)) 
    \x_2_fu_3036_reg[0] 
       (.C(ap_clk),
        .CE(layer3_activations_we0_local),
        .D(add_ln51_2_reg_15065[0]),
        .Q(x_2_fu_3036[0]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_2_fu_3036_reg[1] 
       (.C(ap_clk),
        .CE(layer3_activations_we0_local),
        .D(add_ln51_2_reg_15065[1]),
        .Q(x_2_fu_3036[1]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_2_fu_3036_reg[2] 
       (.C(ap_clk),
        .CE(layer3_activations_we0_local),
        .D(add_ln51_2_reg_15065[2]),
        .Q(x_2_fu_3036[2]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_2_fu_3036_reg[3] 
       (.C(ap_clk),
        .CE(layer3_activations_we0_local),
        .D(add_ln51_2_reg_15065[3]),
        .Q(x_2_fu_3036[3]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_2_fu_3036_reg[4] 
       (.C(ap_clk),
        .CE(layer3_activations_we0_local),
        .D(add_ln51_2_reg_15065[4]),
        .Q(x_2_fu_3036[4]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_2_fu_3036_reg[5] 
       (.C(ap_clk),
        .CE(layer3_activations_we0_local),
        .D(add_ln51_2_reg_15065[5]),
        .Q(x_2_fu_3036[5]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_2_fu_3036_reg[6] 
       (.C(ap_clk),
        .CE(layer3_activations_we0_local),
        .D(add_ln51_2_reg_15065[6]),
        .Q(x_2_fu_3036[6]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_2_fu_3036_reg[7] 
       (.C(ap_clk),
        .CE(layer3_activations_we0_local),
        .D(add_ln51_2_reg_15065[7]),
        .Q(x_2_fu_3036[7]),
        .R(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_3028[30]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln51_fu_7734_p2),
        .O(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[0] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[0]),
        .Q(\x_fu_3028_reg_n_4_[0] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[10] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[10]),
        .Q(\x_fu_3028_reg_n_4_[10] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[11] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[11]),
        .Q(\x_fu_3028_reg_n_4_[11] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[12] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[12]),
        .Q(\x_fu_3028_reg_n_4_[12] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[13] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[13]),
        .Q(\x_fu_3028_reg_n_4_[13] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[14] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[14]),
        .Q(\x_fu_3028_reg_n_4_[14] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[15] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[15]),
        .Q(\x_fu_3028_reg_n_4_[15] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[16] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[16]),
        .Q(\x_fu_3028_reg_n_4_[16] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[17] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[17]),
        .Q(\x_fu_3028_reg_n_4_[17] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[18] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[18]),
        .Q(\x_fu_3028_reg_n_4_[18] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[19] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[19]),
        .Q(\x_fu_3028_reg_n_4_[19] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[1] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[1]),
        .Q(lshr_ln_fu_7769_p4[0]),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[20] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[20]),
        .Q(\x_fu_3028_reg_n_4_[20] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[21] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[21]),
        .Q(\x_fu_3028_reg_n_4_[21] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[22] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[22]),
        .Q(\x_fu_3028_reg_n_4_[22] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[23] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[23]),
        .Q(\x_fu_3028_reg_n_4_[23] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[24] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[24]),
        .Q(\x_fu_3028_reg_n_4_[24] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[25] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[25]),
        .Q(\x_fu_3028_reg_n_4_[25] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[26] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[26]),
        .Q(\x_fu_3028_reg_n_4_[26] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[27] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[27]),
        .Q(\x_fu_3028_reg_n_4_[27] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[28] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[28]),
        .Q(\x_fu_3028_reg_n_4_[28] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[29] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[29]),
        .Q(\x_fu_3028_reg_n_4_[29] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[2] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[2]),
        .Q(lshr_ln_fu_7769_p4[1]),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[30] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[30]),
        .Q(\x_fu_3028_reg_n_4_[30] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[3] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[3]),
        .Q(lshr_ln_fu_7769_p4[2]),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[4] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[4]),
        .Q(lshr_ln_fu_7769_p4[3]),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[5] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[5]),
        .Q(lshr_ln_fu_7769_p4[4]),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[6] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[6]),
        .Q(lshr_ln_fu_7769_p4[5]),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[7] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[7]),
        .Q(\x_fu_3028_reg_n_4_[7] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[8] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[8]),
        .Q(\x_fu_3028_reg_n_4_[8] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3028_reg[9] 
       (.C(ap_clk),
        .CE(layer1_activations_2_U_n_37),
        .D(add_ln51_reg_14907[9]),
        .Q(\x_fu_3028_reg_n_4_[9] ),
        .R(ap_NS_fsm113_out));
  LUT3 #(
    .INIT(8'h04)) 
    \y_1_reg_4772[30]_i_1 
       (.I0(icmp_ln51_3_fu_9177_p2),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state32),
        .O(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[0]),
        .Q(y_1_reg_4772[0]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[10]),
        .Q(y_1_reg_4772[10]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[11]),
        .Q(y_1_reg_4772[11]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[12]),
        .Q(y_1_reg_4772[12]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[13]),
        .Q(y_1_reg_4772[13]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[14]),
        .Q(y_1_reg_4772[14]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[15]),
        .Q(y_1_reg_4772[15]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[16]),
        .Q(y_1_reg_4772[16]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[17]),
        .Q(y_1_reg_4772[17]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[18]),
        .Q(y_1_reg_4772[18]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[19]),
        .Q(y_1_reg_4772[19]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[1]),
        .Q(y_1_reg_4772[1]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[20]),
        .Q(y_1_reg_4772[20]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[21]),
        .Q(y_1_reg_4772[21]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[22]),
        .Q(y_1_reg_4772[22]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[23]),
        .Q(y_1_reg_4772[23]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[24]),
        .Q(y_1_reg_4772[24]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[25]),
        .Q(y_1_reg_4772[25]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[26]),
        .Q(y_1_reg_4772[26]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[27]),
        .Q(y_1_reg_4772[27]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[28]),
        .Q(y_1_reg_4772[28]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[29]),
        .Q(y_1_reg_4772[29]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[2]),
        .Q(y_1_reg_4772[2]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[30]),
        .Q(y_1_reg_4772[30]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[3]),
        .Q(y_1_reg_4772[3]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[4]),
        .Q(y_1_reg_4772[4]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[5]),
        .Q(y_1_reg_4772[5]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[6]),
        .Q(y_1_reg_4772[6]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[7]),
        .Q(y_1_reg_4772[7]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[8]),
        .Q(y_1_reg_4772[8]),
        .R(cnt_2_reg_4783));
  FDRE \y_1_reg_4772_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(add_ln55_1_reg_15005[9]),
        .Q(y_1_reg_4772[9]),
        .R(cnt_2_reg_4783));
  LUT3 #(
    .INIT(8'h04)) 
    \y_2_reg_6342[30]_i_1 
       (.I0(icmp_ln51_5_fu_10356_p2),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state48),
        .O(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[0]),
        .Q(y_2_reg_6342[0]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[10]),
        .Q(y_2_reg_6342[10]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[11]),
        .Q(y_2_reg_6342[11]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[12]),
        .Q(y_2_reg_6342[12]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[13]),
        .Q(y_2_reg_6342[13]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[14]),
        .Q(y_2_reg_6342[14]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[15]),
        .Q(y_2_reg_6342[15]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[16]),
        .Q(y_2_reg_6342[16]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[17]),
        .Q(y_2_reg_6342[17]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[18]),
        .Q(y_2_reg_6342[18]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[19]),
        .Q(y_2_reg_6342[19]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[1]),
        .Q(y_2_reg_6342[1]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[20]),
        .Q(y_2_reg_6342[20]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[21]),
        .Q(y_2_reg_6342[21]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[22]),
        .Q(y_2_reg_6342[22]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[23]),
        .Q(y_2_reg_6342[23]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[24]),
        .Q(y_2_reg_6342[24]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[25]),
        .Q(y_2_reg_6342[25]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[26]),
        .Q(y_2_reg_6342[26]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[27]),
        .Q(y_2_reg_6342[27]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[28]),
        .Q(y_2_reg_6342[28]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[29]),
        .Q(y_2_reg_6342[29]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[2]),
        .Q(y_2_reg_6342[2]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[30]),
        .Q(y_2_reg_6342[30]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[3]),
        .Q(y_2_reg_6342[3]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[4]),
        .Q(y_2_reg_6342[4]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[5]),
        .Q(y_2_reg_6342[5]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[6]),
        .Q(y_2_reg_6342[6]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[7]),
        .Q(y_2_reg_6342[7]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[8]),
        .Q(y_2_reg_6342[8]),
        .R(cnt_4_reg_6353));
  FDRE \y_2_reg_6342_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(add_ln55_2_reg_15083[9]),
        .Q(y_2_reg_6342[9]),
        .R(cnt_4_reg_6353));
  LUT3 #(
    .INIT(8'h04)) 
    \y_reg_3202[8]_i_1 
       (.I0(icmp_ln51_1_fu_7750_p2),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state16),
        .O(cnt_reg_3213));
  FDRE \y_reg_3202_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln55_reg_14930[0]),
        .Q(y_reg_3202[0]),
        .R(cnt_reg_3213));
  FDRE \y_reg_3202_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln55_reg_14930[1]),
        .Q(y_reg_3202[1]),
        .R(cnt_reg_3213));
  FDRE \y_reg_3202_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln55_reg_14930[2]),
        .Q(y_reg_3202[2]),
        .R(cnt_reg_3213));
  FDRE \y_reg_3202_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln55_reg_14930[3]),
        .Q(y_reg_3202[3]),
        .R(cnt_reg_3213));
  FDRE \y_reg_3202_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln55_reg_14930[4]),
        .Q(y_reg_3202[4]),
        .R(cnt_reg_3213));
  FDRE \y_reg_3202_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln55_reg_14930[5]),
        .Q(y_reg_3202[5]),
        .R(cnt_reg_3213));
  FDRE \y_reg_3202_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln55_reg_14930[6]),
        .Q(y_reg_3202[6]),
        .R(cnt_reg_3213));
  FDRE \y_reg_3202_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln55_reg_14930[7]),
        .Q(y_reg_3202[7]),
        .R(cnt_reg_3213));
  FDRE \y_reg_3202_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln55_reg_14930[8]),
        .Q(y_reg_3202[8]),
        .R(cnt_reg_3213));
  FDRE \zext_ln51_2_reg_14972_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[0]),
        .Q(zext_ln51_2_reg_14972[0]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[10]),
        .Q(zext_ln51_2_reg_14972[10]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[11]),
        .Q(zext_ln51_2_reg_14972[11]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[12]),
        .Q(zext_ln51_2_reg_14972[12]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[13]),
        .Q(zext_ln51_2_reg_14972[13]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[14]),
        .Q(zext_ln51_2_reg_14972[14]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[15]),
        .Q(zext_ln51_2_reg_14972[15]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[16]),
        .Q(zext_ln51_2_reg_14972[16]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[17]),
        .Q(zext_ln51_2_reg_14972[17]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[18]),
        .Q(zext_ln51_2_reg_14972[18]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[19]),
        .Q(zext_ln51_2_reg_14972[19]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[1]),
        .Q(zext_ln51_2_reg_14972[1]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[20]),
        .Q(zext_ln51_2_reg_14972[20]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[21]),
        .Q(zext_ln51_2_reg_14972[21]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[22]),
        .Q(zext_ln51_2_reg_14972[22]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[23]),
        .Q(zext_ln51_2_reg_14972[23]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[24]),
        .Q(zext_ln51_2_reg_14972[24]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[25]),
        .Q(zext_ln51_2_reg_14972[25]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[26]),
        .Q(zext_ln51_2_reg_14972[26]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[27]),
        .Q(zext_ln51_2_reg_14972[27]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[28]),
        .Q(zext_ln51_2_reg_14972[28]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[29]),
        .Q(zext_ln51_2_reg_14972[29]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[2]),
        .Q(zext_ln51_2_reg_14972[2]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[30]),
        .Q(zext_ln51_2_reg_14972[30]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[31]),
        .Q(zext_ln51_2_reg_14972[31]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[3]),
        .Q(zext_ln51_2_reg_14972[3]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[4]),
        .Q(zext_ln51_2_reg_14972[4]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[5]),
        .Q(zext_ln51_2_reg_14972[5]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[6]),
        .Q(zext_ln51_2_reg_14972[6]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[7]),
        .Q(zext_ln51_2_reg_14972[7]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[8]),
        .Q(zext_ln51_2_reg_14972[8]),
        .R(1'b0));
  FDRE \zext_ln51_2_reg_14972_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(colsW2_read_reg_14068[9]),
        .Q(zext_ln51_2_reg_14972[9]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[10] ),
        .Q(zext_ln51_3_reg_14985[10]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[11] ),
        .Q(zext_ln51_3_reg_14985[11]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[12] ),
        .Q(zext_ln51_3_reg_14985[12]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[13] ),
        .Q(zext_ln51_3_reg_14985[13]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[14] ),
        .Q(zext_ln51_3_reg_14985[14]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[15] ),
        .Q(zext_ln51_3_reg_14985[15]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[16] ),
        .Q(zext_ln51_3_reg_14985[16]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[17] ),
        .Q(zext_ln51_3_reg_14985[17]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[18] ),
        .Q(zext_ln51_3_reg_14985[18]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[19] ),
        .Q(zext_ln51_3_reg_14985[19]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[20] ),
        .Q(zext_ln51_3_reg_14985[20]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[21] ),
        .Q(zext_ln51_3_reg_14985[21]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[22] ),
        .Q(zext_ln51_3_reg_14985[22]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[23] ),
        .Q(zext_ln51_3_reg_14985[23]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[24] ),
        .Q(zext_ln51_3_reg_14985[24]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[25] ),
        .Q(zext_ln51_3_reg_14985[25]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[26] ),
        .Q(zext_ln51_3_reg_14985[26]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[27] ),
        .Q(zext_ln51_3_reg_14985[27]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[28] ),
        .Q(zext_ln51_3_reg_14985[28]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[29] ),
        .Q(zext_ln51_3_reg_14985[29]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(lshr_ln51_1_fu_9196_p4[0]),
        .Q(zext_ln51_3_reg_14985[2]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[30] ),
        .Q(zext_ln51_3_reg_14985[30]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(lshr_ln51_1_fu_9196_p4[1]),
        .Q(zext_ln51_3_reg_14985[3]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(lshr_ln51_1_fu_9196_p4[2]),
        .Q(zext_ln51_3_reg_14985[4]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(lshr_ln51_1_fu_9196_p4[3]),
        .Q(zext_ln51_3_reg_14985[5]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(lshr_ln51_1_fu_9196_p4[4]),
        .Q(zext_ln51_3_reg_14985[6]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[7] ),
        .Q(zext_ln51_3_reg_14985[7]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[8] ),
        .Q(zext_ln51_3_reg_14985[8]),
        .R(1'b0));
  FDRE \zext_ln51_3_reg_14985_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\x_1_fu_3032_reg_n_4_[9] ),
        .Q(zext_ln51_3_reg_14985[9]),
        .R(1'b0));
  FDRE \zext_ln51_5_reg_15047_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(colsW3_read_reg_14058[31]),
        .Q(zext_ln51_5_reg_15047_reg),
        .R(1'b0));
  FDRE \zext_ln51_6_reg_15070_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(x_2_fu_3036[0]),
        .Q(zext_ln51_7_reg_15075[0]),
        .R(1'b0));
  FDRE \zext_ln51_6_reg_15070_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(x_2_fu_3036[1]),
        .Q(zext_ln51_7_reg_15075[1]),
        .R(1'b0));
  FDRE \zext_ln51_6_reg_15070_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(x_2_fu_3036[2]),
        .Q(zext_ln51_7_reg_15075[2]),
        .R(1'b0));
  FDRE \zext_ln51_6_reg_15070_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(x_2_fu_3036[3]),
        .Q(zext_ln51_7_reg_15075[3]),
        .R(1'b0));
  FDRE \zext_ln51_6_reg_15070_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(x_2_fu_3036[4]),
        .Q(zext_ln51_7_reg_15075[4]),
        .R(1'b0));
  FDRE \zext_ln51_6_reg_15070_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(x_2_fu_3036[5]),
        .Q(zext_ln51_7_reg_15075[5]),
        .R(1'b0));
  FDRE \zext_ln51_6_reg_15070_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(x_2_fu_3036[6]),
        .Q(zext_ln51_7_reg_15075[6]),
        .R(1'b0));
  FDRE \zext_ln51_6_reg_15070_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(x_2_fu_3036[7]),
        .Q(zext_ln51_7_reg_15075[7]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[10] ),
        .Q(zext_ln51_reg_14912[10]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[11] ),
        .Q(zext_ln51_reg_14912[11]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[12] ),
        .Q(zext_ln51_reg_14912[12]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[13] ),
        .Q(zext_ln51_reg_14912[13]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[14] ),
        .Q(zext_ln51_reg_14912[14]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[15] ),
        .Q(zext_ln51_reg_14912[15]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[16] ),
        .Q(zext_ln51_reg_14912[16]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[17] ),
        .Q(zext_ln51_reg_14912[17]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[18] ),
        .Q(zext_ln51_reg_14912[18]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[19] ),
        .Q(zext_ln51_reg_14912[19]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(lshr_ln_fu_7769_p4[0]),
        .Q(zext_ln51_reg_14912[1]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[20] ),
        .Q(zext_ln51_reg_14912[20]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[21] ),
        .Q(zext_ln51_reg_14912[21]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[22] ),
        .Q(zext_ln51_reg_14912[22]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[23] ),
        .Q(zext_ln51_reg_14912[23]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[24] ),
        .Q(zext_ln51_reg_14912[24]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[25] ),
        .Q(zext_ln51_reg_14912[25]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[26] ),
        .Q(zext_ln51_reg_14912[26]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[27] ),
        .Q(zext_ln51_reg_14912[27]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[28] ),
        .Q(zext_ln51_reg_14912[28]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[29] ),
        .Q(zext_ln51_reg_14912[29]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(lshr_ln_fu_7769_p4[1]),
        .Q(zext_ln51_reg_14912[2]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[30] ),
        .Q(zext_ln51_reg_14912[30]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(lshr_ln_fu_7769_p4[2]),
        .Q(zext_ln51_reg_14912[3]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(lshr_ln_fu_7769_p4[3]),
        .Q(zext_ln51_reg_14912[4]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(lshr_ln_fu_7769_p4[4]),
        .Q(zext_ln51_reg_14912[5]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(lshr_ln_fu_7769_p4[5]),
        .Q(zext_ln51_reg_14912[6]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[7] ),
        .Q(zext_ln51_reg_14912[7]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[8] ),
        .Q(zext_ln51_reg_14912[8]),
        .R(1'b0));
  FDRE \zext_ln51_reg_14912_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\x_fu_3028_reg_n_4_[9] ),
        .Q(zext_ln51_reg_14912[9]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[0]),
        .Q(zext_ln58_reg_14899[0]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[10]),
        .Q(zext_ln58_reg_14899[10]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[11]),
        .Q(zext_ln58_reg_14899[11]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[12]),
        .Q(zext_ln58_reg_14899[12]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[13]),
        .Q(zext_ln58_reg_14899[13]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[14]),
        .Q(zext_ln58_reg_14899[14]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[15]),
        .Q(zext_ln58_reg_14899[15]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[16]),
        .Q(zext_ln58_reg_14899[16]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[17]),
        .Q(zext_ln58_reg_14899[17]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[18]),
        .Q(zext_ln58_reg_14899[18]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[19]),
        .Q(zext_ln58_reg_14899[19]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[1]),
        .Q(zext_ln58_reg_14899[1]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[20]),
        .Q(zext_ln58_reg_14899[20]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[21]),
        .Q(zext_ln58_reg_14899[21]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[22]),
        .Q(zext_ln58_reg_14899[22]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[23]),
        .Q(zext_ln58_reg_14899[23]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[24]),
        .Q(zext_ln58_reg_14899[24]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[25]),
        .Q(zext_ln58_reg_14899[25]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[26]),
        .Q(zext_ln58_reg_14899[26]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[27]),
        .Q(zext_ln58_reg_14899[27]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[28]),
        .Q(zext_ln58_reg_14899[28]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[29]),
        .Q(zext_ln58_reg_14899[29]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[2]),
        .Q(zext_ln58_reg_14899[2]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[30]),
        .Q(zext_ln58_reg_14899[30]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[31]),
        .Q(zext_ln58_reg_14899[31]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[3]),
        .Q(zext_ln58_reg_14899[3]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[4]),
        .Q(zext_ln58_reg_14899[4]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[5]),
        .Q(zext_ln58_reg_14899[5]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[6]),
        .Q(zext_ln58_reg_14899[6]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[7]),
        .Q(zext_ln58_reg_14899[7]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[8]),
        .Q(zext_ln58_reg_14899[8]),
        .R(1'b0));
  FDRE \zext_ln58_reg_14899_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colsW1_read_reg_14076[9]),
        .Q(zext_ln58_reg_14899[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_control_s_axi" *) 
module bd_0_hls_inst_0_feedforward_control_s_axi
   (D,
    ap_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    colsW3,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    W1,
    W2,
    W3,
    X_size,
    colsW1,
    colsW2,
    s_axi_control_RDATA,
    interrupt,
    Q,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_WVALID,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    ap_done,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_RREADY,
    s_axi_control_BREADY,
    s_axi_control_AWVALID);
  output [0:0]D;
  output ap_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [31:0]colsW3;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [62:0]W1;
  output [62:0]W2;
  output [62:0]W3;
  output [31:0]X_size;
  output [31:0]colsW1;
  output [31:0]colsW2;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [51:0]Q;
  input [6:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_WVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_control_AWADDR;
  input ap_done;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_RREADY;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_4 ;
  wire \FSM_onehot_rstate[2]_i_1_n_4 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_4 ;
  wire \FSM_onehot_wstate[2]_i_1_n_4 ;
  wire \FSM_onehot_wstate[3]_i_1_n_4 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [51:0]Q;
  wire [62:0]W1;
  wire [62:0]W2;
  wire [62:0]W3;
  wire [31:0]X_size;
  wire \ap_CS_fsm[1]_i_10_n_4 ;
  wire \ap_CS_fsm[1]_i_11_n_4 ;
  wire \ap_CS_fsm[1]_i_12_n_4 ;
  wire \ap_CS_fsm[1]_i_13_n_4 ;
  wire \ap_CS_fsm[1]_i_14_n_4 ;
  wire \ap_CS_fsm[1]_i_2_n_4 ;
  wire \ap_CS_fsm[1]_i_3_n_4 ;
  wire \ap_CS_fsm[1]_i_4_n_4 ;
  wire \ap_CS_fsm[1]_i_5_n_4 ;
  wire \ap_CS_fsm[1]_i_6_n_4 ;
  wire \ap_CS_fsm[1]_i_7_n_4 ;
  wire \ap_CS_fsm[1]_i_8_n_4 ;
  wire \ap_CS_fsm[1]_i_9_n_4 ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_4;
  wire auto_restart_status_reg_n_4;
  wire [31:0]colsW1;
  wire [31:0]colsW2;
  wire [31:0]colsW3;
  wire \int_W1[31]_i_1_n_4 ;
  wire \int_W1[31]_i_3_n_4 ;
  wire \int_W1[63]_i_1_n_4 ;
  wire \int_W1[63]_i_3_n_4 ;
  wire [31:0]int_W1_reg0;
  wire [31:0]int_W1_reg06_out;
  wire \int_W1_reg_n_4_[0] ;
  wire \int_W2[31]_i_1_n_4 ;
  wire \int_W2[63]_i_1_n_4 ;
  wire \int_W2[63]_i_3_n_4 ;
  wire [31:0]int_W2_reg0;
  wire [31:0]int_W2_reg03_out;
  wire \int_W2_reg_n_4_[0] ;
  wire \int_W3[31]_i_1_n_4 ;
  wire \int_W3[63]_i_1_n_4 ;
  wire [31:0]int_W3_reg0;
  wire [31:0]int_W3_reg01_out;
  wire \int_W3_reg_n_4_[0] ;
  wire [31:0]int_X_size0;
  wire \int_X_size[31]_i_1_n_4 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_4;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_4;
  wire int_auto_restart_i_1_n_4;
  wire [31:0]int_colsW10;
  wire \int_colsW1[31]_i_1_n_4 ;
  wire [31:0]int_colsW20;
  wire \int_colsW2[31]_i_1_n_4 ;
  wire [31:0]int_colsW30;
  wire \int_colsW3[31]_i_1_n_4 ;
  wire \int_colsW3[31]_i_3_n_4 ;
  wire int_gie_i_1_n_4;
  wire int_gie_reg_n_4;
  wire \int_ier[0]_i_1_n_4 ;
  wire \int_ier[1]_i_1_n_4 ;
  wire \int_ier[1]_i_2_n_4 ;
  wire \int_ier_reg_n_4_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_4 ;
  wire \int_isr[1]_i_1_n_4 ;
  wire \int_isr_reg_n_4_[0] ;
  wire \int_isr_reg_n_4_[1] ;
  wire [31:0]int_rowsW10;
  wire \int_rowsW1[31]_i_1_n_4 ;
  wire \int_rowsW1[31]_i_3_n_4 ;
  wire \int_rowsW1_reg_n_4_[0] ;
  wire \int_rowsW1_reg_n_4_[10] ;
  wire \int_rowsW1_reg_n_4_[11] ;
  wire \int_rowsW1_reg_n_4_[12] ;
  wire \int_rowsW1_reg_n_4_[13] ;
  wire \int_rowsW1_reg_n_4_[14] ;
  wire \int_rowsW1_reg_n_4_[15] ;
  wire \int_rowsW1_reg_n_4_[16] ;
  wire \int_rowsW1_reg_n_4_[17] ;
  wire \int_rowsW1_reg_n_4_[18] ;
  wire \int_rowsW1_reg_n_4_[19] ;
  wire \int_rowsW1_reg_n_4_[1] ;
  wire \int_rowsW1_reg_n_4_[20] ;
  wire \int_rowsW1_reg_n_4_[21] ;
  wire \int_rowsW1_reg_n_4_[22] ;
  wire \int_rowsW1_reg_n_4_[23] ;
  wire \int_rowsW1_reg_n_4_[24] ;
  wire \int_rowsW1_reg_n_4_[25] ;
  wire \int_rowsW1_reg_n_4_[26] ;
  wire \int_rowsW1_reg_n_4_[27] ;
  wire \int_rowsW1_reg_n_4_[28] ;
  wire \int_rowsW1_reg_n_4_[29] ;
  wire \int_rowsW1_reg_n_4_[2] ;
  wire \int_rowsW1_reg_n_4_[30] ;
  wire \int_rowsW1_reg_n_4_[31] ;
  wire \int_rowsW1_reg_n_4_[3] ;
  wire \int_rowsW1_reg_n_4_[4] ;
  wire \int_rowsW1_reg_n_4_[5] ;
  wire \int_rowsW1_reg_n_4_[6] ;
  wire \int_rowsW1_reg_n_4_[7] ;
  wire \int_rowsW1_reg_n_4_[8] ;
  wire \int_rowsW1_reg_n_4_[9] ;
  wire [31:0]int_rowsW20;
  wire \int_rowsW2[31]_i_1_n_4 ;
  wire \int_rowsW2_reg_n_4_[0] ;
  wire \int_rowsW2_reg_n_4_[10] ;
  wire \int_rowsW2_reg_n_4_[11] ;
  wire \int_rowsW2_reg_n_4_[12] ;
  wire \int_rowsW2_reg_n_4_[13] ;
  wire \int_rowsW2_reg_n_4_[14] ;
  wire \int_rowsW2_reg_n_4_[15] ;
  wire \int_rowsW2_reg_n_4_[16] ;
  wire \int_rowsW2_reg_n_4_[17] ;
  wire \int_rowsW2_reg_n_4_[18] ;
  wire \int_rowsW2_reg_n_4_[19] ;
  wire \int_rowsW2_reg_n_4_[1] ;
  wire \int_rowsW2_reg_n_4_[20] ;
  wire \int_rowsW2_reg_n_4_[21] ;
  wire \int_rowsW2_reg_n_4_[22] ;
  wire \int_rowsW2_reg_n_4_[23] ;
  wire \int_rowsW2_reg_n_4_[24] ;
  wire \int_rowsW2_reg_n_4_[25] ;
  wire \int_rowsW2_reg_n_4_[26] ;
  wire \int_rowsW2_reg_n_4_[27] ;
  wire \int_rowsW2_reg_n_4_[28] ;
  wire \int_rowsW2_reg_n_4_[29] ;
  wire \int_rowsW2_reg_n_4_[2] ;
  wire \int_rowsW2_reg_n_4_[30] ;
  wire \int_rowsW2_reg_n_4_[31] ;
  wire \int_rowsW2_reg_n_4_[3] ;
  wire \int_rowsW2_reg_n_4_[4] ;
  wire \int_rowsW2_reg_n_4_[5] ;
  wire \int_rowsW2_reg_n_4_[6] ;
  wire \int_rowsW2_reg_n_4_[7] ;
  wire \int_rowsW2_reg_n_4_[8] ;
  wire \int_rowsW2_reg_n_4_[9] ;
  wire [31:0]int_rowsW30;
  wire \int_rowsW3[31]_i_1_n_4 ;
  wire \int_rowsW3_reg_n_4_[0] ;
  wire \int_rowsW3_reg_n_4_[10] ;
  wire \int_rowsW3_reg_n_4_[11] ;
  wire \int_rowsW3_reg_n_4_[12] ;
  wire \int_rowsW3_reg_n_4_[13] ;
  wire \int_rowsW3_reg_n_4_[14] ;
  wire \int_rowsW3_reg_n_4_[15] ;
  wire \int_rowsW3_reg_n_4_[16] ;
  wire \int_rowsW3_reg_n_4_[17] ;
  wire \int_rowsW3_reg_n_4_[18] ;
  wire \int_rowsW3_reg_n_4_[19] ;
  wire \int_rowsW3_reg_n_4_[1] ;
  wire \int_rowsW3_reg_n_4_[20] ;
  wire \int_rowsW3_reg_n_4_[21] ;
  wire \int_rowsW3_reg_n_4_[22] ;
  wire \int_rowsW3_reg_n_4_[23] ;
  wire \int_rowsW3_reg_n_4_[24] ;
  wire \int_rowsW3_reg_n_4_[25] ;
  wire \int_rowsW3_reg_n_4_[26] ;
  wire \int_rowsW3_reg_n_4_[27] ;
  wire \int_rowsW3_reg_n_4_[28] ;
  wire \int_rowsW3_reg_n_4_[29] ;
  wire \int_rowsW3_reg_n_4_[2] ;
  wire \int_rowsW3_reg_n_4_[30] ;
  wire \int_rowsW3_reg_n_4_[31] ;
  wire \int_rowsW3_reg_n_4_[3] ;
  wire \int_rowsW3_reg_n_4_[4] ;
  wire \int_rowsW3_reg_n_4_[5] ;
  wire \int_rowsW3_reg_n_4_[6] ;
  wire \int_rowsW3_reg_n_4_[7] ;
  wire \int_rowsW3_reg_n_4_[8] ;
  wire \int_rowsW3_reg_n_4_[9] ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_4;
  wire int_task_ap_done_i_2_n_4;
  wire int_task_ap_done_i_3_n_4;
  wire int_task_ap_done_i_4_n_4;
  wire int_task_ap_done_i_5_n_4;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_13_in;
  wire \rdata[0]_i_1_n_4 ;
  wire \rdata[0]_i_2_n_4 ;
  wire \rdata[0]_i_3_n_4 ;
  wire \rdata[0]_i_4_n_4 ;
  wire \rdata[0]_i_5_n_4 ;
  wire \rdata[0]_i_6_n_4 ;
  wire \rdata[0]_i_7_n_4 ;
  wire \rdata[0]_i_8_n_4 ;
  wire \rdata[0]_i_9_n_4 ;
  wire \rdata[10]_i_1_n_4 ;
  wire \rdata[10]_i_2_n_4 ;
  wire \rdata[10]_i_3_n_4 ;
  wire \rdata[10]_i_4_n_4 ;
  wire \rdata[10]_i_5_n_4 ;
  wire \rdata[10]_i_6_n_4 ;
  wire \rdata[11]_i_1_n_4 ;
  wire \rdata[11]_i_2_n_4 ;
  wire \rdata[11]_i_3_n_4 ;
  wire \rdata[11]_i_4_n_4 ;
  wire \rdata[11]_i_5_n_4 ;
  wire \rdata[11]_i_6_n_4 ;
  wire \rdata[12]_i_1_n_4 ;
  wire \rdata[12]_i_2_n_4 ;
  wire \rdata[12]_i_3_n_4 ;
  wire \rdata[12]_i_4_n_4 ;
  wire \rdata[12]_i_5_n_4 ;
  wire \rdata[12]_i_6_n_4 ;
  wire \rdata[13]_i_1_n_4 ;
  wire \rdata[13]_i_2_n_4 ;
  wire \rdata[13]_i_3_n_4 ;
  wire \rdata[13]_i_4_n_4 ;
  wire \rdata[13]_i_5_n_4 ;
  wire \rdata[13]_i_6_n_4 ;
  wire \rdata[14]_i_1_n_4 ;
  wire \rdata[14]_i_2_n_4 ;
  wire \rdata[14]_i_3_n_4 ;
  wire \rdata[14]_i_4_n_4 ;
  wire \rdata[14]_i_5_n_4 ;
  wire \rdata[14]_i_6_n_4 ;
  wire \rdata[15]_i_1_n_4 ;
  wire \rdata[15]_i_2_n_4 ;
  wire \rdata[15]_i_3_n_4 ;
  wire \rdata[15]_i_4_n_4 ;
  wire \rdata[15]_i_5_n_4 ;
  wire \rdata[15]_i_6_n_4 ;
  wire \rdata[16]_i_1_n_4 ;
  wire \rdata[16]_i_2_n_4 ;
  wire \rdata[16]_i_3_n_4 ;
  wire \rdata[16]_i_4_n_4 ;
  wire \rdata[16]_i_5_n_4 ;
  wire \rdata[16]_i_6_n_4 ;
  wire \rdata[17]_i_1_n_4 ;
  wire \rdata[17]_i_2_n_4 ;
  wire \rdata[17]_i_3_n_4 ;
  wire \rdata[17]_i_4_n_4 ;
  wire \rdata[17]_i_5_n_4 ;
  wire \rdata[17]_i_6_n_4 ;
  wire \rdata[18]_i_1_n_4 ;
  wire \rdata[18]_i_2_n_4 ;
  wire \rdata[18]_i_3_n_4 ;
  wire \rdata[18]_i_4_n_4 ;
  wire \rdata[18]_i_5_n_4 ;
  wire \rdata[18]_i_6_n_4 ;
  wire \rdata[19]_i_1_n_4 ;
  wire \rdata[19]_i_2_n_4 ;
  wire \rdata[19]_i_3_n_4 ;
  wire \rdata[19]_i_4_n_4 ;
  wire \rdata[19]_i_5_n_4 ;
  wire \rdata[19]_i_6_n_4 ;
  wire \rdata[1]_i_1_n_4 ;
  wire \rdata[1]_i_2_n_4 ;
  wire \rdata[1]_i_3_n_4 ;
  wire \rdata[1]_i_5_n_4 ;
  wire \rdata[1]_i_6_n_4 ;
  wire \rdata[1]_i_7_n_4 ;
  wire \rdata[1]_i_8_n_4 ;
  wire \rdata[20]_i_1_n_4 ;
  wire \rdata[20]_i_2_n_4 ;
  wire \rdata[20]_i_3_n_4 ;
  wire \rdata[20]_i_4_n_4 ;
  wire \rdata[20]_i_5_n_4 ;
  wire \rdata[20]_i_6_n_4 ;
  wire \rdata[21]_i_1_n_4 ;
  wire \rdata[21]_i_2_n_4 ;
  wire \rdata[21]_i_3_n_4 ;
  wire \rdata[21]_i_4_n_4 ;
  wire \rdata[21]_i_5_n_4 ;
  wire \rdata[21]_i_6_n_4 ;
  wire \rdata[22]_i_1_n_4 ;
  wire \rdata[22]_i_2_n_4 ;
  wire \rdata[22]_i_3_n_4 ;
  wire \rdata[22]_i_4_n_4 ;
  wire \rdata[22]_i_5_n_4 ;
  wire \rdata[22]_i_6_n_4 ;
  wire \rdata[23]_i_1_n_4 ;
  wire \rdata[23]_i_2_n_4 ;
  wire \rdata[23]_i_3_n_4 ;
  wire \rdata[23]_i_4_n_4 ;
  wire \rdata[23]_i_5_n_4 ;
  wire \rdata[23]_i_6_n_4 ;
  wire \rdata[24]_i_1_n_4 ;
  wire \rdata[24]_i_2_n_4 ;
  wire \rdata[24]_i_3_n_4 ;
  wire \rdata[24]_i_4_n_4 ;
  wire \rdata[24]_i_5_n_4 ;
  wire \rdata[24]_i_6_n_4 ;
  wire \rdata[25]_i_1_n_4 ;
  wire \rdata[25]_i_2_n_4 ;
  wire \rdata[25]_i_3_n_4 ;
  wire \rdata[25]_i_4_n_4 ;
  wire \rdata[25]_i_5_n_4 ;
  wire \rdata[25]_i_6_n_4 ;
  wire \rdata[26]_i_1_n_4 ;
  wire \rdata[26]_i_2_n_4 ;
  wire \rdata[26]_i_3_n_4 ;
  wire \rdata[26]_i_4_n_4 ;
  wire \rdata[26]_i_5_n_4 ;
  wire \rdata[26]_i_6_n_4 ;
  wire \rdata[27]_i_1_n_4 ;
  wire \rdata[27]_i_2_n_4 ;
  wire \rdata[27]_i_3_n_4 ;
  wire \rdata[27]_i_4_n_4 ;
  wire \rdata[27]_i_5_n_4 ;
  wire \rdata[27]_i_6_n_4 ;
  wire \rdata[28]_i_1_n_4 ;
  wire \rdata[28]_i_2_n_4 ;
  wire \rdata[28]_i_3_n_4 ;
  wire \rdata[28]_i_4_n_4 ;
  wire \rdata[28]_i_5_n_4 ;
  wire \rdata[28]_i_6_n_4 ;
  wire \rdata[29]_i_1_n_4 ;
  wire \rdata[29]_i_2_n_4 ;
  wire \rdata[29]_i_3_n_4 ;
  wire \rdata[29]_i_4_n_4 ;
  wire \rdata[29]_i_5_n_4 ;
  wire \rdata[29]_i_6_n_4 ;
  wire \rdata[2]_i_1_n_4 ;
  wire \rdata[2]_i_2_n_4 ;
  wire \rdata[2]_i_3_n_4 ;
  wire \rdata[2]_i_4_n_4 ;
  wire \rdata[2]_i_5_n_4 ;
  wire \rdata[2]_i_6_n_4 ;
  wire \rdata[2]_i_7_n_4 ;
  wire \rdata[30]_i_1_n_4 ;
  wire \rdata[30]_i_2_n_4 ;
  wire \rdata[30]_i_3_n_4 ;
  wire \rdata[30]_i_4_n_4 ;
  wire \rdata[30]_i_5_n_4 ;
  wire \rdata[30]_i_6_n_4 ;
  wire \rdata[31]_i_1_n_4 ;
  wire \rdata[31]_i_3_n_4 ;
  wire \rdata[31]_i_4_n_4 ;
  wire \rdata[31]_i_5_n_4 ;
  wire \rdata[31]_i_6_n_4 ;
  wire \rdata[31]_i_7_n_4 ;
  wire \rdata[31]_i_8_n_4 ;
  wire \rdata[3]_i_1_n_4 ;
  wire \rdata[3]_i_2_n_4 ;
  wire \rdata[3]_i_3_n_4 ;
  wire \rdata[3]_i_4_n_4 ;
  wire \rdata[3]_i_5_n_4 ;
  wire \rdata[3]_i_6_n_4 ;
  wire \rdata[3]_i_7_n_4 ;
  wire \rdata[4]_i_1_n_4 ;
  wire \rdata[4]_i_2_n_4 ;
  wire \rdata[4]_i_3_n_4 ;
  wire \rdata[4]_i_4_n_4 ;
  wire \rdata[4]_i_5_n_4 ;
  wire \rdata[4]_i_6_n_4 ;
  wire \rdata[5]_i_1_n_4 ;
  wire \rdata[5]_i_2_n_4 ;
  wire \rdata[5]_i_3_n_4 ;
  wire \rdata[5]_i_4_n_4 ;
  wire \rdata[5]_i_5_n_4 ;
  wire \rdata[5]_i_6_n_4 ;
  wire \rdata[6]_i_1_n_4 ;
  wire \rdata[6]_i_2_n_4 ;
  wire \rdata[6]_i_3_n_4 ;
  wire \rdata[6]_i_4_n_4 ;
  wire \rdata[6]_i_5_n_4 ;
  wire \rdata[6]_i_6_n_4 ;
  wire \rdata[7]_i_1_n_4 ;
  wire \rdata[7]_i_2_n_4 ;
  wire \rdata[7]_i_3_n_4 ;
  wire \rdata[7]_i_4_n_4 ;
  wire \rdata[7]_i_5_n_4 ;
  wire \rdata[7]_i_6_n_4 ;
  wire \rdata[7]_i_7_n_4 ;
  wire \rdata[8]_i_1_n_4 ;
  wire \rdata[8]_i_2_n_4 ;
  wire \rdata[8]_i_3_n_4 ;
  wire \rdata[8]_i_4_n_4 ;
  wire \rdata[8]_i_5_n_4 ;
  wire \rdata[8]_i_6_n_4 ;
  wire \rdata[9]_i_1_n_4 ;
  wire \rdata[9]_i_2_n_4 ;
  wire \rdata[9]_i_3_n_4 ;
  wire \rdata[9]_i_4_n_4 ;
  wire \rdata[9]_i_5_n_4 ;
  wire \rdata[9]_i_6_n_4 ;
  wire \rdata[9]_i_7_n_4 ;
  wire \rdata_reg[1]_i_4_n_4 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;
  wire \waddr_reg_n_4_[6] ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_4 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BVALID),
        .I3(s_axi_control_BREADY),
        .O(\FSM_onehot_wstate[3]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_4 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_4 ),
        .I1(\ap_CS_fsm[1]_i_3_n_4 ),
        .I2(\ap_CS_fsm[1]_i_4_n_4 ),
        .O(D));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(Q[22]),
        .I1(Q[21]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\ap_CS_fsm[1]_i_14_n_4 ),
        .O(\ap_CS_fsm[1]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(Q[33]),
        .I3(Q[34]),
        .O(\ap_CS_fsm[1]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(Q[43]),
        .I1(Q[44]),
        .I2(Q[41]),
        .I3(Q[42]),
        .O(\ap_CS_fsm[1]_i_12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(Q[2]),
        .O(\ap_CS_fsm[1]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(Q[19]),
        .I1(Q[20]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(\ap_CS_fsm[1]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[50]),
        .I1(Q[49]),
        .I2(Q[51]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[1]_i_5_n_4 ),
        .I5(\ap_CS_fsm[1]_i_6_n_4 ),
        .O(\ap_CS_fsm[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_7_n_4 ),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(\ap_CS_fsm[1]_i_8_n_4 ),
        .O(\ap_CS_fsm[1]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_9_n_4 ),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[29]),
        .I4(Q[30]),
        .I5(\ap_CS_fsm[1]_i_10_n_4 ),
        .O(\ap_CS_fsm[1]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(Q[38]),
        .I1(Q[37]),
        .I2(Q[40]),
        .I3(Q[39]),
        .I4(\ap_CS_fsm[1]_i_11_n_4 ),
        .O(\ap_CS_fsm[1]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(Q[46]),
        .I1(Q[45]),
        .I2(Q[48]),
        .I3(Q[47]),
        .I4(\ap_CS_fsm[1]_i_12_n_4 ),
        .O(\ap_CS_fsm[1]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(Q[10]),
        .O(\ap_CS_fsm[1]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\ap_CS_fsm[1]_i_13_n_4 ),
        .O(\ap_CS_fsm[1]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[25]),
        .I3(Q[26]),
        .O(\ap_CS_fsm[1]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'hFBF0)) 
    auto_restart_status_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_13_in[7]),
        .I3(auto_restart_status_reg_n_4),
        .O(auto_restart_status_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_4),
        .Q(auto_restart_status_reg_n_4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_W1_reg_n_4_[0] ),
        .O(int_W1_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[9]),
        .O(int_W1_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[10]),
        .O(int_W1_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[11]),
        .O(int_W1_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[12]),
        .O(int_W1_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[13]),
        .O(int_W1_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[14]),
        .O(int_W1_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[15]),
        .O(int_W1_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[16]),
        .O(int_W1_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[17]),
        .O(int_W1_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[18]),
        .O(int_W1_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[0]),
        .O(int_W1_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[19]),
        .O(int_W1_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[20]),
        .O(int_W1_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[21]),
        .O(int_W1_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[22]),
        .O(int_W1_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[23]),
        .O(int_W1_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[24]),
        .O(int_W1_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[25]),
        .O(int_W1_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[26]),
        .O(int_W1_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[27]),
        .O(int_W1_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[28]),
        .O(int_W1_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[1]),
        .O(int_W1_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[29]),
        .O(int_W1_reg06_out[30]));
  LUT3 #(
    .INIT(8'h01)) 
    \int_W1[31]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\int_W1[31]_i_3_n_4 ),
        .O(\int_W1[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[30]),
        .O(int_W1_reg06_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \int_W1[31]_i_3 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_W1[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[31]),
        .O(int_W1_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[32]),
        .O(int_W1_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[33]),
        .O(int_W1_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[34]),
        .O(int_W1_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[35]),
        .O(int_W1_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[36]),
        .O(int_W1_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[37]),
        .O(int_W1_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[38]),
        .O(int_W1_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[2]),
        .O(int_W1_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[39]),
        .O(int_W1_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[40]),
        .O(int_W1_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[41]),
        .O(int_W1_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[42]),
        .O(int_W1_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[43]),
        .O(int_W1_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[44]),
        .O(int_W1_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[45]),
        .O(int_W1_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[46]),
        .O(int_W1_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[47]),
        .O(int_W1_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[48]),
        .O(int_W1_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[3]),
        .O(int_W1_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[49]),
        .O(int_W1_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[50]),
        .O(int_W1_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[51]),
        .O(int_W1_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[52]),
        .O(int_W1_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[53]),
        .O(int_W1_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W1[54]),
        .O(int_W1_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[55]),
        .O(int_W1_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[56]),
        .O(int_W1_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[57]),
        .O(int_W1_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[58]),
        .O(int_W1_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[4]),
        .O(int_W1_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[59]),
        .O(int_W1_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[60]),
        .O(int_W1_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[61]),
        .O(int_W1_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_W1[63]_i_1 
       (.I0(\int_W1[63]_i_3_n_4 ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_4_[6] ),
        .I4(\waddr_reg_n_4_[4] ),
        .I5(\waddr_reg_n_4_[3] ),
        .O(\int_W1[63]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W1[62]),
        .O(int_W1_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \int_W1[63]_i_3 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[5] ),
        .O(\int_W1[63]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[5]),
        .O(int_W1_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W1[6]),
        .O(int_W1_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[7]),
        .O(int_W1_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W1[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W1[8]),
        .O(int_W1_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[0] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[0]),
        .Q(\int_W1_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[10] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[10]),
        .Q(W1[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[11] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[11]),
        .Q(W1[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[12] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[12]),
        .Q(W1[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[13] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[13]),
        .Q(W1[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[14] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[14]),
        .Q(W1[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[15] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[15]),
        .Q(W1[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[16] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[16]),
        .Q(W1[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[17] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[17]),
        .Q(W1[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[18] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[18]),
        .Q(W1[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[19] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[19]),
        .Q(W1[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[1] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[1]),
        .Q(W1[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[20] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[20]),
        .Q(W1[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[21] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[21]),
        .Q(W1[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[22] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[22]),
        .Q(W1[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[23] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[23]),
        .Q(W1[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[24] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[24]),
        .Q(W1[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[25] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[25]),
        .Q(W1[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[26] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[26]),
        .Q(W1[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[27] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[27]),
        .Q(W1[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[28] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[28]),
        .Q(W1[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[29] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[29]),
        .Q(W1[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[2] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[2]),
        .Q(W1[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[30] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[30]),
        .Q(W1[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[31] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[31]),
        .Q(W1[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[32] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[0]),
        .Q(W1[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[33] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[1]),
        .Q(W1[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[34] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[2]),
        .Q(W1[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[35] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[3]),
        .Q(W1[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[36] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[4]),
        .Q(W1[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[37] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[5]),
        .Q(W1[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[38] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[6]),
        .Q(W1[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[39] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[7]),
        .Q(W1[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[3] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[3]),
        .Q(W1[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[40] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[8]),
        .Q(W1[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[41] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[9]),
        .Q(W1[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[42] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[10]),
        .Q(W1[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[43] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[11]),
        .Q(W1[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[44] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[12]),
        .Q(W1[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[45] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[13]),
        .Q(W1[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[46] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[14]),
        .Q(W1[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[47] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[15]),
        .Q(W1[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[48] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[16]),
        .Q(W1[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[49] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[17]),
        .Q(W1[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[4] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[4]),
        .Q(W1[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[50] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[18]),
        .Q(W1[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[51] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[19]),
        .Q(W1[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[52] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[20]),
        .Q(W1[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[53] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[21]),
        .Q(W1[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[54] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[22]),
        .Q(W1[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[55] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[23]),
        .Q(W1[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[56] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[24]),
        .Q(W1[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[57] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[25]),
        .Q(W1[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[58] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[26]),
        .Q(W1[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[59] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[27]),
        .Q(W1[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[5] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[5]),
        .Q(W1[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[60] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[28]),
        .Q(W1[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[61] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[29]),
        .Q(W1[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[62] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[30]),
        .Q(W1[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[63] 
       (.C(ap_clk),
        .CE(\int_W1[63]_i_1_n_4 ),
        .D(int_W1_reg0[31]),
        .Q(W1[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[6] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[6]),
        .Q(W1[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[7] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[7]),
        .Q(W1[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[8] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[8]),
        .Q(W1[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W1_reg[9] 
       (.C(ap_clk),
        .CE(\int_W1[31]_i_1_n_4 ),
        .D(int_W1_reg06_out[9]),
        .Q(W1[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_W2_reg_n_4_[0] ),
        .O(int_W2_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[9]),
        .O(int_W2_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[10]),
        .O(int_W2_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[11]),
        .O(int_W2_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[12]),
        .O(int_W2_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[13]),
        .O(int_W2_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[14]),
        .O(int_W2_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[15]),
        .O(int_W2_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[16]),
        .O(int_W2_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[17]),
        .O(int_W2_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[18]),
        .O(int_W2_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[0]),
        .O(int_W2_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[19]),
        .O(int_W2_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[20]),
        .O(int_W2_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[21]),
        .O(int_W2_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[22]),
        .O(int_W2_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[23]),
        .O(int_W2_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[24]),
        .O(int_W2_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[25]),
        .O(int_W2_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[26]),
        .O(int_W2_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[27]),
        .O(int_W2_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[28]),
        .O(int_W2_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[1]),
        .O(int_W2_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[29]),
        .O(int_W2_reg03_out[30]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \int_W2[31]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\int_W1[63]_i_3_n_4 ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[6] ),
        .I4(s_axi_control_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_W2[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[30]),
        .O(int_W2_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[31]),
        .O(int_W2_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[32]),
        .O(int_W2_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[33]),
        .O(int_W2_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[34]),
        .O(int_W2_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[35]),
        .O(int_W2_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[36]),
        .O(int_W2_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[37]),
        .O(int_W2_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[38]),
        .O(int_W2_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[2]),
        .O(int_W2_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[39]),
        .O(int_W2_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[40]),
        .O(int_W2_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[41]),
        .O(int_W2_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[42]),
        .O(int_W2_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[43]),
        .O(int_W2_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[44]),
        .O(int_W2_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[45]),
        .O(int_W2_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[46]),
        .O(int_W2_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[47]),
        .O(int_W2_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[48]),
        .O(int_W2_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[3]),
        .O(int_W2_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[49]),
        .O(int_W2_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[50]),
        .O(int_W2_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[51]),
        .O(int_W2_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[52]),
        .O(int_W2_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[53]),
        .O(int_W2_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W2[54]),
        .O(int_W2_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[55]),
        .O(int_W2_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[56]),
        .O(int_W2_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[57]),
        .O(int_W2_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[58]),
        .O(int_W2_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[4]),
        .O(int_W2_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[59]),
        .O(int_W2_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[60]),
        .O(int_W2_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[61]),
        .O(int_W2_reg0[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_W2[63]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\int_W2[63]_i_3_n_4 ),
        .O(\int_W2[63]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W2[62]),
        .O(int_W2_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \int_W2[63]_i_3 
       (.I0(\waddr_reg_n_4_[4] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_4_[6] ),
        .O(\int_W2[63]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[5]),
        .O(int_W2_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W2[6]),
        .O(int_W2_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[7]),
        .O(int_W2_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W2[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W2[8]),
        .O(int_W2_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[0] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[0]),
        .Q(\int_W2_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[10] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[10]),
        .Q(W2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[11] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[11]),
        .Q(W2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[12] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[12]),
        .Q(W2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[13] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[13]),
        .Q(W2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[14] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[14]),
        .Q(W2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[15] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[15]),
        .Q(W2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[16] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[16]),
        .Q(W2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[17] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[17]),
        .Q(W2[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[18] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[18]),
        .Q(W2[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[19] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[19]),
        .Q(W2[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[1] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[1]),
        .Q(W2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[20] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[20]),
        .Q(W2[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[21] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[21]),
        .Q(W2[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[22] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[22]),
        .Q(W2[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[23] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[23]),
        .Q(W2[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[24] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[24]),
        .Q(W2[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[25] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[25]),
        .Q(W2[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[26] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[26]),
        .Q(W2[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[27] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[27]),
        .Q(W2[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[28] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[28]),
        .Q(W2[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[29] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[29]),
        .Q(W2[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[2] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[2]),
        .Q(W2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[30] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[30]),
        .Q(W2[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[31] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[31]),
        .Q(W2[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[32] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[0]),
        .Q(W2[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[33] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[1]),
        .Q(W2[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[34] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[2]),
        .Q(W2[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[35] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[3]),
        .Q(W2[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[36] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[4]),
        .Q(W2[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[37] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[5]),
        .Q(W2[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[38] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[6]),
        .Q(W2[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[39] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[7]),
        .Q(W2[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[3] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[3]),
        .Q(W2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[40] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[8]),
        .Q(W2[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[41] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[9]),
        .Q(W2[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[42] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[10]),
        .Q(W2[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[43] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[11]),
        .Q(W2[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[44] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[12]),
        .Q(W2[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[45] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[13]),
        .Q(W2[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[46] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[14]),
        .Q(W2[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[47] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[15]),
        .Q(W2[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[48] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[16]),
        .Q(W2[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[49] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[17]),
        .Q(W2[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[4] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[4]),
        .Q(W2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[50] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[18]),
        .Q(W2[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[51] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[19]),
        .Q(W2[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[52] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[20]),
        .Q(W2[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[53] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[21]),
        .Q(W2[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[54] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[22]),
        .Q(W2[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[55] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[23]),
        .Q(W2[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[56] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[24]),
        .Q(W2[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[57] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[25]),
        .Q(W2[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[58] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[26]),
        .Q(W2[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[59] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[27]),
        .Q(W2[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[5] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[5]),
        .Q(W2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[60] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[28]),
        .Q(W2[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[61] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[29]),
        .Q(W2[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[62] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[30]),
        .Q(W2[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[63] 
       (.C(ap_clk),
        .CE(\int_W2[63]_i_1_n_4 ),
        .D(int_W2_reg0[31]),
        .Q(W2[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[6] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[6]),
        .Q(W2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[7] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[7]),
        .Q(W2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[8] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[8]),
        .Q(W2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W2_reg[9] 
       (.C(ap_clk),
        .CE(\int_W2[31]_i_1_n_4 ),
        .D(int_W2_reg03_out[9]),
        .Q(W2[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_W3_reg_n_4_[0] ),
        .O(int_W3_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[9]),
        .O(int_W3_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[10]),
        .O(int_W3_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[11]),
        .O(int_W3_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[12]),
        .O(int_W3_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[13]),
        .O(int_W3_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[14]),
        .O(int_W3_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[15]),
        .O(int_W3_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[16]),
        .O(int_W3_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[17]),
        .O(int_W3_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[18]),
        .O(int_W3_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[0]),
        .O(int_W3_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[19]),
        .O(int_W3_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[20]),
        .O(int_W3_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[21]),
        .O(int_W3_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[22]),
        .O(int_W3_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[23]),
        .O(int_W3_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[24]),
        .O(int_W3_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[25]),
        .O(int_W3_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[26]),
        .O(int_W3_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[27]),
        .O(int_W3_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[28]),
        .O(int_W3_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[1]),
        .O(int_W3_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[29]),
        .O(int_W3_reg01_out[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_W3[31]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\int_W2[63]_i_3_n_4 ),
        .O(\int_W3[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[30]),
        .O(int_W3_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[31]),
        .O(int_W3_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[32]),
        .O(int_W3_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[33]),
        .O(int_W3_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[34]),
        .O(int_W3_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[35]),
        .O(int_W3_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[36]),
        .O(int_W3_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[37]),
        .O(int_W3_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[38]),
        .O(int_W3_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[2]),
        .O(int_W3_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[39]),
        .O(int_W3_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[40]),
        .O(int_W3_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[41]),
        .O(int_W3_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[42]),
        .O(int_W3_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[43]),
        .O(int_W3_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[44]),
        .O(int_W3_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[45]),
        .O(int_W3_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[46]),
        .O(int_W3_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[47]),
        .O(int_W3_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[48]),
        .O(int_W3_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[3]),
        .O(int_W3_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[49]),
        .O(int_W3_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[50]),
        .O(int_W3_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[51]),
        .O(int_W3_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[52]),
        .O(int_W3_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[53]),
        .O(int_W3_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(W3[54]),
        .O(int_W3_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[55]),
        .O(int_W3_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[56]),
        .O(int_W3_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[57]),
        .O(int_W3_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[58]),
        .O(int_W3_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[4]),
        .O(int_W3_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[59]),
        .O(int_W3_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[60]),
        .O(int_W3_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[61]),
        .O(int_W3_reg0[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_W3[63]_i_1 
       (.I0(\int_W2[63]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(\int_W3[63]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(W3[62]),
        .O(int_W3_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[5]),
        .O(int_W3_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(W3[6]),
        .O(int_W3_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[7]),
        .O(int_W3_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W3[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(W3[8]),
        .O(int_W3_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[0] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[0]),
        .Q(\int_W3_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[10] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[10]),
        .Q(W3[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[11] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[11]),
        .Q(W3[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[12] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[12]),
        .Q(W3[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[13] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[13]),
        .Q(W3[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[14] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[14]),
        .Q(W3[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[15] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[15]),
        .Q(W3[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[16] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[16]),
        .Q(W3[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[17] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[17]),
        .Q(W3[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[18] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[18]),
        .Q(W3[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[19] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[19]),
        .Q(W3[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[1] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[1]),
        .Q(W3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[20] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[20]),
        .Q(W3[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[21] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[21]),
        .Q(W3[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[22] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[22]),
        .Q(W3[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[23] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[23]),
        .Q(W3[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[24] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[24]),
        .Q(W3[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[25] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[25]),
        .Q(W3[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[26] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[26]),
        .Q(W3[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[27] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[27]),
        .Q(W3[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[28] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[28]),
        .Q(W3[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[29] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[29]),
        .Q(W3[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[2] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[2]),
        .Q(W3[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[30] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[30]),
        .Q(W3[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[31] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[31]),
        .Q(W3[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[32] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[0]),
        .Q(W3[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[33] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[1]),
        .Q(W3[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[34] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[2]),
        .Q(W3[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[35] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[3]),
        .Q(W3[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[36] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[4]),
        .Q(W3[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[37] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[5]),
        .Q(W3[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[38] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[6]),
        .Q(W3[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[39] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[7]),
        .Q(W3[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[3] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[3]),
        .Q(W3[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[40] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[8]),
        .Q(W3[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[41] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[9]),
        .Q(W3[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[42] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[10]),
        .Q(W3[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[43] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[11]),
        .Q(W3[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[44] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[12]),
        .Q(W3[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[45] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[13]),
        .Q(W3[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[46] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[14]),
        .Q(W3[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[47] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[15]),
        .Q(W3[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[48] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[16]),
        .Q(W3[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[49] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[17]),
        .Q(W3[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[4] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[4]),
        .Q(W3[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[50] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[18]),
        .Q(W3[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[51] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[19]),
        .Q(W3[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[52] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[20]),
        .Q(W3[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[53] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[21]),
        .Q(W3[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[54] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[22]),
        .Q(W3[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[55] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[23]),
        .Q(W3[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[56] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[24]),
        .Q(W3[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[57] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[25]),
        .Q(W3[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[58] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[26]),
        .Q(W3[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[59] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[27]),
        .Q(W3[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[5] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[5]),
        .Q(W3[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[60] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[28]),
        .Q(W3[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[61] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[29]),
        .Q(W3[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[62] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[30]),
        .Q(W3[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[63] 
       (.C(ap_clk),
        .CE(\int_W3[63]_i_1_n_4 ),
        .D(int_W3_reg0[31]),
        .Q(W3[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[6] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[6]),
        .Q(W3[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[7] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[7]),
        .Q(W3[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[8] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[8]),
        .Q(W3[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_W3_reg[9] 
       (.C(ap_clk),
        .CE(\int_W3[31]_i_1_n_4 ),
        .D(int_W3_reg01_out[9]),
        .Q(W3[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(X_size[0]),
        .O(int_X_size0[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(X_size[10]),
        .O(int_X_size0[10]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(X_size[11]),
        .O(int_X_size0[11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(X_size[12]),
        .O(int_X_size0[12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(X_size[13]),
        .O(int_X_size0[13]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(X_size[14]),
        .O(int_X_size0[14]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(X_size[15]),
        .O(int_X_size0[15]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(X_size[16]),
        .O(int_X_size0[16]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(X_size[17]),
        .O(int_X_size0[17]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(X_size[18]),
        .O(int_X_size0[18]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(X_size[19]),
        .O(int_X_size0[19]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(X_size[1]),
        .O(int_X_size0[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(X_size[20]),
        .O(int_X_size0[20]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(X_size[21]),
        .O(int_X_size0[21]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(X_size[22]),
        .O(int_X_size0[22]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(X_size[23]),
        .O(int_X_size0[23]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(X_size[24]),
        .O(int_X_size0[24]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(X_size[25]),
        .O(int_X_size0[25]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(X_size[26]),
        .O(int_X_size0[26]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(X_size[27]),
        .O(int_X_size0[27]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(X_size[28]),
        .O(int_X_size0[28]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(X_size[29]),
        .O(int_X_size0[29]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(X_size[2]),
        .O(int_X_size0[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(X_size[30]),
        .O(int_X_size0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_X_size[31]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\int_W1[31]_i_3_n_4 ),
        .O(\int_X_size[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(X_size[31]),
        .O(int_X_size0[31]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(X_size[3]),
        .O(int_X_size0[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(X_size[4]),
        .O(int_X_size0[4]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(X_size[5]),
        .O(int_X_size0[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(X_size[6]),
        .O(int_X_size0[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(X_size[7]),
        .O(int_X_size0[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(X_size[8]),
        .O(int_X_size0[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_X_size[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(X_size[9]),
        .O(int_X_size0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[0] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[0]),
        .Q(X_size[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[10] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[10]),
        .Q(X_size[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[11] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[11]),
        .Q(X_size[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[12] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[12]),
        .Q(X_size[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[13] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[13]),
        .Q(X_size[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[14] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[14]),
        .Q(X_size[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[15] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[15]),
        .Q(X_size[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[16] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[16]),
        .Q(X_size[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[17] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[17]),
        .Q(X_size[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[18] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[18]),
        .Q(X_size[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[19] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[19]),
        .Q(X_size[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[1] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[1]),
        .Q(X_size[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[20] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[20]),
        .Q(X_size[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[21] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[21]),
        .Q(X_size[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[22] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[22]),
        .Q(X_size[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[23] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[23]),
        .Q(X_size[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[24] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[24]),
        .Q(X_size[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[25] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[25]),
        .Q(X_size[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[26] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[26]),
        .Q(X_size[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[27] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[27]),
        .Q(X_size[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[28] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[28]),
        .Q(X_size[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[29] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[29]),
        .Q(X_size[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[2] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[2]),
        .Q(X_size[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[30] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[30]),
        .Q(X_size[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[31] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[31]),
        .Q(X_size[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[3] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[3]),
        .Q(X_size[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[4] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[4]),
        .Q(X_size[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[5] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[5]),
        .Q(X_size[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[6] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[6]),
        .Q(X_size[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[7] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[7]),
        .Q(X_size[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[8] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[8]),
        .Q(X_size[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_X_size_reg[9] 
       (.C(ap_clk),
        .CE(\int_X_size[31]_i_1_n_4 ),
        .D(int_X_size0[9]),
        .Q(X_size[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_13_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_4),
        .I1(p_13_in[7]),
        .I2(ap_done),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_4),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_13_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_W2[63]_i_3_n_4 ),
        .I4(\waddr_reg_n_4_[2] ),
        .I5(\waddr_reg_n_4_[5] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_4),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(p_13_in[7]),
        .O(int_auto_restart_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_4),
        .Q(p_13_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW1[0]),
        .O(int_colsW10[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW1[10]),
        .O(int_colsW10[10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW1[11]),
        .O(int_colsW10[11]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW1[12]),
        .O(int_colsW10[12]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW1[13]),
        .O(int_colsW10[13]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW1[14]),
        .O(int_colsW10[14]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW1[15]),
        .O(int_colsW10[15]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW1[16]),
        .O(int_colsW10[16]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW1[17]),
        .O(int_colsW10[17]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW1[18]),
        .O(int_colsW10[18]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW1[19]),
        .O(int_colsW10[19]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW1[1]),
        .O(int_colsW10[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW1[20]),
        .O(int_colsW10[20]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW1[21]),
        .O(int_colsW10[21]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW1[22]),
        .O(int_colsW10[22]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW1[23]),
        .O(int_colsW10[23]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW1[24]),
        .O(int_colsW10[24]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW1[25]),
        .O(int_colsW10[25]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW1[26]),
        .O(int_colsW10[26]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW1[27]),
        .O(int_colsW10[27]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW1[28]),
        .O(int_colsW10[28]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW1[29]),
        .O(int_colsW10[29]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW1[2]),
        .O(int_colsW10[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW1[30]),
        .O(int_colsW10[30]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \int_colsW1[31]_i_1 
       (.I0(\int_W1[63]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .I5(\waddr_reg_n_4_[3] ),
        .O(\int_colsW1[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW1[31]),
        .O(int_colsW10[31]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW1[3]),
        .O(int_colsW10[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW1[4]),
        .O(int_colsW10[4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW1[5]),
        .O(int_colsW10[5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW1[6]),
        .O(int_colsW10[6]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW1[7]),
        .O(int_colsW10[7]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW1[8]),
        .O(int_colsW10[8]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW1[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW1[9]),
        .O(int_colsW10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[0] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[0]),
        .Q(colsW1[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[10] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[10]),
        .Q(colsW1[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[11] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[11]),
        .Q(colsW1[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[12] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[12]),
        .Q(colsW1[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[13] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[13]),
        .Q(colsW1[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[14] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[14]),
        .Q(colsW1[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[15] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[15]),
        .Q(colsW1[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[16] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[16]),
        .Q(colsW1[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[17] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[17]),
        .Q(colsW1[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[18] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[18]),
        .Q(colsW1[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[19] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[19]),
        .Q(colsW1[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[1] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[1]),
        .Q(colsW1[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[20] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[20]),
        .Q(colsW1[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[21] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[21]),
        .Q(colsW1[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[22] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[22]),
        .Q(colsW1[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[23] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[23]),
        .Q(colsW1[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[24] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[24]),
        .Q(colsW1[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[25] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[25]),
        .Q(colsW1[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[26] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[26]),
        .Q(colsW1[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[27] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[27]),
        .Q(colsW1[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[28] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[28]),
        .Q(colsW1[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[29] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[29]),
        .Q(colsW1[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[2] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[2]),
        .Q(colsW1[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[30] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[30]),
        .Q(colsW1[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[31] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[31]),
        .Q(colsW1[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[3] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[3]),
        .Q(colsW1[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[4] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[4]),
        .Q(colsW1[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[5] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[5]),
        .Q(colsW1[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[6] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[6]),
        .Q(colsW1[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[7] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[7]),
        .Q(colsW1[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[8] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[8]),
        .Q(colsW1[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW1_reg[9] 
       (.C(ap_clk),
        .CE(\int_colsW1[31]_i_1_n_4 ),
        .D(int_colsW10[9]),
        .Q(colsW1[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW2[0]),
        .O(int_colsW20[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW2[10]),
        .O(int_colsW20[10]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW2[11]),
        .O(int_colsW20[11]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW2[12]),
        .O(int_colsW20[12]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW2[13]),
        .O(int_colsW20[13]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW2[14]),
        .O(int_colsW20[14]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW2[15]),
        .O(int_colsW20[15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW2[16]),
        .O(int_colsW20[16]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW2[17]),
        .O(int_colsW20[17]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW2[18]),
        .O(int_colsW20[18]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW2[19]),
        .O(int_colsW20[19]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW2[1]),
        .O(int_colsW20[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW2[20]),
        .O(int_colsW20[20]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW2[21]),
        .O(int_colsW20[21]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW2[22]),
        .O(int_colsW20[22]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW2[23]),
        .O(int_colsW20[23]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW2[24]),
        .O(int_colsW20[24]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW2[25]),
        .O(int_colsW20[25]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW2[26]),
        .O(int_colsW20[26]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW2[27]),
        .O(int_colsW20[27]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW2[28]),
        .O(int_colsW20[28]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW2[29]),
        .O(int_colsW20[29]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW2[2]),
        .O(int_colsW20[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW2[30]),
        .O(int_colsW20[30]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \int_colsW2[31]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\int_W1[63]_i_3_n_4 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(\waddr_reg_n_4_[6] ),
        .O(\int_colsW2[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW2[31]),
        .O(int_colsW20[31]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW2[3]),
        .O(int_colsW20[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW2[4]),
        .O(int_colsW20[4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW2[5]),
        .O(int_colsW20[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW2[6]),
        .O(int_colsW20[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW2[7]),
        .O(int_colsW20[7]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW2[8]),
        .O(int_colsW20[8]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW2[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW2[9]),
        .O(int_colsW20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[0] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[0]),
        .Q(colsW2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[10] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[10]),
        .Q(colsW2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[11] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[11]),
        .Q(colsW2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[12] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[12]),
        .Q(colsW2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[13] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[13]),
        .Q(colsW2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[14] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[14]),
        .Q(colsW2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[15] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[15]),
        .Q(colsW2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[16] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[16]),
        .Q(colsW2[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[17] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[17]),
        .Q(colsW2[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[18] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[18]),
        .Q(colsW2[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[19] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[19]),
        .Q(colsW2[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[1] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[1]),
        .Q(colsW2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[20] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[20]),
        .Q(colsW2[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[21] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[21]),
        .Q(colsW2[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[22] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[22]),
        .Q(colsW2[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[23] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[23]),
        .Q(colsW2[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[24] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[24]),
        .Q(colsW2[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[25] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[25]),
        .Q(colsW2[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[26] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[26]),
        .Q(colsW2[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[27] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[27]),
        .Q(colsW2[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[28] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[28]),
        .Q(colsW2[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[29] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[29]),
        .Q(colsW2[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[2] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[2]),
        .Q(colsW2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[30] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[30]),
        .Q(colsW2[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[31] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[31]),
        .Q(colsW2[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[3] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[3]),
        .Q(colsW2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[4] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[4]),
        .Q(colsW2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[5] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[5]),
        .Q(colsW2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[6] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[6]),
        .Q(colsW2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[7] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[7]),
        .Q(colsW2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[8] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[8]),
        .Q(colsW2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW2_reg[9] 
       (.C(ap_clk),
        .CE(\int_colsW2[31]_i_1_n_4 ),
        .D(int_colsW20[9]),
        .Q(colsW2[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW3[0]),
        .O(int_colsW30[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW3[10]),
        .O(int_colsW30[10]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW3[11]),
        .O(int_colsW30[11]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW3[12]),
        .O(int_colsW30[12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW3[13]),
        .O(int_colsW30[13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW3[14]),
        .O(int_colsW30[14]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW3[15]),
        .O(int_colsW30[15]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW3[16]),
        .O(int_colsW30[16]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW3[17]),
        .O(int_colsW30[17]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW3[18]),
        .O(int_colsW30[18]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW3[19]),
        .O(int_colsW30[19]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW3[1]),
        .O(int_colsW30[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW3[20]),
        .O(int_colsW30[20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW3[21]),
        .O(int_colsW30[21]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW3[22]),
        .O(int_colsW30[22]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(colsW3[23]),
        .O(int_colsW30[23]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW3[24]),
        .O(int_colsW30[24]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW3[25]),
        .O(int_colsW30[25]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW3[26]),
        .O(int_colsW30[26]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW3[27]),
        .O(int_colsW30[27]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW3[28]),
        .O(int_colsW30[28]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW3[29]),
        .O(int_colsW30[29]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW3[2]),
        .O(int_colsW30[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW3[30]),
        .O(int_colsW30[30]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_colsW3[31]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[6] ),
        .I4(\int_colsW3[31]_i_3_n_4 ),
        .I5(\waddr_reg_n_4_[3] ),
        .O(\int_colsW3[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(colsW3[31]),
        .O(int_colsW30[31]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \int_colsW3[31]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .O(\int_colsW3[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW3[3]),
        .O(int_colsW30[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW3[4]),
        .O(int_colsW30[4]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW3[5]),
        .O(int_colsW30[5]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW3[6]),
        .O(int_colsW30[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(colsW3[7]),
        .O(int_colsW30[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW3[8]),
        .O(int_colsW30[8]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colsW3[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(colsW3[9]),
        .O(int_colsW30[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[0] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[0]),
        .Q(colsW3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[10] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[10]),
        .Q(colsW3[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[11] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[11]),
        .Q(colsW3[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[12] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[12]),
        .Q(colsW3[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[13] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[13]),
        .Q(colsW3[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[14] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[14]),
        .Q(colsW3[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[15] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[15]),
        .Q(colsW3[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[16] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[16]),
        .Q(colsW3[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[17] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[17]),
        .Q(colsW3[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[18] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[18]),
        .Q(colsW3[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[19] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[19]),
        .Q(colsW3[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[1] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[1]),
        .Q(colsW3[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[20] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[20]),
        .Q(colsW3[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[21] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[21]),
        .Q(colsW3[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[22] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[22]),
        .Q(colsW3[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[23] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[23]),
        .Q(colsW3[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[24] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[24]),
        .Q(colsW3[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[25] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[25]),
        .Q(colsW3[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[26] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[26]),
        .Q(colsW3[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[27] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[27]),
        .Q(colsW3[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[28] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[28]),
        .Q(colsW3[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[29] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[29]),
        .Q(colsW3[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[2] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[2]),
        .Q(colsW3[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[30] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[30]),
        .Q(colsW3[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[31] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[31]),
        .Q(colsW3[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[3] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[3]),
        .Q(colsW3[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[4] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[4]),
        .Q(colsW3[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[5] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[5]),
        .Q(colsW3[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[6] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[6]),
        .Q(colsW3[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[7] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[7]),
        .Q(colsW3[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[8] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[8]),
        .Q(colsW3[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colsW3_reg[9] 
       (.C(ap_clk),
        .CE(\int_colsW3[31]_i_1_n_4 ),
        .D(int_colsW30[9]),
        .Q(colsW3[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\int_W1[63]_i_3_n_4 ),
        .I4(\int_W2[63]_i_3_n_4 ),
        .I5(int_gie_reg_n_4),
        .O(int_gie_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_4),
        .Q(int_gie_reg_n_4),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\int_ier_reg_n_4_[0] ),
        .O(\int_ier[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_4_[6] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[2] ),
        .I5(\waddr_reg_n_4_[5] ),
        .O(\int_ier[1]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_4 ),
        .Q(\int_ier_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_4 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_4),
        .I1(\int_isr_reg_n_4_[1] ),
        .I2(\int_isr_reg_n_4_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_4_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_4_[0] ),
        .O(\int_isr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[5] ),
        .I4(\int_W2[63]_i_3_n_4 ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(\int_isr_reg_n_4_[1] ),
        .O(\int_isr[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW1_reg_n_4_[0] ),
        .O(int_rowsW10[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW1_reg_n_4_[10] ),
        .O(int_rowsW10[10]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW1_reg_n_4_[11] ),
        .O(int_rowsW10[11]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW1_reg_n_4_[12] ),
        .O(int_rowsW10[12]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW1_reg_n_4_[13] ),
        .O(int_rowsW10[13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW1_reg_n_4_[14] ),
        .O(int_rowsW10[14]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW1_reg_n_4_[15] ),
        .O(int_rowsW10[15]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW1_reg_n_4_[16] ),
        .O(int_rowsW10[16]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW1_reg_n_4_[17] ),
        .O(int_rowsW10[17]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW1_reg_n_4_[18] ),
        .O(int_rowsW10[18]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW1_reg_n_4_[19] ),
        .O(int_rowsW10[19]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW1_reg_n_4_[1] ),
        .O(int_rowsW10[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW1_reg_n_4_[20] ),
        .O(int_rowsW10[20]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW1_reg_n_4_[21] ),
        .O(int_rowsW10[21]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW1_reg_n_4_[22] ),
        .O(int_rowsW10[22]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW1_reg_n_4_[23] ),
        .O(int_rowsW10[23]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW1_reg_n_4_[24] ),
        .O(int_rowsW10[24]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW1_reg_n_4_[25] ),
        .O(int_rowsW10[25]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW1_reg_n_4_[26] ),
        .O(int_rowsW10[26]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW1_reg_n_4_[27] ),
        .O(int_rowsW10[27]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW1_reg_n_4_[28] ),
        .O(int_rowsW10[28]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW1_reg_n_4_[29] ),
        .O(int_rowsW10[29]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW1_reg_n_4_[2] ),
        .O(int_rowsW10[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW1_reg_n_4_[30] ),
        .O(int_rowsW10[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_rowsW1[31]_i_1 
       (.I0(\int_rowsW1[31]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(\int_rowsW1[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW1_reg_n_4_[31] ),
        .O(int_rowsW10[31]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \int_rowsW1[31]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr_reg_n_4_[4] ),
        .O(\int_rowsW1[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW1_reg_n_4_[3] ),
        .O(int_rowsW10[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW1_reg_n_4_[4] ),
        .O(int_rowsW10[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW1_reg_n_4_[5] ),
        .O(int_rowsW10[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW1_reg_n_4_[6] ),
        .O(int_rowsW10[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW1_reg_n_4_[7] ),
        .O(int_rowsW10[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW1_reg_n_4_[8] ),
        .O(int_rowsW10[8]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW1[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW1_reg_n_4_[9] ),
        .O(int_rowsW10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[0] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[0]),
        .Q(\int_rowsW1_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[10] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[10]),
        .Q(\int_rowsW1_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[11] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[11]),
        .Q(\int_rowsW1_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[12] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[12]),
        .Q(\int_rowsW1_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[13] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[13]),
        .Q(\int_rowsW1_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[14] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[14]),
        .Q(\int_rowsW1_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[15] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[15]),
        .Q(\int_rowsW1_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[16] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[16]),
        .Q(\int_rowsW1_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[17] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[17]),
        .Q(\int_rowsW1_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[18] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[18]),
        .Q(\int_rowsW1_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[19] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[19]),
        .Q(\int_rowsW1_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[1] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[1]),
        .Q(\int_rowsW1_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[20] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[20]),
        .Q(\int_rowsW1_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[21] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[21]),
        .Q(\int_rowsW1_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[22] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[22]),
        .Q(\int_rowsW1_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[23] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[23]),
        .Q(\int_rowsW1_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[24] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[24]),
        .Q(\int_rowsW1_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[25] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[25]),
        .Q(\int_rowsW1_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[26] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[26]),
        .Q(\int_rowsW1_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[27] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[27]),
        .Q(\int_rowsW1_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[28] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[28]),
        .Q(\int_rowsW1_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[29] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[29]),
        .Q(\int_rowsW1_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[2] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[2]),
        .Q(\int_rowsW1_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[30] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[30]),
        .Q(\int_rowsW1_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[31] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[31]),
        .Q(\int_rowsW1_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[3] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[3]),
        .Q(\int_rowsW1_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[4] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[4]),
        .Q(\int_rowsW1_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[5] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[5]),
        .Q(\int_rowsW1_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[6] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[6]),
        .Q(\int_rowsW1_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[7] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[7]),
        .Q(\int_rowsW1_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[8] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[8]),
        .Q(\int_rowsW1_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW1_reg[9] 
       (.C(ap_clk),
        .CE(\int_rowsW1[31]_i_1_n_4 ),
        .D(int_rowsW10[9]),
        .Q(\int_rowsW1_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW2_reg_n_4_[0] ),
        .O(int_rowsW20[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW2_reg_n_4_[10] ),
        .O(int_rowsW20[10]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW2_reg_n_4_[11] ),
        .O(int_rowsW20[11]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW2_reg_n_4_[12] ),
        .O(int_rowsW20[12]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW2_reg_n_4_[13] ),
        .O(int_rowsW20[13]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW2_reg_n_4_[14] ),
        .O(int_rowsW20[14]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW2_reg_n_4_[15] ),
        .O(int_rowsW20[15]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW2_reg_n_4_[16] ),
        .O(int_rowsW20[16]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW2_reg_n_4_[17] ),
        .O(int_rowsW20[17]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW2_reg_n_4_[18] ),
        .O(int_rowsW20[18]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW2_reg_n_4_[19] ),
        .O(int_rowsW20[19]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW2_reg_n_4_[1] ),
        .O(int_rowsW20[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW2_reg_n_4_[20] ),
        .O(int_rowsW20[20]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW2_reg_n_4_[21] ),
        .O(int_rowsW20[21]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW2_reg_n_4_[22] ),
        .O(int_rowsW20[22]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW2_reg_n_4_[23] ),
        .O(int_rowsW20[23]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW2_reg_n_4_[24] ),
        .O(int_rowsW20[24]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW2_reg_n_4_[25] ),
        .O(int_rowsW20[25]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW2_reg_n_4_[26] ),
        .O(int_rowsW20[26]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW2_reg_n_4_[27] ),
        .O(int_rowsW20[27]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW2_reg_n_4_[28] ),
        .O(int_rowsW20[28]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW2_reg_n_4_[29] ),
        .O(int_rowsW20[29]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW2_reg_n_4_[2] ),
        .O(int_rowsW20[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW2_reg_n_4_[30] ),
        .O(int_rowsW20[30]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \int_rowsW2[31]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\int_W1[63]_i_3_n_4 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_4_[6] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(\int_rowsW2[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW2_reg_n_4_[31] ),
        .O(int_rowsW20[31]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW2_reg_n_4_[3] ),
        .O(int_rowsW20[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW2_reg_n_4_[4] ),
        .O(int_rowsW20[4]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW2_reg_n_4_[5] ),
        .O(int_rowsW20[5]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW2_reg_n_4_[6] ),
        .O(int_rowsW20[6]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW2_reg_n_4_[7] ),
        .O(int_rowsW20[7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW2_reg_n_4_[8] ),
        .O(int_rowsW20[8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW2[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW2_reg_n_4_[9] ),
        .O(int_rowsW20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[0] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[0]),
        .Q(\int_rowsW2_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[10] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[10]),
        .Q(\int_rowsW2_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[11] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[11]),
        .Q(\int_rowsW2_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[12] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[12]),
        .Q(\int_rowsW2_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[13] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[13]),
        .Q(\int_rowsW2_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[14] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[14]),
        .Q(\int_rowsW2_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[15] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[15]),
        .Q(\int_rowsW2_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[16] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[16]),
        .Q(\int_rowsW2_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[17] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[17]),
        .Q(\int_rowsW2_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[18] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[18]),
        .Q(\int_rowsW2_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[19] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[19]),
        .Q(\int_rowsW2_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[1] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[1]),
        .Q(\int_rowsW2_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[20] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[20]),
        .Q(\int_rowsW2_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[21] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[21]),
        .Q(\int_rowsW2_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[22] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[22]),
        .Q(\int_rowsW2_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[23] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[23]),
        .Q(\int_rowsW2_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[24] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[24]),
        .Q(\int_rowsW2_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[25] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[25]),
        .Q(\int_rowsW2_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[26] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[26]),
        .Q(\int_rowsW2_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[27] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[27]),
        .Q(\int_rowsW2_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[28] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[28]),
        .Q(\int_rowsW2_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[29] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[29]),
        .Q(\int_rowsW2_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[2] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[2]),
        .Q(\int_rowsW2_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[30] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[30]),
        .Q(\int_rowsW2_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[31] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[31]),
        .Q(\int_rowsW2_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[3] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[3]),
        .Q(\int_rowsW2_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[4] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[4]),
        .Q(\int_rowsW2_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[5] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[5]),
        .Q(\int_rowsW2_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[6] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[6]),
        .Q(\int_rowsW2_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[7] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[7]),
        .Q(\int_rowsW2_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[8] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[8]),
        .Q(\int_rowsW2_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW2_reg[9] 
       (.C(ap_clk),
        .CE(\int_rowsW2[31]_i_1_n_4 ),
        .D(int_rowsW20[9]),
        .Q(\int_rowsW2_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW3_reg_n_4_[0] ),
        .O(int_rowsW30[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW3_reg_n_4_[10] ),
        .O(int_rowsW30[10]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW3_reg_n_4_[11] ),
        .O(int_rowsW30[11]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW3_reg_n_4_[12] ),
        .O(int_rowsW30[12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW3_reg_n_4_[13] ),
        .O(int_rowsW30[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW3_reg_n_4_[14] ),
        .O(int_rowsW30[14]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW3_reg_n_4_[15] ),
        .O(int_rowsW30[15]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW3_reg_n_4_[16] ),
        .O(int_rowsW30[16]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW3_reg_n_4_[17] ),
        .O(int_rowsW30[17]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW3_reg_n_4_[18] ),
        .O(int_rowsW30[18]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW3_reg_n_4_[19] ),
        .O(int_rowsW30[19]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW3_reg_n_4_[1] ),
        .O(int_rowsW30[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW3_reg_n_4_[20] ),
        .O(int_rowsW30[20]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW3_reg_n_4_[21] ),
        .O(int_rowsW30[21]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW3_reg_n_4_[22] ),
        .O(int_rowsW30[22]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rowsW3_reg_n_4_[23] ),
        .O(int_rowsW30[23]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW3_reg_n_4_[24] ),
        .O(int_rowsW30[24]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW3_reg_n_4_[25] ),
        .O(int_rowsW30[25]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW3_reg_n_4_[26] ),
        .O(int_rowsW30[26]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW3_reg_n_4_[27] ),
        .O(int_rowsW30[27]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW3_reg_n_4_[28] ),
        .O(int_rowsW30[28]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW3_reg_n_4_[29] ),
        .O(int_rowsW30[29]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW3_reg_n_4_[2] ),
        .O(int_rowsW30[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW3_reg_n_4_[30] ),
        .O(int_rowsW30[30]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \int_rowsW3[31]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\int_W1[63]_i_3_n_4 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(\waddr_reg_n_4_[6] ),
        .O(\int_rowsW3[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rowsW3_reg_n_4_[31] ),
        .O(int_rowsW30[31]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW3_reg_n_4_[3] ),
        .O(int_rowsW30[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW3_reg_n_4_[4] ),
        .O(int_rowsW30[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW3_reg_n_4_[5] ),
        .O(int_rowsW30[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW3_reg_n_4_[6] ),
        .O(int_rowsW30[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rowsW3_reg_n_4_[7] ),
        .O(int_rowsW30[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW3_reg_n_4_[8] ),
        .O(int_rowsW30[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rowsW3[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rowsW3_reg_n_4_[9] ),
        .O(int_rowsW30[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[0] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[0]),
        .Q(\int_rowsW3_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[10] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[10]),
        .Q(\int_rowsW3_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[11] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[11]),
        .Q(\int_rowsW3_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[12] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[12]),
        .Q(\int_rowsW3_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[13] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[13]),
        .Q(\int_rowsW3_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[14] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[14]),
        .Q(\int_rowsW3_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[15] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[15]),
        .Q(\int_rowsW3_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[16] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[16]),
        .Q(\int_rowsW3_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[17] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[17]),
        .Q(\int_rowsW3_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[18] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[18]),
        .Q(\int_rowsW3_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[19] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[19]),
        .Q(\int_rowsW3_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[1] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[1]),
        .Q(\int_rowsW3_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[20] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[20]),
        .Q(\int_rowsW3_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[21] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[21]),
        .Q(\int_rowsW3_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[22] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[22]),
        .Q(\int_rowsW3_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[23] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[23]),
        .Q(\int_rowsW3_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[24] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[24]),
        .Q(\int_rowsW3_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[25] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[25]),
        .Q(\int_rowsW3_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[26] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[26]),
        .Q(\int_rowsW3_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[27] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[27]),
        .Q(\int_rowsW3_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[28] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[28]),
        .Q(\int_rowsW3_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[29] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[29]),
        .Q(\int_rowsW3_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[2] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[2]),
        .Q(\int_rowsW3_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[30] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[30]),
        .Q(\int_rowsW3_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[31] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[31]),
        .Q(\int_rowsW3_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[3] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[3]),
        .Q(\int_rowsW3_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[4] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[4]),
        .Q(\int_rowsW3_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[5] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[5]),
        .Q(\int_rowsW3_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[6] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[6]),
        .Q(\int_rowsW3_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[7] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[7]),
        .Q(\int_rowsW3_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[8] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[8]),
        .Q(\int_rowsW3_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rowsW3_reg[9] 
       (.C(ap_clk),
        .CE(\int_rowsW3[31]_i_1_n_4 ),
        .D(int_rowsW30[9]),
        .Q(\int_rowsW3_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5DFD5D5D0CFC0C0C)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_4),
        .I1(ap_done),
        .I2(auto_restart_status_reg_n_4),
        .I3(p_13_in[2]),
        .I4(ap_idle),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[4]),
        .I1(int_task_ap_done_i_3_n_4),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(int_task_ap_done_i_4_n_4),
        .I5(int_task_ap_done_i_5_n_4),
        .O(int_task_ap_done_i_2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[6]),
        .O(int_task_ap_done_i_3_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    int_task_ap_done_i_4
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(int_task_ap_done_i_4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_5
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .O(int_task_ap_done_i_5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_4),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_4 ),
        .I1(\rdata[0]_i_3_n_4 ),
        .I2(colsW3[0]),
        .I3(\rdata[0]_i_4_n_4 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata[0]_i_5_n_4 ),
        .O(\rdata[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h010D0101010D010D)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(\rdata[0]_i_7_n_4 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata[0]_i_8_n_4 ),
        .O(\rdata[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[6]),
        .O(\rdata[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \rdata[0]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[0] ),
        .I1(colsW2[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[0]),
        .O(\rdata[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h00000000DDDFFFDF)) 
    \rdata[0]_i_6 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(W2[31]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_W3_reg_n_4_[0] ),
        .I5(\rdata[0]_i_9_n_4 ),
        .O(\rdata[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h002A0A2AA02AAA2A)) 
    \rdata[0]_i_7 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(W3[31]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(X_size[0]),
        .I5(\int_rowsW1_reg_n_4_[0] ),
        .O(\rdata[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[0]_i_8 
       (.I0(\int_W2_reg_n_4_[0] ),
        .I1(W1[31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_isr_reg_n_4_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(int_gie_reg_n_4),
        .O(\rdata[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h0303232000002320)) 
    \rdata[0]_i_9 
       (.I0(\int_W1_reg_n_4_[0] ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(ap_start),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_ier_reg_n_4_[0] ),
        .O(\rdata[0]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_4 ),
        .I1(\rdata[10]_i_3_n_4 ),
        .I2(\rdata[10]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[10]_i_2 
       (.I0(W1[9]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[41]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[9]),
        .O(\rdata[10]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[10]_i_3 
       (.I0(colsW3[10]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[10]_i_5_n_4 ),
        .O(\rdata[10]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[10]_i_4 
       (.I0(\rdata[10]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[41]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[9]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[10]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[10] ),
        .I1(colsW2[10]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[10] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[10]),
        .O(\rdata[10]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[10]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[10] ),
        .I1(X_size[10]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[41]),
        .O(\rdata[10]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h00A3F0A3)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_4 ),
        .I1(\rdata[11]_i_3_n_4 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\rdata[11]_i_4_n_4 ),
        .O(\rdata[11]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[11]_i_2 
       (.I0(\rdata[11]_i_5_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[42]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[10]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[11]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[11]_i_3 
       (.I0(W1[10]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[42]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[10]),
        .O(\rdata[11]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[11]_i_4 
       (.I0(colsW3[11]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[11]_i_6_n_4 ),
        .O(\rdata[11]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[11]_i_5 
       (.I0(\int_rowsW1_reg_n_4_[11] ),
        .I1(X_size[11]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[42]),
        .O(\rdata[11]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_6 
       (.I0(\int_rowsW3_reg_n_4_[11] ),
        .I1(colsW2[11]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[11] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[11]),
        .O(\rdata[11]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_4 ),
        .I1(\rdata[12]_i_3_n_4 ),
        .I2(\rdata[12]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[12]_i_2 
       (.I0(W1[11]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[43]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[11]),
        .O(\rdata[12]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[12]_i_3 
       (.I0(colsW3[12]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[12]_i_5_n_4 ),
        .O(\rdata[12]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[12]_i_4 
       (.I0(\rdata[12]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[43]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[11]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[12]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[12] ),
        .I1(colsW2[12]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[12] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[12]),
        .O(\rdata[12]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[12]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[12] ),
        .I1(X_size[12]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[43]),
        .O(\rdata[12]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h00A3F0A3)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_4 ),
        .I1(\rdata[13]_i_3_n_4 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\rdata[13]_i_4_n_4 ),
        .O(\rdata[13]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[13]_i_2 
       (.I0(\rdata[13]_i_5_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[44]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[12]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[13]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[13]_i_3 
       (.I0(W1[12]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[44]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[12]),
        .O(\rdata[13]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[13]_i_4 
       (.I0(colsW3[13]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[13]_i_6_n_4 ),
        .O(\rdata[13]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[13]_i_5 
       (.I0(\int_rowsW1_reg_n_4_[13] ),
        .I1(X_size[13]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[44]),
        .O(\rdata[13]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_6 
       (.I0(\int_rowsW3_reg_n_4_[13] ),
        .I1(colsW2[13]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[13] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[13]),
        .O(\rdata[13]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_4 ),
        .I1(\rdata[14]_i_3_n_4 ),
        .I2(\rdata[14]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[14]_i_2 
       (.I0(W1[13]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[45]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[13]),
        .O(\rdata[14]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[14]_i_3 
       (.I0(colsW3[14]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[14]_i_5_n_4 ),
        .O(\rdata[14]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[14]_i_4 
       (.I0(\rdata[14]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[45]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[13]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[14]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[14] ),
        .I1(colsW2[14]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[14] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[14]),
        .O(\rdata[14]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[14]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[14] ),
        .I1(X_size[14]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[45]),
        .O(\rdata[14]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_4 ),
        .I1(\rdata[15]_i_3_n_4 ),
        .I2(\rdata[15]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[15]_i_2 
       (.I0(W1[14]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[46]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[14]),
        .O(\rdata[15]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[15]_i_3 
       (.I0(colsW3[15]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[15]_i_5_n_4 ),
        .O(\rdata[15]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[15]_i_4 
       (.I0(\rdata[15]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[46]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[14]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[15]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[15] ),
        .I1(colsW2[15]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[15] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[15]),
        .O(\rdata[15]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[15]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[15] ),
        .I1(X_size[15]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[46]),
        .O(\rdata[15]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_4 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata[16]_i_3_n_4 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[16]_i_4_n_4 ),
        .O(\rdata[16]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h080808A808080808)) 
    \rdata[16]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[16]_i_5_n_4 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW3[16]),
        .O(\rdata[16]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[16]_i_3 
       (.I0(\rdata[16]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[47]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[15]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[16]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0C0C2C2000002C20)) 
    \rdata[16]_i_4 
       (.I0(W1[15]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[47]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[15]),
        .O(\rdata[16]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[16] ),
        .I1(colsW2[16]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[16] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[16]),
        .O(\rdata[16]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[16]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[16] ),
        .I1(X_size[16]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[47]),
        .O(\rdata[16]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_4 ),
        .I1(\rdata[17]_i_3_n_4 ),
        .I2(\rdata[17]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[17]_i_2 
       (.I0(W1[16]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[48]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[16]),
        .O(\rdata[17]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[17]_i_3 
       (.I0(colsW3[17]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[17]_i_5_n_4 ),
        .O(\rdata[17]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[17]_i_4 
       (.I0(\rdata[17]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[48]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[16]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[17]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[17] ),
        .I1(colsW2[17]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[17] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[17]),
        .O(\rdata[17]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[17]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[17] ),
        .I1(X_size[17]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[48]),
        .O(\rdata[17]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_4 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata[18]_i_3_n_4 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[18]_i_4_n_4 ),
        .O(\rdata[18]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h080808A808080808)) 
    \rdata[18]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[18]_i_5_n_4 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW3[18]),
        .O(\rdata[18]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[18]_i_3 
       (.I0(\rdata[18]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[49]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[17]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[18]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0C0C2C2000002C20)) 
    \rdata[18]_i_4 
       (.I0(W1[17]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[49]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[17]),
        .O(\rdata[18]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[18] ),
        .I1(colsW2[18]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[18] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[18]),
        .O(\rdata[18]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[18]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[18] ),
        .I1(X_size[18]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[49]),
        .O(\rdata[18]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_4 ),
        .I1(\rdata[19]_i_3_n_4 ),
        .I2(\rdata[19]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[19]_i_2 
       (.I0(W1[18]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[50]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[18]),
        .O(\rdata[19]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[19]_i_3 
       (.I0(colsW3[19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[19]_i_5_n_4 ),
        .O(\rdata[19]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[19]_i_4 
       (.I0(\rdata[19]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[50]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[18]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[19]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[19] ),
        .I1(colsW2[19]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[19] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[19]),
        .O(\rdata[19]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[19]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[19] ),
        .I1(X_size[19]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[50]),
        .O(\rdata[19]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_4 ),
        .I1(\rdata[1]_i_3_n_4 ),
        .I2(\rdata_reg[1]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000DDDFFFDF)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(W2[32]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[0]),
        .I5(\rdata[1]_i_5_n_4 ),
        .O(\rdata[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[1]_i_3 
       (.I0(colsW3[1]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[1]_i_6_n_4 ),
        .O(\rdata[1]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0303232000002320)) 
    \rdata[1]_i_5 
       (.I0(W1[0]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(int_task_ap_done__0),
        .I4(s_axi_control_ARADDR[3]),
        .I5(p_0_in),
        .O(\rdata[1]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_6 
       (.I0(\int_rowsW3_reg_n_4_[1] ),
        .I1(colsW2[1]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[1] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[1]),
        .O(\rdata[1]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_7 
       (.I0(W2[0]),
        .I1(W1[32]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_isr_reg_n_4_[1] ),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[1]_i_8 
       (.I0(\int_rowsW1_reg_n_4_[1] ),
        .I1(X_size[1]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[32]),
        .O(\rdata[1]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_4 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata[20]_i_3_n_4 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[20]_i_4_n_4 ),
        .O(\rdata[20]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h080808A808080808)) 
    \rdata[20]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[20]_i_5_n_4 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW3[20]),
        .O(\rdata[20]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[20]_i_3 
       (.I0(\rdata[20]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[51]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[19]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[20]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0C0C2C2000002C20)) 
    \rdata[20]_i_4 
       (.I0(W1[19]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[51]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[19]),
        .O(\rdata[20]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[20] ),
        .I1(colsW2[20]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[20] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[20]),
        .O(\rdata[20]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[20]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[20] ),
        .I1(X_size[20]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[51]),
        .O(\rdata[20]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_4 ),
        .I1(\rdata[21]_i_3_n_4 ),
        .I2(\rdata[21]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[21]_i_2 
       (.I0(W1[20]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[52]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[20]),
        .O(\rdata[21]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[21]_i_3 
       (.I0(colsW3[21]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[21]_i_5_n_4 ),
        .O(\rdata[21]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[21]_i_4 
       (.I0(\rdata[21]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[52]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[20]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[21]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[21] ),
        .I1(colsW2[21]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[21] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[21]),
        .O(\rdata[21]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[21]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[21] ),
        .I1(X_size[21]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[52]),
        .O(\rdata[21]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_4 ),
        .I1(\rdata[22]_i_3_n_4 ),
        .I2(\rdata[22]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[22]_i_2 
       (.I0(W1[21]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[53]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[21]),
        .O(\rdata[22]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[22]_i_3 
       (.I0(colsW3[22]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[22]_i_5_n_4 ),
        .O(\rdata[22]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[22]_i_4 
       (.I0(\rdata[22]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[53]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[21]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[22]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[22] ),
        .I1(colsW2[22]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[22] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[22]),
        .O(\rdata[22]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[22]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[22] ),
        .I1(X_size[22]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[53]),
        .O(\rdata[22]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_4 ),
        .I1(\rdata[23]_i_3_n_4 ),
        .I2(\rdata[23]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[23]_i_2 
       (.I0(W1[22]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[54]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[22]),
        .O(\rdata[23]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[23]_i_3 
       (.I0(colsW3[23]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[23]_i_5_n_4 ),
        .O(\rdata[23]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[23]_i_4 
       (.I0(\rdata[23]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[54]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[22]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[23]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[23] ),
        .I1(colsW2[23]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[23] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[23]),
        .O(\rdata[23]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[23]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[23] ),
        .I1(X_size[23]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[54]),
        .O(\rdata[23]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_4 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata[24]_i_3_n_4 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[24]_i_4_n_4 ),
        .O(\rdata[24]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h080808A808080808)) 
    \rdata[24]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[24]_i_5_n_4 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW3[24]),
        .O(\rdata[24]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[24]_i_3 
       (.I0(\rdata[24]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[55]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[23]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[24]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0C0C2C2000002C20)) 
    \rdata[24]_i_4 
       (.I0(W1[23]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[55]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[23]),
        .O(\rdata[24]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[24] ),
        .I1(colsW2[24]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[24] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[24]),
        .O(\rdata[24]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[24]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[24] ),
        .I1(X_size[24]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[55]),
        .O(\rdata[24]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_4 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata[25]_i_3_n_4 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[25]_i_4_n_4 ),
        .O(\rdata[25]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h080808A808080808)) 
    \rdata[25]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[25]_i_5_n_4 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW3[25]),
        .O(\rdata[25]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[25]_i_3 
       (.I0(\rdata[25]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[56]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[24]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[25]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0C0C2C2000002C20)) 
    \rdata[25]_i_4 
       (.I0(W1[24]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[56]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[24]),
        .O(\rdata[25]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[25] ),
        .I1(colsW2[25]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[25] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[25]),
        .O(\rdata[25]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[25]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[25] ),
        .I1(X_size[25]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[56]),
        .O(\rdata[25]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_4 ),
        .I1(\rdata[26]_i_3_n_4 ),
        .I2(\rdata[26]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[26]_i_2 
       (.I0(W1[25]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[57]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[25]),
        .O(\rdata[26]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[26]_i_3 
       (.I0(colsW3[26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[26]_i_5_n_4 ),
        .O(\rdata[26]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[26]_i_4 
       (.I0(\rdata[26]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[57]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[25]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[26]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[26] ),
        .I1(colsW2[26]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[26] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[26]),
        .O(\rdata[26]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[26]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[26] ),
        .I1(X_size[26]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[57]),
        .O(\rdata[26]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_4 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata[27]_i_3_n_4 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[27]_i_4_n_4 ),
        .O(\rdata[27]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h080808A808080808)) 
    \rdata[27]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[27]_i_5_n_4 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW3[27]),
        .O(\rdata[27]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[27]_i_3 
       (.I0(\rdata[27]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[58]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[26]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[27]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0C0C2C2000002C20)) 
    \rdata[27]_i_4 
       (.I0(W1[26]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[58]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[26]),
        .O(\rdata[27]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[27] ),
        .I1(colsW2[27]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[27] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[27]),
        .O(\rdata[27]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[27]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[27] ),
        .I1(X_size[27]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[58]),
        .O(\rdata[27]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_4 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata[28]_i_3_n_4 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[28]_i_4_n_4 ),
        .O(\rdata[28]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h080808A808080808)) 
    \rdata[28]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[28]_i_5_n_4 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW3[28]),
        .O(\rdata[28]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[28]_i_3 
       (.I0(\rdata[28]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[59]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[27]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[28]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0C0C2C2000002C20)) 
    \rdata[28]_i_4 
       (.I0(W1[27]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[59]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[27]),
        .O(\rdata[28]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[28] ),
        .I1(colsW2[28]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[28] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[28]),
        .O(\rdata[28]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[28]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[28] ),
        .I1(X_size[28]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[59]),
        .O(\rdata[28]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_4 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata[29]_i_3_n_4 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[29]_i_4_n_4 ),
        .O(\rdata[29]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h080808A808080808)) 
    \rdata[29]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[29]_i_5_n_4 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW3[29]),
        .O(\rdata[29]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[29]_i_3 
       (.I0(\rdata[29]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[60]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[28]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[29]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0C0C2C2000002C20)) 
    \rdata[29]_i_4 
       (.I0(W1[28]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[60]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[28]),
        .O(\rdata[29]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[29] ),
        .I1(colsW2[29]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[29] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[29]),
        .O(\rdata[29]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[29]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[29] ),
        .I1(X_size[29]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[60]),
        .O(\rdata[29]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_4 ),
        .I1(\rdata[2]_i_3_n_4 ),
        .I2(\rdata[2]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(W1[1]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(p_13_in[2]),
        .I5(\rdata[2]_i_5_n_4 ),
        .O(\rdata[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[2]_i_3 
       (.I0(colsW3[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[2]_i_6_n_4 ),
        .O(\rdata[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[2]_i_4 
       (.I0(\rdata[2]_i_7_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[33]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[1]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[2]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00B80000)) 
    \rdata[2]_i_5 
       (.I0(W3[1]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(W2[33]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[2]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_6 
       (.I0(\int_rowsW3_reg_n_4_[2] ),
        .I1(colsW2[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[2] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[2]),
        .O(\rdata[2]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[2]_i_7 
       (.I0(\int_rowsW1_reg_n_4_[2] ),
        .I1(X_size[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[33]),
        .O(\rdata[2]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_4 ),
        .I1(\rdata[30]_i_3_n_4 ),
        .I2(\rdata[30]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[30]_i_2 
       (.I0(W1[29]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[61]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[29]),
        .O(\rdata[30]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[30]_i_3 
       (.I0(colsW3[30]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[30]_i_5_n_4 ),
        .O(\rdata[30]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[30]_i_4 
       (.I0(\rdata[30]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[61]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[29]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[30]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[30] ),
        .I1(colsW2[30]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[30] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[30]),
        .O(\rdata[30]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[30]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[30] ),
        .I1(X_size[30]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[61]),
        .O(\rdata[30]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_4 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata[31]_i_5_n_4 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[31]_i_6_n_4 ),
        .O(\rdata[31]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h080808A808080808)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[31]_i_7_n_4 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW3[31]),
        .O(\rdata[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_8_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[62]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[30]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h0C0C2C2000002C20)) 
    \rdata[31]_i_6 
       (.I0(W1[30]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[62]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[30]),
        .O(\rdata[31]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_7 
       (.I0(\int_rowsW3_reg_n_4_[31] ),
        .I1(colsW2[31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[31] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[31]),
        .O(\rdata[31]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[31]_i_8 
       (.I0(\int_rowsW1_reg_n_4_[31] ),
        .I1(X_size[31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[62]),
        .O(\rdata[31]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_4 ),
        .I1(\rdata[3]_i_3_n_4 ),
        .I2(\rdata[3]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(W1[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(int_ap_ready__0),
        .I5(\rdata[3]_i_5_n_4 ),
        .O(\rdata[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[3]_i_3 
       (.I0(colsW3[3]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[3]_i_6_n_4 ),
        .O(\rdata[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[3]_i_4 
       (.I0(\rdata[3]_i_7_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[34]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[3]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00B80000)) 
    \rdata[3]_i_5 
       (.I0(W3[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(W2[34]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_6 
       (.I0(\int_rowsW3_reg_n_4_[3] ),
        .I1(colsW2[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[3] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[3]),
        .O(\rdata[3]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[3]_i_7 
       (.I0(\int_rowsW1_reg_n_4_[3] ),
        .I1(X_size[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[34]),
        .O(\rdata[3]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_4 ),
        .I1(\rdata[4]_i_3_n_4 ),
        .I2(\rdata[4]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[4]_i_2 
       (.I0(W1[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[35]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[3]),
        .O(\rdata[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[4]_i_3 
       (.I0(colsW3[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[4]_i_5_n_4 ),
        .O(\rdata[4]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[4]_i_4 
       (.I0(\rdata[4]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[35]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[3]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[4]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[4] ),
        .I1(colsW2[4]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[4] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[4]),
        .O(\rdata[4]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[4] ),
        .I1(X_size[4]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[35]),
        .O(\rdata[4]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_4 ),
        .I1(\rdata[5]_i_3_n_4 ),
        .I2(\rdata[5]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[5]_i_2 
       (.I0(W1[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[36]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[4]),
        .O(\rdata[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[5]_i_3 
       (.I0(colsW3[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[5]_i_5_n_4 ),
        .O(\rdata[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[5]_i_4 
       (.I0(\rdata[5]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[36]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[4]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[5]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[5] ),
        .I1(colsW2[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[5] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[5]),
        .O(\rdata[5]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[5]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[5] ),
        .I1(X_size[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[36]),
        .O(\rdata[5]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_4 ),
        .I1(\rdata[6]_i_3_n_4 ),
        .I2(\rdata[6]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[6]_i_2 
       (.I0(W1[5]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[37]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[5]),
        .O(\rdata[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[6]_i_3 
       (.I0(colsW3[6]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[6]_i_5_n_4 ),
        .O(\rdata[6]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[6]_i_4 
       (.I0(\rdata[6]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[37]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[6]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[6] ),
        .I1(colsW2[6]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[6] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[6]),
        .O(\rdata[6]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[6]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[6] ),
        .I1(X_size[6]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[37]),
        .O(\rdata[6]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h00A3F0A3)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_4 ),
        .I1(\rdata[7]_i_3_n_4 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\rdata[7]_i_4_n_4 ),
        .O(\rdata[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_5_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[38]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[6]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(W1[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(p_13_in[7]),
        .I5(\rdata[7]_i_6_n_4 ),
        .O(\rdata[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[7]_i_4 
       (.I0(colsW3[7]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[7]_i_7_n_4 ),
        .O(\rdata[7]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[7]_i_5 
       (.I0(\int_rowsW1_reg_n_4_[7] ),
        .I1(X_size[7]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[38]),
        .O(\rdata[7]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \rdata[7]_i_6 
       (.I0(W3[6]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(W2[38]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_7 
       (.I0(\int_rowsW3_reg_n_4_[7] ),
        .I1(colsW2[7]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[7] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[7]),
        .O(\rdata[7]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_4 ),
        .I1(\rdata[8]_i_3_n_4 ),
        .I2(\rdata[8]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[8]_i_2 
       (.I0(W1[7]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(W2[39]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(W3[7]),
        .O(\rdata[8]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[8]_i_3 
       (.I0(colsW3[8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[8]_i_5_n_4 ),
        .O(\rdata[8]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[8]_i_4 
       (.I0(\rdata[8]_i_6_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[39]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[7]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[8]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_5 
       (.I0(\int_rowsW3_reg_n_4_[8] ),
        .I1(colsW2[8]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[8] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[8]),
        .O(\rdata[8]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[8]_i_6 
       (.I0(\int_rowsW1_reg_n_4_[8] ),
        .I1(X_size[8]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[39]),
        .O(\rdata[8]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h33F00055)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_4 ),
        .I1(\rdata[9]_i_3_n_4 ),
        .I2(\rdata[9]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(W1[8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(interrupt),
        .I5(\rdata[9]_i_5_n_4 ),
        .O(\rdata[9]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFD00FDFF)) 
    \rdata[9]_i_3 
       (.I0(colsW3[9]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[9]_i_6_n_4 ),
        .O(\rdata[9]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[9]_i_4 
       (.I0(\rdata[9]_i_7_n_4 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(W1[40]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W2[8]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \rdata[9]_i_5 
       (.I0(W3[8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(W2[40]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[9]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_6 
       (.I0(\int_rowsW3_reg_n_4_[9] ),
        .I1(colsW2[9]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_rowsW2_reg_n_4_[9] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(colsW1[9]),
        .O(\rdata[9]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[9]_i_7 
       (.I0(\int_rowsW1_reg_n_4_[9] ),
        .I1(X_size[9]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(W3[40]),
        .O(\rdata[9]_i_7_n_4 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_4 ));
  MUXF7 \rdata_reg[1]_i_4 
       (.I0(\rdata[1]_i_7_n_4 ),
        .I1(\rdata[1]_i_8_n_4 ),
        .O(\rdata_reg[1]_i_4_n_4 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_4 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_4_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_feedforward_Pipeline_VITIS_LOOP_103_1" *) 
module bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_103_1
   (ap_enable_reg_pp0_iter1,
    D,
    dout_tmp,
    \ap_CS_fsm_reg[1] ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
    \i_fu_1068_reg[8]_i_4 ,
    \ap_CS_fsm_reg[3] ,
    E,
    \a_assign_reg_14935_reg[0] ,
    DI,
    S,
    \X0_input_255_fu_2092_reg[0]_i_5_0 ,
    \X0_input_255_fu_2092_reg[0]_i_2_0 ,
    \X0_input_fu_1072_reg[0]_0 ,
    \X0_input_fu_1072_reg[0]_1 );
  output ap_enable_reg_pp0_iter1;
  output [1:0]D;
  output [0:0]dout_tmp;
  output \ap_CS_fsm_reg[1] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [0:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg;
  input [31:0]\i_fu_1068_reg[8]_i_4 ;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input [0:0]E;
  input [7:0]\a_assign_reg_14935_reg[0] ;
  input [0:0]DI;
  input [3:0]S;
  input [3:0]\X0_input_255_fu_2092_reg[0]_i_5_0 ;
  input [3:0]\X0_input_255_fu_2092_reg[0]_i_2_0 ;
  input [0:0]\X0_input_fu_1072_reg[0]_0 ;
  input [3:0]\X0_input_fu_1072_reg[0]_1 ;

  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire \X0_input_100_fu_1472[0]_i_1_n_4 ;
  wire \X0_input_101_fu_1476[0]_i_1_n_4 ;
  wire \X0_input_102_fu_1480[0]_i_1_n_4 ;
  wire \X0_input_103_fu_1484[0]_i_1_n_4 ;
  wire \X0_input_104_fu_1488[0]_i_1_n_4 ;
  wire \X0_input_105_fu_1492[0]_i_1_n_4 ;
  wire \X0_input_106_fu_1496[0]_i_1_n_4 ;
  wire \X0_input_107_fu_1500[0]_i_1_n_4 ;
  wire \X0_input_108_fu_1504[0]_i_1_n_4 ;
  wire \X0_input_109_fu_1508[0]_i_1_n_4 ;
  wire \X0_input_10_fu_1112[0]_i_1_n_4 ;
  wire \X0_input_110_fu_1512[0]_i_1_n_4 ;
  wire \X0_input_111_fu_1516[0]_i_1_n_4 ;
  wire \X0_input_112_fu_1520[0]_i_1_n_4 ;
  wire \X0_input_113_fu_1524[0]_i_1_n_4 ;
  wire \X0_input_114_fu_1528[0]_i_1_n_4 ;
  wire \X0_input_115_fu_1532[0]_i_1_n_4 ;
  wire \X0_input_116_fu_1536[0]_i_1_n_4 ;
  wire \X0_input_117_fu_1540[0]_i_1_n_4 ;
  wire \X0_input_118_fu_1544[0]_i_1_n_4 ;
  wire \X0_input_119_fu_1548[0]_i_1_n_4 ;
  wire \X0_input_11_fu_1116[0]_i_1_n_4 ;
  wire \X0_input_120_fu_1552[0]_i_1_n_4 ;
  wire \X0_input_120_fu_1552[0]_i_2_n_4 ;
  wire \X0_input_121_fu_1556[0]_i_1_n_4 ;
  wire \X0_input_121_fu_1556[0]_i_2_n_4 ;
  wire \X0_input_122_fu_1560[0]_i_1_n_4 ;
  wire \X0_input_122_fu_1560[0]_i_2_n_4 ;
  wire \X0_input_123_fu_1564[0]_i_1_n_4 ;
  wire \X0_input_123_fu_1564[0]_i_2_n_4 ;
  wire \X0_input_124_fu_1568[0]_i_1_n_4 ;
  wire \X0_input_124_fu_1568[0]_i_2_n_4 ;
  wire \X0_input_125_fu_1572[0]_i_1_n_4 ;
  wire \X0_input_125_fu_1572[0]_i_2_n_4 ;
  wire \X0_input_126_fu_1576[0]_i_1_n_4 ;
  wire \X0_input_126_fu_1576[0]_i_2_n_4 ;
  wire \X0_input_127_fu_1580[0]_i_1_n_4 ;
  wire \X0_input_127_fu_1580[0]_i_2_n_4 ;
  wire \X0_input_128_fu_1584[0]_i_1_n_4 ;
  wire \X0_input_129_fu_1588[0]_i_1_n_4 ;
  wire \X0_input_12_fu_1120[0]_i_1_n_4 ;
  wire \X0_input_130_fu_1592[0]_i_1_n_4 ;
  wire \X0_input_131_fu_1596[0]_i_1_n_4 ;
  wire \X0_input_132_fu_1600[0]_i_1_n_4 ;
  wire \X0_input_133_fu_1604[0]_i_1_n_4 ;
  wire \X0_input_134_fu_1608[0]_i_1_n_4 ;
  wire \X0_input_135_fu_1612[0]_i_1_n_4 ;
  wire \X0_input_135_fu_1612[0]_i_2_n_4 ;
  wire \X0_input_136_fu_1616[0]_i_1_n_4 ;
  wire \X0_input_137_fu_1620[0]_i_1_n_4 ;
  wire \X0_input_138_fu_1624[0]_i_1_n_4 ;
  wire \X0_input_139_fu_1628[0]_i_1_n_4 ;
  wire \X0_input_13_fu_1124[0]_i_1_n_4 ;
  wire \X0_input_140_fu_1632[0]_i_1_n_4 ;
  wire \X0_input_141_fu_1636[0]_i_1_n_4 ;
  wire \X0_input_142_fu_1640[0]_i_1_n_4 ;
  wire \X0_input_143_fu_1644[0]_i_1_n_4 ;
  wire \X0_input_143_fu_1644[0]_i_2_n_4 ;
  wire \X0_input_144_fu_1648[0]_i_1_n_4 ;
  wire \X0_input_145_fu_1652[0]_i_1_n_4 ;
  wire \X0_input_146_fu_1656[0]_i_1_n_4 ;
  wire \X0_input_147_fu_1660[0]_i_1_n_4 ;
  wire \X0_input_148_fu_1664[0]_i_1_n_4 ;
  wire \X0_input_149_fu_1668[0]_i_1_n_4 ;
  wire \X0_input_14_fu_1128[0]_i_1_n_4 ;
  wire \X0_input_150_fu_1672[0]_i_1_n_4 ;
  wire \X0_input_151_fu_1676[0]_i_1_n_4 ;
  wire \X0_input_151_fu_1676[0]_i_2_n_4 ;
  wire \X0_input_152_fu_1680[0]_i_1_n_4 ;
  wire \X0_input_153_fu_1684[0]_i_1_n_4 ;
  wire \X0_input_154_fu_1688[0]_i_1_n_4 ;
  wire \X0_input_155_fu_1692[0]_i_1_n_4 ;
  wire \X0_input_156_fu_1696[0]_i_1_n_4 ;
  wire \X0_input_157_fu_1700[0]_i_1_n_4 ;
  wire \X0_input_158_fu_1704[0]_i_1_n_4 ;
  wire \X0_input_159_fu_1708[0]_i_1_n_4 ;
  wire \X0_input_159_fu_1708[0]_i_2_n_4 ;
  wire \X0_input_15_fu_1132[0]_i_1_n_4 ;
  wire \X0_input_160_fu_1712[0]_i_1_n_4 ;
  wire \X0_input_161_fu_1716[0]_i_1_n_4 ;
  wire \X0_input_162_fu_1720[0]_i_1_n_4 ;
  wire \X0_input_163_fu_1724[0]_i_1_n_4 ;
  wire \X0_input_164_fu_1728[0]_i_1_n_4 ;
  wire \X0_input_165_fu_1732[0]_i_1_n_4 ;
  wire \X0_input_166_fu_1736[0]_i_1_n_4 ;
  wire \X0_input_167_fu_1740[0]_i_1_n_4 ;
  wire \X0_input_167_fu_1740[0]_i_2_n_4 ;
  wire \X0_input_168_fu_1744[0]_i_1_n_4 ;
  wire \X0_input_169_fu_1748[0]_i_1_n_4 ;
  wire \X0_input_16_fu_1136[0]_i_1_n_4 ;
  wire \X0_input_170_fu_1752[0]_i_1_n_4 ;
  wire \X0_input_171_fu_1756[0]_i_1_n_4 ;
  wire \X0_input_172_fu_1760[0]_i_1_n_4 ;
  wire \X0_input_173_fu_1764[0]_i_1_n_4 ;
  wire \X0_input_174_fu_1768[0]_i_1_n_4 ;
  wire \X0_input_175_fu_1772[0]_i_1_n_4 ;
  wire \X0_input_175_fu_1772[0]_i_2_n_4 ;
  wire \X0_input_176_fu_1776[0]_i_1_n_4 ;
  wire \X0_input_177_fu_1780[0]_i_1_n_4 ;
  wire \X0_input_178_fu_1784[0]_i_1_n_4 ;
  wire \X0_input_179_fu_1788[0]_i_1_n_4 ;
  wire \X0_input_17_fu_1140[0]_i_1_n_4 ;
  wire \X0_input_180_fu_1792[0]_i_1_n_4 ;
  wire \X0_input_181_fu_1796[0]_i_1_n_4 ;
  wire \X0_input_182_fu_1800[0]_i_1_n_4 ;
  wire \X0_input_183_fu_1804[0]_i_1_n_4 ;
  wire \X0_input_183_fu_1804[0]_i_2_n_4 ;
  wire \X0_input_184_fu_1808[0]_i_1_n_4 ;
  wire \X0_input_185_fu_1812[0]_i_1_n_4 ;
  wire \X0_input_186_fu_1816[0]_i_1_n_4 ;
  wire \X0_input_187_fu_1820[0]_i_1_n_4 ;
  wire \X0_input_188_fu_1824[0]_i_1_n_4 ;
  wire \X0_input_189_fu_1828[0]_i_1_n_4 ;
  wire \X0_input_18_fu_1144[0]_i_1_n_4 ;
  wire \X0_input_190_fu_1832[0]_i_1_n_4 ;
  wire \X0_input_191_fu_1836[0]_i_1_n_4 ;
  wire \X0_input_191_fu_1836[0]_i_2_n_4 ;
  wire \X0_input_192_fu_1840[0]_i_1_n_4 ;
  wire \X0_input_193_fu_1844[0]_i_1_n_4 ;
  wire \X0_input_194_fu_1848[0]_i_1_n_4 ;
  wire \X0_input_195_fu_1852[0]_i_1_n_4 ;
  wire \X0_input_196_fu_1856[0]_i_1_n_4 ;
  wire \X0_input_197_fu_1860[0]_i_1_n_4 ;
  wire \X0_input_198_fu_1864[0]_i_1_n_4 ;
  wire \X0_input_199_fu_1868[0]_i_1_n_4 ;
  wire \X0_input_199_fu_1868[0]_i_2_n_4 ;
  wire \X0_input_19_fu_1148[0]_i_1_n_4 ;
  wire \X0_input_1_fu_1076[0]_i_1_n_4 ;
  wire \X0_input_200_fu_1872[0]_i_1_n_4 ;
  wire \X0_input_201_fu_1876[0]_i_1_n_4 ;
  wire \X0_input_202_fu_1880[0]_i_1_n_4 ;
  wire \X0_input_203_fu_1884[0]_i_1_n_4 ;
  wire \X0_input_204_fu_1888[0]_i_1_n_4 ;
  wire \X0_input_205_fu_1892[0]_i_1_n_4 ;
  wire \X0_input_206_fu_1896[0]_i_1_n_4 ;
  wire \X0_input_207_fu_1900[0]_i_1_n_4 ;
  wire \X0_input_207_fu_1900[0]_i_2_n_4 ;
  wire \X0_input_208_fu_1904[0]_i_1_n_4 ;
  wire \X0_input_209_fu_1908[0]_i_1_n_4 ;
  wire \X0_input_20_fu_1152[0]_i_1_n_4 ;
  wire \X0_input_210_fu_1912[0]_i_1_n_4 ;
  wire \X0_input_211_fu_1916[0]_i_1_n_4 ;
  wire \X0_input_212_fu_1920[0]_i_1_n_4 ;
  wire \X0_input_213_fu_1924[0]_i_1_n_4 ;
  wire \X0_input_214_fu_1928[0]_i_1_n_4 ;
  wire \X0_input_215_fu_1932[0]_i_1_n_4 ;
  wire \X0_input_215_fu_1932[0]_i_2_n_4 ;
  wire \X0_input_216_fu_1936[0]_i_1_n_4 ;
  wire \X0_input_217_fu_1940[0]_i_1_n_4 ;
  wire \X0_input_218_fu_1944[0]_i_1_n_4 ;
  wire \X0_input_219_fu_1948[0]_i_1_n_4 ;
  wire \X0_input_21_fu_1156[0]_i_1_n_4 ;
  wire \X0_input_220_fu_1952[0]_i_1_n_4 ;
  wire \X0_input_221_fu_1956[0]_i_1_n_4 ;
  wire \X0_input_222_fu_1960[0]_i_1_n_4 ;
  wire \X0_input_223_fu_1964[0]_i_1_n_4 ;
  wire \X0_input_223_fu_1964[0]_i_2_n_4 ;
  wire \X0_input_224_fu_1968[0]_i_1_n_4 ;
  wire \X0_input_225_fu_1972[0]_i_1_n_4 ;
  wire \X0_input_226_fu_1976[0]_i_1_n_4 ;
  wire \X0_input_227_fu_1980[0]_i_1_n_4 ;
  wire \X0_input_228_fu_1984[0]_i_1_n_4 ;
  wire \X0_input_229_fu_1988[0]_i_1_n_4 ;
  wire \X0_input_22_fu_1160[0]_i_1_n_4 ;
  wire \X0_input_230_fu_1992[0]_i_1_n_4 ;
  wire \X0_input_231_fu_1996[0]_i_1_n_4 ;
  wire \X0_input_231_fu_1996[0]_i_2_n_4 ;
  wire \X0_input_232_fu_2000[0]_i_1_n_4 ;
  wire \X0_input_233_fu_2004[0]_i_1_n_4 ;
  wire \X0_input_234_fu_2008[0]_i_1_n_4 ;
  wire \X0_input_235_fu_2012[0]_i_1_n_4 ;
  wire \X0_input_236_fu_2016[0]_i_1_n_4 ;
  wire \X0_input_237_fu_2020[0]_i_1_n_4 ;
  wire \X0_input_238_fu_2024[0]_i_1_n_4 ;
  wire \X0_input_239_fu_2028[0]_i_1_n_4 ;
  wire \X0_input_239_fu_2028[0]_i_2_n_4 ;
  wire \X0_input_23_fu_1164[0]_i_1_n_4 ;
  wire \X0_input_240_fu_2032[0]_i_1_n_4 ;
  wire \X0_input_241_fu_2036[0]_i_1_n_4 ;
  wire \X0_input_242_fu_2040[0]_i_1_n_4 ;
  wire \X0_input_243_fu_2044[0]_i_1_n_4 ;
  wire \X0_input_244_fu_2048[0]_i_1_n_4 ;
  wire \X0_input_245_fu_2052[0]_i_1_n_4 ;
  wire \X0_input_246_fu_2056[0]_i_1_n_4 ;
  wire \X0_input_247_fu_2060[0]_i_1_n_4 ;
  wire \X0_input_247_fu_2060[0]_i_2_n_4 ;
  wire \X0_input_248_fu_2064[0]_i_1_n_4 ;
  wire \X0_input_248_fu_2064[0]_i_2_n_4 ;
  wire \X0_input_249_fu_2068[0]_i_1_n_4 ;
  wire \X0_input_249_fu_2068[0]_i_2_n_4 ;
  wire \X0_input_24_fu_1168[0]_i_1_n_4 ;
  wire \X0_input_250_fu_2072[0]_i_1_n_4 ;
  wire \X0_input_250_fu_2072[0]_i_2_n_4 ;
  wire \X0_input_251_fu_2076[0]_i_1_n_4 ;
  wire \X0_input_251_fu_2076[0]_i_2_n_4 ;
  wire \X0_input_252_fu_2080[0]_i_1_n_4 ;
  wire \X0_input_252_fu_2080[0]_i_2_n_4 ;
  wire \X0_input_253_fu_2084[0]_i_1_n_4 ;
  wire \X0_input_253_fu_2084[0]_i_2_n_4 ;
  wire \X0_input_254_fu_2088[0]_i_1_n_4 ;
  wire \X0_input_254_fu_2088[0]_i_2_n_4 ;
  wire \X0_input_255_fu_2092[0]_i_1_n_4 ;
  wire \X0_input_255_fu_2092[0]_i_3_n_4 ;
  wire \X0_input_255_fu_2092[0]_i_4_n_4 ;
  wire \X0_input_255_fu_2092_reg[0]_i_10_n_4 ;
  wire \X0_input_255_fu_2092_reg[0]_i_10_n_5 ;
  wire \X0_input_255_fu_2092_reg[0]_i_10_n_6 ;
  wire \X0_input_255_fu_2092_reg[0]_i_10_n_7 ;
  wire \X0_input_255_fu_2092_reg[0]_i_15_n_4 ;
  wire \X0_input_255_fu_2092_reg[0]_i_15_n_5 ;
  wire \X0_input_255_fu_2092_reg[0]_i_15_n_6 ;
  wire \X0_input_255_fu_2092_reg[0]_i_15_n_7 ;
  wire [3:0]\X0_input_255_fu_2092_reg[0]_i_2_0 ;
  wire \X0_input_255_fu_2092_reg[0]_i_2_n_5 ;
  wire \X0_input_255_fu_2092_reg[0]_i_2_n_6 ;
  wire \X0_input_255_fu_2092_reg[0]_i_2_n_7 ;
  wire [3:0]\X0_input_255_fu_2092_reg[0]_i_5_0 ;
  wire \X0_input_255_fu_2092_reg[0]_i_5_n_4 ;
  wire \X0_input_255_fu_2092_reg[0]_i_5_n_5 ;
  wire \X0_input_255_fu_2092_reg[0]_i_5_n_6 ;
  wire \X0_input_255_fu_2092_reg[0]_i_5_n_7 ;
  wire X0_input_256_fu_3943_p2;
  wire \X0_input_25_fu_1172[0]_i_1_n_4 ;
  wire \X0_input_26_fu_1176[0]_i_1_n_4 ;
  wire \X0_input_27_fu_1180[0]_i_1_n_4 ;
  wire \X0_input_28_fu_1184[0]_i_1_n_4 ;
  wire \X0_input_29_fu_1188[0]_i_1_n_4 ;
  wire \X0_input_2_fu_1080[0]_i_1_n_4 ;
  wire \X0_input_30_fu_1192[0]_i_1_n_4 ;
  wire \X0_input_31_fu_1196[0]_i_1_n_4 ;
  wire \X0_input_32_fu_1200[0]_i_1_n_4 ;
  wire \X0_input_33_fu_1204[0]_i_1_n_4 ;
  wire \X0_input_34_fu_1208[0]_i_1_n_4 ;
  wire \X0_input_35_fu_1212[0]_i_1_n_4 ;
  wire \X0_input_36_fu_1216[0]_i_1_n_4 ;
  wire \X0_input_37_fu_1220[0]_i_1_n_4 ;
  wire \X0_input_38_fu_1224[0]_i_1_n_4 ;
  wire \X0_input_39_fu_1228[0]_i_1_n_4 ;
  wire \X0_input_3_fu_1084[0]_i_1_n_4 ;
  wire \X0_input_40_fu_1232[0]_i_1_n_4 ;
  wire \X0_input_41_fu_1236[0]_i_1_n_4 ;
  wire \X0_input_42_fu_1240[0]_i_1_n_4 ;
  wire \X0_input_43_fu_1244[0]_i_1_n_4 ;
  wire \X0_input_44_fu_1248[0]_i_1_n_4 ;
  wire \X0_input_45_fu_1252[0]_i_1_n_4 ;
  wire \X0_input_46_fu_1256[0]_i_1_n_4 ;
  wire \X0_input_47_fu_1260[0]_i_1_n_4 ;
  wire \X0_input_48_fu_1264[0]_i_1_n_4 ;
  wire \X0_input_49_fu_1268[0]_i_1_n_4 ;
  wire \X0_input_4_fu_1088[0]_i_1_n_4 ;
  wire \X0_input_50_fu_1272[0]_i_1_n_4 ;
  wire \X0_input_51_fu_1276[0]_i_1_n_4 ;
  wire \X0_input_52_fu_1280[0]_i_1_n_4 ;
  wire \X0_input_53_fu_1284[0]_i_1_n_4 ;
  wire \X0_input_54_fu_1288[0]_i_1_n_4 ;
  wire \X0_input_55_fu_1292[0]_i_1_n_4 ;
  wire \X0_input_56_fu_1296[0]_i_1_n_4 ;
  wire \X0_input_57_fu_1300[0]_i_1_n_4 ;
  wire \X0_input_58_fu_1304[0]_i_1_n_4 ;
  wire \X0_input_59_fu_1308[0]_i_1_n_4 ;
  wire \X0_input_5_fu_1092[0]_i_1_n_4 ;
  wire \X0_input_60_fu_1312[0]_i_1_n_4 ;
  wire \X0_input_61_fu_1316[0]_i_1_n_4 ;
  wire \X0_input_62_fu_1320[0]_i_1_n_4 ;
  wire \X0_input_63_fu_1324[0]_i_1_n_4 ;
  wire \X0_input_64_fu_1328[0]_i_1_n_4 ;
  wire \X0_input_65_fu_1332[0]_i_1_n_4 ;
  wire \X0_input_66_fu_1336[0]_i_1_n_4 ;
  wire \X0_input_67_fu_1340[0]_i_1_n_4 ;
  wire \X0_input_68_fu_1344[0]_i_1_n_4 ;
  wire \X0_input_69_fu_1348[0]_i_1_n_4 ;
  wire \X0_input_6_fu_1096[0]_i_1_n_4 ;
  wire \X0_input_70_fu_1352[0]_i_1_n_4 ;
  wire \X0_input_71_fu_1356[0]_i_1_n_4 ;
  wire \X0_input_72_fu_1360[0]_i_1_n_4 ;
  wire \X0_input_73_fu_1364[0]_i_1_n_4 ;
  wire \X0_input_74_fu_1368[0]_i_1_n_4 ;
  wire \X0_input_75_fu_1372[0]_i_1_n_4 ;
  wire \X0_input_76_fu_1376[0]_i_1_n_4 ;
  wire \X0_input_77_fu_1380[0]_i_1_n_4 ;
  wire \X0_input_78_fu_1384[0]_i_1_n_4 ;
  wire \X0_input_79_fu_1388[0]_i_1_n_4 ;
  wire \X0_input_7_fu_1100[0]_i_1_n_4 ;
  wire \X0_input_80_fu_1392[0]_i_1_n_4 ;
  wire \X0_input_81_fu_1396[0]_i_1_n_4 ;
  wire \X0_input_82_fu_1400[0]_i_1_n_4 ;
  wire \X0_input_83_fu_1404[0]_i_1_n_4 ;
  wire \X0_input_84_fu_1408[0]_i_1_n_4 ;
  wire \X0_input_85_fu_1412[0]_i_1_n_4 ;
  wire \X0_input_86_fu_1416[0]_i_1_n_4 ;
  wire \X0_input_87_fu_1420[0]_i_1_n_4 ;
  wire \X0_input_88_fu_1424[0]_i_1_n_4 ;
  wire \X0_input_89_fu_1428[0]_i_1_n_4 ;
  wire \X0_input_8_fu_1104[0]_i_1_n_4 ;
  wire \X0_input_90_fu_1432[0]_i_1_n_4 ;
  wire \X0_input_91_fu_1436[0]_i_1_n_4 ;
  wire \X0_input_92_fu_1440[0]_i_1_n_4 ;
  wire \X0_input_93_fu_1444[0]_i_1_n_4 ;
  wire \X0_input_94_fu_1448[0]_i_1_n_4 ;
  wire \X0_input_95_fu_1452[0]_i_1_n_4 ;
  wire \X0_input_96_fu_1456[0]_i_1_n_4 ;
  wire \X0_input_97_fu_1460[0]_i_1_n_4 ;
  wire \X0_input_98_fu_1464[0]_i_1_n_4 ;
  wire \X0_input_99_fu_1468[0]_i_1_n_4 ;
  wire \X0_input_9_fu_1108[0]_i_1_n_4 ;
  wire \X0_input_fu_1072[0]_i_1_n_4 ;
  wire [0:0]\X0_input_fu_1072_reg[0]_0 ;
  wire [3:0]\X0_input_fu_1072_reg[0]_1 ;
  wire \a_assign_reg_14935[0]_i_100_n_4 ;
  wire \a_assign_reg_14935[0]_i_101_n_4 ;
  wire \a_assign_reg_14935[0]_i_102_n_4 ;
  wire \a_assign_reg_14935[0]_i_103_n_4 ;
  wire \a_assign_reg_14935[0]_i_104_n_4 ;
  wire \a_assign_reg_14935[0]_i_105_n_4 ;
  wire \a_assign_reg_14935[0]_i_106_n_4 ;
  wire \a_assign_reg_14935[0]_i_107_n_4 ;
  wire \a_assign_reg_14935[0]_i_108_n_4 ;
  wire \a_assign_reg_14935[0]_i_109_n_4 ;
  wire \a_assign_reg_14935[0]_i_110_n_4 ;
  wire \a_assign_reg_14935[0]_i_111_n_4 ;
  wire \a_assign_reg_14935[0]_i_112_n_4 ;
  wire \a_assign_reg_14935[0]_i_113_n_4 ;
  wire \a_assign_reg_14935[0]_i_114_n_4 ;
  wire \a_assign_reg_14935[0]_i_115_n_4 ;
  wire \a_assign_reg_14935[0]_i_116_n_4 ;
  wire \a_assign_reg_14935[0]_i_117_n_4 ;
  wire \a_assign_reg_14935[0]_i_118_n_4 ;
  wire \a_assign_reg_14935[0]_i_119_n_4 ;
  wire \a_assign_reg_14935[0]_i_4_n_4 ;
  wire \a_assign_reg_14935[0]_i_56_n_4 ;
  wire \a_assign_reg_14935[0]_i_57_n_4 ;
  wire \a_assign_reg_14935[0]_i_58_n_4 ;
  wire \a_assign_reg_14935[0]_i_59_n_4 ;
  wire \a_assign_reg_14935[0]_i_5_n_4 ;
  wire \a_assign_reg_14935[0]_i_60_n_4 ;
  wire \a_assign_reg_14935[0]_i_61_n_4 ;
  wire \a_assign_reg_14935[0]_i_62_n_4 ;
  wire \a_assign_reg_14935[0]_i_63_n_4 ;
  wire \a_assign_reg_14935[0]_i_64_n_4 ;
  wire \a_assign_reg_14935[0]_i_65_n_4 ;
  wire \a_assign_reg_14935[0]_i_66_n_4 ;
  wire \a_assign_reg_14935[0]_i_67_n_4 ;
  wire \a_assign_reg_14935[0]_i_68_n_4 ;
  wire \a_assign_reg_14935[0]_i_69_n_4 ;
  wire \a_assign_reg_14935[0]_i_6_n_4 ;
  wire \a_assign_reg_14935[0]_i_70_n_4 ;
  wire \a_assign_reg_14935[0]_i_71_n_4 ;
  wire \a_assign_reg_14935[0]_i_72_n_4 ;
  wire \a_assign_reg_14935[0]_i_73_n_4 ;
  wire \a_assign_reg_14935[0]_i_74_n_4 ;
  wire \a_assign_reg_14935[0]_i_75_n_4 ;
  wire \a_assign_reg_14935[0]_i_76_n_4 ;
  wire \a_assign_reg_14935[0]_i_77_n_4 ;
  wire \a_assign_reg_14935[0]_i_78_n_4 ;
  wire \a_assign_reg_14935[0]_i_79_n_4 ;
  wire \a_assign_reg_14935[0]_i_7_n_4 ;
  wire \a_assign_reg_14935[0]_i_80_n_4 ;
  wire \a_assign_reg_14935[0]_i_81_n_4 ;
  wire \a_assign_reg_14935[0]_i_82_n_4 ;
  wire \a_assign_reg_14935[0]_i_83_n_4 ;
  wire \a_assign_reg_14935[0]_i_84_n_4 ;
  wire \a_assign_reg_14935[0]_i_85_n_4 ;
  wire \a_assign_reg_14935[0]_i_86_n_4 ;
  wire \a_assign_reg_14935[0]_i_87_n_4 ;
  wire \a_assign_reg_14935[0]_i_88_n_4 ;
  wire \a_assign_reg_14935[0]_i_89_n_4 ;
  wire \a_assign_reg_14935[0]_i_90_n_4 ;
  wire \a_assign_reg_14935[0]_i_91_n_4 ;
  wire \a_assign_reg_14935[0]_i_92_n_4 ;
  wire \a_assign_reg_14935[0]_i_93_n_4 ;
  wire \a_assign_reg_14935[0]_i_94_n_4 ;
  wire \a_assign_reg_14935[0]_i_95_n_4 ;
  wire \a_assign_reg_14935[0]_i_96_n_4 ;
  wire \a_assign_reg_14935[0]_i_97_n_4 ;
  wire \a_assign_reg_14935[0]_i_98_n_4 ;
  wire \a_assign_reg_14935[0]_i_99_n_4 ;
  wire [7:0]\a_assign_reg_14935_reg[0] ;
  wire \a_assign_reg_14935_reg[0]_i_10_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_11_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_12_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_13_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_14_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_15_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_16_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_17_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_18_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_19_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_20_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_21_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_22_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_23_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_24_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_25_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_26_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_27_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_28_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_29_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_2_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_30_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_31_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_32_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_33_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_34_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_35_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_36_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_37_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_38_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_39_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_3_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_40_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_41_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_42_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_43_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_44_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_45_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_46_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_47_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_48_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_49_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_50_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_51_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_52_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_53_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_54_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_55_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_8_n_4 ;
  wire \a_assign_reg_14935_reg[0]_i_9_n_4 ;
  wire [8:0]add_ln103_fu_3924_p2;
  wire \ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]dout_tmp;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_100_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_101_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_102_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_103_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_104_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_105_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_106_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_107_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_108_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_109_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_10_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_110_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_111_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_112_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_113_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_114_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_115_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_116_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_117_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_118_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_119_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_11_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_120_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_121_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_122_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_123_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_124_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_125_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_126_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_127_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_128_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_129_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_12_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_130_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_131_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_132_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_133_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_134_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_135_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_136_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_137_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_138_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_139_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_13_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_140_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_141_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_142_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_143_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_144_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_145_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_146_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_147_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_148_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_149_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_150_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_151_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_152_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_153_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_154_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_155_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_156_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_157_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_158_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_159_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_15_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_160_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_161_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_162_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_163_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_164_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_165_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_166_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_167_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_168_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_169_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_16_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_170_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_171_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_172_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_173_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_174_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_175_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_176_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_177_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_178_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_179_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_180_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_181_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_182_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_183_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_184_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_185_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_186_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_187_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_188_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_189_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_18_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_190_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_191_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_192_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_193_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_194_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_195_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_196_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_197_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_198_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_199_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_19_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_200_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_201_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_202_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_203_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_204_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_205_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_206_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_207_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_208_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_209_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_20_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_210_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_211_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_212_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_213_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_214_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_215_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_216_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_217_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_218_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_219_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_220_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_221_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_222_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_223_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_224_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_225_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_226_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_227_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_228_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_229_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_22_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_230_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_231_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_232_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_233_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_234_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_235_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_236_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_237_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_238_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_239_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_240_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_241_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_242_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_243_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_244_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_245_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_246_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_247_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_248_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_249_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_250_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_251_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_252_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_253_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_254_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_255_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_25_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_26_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_27_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_28_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_29_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_30_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_31_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_32_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_33_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_34_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_35_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_36_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_37_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_38_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_39_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_3_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_40_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_42_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_43_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_44_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_45_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_46_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_47_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_48_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_49_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_4_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_50_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_51_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_54_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_55_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_56_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_57_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_58_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_59_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_5_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_60_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_61_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_62_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_63_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_64_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_65_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_66_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_67_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_68_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_69_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_6_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_70_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_71_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_72_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_73_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_74_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_75_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_76_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_77_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_78_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_79_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_7_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_80_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_81_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_82_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_83_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_84_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_85_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_86_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_87_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_88_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_89_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_8_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_90_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_91_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_92_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_93_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_94_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_95_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_96_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_97_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_98_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_99_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_9_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_out;
  wire grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg;
  wire i_fu_1068;
  wire \i_fu_1068[5]_i_2_n_4 ;
  wire \i_fu_1068[6]_i_2_n_4 ;
  wire \i_fu_1068[8]_i_5_n_4 ;
  wire [31:0]\i_fu_1068_reg[8]_i_4 ;
  wire \i_fu_1068_reg_n_4_[0] ;
  wire \i_fu_1068_reg_n_4_[1] ;
  wire \i_fu_1068_reg_n_4_[2] ;
  wire \i_fu_1068_reg_n_4_[3] ;
  wire \i_fu_1068_reg_n_4_[4] ;
  wire \i_fu_1068_reg_n_4_[5] ;
  wire \i_fu_1068_reg_n_4_[6] ;
  wire \i_fu_1068_reg_n_4_[7] ;
  wire \i_fu_1068_reg_n_4_[8] ;
  wire [7:0]p_0_in;
  wire [7:0]trunc_ln103_reg_7803;
  wire [3:0]\NLW_X0_input_255_fu_2092_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_X0_input_255_fu_2092_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_X0_input_255_fu_2092_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_X0_input_255_fu_2092_reg[0]_i_5_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_100_fu_1472[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_100_out),
        .O(\X0_input_100_fu_1472[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_100_fu_1472_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_100_fu_1472[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_100_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_101_fu_1476[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_101_out),
        .O(\X0_input_101_fu_1476[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_101_fu_1476_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_101_fu_1476[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_101_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_102_fu_1480[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_102_out),
        .O(\X0_input_102_fu_1480[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_102_fu_1480_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_102_fu_1480[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_102_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_103_fu_1484[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_103_out),
        .O(\X0_input_103_fu_1484[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_103_fu_1484_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_103_fu_1484[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_103_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_104_fu_1488[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_104_out),
        .O(\X0_input_104_fu_1488[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_104_fu_1488_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_104_fu_1488[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_104_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_105_fu_1492[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_105_out),
        .O(\X0_input_105_fu_1492[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_105_fu_1492_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_105_fu_1492[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_105_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_106_fu_1496[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_106_out),
        .O(\X0_input_106_fu_1496[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_106_fu_1496_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_106_fu_1496[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_106_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_107_fu_1500[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_107_out),
        .O(\X0_input_107_fu_1500[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_107_fu_1500_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_107_fu_1500[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_107_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_108_fu_1504[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_108_out),
        .O(\X0_input_108_fu_1504[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_108_fu_1504_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_108_fu_1504[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_108_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_109_fu_1508[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_109_out),
        .O(\X0_input_109_fu_1508[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_109_fu_1508_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_109_fu_1508[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_109_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_10_fu_1112[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_10_out),
        .O(\X0_input_10_fu_1112[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_10_fu_1112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_10_fu_1112[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_10_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_110_fu_1512[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_110_out),
        .O(\X0_input_110_fu_1512[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_110_fu_1512_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_110_fu_1512[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_110_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_111_fu_1516[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_111_out),
        .O(\X0_input_111_fu_1516[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_111_fu_1516_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_111_fu_1516[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_111_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_112_fu_1520[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_112_out),
        .O(\X0_input_112_fu_1520[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_112_fu_1520_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_112_fu_1520[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_112_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_113_fu_1524[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_113_out),
        .O(\X0_input_113_fu_1524[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_113_fu_1524_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_113_fu_1524[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_113_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_114_fu_1528[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_114_out),
        .O(\X0_input_114_fu_1528[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_114_fu_1528_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_114_fu_1528[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_114_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_115_fu_1532[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_115_out),
        .O(\X0_input_115_fu_1532[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_115_fu_1532_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_115_fu_1532[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_115_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_116_fu_1536[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_116_out),
        .O(\X0_input_116_fu_1536[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_116_fu_1536_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_116_fu_1536[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_116_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_117_fu_1540[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_117_out),
        .O(\X0_input_117_fu_1540[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_117_fu_1540_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_117_fu_1540[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_117_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_118_fu_1544[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_118_out),
        .O(\X0_input_118_fu_1544[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_118_fu_1544_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_118_fu_1544[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_118_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_119_fu_1548[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_119_out),
        .O(\X0_input_119_fu_1548[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_119_fu_1548_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_119_fu_1548[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_119_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_11_fu_1116[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_11_out),
        .O(\X0_input_11_fu_1116[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_11_fu_1116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_11_fu_1116[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_11_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_120_fu_1552[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_120_out),
        .O(\X0_input_120_fu_1552[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \X0_input_120_fu_1552[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_120_fu_1552[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_120_fu_1552_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_120_fu_1552[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_120_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_121_fu_1556[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_121_out),
        .O(\X0_input_121_fu_1556[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \X0_input_121_fu_1556[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_121_fu_1556[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_121_fu_1556_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_121_fu_1556[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_121_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_122_fu_1560[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_122_out),
        .O(\X0_input_122_fu_1560[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \X0_input_122_fu_1560[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_122_fu_1560[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_122_fu_1560_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_122_fu_1560[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_122_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_123_fu_1564[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_123_out),
        .O(\X0_input_123_fu_1564[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \X0_input_123_fu_1564[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_123_fu_1564[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_123_fu_1564_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_123_fu_1564[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_123_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_124_fu_1568[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_124_out),
        .O(\X0_input_124_fu_1568[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \X0_input_124_fu_1568[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[1]),
        .I5(trunc_ln103_reg_7803[2]),
        .O(\X0_input_124_fu_1568[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_124_fu_1568_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_124_fu_1568[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_124_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_125_fu_1572[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_125_out),
        .O(\X0_input_125_fu_1572[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \X0_input_125_fu_1572[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[1]),
        .I5(trunc_ln103_reg_7803[2]),
        .O(\X0_input_125_fu_1572[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_125_fu_1572_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_125_fu_1572[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_125_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_126_fu_1576[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_126_out),
        .O(\X0_input_126_fu_1576[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \X0_input_126_fu_1576[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_126_fu_1576[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_126_fu_1576_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_126_fu_1576[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_126_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_127_fu_1580[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_127_out),
        .O(\X0_input_127_fu_1580[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \X0_input_127_fu_1580[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_127_fu_1580[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_127_fu_1580_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_127_fu_1580[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_127_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_128_fu_1584[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_128_out),
        .O(\X0_input_128_fu_1584[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_128_fu_1584_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_128_fu_1584[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_128_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_129_fu_1588[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_129_out),
        .O(\X0_input_129_fu_1588[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_129_fu_1588_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_129_fu_1588[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_129_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_12_fu_1120[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_12_out),
        .O(\X0_input_12_fu_1120[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_12_fu_1120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_12_fu_1120[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_12_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_130_fu_1592[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_130_out),
        .O(\X0_input_130_fu_1592[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_130_fu_1592_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_130_fu_1592[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_130_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_131_fu_1596[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_131_out),
        .O(\X0_input_131_fu_1596[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_131_fu_1596_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_131_fu_1596[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_131_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_132_fu_1600[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_132_out),
        .O(\X0_input_132_fu_1600[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_132_fu_1600_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_132_fu_1600[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_132_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_133_fu_1604[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_133_out),
        .O(\X0_input_133_fu_1604[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_133_fu_1604_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_133_fu_1604[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_133_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_134_fu_1608[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_134_out),
        .O(\X0_input_134_fu_1608[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_134_fu_1608_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_134_fu_1608[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_134_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_135_fu_1612[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_135_out),
        .O(\X0_input_135_fu_1612[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \X0_input_135_fu_1612[0]_i_2 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_135_fu_1612[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_135_fu_1612_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_135_fu_1612[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_135_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_136_fu_1616[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_136_out),
        .O(\X0_input_136_fu_1616[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_136_fu_1616_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_136_fu_1616[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_136_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_137_fu_1620[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_137_out),
        .O(\X0_input_137_fu_1620[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_137_fu_1620_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_137_fu_1620[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_137_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_138_fu_1624[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_138_out),
        .O(\X0_input_138_fu_1624[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_138_fu_1624_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_138_fu_1624[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_138_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_139_fu_1628[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_139_out),
        .O(\X0_input_139_fu_1628[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_139_fu_1628_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_139_fu_1628[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_139_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_13_fu_1124[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_13_out),
        .O(\X0_input_13_fu_1124[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_13_fu_1124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_13_fu_1124[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_13_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_140_fu_1632[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_140_out),
        .O(\X0_input_140_fu_1632[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_140_fu_1632_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_140_fu_1632[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_140_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_141_fu_1636[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_141_out),
        .O(\X0_input_141_fu_1636[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_141_fu_1636_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_141_fu_1636[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_141_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_142_fu_1640[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_142_out),
        .O(\X0_input_142_fu_1640[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_142_fu_1640_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_142_fu_1640[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_142_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_143_fu_1644[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_143_out),
        .O(\X0_input_143_fu_1644[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \X0_input_143_fu_1644[0]_i_2 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_143_fu_1644[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_143_fu_1644_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_143_fu_1644[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_143_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_144_fu_1648[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_144_out),
        .O(\X0_input_144_fu_1648[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_144_fu_1648_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_144_fu_1648[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_144_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_145_fu_1652[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_145_out),
        .O(\X0_input_145_fu_1652[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_145_fu_1652_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_145_fu_1652[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_145_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_146_fu_1656[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_146_out),
        .O(\X0_input_146_fu_1656[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_146_fu_1656_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_146_fu_1656[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_146_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_147_fu_1660[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_147_out),
        .O(\X0_input_147_fu_1660[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_147_fu_1660_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_147_fu_1660[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_147_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_148_fu_1664[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_148_out),
        .O(\X0_input_148_fu_1664[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_148_fu_1664_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_148_fu_1664[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_148_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_149_fu_1668[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_149_out),
        .O(\X0_input_149_fu_1668[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_149_fu_1668_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_149_fu_1668[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_149_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_14_fu_1128[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_14_out),
        .O(\X0_input_14_fu_1128[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_14_fu_1128_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_14_fu_1128[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_14_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_150_fu_1672[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_150_out),
        .O(\X0_input_150_fu_1672[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_150_fu_1672_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_150_fu_1672[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_150_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_151_fu_1676[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_151_out),
        .O(\X0_input_151_fu_1676[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \X0_input_151_fu_1676[0]_i_2 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[3]),
        .I3(trunc_ln103_reg_7803[4]),
        .O(\X0_input_151_fu_1676[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_151_fu_1676_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_151_fu_1676[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_151_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_152_fu_1680[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_152_out),
        .O(\X0_input_152_fu_1680[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_152_fu_1680_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_152_fu_1680[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_152_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_153_fu_1684[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_153_out),
        .O(\X0_input_153_fu_1684[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_153_fu_1684_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_153_fu_1684[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_153_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_154_fu_1688[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_154_out),
        .O(\X0_input_154_fu_1688[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_154_fu_1688_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_154_fu_1688[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_154_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_155_fu_1692[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_155_out),
        .O(\X0_input_155_fu_1692[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_155_fu_1692_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_155_fu_1692[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_155_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_156_fu_1696[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_156_out),
        .O(\X0_input_156_fu_1696[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_156_fu_1696_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_156_fu_1696[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_156_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_157_fu_1700[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_157_out),
        .O(\X0_input_157_fu_1700[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_157_fu_1700_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_157_fu_1700[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_157_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_158_fu_1704[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_158_out),
        .O(\X0_input_158_fu_1704[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_158_fu_1704_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_158_fu_1704[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_158_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_159_fu_1708[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_159_out),
        .O(\X0_input_159_fu_1708[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \X0_input_159_fu_1708[0]_i_2 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_159_fu_1708[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_159_fu_1708_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_159_fu_1708[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_159_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_15_fu_1132[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_15_out),
        .O(\X0_input_15_fu_1132[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_15_fu_1132_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_15_fu_1132[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_15_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_160_fu_1712[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_160_out),
        .O(\X0_input_160_fu_1712[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_160_fu_1712_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_160_fu_1712[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_160_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_161_fu_1716[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_161_out),
        .O(\X0_input_161_fu_1716[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_161_fu_1716_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_161_fu_1716[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_161_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_162_fu_1720[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_162_out),
        .O(\X0_input_162_fu_1720[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_162_fu_1720_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_162_fu_1720[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_162_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_163_fu_1724[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_163_out),
        .O(\X0_input_163_fu_1724[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_163_fu_1724_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_163_fu_1724[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_163_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_164_fu_1728[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_164_out),
        .O(\X0_input_164_fu_1728[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_164_fu_1728_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_164_fu_1728[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_164_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_165_fu_1732[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_165_out),
        .O(\X0_input_165_fu_1732[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_165_fu_1732_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_165_fu_1732[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_165_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_166_fu_1736[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_166_out),
        .O(\X0_input_166_fu_1736[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_166_fu_1736_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_166_fu_1736[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_166_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_167_fu_1740[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_167_out),
        .O(\X0_input_167_fu_1740[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \X0_input_167_fu_1740[0]_i_2 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_167_fu_1740[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_167_fu_1740_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_167_fu_1740[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_167_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_168_fu_1744[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_168_out),
        .O(\X0_input_168_fu_1744[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_168_fu_1744_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_168_fu_1744[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_168_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_169_fu_1748[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_169_out),
        .O(\X0_input_169_fu_1748[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_169_fu_1748_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_169_fu_1748[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_169_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_16_fu_1136[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_16_out),
        .O(\X0_input_16_fu_1136[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_16_fu_1136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_16_fu_1136[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_16_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_170_fu_1752[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_170_out),
        .O(\X0_input_170_fu_1752[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_170_fu_1752_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_170_fu_1752[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_170_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_171_fu_1756[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_171_out),
        .O(\X0_input_171_fu_1756[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_171_fu_1756_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_171_fu_1756[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_171_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_172_fu_1760[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_172_out),
        .O(\X0_input_172_fu_1760[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_172_fu_1760_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_172_fu_1760[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_172_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_173_fu_1764[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_173_out),
        .O(\X0_input_173_fu_1764[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_173_fu_1764_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_173_fu_1764[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_173_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_174_fu_1768[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_174_out),
        .O(\X0_input_174_fu_1768[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_174_fu_1768_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_174_fu_1768[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_174_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_175_fu_1772[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_175_out),
        .O(\X0_input_175_fu_1772[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \X0_input_175_fu_1772[0]_i_2 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_175_fu_1772[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_175_fu_1772_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_175_fu_1772[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_175_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_176_fu_1776[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_176_out),
        .O(\X0_input_176_fu_1776[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_176_fu_1776_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_176_fu_1776[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_176_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_177_fu_1780[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_177_out),
        .O(\X0_input_177_fu_1780[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_177_fu_1780_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_177_fu_1780[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_177_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_178_fu_1784[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_178_out),
        .O(\X0_input_178_fu_1784[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_178_fu_1784_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_178_fu_1784[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_178_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_179_fu_1788[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_179_out),
        .O(\X0_input_179_fu_1788[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_179_fu_1788_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_179_fu_1788[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_179_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_17_fu_1140[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_17_out),
        .O(\X0_input_17_fu_1140[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_17_fu_1140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_17_fu_1140[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_17_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_180_fu_1792[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_180_out),
        .O(\X0_input_180_fu_1792[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_180_fu_1792_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_180_fu_1792[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_180_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_181_fu_1796[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_181_out),
        .O(\X0_input_181_fu_1796[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_181_fu_1796_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_181_fu_1796[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_181_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_182_fu_1800[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_182_out),
        .O(\X0_input_182_fu_1800[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_182_fu_1800_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_182_fu_1800[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_182_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_183_fu_1804[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_183_out),
        .O(\X0_input_183_fu_1804[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \X0_input_183_fu_1804[0]_i_2 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[3]),
        .I3(trunc_ln103_reg_7803[4]),
        .O(\X0_input_183_fu_1804[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_183_fu_1804_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_183_fu_1804[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_183_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_184_fu_1808[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_184_out),
        .O(\X0_input_184_fu_1808[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_184_fu_1808_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_184_fu_1808[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_184_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_185_fu_1812[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_185_out),
        .O(\X0_input_185_fu_1812[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_185_fu_1812_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_185_fu_1812[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_185_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_186_fu_1816[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_186_out),
        .O(\X0_input_186_fu_1816[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_186_fu_1816_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_186_fu_1816[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_186_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_187_fu_1820[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_187_out),
        .O(\X0_input_187_fu_1820[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_187_fu_1820_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_187_fu_1820[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_187_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_188_fu_1824[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_188_out),
        .O(\X0_input_188_fu_1824[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_188_fu_1824_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_188_fu_1824[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_188_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_189_fu_1828[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_189_out),
        .O(\X0_input_189_fu_1828[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_189_fu_1828_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_189_fu_1828[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_189_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_18_fu_1144[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_18_out),
        .O(\X0_input_18_fu_1144[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_18_fu_1144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_18_fu_1144[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_18_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_190_fu_1832[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_190_out),
        .O(\X0_input_190_fu_1832[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_190_fu_1832_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_190_fu_1832[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_190_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_191_fu_1836[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_191_out),
        .O(\X0_input_191_fu_1836[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \X0_input_191_fu_1836[0]_i_2 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_191_fu_1836[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_191_fu_1836_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_191_fu_1836[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_191_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_192_fu_1840[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_192_out),
        .O(\X0_input_192_fu_1840[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_192_fu_1840_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_192_fu_1840[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_192_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_193_fu_1844[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_193_out),
        .O(\X0_input_193_fu_1844[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_193_fu_1844_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_193_fu_1844[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_193_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_194_fu_1848[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_194_out),
        .O(\X0_input_194_fu_1848[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_194_fu_1848_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_194_fu_1848[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_194_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_195_fu_1852[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_195_out),
        .O(\X0_input_195_fu_1852[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_195_fu_1852_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_195_fu_1852[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_195_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_196_fu_1856[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_196_out),
        .O(\X0_input_196_fu_1856[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_196_fu_1856_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_196_fu_1856[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_196_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_197_fu_1860[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_197_out),
        .O(\X0_input_197_fu_1860[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_197_fu_1860_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_197_fu_1860[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_197_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_198_fu_1864[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_198_out),
        .O(\X0_input_198_fu_1864[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_198_fu_1864_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_198_fu_1864[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_198_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_199_fu_1868[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_199_out),
        .O(\X0_input_199_fu_1868[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \X0_input_199_fu_1868[0]_i_2 
       (.I0(trunc_ln103_reg_7803[5]),
        .I1(trunc_ln103_reg_7803[6]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_199_fu_1868[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_199_fu_1868_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_199_fu_1868[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_199_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_19_fu_1148[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_19_out),
        .O(\X0_input_19_fu_1148[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_19_fu_1148_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_19_fu_1148[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_19_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_1_fu_1076[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_1_out),
        .O(\X0_input_1_fu_1076[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_1_fu_1076_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_1_fu_1076[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_1_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_200_fu_1872[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_200_out),
        .O(\X0_input_200_fu_1872[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_200_fu_1872_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_200_fu_1872[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_200_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_201_fu_1876[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_201_out),
        .O(\X0_input_201_fu_1876[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_201_fu_1876_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_201_fu_1876[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_201_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_202_fu_1880[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_202_out),
        .O(\X0_input_202_fu_1880[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_202_fu_1880_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_202_fu_1880[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_202_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_203_fu_1884[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_203_out),
        .O(\X0_input_203_fu_1884[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_203_fu_1884_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_203_fu_1884[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_203_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_204_fu_1888[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_204_out),
        .O(\X0_input_204_fu_1888[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_204_fu_1888_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_204_fu_1888[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_204_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_205_fu_1892[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_205_out),
        .O(\X0_input_205_fu_1892[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_205_fu_1892_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_205_fu_1892[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_205_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_206_fu_1896[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_206_out),
        .O(\X0_input_206_fu_1896[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_206_fu_1896_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_206_fu_1896[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_206_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_207_fu_1900[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_207_out),
        .O(\X0_input_207_fu_1900[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \X0_input_207_fu_1900[0]_i_2 
       (.I0(trunc_ln103_reg_7803[5]),
        .I1(trunc_ln103_reg_7803[6]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_207_fu_1900[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_207_fu_1900_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_207_fu_1900[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_207_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_208_fu_1904[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_208_out),
        .O(\X0_input_208_fu_1904[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_208_fu_1904_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_208_fu_1904[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_208_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_209_fu_1908[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_209_out),
        .O(\X0_input_209_fu_1908[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_209_fu_1908_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_209_fu_1908[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_209_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_20_fu_1152[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_20_out),
        .O(\X0_input_20_fu_1152[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_20_fu_1152_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_20_fu_1152[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_20_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_210_fu_1912[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_210_out),
        .O(\X0_input_210_fu_1912[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_210_fu_1912_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_210_fu_1912[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_210_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_211_fu_1916[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_211_out),
        .O(\X0_input_211_fu_1916[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_211_fu_1916_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_211_fu_1916[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_211_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_212_fu_1920[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_212_out),
        .O(\X0_input_212_fu_1920[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_212_fu_1920_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_212_fu_1920[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_212_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_213_fu_1924[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_213_out),
        .O(\X0_input_213_fu_1924[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_213_fu_1924_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_213_fu_1924[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_213_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_214_fu_1928[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_214_out),
        .O(\X0_input_214_fu_1928[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_214_fu_1928_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_214_fu_1928[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_214_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_215_fu_1932[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_215_out),
        .O(\X0_input_215_fu_1932[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \X0_input_215_fu_1932[0]_i_2 
       (.I0(trunc_ln103_reg_7803[5]),
        .I1(trunc_ln103_reg_7803[6]),
        .I2(trunc_ln103_reg_7803[3]),
        .I3(trunc_ln103_reg_7803[4]),
        .O(\X0_input_215_fu_1932[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_215_fu_1932_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_215_fu_1932[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_215_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_216_fu_1936[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_216_out),
        .O(\X0_input_216_fu_1936[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_216_fu_1936_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_216_fu_1936[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_216_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_217_fu_1940[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_217_out),
        .O(\X0_input_217_fu_1940[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_217_fu_1940_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_217_fu_1940[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_217_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_218_fu_1944[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_218_out),
        .O(\X0_input_218_fu_1944[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_218_fu_1944_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_218_fu_1944[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_218_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_219_fu_1948[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_219_out),
        .O(\X0_input_219_fu_1948[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_219_fu_1948_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_219_fu_1948[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_219_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_21_fu_1156[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_21_out),
        .O(\X0_input_21_fu_1156[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_21_fu_1156_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_21_fu_1156[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_21_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_220_fu_1952[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_220_out),
        .O(\X0_input_220_fu_1952[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_220_fu_1952_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_220_fu_1952[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_220_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_221_fu_1956[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_221_out),
        .O(\X0_input_221_fu_1956[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_221_fu_1956_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_221_fu_1956[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_221_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_222_fu_1960[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_222_out),
        .O(\X0_input_222_fu_1960[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_222_fu_1960_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_222_fu_1960[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_222_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_223_fu_1964[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_223_out),
        .O(\X0_input_223_fu_1964[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \X0_input_223_fu_1964[0]_i_2 
       (.I0(trunc_ln103_reg_7803[5]),
        .I1(trunc_ln103_reg_7803[6]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_223_fu_1964[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_223_fu_1964_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_223_fu_1964[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_223_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_224_fu_1968[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_224_out),
        .O(\X0_input_224_fu_1968[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_224_fu_1968_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_224_fu_1968[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_224_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_225_fu_1972[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_225_out),
        .O(\X0_input_225_fu_1972[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_225_fu_1972_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_225_fu_1972[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_225_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_226_fu_1976[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_226_out),
        .O(\X0_input_226_fu_1976[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_226_fu_1976_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_226_fu_1976[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_226_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_227_fu_1980[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_227_out),
        .O(\X0_input_227_fu_1980[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_227_fu_1980_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_227_fu_1980[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_227_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_228_fu_1984[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_228_out),
        .O(\X0_input_228_fu_1984[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_228_fu_1984_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_228_fu_1984[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_228_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_229_fu_1988[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_229_out),
        .O(\X0_input_229_fu_1988[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_229_fu_1988_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_229_fu_1988[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_229_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_22_fu_1160[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_22_out),
        .O(\X0_input_22_fu_1160[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_22_fu_1160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_22_fu_1160[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_22_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_230_fu_1992[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_230_out),
        .O(\X0_input_230_fu_1992[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_230_fu_1992_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_230_fu_1992[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_230_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_231_fu_1996[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_231_out),
        .O(\X0_input_231_fu_1996[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \X0_input_231_fu_1996[0]_i_2 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_231_fu_1996[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_231_fu_1996_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_231_fu_1996[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_231_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_232_fu_2000[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_232_out),
        .O(\X0_input_232_fu_2000[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_232_fu_2000_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_232_fu_2000[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_232_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_233_fu_2004[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_233_out),
        .O(\X0_input_233_fu_2004[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_233_fu_2004_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_233_fu_2004[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_233_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_234_fu_2008[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_234_out),
        .O(\X0_input_234_fu_2008[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_234_fu_2008_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_234_fu_2008[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_234_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_235_fu_2012[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_235_out),
        .O(\X0_input_235_fu_2012[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_235_fu_2012_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_235_fu_2012[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_235_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_236_fu_2016[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_236_out),
        .O(\X0_input_236_fu_2016[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_236_fu_2016_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_236_fu_2016[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_236_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_237_fu_2020[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_237_out),
        .O(\X0_input_237_fu_2020[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_237_fu_2020_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_237_fu_2020[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_237_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_238_fu_2024[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_238_out),
        .O(\X0_input_238_fu_2024[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_238_fu_2024_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_238_fu_2024[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_238_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_239_fu_2028[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_239_fu_2028[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_239_out),
        .O(\X0_input_239_fu_2028[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \X0_input_239_fu_2028[0]_i_2 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_239_fu_2028[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_239_fu_2028_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_239_fu_2028[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_239_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_23_fu_1164[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_151_fu_1676[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_23_out),
        .O(\X0_input_23_fu_1164[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_23_fu_1164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_23_fu_1164[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_23_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_240_fu_2032[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_240_out),
        .O(\X0_input_240_fu_2032[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_240_fu_2032_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_240_fu_2032[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_240_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_241_fu_2036[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_241_out),
        .O(\X0_input_241_fu_2036[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_241_fu_2036_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_241_fu_2036[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_241_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_242_fu_2040[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_242_out),
        .O(\X0_input_242_fu_2040[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_242_fu_2040_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_242_fu_2040[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_242_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_243_fu_2044[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_243_out),
        .O(\X0_input_243_fu_2044[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_243_fu_2044_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_243_fu_2044[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_243_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_244_fu_2048[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_244_out),
        .O(\X0_input_244_fu_2048[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_244_fu_2048_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_244_fu_2048[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_244_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_245_fu_2052[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_245_out),
        .O(\X0_input_245_fu_2052[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_245_fu_2052_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_245_fu_2052[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_245_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_246_fu_2056[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_246_out),
        .O(\X0_input_246_fu_2056[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_246_fu_2056_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_246_fu_2056[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_246_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_247_fu_2060[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_247_fu_2060[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_247_out),
        .O(\X0_input_247_fu_2060[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \X0_input_247_fu_2060[0]_i_2 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[3]),
        .I3(trunc_ln103_reg_7803[4]),
        .O(\X0_input_247_fu_2060[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_247_fu_2060_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_247_fu_2060[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_247_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_248_fu_2064[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_248_fu_2064[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_248_out),
        .O(\X0_input_248_fu_2064[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \X0_input_248_fu_2064[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_248_fu_2064[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_248_fu_2064_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_248_fu_2064[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_248_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_249_fu_2068[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_249_fu_2068[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_249_out),
        .O(\X0_input_249_fu_2068[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \X0_input_249_fu_2068[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_249_fu_2068[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_249_fu_2068_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_249_fu_2068[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_249_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_24_fu_1168[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_24_out),
        .O(\X0_input_24_fu_1168[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_24_fu_1168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_24_fu_1168[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_24_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_250_fu_2072[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_250_fu_2072[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_250_out),
        .O(\X0_input_250_fu_2072[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \X0_input_250_fu_2072[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_250_fu_2072[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_250_fu_2072_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_250_fu_2072[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_250_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_251_fu_2076[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_251_fu_2076[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_251_out),
        .O(\X0_input_251_fu_2076[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \X0_input_251_fu_2076[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_251_fu_2076[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_251_fu_2076_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_251_fu_2076[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_251_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_252_fu_2080[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_252_fu_2080[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_252_out),
        .O(\X0_input_252_fu_2080[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \X0_input_252_fu_2080[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[1]),
        .I5(trunc_ln103_reg_7803[2]),
        .O(\X0_input_252_fu_2080[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_252_fu_2080_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_252_fu_2080[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_252_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_253_fu_2084[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_253_fu_2084[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_253_out),
        .O(\X0_input_253_fu_2084[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \X0_input_253_fu_2084[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[1]),
        .I5(trunc_ln103_reg_7803[2]),
        .O(\X0_input_253_fu_2084[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_253_fu_2084_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_253_fu_2084[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_253_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_254_fu_2088[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_254_fu_2088[0]_i_2_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_254_out),
        .O(\X0_input_254_fu_2088[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \X0_input_254_fu_2088[0]_i_2 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_254_fu_2088[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_254_fu_2088_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_254_fu_2088[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_254_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_255_fu_2092[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_255_fu_2092[0]_i_3_n_4 ),
        .I2(\X0_input_255_fu_2092[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_255_out),
        .O(\X0_input_255_fu_2092[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \X0_input_255_fu_2092[0]_i_3 
       (.I0(trunc_ln103_reg_7803[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(trunc_ln103_reg_7803[0]),
        .I4(trunc_ln103_reg_7803[2]),
        .I5(trunc_ln103_reg_7803[1]),
        .O(\X0_input_255_fu_2092[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \X0_input_255_fu_2092[0]_i_4 
       (.I0(trunc_ln103_reg_7803[6]),
        .I1(trunc_ln103_reg_7803[5]),
        .I2(trunc_ln103_reg_7803[4]),
        .I3(trunc_ln103_reg_7803[3]),
        .O(\X0_input_255_fu_2092[0]_i_4_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_255_fu_2092_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_255_fu_2092[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_255_out),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \X0_input_255_fu_2092_reg[0]_i_10 
       (.CI(\X0_input_255_fu_2092_reg[0]_i_15_n_4 ),
        .CO({\X0_input_255_fu_2092_reg[0]_i_10_n_4 ,\X0_input_255_fu_2092_reg[0]_i_10_n_5 ,\X0_input_255_fu_2092_reg[0]_i_10_n_6 ,\X0_input_255_fu_2092_reg[0]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_X0_input_255_fu_2092_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S(\X0_input_255_fu_2092_reg[0]_i_5_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \X0_input_255_fu_2092_reg[0]_i_15 
       (.CI(1'b0),
        .CO({\X0_input_255_fu_2092_reg[0]_i_15_n_4 ,\X0_input_255_fu_2092_reg[0]_i_15_n_5 ,\X0_input_255_fu_2092_reg[0]_i_15_n_6 ,\X0_input_255_fu_2092_reg[0]_i_15_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(\NLW_X0_input_255_fu_2092_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \X0_input_255_fu_2092_reg[0]_i_2 
       (.CI(\X0_input_255_fu_2092_reg[0]_i_5_n_4 ),
        .CO({X0_input_256_fu_3943_p2,\X0_input_255_fu_2092_reg[0]_i_2_n_5 ,\X0_input_255_fu_2092_reg[0]_i_2_n_6 ,\X0_input_255_fu_2092_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\X0_input_fu_1072_reg[0]_0 ,1'b0,1'b0,1'b0}),
        .O(\NLW_X0_input_255_fu_2092_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S(\X0_input_fu_1072_reg[0]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \X0_input_255_fu_2092_reg[0]_i_5 
       (.CI(\X0_input_255_fu_2092_reg[0]_i_10_n_4 ),
        .CO({\X0_input_255_fu_2092_reg[0]_i_5_n_4 ,\X0_input_255_fu_2092_reg[0]_i_5_n_5 ,\X0_input_255_fu_2092_reg[0]_i_5_n_6 ,\X0_input_255_fu_2092_reg[0]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_X0_input_255_fu_2092_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S(\X0_input_255_fu_2092_reg[0]_i_2_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_25_fu_1172[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_25_out),
        .O(\X0_input_25_fu_1172[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_25_fu_1172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_25_fu_1172[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_25_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_26_fu_1176[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_26_out),
        .O(\X0_input_26_fu_1176[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_26_fu_1176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_26_fu_1176[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_26_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_27_fu_1180[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_27_out),
        .O(\X0_input_27_fu_1180[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_27_fu_1180_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_27_fu_1180[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_27_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_28_fu_1184[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_28_out),
        .O(\X0_input_28_fu_1184[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_28_fu_1184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_28_fu_1184[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_28_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_29_fu_1188[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_29_out),
        .O(\X0_input_29_fu_1188[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_29_fu_1188_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_29_fu_1188[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_29_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_2_fu_1080[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_2_out),
        .O(\X0_input_2_fu_1080[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_2_fu_1080_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_2_fu_1080[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_2_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_30_fu_1192[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_30_out),
        .O(\X0_input_30_fu_1192[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_30_fu_1192_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_30_fu_1192[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_30_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_31_fu_1196[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_159_fu_1708[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_31_out),
        .O(\X0_input_31_fu_1196[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_31_fu_1196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_31_fu_1196[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_31_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_32_fu_1200[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_32_out),
        .O(\X0_input_32_fu_1200[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_32_fu_1200_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_32_fu_1200[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_32_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_33_fu_1204[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_33_out),
        .O(\X0_input_33_fu_1204[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_33_fu_1204_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_33_fu_1204[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_33_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_34_fu_1208[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_34_out),
        .O(\X0_input_34_fu_1208[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_34_fu_1208_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_34_fu_1208[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_34_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_35_fu_1212[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_35_out),
        .O(\X0_input_35_fu_1212[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_35_fu_1212_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_35_fu_1212[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_35_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_36_fu_1216[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_36_out),
        .O(\X0_input_36_fu_1216[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_36_fu_1216_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_36_fu_1216[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_36_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_37_fu_1220[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_37_out),
        .O(\X0_input_37_fu_1220[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_37_fu_1220_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_37_fu_1220[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_37_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_38_fu_1224[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_38_out),
        .O(\X0_input_38_fu_1224[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_38_fu_1224_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_38_fu_1224[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_38_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_39_fu_1228[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_167_fu_1740[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_39_out),
        .O(\X0_input_39_fu_1228[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_39_fu_1228_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_39_fu_1228[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_39_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_3_fu_1084[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_3_out),
        .O(\X0_input_3_fu_1084[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_3_fu_1084_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_3_fu_1084[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_3_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_40_fu_1232[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_40_out),
        .O(\X0_input_40_fu_1232[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_40_fu_1232_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_40_fu_1232[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_40_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_41_fu_1236[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_41_out),
        .O(\X0_input_41_fu_1236[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_41_fu_1236_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_41_fu_1236[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_41_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_42_fu_1240[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_42_out),
        .O(\X0_input_42_fu_1240[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_42_fu_1240_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_42_fu_1240[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_42_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_43_fu_1244[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_43_out),
        .O(\X0_input_43_fu_1244[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_43_fu_1244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_43_fu_1244[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_43_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_44_fu_1248[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_44_out),
        .O(\X0_input_44_fu_1248[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_44_fu_1248_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_44_fu_1248[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_44_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_45_fu_1252[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_45_out),
        .O(\X0_input_45_fu_1252[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_45_fu_1252_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_45_fu_1252[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_45_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_46_fu_1256[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_46_out),
        .O(\X0_input_46_fu_1256[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_46_fu_1256_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_46_fu_1256[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_46_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_47_fu_1260[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_175_fu_1772[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_47_out),
        .O(\X0_input_47_fu_1260[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_47_fu_1260_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_47_fu_1260[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_47_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_48_fu_1264[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_48_out),
        .O(\X0_input_48_fu_1264[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_48_fu_1264_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_48_fu_1264[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_48_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_49_fu_1268[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_49_out),
        .O(\X0_input_49_fu_1268[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_49_fu_1268_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_49_fu_1268[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_49_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_4_fu_1088[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_4_out),
        .O(\X0_input_4_fu_1088[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_4_fu_1088_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_4_fu_1088[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_4_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_50_fu_1272[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_50_out),
        .O(\X0_input_50_fu_1272[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_50_fu_1272_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_50_fu_1272[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_50_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_51_fu_1276[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_51_out),
        .O(\X0_input_51_fu_1276[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_51_fu_1276_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_51_fu_1276[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_51_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_52_fu_1280[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_52_out),
        .O(\X0_input_52_fu_1280[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_52_fu_1280_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_52_fu_1280[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_52_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_53_fu_1284[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_53_out),
        .O(\X0_input_53_fu_1284[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_53_fu_1284_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_53_fu_1284[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_53_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_54_fu_1288[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_54_out),
        .O(\X0_input_54_fu_1288[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_54_fu_1288_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_54_fu_1288[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_54_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_55_fu_1292[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_183_fu_1804[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_55_out),
        .O(\X0_input_55_fu_1292[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_55_fu_1292_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_55_fu_1292[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_55_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_56_fu_1296[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_56_out),
        .O(\X0_input_56_fu_1296[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_56_fu_1296_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_56_fu_1296[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_56_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_57_fu_1300[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_57_out),
        .O(\X0_input_57_fu_1300[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_57_fu_1300_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_57_fu_1300[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_57_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_58_fu_1304[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_58_out),
        .O(\X0_input_58_fu_1304[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_58_fu_1304_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_58_fu_1304[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_58_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_59_fu_1308[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_59_out),
        .O(\X0_input_59_fu_1308[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_59_fu_1308_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_59_fu_1308[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_59_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_5_fu_1092[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_5_out),
        .O(\X0_input_5_fu_1092[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_5_fu_1092_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_5_fu_1092[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_5_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_60_fu_1312[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_60_out),
        .O(\X0_input_60_fu_1312[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_60_fu_1312_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_60_fu_1312[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_60_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_61_fu_1316[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_61_out),
        .O(\X0_input_61_fu_1316[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_61_fu_1316_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_61_fu_1316[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_61_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_62_fu_1320[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_62_out),
        .O(\X0_input_62_fu_1320[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_62_fu_1320_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_62_fu_1320[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_62_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_63_fu_1324[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_191_fu_1836[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_63_out),
        .O(\X0_input_63_fu_1324[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_63_fu_1324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_63_fu_1324[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_63_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_64_fu_1328[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_64_out),
        .O(\X0_input_64_fu_1328[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_64_fu_1328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_64_fu_1328[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_64_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_65_fu_1332[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_65_out),
        .O(\X0_input_65_fu_1332[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_65_fu_1332_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_65_fu_1332[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_65_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_66_fu_1336[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_66_out),
        .O(\X0_input_66_fu_1336[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_66_fu_1336_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_66_fu_1336[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_66_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_67_fu_1340[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_67_out),
        .O(\X0_input_67_fu_1340[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_67_fu_1340_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_67_fu_1340[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_67_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_68_fu_1344[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_68_out),
        .O(\X0_input_68_fu_1344[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_68_fu_1344_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_68_fu_1344[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_68_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_69_fu_1348[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_69_out),
        .O(\X0_input_69_fu_1348[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_69_fu_1348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_69_fu_1348[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_69_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_6_fu_1096[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_6_out),
        .O(\X0_input_6_fu_1096[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_6_fu_1096_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_6_fu_1096[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_6_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_70_fu_1352[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_70_out),
        .O(\X0_input_70_fu_1352[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_70_fu_1352_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_70_fu_1352[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_70_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_71_fu_1356[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_199_fu_1868[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_71_out),
        .O(\X0_input_71_fu_1356[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_71_fu_1356_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_71_fu_1356[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_71_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_72_fu_1360[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_72_out),
        .O(\X0_input_72_fu_1360[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_72_fu_1360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_72_fu_1360[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_72_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_73_fu_1364[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_73_out),
        .O(\X0_input_73_fu_1364[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_73_fu_1364_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_73_fu_1364[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_73_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_74_fu_1368[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_74_out),
        .O(\X0_input_74_fu_1368[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_74_fu_1368_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_74_fu_1368[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_74_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_75_fu_1372[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_75_out),
        .O(\X0_input_75_fu_1372[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_75_fu_1372_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_75_fu_1372[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_75_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_76_fu_1376[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_76_out),
        .O(\X0_input_76_fu_1376[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_76_fu_1376_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_76_fu_1376[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_76_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_77_fu_1380[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_77_out),
        .O(\X0_input_77_fu_1380[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_77_fu_1380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_77_fu_1380[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_77_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_78_fu_1384[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_78_out),
        .O(\X0_input_78_fu_1384[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_78_fu_1384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_78_fu_1384[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_78_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_79_fu_1388[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_207_fu_1900[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_79_out),
        .O(\X0_input_79_fu_1388[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_79_fu_1388_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_79_fu_1388[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_79_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_7_fu_1100[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_7_out),
        .O(\X0_input_7_fu_1100[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_7_fu_1100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_7_fu_1100[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_7_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_80_fu_1392[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_80_out),
        .O(\X0_input_80_fu_1392[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_80_fu_1392_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_80_fu_1392[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_80_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_81_fu_1396[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_81_out),
        .O(\X0_input_81_fu_1396[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_81_fu_1396_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_81_fu_1396[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_81_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_82_fu_1400[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_82_out),
        .O(\X0_input_82_fu_1400[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_82_fu_1400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_82_fu_1400[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_82_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_83_fu_1404[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_83_out),
        .O(\X0_input_83_fu_1404[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_83_fu_1404_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_83_fu_1404[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_83_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_84_fu_1408[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_84_out),
        .O(\X0_input_84_fu_1408[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_84_fu_1408_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_84_fu_1408[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_84_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_85_fu_1412[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_85_out),
        .O(\X0_input_85_fu_1412[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_85_fu_1412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_85_fu_1412[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_85_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_86_fu_1416[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_86_out),
        .O(\X0_input_86_fu_1416[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_86_fu_1416_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_86_fu_1416[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_86_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_87_fu_1420[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_215_fu_1932[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_87_out),
        .O(\X0_input_87_fu_1420[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_87_fu_1420_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_87_fu_1420[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_87_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_88_fu_1424[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_88_out),
        .O(\X0_input_88_fu_1424[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_88_fu_1424_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_88_fu_1424[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_88_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_89_fu_1428[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_89_out),
        .O(\X0_input_89_fu_1428[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_89_fu_1428_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_89_fu_1428[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_89_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_8_fu_1104[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_8_out),
        .O(\X0_input_8_fu_1104[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_8_fu_1104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_8_fu_1104[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_8_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_90_fu_1432[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_90_out),
        .O(\X0_input_90_fu_1432[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_90_fu_1432_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_90_fu_1432[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_90_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_91_fu_1436[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_91_out),
        .O(\X0_input_91_fu_1436[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_91_fu_1436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_91_fu_1436[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_91_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_92_fu_1440[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_124_fu_1568[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_92_out),
        .O(\X0_input_92_fu_1440[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_92_fu_1440_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_92_fu_1440[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_92_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_93_fu_1444[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_125_fu_1572[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_93_out),
        .O(\X0_input_93_fu_1444[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_93_fu_1444_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_93_fu_1444[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_93_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_94_fu_1448[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_126_fu_1576[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_94_out),
        .O(\X0_input_94_fu_1448[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_94_fu_1448_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_94_fu_1448[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_94_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_95_fu_1452[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_127_fu_1580[0]_i_2_n_4 ),
        .I2(\X0_input_223_fu_1964[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_95_out),
        .O(\X0_input_95_fu_1452[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_95_fu_1452_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_95_fu_1452[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_95_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_96_fu_1456[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_96_out),
        .O(\X0_input_96_fu_1456[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_96_fu_1456_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_96_fu_1456[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_96_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_97_fu_1460[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_97_out),
        .O(\X0_input_97_fu_1460[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_97_fu_1460_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_97_fu_1460[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_97_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_98_fu_1464[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_122_fu_1560[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_98_out),
        .O(\X0_input_98_fu_1464[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_98_fu_1464_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_98_fu_1464[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_98_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_99_fu_1468[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_123_fu_1564[0]_i_2_n_4 ),
        .I2(\X0_input_231_fu_1996[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_99_out),
        .O(\X0_input_99_fu_1468[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_99_fu_1468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_99_fu_1468[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_99_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_9_fu_1108[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_121_fu_1556[0]_i_2_n_4 ),
        .I2(\X0_input_143_fu_1644[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_9_out),
        .O(\X0_input_9_fu_1108[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_9_fu_1108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_9_fu_1108[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_9_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_fu_1072[0]_i_1 
       (.I0(X0_input_256_fu_3943_p2),
        .I1(\X0_input_120_fu_1552[0]_i_2_n_4 ),
        .I2(\X0_input_135_fu_1612[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_out),
        .O(\X0_input_fu_1072[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_fu_1072_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_fu_1072[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_100 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_131_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_130_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_129_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_128_out),
        .O(\a_assign_reg_14935[0]_i_100_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_101 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_135_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_134_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_133_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_132_out),
        .O(\a_assign_reg_14935[0]_i_101_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_102 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_139_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_138_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_137_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_136_out),
        .O(\a_assign_reg_14935[0]_i_102_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_103 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_143_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_142_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_141_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_140_out),
        .O(\a_assign_reg_14935[0]_i_103_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_104 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_243_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_242_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_241_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_240_out),
        .O(\a_assign_reg_14935[0]_i_104_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_105 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_247_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_246_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_245_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_244_out),
        .O(\a_assign_reg_14935[0]_i_105_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_106 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_251_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_250_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_249_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_248_out),
        .O(\a_assign_reg_14935[0]_i_106_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_107 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_255_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_254_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_253_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_252_out),
        .O(\a_assign_reg_14935[0]_i_107_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_108 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_227_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_226_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_225_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_224_out),
        .O(\a_assign_reg_14935[0]_i_108_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_109 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_231_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_230_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_229_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_228_out),
        .O(\a_assign_reg_14935[0]_i_109_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_110 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_235_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_234_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_233_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_232_out),
        .O(\a_assign_reg_14935[0]_i_110_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_111 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_239_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_238_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_237_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_236_out),
        .O(\a_assign_reg_14935[0]_i_111_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_112 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_211_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_210_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_209_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_208_out),
        .O(\a_assign_reg_14935[0]_i_112_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_113 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_215_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_214_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_213_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_212_out),
        .O(\a_assign_reg_14935[0]_i_113_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_114 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_219_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_218_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_217_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_216_out),
        .O(\a_assign_reg_14935[0]_i_114_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_115 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_223_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_222_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_221_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_220_out),
        .O(\a_assign_reg_14935[0]_i_115_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_116 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_195_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_194_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_193_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_192_out),
        .O(\a_assign_reg_14935[0]_i_116_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_117 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_199_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_198_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_197_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_196_out),
        .O(\a_assign_reg_14935[0]_i_117_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_118 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_203_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_202_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_201_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_200_out),
        .O(\a_assign_reg_14935[0]_i_118_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_119 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_207_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_206_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_205_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_204_out),
        .O(\a_assign_reg_14935[0]_i_119_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_4 
       (.I0(\a_assign_reg_14935_reg[0]_i_8_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_9_n_4 ),
        .I2(\a_assign_reg_14935_reg[0] [5]),
        .I3(\a_assign_reg_14935_reg[0]_i_10_n_4 ),
        .I4(\a_assign_reg_14935_reg[0] [4]),
        .I5(\a_assign_reg_14935_reg[0]_i_11_n_4 ),
        .O(\a_assign_reg_14935[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_5 
       (.I0(\a_assign_reg_14935_reg[0]_i_12_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_13_n_4 ),
        .I2(\a_assign_reg_14935_reg[0] [5]),
        .I3(\a_assign_reg_14935_reg[0]_i_14_n_4 ),
        .I4(\a_assign_reg_14935_reg[0] [4]),
        .I5(\a_assign_reg_14935_reg[0]_i_15_n_4 ),
        .O(\a_assign_reg_14935[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_56 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_51_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_50_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_49_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_48_out),
        .O(\a_assign_reg_14935[0]_i_56_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_57 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_55_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_54_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_53_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_52_out),
        .O(\a_assign_reg_14935[0]_i_57_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_58 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_59_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_58_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_57_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_56_out),
        .O(\a_assign_reg_14935[0]_i_58_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_59 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_63_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_62_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_61_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_60_out),
        .O(\a_assign_reg_14935[0]_i_59_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_6 
       (.I0(\a_assign_reg_14935_reg[0]_i_16_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_17_n_4 ),
        .I2(\a_assign_reg_14935_reg[0] [5]),
        .I3(\a_assign_reg_14935_reg[0]_i_18_n_4 ),
        .I4(\a_assign_reg_14935_reg[0] [4]),
        .I5(\a_assign_reg_14935_reg[0]_i_19_n_4 ),
        .O(\a_assign_reg_14935[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_60 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_35_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_34_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_33_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_32_out),
        .O(\a_assign_reg_14935[0]_i_60_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_61 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_39_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_38_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_37_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_36_out),
        .O(\a_assign_reg_14935[0]_i_61_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_62 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_43_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_42_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_41_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_40_out),
        .O(\a_assign_reg_14935[0]_i_62_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_63 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_47_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_46_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_45_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_44_out),
        .O(\a_assign_reg_14935[0]_i_63_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_64 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_19_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_18_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_17_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_16_out),
        .O(\a_assign_reg_14935[0]_i_64_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_65 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_23_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_22_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_21_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_20_out),
        .O(\a_assign_reg_14935[0]_i_65_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_66 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_27_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_26_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_25_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_24_out),
        .O(\a_assign_reg_14935[0]_i_66_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_67 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_31_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_30_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_29_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_28_out),
        .O(\a_assign_reg_14935[0]_i_67_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_68 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_3_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_2_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_1_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_out),
        .O(\a_assign_reg_14935[0]_i_68_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_69 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_7_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_6_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_5_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_4_out),
        .O(\a_assign_reg_14935[0]_i_69_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_7 
       (.I0(\a_assign_reg_14935_reg[0]_i_20_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_21_n_4 ),
        .I2(\a_assign_reg_14935_reg[0] [5]),
        .I3(\a_assign_reg_14935_reg[0]_i_22_n_4 ),
        .I4(\a_assign_reg_14935_reg[0] [4]),
        .I5(\a_assign_reg_14935_reg[0]_i_23_n_4 ),
        .O(\a_assign_reg_14935[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_70 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_11_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_10_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_9_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_8_out),
        .O(\a_assign_reg_14935[0]_i_70_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_71 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_15_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_14_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_13_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_12_out),
        .O(\a_assign_reg_14935[0]_i_71_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_72 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_115_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_114_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_113_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_112_out),
        .O(\a_assign_reg_14935[0]_i_72_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_73 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_119_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_118_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_117_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_116_out),
        .O(\a_assign_reg_14935[0]_i_73_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_74 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_123_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_122_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_121_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_120_out),
        .O(\a_assign_reg_14935[0]_i_74_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_75 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_127_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_126_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_125_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_124_out),
        .O(\a_assign_reg_14935[0]_i_75_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_76 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_99_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_98_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_97_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_96_out),
        .O(\a_assign_reg_14935[0]_i_76_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_77 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_103_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_102_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_101_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_100_out),
        .O(\a_assign_reg_14935[0]_i_77_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_78 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_107_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_106_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_105_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_104_out),
        .O(\a_assign_reg_14935[0]_i_78_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_79 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_111_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_110_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_109_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_108_out),
        .O(\a_assign_reg_14935[0]_i_79_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_80 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_83_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_82_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_81_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_80_out),
        .O(\a_assign_reg_14935[0]_i_80_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_81 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_87_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_86_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_85_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_84_out),
        .O(\a_assign_reg_14935[0]_i_81_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_82 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_91_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_90_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_89_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_88_out),
        .O(\a_assign_reg_14935[0]_i_82_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_83 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_95_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_94_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_93_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_92_out),
        .O(\a_assign_reg_14935[0]_i_83_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_84 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_67_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_66_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_65_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_64_out),
        .O(\a_assign_reg_14935[0]_i_84_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_85 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_71_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_70_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_69_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_68_out),
        .O(\a_assign_reg_14935[0]_i_85_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_86 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_75_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_74_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_73_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_72_out),
        .O(\a_assign_reg_14935[0]_i_86_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_87 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_79_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_78_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_77_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_76_out),
        .O(\a_assign_reg_14935[0]_i_87_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_88 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_179_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_178_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_177_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_176_out),
        .O(\a_assign_reg_14935[0]_i_88_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_89 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_183_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_182_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_181_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_180_out),
        .O(\a_assign_reg_14935[0]_i_89_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_90 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_187_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_186_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_185_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_184_out),
        .O(\a_assign_reg_14935[0]_i_90_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_91 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_191_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_190_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_189_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_188_out),
        .O(\a_assign_reg_14935[0]_i_91_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_92 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_163_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_162_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_161_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_160_out),
        .O(\a_assign_reg_14935[0]_i_92_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_93 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_167_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_166_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_165_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_164_out),
        .O(\a_assign_reg_14935[0]_i_93_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_94 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_171_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_170_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_169_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_168_out),
        .O(\a_assign_reg_14935[0]_i_94_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_95 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_175_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_174_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_173_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_172_out),
        .O(\a_assign_reg_14935[0]_i_95_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_96 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_147_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_146_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_145_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_144_out),
        .O(\a_assign_reg_14935[0]_i_96_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_97 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_151_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_150_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_149_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_148_out),
        .O(\a_assign_reg_14935[0]_i_97_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_98 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_155_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_154_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_153_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_152_out),
        .O(\a_assign_reg_14935[0]_i_98_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_assign_reg_14935[0]_i_99 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_159_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_158_out),
        .I2(\a_assign_reg_14935_reg[0] [1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_157_out),
        .I4(\a_assign_reg_14935_reg[0] [0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_156_out),
        .O(\a_assign_reg_14935[0]_i_99_n_4 ));
  MUXF8 \a_assign_reg_14935_reg[0]_i_1 
       (.I0(\a_assign_reg_14935_reg[0]_i_2_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_3_n_4 ),
        .O(dout_tmp),
        .S(\a_assign_reg_14935_reg[0] [7]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_10 
       (.I0(\a_assign_reg_14935_reg[0]_i_28_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_29_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_10_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_11 
       (.I0(\a_assign_reg_14935_reg[0]_i_30_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_31_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_11_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_12 
       (.I0(\a_assign_reg_14935_reg[0]_i_32_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_33_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_12_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_13 
       (.I0(\a_assign_reg_14935_reg[0]_i_34_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_35_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_13_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_14 
       (.I0(\a_assign_reg_14935_reg[0]_i_36_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_37_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_14_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_15 
       (.I0(\a_assign_reg_14935_reg[0]_i_38_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_39_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_15_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_16 
       (.I0(\a_assign_reg_14935_reg[0]_i_40_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_41_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_16_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_17 
       (.I0(\a_assign_reg_14935_reg[0]_i_42_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_43_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_17_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_18 
       (.I0(\a_assign_reg_14935_reg[0]_i_44_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_45_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_18_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_19 
       (.I0(\a_assign_reg_14935_reg[0]_i_46_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_47_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_19_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_2 
       (.I0(\a_assign_reg_14935[0]_i_4_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_5_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_2_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [6]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_20 
       (.I0(\a_assign_reg_14935_reg[0]_i_48_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_49_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_20_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_21 
       (.I0(\a_assign_reg_14935_reg[0]_i_50_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_51_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_21_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_22 
       (.I0(\a_assign_reg_14935_reg[0]_i_52_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_53_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_22_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_23 
       (.I0(\a_assign_reg_14935_reg[0]_i_54_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_55_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_23_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_24 
       (.I0(\a_assign_reg_14935[0]_i_56_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_57_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_24_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_25 
       (.I0(\a_assign_reg_14935[0]_i_58_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_59_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_25_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_26 
       (.I0(\a_assign_reg_14935[0]_i_60_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_61_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_26_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_27 
       (.I0(\a_assign_reg_14935[0]_i_62_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_63_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_27_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_28 
       (.I0(\a_assign_reg_14935[0]_i_64_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_65_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_28_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_29 
       (.I0(\a_assign_reg_14935[0]_i_66_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_67_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_29_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_3 
       (.I0(\a_assign_reg_14935[0]_i_6_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_7_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_3_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [6]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_30 
       (.I0(\a_assign_reg_14935[0]_i_68_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_69_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_30_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_31 
       (.I0(\a_assign_reg_14935[0]_i_70_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_71_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_31_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_32 
       (.I0(\a_assign_reg_14935[0]_i_72_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_73_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_32_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_33 
       (.I0(\a_assign_reg_14935[0]_i_74_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_75_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_33_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_34 
       (.I0(\a_assign_reg_14935[0]_i_76_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_77_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_34_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_35 
       (.I0(\a_assign_reg_14935[0]_i_78_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_79_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_35_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_36 
       (.I0(\a_assign_reg_14935[0]_i_80_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_81_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_36_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_37 
       (.I0(\a_assign_reg_14935[0]_i_82_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_83_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_37_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_38 
       (.I0(\a_assign_reg_14935[0]_i_84_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_85_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_38_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_39 
       (.I0(\a_assign_reg_14935[0]_i_86_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_87_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_39_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_40 
       (.I0(\a_assign_reg_14935[0]_i_88_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_89_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_40_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_41 
       (.I0(\a_assign_reg_14935[0]_i_90_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_91_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_41_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_42 
       (.I0(\a_assign_reg_14935[0]_i_92_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_93_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_42_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_43 
       (.I0(\a_assign_reg_14935[0]_i_94_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_95_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_43_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_44 
       (.I0(\a_assign_reg_14935[0]_i_96_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_97_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_44_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_45 
       (.I0(\a_assign_reg_14935[0]_i_98_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_99_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_45_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_46 
       (.I0(\a_assign_reg_14935[0]_i_100_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_101_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_46_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_47 
       (.I0(\a_assign_reg_14935[0]_i_102_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_103_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_47_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_48 
       (.I0(\a_assign_reg_14935[0]_i_104_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_105_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_48_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_49 
       (.I0(\a_assign_reg_14935[0]_i_106_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_107_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_49_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_50 
       (.I0(\a_assign_reg_14935[0]_i_108_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_109_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_50_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_51 
       (.I0(\a_assign_reg_14935[0]_i_110_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_111_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_51_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_52 
       (.I0(\a_assign_reg_14935[0]_i_112_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_113_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_52_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_53 
       (.I0(\a_assign_reg_14935[0]_i_114_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_115_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_53_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_54 
       (.I0(\a_assign_reg_14935[0]_i_116_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_117_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_54_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF7 \a_assign_reg_14935_reg[0]_i_55 
       (.I0(\a_assign_reg_14935[0]_i_118_n_4 ),
        .I1(\a_assign_reg_14935[0]_i_119_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_55_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [2]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_8 
       (.I0(\a_assign_reg_14935_reg[0]_i_24_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_25_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_8_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  MUXF8 \a_assign_reg_14935_reg[0]_i_9 
       (.I0(\a_assign_reg_14935_reg[0]_i_26_n_4 ),
        .I1(\a_assign_reg_14935_reg[0]_i_27_n_4 ),
        .O(\a_assign_reg_14935_reg[0]_i_9_n_4 ),
        .S(\a_assign_reg_14935_reg[0] [3]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_11 flow_control_loop_pipe_sequential_init_U
       (.D(p_0_in),
        .E(i_fu_1068),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_6),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (D),
        .\ap_CS_fsm_reg[2]_0 (E),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .\i_fu_1068_reg[0] (ap_enable_reg_pp0_iter1),
        .\i_fu_1068_reg[5] (\i_fu_1068[5]_i_2_n_4 ),
        .\i_fu_1068_reg[6] (\i_fu_1068[6]_i_2_n_4 ),
        .\i_fu_1068_reg[7] (add_ln103_fu_3924_p2),
        .\i_fu_1068_reg[8] ({\i_fu_1068_reg_n_4_[8] ,\i_fu_1068_reg_n_4_[7] ,\i_fu_1068_reg_n_4_[6] ,\i_fu_1068_reg_n_4_[5] ,\i_fu_1068_reg_n_4_[4] ,\i_fu_1068_reg_n_4_[3] ,\i_fu_1068_reg_n_4_[2] ,\i_fu_1068_reg_n_4_[1] ,\i_fu_1068_reg_n_4_[0] }),
        .\i_fu_1068_reg[8]_0 (\i_fu_1068[8]_i_5_n_4 ),
        .\i_fu_1068_reg[8]_i_4_0 (\i_fu_1068_reg[8]_i_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_1068[5]_i_2 
       (.I0(\i_fu_1068_reg_n_4_[0] ),
        .I1(\i_fu_1068_reg_n_4_[1] ),
        .O(\i_fu_1068[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_fu_1068[6]_i_2 
       (.I0(\i_fu_1068_reg_n_4_[4] ),
        .I1(\i_fu_1068_reg_n_4_[2] ),
        .I2(\i_fu_1068_reg_n_4_[0] ),
        .I3(\i_fu_1068_reg_n_4_[1] ),
        .I4(\i_fu_1068_reg_n_4_[3] ),
        .I5(\i_fu_1068_reg_n_4_[5] ),
        .O(\i_fu_1068[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \i_fu_1068[8]_i_5 
       (.I0(\i_fu_1068_reg_n_4_[5] ),
        .I1(\i_fu_1068_reg_n_4_[3] ),
        .I2(\i_fu_1068[5]_i_2_n_4 ),
        .I3(\i_fu_1068_reg_n_4_[2] ),
        .I4(\i_fu_1068_reg_n_4_[4] ),
        .I5(\i_fu_1068_reg_n_4_[6] ),
        .O(\i_fu_1068[8]_i_5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_1068_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_1068),
        .D(add_ln103_fu_3924_p2[0]),
        .Q(\i_fu_1068_reg_n_4_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_1068_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_1068),
        .D(add_ln103_fu_3924_p2[1]),
        .Q(\i_fu_1068_reg_n_4_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_1068_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_1068),
        .D(add_ln103_fu_3924_p2[2]),
        .Q(\i_fu_1068_reg_n_4_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_1068_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_1068),
        .D(add_ln103_fu_3924_p2[3]),
        .Q(\i_fu_1068_reg_n_4_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_1068_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_1068),
        .D(add_ln103_fu_3924_p2[4]),
        .Q(\i_fu_1068_reg_n_4_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_1068_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_1068),
        .D(add_ln103_fu_3924_p2[5]),
        .Q(\i_fu_1068_reg_n_4_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_1068_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_1068),
        .D(add_ln103_fu_3924_p2[6]),
        .Q(\i_fu_1068_reg_n_4_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_1068_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_1068),
        .D(add_ln103_fu_3924_p2[7]),
        .Q(\i_fu_1068_reg_n_4_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_1068_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_1068),
        .D(add_ln103_fu_3924_p2[8]),
        .Q(\i_fu_1068_reg_n_4_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \trunc_ln103_reg_7803_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(trunc_ln103_reg_7803[0]),
        .R(1'b0));
  FDRE \trunc_ln103_reg_7803_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(trunc_ln103_reg_7803[1]),
        .R(1'b0));
  FDRE \trunc_ln103_reg_7803_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(trunc_ln103_reg_7803[2]),
        .R(1'b0));
  FDRE \trunc_ln103_reg_7803_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(trunc_ln103_reg_7803[3]),
        .R(1'b0));
  FDRE \trunc_ln103_reg_7803_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(trunc_ln103_reg_7803[4]),
        .R(1'b0));
  FDRE \trunc_ln103_reg_7803_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(trunc_ln103_reg_7803[5]),
        .R(1'b0));
  FDRE \trunc_ln103_reg_7803_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(trunc_ln103_reg_7803[6]),
        .R(1'b0));
  FDRE \trunc_ln103_reg_7803_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(trunc_ln103_reg_7803[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_feedforward_Pipeline_VITIS_LOOP_113_2" *) 
module bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_113_2
   (\X_size_read_reg_14084_reg[0] ,
    D,
    CO,
    WEA,
    \icmp_ln113_reg_196_pp0_iter1_reg_reg[0]_0 ,
    layer1_activations_ce0,
    DIADI,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[4] ,
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0,
    ADDRBWRADDR,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
    Q,
    colsW1_read_reg_14076,
    ap_rst_n,
    ram_reg,
    ram_reg_0,
    trunc_ln51_reg_14917,
    E,
    \ap_CS_fsm_reg[16]_i_2 ,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
    ram_reg_1,
    sub_ln116_1_fu_178_p2,
    sub_ln116_fu_167_p20_out);
  output \X_size_read_reg_14084_reg[0] ;
  output [1:0]D;
  output [0:0]CO;
  output [0:0]WEA;
  output [0:0]\icmp_ln113_reg_196_pp0_iter1_reg_reg[0]_0 ;
  output layer1_activations_ce0;
  output [31:0]DIADI;
  output [30:0]\ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[4] ;
  output [5:0]grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0;
  output [5:0]ADDRBWRADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg;
  input [0:0]Q;
  input [30:0]colsW1_read_reg_14076;
  input ap_rst_n;
  input [3:0]ram_reg;
  input [0:0]ram_reg_0;
  input trunc_ln51_reg_14917;
  input [0:0]E;
  input [30:0]\ap_CS_fsm_reg[16]_i_2 ;
  input grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg;
  input [8:0]ram_reg_1;
  input [30:0]sub_ln116_1_fu_178_p2;
  input [30:0]sub_ln116_fu_167_p20_out;

  wire [5:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [31:0]DIADI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire \X_size_read_reg_14084_reg[0] ;
  wire [31:1]add_ln113_fu_150_p2;
  wire [30:0]\ap_CS_fsm_reg[16] ;
  wire [30:0]\ap_CS_fsm_reg[16]_i_2 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_condition_242;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]colsW1_read_reg_14076;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg;
  wire [31:1]grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_ce0;
  wire [31:0]grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg;
  wire \i_1_fu_42_reg_n_4_[10] ;
  wire \i_1_fu_42_reg_n_4_[11] ;
  wire \i_1_fu_42_reg_n_4_[12] ;
  wire \i_1_fu_42_reg_n_4_[13] ;
  wire \i_1_fu_42_reg_n_4_[14] ;
  wire \i_1_fu_42_reg_n_4_[15] ;
  wire \i_1_fu_42_reg_n_4_[16] ;
  wire \i_1_fu_42_reg_n_4_[17] ;
  wire \i_1_fu_42_reg_n_4_[18] ;
  wire \i_1_fu_42_reg_n_4_[19] ;
  wire \i_1_fu_42_reg_n_4_[1] ;
  wire \i_1_fu_42_reg_n_4_[20] ;
  wire \i_1_fu_42_reg_n_4_[21] ;
  wire \i_1_fu_42_reg_n_4_[22] ;
  wire \i_1_fu_42_reg_n_4_[23] ;
  wire \i_1_fu_42_reg_n_4_[24] ;
  wire \i_1_fu_42_reg_n_4_[25] ;
  wire \i_1_fu_42_reg_n_4_[26] ;
  wire \i_1_fu_42_reg_n_4_[27] ;
  wire \i_1_fu_42_reg_n_4_[28] ;
  wire \i_1_fu_42_reg_n_4_[29] ;
  wire \i_1_fu_42_reg_n_4_[2] ;
  wire \i_1_fu_42_reg_n_4_[30] ;
  wire \i_1_fu_42_reg_n_4_[31] ;
  wire \i_1_fu_42_reg_n_4_[3] ;
  wire \i_1_fu_42_reg_n_4_[4] ;
  wire \i_1_fu_42_reg_n_4_[5] ;
  wire \i_1_fu_42_reg_n_4_[6] ;
  wire \i_1_fu_42_reg_n_4_[7] ;
  wire \i_1_fu_42_reg_n_4_[8] ;
  wire \i_1_fu_42_reg_n_4_[9] ;
  wire icmp_ln113_1_fu_144_p2;
  wire icmp_ln113_1_reg_206;
  wire icmp_ln113_1_reg_206_pp0_iter1_reg;
  wire icmp_ln113_fu_104_p2;
  wire icmp_ln113_reg_196;
  wire icmp_ln113_reg_196_pp0_iter1_reg;
  wire [0:0]\icmp_ln113_reg_196_pp0_iter1_reg_reg[0]_0 ;
  wire [5:0]layer1_activations_addr_reg_200;
  wire layer1_activations_ce0;
  wire [3:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire [30:0]sub_ln116_1_fu_178_p2;
  wire [30:0]sub_ln116_fu_167_p20_out;
  wire trunc_ln51_reg_14917;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_ce0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_10 flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CO(icmp_ln113_1_fu_144_p2),
        .D(add_ln113_fu_150_p2),
        .E(ap_condition_242),
        .Q({\i_1_fu_42_reg_n_4_[31] ,\i_1_fu_42_reg_n_4_[30] ,\i_1_fu_42_reg_n_4_[29] ,\i_1_fu_42_reg_n_4_[28] ,\i_1_fu_42_reg_n_4_[27] ,\i_1_fu_42_reg_n_4_[26] ,\i_1_fu_42_reg_n_4_[25] ,\i_1_fu_42_reg_n_4_[24] ,\i_1_fu_42_reg_n_4_[23] ,\i_1_fu_42_reg_n_4_[22] ,\i_1_fu_42_reg_n_4_[21] ,\i_1_fu_42_reg_n_4_[20] ,\i_1_fu_42_reg_n_4_[19] ,\i_1_fu_42_reg_n_4_[18] ,\i_1_fu_42_reg_n_4_[17] ,\i_1_fu_42_reg_n_4_[16] ,\i_1_fu_42_reg_n_4_[15] ,\i_1_fu_42_reg_n_4_[14] ,\i_1_fu_42_reg_n_4_[13] ,\i_1_fu_42_reg_n_4_[12] ,\i_1_fu_42_reg_n_4_[11] ,\i_1_fu_42_reg_n_4_[10] ,\i_1_fu_42_reg_n_4_[9] ,\i_1_fu_42_reg_n_4_[8] ,\i_1_fu_42_reg_n_4_[7] ,\i_1_fu_42_reg_n_4_[6] ,\i_1_fu_42_reg_n_4_[5] ,\i_1_fu_42_reg_n_4_[4] ,\i_1_fu_42_reg_n_4_[3] ,\i_1_fu_42_reg_n_4_[2] ,\i_1_fu_42_reg_n_4_[1] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_39),
        .\ap_CS_fsm_reg[16] (D),
        .\ap_CS_fsm_reg[16]_i_2_0 (\ap_CS_fsm_reg[16]_i_2 ),
        .\ap_CS_fsm_reg[17] ({ram_reg[2],ram_reg[0]}),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colsW1_read_reg_14076(colsW1_read_reg_14076),
        .\colsW1_read_reg_14076_reg[30] (CO),
        .grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready),
        .grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .\i_1_fu_42_reg[30] (icmp_ln113_fu_104_p2));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[10]),
        .Q(\i_1_fu_42_reg_n_4_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[11]),
        .Q(\i_1_fu_42_reg_n_4_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[12]),
        .Q(\i_1_fu_42_reg_n_4_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[13]),
        .Q(\i_1_fu_42_reg_n_4_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[14]),
        .Q(\i_1_fu_42_reg_n_4_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[15]),
        .Q(\i_1_fu_42_reg_n_4_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[16]),
        .Q(\i_1_fu_42_reg_n_4_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[17]),
        .Q(\i_1_fu_42_reg_n_4_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[18]),
        .Q(\i_1_fu_42_reg_n_4_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[19]),
        .Q(\i_1_fu_42_reg_n_4_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[1]),
        .Q(\i_1_fu_42_reg_n_4_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[20]),
        .Q(\i_1_fu_42_reg_n_4_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[21]),
        .Q(\i_1_fu_42_reg_n_4_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[22]),
        .Q(\i_1_fu_42_reg_n_4_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[23]),
        .Q(\i_1_fu_42_reg_n_4_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[24]),
        .Q(\i_1_fu_42_reg_n_4_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[25]),
        .Q(\i_1_fu_42_reg_n_4_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[26]),
        .Q(\i_1_fu_42_reg_n_4_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[27]),
        .Q(\i_1_fu_42_reg_n_4_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[28]),
        .Q(\i_1_fu_42_reg_n_4_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[29]),
        .Q(\i_1_fu_42_reg_n_4_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[2]),
        .Q(\i_1_fu_42_reg_n_4_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[30]),
        .Q(\i_1_fu_42_reg_n_4_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[31]),
        .Q(\i_1_fu_42_reg_n_4_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[3]),
        .Q(\i_1_fu_42_reg_n_4_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[4]),
        .Q(\i_1_fu_42_reg_n_4_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[5]),
        .Q(\i_1_fu_42_reg_n_4_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[6]),
        .Q(\i_1_fu_42_reg_n_4_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[7]),
        .Q(\i_1_fu_42_reg_n_4_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[8]),
        .Q(\i_1_fu_42_reg_n_4_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_42_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_242),
        .D(add_ln113_fu_150_p2[9]),
        .Q(\i_1_fu_42_reg_n_4_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \icmp_ln113_1_reg_206_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln113_1_reg_206),
        .Q(icmp_ln113_1_reg_206_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln113_1_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln113_1_fu_144_p2),
        .Q(icmp_ln113_1_reg_206),
        .R(1'b0));
  FDRE \icmp_ln113_reg_196_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln113_reg_196),
        .Q(icmp_ln113_reg_196_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln113_reg_196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln113_fu_104_p2),
        .Q(icmp_ln113_reg_196),
        .R(1'b0));
  FDRE \layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_200[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[0]),
        .R(1'b0));
  FDRE \layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_200[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[1]),
        .R(1'b0));
  FDRE \layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_200[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[2]),
        .R(1'b0));
  FDRE \layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_200[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[3]),
        .R(1'b0));
  FDRE \layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_200[4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[4]),
        .R(1'b0));
  FDRE \layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_200[5]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[5]),
        .R(1'b0));
  FDRE \layer1_activations_2_addr_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_42_reg_n_4_[1] ),
        .Q(layer1_activations_addr_reg_200[0]),
        .R(ap_loop_init));
  FDRE \layer1_activations_2_addr_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_42_reg_n_4_[2] ),
        .Q(layer1_activations_addr_reg_200[1]),
        .R(ap_loop_init));
  FDRE \layer1_activations_2_addr_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_42_reg_n_4_[3] ),
        .Q(layer1_activations_addr_reg_200[2]),
        .R(ap_loop_init));
  FDRE \layer1_activations_2_addr_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_42_reg_n_4_[4] ),
        .Q(layer1_activations_addr_reg_200[3]),
        .R(ap_loop_init));
  FDRE \layer1_activations_2_addr_reg_210_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_42_reg_n_4_[5] ),
        .Q(layer1_activations_addr_reg_200[4]),
        .R(ap_loop_init));
  FDRE \layer1_activations_2_addr_reg_210_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_42_reg_n_4_[6] ),
        .Q(layer1_activations_addr_reg_200[5]),
        .R(ap_loop_init));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[23]),
        .O(DIADI[23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[22]),
        .O(DIADI[22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[21]),
        .O(DIADI[21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[20]),
        .O(DIADI[20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[19]),
        .O(DIADI[19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[18]),
        .O(DIADI[18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[31]),
        .O(\ap_CS_fsm_reg[16] [30]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[17]),
        .O(DIADI[17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[30]),
        .O(\ap_CS_fsm_reg[16] [29]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[16]),
        .O(DIADI[16]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[29]),
        .O(\ap_CS_fsm_reg[16] [28]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[15]),
        .O(DIADI[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[28]),
        .O(\ap_CS_fsm_reg[16] [27]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[14]),
        .O(DIADI[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[27]),
        .O(\ap_CS_fsm_reg[16] [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .I1(ram_reg[3]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_ce0),
        .I3(ram_reg[2]),
        .I4(ram_reg[1]),
        .O(layer1_activations_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[13]),
        .O(DIADI[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[26]),
        .O(\ap_CS_fsm_reg[16] [25]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[12]),
        .O(DIADI[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[25]),
        .O(\ap_CS_fsm_reg[16] [24]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[11]),
        .O(DIADI[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[24]),
        .O(\ap_CS_fsm_reg[16] [23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[10]),
        .O(DIADI[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[23]),
        .O(\ap_CS_fsm_reg[16] [22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[9]),
        .O(DIADI[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[22]),
        .O(\ap_CS_fsm_reg[16] [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_25__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[8]),
        .I1(ram_reg_1[8]),
        .I2(ram_reg[2]),
        .O(DIADI[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[21]),
        .O(\ap_CS_fsm_reg[16] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_26__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[7]),
        .I1(ram_reg_1[7]),
        .I2(ram_reg[2]),
        .O(DIADI[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[20]),
        .O(\ap_CS_fsm_reg[16] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_27__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[6]),
        .I1(ram_reg_1[6]),
        .I2(ram_reg[2]),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[19]),
        .O(\ap_CS_fsm_reg[16] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_28__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[5]),
        .I1(ram_reg_1[5]),
        .I2(ram_reg[2]),
        .O(DIADI[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[18]),
        .O(\ap_CS_fsm_reg[16] [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_29__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[4]),
        .I1(ram_reg_1[4]),
        .I2(ram_reg[2]),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[17]),
        .O(\ap_CS_fsm_reg[16] [16]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__4
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[31]),
        .O(DIADI[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_30__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[3]),
        .I1(ram_reg_1[3]),
        .I2(ram_reg[2]),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[16]),
        .O(\ap_CS_fsm_reg[16] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_31__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[2]),
        .I1(ram_reg_1[2]),
        .I2(ram_reg[2]),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_31__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[15]),
        .O(\ap_CS_fsm_reg[16] [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_32__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[1]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg[2]),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_32__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[14]),
        .O(\ap_CS_fsm_reg[16] [13]));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    ram_reg_i_33__1
       (.I0(icmp_ln113_reg_196_pp0_iter1_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_ce0),
        .I2(icmp_ln113_1_reg_206_pp0_iter1_reg),
        .I3(ram_reg[2]),
        .I4(E),
        .I5(trunc_ln51_reg_14917),
        .O(\icmp_ln113_reg_196_pp0_iter1_reg_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_33__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[13]),
        .O(\ap_CS_fsm_reg[16] [12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34__2
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[12]),
        .O(\ap_CS_fsm_reg[16] [11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35__1
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[11]),
        .O(\ap_CS_fsm_reg[16] [10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_36__1
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[10]),
        .O(\ap_CS_fsm_reg[16] [9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_37__1
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[9]),
        .O(\ap_CS_fsm_reg[16] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_38__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[8]),
        .I1(ram_reg_1[8]),
        .I2(ram_reg[2]),
        .O(\ap_CS_fsm_reg[16] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_39__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[7]),
        .I1(ram_reg_1[7]),
        .I2(ram_reg[2]),
        .O(\ap_CS_fsm_reg[16] [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[30]),
        .O(DIADI[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_40__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[6]),
        .I1(ram_reg_1[6]),
        .I2(ram_reg[2]),
        .O(\ap_CS_fsm_reg[16] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_41__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[5]),
        .I1(ram_reg_1[5]),
        .I2(ram_reg[2]),
        .O(\ap_CS_fsm_reg[16] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_42__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[4]),
        .I1(ram_reg_1[4]),
        .I2(ram_reg[2]),
        .O(\ap_CS_fsm_reg[16] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_43__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[3]),
        .I1(ram_reg_1[3]),
        .I2(ram_reg[2]),
        .O(\ap_CS_fsm_reg[16] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_44__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[2]),
        .I1(ram_reg_1[2]),
        .I2(ram_reg[2]),
        .O(\ap_CS_fsm_reg[16] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_45__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[1]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg[2]),
        .O(\ap_CS_fsm_reg[16] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_46__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[0]),
        .I1(ram_reg_1[0]),
        .I2(ram_reg[2]),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    ram_reg_i_47__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_ce0),
        .I1(icmp_ln113_reg_196_pp0_iter1_reg),
        .I2(ram_reg[2]),
        .I3(ram_reg_0),
        .I4(ram_reg[1]),
        .I5(trunc_ln51_reg_14917),
        .O(WEA));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[29]),
        .O(DIADI[29]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[28]),
        .O(DIADI[28]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[27]),
        .O(DIADI[27]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[26]),
        .O(DIADI[26]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[25]),
        .O(DIADI[25]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9__5
       (.I0(ram_reg[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[24]),
        .O(DIADI[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln116_1_reg_221[4]_i_2 
       (.I0(Q),
        .O(\X_size_read_reg_14084_reg[0] ));
  FDRE \sub_ln116_1_reg_221_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[9]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[10]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[10]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[11]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[11]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[12]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[12]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[13]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[13]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[14]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[14]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[15]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[15]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[16]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[16]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[17]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[17]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[18]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[18]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[19]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[1]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[19]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[20]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[20]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[21]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[21]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[22]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[22]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[23]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[23]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[24]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[24]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[25]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[25]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[26]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[26]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[27]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[27]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[28]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[28]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[29]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[2]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[29]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[30]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[30]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[31]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[3]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[4]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[5]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[5]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[6]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[6]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[7]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[7]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[8]),
        .R(1'b0));
  FDRE \sub_ln116_1_reg_221_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_1_fu_178_p2[8]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0[9]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[0]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[9]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[10]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[10]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[11]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[11]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[12]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[12]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[13]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[13]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[14]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[14]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[15]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[15]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[16]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[16]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[17]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[17]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[18]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[18]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[19]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[1]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[19]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[20]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[20]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[21]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[21]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[22]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[22]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[23]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[23]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[24]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[24]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[25]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[25]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[26]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[26]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[27]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[27]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[28]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[28]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[29]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[2]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[29]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[30]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[30]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[31]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[3]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[4]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[5]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[5]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[6]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[6]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[7]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[7]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[8]),
        .R(1'b0));
  FDRE \sub_ln116_reg_216_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln116_fu_167_p20_out[8]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_feedforward_Pipeline_VITIS_LOOP_126_3" *) 
module bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_126_3
   (grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out,
    \trunc_ln126_1_reg_3999_reg[0]_0 ,
    ADDRARDADDR,
    D,
    \colsW1_read_reg_14076_reg[30] ,
    \ap_CS_fsm_reg[17] ,
    ap_clk,
    ap_rst_n_inv,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
    CO,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0,
    zext_ln51_reg_14912,
    colsW1_read_reg_14076,
    ap_rst_n);
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out;
  output \trunc_ln126_1_reg_3999_reg[0]_0 ;
  output [5:0]ADDRARDADDR;
  output [1:0]D;
  output [0:0]\colsW1_read_reg_14076_reg[30] ;
  output \ap_CS_fsm_reg[17] ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg;
  input [0:0]CO;
  input [3:0]Q;
  input [5:0]grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0;
  input [5:0]zext_ln51_reg_14912;
  input [31:0]colsW1_read_reg_14076;
  input ap_rst_n;

  wire [5:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]Q;
  wire [7:0]add_ln126_fu_2012_p2;
  wire \ap_CS_fsm_reg[17] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_i;
  wire [31:0]colsW1_read_reg_14076;
  wire [0:0]\colsW1_read_reg_14076_reg[30] ;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out;
  wire i_2_fu_5500;
  wire \i_2_fu_550_reg_n_4_[0] ;
  wire \i_2_fu_550_reg_n_4_[1] ;
  wire \i_2_fu_550_reg_n_4_[2] ;
  wire \i_2_fu_550_reg_n_4_[3] ;
  wire \i_2_fu_550_reg_n_4_[4] ;
  wire \i_2_fu_550_reg_n_4_[5] ;
  wire \i_2_fu_550_reg_n_4_[6] ;
  wire \i_2_fu_550_reg_n_4_[7] ;
  wire \layer1_quant_100_fu_954[0]_i_1_n_4 ;
  wire \layer1_quant_101_fu_958[0]_i_1_n_4 ;
  wire \layer1_quant_101_fu_958[0]_i_2_n_4 ;
  wire \layer1_quant_102_fu_962[0]_i_1_n_4 ;
  wire \layer1_quant_103_fu_966[0]_i_1_n_4 ;
  wire \layer1_quant_103_fu_966[0]_i_2_n_4 ;
  wire \layer1_quant_104_fu_970[0]_i_1_n_4 ;
  wire \layer1_quant_105_fu_974[0]_i_1_n_4 ;
  wire \layer1_quant_105_fu_974[0]_i_2_n_4 ;
  wire \layer1_quant_106_fu_978[0]_i_1_n_4 ;
  wire \layer1_quant_107_fu_982[0]_i_1_n_4 ;
  wire \layer1_quant_107_fu_982[0]_i_2_n_4 ;
  wire \layer1_quant_108_fu_986[0]_i_1_n_4 ;
  wire \layer1_quant_109_fu_990[0]_i_1_n_4 ;
  wire \layer1_quant_109_fu_990[0]_i_2_n_4 ;
  wire \layer1_quant_10_fu_594[0]_i_1_n_4 ;
  wire \layer1_quant_110_fu_994[0]_i_1_n_4 ;
  wire \layer1_quant_111_fu_998[0]_i_1_n_4 ;
  wire \layer1_quant_111_fu_998[0]_i_2_n_4 ;
  wire \layer1_quant_112_fu_1002[0]_i_1_n_4 ;
  wire \layer1_quant_113_fu_1006[0]_i_1_n_4 ;
  wire \layer1_quant_113_fu_1006[0]_i_2_n_4 ;
  wire \layer1_quant_114_fu_1010[0]_i_1_n_4 ;
  wire \layer1_quant_115_fu_1014[0]_i_1_n_4 ;
  wire \layer1_quant_115_fu_1014[0]_i_2_n_4 ;
  wire \layer1_quant_116_fu_1018[0]_i_1_n_4 ;
  wire \layer1_quant_117_fu_1022[0]_i_1_n_4 ;
  wire \layer1_quant_117_fu_1022[0]_i_2_n_4 ;
  wire \layer1_quant_118_fu_1026[0]_i_1_n_4 ;
  wire \layer1_quant_119_fu_1030[0]_i_1_n_4 ;
  wire \layer1_quant_119_fu_1030[0]_i_2_n_4 ;
  wire \layer1_quant_11_fu_598[0]_i_1_n_4 ;
  wire \layer1_quant_120_fu_1034[0]_i_1_n_4 ;
  wire \layer1_quant_121_fu_1038[0]_i_1_n_4 ;
  wire \layer1_quant_121_fu_1038[0]_i_2_n_4 ;
  wire \layer1_quant_122_fu_1042[0]_i_1_n_4 ;
  wire \layer1_quant_123_fu_1046[0]_i_1_n_4 ;
  wire \layer1_quant_123_fu_1046[0]_i_2_n_4 ;
  wire \layer1_quant_124_fu_1050[0]_i_1_n_4 ;
  wire \layer1_quant_125_fu_1054[0]_i_1_n_4 ;
  wire \layer1_quant_125_fu_1054[0]_i_2_n_4 ;
  wire \layer1_quant_126_fu_1058[0]_i_1_n_4 ;
  wire \layer1_quant_126_fu_1058[0]_i_2_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_1_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_3_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_4_n_4 ;
  wire \layer1_quant_12_fu_602[0]_i_1_n_4 ;
  wire \layer1_quant_13_fu_606[0]_i_1_n_4 ;
  wire \layer1_quant_14_fu_610[0]_i_1_n_4 ;
  wire \layer1_quant_15_fu_614[0]_i_1_n_4 ;
  wire \layer1_quant_16_fu_618[0]_i_1_n_4 ;
  wire \layer1_quant_17_fu_622[0]_i_1_n_4 ;
  wire \layer1_quant_18_fu_626[0]_i_1_n_4 ;
  wire \layer1_quant_19_fu_630[0]_i_1_n_4 ;
  wire \layer1_quant_1_fu_558[0]_i_1_n_4 ;
  wire \layer1_quant_20_fu_634[0]_i_1_n_4 ;
  wire \layer1_quant_21_fu_638[0]_i_1_n_4 ;
  wire \layer1_quant_22_fu_642[0]_i_1_n_4 ;
  wire \layer1_quant_23_fu_646[0]_i_1_n_4 ;
  wire \layer1_quant_24_fu_650[0]_i_1_n_4 ;
  wire \layer1_quant_25_fu_654[0]_i_1_n_4 ;
  wire \layer1_quant_26_fu_658[0]_i_1_n_4 ;
  wire \layer1_quant_27_fu_662[0]_i_1_n_4 ;
  wire \layer1_quant_28_fu_666[0]_i_1_n_4 ;
  wire \layer1_quant_29_fu_670[0]_i_1_n_4 ;
  wire \layer1_quant_2_fu_562[0]_i_1_n_4 ;
  wire \layer1_quant_30_fu_674[0]_i_1_n_4 ;
  wire \layer1_quant_30_fu_674[0]_i_2_n_4 ;
  wire \layer1_quant_31_fu_678[0]_i_1_n_4 ;
  wire \layer1_quant_31_fu_678[0]_i_2_n_4 ;
  wire \layer1_quant_32_fu_682[0]_i_1_n_4 ;
  wire \layer1_quant_33_fu_686[0]_i_1_n_4 ;
  wire \layer1_quant_34_fu_690[0]_i_1_n_4 ;
  wire \layer1_quant_35_fu_694[0]_i_1_n_4 ;
  wire \layer1_quant_36_fu_698[0]_i_1_n_4 ;
  wire \layer1_quant_37_fu_702[0]_i_1_n_4 ;
  wire \layer1_quant_38_fu_706[0]_i_1_n_4 ;
  wire \layer1_quant_39_fu_710[0]_i_1_n_4 ;
  wire \layer1_quant_3_fu_566[0]_i_1_n_4 ;
  wire \layer1_quant_40_fu_714[0]_i_1_n_4 ;
  wire \layer1_quant_41_fu_718[0]_i_1_n_4 ;
  wire \layer1_quant_42_fu_722[0]_i_1_n_4 ;
  wire \layer1_quant_43_fu_726[0]_i_1_n_4 ;
  wire \layer1_quant_44_fu_730[0]_i_1_n_4 ;
  wire \layer1_quant_45_fu_734[0]_i_1_n_4 ;
  wire \layer1_quant_46_fu_738[0]_i_1_n_4 ;
  wire \layer1_quant_47_fu_742[0]_i_1_n_4 ;
  wire \layer1_quant_48_fu_746[0]_i_1_n_4 ;
  wire \layer1_quant_49_fu_750[0]_i_1_n_4 ;
  wire \layer1_quant_4_fu_570[0]_i_1_n_4 ;
  wire \layer1_quant_50_fu_754[0]_i_1_n_4 ;
  wire \layer1_quant_51_fu_758[0]_i_1_n_4 ;
  wire \layer1_quant_52_fu_762[0]_i_1_n_4 ;
  wire \layer1_quant_53_fu_766[0]_i_1_n_4 ;
  wire \layer1_quant_54_fu_770[0]_i_1_n_4 ;
  wire \layer1_quant_55_fu_774[0]_i_1_n_4 ;
  wire \layer1_quant_56_fu_778[0]_i_1_n_4 ;
  wire \layer1_quant_57_fu_782[0]_i_1_n_4 ;
  wire \layer1_quant_58_fu_786[0]_i_1_n_4 ;
  wire \layer1_quant_59_fu_790[0]_i_1_n_4 ;
  wire \layer1_quant_5_fu_574[0]_i_1_n_4 ;
  wire \layer1_quant_60_fu_794[0]_i_1_n_4 ;
  wire \layer1_quant_61_fu_798[0]_i_1_n_4 ;
  wire \layer1_quant_62_fu_802[0]_i_1_n_4 ;
  wire \layer1_quant_62_fu_802[0]_i_2_n_4 ;
  wire \layer1_quant_63_fu_806[0]_i_1_n_4 ;
  wire \layer1_quant_63_fu_806[0]_i_2_n_4 ;
  wire \layer1_quant_64_fu_810[0]_i_1_n_4 ;
  wire \layer1_quant_65_fu_814[0]_i_1_n_4 ;
  wire \layer1_quant_66_fu_818[0]_i_1_n_4 ;
  wire \layer1_quant_67_fu_822[0]_i_1_n_4 ;
  wire \layer1_quant_68_fu_826[0]_i_1_n_4 ;
  wire \layer1_quant_69_fu_830[0]_i_1_n_4 ;
  wire \layer1_quant_6_fu_578[0]_i_1_n_4 ;
  wire \layer1_quant_70_fu_834[0]_i_1_n_4 ;
  wire \layer1_quant_71_fu_838[0]_i_1_n_4 ;
  wire \layer1_quant_72_fu_842[0]_i_1_n_4 ;
  wire \layer1_quant_73_fu_846[0]_i_1_n_4 ;
  wire \layer1_quant_74_fu_850[0]_i_1_n_4 ;
  wire \layer1_quant_75_fu_854[0]_i_1_n_4 ;
  wire \layer1_quant_76_fu_858[0]_i_1_n_4 ;
  wire \layer1_quant_77_fu_862[0]_i_1_n_4 ;
  wire \layer1_quant_78_fu_866[0]_i_1_n_4 ;
  wire \layer1_quant_79_fu_870[0]_i_1_n_4 ;
  wire \layer1_quant_7_fu_582[0]_i_1_n_4 ;
  wire \layer1_quant_80_fu_874[0]_i_1_n_4 ;
  wire \layer1_quant_81_fu_878[0]_i_1_n_4 ;
  wire \layer1_quant_82_fu_882[0]_i_1_n_4 ;
  wire \layer1_quant_83_fu_886[0]_i_1_n_4 ;
  wire \layer1_quant_84_fu_890[0]_i_1_n_4 ;
  wire \layer1_quant_85_fu_894[0]_i_1_n_4 ;
  wire \layer1_quant_86_fu_898[0]_i_1_n_4 ;
  wire \layer1_quant_87_fu_902[0]_i_1_n_4 ;
  wire \layer1_quant_88_fu_906[0]_i_1_n_4 ;
  wire \layer1_quant_89_fu_910[0]_i_1_n_4 ;
  wire \layer1_quant_8_fu_586[0]_i_1_n_4 ;
  wire \layer1_quant_90_fu_914[0]_i_1_n_4 ;
  wire \layer1_quant_91_fu_918[0]_i_1_n_4 ;
  wire \layer1_quant_92_fu_922[0]_i_1_n_4 ;
  wire \layer1_quant_93_fu_926[0]_i_1_n_4 ;
  wire \layer1_quant_94_fu_930[0]_i_1_n_4 ;
  wire \layer1_quant_94_fu_930[0]_i_2_n_4 ;
  wire \layer1_quant_95_fu_934[0]_i_1_n_4 ;
  wire \layer1_quant_95_fu_934[0]_i_2_n_4 ;
  wire \layer1_quant_96_fu_938[0]_i_1_n_4 ;
  wire \layer1_quant_97_fu_942[0]_i_1_n_4 ;
  wire \layer1_quant_97_fu_942[0]_i_2_n_4 ;
  wire \layer1_quant_98_fu_946[0]_i_1_n_4 ;
  wire \layer1_quant_99_fu_950[0]_i_1_n_4 ;
  wire \layer1_quant_99_fu_950[0]_i_2_n_4 ;
  wire \layer1_quant_9_fu_590[0]_i_1_n_4 ;
  wire \layer1_quant_fu_554[0]_i_1_n_4 ;
  wire [7:7]p_0_in;
  wire \trunc_ln126_1_reg_3999_reg[0]_0 ;
  wire \trunc_ln126_1_reg_3999_reg_n_4_[1] ;
  wire \trunc_ln126_1_reg_3999_reg_n_4_[2] ;
  wire \trunc_ln126_1_reg_3999_reg_n_4_[3] ;
  wire \trunc_ln126_1_reg_3999_reg_n_4_[4] ;
  wire \trunc_ln126_1_reg_3999_reg_n_4_[5] ;
  wire \trunc_ln126_1_reg_3999_reg_n_4_[6] ;
  wire [5:0]zext_ln51_reg_14912;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_2_fu_5500),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_9 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .E(i_2_fu_5500),
        .Q({\i_2_fu_550_reg_n_4_[7] ,\i_2_fu_550_reg_n_4_[6] ,\i_2_fu_550_reg_n_4_[5] ,\i_2_fu_550_reg_n_4_[4] ,\i_2_fu_550_reg_n_4_[3] ,\i_2_fu_550_reg_n_4_[2] ,\i_2_fu_550_reg_n_4_[1] ,\i_2_fu_550_reg_n_4_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_22),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .\ap_CS_fsm_reg[19] (Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i(ap_sig_allocacmp_i),
        .colsW1_read_reg_14076(colsW1_read_reg_14076),
        .\colsW1_read_reg_14076_reg[30] (\colsW1_read_reg_14076_reg[30] ),
        .grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0),
        .\i_2_fu_550_reg[7] ({add_ln126_fu_2012_p2[7:3],flow_control_loop_pipe_sequential_init_U_n_19,add_ln126_fu_2012_p2[1:0]}),
        .zext_ln51_reg_14912(zext_ln51_reg_14912));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_550_reg[0] 
       (.C(ap_clk),
        .CE(i_2_fu_5500),
        .D(add_ln126_fu_2012_p2[0]),
        .Q(\i_2_fu_550_reg_n_4_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_550_reg[1] 
       (.C(ap_clk),
        .CE(i_2_fu_5500),
        .D(add_ln126_fu_2012_p2[1]),
        .Q(\i_2_fu_550_reg_n_4_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_550_reg[2] 
       (.C(ap_clk),
        .CE(i_2_fu_5500),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\i_2_fu_550_reg_n_4_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_550_reg[3] 
       (.C(ap_clk),
        .CE(i_2_fu_5500),
        .D(add_ln126_fu_2012_p2[3]),
        .Q(\i_2_fu_550_reg_n_4_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_550_reg[4] 
       (.C(ap_clk),
        .CE(i_2_fu_5500),
        .D(add_ln126_fu_2012_p2[4]),
        .Q(\i_2_fu_550_reg_n_4_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_550_reg[5] 
       (.C(ap_clk),
        .CE(i_2_fu_5500),
        .D(add_ln126_fu_2012_p2[5]),
        .Q(\i_2_fu_550_reg_n_4_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_550_reg[6] 
       (.C(ap_clk),
        .CE(i_2_fu_5500),
        .D(add_ln126_fu_2012_p2[6]),
        .Q(\i_2_fu_550_reg_n_4_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_550_reg[7] 
       (.C(ap_clk),
        .CE(i_2_fu_5500),
        .D(add_ln126_fu_2012_p2[7]),
        .Q(\i_2_fu_550_reg_n_4_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_100_fu_954[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_958[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out),
        .O(\layer1_quant_100_fu_954[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_100_fu_954_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_100_fu_954[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_101_fu_958[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_958[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out),
        .O(\layer1_quant_101_fu_958[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \layer1_quant_101_fu_958[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .O(\layer1_quant_101_fu_958[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_101_fu_958_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_101_fu_958[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_102_fu_962[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_966[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out),
        .O(\layer1_quant_102_fu_962[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_102_fu_962_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_102_fu_962[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_103_fu_966[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_966[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out),
        .O(\layer1_quant_103_fu_966[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \layer1_quant_103_fu_966[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_103_fu_966[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_103_fu_966_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_103_fu_966[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_104_fu_970[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_974[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out),
        .O(\layer1_quant_104_fu_970[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_104_fu_970_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_104_fu_970[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_105_fu_974[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_974[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out),
        .O(\layer1_quant_105_fu_974[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \layer1_quant_105_fu_974[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_105_fu_974[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_105_fu_974_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_105_fu_974[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_106_fu_978[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_982[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out),
        .O(\layer1_quant_106_fu_978[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_106_fu_978_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_106_fu_978[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_107_fu_982[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_982[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out),
        .O(\layer1_quant_107_fu_982[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_107_fu_982[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_107_fu_982[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_107_fu_982_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_107_fu_982[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_108_fu_986[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_990[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out),
        .O(\layer1_quant_108_fu_986[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_108_fu_986_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_108_fu_986[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_109_fu_990[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_990[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out),
        .O(\layer1_quant_109_fu_990[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_109_fu_990[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .O(\layer1_quant_109_fu_990[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_109_fu_990_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_109_fu_990[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_10_fu_594[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_982[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out),
        .O(\layer1_quant_10_fu_594[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_10_fu_594_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_10_fu_594[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_110_fu_994[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_998[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out),
        .O(\layer1_quant_110_fu_994[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_110_fu_994_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_110_fu_994[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_111_fu_998[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_998[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out),
        .O(\layer1_quant_111_fu_998[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \layer1_quant_111_fu_998[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_111_fu_998[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_111_fu_998_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_111_fu_998[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_112_fu_1002[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1006[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out),
        .O(\layer1_quant_112_fu_1002[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_112_fu_1002_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_112_fu_1002[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_113_fu_1006[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1006[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out),
        .O(\layer1_quant_113_fu_1006[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \layer1_quant_113_fu_1006[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_113_fu_1006[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_113_fu_1006_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_113_fu_1006[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_114_fu_1010[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1014[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out),
        .O(\layer1_quant_114_fu_1010[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_114_fu_1010_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_114_fu_1010[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_115_fu_1014[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1014[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out),
        .O(\layer1_quant_115_fu_1014[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_115_fu_1014[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_115_fu_1014[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_115_fu_1014_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_115_fu_1014[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_116_fu_1018[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1022[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out),
        .O(\layer1_quant_116_fu_1018[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_116_fu_1018_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_116_fu_1018[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_117_fu_1022[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1022[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out),
        .O(\layer1_quant_117_fu_1022[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_117_fu_1022[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .O(\layer1_quant_117_fu_1022[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_117_fu_1022_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_117_fu_1022[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_118_fu_1026[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1030[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out),
        .O(\layer1_quant_118_fu_1026[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_118_fu_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_118_fu_1026[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_119_fu_1030[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1030[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out),
        .O(\layer1_quant_119_fu_1030[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \layer1_quant_119_fu_1030[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_119_fu_1030[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_119_fu_1030_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_119_fu_1030[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_11_fu_598[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_982[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out),
        .O(\layer1_quant_11_fu_598[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_11_fu_598_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_11_fu_598[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_120_fu_1034[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1038[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out),
        .O(\layer1_quant_120_fu_1034[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_120_fu_1034_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_120_fu_1034[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_121_fu_1038[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1038[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out),
        .O(\layer1_quant_121_fu_1038[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \layer1_quant_121_fu_1038[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_121_fu_1038[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_121_fu_1038_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_121_fu_1038[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_122_fu_1042[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1046[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out),
        .O(\layer1_quant_122_fu_1042[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_122_fu_1042_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_122_fu_1042[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_123_fu_1046[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1046[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out),
        .O(\layer1_quant_123_fu_1046[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \layer1_quant_123_fu_1046[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_123_fu_1046[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_123_fu_1046_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_123_fu_1046[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_124_fu_1050[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1054[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out),
        .O(\layer1_quant_124_fu_1050[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_124_fu_1050_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_124_fu_1050[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_125_fu_1054[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1054[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out),
        .O(\layer1_quant_125_fu_1054[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \layer1_quant_125_fu_1054[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .O(\layer1_quant_125_fu_1054[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_125_fu_1054_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_125_fu_1054[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_126_fu_1058[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1062[0]_i_3_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out),
        .O(\layer1_quant_126_fu_1058[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \layer1_quant_126_fu_1058[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[6] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[5] ),
        .I2(\trunc_ln126_1_reg_3999_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_126_fu_1058[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_126_fu_1058_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_126_fu_1058[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_127_fu_1062[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1062[0]_i_3_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out),
        .O(\layer1_quant_127_fu_1062[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \layer1_quant_127_fu_1062[0]_i_3 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_127_fu_1062[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \layer1_quant_127_fu_1062[0]_i_4 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[6] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[5] ),
        .I2(\trunc_ln126_1_reg_3999_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_127_fu_1062[0]_i_4_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_127_fu_1062_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_127_fu_1062[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_12_fu_602[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_990[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out),
        .O(\layer1_quant_12_fu_602[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_12_fu_602_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_12_fu_602[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_13_fu_606[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_990[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out),
        .O(\layer1_quant_13_fu_606[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_13_fu_606_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_13_fu_606[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_14_fu_610[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_998[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out),
        .O(\layer1_quant_14_fu_610[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_14_fu_610_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_14_fu_610[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_15_fu_614[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_998[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out),
        .O(\layer1_quant_15_fu_614[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_15_fu_614_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_15_fu_614[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_16_fu_618[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1006[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out),
        .O(\layer1_quant_16_fu_618[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_16_fu_618_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_16_fu_618[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_17_fu_622[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1006[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out),
        .O(\layer1_quant_17_fu_622[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_17_fu_622_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_17_fu_622[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_18_fu_626[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1014[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out),
        .O(\layer1_quant_18_fu_626[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_18_fu_626_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_18_fu_626[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_19_fu_630[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1014[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out),
        .O(\layer1_quant_19_fu_630[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_19_fu_630_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_19_fu_630[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_1_fu_558[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_942[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out),
        .O(\layer1_quant_1_fu_558[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_1_fu_558_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_1_fu_558[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_20_fu_634[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1022[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out),
        .O(\layer1_quant_20_fu_634[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_20_fu_634_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_20_fu_634[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_21_fu_638[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1022[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out),
        .O(\layer1_quant_21_fu_638[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_21_fu_638_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_21_fu_638[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_22_fu_642[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1030[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out),
        .O(\layer1_quant_22_fu_642[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_22_fu_642_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_22_fu_642[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_23_fu_646[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1030[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out),
        .O(\layer1_quant_23_fu_646[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_23_fu_646_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_23_fu_646[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_24_fu_650[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1038[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out),
        .O(\layer1_quant_24_fu_650[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_24_fu_650_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_24_fu_650[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_25_fu_654[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1038[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out),
        .O(\layer1_quant_25_fu_654[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_25_fu_654_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_25_fu_654[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_26_fu_658[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1046[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out),
        .O(\layer1_quant_26_fu_658[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_26_fu_658_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_26_fu_658[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_27_fu_662[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1046[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out),
        .O(\layer1_quant_27_fu_662[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_27_fu_662_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_27_fu_662[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_28_fu_666[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1054[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out),
        .O(\layer1_quant_28_fu_666[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_28_fu_666_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_28_fu_666[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_29_fu_670[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1054[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out),
        .O(\layer1_quant_29_fu_670[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_29_fu_670_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_29_fu_670[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_2_fu_562[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_950[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out),
        .O(\layer1_quant_2_fu_562[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_2_fu_562_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_2_fu_562[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_30_fu_674[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1062[0]_i_3_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out),
        .O(\layer1_quant_30_fu_674[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \layer1_quant_30_fu_674[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[6] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[5] ),
        .I2(\trunc_ln126_1_reg_3999_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_30_fu_674[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_30_fu_674_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_30_fu_674[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_31_fu_678[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1062[0]_i_3_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out),
        .O(\layer1_quant_31_fu_678[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \layer1_quant_31_fu_678[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[6] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[5] ),
        .I2(\trunc_ln126_1_reg_3999_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_31_fu_678[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_31_fu_678_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_31_fu_678[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_32_fu_682[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_942[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out),
        .O(\layer1_quant_32_fu_682[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_32_fu_682_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_32_fu_682[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_33_fu_686[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_942[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out),
        .O(\layer1_quant_33_fu_686[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_33_fu_686_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_33_fu_686[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_34_fu_690[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_950[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out),
        .O(\layer1_quant_34_fu_690[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_34_fu_690_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_34_fu_690[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_35_fu_694[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_950[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out),
        .O(\layer1_quant_35_fu_694[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_35_fu_694_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_35_fu_694[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_36_fu_698[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_958[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out),
        .O(\layer1_quant_36_fu_698[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_36_fu_698_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_36_fu_698[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_37_fu_702[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_958[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out),
        .O(\layer1_quant_37_fu_702[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_37_fu_702_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_37_fu_702[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_38_fu_706[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_966[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out),
        .O(\layer1_quant_38_fu_706[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_38_fu_706_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_38_fu_706[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_39_fu_710[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_966[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out),
        .O(\layer1_quant_39_fu_710[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_39_fu_710_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_39_fu_710[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_3_fu_566[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_950[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out),
        .O(\layer1_quant_3_fu_566[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_3_fu_566_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_3_fu_566[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_40_fu_714[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_974[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out),
        .O(\layer1_quant_40_fu_714[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_40_fu_714_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_40_fu_714[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_41_fu_718[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_974[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out),
        .O(\layer1_quant_41_fu_718[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_41_fu_718_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_41_fu_718[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_42_fu_722[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_982[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out),
        .O(\layer1_quant_42_fu_722[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_42_fu_722_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_42_fu_722[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_43_fu_726[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_982[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out),
        .O(\layer1_quant_43_fu_726[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_43_fu_726_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_43_fu_726[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_44_fu_730[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_990[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out),
        .O(\layer1_quant_44_fu_730[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_44_fu_730_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_44_fu_730[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_45_fu_734[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_990[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out),
        .O(\layer1_quant_45_fu_734[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_45_fu_734_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_45_fu_734[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_46_fu_738[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_998[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out),
        .O(\layer1_quant_46_fu_738[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_46_fu_738_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_46_fu_738[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_47_fu_742[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_998[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out),
        .O(\layer1_quant_47_fu_742[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_47_fu_742_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_47_fu_742[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_48_fu_746[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1006[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out),
        .O(\layer1_quant_48_fu_746[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_48_fu_746_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_48_fu_746[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_49_fu_750[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1006[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out),
        .O(\layer1_quant_49_fu_750[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_49_fu_750_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_49_fu_750[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_4_fu_570[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_958[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out),
        .O(\layer1_quant_4_fu_570[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_4_fu_570_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_4_fu_570[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_50_fu_754[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1014[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out),
        .O(\layer1_quant_50_fu_754[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_50_fu_754_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_50_fu_754[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_51_fu_758[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1014[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out),
        .O(\layer1_quant_51_fu_758[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_51_fu_758_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_51_fu_758[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_52_fu_762[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1022[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out),
        .O(\layer1_quant_52_fu_762[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_52_fu_762_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_52_fu_762[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_53_fu_766[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1022[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out),
        .O(\layer1_quant_53_fu_766[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_53_fu_766_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_53_fu_766[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_54_fu_770[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1030[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out),
        .O(\layer1_quant_54_fu_770[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_54_fu_770_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_54_fu_770[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_55_fu_774[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1030[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out),
        .O(\layer1_quant_55_fu_774[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_55_fu_774_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_55_fu_774[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_56_fu_778[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1038[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out),
        .O(\layer1_quant_56_fu_778[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_56_fu_778_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_56_fu_778[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_57_fu_782[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1038[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out),
        .O(\layer1_quant_57_fu_782[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_57_fu_782_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_57_fu_782[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_58_fu_786[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1046[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out),
        .O(\layer1_quant_58_fu_786[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_58_fu_786_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_58_fu_786[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_59_fu_790[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1046[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out),
        .O(\layer1_quant_59_fu_790[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_59_fu_790_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_59_fu_790[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_5_fu_574[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_958[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out),
        .O(\layer1_quant_5_fu_574[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_5_fu_574_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_5_fu_574[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_60_fu_794[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1054[0]_i_2_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out),
        .O(\layer1_quant_60_fu_794[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_60_fu_794_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_60_fu_794[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_61_fu_798[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1054[0]_i_2_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out),
        .O(\layer1_quant_61_fu_798[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_61_fu_798_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_61_fu_798[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_62_fu_802[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1062[0]_i_3_n_4 ),
        .I2(\layer1_quant_62_fu_802[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out),
        .O(\layer1_quant_62_fu_802[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_62_fu_802[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[6] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[5] ),
        .I2(\trunc_ln126_1_reg_3999_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_62_fu_802[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_62_fu_802_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_62_fu_802[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_63_fu_806[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1062[0]_i_3_n_4 ),
        .I2(\layer1_quant_63_fu_806[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out),
        .O(\layer1_quant_63_fu_806[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \layer1_quant_63_fu_806[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[6] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[5] ),
        .I2(\trunc_ln126_1_reg_3999_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_63_fu_806[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_63_fu_806_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_63_fu_806[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_64_fu_810[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_942[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out),
        .O(\layer1_quant_64_fu_810[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_64_fu_810_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_64_fu_810[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_65_fu_814[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_942[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out),
        .O(\layer1_quant_65_fu_814[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_65_fu_814_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_65_fu_814[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_66_fu_818[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_950[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out),
        .O(\layer1_quant_66_fu_818[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_66_fu_818_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_66_fu_818[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_67_fu_822[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_950[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out),
        .O(\layer1_quant_67_fu_822[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_67_fu_822_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_67_fu_822[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_68_fu_826[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_958[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out),
        .O(\layer1_quant_68_fu_826[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_68_fu_826_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_68_fu_826[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_69_fu_830[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_958[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out),
        .O(\layer1_quant_69_fu_830[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_69_fu_830_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_69_fu_830[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_6_fu_578[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_966[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out),
        .O(\layer1_quant_6_fu_578[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_6_fu_578_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_6_fu_578[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_70_fu_834[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_966[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out),
        .O(\layer1_quant_70_fu_834[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_70_fu_834_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_70_fu_834[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_71_fu_838[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_966[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out),
        .O(\layer1_quant_71_fu_838[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_71_fu_838_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_71_fu_838[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_72_fu_842[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_974[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out),
        .O(\layer1_quant_72_fu_842[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_72_fu_842_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_72_fu_842[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_73_fu_846[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_974[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out),
        .O(\layer1_quant_73_fu_846[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_73_fu_846_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_73_fu_846[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_74_fu_850[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_982[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out),
        .O(\layer1_quant_74_fu_850[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_74_fu_850_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_74_fu_850[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_75_fu_854[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_982[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out),
        .O(\layer1_quant_75_fu_854[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_75_fu_854_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_75_fu_854[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_76_fu_858[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_990[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out),
        .O(\layer1_quant_76_fu_858[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_76_fu_858_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_76_fu_858[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_77_fu_862[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_990[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out),
        .O(\layer1_quant_77_fu_862[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_77_fu_862_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_77_fu_862[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_78_fu_866[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_998[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out),
        .O(\layer1_quant_78_fu_866[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_78_fu_866_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_78_fu_866[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_79_fu_870[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_998[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out),
        .O(\layer1_quant_79_fu_870[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_79_fu_870_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_79_fu_870[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_7_fu_582[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_966[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out),
        .O(\layer1_quant_7_fu_582[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_7_fu_582_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_7_fu_582[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_80_fu_874[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1006[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out),
        .O(\layer1_quant_80_fu_874[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_80_fu_874_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_80_fu_874[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_81_fu_878[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1006[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out),
        .O(\layer1_quant_81_fu_878[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_81_fu_878_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_81_fu_878[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_82_fu_882[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1014[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out),
        .O(\layer1_quant_82_fu_882[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_82_fu_882_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_82_fu_882[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_83_fu_886[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1014[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out),
        .O(\layer1_quant_83_fu_886[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_83_fu_886_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_83_fu_886[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_84_fu_890[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1022[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out),
        .O(\layer1_quant_84_fu_890[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_84_fu_890_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_84_fu_890[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_85_fu_894[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1022[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out),
        .O(\layer1_quant_85_fu_894[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_85_fu_894_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_85_fu_894[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_86_fu_898[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1030[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out),
        .O(\layer1_quant_86_fu_898[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_86_fu_898_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_86_fu_898[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_87_fu_902[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1030[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out),
        .O(\layer1_quant_87_fu_902[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_87_fu_902_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_87_fu_902[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_88_fu_906[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1038[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out),
        .O(\layer1_quant_88_fu_906[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_88_fu_906_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_88_fu_906[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_89_fu_910[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1038[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out),
        .O(\layer1_quant_89_fu_910[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_89_fu_910_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_89_fu_910[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_8_fu_586[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_974[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out),
        .O(\layer1_quant_8_fu_586[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_8_fu_586_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_8_fu_586[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_90_fu_914[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1046[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out),
        .O(\layer1_quant_90_fu_914[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_90_fu_914_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_90_fu_914[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_91_fu_918[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1046[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out),
        .O(\layer1_quant_91_fu_918[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_91_fu_918_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_91_fu_918[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_92_fu_922[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1054[0]_i_2_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out),
        .O(\layer1_quant_92_fu_922[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_92_fu_922_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_92_fu_922[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_93_fu_926[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1054[0]_i_2_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out),
        .O(\layer1_quant_93_fu_926[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_93_fu_926_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_93_fu_926[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_94_fu_930[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1062[0]_i_3_n_4 ),
        .I2(\layer1_quant_94_fu_930[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out),
        .O(\layer1_quant_94_fu_930[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_94_fu_930[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[5] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[6] ),
        .I2(\trunc_ln126_1_reg_3999_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_94_fu_930[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_94_fu_930_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_94_fu_930[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_95_fu_934[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1062[0]_i_3_n_4 ),
        .I2(\layer1_quant_95_fu_934[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out),
        .O(\layer1_quant_95_fu_934[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \layer1_quant_95_fu_934[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[5] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[6] ),
        .I2(\trunc_ln126_1_reg_3999_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_95_fu_934[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_95_fu_934_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_95_fu_934[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_96_fu_938[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_942[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out),
        .O(\layer1_quant_96_fu_938[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_96_fu_938_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_96_fu_938[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_97_fu_942[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_942[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out),
        .O(\layer1_quant_97_fu_942[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \layer1_quant_97_fu_942[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_97_fu_942[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_97_fu_942_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_97_fu_942[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_98_fu_946[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_950[0]_i_2_n_4 ),
        .I2(\layer1_quant_126_fu_1058[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out),
        .O(\layer1_quant_98_fu_946[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_98_fu_946_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_98_fu_946[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_99_fu_950[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_950[0]_i_2_n_4 ),
        .I2(\layer1_quant_127_fu_1062[0]_i_4_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out),
        .O(\layer1_quant_99_fu_950[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \layer1_quant_99_fu_950[0]_i_2 
       (.I0(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .I1(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .I2(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .I3(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .O(\layer1_quant_99_fu_950[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_99_fu_950_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_99_fu_950[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_9_fu_590[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_974[0]_i_2_n_4 ),
        .I2(\layer1_quant_31_fu_678[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out),
        .O(\layer1_quant_9_fu_590[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_9_fu_590_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_9_fu_590[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_fu_554[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_942[0]_i_2_n_4 ),
        .I2(\layer1_quant_30_fu_674[0]_i_2_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out),
        .O(\layer1_quant_fu_554[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_fu_554_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_fu_554[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out),
        .R(1'b0));
  FDRE \trunc_ln126_1_reg_3999_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i),
        .Q(\trunc_ln126_1_reg_3999_reg[0]_0 ),
        .R(1'b0));
  FDRE \trunc_ln126_1_reg_3999_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[0]),
        .Q(\trunc_ln126_1_reg_3999_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \trunc_ln126_1_reg_3999_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[1]),
        .Q(\trunc_ln126_1_reg_3999_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \trunc_ln126_1_reg_3999_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[2]),
        .Q(\trunc_ln126_1_reg_3999_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \trunc_ln126_1_reg_3999_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[3]),
        .Q(\trunc_ln126_1_reg_3999_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \trunc_ln126_1_reg_3999_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[4]),
        .Q(\trunc_ln126_1_reg_3999_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \trunc_ln126_1_reg_3999_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[5]),
        .Q(\trunc_ln126_1_reg_3999_reg_n_4_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_feedforward_Pipeline_VITIS_LOOP_141_5" *) 
module bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_141_5
   (\colsW1_read_reg_14076_reg[0] ,
    D,
    CO,
    WEA,
    \ap_CS_fsm_reg[32] ,
    \ap_CS_fsm_reg[32]_0 ,
    \ap_CS_fsm_reg[32]_1 ,
    layer2_activations_6_ce0,
    DIADI,
    \ap_CS_fsm_reg[32]_2 ,
    \ap_CS_fsm_reg[32]_3 ,
    \ap_CS_fsm_reg[32]_4 ,
    \ap_CS_fsm_reg[20] ,
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0,
    ADDRBWRADDR,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
    colsW1_read_reg_14076,
    colsW2_read_reg_14068,
    ap_rst_n,
    Q,
    trunc_ln51_1_reg_14990,
    ram_reg,
    \ap_CS_fsm_reg[32]_i_2 ,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
    out,
    \sub_ln144_3_reg_363_reg[31]_0 ,
    O133,
    O134,
    O135);
  output \colsW1_read_reg_14076_reg[0] ;
  output [1:0]D;
  output [0:0]CO;
  output [0:0]WEA;
  output [0:0]\ap_CS_fsm_reg[32] ;
  output [0:0]\ap_CS_fsm_reg[32]_0 ;
  output [0:0]\ap_CS_fsm_reg[32]_1 ;
  output layer2_activations_6_ce0;
  output [31:0]DIADI;
  output [30:0]\ap_CS_fsm_reg[32]_2 ;
  output [30:0]\ap_CS_fsm_reg[32]_3 ;
  output [30:0]\ap_CS_fsm_reg[32]_4 ;
  output \ap_CS_fsm_reg[20] ;
  output [4:0]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0;
  output [4:0]ADDRBWRADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg;
  input [0:0]colsW1_read_reg_14076;
  input [30:0]colsW2_read_reg_14068;
  input ap_rst_n;
  input [3:0]Q;
  input [1:0]trunc_ln51_1_reg_14990;
  input [0:0]ram_reg;
  input [30:0]\ap_CS_fsm_reg[32]_i_2 ;
  input grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg;
  input [30:0]out;
  input [30:0]\sub_ln144_3_reg_363_reg[31]_0 ;
  input [30:0]O133;
  input [30:0]O134;
  input [30:0]O135;

  wire [4:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [31:0]DIADI;
  wire [30:0]O133;
  wire [30:0]O134;
  wire [30:0]O135;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire [31:2]add_ln141_fu_238_p2;
  wire \ap_CS_fsm_reg[20] ;
  wire [0:0]\ap_CS_fsm_reg[32] ;
  wire [0:0]\ap_CS_fsm_reg[32]_0 ;
  wire [0:0]\ap_CS_fsm_reg[32]_1 ;
  wire [30:0]\ap_CS_fsm_reg[32]_2 ;
  wire [30:0]\ap_CS_fsm_reg[32]_3 ;
  wire [30:0]\ap_CS_fsm_reg[32]_4 ;
  wire [30:0]\ap_CS_fsm_reg[32]_i_2 ;
  wire ap_clk;
  wire ap_condition_364;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]colsW1_read_reg_14076;
  wire \colsW1_read_reg_14076_reg[0] ;
  wire [30:0]colsW2_read_reg_14068;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg;
  wire [31:1]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_we0;
  wire [31:1]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_we0;
  wire [4:0]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0;
  wire [31:0]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_we0;
  wire [31:1]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_we0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg;
  wire \i_3_fu_56_reg_n_4_[10] ;
  wire \i_3_fu_56_reg_n_4_[11] ;
  wire \i_3_fu_56_reg_n_4_[12] ;
  wire \i_3_fu_56_reg_n_4_[13] ;
  wire \i_3_fu_56_reg_n_4_[14] ;
  wire \i_3_fu_56_reg_n_4_[15] ;
  wire \i_3_fu_56_reg_n_4_[16] ;
  wire \i_3_fu_56_reg_n_4_[17] ;
  wire \i_3_fu_56_reg_n_4_[18] ;
  wire \i_3_fu_56_reg_n_4_[19] ;
  wire \i_3_fu_56_reg_n_4_[20] ;
  wire \i_3_fu_56_reg_n_4_[21] ;
  wire \i_3_fu_56_reg_n_4_[22] ;
  wire \i_3_fu_56_reg_n_4_[23] ;
  wire \i_3_fu_56_reg_n_4_[24] ;
  wire \i_3_fu_56_reg_n_4_[25] ;
  wire \i_3_fu_56_reg_n_4_[26] ;
  wire \i_3_fu_56_reg_n_4_[27] ;
  wire \i_3_fu_56_reg_n_4_[28] ;
  wire \i_3_fu_56_reg_n_4_[29] ;
  wire \i_3_fu_56_reg_n_4_[2] ;
  wire \i_3_fu_56_reg_n_4_[30] ;
  wire \i_3_fu_56_reg_n_4_[31] ;
  wire \i_3_fu_56_reg_n_4_[3] ;
  wire \i_3_fu_56_reg_n_4_[4] ;
  wire \i_3_fu_56_reg_n_4_[5] ;
  wire \i_3_fu_56_reg_n_4_[6] ;
  wire \i_3_fu_56_reg_n_4_[7] ;
  wire \i_3_fu_56_reg_n_4_[8] ;
  wire \i_3_fu_56_reg_n_4_[9] ;
  wire icmp_ln141_1_fu_194_p2;
  wire icmp_ln141_1_reg_318;
  wire \icmp_ln141_1_reg_318[0]_i_21_n_4 ;
  wire icmp_ln141_1_reg_318_pp0_iter1_reg;
  wire icmp_ln141_2_fu_218_p2;
  wire icmp_ln141_2_reg_328;
  wire \icmp_ln141_2_reg_328[0]_i_18_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_22_n_4 ;
  wire icmp_ln141_2_reg_328_pp0_iter1_reg;
  wire icmp_ln141_3_fu_232_p2;
  wire icmp_ln141_3_reg_338;
  wire icmp_ln141_3_reg_338_pp0_iter1_reg;
  wire icmp_ln141_fu_152_p2;
  wire icmp_ln141_reg_308;
  wire \icmp_ln141_reg_308[0]_i_21_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_25_n_4 ;
  wire icmp_ln141_reg_308_pp0_iter1_reg;
  wire layer2_activations_6_ce0;
  wire [4:0]layer2_activations_addr_reg_312;
  wire [30:0]out;
  wire [0:0]ram_reg;
  wire [30:0]\sub_ln144_3_reg_363_reg[31]_0 ;
  wire [1:0]trunc_ln51_1_reg_14990;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CO(icmp_ln141_fu_152_p2),
        .D(add_ln141_fu_238_p2),
        .DI(\icmp_ln141_2_reg_328[0]_i_18_n_4 ),
        .E(ap_condition_364),
        .Q({\i_3_fu_56_reg_n_4_[31] ,\i_3_fu_56_reg_n_4_[30] ,\i_3_fu_56_reg_n_4_[29] ,\i_3_fu_56_reg_n_4_[28] ,\i_3_fu_56_reg_n_4_[27] ,\i_3_fu_56_reg_n_4_[26] ,\i_3_fu_56_reg_n_4_[25] ,\i_3_fu_56_reg_n_4_[24] ,\i_3_fu_56_reg_n_4_[23] ,\i_3_fu_56_reg_n_4_[22] ,\i_3_fu_56_reg_n_4_[21] ,\i_3_fu_56_reg_n_4_[20] ,\i_3_fu_56_reg_n_4_[19] ,\i_3_fu_56_reg_n_4_[18] ,\i_3_fu_56_reg_n_4_[17] ,\i_3_fu_56_reg_n_4_[16] ,\i_3_fu_56_reg_n_4_[15] ,\i_3_fu_56_reg_n_4_[14] ,\i_3_fu_56_reg_n_4_[13] ,\i_3_fu_56_reg_n_4_[12] ,\i_3_fu_56_reg_n_4_[11] ,\i_3_fu_56_reg_n_4_[10] ,\i_3_fu_56_reg_n_4_[9] ,\i_3_fu_56_reg_n_4_[8] ,\i_3_fu_56_reg_n_4_[7] ,\i_3_fu_56_reg_n_4_[6] ,\i_3_fu_56_reg_n_4_[5] ,\i_3_fu_56_reg_n_4_[4] ,\i_3_fu_56_reg_n_4_[3] ,\i_3_fu_56_reg_n_4_[2] }),
        .S(\icmp_ln141_1_reg_318[0]_i_21_n_4 ),
        .SR(flow_control_loop_pipe_sequential_init_U_n_40),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[32] (D),
        .\ap_CS_fsm_reg[32]_i_2_0 (\ap_CS_fsm_reg[32]_i_2 ),
        .\ap_CS_fsm_reg[33] ({Q[2],Q[0]}),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .colsW2_read_reg_14068(colsW2_read_reg_14068),
        .\colsW2_read_reg_14068_reg[30] (icmp_ln141_1_fu_194_p2),
        .\colsW2_read_reg_14068_reg[30]_0 (icmp_ln141_3_fu_232_p2),
        .\colsW2_read_reg_14068_reg[30]_1 (icmp_ln141_2_fu_218_p2),
        .\colsW2_read_reg_14068_reg[30]_2 (CO),
        .grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready),
        .grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .\icmp_ln141_2_reg_328_reg[0]_i_8_0 (\icmp_ln141_2_reg_328[0]_i_22_n_4 ),
        .\icmp_ln141_reg_308_reg[0]_i_9_0 (\icmp_ln141_reg_308[0]_i_21_n_4 ),
        .\icmp_ln141_reg_308_reg[0]_i_9_1 (\icmp_ln141_reg_308[0]_i_25_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[10]),
        .Q(\i_3_fu_56_reg_n_4_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[11]),
        .Q(\i_3_fu_56_reg_n_4_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[12]),
        .Q(\i_3_fu_56_reg_n_4_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[13]),
        .Q(\i_3_fu_56_reg_n_4_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[14]),
        .Q(\i_3_fu_56_reg_n_4_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[15]),
        .Q(\i_3_fu_56_reg_n_4_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[16]),
        .Q(\i_3_fu_56_reg_n_4_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[17]),
        .Q(\i_3_fu_56_reg_n_4_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[18]),
        .Q(\i_3_fu_56_reg_n_4_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[19]),
        .Q(\i_3_fu_56_reg_n_4_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[20]),
        .Q(\i_3_fu_56_reg_n_4_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[21]),
        .Q(\i_3_fu_56_reg_n_4_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[22]),
        .Q(\i_3_fu_56_reg_n_4_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[23]),
        .Q(\i_3_fu_56_reg_n_4_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[24]),
        .Q(\i_3_fu_56_reg_n_4_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[25]),
        .Q(\i_3_fu_56_reg_n_4_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[26]),
        .Q(\i_3_fu_56_reg_n_4_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[27]),
        .Q(\i_3_fu_56_reg_n_4_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[28]),
        .Q(\i_3_fu_56_reg_n_4_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[29]),
        .Q(\i_3_fu_56_reg_n_4_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[2]),
        .Q(\i_3_fu_56_reg_n_4_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[30]),
        .Q(\i_3_fu_56_reg_n_4_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[31]),
        .Q(\i_3_fu_56_reg_n_4_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[3]),
        .Q(\i_3_fu_56_reg_n_4_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[4]),
        .Q(\i_3_fu_56_reg_n_4_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[5]),
        .Q(\i_3_fu_56_reg_n_4_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[6]),
        .Q(\i_3_fu_56_reg_n_4_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[7]),
        .Q(\i_3_fu_56_reg_n_4_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[8]),
        .Q(\i_3_fu_56_reg_n_4_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_364),
        .D(add_ln141_fu_238_p2[9]),
        .Q(\i_3_fu_56_reg_n_4_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln141_1_reg_318[0]_i_21 
       (.I0(colsW2_read_reg_14068[0]),
        .I1(colsW2_read_reg_14068[1]),
        .O(\icmp_ln141_1_reg_318[0]_i_21_n_4 ));
  FDRE \icmp_ln141_1_reg_318_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln141_1_reg_318),
        .Q(icmp_ln141_1_reg_318_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln141_1_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln141_1_fu_194_p2),
        .Q(icmp_ln141_1_reg_318),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln141_2_reg_328[0]_i_18 
       (.I0(colsW2_read_reg_14068[0]),
        .I1(colsW2_read_reg_14068[1]),
        .O(\icmp_ln141_2_reg_328[0]_i_18_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln141_2_reg_328[0]_i_22 
       (.I0(colsW2_read_reg_14068[1]),
        .I1(colsW2_read_reg_14068[0]),
        .O(\icmp_ln141_2_reg_328[0]_i_22_n_4 ));
  FDRE \icmp_ln141_2_reg_328_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln141_2_reg_328),
        .Q(icmp_ln141_2_reg_328_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln141_2_reg_328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln141_2_fu_218_p2),
        .Q(icmp_ln141_2_reg_328),
        .R(1'b0));
  FDRE \icmp_ln141_3_reg_338_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln141_3_reg_338),
        .Q(icmp_ln141_3_reg_338_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln141_3_reg_338_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln141_3_fu_232_p2),
        .Q(icmp_ln141_3_reg_338),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln141_reg_308[0]_i_21 
       (.I0(colsW2_read_reg_14068[0]),
        .I1(colsW2_read_reg_14068[1]),
        .O(\icmp_ln141_reg_308[0]_i_21_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln141_reg_308[0]_i_25 
       (.I0(colsW2_read_reg_14068[0]),
        .I1(colsW2_read_reg_14068[1]),
        .O(\icmp_ln141_reg_308[0]_i_25_n_4 ));
  FDRE \icmp_ln141_reg_308_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln141_reg_308),
        .Q(icmp_ln141_reg_308_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln141_reg_308_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln141_fu_152_p2),
        .Q(icmp_ln141_reg_308),
        .R(1'b0));
  FDRE \layer2_activations_4_addr_reg_322_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer2_activations_addr_reg_312[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0[0]),
        .R(1'b0));
  FDRE \layer2_activations_4_addr_reg_322_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer2_activations_addr_reg_312[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0[1]),
        .R(1'b0));
  FDRE \layer2_activations_4_addr_reg_322_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer2_activations_addr_reg_312[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0[2]),
        .R(1'b0));
  FDRE \layer2_activations_4_addr_reg_322_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer2_activations_addr_reg_312[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0[3]),
        .R(1'b0));
  FDRE \layer2_activations_4_addr_reg_322_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer2_activations_addr_reg_312[4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0[4]),
        .R(1'b0));
  FDRE \layer2_activations_4_addr_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_3_fu_56_reg_n_4_[2] ),
        .Q(layer2_activations_addr_reg_312[0]),
        .R(ap_loop_init));
  FDRE \layer2_activations_4_addr_reg_322_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_3_fu_56_reg_n_4_[3] ),
        .Q(layer2_activations_addr_reg_312[1]),
        .R(ap_loop_init));
  FDRE \layer2_activations_4_addr_reg_322_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_3_fu_56_reg_n_4_[4] ),
        .Q(layer2_activations_addr_reg_312[2]),
        .R(ap_loop_init));
  FDRE \layer2_activations_4_addr_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_3_fu_56_reg_n_4_[5] ),
        .Q(layer2_activations_addr_reg_312[3]),
        .R(ap_loop_init));
  FDRE \layer2_activations_4_addr_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_3_fu_56_reg_n_4_[6] ),
        .Q(layer2_activations_addr_reg_312[4]),
        .R(ap_loop_init));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_10__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[23]),
        .I1(out[23]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_10__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[22]),
        .I1(out[22]),
        .I2(Q[2]),
        .O(DIADI[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_10__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[22]),
        .I1(out[22]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_11__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[22]),
        .I1(out[22]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_11__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[21]),
        .I1(out[21]),
        .I2(Q[2]),
        .O(DIADI[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_11__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[21]),
        .I1(out[21]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[21]),
        .I1(out[21]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[20]),
        .I1(out[20]),
        .I2(Q[2]),
        .O(DIADI[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[20]),
        .I1(out[20]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[20]),
        .I1(out[20]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[19]),
        .I1(out[19]),
        .I2(Q[2]),
        .O(DIADI[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[19]),
        .I1(out[19]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__5
       (.I0(Q[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[31]),
        .O(\ap_CS_fsm_reg[32]_3 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_14__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[30]),
        .I1(out[30]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_14__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[19]),
        .I1(out[19]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_14__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[18]),
        .I1(out[18]),
        .I2(Q[2]),
        .O(DIADI[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_14__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[18]),
        .I1(out[18]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_15__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[29]),
        .I1(out[29]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_15__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[18]),
        .I1(out[18]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_15__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[17]),
        .I1(out[17]),
        .I2(Q[2]),
        .O(DIADI[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_15__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[17]),
        .I1(out[17]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_16__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[28]),
        .I1(out[28]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_16__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[17]),
        .I1(out[17]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_16__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[16]),
        .I1(out[16]),
        .I2(Q[2]),
        .O(DIADI[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_16__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[16]),
        .I1(out[16]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_17
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[27]),
        .I1(out[27]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_17__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[16]),
        .I1(out[16]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_17__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[15]),
        .I1(out[15]),
        .I2(Q[2]),
        .O(DIADI[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_17__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[15]),
        .I1(out[15]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_18__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[26]),
        .I1(out[26]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_18__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[15]),
        .I1(out[15]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_18__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[14]),
        .I1(out[14]),
        .I2(Q[2]),
        .O(DIADI[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_18__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[14]),
        .I1(out[14]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_19__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[25]),
        .I1(out[25]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_19__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[14]),
        .I1(out[14]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_19__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[13]),
        .I1(out[13]),
        .I2(Q[2]),
        .O(DIADI[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_19__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[13]),
        .I1(out[13]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .I1(Q[3]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(layer2_activations_6_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__4
       (.I0(Q[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[31]),
        .O(DIADI[31]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__5
       (.I0(Q[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[31]),
        .O(\ap_CS_fsm_reg[32]_2 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_20__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[24]),
        .I1(out[24]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_20__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[13]),
        .I1(out[13]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_20__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[12]),
        .I1(out[12]),
        .I2(Q[2]),
        .O(DIADI[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_20__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[12]),
        .I1(out[12]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_21__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[23]),
        .I1(out[23]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_21__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[12]),
        .I1(out[12]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_21__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[11]),
        .I1(out[11]),
        .I2(Q[2]),
        .O(DIADI[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_21__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[11]),
        .I1(out[11]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_22__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[22]),
        .I1(out[22]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_22__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[11]),
        .I1(out[11]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_22__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[10]),
        .I1(out[10]),
        .I2(Q[2]),
        .O(DIADI[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_22__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[10]),
        .I1(out[10]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_23__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[21]),
        .I1(out[21]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_23__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[10]),
        .I1(out[10]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_23__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[9]),
        .I1(out[9]),
        .I2(Q[2]),
        .O(DIADI[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_23__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[9]),
        .I1(out[9]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_24__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[20]),
        .I1(out[20]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_24__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[9]),
        .I1(out[9]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_24__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[8]),
        .I1(out[8]),
        .I2(Q[2]),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_24__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[8]),
        .I1(out[8]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_25__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[19]),
        .I1(out[19]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_25__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[8]),
        .I1(out[8]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_25__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[7]),
        .I1(out[7]),
        .I2(Q[2]),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_25__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[7]),
        .I1(out[7]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_26__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[18]),
        .I1(out[18]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_26__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[7]),
        .I1(out[7]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_26__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[6]),
        .I1(out[6]),
        .I2(Q[2]),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_26__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[6]),
        .I1(out[6]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_27__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[17]),
        .I1(out[17]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_27__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[6]),
        .I1(out[6]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_27__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[5]),
        .I1(out[5]),
        .I2(Q[2]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_27__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[5]),
        .I1(out[5]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_28__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[16]),
        .I1(out[16]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_28__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[5]),
        .I1(out[5]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_28__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[4]),
        .I1(out[4]),
        .I2(Q[2]),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_28__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[4]),
        .I1(out[4]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_29__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[15]),
        .I1(out[15]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_29__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[4]),
        .I1(out[4]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_29__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[3]),
        .I1(out[3]),
        .I2(Q[2]),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_29__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[3]),
        .I1(out[3]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[30]),
        .I1(out[30]),
        .I2(Q[2]),
        .O(DIADI[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[30]),
        .I1(out[30]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [29]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__5
       (.I0(Q[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[31]),
        .O(\ap_CS_fsm_reg[32]_4 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_30__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[14]),
        .I1(out[14]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_30__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[3]),
        .I1(out[3]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_30__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[2]),
        .I1(out[2]),
        .I2(Q[2]),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_30__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[2]),
        .I1(out[2]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_31__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[13]),
        .I1(out[13]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_31__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[2]),
        .I1(out[2]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_31__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[1]),
        .I1(out[1]),
        .I2(Q[2]),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_31__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[1]),
        .I1(out[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [0]));
  LUT6 #(
    .INIT(64'h888888B888888888)) 
    ram_reg_i_32
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_we0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(trunc_ln51_1_reg_14990[1]),
        .I4(ram_reg),
        .I5(trunc_ln51_1_reg_14990[0]),
        .O(\ap_CS_fsm_reg[32] ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    ram_reg_i_32__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_we0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(trunc_ln51_1_reg_14990[0]),
        .I4(trunc_ln51_1_reg_14990[1]),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[32]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_32__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[12]),
        .I1(out[12]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_32__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[1]),
        .I1(out[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_i_33
       (.I0(icmp_ln141_2_reg_328_pp0_iter1_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0),
        .I2(icmp_ln141_reg_308_pp0_iter1_reg),
        .I3(icmp_ln141_1_reg_318_pp0_iter1_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_we0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_33__0
       (.I0(icmp_ln141_1_reg_318_pp0_iter1_reg),
        .I1(icmp_ln141_reg_308_pp0_iter1_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_we0));
  LUT6 #(
    .INIT(64'h88B8888888888888)) 
    ram_reg_i_33__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_we0),
        .I1(Q[2]),
        .I2(trunc_ln51_1_reg_14990[1]),
        .I3(ram_reg),
        .I4(trunc_ln51_1_reg_14990[0]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[32]_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_33__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[11]),
        .I1(out[11]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_i_34
       (.I0(icmp_ln141_1_reg_318_pp0_iter1_reg),
        .I1(icmp_ln141_2_reg_328_pp0_iter1_reg),
        .I2(icmp_ln141_3_reg_338_pp0_iter1_reg),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0),
        .I4(icmp_ln141_reg_308_pp0_iter1_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_we0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_34__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[10]),
        .I1(out[10]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_35__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[9]),
        .I1(out[9]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_36__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[8]),
        .I1(out[8]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_37__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[7]),
        .I1(out[7]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_38__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[6]),
        .I1(out[6]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_39__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[5]),
        .I1(out[5]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[30]),
        .I1(out[30]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[29]),
        .I1(out[29]),
        .I2(Q[2]),
        .O(DIADI[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[29]),
        .I1(out[29]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_40__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[4]),
        .I1(out[4]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_41__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[3]),
        .I1(out[3]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_42__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[2]),
        .I1(out[2]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_43__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[1]),
        .I1(out[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_3 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_44__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[0]),
        .I1(out[0]),
        .I2(Q[2]),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'h88888888888888B8)) 
    ram_reg_i_45
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_we0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(trunc_ln51_1_reg_14990[0]),
        .I4(trunc_ln51_1_reg_14990[1]),
        .I5(ram_reg),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_47
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0),
        .I1(icmp_ln141_reg_308_pp0_iter1_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_we0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[29]),
        .I1(out[29]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[28]),
        .I1(out[28]),
        .I2(Q[2]),
        .O(DIADI[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[28]),
        .I1(out[28]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[28]),
        .I1(out[28]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[27]),
        .I1(out[27]),
        .I2(Q[2]),
        .O(DIADI[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[27]),
        .I1(out[27]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[27]),
        .I1(out[27]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[26]),
        .I1(out[26]),
        .I2(Q[2]),
        .O(DIADI[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[26]),
        .I1(out[26]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[26]),
        .I1(out[26]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[25]),
        .I1(out[25]),
        .I2(Q[2]),
        .O(DIADI[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[25]),
        .I1(out[25]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[25]),
        .I1(out[25]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[24]),
        .I1(out[24]),
        .I2(Q[2]),
        .O(DIADI[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[24]),
        .I1(out[24]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_9__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[24]),
        .I1(out[24]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_4 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_9__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[23]),
        .I1(out[23]),
        .I2(Q[2]),
        .O(DIADI[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_9__4
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[23]),
        .I1(out[23]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[32]_2 [22]));
  FDRE \sub_ln144_1_reg_353_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[9]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[10]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[10]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[11]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[11]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[12]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[12]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[13]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[13]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[14]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[14]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[15]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[15]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[16]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[16]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[17]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[17]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[18]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[18]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[19]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[1]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[19]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[20]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[20]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[21]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[21]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[22]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[22]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[23]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[23]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[24]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[24]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[25]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[25]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[26]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[26]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[27]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[27]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[28]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[28]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[29]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[2]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[29]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[30]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[30]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[31]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[3]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[4]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[5]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[5]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[6]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[6]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[7]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[7]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[8]),
        .R(1'b0));
  FDRE \sub_ln144_1_reg_353_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O134[8]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0[9]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[9]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[10]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[10]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[11]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[11]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[12]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[12]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[13]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[13]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[14]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[14]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[15]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[15]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[16]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[16]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[17]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[17]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[18]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[18]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[19]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[1]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[19]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[20]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[20]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[21]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[21]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[22]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[22]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[23]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[23]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[24]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[24]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[25]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[25]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[26]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[26]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[27]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[27]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[28]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[28]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[29]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[2]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[29]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[30]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[30]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[31]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[3]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[4]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[5]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[5]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[6]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[6]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[7]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[7]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[8]),
        .R(1'b0));
  FDRE \sub_ln144_2_reg_358_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O133[8]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln144_3_reg_363[4]_i_2 
       (.I0(colsW1_read_reg_14076),
        .O(\colsW1_read_reg_14076_reg[0] ));
  FDRE \sub_ln144_3_reg_363_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(colsW1_read_reg_14076),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[0]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [9]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[10]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [10]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[11]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [11]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[12]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [12]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[13]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [13]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[14]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [14]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[15]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [15]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[16]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [16]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[17]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [17]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[18]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [18]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[19]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[1]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [19]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[20]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [20]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[21]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [21]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[22]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [22]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[23]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [23]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[24]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [24]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[25]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [25]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[26]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [26]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[27]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [27]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[28]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [28]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[29]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[2]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [29]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[30]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [30]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[31]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[3]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[4]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[5]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [5]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[6]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [6]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[7]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [7]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[8]),
        .R(1'b0));
  FDRE \sub_ln144_3_reg_363_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln144_3_reg_363_reg[31]_0 [8]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0[9]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[9]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[10]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[10]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[11]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[11]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[12]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[12]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[13]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[13]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[14]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[14]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[15]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[15]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[16]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[16]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[17]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[17]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[18]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[18]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[19]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[1]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[19]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[20]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[20]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[21]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[21]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[22]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[22]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[23]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[23]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[24]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[24]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[25]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[25]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[26]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[26]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[27]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[27]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[28]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[28]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[29]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[2]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[29]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[30]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[30]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[31]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[3]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[4]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[5]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[5]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[6]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[6]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[7]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[7]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[8]),
        .R(1'b0));
  FDRE \sub_ln144_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O135[8]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_feedforward_Pipeline_VITIS_LOOP_147_6" *) 
module bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_147_6
   (ADDRARDADDR,
    D,
    CO,
    \ap_CS_fsm_reg[33] ,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0,
    zext_ln51_3_reg_14985,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
    colsW2_read_reg_14068,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    DOADO,
    \x_assign_2_reg_4085_reg[31]_0 ,
    \x_assign_2_reg_4085_reg[31]_1 ,
    \x_assign_2_reg_4085_reg[31]_2 );
  output [4:0]ADDRARDADDR;
  output [1:0]D;
  output [0:0]CO;
  output \ap_CS_fsm_reg[33] ;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out;
  input [3:0]Q;
  input [4:0]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0;
  input [4:0]zext_ln51_3_reg_14985;
  input grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg;
  input [31:0]colsW2_read_reg_14068;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [31:0]DOADO;
  input [31:0]\x_assign_2_reg_4085_reg[31]_0 ;
  input [31:0]\x_assign_2_reg_4085_reg[31]_1 ;
  input [31:0]\x_assign_2_reg_4085_reg[31]_2 ;

  wire [4:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [31:0]DOADO;
  wire [3:0]Q;
  wire [7:0]add_ln147_fu_2056_p2;
  wire \ap_CS_fsm_reg[33] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_predicate_pred1000_state3;
  wire ap_predicate_pred1009_state3;
  wire ap_predicate_pred1018_state3;
  wire ap_predicate_pred1027_state3;
  wire ap_predicate_pred1036_state3;
  wire ap_predicate_pred1045_state3;
  wire ap_predicate_pred1045_state3_i_1_n_4;
  wire ap_predicate_pred1054_state3;
  wire ap_predicate_pred1063_state3;
  wire ap_predicate_pred1072_state3;
  wire ap_predicate_pred1081_state3;
  wire ap_predicate_pred1090_state3;
  wire ap_predicate_pred1099_state3;
  wire ap_predicate_pred1108_state3;
  wire ap_predicate_pred1117_state3;
  wire ap_predicate_pred1126_state3;
  wire ap_predicate_pred1135_state3;
  wire ap_predicate_pred1144_state3;
  wire ap_predicate_pred1153_state3;
  wire ap_predicate_pred1162_state3;
  wire ap_predicate_pred1171_state3;
  wire ap_predicate_pred1180_state3;
  wire ap_predicate_pred1189_state3;
  wire ap_predicate_pred1189_state3_i_1_n_4;
  wire ap_predicate_pred1198_state3;
  wire ap_predicate_pred1207_state3;
  wire ap_predicate_pred1216_state3;
  wire ap_predicate_pred1225_state3;
  wire ap_predicate_pred1234_state3;
  wire ap_predicate_pred1243_state3;
  wire ap_predicate_pred1252_state3;
  wire ap_predicate_pred1261_state3;
  wire ap_predicate_pred1270_state3;
  wire ap_predicate_pred1279_state3;
  wire ap_predicate_pred1288_state3;
  wire ap_predicate_pred1297_state3;
  wire ap_predicate_pred1306_state3;
  wire ap_predicate_pred1315_state3;
  wire ap_predicate_pred1324_state3;
  wire ap_predicate_pred1333_state3;
  wire ap_predicate_pred1333_state3_i_1_n_4;
  wire ap_predicate_pred1342_state3;
  wire ap_predicate_pred1351_state3;
  wire ap_predicate_pred1360_state3;
  wire ap_predicate_pred1369_state3;
  wire ap_predicate_pred1378_state3;
  wire ap_predicate_pred1387_state3;
  wire ap_predicate_pred1396_state3;
  wire ap_predicate_pred1405_state3;
  wire ap_predicate_pred1414_state3;
  wire ap_predicate_pred1423_state3;
  wire ap_predicate_pred1432_state3;
  wire ap_predicate_pred1441_state3;
  wire ap_predicate_pred1450_state3;
  wire ap_predicate_pred1459_state3;
  wire ap_predicate_pred1468_state3;
  wire ap_predicate_pred1477_state3;
  wire ap_predicate_pred1477_state3_i_1_n_4;
  wire ap_predicate_pred1486_state3;
  wire ap_predicate_pred1495_state3;
  wire ap_predicate_pred1504_state3;
  wire ap_predicate_pred1513_state3;
  wire ap_predicate_pred1522_state3;
  wire ap_predicate_pred1531_state3;
  wire ap_predicate_pred1540_state3;
  wire ap_predicate_pred1549_state3;
  wire ap_predicate_pred1558_state3;
  wire ap_predicate_pred1567_state3;
  wire ap_predicate_pred1576_state3;
  wire ap_predicate_pred1585_state3;
  wire ap_predicate_pred1594_state3;
  wire ap_predicate_pred1603_state3;
  wire ap_predicate_pred1612_state3;
  wire ap_predicate_pred1621_state3;
  wire ap_predicate_pred1621_state3_i_1_n_4;
  wire ap_predicate_pred1630_state3;
  wire ap_predicate_pred1630_state3_i_1_n_4;
  wire ap_predicate_pred1639_state3;
  wire ap_predicate_pred1639_state3_i_1_n_4;
  wire ap_predicate_pred1648_state3;
  wire ap_predicate_pred1648_state3_i_1_n_4;
  wire ap_predicate_pred1657_state3;
  wire ap_predicate_pred1657_state3_i_1_n_4;
  wire ap_predicate_pred1666_state3;
  wire ap_predicate_pred1666_state3_i_1_n_4;
  wire ap_predicate_pred1675_state3;
  wire ap_predicate_pred1675_state3_i_1_n_4;
  wire ap_predicate_pred1684_state3;
  wire ap_predicate_pred1684_state3_i_1_n_4;
  wire ap_predicate_pred1693_state3;
  wire ap_predicate_pred1693_state3_i_1_n_4;
  wire ap_predicate_pred1702_state3;
  wire ap_predicate_pred1702_state3_i_1_n_4;
  wire ap_predicate_pred1711_state3;
  wire ap_predicate_pred1711_state3_i_1_n_4;
  wire ap_predicate_pred1720_state3;
  wire ap_predicate_pred1720_state3_i_1_n_4;
  wire ap_predicate_pred1729_state3;
  wire ap_predicate_pred1729_state3_i_1_n_4;
  wire ap_predicate_pred1738_state3;
  wire ap_predicate_pred1738_state3_i_1_n_4;
  wire ap_predicate_pred1747_state3;
  wire ap_predicate_pred1747_state3_i_1_n_4;
  wire ap_predicate_pred1756_state3;
  wire ap_predicate_pred1756_state3_i_1_n_4;
  wire ap_predicate_pred1765_state3;
  wire ap_predicate_pred1765_state3_i_1_n_4;
  wire ap_predicate_pred1774_state3;
  wire ap_predicate_pred1774_state3_i_1_n_4;
  wire ap_predicate_pred1783_state3;
  wire ap_predicate_pred1783_state3_i_1_n_4;
  wire ap_predicate_pred1792_state3;
  wire ap_predicate_pred1792_state3_i_1_n_4;
  wire ap_predicate_pred1801_state3;
  wire ap_predicate_pred1801_state3_i_1_n_4;
  wire ap_predicate_pred1810_state3;
  wire ap_predicate_pred1810_state3_i_1_n_4;
  wire ap_predicate_pred1819_state3;
  wire ap_predicate_pred1819_state3_i_1_n_4;
  wire ap_predicate_pred1828_state3;
  wire ap_predicate_pred1828_state3_i_1_n_4;
  wire ap_predicate_pred1837_state3;
  wire ap_predicate_pred1837_state3_i_1_n_4;
  wire ap_predicate_pred1846_state3;
  wire ap_predicate_pred1846_state3_i_1_n_4;
  wire ap_predicate_pred1855_state3;
  wire ap_predicate_pred1855_state3_i_1_n_4;
  wire ap_predicate_pred1864_state3;
  wire ap_predicate_pred1864_state3_i_1_n_4;
  wire ap_predicate_pred1873_state3;
  wire ap_predicate_pred1873_state3_i_1_n_4;
  wire ap_predicate_pred1882_state3;
  wire ap_predicate_pred1882_state3_i_1_n_4;
  wire ap_predicate_pred1891_state3;
  wire ap_predicate_pred1891_state3_i_1_n_4;
  wire ap_predicate_pred1900_state3;
  wire ap_predicate_pred1900_state3_i_1_n_4;
  wire ap_predicate_pred1900_state3_i_2_n_4;
  wire ap_predicate_pred1909_state3;
  wire ap_predicate_pred1909_state3_i_1_n_4;
  wire ap_predicate_pred1909_state3_i_2_n_4;
  wire ap_predicate_pred760_state3;
  wire ap_predicate_pred775_state3;
  wire ap_predicate_pred784_state3;
  wire ap_predicate_pred793_state3;
  wire ap_predicate_pred802_state3;
  wire ap_predicate_pred811_state3;
  wire ap_predicate_pred820_state3;
  wire ap_predicate_pred829_state3;
  wire ap_predicate_pred838_state3;
  wire ap_predicate_pred847_state3;
  wire ap_predicate_pred856_state3;
  wire ap_predicate_pred865_state3;
  wire ap_predicate_pred874_state3;
  wire ap_predicate_pred883_state3;
  wire ap_predicate_pred892_state3;
  wire ap_predicate_pred901_state3;
  wire ap_predicate_pred901_state3_i_1_n_4;
  wire ap_predicate_pred910_state3;
  wire ap_predicate_pred919_state3;
  wire ap_predicate_pred928_state3;
  wire ap_predicate_pred937_state3;
  wire ap_predicate_pred946_state3;
  wire ap_predicate_pred955_state3;
  wire ap_predicate_pred964_state3;
  wire ap_predicate_pred973_state3;
  wire ap_predicate_pred982_state3;
  wire ap_predicate_pred991_state3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]ap_sig_allocacmp_i_3;
  wire [31:0]colsW2_read_reg_14068;
  wire [31:0]dout_tmp;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire [4:0]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg;
  wire [4:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out;
  wire i_fu_5680;
  wire \i_fu_568[7]_i_11_n_4 ;
  wire \i_fu_568[7]_i_12_n_4 ;
  wire \i_fu_568[7]_i_13_n_4 ;
  wire \i_fu_568[7]_i_14_n_4 ;
  wire \i_fu_568[7]_i_15_n_4 ;
  wire \i_fu_568[7]_i_7_n_4 ;
  wire \i_fu_568[7]_i_8_n_4 ;
  wire \i_fu_568[7]_i_9_n_4 ;
  wire \i_fu_568_reg_n_4_[0] ;
  wire \i_fu_568_reg_n_4_[1] ;
  wire \i_fu_568_reg_n_4_[2] ;
  wire \i_fu_568_reg_n_4_[3] ;
  wire \i_fu_568_reg_n_4_[4] ;
  wire \i_fu_568_reg_n_4_[5] ;
  wire \i_fu_568_reg_n_4_[6] ;
  wire \i_fu_568_reg_n_4_[7] ;
  wire \layer3_quant_100_fu_972[0]_i_1_n_4 ;
  wire \layer3_quant_101_fu_976[0]_i_1_n_4 ;
  wire \layer3_quant_102_fu_980[0]_i_1_n_4 ;
  wire \layer3_quant_103_fu_984[0]_i_1_n_4 ;
  wire \layer3_quant_104_fu_988[0]_i_1_n_4 ;
  wire \layer3_quant_105_fu_992[0]_i_1_n_4 ;
  wire \layer3_quant_106_fu_996[0]_i_1_n_4 ;
  wire \layer3_quant_107_fu_1000[0]_i_1_n_4 ;
  wire \layer3_quant_108_fu_1004[0]_i_1_n_4 ;
  wire \layer3_quant_109_fu_1008[0]_i_1_n_4 ;
  wire \layer3_quant_10_fu_612[0]_i_1_n_4 ;
  wire \layer3_quant_110_fu_1012[0]_i_1_n_4 ;
  wire \layer3_quant_111_fu_1016[0]_i_1_n_4 ;
  wire \layer3_quant_112_fu_1020[0]_i_1_n_4 ;
  wire \layer3_quant_113_fu_1024[0]_i_1_n_4 ;
  wire \layer3_quant_114_fu_1028[0]_i_1_n_4 ;
  wire \layer3_quant_115_fu_1032[0]_i_1_n_4 ;
  wire \layer3_quant_116_fu_1036[0]_i_1_n_4 ;
  wire \layer3_quant_117_fu_1040[0]_i_1_n_4 ;
  wire \layer3_quant_118_fu_1044[0]_i_1_n_4 ;
  wire \layer3_quant_119_fu_1048[0]_i_1_n_4 ;
  wire \layer3_quant_11_fu_616[0]_i_1_n_4 ;
  wire \layer3_quant_120_fu_1052[0]_i_1_n_4 ;
  wire \layer3_quant_121_fu_1056[0]_i_1_n_4 ;
  wire \layer3_quant_122_fu_1060[0]_i_1_n_4 ;
  wire \layer3_quant_123_fu_1064[0]_i_1_n_4 ;
  wire \layer3_quant_124_fu_1068[0]_i_1_n_4 ;
  wire \layer3_quant_125_fu_1072[0]_i_1_n_4 ;
  wire \layer3_quant_126_fu_1076[0]_i_1_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_10_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_11_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_12_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_14_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_15_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_16_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_17_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_18_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_19_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_1_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_20_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_21_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_22_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_4_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_5_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_6_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_7_n_4 ;
  wire \layer3_quant_127_fu_1080[0]_i_9_n_4 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_13_n_4 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_13_n_5 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_13_n_6 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_13_n_7 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_2_n_5 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_2_n_6 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_2_n_7 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_3_n_4 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_3_n_5 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_3_n_6 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_3_n_7 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_8_n_4 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_8_n_5 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_8_n_6 ;
  wire \layer3_quant_127_fu_1080_reg[0]_i_8_n_7 ;
  wire layer3_quant_128_fu_2116_p2;
  wire \layer3_quant_12_fu_620[0]_i_1_n_4 ;
  wire \layer3_quant_13_fu_624[0]_i_1_n_4 ;
  wire \layer3_quant_14_fu_628[0]_i_1_n_4 ;
  wire \layer3_quant_15_fu_632[0]_i_1_n_4 ;
  wire \layer3_quant_16_fu_636[0]_i_1_n_4 ;
  wire \layer3_quant_17_fu_640[0]_i_1_n_4 ;
  wire \layer3_quant_18_fu_644[0]_i_1_n_4 ;
  wire \layer3_quant_19_fu_648[0]_i_1_n_4 ;
  wire \layer3_quant_1_fu_576[0]_i_1_n_4 ;
  wire \layer3_quant_20_fu_652[0]_i_1_n_4 ;
  wire \layer3_quant_21_fu_656[0]_i_1_n_4 ;
  wire \layer3_quant_22_fu_660[0]_i_1_n_4 ;
  wire \layer3_quant_23_fu_664[0]_i_1_n_4 ;
  wire \layer3_quant_24_fu_668[0]_i_1_n_4 ;
  wire \layer3_quant_25_fu_672[0]_i_1_n_4 ;
  wire \layer3_quant_26_fu_676[0]_i_1_n_4 ;
  wire \layer3_quant_27_fu_680[0]_i_1_n_4 ;
  wire \layer3_quant_28_fu_684[0]_i_1_n_4 ;
  wire \layer3_quant_29_fu_688[0]_i_1_n_4 ;
  wire \layer3_quant_2_fu_580[0]_i_1_n_4 ;
  wire \layer3_quant_30_fu_692[0]_i_1_n_4 ;
  wire \layer3_quant_31_fu_696[0]_i_1_n_4 ;
  wire \layer3_quant_32_fu_700[0]_i_1_n_4 ;
  wire \layer3_quant_33_fu_704[0]_i_1_n_4 ;
  wire \layer3_quant_34_fu_708[0]_i_1_n_4 ;
  wire \layer3_quant_35_fu_712[0]_i_1_n_4 ;
  wire \layer3_quant_36_fu_716[0]_i_1_n_4 ;
  wire \layer3_quant_37_fu_720[0]_i_1_n_4 ;
  wire \layer3_quant_38_fu_724[0]_i_1_n_4 ;
  wire \layer3_quant_39_fu_728[0]_i_1_n_4 ;
  wire \layer3_quant_3_fu_584[0]_i_1_n_4 ;
  wire \layer3_quant_40_fu_732[0]_i_1_n_4 ;
  wire \layer3_quant_41_fu_736[0]_i_1_n_4 ;
  wire \layer3_quant_42_fu_740[0]_i_1_n_4 ;
  wire \layer3_quant_43_fu_744[0]_i_1_n_4 ;
  wire \layer3_quant_44_fu_748[0]_i_1_n_4 ;
  wire \layer3_quant_45_fu_752[0]_i_1_n_4 ;
  wire \layer3_quant_46_fu_756[0]_i_1_n_4 ;
  wire \layer3_quant_47_fu_760[0]_i_1_n_4 ;
  wire \layer3_quant_48_fu_764[0]_i_1_n_4 ;
  wire \layer3_quant_49_fu_768[0]_i_1_n_4 ;
  wire \layer3_quant_4_fu_588[0]_i_1_n_4 ;
  wire \layer3_quant_50_fu_772[0]_i_1_n_4 ;
  wire \layer3_quant_51_fu_776[0]_i_1_n_4 ;
  wire \layer3_quant_52_fu_780[0]_i_1_n_4 ;
  wire \layer3_quant_53_fu_784[0]_i_1_n_4 ;
  wire \layer3_quant_54_fu_788[0]_i_1_n_4 ;
  wire \layer3_quant_55_fu_792[0]_i_1_n_4 ;
  wire \layer3_quant_56_fu_796[0]_i_1_n_4 ;
  wire \layer3_quant_57_fu_800[0]_i_1_n_4 ;
  wire \layer3_quant_58_fu_804[0]_i_1_n_4 ;
  wire \layer3_quant_59_fu_808[0]_i_1_n_4 ;
  wire \layer3_quant_5_fu_592[0]_i_1_n_4 ;
  wire \layer3_quant_60_fu_812[0]_i_1_n_4 ;
  wire \layer3_quant_61_fu_816[0]_i_1_n_4 ;
  wire \layer3_quant_62_fu_820[0]_i_1_n_4 ;
  wire \layer3_quant_63_fu_824[0]_i_1_n_4 ;
  wire \layer3_quant_64_fu_828[0]_i_1_n_4 ;
  wire \layer3_quant_65_fu_832[0]_i_1_n_4 ;
  wire \layer3_quant_66_fu_836[0]_i_1_n_4 ;
  wire \layer3_quant_67_fu_840[0]_i_1_n_4 ;
  wire \layer3_quant_68_fu_844[0]_i_1_n_4 ;
  wire \layer3_quant_69_fu_848[0]_i_1_n_4 ;
  wire \layer3_quant_6_fu_596[0]_i_1_n_4 ;
  wire \layer3_quant_70_fu_852[0]_i_1_n_4 ;
  wire \layer3_quant_71_fu_856[0]_i_1_n_4 ;
  wire \layer3_quant_72_fu_860[0]_i_1_n_4 ;
  wire \layer3_quant_73_fu_864[0]_i_1_n_4 ;
  wire \layer3_quant_74_fu_868[0]_i_1_n_4 ;
  wire \layer3_quant_75_fu_872[0]_i_1_n_4 ;
  wire \layer3_quant_76_fu_876[0]_i_1_n_4 ;
  wire \layer3_quant_77_fu_880[0]_i_1_n_4 ;
  wire \layer3_quant_78_fu_884[0]_i_1_n_4 ;
  wire \layer3_quant_79_fu_888[0]_i_1_n_4 ;
  wire \layer3_quant_7_fu_600[0]_i_1_n_4 ;
  wire \layer3_quant_80_fu_892[0]_i_1_n_4 ;
  wire \layer3_quant_81_fu_896[0]_i_1_n_4 ;
  wire \layer3_quant_82_fu_900[0]_i_1_n_4 ;
  wire \layer3_quant_83_fu_904[0]_i_1_n_4 ;
  wire \layer3_quant_84_fu_908[0]_i_1_n_4 ;
  wire \layer3_quant_85_fu_912[0]_i_1_n_4 ;
  wire \layer3_quant_86_fu_916[0]_i_1_n_4 ;
  wire \layer3_quant_87_fu_920[0]_i_1_n_4 ;
  wire \layer3_quant_88_fu_924[0]_i_1_n_4 ;
  wire \layer3_quant_89_fu_928[0]_i_1_n_4 ;
  wire \layer3_quant_8_fu_604[0]_i_1_n_4 ;
  wire \layer3_quant_90_fu_932[0]_i_1_n_4 ;
  wire \layer3_quant_91_fu_936[0]_i_1_n_4 ;
  wire \layer3_quant_92_fu_940[0]_i_1_n_4 ;
  wire \layer3_quant_93_fu_944[0]_i_1_n_4 ;
  wire \layer3_quant_94_fu_948[0]_i_1_n_4 ;
  wire \layer3_quant_95_fu_952[0]_i_1_n_4 ;
  wire \layer3_quant_96_fu_956[0]_i_1_n_4 ;
  wire \layer3_quant_97_fu_960[0]_i_1_n_4 ;
  wire \layer3_quant_98_fu_964[0]_i_1_n_4 ;
  wire \layer3_quant_99_fu_968[0]_i_1_n_4 ;
  wire \layer3_quant_9_fu_608[0]_i_1_n_4 ;
  wire \layer3_quant_fu_572[0]_i_1_n_4 ;
  wire [6:0]trunc_ln147_1_reg_4061;
  wire [31:0]x_assign_2_reg_4085;
  wire [31:0]\x_assign_2_reg_4085_reg[31]_0 ;
  wire [31:0]\x_assign_2_reg_4085_reg[31]_1 ;
  wire [31:0]\x_assign_2_reg_4085_reg[31]_2 ;
  wire [4:0]zext_ln51_3_reg_14985;
  wire [3:0]\NLW_layer3_quant_127_fu_1080_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_layer3_quant_127_fu_1080_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_layer3_quant_127_fu_1080_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_layer3_quant_127_fu_1080_reg[0]_i_8_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_5680),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_predicate_pred1000_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred1000_state3),
        .R(ap_predicate_pred1720_state3_i_1_n_4));
  FDRE ap_predicate_pred1009_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred1009_state3),
        .R(ap_predicate_pred1729_state3_i_1_n_4));
  FDRE ap_predicate_pred1018_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred1018_state3),
        .R(ap_predicate_pred1738_state3_i_1_n_4));
  FDRE ap_predicate_pred1027_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred1027_state3),
        .R(ap_predicate_pred1747_state3_i_1_n_4));
  FDRE ap_predicate_pred1036_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred1036_state3),
        .R(ap_predicate_pred1756_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred1045_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[5]),
        .I1(trunc_ln147_1_reg_4061[4]),
        .I2(trunc_ln147_1_reg_4061[6]),
        .O(ap_predicate_pred1045_state3_i_1_n_4));
  FDRE ap_predicate_pred1045_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred1045_state3),
        .R(ap_predicate_pred1909_state3_i_1_n_4));
  FDRE ap_predicate_pred1054_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1054_state3),
        .R(ap_predicate_pred1630_state3_i_1_n_4));
  FDRE ap_predicate_pred1063_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1063_state3),
        .R(ap_predicate_pred1639_state3_i_1_n_4));
  FDRE ap_predicate_pred1072_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1072_state3),
        .R(ap_predicate_pred1648_state3_i_1_n_4));
  FDRE ap_predicate_pred1081_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1081_state3),
        .R(ap_predicate_pred1657_state3_i_1_n_4));
  FDRE ap_predicate_pred1090_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1090_state3),
        .R(ap_predicate_pred1666_state3_i_1_n_4));
  FDRE ap_predicate_pred1099_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1099_state3),
        .R(ap_predicate_pred1675_state3_i_1_n_4));
  FDRE ap_predicate_pred1108_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1108_state3),
        .R(ap_predicate_pred1684_state3_i_1_n_4));
  FDRE ap_predicate_pred1117_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1117_state3),
        .R(ap_predicate_pred1693_state3_i_1_n_4));
  FDRE ap_predicate_pred1126_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1126_state3),
        .R(ap_predicate_pred1702_state3_i_1_n_4));
  FDRE ap_predicate_pred1135_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1135_state3),
        .R(ap_predicate_pred1711_state3_i_1_n_4));
  FDRE ap_predicate_pred1144_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1144_state3),
        .R(ap_predicate_pred1720_state3_i_1_n_4));
  FDRE ap_predicate_pred1153_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1153_state3),
        .R(ap_predicate_pred1729_state3_i_1_n_4));
  FDRE ap_predicate_pred1162_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1162_state3),
        .R(ap_predicate_pred1738_state3_i_1_n_4));
  FDRE ap_predicate_pred1171_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1171_state3),
        .R(ap_predicate_pred1747_state3_i_1_n_4));
  FDRE ap_predicate_pred1180_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1180_state3),
        .R(ap_predicate_pred1756_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred1189_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[4]),
        .I1(trunc_ln147_1_reg_4061[5]),
        .I2(trunc_ln147_1_reg_4061[6]),
        .O(ap_predicate_pred1189_state3_i_1_n_4));
  FDRE ap_predicate_pred1189_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1189_state3_i_1_n_4),
        .Q(ap_predicate_pred1189_state3),
        .R(ap_predicate_pred1909_state3_i_1_n_4));
  FDRE ap_predicate_pred1198_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1198_state3),
        .R(ap_predicate_pred1630_state3_i_1_n_4));
  FDRE ap_predicate_pred1207_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1207_state3),
        .R(ap_predicate_pred1639_state3_i_1_n_4));
  FDRE ap_predicate_pred1216_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1216_state3),
        .R(ap_predicate_pred1648_state3_i_1_n_4));
  FDRE ap_predicate_pred1225_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1225_state3),
        .R(ap_predicate_pred1657_state3_i_1_n_4));
  FDRE ap_predicate_pred1234_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1234_state3),
        .R(ap_predicate_pred1666_state3_i_1_n_4));
  FDRE ap_predicate_pred1243_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1243_state3),
        .R(ap_predicate_pred1675_state3_i_1_n_4));
  FDRE ap_predicate_pred1252_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1252_state3),
        .R(ap_predicate_pred1684_state3_i_1_n_4));
  FDRE ap_predicate_pred1261_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1261_state3),
        .R(ap_predicate_pred1693_state3_i_1_n_4));
  FDRE ap_predicate_pred1270_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1270_state3),
        .R(ap_predicate_pred1702_state3_i_1_n_4));
  FDRE ap_predicate_pred1279_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1279_state3),
        .R(ap_predicate_pred1711_state3_i_1_n_4));
  FDRE ap_predicate_pred1288_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1288_state3),
        .R(ap_predicate_pred1720_state3_i_1_n_4));
  FDRE ap_predicate_pred1297_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1297_state3),
        .R(ap_predicate_pred1729_state3_i_1_n_4));
  FDRE ap_predicate_pred1306_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1306_state3),
        .R(ap_predicate_pred1738_state3_i_1_n_4));
  FDRE ap_predicate_pred1315_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1315_state3),
        .R(ap_predicate_pred1747_state3_i_1_n_4));
  FDRE ap_predicate_pred1324_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1324_state3),
        .R(ap_predicate_pred1756_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_predicate_pred1333_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[5]),
        .I1(trunc_ln147_1_reg_4061[4]),
        .I2(trunc_ln147_1_reg_4061[6]),
        .O(ap_predicate_pred1333_state3_i_1_n_4));
  FDRE ap_predicate_pred1333_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1333_state3_i_1_n_4),
        .Q(ap_predicate_pred1333_state3),
        .R(ap_predicate_pred1909_state3_i_1_n_4));
  FDRE ap_predicate_pred1342_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1342_state3),
        .R(ap_predicate_pred1630_state3_i_1_n_4));
  FDRE ap_predicate_pred1351_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1351_state3),
        .R(ap_predicate_pred1639_state3_i_1_n_4));
  FDRE ap_predicate_pred1360_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1360_state3),
        .R(ap_predicate_pred1648_state3_i_1_n_4));
  FDRE ap_predicate_pred1369_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1369_state3),
        .R(ap_predicate_pred1657_state3_i_1_n_4));
  FDRE ap_predicate_pred1378_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1378_state3),
        .R(ap_predicate_pred1666_state3_i_1_n_4));
  FDRE ap_predicate_pred1387_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1387_state3),
        .R(ap_predicate_pred1675_state3_i_1_n_4));
  FDRE ap_predicate_pred1396_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1396_state3),
        .R(ap_predicate_pred1684_state3_i_1_n_4));
  FDRE ap_predicate_pred1405_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1405_state3),
        .R(ap_predicate_pred1693_state3_i_1_n_4));
  FDRE ap_predicate_pred1414_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1414_state3),
        .R(ap_predicate_pred1702_state3_i_1_n_4));
  FDRE ap_predicate_pred1423_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1423_state3),
        .R(ap_predicate_pred1711_state3_i_1_n_4));
  FDRE ap_predicate_pred1432_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1432_state3),
        .R(ap_predicate_pred1720_state3_i_1_n_4));
  FDRE ap_predicate_pred1441_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1441_state3),
        .R(ap_predicate_pred1729_state3_i_1_n_4));
  FDRE ap_predicate_pred1450_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1450_state3),
        .R(ap_predicate_pred1738_state3_i_1_n_4));
  FDRE ap_predicate_pred1459_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1459_state3),
        .R(ap_predicate_pred1747_state3_i_1_n_4));
  FDRE ap_predicate_pred1468_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1468_state3),
        .R(ap_predicate_pred1756_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ap_predicate_pred1477_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[5]),
        .I1(trunc_ln147_1_reg_4061[4]),
        .I2(trunc_ln147_1_reg_4061[6]),
        .O(ap_predicate_pred1477_state3_i_1_n_4));
  FDRE ap_predicate_pred1477_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1477_state3_i_1_n_4),
        .Q(ap_predicate_pred1477_state3),
        .R(ap_predicate_pred1909_state3_i_1_n_4));
  FDRE ap_predicate_pred1486_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1486_state3),
        .R(ap_predicate_pred1630_state3_i_1_n_4));
  FDRE ap_predicate_pred1495_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1495_state3),
        .R(ap_predicate_pred1639_state3_i_1_n_4));
  FDRE ap_predicate_pred1504_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1504_state3),
        .R(ap_predicate_pred1648_state3_i_1_n_4));
  FDRE ap_predicate_pred1513_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1513_state3),
        .R(ap_predicate_pred1657_state3_i_1_n_4));
  FDRE ap_predicate_pred1522_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1522_state3),
        .R(ap_predicate_pred1666_state3_i_1_n_4));
  FDRE ap_predicate_pred1531_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1531_state3),
        .R(ap_predicate_pred1675_state3_i_1_n_4));
  FDRE ap_predicate_pred1540_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1540_state3),
        .R(ap_predicate_pred1684_state3_i_1_n_4));
  FDRE ap_predicate_pred1549_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1549_state3),
        .R(ap_predicate_pred1693_state3_i_1_n_4));
  FDRE ap_predicate_pred1558_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1558_state3),
        .R(ap_predicate_pred1702_state3_i_1_n_4));
  FDRE ap_predicate_pred1567_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1567_state3),
        .R(ap_predicate_pred1711_state3_i_1_n_4));
  FDRE ap_predicate_pred1576_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1576_state3),
        .R(ap_predicate_pred1720_state3_i_1_n_4));
  FDRE ap_predicate_pred1585_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1585_state3),
        .R(ap_predicate_pred1729_state3_i_1_n_4));
  FDRE ap_predicate_pred1594_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1594_state3),
        .R(ap_predicate_pred1738_state3_i_1_n_4));
  FDRE ap_predicate_pred1603_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1603_state3),
        .R(ap_predicate_pred1747_state3_i_1_n_4));
  FDRE ap_predicate_pred1612_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1612_state3),
        .R(ap_predicate_pred1756_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_predicate_pred1621_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[5]),
        .I1(trunc_ln147_1_reg_4061[4]),
        .I2(trunc_ln147_1_reg_4061[6]),
        .O(ap_predicate_pred1621_state3_i_1_n_4));
  FDRE ap_predicate_pred1621_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1621_state3_i_1_n_4),
        .Q(ap_predicate_pred1621_state3),
        .R(ap_predicate_pred1909_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ap_predicate_pred1630_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[0]),
        .I1(trunc_ln147_1_reg_4061[1]),
        .I2(trunc_ln147_1_reg_4061[2]),
        .I3(trunc_ln147_1_reg_4061[3]),
        .O(ap_predicate_pred1630_state3_i_1_n_4));
  FDRE ap_predicate_pred1630_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1630_state3),
        .R(ap_predicate_pred1630_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFFD)) 
    ap_predicate_pred1639_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[0]),
        .I1(trunc_ln147_1_reg_4061[1]),
        .I2(trunc_ln147_1_reg_4061[2]),
        .I3(trunc_ln147_1_reg_4061[3]),
        .O(ap_predicate_pred1639_state3_i_1_n_4));
  FDRE ap_predicate_pred1639_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1639_state3),
        .R(ap_predicate_pred1639_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFFD)) 
    ap_predicate_pred1648_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[1]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[2]),
        .I3(trunc_ln147_1_reg_4061[3]),
        .O(ap_predicate_pred1648_state3_i_1_n_4));
  FDRE ap_predicate_pred1648_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1648_state3),
        .R(ap_predicate_pred1648_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFF7)) 
    ap_predicate_pred1657_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[0]),
        .I1(trunc_ln147_1_reg_4061[1]),
        .I2(trunc_ln147_1_reg_4061[2]),
        .I3(trunc_ln147_1_reg_4061[3]),
        .O(ap_predicate_pred1657_state3_i_1_n_4));
  FDRE ap_predicate_pred1657_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1657_state3),
        .R(ap_predicate_pred1657_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ap_predicate_pred1666_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[0]),
        .I1(trunc_ln147_1_reg_4061[1]),
        .I2(trunc_ln147_1_reg_4061[2]),
        .I3(trunc_ln147_1_reg_4061[3]),
        .O(ap_predicate_pred1666_state3_i_1_n_4));
  FDRE ap_predicate_pred1666_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1666_state3),
        .R(ap_predicate_pred1666_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ap_predicate_pred1675_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[0]),
        .I1(trunc_ln147_1_reg_4061[1]),
        .I2(trunc_ln147_1_reg_4061[2]),
        .I3(trunc_ln147_1_reg_4061[3]),
        .O(ap_predicate_pred1675_state3_i_1_n_4));
  FDRE ap_predicate_pred1675_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1675_state3),
        .R(ap_predicate_pred1675_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ap_predicate_pred1684_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[1]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[2]),
        .I3(trunc_ln147_1_reg_4061[3]),
        .O(ap_predicate_pred1684_state3_i_1_n_4));
  FDRE ap_predicate_pred1684_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1684_state3),
        .R(ap_predicate_pred1684_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ap_predicate_pred1693_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[0]),
        .I1(trunc_ln147_1_reg_4061[1]),
        .I2(trunc_ln147_1_reg_4061[2]),
        .I3(trunc_ln147_1_reg_4061[3]),
        .O(ap_predicate_pred1693_state3_i_1_n_4));
  FDRE ap_predicate_pred1693_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1693_state3),
        .R(ap_predicate_pred1693_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ap_predicate_pred1702_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[0]),
        .I1(trunc_ln147_1_reg_4061[1]),
        .I2(trunc_ln147_1_reg_4061[3]),
        .I3(trunc_ln147_1_reg_4061[2]),
        .O(ap_predicate_pred1702_state3_i_1_n_4));
  FDRE ap_predicate_pred1702_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1702_state3),
        .R(ap_predicate_pred1702_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ap_predicate_pred1711_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[0]),
        .I1(trunc_ln147_1_reg_4061[1]),
        .I2(trunc_ln147_1_reg_4061[3]),
        .I3(trunc_ln147_1_reg_4061[2]),
        .O(ap_predicate_pred1711_state3_i_1_n_4));
  FDRE ap_predicate_pred1711_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1711_state3),
        .R(ap_predicate_pred1711_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ap_predicate_pred1720_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[1]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[3]),
        .I3(trunc_ln147_1_reg_4061[2]),
        .O(ap_predicate_pred1720_state3_i_1_n_4));
  FDRE ap_predicate_pred1720_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1720_state3),
        .R(ap_predicate_pred1720_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ap_predicate_pred1729_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[0]),
        .I1(trunc_ln147_1_reg_4061[1]),
        .I2(trunc_ln147_1_reg_4061[3]),
        .I3(trunc_ln147_1_reg_4061[2]),
        .O(ap_predicate_pred1729_state3_i_1_n_4));
  FDRE ap_predicate_pred1729_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1729_state3),
        .R(ap_predicate_pred1729_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hEFFF)) 
    ap_predicate_pred1738_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[0]),
        .I1(trunc_ln147_1_reg_4061[1]),
        .I2(trunc_ln147_1_reg_4061[2]),
        .I3(trunc_ln147_1_reg_4061[3]),
        .O(ap_predicate_pred1738_state3_i_1_n_4));
  FDRE ap_predicate_pred1738_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1738_state3),
        .R(ap_predicate_pred1738_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hDFFF)) 
    ap_predicate_pred1747_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[0]),
        .I1(trunc_ln147_1_reg_4061[1]),
        .I2(trunc_ln147_1_reg_4061[2]),
        .I3(trunc_ln147_1_reg_4061[3]),
        .O(ap_predicate_pred1747_state3_i_1_n_4));
  FDRE ap_predicate_pred1747_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1747_state3),
        .R(ap_predicate_pred1747_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'hDFFF)) 
    ap_predicate_pred1756_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[1]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[2]),
        .I3(trunc_ln147_1_reg_4061[3]),
        .O(ap_predicate_pred1756_state3_i_1_n_4));
  FDRE ap_predicate_pred1756_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1756_state3),
        .R(ap_predicate_pred1756_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_predicate_pred1765_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[4]),
        .I1(trunc_ln147_1_reg_4061[5]),
        .I2(trunc_ln147_1_reg_4061[6]),
        .O(ap_predicate_pred1765_state3_i_1_n_4));
  FDRE ap_predicate_pred1765_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1765_state3_i_1_n_4),
        .Q(ap_predicate_pred1765_state3),
        .R(ap_predicate_pred1909_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ap_predicate_pred1774_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1774_state3_i_1_n_4));
  FDRE ap_predicate_pred1774_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1774_state3_i_1_n_4),
        .Q(ap_predicate_pred1774_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ap_predicate_pred1783_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1783_state3_i_1_n_4));
  FDRE ap_predicate_pred1783_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1783_state3_i_1_n_4),
        .Q(ap_predicate_pred1783_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'h0100)) 
    ap_predicate_pred1792_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[0]),
        .I3(trunc_ln147_1_reg_4061[1]),
        .O(ap_predicate_pred1792_state3_i_1_n_4));
  FDRE ap_predicate_pred1792_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1792_state3_i_1_n_4),
        .Q(ap_predicate_pred1792_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    ap_predicate_pred1801_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1801_state3_i_1_n_4));
  FDRE ap_predicate_pred1801_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1801_state3_i_1_n_4),
        .Q(ap_predicate_pred1801_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ap_predicate_pred1810_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1810_state3_i_1_n_4));
  FDRE ap_predicate_pred1810_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1810_state3_i_1_n_4),
        .Q(ap_predicate_pred1810_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ap_predicate_pred1819_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1819_state3_i_1_n_4));
  FDRE ap_predicate_pred1819_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1819_state3_i_1_n_4),
        .Q(ap_predicate_pred1819_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ap_predicate_pred1828_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[0]),
        .I3(trunc_ln147_1_reg_4061[1]),
        .O(ap_predicate_pred1828_state3_i_1_n_4));
  FDRE ap_predicate_pred1828_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1828_state3_i_1_n_4),
        .Q(ap_predicate_pred1828_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ap_predicate_pred1837_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1837_state3_i_1_n_4));
  FDRE ap_predicate_pred1837_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1837_state3_i_1_n_4),
        .Q(ap_predicate_pred1837_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ap_predicate_pred1846_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[2]),
        .I1(trunc_ln147_1_reg_4061[3]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1846_state3_i_1_n_4));
  FDRE ap_predicate_pred1846_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1846_state3_i_1_n_4),
        .Q(ap_predicate_pred1846_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ap_predicate_pred1855_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[2]),
        .I1(trunc_ln147_1_reg_4061[3]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1855_state3_i_1_n_4));
  FDRE ap_predicate_pred1855_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1855_state3_i_1_n_4),
        .Q(ap_predicate_pred1855_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ap_predicate_pred1864_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[2]),
        .I1(trunc_ln147_1_reg_4061[3]),
        .I2(trunc_ln147_1_reg_4061[0]),
        .I3(trunc_ln147_1_reg_4061[1]),
        .O(ap_predicate_pred1864_state3_i_1_n_4));
  FDRE ap_predicate_pred1864_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1864_state3_i_1_n_4),
        .Q(ap_predicate_pred1864_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ap_predicate_pred1873_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[2]),
        .I1(trunc_ln147_1_reg_4061[3]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1873_state3_i_1_n_4));
  FDRE ap_predicate_pred1873_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1873_state3_i_1_n_4),
        .Q(ap_predicate_pred1873_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ap_predicate_pred1882_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1882_state3_i_1_n_4));
  FDRE ap_predicate_pred1882_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1882_state3_i_1_n_4),
        .Q(ap_predicate_pred1882_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ap_predicate_pred1891_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1891_state3_i_1_n_4));
  FDRE ap_predicate_pred1891_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1891_state3_i_1_n_4),
        .Q(ap_predicate_pred1891_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  LUT3 #(
    .INIT(8'h7F)) 
    ap_predicate_pred1900_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[6]),
        .I1(trunc_ln147_1_reg_4061[4]),
        .I2(trunc_ln147_1_reg_4061[5]),
        .O(ap_predicate_pred1900_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ap_predicate_pred1900_state3_i_2
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[0]),
        .I3(trunc_ln147_1_reg_4061[1]),
        .O(ap_predicate_pred1900_state3_i_2_n_4));
  FDRE ap_predicate_pred1900_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1900_state3_i_2_n_4),
        .Q(ap_predicate_pred1900_state3),
        .R(ap_predicate_pred1900_state3_i_1_n_4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ap_predicate_pred1909_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[3]),
        .I1(trunc_ln147_1_reg_4061[2]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(trunc_ln147_1_reg_4061[0]),
        .O(ap_predicate_pred1909_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_predicate_pred1909_state3_i_2
       (.I0(trunc_ln147_1_reg_4061[5]),
        .I1(trunc_ln147_1_reg_4061[4]),
        .I2(trunc_ln147_1_reg_4061[6]),
        .O(ap_predicate_pred1909_state3_i_2_n_4));
  FDRE ap_predicate_pred1909_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1909_state3_i_2_n_4),
        .Q(ap_predicate_pred1909_state3),
        .R(ap_predicate_pred1909_state3_i_1_n_4));
  FDRE ap_predicate_pred760_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred760_state3),
        .R(ap_predicate_pred1630_state3_i_1_n_4));
  FDRE ap_predicate_pred775_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred775_state3),
        .R(ap_predicate_pred1639_state3_i_1_n_4));
  FDRE ap_predicate_pred784_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred784_state3),
        .R(ap_predicate_pred1648_state3_i_1_n_4));
  FDRE ap_predicate_pred793_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred793_state3),
        .R(ap_predicate_pred1657_state3_i_1_n_4));
  FDRE ap_predicate_pred802_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred802_state3),
        .R(ap_predicate_pred1666_state3_i_1_n_4));
  FDRE ap_predicate_pred811_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred811_state3),
        .R(ap_predicate_pred1675_state3_i_1_n_4));
  FDRE ap_predicate_pred820_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred820_state3),
        .R(ap_predicate_pred1684_state3_i_1_n_4));
  FDRE ap_predicate_pred829_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred829_state3),
        .R(ap_predicate_pred1693_state3_i_1_n_4));
  FDRE ap_predicate_pred838_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred838_state3),
        .R(ap_predicate_pred1702_state3_i_1_n_4));
  FDRE ap_predicate_pred847_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred847_state3),
        .R(ap_predicate_pred1711_state3_i_1_n_4));
  FDRE ap_predicate_pred856_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred856_state3),
        .R(ap_predicate_pred1720_state3_i_1_n_4));
  FDRE ap_predicate_pred865_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred865_state3),
        .R(ap_predicate_pred1729_state3_i_1_n_4));
  FDRE ap_predicate_pred874_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred874_state3),
        .R(ap_predicate_pred1738_state3_i_1_n_4));
  FDRE ap_predicate_pred883_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred883_state3),
        .R(ap_predicate_pred1747_state3_i_1_n_4));
  FDRE ap_predicate_pred892_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred892_state3),
        .R(ap_predicate_pred1756_state3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ap_predicate_pred901_state3_i_1
       (.I0(trunc_ln147_1_reg_4061[5]),
        .I1(trunc_ln147_1_reg_4061[4]),
        .I2(trunc_ln147_1_reg_4061[6]),
        .O(ap_predicate_pred901_state3_i_1_n_4));
  FDRE ap_predicate_pred901_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred901_state3_i_1_n_4),
        .Q(ap_predicate_pred901_state3),
        .R(ap_predicate_pred1909_state3_i_1_n_4));
  FDRE ap_predicate_pred910_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred910_state3),
        .R(ap_predicate_pred1630_state3_i_1_n_4));
  FDRE ap_predicate_pred919_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred919_state3),
        .R(ap_predicate_pred1639_state3_i_1_n_4));
  FDRE ap_predicate_pred928_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred928_state3),
        .R(ap_predicate_pred1648_state3_i_1_n_4));
  FDRE ap_predicate_pred937_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred937_state3),
        .R(ap_predicate_pred1657_state3_i_1_n_4));
  FDRE ap_predicate_pred946_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred946_state3),
        .R(ap_predicate_pred1666_state3_i_1_n_4));
  FDRE ap_predicate_pred955_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred955_state3),
        .R(ap_predicate_pred1675_state3_i_1_n_4));
  FDRE ap_predicate_pred964_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred964_state3),
        .R(ap_predicate_pred1684_state3_i_1_n_4));
  FDRE ap_predicate_pred973_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred973_state3),
        .R(ap_predicate_pred1693_state3_i_1_n_4));
  FDRE ap_predicate_pred982_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred982_state3),
        .R(ap_predicate_pred1702_state3_i_1_n_4));
  FDRE ap_predicate_pred991_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1045_state3_i_1_n_4),
        .Q(ap_predicate_pred991_state3),
        .R(ap_predicate_pred1711_state3_i_1_n_4));
  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .D(D),
        .E(i_fu_5680),
        .Q({\i_fu_568_reg_n_4_[7] ,\i_fu_568_reg_n_4_[6] ,\i_fu_568_reg_n_4_[5] ,\i_fu_568_reg_n_4_[4] ,\i_fu_568_reg_n_4_[3] ,\i_fu_568_reg_n_4_[2] ,\i_fu_568_reg_n_4_[1] ,\i_fu_568_reg_n_4_[0] }),
        .S(\i_fu_568[7]_i_15_n_4 ),
        .SR(flow_control_loop_pipe_sequential_init_U_n_22),
        .\ap_CS_fsm_reg[33] (\ap_CS_fsm_reg[33] ),
        .\ap_CS_fsm_reg[35] (Q),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg({\i_fu_568[7]_i_7_n_4 ,\i_fu_568[7]_i_8_n_4 ,\i_fu_568[7]_i_9_n_4 }),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i_3(ap_sig_allocacmp_i_3),
        .colsW2_read_reg_14068(colsW2_read_reg_14068),
        .grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0),
        .\i_fu_568_reg[7] ({add_ln147_fu_2056_p2[7:3],flow_control_loop_pipe_sequential_init_U_n_18,add_ln147_fu_2056_p2[1:0]}),
        .\i_fu_568_reg[7]_i_4_0 ({\i_fu_568[7]_i_11_n_4 ,\i_fu_568[7]_i_12_n_4 ,\i_fu_568[7]_i_13_n_4 ,\i_fu_568[7]_i_14_n_4 }),
        .zext_ln51_3_reg_14985(zext_ln51_3_reg_14985));
  LUT3 #(
    .INIT(8'h01)) 
    \i_fu_568[7]_i_11 
       (.I0(colsW2_read_reg_14068[22]),
        .I1(colsW2_read_reg_14068[21]),
        .I2(colsW2_read_reg_14068[23]),
        .O(\i_fu_568[7]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_fu_568[7]_i_12 
       (.I0(colsW2_read_reg_14068[19]),
        .I1(colsW2_read_reg_14068[18]),
        .I2(colsW2_read_reg_14068[20]),
        .O(\i_fu_568[7]_i_12_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_fu_568[7]_i_13 
       (.I0(colsW2_read_reg_14068[16]),
        .I1(colsW2_read_reg_14068[15]),
        .I2(colsW2_read_reg_14068[17]),
        .O(\i_fu_568[7]_i_13_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_fu_568[7]_i_14 
       (.I0(colsW2_read_reg_14068[13]),
        .I1(colsW2_read_reg_14068[12]),
        .I2(colsW2_read_reg_14068[14]),
        .O(\i_fu_568[7]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_fu_568[7]_i_15 
       (.I0(colsW2_read_reg_14068[10]),
        .I1(colsW2_read_reg_14068[9]),
        .I2(colsW2_read_reg_14068[11]),
        .O(\i_fu_568[7]_i_15_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_568[7]_i_7 
       (.I0(colsW2_read_reg_14068[30]),
        .O(\i_fu_568[7]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_fu_568[7]_i_8 
       (.I0(colsW2_read_reg_14068[28]),
        .I1(colsW2_read_reg_14068[27]),
        .I2(colsW2_read_reg_14068[29]),
        .O(\i_fu_568[7]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_fu_568[7]_i_9 
       (.I0(colsW2_read_reg_14068[25]),
        .I1(colsW2_read_reg_14068[24]),
        .I2(colsW2_read_reg_14068[26]),
        .O(\i_fu_568[7]_i_9_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_568_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_5680),
        .D(add_ln147_fu_2056_p2[0]),
        .Q(\i_fu_568_reg_n_4_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_568_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_5680),
        .D(add_ln147_fu_2056_p2[1]),
        .Q(\i_fu_568_reg_n_4_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_568_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_5680),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\i_fu_568_reg_n_4_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_568_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_5680),
        .D(add_ln147_fu_2056_p2[3]),
        .Q(\i_fu_568_reg_n_4_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_568_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_5680),
        .D(add_ln147_fu_2056_p2[4]),
        .Q(\i_fu_568_reg_n_4_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_568_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_5680),
        .D(add_ln147_fu_2056_p2[5]),
        .Q(\i_fu_568_reg_n_4_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_568_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_5680),
        .D(add_ln147_fu_2056_p2[6]),
        .Q(\i_fu_568_reg_n_4_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_568_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_5680),
        .D(add_ln147_fu_2056_p2[7]),
        .Q(\i_fu_568_reg_n_4_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_100_fu_972[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1666_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out),
        .O(\layer3_quant_100_fu_972[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_100_fu_972_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_100_fu_972[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_101_fu_976[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1675_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out),
        .O(\layer3_quant_101_fu_976[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_101_fu_976_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_101_fu_976[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_102_fu_980[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1684_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out),
        .O(\layer3_quant_102_fu_980[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_102_fu_980_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_102_fu_980[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_103_fu_984[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1693_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out),
        .O(\layer3_quant_103_fu_984[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_103_fu_984_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_103_fu_984[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_104_fu_988[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1702_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out),
        .O(\layer3_quant_104_fu_988[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_104_fu_988_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_104_fu_988[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_105_fu_992[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1711_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out),
        .O(\layer3_quant_105_fu_992[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_105_fu_992_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_105_fu_992[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_106_fu_996[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1720_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out),
        .O(\layer3_quant_106_fu_996[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_106_fu_996_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_106_fu_996[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_107_fu_1000[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1729_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out),
        .O(\layer3_quant_107_fu_1000[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_107_fu_1000_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_107_fu_1000[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_108_fu_1004[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1738_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out),
        .O(\layer3_quant_108_fu_1004[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_108_fu_1004_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_108_fu_1004[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_109_fu_1008[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1747_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out),
        .O(\layer3_quant_109_fu_1008[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_109_fu_1008_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_109_fu_1008[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_10_fu_612[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred856_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out),
        .O(\layer3_quant_10_fu_612[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_10_fu_612_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_10_fu_612[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_110_fu_1012[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1756_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out),
        .O(\layer3_quant_110_fu_1012[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_110_fu_1012_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_110_fu_1012[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_111_fu_1016[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1765_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out),
        .O(\layer3_quant_111_fu_1016[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_111_fu_1016_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_111_fu_1016[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_112_fu_1020[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1774_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out),
        .O(\layer3_quant_112_fu_1020[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_112_fu_1020_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_112_fu_1020[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_113_fu_1024[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1783_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out),
        .O(\layer3_quant_113_fu_1024[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_113_fu_1024_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_113_fu_1024[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_114_fu_1028[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1792_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out),
        .O(\layer3_quant_114_fu_1028[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_114_fu_1028_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_114_fu_1028[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_115_fu_1032[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1801_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out),
        .O(\layer3_quant_115_fu_1032[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_115_fu_1032_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_115_fu_1032[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_116_fu_1036[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1810_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out),
        .O(\layer3_quant_116_fu_1036[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_116_fu_1036_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_116_fu_1036[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_117_fu_1040[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1819_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out),
        .O(\layer3_quant_117_fu_1040[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_117_fu_1040_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_117_fu_1040[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_118_fu_1044[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1828_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out),
        .O(\layer3_quant_118_fu_1044[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_118_fu_1044_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_118_fu_1044[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_119_fu_1048[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1837_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out),
        .O(\layer3_quant_119_fu_1048[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_119_fu_1048_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_119_fu_1048[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_11_fu_616[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred865_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out),
        .O(\layer3_quant_11_fu_616[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_11_fu_616_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_11_fu_616[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_120_fu_1052[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1846_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out),
        .O(\layer3_quant_120_fu_1052[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_120_fu_1052_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_120_fu_1052[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_121_fu_1056[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1855_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out),
        .O(\layer3_quant_121_fu_1056[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_121_fu_1056_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_121_fu_1056[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_122_fu_1060[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1864_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out),
        .O(\layer3_quant_122_fu_1060[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_122_fu_1060_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_122_fu_1060[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_123_fu_1064[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1873_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out),
        .O(\layer3_quant_123_fu_1064[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_123_fu_1064_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_123_fu_1064[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_124_fu_1068[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1882_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out),
        .O(\layer3_quant_124_fu_1068[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_124_fu_1068_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_124_fu_1068[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_125_fu_1072[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1891_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out),
        .O(\layer3_quant_125_fu_1072[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_125_fu_1072_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_125_fu_1072[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_126_fu_1076[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1900_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out),
        .O(\layer3_quant_126_fu_1076[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_126_fu_1076_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_126_fu_1076[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_127_fu_1080[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1909_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out),
        .O(\layer3_quant_127_fu_1080[0]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_10 
       (.I0(x_assign_2_reg_4085[20]),
        .I1(x_assign_2_reg_4085[21]),
        .O(\layer3_quant_127_fu_1080[0]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_11 
       (.I0(x_assign_2_reg_4085[18]),
        .I1(x_assign_2_reg_4085[19]),
        .O(\layer3_quant_127_fu_1080[0]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_12 
       (.I0(x_assign_2_reg_4085[16]),
        .I1(x_assign_2_reg_4085[17]),
        .O(\layer3_quant_127_fu_1080[0]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_14 
       (.I0(x_assign_2_reg_4085[14]),
        .I1(x_assign_2_reg_4085[15]),
        .O(\layer3_quant_127_fu_1080[0]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_15 
       (.I0(x_assign_2_reg_4085[12]),
        .I1(x_assign_2_reg_4085[13]),
        .O(\layer3_quant_127_fu_1080[0]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_16 
       (.I0(x_assign_2_reg_4085[10]),
        .I1(x_assign_2_reg_4085[11]),
        .O(\layer3_quant_127_fu_1080[0]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_17 
       (.I0(x_assign_2_reg_4085[8]),
        .I1(x_assign_2_reg_4085[9]),
        .O(\layer3_quant_127_fu_1080[0]_i_17_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_18 
       (.I0(x_assign_2_reg_4085[0]),
        .I1(x_assign_2_reg_4085[1]),
        .O(\layer3_quant_127_fu_1080[0]_i_18_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_19 
       (.I0(x_assign_2_reg_4085[6]),
        .I1(x_assign_2_reg_4085[7]),
        .O(\layer3_quant_127_fu_1080[0]_i_19_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_20 
       (.I0(x_assign_2_reg_4085[4]),
        .I1(x_assign_2_reg_4085[5]),
        .O(\layer3_quant_127_fu_1080[0]_i_20_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_21 
       (.I0(x_assign_2_reg_4085[2]),
        .I1(x_assign_2_reg_4085[3]),
        .O(\layer3_quant_127_fu_1080[0]_i_21_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \layer3_quant_127_fu_1080[0]_i_22 
       (.I0(x_assign_2_reg_4085[0]),
        .I1(x_assign_2_reg_4085[1]),
        .O(\layer3_quant_127_fu_1080[0]_i_22_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_4 
       (.I0(x_assign_2_reg_4085[30]),
        .I1(x_assign_2_reg_4085[31]),
        .O(\layer3_quant_127_fu_1080[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_5 
       (.I0(x_assign_2_reg_4085[28]),
        .I1(x_assign_2_reg_4085[29]),
        .O(\layer3_quant_127_fu_1080[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_6 
       (.I0(x_assign_2_reg_4085[26]),
        .I1(x_assign_2_reg_4085[27]),
        .O(\layer3_quant_127_fu_1080[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_7 
       (.I0(x_assign_2_reg_4085[24]),
        .I1(x_assign_2_reg_4085[25]),
        .O(\layer3_quant_127_fu_1080[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer3_quant_127_fu_1080[0]_i_9 
       (.I0(x_assign_2_reg_4085[22]),
        .I1(x_assign_2_reg_4085[23]),
        .O(\layer3_quant_127_fu_1080[0]_i_9_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_127_fu_1080_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_127_fu_1080[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer3_quant_127_fu_1080_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\layer3_quant_127_fu_1080_reg[0]_i_13_n_4 ,\layer3_quant_127_fu_1080_reg[0]_i_13_n_5 ,\layer3_quant_127_fu_1080_reg[0]_i_13_n_6 ,\layer3_quant_127_fu_1080_reg[0]_i_13_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\layer3_quant_127_fu_1080[0]_i_18_n_4 }),
        .O(\NLW_layer3_quant_127_fu_1080_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\layer3_quant_127_fu_1080[0]_i_19_n_4 ,\layer3_quant_127_fu_1080[0]_i_20_n_4 ,\layer3_quant_127_fu_1080[0]_i_21_n_4 ,\layer3_quant_127_fu_1080[0]_i_22_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer3_quant_127_fu_1080_reg[0]_i_2 
       (.CI(\layer3_quant_127_fu_1080_reg[0]_i_3_n_4 ),
        .CO({layer3_quant_128_fu_2116_p2,\layer3_quant_127_fu_1080_reg[0]_i_2_n_5 ,\layer3_quant_127_fu_1080_reg[0]_i_2_n_6 ,\layer3_quant_127_fu_1080_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({x_assign_2_reg_4085[31],1'b0,1'b0,1'b0}),
        .O(\NLW_layer3_quant_127_fu_1080_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\layer3_quant_127_fu_1080[0]_i_4_n_4 ,\layer3_quant_127_fu_1080[0]_i_5_n_4 ,\layer3_quant_127_fu_1080[0]_i_6_n_4 ,\layer3_quant_127_fu_1080[0]_i_7_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer3_quant_127_fu_1080_reg[0]_i_3 
       (.CI(\layer3_quant_127_fu_1080_reg[0]_i_8_n_4 ),
        .CO({\layer3_quant_127_fu_1080_reg[0]_i_3_n_4 ,\layer3_quant_127_fu_1080_reg[0]_i_3_n_5 ,\layer3_quant_127_fu_1080_reg[0]_i_3_n_6 ,\layer3_quant_127_fu_1080_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_layer3_quant_127_fu_1080_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\layer3_quant_127_fu_1080[0]_i_9_n_4 ,\layer3_quant_127_fu_1080[0]_i_10_n_4 ,\layer3_quant_127_fu_1080[0]_i_11_n_4 ,\layer3_quant_127_fu_1080[0]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer3_quant_127_fu_1080_reg[0]_i_8 
       (.CI(\layer3_quant_127_fu_1080_reg[0]_i_13_n_4 ),
        .CO({\layer3_quant_127_fu_1080_reg[0]_i_8_n_4 ,\layer3_quant_127_fu_1080_reg[0]_i_8_n_5 ,\layer3_quant_127_fu_1080_reg[0]_i_8_n_6 ,\layer3_quant_127_fu_1080_reg[0]_i_8_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_layer3_quant_127_fu_1080_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\layer3_quant_127_fu_1080[0]_i_14_n_4 ,\layer3_quant_127_fu_1080[0]_i_15_n_4 ,\layer3_quant_127_fu_1080[0]_i_16_n_4 ,\layer3_quant_127_fu_1080[0]_i_17_n_4 }));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_12_fu_620[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred874_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out),
        .O(\layer3_quant_12_fu_620[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_12_fu_620_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_12_fu_620[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_13_fu_624[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred883_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out),
        .O(\layer3_quant_13_fu_624[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_13_fu_624_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_13_fu_624[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_14_fu_628[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred892_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out),
        .O(\layer3_quant_14_fu_628[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_14_fu_628_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_14_fu_628[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_15_fu_632[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred901_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out),
        .O(\layer3_quant_15_fu_632[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_15_fu_632_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_15_fu_632[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_16_fu_636[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred910_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out),
        .O(\layer3_quant_16_fu_636[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_16_fu_636_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_16_fu_636[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_17_fu_640[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred919_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out),
        .O(\layer3_quant_17_fu_640[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_17_fu_640_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_17_fu_640[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_18_fu_644[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred928_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out),
        .O(\layer3_quant_18_fu_644[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_18_fu_644_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_18_fu_644[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_19_fu_648[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred937_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out),
        .O(\layer3_quant_19_fu_648[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_19_fu_648_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_19_fu_648[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_1_fu_576[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred775_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out),
        .O(\layer3_quant_1_fu_576[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_1_fu_576_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_1_fu_576[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_20_fu_652[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred946_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out),
        .O(\layer3_quant_20_fu_652[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_20_fu_652_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_20_fu_652[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_21_fu_656[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred955_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out),
        .O(\layer3_quant_21_fu_656[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_21_fu_656_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_21_fu_656[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_22_fu_660[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred964_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out),
        .O(\layer3_quant_22_fu_660[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_22_fu_660_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_22_fu_660[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_23_fu_664[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred973_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out),
        .O(\layer3_quant_23_fu_664[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_23_fu_664_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_23_fu_664[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_24_fu_668[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred982_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out),
        .O(\layer3_quant_24_fu_668[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_24_fu_668_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_24_fu_668[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_25_fu_672[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred991_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out),
        .O(\layer3_quant_25_fu_672[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_25_fu_672_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_25_fu_672[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_26_fu_676[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1000_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out),
        .O(\layer3_quant_26_fu_676[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_26_fu_676_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_26_fu_676[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_27_fu_680[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1009_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out),
        .O(\layer3_quant_27_fu_680[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_27_fu_680_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_27_fu_680[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_28_fu_684[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1018_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out),
        .O(\layer3_quant_28_fu_684[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_28_fu_684_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_28_fu_684[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_29_fu_688[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1027_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out),
        .O(\layer3_quant_29_fu_688[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_29_fu_688_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_29_fu_688[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_2_fu_580[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred784_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out),
        .O(\layer3_quant_2_fu_580[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_2_fu_580_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_2_fu_580[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_30_fu_692[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1036_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out),
        .O(\layer3_quant_30_fu_692[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_30_fu_692_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_30_fu_692[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_31_fu_696[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1045_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out),
        .O(\layer3_quant_31_fu_696[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_31_fu_696_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_31_fu_696[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_32_fu_700[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1054_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out),
        .O(\layer3_quant_32_fu_700[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_32_fu_700_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_32_fu_700[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_33_fu_704[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1063_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out),
        .O(\layer3_quant_33_fu_704[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_33_fu_704_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_33_fu_704[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_34_fu_708[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1072_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out),
        .O(\layer3_quant_34_fu_708[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_34_fu_708_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_34_fu_708[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_35_fu_712[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1081_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out),
        .O(\layer3_quant_35_fu_712[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_35_fu_712_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_35_fu_712[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_36_fu_716[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1090_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out),
        .O(\layer3_quant_36_fu_716[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_36_fu_716_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_36_fu_716[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_37_fu_720[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1099_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out),
        .O(\layer3_quant_37_fu_720[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_37_fu_720_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_37_fu_720[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_38_fu_724[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1108_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out),
        .O(\layer3_quant_38_fu_724[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_38_fu_724_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_38_fu_724[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_39_fu_728[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1117_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out),
        .O(\layer3_quant_39_fu_728[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_39_fu_728_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_39_fu_728[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_3_fu_584[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred793_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out),
        .O(\layer3_quant_3_fu_584[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_3_fu_584_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_3_fu_584[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_40_fu_732[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1126_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out),
        .O(\layer3_quant_40_fu_732[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_40_fu_732_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_40_fu_732[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_41_fu_736[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1135_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out),
        .O(\layer3_quant_41_fu_736[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_41_fu_736_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_41_fu_736[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_42_fu_740[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1144_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out),
        .O(\layer3_quant_42_fu_740[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_42_fu_740_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_42_fu_740[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_43_fu_744[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1153_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out),
        .O(\layer3_quant_43_fu_744[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_43_fu_744_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_43_fu_744[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_44_fu_748[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1162_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out),
        .O(\layer3_quant_44_fu_748[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_44_fu_748_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_44_fu_748[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_45_fu_752[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1171_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out),
        .O(\layer3_quant_45_fu_752[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_45_fu_752_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_45_fu_752[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_46_fu_756[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1180_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out),
        .O(\layer3_quant_46_fu_756[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_46_fu_756_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_46_fu_756[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_47_fu_760[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1189_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out),
        .O(\layer3_quant_47_fu_760[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_47_fu_760_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_47_fu_760[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_48_fu_764[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1198_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out),
        .O(\layer3_quant_48_fu_764[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_48_fu_764_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_48_fu_764[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_49_fu_768[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1207_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out),
        .O(\layer3_quant_49_fu_768[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_49_fu_768_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_49_fu_768[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_4_fu_588[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred802_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out),
        .O(\layer3_quant_4_fu_588[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_4_fu_588_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_4_fu_588[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_50_fu_772[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1216_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out),
        .O(\layer3_quant_50_fu_772[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_50_fu_772_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_50_fu_772[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_51_fu_776[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1225_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out),
        .O(\layer3_quant_51_fu_776[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_51_fu_776_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_51_fu_776[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_52_fu_780[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1234_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out),
        .O(\layer3_quant_52_fu_780[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_52_fu_780_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_52_fu_780[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_53_fu_784[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1243_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out),
        .O(\layer3_quant_53_fu_784[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_53_fu_784_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_53_fu_784[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_54_fu_788[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1252_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out),
        .O(\layer3_quant_54_fu_788[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_54_fu_788_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_54_fu_788[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_55_fu_792[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1261_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out),
        .O(\layer3_quant_55_fu_792[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_55_fu_792_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_55_fu_792[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_56_fu_796[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1270_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out),
        .O(\layer3_quant_56_fu_796[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_56_fu_796_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_56_fu_796[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_57_fu_800[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1279_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out),
        .O(\layer3_quant_57_fu_800[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_57_fu_800_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_57_fu_800[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_58_fu_804[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1288_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out),
        .O(\layer3_quant_58_fu_804[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_58_fu_804_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_58_fu_804[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_59_fu_808[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1297_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out),
        .O(\layer3_quant_59_fu_808[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_59_fu_808_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_59_fu_808[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_5_fu_592[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred811_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out),
        .O(\layer3_quant_5_fu_592[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_5_fu_592_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_5_fu_592[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_60_fu_812[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1306_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out),
        .O(\layer3_quant_60_fu_812[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_60_fu_812_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_60_fu_812[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_61_fu_816[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1315_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out),
        .O(\layer3_quant_61_fu_816[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_61_fu_816_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_61_fu_816[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_62_fu_820[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1324_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out),
        .O(\layer3_quant_62_fu_820[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_62_fu_820_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_62_fu_820[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_63_fu_824[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1333_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out),
        .O(\layer3_quant_63_fu_824[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_63_fu_824_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_63_fu_824[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_64_fu_828[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1342_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out),
        .O(\layer3_quant_64_fu_828[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_64_fu_828_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_64_fu_828[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_65_fu_832[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1351_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out),
        .O(\layer3_quant_65_fu_832[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_65_fu_832_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_65_fu_832[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_66_fu_836[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1360_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out),
        .O(\layer3_quant_66_fu_836[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_66_fu_836_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_66_fu_836[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_67_fu_840[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1369_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out),
        .O(\layer3_quant_67_fu_840[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_67_fu_840_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_67_fu_840[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_68_fu_844[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1378_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out),
        .O(\layer3_quant_68_fu_844[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_68_fu_844_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_68_fu_844[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_69_fu_848[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1387_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out),
        .O(\layer3_quant_69_fu_848[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_69_fu_848_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_69_fu_848[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_6_fu_596[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred820_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out),
        .O(\layer3_quant_6_fu_596[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_6_fu_596_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_6_fu_596[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_70_fu_852[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1396_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out),
        .O(\layer3_quant_70_fu_852[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_70_fu_852_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_70_fu_852[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_71_fu_856[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1405_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out),
        .O(\layer3_quant_71_fu_856[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_71_fu_856_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_71_fu_856[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_72_fu_860[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1414_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out),
        .O(\layer3_quant_72_fu_860[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_72_fu_860_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_72_fu_860[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_73_fu_864[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1423_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out),
        .O(\layer3_quant_73_fu_864[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_73_fu_864_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_73_fu_864[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_74_fu_868[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1432_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out),
        .O(\layer3_quant_74_fu_868[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_74_fu_868_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_74_fu_868[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_75_fu_872[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1441_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out),
        .O(\layer3_quant_75_fu_872[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_75_fu_872_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_75_fu_872[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_76_fu_876[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1450_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out),
        .O(\layer3_quant_76_fu_876[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_76_fu_876_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_76_fu_876[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_77_fu_880[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1459_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out),
        .O(\layer3_quant_77_fu_880[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_77_fu_880_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_77_fu_880[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_78_fu_884[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1468_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out),
        .O(\layer3_quant_78_fu_884[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_78_fu_884_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_78_fu_884[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_79_fu_888[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1477_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out),
        .O(\layer3_quant_79_fu_888[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_79_fu_888_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_79_fu_888[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_7_fu_600[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred829_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out),
        .O(\layer3_quant_7_fu_600[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_7_fu_600_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_7_fu_600[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_80_fu_892[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1486_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out),
        .O(\layer3_quant_80_fu_892[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_80_fu_892_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_80_fu_892[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_81_fu_896[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1495_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out),
        .O(\layer3_quant_81_fu_896[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_81_fu_896_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_81_fu_896[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_82_fu_900[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1504_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out),
        .O(\layer3_quant_82_fu_900[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_82_fu_900_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_82_fu_900[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_83_fu_904[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1513_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out),
        .O(\layer3_quant_83_fu_904[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_83_fu_904_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_83_fu_904[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_84_fu_908[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1522_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out),
        .O(\layer3_quant_84_fu_908[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_84_fu_908_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_84_fu_908[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_85_fu_912[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1531_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out),
        .O(\layer3_quant_85_fu_912[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_85_fu_912_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_85_fu_912[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_86_fu_916[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1540_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out),
        .O(\layer3_quant_86_fu_916[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_86_fu_916_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_86_fu_916[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_87_fu_920[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1549_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out),
        .O(\layer3_quant_87_fu_920[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_87_fu_920_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_87_fu_920[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_88_fu_924[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1558_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out),
        .O(\layer3_quant_88_fu_924[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_88_fu_924_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_88_fu_924[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_89_fu_928[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1567_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out),
        .O(\layer3_quant_89_fu_928[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_89_fu_928_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_89_fu_928[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_8_fu_604[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred838_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out),
        .O(\layer3_quant_8_fu_604[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_8_fu_604_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_8_fu_604[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_90_fu_932[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1576_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out),
        .O(\layer3_quant_90_fu_932[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_90_fu_932_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_90_fu_932[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_91_fu_936[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1585_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out),
        .O(\layer3_quant_91_fu_936[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_91_fu_936_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_91_fu_936[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_92_fu_940[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1594_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out),
        .O(\layer3_quant_92_fu_940[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_92_fu_940_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_92_fu_940[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_93_fu_944[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1603_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out),
        .O(\layer3_quant_93_fu_944[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_93_fu_944_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_93_fu_944[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_94_fu_948[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1612_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out),
        .O(\layer3_quant_94_fu_948[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_94_fu_948_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_94_fu_948[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_95_fu_952[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1621_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out),
        .O(\layer3_quant_95_fu_952[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_95_fu_952_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_95_fu_952[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_96_fu_956[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1630_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out),
        .O(\layer3_quant_96_fu_956[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_96_fu_956_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_96_fu_956[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_97_fu_960[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_predicate_pred1639_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out),
        .O(\layer3_quant_97_fu_960[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_97_fu_960_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_97_fu_960[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_98_fu_964[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1648_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out),
        .O(\layer3_quant_98_fu_964[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_98_fu_964_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_98_fu_964[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_99_fu_968[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred1657_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out),
        .O(\layer3_quant_99_fu_968[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_99_fu_968_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_99_fu_968[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_9_fu_608[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred847_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out),
        .O(\layer3_quant_9_fu_608[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_9_fu_608_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_9_fu_608[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer3_quant_fu_572[0]_i_1 
       (.I0(layer3_quant_128_fu_2116_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred760_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out),
        .O(\layer3_quant_fu_572[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer3_quant_fu_572_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer3_quant_fu_572[0]_i_1_n_4 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_4061_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_3[0]),
        .Q(trunc_ln147_1_reg_4061[0]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_4061_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_3[1]),
        .Q(trunc_ln147_1_reg_4061[1]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_4061_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[0]),
        .Q(trunc_ln147_1_reg_4061[2]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_4061_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[1]),
        .Q(trunc_ln147_1_reg_4061[3]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_4061_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[2]),
        .Q(trunc_ln147_1_reg_4061[4]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_4061_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[3]),
        .Q(trunc_ln147_1_reg_4061[5]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_4061_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[4]),
        .Q(trunc_ln147_1_reg_4061[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[0]_i_1 
       (.I0(DOADO[0]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [0]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [0]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [0]),
        .O(dout_tmp[0]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[10]_i_1 
       (.I0(DOADO[10]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [10]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [10]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [10]),
        .O(dout_tmp[10]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[11]_i_1 
       (.I0(DOADO[11]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [11]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [11]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [11]),
        .O(dout_tmp[11]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[12]_i_1 
       (.I0(DOADO[12]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [12]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [12]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [12]),
        .O(dout_tmp[12]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[13]_i_1 
       (.I0(DOADO[13]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [13]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [13]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [13]),
        .O(dout_tmp[13]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[14]_i_1 
       (.I0(DOADO[14]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [14]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [14]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [14]),
        .O(dout_tmp[14]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[15]_i_1 
       (.I0(DOADO[15]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [15]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [15]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [15]),
        .O(dout_tmp[15]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[16]_i_1 
       (.I0(DOADO[16]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [16]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [16]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [16]),
        .O(dout_tmp[16]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[17]_i_1 
       (.I0(DOADO[17]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [17]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [17]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [17]),
        .O(dout_tmp[17]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[18]_i_1 
       (.I0(DOADO[18]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [18]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [18]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [18]),
        .O(dout_tmp[18]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[19]_i_1 
       (.I0(DOADO[19]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [19]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [19]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [19]),
        .O(dout_tmp[19]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[1]_i_1 
       (.I0(DOADO[1]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [1]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [1]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [1]),
        .O(dout_tmp[1]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[20]_i_1 
       (.I0(DOADO[20]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [20]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [20]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [20]),
        .O(dout_tmp[20]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[21]_i_1 
       (.I0(DOADO[21]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [21]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [21]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [21]),
        .O(dout_tmp[21]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[22]_i_1 
       (.I0(DOADO[22]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [22]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [22]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [22]),
        .O(dout_tmp[22]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[23]_i_1 
       (.I0(DOADO[23]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [23]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [23]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [23]),
        .O(dout_tmp[23]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[24]_i_1 
       (.I0(DOADO[24]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [24]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [24]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [24]),
        .O(dout_tmp[24]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[25]_i_1 
       (.I0(DOADO[25]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [25]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [25]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [25]),
        .O(dout_tmp[25]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[26]_i_1 
       (.I0(DOADO[26]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [26]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [26]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [26]),
        .O(dout_tmp[26]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[27]_i_1 
       (.I0(DOADO[27]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [27]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [27]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [27]),
        .O(dout_tmp[27]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[28]_i_1 
       (.I0(DOADO[28]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [28]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [28]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [28]),
        .O(dout_tmp[28]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[29]_i_1 
       (.I0(DOADO[29]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [29]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [29]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [29]),
        .O(dout_tmp[29]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[2]_i_1 
       (.I0(DOADO[2]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [2]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [2]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [2]),
        .O(dout_tmp[2]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[30]_i_1 
       (.I0(DOADO[30]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [30]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [30]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [30]),
        .O(dout_tmp[30]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[31]_i_1 
       (.I0(DOADO[31]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [31]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [31]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [31]),
        .O(dout_tmp[31]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[3]_i_1 
       (.I0(DOADO[3]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [3]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [3]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [3]),
        .O(dout_tmp[3]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[4]_i_1 
       (.I0(DOADO[4]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [4]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [4]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [4]),
        .O(dout_tmp[4]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[5]_i_1 
       (.I0(DOADO[5]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [5]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [5]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [5]),
        .O(dout_tmp[5]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[6]_i_1 
       (.I0(DOADO[6]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [6]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [6]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [6]),
        .O(dout_tmp[6]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[7]_i_1 
       (.I0(DOADO[7]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [7]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [7]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [7]),
        .O(dout_tmp[7]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[8]_i_1 
       (.I0(DOADO[8]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [8]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [8]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [8]),
        .O(dout_tmp[8]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \x_assign_2_reg_4085[9]_i_1 
       (.I0(DOADO[9]),
        .I1(trunc_ln147_1_reg_4061[0]),
        .I2(trunc_ln147_1_reg_4061[1]),
        .I3(\x_assign_2_reg_4085_reg[31]_0 [9]),
        .I4(\x_assign_2_reg_4085_reg[31]_1 [9]),
        .I5(\x_assign_2_reg_4085_reg[31]_2 [9]),
        .O(dout_tmp[9]));
  FDRE \x_assign_2_reg_4085_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[0]),
        .Q(x_assign_2_reg_4085[0]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[10]),
        .Q(x_assign_2_reg_4085[10]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[11]),
        .Q(x_assign_2_reg_4085[11]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[12]),
        .Q(x_assign_2_reg_4085[12]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[13]),
        .Q(x_assign_2_reg_4085[13]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[14]),
        .Q(x_assign_2_reg_4085[14]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[15]),
        .Q(x_assign_2_reg_4085[15]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[16]),
        .Q(x_assign_2_reg_4085[16]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[17]),
        .Q(x_assign_2_reg_4085[17]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[18]),
        .Q(x_assign_2_reg_4085[18]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[19]),
        .Q(x_assign_2_reg_4085[19]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[1]),
        .Q(x_assign_2_reg_4085[1]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[20]),
        .Q(x_assign_2_reg_4085[20]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[21]),
        .Q(x_assign_2_reg_4085[21]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[22]),
        .Q(x_assign_2_reg_4085[22]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[23]),
        .Q(x_assign_2_reg_4085[23]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[24]),
        .Q(x_assign_2_reg_4085[24]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[25]),
        .Q(x_assign_2_reg_4085[25]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[26]),
        .Q(x_assign_2_reg_4085[26]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[27]),
        .Q(x_assign_2_reg_4085[27]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[28]),
        .Q(x_assign_2_reg_4085[28]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[29]),
        .Q(x_assign_2_reg_4085[29]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[2]),
        .Q(x_assign_2_reg_4085[2]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[30]),
        .Q(x_assign_2_reg_4085[30]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[31]),
        .Q(x_assign_2_reg_4085[31]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[3]),
        .Q(x_assign_2_reg_4085[3]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[4]),
        .Q(x_assign_2_reg_4085[4]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[5]),
        .Q(x_assign_2_reg_4085[5]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[6]),
        .Q(x_assign_2_reg_4085[6]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[7]),
        .Q(x_assign_2_reg_4085[7]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[8]),
        .Q(x_assign_2_reg_4085[8]),
        .R(1'b0));
  FDRE \x_assign_2_reg_4085_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[9]),
        .Q(x_assign_2_reg_4085[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_feedforward_Pipeline_VITIS_LOOP_156_7" *) 
module bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_156_7
   (grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0,
    \colsW2_read_reg_14068_reg[0] ,
    D,
    CO,
    \trunc_ln51_2_reg_15052_reg[30] ,
    WEA,
    DIADI,
    \ap_CS_fsm_reg[36] ,
    ADDRBWRADDR,
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0,
    ap_rst_n_inv,
    ap_clk,
    colsW2_read_reg_14068,
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
    Q,
    icmp_ln51_4_reg_15036,
    ram_reg,
    out,
    \icmp_ln51_4_reg_15036_reg[0] ,
    \ap_CS_fsm_reg[48]_i_8 ,
    trunc_ln51_2_reg_15052,
    \sub_ln159_reg_132_reg[31]_0 ,
    ap_rst_n);
  output grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0;
  output \colsW2_read_reg_14068_reg[0] ;
  output [1:0]D;
  output [0:0]CO;
  output [0:0]\trunc_ln51_2_reg_15052_reg[30] ;
  output [0:0]WEA;
  output [31:0]DIADI;
  output \ap_CS_fsm_reg[36] ;
  output [6:0]ADDRBWRADDR;
  output [6:0]grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]colsW2_read_reg_14068;
  input grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg;
  input [3:0]Q;
  input icmp_ln51_4_reg_15036;
  input [0:0]ram_reg;
  input [30:0]out;
  input [31:0]\icmp_ln51_4_reg_15036_reg[0] ;
  input [7:0]\ap_CS_fsm_reg[48]_i_8 ;
  input [30:0]trunc_ln51_2_reg_15052;
  input [30:0]\sub_ln159_reg_132_reg[31]_0 ;
  input ap_rst_n;

  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [31:0]DIADI;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire [7:0]add_ln156_fu_83_p2;
  wire \ap_CS_fsm_reg[36] ;
  wire [7:0]\ap_CS_fsm_reg[48]_i_8 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]colsW2_read_reg_14068;
  wire \colsW2_read_reg_14068_reg[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg;
  wire [6:0]grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0;
  wire [31:0]grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0;
  wire i_fu_360;
  wire \i_fu_36_reg_n_4_[0] ;
  wire \i_fu_36_reg_n_4_[1] ;
  wire \i_fu_36_reg_n_4_[2] ;
  wire \i_fu_36_reg_n_4_[3] ;
  wire \i_fu_36_reg_n_4_[4] ;
  wire \i_fu_36_reg_n_4_[5] ;
  wire \i_fu_36_reg_n_4_[6] ;
  wire \i_fu_36_reg_n_4_[7] ;
  wire icmp_ln51_4_reg_15036;
  wire [31:0]\icmp_ln51_4_reg_15036_reg[0] ;
  wire [6:0]layer3_activations_addr_reg_126;
  wire [30:0]out;
  wire [0:0]ram_reg;
  wire [30:0]\sub_ln159_reg_132_reg[31]_0 ;
  wire [30:0]trunc_ln51_2_reg_15052;
  wire [0:0]\trunc_ln51_2_reg_15052_reg[30] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_6 flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .D(D),
        .E(i_fu_360),
        .Q({Q[3],Q[1:0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_10),
        .\ap_CS_fsm_reg[36] (\ap_CS_fsm_reg[36] ),
        .\ap_CS_fsm_reg[48]_i_8_0 (\ap_CS_fsm_reg[48]_i_8 ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready),
        .grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_11),
        .\i_fu_36_reg[5] (add_ln156_fu_83_p2),
        .\i_fu_36_reg[7] ({\i_fu_36_reg_n_4_[7] ,\i_fu_36_reg_n_4_[6] ,\i_fu_36_reg_n_4_[5] ,\i_fu_36_reg_n_4_[4] ,\i_fu_36_reg_n_4_[3] ,\i_fu_36_reg_n_4_[2] ,\i_fu_36_reg_n_4_[1] ,\i_fu_36_reg_n_4_[0] }),
        .icmp_ln51_4_reg_15036(icmp_ln51_4_reg_15036),
        .\icmp_ln51_4_reg_15036_reg[0] (\icmp_ln51_4_reg_15036_reg[0] ),
        .trunc_ln51_2_reg_15052(trunc_ln51_2_reg_15052),
        .\trunc_ln51_2_reg_15052_reg[30] (\trunc_ln51_2_reg_15052_reg[30] ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_36_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_360),
        .D(add_ln156_fu_83_p2[0]),
        .Q(\i_fu_36_reg_n_4_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_36_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_360),
        .D(add_ln156_fu_83_p2[1]),
        .Q(\i_fu_36_reg_n_4_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_36_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_360),
        .D(add_ln156_fu_83_p2[2]),
        .Q(\i_fu_36_reg_n_4_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_36_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_360),
        .D(add_ln156_fu_83_p2[3]),
        .Q(\i_fu_36_reg_n_4_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_36_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_360),
        .D(add_ln156_fu_83_p2[4]),
        .Q(\i_fu_36_reg_n_4_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_36_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_360),
        .D(add_ln156_fu_83_p2[5]),
        .Q(\i_fu_36_reg_n_4_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_36_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_360),
        .D(add_ln156_fu_83_p2[6]),
        .Q(\i_fu_36_reg_n_4_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_36_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_360),
        .D(add_ln156_fu_83_p2[7]),
        .Q(\i_fu_36_reg_n_4_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \layer3_activations_addr_reg_126_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer3_activations_addr_reg_126[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[0]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer3_activations_addr_reg_126[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[1]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer3_activations_addr_reg_126[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[2]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer3_activations_addr_reg_126[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[3]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer3_activations_addr_reg_126[4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[4]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer3_activations_addr_reg_126[5]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[5]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer3_activations_addr_reg_126[6]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[6]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[0]),
        .Q(layer3_activations_addr_reg_126[0]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[1]),
        .Q(layer3_activations_addr_reg_126[1]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[2]),
        .Q(layer3_activations_addr_reg_126[2]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[3]),
        .Q(layer3_activations_addr_reg_126[3]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[4]),
        .Q(layer3_activations_addr_reg_126[4]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[5]),
        .Q(layer3_activations_addr_reg_126[5]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_126_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[6]),
        .Q(layer3_activations_addr_reg_126[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_17__3
       (.I0(icmp_ln51_4_reg_15036),
        .I1(Q[3]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[31]),
        .O(DIADI[31]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_18
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[30]),
        .I1(out[30]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[30]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_19
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[29]),
        .I1(out[29]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[29]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_20
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[28]),
        .I1(out[28]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[28]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_21
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[27]),
        .I1(out[27]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[27]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_22
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[26]),
        .I1(out[26]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[26]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_23
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[25]),
        .I1(out[25]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[25]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_24
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[24]),
        .I1(out[24]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[24]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_25
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[23]),
        .I1(out[23]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[23]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_26
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[22]),
        .I1(out[22]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[22]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_27
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[21]),
        .I1(out[21]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[21]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_28
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[20]),
        .I1(out[20]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[20]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_29
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[19]),
        .I1(out[19]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_30
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[18]),
        .I1(out[18]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_31
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[17]),
        .I1(out[17]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_32__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[16]),
        .I1(out[16]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_33__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[15]),
        .I1(out[15]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_34__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[14]),
        .I1(out[14]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_35
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[13]),
        .I1(out[13]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_36
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[12]),
        .I1(out[12]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_37
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[11]),
        .I1(out[11]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_38
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[10]),
        .I1(out[10]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_39
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[9]),
        .I1(out[9]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_40
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[8]),
        .I1(out[8]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_41
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[7]),
        .I1(out[7]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_42
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[6]),
        .I1(out[6]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_43
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[5]),
        .I1(out[5]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_44
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[4]),
        .I1(out[4]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_45__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[3]),
        .I1(out[3]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_46__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[2]),
        .I1(out[2]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_47__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[1]),
        .I1(out[1]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_48__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[0]),
        .I1(out[0]),
        .I2(Q[3]),
        .I3(icmp_ln51_4_reg_15036),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_49
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0),
        .I1(Q[3]),
        .I2(icmp_ln51_4_reg_15036),
        .I3(Q[2]),
        .I4(ram_reg),
        .O(WEA));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln159_reg_132[4]_i_2 
       (.I0(colsW2_read_reg_14068),
        .O(\colsW2_read_reg_14068_reg[0] ));
  FDRE \sub_ln159_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(colsW2_read_reg_14068),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[0]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [9]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[10]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [10]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[11]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [11]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[12]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [12]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[13]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [13]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[14]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [14]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[15]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [15]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[16]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [16]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[17]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [17]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[18]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [18]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[19]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[1]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [19]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[20]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [20]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[21]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [21]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[22]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [22]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[23]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [23]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[24]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [24]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[25]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [25]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[26]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [26]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[27]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [27]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[28]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [28]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[29]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[2]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [29]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[30]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [30]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[31]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[3]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[4]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[5]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [5]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[6]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [6]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[7]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [7]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[8]),
        .R(1'b0));
  FDRE \sub_ln159_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln159_reg_132_reg[31]_0 [8]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_feedforward_Pipeline_VITIS_LOOP_163_8" *) 
module bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_163_8
   (ap_enable_reg_pp0_iter1,
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST,
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
    E,
    \temp_last_reg_155_reg[0]_0 ,
    ADDRARDADDR,
    D,
    ap_NS_fsm1,
    \ap_CS_fsm_reg[49] ,
    ap_clk,
    ap_rst_n,
    Q,
    output_stream_TREADY_int_regslice,
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
    \ap_CS_fsm_reg[50] ,
    \i_fu_52_reg[30]_i_4 ,
    \temp_last_reg_155_reg[0]_i_2 ,
    output_stream_TLAST_reg,
    \data_p2_reg[0] ,
    data_p2,
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0,
    icmp_ln51_4_reg_15036,
    ram_reg);
  output ap_enable_reg_pp0_iter1;
  output grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST;
  output grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID;
  output [0:0]E;
  output \temp_last_reg_155_reg[0]_0 ;
  output [6:0]ADDRARDADDR;
  output [0:0]D;
  output ap_NS_fsm1;
  output \ap_CS_fsm_reg[49] ;
  input ap_clk;
  input ap_rst_n;
  input [2:0]Q;
  input output_stream_TREADY_int_regslice;
  input grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg;
  input \ap_CS_fsm_reg[50] ;
  input [31:0]\i_fu_52_reg[30]_i_4 ;
  input [31:0]\temp_last_reg_155_reg[0]_i_2 ;
  input output_stream_TLAST_reg;
  input \data_p2_reg[0] ;
  input data_p2;
  input [6:0]grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0;
  input icmp_ln51_4_reg_15036;
  input [6:0]ram_reg;

  wire [6:0]ADDRARDADDR;
  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [30:0]add_ln163_fu_118_p2;
  wire \ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[50] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire data_p2;
  wire \data_p2_reg[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire [6:0]grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID;
  wire i_fu_52;
  wire [31:0]\i_fu_52_reg[30]_i_4 ;
  wire \i_fu_52_reg_n_4_[0] ;
  wire \i_fu_52_reg_n_4_[10] ;
  wire \i_fu_52_reg_n_4_[11] ;
  wire \i_fu_52_reg_n_4_[12] ;
  wire \i_fu_52_reg_n_4_[13] ;
  wire \i_fu_52_reg_n_4_[14] ;
  wire \i_fu_52_reg_n_4_[15] ;
  wire \i_fu_52_reg_n_4_[16] ;
  wire \i_fu_52_reg_n_4_[17] ;
  wire \i_fu_52_reg_n_4_[18] ;
  wire \i_fu_52_reg_n_4_[19] ;
  wire \i_fu_52_reg_n_4_[1] ;
  wire \i_fu_52_reg_n_4_[20] ;
  wire \i_fu_52_reg_n_4_[21] ;
  wire \i_fu_52_reg_n_4_[22] ;
  wire \i_fu_52_reg_n_4_[23] ;
  wire \i_fu_52_reg_n_4_[24] ;
  wire \i_fu_52_reg_n_4_[25] ;
  wire \i_fu_52_reg_n_4_[26] ;
  wire \i_fu_52_reg_n_4_[27] ;
  wire \i_fu_52_reg_n_4_[28] ;
  wire \i_fu_52_reg_n_4_[29] ;
  wire \i_fu_52_reg_n_4_[2] ;
  wire \i_fu_52_reg_n_4_[30] ;
  wire \i_fu_52_reg_n_4_[3] ;
  wire \i_fu_52_reg_n_4_[4] ;
  wire \i_fu_52_reg_n_4_[5] ;
  wire \i_fu_52_reg_n_4_[6] ;
  wire \i_fu_52_reg_n_4_[7] ;
  wire \i_fu_52_reg_n_4_[8] ;
  wire \i_fu_52_reg_n_4_[9] ;
  wire icmp_ln51_4_reg_15036;
  wire output_stream_TLAST_reg;
  wire output_stream_TREADY_int_regslice;
  wire [6:0]ram_reg;
  wire \temp_last_reg_155[0]_i_12_n_4 ;
  wire \temp_last_reg_155[0]_i_13_n_4 ;
  wire \temp_last_reg_155[0]_i_18_n_4 ;
  wire \temp_last_reg_155[0]_i_19_n_4 ;
  wire \temp_last_reg_155[0]_i_20_n_4 ;
  wire \temp_last_reg_155[0]_i_21_n_4 ;
  wire \temp_last_reg_155[0]_i_22_n_4 ;
  wire \temp_last_reg_155[0]_i_23_n_4 ;
  wire \temp_last_reg_155[0]_i_24_n_4 ;
  wire \temp_last_reg_155[0]_i_26_n_4 ;
  wire \temp_last_reg_155_reg[0]_0 ;
  wire [31:0]\temp_last_reg_155_reg[0]_i_2 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p1[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST),
        .I1(Q[2]),
        .I2(output_stream_TLAST_reg),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .I4(\data_p2_reg[0] ),
        .I5(data_p2),
        .O(\temp_last_reg_155_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[31]_i_1__0 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .O(E));
  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(add_ln163_fu_118_p2),
        .E(i_fu_52),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_6),
        .ack_in_t_reg(flow_control_loop_pipe_sequential_init_U_n_38),
        .\ap_CS_fsm_reg[49] (D),
        .\ap_CS_fsm_reg[49]_0 (\ap_CS_fsm_reg[49] ),
        .\ap_CS_fsm_reg[50] (\ap_CS_fsm_reg[50] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_4),
        .grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST),
        .\i_fu_52_reg[30] ({\i_fu_52_reg_n_4_[30] ,\i_fu_52_reg_n_4_[29] ,\i_fu_52_reg_n_4_[28] ,\i_fu_52_reg_n_4_[27] ,\i_fu_52_reg_n_4_[26] ,\i_fu_52_reg_n_4_[25] ,\i_fu_52_reg_n_4_[24] ,\i_fu_52_reg_n_4_[23] ,\i_fu_52_reg_n_4_[22] ,\i_fu_52_reg_n_4_[21] ,\i_fu_52_reg_n_4_[20] ,\i_fu_52_reg_n_4_[19] ,\i_fu_52_reg_n_4_[18] ,\i_fu_52_reg_n_4_[17] ,\i_fu_52_reg_n_4_[16] ,\i_fu_52_reg_n_4_[15] ,\i_fu_52_reg_n_4_[14] ,\i_fu_52_reg_n_4_[13] ,\i_fu_52_reg_n_4_[12] ,\i_fu_52_reg_n_4_[11] ,\i_fu_52_reg_n_4_[10] ,\i_fu_52_reg_n_4_[9] ,\i_fu_52_reg_n_4_[8] ,\i_fu_52_reg_n_4_[7] ,\i_fu_52_reg_n_4_[6] ,\i_fu_52_reg_n_4_[5] ,\i_fu_52_reg_n_4_[4] ,\i_fu_52_reg_n_4_[3] ,\i_fu_52_reg_n_4_[2] ,\i_fu_52_reg_n_4_[1] ,\i_fu_52_reg_n_4_[0] }),
        .\i_fu_52_reg[30]_i_4_0 (\i_fu_52_reg[30]_i_4 ),
        .icmp_ln51_4_reg_15036(icmp_ln51_4_reg_15036),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .ram_reg(ram_reg),
        .\temp_last_reg_155_reg[0] (ap_enable_reg_pp0_iter1),
        .\temp_last_reg_155_reg[0]_i_2_0 (\temp_last_reg_155_reg[0]_i_2 ),
        .\temp_last_reg_155_reg[0]_i_2_1 (\temp_last_reg_155[0]_i_13_n_4 ),
        .\temp_last_reg_155_reg[0]_i_2_2 (\temp_last_reg_155[0]_i_12_n_4 ),
        .\temp_last_reg_155_reg[0]_i_3_0 (\temp_last_reg_155[0]_i_21_n_4 ),
        .\temp_last_reg_155_reg[0]_i_3_1 (\temp_last_reg_155[0]_i_20_n_4 ),
        .\temp_last_reg_155_reg[0]_i_3_2 (\temp_last_reg_155[0]_i_19_n_4 ),
        .\temp_last_reg_155_reg[0]_i_3_3 (\temp_last_reg_155[0]_i_18_n_4 ),
        .\temp_last_reg_155_reg[0]_i_7_0 (\temp_last_reg_155[0]_i_26_n_4 ),
        .\temp_last_reg_155_reg[0]_i_7_1 (\temp_last_reg_155[0]_i_24_n_4 ),
        .\temp_last_reg_155_reg[0]_i_7_2 (\temp_last_reg_155[0]_i_23_n_4 ),
        .\temp_last_reg_155_reg[0]_i_7_3 (\temp_last_reg_155[0]_i_22_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[0]),
        .Q(\i_fu_52_reg_n_4_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[10]),
        .Q(\i_fu_52_reg_n_4_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[11]),
        .Q(\i_fu_52_reg_n_4_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[12]),
        .Q(\i_fu_52_reg_n_4_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[13]),
        .Q(\i_fu_52_reg_n_4_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[14]),
        .Q(\i_fu_52_reg_n_4_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[15]),
        .Q(\i_fu_52_reg_n_4_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[16]),
        .Q(\i_fu_52_reg_n_4_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[17]),
        .Q(\i_fu_52_reg_n_4_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[18]),
        .Q(\i_fu_52_reg_n_4_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[19]),
        .Q(\i_fu_52_reg_n_4_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[1]),
        .Q(\i_fu_52_reg_n_4_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[20]),
        .Q(\i_fu_52_reg_n_4_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[21]),
        .Q(\i_fu_52_reg_n_4_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[22]),
        .Q(\i_fu_52_reg_n_4_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[23]),
        .Q(\i_fu_52_reg_n_4_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[24]),
        .Q(\i_fu_52_reg_n_4_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[25]),
        .Q(\i_fu_52_reg_n_4_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[26]),
        .Q(\i_fu_52_reg_n_4_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[27]),
        .Q(\i_fu_52_reg_n_4_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[28]),
        .Q(\i_fu_52_reg_n_4_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[29]),
        .Q(\i_fu_52_reg_n_4_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[2]),
        .Q(\i_fu_52_reg_n_4_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[30]),
        .Q(\i_fu_52_reg_n_4_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[3]),
        .Q(\i_fu_52_reg_n_4_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[4]),
        .Q(\i_fu_52_reg_n_4_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[5]),
        .Q(\i_fu_52_reg_n_4_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[6]),
        .Q(\i_fu_52_reg_n_4_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[7]),
        .Q(\i_fu_52_reg_n_4_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[8]),
        .Q(\i_fu_52_reg_n_4_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln163_fu_118_p2[9]),
        .Q(\i_fu_52_reg_n_4_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \temp_last_reg_155[0]_i_12 
       (.I0(\i_fu_52_reg_n_4_[29] ),
        .I1(\temp_last_reg_155_reg[0]_i_2 [28]),
        .I2(\i_fu_52_reg_n_4_[27] ),
        .I3(\temp_last_reg_155_reg[0]_i_2 [27]),
        .I4(\i_fu_52_reg_n_4_[28] ),
        .I5(\temp_last_reg_155_reg[0]_i_2 [29]),
        .O(\temp_last_reg_155[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    \temp_last_reg_155[0]_i_13 
       (.I0(\i_fu_52_reg_n_4_[26] ),
        .I1(\temp_last_reg_155_reg[0]_i_2 [25]),
        .I2(\temp_last_reg_155_reg[0]_i_2 [24]),
        .I3(\i_fu_52_reg_n_4_[25] ),
        .I4(\i_fu_52_reg_n_4_[24] ),
        .I5(\temp_last_reg_155_reg[0]_i_2 [26]),
        .O(\temp_last_reg_155[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \temp_last_reg_155[0]_i_18 
       (.I0(\i_fu_52_reg_n_4_[23] ),
        .I1(\temp_last_reg_155_reg[0]_i_2 [22]),
        .I2(\i_fu_52_reg_n_4_[21] ),
        .I3(\temp_last_reg_155_reg[0]_i_2 [21]),
        .I4(\i_fu_52_reg_n_4_[22] ),
        .I5(\temp_last_reg_155_reg[0]_i_2 [23]),
        .O(\temp_last_reg_155[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    \temp_last_reg_155[0]_i_19 
       (.I0(\i_fu_52_reg_n_4_[20] ),
        .I1(\temp_last_reg_155_reg[0]_i_2 [19]),
        .I2(\temp_last_reg_155_reg[0]_i_2 [18]),
        .I3(\i_fu_52_reg_n_4_[19] ),
        .I4(\i_fu_52_reg_n_4_[18] ),
        .I5(\temp_last_reg_155_reg[0]_i_2 [20]),
        .O(\temp_last_reg_155[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \temp_last_reg_155[0]_i_20 
       (.I0(\i_fu_52_reg_n_4_[17] ),
        .I1(\temp_last_reg_155_reg[0]_i_2 [16]),
        .I2(\i_fu_52_reg_n_4_[15] ),
        .I3(\temp_last_reg_155_reg[0]_i_2 [15]),
        .I4(\i_fu_52_reg_n_4_[16] ),
        .I5(\temp_last_reg_155_reg[0]_i_2 [17]),
        .O(\temp_last_reg_155[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    \temp_last_reg_155[0]_i_21 
       (.I0(\i_fu_52_reg_n_4_[14] ),
        .I1(\temp_last_reg_155_reg[0]_i_2 [13]),
        .I2(\temp_last_reg_155_reg[0]_i_2 [12]),
        .I3(\i_fu_52_reg_n_4_[13] ),
        .I4(\i_fu_52_reg_n_4_[12] ),
        .I5(\temp_last_reg_155_reg[0]_i_2 [14]),
        .O(\temp_last_reg_155[0]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \temp_last_reg_155[0]_i_22 
       (.I0(\i_fu_52_reg_n_4_[11] ),
        .I1(\temp_last_reg_155_reg[0]_i_2 [10]),
        .I2(\i_fu_52_reg_n_4_[9] ),
        .I3(\temp_last_reg_155_reg[0]_i_2 [9]),
        .I4(\i_fu_52_reg_n_4_[10] ),
        .I5(\temp_last_reg_155_reg[0]_i_2 [11]),
        .O(\temp_last_reg_155[0]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    \temp_last_reg_155[0]_i_23 
       (.I0(\i_fu_52_reg_n_4_[8] ),
        .I1(\temp_last_reg_155_reg[0]_i_2 [7]),
        .I2(\temp_last_reg_155_reg[0]_i_2 [6]),
        .I3(\i_fu_52_reg_n_4_[7] ),
        .I4(\i_fu_52_reg_n_4_[6] ),
        .I5(\temp_last_reg_155_reg[0]_i_2 [8]),
        .O(\temp_last_reg_155[0]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \temp_last_reg_155[0]_i_24 
       (.I0(\i_fu_52_reg_n_4_[5] ),
        .I1(\temp_last_reg_155_reg[0]_i_2 [4]),
        .I2(\i_fu_52_reg_n_4_[3] ),
        .I3(\temp_last_reg_155_reg[0]_i_2 [3]),
        .I4(\i_fu_52_reg_n_4_[4] ),
        .I5(\temp_last_reg_155_reg[0]_i_2 [5]),
        .O(\temp_last_reg_155[0]_i_24_n_4 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_last_reg_155[0]_i_26 
       (.I0(\i_fu_52_reg_n_4_[0] ),
        .I1(\i_fu_52_reg_n_4_[1] ),
        .I2(\temp_last_reg_155_reg[0]_i_2 [1]),
        .I3(\temp_last_reg_155_reg[0]_i_2 [0]),
        .O(\temp_last_reg_155[0]_i_26_n_4 ));
  FDRE \temp_last_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init
   (ap_rst_n_0,
    E,
    SR,
    D,
    ack_in_t_reg,
    ADDRARDADDR,
    \ap_CS_fsm_reg[49] ,
    ap_NS_fsm1,
    \ap_CS_fsm_reg[49]_0 ,
    ap_clk,
    ap_rst_n,
    \temp_last_reg_155_reg[0] ,
    Q,
    output_stream_TREADY_int_regslice,
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
    \ap_CS_fsm_reg[50] ,
    \i_fu_52_reg[30] ,
    \i_fu_52_reg[30]_i_4_0 ,
    \temp_last_reg_155_reg[0]_i_2_0 ,
    \temp_last_reg_155_reg[0]_i_7_0 ,
    \temp_last_reg_155_reg[0]_i_7_1 ,
    \temp_last_reg_155_reg[0]_i_7_2 ,
    \temp_last_reg_155_reg[0]_i_7_3 ,
    \temp_last_reg_155_reg[0]_i_3_0 ,
    \temp_last_reg_155_reg[0]_i_3_1 ,
    \temp_last_reg_155_reg[0]_i_3_2 ,
    \temp_last_reg_155_reg[0]_i_3_3 ,
    \temp_last_reg_155_reg[0]_i_2_1 ,
    \temp_last_reg_155_reg[0]_i_2_2 ,
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST,
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0,
    icmp_ln51_4_reg_15036,
    ram_reg);
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]SR;
  output [30:0]D;
  output ack_in_t_reg;
  output [6:0]ADDRARDADDR;
  output [0:0]\ap_CS_fsm_reg[49] ;
  output ap_NS_fsm1;
  output \ap_CS_fsm_reg[49]_0 ;
  input ap_clk;
  input ap_rst_n;
  input \temp_last_reg_155_reg[0] ;
  input [2:0]Q;
  input output_stream_TREADY_int_regslice;
  input grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg;
  input \ap_CS_fsm_reg[50] ;
  input [30:0]\i_fu_52_reg[30] ;
  input [31:0]\i_fu_52_reg[30]_i_4_0 ;
  input [31:0]\temp_last_reg_155_reg[0]_i_2_0 ;
  input \temp_last_reg_155_reg[0]_i_7_0 ;
  input \temp_last_reg_155_reg[0]_i_7_1 ;
  input \temp_last_reg_155_reg[0]_i_7_2 ;
  input \temp_last_reg_155_reg[0]_i_7_3 ;
  input \temp_last_reg_155_reg[0]_i_3_0 ;
  input \temp_last_reg_155_reg[0]_i_3_1 ;
  input \temp_last_reg_155_reg[0]_i_3_2 ;
  input \temp_last_reg_155_reg[0]_i_3_3 ;
  input \temp_last_reg_155_reg[0]_i_2_1 ;
  input \temp_last_reg_155_reg[0]_i_2_2 ;
  input grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST;
  input [6:0]grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0;
  input icmp_ln51_4_reg_15036;
  input [6:0]ram_reg;

  wire [6:0]ADDRARDADDR;
  wire [30:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ack_in_t_reg;
  wire [0:0]\ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[49]_0 ;
  wire \ap_CS_fsm_reg[50] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_4;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_4;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [6:0]grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg;
  wire [6:0]grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST;
  wire \i_fu_52[30]_i_10_n_4 ;
  wire \i_fu_52[30]_i_11_n_4 ;
  wire \i_fu_52[30]_i_12_n_4 ;
  wire \i_fu_52[30]_i_13_n_4 ;
  wire \i_fu_52[30]_i_14_n_4 ;
  wire \i_fu_52[30]_i_15_n_4 ;
  wire \i_fu_52[30]_i_17_n_4 ;
  wire \i_fu_52[30]_i_18_n_4 ;
  wire \i_fu_52[30]_i_19_n_4 ;
  wire \i_fu_52[30]_i_20_n_4 ;
  wire \i_fu_52[30]_i_21_n_4 ;
  wire \i_fu_52[30]_i_22_n_4 ;
  wire \i_fu_52[30]_i_23_n_4 ;
  wire \i_fu_52[30]_i_24_n_4 ;
  wire \i_fu_52[30]_i_26_n_4 ;
  wire \i_fu_52[30]_i_27_n_4 ;
  wire \i_fu_52[30]_i_28_n_4 ;
  wire \i_fu_52[30]_i_29_n_4 ;
  wire \i_fu_52[30]_i_30_n_4 ;
  wire \i_fu_52[30]_i_31_n_4 ;
  wire \i_fu_52[30]_i_32_n_4 ;
  wire \i_fu_52[30]_i_33_n_4 ;
  wire \i_fu_52[30]_i_34_n_4 ;
  wire \i_fu_52[30]_i_35_n_4 ;
  wire \i_fu_52[30]_i_36_n_4 ;
  wire \i_fu_52[30]_i_37_n_4 ;
  wire \i_fu_52[30]_i_38_n_4 ;
  wire \i_fu_52[30]_i_39_n_4 ;
  wire \i_fu_52[30]_i_40_n_4 ;
  wire \i_fu_52[30]_i_41_n_4 ;
  wire \i_fu_52[30]_i_8_n_4 ;
  wire \i_fu_52[30]_i_9_n_4 ;
  wire \i_fu_52[4]_i_2_n_4 ;
  wire \i_fu_52[4]_i_3_n_4 ;
  wire \i_fu_52[4]_i_4_n_4 ;
  wire \i_fu_52[4]_i_5_n_4 ;
  wire \i_fu_52[8]_i_4_n_4 ;
  wire \i_fu_52[8]_i_5_n_4 ;
  wire \i_fu_52_reg[12]_i_1_n_4 ;
  wire \i_fu_52_reg[12]_i_1_n_5 ;
  wire \i_fu_52_reg[12]_i_1_n_6 ;
  wire \i_fu_52_reg[12]_i_1_n_7 ;
  wire \i_fu_52_reg[16]_i_1_n_4 ;
  wire \i_fu_52_reg[16]_i_1_n_5 ;
  wire \i_fu_52_reg[16]_i_1_n_6 ;
  wire \i_fu_52_reg[16]_i_1_n_7 ;
  wire \i_fu_52_reg[20]_i_1_n_4 ;
  wire \i_fu_52_reg[20]_i_1_n_5 ;
  wire \i_fu_52_reg[20]_i_1_n_6 ;
  wire \i_fu_52_reg[20]_i_1_n_7 ;
  wire \i_fu_52_reg[24]_i_1_n_4 ;
  wire \i_fu_52_reg[24]_i_1_n_5 ;
  wire \i_fu_52_reg[24]_i_1_n_6 ;
  wire \i_fu_52_reg[24]_i_1_n_7 ;
  wire \i_fu_52_reg[28]_i_1_n_4 ;
  wire \i_fu_52_reg[28]_i_1_n_5 ;
  wire \i_fu_52_reg[28]_i_1_n_6 ;
  wire \i_fu_52_reg[28]_i_1_n_7 ;
  wire [30:0]\i_fu_52_reg[30] ;
  wire \i_fu_52_reg[30]_i_16_n_4 ;
  wire \i_fu_52_reg[30]_i_16_n_5 ;
  wire \i_fu_52_reg[30]_i_16_n_6 ;
  wire \i_fu_52_reg[30]_i_16_n_7 ;
  wire \i_fu_52_reg[30]_i_25_n_4 ;
  wire \i_fu_52_reg[30]_i_25_n_5 ;
  wire \i_fu_52_reg[30]_i_25_n_6 ;
  wire \i_fu_52_reg[30]_i_25_n_7 ;
  wire \i_fu_52_reg[30]_i_3_n_7 ;
  wire [31:0]\i_fu_52_reg[30]_i_4_0 ;
  wire \i_fu_52_reg[30]_i_4_n_5 ;
  wire \i_fu_52_reg[30]_i_4_n_6 ;
  wire \i_fu_52_reg[30]_i_4_n_7 ;
  wire \i_fu_52_reg[30]_i_7_n_4 ;
  wire \i_fu_52_reg[30]_i_7_n_5 ;
  wire \i_fu_52_reg[30]_i_7_n_6 ;
  wire \i_fu_52_reg[30]_i_7_n_7 ;
  wire \i_fu_52_reg[4]_i_1_n_4 ;
  wire \i_fu_52_reg[4]_i_1_n_5 ;
  wire \i_fu_52_reg[4]_i_1_n_6 ;
  wire \i_fu_52_reg[4]_i_1_n_7 ;
  wire \i_fu_52_reg[8]_i_1_n_4 ;
  wire \i_fu_52_reg[8]_i_1_n_5 ;
  wire \i_fu_52_reg[8]_i_1_n_6 ;
  wire \i_fu_52_reg[8]_i_1_n_7 ;
  wire icmp_ln163_fu_112_p2;
  wire icmp_ln51_4_reg_15036;
  wire output_stream_TREADY_int_regslice;
  wire [30:7]p_0_in;
  wire [6:0]ram_reg;
  wire temp_last_fu_129_p2;
  wire \temp_last_reg_155[0]_i_10_n_4 ;
  wire \temp_last_reg_155[0]_i_11_n_4 ;
  wire \temp_last_reg_155[0]_i_14_n_4 ;
  wire \temp_last_reg_155[0]_i_15_n_4 ;
  wire \temp_last_reg_155[0]_i_16_n_4 ;
  wire \temp_last_reg_155[0]_i_17_n_4 ;
  wire \temp_last_reg_155[0]_i_25_n_4 ;
  wire \temp_last_reg_155[0]_i_4_n_4 ;
  wire \temp_last_reg_155[0]_i_5_n_4 ;
  wire \temp_last_reg_155[0]_i_6_n_4 ;
  wire \temp_last_reg_155[0]_i_8_n_4 ;
  wire \temp_last_reg_155[0]_i_9_n_4 ;
  wire \temp_last_reg_155_reg[0] ;
  wire [31:0]\temp_last_reg_155_reg[0]_i_2_0 ;
  wire \temp_last_reg_155_reg[0]_i_2_1 ;
  wire \temp_last_reg_155_reg[0]_i_2_2 ;
  wire \temp_last_reg_155_reg[0]_i_2_n_6 ;
  wire \temp_last_reg_155_reg[0]_i_2_n_7 ;
  wire \temp_last_reg_155_reg[0]_i_3_0 ;
  wire \temp_last_reg_155_reg[0]_i_3_1 ;
  wire \temp_last_reg_155_reg[0]_i_3_2 ;
  wire \temp_last_reg_155_reg[0]_i_3_3 ;
  wire \temp_last_reg_155_reg[0]_i_3_n_4 ;
  wire \temp_last_reg_155_reg[0]_i_3_n_5 ;
  wire \temp_last_reg_155_reg[0]_i_3_n_6 ;
  wire \temp_last_reg_155_reg[0]_i_3_n_7 ;
  wire \temp_last_reg_155_reg[0]_i_7_0 ;
  wire \temp_last_reg_155_reg[0]_i_7_1 ;
  wire \temp_last_reg_155_reg[0]_i_7_2 ;
  wire \temp_last_reg_155_reg[0]_i_7_3 ;
  wire \temp_last_reg_155_reg[0]_i_7_n_4 ;
  wire \temp_last_reg_155_reg[0]_i_7_n_5 ;
  wire \temp_last_reg_155_reg[0]_i_7_n_6 ;
  wire \temp_last_reg_155_reg[0]_i_7_n_7 ;
  wire [3:0]\NLW_i_fu_52_reg[30]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_52_reg[30]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_i_fu_52_reg[30]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_52_reg[30]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_52_reg[30]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_52_reg[30]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_temp_last_reg_155_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_temp_last_reg_155_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_last_reg_155_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_last_reg_155_reg[0]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEEAEEEAEAAAEEEAE)) 
    \ap_CS_fsm[50]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_done_cache),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\ap_CS_fsm_reg[50] ),
        .I5(icmp_ln163_fu_112_p2),
        .O(\ap_CS_fsm_reg[49] ));
  LUT6 #(
    .INIT(64'h22002200EE002E00)) 
    \ap_CS_fsm[51]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\temp_last_reg_155_reg[0] ),
        .I3(Q[2]),
        .I4(output_stream_TREADY_int_regslice),
        .I5(icmp_ln163_fu_112_p2),
        .O(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'h08A80808)) 
    ap_done_cache_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(icmp_ln163_fu_112_p2),
        .I4(\ap_CS_fsm_reg[50] ),
        .O(ap_done_cache_i_1__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_4),
        .Q(ap_done_cache),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A8A8A800A0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(icmp_ln163_fu_112_p2),
        .I2(\temp_last_reg_155_reg[0] ),
        .I3(Q[2]),
        .I4(output_stream_TREADY_int_regslice),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h7FFF7555)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_rst_n),
        .I1(icmp_ln163_fu_112_p2),
        .I2(\ap_CS_fsm_reg[50] ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__5_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEFEFEFEAAAAAAAA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(icmp_ln163_fu_112_p2),
        .I2(\temp_last_reg_155_reg[0] ),
        .I3(Q[2]),
        .I4(output_stream_TREADY_int_regslice),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .O(\ap_CS_fsm_reg[49]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_52[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_52_reg[30] [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[12]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [12]),
        .O(p_0_in[12]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[12]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [11]),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[12]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [10]),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[12]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [9]),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[16]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [16]),
        .O(p_0_in[16]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[16]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [15]),
        .O(p_0_in[15]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[16]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [14]),
        .O(p_0_in[14]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[16]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [13]),
        .O(p_0_in[13]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[20]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [20]),
        .O(p_0_in[20]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[20]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [19]),
        .O(p_0_in[19]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[20]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [18]),
        .O(p_0_in[18]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[20]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [17]),
        .O(p_0_in[17]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[24]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [24]),
        .O(p_0_in[24]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[24]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [23]),
        .O(p_0_in[23]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[24]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [22]),
        .O(p_0_in[22]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[24]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [21]),
        .O(p_0_in[21]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[28]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [28]),
        .O(p_0_in[28]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[28]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [27]),
        .O(p_0_in[27]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[28]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [26]),
        .O(p_0_in[26]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[28]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [25]),
        .O(p_0_in[25]));
  LUT6 #(
    .INIT(64'h00000000A2220000)) 
    \i_fu_52[30]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I1(\temp_last_reg_155_reg[0] ),
        .I2(Q[2]),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_loop_init_int),
        .I5(icmp_ln163_fu_112_p2),
        .O(SR));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    \i_fu_52[30]_i_10 
       (.I0(\i_fu_52_reg[30] [26]),
        .I1(\i_fu_52_reg[30]_i_4_0 [26]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30]_i_4_0 [27]),
        .I5(\i_fu_52_reg[30] [27]),
        .O(\i_fu_52[30]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    \i_fu_52[30]_i_11 
       (.I0(\i_fu_52_reg[30] [24]),
        .I1(\i_fu_52_reg[30]_i_4_0 [24]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30]_i_4_0 [25]),
        .I5(\i_fu_52_reg[30] [25]),
        .O(\i_fu_52[30]_i_11_n_4 ));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    \i_fu_52[30]_i_12 
       (.I0(\i_fu_52_reg[30] [30]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\i_fu_52_reg[30]_i_4_0 [30]),
        .I4(\i_fu_52_reg[30]_i_4_0 [31]),
        .O(\i_fu_52[30]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    \i_fu_52[30]_i_13 
       (.I0(\i_fu_52_reg[30]_i_4_0 [28]),
        .I1(\i_fu_52_reg[30]_i_4_0 [29]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30] [28]),
        .I5(\i_fu_52_reg[30] [29]),
        .O(\i_fu_52[30]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    \i_fu_52[30]_i_14 
       (.I0(\i_fu_52_reg[30]_i_4_0 [26]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\i_fu_52_reg[30]_i_4_0 [27]),
        .I4(\i_fu_52_reg[30] [27]),
        .I5(\i_fu_52_reg[30] [26]),
        .O(\i_fu_52[30]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    \i_fu_52[30]_i_15 
       (.I0(\i_fu_52_reg[30]_i_4_0 [24]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\i_fu_52_reg[30]_i_4_0 [25]),
        .I4(\i_fu_52_reg[30] [25]),
        .I5(\i_fu_52_reg[30] [24]),
        .O(\i_fu_52[30]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    \i_fu_52[30]_i_17 
       (.I0(\i_fu_52_reg[30] [22]),
        .I1(\i_fu_52_reg[30]_i_4_0 [22]),
        .I2(\i_fu_52_reg[30] [23]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_52_reg[30]_i_4_0 [23]),
        .O(\i_fu_52[30]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    \i_fu_52[30]_i_18 
       (.I0(\i_fu_52_reg[30] [20]),
        .I1(\i_fu_52_reg[30]_i_4_0 [20]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30]_i_4_0 [21]),
        .I5(\i_fu_52_reg[30] [21]),
        .O(\i_fu_52[30]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    \i_fu_52[30]_i_19 
       (.I0(\i_fu_52_reg[30] [18]),
        .I1(\i_fu_52_reg[30]_i_4_0 [18]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30]_i_4_0 [19]),
        .I5(\i_fu_52_reg[30] [19]),
        .O(\i_fu_52[30]_i_19_n_4 ));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \i_fu_52[30]_i_2 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\temp_last_reg_155_reg[0] ),
        .I4(icmp_ln163_fu_112_p2),
        .O(E));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    \i_fu_52[30]_i_20 
       (.I0(\i_fu_52_reg[30] [16]),
        .I1(\i_fu_52_reg[30]_i_4_0 [16]),
        .I2(\i_fu_52_reg[30] [17]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_52_reg[30]_i_4_0 [17]),
        .O(\i_fu_52[30]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    \i_fu_52[30]_i_21 
       (.I0(\i_fu_52_reg[30]_i_4_0 [22]),
        .I1(\i_fu_52_reg[30]_i_4_0 [23]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30] [22]),
        .I5(\i_fu_52_reg[30] [23]),
        .O(\i_fu_52[30]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    \i_fu_52[30]_i_22 
       (.I0(\i_fu_52_reg[30]_i_4_0 [20]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\i_fu_52_reg[30]_i_4_0 [21]),
        .I4(\i_fu_52_reg[30] [21]),
        .I5(\i_fu_52_reg[30] [20]),
        .O(\i_fu_52[30]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    \i_fu_52[30]_i_23 
       (.I0(\i_fu_52_reg[30]_i_4_0 [18]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\i_fu_52_reg[30]_i_4_0 [19]),
        .I4(\i_fu_52_reg[30] [19]),
        .I5(\i_fu_52_reg[30] [18]),
        .O(\i_fu_52[30]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    \i_fu_52[30]_i_24 
       (.I0(\i_fu_52_reg[30]_i_4_0 [16]),
        .I1(\i_fu_52_reg[30]_i_4_0 [17]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30] [16]),
        .I5(\i_fu_52_reg[30] [17]),
        .O(\i_fu_52[30]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    \i_fu_52[30]_i_26 
       (.I0(\i_fu_52_reg[30] [14]),
        .I1(\i_fu_52_reg[30]_i_4_0 [14]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30]_i_4_0 [15]),
        .I5(\i_fu_52_reg[30] [15]),
        .O(\i_fu_52[30]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    \i_fu_52[30]_i_27 
       (.I0(\i_fu_52_reg[30] [12]),
        .I1(\i_fu_52_reg[30]_i_4_0 [12]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30]_i_4_0 [13]),
        .I5(\i_fu_52_reg[30] [13]),
        .O(\i_fu_52[30]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    \i_fu_52[30]_i_28 
       (.I0(\i_fu_52_reg[30] [10]),
        .I1(\i_fu_52_reg[30]_i_4_0 [10]),
        .I2(\i_fu_52_reg[30] [11]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_52_reg[30]_i_4_0 [11]),
        .O(\i_fu_52[30]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    \i_fu_52[30]_i_29 
       (.I0(\i_fu_52_reg[30] [8]),
        .I1(\i_fu_52_reg[30]_i_4_0 [8]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30]_i_4_0 [9]),
        .I5(\i_fu_52_reg[30] [9]),
        .O(\i_fu_52[30]_i_29_n_4 ));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    \i_fu_52[30]_i_30 
       (.I0(\i_fu_52_reg[30]_i_4_0 [14]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\i_fu_52_reg[30]_i_4_0 [15]),
        .I4(\i_fu_52_reg[30] [15]),
        .I5(\i_fu_52_reg[30] [14]),
        .O(\i_fu_52[30]_i_30_n_4 ));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    \i_fu_52[30]_i_31 
       (.I0(\i_fu_52_reg[30]_i_4_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\i_fu_52_reg[30]_i_4_0 [13]),
        .I4(\i_fu_52_reg[30] [13]),
        .I5(\i_fu_52_reg[30] [12]),
        .O(\i_fu_52[30]_i_31_n_4 ));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    \i_fu_52[30]_i_32 
       (.I0(\i_fu_52_reg[30]_i_4_0 [10]),
        .I1(\i_fu_52_reg[30]_i_4_0 [11]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30] [10]),
        .I5(\i_fu_52_reg[30] [11]),
        .O(\i_fu_52[30]_i_32_n_4 ));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    \i_fu_52[30]_i_33 
       (.I0(\i_fu_52_reg[30]_i_4_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\i_fu_52_reg[30]_i_4_0 [9]),
        .I4(\i_fu_52_reg[30] [9]),
        .I5(\i_fu_52_reg[30] [8]),
        .O(\i_fu_52[30]_i_33_n_4 ));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    \i_fu_52[30]_i_34 
       (.I0(\i_fu_52_reg[30] [6]),
        .I1(\i_fu_52_reg[30]_i_4_0 [6]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30]_i_4_0 [7]),
        .I5(\i_fu_52_reg[30] [7]),
        .O(\i_fu_52[30]_i_34_n_4 ));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    \i_fu_52[30]_i_35 
       (.I0(\i_fu_52_reg[30] [4]),
        .I1(\i_fu_52_reg[30]_i_4_0 [4]),
        .I2(\i_fu_52_reg[30] [5]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_52_reg[30]_i_4_0 [5]),
        .O(\i_fu_52[30]_i_35_n_4 ));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    \i_fu_52[30]_i_36 
       (.I0(\i_fu_52_reg[30] [2]),
        .I1(\i_fu_52_reg[30]_i_4_0 [2]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30]_i_4_0 [3]),
        .I5(\i_fu_52_reg[30] [3]),
        .O(\i_fu_52[30]_i_36_n_4 ));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    \i_fu_52[30]_i_37 
       (.I0(\i_fu_52_reg[30] [0]),
        .I1(\i_fu_52_reg[30]_i_4_0 [0]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30]_i_4_0 [1]),
        .I5(\i_fu_52_reg[30] [1]),
        .O(\i_fu_52[30]_i_37_n_4 ));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    \i_fu_52[30]_i_38 
       (.I0(\i_fu_52_reg[30]_i_4_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\i_fu_52_reg[30]_i_4_0 [7]),
        .I4(\i_fu_52_reg[30] [7]),
        .I5(\i_fu_52_reg[30] [6]),
        .O(\i_fu_52[30]_i_38_n_4 ));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    \i_fu_52[30]_i_39 
       (.I0(\i_fu_52_reg[30]_i_4_0 [4]),
        .I1(\i_fu_52_reg[30]_i_4_0 [5]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\i_fu_52_reg[30] [4]),
        .I5(\i_fu_52_reg[30] [5]),
        .O(\i_fu_52[30]_i_39_n_4 ));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    \i_fu_52[30]_i_40 
       (.I0(\i_fu_52_reg[30]_i_4_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\i_fu_52_reg[30]_i_4_0 [3]),
        .I4(\i_fu_52_reg[30] [3]),
        .I5(\i_fu_52_reg[30] [2]),
        .O(\i_fu_52[30]_i_40_n_4 ));
  LUT6 #(
    .INIT(64'h2A00406A15004055)) 
    \i_fu_52[30]_i_41 
       (.I0(\i_fu_52_reg[30]_i_4_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\i_fu_52_reg[30] [1]),
        .I4(\i_fu_52_reg[30]_i_4_0 [1]),
        .I5(\i_fu_52_reg[30] [0]),
        .O(\i_fu_52[30]_i_41_n_4 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[30]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [30]),
        .O(p_0_in[30]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[30]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [29]),
        .O(p_0_in[29]));
  LUT5 #(
    .INIT(32'h000080AA)) 
    \i_fu_52[30]_i_8 
       (.I0(\i_fu_52_reg[30]_i_4_0 [30]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_52_reg[30] [30]),
        .I4(\i_fu_52_reg[30]_i_4_0 [31]),
        .O(\i_fu_52[30]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    \i_fu_52[30]_i_9 
       (.I0(\i_fu_52_reg[30] [28]),
        .I1(\i_fu_52_reg[30]_i_4_0 [28]),
        .I2(\i_fu_52_reg[30] [29]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_52_reg[30]_i_4_0 [29]),
        .O(\i_fu_52[30]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [4]),
        .O(\i_fu_52[4]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[4]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [3]),
        .O(\i_fu_52[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[4]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [2]),
        .O(\i_fu_52[4]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[4]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [1]),
        .O(\i_fu_52[4]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[8]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [8]),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [7]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[8]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [6]),
        .O(\i_fu_52[8]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_52[8]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [5]),
        .O(\i_fu_52[8]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_52_reg[12]_i_1 
       (.CI(\i_fu_52_reg[8]_i_1_n_4 ),
        .CO({\i_fu_52_reg[12]_i_1_n_4 ,\i_fu_52_reg[12]_i_1_n_5 ,\i_fu_52_reg[12]_i_1_n_6 ,\i_fu_52_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S(p_0_in[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_52_reg[16]_i_1 
       (.CI(\i_fu_52_reg[12]_i_1_n_4 ),
        .CO({\i_fu_52_reg[16]_i_1_n_4 ,\i_fu_52_reg[16]_i_1_n_5 ,\i_fu_52_reg[16]_i_1_n_6 ,\i_fu_52_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[16:13]),
        .S(p_0_in[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_52_reg[20]_i_1 
       (.CI(\i_fu_52_reg[16]_i_1_n_4 ),
        .CO({\i_fu_52_reg[20]_i_1_n_4 ,\i_fu_52_reg[20]_i_1_n_5 ,\i_fu_52_reg[20]_i_1_n_6 ,\i_fu_52_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[20:17]),
        .S(p_0_in[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_52_reg[24]_i_1 
       (.CI(\i_fu_52_reg[20]_i_1_n_4 ),
        .CO({\i_fu_52_reg[24]_i_1_n_4 ,\i_fu_52_reg[24]_i_1_n_5 ,\i_fu_52_reg[24]_i_1_n_6 ,\i_fu_52_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[24:21]),
        .S(p_0_in[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_52_reg[28]_i_1 
       (.CI(\i_fu_52_reg[24]_i_1_n_4 ),
        .CO({\i_fu_52_reg[28]_i_1_n_4 ,\i_fu_52_reg[28]_i_1_n_5 ,\i_fu_52_reg[28]_i_1_n_6 ,\i_fu_52_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[28:25]),
        .S(p_0_in[28:25]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[30]_i_16 
       (.CI(\i_fu_52_reg[30]_i_25_n_4 ),
        .CO({\i_fu_52_reg[30]_i_16_n_4 ,\i_fu_52_reg[30]_i_16_n_5 ,\i_fu_52_reg[30]_i_16_n_6 ,\i_fu_52_reg[30]_i_16_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_52[30]_i_26_n_4 ,\i_fu_52[30]_i_27_n_4 ,\i_fu_52[30]_i_28_n_4 ,\i_fu_52[30]_i_29_n_4 }),
        .O(\NLW_i_fu_52_reg[30]_i_16_O_UNCONNECTED [3:0]),
        .S({\i_fu_52[30]_i_30_n_4 ,\i_fu_52[30]_i_31_n_4 ,\i_fu_52[30]_i_32_n_4 ,\i_fu_52[30]_i_33_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[30]_i_25 
       (.CI(1'b0),
        .CO({\i_fu_52_reg[30]_i_25_n_4 ,\i_fu_52_reg[30]_i_25_n_5 ,\i_fu_52_reg[30]_i_25_n_6 ,\i_fu_52_reg[30]_i_25_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_52[30]_i_34_n_4 ,\i_fu_52[30]_i_35_n_4 ,\i_fu_52[30]_i_36_n_4 ,\i_fu_52[30]_i_37_n_4 }),
        .O(\NLW_i_fu_52_reg[30]_i_25_O_UNCONNECTED [3:0]),
        .S({\i_fu_52[30]_i_38_n_4 ,\i_fu_52[30]_i_39_n_4 ,\i_fu_52[30]_i_40_n_4 ,\i_fu_52[30]_i_41_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_52_reg[30]_i_3 
       (.CI(\i_fu_52_reg[28]_i_1_n_4 ),
        .CO({\NLW_i_fu_52_reg[30]_i_3_CO_UNCONNECTED [3:1],\i_fu_52_reg[30]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_52_reg[30]_i_3_O_UNCONNECTED [3:2],D[30:29]}),
        .S({1'b0,1'b0,p_0_in[30:29]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[30]_i_4 
       (.CI(\i_fu_52_reg[30]_i_7_n_4 ),
        .CO({icmp_ln163_fu_112_p2,\i_fu_52_reg[30]_i_4_n_5 ,\i_fu_52_reg[30]_i_4_n_6 ,\i_fu_52_reg[30]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_52[30]_i_8_n_4 ,\i_fu_52[30]_i_9_n_4 ,\i_fu_52[30]_i_10_n_4 ,\i_fu_52[30]_i_11_n_4 }),
        .O(\NLW_i_fu_52_reg[30]_i_4_O_UNCONNECTED [3:0]),
        .S({\i_fu_52[30]_i_12_n_4 ,\i_fu_52[30]_i_13_n_4 ,\i_fu_52[30]_i_14_n_4 ,\i_fu_52[30]_i_15_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[30]_i_7 
       (.CI(\i_fu_52_reg[30]_i_16_n_4 ),
        .CO({\i_fu_52_reg[30]_i_7_n_4 ,\i_fu_52_reg[30]_i_7_n_5 ,\i_fu_52_reg[30]_i_7_n_6 ,\i_fu_52_reg[30]_i_7_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_52[30]_i_17_n_4 ,\i_fu_52[30]_i_18_n_4 ,\i_fu_52[30]_i_19_n_4 ,\i_fu_52[30]_i_20_n_4 }),
        .O(\NLW_i_fu_52_reg[30]_i_7_O_UNCONNECTED [3:0]),
        .S({\i_fu_52[30]_i_21_n_4 ,\i_fu_52[30]_i_22_n_4 ,\i_fu_52[30]_i_23_n_4 ,\i_fu_52[30]_i_24_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_52_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_52_reg[4]_i_1_n_4 ,\i_fu_52_reg[4]_i_1_n_5 ,\i_fu_52_reg[4]_i_1_n_6 ,\i_fu_52_reg[4]_i_1_n_7 }),
        .CYINIT(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S({\i_fu_52[4]_i_2_n_4 ,\i_fu_52[4]_i_3_n_4 ,\i_fu_52[4]_i_4_n_4 ,\i_fu_52[4]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_52_reg[8]_i_1 
       (.CI(\i_fu_52_reg[4]_i_1_n_4 ),
        .CO({\i_fu_52_reg[8]_i_1_n_4 ,\i_fu_52_reg[8]_i_1_n_5 ,\i_fu_52_reg[8]_i_1_n_6 ,\i_fu_52_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S({p_0_in[8:7],\i_fu_52[8]_i_4_n_4 ,\i_fu_52[8]_i_5_n_4 }));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_3__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[6]),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[6]),
        .I3(Q[0]),
        .I4(icmp_ln51_4_reg_15036),
        .I5(ram_reg[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_4__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[5]),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[5]),
        .I3(Q[0]),
        .I4(icmp_ln51_4_reg_15036),
        .I5(ram_reg[5]),
        .O(ADDRARDADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_52
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [6]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[6]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_53
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [5]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_54
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [4]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_55
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [3]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_56
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [2]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_57
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [1]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[1]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_58
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(\i_fu_52_reg[30] [0]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_5__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[4]),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[4]),
        .I3(Q[0]),
        .I4(icmp_ln51_4_reg_15036),
        .I5(ram_reg[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_6__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[3]),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[3]),
        .I3(Q[0]),
        .I4(icmp_ln51_4_reg_15036),
        .I5(ram_reg[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_7__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[2]),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[2]),
        .I3(Q[0]),
        .I4(icmp_ln51_4_reg_15036),
        .I5(ram_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_8__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[1]),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[1]),
        .I3(Q[0]),
        .I4(icmp_ln51_4_reg_15036),
        .I5(ram_reg[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_9__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0[0]),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0[0]),
        .I3(Q[0]),
        .I4(icmp_ln51_4_reg_15036),
        .I5(ram_reg[0]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \temp_last_reg_155[0]_i_1 
       (.I0(temp_last_fu_129_p2),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\temp_last_reg_155_reg[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST),
        .O(ack_in_t_reg));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \temp_last_reg_155[0]_i_10 
       (.I0(\temp_last_reg_155_reg[0]_i_2_0 [16]),
        .I1(\temp_last_reg_155_reg[0]_i_2_0 [15]),
        .I2(\temp_last_reg_155_reg[0]_i_2_0 [17]),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I5(\temp_last_reg_155_reg[0]_i_3_1 ),
        .O(\temp_last_reg_155[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \temp_last_reg_155[0]_i_11 
       (.I0(\temp_last_reg_155_reg[0]_i_2_0 [13]),
        .I1(\temp_last_reg_155_reg[0]_i_2_0 [12]),
        .I2(\temp_last_reg_155_reg[0]_i_2_0 [14]),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I5(\temp_last_reg_155_reg[0]_i_3_0 ),
        .O(\temp_last_reg_155[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \temp_last_reg_155[0]_i_14 
       (.I0(\temp_last_reg_155_reg[0]_i_2_0 [10]),
        .I1(\temp_last_reg_155_reg[0]_i_2_0 [9]),
        .I2(\temp_last_reg_155_reg[0]_i_2_0 [11]),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I5(\temp_last_reg_155_reg[0]_i_7_3 ),
        .O(\temp_last_reg_155[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \temp_last_reg_155[0]_i_15 
       (.I0(\temp_last_reg_155_reg[0]_i_2_0 [7]),
        .I1(\temp_last_reg_155_reg[0]_i_2_0 [6]),
        .I2(\temp_last_reg_155_reg[0]_i_2_0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I5(\temp_last_reg_155_reg[0]_i_7_2 ),
        .O(\temp_last_reg_155[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \temp_last_reg_155[0]_i_16 
       (.I0(\temp_last_reg_155_reg[0]_i_2_0 [4]),
        .I1(\temp_last_reg_155_reg[0]_i_2_0 [3]),
        .I2(\temp_last_reg_155_reg[0]_i_2_0 [5]),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I5(\temp_last_reg_155_reg[0]_i_7_1 ),
        .O(\temp_last_reg_155[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h74CC300030333000)) 
    \temp_last_reg_155[0]_i_17 
       (.I0(ap_loop_init_int),
        .I1(\temp_last_reg_155_reg[0]_i_2_0 [2]),
        .I2(\temp_last_reg_155[0]_i_25_n_4 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I4(\temp_last_reg_155_reg[0]_i_7_0 ),
        .I5(\i_fu_52_reg[30] [2]),
        .O(\temp_last_reg_155[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'h0202020242061203)) 
    \temp_last_reg_155[0]_i_25 
       (.I0(ap_loop_init_int),
        .I1(\temp_last_reg_155_reg[0]_i_2_0 [0]),
        .I2(\temp_last_reg_155_reg[0]_i_2_0 [1]),
        .I3(\i_fu_52_reg[30] [1]),
        .I4(\i_fu_52_reg[30] [0]),
        .I5(\i_fu_52_reg[30] [2]),
        .O(\temp_last_reg_155[0]_i_25_n_4 ));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    \temp_last_reg_155[0]_i_4 
       (.I0(\i_fu_52_reg[30] [30]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I3(\temp_last_reg_155_reg[0]_i_2_0 [30]),
        .I4(\temp_last_reg_155_reg[0]_i_2_0 [31]),
        .O(\temp_last_reg_155[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \temp_last_reg_155[0]_i_5 
       (.I0(\temp_last_reg_155_reg[0]_i_2_0 [28]),
        .I1(\temp_last_reg_155_reg[0]_i_2_0 [27]),
        .I2(\temp_last_reg_155_reg[0]_i_2_0 [29]),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I5(\temp_last_reg_155_reg[0]_i_2_2 ),
        .O(\temp_last_reg_155[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \temp_last_reg_155[0]_i_6 
       (.I0(\temp_last_reg_155_reg[0]_i_2_0 [25]),
        .I1(\temp_last_reg_155_reg[0]_i_2_0 [24]),
        .I2(\temp_last_reg_155_reg[0]_i_2_0 [26]),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I5(\temp_last_reg_155_reg[0]_i_2_1 ),
        .O(\temp_last_reg_155[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \temp_last_reg_155[0]_i_8 
       (.I0(\temp_last_reg_155_reg[0]_i_2_0 [22]),
        .I1(\temp_last_reg_155_reg[0]_i_2_0 [21]),
        .I2(\temp_last_reg_155_reg[0]_i_2_0 [23]),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I5(\temp_last_reg_155_reg[0]_i_3_3 ),
        .O(\temp_last_reg_155[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \temp_last_reg_155[0]_i_9 
       (.I0(\temp_last_reg_155_reg[0]_i_2_0 [19]),
        .I1(\temp_last_reg_155_reg[0]_i_2_0 [18]),
        .I2(\temp_last_reg_155_reg[0]_i_2_0 [20]),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I5(\temp_last_reg_155_reg[0]_i_3_2 ),
        .O(\temp_last_reg_155[0]_i_9_n_4 ));
  CARRY4 \temp_last_reg_155_reg[0]_i_2 
       (.CI(\temp_last_reg_155_reg[0]_i_3_n_4 ),
        .CO({\NLW_temp_last_reg_155_reg[0]_i_2_CO_UNCONNECTED [3],temp_last_fu_129_p2,\temp_last_reg_155_reg[0]_i_2_n_6 ,\temp_last_reg_155_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_temp_last_reg_155_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\temp_last_reg_155[0]_i_4_n_4 ,\temp_last_reg_155[0]_i_5_n_4 ,\temp_last_reg_155[0]_i_6_n_4 }));
  CARRY4 \temp_last_reg_155_reg[0]_i_3 
       (.CI(\temp_last_reg_155_reg[0]_i_7_n_4 ),
        .CO({\temp_last_reg_155_reg[0]_i_3_n_4 ,\temp_last_reg_155_reg[0]_i_3_n_5 ,\temp_last_reg_155_reg[0]_i_3_n_6 ,\temp_last_reg_155_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_temp_last_reg_155_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\temp_last_reg_155[0]_i_8_n_4 ,\temp_last_reg_155[0]_i_9_n_4 ,\temp_last_reg_155[0]_i_10_n_4 ,\temp_last_reg_155[0]_i_11_n_4 }));
  CARRY4 \temp_last_reg_155_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\temp_last_reg_155_reg[0]_i_7_n_4 ,\temp_last_reg_155_reg[0]_i_7_n_5 ,\temp_last_reg_155_reg[0]_i_7_n_6 ,\temp_last_reg_155_reg[0]_i_7_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_temp_last_reg_155_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\temp_last_reg_155[0]_i_14_n_4 ,\temp_last_reg_155[0]_i_15_n_4 ,\temp_last_reg_155[0]_i_16_n_4 ,\temp_last_reg_155[0]_i_17_n_4 }));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_10
   (E,
    CO,
    \i_1_fu_42_reg[30] ,
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready,
    D,
    SR,
    ap_loop_init,
    \ap_CS_fsm_reg[16] ,
    \colsW1_read_reg_14076_reg[30] ,
    \ap_CS_fsm_reg[4] ,
    ADDRBWRADDR,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
    Q,
    colsW1_read_reg_14076,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter2_reg,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[16]_i_2_0 );
  output [0:0]E;
  output [0:0]CO;
  output [0:0]\i_1_fu_42_reg[30] ;
  output grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready;
  output [30:0]D;
  output [0:0]SR;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[16] ;
  output [0:0]\colsW1_read_reg_14076_reg[30] ;
  output \ap_CS_fsm_reg[4] ;
  output [5:0]ADDRBWRADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg;
  input [30:0]Q;
  input [30:0]colsW1_read_reg_14076;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [1:0]\ap_CS_fsm_reg[17] ;
  input [30:0]\ap_CS_fsm_reg[16]_i_2_0 ;

  wire [5:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [30:0]D;
  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[16]_i_10_n_4 ;
  wire \ap_CS_fsm[16]_i_11_n_4 ;
  wire \ap_CS_fsm[16]_i_12_n_4 ;
  wire \ap_CS_fsm[16]_i_13_n_4 ;
  wire \ap_CS_fsm[16]_i_14_n_4 ;
  wire \ap_CS_fsm[16]_i_15_n_4 ;
  wire \ap_CS_fsm[16]_i_4_n_4 ;
  wire \ap_CS_fsm[16]_i_5_n_4 ;
  wire \ap_CS_fsm[16]_i_6_n_4 ;
  wire \ap_CS_fsm[16]_i_8_n_4 ;
  wire \ap_CS_fsm[16]_i_9_n_4 ;
  wire [1:0]\ap_CS_fsm_reg[16] ;
  wire [30:0]\ap_CS_fsm_reg[16]_i_2_0 ;
  wire \ap_CS_fsm_reg[16]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[16]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[16]_i_7_n_4 ;
  wire \ap_CS_fsm_reg[16]_i_7_n_5 ;
  wire \ap_CS_fsm_reg[16]_i_7_n_6 ;
  wire \ap_CS_fsm_reg[16]_i_7_n_7 ;
  wire [1:0]\ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_4;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:7]ap_sig_allocacmp_i;
  wire [30:0]colsW1_read_reg_14076;
  wire [0:0]\colsW1_read_reg_14076_reg[30] ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg;
  wire \i_1_fu_42[3]_i_2_n_4 ;
  wire \i_1_fu_42[3]_i_3_n_4 ;
  wire \i_1_fu_42[3]_i_4_n_4 ;
  wire \i_1_fu_42[7]_i_3_n_4 ;
  wire \i_1_fu_42[7]_i_4_n_4 ;
  wire \i_1_fu_42[7]_i_5_n_4 ;
  wire \i_1_fu_42_reg[11]_i_1_n_4 ;
  wire \i_1_fu_42_reg[11]_i_1_n_5 ;
  wire \i_1_fu_42_reg[11]_i_1_n_6 ;
  wire \i_1_fu_42_reg[11]_i_1_n_7 ;
  wire \i_1_fu_42_reg[15]_i_1_n_4 ;
  wire \i_1_fu_42_reg[15]_i_1_n_5 ;
  wire \i_1_fu_42_reg[15]_i_1_n_6 ;
  wire \i_1_fu_42_reg[15]_i_1_n_7 ;
  wire \i_1_fu_42_reg[19]_i_1_n_4 ;
  wire \i_1_fu_42_reg[19]_i_1_n_5 ;
  wire \i_1_fu_42_reg[19]_i_1_n_6 ;
  wire \i_1_fu_42_reg[19]_i_1_n_7 ;
  wire \i_1_fu_42_reg[23]_i_1_n_4 ;
  wire \i_1_fu_42_reg[23]_i_1_n_5 ;
  wire \i_1_fu_42_reg[23]_i_1_n_6 ;
  wire \i_1_fu_42_reg[23]_i_1_n_7 ;
  wire \i_1_fu_42_reg[27]_i_1_n_4 ;
  wire \i_1_fu_42_reg[27]_i_1_n_5 ;
  wire \i_1_fu_42_reg[27]_i_1_n_6 ;
  wire \i_1_fu_42_reg[27]_i_1_n_7 ;
  wire [0:0]\i_1_fu_42_reg[30] ;
  wire \i_1_fu_42_reg[31]_i_3_n_5 ;
  wire \i_1_fu_42_reg[31]_i_3_n_6 ;
  wire \i_1_fu_42_reg[31]_i_3_n_7 ;
  wire \i_1_fu_42_reg[3]_i_1_n_4 ;
  wire \i_1_fu_42_reg[3]_i_1_n_5 ;
  wire \i_1_fu_42_reg[3]_i_1_n_6 ;
  wire \i_1_fu_42_reg[3]_i_1_n_7 ;
  wire \i_1_fu_42_reg[7]_i_1_n_4 ;
  wire \i_1_fu_42_reg[7]_i_1_n_5 ;
  wire \i_1_fu_42_reg[7]_i_1_n_6 ;
  wire \i_1_fu_42_reg[7]_i_1_n_7 ;
  wire \icmp_ln113_1_reg_206[0]_i_10_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_12_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_13_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_14_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_15_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_16_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_17_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_18_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_19_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_21_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_22_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_23_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_24_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_25_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_26_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_27_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_28_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_29_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_30_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_31_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_32_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_33_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_34_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_35_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_36_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_3_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_4_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_5_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_6_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_7_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_8_n_4 ;
  wire \icmp_ln113_1_reg_206[0]_i_9_n_4 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_11_n_4 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_11_n_5 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_11_n_6 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_11_n_7 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_1_n_5 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_1_n_6 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_1_n_7 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_20_n_4 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_20_n_5 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_20_n_6 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_20_n_7 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_2_n_4 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_2_n_5 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_2_n_6 ;
  wire \icmp_ln113_1_reg_206_reg[0]_i_2_n_7 ;
  wire \icmp_ln113_reg_196[0]_i_10_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_11_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_12_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_14_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_15_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_16_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_17_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_18_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_19_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_20_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_21_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_22_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_3_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_4_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_5_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_6_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_7_n_4 ;
  wire \icmp_ln113_reg_196[0]_i_9_n_4 ;
  wire \icmp_ln113_reg_196_reg[0]_i_13_n_4 ;
  wire \icmp_ln113_reg_196_reg[0]_i_13_n_5 ;
  wire \icmp_ln113_reg_196_reg[0]_i_13_n_6 ;
  wire \icmp_ln113_reg_196_reg[0]_i_13_n_7 ;
  wire \icmp_ln113_reg_196_reg[0]_i_1_n_5 ;
  wire \icmp_ln113_reg_196_reg[0]_i_1_n_6 ;
  wire \icmp_ln113_reg_196_reg[0]_i_1_n_7 ;
  wire \icmp_ln113_reg_196_reg[0]_i_2_n_4 ;
  wire \icmp_ln113_reg_196_reg[0]_i_2_n_5 ;
  wire \icmp_ln113_reg_196_reg[0]_i_2_n_6 ;
  wire \icmp_ln113_reg_196_reg[0]_i_2_n_7 ;
  wire \icmp_ln113_reg_196_reg[0]_i_8_n_4 ;
  wire \icmp_ln113_reg_196_reg[0]_i_8_n_5 ;
  wire \icmp_ln113_reg_196_reg[0]_i_8_n_6 ;
  wire \icmp_ln113_reg_196_reg[0]_i_8_n_7 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_i_1_fu_42_reg[31]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_i_1_fu_42_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln113_1_reg_206_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln113_1_reg_206_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln113_1_reg_206_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln113_1_reg_206_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln113_reg_196_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln113_reg_196_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln113_reg_196_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln113_reg_196_reg[0]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h88B8888888B888B8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(\colsW1_read_reg_14076_reg[30] ),
        .I1(\ap_CS_fsm_reg[17] [0]),
        .I2(\ap_CS_fsm_reg[17] [1]),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[16] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_10 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [15]),
        .I1(colsW1_read_reg_14076[15]),
        .I2(colsW1_read_reg_14076[17]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [17]),
        .I4(colsW1_read_reg_14076[16]),
        .I5(\ap_CS_fsm_reg[16]_i_2_0 [16]),
        .O(\ap_CS_fsm[16]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_11 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [12]),
        .I1(colsW1_read_reg_14076[12]),
        .I2(colsW1_read_reg_14076[14]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [14]),
        .I4(colsW1_read_reg_14076[13]),
        .I5(\ap_CS_fsm_reg[16]_i_2_0 [13]),
        .O(\ap_CS_fsm[16]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_12 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [9]),
        .I1(colsW1_read_reg_14076[9]),
        .I2(colsW1_read_reg_14076[11]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [11]),
        .I4(colsW1_read_reg_14076[10]),
        .I5(\ap_CS_fsm_reg[16]_i_2_0 [10]),
        .O(\ap_CS_fsm[16]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_13 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [6]),
        .I1(colsW1_read_reg_14076[6]),
        .I2(colsW1_read_reg_14076[8]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [8]),
        .I4(colsW1_read_reg_14076[7]),
        .I5(\ap_CS_fsm_reg[16]_i_2_0 [7]),
        .O(\ap_CS_fsm[16]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_14 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [3]),
        .I1(colsW1_read_reg_14076[3]),
        .I2(colsW1_read_reg_14076[5]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [5]),
        .I4(colsW1_read_reg_14076[4]),
        .I5(\ap_CS_fsm_reg[16]_i_2_0 [4]),
        .O(\ap_CS_fsm[16]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_15 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [0]),
        .I1(colsW1_read_reg_14076[0]),
        .I2(colsW1_read_reg_14076[2]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [2]),
        .I4(colsW1_read_reg_14076[1]),
        .I5(\ap_CS_fsm_reg[16]_i_2_0 [1]),
        .O(\ap_CS_fsm[16]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[16]_i_4 
       (.I0(colsW1_read_reg_14076[30]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [30]),
        .O(\ap_CS_fsm[16]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_5 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [27]),
        .I1(colsW1_read_reg_14076[27]),
        .I2(colsW1_read_reg_14076[29]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [29]),
        .I4(colsW1_read_reg_14076[28]),
        .I5(\ap_CS_fsm_reg[16]_i_2_0 [28]),
        .O(\ap_CS_fsm[16]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_6 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [24]),
        .I1(colsW1_read_reg_14076[24]),
        .I2(colsW1_read_reg_14076[26]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [26]),
        .I4(colsW1_read_reg_14076[25]),
        .I5(\ap_CS_fsm_reg[16]_i_2_0 [25]),
        .O(\ap_CS_fsm[16]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_8 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [21]),
        .I1(colsW1_read_reg_14076[21]),
        .I2(colsW1_read_reg_14076[23]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [23]),
        .I4(colsW1_read_reg_14076[22]),
        .I5(\ap_CS_fsm_reg[16]_i_2_0 [22]),
        .O(\ap_CS_fsm[16]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_9 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [18]),
        .I1(colsW1_read_reg_14076[18]),
        .I2(colsW1_read_reg_14076[20]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [20]),
        .I4(colsW1_read_reg_14076[19]),
        .I5(\ap_CS_fsm_reg[16]_i_2_0 [19]),
        .O(\ap_CS_fsm[16]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(\ap_CS_fsm_reg[17] [1]),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I3(ap_done_cache),
        .O(\ap_CS_fsm_reg[16] [1]));
  CARRY4 \ap_CS_fsm_reg[16]_i_2 
       (.CI(\ap_CS_fsm_reg[16]_i_3_n_4 ),
        .CO({\NLW_ap_CS_fsm_reg[16]_i_2_CO_UNCONNECTED [3],\colsW1_read_reg_14076_reg[30] ,\ap_CS_fsm_reg[16]_i_2_n_6 ,\ap_CS_fsm_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[16]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[16]_i_4_n_4 ,\ap_CS_fsm[16]_i_5_n_4 ,\ap_CS_fsm[16]_i_6_n_4 }));
  CARRY4 \ap_CS_fsm_reg[16]_i_3 
       (.CI(\ap_CS_fsm_reg[16]_i_7_n_4 ),
        .CO({\ap_CS_fsm_reg[16]_i_3_n_4 ,\ap_CS_fsm_reg[16]_i_3_n_5 ,\ap_CS_fsm_reg[16]_i_3_n_6 ,\ap_CS_fsm_reg[16]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[16]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[16]_i_8_n_4 ,\ap_CS_fsm[16]_i_9_n_4 ,\ap_CS_fsm[16]_i_10_n_4 ,\ap_CS_fsm[16]_i_11_n_4 }));
  CARRY4 \ap_CS_fsm_reg[16]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[16]_i_7_n_4 ,\ap_CS_fsm_reg[16]_i_7_n_5 ,\ap_CS_fsm_reg[16]_i_7_n_6 ,\ap_CS_fsm_reg[16]_i_7_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[16]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[16]_i_12_n_4 ,\ap_CS_fsm[16]_i_13_n_4 ,\ap_CS_fsm[16]_i_14_n_4 ,\ap_CS_fsm[16]_i_15_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(CO),
        .I1(\i_1_fu_42_reg[30] ),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_init_int_i_1__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hF8888888)) 
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[17] [0]),
        .I1(\colsW1_read_reg_14076_reg[30] ),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I3(\i_1_fu_42_reg[30] ),
        .I4(CO),
        .O(\ap_CS_fsm_reg[4] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[11]_i_2 
       (.I0(Q[10]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[11]_i_3 
       (.I0(Q[9]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[11]_i_4 
       (.I0(Q[8]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[11]_i_5 
       (.I0(Q[7]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[15]_i_2 
       (.I0(Q[14]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[15]_i_3 
       (.I0(Q[13]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[15]_i_4 
       (.I0(Q[12]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[15]_i_5 
       (.I0(Q[11]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[19]_i_2 
       (.I0(Q[18]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[19]_i_3 
       (.I0(Q[17]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[19]_i_4 
       (.I0(Q[16]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[19]_i_5 
       (.I0(Q[15]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[23]_i_2 
       (.I0(Q[22]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[23]_i_3 
       (.I0(Q[21]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[23]_i_4 
       (.I0(Q[20]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[23]_i_5 
       (.I0(Q[19]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[27]_i_2 
       (.I0(Q[26]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[27]_i_3 
       (.I0(Q[25]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[27]_i_4 
       (.I0(Q[24]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[25]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[27]_i_5 
       (.I0(Q[23]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[24]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h20A0)) 
    \i_1_fu_42[31]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_1_fu_42_reg[30] ),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_1_fu_42[31]_i_2 
       (.I0(CO),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(\i_1_fu_42_reg[30] ),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[31]_i_4 
       (.I0(Q[30]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[31]_i_5 
       (.I0(Q[29]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[31]_i_6 
       (.I0(Q[28]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[31]_i_7 
       (.I0(Q[27]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[3]_i_2 
       (.I0(Q[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_42[3]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[3]_i_3 
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_42[3]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \i_1_fu_42[3]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(Q[0]),
        .O(\i_1_fu_42[3]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[7]_i_2 
       (.I0(Q[6]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[7]_i_3 
       (.I0(Q[5]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_42[7]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[7]_i_4 
       (.I0(Q[4]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_42[7]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_fu_42[7]_i_5 
       (.I0(Q[3]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_42[7]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_fu_42_reg[11]_i_1 
       (.CI(\i_1_fu_42_reg[7]_i_1_n_4 ),
        .CO({\i_1_fu_42_reg[11]_i_1_n_4 ,\i_1_fu_42_reg[11]_i_1_n_5 ,\i_1_fu_42_reg[11]_i_1_n_6 ,\i_1_fu_42_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[10:7]),
        .S(ap_sig_allocacmp_i[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_fu_42_reg[15]_i_1 
       (.CI(\i_1_fu_42_reg[11]_i_1_n_4 ),
        .CO({\i_1_fu_42_reg[15]_i_1_n_4 ,\i_1_fu_42_reg[15]_i_1_n_5 ,\i_1_fu_42_reg[15]_i_1_n_6 ,\i_1_fu_42_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[14:11]),
        .S(ap_sig_allocacmp_i[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_fu_42_reg[19]_i_1 
       (.CI(\i_1_fu_42_reg[15]_i_1_n_4 ),
        .CO({\i_1_fu_42_reg[19]_i_1_n_4 ,\i_1_fu_42_reg[19]_i_1_n_5 ,\i_1_fu_42_reg[19]_i_1_n_6 ,\i_1_fu_42_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[18:15]),
        .S(ap_sig_allocacmp_i[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_fu_42_reg[23]_i_1 
       (.CI(\i_1_fu_42_reg[19]_i_1_n_4 ),
        .CO({\i_1_fu_42_reg[23]_i_1_n_4 ,\i_1_fu_42_reg[23]_i_1_n_5 ,\i_1_fu_42_reg[23]_i_1_n_6 ,\i_1_fu_42_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[22:19]),
        .S(ap_sig_allocacmp_i[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_fu_42_reg[27]_i_1 
       (.CI(\i_1_fu_42_reg[23]_i_1_n_4 ),
        .CO({\i_1_fu_42_reg[27]_i_1_n_4 ,\i_1_fu_42_reg[27]_i_1_n_5 ,\i_1_fu_42_reg[27]_i_1_n_6 ,\i_1_fu_42_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[26:23]),
        .S(ap_sig_allocacmp_i[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_fu_42_reg[31]_i_3 
       (.CI(\i_1_fu_42_reg[27]_i_1_n_4 ),
        .CO({\NLW_i_1_fu_42_reg[31]_i_3_CO_UNCONNECTED [3],\i_1_fu_42_reg[31]_i_3_n_5 ,\i_1_fu_42_reg[31]_i_3_n_6 ,\i_1_fu_42_reg[31]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[30:27]),
        .S(ap_sig_allocacmp_i[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_fu_42_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\i_1_fu_42_reg[3]_i_1_n_4 ,\i_1_fu_42_reg[3]_i_1_n_5 ,\i_1_fu_42_reg[3]_i_1_n_6 ,\i_1_fu_42_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({D[2:0],\NLW_i_1_fu_42_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\i_1_fu_42[3]_i_2_n_4 ,\i_1_fu_42[3]_i_3_n_4 ,\i_1_fu_42[3]_i_4_n_4 ,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_fu_42_reg[7]_i_1 
       (.CI(\i_1_fu_42_reg[3]_i_1_n_4 ),
        .CO({\i_1_fu_42_reg[7]_i_1_n_4 ,\i_1_fu_42_reg[7]_i_1_n_5 ,\i_1_fu_42_reg[7]_i_1_n_6 ,\i_1_fu_42_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[6:3]),
        .S({ap_sig_allocacmp_i[7],\i_1_fu_42[7]_i_3_n_4 ,\i_1_fu_42[7]_i_4_n_4 ,\i_1_fu_42[7]_i_5_n_4 }));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_10 
       (.I0(colsW1_read_reg_14076[24]),
        .I1(Q[23]),
        .I2(colsW1_read_reg_14076[25]),
        .I3(Q[24]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_12 
       (.I0(colsW1_read_reg_14076[22]),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[23]),
        .O(\icmp_ln113_1_reg_206[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_13 
       (.I0(colsW1_read_reg_14076[20]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[21]),
        .O(\icmp_ln113_1_reg_206[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_14 
       (.I0(colsW1_read_reg_14076[18]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[19]),
        .O(\icmp_ln113_1_reg_206[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_15 
       (.I0(colsW1_read_reg_14076[16]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[17]),
        .O(\icmp_ln113_1_reg_206[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_16 
       (.I0(colsW1_read_reg_14076[22]),
        .I1(Q[21]),
        .I2(colsW1_read_reg_14076[23]),
        .I3(Q[22]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_17 
       (.I0(colsW1_read_reg_14076[20]),
        .I1(Q[19]),
        .I2(colsW1_read_reg_14076[21]),
        .I3(Q[20]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_18 
       (.I0(colsW1_read_reg_14076[18]),
        .I1(Q[17]),
        .I2(colsW1_read_reg_14076[19]),
        .I3(Q[18]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_19 
       (.I0(colsW1_read_reg_14076[16]),
        .I1(Q[15]),
        .I2(colsW1_read_reg_14076[17]),
        .I3(Q[16]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_21 
       (.I0(colsW1_read_reg_14076[14]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[15]),
        .O(\icmp_ln113_1_reg_206[0]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_22 
       (.I0(colsW1_read_reg_14076[12]),
        .I1(Q[11]),
        .I2(Q[12]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[13]),
        .O(\icmp_ln113_1_reg_206[0]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_23 
       (.I0(colsW1_read_reg_14076[10]),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[11]),
        .O(\icmp_ln113_1_reg_206[0]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_24 
       (.I0(colsW1_read_reg_14076[8]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[9]),
        .O(\icmp_ln113_1_reg_206[0]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_25 
       (.I0(colsW1_read_reg_14076[14]),
        .I1(Q[13]),
        .I2(colsW1_read_reg_14076[15]),
        .I3(Q[14]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_25_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_26 
       (.I0(colsW1_read_reg_14076[12]),
        .I1(Q[11]),
        .I2(colsW1_read_reg_14076[13]),
        .I3(Q[12]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_27 
       (.I0(colsW1_read_reg_14076[10]),
        .I1(Q[9]),
        .I2(colsW1_read_reg_14076[11]),
        .I3(Q[10]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_28 
       (.I0(colsW1_read_reg_14076[8]),
        .I1(Q[7]),
        .I2(colsW1_read_reg_14076[9]),
        .I3(Q[8]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_29 
       (.I0(colsW1_read_reg_14076[6]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[7]),
        .O(\icmp_ln113_1_reg_206[0]_i_29_n_4 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \icmp_ln113_1_reg_206[0]_i_3 
       (.I0(colsW1_read_reg_14076[30]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I3(Q[29]),
        .O(\icmp_ln113_1_reg_206[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_30 
       (.I0(colsW1_read_reg_14076[4]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[5]),
        .O(\icmp_ln113_1_reg_206[0]_i_30_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_31 
       (.I0(colsW1_read_reg_14076[2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[3]),
        .O(\icmp_ln113_1_reg_206[0]_i_31_n_4 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \icmp_ln113_1_reg_206[0]_i_32 
       (.I0(colsW1_read_reg_14076[1]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I3(Q[0]),
        .O(\icmp_ln113_1_reg_206[0]_i_32_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_33 
       (.I0(colsW1_read_reg_14076[6]),
        .I1(Q[5]),
        .I2(colsW1_read_reg_14076[7]),
        .I3(Q[6]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_33_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_34 
       (.I0(colsW1_read_reg_14076[4]),
        .I1(Q[3]),
        .I2(colsW1_read_reg_14076[5]),
        .I3(Q[4]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_34_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_35 
       (.I0(colsW1_read_reg_14076[2]),
        .I1(Q[1]),
        .I2(colsW1_read_reg_14076[3]),
        .I3(Q[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_35_n_4 ));
  LUT5 #(
    .INIT(32'h22828282)) 
    \icmp_ln113_1_reg_206[0]_i_36 
       (.I0(colsW1_read_reg_14076[0]),
        .I1(colsW1_read_reg_14076[1]),
        .I2(Q[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_36_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_4 
       (.I0(colsW1_read_reg_14076[28]),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[29]),
        .O(\icmp_ln113_1_reg_206[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_5 
       (.I0(colsW1_read_reg_14076[26]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[27]),
        .O(\icmp_ln113_1_reg_206[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln113_1_reg_206[0]_i_6 
       (.I0(colsW1_read_reg_14076[24]),
        .I1(Q[23]),
        .I2(Q[24]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW1_read_reg_14076[25]),
        .O(\icmp_ln113_1_reg_206[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h708F)) 
    \icmp_ln113_1_reg_206[0]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(Q[29]),
        .I3(colsW1_read_reg_14076[30]),
        .O(\icmp_ln113_1_reg_206[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_8 
       (.I0(colsW1_read_reg_14076[28]),
        .I1(Q[27]),
        .I2(colsW1_read_reg_14076[29]),
        .I3(Q[28]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_1_reg_206[0]_i_9 
       (.I0(colsW1_read_reg_14076[26]),
        .I1(Q[25]),
        .I2(colsW1_read_reg_14076[27]),
        .I3(Q[26]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_1_reg_206[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln113_1_reg_206_reg[0]_i_1 
       (.CI(\icmp_ln113_1_reg_206_reg[0]_i_2_n_4 ),
        .CO({CO,\icmp_ln113_1_reg_206_reg[0]_i_1_n_5 ,\icmp_ln113_1_reg_206_reg[0]_i_1_n_6 ,\icmp_ln113_1_reg_206_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln113_1_reg_206[0]_i_3_n_4 ,\icmp_ln113_1_reg_206[0]_i_4_n_4 ,\icmp_ln113_1_reg_206[0]_i_5_n_4 ,\icmp_ln113_1_reg_206[0]_i_6_n_4 }),
        .O(\NLW_icmp_ln113_1_reg_206_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln113_1_reg_206[0]_i_7_n_4 ,\icmp_ln113_1_reg_206[0]_i_8_n_4 ,\icmp_ln113_1_reg_206[0]_i_9_n_4 ,\icmp_ln113_1_reg_206[0]_i_10_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln113_1_reg_206_reg[0]_i_11 
       (.CI(\icmp_ln113_1_reg_206_reg[0]_i_20_n_4 ),
        .CO({\icmp_ln113_1_reg_206_reg[0]_i_11_n_4 ,\icmp_ln113_1_reg_206_reg[0]_i_11_n_5 ,\icmp_ln113_1_reg_206_reg[0]_i_11_n_6 ,\icmp_ln113_1_reg_206_reg[0]_i_11_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln113_1_reg_206[0]_i_21_n_4 ,\icmp_ln113_1_reg_206[0]_i_22_n_4 ,\icmp_ln113_1_reg_206[0]_i_23_n_4 ,\icmp_ln113_1_reg_206[0]_i_24_n_4 }),
        .O(\NLW_icmp_ln113_1_reg_206_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln113_1_reg_206[0]_i_25_n_4 ,\icmp_ln113_1_reg_206[0]_i_26_n_4 ,\icmp_ln113_1_reg_206[0]_i_27_n_4 ,\icmp_ln113_1_reg_206[0]_i_28_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln113_1_reg_206_reg[0]_i_2 
       (.CI(\icmp_ln113_1_reg_206_reg[0]_i_11_n_4 ),
        .CO({\icmp_ln113_1_reg_206_reg[0]_i_2_n_4 ,\icmp_ln113_1_reg_206_reg[0]_i_2_n_5 ,\icmp_ln113_1_reg_206_reg[0]_i_2_n_6 ,\icmp_ln113_1_reg_206_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln113_1_reg_206[0]_i_12_n_4 ,\icmp_ln113_1_reg_206[0]_i_13_n_4 ,\icmp_ln113_1_reg_206[0]_i_14_n_4 ,\icmp_ln113_1_reg_206[0]_i_15_n_4 }),
        .O(\NLW_icmp_ln113_1_reg_206_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln113_1_reg_206[0]_i_16_n_4 ,\icmp_ln113_1_reg_206[0]_i_17_n_4 ,\icmp_ln113_1_reg_206[0]_i_18_n_4 ,\icmp_ln113_1_reg_206[0]_i_19_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln113_1_reg_206_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln113_1_reg_206_reg[0]_i_20_n_4 ,\icmp_ln113_1_reg_206_reg[0]_i_20_n_5 ,\icmp_ln113_1_reg_206_reg[0]_i_20_n_6 ,\icmp_ln113_1_reg_206_reg[0]_i_20_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln113_1_reg_206[0]_i_29_n_4 ,\icmp_ln113_1_reg_206[0]_i_30_n_4 ,\icmp_ln113_1_reg_206[0]_i_31_n_4 ,\icmp_ln113_1_reg_206[0]_i_32_n_4 }),
        .O(\NLW_icmp_ln113_1_reg_206_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln113_1_reg_206[0]_i_33_n_4 ,\icmp_ln113_1_reg_206[0]_i_34_n_4 ,\icmp_ln113_1_reg_206[0]_i_35_n_4 ,\icmp_ln113_1_reg_206[0]_i_36_n_4 }));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_10 
       (.I0(colsW1_read_reg_14076[20]),
        .I1(Q[19]),
        .I2(colsW1_read_reg_14076[21]),
        .I3(Q[20]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_11 
       (.I0(colsW1_read_reg_14076[18]),
        .I1(Q[17]),
        .I2(colsW1_read_reg_14076[19]),
        .I3(Q[18]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_12 
       (.I0(colsW1_read_reg_14076[16]),
        .I1(Q[15]),
        .I2(colsW1_read_reg_14076[17]),
        .I3(Q[16]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_14 
       (.I0(colsW1_read_reg_14076[14]),
        .I1(Q[13]),
        .I2(colsW1_read_reg_14076[15]),
        .I3(Q[14]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_15 
       (.I0(colsW1_read_reg_14076[12]),
        .I1(Q[11]),
        .I2(colsW1_read_reg_14076[13]),
        .I3(Q[12]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_16 
       (.I0(colsW1_read_reg_14076[10]),
        .I1(Q[9]),
        .I2(colsW1_read_reg_14076[11]),
        .I3(Q[10]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_17 
       (.I0(colsW1_read_reg_14076[8]),
        .I1(Q[7]),
        .I2(colsW1_read_reg_14076[9]),
        .I3(Q[8]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_17_n_4 ));
  LUT5 #(
    .INIT(32'hFBBBA222)) 
    \icmp_ln113_reg_196[0]_i_18 
       (.I0(colsW1_read_reg_14076[0]),
        .I1(Q[0]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(colsW1_read_reg_14076[1]),
        .O(\icmp_ln113_reg_196[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_19 
       (.I0(colsW1_read_reg_14076[6]),
        .I1(Q[5]),
        .I2(colsW1_read_reg_14076[7]),
        .I3(Q[6]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_20 
       (.I0(colsW1_read_reg_14076[4]),
        .I1(Q[3]),
        .I2(colsW1_read_reg_14076[5]),
        .I3(Q[4]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_21 
       (.I0(colsW1_read_reg_14076[2]),
        .I1(Q[1]),
        .I2(colsW1_read_reg_14076[3]),
        .I3(Q[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_21_n_4 ));
  LUT5 #(
    .INIT(32'h00005999)) 
    \icmp_ln113_reg_196[0]_i_22 
       (.I0(colsW1_read_reg_14076[1]),
        .I1(Q[0]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(colsW1_read_reg_14076[0]),
        .O(\icmp_ln113_reg_196[0]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'hC000C444)) 
    \icmp_ln113_reg_196[0]_i_3 
       (.I0(Q[29]),
        .I1(colsW1_read_reg_14076[30]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(Q[30]),
        .O(\icmp_ln113_reg_196[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h50005999)) 
    \icmp_ln113_reg_196[0]_i_4 
       (.I0(colsW1_read_reg_14076[30]),
        .I1(Q[29]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I4(Q[30]),
        .O(\icmp_ln113_reg_196[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_5 
       (.I0(colsW1_read_reg_14076[28]),
        .I1(Q[27]),
        .I2(colsW1_read_reg_14076[29]),
        .I3(Q[28]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_6 
       (.I0(colsW1_read_reg_14076[26]),
        .I1(Q[25]),
        .I2(colsW1_read_reg_14076[27]),
        .I3(Q[26]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_7 
       (.I0(colsW1_read_reg_14076[24]),
        .I1(Q[23]),
        .I2(colsW1_read_reg_14076[25]),
        .I3(Q[24]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln113_reg_196[0]_i_9 
       (.I0(colsW1_read_reg_14076[22]),
        .I1(Q[21]),
        .I2(colsW1_read_reg_14076[23]),
        .I3(Q[22]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln113_reg_196[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln113_reg_196_reg[0]_i_1 
       (.CI(\icmp_ln113_reg_196_reg[0]_i_2_n_4 ),
        .CO({\i_1_fu_42_reg[30] ,\icmp_ln113_reg_196_reg[0]_i_1_n_5 ,\icmp_ln113_reg_196_reg[0]_i_1_n_6 ,\icmp_ln113_reg_196_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln113_reg_196[0]_i_3_n_4 ,\icmp_ln113_1_reg_206[0]_i_4_n_4 ,\icmp_ln113_1_reg_206[0]_i_5_n_4 ,\icmp_ln113_1_reg_206[0]_i_6_n_4 }),
        .O(\NLW_icmp_ln113_reg_196_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln113_reg_196[0]_i_4_n_4 ,\icmp_ln113_reg_196[0]_i_5_n_4 ,\icmp_ln113_reg_196[0]_i_6_n_4 ,\icmp_ln113_reg_196[0]_i_7_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln113_reg_196_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\icmp_ln113_reg_196_reg[0]_i_13_n_4 ,\icmp_ln113_reg_196_reg[0]_i_13_n_5 ,\icmp_ln113_reg_196_reg[0]_i_13_n_6 ,\icmp_ln113_reg_196_reg[0]_i_13_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln113_1_reg_206[0]_i_29_n_4 ,\icmp_ln113_1_reg_206[0]_i_30_n_4 ,\icmp_ln113_1_reg_206[0]_i_31_n_4 ,\icmp_ln113_reg_196[0]_i_18_n_4 }),
        .O(\NLW_icmp_ln113_reg_196_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\icmp_ln113_reg_196[0]_i_19_n_4 ,\icmp_ln113_reg_196[0]_i_20_n_4 ,\icmp_ln113_reg_196[0]_i_21_n_4 ,\icmp_ln113_reg_196[0]_i_22_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln113_reg_196_reg[0]_i_2 
       (.CI(\icmp_ln113_reg_196_reg[0]_i_8_n_4 ),
        .CO({\icmp_ln113_reg_196_reg[0]_i_2_n_4 ,\icmp_ln113_reg_196_reg[0]_i_2_n_5 ,\icmp_ln113_reg_196_reg[0]_i_2_n_6 ,\icmp_ln113_reg_196_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln113_1_reg_206[0]_i_12_n_4 ,\icmp_ln113_1_reg_206[0]_i_13_n_4 ,\icmp_ln113_1_reg_206[0]_i_14_n_4 ,\icmp_ln113_1_reg_206[0]_i_15_n_4 }),
        .O(\NLW_icmp_ln113_reg_196_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln113_reg_196[0]_i_9_n_4 ,\icmp_ln113_reg_196[0]_i_10_n_4 ,\icmp_ln113_reg_196[0]_i_11_n_4 ,\icmp_ln113_reg_196[0]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln113_reg_196_reg[0]_i_8 
       (.CI(\icmp_ln113_reg_196_reg[0]_i_13_n_4 ),
        .CO({\icmp_ln113_reg_196_reg[0]_i_8_n_4 ,\icmp_ln113_reg_196_reg[0]_i_8_n_5 ,\icmp_ln113_reg_196_reg[0]_i_8_n_6 ,\icmp_ln113_reg_196_reg[0]_i_8_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln113_1_reg_206[0]_i_21_n_4 ,\icmp_ln113_1_reg_206[0]_i_22_n_4 ,\icmp_ln113_1_reg_206[0]_i_23_n_4 ,\icmp_ln113_1_reg_206[0]_i_24_n_4 }),
        .O(\NLW_icmp_ln113_reg_196_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\icmp_ln113_reg_196[0]_i_14_n_4 ,\icmp_ln113_reg_196[0]_i_15_n_4 ,\icmp_ln113_reg_196[0]_i_16_n_4 ,\icmp_ln113_reg_196[0]_i_17_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \layer1_activations_2_addr_reg_210[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .O(ap_loop_init));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_10
       (.I0(Q[4]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_11
       (.I0(Q[3]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_12
       (.I0(Q[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_13
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_14
       (.I0(Q[0]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_9
       (.I0(Q[5]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[5]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_11
   (ap_rst_n_0,
    E,
    SR,
    D,
    \i_fu_1068_reg[7] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    \i_fu_1068_reg[0] ,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
    \i_fu_1068_reg[8] ,
    \i_fu_1068_reg[8]_i_4_0 ,
    \i_fu_1068_reg[5] ,
    \i_fu_1068_reg[8]_0 ,
    \i_fu_1068_reg[6] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[2]_0 );
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]SR;
  output [7:0]D;
  output [8:0]\i_fu_1068_reg[7] ;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input \i_fu_1068_reg[0] ;
  input [0:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg;
  input [8:0]\i_fu_1068_reg[8] ;
  input [31:0]\i_fu_1068_reg[8]_i_4_0 ;
  input \i_fu_1068_reg[5] ;
  input \i_fu_1068_reg[8]_0 ;
  input \i_fu_1068_reg[6] ;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_4;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_4;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg;
  wire \i_fu_1068[5]_i_3_n_4 ;
  wire \i_fu_1068[8]_i_10_n_4 ;
  wire \i_fu_1068[8]_i_11_n_4 ;
  wire \i_fu_1068[8]_i_12_n_4 ;
  wire \i_fu_1068[8]_i_13_n_4 ;
  wire \i_fu_1068[8]_i_14_n_4 ;
  wire \i_fu_1068[8]_i_16_n_4 ;
  wire \i_fu_1068[8]_i_17_n_4 ;
  wire \i_fu_1068[8]_i_18_n_4 ;
  wire \i_fu_1068[8]_i_19_n_4 ;
  wire \i_fu_1068[8]_i_20_n_4 ;
  wire \i_fu_1068[8]_i_21_n_4 ;
  wire \i_fu_1068[8]_i_22_n_4 ;
  wire \i_fu_1068[8]_i_23_n_4 ;
  wire \i_fu_1068[8]_i_25_n_4 ;
  wire \i_fu_1068[8]_i_26_n_4 ;
  wire \i_fu_1068[8]_i_27_n_4 ;
  wire \i_fu_1068[8]_i_28_n_4 ;
  wire \i_fu_1068[8]_i_29_n_4 ;
  wire \i_fu_1068[8]_i_30_n_4 ;
  wire \i_fu_1068[8]_i_31_n_4 ;
  wire \i_fu_1068[8]_i_32_n_4 ;
  wire \i_fu_1068[8]_i_33_n_4 ;
  wire \i_fu_1068[8]_i_34_n_4 ;
  wire \i_fu_1068[8]_i_35_n_4 ;
  wire \i_fu_1068[8]_i_36_n_4 ;
  wire \i_fu_1068[8]_i_37_n_4 ;
  wire \i_fu_1068[8]_i_38_n_4 ;
  wire \i_fu_1068[8]_i_39_n_4 ;
  wire \i_fu_1068[8]_i_40_n_4 ;
  wire \i_fu_1068[8]_i_7_n_4 ;
  wire \i_fu_1068[8]_i_8_n_4 ;
  wire \i_fu_1068[8]_i_9_n_4 ;
  wire \i_fu_1068_reg[0] ;
  wire \i_fu_1068_reg[5] ;
  wire \i_fu_1068_reg[6] ;
  wire [8:0]\i_fu_1068_reg[7] ;
  wire [8:0]\i_fu_1068_reg[8] ;
  wire \i_fu_1068_reg[8]_0 ;
  wire \i_fu_1068_reg[8]_i_15_n_4 ;
  wire \i_fu_1068_reg[8]_i_15_n_5 ;
  wire \i_fu_1068_reg[8]_i_15_n_6 ;
  wire \i_fu_1068_reg[8]_i_15_n_7 ;
  wire \i_fu_1068_reg[8]_i_24_n_4 ;
  wire \i_fu_1068_reg[8]_i_24_n_5 ;
  wire \i_fu_1068_reg[8]_i_24_n_6 ;
  wire \i_fu_1068_reg[8]_i_24_n_7 ;
  wire [31:0]\i_fu_1068_reg[8]_i_4_0 ;
  wire \i_fu_1068_reg[8]_i_4_n_5 ;
  wire \i_fu_1068_reg[8]_i_4_n_6 ;
  wire \i_fu_1068_reg[8]_i_4_n_7 ;
  wire \i_fu_1068_reg[8]_i_6_n_4 ;
  wire \i_fu_1068_reg[8]_i_6_n_5 ;
  wire \i_fu_1068_reg[8]_i_6_n_6 ;
  wire \i_fu_1068_reg[8]_i_6_n_7 ;
  wire icmp_ln103_fu_3918_p2;
  wire [3:0]\NLW_i_fu_1068_reg[8]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_1068_reg[8]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_1068_reg[8]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_1068_reg[8]_i_6_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEEAEFFBFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(icmp_ln103_fu_3918_p2),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3] [1]),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT6 #(
    .INIT(64'h0A0A000A88888888)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3] [1]),
        .I1(ap_done_cache),
        .I2(icmp_ln103_fu_3918_p2),
        .I3(\i_fu_1068_reg[0] ),
        .I4(Q),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] [1]));
  LUT5 #(
    .INIT(32'h51FF5100)) 
    ap_done_cache_i_1
       (.I0(icmp_ln103_fu_3918_p2),
        .I1(\i_fu_1068_reg[0] ),
        .I2(Q),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88A800A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(icmp_ln103_fu_3918_p2),
        .I2(\i_fu_1068_reg[0] ),
        .I3(Q),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h7777F377F3F3F3F3)) 
    ap_loop_init_int_i_1
       (.I0(icmp_ln103_fu_3918_p2),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\i_fu_1068_reg[0] ),
        .I4(Q),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .O(ap_loop_init_int_i_1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEEFEAAAA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(icmp_ln103_fu_3918_p2),
        .I2(\i_fu_1068_reg[0] ),
        .I3(Q),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_1068[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_1068_reg[8] [0]),
        .O(\i_fu_1068_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_1068[1]_i_1 
       (.I0(\i_fu_1068_reg[8] [1]),
        .I1(ap_loop_init_int),
        .I2(\i_fu_1068_reg[8] [0]),
        .O(\i_fu_1068_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_1068[2]_i_1 
       (.I0(\i_fu_1068_reg[8] [0]),
        .I1(\i_fu_1068_reg[8] [1]),
        .I2(ap_loop_init_int),
        .I3(\i_fu_1068_reg[8] [2]),
        .O(\i_fu_1068_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_1068[3]_i_1 
       (.I0(\i_fu_1068_reg[8] [1]),
        .I1(\i_fu_1068_reg[8] [0]),
        .I2(\i_fu_1068_reg[8] [2]),
        .I3(ap_loop_init_int),
        .I4(\i_fu_1068_reg[8] [3]),
        .O(\i_fu_1068_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_fu_1068[4]_i_1 
       (.I0(\i_fu_1068_reg[8] [2]),
        .I1(\i_fu_1068_reg[8] [0]),
        .I2(\i_fu_1068_reg[8] [1]),
        .I3(\i_fu_1068_reg[8] [3]),
        .I4(\i_fu_1068[5]_i_3_n_4 ),
        .I5(\i_fu_1068_reg[8] [4]),
        .O(\i_fu_1068_reg[7] [4]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \i_fu_1068[5]_i_1 
       (.I0(\i_fu_1068_reg[8] [3]),
        .I1(\i_fu_1068_reg[5] ),
        .I2(\i_fu_1068_reg[8] [2]),
        .I3(\i_fu_1068_reg[8] [4]),
        .I4(\i_fu_1068[5]_i_3_n_4 ),
        .I5(\i_fu_1068_reg[8] [5]),
        .O(\i_fu_1068_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_1068[5]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .O(\i_fu_1068[5]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_fu_1068[6]_i_1 
       (.I0(\i_fu_1068_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_1068_reg[8] [6]),
        .O(\i_fu_1068_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_fu_1068[7]_i_1 
       (.I0(\i_fu_1068_reg[8]_0 ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_1068_reg[8] [7]),
        .O(\i_fu_1068_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h45000000)) 
    \i_fu_1068[8]_i_1 
       (.I0(icmp_ln103_fu_3918_p2),
        .I1(Q),
        .I2(\i_fu_1068_reg[0] ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \i_fu_1068[8]_i_10 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [24]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [25]),
        .O(\i_fu_1068[8]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \i_fu_1068[8]_i_11 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [30]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [31]),
        .O(\i_fu_1068[8]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \i_fu_1068[8]_i_12 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [28]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [29]),
        .O(\i_fu_1068[8]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \i_fu_1068[8]_i_13 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [26]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [27]),
        .O(\i_fu_1068[8]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \i_fu_1068[8]_i_14 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [24]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [25]),
        .O(\i_fu_1068[8]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \i_fu_1068[8]_i_16 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [22]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [23]),
        .O(\i_fu_1068[8]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \i_fu_1068[8]_i_17 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [20]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [21]),
        .O(\i_fu_1068[8]_i_17_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \i_fu_1068[8]_i_18 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [18]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [19]),
        .O(\i_fu_1068[8]_i_18_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \i_fu_1068[8]_i_19 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [16]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [17]),
        .O(\i_fu_1068[8]_i_19_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \i_fu_1068[8]_i_2 
       (.I0(icmp_ln103_fu_3918_p2),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I2(Q),
        .I3(\i_fu_1068_reg[0] ),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    \i_fu_1068[8]_i_20 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [22]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [23]),
        .O(\i_fu_1068[8]_i_20_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \i_fu_1068[8]_i_21 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [20]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [21]),
        .O(\i_fu_1068[8]_i_21_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \i_fu_1068[8]_i_22 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [18]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [19]),
        .O(\i_fu_1068[8]_i_22_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \i_fu_1068[8]_i_23 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [16]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [17]),
        .O(\i_fu_1068[8]_i_23_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \i_fu_1068[8]_i_25 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [14]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [15]),
        .O(\i_fu_1068[8]_i_25_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \i_fu_1068[8]_i_26 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [12]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [13]),
        .O(\i_fu_1068[8]_i_26_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \i_fu_1068[8]_i_27 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [10]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [11]),
        .O(\i_fu_1068[8]_i_27_n_4 ));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    \i_fu_1068[8]_i_28 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [8]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_1068_reg[8] [8]),
        .I4(\i_fu_1068_reg[8]_i_4_0 [9]),
        .O(\i_fu_1068[8]_i_28_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \i_fu_1068[8]_i_29 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [14]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [15]),
        .O(\i_fu_1068[8]_i_29_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h3012)) 
    \i_fu_1068[8]_i_3 
       (.I0(\i_fu_1068_reg[8] [7]),
        .I1(ap_loop_init_int),
        .I2(\i_fu_1068_reg[8] [8]),
        .I3(\i_fu_1068_reg[8]_0 ),
        .O(\i_fu_1068_reg[7] [8]));
  LUT2 #(
    .INIT(4'h1)) 
    \i_fu_1068[8]_i_30 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [12]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [13]),
        .O(\i_fu_1068[8]_i_30_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \i_fu_1068[8]_i_31 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [10]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [11]),
        .O(\i_fu_1068[8]_i_31_n_4 ));
  LUT5 #(
    .INIT(32'h0000708F)) 
    \i_fu_1068[8]_i_32 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_1068_reg[8] [8]),
        .I3(\i_fu_1068_reg[8]_i_4_0 [8]),
        .I4(\i_fu_1068_reg[8]_i_4_0 [9]),
        .O(\i_fu_1068[8]_i_32_n_4 ));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    \i_fu_1068[8]_i_33 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [7]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [6]),
        .I2(\i_fu_1068_reg[8] [7]),
        .I3(\i_fu_1068_reg[8] [6]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_1068[8]_i_33_n_4 ));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    \i_fu_1068[8]_i_34 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [5]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [4]),
        .I2(\i_fu_1068_reg[8] [5]),
        .I3(\i_fu_1068_reg[8] [4]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_1068[8]_i_34_n_4 ));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    \i_fu_1068[8]_i_35 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [3]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [2]),
        .I2(\i_fu_1068_reg[8] [3]),
        .I3(\i_fu_1068_reg[8] [2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_1068[8]_i_35_n_4 ));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    \i_fu_1068[8]_i_36 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [1]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [0]),
        .I2(\i_fu_1068_reg[8] [1]),
        .I3(\i_fu_1068_reg[8] [0]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_1068[8]_i_36_n_4 ));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    \i_fu_1068[8]_i_37 
       (.I0(\i_fu_1068_reg[8] [6]),
        .I1(\i_fu_1068_reg[8] [7]),
        .I2(\i_fu_1068_reg[8]_i_4_0 [6]),
        .I3(\i_fu_1068_reg[8]_i_4_0 [7]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_1068[8]_i_37_n_4 ));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    \i_fu_1068[8]_i_38 
       (.I0(\i_fu_1068_reg[8] [4]),
        .I1(\i_fu_1068_reg[8] [5]),
        .I2(\i_fu_1068_reg[8]_i_4_0 [4]),
        .I3(\i_fu_1068_reg[8]_i_4_0 [5]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_1068[8]_i_38_n_4 ));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    \i_fu_1068[8]_i_39 
       (.I0(\i_fu_1068_reg[8] [2]),
        .I1(\i_fu_1068_reg[8] [3]),
        .I2(\i_fu_1068_reg[8]_i_4_0 [2]),
        .I3(\i_fu_1068_reg[8]_i_4_0 [3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_1068[8]_i_39_n_4 ));
  LUT6 #(
    .INIT(64'h088802220444F111)) 
    \i_fu_1068[8]_i_40 
       (.I0(\i_fu_1068_reg[8] [1]),
        .I1(\i_fu_1068_reg[8] [0]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_1068_reg[8]_i_4_0 [0]),
        .I5(\i_fu_1068_reg[8]_i_4_0 [1]),
        .O(\i_fu_1068[8]_i_40_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_1068[8]_i_7 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [30]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [31]),
        .O(\i_fu_1068[8]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \i_fu_1068[8]_i_8 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [28]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [29]),
        .O(\i_fu_1068[8]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \i_fu_1068[8]_i_9 
       (.I0(\i_fu_1068_reg[8]_i_4_0 [26]),
        .I1(\i_fu_1068_reg[8]_i_4_0 [27]),
        .O(\i_fu_1068[8]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_1068_reg[8]_i_15 
       (.CI(\i_fu_1068_reg[8]_i_24_n_4 ),
        .CO({\i_fu_1068_reg[8]_i_15_n_4 ,\i_fu_1068_reg[8]_i_15_n_5 ,\i_fu_1068_reg[8]_i_15_n_6 ,\i_fu_1068_reg[8]_i_15_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_1068[8]_i_25_n_4 ,\i_fu_1068[8]_i_26_n_4 ,\i_fu_1068[8]_i_27_n_4 ,\i_fu_1068[8]_i_28_n_4 }),
        .O(\NLW_i_fu_1068_reg[8]_i_15_O_UNCONNECTED [3:0]),
        .S({\i_fu_1068[8]_i_29_n_4 ,\i_fu_1068[8]_i_30_n_4 ,\i_fu_1068[8]_i_31_n_4 ,\i_fu_1068[8]_i_32_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_1068_reg[8]_i_24 
       (.CI(1'b0),
        .CO({\i_fu_1068_reg[8]_i_24_n_4 ,\i_fu_1068_reg[8]_i_24_n_5 ,\i_fu_1068_reg[8]_i_24_n_6 ,\i_fu_1068_reg[8]_i_24_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_1068[8]_i_33_n_4 ,\i_fu_1068[8]_i_34_n_4 ,\i_fu_1068[8]_i_35_n_4 ,\i_fu_1068[8]_i_36_n_4 }),
        .O(\NLW_i_fu_1068_reg[8]_i_24_O_UNCONNECTED [3:0]),
        .S({\i_fu_1068[8]_i_37_n_4 ,\i_fu_1068[8]_i_38_n_4 ,\i_fu_1068[8]_i_39_n_4 ,\i_fu_1068[8]_i_40_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_1068_reg[8]_i_4 
       (.CI(\i_fu_1068_reg[8]_i_6_n_4 ),
        .CO({icmp_ln103_fu_3918_p2,\i_fu_1068_reg[8]_i_4_n_5 ,\i_fu_1068_reg[8]_i_4_n_6 ,\i_fu_1068_reg[8]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_1068[8]_i_7_n_4 ,\i_fu_1068[8]_i_8_n_4 ,\i_fu_1068[8]_i_9_n_4 ,\i_fu_1068[8]_i_10_n_4 }),
        .O(\NLW_i_fu_1068_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({\i_fu_1068[8]_i_11_n_4 ,\i_fu_1068[8]_i_12_n_4 ,\i_fu_1068[8]_i_13_n_4 ,\i_fu_1068[8]_i_14_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_1068_reg[8]_i_6 
       (.CI(\i_fu_1068_reg[8]_i_15_n_4 ),
        .CO({\i_fu_1068_reg[8]_i_6_n_4 ,\i_fu_1068_reg[8]_i_6_n_5 ,\i_fu_1068_reg[8]_i_6_n_6 ,\i_fu_1068_reg[8]_i_6_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_1068[8]_i_16_n_4 ,\i_fu_1068[8]_i_17_n_4 ,\i_fu_1068[8]_i_18_n_4 ,\i_fu_1068[8]_i_19_n_4 }),
        .O(\NLW_i_fu_1068_reg[8]_i_6_O_UNCONNECTED [3:0]),
        .S({\i_fu_1068[8]_i_20_n_4 ,\i_fu_1068[8]_i_21_n_4 ,\i_fu_1068[8]_i_22_n_4 ,\i_fu_1068[8]_i_23_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln103_reg_7803[0]_i_1 
       (.I0(\i_fu_1068_reg[8] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln103_reg_7803[1]_i_1 
       (.I0(\i_fu_1068_reg[8] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \trunc_ln103_reg_7803[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_1068_reg[8] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln103_reg_7803[3]_i_1 
       (.I0(\i_fu_1068_reg[8] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \trunc_ln103_reg_7803[4]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_1068_reg[8] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln103_reg_7803[5]_i_1 
       (.I0(\i_fu_1068_reg[8] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \trunc_ln103_reg_7803[6]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_1068_reg[8] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln103_reg_7803[7]_i_2 
       (.I0(\i_fu_1068_reg[8] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_6
   (D,
    CO,
    \trunc_ln51_2_reg_15052_reg[30] ,
    \ap_CS_fsm_reg[36] ,
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready,
    SR,
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_reg,
    E,
    ADDRBWRADDR,
    \i_fu_36_reg[5] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
    Q,
    icmp_ln51_4_reg_15036,
    \icmp_ln51_4_reg_15036_reg[0] ,
    \ap_CS_fsm_reg[48]_i_8_0 ,
    trunc_ln51_2_reg_15052,
    ap_rst_n,
    \i_fu_36_reg[7] );
  output [1:0]D;
  output [0:0]CO;
  output [0:0]\trunc_ln51_2_reg_15052_reg[30] ;
  output \ap_CS_fsm_reg[36] ;
  output grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready;
  output [0:0]SR;
  output grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_reg;
  output [0:0]E;
  output [6:0]ADDRBWRADDR;
  output [7:0]\i_fu_36_reg[5] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg;
  input [2:0]Q;
  input icmp_ln51_4_reg_15036;
  input [31:0]\icmp_ln51_4_reg_15036_reg[0] ;
  input [7:0]\ap_CS_fsm_reg[48]_i_8_0 ;
  input [30:0]trunc_ln51_2_reg_15052;
  input ap_rst_n;
  input [7:0]\i_fu_36_reg[7] ;

  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[48]_i_10_n_4 ;
  wire \ap_CS_fsm[48]_i_11_n_4 ;
  wire \ap_CS_fsm[48]_i_12_n_4 ;
  wire \ap_CS_fsm[48]_i_13_n_4 ;
  wire \ap_CS_fsm[48]_i_14_n_4 ;
  wire \ap_CS_fsm[48]_i_15_n_4 ;
  wire \ap_CS_fsm[48]_i_16_n_4 ;
  wire \ap_CS_fsm[48]_i_5_n_4 ;
  wire \ap_CS_fsm[48]_i_6_n_4 ;
  wire \ap_CS_fsm[48]_i_7_n_4 ;
  wire \ap_CS_fsm[48]_i_9_n_4 ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[48]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[48]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[48]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[48]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[48]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[48]_i_4_n_7 ;
  wire [7:0]\ap_CS_fsm_reg[48]_i_8_0 ;
  wire \ap_CS_fsm_reg[48]_i_8_n_4 ;
  wire \ap_CS_fsm_reg[48]_i_8_n_5 ;
  wire \ap_CS_fsm_reg[48]_i_8_n_6 ;
  wire \ap_CS_fsm_reg[48]_i_8_n_7 ;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_4;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_2_n_4;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_3_n_4;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_4_n_4;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_5_n_4;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_reg;
  wire \i_fu_36[6]_i_2_n_4 ;
  wire \i_fu_36[7]_i_5_n_4 ;
  wire \i_fu_36[7]_i_6_n_4 ;
  wire [7:0]\i_fu_36_reg[5] ;
  wire [7:0]\i_fu_36_reg[7] ;
  wire icmp_ln156_fu_77_p2;
  wire icmp_ln51_4_reg_15036;
  wire \icmp_ln51_4_reg_15036[0]_i_10_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_12_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_13_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_14_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_15_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_16_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_17_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_18_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_19_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_21_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_22_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_23_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_24_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_25_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_26_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_27_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_28_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_29_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_30_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_31_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_32_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_33_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_34_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_35_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_36_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_3_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_4_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_5_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_6_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_7_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_8_n_4 ;
  wire \icmp_ln51_4_reg_15036[0]_i_9_n_4 ;
  wire [31:0]\icmp_ln51_4_reg_15036_reg[0] ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_11_n_4 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_11_n_5 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_11_n_6 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_11_n_7 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_1_n_5 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_1_n_6 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_1_n_7 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_20_n_4 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_20_n_5 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_20_n_6 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_20_n_7 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_2_n_4 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_2_n_5 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_2_n_6 ;
  wire \icmp_ln51_4_reg_15036_reg[0]_i_2_n_7 ;
  wire [30:0]trunc_ln51_2_reg_15052;
  wire [0:0]\trunc_ln51_2_reg_15052_reg[30] ;
  wire [3:3]\NLW_ap_CS_fsm_reg[48]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[48]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[48]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[48]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_4_reg_15036_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_4_reg_15036_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_4_reg_15036_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_4_reg_15036_reg[0]_i_20_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h7444744474777444)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(CO),
        .I1(Q[0]),
        .I2(\trunc_ln51_2_reg_15052_reg[30] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ap_NS_fsm11_out),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[48]_i_10 
       (.I0(trunc_ln51_2_reg_15052[20]),
        .I1(trunc_ln51_2_reg_15052[19]),
        .I2(trunc_ln51_2_reg_15052[18]),
        .O(\ap_CS_fsm[48]_i_10_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[48]_i_11 
       (.I0(trunc_ln51_2_reg_15052[17]),
        .I1(trunc_ln51_2_reg_15052[16]),
        .I2(trunc_ln51_2_reg_15052[15]),
        .O(\ap_CS_fsm[48]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[48]_i_12 
       (.I0(trunc_ln51_2_reg_15052[14]),
        .I1(trunc_ln51_2_reg_15052[13]),
        .I2(trunc_ln51_2_reg_15052[12]),
        .O(\ap_CS_fsm[48]_i_12_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[48]_i_13 
       (.I0(trunc_ln51_2_reg_15052[11]),
        .I1(trunc_ln51_2_reg_15052[10]),
        .I2(trunc_ln51_2_reg_15052[9]),
        .O(\ap_CS_fsm[48]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \ap_CS_fsm[48]_i_14 
       (.I0(\ap_CS_fsm_reg[48]_i_8_0 [6]),
        .I1(trunc_ln51_2_reg_15052[6]),
        .I2(trunc_ln51_2_reg_15052[8]),
        .I3(trunc_ln51_2_reg_15052[7]),
        .I4(\ap_CS_fsm_reg[48]_i_8_0 [7]),
        .O(\ap_CS_fsm[48]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[48]_i_15 
       (.I0(\ap_CS_fsm_reg[48]_i_8_0 [3]),
        .I1(trunc_ln51_2_reg_15052[3]),
        .I2(trunc_ln51_2_reg_15052[5]),
        .I3(\ap_CS_fsm_reg[48]_i_8_0 [5]),
        .I4(trunc_ln51_2_reg_15052[4]),
        .I5(\ap_CS_fsm_reg[48]_i_8_0 [4]),
        .O(\ap_CS_fsm[48]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[48]_i_16 
       (.I0(\ap_CS_fsm_reg[48]_i_8_0 [0]),
        .I1(trunc_ln51_2_reg_15052[0]),
        .I2(trunc_ln51_2_reg_15052[2]),
        .I3(\ap_CS_fsm_reg[48]_i_8_0 [2]),
        .I4(trunc_ln51_2_reg_15052[1]),
        .I5(\ap_CS_fsm_reg[48]_i_8_0 [1]),
        .O(\ap_CS_fsm[48]_i_16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \ap_CS_fsm[48]_i_3 
       (.I0(Q[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(icmp_ln51_4_reg_15036),
        .O(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[48]_i_5 
       (.I0(trunc_ln51_2_reg_15052[30]),
        .O(\ap_CS_fsm[48]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[48]_i_6 
       (.I0(trunc_ln51_2_reg_15052[29]),
        .I1(trunc_ln51_2_reg_15052[28]),
        .I2(trunc_ln51_2_reg_15052[27]),
        .O(\ap_CS_fsm[48]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[48]_i_7 
       (.I0(trunc_ln51_2_reg_15052[26]),
        .I1(trunc_ln51_2_reg_15052[25]),
        .I2(trunc_ln51_2_reg_15052[24]),
        .O(\ap_CS_fsm[48]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[48]_i_9 
       (.I0(trunc_ln51_2_reg_15052[23]),
        .I1(trunc_ln51_2_reg_15052[22]),
        .I2(trunc_ln51_2_reg_15052[21]),
        .O(\ap_CS_fsm[48]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hDDFD0000)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(icmp_ln51_4_reg_15036),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I4(Q[2]),
        .O(D[1]));
  CARRY4 \ap_CS_fsm_reg[48]_i_2 
       (.CI(\ap_CS_fsm_reg[48]_i_4_n_4 ),
        .CO({\NLW_ap_CS_fsm_reg[48]_i_2_CO_UNCONNECTED [3],\trunc_ln51_2_reg_15052_reg[30] ,\ap_CS_fsm_reg[48]_i_2_n_6 ,\ap_CS_fsm_reg[48]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[48]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[48]_i_5_n_4 ,\ap_CS_fsm[48]_i_6_n_4 ,\ap_CS_fsm[48]_i_7_n_4 }));
  CARRY4 \ap_CS_fsm_reg[48]_i_4 
       (.CI(\ap_CS_fsm_reg[48]_i_8_n_4 ),
        .CO({\ap_CS_fsm_reg[48]_i_4_n_4 ,\ap_CS_fsm_reg[48]_i_4_n_5 ,\ap_CS_fsm_reg[48]_i_4_n_6 ,\ap_CS_fsm_reg[48]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[48]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[48]_i_9_n_4 ,\ap_CS_fsm[48]_i_10_n_4 ,\ap_CS_fsm[48]_i_11_n_4 ,\ap_CS_fsm[48]_i_12_n_4 }));
  CARRY4 \ap_CS_fsm_reg[48]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[48]_i_8_n_4 ,\ap_CS_fsm_reg[48]_i_8_n_5 ,\ap_CS_fsm_reg[48]_i_8_n_6 ,\ap_CS_fsm_reg[48]_i_8_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[48]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[48]_i_13_n_4 ,\ap_CS_fsm[48]_i_14_n_4 ,\ap_CS_fsm[48]_i_15_n_4 ,\ap_CS_fsm[48]_i_16_n_4 }));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__4
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I1(ap_rst_n),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h00000002)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_4),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_4),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_i_4_n_4),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_i_5_n_4),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(\i_fu_36_reg[7] [4]),
        .I1(trunc_ln51_2_reg_15052[4]),
        .I2(\i_fu_36_reg[7] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(trunc_ln51_2_reg_15052[3]),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_4));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_3
       (.I0(\i_fu_36_reg[7] [1]),
        .I1(trunc_ln51_2_reg_15052[1]),
        .I2(\i_fu_36_reg[7] [0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(trunc_ln51_2_reg_15052[0]),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_4));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_4
       (.I0(\i_fu_36_reg[7] [5]),
        .I1(trunc_ln51_2_reg_15052[5]),
        .I2(\i_fu_36_reg[7] [2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(trunc_ln51_2_reg_15052[2]),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_4_n_4));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_5
       (.I0(\i_fu_36_reg[7] [7]),
        .I1(trunc_ln51_2_reg_15052[7]),
        .I2(\i_fu_36_reg[7] [6]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(trunc_ln51_2_reg_15052[6]),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__4_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_i_1
       (.I0(\trunc_ln51_2_reg_15052_reg[30] ),
        .I1(Q[1]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .O(\ap_CS_fsm_reg[36] ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_36[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_36_reg[7] [0]),
        .O(\i_fu_36_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_36[1]_i_1 
       (.I0(\i_fu_36_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(\i_fu_36_reg[7] [1]),
        .O(\i_fu_36_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_36[2]_i_1 
       (.I0(\i_fu_36_reg[7] [0]),
        .I1(\i_fu_36_reg[7] [1]),
        .I2(ap_loop_init_int),
        .I3(\i_fu_36_reg[7] [2]),
        .O(\i_fu_36_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_36[3]_i_1 
       (.I0(\i_fu_36_reg[7] [1]),
        .I1(\i_fu_36_reg[7] [0]),
        .I2(\i_fu_36_reg[7] [2]),
        .I3(ap_loop_init_int),
        .I4(\i_fu_36_reg[7] [3]),
        .O(\i_fu_36_reg[5] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \i_fu_36[4]_i_1 
       (.I0(\i_fu_36_reg[7] [2]),
        .I1(\i_fu_36_reg[7] [0]),
        .I2(\i_fu_36_reg[7] [1]),
        .I3(\i_fu_36_reg[7] [3]),
        .I4(ap_loop_init),
        .I5(\i_fu_36_reg[7] [4]),
        .O(\i_fu_36_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_36[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_36[5]_i_1 
       (.I0(\i_fu_36[6]_i_2_n_4 ),
        .I1(\i_fu_36_reg[7] [4]),
        .I2(ap_loop_init_int),
        .I3(\i_fu_36_reg[7] [5]),
        .O(\i_fu_36_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_36[6]_i_1 
       (.I0(\i_fu_36_reg[7] [4]),
        .I1(\i_fu_36[6]_i_2_n_4 ),
        .I2(\i_fu_36_reg[7] [5]),
        .I3(ap_loop_init_int),
        .I4(\i_fu_36_reg[7] [6]),
        .O(\i_fu_36_reg[5] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \i_fu_36[6]_i_2 
       (.I0(\i_fu_36_reg[7] [3]),
        .I1(\i_fu_36_reg[7] [1]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I4(\i_fu_36_reg[7] [0]),
        .I5(\i_fu_36_reg[7] [2]),
        .O(\i_fu_36[6]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_36[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(icmp_ln156_fu_77_p2),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_36[7]_i_2 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I1(icmp_ln156_fu_77_p2),
        .O(E));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_36[7]_i_3 
       (.I0(\i_fu_36_reg[7] [5]),
        .I1(\i_fu_36[7]_i_5_n_4 ),
        .I2(\i_fu_36_reg[7] [6]),
        .I3(ap_loop_init_int),
        .I4(\i_fu_36_reg[7] [7]),
        .O(\i_fu_36_reg[5] [7]));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \i_fu_36[7]_i_4 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_i_5_n_4),
        .I1(ADDRBWRADDR[5]),
        .I2(trunc_ln51_2_reg_15052[5]),
        .I3(ADDRBWRADDR[2]),
        .I4(trunc_ln51_2_reg_15052[2]),
        .I5(\i_fu_36[7]_i_6_n_4 ),
        .O(icmp_ln156_fu_77_p2));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \i_fu_36[7]_i_5 
       (.I0(\i_fu_36_reg[7] [4]),
        .I1(\i_fu_36_reg[7] [2]),
        .I2(\i_fu_36_reg[7] [0]),
        .I3(ap_loop_init),
        .I4(\i_fu_36_reg[7] [1]),
        .I5(\i_fu_36_reg[7] [3]),
        .O(\i_fu_36[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \i_fu_36[7]_i_6 
       (.I0(trunc_ln51_2_reg_15052[0]),
        .I1(ap_loop_init),
        .I2(\i_fu_36_reg[7] [0]),
        .I3(trunc_ln51_2_reg_15052[1]),
        .I4(\i_fu_36_reg[7] [1]),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_4),
        .O(\i_fu_36[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_10 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [24]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [25]),
        .O(\icmp_ln51_4_reg_15036[0]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_12 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [22]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [23]),
        .O(\icmp_ln51_4_reg_15036[0]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_13 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [20]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [21]),
        .O(\icmp_ln51_4_reg_15036[0]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_14 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [18]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [19]),
        .O(\icmp_ln51_4_reg_15036[0]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_15 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [16]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [17]),
        .O(\icmp_ln51_4_reg_15036[0]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_16 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [22]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [23]),
        .O(\icmp_ln51_4_reg_15036[0]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_17 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [20]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [21]),
        .O(\icmp_ln51_4_reg_15036[0]_i_17_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_18 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [18]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [19]),
        .O(\icmp_ln51_4_reg_15036[0]_i_18_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_19 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [16]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [17]),
        .O(\icmp_ln51_4_reg_15036[0]_i_19_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_21 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [14]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [15]),
        .O(\icmp_ln51_4_reg_15036[0]_i_21_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_22 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [12]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [13]),
        .O(\icmp_ln51_4_reg_15036[0]_i_22_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_23 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [10]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [11]),
        .O(\icmp_ln51_4_reg_15036[0]_i_23_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_24 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [8]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [9]),
        .O(\icmp_ln51_4_reg_15036[0]_i_24_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_25 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [14]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [15]),
        .O(\icmp_ln51_4_reg_15036[0]_i_25_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_26 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [12]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [13]),
        .O(\icmp_ln51_4_reg_15036[0]_i_26_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_27 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [10]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [11]),
        .O(\icmp_ln51_4_reg_15036[0]_i_27_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_28 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [8]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [9]),
        .O(\icmp_ln51_4_reg_15036[0]_i_28_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_29 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [6]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [7]),
        .O(\icmp_ln51_4_reg_15036[0]_i_29_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln51_4_reg_15036[0]_i_3 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [30]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [31]),
        .O(\icmp_ln51_4_reg_15036[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_30 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [4]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [5]),
        .O(\icmp_ln51_4_reg_15036[0]_i_30_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_31 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [2]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [3]),
        .O(\icmp_ln51_4_reg_15036[0]_i_31_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_32 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [0]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [1]),
        .O(\icmp_ln51_4_reg_15036[0]_i_32_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_33 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [6]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [7]),
        .O(\icmp_ln51_4_reg_15036[0]_i_33_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_34 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [4]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [5]),
        .O(\icmp_ln51_4_reg_15036[0]_i_34_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_35 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [2]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [3]),
        .O(\icmp_ln51_4_reg_15036[0]_i_35_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_36 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [0]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [1]),
        .O(\icmp_ln51_4_reg_15036[0]_i_36_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_4 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [28]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [29]),
        .O(\icmp_ln51_4_reg_15036[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_5 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [26]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [27]),
        .O(\icmp_ln51_4_reg_15036[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_4_reg_15036[0]_i_6 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [24]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [25]),
        .O(\icmp_ln51_4_reg_15036[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_7 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [30]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [31]),
        .O(\icmp_ln51_4_reg_15036[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_8 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [28]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [29]),
        .O(\icmp_ln51_4_reg_15036[0]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_4_reg_15036[0]_i_9 
       (.I0(\icmp_ln51_4_reg_15036_reg[0] [26]),
        .I1(\icmp_ln51_4_reg_15036_reg[0] [27]),
        .O(\icmp_ln51_4_reg_15036[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_4_reg_15036_reg[0]_i_1 
       (.CI(\icmp_ln51_4_reg_15036_reg[0]_i_2_n_4 ),
        .CO({CO,\icmp_ln51_4_reg_15036_reg[0]_i_1_n_5 ,\icmp_ln51_4_reg_15036_reg[0]_i_1_n_6 ,\icmp_ln51_4_reg_15036_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_4_reg_15036[0]_i_3_n_4 ,\icmp_ln51_4_reg_15036[0]_i_4_n_4 ,\icmp_ln51_4_reg_15036[0]_i_5_n_4 ,\icmp_ln51_4_reg_15036[0]_i_6_n_4 }),
        .O(\NLW_icmp_ln51_4_reg_15036_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_4_reg_15036[0]_i_7_n_4 ,\icmp_ln51_4_reg_15036[0]_i_8_n_4 ,\icmp_ln51_4_reg_15036[0]_i_9_n_4 ,\icmp_ln51_4_reg_15036[0]_i_10_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_4_reg_15036_reg[0]_i_11 
       (.CI(\icmp_ln51_4_reg_15036_reg[0]_i_20_n_4 ),
        .CO({\icmp_ln51_4_reg_15036_reg[0]_i_11_n_4 ,\icmp_ln51_4_reg_15036_reg[0]_i_11_n_5 ,\icmp_ln51_4_reg_15036_reg[0]_i_11_n_6 ,\icmp_ln51_4_reg_15036_reg[0]_i_11_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_4_reg_15036[0]_i_21_n_4 ,\icmp_ln51_4_reg_15036[0]_i_22_n_4 ,\icmp_ln51_4_reg_15036[0]_i_23_n_4 ,\icmp_ln51_4_reg_15036[0]_i_24_n_4 }),
        .O(\NLW_icmp_ln51_4_reg_15036_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_4_reg_15036[0]_i_25_n_4 ,\icmp_ln51_4_reg_15036[0]_i_26_n_4 ,\icmp_ln51_4_reg_15036[0]_i_27_n_4 ,\icmp_ln51_4_reg_15036[0]_i_28_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_4_reg_15036_reg[0]_i_2 
       (.CI(\icmp_ln51_4_reg_15036_reg[0]_i_11_n_4 ),
        .CO({\icmp_ln51_4_reg_15036_reg[0]_i_2_n_4 ,\icmp_ln51_4_reg_15036_reg[0]_i_2_n_5 ,\icmp_ln51_4_reg_15036_reg[0]_i_2_n_6 ,\icmp_ln51_4_reg_15036_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_4_reg_15036[0]_i_12_n_4 ,\icmp_ln51_4_reg_15036[0]_i_13_n_4 ,\icmp_ln51_4_reg_15036[0]_i_14_n_4 ,\icmp_ln51_4_reg_15036[0]_i_15_n_4 }),
        .O(\NLW_icmp_ln51_4_reg_15036_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_4_reg_15036[0]_i_16_n_4 ,\icmp_ln51_4_reg_15036[0]_i_17_n_4 ,\icmp_ln51_4_reg_15036[0]_i_18_n_4 ,\icmp_ln51_4_reg_15036[0]_i_19_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_4_reg_15036_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln51_4_reg_15036_reg[0]_i_20_n_4 ,\icmp_ln51_4_reg_15036_reg[0]_i_20_n_5 ,\icmp_ln51_4_reg_15036_reg[0]_i_20_n_6 ,\icmp_ln51_4_reg_15036_reg[0]_i_20_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_4_reg_15036[0]_i_29_n_4 ,\icmp_ln51_4_reg_15036[0]_i_30_n_4 ,\icmp_ln51_4_reg_15036[0]_i_31_n_4 ,\icmp_ln51_4_reg_15036[0]_i_32_n_4 }),
        .O(\NLW_icmp_ln51_4_reg_15036_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_4_reg_15036[0]_i_33_n_4 ,\icmp_ln51_4_reg_15036[0]_i_34_n_4 ,\icmp_ln51_4_reg_15036[0]_i_35_n_4 ,\icmp_ln51_4_reg_15036[0]_i_36_n_4 }));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_10__1
       (.I0(\i_fu_36_reg[7] [6]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_11__1
       (.I0(\i_fu_36_reg[7] [5]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_12__1
       (.I0(\i_fu_36_reg[7] [4]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_13__0
       (.I0(\i_fu_36_reg[7] [3]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_14__0
       (.I0(\i_fu_36_reg[7] [2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_15
       (.I0(\i_fu_36_reg[7] [1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_16
       (.I0(\i_fu_36_reg[7] [0]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[0]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_7
   (ADDRARDADDR,
    D,
    CO,
    \ap_CS_fsm_reg[33] ,
    \i_fu_568_reg[7] ,
    E,
    SR,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0,
    ap_sig_allocacmp_i_3,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[35] ,
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0,
    zext_ln51_3_reg_14985,
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    colsW2_read_reg_14068,
    ap_rst_n,
    S,
    \i_fu_568_reg[7]_i_4_0 ,
    ap_loop_exit_ready_pp0_iter1_reg_reg);
  output [4:0]ADDRARDADDR;
  output [1:0]D;
  output [0:0]CO;
  output \ap_CS_fsm_reg[33] ;
  output [7:0]\i_fu_568_reg[7] ;
  output [0:0]E;
  output [0:0]SR;
  output grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready;
  output [4:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0;
  output [1:0]ap_sig_allocacmp_i_3;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]Q;
  input [3:0]\ap_CS_fsm_reg[35] ;
  input [4:0]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0;
  input [4:0]zext_ln51_3_reg_14985;
  input grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [31:0]colsW2_read_reg_14068;
  input ap_rst_n;
  input [0:0]S;
  input [3:0]\i_fu_568_reg[7]_i_4_0 ;
  input [2:0]ap_loop_exit_ready_pp0_iter1_reg_reg;

  wire [4:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[33] ;
  wire [3:0]\ap_CS_fsm_reg[35] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_4;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire [2:0]ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]ap_sig_allocacmp_i_3;
  wire [31:0]colsW2_read_reg_14068;
  wire [4:0]grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg;
  wire [4:0]grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0;
  wire \i_fu_568[6]_i_2_n_4 ;
  wire \i_fu_568[7]_i_16_n_4 ;
  wire \i_fu_568[7]_i_17_n_4 ;
  wire \i_fu_568[7]_i_18_n_4 ;
  wire \i_fu_568[7]_i_19_n_4 ;
  wire \i_fu_568[7]_i_5_n_4 ;
  wire [7:0]\i_fu_568_reg[7] ;
  wire \i_fu_568_reg[7]_i_10_n_4 ;
  wire \i_fu_568_reg[7]_i_10_n_5 ;
  wire \i_fu_568_reg[7]_i_10_n_6 ;
  wire \i_fu_568_reg[7]_i_10_n_7 ;
  wire [3:0]\i_fu_568_reg[7]_i_4_0 ;
  wire \i_fu_568_reg[7]_i_4_n_6 ;
  wire \i_fu_568_reg[7]_i_4_n_7 ;
  wire \i_fu_568_reg[7]_i_6_n_4 ;
  wire \i_fu_568_reg[7]_i_6_n_5 ;
  wire \i_fu_568_reg[7]_i_6_n_6 ;
  wire \i_fu_568_reg[7]_i_6_n_7 ;
  wire icmp_ln147_fu_2050_p2;
  wire \icmp_ln51_2_reg_14961[0]_i_10_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_12_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_13_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_14_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_15_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_16_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_17_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_18_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_19_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_21_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_22_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_23_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_24_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_25_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_26_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_27_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_28_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_29_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_30_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_31_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_32_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_33_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_34_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_35_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_36_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_3_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_4_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_5_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_6_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_7_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_8_n_4 ;
  wire \icmp_ln51_2_reg_14961[0]_i_9_n_4 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_11_n_4 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_11_n_5 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_11_n_6 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_11_n_7 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_1_n_5 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_1_n_6 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_1_n_7 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_20_n_4 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_20_n_5 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_20_n_6 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_20_n_7 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_2_n_4 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_2_n_5 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_2_n_6 ;
  wire \icmp_ln51_2_reg_14961_reg[0]_i_2_n_7 ;
  wire ram_reg_i_46_n_4;
  wire [4:0]zext_ln51_3_reg_14985;
  wire [3:0]\NLW_i_fu_568_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_568_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_568_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_568_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_2_reg_14961_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_2_reg_14961_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_2_reg_14961_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_2_reg_14961_reg[0]_i_20_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(\ap_CS_fsm_reg[35] [2]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(\ap_CS_fsm_reg[35] [3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h7444747474447444)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[35] [0]),
        .I2(\ap_CS_fsm_reg[35] [3]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .I5(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .I1(icmp_ln147_fu_2050_p2),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__3_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[35] [2]),
        .I1(icmp_ln147_fu_2050_p2),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .O(\ap_CS_fsm_reg[33] ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_568[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\i_fu_568_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_568[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .O(\i_fu_568_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \i_fu_568[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .O(\i_fu_568_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \i_fu_568[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(Q[1]),
        .O(\i_fu_568_reg[7] [3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \i_fu_568[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(ram_reg_i_46_n_4),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\i_fu_568_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \i_fu_568[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[5]),
        .I2(\i_fu_568[6]_i_2_n_4 ),
        .I3(Q[4]),
        .O(\i_fu_568_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \i_fu_568[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\i_fu_568[6]_i_2_n_4 ),
        .I3(Q[5]),
        .I4(ap_loop_init_int),
        .O(\i_fu_568_reg[7] [6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \i_fu_568[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[1]),
        .O(\i_fu_568[6]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_568[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(icmp_ln147_fu_2050_p2),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000090005050009)) 
    \i_fu_568[7]_i_16 
       (.I0(colsW2_read_reg_14068[7]),
        .I1(Q[7]),
        .I2(colsW2_read_reg_14068[8]),
        .I3(Q[6]),
        .I4(ram_reg_i_46_n_4),
        .I5(colsW2_read_reg_14068[6]),
        .O(\i_fu_568[7]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \i_fu_568[7]_i_17 
       (.I0(\i_fu_568[7]_i_19_n_4 ),
        .I1(colsW2_read_reg_14068[3]),
        .I2(colsW2_read_reg_14068[4]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[2]),
        .I4(colsW2_read_reg_14068[5]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[3]),
        .O(\i_fu_568[7]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \i_fu_568[7]_i_18 
       (.I0(ap_sig_allocacmp_i_3[0]),
        .I1(colsW2_read_reg_14068[0]),
        .I2(colsW2_read_reg_14068[1]),
        .I3(ap_sig_allocacmp_i_3[1]),
        .I4(colsW2_read_reg_14068[2]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[0]),
        .O(\i_fu_568[7]_i_18_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_568[7]_i_19 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .I2(Q[3]),
        .O(\i_fu_568[7]_i_19_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_568[7]_i_2 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .I1(icmp_ln147_fu_2050_p2),
        .O(E));
  LUT5 #(
    .INIT(32'h12222222)) 
    \i_fu_568[7]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(Q[5]),
        .I3(\i_fu_568[7]_i_5_n_4 ),
        .I4(Q[6]),
        .O(\i_fu_568_reg[7] [7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \i_fu_568[7]_i_5 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(ram_reg_i_46_n_4),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\i_fu_568[7]_i_5_n_4 ));
  CARRY4 \i_fu_568_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\i_fu_568_reg[7]_i_10_n_4 ,\i_fu_568_reg[7]_i_10_n_5 ,\i_fu_568_reg[7]_i_10_n_6 ,\i_fu_568_reg[7]_i_10_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_568_reg[7]_i_10_O_UNCONNECTED [3:0]),
        .S({S,\i_fu_568[7]_i_16_n_4 ,\i_fu_568[7]_i_17_n_4 ,\i_fu_568[7]_i_18_n_4 }));
  CARRY4 \i_fu_568_reg[7]_i_4 
       (.CI(\i_fu_568_reg[7]_i_6_n_4 ),
        .CO({\NLW_i_fu_568_reg[7]_i_4_CO_UNCONNECTED [3],icmp_ln147_fu_2050_p2,\i_fu_568_reg[7]_i_4_n_6 ,\i_fu_568_reg[7]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_568_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,ap_loop_exit_ready_pp0_iter1_reg_reg}));
  CARRY4 \i_fu_568_reg[7]_i_6 
       (.CI(\i_fu_568_reg[7]_i_10_n_4 ),
        .CO({\i_fu_568_reg[7]_i_6_n_4 ,\i_fu_568_reg[7]_i_6_n_5 ,\i_fu_568_reg[7]_i_6_n_6 ,\i_fu_568_reg[7]_i_6_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_568_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S(\i_fu_568_reg[7]_i_4_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_10 
       (.I0(colsW2_read_reg_14068[24]),
        .I1(colsW2_read_reg_14068[25]),
        .O(\icmp_ln51_2_reg_14961[0]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_12 
       (.I0(colsW2_read_reg_14068[22]),
        .I1(colsW2_read_reg_14068[23]),
        .O(\icmp_ln51_2_reg_14961[0]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_13 
       (.I0(colsW2_read_reg_14068[20]),
        .I1(colsW2_read_reg_14068[21]),
        .O(\icmp_ln51_2_reg_14961[0]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_14 
       (.I0(colsW2_read_reg_14068[18]),
        .I1(colsW2_read_reg_14068[19]),
        .O(\icmp_ln51_2_reg_14961[0]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_15 
       (.I0(colsW2_read_reg_14068[16]),
        .I1(colsW2_read_reg_14068[17]),
        .O(\icmp_ln51_2_reg_14961[0]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_16 
       (.I0(colsW2_read_reg_14068[22]),
        .I1(colsW2_read_reg_14068[23]),
        .O(\icmp_ln51_2_reg_14961[0]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_17 
       (.I0(colsW2_read_reg_14068[20]),
        .I1(colsW2_read_reg_14068[21]),
        .O(\icmp_ln51_2_reg_14961[0]_i_17_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_18 
       (.I0(colsW2_read_reg_14068[18]),
        .I1(colsW2_read_reg_14068[19]),
        .O(\icmp_ln51_2_reg_14961[0]_i_18_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_19 
       (.I0(colsW2_read_reg_14068[16]),
        .I1(colsW2_read_reg_14068[17]),
        .O(\icmp_ln51_2_reg_14961[0]_i_19_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_21 
       (.I0(colsW2_read_reg_14068[14]),
        .I1(colsW2_read_reg_14068[15]),
        .O(\icmp_ln51_2_reg_14961[0]_i_21_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_22 
       (.I0(colsW2_read_reg_14068[12]),
        .I1(colsW2_read_reg_14068[13]),
        .O(\icmp_ln51_2_reg_14961[0]_i_22_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_23 
       (.I0(colsW2_read_reg_14068[10]),
        .I1(colsW2_read_reg_14068[11]),
        .O(\icmp_ln51_2_reg_14961[0]_i_23_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_24 
       (.I0(colsW2_read_reg_14068[8]),
        .I1(colsW2_read_reg_14068[9]),
        .O(\icmp_ln51_2_reg_14961[0]_i_24_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_25 
       (.I0(colsW2_read_reg_14068[14]),
        .I1(colsW2_read_reg_14068[15]),
        .O(\icmp_ln51_2_reg_14961[0]_i_25_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_26 
       (.I0(colsW2_read_reg_14068[12]),
        .I1(colsW2_read_reg_14068[13]),
        .O(\icmp_ln51_2_reg_14961[0]_i_26_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_27 
       (.I0(colsW2_read_reg_14068[10]),
        .I1(colsW2_read_reg_14068[11]),
        .O(\icmp_ln51_2_reg_14961[0]_i_27_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_28 
       (.I0(colsW2_read_reg_14068[8]),
        .I1(colsW2_read_reg_14068[9]),
        .O(\icmp_ln51_2_reg_14961[0]_i_28_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_29 
       (.I0(colsW2_read_reg_14068[6]),
        .I1(colsW2_read_reg_14068[7]),
        .O(\icmp_ln51_2_reg_14961[0]_i_29_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln51_2_reg_14961[0]_i_3 
       (.I0(colsW2_read_reg_14068[30]),
        .I1(colsW2_read_reg_14068[31]),
        .O(\icmp_ln51_2_reg_14961[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_30 
       (.I0(colsW2_read_reg_14068[4]),
        .I1(colsW2_read_reg_14068[5]),
        .O(\icmp_ln51_2_reg_14961[0]_i_30_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_31 
       (.I0(colsW2_read_reg_14068[2]),
        .I1(colsW2_read_reg_14068[3]),
        .O(\icmp_ln51_2_reg_14961[0]_i_31_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_32 
       (.I0(colsW2_read_reg_14068[0]),
        .I1(colsW2_read_reg_14068[1]),
        .O(\icmp_ln51_2_reg_14961[0]_i_32_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_33 
       (.I0(colsW2_read_reg_14068[6]),
        .I1(colsW2_read_reg_14068[7]),
        .O(\icmp_ln51_2_reg_14961[0]_i_33_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_34 
       (.I0(colsW2_read_reg_14068[4]),
        .I1(colsW2_read_reg_14068[5]),
        .O(\icmp_ln51_2_reg_14961[0]_i_34_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_35 
       (.I0(colsW2_read_reg_14068[2]),
        .I1(colsW2_read_reg_14068[3]),
        .O(\icmp_ln51_2_reg_14961[0]_i_35_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_36 
       (.I0(colsW2_read_reg_14068[0]),
        .I1(colsW2_read_reg_14068[1]),
        .O(\icmp_ln51_2_reg_14961[0]_i_36_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_4 
       (.I0(colsW2_read_reg_14068[28]),
        .I1(colsW2_read_reg_14068[29]),
        .O(\icmp_ln51_2_reg_14961[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_5 
       (.I0(colsW2_read_reg_14068[26]),
        .I1(colsW2_read_reg_14068[27]),
        .O(\icmp_ln51_2_reg_14961[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_2_reg_14961[0]_i_6 
       (.I0(colsW2_read_reg_14068[24]),
        .I1(colsW2_read_reg_14068[25]),
        .O(\icmp_ln51_2_reg_14961[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_7 
       (.I0(colsW2_read_reg_14068[30]),
        .I1(colsW2_read_reg_14068[31]),
        .O(\icmp_ln51_2_reg_14961[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_8 
       (.I0(colsW2_read_reg_14068[28]),
        .I1(colsW2_read_reg_14068[29]),
        .O(\icmp_ln51_2_reg_14961[0]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_2_reg_14961[0]_i_9 
       (.I0(colsW2_read_reg_14068[26]),
        .I1(colsW2_read_reg_14068[27]),
        .O(\icmp_ln51_2_reg_14961[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_2_reg_14961_reg[0]_i_1 
       (.CI(\icmp_ln51_2_reg_14961_reg[0]_i_2_n_4 ),
        .CO({CO,\icmp_ln51_2_reg_14961_reg[0]_i_1_n_5 ,\icmp_ln51_2_reg_14961_reg[0]_i_1_n_6 ,\icmp_ln51_2_reg_14961_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_2_reg_14961[0]_i_3_n_4 ,\icmp_ln51_2_reg_14961[0]_i_4_n_4 ,\icmp_ln51_2_reg_14961[0]_i_5_n_4 ,\icmp_ln51_2_reg_14961[0]_i_6_n_4 }),
        .O(\NLW_icmp_ln51_2_reg_14961_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_2_reg_14961[0]_i_7_n_4 ,\icmp_ln51_2_reg_14961[0]_i_8_n_4 ,\icmp_ln51_2_reg_14961[0]_i_9_n_4 ,\icmp_ln51_2_reg_14961[0]_i_10_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_2_reg_14961_reg[0]_i_11 
       (.CI(\icmp_ln51_2_reg_14961_reg[0]_i_20_n_4 ),
        .CO({\icmp_ln51_2_reg_14961_reg[0]_i_11_n_4 ,\icmp_ln51_2_reg_14961_reg[0]_i_11_n_5 ,\icmp_ln51_2_reg_14961_reg[0]_i_11_n_6 ,\icmp_ln51_2_reg_14961_reg[0]_i_11_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_2_reg_14961[0]_i_21_n_4 ,\icmp_ln51_2_reg_14961[0]_i_22_n_4 ,\icmp_ln51_2_reg_14961[0]_i_23_n_4 ,\icmp_ln51_2_reg_14961[0]_i_24_n_4 }),
        .O(\NLW_icmp_ln51_2_reg_14961_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_2_reg_14961[0]_i_25_n_4 ,\icmp_ln51_2_reg_14961[0]_i_26_n_4 ,\icmp_ln51_2_reg_14961[0]_i_27_n_4 ,\icmp_ln51_2_reg_14961[0]_i_28_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_2_reg_14961_reg[0]_i_2 
       (.CI(\icmp_ln51_2_reg_14961_reg[0]_i_11_n_4 ),
        .CO({\icmp_ln51_2_reg_14961_reg[0]_i_2_n_4 ,\icmp_ln51_2_reg_14961_reg[0]_i_2_n_5 ,\icmp_ln51_2_reg_14961_reg[0]_i_2_n_6 ,\icmp_ln51_2_reg_14961_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_2_reg_14961[0]_i_12_n_4 ,\icmp_ln51_2_reg_14961[0]_i_13_n_4 ,\icmp_ln51_2_reg_14961[0]_i_14_n_4 ,\icmp_ln51_2_reg_14961[0]_i_15_n_4 }),
        .O(\NLW_icmp_ln51_2_reg_14961_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_2_reg_14961[0]_i_16_n_4 ,\icmp_ln51_2_reg_14961[0]_i_17_n_4 ,\icmp_ln51_2_reg_14961[0]_i_18_n_4 ,\icmp_ln51_2_reg_14961[0]_i_19_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_2_reg_14961_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln51_2_reg_14961_reg[0]_i_20_n_4 ,\icmp_ln51_2_reg_14961_reg[0]_i_20_n_5 ,\icmp_ln51_2_reg_14961_reg[0]_i_20_n_6 ,\icmp_ln51_2_reg_14961_reg[0]_i_20_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_2_reg_14961[0]_i_29_n_4 ,\icmp_ln51_2_reg_14961[0]_i_30_n_4 ,\icmp_ln51_2_reg_14961[0]_i_31_n_4 ,\icmp_ln51_2_reg_14961[0]_i_32_n_4 }),
        .O(\NLW_icmp_ln51_2_reg_14961_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_2_reg_14961[0]_i_33_n_4 ,\icmp_ln51_2_reg_14961[0]_i_34_n_4 ,\icmp_ln51_2_reg_14961[0]_i_35_n_4 ,\icmp_ln51_2_reg_14961[0]_i_36_n_4 }));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_3__0
       (.I0(Q[6]),
        .I1(ram_reg_i_46_n_4),
        .I2(\ap_CS_fsm_reg[35] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0[4]),
        .I4(\ap_CS_fsm_reg[35] [1]),
        .I5(zext_ln51_3_reg_14985[4]),
        .O(ADDRARDADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_46
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_i_46_n_4));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_4__0
       (.I0(Q[5]),
        .I1(ram_reg_i_46_n_4),
        .I2(\ap_CS_fsm_reg[35] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0[3]),
        .I4(\ap_CS_fsm_reg[35] [1]),
        .I5(zext_ln51_3_reg_14985[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_5__0
       (.I0(Q[4]),
        .I1(ram_reg_i_46_n_4),
        .I2(\ap_CS_fsm_reg[35] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0[2]),
        .I4(\ap_CS_fsm_reg[35] [1]),
        .I5(zext_ln51_3_reg_14985[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_6__0
       (.I0(Q[3]),
        .I1(ram_reg_i_46_n_4),
        .I2(\ap_CS_fsm_reg[35] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0[1]),
        .I4(\ap_CS_fsm_reg[35] [1]),
        .I5(zext_ln51_3_reg_14985[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_7__0
       (.I0(Q[2]),
        .I1(ram_reg_i_46_n_4),
        .I2(\ap_CS_fsm_reg[35] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0[0]),
        .I4(\ap_CS_fsm_reg[35] [1]),
        .I5(zext_ln51_3_reg_14985[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln147_1_reg_4061[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .O(ap_sig_allocacmp_i_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln147_1_reg_4061[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .O(ap_sig_allocacmp_i_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln147_1_reg_4061[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln147_1_reg_4061[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln147_1_reg_4061[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln147_1_reg_4061[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln147_1_reg_4061[6]_i_1 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0[4]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_8
   (E,
    CO,
    \colsW2_read_reg_14068_reg[30] ,
    \colsW2_read_reg_14068_reg[30]_0 ,
    \colsW2_read_reg_14068_reg[30]_1 ,
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready,
    D,
    SR,
    ap_loop_init,
    \ap_CS_fsm_reg[32] ,
    \colsW2_read_reg_14068_reg[30]_2 ,
    \ap_CS_fsm_reg[20] ,
    ADDRBWRADDR,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
    colsW2_read_reg_14068,
    S,
    DI,
    \icmp_ln141_2_reg_328_reg[0]_i_8_0 ,
    \icmp_ln141_reg_308_reg[0]_i_9_0 ,
    \icmp_ln141_reg_308_reg[0]_i_9_1 ,
    Q,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter2_reg,
    \ap_CS_fsm_reg[33] ,
    \ap_CS_fsm_reg[32]_i_2_0 );
  output [0:0]E;
  output [0:0]CO;
  output [0:0]\colsW2_read_reg_14068_reg[30] ;
  output [0:0]\colsW2_read_reg_14068_reg[30]_0 ;
  output [0:0]\colsW2_read_reg_14068_reg[30]_1 ;
  output grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready;
  output [29:0]D;
  output [0:0]SR;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[32] ;
  output [0:0]\colsW2_read_reg_14068_reg[30]_2 ;
  output \ap_CS_fsm_reg[20] ;
  output [4:0]ADDRBWRADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg;
  input [30:0]colsW2_read_reg_14068;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\icmp_ln141_2_reg_328_reg[0]_i_8_0 ;
  input [0:0]\icmp_ln141_reg_308_reg[0]_i_9_0 ;
  input [0:0]\icmp_ln141_reg_308_reg[0]_i_9_1 ;
  input [29:0]Q;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [1:0]\ap_CS_fsm_reg[33] ;
  input [30:0]\ap_CS_fsm_reg[32]_i_2_0 ;

  wire [4:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [29:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [29:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[32]_i_10_n_4 ;
  wire \ap_CS_fsm[32]_i_11_n_4 ;
  wire \ap_CS_fsm[32]_i_12_n_4 ;
  wire \ap_CS_fsm[32]_i_13_n_4 ;
  wire \ap_CS_fsm[32]_i_14_n_4 ;
  wire \ap_CS_fsm[32]_i_15_n_4 ;
  wire \ap_CS_fsm[32]_i_4_n_4 ;
  wire \ap_CS_fsm[32]_i_5_n_4 ;
  wire \ap_CS_fsm[32]_i_6_n_4 ;
  wire \ap_CS_fsm[32]_i_8_n_4 ;
  wire \ap_CS_fsm[32]_i_9_n_4 ;
  wire \ap_CS_fsm_reg[20] ;
  wire [1:0]\ap_CS_fsm_reg[32] ;
  wire [30:0]\ap_CS_fsm_reg[32]_i_2_0 ;
  wire \ap_CS_fsm_reg[32]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[32]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[32]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[32]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[32]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[32]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[32]_i_7_n_4 ;
  wire \ap_CS_fsm_reg[32]_i_7_n_5 ;
  wire \ap_CS_fsm_reg[32]_i_7_n_6 ;
  wire \ap_CS_fsm_reg[32]_i_7_n_7 ;
  wire [1:0]\ap_CS_fsm_reg[33] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_4;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]colsW2_read_reg_14068;
  wire [0:0]\colsW2_read_reg_14068_reg[30] ;
  wire [0:0]\colsW2_read_reg_14068_reg[30]_0 ;
  wire [0:0]\colsW2_read_reg_14068_reg[30]_1 ;
  wire [0:0]\colsW2_read_reg_14068_reg[30]_2 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg;
  wire \i_3_fu_56[31]_i_4_n_4 ;
  wire \i_3_fu_56[4]_i_2_n_4 ;
  wire \i_3_fu_56[4]_i_3_n_4 ;
  wire \i_3_fu_56[4]_i_4_n_4 ;
  wire \i_3_fu_56[8]_i_4_n_4 ;
  wire \i_3_fu_56[8]_i_5_n_4 ;
  wire \i_3_fu_56_reg[12]_i_1_n_4 ;
  wire \i_3_fu_56_reg[12]_i_1_n_5 ;
  wire \i_3_fu_56_reg[12]_i_1_n_6 ;
  wire \i_3_fu_56_reg[12]_i_1_n_7 ;
  wire \i_3_fu_56_reg[16]_i_1_n_4 ;
  wire \i_3_fu_56_reg[16]_i_1_n_5 ;
  wire \i_3_fu_56_reg[16]_i_1_n_6 ;
  wire \i_3_fu_56_reg[16]_i_1_n_7 ;
  wire \i_3_fu_56_reg[20]_i_1_n_4 ;
  wire \i_3_fu_56_reg[20]_i_1_n_5 ;
  wire \i_3_fu_56_reg[20]_i_1_n_6 ;
  wire \i_3_fu_56_reg[20]_i_1_n_7 ;
  wire \i_3_fu_56_reg[24]_i_1_n_4 ;
  wire \i_3_fu_56_reg[24]_i_1_n_5 ;
  wire \i_3_fu_56_reg[24]_i_1_n_6 ;
  wire \i_3_fu_56_reg[24]_i_1_n_7 ;
  wire \i_3_fu_56_reg[28]_i_1_n_4 ;
  wire \i_3_fu_56_reg[28]_i_1_n_5 ;
  wire \i_3_fu_56_reg[28]_i_1_n_6 ;
  wire \i_3_fu_56_reg[28]_i_1_n_7 ;
  wire \i_3_fu_56_reg[31]_i_3_n_6 ;
  wire \i_3_fu_56_reg[31]_i_3_n_7 ;
  wire \i_3_fu_56_reg[4]_i_1_n_4 ;
  wire \i_3_fu_56_reg[4]_i_1_n_5 ;
  wire \i_3_fu_56_reg[4]_i_1_n_6 ;
  wire \i_3_fu_56_reg[4]_i_1_n_7 ;
  wire \i_3_fu_56_reg[8]_i_1_n_4 ;
  wire \i_3_fu_56_reg[8]_i_1_n_5 ;
  wire \i_3_fu_56_reg[8]_i_1_n_6 ;
  wire \i_3_fu_56_reg[8]_i_1_n_7 ;
  wire \icmp_ln141_1_reg_318[0]_i_10_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_11_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_12_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_14_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_15_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_16_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_17_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_18_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_19_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_20_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_3_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_4_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_5_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_6_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_7_n_4 ;
  wire \icmp_ln141_1_reg_318[0]_i_9_n_4 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_13_n_4 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_13_n_5 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_13_n_6 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_13_n_7 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_1_n_5 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_1_n_6 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_1_n_7 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_2_n_4 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_2_n_5 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_2_n_6 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_2_n_7 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_8_n_4 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_8_n_5 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_8_n_6 ;
  wire \icmp_ln141_1_reg_318_reg[0]_i_8_n_7 ;
  wire \icmp_ln141_2_reg_328[0]_i_10_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_11_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_12_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_14_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_15_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_16_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_17_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_19_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_20_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_21_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_3_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_4_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_5_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_6_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_7_n_4 ;
  wire \icmp_ln141_2_reg_328[0]_i_9_n_4 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_13_n_4 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_13_n_5 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_13_n_6 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_13_n_7 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_1_n_5 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_1_n_6 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_1_n_7 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_2_n_4 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_2_n_5 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_2_n_6 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_2_n_7 ;
  wire [0:0]\icmp_ln141_2_reg_328_reg[0]_i_8_0 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_8_n_4 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_8_n_5 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_8_n_6 ;
  wire \icmp_ln141_2_reg_328_reg[0]_i_8_n_7 ;
  wire \icmp_ln141_3_reg_338[0]_i_10_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_11_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_12_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_13_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_14_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_15_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_16_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_18_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_19_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_20_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_21_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_22_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_23_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_24_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_25_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_26_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_27_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_28_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_29_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_30_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_31_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_3_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_4_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_5_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_6_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_7_n_4 ;
  wire \icmp_ln141_3_reg_338[0]_i_8_n_4 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_17_n_4 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_17_n_5 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_17_n_6 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_17_n_7 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_1_n_6 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_1_n_7 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_2_n_4 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_2_n_5 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_2_n_6 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_2_n_7 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_9_n_4 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_9_n_5 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_9_n_6 ;
  wire \icmp_ln141_3_reg_338_reg[0]_i_9_n_7 ;
  wire \icmp_ln141_reg_308[0]_i_10_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_11_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_12_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_13_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_14_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_16_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_17_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_18_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_19_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_20_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_22_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_23_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_24_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_3_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_4_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_5_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_6_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_7_n_4 ;
  wire \icmp_ln141_reg_308[0]_i_8_n_4 ;
  wire \icmp_ln141_reg_308_reg[0]_i_15_n_4 ;
  wire \icmp_ln141_reg_308_reg[0]_i_15_n_5 ;
  wire \icmp_ln141_reg_308_reg[0]_i_15_n_6 ;
  wire \icmp_ln141_reg_308_reg[0]_i_15_n_7 ;
  wire \icmp_ln141_reg_308_reg[0]_i_1_n_5 ;
  wire \icmp_ln141_reg_308_reg[0]_i_1_n_6 ;
  wire \icmp_ln141_reg_308_reg[0]_i_1_n_7 ;
  wire \icmp_ln141_reg_308_reg[0]_i_2_n_4 ;
  wire \icmp_ln141_reg_308_reg[0]_i_2_n_5 ;
  wire \icmp_ln141_reg_308_reg[0]_i_2_n_6 ;
  wire \icmp_ln141_reg_308_reg[0]_i_2_n_7 ;
  wire [0:0]\icmp_ln141_reg_308_reg[0]_i_9_0 ;
  wire [0:0]\icmp_ln141_reg_308_reg[0]_i_9_1 ;
  wire \icmp_ln141_reg_308_reg[0]_i_9_n_4 ;
  wire \icmp_ln141_reg_308_reg[0]_i_9_n_5 ;
  wire \icmp_ln141_reg_308_reg[0]_i_9_n_6 ;
  wire \icmp_ln141_reg_308_reg[0]_i_9_n_7 ;
  wire [28:5]tmp_6_fu_200_p4;
  wire [3:3]\NLW_ap_CS_fsm_reg[32]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[32]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[32]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[32]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_i_3_fu_56_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_3_fu_56_reg[31]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_i_3_fu_56_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_1_reg_318_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_1_reg_318_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_1_reg_318_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_1_reg_318_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_2_reg_328_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_2_reg_328_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_2_reg_328_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_2_reg_328_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln141_3_reg_338_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_3_reg_338_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_3_reg_338_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_3_reg_338_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_3_reg_338_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_reg_308_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_reg_308_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_reg_308_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_reg_308_reg[0]_i_9_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h88B8888888B888B8)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(\colsW2_read_reg_14068_reg[30]_2 ),
        .I1(\ap_CS_fsm_reg[33] [0]),
        .I2(\ap_CS_fsm_reg[33] [1]),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[32] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[32]_i_10 
       (.I0(\ap_CS_fsm_reg[32]_i_2_0 [15]),
        .I1(colsW2_read_reg_14068[15]),
        .I2(colsW2_read_reg_14068[17]),
        .I3(\ap_CS_fsm_reg[32]_i_2_0 [17]),
        .I4(colsW2_read_reg_14068[16]),
        .I5(\ap_CS_fsm_reg[32]_i_2_0 [16]),
        .O(\ap_CS_fsm[32]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[32]_i_11 
       (.I0(\ap_CS_fsm_reg[32]_i_2_0 [12]),
        .I1(colsW2_read_reg_14068[12]),
        .I2(colsW2_read_reg_14068[14]),
        .I3(\ap_CS_fsm_reg[32]_i_2_0 [14]),
        .I4(colsW2_read_reg_14068[13]),
        .I5(\ap_CS_fsm_reg[32]_i_2_0 [13]),
        .O(\ap_CS_fsm[32]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[32]_i_12 
       (.I0(\ap_CS_fsm_reg[32]_i_2_0 [9]),
        .I1(colsW2_read_reg_14068[9]),
        .I2(colsW2_read_reg_14068[11]),
        .I3(\ap_CS_fsm_reg[32]_i_2_0 [11]),
        .I4(colsW2_read_reg_14068[10]),
        .I5(\ap_CS_fsm_reg[32]_i_2_0 [10]),
        .O(\ap_CS_fsm[32]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[32]_i_13 
       (.I0(\ap_CS_fsm_reg[32]_i_2_0 [6]),
        .I1(colsW2_read_reg_14068[6]),
        .I2(colsW2_read_reg_14068[8]),
        .I3(\ap_CS_fsm_reg[32]_i_2_0 [8]),
        .I4(colsW2_read_reg_14068[7]),
        .I5(\ap_CS_fsm_reg[32]_i_2_0 [7]),
        .O(\ap_CS_fsm[32]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[32]_i_14 
       (.I0(\ap_CS_fsm_reg[32]_i_2_0 [3]),
        .I1(colsW2_read_reg_14068[3]),
        .I2(colsW2_read_reg_14068[5]),
        .I3(\ap_CS_fsm_reg[32]_i_2_0 [5]),
        .I4(colsW2_read_reg_14068[4]),
        .I5(\ap_CS_fsm_reg[32]_i_2_0 [4]),
        .O(\ap_CS_fsm[32]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[32]_i_15 
       (.I0(\ap_CS_fsm_reg[32]_i_2_0 [0]),
        .I1(colsW2_read_reg_14068[0]),
        .I2(colsW2_read_reg_14068[2]),
        .I3(\ap_CS_fsm_reg[32]_i_2_0 [2]),
        .I4(colsW2_read_reg_14068[1]),
        .I5(\ap_CS_fsm_reg[32]_i_2_0 [1]),
        .O(\ap_CS_fsm[32]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[32]_i_4 
       (.I0(colsW2_read_reg_14068[30]),
        .I1(\ap_CS_fsm_reg[32]_i_2_0 [30]),
        .O(\ap_CS_fsm[32]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[32]_i_5 
       (.I0(\ap_CS_fsm_reg[32]_i_2_0 [27]),
        .I1(colsW2_read_reg_14068[27]),
        .I2(colsW2_read_reg_14068[29]),
        .I3(\ap_CS_fsm_reg[32]_i_2_0 [29]),
        .I4(colsW2_read_reg_14068[28]),
        .I5(\ap_CS_fsm_reg[32]_i_2_0 [28]),
        .O(\ap_CS_fsm[32]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[32]_i_6 
       (.I0(\ap_CS_fsm_reg[32]_i_2_0 [24]),
        .I1(colsW2_read_reg_14068[24]),
        .I2(colsW2_read_reg_14068[26]),
        .I3(\ap_CS_fsm_reg[32]_i_2_0 [26]),
        .I4(colsW2_read_reg_14068[25]),
        .I5(\ap_CS_fsm_reg[32]_i_2_0 [25]),
        .O(\ap_CS_fsm[32]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[32]_i_8 
       (.I0(\ap_CS_fsm_reg[32]_i_2_0 [21]),
        .I1(colsW2_read_reg_14068[21]),
        .I2(colsW2_read_reg_14068[23]),
        .I3(\ap_CS_fsm_reg[32]_i_2_0 [23]),
        .I4(colsW2_read_reg_14068[22]),
        .I5(\ap_CS_fsm_reg[32]_i_2_0 [22]),
        .O(\ap_CS_fsm[32]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[32]_i_9 
       (.I0(\ap_CS_fsm_reg[32]_i_2_0 [18]),
        .I1(colsW2_read_reg_14068[18]),
        .I2(colsW2_read_reg_14068[20]),
        .I3(\ap_CS_fsm_reg[32]_i_2_0 [20]),
        .I4(colsW2_read_reg_14068[19]),
        .I5(\ap_CS_fsm_reg[32]_i_2_0 [19]),
        .O(\ap_CS_fsm[32]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(\ap_CS_fsm_reg[33] [1]),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I3(ap_done_cache),
        .O(\ap_CS_fsm_reg[32] [1]));
  CARRY4 \ap_CS_fsm_reg[32]_i_2 
       (.CI(\ap_CS_fsm_reg[32]_i_3_n_4 ),
        .CO({\NLW_ap_CS_fsm_reg[32]_i_2_CO_UNCONNECTED [3],\colsW2_read_reg_14068_reg[30]_2 ,\ap_CS_fsm_reg[32]_i_2_n_6 ,\ap_CS_fsm_reg[32]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[32]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[32]_i_4_n_4 ,\ap_CS_fsm[32]_i_5_n_4 ,\ap_CS_fsm[32]_i_6_n_4 }));
  CARRY4 \ap_CS_fsm_reg[32]_i_3 
       (.CI(\ap_CS_fsm_reg[32]_i_7_n_4 ),
        .CO({\ap_CS_fsm_reg[32]_i_3_n_4 ,\ap_CS_fsm_reg[32]_i_3_n_5 ,\ap_CS_fsm_reg[32]_i_3_n_6 ,\ap_CS_fsm_reg[32]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[32]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[32]_i_8_n_4 ,\ap_CS_fsm[32]_i_9_n_4 ,\ap_CS_fsm[32]_i_10_n_4 ,\ap_CS_fsm[32]_i_11_n_4 }));
  CARRY4 \ap_CS_fsm_reg[32]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[32]_i_7_n_4 ,\ap_CS_fsm_reg[32]_i_7_n_5 ,\ap_CS_fsm_reg[32]_i_7_n_6 ,\ap_CS_fsm_reg[32]_i_7_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[32]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[32]_i_12_n_4 ,\ap_CS_fsm[32]_i_13_n_4 ,\ap_CS_fsm[32]_i_14_n_4 ,\ap_CS_fsm[32]_i_15_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__2
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(\colsW2_read_reg_14068_reg[30]_1 ),
        .I1(\colsW2_read_reg_14068_reg[30]_0 ),
        .I2(CO),
        .I3(\colsW2_read_reg_14068_reg[30] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready));
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_init_int_i_1__2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg_i_1
       (.I0(\colsW2_read_reg_14068_reg[30]_2 ),
        .I1(\ap_CS_fsm_reg[33] [0]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .O(\ap_CS_fsm_reg[20] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[12]_i_2 
       (.I0(Q[10]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[12]_i_3 
       (.I0(Q[9]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[12]_i_4 
       (.I0(Q[8]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[12]_i_5 
       (.I0(Q[7]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[16]_i_2 
       (.I0(Q[14]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[16]_i_3 
       (.I0(Q[13]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[16]_i_4 
       (.I0(Q[12]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[16]_i_5 
       (.I0(Q[11]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[20]_i_2 
       (.I0(Q[18]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[20]_i_3 
       (.I0(Q[17]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[20]_i_4 
       (.I0(Q[16]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[20]_i_5 
       (.I0(Q[15]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[24]_i_2 
       (.I0(Q[22]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[24]_i_3 
       (.I0(Q[21]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[24]_i_4 
       (.I0(Q[20]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[24]_i_5 
       (.I0(Q[19]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[28]_i_2 
       (.I0(Q[26]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[28]_i_3 
       (.I0(Q[25]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[25]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[28]_i_4 
       (.I0(Q[24]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[28]_i_5 
       (.I0(Q[23]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[23]));
  LUT6 #(
    .INIT(64'h2AAA0000AAAA0000)) 
    \i_3_fu_56[31]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\colsW2_read_reg_14068_reg[30]_1 ),
        .I2(\colsW2_read_reg_14068_reg[30]_0 ),
        .I3(\colsW2_read_reg_14068_reg[30] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_3_fu_56[31]_i_2 
       (.I0(CO),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(\colsW2_read_reg_14068_reg[30] ),
        .I3(\colsW2_read_reg_14068_reg[30]_0 ),
        .I4(\colsW2_read_reg_14068_reg[30]_1 ),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[31]_i_4 
       (.I0(Q[29]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_3_fu_56[31]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[31]_i_5 
       (.I0(Q[28]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[31]_i_6 
       (.I0(Q[27]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[4]_i_2 
       (.I0(Q[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_3_fu_56[4]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[4]_i_3 
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_3_fu_56[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \i_3_fu_56[4]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(Q[0]),
        .O(\i_3_fu_56[4]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[8]_i_2 
       (.I0(Q[6]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[8]_i_3 
       (.I0(Q[5]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_6_fu_200_p4[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[8]_i_4 
       (.I0(Q[4]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_3_fu_56[8]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_3_fu_56[8]_i_5 
       (.I0(Q[3]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_3_fu_56[8]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_3_fu_56_reg[12]_i_1 
       (.CI(\i_3_fu_56_reg[8]_i_1_n_4 ),
        .CO({\i_3_fu_56_reg[12]_i_1_n_4 ,\i_3_fu_56_reg[12]_i_1_n_5 ,\i_3_fu_56_reg[12]_i_1_n_6 ,\i_3_fu_56_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[10:7]),
        .S(tmp_6_fu_200_p4[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_3_fu_56_reg[16]_i_1 
       (.CI(\i_3_fu_56_reg[12]_i_1_n_4 ),
        .CO({\i_3_fu_56_reg[16]_i_1_n_4 ,\i_3_fu_56_reg[16]_i_1_n_5 ,\i_3_fu_56_reg[16]_i_1_n_6 ,\i_3_fu_56_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[14:11]),
        .S(tmp_6_fu_200_p4[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_3_fu_56_reg[20]_i_1 
       (.CI(\i_3_fu_56_reg[16]_i_1_n_4 ),
        .CO({\i_3_fu_56_reg[20]_i_1_n_4 ,\i_3_fu_56_reg[20]_i_1_n_5 ,\i_3_fu_56_reg[20]_i_1_n_6 ,\i_3_fu_56_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[18:15]),
        .S(tmp_6_fu_200_p4[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_3_fu_56_reg[24]_i_1 
       (.CI(\i_3_fu_56_reg[20]_i_1_n_4 ),
        .CO({\i_3_fu_56_reg[24]_i_1_n_4 ,\i_3_fu_56_reg[24]_i_1_n_5 ,\i_3_fu_56_reg[24]_i_1_n_6 ,\i_3_fu_56_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[22:19]),
        .S(tmp_6_fu_200_p4[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_3_fu_56_reg[28]_i_1 
       (.CI(\i_3_fu_56_reg[24]_i_1_n_4 ),
        .CO({\i_3_fu_56_reg[28]_i_1_n_4 ,\i_3_fu_56_reg[28]_i_1_n_5 ,\i_3_fu_56_reg[28]_i_1_n_6 ,\i_3_fu_56_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[26:23]),
        .S(tmp_6_fu_200_p4[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_3_fu_56_reg[31]_i_3 
       (.CI(\i_3_fu_56_reg[28]_i_1_n_4 ),
        .CO({\NLW_i_3_fu_56_reg[31]_i_3_CO_UNCONNECTED [3:2],\i_3_fu_56_reg[31]_i_3_n_6 ,\i_3_fu_56_reg[31]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_3_fu_56_reg[31]_i_3_O_UNCONNECTED [3],D[29:27]}),
        .S({1'b0,\i_3_fu_56[31]_i_4_n_4 ,tmp_6_fu_200_p4[28:27]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_3_fu_56_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_3_fu_56_reg[4]_i_1_n_4 ,\i_3_fu_56_reg[4]_i_1_n_5 ,\i_3_fu_56_reg[4]_i_1_n_6 ,\i_3_fu_56_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({D[2:0],\NLW_i_3_fu_56_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\i_3_fu_56[4]_i_2_n_4 ,\i_3_fu_56[4]_i_3_n_4 ,\i_3_fu_56[4]_i_4_n_4 ,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_3_fu_56_reg[8]_i_1 
       (.CI(\i_3_fu_56_reg[4]_i_1_n_4 ),
        .CO({\i_3_fu_56_reg[8]_i_1_n_4 ,\i_3_fu_56_reg[8]_i_1_n_5 ,\i_3_fu_56_reg[8]_i_1_n_6 ,\i_3_fu_56_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[6:3]),
        .S({tmp_6_fu_200_p4[6:5],\i_3_fu_56[8]_i_4_n_4 ,\i_3_fu_56[8]_i_5_n_4 }));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_10 
       (.I0(colsW2_read_reg_14068[20]),
        .I1(Q[18]),
        .I2(colsW2_read_reg_14068[21]),
        .I3(Q[19]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_11 
       (.I0(colsW2_read_reg_14068[18]),
        .I1(Q[16]),
        .I2(colsW2_read_reg_14068[19]),
        .I3(Q[17]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_12 
       (.I0(colsW2_read_reg_14068[16]),
        .I1(Q[14]),
        .I2(colsW2_read_reg_14068[17]),
        .I3(Q[15]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_14 
       (.I0(colsW2_read_reg_14068[14]),
        .I1(Q[12]),
        .I2(colsW2_read_reg_14068[15]),
        .I3(Q[13]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_15 
       (.I0(colsW2_read_reg_14068[12]),
        .I1(Q[10]),
        .I2(colsW2_read_reg_14068[13]),
        .I3(Q[11]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_16 
       (.I0(colsW2_read_reg_14068[10]),
        .I1(Q[8]),
        .I2(colsW2_read_reg_14068[11]),
        .I3(Q[9]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_17 
       (.I0(colsW2_read_reg_14068[8]),
        .I1(Q[6]),
        .I2(colsW2_read_reg_14068[9]),
        .I3(Q[7]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_18 
       (.I0(colsW2_read_reg_14068[6]),
        .I1(Q[4]),
        .I2(colsW2_read_reg_14068[7]),
        .I3(Q[5]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_19 
       (.I0(colsW2_read_reg_14068[4]),
        .I1(Q[2]),
        .I2(colsW2_read_reg_14068[5]),
        .I3(Q[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_20 
       (.I0(colsW2_read_reg_14068[2]),
        .I1(Q[0]),
        .I2(colsW2_read_reg_14068[3]),
        .I3(Q[1]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_20_n_4 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \icmp_ln141_1_reg_318[0]_i_3 
       (.I0(colsW2_read_reg_14068[30]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I3(Q[28]),
        .O(\icmp_ln141_1_reg_318[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h708F)) 
    \icmp_ln141_1_reg_318[0]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(Q[28]),
        .I3(colsW2_read_reg_14068[30]),
        .O(\icmp_ln141_1_reg_318[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_5 
       (.I0(colsW2_read_reg_14068[28]),
        .I1(Q[26]),
        .I2(colsW2_read_reg_14068[29]),
        .I3(Q[27]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_6 
       (.I0(colsW2_read_reg_14068[26]),
        .I1(Q[24]),
        .I2(colsW2_read_reg_14068[27]),
        .I3(Q[25]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_7 
       (.I0(colsW2_read_reg_14068[24]),
        .I1(Q[22]),
        .I2(colsW2_read_reg_14068[25]),
        .I3(Q[23]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_1_reg_318[0]_i_9 
       (.I0(colsW2_read_reg_14068[22]),
        .I1(Q[20]),
        .I2(colsW2_read_reg_14068[23]),
        .I3(Q[21]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_1_reg_318[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_1_reg_318_reg[0]_i_1 
       (.CI(\icmp_ln141_1_reg_318_reg[0]_i_2_n_4 ),
        .CO({\colsW2_read_reg_14068_reg[30] ,\icmp_ln141_1_reg_318_reg[0]_i_1_n_5 ,\icmp_ln141_1_reg_318_reg[0]_i_1_n_6 ,\icmp_ln141_1_reg_318_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_1_reg_318[0]_i_3_n_4 ,\icmp_ln141_3_reg_338[0]_i_4_n_4 ,\icmp_ln141_3_reg_338[0]_i_5_n_4 ,\icmp_ln141_reg_308[0]_i_4_n_4 }),
        .O(\NLW_icmp_ln141_1_reg_318_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_1_reg_318[0]_i_4_n_4 ,\icmp_ln141_1_reg_318[0]_i_5_n_4 ,\icmp_ln141_1_reg_318[0]_i_6_n_4 ,\icmp_ln141_1_reg_318[0]_i_7_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_1_reg_318_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\icmp_ln141_1_reg_318_reg[0]_i_13_n_4 ,\icmp_ln141_1_reg_318_reg[0]_i_13_n_5 ,\icmp_ln141_1_reg_318_reg[0]_i_13_n_6 ,\icmp_ln141_1_reg_318_reg[0]_i_13_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_3_reg_338[0]_i_25_n_4 ,\icmp_ln141_3_reg_338[0]_i_26_n_4 ,\icmp_ln141_3_reg_338[0]_i_27_n_4 ,colsW2_read_reg_14068[1]}),
        .O(\NLW_icmp_ln141_1_reg_318_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_1_reg_318[0]_i_18_n_4 ,\icmp_ln141_1_reg_318[0]_i_19_n_4 ,\icmp_ln141_1_reg_318[0]_i_20_n_4 ,S}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_1_reg_318_reg[0]_i_2 
       (.CI(\icmp_ln141_1_reg_318_reg[0]_i_8_n_4 ),
        .CO({\icmp_ln141_1_reg_318_reg[0]_i_2_n_4 ,\icmp_ln141_1_reg_318_reg[0]_i_2_n_5 ,\icmp_ln141_1_reg_318_reg[0]_i_2_n_6 ,\icmp_ln141_1_reg_318_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_3_reg_338[0]_i_10_n_4 ,\icmp_ln141_3_reg_338[0]_i_11_n_4 ,\icmp_ln141_3_reg_338[0]_i_12_n_4 ,\icmp_ln141_reg_308[0]_i_10_n_4 }),
        .O(\NLW_icmp_ln141_1_reg_318_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_1_reg_318[0]_i_9_n_4 ,\icmp_ln141_1_reg_318[0]_i_10_n_4 ,\icmp_ln141_1_reg_318[0]_i_11_n_4 ,\icmp_ln141_1_reg_318[0]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_1_reg_318_reg[0]_i_8 
       (.CI(\icmp_ln141_1_reg_318_reg[0]_i_13_n_4 ),
        .CO({\icmp_ln141_1_reg_318_reg[0]_i_8_n_4 ,\icmp_ln141_1_reg_318_reg[0]_i_8_n_5 ,\icmp_ln141_1_reg_318_reg[0]_i_8_n_6 ,\icmp_ln141_1_reg_318_reg[0]_i_8_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_3_reg_338[0]_i_18_n_4 ,\icmp_ln141_3_reg_338[0]_i_19_n_4 ,\icmp_ln141_3_reg_338[0]_i_20_n_4 ,\icmp_ln141_reg_308[0]_i_16_n_4 }),
        .O(\NLW_icmp_ln141_1_reg_318_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_1_reg_318[0]_i_14_n_4 ,\icmp_ln141_1_reg_318[0]_i_15_n_4 ,\icmp_ln141_1_reg_318[0]_i_16_n_4 ,\icmp_ln141_1_reg_318[0]_i_17_n_4 }));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_10 
       (.I0(colsW2_read_reg_14068[20]),
        .I1(Q[18]),
        .I2(colsW2_read_reg_14068[21]),
        .I3(Q[19]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_11 
       (.I0(colsW2_read_reg_14068[18]),
        .I1(Q[16]),
        .I2(colsW2_read_reg_14068[19]),
        .I3(Q[17]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_12 
       (.I0(colsW2_read_reg_14068[16]),
        .I1(Q[14]),
        .I2(colsW2_read_reg_14068[17]),
        .I3(Q[15]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_14 
       (.I0(colsW2_read_reg_14068[14]),
        .I1(Q[12]),
        .I2(colsW2_read_reg_14068[15]),
        .I3(Q[13]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_15 
       (.I0(colsW2_read_reg_14068[12]),
        .I1(Q[10]),
        .I2(colsW2_read_reg_14068[13]),
        .I3(Q[11]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_16 
       (.I0(colsW2_read_reg_14068[10]),
        .I1(Q[8]),
        .I2(colsW2_read_reg_14068[11]),
        .I3(Q[9]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_17 
       (.I0(colsW2_read_reg_14068[8]),
        .I1(Q[6]),
        .I2(colsW2_read_reg_14068[9]),
        .I3(Q[7]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_19 
       (.I0(colsW2_read_reg_14068[6]),
        .I1(Q[4]),
        .I2(colsW2_read_reg_14068[7]),
        .I3(Q[5]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_20 
       (.I0(colsW2_read_reg_14068[4]),
        .I1(Q[2]),
        .I2(colsW2_read_reg_14068[5]),
        .I3(Q[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_21 
       (.I0(colsW2_read_reg_14068[2]),
        .I1(Q[0]),
        .I2(colsW2_read_reg_14068[3]),
        .I3(Q[1]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_21_n_4 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \icmp_ln141_2_reg_328[0]_i_3 
       (.I0(colsW2_read_reg_14068[30]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I3(Q[28]),
        .O(\icmp_ln141_2_reg_328[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h708F)) 
    \icmp_ln141_2_reg_328[0]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(Q[28]),
        .I3(colsW2_read_reg_14068[30]),
        .O(\icmp_ln141_2_reg_328[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_5 
       (.I0(colsW2_read_reg_14068[28]),
        .I1(Q[26]),
        .I2(colsW2_read_reg_14068[29]),
        .I3(Q[27]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_6 
       (.I0(colsW2_read_reg_14068[26]),
        .I1(Q[24]),
        .I2(colsW2_read_reg_14068[27]),
        .I3(Q[25]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_7 
       (.I0(colsW2_read_reg_14068[24]),
        .I1(Q[22]),
        .I2(colsW2_read_reg_14068[25]),
        .I3(Q[23]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_2_reg_328[0]_i_9 
       (.I0(colsW2_read_reg_14068[22]),
        .I1(Q[20]),
        .I2(colsW2_read_reg_14068[23]),
        .I3(Q[21]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_2_reg_328[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_2_reg_328_reg[0]_i_1 
       (.CI(\icmp_ln141_2_reg_328_reg[0]_i_2_n_4 ),
        .CO({\colsW2_read_reg_14068_reg[30]_1 ,\icmp_ln141_2_reg_328_reg[0]_i_1_n_5 ,\icmp_ln141_2_reg_328_reg[0]_i_1_n_6 ,\icmp_ln141_2_reg_328_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_2_reg_328[0]_i_3_n_4 ,\icmp_ln141_3_reg_338[0]_i_4_n_4 ,\icmp_ln141_3_reg_338[0]_i_5_n_4 ,\icmp_ln141_reg_308[0]_i_4_n_4 }),
        .O(\NLW_icmp_ln141_2_reg_328_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_2_reg_328[0]_i_4_n_4 ,\icmp_ln141_2_reg_328[0]_i_5_n_4 ,\icmp_ln141_2_reg_328[0]_i_6_n_4 ,\icmp_ln141_2_reg_328[0]_i_7_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_2_reg_328_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\icmp_ln141_2_reg_328_reg[0]_i_13_n_4 ,\icmp_ln141_2_reg_328_reg[0]_i_13_n_5 ,\icmp_ln141_2_reg_328_reg[0]_i_13_n_6 ,\icmp_ln141_2_reg_328_reg[0]_i_13_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_3_reg_338[0]_i_25_n_4 ,\icmp_ln141_3_reg_338[0]_i_26_n_4 ,\icmp_ln141_3_reg_338[0]_i_27_n_4 ,DI}),
        .O(\NLW_icmp_ln141_2_reg_328_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_2_reg_328[0]_i_19_n_4 ,\icmp_ln141_2_reg_328[0]_i_20_n_4 ,\icmp_ln141_2_reg_328[0]_i_21_n_4 ,\icmp_ln141_2_reg_328_reg[0]_i_8_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_2_reg_328_reg[0]_i_2 
       (.CI(\icmp_ln141_2_reg_328_reg[0]_i_8_n_4 ),
        .CO({\icmp_ln141_2_reg_328_reg[0]_i_2_n_4 ,\icmp_ln141_2_reg_328_reg[0]_i_2_n_5 ,\icmp_ln141_2_reg_328_reg[0]_i_2_n_6 ,\icmp_ln141_2_reg_328_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_3_reg_338[0]_i_10_n_4 ,\icmp_ln141_3_reg_338[0]_i_11_n_4 ,\icmp_ln141_3_reg_338[0]_i_12_n_4 ,\icmp_ln141_reg_308[0]_i_10_n_4 }),
        .O(\NLW_icmp_ln141_2_reg_328_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_2_reg_328[0]_i_9_n_4 ,\icmp_ln141_2_reg_328[0]_i_10_n_4 ,\icmp_ln141_2_reg_328[0]_i_11_n_4 ,\icmp_ln141_2_reg_328[0]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_2_reg_328_reg[0]_i_8 
       (.CI(\icmp_ln141_2_reg_328_reg[0]_i_13_n_4 ),
        .CO({\icmp_ln141_2_reg_328_reg[0]_i_8_n_4 ,\icmp_ln141_2_reg_328_reg[0]_i_8_n_5 ,\icmp_ln141_2_reg_328_reg[0]_i_8_n_6 ,\icmp_ln141_2_reg_328_reg[0]_i_8_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_3_reg_338[0]_i_18_n_4 ,\icmp_ln141_3_reg_338[0]_i_19_n_4 ,\icmp_ln141_3_reg_338[0]_i_20_n_4 ,\icmp_ln141_reg_308[0]_i_16_n_4 }),
        .O(\NLW_icmp_ln141_2_reg_328_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_2_reg_328[0]_i_14_n_4 ,\icmp_ln141_2_reg_328[0]_i_15_n_4 ,\icmp_ln141_2_reg_328[0]_i_16_n_4 ,\icmp_ln141_2_reg_328[0]_i_17_n_4 }));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_3_reg_338[0]_i_10 
       (.I0(colsW2_read_reg_14068[22]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[23]),
        .O(\icmp_ln141_3_reg_338[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_3_reg_338[0]_i_11 
       (.I0(colsW2_read_reg_14068[20]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[21]),
        .O(\icmp_ln141_3_reg_338[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_3_reg_338[0]_i_12 
       (.I0(colsW2_read_reg_14068[18]),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[19]),
        .O(\icmp_ln141_3_reg_338[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_13 
       (.I0(colsW2_read_reg_14068[24]),
        .I1(Q[22]),
        .I2(colsW2_read_reg_14068[25]),
        .I3(Q[23]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_14 
       (.I0(colsW2_read_reg_14068[22]),
        .I1(Q[20]),
        .I2(colsW2_read_reg_14068[23]),
        .I3(Q[21]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_15 
       (.I0(colsW2_read_reg_14068[20]),
        .I1(Q[18]),
        .I2(colsW2_read_reg_14068[21]),
        .I3(Q[19]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_16 
       (.I0(colsW2_read_reg_14068[18]),
        .I1(Q[16]),
        .I2(colsW2_read_reg_14068[19]),
        .I3(Q[17]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_3_reg_338[0]_i_18 
       (.I0(colsW2_read_reg_14068[14]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[15]),
        .O(\icmp_ln141_3_reg_338[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_3_reg_338[0]_i_19 
       (.I0(colsW2_read_reg_14068[12]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[13]),
        .O(\icmp_ln141_3_reg_338[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_3_reg_338[0]_i_20 
       (.I0(colsW2_read_reg_14068[10]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[11]),
        .O(\icmp_ln141_3_reg_338[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_21 
       (.I0(colsW2_read_reg_14068[16]),
        .I1(Q[14]),
        .I2(colsW2_read_reg_14068[17]),
        .I3(Q[15]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_22 
       (.I0(colsW2_read_reg_14068[14]),
        .I1(Q[12]),
        .I2(colsW2_read_reg_14068[15]),
        .I3(Q[13]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_23 
       (.I0(colsW2_read_reg_14068[12]),
        .I1(Q[10]),
        .I2(colsW2_read_reg_14068[13]),
        .I3(Q[11]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_24 
       (.I0(colsW2_read_reg_14068[10]),
        .I1(Q[8]),
        .I2(colsW2_read_reg_14068[11]),
        .I3(Q[9]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_3_reg_338[0]_i_25 
       (.I0(colsW2_read_reg_14068[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[7]),
        .O(\icmp_ln141_3_reg_338[0]_i_25_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_3_reg_338[0]_i_26 
       (.I0(colsW2_read_reg_14068[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[5]),
        .O(\icmp_ln141_3_reg_338[0]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_3_reg_338[0]_i_27 
       (.I0(colsW2_read_reg_14068[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[3]),
        .O(\icmp_ln141_3_reg_338[0]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_28 
       (.I0(colsW2_read_reg_14068[8]),
        .I1(Q[6]),
        .I2(colsW2_read_reg_14068[9]),
        .I3(Q[7]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_29 
       (.I0(colsW2_read_reg_14068[6]),
        .I1(Q[4]),
        .I2(colsW2_read_reg_14068[7]),
        .I3(Q[5]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_29_n_4 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \icmp_ln141_3_reg_338[0]_i_3 
       (.I0(colsW2_read_reg_14068[30]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I3(Q[28]),
        .O(\icmp_ln141_3_reg_338[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_30 
       (.I0(colsW2_read_reg_14068[4]),
        .I1(Q[2]),
        .I2(colsW2_read_reg_14068[5]),
        .I3(Q[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_30_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_31 
       (.I0(colsW2_read_reg_14068[2]),
        .I1(Q[0]),
        .I2(colsW2_read_reg_14068[3]),
        .I3(Q[1]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_31_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_3_reg_338[0]_i_4 
       (.I0(colsW2_read_reg_14068[28]),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[29]),
        .O(\icmp_ln141_3_reg_338[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_3_reg_338[0]_i_5 
       (.I0(colsW2_read_reg_14068[26]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[27]),
        .O(\icmp_ln141_3_reg_338[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h708F)) 
    \icmp_ln141_3_reg_338[0]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(Q[28]),
        .I3(colsW2_read_reg_14068[30]),
        .O(\icmp_ln141_3_reg_338[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_7 
       (.I0(colsW2_read_reg_14068[28]),
        .I1(Q[26]),
        .I2(colsW2_read_reg_14068[29]),
        .I3(Q[27]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_3_reg_338[0]_i_8 
       (.I0(colsW2_read_reg_14068[26]),
        .I1(Q[24]),
        .I2(colsW2_read_reg_14068[27]),
        .I3(Q[25]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_3_reg_338[0]_i_8_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_3_reg_338_reg[0]_i_1 
       (.CI(\icmp_ln141_3_reg_338_reg[0]_i_2_n_4 ),
        .CO({\NLW_icmp_ln141_3_reg_338_reg[0]_i_1_CO_UNCONNECTED [3],\colsW2_read_reg_14068_reg[30]_0 ,\icmp_ln141_3_reg_338_reg[0]_i_1_n_6 ,\icmp_ln141_3_reg_338_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\icmp_ln141_3_reg_338[0]_i_3_n_4 ,\icmp_ln141_3_reg_338[0]_i_4_n_4 ,\icmp_ln141_3_reg_338[0]_i_5_n_4 }),
        .O(\NLW_icmp_ln141_3_reg_338_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln141_3_reg_338[0]_i_6_n_4 ,\icmp_ln141_3_reg_338[0]_i_7_n_4 ,\icmp_ln141_3_reg_338[0]_i_8_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_3_reg_338_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\icmp_ln141_3_reg_338_reg[0]_i_17_n_4 ,\icmp_ln141_3_reg_338_reg[0]_i_17_n_5 ,\icmp_ln141_3_reg_338_reg[0]_i_17_n_6 ,\icmp_ln141_3_reg_338_reg[0]_i_17_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_reg_308[0]_i_16_n_4 ,\icmp_ln141_3_reg_338[0]_i_25_n_4 ,\icmp_ln141_3_reg_338[0]_i_26_n_4 ,\icmp_ln141_3_reg_338[0]_i_27_n_4 }),
        .O(\NLW_icmp_ln141_3_reg_338_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_3_reg_338[0]_i_28_n_4 ,\icmp_ln141_3_reg_338[0]_i_29_n_4 ,\icmp_ln141_3_reg_338[0]_i_30_n_4 ,\icmp_ln141_3_reg_338[0]_i_31_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_3_reg_338_reg[0]_i_2 
       (.CI(\icmp_ln141_3_reg_338_reg[0]_i_9_n_4 ),
        .CO({\icmp_ln141_3_reg_338_reg[0]_i_2_n_4 ,\icmp_ln141_3_reg_338_reg[0]_i_2_n_5 ,\icmp_ln141_3_reg_338_reg[0]_i_2_n_6 ,\icmp_ln141_3_reg_338_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_reg_308[0]_i_4_n_4 ,\icmp_ln141_3_reg_338[0]_i_10_n_4 ,\icmp_ln141_3_reg_338[0]_i_11_n_4 ,\icmp_ln141_3_reg_338[0]_i_12_n_4 }),
        .O(\NLW_icmp_ln141_3_reg_338_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_3_reg_338[0]_i_13_n_4 ,\icmp_ln141_3_reg_338[0]_i_14_n_4 ,\icmp_ln141_3_reg_338[0]_i_15_n_4 ,\icmp_ln141_3_reg_338[0]_i_16_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_3_reg_338_reg[0]_i_9 
       (.CI(\icmp_ln141_3_reg_338_reg[0]_i_17_n_4 ),
        .CO({\icmp_ln141_3_reg_338_reg[0]_i_9_n_4 ,\icmp_ln141_3_reg_338_reg[0]_i_9_n_5 ,\icmp_ln141_3_reg_338_reg[0]_i_9_n_6 ,\icmp_ln141_3_reg_338_reg[0]_i_9_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_reg_308[0]_i_10_n_4 ,\icmp_ln141_3_reg_338[0]_i_18_n_4 ,\icmp_ln141_3_reg_338[0]_i_19_n_4 ,\icmp_ln141_3_reg_338[0]_i_20_n_4 }),
        .O(\NLW_icmp_ln141_3_reg_338_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_3_reg_338[0]_i_21_n_4 ,\icmp_ln141_3_reg_338[0]_i_22_n_4 ,\icmp_ln141_3_reg_338[0]_i_23_n_4 ,\icmp_ln141_3_reg_338[0]_i_24_n_4 }));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_reg_308[0]_i_10 
       (.I0(colsW2_read_reg_14068[16]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[17]),
        .O(\icmp_ln141_reg_308[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_11 
       (.I0(colsW2_read_reg_14068[22]),
        .I1(Q[20]),
        .I2(colsW2_read_reg_14068[23]),
        .I3(Q[21]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_12 
       (.I0(colsW2_read_reg_14068[20]),
        .I1(Q[18]),
        .I2(colsW2_read_reg_14068[21]),
        .I3(Q[19]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_13 
       (.I0(colsW2_read_reg_14068[18]),
        .I1(Q[16]),
        .I2(colsW2_read_reg_14068[19]),
        .I3(Q[17]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_14 
       (.I0(colsW2_read_reg_14068[16]),
        .I1(Q[14]),
        .I2(colsW2_read_reg_14068[17]),
        .I3(Q[15]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_reg_308[0]_i_16 
       (.I0(colsW2_read_reg_14068[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[9]),
        .O(\icmp_ln141_reg_308[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_17 
       (.I0(colsW2_read_reg_14068[14]),
        .I1(Q[12]),
        .I2(colsW2_read_reg_14068[15]),
        .I3(Q[13]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_18 
       (.I0(colsW2_read_reg_14068[12]),
        .I1(Q[10]),
        .I2(colsW2_read_reg_14068[13]),
        .I3(Q[11]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_19 
       (.I0(colsW2_read_reg_14068[10]),
        .I1(Q[8]),
        .I2(colsW2_read_reg_14068[11]),
        .I3(Q[9]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_20 
       (.I0(colsW2_read_reg_14068[8]),
        .I1(Q[6]),
        .I2(colsW2_read_reg_14068[9]),
        .I3(Q[7]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_22 
       (.I0(colsW2_read_reg_14068[6]),
        .I1(Q[4]),
        .I2(colsW2_read_reg_14068[7]),
        .I3(Q[5]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_23 
       (.I0(colsW2_read_reg_14068[4]),
        .I1(Q[2]),
        .I2(colsW2_read_reg_14068[5]),
        .I3(Q[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_24 
       (.I0(colsW2_read_reg_14068[2]),
        .I1(Q[0]),
        .I2(colsW2_read_reg_14068[3]),
        .I3(Q[1]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_24_n_4 ));
  LUT5 #(
    .INIT(32'hC000C444)) 
    \icmp_ln141_reg_308[0]_i_3 
       (.I0(Q[28]),
        .I1(colsW2_read_reg_14068[30]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(Q[29]),
        .O(\icmp_ln141_reg_308[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \icmp_ln141_reg_308[0]_i_4 
       (.I0(colsW2_read_reg_14068[24]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(colsW2_read_reg_14068[25]),
        .O(\icmp_ln141_reg_308[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h50005999)) 
    \icmp_ln141_reg_308[0]_i_5 
       (.I0(colsW2_read_reg_14068[30]),
        .I1(Q[28]),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I4(Q[29]),
        .O(\icmp_ln141_reg_308[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_6 
       (.I0(colsW2_read_reg_14068[28]),
        .I1(Q[26]),
        .I2(colsW2_read_reg_14068[29]),
        .I3(Q[27]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_7 
       (.I0(colsW2_read_reg_14068[26]),
        .I1(Q[24]),
        .I2(colsW2_read_reg_14068[27]),
        .I3(Q[25]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \icmp_ln141_reg_308[0]_i_8 
       (.I0(colsW2_read_reg_14068[24]),
        .I1(Q[22]),
        .I2(colsW2_read_reg_14068[25]),
        .I3(Q[23]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\icmp_ln141_reg_308[0]_i_8_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_reg_308_reg[0]_i_1 
       (.CI(\icmp_ln141_reg_308_reg[0]_i_2_n_4 ),
        .CO({CO,\icmp_ln141_reg_308_reg[0]_i_1_n_5 ,\icmp_ln141_reg_308_reg[0]_i_1_n_6 ,\icmp_ln141_reg_308_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_reg_308[0]_i_3_n_4 ,\icmp_ln141_3_reg_338[0]_i_4_n_4 ,\icmp_ln141_3_reg_338[0]_i_5_n_4 ,\icmp_ln141_reg_308[0]_i_4_n_4 }),
        .O(\NLW_icmp_ln141_reg_308_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_reg_308[0]_i_5_n_4 ,\icmp_ln141_reg_308[0]_i_6_n_4 ,\icmp_ln141_reg_308[0]_i_7_n_4 ,\icmp_ln141_reg_308[0]_i_8_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_reg_308_reg[0]_i_15 
       (.CI(1'b0),
        .CO({\icmp_ln141_reg_308_reg[0]_i_15_n_4 ,\icmp_ln141_reg_308_reg[0]_i_15_n_5 ,\icmp_ln141_reg_308_reg[0]_i_15_n_6 ,\icmp_ln141_reg_308_reg[0]_i_15_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_3_reg_338[0]_i_25_n_4 ,\icmp_ln141_3_reg_338[0]_i_26_n_4 ,\icmp_ln141_3_reg_338[0]_i_27_n_4 ,\icmp_ln141_reg_308_reg[0]_i_9_0 }),
        .O(\NLW_icmp_ln141_reg_308_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_reg_308[0]_i_22_n_4 ,\icmp_ln141_reg_308[0]_i_23_n_4 ,\icmp_ln141_reg_308[0]_i_24_n_4 ,\icmp_ln141_reg_308_reg[0]_i_9_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_reg_308_reg[0]_i_2 
       (.CI(\icmp_ln141_reg_308_reg[0]_i_9_n_4 ),
        .CO({\icmp_ln141_reg_308_reg[0]_i_2_n_4 ,\icmp_ln141_reg_308_reg[0]_i_2_n_5 ,\icmp_ln141_reg_308_reg[0]_i_2_n_6 ,\icmp_ln141_reg_308_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_3_reg_338[0]_i_10_n_4 ,\icmp_ln141_3_reg_338[0]_i_11_n_4 ,\icmp_ln141_3_reg_338[0]_i_12_n_4 ,\icmp_ln141_reg_308[0]_i_10_n_4 }),
        .O(\NLW_icmp_ln141_reg_308_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_reg_308[0]_i_11_n_4 ,\icmp_ln141_reg_308[0]_i_12_n_4 ,\icmp_ln141_reg_308[0]_i_13_n_4 ,\icmp_ln141_reg_308[0]_i_14_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln141_reg_308_reg[0]_i_9 
       (.CI(\icmp_ln141_reg_308_reg[0]_i_15_n_4 ),
        .CO({\icmp_ln141_reg_308_reg[0]_i_9_n_4 ,\icmp_ln141_reg_308_reg[0]_i_9_n_5 ,\icmp_ln141_reg_308_reg[0]_i_9_n_6 ,\icmp_ln141_reg_308_reg[0]_i_9_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln141_3_reg_338[0]_i_18_n_4 ,\icmp_ln141_3_reg_338[0]_i_19_n_4 ,\icmp_ln141_3_reg_338[0]_i_20_n_4 ,\icmp_ln141_reg_308[0]_i_16_n_4 }),
        .O(\NLW_icmp_ln141_reg_308_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_reg_308[0]_i_17_n_4 ,\icmp_ln141_reg_308[0]_i_18_n_4 ,\icmp_ln141_reg_308[0]_i_19_n_4 ,\icmp_ln141_reg_308[0]_i_20_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \layer2_activations_4_addr_reg_322[4]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .O(ap_loop_init));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_10__0
       (.I0(Q[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_11__0
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_12__0
       (.I0(Q[0]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_8
       (.I0(Q[4]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_9__0
       (.I0(Q[3]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[3]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_9
   (ADDRARDADDR,
    D,
    \colsW1_read_reg_14076_reg[30] ,
    \ap_CS_fsm_reg[17] ,
    \i_2_fu_550_reg[7] ,
    SR,
    E,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0,
    ap_sig_allocacmp_i,
    ap_clk,
    ap_rst_n_inv,
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[19] ,
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0,
    zext_ln51_reg_14912,
    colsW1_read_reg_14076,
    ap_rst_n);
  output [5:0]ADDRARDADDR;
  output [1:0]D;
  output [0:0]\colsW1_read_reg_14076_reg[30] ;
  output \ap_CS_fsm_reg[17] ;
  output [7:0]\i_2_fu_550_reg[7] ;
  output [0:0]SR;
  output [0:0]E;
  output [5:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0;
  output [0:0]ap_sig_allocacmp_i;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg;
  input [7:0]Q;
  input [3:0]\ap_CS_fsm_reg[19] ;
  input [5:0]grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0;
  input [5:0]zext_ln51_reg_14912;
  input [31:0]colsW1_read_reg_14076;
  input ap_rst_n;

  wire [5:0]ADDRARDADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[17] ;
  wire [3:0]\ap_CS_fsm_reg[19] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_4;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_i;
  wire [31:0]colsW1_read_reg_14076;
  wire [0:0]\colsW1_read_reg_14076_reg[30] ;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0;
  wire \i_2_fu_550[6]_i_2_n_4 ;
  wire \i_2_fu_550[7]_i_11_n_4 ;
  wire \i_2_fu_550[7]_i_12_n_4 ;
  wire \i_2_fu_550[7]_i_13_n_4 ;
  wire \i_2_fu_550[7]_i_14_n_4 ;
  wire \i_2_fu_550[7]_i_15_n_4 ;
  wire \i_2_fu_550[7]_i_16_n_4 ;
  wire \i_2_fu_550[7]_i_17_n_4 ;
  wire \i_2_fu_550[7]_i_18_n_4 ;
  wire \i_2_fu_550[7]_i_19_n_4 ;
  wire \i_2_fu_550[7]_i_5_n_4 ;
  wire \i_2_fu_550[7]_i_7_n_4 ;
  wire \i_2_fu_550[7]_i_8_n_4 ;
  wire \i_2_fu_550[7]_i_9_n_4 ;
  wire [7:0]\i_2_fu_550_reg[7] ;
  wire \i_2_fu_550_reg[7]_i_10_n_4 ;
  wire \i_2_fu_550_reg[7]_i_10_n_5 ;
  wire \i_2_fu_550_reg[7]_i_10_n_6 ;
  wire \i_2_fu_550_reg[7]_i_10_n_7 ;
  wire \i_2_fu_550_reg[7]_i_4_n_6 ;
  wire \i_2_fu_550_reg[7]_i_4_n_7 ;
  wire \i_2_fu_550_reg[7]_i_6_n_4 ;
  wire \i_2_fu_550_reg[7]_i_6_n_5 ;
  wire \i_2_fu_550_reg[7]_i_6_n_6 ;
  wire \i_2_fu_550_reg[7]_i_6_n_7 ;
  wire icmp_ln126_fu_2006_p2;
  wire \icmp_ln51_reg_14888[0]_i_10_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_12_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_13_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_14_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_15_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_16_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_17_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_18_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_19_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_21_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_22_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_23_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_24_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_25_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_26_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_27_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_28_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_29_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_30_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_31_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_32_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_33_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_34_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_35_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_36_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_3_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_4_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_5_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_6_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_7_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_8_n_4 ;
  wire \icmp_ln51_reg_14888[0]_i_9_n_4 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_11_n_4 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_11_n_5 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_11_n_6 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_11_n_7 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_1_n_5 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_1_n_6 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_1_n_7 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_20_n_4 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_20_n_5 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_20_n_6 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_20_n_7 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_2_n_4 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_2_n_5 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_2_n_6 ;
  wire \icmp_ln51_reg_14888_reg[0]_i_2_n_7 ;
  wire ram_reg_i_48_n_4;
  wire [5:0]zext_ln51_reg_14912;
  wire [3:0]\NLW_i_2_fu_550_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_i_2_fu_550_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_i_2_fu_550_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_i_2_fu_550_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_reg_14888_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_reg_14888_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_reg_14888_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln51_reg_14888_reg[0]_i_20_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hAAAEEEAE)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(\ap_CS_fsm_reg[19] [2]),
        .I1(\ap_CS_fsm_reg[19] [3]),
        .I2(ap_done_cache),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .I4(icmp_ln126_fu_2006_p2),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h7477744444444444)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(\colsW1_read_reg_14076_reg[30] ),
        .I1(\ap_CS_fsm_reg[19] [0]),
        .I2(icmp_ln126_fu_2006_p2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[19] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__1
       (.I0(icmp_ln126_fu_2006_p2),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hBBF3)) 
    ap_loop_init_int_i_1__1
       (.I0(icmp_ln126_fu_2006_p2),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .O(ap_loop_init_int_i_1__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[19] [2]),
        .I1(icmp_ln126_fu_2006_p2),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .O(\ap_CS_fsm_reg[17] ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_2_fu_550[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\i_2_fu_550_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_2_fu_550[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .O(\i_2_fu_550_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \i_2_fu_550[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .O(\i_2_fu_550_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \i_2_fu_550[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(Q[1]),
        .O(\i_2_fu_550_reg[7] [3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \i_2_fu_550[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(ram_reg_i_48_n_4),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\i_2_fu_550_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \i_2_fu_550[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[5]),
        .I2(\i_2_fu_550[6]_i_2_n_4 ),
        .I3(Q[4]),
        .O(\i_2_fu_550_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \i_2_fu_550[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\i_2_fu_550[6]_i_2_n_4 ),
        .I3(Q[5]),
        .I4(ap_loop_init_int),
        .O(\i_2_fu_550_reg[7] [6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \i_2_fu_550[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[1]),
        .O(\i_2_fu_550[6]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_2_fu_550[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(icmp_ln126_fu_2006_p2),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .O(SR));
  LUT3 #(
    .INIT(8'h01)) 
    \i_2_fu_550[7]_i_11 
       (.I0(colsW1_read_reg_14076[22]),
        .I1(colsW1_read_reg_14076[21]),
        .I2(colsW1_read_reg_14076[23]),
        .O(\i_2_fu_550[7]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_2_fu_550[7]_i_12 
       (.I0(colsW1_read_reg_14076[19]),
        .I1(colsW1_read_reg_14076[18]),
        .I2(colsW1_read_reg_14076[20]),
        .O(\i_2_fu_550[7]_i_12_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_2_fu_550[7]_i_13 
       (.I0(colsW1_read_reg_14076[16]),
        .I1(colsW1_read_reg_14076[15]),
        .I2(colsW1_read_reg_14076[17]),
        .O(\i_2_fu_550[7]_i_13_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_2_fu_550[7]_i_14 
       (.I0(colsW1_read_reg_14076[13]),
        .I1(colsW1_read_reg_14076[12]),
        .I2(colsW1_read_reg_14076[14]),
        .O(\i_2_fu_550[7]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_2_fu_550[7]_i_15 
       (.I0(colsW1_read_reg_14076[10]),
        .I1(colsW1_read_reg_14076[9]),
        .I2(colsW1_read_reg_14076[11]),
        .O(\i_2_fu_550[7]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h0000090005050009)) 
    \i_2_fu_550[7]_i_16 
       (.I0(colsW1_read_reg_14076[7]),
        .I1(Q[7]),
        .I2(colsW1_read_reg_14076[8]),
        .I3(Q[6]),
        .I4(ram_reg_i_48_n_4),
        .I5(colsW1_read_reg_14076[6]),
        .O(\i_2_fu_550[7]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \i_2_fu_550[7]_i_17 
       (.I0(\i_2_fu_550[7]_i_19_n_4 ),
        .I1(colsW1_read_reg_14076[3]),
        .I2(colsW1_read_reg_14076[4]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[3]),
        .I4(colsW1_read_reg_14076[5]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[4]),
        .O(\i_2_fu_550[7]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \i_2_fu_550[7]_i_18 
       (.I0(ap_sig_allocacmp_i),
        .I1(colsW1_read_reg_14076[0]),
        .I2(colsW1_read_reg_14076[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[0]),
        .I4(colsW1_read_reg_14076[2]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[1]),
        .O(\i_2_fu_550[7]_i_18_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \i_2_fu_550[7]_i_19 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .I2(Q[3]),
        .O(\i_2_fu_550[7]_i_19_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_2_fu_550[7]_i_2 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .I1(icmp_ln126_fu_2006_p2),
        .O(E));
  LUT5 #(
    .INIT(32'h12222222)) 
    \i_2_fu_550[7]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(Q[5]),
        .I3(\i_2_fu_550[7]_i_5_n_4 ),
        .I4(Q[6]),
        .O(\i_2_fu_550_reg[7] [7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \i_2_fu_550[7]_i_5 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(ram_reg_i_48_n_4),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\i_2_fu_550[7]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_fu_550[7]_i_7 
       (.I0(colsW1_read_reg_14076[30]),
        .O(\i_2_fu_550[7]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_2_fu_550[7]_i_8 
       (.I0(colsW1_read_reg_14076[28]),
        .I1(colsW1_read_reg_14076[27]),
        .I2(colsW1_read_reg_14076[29]),
        .O(\i_2_fu_550[7]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_2_fu_550[7]_i_9 
       (.I0(colsW1_read_reg_14076[25]),
        .I1(colsW1_read_reg_14076[24]),
        .I2(colsW1_read_reg_14076[26]),
        .O(\i_2_fu_550[7]_i_9_n_4 ));
  CARRY4 \i_2_fu_550_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\i_2_fu_550_reg[7]_i_10_n_4 ,\i_2_fu_550_reg[7]_i_10_n_5 ,\i_2_fu_550_reg[7]_i_10_n_6 ,\i_2_fu_550_reg[7]_i_10_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_2_fu_550_reg[7]_i_10_O_UNCONNECTED [3:0]),
        .S({\i_2_fu_550[7]_i_15_n_4 ,\i_2_fu_550[7]_i_16_n_4 ,\i_2_fu_550[7]_i_17_n_4 ,\i_2_fu_550[7]_i_18_n_4 }));
  CARRY4 \i_2_fu_550_reg[7]_i_4 
       (.CI(\i_2_fu_550_reg[7]_i_6_n_4 ),
        .CO({\NLW_i_2_fu_550_reg[7]_i_4_CO_UNCONNECTED [3],icmp_ln126_fu_2006_p2,\i_2_fu_550_reg[7]_i_4_n_6 ,\i_2_fu_550_reg[7]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_2_fu_550_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\i_2_fu_550[7]_i_7_n_4 ,\i_2_fu_550[7]_i_8_n_4 ,\i_2_fu_550[7]_i_9_n_4 }));
  CARRY4 \i_2_fu_550_reg[7]_i_6 
       (.CI(\i_2_fu_550_reg[7]_i_10_n_4 ),
        .CO({\i_2_fu_550_reg[7]_i_6_n_4 ,\i_2_fu_550_reg[7]_i_6_n_5 ,\i_2_fu_550_reg[7]_i_6_n_6 ,\i_2_fu_550_reg[7]_i_6_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_2_fu_550_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\i_2_fu_550[7]_i_11_n_4 ,\i_2_fu_550[7]_i_12_n_4 ,\i_2_fu_550[7]_i_13_n_4 ,\i_2_fu_550[7]_i_14_n_4 }));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_10 
       (.I0(colsW1_read_reg_14076[24]),
        .I1(colsW1_read_reg_14076[25]),
        .O(\icmp_ln51_reg_14888[0]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_12 
       (.I0(colsW1_read_reg_14076[22]),
        .I1(colsW1_read_reg_14076[23]),
        .O(\icmp_ln51_reg_14888[0]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_13 
       (.I0(colsW1_read_reg_14076[20]),
        .I1(colsW1_read_reg_14076[21]),
        .O(\icmp_ln51_reg_14888[0]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_14 
       (.I0(colsW1_read_reg_14076[18]),
        .I1(colsW1_read_reg_14076[19]),
        .O(\icmp_ln51_reg_14888[0]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_15 
       (.I0(colsW1_read_reg_14076[16]),
        .I1(colsW1_read_reg_14076[17]),
        .O(\icmp_ln51_reg_14888[0]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_16 
       (.I0(colsW1_read_reg_14076[22]),
        .I1(colsW1_read_reg_14076[23]),
        .O(\icmp_ln51_reg_14888[0]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_17 
       (.I0(colsW1_read_reg_14076[20]),
        .I1(colsW1_read_reg_14076[21]),
        .O(\icmp_ln51_reg_14888[0]_i_17_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_18 
       (.I0(colsW1_read_reg_14076[18]),
        .I1(colsW1_read_reg_14076[19]),
        .O(\icmp_ln51_reg_14888[0]_i_18_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_19 
       (.I0(colsW1_read_reg_14076[16]),
        .I1(colsW1_read_reg_14076[17]),
        .O(\icmp_ln51_reg_14888[0]_i_19_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_21 
       (.I0(colsW1_read_reg_14076[14]),
        .I1(colsW1_read_reg_14076[15]),
        .O(\icmp_ln51_reg_14888[0]_i_21_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_22 
       (.I0(colsW1_read_reg_14076[12]),
        .I1(colsW1_read_reg_14076[13]),
        .O(\icmp_ln51_reg_14888[0]_i_22_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_23 
       (.I0(colsW1_read_reg_14076[10]),
        .I1(colsW1_read_reg_14076[11]),
        .O(\icmp_ln51_reg_14888[0]_i_23_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_24 
       (.I0(colsW1_read_reg_14076[8]),
        .I1(colsW1_read_reg_14076[9]),
        .O(\icmp_ln51_reg_14888[0]_i_24_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_25 
       (.I0(colsW1_read_reg_14076[14]),
        .I1(colsW1_read_reg_14076[15]),
        .O(\icmp_ln51_reg_14888[0]_i_25_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_26 
       (.I0(colsW1_read_reg_14076[12]),
        .I1(colsW1_read_reg_14076[13]),
        .O(\icmp_ln51_reg_14888[0]_i_26_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_27 
       (.I0(colsW1_read_reg_14076[10]),
        .I1(colsW1_read_reg_14076[11]),
        .O(\icmp_ln51_reg_14888[0]_i_27_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_28 
       (.I0(colsW1_read_reg_14076[8]),
        .I1(colsW1_read_reg_14076[9]),
        .O(\icmp_ln51_reg_14888[0]_i_28_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_29 
       (.I0(colsW1_read_reg_14076[6]),
        .I1(colsW1_read_reg_14076[7]),
        .O(\icmp_ln51_reg_14888[0]_i_29_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln51_reg_14888[0]_i_3 
       (.I0(colsW1_read_reg_14076[30]),
        .I1(colsW1_read_reg_14076[31]),
        .O(\icmp_ln51_reg_14888[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_30 
       (.I0(colsW1_read_reg_14076[4]),
        .I1(colsW1_read_reg_14076[5]),
        .O(\icmp_ln51_reg_14888[0]_i_30_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_31 
       (.I0(colsW1_read_reg_14076[2]),
        .I1(colsW1_read_reg_14076[3]),
        .O(\icmp_ln51_reg_14888[0]_i_31_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_32 
       (.I0(colsW1_read_reg_14076[0]),
        .I1(colsW1_read_reg_14076[1]),
        .O(\icmp_ln51_reg_14888[0]_i_32_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_33 
       (.I0(colsW1_read_reg_14076[6]),
        .I1(colsW1_read_reg_14076[7]),
        .O(\icmp_ln51_reg_14888[0]_i_33_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_34 
       (.I0(colsW1_read_reg_14076[4]),
        .I1(colsW1_read_reg_14076[5]),
        .O(\icmp_ln51_reg_14888[0]_i_34_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_35 
       (.I0(colsW1_read_reg_14076[2]),
        .I1(colsW1_read_reg_14076[3]),
        .O(\icmp_ln51_reg_14888[0]_i_35_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_36 
       (.I0(colsW1_read_reg_14076[0]),
        .I1(colsW1_read_reg_14076[1]),
        .O(\icmp_ln51_reg_14888[0]_i_36_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_4 
       (.I0(colsW1_read_reg_14076[28]),
        .I1(colsW1_read_reg_14076[29]),
        .O(\icmp_ln51_reg_14888[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_5 
       (.I0(colsW1_read_reg_14076[26]),
        .I1(colsW1_read_reg_14076[27]),
        .O(\icmp_ln51_reg_14888[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_14888[0]_i_6 
       (.I0(colsW1_read_reg_14076[24]),
        .I1(colsW1_read_reg_14076[25]),
        .O(\icmp_ln51_reg_14888[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_7 
       (.I0(colsW1_read_reg_14076[30]),
        .I1(colsW1_read_reg_14076[31]),
        .O(\icmp_ln51_reg_14888[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_8 
       (.I0(colsW1_read_reg_14076[28]),
        .I1(colsW1_read_reg_14076[29]),
        .O(\icmp_ln51_reg_14888[0]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln51_reg_14888[0]_i_9 
       (.I0(colsW1_read_reg_14076[26]),
        .I1(colsW1_read_reg_14076[27]),
        .O(\icmp_ln51_reg_14888[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_reg_14888_reg[0]_i_1 
       (.CI(\icmp_ln51_reg_14888_reg[0]_i_2_n_4 ),
        .CO({\colsW1_read_reg_14076_reg[30] ,\icmp_ln51_reg_14888_reg[0]_i_1_n_5 ,\icmp_ln51_reg_14888_reg[0]_i_1_n_6 ,\icmp_ln51_reg_14888_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_reg_14888[0]_i_3_n_4 ,\icmp_ln51_reg_14888[0]_i_4_n_4 ,\icmp_ln51_reg_14888[0]_i_5_n_4 ,\icmp_ln51_reg_14888[0]_i_6_n_4 }),
        .O(\NLW_icmp_ln51_reg_14888_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_reg_14888[0]_i_7_n_4 ,\icmp_ln51_reg_14888[0]_i_8_n_4 ,\icmp_ln51_reg_14888[0]_i_9_n_4 ,\icmp_ln51_reg_14888[0]_i_10_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_reg_14888_reg[0]_i_11 
       (.CI(\icmp_ln51_reg_14888_reg[0]_i_20_n_4 ),
        .CO({\icmp_ln51_reg_14888_reg[0]_i_11_n_4 ,\icmp_ln51_reg_14888_reg[0]_i_11_n_5 ,\icmp_ln51_reg_14888_reg[0]_i_11_n_6 ,\icmp_ln51_reg_14888_reg[0]_i_11_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_reg_14888[0]_i_21_n_4 ,\icmp_ln51_reg_14888[0]_i_22_n_4 ,\icmp_ln51_reg_14888[0]_i_23_n_4 ,\icmp_ln51_reg_14888[0]_i_24_n_4 }),
        .O(\NLW_icmp_ln51_reg_14888_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_reg_14888[0]_i_25_n_4 ,\icmp_ln51_reg_14888[0]_i_26_n_4 ,\icmp_ln51_reg_14888[0]_i_27_n_4 ,\icmp_ln51_reg_14888[0]_i_28_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_reg_14888_reg[0]_i_2 
       (.CI(\icmp_ln51_reg_14888_reg[0]_i_11_n_4 ),
        .CO({\icmp_ln51_reg_14888_reg[0]_i_2_n_4 ,\icmp_ln51_reg_14888_reg[0]_i_2_n_5 ,\icmp_ln51_reg_14888_reg[0]_i_2_n_6 ,\icmp_ln51_reg_14888_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_reg_14888[0]_i_12_n_4 ,\icmp_ln51_reg_14888[0]_i_13_n_4 ,\icmp_ln51_reg_14888[0]_i_14_n_4 ,\icmp_ln51_reg_14888[0]_i_15_n_4 }),
        .O(\NLW_icmp_ln51_reg_14888_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_reg_14888[0]_i_16_n_4 ,\icmp_ln51_reg_14888[0]_i_17_n_4 ,\icmp_ln51_reg_14888[0]_i_18_n_4 ,\icmp_ln51_reg_14888[0]_i_19_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln51_reg_14888_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln51_reg_14888_reg[0]_i_20_n_4 ,\icmp_ln51_reg_14888_reg[0]_i_20_n_5 ,\icmp_ln51_reg_14888_reg[0]_i_20_n_6 ,\icmp_ln51_reg_14888_reg[0]_i_20_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln51_reg_14888[0]_i_29_n_4 ,\icmp_ln51_reg_14888[0]_i_30_n_4 ,\icmp_ln51_reg_14888[0]_i_31_n_4 ,\icmp_ln51_reg_14888[0]_i_32_n_4 }),
        .O(\NLW_icmp_ln51_reg_14888_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln51_reg_14888[0]_i_33_n_4 ,\icmp_ln51_reg_14888[0]_i_34_n_4 ,\icmp_ln51_reg_14888[0]_i_35_n_4 ,\icmp_ln51_reg_14888[0]_i_36_n_4 }));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_3
       (.I0(Q[6]),
        .I1(ram_reg_i_48_n_4),
        .I2(\ap_CS_fsm_reg[19] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[5]),
        .I4(\ap_CS_fsm_reg[19] [1]),
        .I5(zext_ln51_reg_14912[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_4
       (.I0(Q[5]),
        .I1(ram_reg_i_48_n_4),
        .I2(\ap_CS_fsm_reg[19] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[4]),
        .I4(\ap_CS_fsm_reg[19] [1]),
        .I5(zext_ln51_reg_14912[4]),
        .O(ADDRARDADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_48
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_i_48_n_4));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_5
       (.I0(Q[4]),
        .I1(ram_reg_i_48_n_4),
        .I2(\ap_CS_fsm_reg[19] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[3]),
        .I4(\ap_CS_fsm_reg[19] [1]),
        .I5(zext_ln51_reg_14912[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_6
       (.I0(Q[3]),
        .I1(ram_reg_i_48_n_4),
        .I2(\ap_CS_fsm_reg[19] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[2]),
        .I4(\ap_CS_fsm_reg[19] [1]),
        .I5(zext_ln51_reg_14912[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_7
       (.I0(Q[2]),
        .I1(ram_reg_i_48_n_4),
        .I2(\ap_CS_fsm_reg[19] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[1]),
        .I4(\ap_CS_fsm_reg[19] [1]),
        .I5(zext_ln51_reg_14912[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_8__0
       (.I0(Q[1]),
        .I1(ram_reg_i_48_n_4),
        .I2(\ap_CS_fsm_reg[19] [3]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0[0]),
        .I4(\ap_CS_fsm_reg[19] [1]),
        .I5(zext_ln51_reg_14912[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln126_1_reg_3999[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .O(ap_sig_allocacmp_i));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln126_1_reg_3999[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln126_1_reg_3999[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln126_1_reg_3999[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln126_1_reg_3999[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln126_1_reg_3999[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln126_1_reg_3999[6]_i_1 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0[5]));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi
   (ap_rst_n_inv,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    D,
    m_axi_gmem_ARLEN,
    dout,
    m_axi_gmem_ARADDR,
    out,
    push,
    ost_ctrl_info,
    ap_clk,
    \dout_reg[0] ,
    Q,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    CO,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[38] ,
    \dout_reg[61] ,
    \dout_reg[61]_0 ,
    \dout_reg[61]_1 ,
    ap_rst_n,
    \data_p2_reg[32] );
  output ap_rst_n_inv;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [11:0]D;
  output [3:0]m_axi_gmem_ARLEN;
  output [31:0]dout;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]out;
  output push;
  output ost_ctrl_info;
  input ap_clk;
  input \dout_reg[0] ;
  input [11:0]Q;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [0:0]CO;
  input [0:0]\ap_CS_fsm_reg[22] ;
  input [0:0]\ap_CS_fsm_reg[38] ;
  input [61:0]\dout_reg[61] ;
  input [61:0]\dout_reg[61]_0 ;
  input [61:0]\dout_reg[61]_1 ;
  input ap_rst_n;
  input [32:0]\data_p2_reg[32] ;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [0:0]CO;
  wire [11:0]D;
  wire [11:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[22] ;
  wire [0:0]\ap_CS_fsm_reg[38] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [31:0]dout;
  wire \dout_reg[0] ;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [61:0]\dout_reg[61]_1 ;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire ost_ctrl_info;
  wire [3:0]out;
  wire push;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;
  wire [63:2]tmp_addr;
  wire [17:2]tmp_len;

  bd_0_hls_inst_0_feedforward_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({tmp_len[17],tmp_len[2],tmp_addr}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .din(RLAST_Dummy),
        .\dout_reg[0] (\dout_reg[0] ),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .push(push),
        .push_0(\buff_rdata/push ),
        .\raddr_reg[3] (out),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  bd_0_hls_inst_0_feedforward_gmem_m_axi_load load_unit_0
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .CO(CO),
        .D(D),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q(Q),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[38] (\ap_CS_fsm_reg[38] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[61]_0 (\dout_reg[61]_0 ),
        .\dout_reg[61]_1 (\dout_reg[61]_1 ),
        .mem_reg(RVALID_Dummy),
        .push(\buff_rdata/push ),
        .\tmp_len_reg[17]_0 ({tmp_len[17],tmp_len[2],tmp_addr}));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_burst_converter" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_burst_converter
   (ap_rst_n_0,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    m_axi_gmem_ARADDR,
    ost_ctrl_valid,
    push,
    ost_ctrl_info,
    m_axi_gmem_ARLEN,
    ap_clk,
    ARVALID_Dummy,
    ost_ctrl_ready,
    m_axi_gmem_ARREADY,
    ap_rst_n,
    \dout_reg[0] ,
    D,
    E);
  output ap_rst_n_0;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output [61:0]m_axi_gmem_ARADDR;
  output ost_ctrl_valid;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_gmem_ARLEN;
  input ap_clk;
  input ARVALID_Dummy;
  input ost_ctrl_ready;
  input m_axi_gmem_ARREADY;
  input ap_rst_n;
  input \dout_reg[0] ;
  input [63:0]D;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [9:0]beat_len;
  wire \could_multi_bursts.addr_buf[13]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[13]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[13]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[13]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[17]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[17]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[17]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[17]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[21]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[21]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[21]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[21]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[25]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[25]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[25]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[25]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[29]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[29]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[29]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[29]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[33]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[33]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[33]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[33]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[37]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[37]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[37]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[37]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[41]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[41]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[41]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[41]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[45]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[45]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[45]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[45]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[49]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[49]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[49]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[49]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[53]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[53]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[53]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[53]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[57]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[57]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[57]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[57]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[5]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[5]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[5]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[5]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[5]_i_6_n_4 ;
  wire \could_multi_bursts.addr_buf[5]_i_7_n_4 ;
  wire \could_multi_bursts.addr_buf[5]_i_8_n_4 ;
  wire \could_multi_bursts.addr_buf[5]_i_9_n_4 ;
  wire \could_multi_bursts.addr_buf[61]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[61]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[61]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[61]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[63]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[63]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[9]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf[9]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf[9]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf[9]_i_5_n_4 ;
  wire \could_multi_bursts.addr_buf[9]_i_6_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_11 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_9 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_2_n_4 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_4 ;
  wire \could_multi_bursts.last_loop_i_2_n_4 ;
  wire \could_multi_bursts.last_loop_i_3_n_4 ;
  wire \could_multi_bursts.last_loop_i_4_n_4 ;
  wire \could_multi_bursts.last_loop_i_5_n_4 ;
  wire \could_multi_bursts.last_loop_i_6_n_4 ;
  wire \could_multi_bursts.last_loop_reg_n_4 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_4 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_4 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_4 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_4 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_4 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_4 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_4 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_4 ;
  wire \could_multi_bursts.loop_cnt_reg_n_4_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_4_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_4_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_4_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_4_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_4_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_4 ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_4;
  wire end_from_4k1_carry__0_n_5;
  wire end_from_4k1_carry__0_n_6;
  wire end_from_4k1_carry__0_n_7;
  wire end_from_4k1_carry__1_n_7;
  wire end_from_4k1_carry_n_4;
  wire end_from_4k1_carry_n_5;
  wire end_from_4k1_carry_n_6;
  wire end_from_4k1_carry_n_7;
  wire first_sect;
  wire first_sect_reg_n_4;
  wire last_sect_buf;
  wire last_sect_i_10_n_4;
  wire last_sect_i_11_n_4;
  wire last_sect_i_12_n_4;
  wire last_sect_i_13_n_4;
  wire last_sect_i_2_n_4;
  wire last_sect_i_3_n_4;
  wire last_sect_i_4_n_4;
  wire last_sect_i_5_n_4;
  wire last_sect_i_6_n_4;
  wire last_sect_i_7_n_4;
  wire last_sect_i_8_n_4;
  wire last_sect_i_9_n_4;
  wire last_sect_reg_n_4;
  wire last_sect_tmp;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:2]p_1_in;
  wire push;
  wire req_handling_reg_n_4;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_157;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_4 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__10_n_7;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__11_n_7;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__6_n_7;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__7_n_7;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__8_n_7;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry__9_n_7;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_len_buf[0]_i_1_n_4 ;
  wire \sect_len_buf[1]_i_1_n_4 ;
  wire \sect_len_buf[2]_i_1_n_4 ;
  wire \sect_len_buf[3]_i_1_n_4 ;
  wire \sect_len_buf_reg_n_4_[0] ;
  wire \sect_len_buf_reg_n_4_[1] ;
  wire \sect_len_buf_reg_n_4_[2] ;
  wire \sect_len_buf_reg_n_4_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10_n_4 ;
  wire \sect_total[1]_i_11_n_4 ;
  wire \sect_total[1]_i_12_n_4 ;
  wire \sect_total[1]_i_13_n_4 ;
  wire \sect_total[1]_i_3_n_4 ;
  wire \sect_total[1]_i_4_n_4 ;
  wire \sect_total[1]_i_6_n_4 ;
  wire \sect_total[1]_i_7_n_4 ;
  wire \sect_total[1]_i_8_n_4 ;
  wire \sect_total[1]_i_9_n_4 ;
  wire \sect_total_buf[0]_i_2_n_4 ;
  wire \sect_total_buf[0]_i_3_n_4 ;
  wire \sect_total_buf[0]_i_4_n_4 ;
  wire \sect_total_buf[0]_i_5_n_4 ;
  wire \sect_total_buf[12]_i_2_n_4 ;
  wire \sect_total_buf[12]_i_3_n_4 ;
  wire \sect_total_buf[12]_i_4_n_4 ;
  wire \sect_total_buf[12]_i_5_n_4 ;
  wire \sect_total_buf[16]_i_2_n_4 ;
  wire \sect_total_buf[16]_i_3_n_4 ;
  wire \sect_total_buf[16]_i_4_n_4 ;
  wire \sect_total_buf[16]_i_5_n_4 ;
  wire \sect_total_buf[4]_i_2_n_4 ;
  wire \sect_total_buf[4]_i_3_n_4 ;
  wire \sect_total_buf[4]_i_4_n_4 ;
  wire \sect_total_buf[4]_i_5_n_4 ;
  wire \sect_total_buf[8]_i_2_n_4 ;
  wire \sect_total_buf[8]_i_3_n_4 ;
  wire \sect_total_buf[8]_i_4_n_4 ;
  wire \sect_total_buf[8]_i_5_n_4 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_10 ;
  wire \sect_total_buf_reg[0]_i_1_n_11 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[0]_i_1_n_8 ;
  wire \sect_total_buf_reg[0]_i_1_n_9 ;
  wire \sect_total_buf_reg[12]_i_1_n_10 ;
  wire \sect_total_buf_reg[12]_i_1_n_11 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_8 ;
  wire \sect_total_buf_reg[12]_i_1_n_9 ;
  wire \sect_total_buf_reg[16]_i_1_n_10 ;
  wire \sect_total_buf_reg[16]_i_1_n_11 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_8 ;
  wire \sect_total_buf_reg[16]_i_1_n_9 ;
  wire \sect_total_buf_reg[4]_i_1_n_10 ;
  wire \sect_total_buf_reg[4]_i_1_n_11 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_8 ;
  wire \sect_total_buf_reg[4]_i_1_n_9 ;
  wire \sect_total_buf_reg[8]_i_1_n_10 ;
  wire \sect_total_buf_reg[8]_i_1_n_11 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_8 ;
  wire \sect_total_buf_reg[8]_i_1_n_9 ;
  wire single_sect__18;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[12] ;
  wire \start_addr_reg_n_4_[13] ;
  wire \start_addr_reg_n_4_[14] ;
  wire \start_addr_reg_n_4_[15] ;
  wire \start_addr_reg_n_4_[16] ;
  wire \start_addr_reg_n_4_[17] ;
  wire \start_addr_reg_n_4_[18] ;
  wire \start_addr_reg_n_4_[19] ;
  wire \start_addr_reg_n_4_[20] ;
  wire \start_addr_reg_n_4_[21] ;
  wire \start_addr_reg_n_4_[22] ;
  wire \start_addr_reg_n_4_[23] ;
  wire \start_addr_reg_n_4_[24] ;
  wire \start_addr_reg_n_4_[25] ;
  wire \start_addr_reg_n_4_[26] ;
  wire \start_addr_reg_n_4_[27] ;
  wire \start_addr_reg_n_4_[28] ;
  wire \start_addr_reg_n_4_[29] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[30] ;
  wire \start_addr_reg_n_4_[31] ;
  wire \start_addr_reg_n_4_[32] ;
  wire \start_addr_reg_n_4_[33] ;
  wire \start_addr_reg_n_4_[34] ;
  wire \start_addr_reg_n_4_[35] ;
  wire \start_addr_reg_n_4_[36] ;
  wire \start_addr_reg_n_4_[37] ;
  wire \start_addr_reg_n_4_[38] ;
  wire \start_addr_reg_n_4_[39] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[40] ;
  wire \start_addr_reg_n_4_[41] ;
  wire \start_addr_reg_n_4_[42] ;
  wire \start_addr_reg_n_4_[43] ;
  wire \start_addr_reg_n_4_[44] ;
  wire \start_addr_reg_n_4_[45] ;
  wire \start_addr_reg_n_4_[46] ;
  wire \start_addr_reg_n_4_[47] ;
  wire \start_addr_reg_n_4_[48] ;
  wire \start_addr_reg_n_4_[49] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[50] ;
  wire \start_addr_reg_n_4_[51] ;
  wire \start_addr_reg_n_4_[52] ;
  wire \start_addr_reg_n_4_[53] ;
  wire \start_addr_reg_n_4_[54] ;
  wire \start_addr_reg_n_4_[55] ;
  wire \start_addr_reg_n_4_[56] ;
  wire \start_addr_reg_n_4_[57] ;
  wire \start_addr_reg_n_4_[58] ;
  wire \start_addr_reg_n_4_[59] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[60] ;
  wire \start_addr_reg_n_4_[61] ;
  wire \start_addr_reg_n_4_[62] ;
  wire \start_addr_reg_n_4_[63] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_0));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[9]),
        .R(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_2 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[31]),
        .O(\could_multi_bursts.addr_buf[33]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_3 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[30]),
        .O(\could_multi_bursts.addr_buf[33]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_4 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[33]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_5 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[33]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_2 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[35]),
        .O(\could_multi_bursts.addr_buf[37]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_3 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[34]),
        .O(\could_multi_bursts.addr_buf[37]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_4 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[33]),
        .O(\could_multi_bursts.addr_buf[37]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_5 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[32]),
        .O(\could_multi_bursts.addr_buf[37]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_2 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[39]),
        .O(\could_multi_bursts.addr_buf[41]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_3 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[38]),
        .O(\could_multi_bursts.addr_buf[41]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_4 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[37]),
        .O(\could_multi_bursts.addr_buf[41]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_5 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[36]),
        .O(\could_multi_bursts.addr_buf[41]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_2 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[43]),
        .O(\could_multi_bursts.addr_buf[45]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_3 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[42]),
        .O(\could_multi_bursts.addr_buf[45]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_4 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[41]),
        .O(\could_multi_bursts.addr_buf[45]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_5 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[40]),
        .O(\could_multi_bursts.addr_buf[45]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_2 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[47]),
        .O(\could_multi_bursts.addr_buf[49]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_3 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[46]),
        .O(\could_multi_bursts.addr_buf[49]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_4 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[45]),
        .O(\could_multi_bursts.addr_buf[49]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_5 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[44]),
        .O(\could_multi_bursts.addr_buf[49]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_2 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[51]),
        .O(\could_multi_bursts.addr_buf[53]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_3 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[50]),
        .O(\could_multi_bursts.addr_buf[53]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_4 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[49]),
        .O(\could_multi_bursts.addr_buf[53]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_5 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[48]),
        .O(\could_multi_bursts.addr_buf[53]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_2 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[55]),
        .O(\could_multi_bursts.addr_buf[57]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_3 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[54]),
        .O(\could_multi_bursts.addr_buf[57]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_4 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[53]),
        .O(\could_multi_bursts.addr_buf[57]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_5 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[52]),
        .O(\could_multi_bursts.addr_buf[57]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_gmem_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_gmem_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_gmem_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_gmem_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_2 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[59]),
        .O(\could_multi_bursts.addr_buf[61]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_3 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[58]),
        .O(\could_multi_bursts.addr_buf[61]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_4 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[57]),
        .O(\could_multi_bursts.addr_buf[61]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_5 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[56]),
        .O(\could_multi_bursts.addr_buf[61]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_4 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_3 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[61]),
        .O(\could_multi_bursts.addr_buf[63]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_4 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[60]),
        .O(\could_multi_bursts.addr_buf[63]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_gmem_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6_n_4 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2_n_4 ,\could_multi_bursts.addr_buf[13]_i_3_n_4 ,\could_multi_bursts.addr_buf[13]_i_4_n_4 ,\could_multi_bursts.addr_buf[13]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2_n_4 ,\could_multi_bursts.addr_buf[17]_i_3_n_4 ,\could_multi_bursts.addr_buf[17]_i_4_n_4 ,\could_multi_bursts.addr_buf[17]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2_n_4 ,\could_multi_bursts.addr_buf[21]_i_3_n_4 ,\could_multi_bursts.addr_buf[21]_i_4_n_4 ,\could_multi_bursts.addr_buf[21]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2_n_4 ,\could_multi_bursts.addr_buf[25]_i_3_n_4 ,\could_multi_bursts.addr_buf[25]_i_4_n_4 ,\could_multi_bursts.addr_buf[25]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2_n_4 ,\could_multi_bursts.addr_buf[29]_i_3_n_4 ,\could_multi_bursts.addr_buf[29]_i_4_n_4 ,\could_multi_bursts.addr_buf[29]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[33]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[33]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[33]_i_2_n_4 ,\could_multi_bursts.addr_buf[33]_i_3_n_4 ,\could_multi_bursts.addr_buf[33]_i_4_n_4 ,\could_multi_bursts.addr_buf[33]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[37]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[37]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[37]_i_2_n_4 ,\could_multi_bursts.addr_buf[37]_i_3_n_4 ,\could_multi_bursts.addr_buf[37]_i_4_n_4 ,\could_multi_bursts.addr_buf[37]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[41]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[41]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[41]_i_2_n_4 ,\could_multi_bursts.addr_buf[41]_i_3_n_4 ,\could_multi_bursts.addr_buf[41]_i_4_n_4 ,\could_multi_bursts.addr_buf[41]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[45]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[45]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[45]_i_2_n_4 ,\could_multi_bursts.addr_buf[45]_i_3_n_4 ,\could_multi_bursts.addr_buf[45]_i_4_n_4 ,\could_multi_bursts.addr_buf[45]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[49]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[49]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[49]_i_2_n_4 ,\could_multi_bursts.addr_buf[49]_i_3_n_4 ,\could_multi_bursts.addr_buf[49]_i_4_n_4 ,\could_multi_bursts.addr_buf[49]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[53]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[53]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[53]_i_2_n_4 ,\could_multi_bursts.addr_buf[53]_i_3_n_4 ,\could_multi_bursts.addr_buf[53]_i_4_n_4 ,\could_multi_bursts.addr_buf[53]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[57]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[57]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[57]_i_2_n_4 ,\could_multi_bursts.addr_buf[57]_i_3_n_4 ,\could_multi_bursts.addr_buf[57]_i_4_n_4 ,\could_multi_bursts.addr_buf[57]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2_n_4 ,\could_multi_bursts.addr_buf[5]_i_3_n_4 ,\could_multi_bursts.addr_buf[5]_i_4_n_4 ,\could_multi_bursts.addr_buf[5]_i_5_n_4 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6_n_4 ,\could_multi_bursts.addr_buf[5]_i_7_n_4 ,\could_multi_bursts.addr_buf[5]_i_8_n_4 ,\could_multi_bursts.addr_buf[5]_i_9_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[61]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[61]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[61]_i_2_n_4 ,\could_multi_bursts.addr_buf[61]_i_3_n_4 ,\could_multi_bursts.addr_buf[61]_i_4_n_4 ,\could_multi_bursts.addr_buf[61]_i_5_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_11 ),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_10 ),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[63]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[63]_i_2_n_10 ,\could_multi_bursts.addr_buf_reg[63]_i_2_n_11 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[63]_i_3_n_4 ,\could_multi_bursts.addr_buf[63]_i_4_n_4 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_11 ),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_10 ),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_9 ),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_8 ),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2_n_4 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_10 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_11 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3_n_4 ,\could_multi_bursts.addr_buf[9]_i_4_n_4 ,\could_multi_bursts.addr_buf[9]_i_5_n_4 ,\could_multi_bursts.addr_buf[9]_i_6_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_4 ),
        .I1(\sect_len_buf_reg_n_4_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\sect_len_buf_reg_n_4_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_4 ),
        .I2(\sect_len_buf_reg_n_4_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\sect_len_buf_reg_n_4_[0] ),
        .I1(\sect_len_buf_reg_n_4_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_4 ),
        .I3(\sect_len_buf_reg_n_4_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\sect_len_buf_reg_n_4_[1] ),
        .I1(\sect_len_buf_reg_n_4_[0] ),
        .I2(\sect_len_buf_reg_n_4_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_4 ),
        .I4(\sect_len_buf_reg_n_4_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\sect_len_buf_reg_n_4_[3] ),
        .I1(\sect_len_buf_reg_n_4_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_4 ),
        .I3(\sect_len_buf_reg_n_4_[0] ),
        .I4(\sect_len_buf_reg_n_4_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_2 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_4 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_2_n_4 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_2_n_4 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_4 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3_n_4 ),
        .O(\could_multi_bursts.last_loop_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h0F000F11)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.last_loop_i_4_n_4 ),
        .I1(\could_multi_bursts.last_loop_i_5_n_4 ),
        .I2(beat_len[9]),
        .I3(single_sect__18),
        .I4(\could_multi_bursts.last_loop_i_6_n_4 ),
        .O(\could_multi_bursts.last_loop_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_4_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_4_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_4_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_4_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_4_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_4_[4] ),
        .O(\could_multi_bursts.last_loop_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_4 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_6_n_4 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_4 ),
        .Q(\could_multi_bursts.last_loop_reg_n_4 ),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_4_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_4 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_4_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_4 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_4 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_4 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_gmem_ARLEN[0]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_gmem_ARLEN[1]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_gmem_ARLEN[2]),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_gmem_ARLEN[3]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_4_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[9]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_4_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_4_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[9]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_4_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_4_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_4_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[9]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_4_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_4_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_4_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_4_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[9]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_4_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_n_4 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_4_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_4_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_4_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_4_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[9]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_4),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_4 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_4_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_4 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_4_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_4_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_4_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_4_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_4_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[9]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_4 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_4_[0] ),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_4 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_4_[1] ),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_4 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_4_[2] ),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_4 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_4_[3] ),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_4 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_4_[4] ),
        .R(ap_rst_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_4 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_4_[5] ),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_4 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_4 ),
        .I5(req_handling_reg_n_4),
        .O(\could_multi_bursts.sect_handling_i_1_n_4 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_4 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_4,end_from_4k1_carry_n_5,end_from_4k1_carry_n_6,end_from_4k1_carry_n_7}),
        .CYINIT(1'b0),
        .DI({rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_4),
        .CO({end_from_4k1_carry__0_n_4,end_from_4k1_carry__0_n_5,end_from_4k1_carry__0_n_6,end_from_4k1_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_152,rs_req_n_153,rs_req_n_154,rs_req_n_155}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_4),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_119}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_156,rs_req_n_157}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_0));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_0));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_0));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_0));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_0));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_0));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_0));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_0));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_0));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_0));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_4),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_4),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_4),
        .I4(sect_total[3]),
        .O(last_sect_i_10_n_4));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[18]),
        .I1(sect_total[18]),
        .I2(sect_total_buf_reg[19]),
        .I3(first_sect_reg_n_4),
        .I4(sect_total[19]),
        .O(last_sect_i_11_n_4));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_12
       (.I0(sect_total_buf_reg[16]),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_4),
        .I3(sect_total[16]),
        .I4(sect_total[17]),
        .O(last_sect_i_12_n_4));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13_n_4));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_4),
        .I1(last_sect_i_4_n_4),
        .I2(last_sect_i_5_n_4),
        .I3(last_sect_i_6_n_4),
        .I4(last_sect_i_7_n_4),
        .I5(last_sect_i_8_n_4),
        .O(last_sect_i_2_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_4),
        .I5(last_sect_i_9_n_4),
        .O(last_sect_i_3_n_4));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_4
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_10_n_4),
        .O(last_sect_i_4_n_4));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_5
       (.I0(sect_total_buf_reg[9]),
        .I1(sect_total[9]),
        .I2(sect_total_buf_reg[8]),
        .I3(first_sect_reg_n_4),
        .I4(sect_total[8]),
        .O(last_sect_i_5_n_4));
  LUT5 #(
    .INIT(32'h47000000)) 
    last_sect_i_6
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[15]),
        .I3(last_sect_i_11_n_4),
        .I4(last_sect_i_12_n_4),
        .O(last_sect_i_6_n_4));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_7
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13_n_4),
        .O(last_sect_i_7_n_4));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_8
       (.I0(sect_total_buf_reg[12]),
        .I1(sect_total_buf_reg[14]),
        .I2(first_sect_reg_n_4),
        .I3(sect_total[12]),
        .I4(sect_total[14]),
        .O(last_sect_i_8_n_4));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_9
       (.I0(first_sect_reg_n_4),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_9_n_4));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_10),
        .Q(last_sect_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_4 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\could_multi_bursts.last_loop_reg_n_4 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_7),
        .Q(req_handling_reg_n_4),
        .R(ap_rst_n_0));
  bd_0_hls_inst_0_feedforward_gmem_m_axi_reg_slice rs_req
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[2],rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127}),
        .S({\sect_total[1]_i_10_n_4 ,\sect_total[1]_i_11_n_4 ,\sect_total[1]_i_12_n_4 ,\sect_total[1]_i_13_n_4 }),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_10),
        .\data_p1_reg[11]_0 ({rs_req_n_156,rs_req_n_157}),
        .\data_p1_reg[5]_0 ({rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151}),
        .\data_p1_reg[81]_0 (sect_total1),
        .\data_p1_reg[9]_0 ({rs_req_n_152,rs_req_n_153,rs_req_n_154,rs_req_n_155}),
        .\data_p2_reg[81]_0 (D),
        .\data_p2_reg[81]_1 (E),
        .last_sect_reg(rs_req_n_7),
        .last_sect_reg_0(last_sect_i_2_n_4),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_4),
        .req_handling_reg_0(req_handling_reg_n_4),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_3_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_4 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6_n_4 ,\sect_total[1]_i_7_n_4 ,\sect_total[1]_i_8_n_4 ,\sect_total[1]_i_9_n_4 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3_n_4 ,\sect_total[1]_i_4_n_4 }),
        .single_sect__18(single_sect__18));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_4),
        .I1(\start_addr_reg_n_4_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_4),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_4),
        .I1(\start_addr_reg_n_4_[11] ),
        .O(sect_addr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_4_[12] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_4_[13] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_4_[14] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_4_[15] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_4_[16] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_4_[17] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_4_[18] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_4_[19] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_4_[20] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_4_[21] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_4_[22] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_4_[23] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_4_[24] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_4_[25] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_4_[26] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_4_[27] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_4_[28] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_4_[29] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_4),
        .I1(\start_addr_reg_n_4_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_4_[30] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_4_[31] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_4_[32] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_4_[33] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_4_[34] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_4_[35] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_4_[36] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_4_[37] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_4_[38] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_4_[39] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_4),
        .I1(\start_addr_reg_n_4_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_4_[40] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_4_[41] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_4_[42] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_4_[43] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_4_[44] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_4_[45] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_4_[46] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_4_[47] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_4_[48] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_4_[49] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_4),
        .I1(\start_addr_reg_n_4_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_4_[50] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_4_[51] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_4_[52] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_4_[53] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_4_[54] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_4_[55] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_4_[56] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_4_[57] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_4_[58] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_4_[59] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_4),
        .I1(\start_addr_reg_n_4_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_4_[60] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_4_[61] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_4_[62] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(\start_addr_reg_n_4_[63] ),
        .I1(first_sect_reg_n_4),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_4),
        .I1(\start_addr_reg_n_4_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_4),
        .I1(\start_addr_reg_n_4_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_4),
        .I1(\start_addr_reg_n_4_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_4),
        .I1(\start_addr_reg_n_4_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_4 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_4 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_4 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_4 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_4 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_4 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(ap_rst_n_0));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_4 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_4 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_4 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_4),
        .CO({sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6,sect_cnt0_carry__10_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_4),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_6,sect_cnt0_carry__11_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_4),
        .CO({sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_4),
        .CO({sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_4),
        .CO({sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6,sect_cnt0_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_4),
        .CO({sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6,sect_cnt0_carry__7_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_4),
        .CO({sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6,sect_cnt0_carry__8_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_4),
        .CO({sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6,sect_cnt0_carry__9_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S(sect_cnt[44:41]));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_63),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_62),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[20]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[21]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[22]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[23]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[24]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[25]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[26]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[27]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[28]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[29]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_61),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[30]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[31]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[32]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[33]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[34]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[35]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[36]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[37]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[38]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[39]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_60),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[40]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[41]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[42]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[43]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[44]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[45]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[46]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[47]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[48]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[49]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_59),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[50]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[51]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_58),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_57),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_0));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_4),
        .I4(last_sect_reg_n_4),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len[9]),
        .O(\sect_len_buf[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[9]),
        .O(\sect_len_buf[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_4),
        .I2(last_sect_reg_n_4),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[9]),
        .O(\sect_len_buf[3]_i_1_n_4 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[0] ),
        .R(ap_rst_n_0));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[1] ),
        .R(ap_rst_n_0));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[2] ),
        .R(ap_rst_n_0));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[3] ),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_124),
        .O(\sect_total[1]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_125),
        .O(\sect_total[1]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_126),
        .O(\sect_total[1]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_127),
        .O(\sect_total[1]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_118),
        .O(\sect_total[1]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_119),
        .O(\sect_total[1]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_120),
        .O(\sect_total[1]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_121),
        .O(\sect_total[1]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_122),
        .O(\sect_total[1]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_123),
        .O(\sect_total[1]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_4),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5_n_4 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_11 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_8 ,\sect_total_buf_reg[0]_i_1_n_9 ,\sect_total_buf_reg[0]_i_1_n_10 ,\sect_total_buf_reg[0]_i_1_n_11 }),
        .S({\sect_total_buf[0]_i_2_n_4 ,\sect_total_buf[0]_i_3_n_4 ,\sect_total_buf[0]_i_4_n_4 ,\sect_total_buf[0]_i_5_n_4 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_9 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_8 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_11 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_4 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_8 ,\sect_total_buf_reg[12]_i_1_n_9 ,\sect_total_buf_reg[12]_i_1_n_10 ,\sect_total_buf_reg[12]_i_1_n_11 }),
        .S({\sect_total_buf[12]_i_2_n_4 ,\sect_total_buf[12]_i_3_n_4 ,\sect_total_buf[12]_i_4_n_4 ,\sect_total_buf[12]_i_5_n_4 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_10 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_9 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_8 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_11 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_4 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_8 ,\sect_total_buf_reg[16]_i_1_n_9 ,\sect_total_buf_reg[16]_i_1_n_10 ,\sect_total_buf_reg[16]_i_1_n_11 }),
        .S({\sect_total_buf[16]_i_2_n_4 ,\sect_total_buf[16]_i_3_n_4 ,\sect_total_buf[16]_i_4_n_4 ,\sect_total_buf[16]_i_5_n_4 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_10 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_9 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_8 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_10 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_9 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_8 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_11 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_4 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_8 ,\sect_total_buf_reg[4]_i_1_n_9 ,\sect_total_buf_reg[4]_i_1_n_10 ,\sect_total_buf_reg[4]_i_1_n_11 }),
        .S({\sect_total_buf[4]_i_2_n_4 ,\sect_total_buf[4]_i_3_n_4 ,\sect_total_buf[4]_i_4_n_4 ,\sect_total_buf[4]_i_5_n_4 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_10 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_9 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_8 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_0));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_11 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_4 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_8 ,\sect_total_buf_reg[8]_i_1_n_9 ,\sect_total_buf_reg[8]_i_1_n_10 ,\sect_total_buf_reg[8]_i_1_n_11 }),
        .S({\sect_total_buf[8]_i_2_n_4 ,\sect_total_buf[8]_i_3_n_4 ,\sect_total_buf[8]_i_4_n_4 ,\sect_total_buf[8]_i_5_n_4 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_10 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_0));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_4_[12] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_4_[13] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_4_[14] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_4_[15] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_4_[16] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_4_[17] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_4_[18] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_4_[19] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_4_[20] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_4_[21] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_4_[22] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_4_[23] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_4_[24] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_4_[25] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_4_[26] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_4_[27] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_4_[28] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_4_[29] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_127),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_4_[30] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_4_[31] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_4_[32] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_4_[33] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_4_[34] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_4_[35] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_4_[36] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_4_[37] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_4_[38] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_4_[39] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_126),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_4_[40] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_4_[41] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_4_[42] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_4_[43] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_4_[44] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_4_[45] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_4_[46] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_4_[47] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_4_[48] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_4_[49] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_125),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_4_[50] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_4_[51] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_4_[52] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_4_[53] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_4_[54] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_4_[55] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_4_[56] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_4_[57] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_4_[58] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_4_[59] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_124),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_4_[60] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_4_[61] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_4_[62] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_4_[63] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_123),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(ap_rst_n_0));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_127),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_126),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_125),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_124),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_123),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_122),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_0));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_0));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_0));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_0));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_0));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_0));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_0));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_0));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_0));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_fifo" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_fifo
   (\dout_reg[64] ,
    Q,
    D,
    E,
    S,
    SR,
    ap_clk,
    ARREADY_Dummy,
    tmp_valid_reg,
    CO,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[38]_0 ,
    \dout_reg[61] ,
    \dout_reg[61]_0 ,
    \dout_reg[61]_1 ,
    ap_rst_n);
  output \dout_reg[64] ;
  output [62:0]Q;
  output [5:0]D;
  output [0:0]E;
  output [0:0]S;
  input [0:0]SR;
  input ap_clk;
  input ARREADY_Dummy;
  input tmp_valid_reg;
  input [0:0]CO;
  input [5:0]\ap_CS_fsm_reg[38] ;
  input [0:0]\ap_CS_fsm_reg[22] ;
  input [0:0]\ap_CS_fsm_reg[38]_0 ;
  input [61:0]\dout_reg[61] ;
  input [61:0]\dout_reg[61]_0 ;
  input [61:0]\dout_reg[61]_1 ;
  input ap_rst_n;

  wire ARREADY_Dummy;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[22] ;
  wire [5:0]\ap_CS_fsm_reg[38] ;
  wire [0:0]\ap_CS_fsm_reg[38]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [61:0]\dout_reg[61]_1 ;
  wire \dout_reg[64] ;
  wire dout_vld_i_1_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1_n_4;
  wire full_n_i_2_n_4;
  wire gmem_0_ARREADY;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[2]_i_1_n_4 ;
  wire \mOutPtr[3]_i_1_n_4 ;
  wire \mOutPtr[3]_i_2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_4 ;
  wire \raddr[1]_i_1_n_4 ;
  wire \raddr[2]_i_1_n_4 ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  bd_0_hls_inst_0_feedforward_gmem_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_4),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[61]_1 ({\ap_CS_fsm_reg[38] [5],\ap_CS_fsm_reg[38] [3],\ap_CS_fsm_reg[38] [1]}),
        .\dout_reg[61]_2 (\dout_reg[61]_0 ),
        .\dout_reg[61]_3 (\dout_reg[61]_1 ),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[64]_1 (\raddr_reg_n_4_[0] ),
        .\dout_reg[64]_2 (\raddr_reg_n_4_[1] ),
        .\dout_reg[64]_3 (\raddr_reg_n_4_[2] ),
        .gmem_0_ARREADY(gmem_0_ARREADY),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(\ap_CS_fsm_reg[38] [2]),
        .I2(\ap_CS_fsm_reg[38] [3]),
        .I3(gmem_0_ARREADY),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(\ap_CS_fsm_reg[38] [3]),
        .I1(gmem_0_ARREADY),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(\ap_CS_fsm_reg[38]_0 ),
        .I1(\ap_CS_fsm_reg[38] [4]),
        .I2(\ap_CS_fsm_reg[38] [5]),
        .I3(gmem_0_ARREADY),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(\ap_CS_fsm_reg[38] [5]),
        .I1(gmem_0_ARREADY),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h8B88)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[38] [0]),
        .I2(gmem_0_ARREADY),
        .I3(\ap_CS_fsm_reg[38] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(gmem_0_ARREADY),
        .I1(\ap_CS_fsm_reg[38] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_4),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_4),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_4),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_4),
        .I5(push),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(empty_n_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_4),
        .I2(gmem_0_ARREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .O(full_n_i_2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_4),
        .Q(gmem_0_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1 
       (.I0(push),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_4),
        .O(\mOutPtr[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[2]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[3]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_4),
        .I3(\raddr_reg_n_4_[2] ),
        .I4(\raddr_reg_n_4_[1] ),
        .I5(\raddr_reg_n_4_[0] ),
        .O(\raddr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(empty_n_reg_n_4),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(empty_n_reg_n_4),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[63]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_fifo" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_fifo__parameterized0
   (full_n_reg_0,
    D,
    E,
    ready_for_outstanding,
    dout,
    SR,
    ap_clk,
    Q,
    ap_rst_n,
    mem_reg,
    din);
  output full_n_reg_0;
  output [5:0]D;
  output [0:0]E;
  output ready_for_outstanding;
  output [31:0]dout;
  input [0:0]SR;
  input ap_clk;
  input [5:0]Q;
  input ap_rst_n;
  input [0:0]mem_reg;
  input [33:0]din;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [31:0]dout;
  wire dout_vld_i_1__0_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__0_n_4;
  wire empty_n_i_3_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__0_n_4;
  wire full_n_i_2__0_n_4;
  wire full_n_i_3__0_n_4;
  wire full_n_reg_0;
  wire gmem_0_RVALID;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__2_n_4 ;
  wire \mOutPtr[1]_i_1__0_n_4 ;
  wire \mOutPtr[2]_i_1__0_n_4 ;
  wire \mOutPtr[3]_i_1__0_n_4 ;
  wire \mOutPtr[4]_i_1_n_4 ;
  wire \mOutPtr[5]_i_1_n_4 ;
  wire \mOutPtr[5]_i_2_n_4 ;
  wire \mOutPtr[5]_i_3_n_4 ;
  wire \mOutPtr[6]_i_1_n_4 ;
  wire \mOutPtr[7]_i_1_n_4 ;
  wire \mOutPtr[8]_i_1_n_4 ;
  wire \mOutPtr[8]_i_2_n_4 ;
  wire \mOutPtr[8]_i_3_n_4 ;
  wire \mOutPtr[8]_i_5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire \mOutPtr_reg_n_4_[5] ;
  wire \mOutPtr_reg_n_4_[6] ;
  wire \mOutPtr_reg_n_4_[7] ;
  wire \mOutPtr_reg_n_4_[8] ;
  wire [0:0]mem_reg;
  wire pop;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire \raddr_reg_n_4_[3] ;
  wire \raddr_reg_n_4_[4] ;
  wire \raddr_reg_n_4_[5] ;
  wire \raddr_reg_n_4_[6] ;
  wire \raddr_reg_n_4_[7] ;
  wire ready_for_outstanding;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_4 ;
  wire \waddr[1]_i_1_n_4 ;
  wire \waddr[1]_i_2_n_4 ;
  wire \waddr[2]_i_1_n_4 ;
  wire \waddr[3]_i_1_n_4 ;
  wire \waddr[3]_i_2_n_4 ;
  wire \waddr[4]_i_1_n_4 ;
  wire \waddr[5]_i_1_n_4 ;
  wire \waddr[6]_i_1__0_n_4 ;
  wire \waddr[7]_i_1_n_4 ;
  wire \waddr[7]_i_2_n_4 ;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;
  wire \waddr_reg_n_4_[6] ;
  wire \waddr_reg_n_4_[7] ;

  bd_0_hls_inst_0_feedforward_gmem_m_axi_mem U_fifo_mem
       (.Q({Q[5],Q[3],Q[1]}),
        .SR(SR),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .gmem_0_RVALID(gmem_0_RVALID),
        .mem_reg_0(empty_n_reg_n_4),
        .mem_reg_1(full_n_reg_0),
        .mem_reg_2(mem_reg),
        .mem_reg_3({\waddr_reg_n_4_[7] ,\waddr_reg_n_4_[6] ,\waddr_reg_n_4_[5] ,\waddr_reg_n_4_[4] ,\waddr_reg_n_4_[3] ,\waddr_reg_n_4_[2] ,\waddr_reg_n_4_[1] ,\waddr_reg_n_4_[0] }),
        .pop(pop),
        .\raddr_reg_reg[0]_0 (\raddr_reg_n_4_[0] ),
        .\raddr_reg_reg[1]_0 (\raddr_reg_n_4_[1] ),
        .\raddr_reg_reg[2]_0 (\raddr_reg_n_4_[2] ),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_4_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_4_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_4_[5] ),
        .\raddr_reg_reg[6]_0 (\raddr_reg_n_4_[6] ),
        .\raddr_reg_reg[7]_0 (\raddr_reg_n_4_[7] ),
        .ready_for_outstanding(ready_for_outstanding),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[0]),
        .I1(gmem_0_RVALID),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[1]),
        .I1(gmem_0_RVALID),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(Q[2]),
        .I1(gmem_0_RVALID),
        .I2(Q[3]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(Q[3]),
        .I1(gmem_0_RVALID),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(Q[4]),
        .I1(gmem_0_RVALID),
        .I2(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(Q[5]),
        .I1(gmem_0_RVALID),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_4),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(gmem_0_RVALID),
        .I4(Q[5]),
        .O(dout_vld_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_4),
        .Q(gmem_0_RVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_4),
        .I1(empty_n_i_3_n_4),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[7] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(empty_n_i_2__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_4_[5] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .I2(\mOutPtr_reg_n_4_[4] ),
        .I3(\mOutPtr_reg_n_4_[8] ),
        .I4(\mOutPtr_reg_n_4_[6] ),
        .O(empty_n_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_4),
        .I2(full_n_i_3__0_n_4),
        .I3(mem_reg),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(full_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_4_[6] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[7] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(full_n_i_2__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[8] ),
        .I2(\mOutPtr_reg_n_4_[3] ),
        .I3(\mOutPtr_reg_n_4_[5] ),
        .O(full_n_i_3__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[1]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_4 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[5]_i_3_n_4 ),
        .I5(\mOutPtr_reg_n_4_[5] ),
        .O(\mOutPtr[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_4 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[8]_i_5_n_4 ),
        .I5(\mOutPtr_reg_n_4_[6] ),
        .O(\mOutPtr[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_4 ),
        .I1(\mOutPtr_reg_n_4_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_4 ),
        .I4(\mOutPtr_reg_n_4_[7] ),
        .O(\mOutPtr[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h55565555AAAAAAAA)) 
    \mOutPtr[8]_i_1 
       (.I0(E),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(gmem_0_RVALID),
        .I5(empty_n_reg_n_4),
        .O(\mOutPtr[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_4_[7] ),
        .I1(\mOutPtr[8]_i_3_n_4 ),
        .I2(\mOutPtr_reg_n_4_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_4 ),
        .I5(\mOutPtr_reg_n_4_[8] ),
        .O(\mOutPtr[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .I5(\mOutPtr_reg_n_4_[5] ),
        .O(\mOutPtr[8]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h22222222222222A2)) 
    \mOutPtr[8]_i_4 
       (.I0(E),
        .I1(empty_n_reg_n_4),
        .I2(gmem_0_RVALID),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_4_[5] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[8]_i_5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[2]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[3]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[4]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[5]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[6]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[7]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[8]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_4_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[7] ),
        .I5(\waddr_reg_n_4_[6] ),
        .O(\waddr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[1] ),
        .I4(\waddr_reg_n_4_[0] ),
        .O(\waddr[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[7] ),
        .I3(\waddr_reg_n_4_[6] ),
        .O(\waddr[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[1] ),
        .I3(\waddr_reg_n_4_[2] ),
        .I4(\waddr[3]_i_2_n_4 ),
        .O(\waddr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(\waddr_reg_n_4_[0] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr[3]_i_2_n_4 ),
        .O(\waddr[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_4_[0] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[7] ),
        .I4(\waddr_reg_n_4_[6] ),
        .I5(\waddr_reg_n_4_[1] ),
        .O(\waddr[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_4_[7] ),
        .I1(\waddr_reg_n_4_[6] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr[7]_i_2_n_4 ),
        .I4(\waddr_reg_n_4_[0] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(\waddr[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[7] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr_reg_n_4_[0] ),
        .I4(\waddr_reg_n_4_[4] ),
        .I5(\waddr_reg_n_4_[5] ),
        .O(\waddr[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(\waddr_reg_n_4_[7] ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr[7]_i_2_n_4 ),
        .I4(\waddr_reg_n_4_[5] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(\waddr[6]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_4_[4] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr[7]_i_2_n_4 ),
        .I3(\waddr_reg_n_4_[6] ),
        .I4(\waddr_reg_n_4_[0] ),
        .I5(\waddr_reg_n_4_[7] ),
        .O(\waddr[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[1] ),
        .O(\waddr[7]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1__0_n_4 ),
        .Q(\waddr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_fifo" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_fifo__parameterized1
   (dout_vld_reg_0,
    full_n_reg_0,
    empty_n_reg_0,
    \raddr_reg[3]_0 ,
    din,
    \dout_reg[0] ,
    pop,
    \dout_reg[0]_0 ,
    ap_clk,
    Q,
    dout_vld_reg_1,
    RREADY_Dummy,
    push_0,
    ost_ctrl_valid,
    ap_rst_n);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [3:0]\raddr_reg[3]_0 ;
  output [0:0]din;
  input \dout_reg[0] ;
  input pop;
  input \dout_reg[0]_0 ;
  input ap_clk;
  input [0:0]Q;
  input [0:0]dout_vld_reg_1;
  input RREADY_Dummy;
  input push_0;
  input ost_ctrl_valid;
  input ap_rst_n;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]din;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire dout_vld_i_1__2_n_4;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__2_n_4;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_4;
  wire full_n_i_2__2_n_4;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_4 ;
  wire \mOutPtr[1]_i_1__1_n_4 ;
  wire \mOutPtr[2]_i_1__1_n_4 ;
  wire \mOutPtr[3]_i_1__1_n_4 ;
  wire \mOutPtr[4]_i_1__0_n_4 ;
  wire \mOutPtr[4]_i_2_n_4 ;
  wire \mOutPtr[4]_i_3_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire ost_ctrl_valid;
  wire pop;
  wire push_0;
  wire \raddr[0]_i_1_n_4 ;
  wire \raddr[1]_i_1_n_4 ;
  wire \raddr[2]_i_1_n_4 ;
  wire \raddr[3]_i_1_n_4 ;
  wire \raddr[3]_i_2_n_4 ;
  wire \raddr[3]_i_3_n_4 ;
  wire \raddr[3]_i_4_n_4 ;
  wire [3:0]\raddr_reg[3]_0 ;

  bd_0_hls_inst_0_feedforward_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .din(din),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .mem_reg(dout_vld_reg_0),
        .pop(pop));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(dout_vld_reg_1),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_4),
        .Q(dout_vld_reg_0),
        .R(\dout_reg[0] ));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_4),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_0),
        .R(\dout_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_4),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr[4]_i_3_n_4 ),
        .O(\mOutPtr[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr[4]_i_3_n_4 ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr[4]_i_3_n_4 ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h70FF8F008F008F00)) 
    \mOutPtr[4]_i_1__0 
       (.I0(push_0),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .I5(ost_ctrl_valid),
        .O(\mOutPtr[4]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr[4]_i_3_n_4 ),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(push_0),
        .O(\mOutPtr[4]_i_3_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_4 ),
        .D(\mOutPtr[0]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(\dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_4 ),
        .D(\mOutPtr[1]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(\dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_4 ),
        .D(\mOutPtr[2]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(\dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_4 ),
        .D(\mOutPtr[3]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(\dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_4 ),
        .D(\mOutPtr[4]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(\dout_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(\raddr_reg[3]_0 [0]),
        .O(\raddr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg[3]_0 [0]),
        .I1(empty_n_reg_0),
        .I2(\mOutPtr[4]_i_3_n_4 ),
        .I3(\raddr_reg[3]_0 [1]),
        .O(\raddr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(\mOutPtr[4]_i_3_n_4 ),
        .I1(empty_n_reg_0),
        .I2(\raddr_reg[3]_0 [0]),
        .I3(\raddr_reg[3]_0 [2]),
        .I4(\raddr_reg[3]_0 [1]),
        .O(\raddr[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(\raddr_reg[3]_0 [0]),
        .I1(\raddr_reg[3]_0 [1]),
        .I2(\raddr_reg[3]_0 [3]),
        .I3(\raddr_reg[3]_0 [2]),
        .I4(\raddr[3]_i_3_n_4 ),
        .I5(\raddr[3]_i_4_n_4 ),
        .O(\raddr[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(\raddr_reg[3]_0 [1]),
        .I1(\mOutPtr[4]_i_3_n_4 ),
        .I2(empty_n_reg_0),
        .I3(\raddr_reg[3]_0 [0]),
        .I4(\raddr_reg[3]_0 [3]),
        .I5(\raddr_reg[3]_0 [2]),
        .O(\raddr[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3 
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(push_0),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(\raddr[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4 
       (.I0(push_0),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(full_n_reg_0),
        .I4(ost_ctrl_valid),
        .I5(empty_n_reg_0),
        .O(\raddr[3]_i_4_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_4 ),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(\raddr_reg[3]_0 [0]),
        .R(\dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_4 ),
        .D(\raddr[1]_i_1_n_4 ),
        .Q(\raddr_reg[3]_0 [1]),
        .R(\dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_4 ),
        .D(\raddr[2]_i_1_n_4 ),
        .Q(\raddr_reg[3]_0 [2]),
        .R(\dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_4 ),
        .D(\raddr[3]_i_2_n_4 ),
        .Q(\raddr_reg[3]_0 [3]),
        .R(\dout_reg[0] ));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_fifo" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_fifo__parameterized1_12
   (ost_ctrl_ready,
    empty_n_reg_0,
    ap_clk,
    RBURST_READY_Dummy,
    ost_ctrl_valid,
    ap_rst_n);
  output ost_ctrl_ready;
  input empty_n_reg_0;
  input ap_clk;
  input RBURST_READY_Dummy;
  input ost_ctrl_valid;
  input ap_rst_n;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__1_n_4;
  wire dout_vld_reg_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__1_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_n_4;
  wire full_n_i_1__1_n_4;
  wire full_n_i_2__1_n_4;
  wire \mOutPtr[4]_i_1__1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [4:0]p_0_in;
  wire p_12_in;
  wire pop;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_4),
        .I1(dout_vld_reg_n_4),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_4),
        .Q(dout_vld_reg_n_4),
        .R(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_4),
        .I1(RBURST_READY_Dummy),
        .I2(dout_vld_reg_n_4),
        .I3(empty_n_reg_n_4),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_4),
        .I2(ost_ctrl_valid),
        .I3(ost_ctrl_ready),
        .I4(pop),
        .O(full_n_i_1__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3
       (.I0(RBURST_READY_Dummy),
        .I1(dout_vld_reg_n_4),
        .I2(empty_n_reg_n_4),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_4),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(p_12_in),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h4FB0B0B0)) 
    \mOutPtr[4]_i_1__1 
       (.I0(RBURST_READY_Dummy),
        .I1(dout_vld_reg_n_4),
        .I2(empty_n_reg_n_4),
        .I3(ost_ctrl_ready),
        .I4(ost_ctrl_valid),
        .O(\mOutPtr[4]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__0 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_4),
        .I3(dout_vld_reg_n_4),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_4 ),
        .D(p_0_in[0]),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_4 ),
        .D(p_0_in[1]),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_4 ),
        .D(p_0_in[2]),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_4 ),
        .D(p_0_in[3]),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_4 ),
        .D(p_0_in[4]),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_load" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_load
   (RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    D,
    push,
    E,
    \tmp_len_reg[17]_0 ,
    dout,
    SR,
    ap_clk,
    ARREADY_Dummy,
    Q,
    CO,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[38] ,
    \dout_reg[61] ,
    \dout_reg[61]_0 ,
    \dout_reg[61]_1 ,
    ap_rst_n,
    mem_reg,
    din);
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output [11:0]D;
  output push;
  output [0:0]E;
  output [63:0]\tmp_len_reg[17]_0 ;
  output [31:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ARREADY_Dummy;
  input [11:0]Q;
  input [0:0]CO;
  input [0:0]\ap_CS_fsm_reg[22] ;
  input [0:0]\ap_CS_fsm_reg[38] ;
  input [61:0]\dout_reg[61] ;
  input [61:0]\dout_reg[61]_0 ;
  input [61:0]\dout_reg[61]_1 ;
  input ap_rst_n;
  input [0:0]mem_reg;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[22] ;
  wire [0:0]\ap_CS_fsm_reg[38] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [31:0]dout;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [61:0]\dout_reg[61]_1 ;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire [0:0]mem_reg;
  wire next_rreq;
  wire push;
  wire ready_for_outstanding;
  wire [0:0]rreq_len;
  wire [17:2]tmp_len0;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire [63:0]\tmp_len_reg[17]_0 ;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  bd_0_hls_inst_0_feedforward_gmem_m_axi_fifo__parameterized0 buff_rdata
       (.D({D[11:10],D[7:6],D[3:2]}),
        .E(push),
        .Q({Q[11:10],Q[7:6],Q[3:2]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .full_n_reg_0(RREADY_Dummy),
        .mem_reg(mem_reg),
        .ready_for_outstanding(ready_for_outstanding));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[81]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  bd_0_hls_inst_0_feedforward_gmem_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .CO(CO),
        .D({D[9:8],D[5:4],D[1:0]}),
        .E(next_rreq),
        .Q({rreq_len,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}),
        .S(fifo_rreq_n_75),
        .SR(SR),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[38] ({Q[9:8],Q[5:4],Q[1:0]}),
        .\ap_CS_fsm_reg[38]_0 (\ap_CS_fsm_reg[38] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[61]_0 (\dout_reg[61]_0 ),
        .\dout_reg[61]_1 (\dout_reg[61]_1 ),
        .\dout_reg[64] (fifo_rreq_n_4),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_len_reg[17]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_len_reg[17]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_len_reg[17]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_len_reg[17]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_len_reg[17]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_len_reg[17]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_len_reg[17]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_len_reg[17]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_len_reg[17]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_len_reg[17]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_len_reg[17]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_len_reg[17]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_len_reg[17]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_len_reg[17]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_len_reg[17]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_len_reg[17]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_len_reg[17]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_len_reg[17]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_len_reg[17]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_len_reg[17]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_len_reg[17]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_len_reg[17]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_len_reg[17]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_len_reg[17]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_len_reg[17]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_len_reg[17]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_len_reg[17]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_len_reg[17]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_len_reg[17]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(\tmp_len_reg[17]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(\tmp_len_reg[17]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(\tmp_len_reg[17]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(\tmp_len_reg[17]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(\tmp_len_reg[17]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(\tmp_len_reg[17]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(\tmp_len_reg[17]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(\tmp_len_reg[17]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(\tmp_len_reg[17]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(\tmp_len_reg[17]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(\tmp_len_reg[17]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_len_reg[17]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(\tmp_len_reg[17]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(\tmp_len_reg[17]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(\tmp_len_reg[17]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(\tmp_len_reg[17]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(\tmp_len_reg[17]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(\tmp_len_reg[17]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(\tmp_len_reg[17]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(\tmp_len_reg[17]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(\tmp_len_reg[17]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(\tmp_len_reg[17]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_len_reg[17]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(\tmp_len_reg[17]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(\tmp_len_reg[17]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(\tmp_len_reg[17]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_6),
        .Q(\tmp_len_reg[17]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_len_reg[17]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_len_reg[17]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_len_reg[17]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_len_reg[17]_0 [7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[17],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_75,1'b1}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[17]_0 [63]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[17]_0 [62]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_4),
        .Q(ARVALID_Dummy),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_mem" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_mem
   (rnext,
    pop,
    WEBWE,
    ready_for_outstanding,
    dout,
    mem_reg_0,
    gmem_0_RVALID,
    Q,
    ap_rst_n,
    \raddr_reg_reg[0]_0 ,
    \raddr_reg_reg[1]_0 ,
    \raddr_reg_reg[2]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[5]_0 ,
    \raddr_reg_reg[6]_0 ,
    \raddr_reg_reg[7]_0 ,
    mem_reg_1,
    mem_reg_2,
    ap_clk,
    SR,
    mem_reg_3,
    din);
  output [7:0]rnext;
  output pop;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  output [31:0]dout;
  input mem_reg_0;
  input gmem_0_RVALID;
  input [2:0]Q;
  input ap_rst_n;
  input \raddr_reg_reg[0]_0 ;
  input \raddr_reg_reg[1]_0 ;
  input \raddr_reg_reg[2]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[5]_0 ;
  input \raddr_reg_reg[6]_0 ;
  input \raddr_reg_reg[7]_0 ;
  input mem_reg_1;
  input [0:0]mem_reg_2;
  input ap_clk;
  input [0:0]SR;
  input [7:0]mem_reg_3;
  input [33:0]din;

  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_ready;
  wire [33:0]din;
  wire [31:0]dout;
  wire gmem_0_RVALID;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [0:0]mem_reg_2;
  wire [7:0]mem_reg_3;
  wire mem_reg_i_1_n_4;
  wire mem_reg_n_37;
  wire pop;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_4 ;
  wire \raddr_reg[5]_i_2_n_4 ;
  wire \raddr_reg[7]_i_3_n_4 ;
  wire \raddr_reg[7]_i_4_n_4 ;
  wire \raddr_reg[7]_i_5_n_4 ;
  wire \raddr_reg_reg[0]_0 ;
  wire \raddr_reg_reg[1]_0 ;
  wire \raddr_reg_reg[2]_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[6]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire ready_for_outstanding;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "feedforward_gmem_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({burst_ready,mem_reg_n_37}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_4),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hAAAAAAA2FFFFFFFF)) 
    mem_reg_i_1
       (.I0(mem_reg_0),
        .I1(gmem_0_RVALID),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ap_rst_n),
        .O(mem_reg_i_1_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_1),
        .I1(mem_reg_2),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \raddr_reg[0]_i_1 
       (.I0(pop),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(\raddr_reg[7]_i_3_n_4 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[1]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_4 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h53707070)) 
    \raddr_reg[2]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_4 ),
        .I2(\raddr_reg_reg[2]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[1]_0 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    \raddr_reg[3]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_4 ),
        .I2(\raddr_reg_reg[3]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(\raddr_reg_reg[2]_0 ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[4]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_4 ),
        .I2(\raddr_reg_reg[4]_0 ),
        .I3(\raddr_reg[4]_i_2_n_4 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .O(\raddr_reg[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[5]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_4 ),
        .I2(\raddr_reg_reg[5]_0 ),
        .I3(\raddr_reg[5]_i_2_n_4 ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[6]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_4 ),
        .I2(\raddr_reg_reg[6]_0 ),
        .I3(\raddr_reg[7]_i_4_n_4 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h57773000)) 
    \raddr_reg[7]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_3_n_4 ),
        .I2(\raddr_reg[7]_i_4_n_4 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .I4(\raddr_reg_reg[7]_0 ),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    \raddr_reg[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(gmem_0_RVALID),
        .I4(mem_reg_0),
        .O(pop));
  LUT6 #(
    .INIT(64'h04000000FFFFFFFF)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg[7]_i_5_n_4 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .I5(pop),
        .O(\raddr_reg[7]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_4 
       (.I0(\raddr_reg_reg[5]_0 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[2]_0 ),
        .I5(\raddr_reg_reg[4]_0 ),
        .O(\raddr_reg[7]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[7]_i_5 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[5]_0 ),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .O(\raddr_reg[7]_i_5_n_4 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCC80000)) 
    ready_for_outstanding_i_1
       (.I0(Q[2]),
        .I1(gmem_0_RVALID),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(burst_ready),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_read" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_read
   (SR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    m_axi_gmem_ARADDR,
    Q,
    \state_reg[0] ,
    \raddr_reg[3] ,
    push,
    ost_ctrl_info,
    din,
    m_axi_gmem_ARLEN,
    ap_clk,
    \dout_reg[0] ,
    ARVALID_Dummy,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    RREADY_Dummy,
    RBURST_READY_Dummy,
    push_0,
    ap_rst_n,
    D,
    \data_p2_reg[32] ,
    E);
  output [0:0]SR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [61:0]m_axi_gmem_ARADDR;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [3:0]\raddr_reg[3] ;
  output push;
  output ost_ctrl_info;
  output [0:0]din;
  output [3:0]m_axi_gmem_ARLEN;
  input ap_clk;
  input \dout_reg[0] ;
  input ARVALID_Dummy;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input RREADY_Dummy;
  input RBURST_READY_Dummy;
  input push_0;
  input ap_rst_n;
  input [63:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire \dout_reg[0] ;
  wire fifo_burst_n_4;
  wire fifo_burst_n_5;
  wire fifo_burst_n_6;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire [3:0]\raddr_reg[3] ;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  bd_0_hls_inst_0_feedforward_gmem_m_axi_fifo__parameterized1 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .\dout_reg[0] (SR),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg_0(fifo_burst_n_4),
        .dout_vld_reg_1(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_6),
        .full_n_reg_0(fifo_burst_n_5),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push_0(push_0),
        .\raddr_reg[3]_0 (\raddr_reg[3] ));
  bd_0_hls_inst_0_feedforward_gmem_m_axi_fifo__parameterized1_12 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(SR),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  bd_0_hls_inst_0_feedforward_gmem_m_axi_burst_converter rreq_burst_conv
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_5),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push),
        .s_ready_t_reg(ARREADY_Dummy));
  bd_0_hls_inst_0_feedforward_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_4),
        .\dout_reg[0]_0 (fifo_burst_n_6),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (SR));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    SR,
    next_req,
    last_sect_reg,
    p_15_in,
    single_sect__18,
    ap_rst_n_0,
    E,
    D,
    Q,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    ARVALID_Dummy,
    req_handling_reg,
    req_handling_reg_0,
    ap_rst_n,
    last_sect_reg_0,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    m_axi_gmem_ARREADY,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_3_0 ,
    \data_p2_reg[81]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[81]_1 );
  output s_ready_t_reg_0;
  output [0:0]SR;
  output next_req;
  output last_sect_reg;
  output p_15_in;
  output single_sect__18;
  output ap_rst_n_0;
  output [0:0]E;
  output [51:0]D;
  output [63:0]Q;
  output [19:0]\data_p1_reg[81]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input ARVALID_Dummy;
  input req_handling_reg;
  input req_handling_reg_0;
  input ap_rst_n;
  input last_sect_reg_0;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input m_axi_gmem_ARREADY;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_3_0 ;
  input [63:0]\data_p2_reg[81]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[81]_1 ;

  wire ARVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_p1[10]_i_1_n_4 ;
  wire \data_p1[11]_i_1_n_4 ;
  wire \data_p1[12]_i_1_n_4 ;
  wire \data_p1[13]_i_1_n_4 ;
  wire \data_p1[14]_i_1_n_4 ;
  wire \data_p1[15]_i_1_n_4 ;
  wire \data_p1[16]_i_1_n_4 ;
  wire \data_p1[17]_i_1_n_4 ;
  wire \data_p1[18]_i_1_n_4 ;
  wire \data_p1[19]_i_1_n_4 ;
  wire \data_p1[20]_i_1_n_4 ;
  wire \data_p1[21]_i_1_n_4 ;
  wire \data_p1[22]_i_1_n_4 ;
  wire \data_p1[23]_i_1_n_4 ;
  wire \data_p1[24]_i_1_n_4 ;
  wire \data_p1[25]_i_1_n_4 ;
  wire \data_p1[26]_i_1_n_4 ;
  wire \data_p1[27]_i_1_n_4 ;
  wire \data_p1[28]_i_1_n_4 ;
  wire \data_p1[29]_i_1_n_4 ;
  wire \data_p1[2]_i_1_n_4 ;
  wire \data_p1[30]_i_1_n_4 ;
  wire \data_p1[31]_i_1_n_4 ;
  wire \data_p1[32]_i_1_n_4 ;
  wire \data_p1[33]_i_1_n_4 ;
  wire \data_p1[34]_i_1_n_4 ;
  wire \data_p1[35]_i_1_n_4 ;
  wire \data_p1[36]_i_1_n_4 ;
  wire \data_p1[37]_i_1_n_4 ;
  wire \data_p1[38]_i_1_n_4 ;
  wire \data_p1[39]_i_1_n_4 ;
  wire \data_p1[3]_i_1_n_4 ;
  wire \data_p1[40]_i_1_n_4 ;
  wire \data_p1[41]_i_1_n_4 ;
  wire \data_p1[42]_i_1_n_4 ;
  wire \data_p1[43]_i_1_n_4 ;
  wire \data_p1[44]_i_1_n_4 ;
  wire \data_p1[45]_i_1_n_4 ;
  wire \data_p1[46]_i_1_n_4 ;
  wire \data_p1[47]_i_1_n_4 ;
  wire \data_p1[48]_i_1_n_4 ;
  wire \data_p1[49]_i_1_n_4 ;
  wire \data_p1[4]_i_1_n_4 ;
  wire \data_p1[50]_i_1_n_4 ;
  wire \data_p1[51]_i_1_n_4 ;
  wire \data_p1[52]_i_1_n_4 ;
  wire \data_p1[53]_i_1_n_4 ;
  wire \data_p1[54]_i_1_n_4 ;
  wire \data_p1[55]_i_1_n_4 ;
  wire \data_p1[56]_i_1_n_4 ;
  wire \data_p1[57]_i_1_n_4 ;
  wire \data_p1[58]_i_1_n_4 ;
  wire \data_p1[59]_i_1_n_4 ;
  wire \data_p1[5]_i_1_n_4 ;
  wire \data_p1[60]_i_1_n_4 ;
  wire \data_p1[61]_i_1_n_4 ;
  wire \data_p1[62]_i_1_n_4 ;
  wire \data_p1[63]_i_1_n_4 ;
  wire \data_p1[66]_i_1_n_4 ;
  wire \data_p1[6]_i_1_n_4 ;
  wire \data_p1[7]_i_1_n_4 ;
  wire \data_p1[81]_i_2_n_4 ;
  wire \data_p1[8]_i_1_n_4 ;
  wire \data_p1[9]_i_1_n_4 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [81:2]data_p2;
  wire [63:0]\data_p2_reg[81]_0 ;
  wire [0:0]\data_p2_reg[81]_1 ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire load_p1;
  wire m_axi_gmem_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1_n_4;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_total[19]_i_3_0 ;
  wire \sect_total[19]_i_4_n_4 ;
  wire \sect_total[19]_i_5_n_4 ;
  wire \sect_total[19]_i_6_n_4 ;
  wire \sect_total[19]_i_7_n_4 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1_n_4 ;
  wire \sect_total_reg[13]_i_1_n_5 ;
  wire \sect_total_reg[13]_i_1_n_6 ;
  wire \sect_total_reg[13]_i_1_n_7 ;
  wire \sect_total_reg[17]_i_1_n_4 ;
  wire \sect_total_reg[17]_i_1_n_5 ;
  wire \sect_total_reg[17]_i_1_n_6 ;
  wire \sect_total_reg[17]_i_1_n_7 ;
  wire \sect_total_reg[19]_i_2_n_7 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1_n_4 ;
  wire \sect_total_reg[1]_i_1_n_5 ;
  wire \sect_total_reg[1]_i_1_n_6 ;
  wire \sect_total_reg[1]_i_1_n_7 ;
  wire \sect_total_reg[1]_i_2_n_4 ;
  wire \sect_total_reg[1]_i_2_n_5 ;
  wire \sect_total_reg[1]_i_2_n_6 ;
  wire \sect_total_reg[1]_i_2_n_7 ;
  wire \sect_total_reg[1]_i_5_n_4 ;
  wire \sect_total_reg[1]_i_5_n_5 ;
  wire \sect_total_reg[1]_i_5_n_6 ;
  wire \sect_total_reg[1]_i_5_n_7 ;
  wire \sect_total_reg[5]_i_1_n_4 ;
  wire \sect_total_reg[5]_i_1_n_5 ;
  wire \sect_total_reg[5]_i_1_n_6 ;
  wire \sect_total_reg[5]_i_1_n_7 ;
  wire \sect_total_reg[9]_i_1_n_4 ;
  wire \sect_total_reg[9]_i_1_n_5 ;
  wire \sect_total_reg[9]_i_1_n_6 ;
  wire \sect_total_reg[9]_i_1_n_7 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1_n_4 ;
  wire \state[1]_i_1_n_4 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[29]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[32]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[33]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[34]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[35]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[36]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[37]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[38]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[39]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[40]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[41]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[42]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[43]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[44]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[45]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[46]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[47]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[48]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[49]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[50]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[51]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[52]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[53]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[54]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[55]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[56]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[57]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[58]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[59]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[5]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[60]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[61]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[62]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[63]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[66]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[81]_i_1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_2 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[81]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[9]_i_1_n_4 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_4 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_4 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_4 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_4 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_4 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_4 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_4 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_4 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_4 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_4 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_4 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_4 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_4 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_4 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_4 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_4 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_4 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_4 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_4 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_4 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_4 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_4 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_4 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_4 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_4 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_4 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_4 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_4 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_4 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_4 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_4 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_4 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_4 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_4 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_4 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_4 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_4 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_4 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_4 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_4 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_4 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_4 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_4 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_4 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_4 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_4 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_4 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_4 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_4 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_4 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_4 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_4 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_4 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_4 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_4 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_4 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_4 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_4 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_4 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_4 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_4 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2_n_4 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_4 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_4 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1
       (.I0(Q[9]),
        .I1(Q[63]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2
       (.I0(Q[8]),
        .I1(Q[63]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[3]),
        .I1(Q[63]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[2]),
        .I1(Q[63]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[1]),
        .I1(Q[63]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[0]),
        .I1(Q[62]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(p_15_in),
        .I3(req_handling_reg),
        .I4(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFF0000)) 
    req_handling_i_1
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_valid),
        .I4(next_req),
        .I5(req_handling_reg_0),
        .O(last_sect_reg));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT4 #(
    .INIT(16'h8000)) 
    \sect_total[19]_i_3 
       (.I0(\sect_total[19]_i_4_n_4 ),
        .I1(\sect_total[19]_i_5_n_4 ),
        .I2(\sect_total[19]_i_6_n_4 ),
        .I3(\sect_total[19]_i_7_n_4 ),
        .O(single_sect__18));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_4 
       (.I0(\sect_total[19]_i_3_0 [1]),
        .I1(\sect_total[19]_i_3_0 [0]),
        .I2(\sect_total[19]_i_3_0 [3]),
        .I3(\sect_total[19]_i_3_0 [2]),
        .O(\sect_total[19]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_5 
       (.I0(\sect_total[19]_i_3_0 [4]),
        .I1(\sect_total[19]_i_3_0 [5]),
        .I2(\sect_total[19]_i_3_0 [6]),
        .I3(\sect_total[19]_i_3_0 [7]),
        .I4(\sect_total[19]_i_3_0 [9]),
        .I5(\sect_total[19]_i_3_0 [8]),
        .O(\sect_total[19]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_6 
       (.I0(\sect_total[19]_i_3_0 [11]),
        .I1(\sect_total[19]_i_3_0 [10]),
        .I2(\sect_total[19]_i_3_0 [13]),
        .I3(\sect_total[19]_i_3_0 [12]),
        .O(\sect_total[19]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_7 
       (.I0(\sect_total[19]_i_3_0 [14]),
        .I1(\sect_total[19]_i_3_0 [15]),
        .I2(\sect_total[19]_i_3_0 [16]),
        .I3(\sect_total[19]_i_3_0 [17]),
        .I4(\sect_total[19]_i_3_0 [19]),
        .I5(\sect_total[19]_i_3_0 [18]),
        .O(\sect_total[19]_i_7_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1 
       (.CI(\sect_total_reg[9]_i_1_n_4 ),
        .CO({\sect_total_reg[13]_i_1_n_4 ,\sect_total_reg[13]_i_1_n_5 ,\sect_total_reg[13]_i_1_n_6 ,\sect_total_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [13:10]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1 
       (.CI(\sect_total_reg[13]_i_1_n_4 ),
        .CO({\sect_total_reg[17]_i_1_n_4 ,\sect_total_reg[17]_i_1_n_5 ,\sect_total_reg[17]_i_1_n_6 ,\sect_total_reg[17]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [17:14]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[17]_i_1_n_4 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED [3:2],\data_p1_reg[81]_0 [19:18]}),
        .S({1'b0,1'b0,Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1 
       (.CI(\sect_total_reg[1]_i_2_n_4 ),
        .CO({\sect_total_reg[1]_i_1_n_4 ,\sect_total_reg[1]_i_1_n_5 ,\sect_total_reg[1]_i_1_n_6 ,\sect_total_reg[1]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[63],Q[63]}),
        .O({\data_p1_reg[81]_0 [1:0],\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[63],Q[63],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2 
       (.CI(\sect_total_reg[1]_i_5_n_4 ),
        .CO({\sect_total_reg[1]_i_2_n_4 ,\sect_total_reg[1]_i_2_n_5 ,\sect_total_reg[1]_i_2_n_6 ,\sect_total_reg[1]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({Q[63],Q[63],Q[63],Q[63]}),
        .O(\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5_n_4 ,\sect_total_reg[1]_i_5_n_5 ,\sect_total_reg[1]_i_5_n_6 ,\sect_total_reg[1]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({Q[63],Q[63],Q[63:62]}),
        .O(\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1 
       (.CI(\sect_total_reg[1]_i_1_n_4 ),
        .CO({\sect_total_reg[5]_i_1_n_4 ,\sect_total_reg[5]_i_1_n_5 ,\sect_total_reg[5]_i_1_n_6 ,\sect_total_reg[5]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [5:2]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1 
       (.CI(\sect_total_reg[5]_i_1_n_4 ),
        .CO({\sect_total_reg[9]_i_1_n_4 ,\sect_total_reg[9]_i_1_n_5 ,\sect_total_reg[9]_i_1_n_6 ,\sect_total_reg[9]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [9:6]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .O(\state[1]_i_1_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_4 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    \state_reg[0]_0 ,
    ap_clk,
    m_axi_gmem_RVALID,
    RREADY_Dummy,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input \state_reg[0]_0 ;
  input ap_clk;
  input m_axi_gmem_RVALID;
  input RREADY_Dummy;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_4 ;
  wire \data_p1[10]_i_1__0_n_4 ;
  wire \data_p1[11]_i_1__0_n_4 ;
  wire \data_p1[12]_i_1__0_n_4 ;
  wire \data_p1[13]_i_1__0_n_4 ;
  wire \data_p1[14]_i_1__0_n_4 ;
  wire \data_p1[15]_i_1__0_n_4 ;
  wire \data_p1[16]_i_1__0_n_4 ;
  wire \data_p1[17]_i_1__0_n_4 ;
  wire \data_p1[18]_i_1__0_n_4 ;
  wire \data_p1[19]_i_1__0_n_4 ;
  wire \data_p1[1]_i_1_n_4 ;
  wire \data_p1[20]_i_1__0_n_4 ;
  wire \data_p1[21]_i_1__0_n_4 ;
  wire \data_p1[22]_i_1__0_n_4 ;
  wire \data_p1[23]_i_1__0_n_4 ;
  wire \data_p1[24]_i_1__0_n_4 ;
  wire \data_p1[25]_i_1__0_n_4 ;
  wire \data_p1[26]_i_1__0_n_4 ;
  wire \data_p1[27]_i_1__0_n_4 ;
  wire \data_p1[28]_i_1__0_n_4 ;
  wire \data_p1[29]_i_1__0_n_4 ;
  wire \data_p1[2]_i_1__0_n_4 ;
  wire \data_p1[30]_i_1__0_n_4 ;
  wire \data_p1[31]_i_1__0_n_4 ;
  wire \data_p1[32]_i_2_n_4 ;
  wire \data_p1[3]_i_1__0_n_4 ;
  wire \data_p1[4]_i_1__0_n_4 ;
  wire \data_p1[5]_i_1__0_n_4 ;
  wire \data_p1[6]_i_1__0_n_4 ;
  wire \data_p1[7]_i_1__0_n_4 ;
  wire \data_p1[8]_i_1__0_n_4 ;
  wire \data_p1[9]_i_1__0_n_4 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[32] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__0_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_4 ;
  wire \state[1]_i_1__0_n_4 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(\state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(\state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_4_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_4_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_4_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_4_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_4_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_4_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_4_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_4_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_4_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_4_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_4_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_4_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_4_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_4_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_4_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_4_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_4_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_4_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_4_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_4_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_4_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_4_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_4_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_4_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_4_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_4_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_4_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_4_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_4_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_4_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_4_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_4_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_4_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_4 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_4 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_4 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_4 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(\dout_reg[0] ),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_4),
        .Q(s_ready_t_reg_0),
        .R(\state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__0_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_4 ),
        .Q(Q),
        .R(\state_reg[0]_0 ));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_4 ),
        .Q(state),
        .S(\state_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_srl" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_srl
   (\dout_reg[64]_0 ,
    Q,
    pop,
    push,
    S,
    tmp_valid_reg,
    rreq_valid,
    ARREADY_Dummy,
    \dout_reg[61]_0 ,
    \dout_reg[61]_1 ,
    \dout_reg[61]_2 ,
    \dout_reg[61]_3 ,
    \dout_reg[0]_0 ,
    gmem_0_ARREADY,
    \dout_reg[64]_1 ,
    \dout_reg[64]_2 ,
    \dout_reg[64]_3 ,
    ap_clk,
    SR);
  output \dout_reg[64]_0 ;
  output [62:0]Q;
  output pop;
  output push;
  output [0:0]S;
  input tmp_valid_reg;
  input rreq_valid;
  input ARREADY_Dummy;
  input [61:0]\dout_reg[61]_0 ;
  input [2:0]\dout_reg[61]_1 ;
  input [61:0]\dout_reg[61]_2 ;
  input [61:0]\dout_reg[61]_3 ;
  input \dout_reg[0]_0 ;
  input gmem_0_ARREADY;
  input \dout_reg[64]_1 ;
  input \dout_reg[64]_2 ;
  input \dout_reg[64]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [2:0]\dout_reg[61]_1 ;
  wire [61:0]\dout_reg[61]_2 ;
  wire [61:0]\dout_reg[61]_3 ;
  wire \dout_reg[64]_0 ;
  wire \dout_reg[64]_1 ;
  wire \dout_reg[64]_2 ;
  wire \dout_reg[64]_3 ;
  wire gmem_0_ARREADY;
  wire \mem_reg[5][0]_srl6_i_2_n_4 ;
  wire \mem_reg[5][0]_srl6_n_4 ;
  wire \mem_reg[5][10]_srl6_i_1_n_4 ;
  wire \mem_reg[5][10]_srl6_n_4 ;
  wire \mem_reg[5][11]_srl6_i_1_n_4 ;
  wire \mem_reg[5][11]_srl6_n_4 ;
  wire \mem_reg[5][12]_srl6_i_1_n_4 ;
  wire \mem_reg[5][12]_srl6_n_4 ;
  wire \mem_reg[5][13]_srl6_i_1_n_4 ;
  wire \mem_reg[5][13]_srl6_n_4 ;
  wire \mem_reg[5][14]_srl6_i_1_n_4 ;
  wire \mem_reg[5][14]_srl6_n_4 ;
  wire \mem_reg[5][15]_srl6_i_1_n_4 ;
  wire \mem_reg[5][15]_srl6_n_4 ;
  wire \mem_reg[5][16]_srl6_i_1_n_4 ;
  wire \mem_reg[5][16]_srl6_n_4 ;
  wire \mem_reg[5][17]_srl6_i_1_n_4 ;
  wire \mem_reg[5][17]_srl6_n_4 ;
  wire \mem_reg[5][18]_srl6_i_1_n_4 ;
  wire \mem_reg[5][18]_srl6_n_4 ;
  wire \mem_reg[5][19]_srl6_i_1_n_4 ;
  wire \mem_reg[5][19]_srl6_n_4 ;
  wire \mem_reg[5][1]_srl6_i_1_n_4 ;
  wire \mem_reg[5][1]_srl6_n_4 ;
  wire \mem_reg[5][20]_srl6_i_1_n_4 ;
  wire \mem_reg[5][20]_srl6_n_4 ;
  wire \mem_reg[5][21]_srl6_i_1_n_4 ;
  wire \mem_reg[5][21]_srl6_n_4 ;
  wire \mem_reg[5][22]_srl6_i_1_n_4 ;
  wire \mem_reg[5][22]_srl6_n_4 ;
  wire \mem_reg[5][23]_srl6_i_1_n_4 ;
  wire \mem_reg[5][23]_srl6_n_4 ;
  wire \mem_reg[5][24]_srl6_i_1_n_4 ;
  wire \mem_reg[5][24]_srl6_n_4 ;
  wire \mem_reg[5][25]_srl6_i_1_n_4 ;
  wire \mem_reg[5][25]_srl6_n_4 ;
  wire \mem_reg[5][26]_srl6_i_1_n_4 ;
  wire \mem_reg[5][26]_srl6_n_4 ;
  wire \mem_reg[5][27]_srl6_i_1_n_4 ;
  wire \mem_reg[5][27]_srl6_n_4 ;
  wire \mem_reg[5][28]_srl6_i_1_n_4 ;
  wire \mem_reg[5][28]_srl6_n_4 ;
  wire \mem_reg[5][29]_srl6_i_1_n_4 ;
  wire \mem_reg[5][29]_srl6_n_4 ;
  wire \mem_reg[5][2]_srl6_i_1_n_4 ;
  wire \mem_reg[5][2]_srl6_n_4 ;
  wire \mem_reg[5][30]_srl6_i_1_n_4 ;
  wire \mem_reg[5][30]_srl6_n_4 ;
  wire \mem_reg[5][31]_srl6_i_1_n_4 ;
  wire \mem_reg[5][31]_srl6_n_4 ;
  wire \mem_reg[5][32]_srl6_i_1_n_4 ;
  wire \mem_reg[5][32]_srl6_n_4 ;
  wire \mem_reg[5][33]_srl6_i_1_n_4 ;
  wire \mem_reg[5][33]_srl6_n_4 ;
  wire \mem_reg[5][34]_srl6_i_1_n_4 ;
  wire \mem_reg[5][34]_srl6_n_4 ;
  wire \mem_reg[5][35]_srl6_i_1_n_4 ;
  wire \mem_reg[5][35]_srl6_n_4 ;
  wire \mem_reg[5][36]_srl6_i_1_n_4 ;
  wire \mem_reg[5][36]_srl6_n_4 ;
  wire \mem_reg[5][37]_srl6_i_1_n_4 ;
  wire \mem_reg[5][37]_srl6_n_4 ;
  wire \mem_reg[5][38]_srl6_i_1_n_4 ;
  wire \mem_reg[5][38]_srl6_n_4 ;
  wire \mem_reg[5][39]_srl6_i_1_n_4 ;
  wire \mem_reg[5][39]_srl6_n_4 ;
  wire \mem_reg[5][3]_srl6_i_1_n_4 ;
  wire \mem_reg[5][3]_srl6_n_4 ;
  wire \mem_reg[5][40]_srl6_i_1_n_4 ;
  wire \mem_reg[5][40]_srl6_n_4 ;
  wire \mem_reg[5][41]_srl6_i_1_n_4 ;
  wire \mem_reg[5][41]_srl6_n_4 ;
  wire \mem_reg[5][42]_srl6_i_1_n_4 ;
  wire \mem_reg[5][42]_srl6_n_4 ;
  wire \mem_reg[5][43]_srl6_i_1_n_4 ;
  wire \mem_reg[5][43]_srl6_n_4 ;
  wire \mem_reg[5][44]_srl6_i_1_n_4 ;
  wire \mem_reg[5][44]_srl6_n_4 ;
  wire \mem_reg[5][45]_srl6_i_1_n_4 ;
  wire \mem_reg[5][45]_srl6_n_4 ;
  wire \mem_reg[5][46]_srl6_i_1_n_4 ;
  wire \mem_reg[5][46]_srl6_n_4 ;
  wire \mem_reg[5][47]_srl6_i_1_n_4 ;
  wire \mem_reg[5][47]_srl6_n_4 ;
  wire \mem_reg[5][48]_srl6_i_1_n_4 ;
  wire \mem_reg[5][48]_srl6_n_4 ;
  wire \mem_reg[5][49]_srl6_i_1_n_4 ;
  wire \mem_reg[5][49]_srl6_n_4 ;
  wire \mem_reg[5][4]_srl6_i_1_n_4 ;
  wire \mem_reg[5][4]_srl6_n_4 ;
  wire \mem_reg[5][50]_srl6_i_1_n_4 ;
  wire \mem_reg[5][50]_srl6_n_4 ;
  wire \mem_reg[5][51]_srl6_i_1_n_4 ;
  wire \mem_reg[5][51]_srl6_n_4 ;
  wire \mem_reg[5][52]_srl6_i_1_n_4 ;
  wire \mem_reg[5][52]_srl6_n_4 ;
  wire \mem_reg[5][53]_srl6_i_1_n_4 ;
  wire \mem_reg[5][53]_srl6_n_4 ;
  wire \mem_reg[5][54]_srl6_i_1_n_4 ;
  wire \mem_reg[5][54]_srl6_n_4 ;
  wire \mem_reg[5][55]_srl6_i_1_n_4 ;
  wire \mem_reg[5][55]_srl6_n_4 ;
  wire \mem_reg[5][56]_srl6_i_1_n_4 ;
  wire \mem_reg[5][56]_srl6_n_4 ;
  wire \mem_reg[5][57]_srl6_i_1_n_4 ;
  wire \mem_reg[5][57]_srl6_n_4 ;
  wire \mem_reg[5][58]_srl6_i_1_n_4 ;
  wire \mem_reg[5][58]_srl6_n_4 ;
  wire \mem_reg[5][59]_srl6_i_1_n_4 ;
  wire \mem_reg[5][59]_srl6_n_4 ;
  wire \mem_reg[5][5]_srl6_i_1_n_4 ;
  wire \mem_reg[5][5]_srl6_n_4 ;
  wire \mem_reg[5][60]_srl6_i_1_n_4 ;
  wire \mem_reg[5][60]_srl6_n_4 ;
  wire \mem_reg[5][61]_srl6_i_1_n_4 ;
  wire \mem_reg[5][61]_srl6_n_4 ;
  wire \mem_reg[5][64]_srl6_n_4 ;
  wire \mem_reg[5][6]_srl6_i_1_n_4 ;
  wire \mem_reg[5][6]_srl6_n_4 ;
  wire \mem_reg[5][7]_srl6_i_1_n_4 ;
  wire \mem_reg[5][7]_srl6_n_4 ;
  wire \mem_reg[5][8]_srl6_i_1_n_4 ;
  wire \mem_reg[5][8]_srl6_n_4 ;
  wire \mem_reg[5][9]_srl6_i_1_n_4 ;
  wire \mem_reg[5][9]_srl6_n_4 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[64]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_4 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_4 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_4 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_4 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_4 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_4 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_4 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_4 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_4 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_4 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_4 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_4 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_4 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_4 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_4 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_4 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_4 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_4 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_4 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_4 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_4 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_4 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_4 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_4 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_4 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_4 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_4 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_4 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_4 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_4 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_4 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_4 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_4 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_4 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_4 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_4 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_4 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_4 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_4 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_4 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_4 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_4 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_4 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_4 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_4 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_4 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_4 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_4 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_4 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_4 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_4 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_4 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_4 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_4 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_4 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_4 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_4 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_4 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][64]_srl6_n_4 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_4 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_4 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_4 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_4 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][0]_srl6_i_2_n_4 ),
        .Q(\mem_reg[5][0]_srl6_n_4 ));
  LUT4 #(
    .INIT(16'hF0E0)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(\dout_reg[61]_1 [0]),
        .I1(\dout_reg[61]_1 [1]),
        .I2(gmem_0_ARREADY),
        .I3(\dout_reg[61]_1 [2]),
        .O(push));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][0]_srl6_i_2 
       (.I0(\dout_reg[61]_0 [0]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [0]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [0]),
        .O(\mem_reg[5][0]_srl6_i_2_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][10]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][10]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][10]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [10]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [10]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [10]),
        .O(\mem_reg[5][10]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][11]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][11]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][11]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [11]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [11]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [11]),
        .O(\mem_reg[5][11]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][12]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][12]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][12]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [12]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [12]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [12]),
        .O(\mem_reg[5][12]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][13]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][13]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][13]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [13]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [13]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [13]),
        .O(\mem_reg[5][13]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][14]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][14]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][14]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [14]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [14]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [14]),
        .O(\mem_reg[5][14]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][15]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][15]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][15]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [15]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [15]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [15]),
        .O(\mem_reg[5][15]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][16]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][16]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][16]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [16]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [16]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [16]),
        .O(\mem_reg[5][16]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][17]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][17]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][17]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [17]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [17]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [17]),
        .O(\mem_reg[5][17]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][18]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][18]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][18]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [18]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [18]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [18]),
        .O(\mem_reg[5][18]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][19]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][19]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][19]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [19]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [19]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [19]),
        .O(\mem_reg[5][19]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][1]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][1]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][1]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [1]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [1]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [1]),
        .O(\mem_reg[5][1]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][20]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][20]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][20]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [20]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [20]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [20]),
        .O(\mem_reg[5][20]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][21]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][21]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][21]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [21]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [21]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [21]),
        .O(\mem_reg[5][21]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][22]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][22]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][22]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [22]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [22]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [22]),
        .O(\mem_reg[5][22]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][23]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][23]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][23]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [23]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [23]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [23]),
        .O(\mem_reg[5][23]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][24]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][24]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][24]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [24]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [24]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [24]),
        .O(\mem_reg[5][24]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][25]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][25]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][25]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [25]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [25]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [25]),
        .O(\mem_reg[5][25]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][26]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][26]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][26]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [26]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [26]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [26]),
        .O(\mem_reg[5][26]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][27]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][27]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][27]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [27]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [27]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [27]),
        .O(\mem_reg[5][27]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][28]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][28]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][28]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [28]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [28]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [28]),
        .O(\mem_reg[5][28]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][29]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][29]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][29]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [29]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [29]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [29]),
        .O(\mem_reg[5][29]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][2]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][2]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][2]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [2]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [2]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [2]),
        .O(\mem_reg[5][2]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][30]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][30]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][30]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [30]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [30]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [30]),
        .O(\mem_reg[5][30]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][31]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][31]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][31]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [31]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [31]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [31]),
        .O(\mem_reg[5][31]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][32]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][32]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][32]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [32]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [32]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [32]),
        .O(\mem_reg[5][32]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][33]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][33]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][33]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [33]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [33]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [33]),
        .O(\mem_reg[5][33]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][34]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][34]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][34]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [34]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [34]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [34]),
        .O(\mem_reg[5][34]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][35]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][35]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][35]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [35]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [35]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [35]),
        .O(\mem_reg[5][35]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][36]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][36]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][36]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [36]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [36]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [36]),
        .O(\mem_reg[5][36]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][37]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][37]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][37]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [37]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [37]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [37]),
        .O(\mem_reg[5][37]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][38]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][38]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][38]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [38]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [38]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [38]),
        .O(\mem_reg[5][38]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][39]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][39]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][39]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [39]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [39]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [39]),
        .O(\mem_reg[5][39]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][3]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][3]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][3]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [3]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [3]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [3]),
        .O(\mem_reg[5][3]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][40]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][40]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][40]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [40]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [40]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [40]),
        .O(\mem_reg[5][40]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][41]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][41]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][41]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [41]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [41]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [41]),
        .O(\mem_reg[5][41]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][42]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][42]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][42]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [42]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [42]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [42]),
        .O(\mem_reg[5][42]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][43]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][43]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][43]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [43]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [43]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [43]),
        .O(\mem_reg[5][43]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][44]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][44]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][44]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [44]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [44]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [44]),
        .O(\mem_reg[5][44]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][45]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][45]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][45]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [45]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [45]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [45]),
        .O(\mem_reg[5][45]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][46]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][46]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][46]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [46]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [46]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [46]),
        .O(\mem_reg[5][46]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][47]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][47]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][47]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [47]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [47]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [47]),
        .O(\mem_reg[5][47]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][48]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][48]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][48]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [48]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [48]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [48]),
        .O(\mem_reg[5][48]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][49]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][49]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][49]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [49]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [49]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [49]),
        .O(\mem_reg[5][49]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][4]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][4]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][4]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [4]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [4]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [4]),
        .O(\mem_reg[5][4]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][50]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][50]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][50]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [50]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [50]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [50]),
        .O(\mem_reg[5][50]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][51]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][51]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][51]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [51]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [51]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [51]),
        .O(\mem_reg[5][51]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][52]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][52]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][52]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [52]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [52]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [52]),
        .O(\mem_reg[5][52]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][53]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][53]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][53]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [53]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [53]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [53]),
        .O(\mem_reg[5][53]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][54]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][54]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][54]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [54]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [54]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [54]),
        .O(\mem_reg[5][54]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][55]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][55]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][55]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [55]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [55]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [55]),
        .O(\mem_reg[5][55]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][56]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][56]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][56]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [56]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [56]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [56]),
        .O(\mem_reg[5][56]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][57]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][57]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][57]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [57]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [57]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [57]),
        .O(\mem_reg[5][57]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][58]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][58]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][58]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [58]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [58]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [58]),
        .O(\mem_reg[5][58]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][59]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][59]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][59]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [59]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [59]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [59]),
        .O(\mem_reg[5][59]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][5]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][5]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][5]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [5]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [5]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [5]),
        .O(\mem_reg[5][5]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][60]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][60]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][60]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [60]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [60]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [60]),
        .O(\mem_reg[5][60]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][61]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][61]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][61]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [61]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [61]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [61]),
        .O(\mem_reg[5][61]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][64]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][64]_srl6_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][6]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][6]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][6]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [6]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [6]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [6]),
        .O(\mem_reg[5][6]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][7]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][7]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][7]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [7]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [7]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [7]),
        .O(\mem_reg[5][7]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][8]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][8]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][8]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [8]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [8]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [8]),
        .O(\mem_reg[5][8]_srl6_i_1_n_4 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(\dout_reg[64]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][9]_srl6_i_1_n_4 ),
        .Q(\mem_reg[5][9]_srl6_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[5][9]_srl6_i_1 
       (.I0(\dout_reg[61]_0 [9]),
        .I1(\dout_reg[61]_1 [2]),
        .I2(\dout_reg[61]_2 [9]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[61]_3 [9]),
        .O(\mem_reg[5][9]_srl6_i_1_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[62]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1
       (.I0(Q[62]),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(\dout_reg[64]_0 ));
endmodule

(* ORIG_REF_NAME = "feedforward_gmem_m_axi_srl" *) 
module bd_0_hls_inst_0_feedforward_gmem_m_axi_srl__parameterized0
   (din,
    \dout_reg[0]_0 ,
    pop,
    \dout_reg[0]_1 ,
    ap_clk,
    Q,
    mem_reg);
  output [0:0]din;
  input \dout_reg[0]_0 ;
  input pop;
  input \dout_reg[0]_1 ;
  input ap_clk;
  input [0:0]Q;
  input mem_reg;

  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire last_burst;
  wire mem_reg;
  wire pop;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_reg[0]_1 ),
        .Q(last_burst),
        .R(\dout_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(Q),
        .I1(mem_reg),
        .I2(last_burst),
        .O(din));
endmodule

(* ORIG_REF_NAME = "feedforward_layer1_activations_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_feedforward_layer1_activations_RAM_AUTO_1R1W
   (sub_ln116_1_fu_178_p2,
    CO,
    \X_size_read_reg_14084_reg[30] ,
    E,
    ap_clk,
    layer1_activations_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    \sub_ln116_1_reg_221_reg[4] ,
    \layer1_quant_127_fu_1062_reg[0]_i_2_0 ,
    DOADO,
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
    Q,
    \sub_ln116_1_reg_221_reg[31] ,
    ram_reg_i_59__0_0);
  output [30:0]sub_ln116_1_fu_178_p2;
  output [0:0]CO;
  output [0:0]\X_size_read_reg_14084_reg[30] ;
  output [0:0]E;
  input ap_clk;
  input layer1_activations_ce0;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]ram_reg_0;
  input \sub_ln116_1_reg_221_reg[4] ;
  input \layer1_quant_127_fu_1062_reg[0]_i_2_0 ;
  input [31:0]DOADO;
  input grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg;
  input [1:0]Q;
  input [31:0]\sub_ln116_1_reg_221_reg[31] ;
  input [8:0]ram_reg_i_59__0_0;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\X_size_read_reg_14084_reg[30] ;
  wire ap_clk;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg;
  wire [31:31]\grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/select_ln129_fu_2047_p3 ;
  wire layer1_activations_2_ce1;
  wire [31:0]layer1_activations_2_q0;
  wire [30:0]layer1_activations_2_q1;
  wire layer1_activations_ce0;
  wire \layer1_quant_127_fu_1062[0]_i_10_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_12_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_13_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_14_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_15_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_17_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_18_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_19_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_20_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_21_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_22_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_23_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_24_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_25_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_7_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_8_n_4 ;
  wire \layer1_quant_127_fu_1062[0]_i_9_n_4 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_11_n_4 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_11_n_5 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_11_n_6 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_11_n_7 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_16_n_4 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_16_n_5 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_16_n_6 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_16_n_7 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_2_0 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_2_n_5 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_2_n_6 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_2_n_7 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_5_n_4 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_5_n_5 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_5_n_6 ;
  wire \layer1_quant_127_fu_1062_reg[0]_i_5_n_7 ;
  wire [0:0]ram_reg_0;
  wire ram_reg_i_49__0_n_5;
  wire ram_reg_i_49__0_n_6;
  wire ram_reg_i_49__0_n_7;
  wire ram_reg_i_50_n_4;
  wire ram_reg_i_50_n_5;
  wire ram_reg_i_50_n_6;
  wire ram_reg_i_50_n_7;
  wire ram_reg_i_51__1_n_4;
  wire ram_reg_i_52__1_n_4;
  wire ram_reg_i_53__1_n_4;
  wire ram_reg_i_54__1_n_4;
  wire ram_reg_i_55__1_n_4;
  wire ram_reg_i_56__1_n_4;
  wire ram_reg_i_57__1_n_4;
  wire ram_reg_i_58__1_n_4;
  wire [8:0]ram_reg_i_59__0_0;
  wire ram_reg_i_59__0_n_4;
  wire ram_reg_i_59__0_n_5;
  wire ram_reg_i_59__0_n_6;
  wire ram_reg_i_59__0_n_7;
  wire ram_reg_i_60__1_n_4;
  wire ram_reg_i_61__0_n_4;
  wire ram_reg_i_62__1_n_4;
  wire ram_reg_i_63__1_n_4;
  wire ram_reg_i_64__1_n_4;
  wire ram_reg_i_65__1_n_4;
  wire ram_reg_i_66__1_n_4;
  wire ram_reg_i_67__1_n_4;
  wire ram_reg_i_68__1_n_4;
  wire ram_reg_i_68__1_n_5;
  wire ram_reg_i_68__1_n_6;
  wire ram_reg_i_68__1_n_7;
  wire ram_reg_i_69__1_n_4;
  wire ram_reg_i_70__1_n_4;
  wire ram_reg_i_71__1_n_4;
  wire ram_reg_i_72_n_4;
  wire ram_reg_i_73__1_n_4;
  wire ram_reg_i_74__1_n_4;
  wire ram_reg_i_75__1_n_4;
  wire ram_reg_i_76__1_n_4;
  wire ram_reg_i_77_n_4;
  wire ram_reg_i_78_n_4;
  wire ram_reg_i_79_n_4;
  wire ram_reg_i_80_n_4;
  wire ram_reg_i_81_n_4;
  wire ram_reg_i_82_n_4;
  wire ram_reg_i_83_n_4;
  wire ram_reg_i_84_n_4;
  wire ram_reg_n_40;
  wire [30:0]sub_ln116_1_fu_178_p2;
  wire \sub_ln116_1_reg_221[12]_i_2_n_4 ;
  wire \sub_ln116_1_reg_221[12]_i_3_n_4 ;
  wire \sub_ln116_1_reg_221[12]_i_4_n_4 ;
  wire \sub_ln116_1_reg_221[12]_i_5_n_4 ;
  wire \sub_ln116_1_reg_221[16]_i_2_n_4 ;
  wire \sub_ln116_1_reg_221[16]_i_3_n_4 ;
  wire \sub_ln116_1_reg_221[16]_i_4_n_4 ;
  wire \sub_ln116_1_reg_221[16]_i_5_n_4 ;
  wire \sub_ln116_1_reg_221[20]_i_2_n_4 ;
  wire \sub_ln116_1_reg_221[20]_i_3_n_4 ;
  wire \sub_ln116_1_reg_221[20]_i_4_n_4 ;
  wire \sub_ln116_1_reg_221[20]_i_5_n_4 ;
  wire \sub_ln116_1_reg_221[24]_i_2_n_4 ;
  wire \sub_ln116_1_reg_221[24]_i_3_n_4 ;
  wire \sub_ln116_1_reg_221[24]_i_4_n_4 ;
  wire \sub_ln116_1_reg_221[24]_i_5_n_4 ;
  wire \sub_ln116_1_reg_221[28]_i_2_n_4 ;
  wire \sub_ln116_1_reg_221[28]_i_3_n_4 ;
  wire \sub_ln116_1_reg_221[28]_i_4_n_4 ;
  wire \sub_ln116_1_reg_221[28]_i_5_n_4 ;
  wire \sub_ln116_1_reg_221[31]_i_2_n_4 ;
  wire \sub_ln116_1_reg_221[31]_i_3_n_4 ;
  wire \sub_ln116_1_reg_221[31]_i_4_n_4 ;
  wire \sub_ln116_1_reg_221[4]_i_3_n_4 ;
  wire \sub_ln116_1_reg_221[4]_i_4_n_4 ;
  wire \sub_ln116_1_reg_221[4]_i_5_n_4 ;
  wire \sub_ln116_1_reg_221[4]_i_6_n_4 ;
  wire \sub_ln116_1_reg_221[8]_i_2_n_4 ;
  wire \sub_ln116_1_reg_221[8]_i_3_n_4 ;
  wire \sub_ln116_1_reg_221[8]_i_4_n_4 ;
  wire \sub_ln116_1_reg_221[8]_i_5_n_4 ;
  wire \sub_ln116_1_reg_221_reg[12]_i_1_n_4 ;
  wire \sub_ln116_1_reg_221_reg[12]_i_1_n_5 ;
  wire \sub_ln116_1_reg_221_reg[12]_i_1_n_6 ;
  wire \sub_ln116_1_reg_221_reg[12]_i_1_n_7 ;
  wire \sub_ln116_1_reg_221_reg[16]_i_1_n_4 ;
  wire \sub_ln116_1_reg_221_reg[16]_i_1_n_5 ;
  wire \sub_ln116_1_reg_221_reg[16]_i_1_n_6 ;
  wire \sub_ln116_1_reg_221_reg[16]_i_1_n_7 ;
  wire \sub_ln116_1_reg_221_reg[20]_i_1_n_4 ;
  wire \sub_ln116_1_reg_221_reg[20]_i_1_n_5 ;
  wire \sub_ln116_1_reg_221_reg[20]_i_1_n_6 ;
  wire \sub_ln116_1_reg_221_reg[20]_i_1_n_7 ;
  wire \sub_ln116_1_reg_221_reg[24]_i_1_n_4 ;
  wire \sub_ln116_1_reg_221_reg[24]_i_1_n_5 ;
  wire \sub_ln116_1_reg_221_reg[24]_i_1_n_6 ;
  wire \sub_ln116_1_reg_221_reg[24]_i_1_n_7 ;
  wire \sub_ln116_1_reg_221_reg[28]_i_1_n_4 ;
  wire \sub_ln116_1_reg_221_reg[28]_i_1_n_5 ;
  wire \sub_ln116_1_reg_221_reg[28]_i_1_n_6 ;
  wire \sub_ln116_1_reg_221_reg[28]_i_1_n_7 ;
  wire [31:0]\sub_ln116_1_reg_221_reg[31] ;
  wire \sub_ln116_1_reg_221_reg[31]_i_1_n_6 ;
  wire \sub_ln116_1_reg_221_reg[31]_i_1_n_7 ;
  wire \sub_ln116_1_reg_221_reg[4] ;
  wire \sub_ln116_1_reg_221_reg[4]_i_1_n_4 ;
  wire \sub_ln116_1_reg_221_reg[4]_i_1_n_5 ;
  wire \sub_ln116_1_reg_221_reg[4]_i_1_n_6 ;
  wire \sub_ln116_1_reg_221_reg[4]_i_1_n_7 ;
  wire \sub_ln116_1_reg_221_reg[8]_i_1_n_4 ;
  wire \sub_ln116_1_reg_221_reg[8]_i_1_n_5 ;
  wire \sub_ln116_1_reg_221_reg[8]_i_1_n_6 ;
  wire \sub_ln116_1_reg_221_reg[8]_i_1_n_7 ;
  wire [3:0]\NLW_layer1_quant_127_fu_1062_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_layer1_quant_127_fu_1062_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_layer1_quant_127_fu_1062_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_layer1_quant_127_fu_1062_reg[0]_i_5_O_UNCONNECTED ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_49__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_50_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_59__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_68__1_O_UNCONNECTED;
  wire [3:2]\NLW_sub_ln116_1_reg_221_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln116_1_reg_221_reg[31]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_10 
       (.I0(layer1_activations_2_q0[24]),
        .I1(layer1_activations_2_q0[25]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[24]),
        .I4(DOADO[25]),
        .O(\layer1_quant_127_fu_1062[0]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_12 
       (.I0(layer1_activations_2_q0[22]),
        .I1(layer1_activations_2_q0[23]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[22]),
        .I4(DOADO[23]),
        .O(\layer1_quant_127_fu_1062[0]_i_12_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_13 
       (.I0(layer1_activations_2_q0[20]),
        .I1(layer1_activations_2_q0[21]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[20]),
        .I4(DOADO[21]),
        .O(\layer1_quant_127_fu_1062[0]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_14 
       (.I0(layer1_activations_2_q0[18]),
        .I1(layer1_activations_2_q0[19]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[18]),
        .I4(DOADO[19]),
        .O(\layer1_quant_127_fu_1062[0]_i_14_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_15 
       (.I0(layer1_activations_2_q0[16]),
        .I1(layer1_activations_2_q0[17]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[16]),
        .I4(DOADO[17]),
        .O(\layer1_quant_127_fu_1062[0]_i_15_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_17 
       (.I0(layer1_activations_2_q0[14]),
        .I1(layer1_activations_2_q0[15]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[14]),
        .I4(DOADO[15]),
        .O(\layer1_quant_127_fu_1062[0]_i_17_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_18 
       (.I0(layer1_activations_2_q0[12]),
        .I1(layer1_activations_2_q0[13]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[12]),
        .I4(DOADO[13]),
        .O(\layer1_quant_127_fu_1062[0]_i_18_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_19 
       (.I0(layer1_activations_2_q0[10]),
        .I1(layer1_activations_2_q0[11]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[10]),
        .I4(DOADO[11]),
        .O(\layer1_quant_127_fu_1062[0]_i_19_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_20 
       (.I0(layer1_activations_2_q0[8]),
        .I1(layer1_activations_2_q0[9]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[8]),
        .I4(DOADO[9]),
        .O(\layer1_quant_127_fu_1062[0]_i_20_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_21 
       (.I0(layer1_activations_2_q0[0]),
        .I1(layer1_activations_2_q0[1]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .O(\layer1_quant_127_fu_1062[0]_i_21_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_22 
       (.I0(layer1_activations_2_q0[6]),
        .I1(layer1_activations_2_q0[7]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[6]),
        .I4(DOADO[7]),
        .O(\layer1_quant_127_fu_1062[0]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_23 
       (.I0(layer1_activations_2_q0[4]),
        .I1(layer1_activations_2_q0[5]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[4]),
        .I4(DOADO[5]),
        .O(\layer1_quant_127_fu_1062[0]_i_23_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_24 
       (.I0(layer1_activations_2_q0[2]),
        .I1(layer1_activations_2_q0[3]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[2]),
        .I4(DOADO[3]),
        .O(\layer1_quant_127_fu_1062[0]_i_24_n_4 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \layer1_quant_127_fu_1062[0]_i_25 
       (.I0(layer1_activations_2_q0[0]),
        .I1(layer1_activations_2_q0[1]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .O(\layer1_quant_127_fu_1062[0]_i_25_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \layer1_quant_127_fu_1062[0]_i_6 
       (.I0(layer1_activations_2_q0[31]),
        .I1(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I2(DOADO[31]),
        .O(\grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/select_ln129_fu_2047_p3 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_7 
       (.I0(layer1_activations_2_q0[30]),
        .I1(layer1_activations_2_q0[31]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[30]),
        .I4(DOADO[31]),
        .O(\layer1_quant_127_fu_1062[0]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_8 
       (.I0(layer1_activations_2_q0[28]),
        .I1(layer1_activations_2_q0[29]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[28]),
        .I4(DOADO[29]),
        .O(\layer1_quant_127_fu_1062[0]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1062[0]_i_9 
       (.I0(layer1_activations_2_q0[26]),
        .I1(layer1_activations_2_q0[27]),
        .I2(\layer1_quant_127_fu_1062_reg[0]_i_2_0 ),
        .I3(DOADO[26]),
        .I4(DOADO[27]),
        .O(\layer1_quant_127_fu_1062[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer1_quant_127_fu_1062_reg[0]_i_11 
       (.CI(\layer1_quant_127_fu_1062_reg[0]_i_16_n_4 ),
        .CO({\layer1_quant_127_fu_1062_reg[0]_i_11_n_4 ,\layer1_quant_127_fu_1062_reg[0]_i_11_n_5 ,\layer1_quant_127_fu_1062_reg[0]_i_11_n_6 ,\layer1_quant_127_fu_1062_reg[0]_i_11_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_layer1_quant_127_fu_1062_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\layer1_quant_127_fu_1062[0]_i_17_n_4 ,\layer1_quant_127_fu_1062[0]_i_18_n_4 ,\layer1_quant_127_fu_1062[0]_i_19_n_4 ,\layer1_quant_127_fu_1062[0]_i_20_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer1_quant_127_fu_1062_reg[0]_i_16 
       (.CI(1'b0),
        .CO({\layer1_quant_127_fu_1062_reg[0]_i_16_n_4 ,\layer1_quant_127_fu_1062_reg[0]_i_16_n_5 ,\layer1_quant_127_fu_1062_reg[0]_i_16_n_6 ,\layer1_quant_127_fu_1062_reg[0]_i_16_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\layer1_quant_127_fu_1062[0]_i_21_n_4 }),
        .O(\NLW_layer1_quant_127_fu_1062_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\layer1_quant_127_fu_1062[0]_i_22_n_4 ,\layer1_quant_127_fu_1062[0]_i_23_n_4 ,\layer1_quant_127_fu_1062[0]_i_24_n_4 ,\layer1_quant_127_fu_1062[0]_i_25_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer1_quant_127_fu_1062_reg[0]_i_2 
       (.CI(\layer1_quant_127_fu_1062_reg[0]_i_5_n_4 ),
        .CO({CO,\layer1_quant_127_fu_1062_reg[0]_i_2_n_5 ,\layer1_quant_127_fu_1062_reg[0]_i_2_n_6 ,\layer1_quant_127_fu_1062_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/select_ln129_fu_2047_p3 ,1'b0,1'b0,1'b0}),
        .O(\NLW_layer1_quant_127_fu_1062_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\layer1_quant_127_fu_1062[0]_i_7_n_4 ,\layer1_quant_127_fu_1062[0]_i_8_n_4 ,\layer1_quant_127_fu_1062[0]_i_9_n_4 ,\layer1_quant_127_fu_1062[0]_i_10_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer1_quant_127_fu_1062_reg[0]_i_5 
       (.CI(\layer1_quant_127_fu_1062_reg[0]_i_11_n_4 ),
        .CO({\layer1_quant_127_fu_1062_reg[0]_i_5_n_4 ,\layer1_quant_127_fu_1062_reg[0]_i_5_n_5 ,\layer1_quant_127_fu_1062_reg[0]_i_5_n_6 ,\layer1_quant_127_fu_1062_reg[0]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_layer1_quant_127_fu_1062_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\layer1_quant_127_fu_1062[0]_i_12_n_4 ,\layer1_quant_127_fu_1062[0]_i_13_n_4 ,\layer1_quant_127_fu_1062[0]_i_14_n_4 ,\layer1_quant_127_fu_1062[0]_i_15_n_4 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "feedforward/layer1_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(layer1_activations_2_q0),
        .DOBDO({ram_reg_n_40,layer1_activations_2_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(layer1_activations_ce0),
        .ENBWREN(layer1_activations_2_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0,ram_reg_0,ram_reg_0,ram_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .I1(Q[1]),
        .O(layer1_activations_2_ce1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_49__0
       (.CI(ram_reg_i_50_n_4),
        .CO({\X_size_read_reg_14084_reg[30] ,ram_reg_i_49__0_n_5,ram_reg_i_49__0_n_6,ram_reg_i_49__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_51__1_n_4,ram_reg_i_52__1_n_4,ram_reg_i_53__1_n_4,ram_reg_i_54__1_n_4}),
        .O(NLW_ram_reg_i_49__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_55__1_n_4,ram_reg_i_56__1_n_4,ram_reg_i_57__1_n_4,ram_reg_i_58__1_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_50
       (.CI(ram_reg_i_59__0_n_4),
        .CO({ram_reg_i_50_n_4,ram_reg_i_50_n_5,ram_reg_i_50_n_6,ram_reg_i_50_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_60__1_n_4,ram_reg_i_61__0_n_4,ram_reg_i_62__1_n_4,ram_reg_i_63__1_n_4}),
        .O(NLW_ram_reg_i_50_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_64__1_n_4,ram_reg_i_65__1_n_4,ram_reg_i_66__1_n_4,ram_reg_i_67__1_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_51__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [30]),
        .I1(\sub_ln116_1_reg_221_reg[31] [31]),
        .O(ram_reg_i_51__1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_52__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [28]),
        .I1(\sub_ln116_1_reg_221_reg[31] [29]),
        .O(ram_reg_i_52__1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_53__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [26]),
        .I1(\sub_ln116_1_reg_221_reg[31] [27]),
        .O(ram_reg_i_53__1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_54__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [24]),
        .I1(\sub_ln116_1_reg_221_reg[31] [25]),
        .O(ram_reg_i_54__1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_55__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [30]),
        .I1(\sub_ln116_1_reg_221_reg[31] [31]),
        .O(ram_reg_i_55__1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_56__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [28]),
        .I1(\sub_ln116_1_reg_221_reg[31] [29]),
        .O(ram_reg_i_56__1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_57__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [26]),
        .I1(\sub_ln116_1_reg_221_reg[31] [27]),
        .O(ram_reg_i_57__1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_58__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [24]),
        .I1(\sub_ln116_1_reg_221_reg[31] [25]),
        .O(ram_reg_i_58__1_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_59__0
       (.CI(ram_reg_i_68__1_n_4),
        .CO({ram_reg_i_59__0_n_4,ram_reg_i_59__0_n_5,ram_reg_i_59__0_n_6,ram_reg_i_59__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_69__1_n_4,ram_reg_i_70__1_n_4,ram_reg_i_71__1_n_4,ram_reg_i_72_n_4}),
        .O(NLW_ram_reg_i_59__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_73__1_n_4,ram_reg_i_74__1_n_4,ram_reg_i_75__1_n_4,ram_reg_i_76__1_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_60__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [22]),
        .I1(\sub_ln116_1_reg_221_reg[31] [23]),
        .O(ram_reg_i_60__1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_61__0
       (.I0(\sub_ln116_1_reg_221_reg[31] [20]),
        .I1(\sub_ln116_1_reg_221_reg[31] [21]),
        .O(ram_reg_i_61__0_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_62__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [18]),
        .I1(\sub_ln116_1_reg_221_reg[31] [19]),
        .O(ram_reg_i_62__1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_63__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [16]),
        .I1(\sub_ln116_1_reg_221_reg[31] [17]),
        .O(ram_reg_i_63__1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_64__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [22]),
        .I1(\sub_ln116_1_reg_221_reg[31] [23]),
        .O(ram_reg_i_64__1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_65__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [20]),
        .I1(\sub_ln116_1_reg_221_reg[31] [21]),
        .O(ram_reg_i_65__1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_66__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [18]),
        .I1(\sub_ln116_1_reg_221_reg[31] [19]),
        .O(ram_reg_i_66__1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_67__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [16]),
        .I1(\sub_ln116_1_reg_221_reg[31] [17]),
        .O(ram_reg_i_67__1_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_68__1
       (.CI(1'b0),
        .CO({ram_reg_i_68__1_n_4,ram_reg_i_68__1_n_5,ram_reg_i_68__1_n_6,ram_reg_i_68__1_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_77_n_4,ram_reg_i_78_n_4,ram_reg_i_79_n_4,ram_reg_i_80_n_4}),
        .O(NLW_ram_reg_i_68__1_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_81_n_4,ram_reg_i_82_n_4,ram_reg_i_83_n_4,ram_reg_i_84_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_69__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [14]),
        .I1(\sub_ln116_1_reg_221_reg[31] [15]),
        .O(ram_reg_i_69__1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_70__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [12]),
        .I1(\sub_ln116_1_reg_221_reg[31] [13]),
        .O(ram_reg_i_70__1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_71__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [10]),
        .I1(\sub_ln116_1_reg_221_reg[31] [11]),
        .O(ram_reg_i_71__1_n_4));
  LUT3 #(
    .INIT(8'hF2)) 
    ram_reg_i_72
       (.I0(\sub_ln116_1_reg_221_reg[31] [8]),
        .I1(ram_reg_i_59__0_0[8]),
        .I2(\sub_ln116_1_reg_221_reg[31] [9]),
        .O(ram_reg_i_72_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_73__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [14]),
        .I1(\sub_ln116_1_reg_221_reg[31] [15]),
        .O(ram_reg_i_73__1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_74__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [12]),
        .I1(\sub_ln116_1_reg_221_reg[31] [13]),
        .O(ram_reg_i_74__1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_75__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [10]),
        .I1(\sub_ln116_1_reg_221_reg[31] [11]),
        .O(ram_reg_i_75__1_n_4));
  LUT3 #(
    .INIT(8'h09)) 
    ram_reg_i_76__1
       (.I0(\sub_ln116_1_reg_221_reg[31] [8]),
        .I1(ram_reg_i_59__0_0[8]),
        .I2(\sub_ln116_1_reg_221_reg[31] [9]),
        .O(ram_reg_i_76__1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_77
       (.I0(\sub_ln116_1_reg_221_reg[31] [6]),
        .I1(ram_reg_i_59__0_0[6]),
        .I2(ram_reg_i_59__0_0[7]),
        .I3(\sub_ln116_1_reg_221_reg[31] [7]),
        .O(ram_reg_i_77_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_78
       (.I0(\sub_ln116_1_reg_221_reg[31] [4]),
        .I1(ram_reg_i_59__0_0[4]),
        .I2(ram_reg_i_59__0_0[5]),
        .I3(\sub_ln116_1_reg_221_reg[31] [5]),
        .O(ram_reg_i_78_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_79
       (.I0(\sub_ln116_1_reg_221_reg[31] [2]),
        .I1(ram_reg_i_59__0_0[2]),
        .I2(ram_reg_i_59__0_0[3]),
        .I3(\sub_ln116_1_reg_221_reg[31] [3]),
        .O(ram_reg_i_79_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_80
       (.I0(\sub_ln116_1_reg_221_reg[31] [0]),
        .I1(ram_reg_i_59__0_0[0]),
        .I2(ram_reg_i_59__0_0[1]),
        .I3(\sub_ln116_1_reg_221_reg[31] [1]),
        .O(ram_reg_i_80_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_81
       (.I0(\sub_ln116_1_reg_221_reg[31] [6]),
        .I1(ram_reg_i_59__0_0[6]),
        .I2(\sub_ln116_1_reg_221_reg[31] [7]),
        .I3(ram_reg_i_59__0_0[7]),
        .O(ram_reg_i_81_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_82
       (.I0(\sub_ln116_1_reg_221_reg[31] [4]),
        .I1(ram_reg_i_59__0_0[4]),
        .I2(\sub_ln116_1_reg_221_reg[31] [5]),
        .I3(ram_reg_i_59__0_0[5]),
        .O(ram_reg_i_82_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_83
       (.I0(\sub_ln116_1_reg_221_reg[31] [2]),
        .I1(ram_reg_i_59__0_0[2]),
        .I2(\sub_ln116_1_reg_221_reg[31] [3]),
        .I3(ram_reg_i_59__0_0[3]),
        .O(ram_reg_i_83_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_84
       (.I0(\sub_ln116_1_reg_221_reg[31] [0]),
        .I1(ram_reg_i_59__0_0[0]),
        .I2(\sub_ln116_1_reg_221_reg[31] [1]),
        .I3(ram_reg_i_59__0_0[1]),
        .O(ram_reg_i_84_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[12]_i_2 
       (.I0(layer1_activations_2_q1[11]),
        .I1(\sub_ln116_1_reg_221_reg[31] [12]),
        .O(\sub_ln116_1_reg_221[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[12]_i_3 
       (.I0(layer1_activations_2_q1[10]),
        .I1(\sub_ln116_1_reg_221_reg[31] [11]),
        .O(\sub_ln116_1_reg_221[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[12]_i_4 
       (.I0(layer1_activations_2_q1[9]),
        .I1(\sub_ln116_1_reg_221_reg[31] [10]),
        .O(\sub_ln116_1_reg_221[12]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[12]_i_5 
       (.I0(layer1_activations_2_q1[8]),
        .I1(\sub_ln116_1_reg_221_reg[31] [9]),
        .O(\sub_ln116_1_reg_221[12]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[16]_i_2 
       (.I0(layer1_activations_2_q1[15]),
        .I1(\sub_ln116_1_reg_221_reg[31] [16]),
        .O(\sub_ln116_1_reg_221[16]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[16]_i_3 
       (.I0(layer1_activations_2_q1[14]),
        .I1(\sub_ln116_1_reg_221_reg[31] [15]),
        .O(\sub_ln116_1_reg_221[16]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[16]_i_4 
       (.I0(layer1_activations_2_q1[13]),
        .I1(\sub_ln116_1_reg_221_reg[31] [14]),
        .O(\sub_ln116_1_reg_221[16]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[16]_i_5 
       (.I0(layer1_activations_2_q1[12]),
        .I1(\sub_ln116_1_reg_221_reg[31] [13]),
        .O(\sub_ln116_1_reg_221[16]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[20]_i_2 
       (.I0(layer1_activations_2_q1[19]),
        .I1(\sub_ln116_1_reg_221_reg[31] [20]),
        .O(\sub_ln116_1_reg_221[20]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[20]_i_3 
       (.I0(layer1_activations_2_q1[18]),
        .I1(\sub_ln116_1_reg_221_reg[31] [19]),
        .O(\sub_ln116_1_reg_221[20]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[20]_i_4 
       (.I0(layer1_activations_2_q1[17]),
        .I1(\sub_ln116_1_reg_221_reg[31] [18]),
        .O(\sub_ln116_1_reg_221[20]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[20]_i_5 
       (.I0(layer1_activations_2_q1[16]),
        .I1(\sub_ln116_1_reg_221_reg[31] [17]),
        .O(\sub_ln116_1_reg_221[20]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[24]_i_2 
       (.I0(layer1_activations_2_q1[23]),
        .I1(\sub_ln116_1_reg_221_reg[31] [24]),
        .O(\sub_ln116_1_reg_221[24]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[24]_i_3 
       (.I0(layer1_activations_2_q1[22]),
        .I1(\sub_ln116_1_reg_221_reg[31] [23]),
        .O(\sub_ln116_1_reg_221[24]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[24]_i_4 
       (.I0(layer1_activations_2_q1[21]),
        .I1(\sub_ln116_1_reg_221_reg[31] [22]),
        .O(\sub_ln116_1_reg_221[24]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[24]_i_5 
       (.I0(layer1_activations_2_q1[20]),
        .I1(\sub_ln116_1_reg_221_reg[31] [21]),
        .O(\sub_ln116_1_reg_221[24]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[28]_i_2 
       (.I0(layer1_activations_2_q1[27]),
        .I1(\sub_ln116_1_reg_221_reg[31] [28]),
        .O(\sub_ln116_1_reg_221[28]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[28]_i_3 
       (.I0(layer1_activations_2_q1[26]),
        .I1(\sub_ln116_1_reg_221_reg[31] [27]),
        .O(\sub_ln116_1_reg_221[28]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[28]_i_4 
       (.I0(layer1_activations_2_q1[25]),
        .I1(\sub_ln116_1_reg_221_reg[31] [26]),
        .O(\sub_ln116_1_reg_221[28]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[28]_i_5 
       (.I0(layer1_activations_2_q1[24]),
        .I1(\sub_ln116_1_reg_221_reg[31] [25]),
        .O(\sub_ln116_1_reg_221[28]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[31]_i_2 
       (.I0(layer1_activations_2_q1[30]),
        .I1(\sub_ln116_1_reg_221_reg[31] [31]),
        .O(\sub_ln116_1_reg_221[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[31]_i_3 
       (.I0(layer1_activations_2_q1[29]),
        .I1(\sub_ln116_1_reg_221_reg[31] [30]),
        .O(\sub_ln116_1_reg_221[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[31]_i_4 
       (.I0(layer1_activations_2_q1[28]),
        .I1(\sub_ln116_1_reg_221_reg[31] [29]),
        .O(\sub_ln116_1_reg_221[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[4]_i_3 
       (.I0(layer1_activations_2_q1[3]),
        .I1(\sub_ln116_1_reg_221_reg[31] [4]),
        .O(\sub_ln116_1_reg_221[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[4]_i_4 
       (.I0(layer1_activations_2_q1[2]),
        .I1(\sub_ln116_1_reg_221_reg[31] [3]),
        .O(\sub_ln116_1_reg_221[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[4]_i_5 
       (.I0(layer1_activations_2_q1[1]),
        .I1(\sub_ln116_1_reg_221_reg[31] [2]),
        .O(\sub_ln116_1_reg_221[4]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[4]_i_6 
       (.I0(layer1_activations_2_q1[0]),
        .I1(\sub_ln116_1_reg_221_reg[31] [1]),
        .O(\sub_ln116_1_reg_221[4]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[8]_i_2 
       (.I0(layer1_activations_2_q1[7]),
        .I1(\sub_ln116_1_reg_221_reg[31] [8]),
        .O(\sub_ln116_1_reg_221[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[8]_i_3 
       (.I0(layer1_activations_2_q1[6]),
        .I1(\sub_ln116_1_reg_221_reg[31] [7]),
        .O(\sub_ln116_1_reg_221[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[8]_i_4 
       (.I0(layer1_activations_2_q1[5]),
        .I1(\sub_ln116_1_reg_221_reg[31] [6]),
        .O(\sub_ln116_1_reg_221[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_1_reg_221[8]_i_5 
       (.I0(layer1_activations_2_q1[4]),
        .I1(\sub_ln116_1_reg_221_reg[31] [5]),
        .O(\sub_ln116_1_reg_221[8]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_1_reg_221_reg[12]_i_1 
       (.CI(\sub_ln116_1_reg_221_reg[8]_i_1_n_4 ),
        .CO({\sub_ln116_1_reg_221_reg[12]_i_1_n_4 ,\sub_ln116_1_reg_221_reg[12]_i_1_n_5 ,\sub_ln116_1_reg_221_reg[12]_i_1_n_6 ,\sub_ln116_1_reg_221_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_2_q1[11:8]),
        .O(sub_ln116_1_fu_178_p2[11:8]),
        .S({\sub_ln116_1_reg_221[12]_i_2_n_4 ,\sub_ln116_1_reg_221[12]_i_3_n_4 ,\sub_ln116_1_reg_221[12]_i_4_n_4 ,\sub_ln116_1_reg_221[12]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_1_reg_221_reg[16]_i_1 
       (.CI(\sub_ln116_1_reg_221_reg[12]_i_1_n_4 ),
        .CO({\sub_ln116_1_reg_221_reg[16]_i_1_n_4 ,\sub_ln116_1_reg_221_reg[16]_i_1_n_5 ,\sub_ln116_1_reg_221_reg[16]_i_1_n_6 ,\sub_ln116_1_reg_221_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_2_q1[15:12]),
        .O(sub_ln116_1_fu_178_p2[15:12]),
        .S({\sub_ln116_1_reg_221[16]_i_2_n_4 ,\sub_ln116_1_reg_221[16]_i_3_n_4 ,\sub_ln116_1_reg_221[16]_i_4_n_4 ,\sub_ln116_1_reg_221[16]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_1_reg_221_reg[20]_i_1 
       (.CI(\sub_ln116_1_reg_221_reg[16]_i_1_n_4 ),
        .CO({\sub_ln116_1_reg_221_reg[20]_i_1_n_4 ,\sub_ln116_1_reg_221_reg[20]_i_1_n_5 ,\sub_ln116_1_reg_221_reg[20]_i_1_n_6 ,\sub_ln116_1_reg_221_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_2_q1[19:16]),
        .O(sub_ln116_1_fu_178_p2[19:16]),
        .S({\sub_ln116_1_reg_221[20]_i_2_n_4 ,\sub_ln116_1_reg_221[20]_i_3_n_4 ,\sub_ln116_1_reg_221[20]_i_4_n_4 ,\sub_ln116_1_reg_221[20]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_1_reg_221_reg[24]_i_1 
       (.CI(\sub_ln116_1_reg_221_reg[20]_i_1_n_4 ),
        .CO({\sub_ln116_1_reg_221_reg[24]_i_1_n_4 ,\sub_ln116_1_reg_221_reg[24]_i_1_n_5 ,\sub_ln116_1_reg_221_reg[24]_i_1_n_6 ,\sub_ln116_1_reg_221_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_2_q1[23:20]),
        .O(sub_ln116_1_fu_178_p2[23:20]),
        .S({\sub_ln116_1_reg_221[24]_i_2_n_4 ,\sub_ln116_1_reg_221[24]_i_3_n_4 ,\sub_ln116_1_reg_221[24]_i_4_n_4 ,\sub_ln116_1_reg_221[24]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_1_reg_221_reg[28]_i_1 
       (.CI(\sub_ln116_1_reg_221_reg[24]_i_1_n_4 ),
        .CO({\sub_ln116_1_reg_221_reg[28]_i_1_n_4 ,\sub_ln116_1_reg_221_reg[28]_i_1_n_5 ,\sub_ln116_1_reg_221_reg[28]_i_1_n_6 ,\sub_ln116_1_reg_221_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_2_q1[27:24]),
        .O(sub_ln116_1_fu_178_p2[27:24]),
        .S({\sub_ln116_1_reg_221[28]_i_2_n_4 ,\sub_ln116_1_reg_221[28]_i_3_n_4 ,\sub_ln116_1_reg_221[28]_i_4_n_4 ,\sub_ln116_1_reg_221[28]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_1_reg_221_reg[31]_i_1 
       (.CI(\sub_ln116_1_reg_221_reg[28]_i_1_n_4 ),
        .CO({\NLW_sub_ln116_1_reg_221_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_ln116_1_reg_221_reg[31]_i_1_n_6 ,\sub_ln116_1_reg_221_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,layer1_activations_2_q1[29:28]}),
        .O({\NLW_sub_ln116_1_reg_221_reg[31]_i_1_O_UNCONNECTED [3],sub_ln116_1_fu_178_p2[30:28]}),
        .S({1'b0,\sub_ln116_1_reg_221[31]_i_2_n_4 ,\sub_ln116_1_reg_221[31]_i_3_n_4 ,\sub_ln116_1_reg_221[31]_i_4_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_1_reg_221_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln116_1_reg_221_reg[4]_i_1_n_4 ,\sub_ln116_1_reg_221_reg[4]_i_1_n_5 ,\sub_ln116_1_reg_221_reg[4]_i_1_n_6 ,\sub_ln116_1_reg_221_reg[4]_i_1_n_7 }),
        .CYINIT(\sub_ln116_1_reg_221_reg[4] ),
        .DI(layer1_activations_2_q1[3:0]),
        .O(sub_ln116_1_fu_178_p2[3:0]),
        .S({\sub_ln116_1_reg_221[4]_i_3_n_4 ,\sub_ln116_1_reg_221[4]_i_4_n_4 ,\sub_ln116_1_reg_221[4]_i_5_n_4 ,\sub_ln116_1_reg_221[4]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_1_reg_221_reg[8]_i_1 
       (.CI(\sub_ln116_1_reg_221_reg[4]_i_1_n_4 ),
        .CO({\sub_ln116_1_reg_221_reg[8]_i_1_n_4 ,\sub_ln116_1_reg_221_reg[8]_i_1_n_5 ,\sub_ln116_1_reg_221_reg[8]_i_1_n_6 ,\sub_ln116_1_reg_221_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_2_q1[7:4]),
        .O(sub_ln116_1_fu_178_p2[7:4]),
        .S({\sub_ln116_1_reg_221[8]_i_2_n_4 ,\sub_ln116_1_reg_221[8]_i_3_n_4 ,\sub_ln116_1_reg_221[8]_i_4_n_4 ,\sub_ln116_1_reg_221[8]_i_5_n_4 }));
  LUT2 #(
    .INIT(4'h2)) 
    \x_fu_3028[30]_i_2 
       (.I0(Q[0]),
        .I1(\X_size_read_reg_14084_reg[30] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "feedforward_layer1_activations_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_feedforward_layer1_activations_RAM_AUTO_1R1W_0
   (DOADO,
    sub_ln116_fu_167_p20_out,
    ap_clk,
    layer1_activations_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    \sub_ln116_reg_216_reg[4] ,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
    \sub_ln116_reg_216_reg[31] );
  output [31:0]DOADO;
  output [30:0]sub_ln116_fu_167_p20_out;
  input ap_clk;
  input layer1_activations_ce0;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]WEA;
  input \sub_ln116_reg_216_reg[4] ;
  input [0:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg;
  input [30:0]\sub_ln116_reg_216_reg[31] ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg;
  wire layer1_activations_ce0;
  wire layer1_activations_ce1;
  wire [30:0]layer1_activations_q1;
  wire ram_reg_n_40;
  wire [30:0]sub_ln116_fu_167_p20_out;
  wire \sub_ln116_reg_216[12]_i_2_n_4 ;
  wire \sub_ln116_reg_216[12]_i_3_n_4 ;
  wire \sub_ln116_reg_216[12]_i_4_n_4 ;
  wire \sub_ln116_reg_216[12]_i_5_n_4 ;
  wire \sub_ln116_reg_216[16]_i_2_n_4 ;
  wire \sub_ln116_reg_216[16]_i_3_n_4 ;
  wire \sub_ln116_reg_216[16]_i_4_n_4 ;
  wire \sub_ln116_reg_216[16]_i_5_n_4 ;
  wire \sub_ln116_reg_216[20]_i_2_n_4 ;
  wire \sub_ln116_reg_216[20]_i_3_n_4 ;
  wire \sub_ln116_reg_216[20]_i_4_n_4 ;
  wire \sub_ln116_reg_216[20]_i_5_n_4 ;
  wire \sub_ln116_reg_216[24]_i_2_n_4 ;
  wire \sub_ln116_reg_216[24]_i_3_n_4 ;
  wire \sub_ln116_reg_216[24]_i_4_n_4 ;
  wire \sub_ln116_reg_216[24]_i_5_n_4 ;
  wire \sub_ln116_reg_216[28]_i_2_n_4 ;
  wire \sub_ln116_reg_216[28]_i_3_n_4 ;
  wire \sub_ln116_reg_216[28]_i_4_n_4 ;
  wire \sub_ln116_reg_216[28]_i_5_n_4 ;
  wire \sub_ln116_reg_216[31]_i_2_n_4 ;
  wire \sub_ln116_reg_216[31]_i_3_n_4 ;
  wire \sub_ln116_reg_216[31]_i_4_n_4 ;
  wire \sub_ln116_reg_216[4]_i_2_n_4 ;
  wire \sub_ln116_reg_216[4]_i_3_n_4 ;
  wire \sub_ln116_reg_216[4]_i_4_n_4 ;
  wire \sub_ln116_reg_216[4]_i_5_n_4 ;
  wire \sub_ln116_reg_216[8]_i_2_n_4 ;
  wire \sub_ln116_reg_216[8]_i_3_n_4 ;
  wire \sub_ln116_reg_216[8]_i_4_n_4 ;
  wire \sub_ln116_reg_216[8]_i_5_n_4 ;
  wire \sub_ln116_reg_216_reg[12]_i_1_n_4 ;
  wire \sub_ln116_reg_216_reg[12]_i_1_n_5 ;
  wire \sub_ln116_reg_216_reg[12]_i_1_n_6 ;
  wire \sub_ln116_reg_216_reg[12]_i_1_n_7 ;
  wire \sub_ln116_reg_216_reg[16]_i_1_n_4 ;
  wire \sub_ln116_reg_216_reg[16]_i_1_n_5 ;
  wire \sub_ln116_reg_216_reg[16]_i_1_n_6 ;
  wire \sub_ln116_reg_216_reg[16]_i_1_n_7 ;
  wire \sub_ln116_reg_216_reg[20]_i_1_n_4 ;
  wire \sub_ln116_reg_216_reg[20]_i_1_n_5 ;
  wire \sub_ln116_reg_216_reg[20]_i_1_n_6 ;
  wire \sub_ln116_reg_216_reg[20]_i_1_n_7 ;
  wire \sub_ln116_reg_216_reg[24]_i_1_n_4 ;
  wire \sub_ln116_reg_216_reg[24]_i_1_n_5 ;
  wire \sub_ln116_reg_216_reg[24]_i_1_n_6 ;
  wire \sub_ln116_reg_216_reg[24]_i_1_n_7 ;
  wire \sub_ln116_reg_216_reg[28]_i_1_n_4 ;
  wire \sub_ln116_reg_216_reg[28]_i_1_n_5 ;
  wire \sub_ln116_reg_216_reg[28]_i_1_n_6 ;
  wire \sub_ln116_reg_216_reg[28]_i_1_n_7 ;
  wire [30:0]\sub_ln116_reg_216_reg[31] ;
  wire \sub_ln116_reg_216_reg[31]_i_1_n_6 ;
  wire \sub_ln116_reg_216_reg[31]_i_1_n_7 ;
  wire \sub_ln116_reg_216_reg[4] ;
  wire \sub_ln116_reg_216_reg[4]_i_1_n_4 ;
  wire \sub_ln116_reg_216_reg[4]_i_1_n_5 ;
  wire \sub_ln116_reg_216_reg[4]_i_1_n_6 ;
  wire \sub_ln116_reg_216_reg[4]_i_1_n_7 ;
  wire \sub_ln116_reg_216_reg[8]_i_1_n_4 ;
  wire \sub_ln116_reg_216_reg[8]_i_1_n_5 ;
  wire \sub_ln116_reg_216_reg[8]_i_1_n_6 ;
  wire \sub_ln116_reg_216_reg[8]_i_1_n_7 ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:2]\NLW_sub_ln116_reg_216_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln116_reg_216_reg[31]_i_1_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "feedforward/layer1_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO({ram_reg_n_40,layer1_activations_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(layer1_activations_ce0),
        .ENBWREN(layer1_activations_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2
       (.I0(Q),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg),
        .O(layer1_activations_ce1));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[12]_i_2 
       (.I0(layer1_activations_q1[11]),
        .I1(\sub_ln116_reg_216_reg[31] [11]),
        .O(\sub_ln116_reg_216[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[12]_i_3 
       (.I0(layer1_activations_q1[10]),
        .I1(\sub_ln116_reg_216_reg[31] [10]),
        .O(\sub_ln116_reg_216[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[12]_i_4 
       (.I0(layer1_activations_q1[9]),
        .I1(\sub_ln116_reg_216_reg[31] [9]),
        .O(\sub_ln116_reg_216[12]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[12]_i_5 
       (.I0(layer1_activations_q1[8]),
        .I1(\sub_ln116_reg_216_reg[31] [8]),
        .O(\sub_ln116_reg_216[12]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[16]_i_2 
       (.I0(layer1_activations_q1[15]),
        .I1(\sub_ln116_reg_216_reg[31] [15]),
        .O(\sub_ln116_reg_216[16]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[16]_i_3 
       (.I0(layer1_activations_q1[14]),
        .I1(\sub_ln116_reg_216_reg[31] [14]),
        .O(\sub_ln116_reg_216[16]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[16]_i_4 
       (.I0(layer1_activations_q1[13]),
        .I1(\sub_ln116_reg_216_reg[31] [13]),
        .O(\sub_ln116_reg_216[16]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[16]_i_5 
       (.I0(layer1_activations_q1[12]),
        .I1(\sub_ln116_reg_216_reg[31] [12]),
        .O(\sub_ln116_reg_216[16]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[20]_i_2 
       (.I0(layer1_activations_q1[19]),
        .I1(\sub_ln116_reg_216_reg[31] [19]),
        .O(\sub_ln116_reg_216[20]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[20]_i_3 
       (.I0(layer1_activations_q1[18]),
        .I1(\sub_ln116_reg_216_reg[31] [18]),
        .O(\sub_ln116_reg_216[20]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[20]_i_4 
       (.I0(layer1_activations_q1[17]),
        .I1(\sub_ln116_reg_216_reg[31] [17]),
        .O(\sub_ln116_reg_216[20]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[20]_i_5 
       (.I0(layer1_activations_q1[16]),
        .I1(\sub_ln116_reg_216_reg[31] [16]),
        .O(\sub_ln116_reg_216[20]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[24]_i_2 
       (.I0(layer1_activations_q1[23]),
        .I1(\sub_ln116_reg_216_reg[31] [23]),
        .O(\sub_ln116_reg_216[24]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[24]_i_3 
       (.I0(layer1_activations_q1[22]),
        .I1(\sub_ln116_reg_216_reg[31] [22]),
        .O(\sub_ln116_reg_216[24]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[24]_i_4 
       (.I0(layer1_activations_q1[21]),
        .I1(\sub_ln116_reg_216_reg[31] [21]),
        .O(\sub_ln116_reg_216[24]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[24]_i_5 
       (.I0(layer1_activations_q1[20]),
        .I1(\sub_ln116_reg_216_reg[31] [20]),
        .O(\sub_ln116_reg_216[24]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[28]_i_2 
       (.I0(layer1_activations_q1[27]),
        .I1(\sub_ln116_reg_216_reg[31] [27]),
        .O(\sub_ln116_reg_216[28]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[28]_i_3 
       (.I0(layer1_activations_q1[26]),
        .I1(\sub_ln116_reg_216_reg[31] [26]),
        .O(\sub_ln116_reg_216[28]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[28]_i_4 
       (.I0(layer1_activations_q1[25]),
        .I1(\sub_ln116_reg_216_reg[31] [25]),
        .O(\sub_ln116_reg_216[28]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[28]_i_5 
       (.I0(layer1_activations_q1[24]),
        .I1(\sub_ln116_reg_216_reg[31] [24]),
        .O(\sub_ln116_reg_216[28]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[31]_i_2 
       (.I0(layer1_activations_q1[30]),
        .I1(\sub_ln116_reg_216_reg[31] [30]),
        .O(\sub_ln116_reg_216[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[31]_i_3 
       (.I0(layer1_activations_q1[29]),
        .I1(\sub_ln116_reg_216_reg[31] [29]),
        .O(\sub_ln116_reg_216[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[31]_i_4 
       (.I0(layer1_activations_q1[28]),
        .I1(\sub_ln116_reg_216_reg[31] [28]),
        .O(\sub_ln116_reg_216[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[4]_i_2 
       (.I0(layer1_activations_q1[3]),
        .I1(\sub_ln116_reg_216_reg[31] [3]),
        .O(\sub_ln116_reg_216[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[4]_i_3 
       (.I0(layer1_activations_q1[2]),
        .I1(\sub_ln116_reg_216_reg[31] [2]),
        .O(\sub_ln116_reg_216[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[4]_i_4 
       (.I0(layer1_activations_q1[1]),
        .I1(\sub_ln116_reg_216_reg[31] [1]),
        .O(\sub_ln116_reg_216[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[4]_i_5 
       (.I0(layer1_activations_q1[0]),
        .I1(\sub_ln116_reg_216_reg[31] [0]),
        .O(\sub_ln116_reg_216[4]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[8]_i_2 
       (.I0(layer1_activations_q1[7]),
        .I1(\sub_ln116_reg_216_reg[31] [7]),
        .O(\sub_ln116_reg_216[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[8]_i_3 
       (.I0(layer1_activations_q1[6]),
        .I1(\sub_ln116_reg_216_reg[31] [6]),
        .O(\sub_ln116_reg_216[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[8]_i_4 
       (.I0(layer1_activations_q1[5]),
        .I1(\sub_ln116_reg_216_reg[31] [5]),
        .O(\sub_ln116_reg_216[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln116_reg_216[8]_i_5 
       (.I0(layer1_activations_q1[4]),
        .I1(\sub_ln116_reg_216_reg[31] [4]),
        .O(\sub_ln116_reg_216[8]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_reg_216_reg[12]_i_1 
       (.CI(\sub_ln116_reg_216_reg[8]_i_1_n_4 ),
        .CO({\sub_ln116_reg_216_reg[12]_i_1_n_4 ,\sub_ln116_reg_216_reg[12]_i_1_n_5 ,\sub_ln116_reg_216_reg[12]_i_1_n_6 ,\sub_ln116_reg_216_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_q1[11:8]),
        .O(sub_ln116_fu_167_p20_out[11:8]),
        .S({\sub_ln116_reg_216[12]_i_2_n_4 ,\sub_ln116_reg_216[12]_i_3_n_4 ,\sub_ln116_reg_216[12]_i_4_n_4 ,\sub_ln116_reg_216[12]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_reg_216_reg[16]_i_1 
       (.CI(\sub_ln116_reg_216_reg[12]_i_1_n_4 ),
        .CO({\sub_ln116_reg_216_reg[16]_i_1_n_4 ,\sub_ln116_reg_216_reg[16]_i_1_n_5 ,\sub_ln116_reg_216_reg[16]_i_1_n_6 ,\sub_ln116_reg_216_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_q1[15:12]),
        .O(sub_ln116_fu_167_p20_out[15:12]),
        .S({\sub_ln116_reg_216[16]_i_2_n_4 ,\sub_ln116_reg_216[16]_i_3_n_4 ,\sub_ln116_reg_216[16]_i_4_n_4 ,\sub_ln116_reg_216[16]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_reg_216_reg[20]_i_1 
       (.CI(\sub_ln116_reg_216_reg[16]_i_1_n_4 ),
        .CO({\sub_ln116_reg_216_reg[20]_i_1_n_4 ,\sub_ln116_reg_216_reg[20]_i_1_n_5 ,\sub_ln116_reg_216_reg[20]_i_1_n_6 ,\sub_ln116_reg_216_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_q1[19:16]),
        .O(sub_ln116_fu_167_p20_out[19:16]),
        .S({\sub_ln116_reg_216[20]_i_2_n_4 ,\sub_ln116_reg_216[20]_i_3_n_4 ,\sub_ln116_reg_216[20]_i_4_n_4 ,\sub_ln116_reg_216[20]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_reg_216_reg[24]_i_1 
       (.CI(\sub_ln116_reg_216_reg[20]_i_1_n_4 ),
        .CO({\sub_ln116_reg_216_reg[24]_i_1_n_4 ,\sub_ln116_reg_216_reg[24]_i_1_n_5 ,\sub_ln116_reg_216_reg[24]_i_1_n_6 ,\sub_ln116_reg_216_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_q1[23:20]),
        .O(sub_ln116_fu_167_p20_out[23:20]),
        .S({\sub_ln116_reg_216[24]_i_2_n_4 ,\sub_ln116_reg_216[24]_i_3_n_4 ,\sub_ln116_reg_216[24]_i_4_n_4 ,\sub_ln116_reg_216[24]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_reg_216_reg[28]_i_1 
       (.CI(\sub_ln116_reg_216_reg[24]_i_1_n_4 ),
        .CO({\sub_ln116_reg_216_reg[28]_i_1_n_4 ,\sub_ln116_reg_216_reg[28]_i_1_n_5 ,\sub_ln116_reg_216_reg[28]_i_1_n_6 ,\sub_ln116_reg_216_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_q1[27:24]),
        .O(sub_ln116_fu_167_p20_out[27:24]),
        .S({\sub_ln116_reg_216[28]_i_2_n_4 ,\sub_ln116_reg_216[28]_i_3_n_4 ,\sub_ln116_reg_216[28]_i_4_n_4 ,\sub_ln116_reg_216[28]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_reg_216_reg[31]_i_1 
       (.CI(\sub_ln116_reg_216_reg[28]_i_1_n_4 ),
        .CO({\NLW_sub_ln116_reg_216_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_ln116_reg_216_reg[31]_i_1_n_6 ,\sub_ln116_reg_216_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,layer1_activations_q1[29:28]}),
        .O({\NLW_sub_ln116_reg_216_reg[31]_i_1_O_UNCONNECTED [3],sub_ln116_fu_167_p20_out[30:28]}),
        .S({1'b0,\sub_ln116_reg_216[31]_i_2_n_4 ,\sub_ln116_reg_216[31]_i_3_n_4 ,\sub_ln116_reg_216[31]_i_4_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_reg_216_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln116_reg_216_reg[4]_i_1_n_4 ,\sub_ln116_reg_216_reg[4]_i_1_n_5 ,\sub_ln116_reg_216_reg[4]_i_1_n_6 ,\sub_ln116_reg_216_reg[4]_i_1_n_7 }),
        .CYINIT(\sub_ln116_reg_216_reg[4] ),
        .DI(layer1_activations_q1[3:0]),
        .O(sub_ln116_fu_167_p20_out[3:0]),
        .S({\sub_ln116_reg_216[4]_i_2_n_4 ,\sub_ln116_reg_216[4]_i_3_n_4 ,\sub_ln116_reg_216[4]_i_4_n_4 ,\sub_ln116_reg_216[4]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln116_reg_216_reg[8]_i_1 
       (.CI(\sub_ln116_reg_216_reg[4]_i_1_n_4 ),
        .CO({\sub_ln116_reg_216_reg[8]_i_1_n_4 ,\sub_ln116_reg_216_reg[8]_i_1_n_5 ,\sub_ln116_reg_216_reg[8]_i_1_n_6 ,\sub_ln116_reg_216_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer1_activations_q1[7:4]),
        .O(sub_ln116_fu_167_p20_out[7:4]),
        .S({\sub_ln116_reg_216[8]_i_2_n_4 ,\sub_ln116_reg_216[8]_i_3_n_4 ,\sub_ln116_reg_216[8]_i_4_n_4 ,\sub_ln116_reg_216[8]_i_5_n_4 }));
endmodule

(* ORIG_REF_NAME = "feedforward_layer2_activations_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W
   (ram_reg_0,
    O134,
    ap_clk,
    layer2_activations_6_ce0,
    layer2_activations_5_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    \sub_ln144_1_reg_353_reg[4] ,
    colsW1_read_reg_14076);
  output [31:0]ram_reg_0;
  output [30:0]O134;
  input ap_clk;
  input layer2_activations_6_ce0;
  input layer2_activations_5_ce1;
  input [4:0]ADDRARDADDR;
  input [4:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]ram_reg_1;
  input \sub_ln144_1_reg_353_reg[4] ;
  input [30:0]colsW1_read_reg_14076;

  wire [4:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [30:0]O134;
  wire ap_clk;
  wire [30:0]colsW1_read_reg_14076;
  wire [30:0]layer2_activations_4_q1;
  wire layer2_activations_5_ce1;
  wire layer2_activations_6_ce0;
  wire [31:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_n_40;
  wire \sub_ln144_1_reg_353[12]_i_2_n_4 ;
  wire \sub_ln144_1_reg_353[12]_i_3_n_4 ;
  wire \sub_ln144_1_reg_353[12]_i_4_n_4 ;
  wire \sub_ln144_1_reg_353[12]_i_5_n_4 ;
  wire \sub_ln144_1_reg_353[16]_i_2_n_4 ;
  wire \sub_ln144_1_reg_353[16]_i_3_n_4 ;
  wire \sub_ln144_1_reg_353[16]_i_4_n_4 ;
  wire \sub_ln144_1_reg_353[16]_i_5_n_4 ;
  wire \sub_ln144_1_reg_353[20]_i_2_n_4 ;
  wire \sub_ln144_1_reg_353[20]_i_3_n_4 ;
  wire \sub_ln144_1_reg_353[20]_i_4_n_4 ;
  wire \sub_ln144_1_reg_353[20]_i_5_n_4 ;
  wire \sub_ln144_1_reg_353[24]_i_2_n_4 ;
  wire \sub_ln144_1_reg_353[24]_i_3_n_4 ;
  wire \sub_ln144_1_reg_353[24]_i_4_n_4 ;
  wire \sub_ln144_1_reg_353[24]_i_5_n_4 ;
  wire \sub_ln144_1_reg_353[28]_i_2_n_4 ;
  wire \sub_ln144_1_reg_353[28]_i_3_n_4 ;
  wire \sub_ln144_1_reg_353[28]_i_4_n_4 ;
  wire \sub_ln144_1_reg_353[28]_i_5_n_4 ;
  wire \sub_ln144_1_reg_353[31]_i_2_n_4 ;
  wire \sub_ln144_1_reg_353[31]_i_3_n_4 ;
  wire \sub_ln144_1_reg_353[31]_i_4_n_4 ;
  wire \sub_ln144_1_reg_353[4]_i_2_n_4 ;
  wire \sub_ln144_1_reg_353[4]_i_3_n_4 ;
  wire \sub_ln144_1_reg_353[4]_i_4_n_4 ;
  wire \sub_ln144_1_reg_353[4]_i_5_n_4 ;
  wire \sub_ln144_1_reg_353[8]_i_2_n_4 ;
  wire \sub_ln144_1_reg_353[8]_i_3_n_4 ;
  wire \sub_ln144_1_reg_353[8]_i_4_n_4 ;
  wire \sub_ln144_1_reg_353[8]_i_5_n_4 ;
  wire \sub_ln144_1_reg_353_reg[12]_i_1_n_4 ;
  wire \sub_ln144_1_reg_353_reg[12]_i_1_n_5 ;
  wire \sub_ln144_1_reg_353_reg[12]_i_1_n_6 ;
  wire \sub_ln144_1_reg_353_reg[12]_i_1_n_7 ;
  wire \sub_ln144_1_reg_353_reg[16]_i_1_n_4 ;
  wire \sub_ln144_1_reg_353_reg[16]_i_1_n_5 ;
  wire \sub_ln144_1_reg_353_reg[16]_i_1_n_6 ;
  wire \sub_ln144_1_reg_353_reg[16]_i_1_n_7 ;
  wire \sub_ln144_1_reg_353_reg[20]_i_1_n_4 ;
  wire \sub_ln144_1_reg_353_reg[20]_i_1_n_5 ;
  wire \sub_ln144_1_reg_353_reg[20]_i_1_n_6 ;
  wire \sub_ln144_1_reg_353_reg[20]_i_1_n_7 ;
  wire \sub_ln144_1_reg_353_reg[24]_i_1_n_4 ;
  wire \sub_ln144_1_reg_353_reg[24]_i_1_n_5 ;
  wire \sub_ln144_1_reg_353_reg[24]_i_1_n_6 ;
  wire \sub_ln144_1_reg_353_reg[24]_i_1_n_7 ;
  wire \sub_ln144_1_reg_353_reg[28]_i_1_n_4 ;
  wire \sub_ln144_1_reg_353_reg[28]_i_1_n_5 ;
  wire \sub_ln144_1_reg_353_reg[28]_i_1_n_6 ;
  wire \sub_ln144_1_reg_353_reg[28]_i_1_n_7 ;
  wire \sub_ln144_1_reg_353_reg[31]_i_1_n_6 ;
  wire \sub_ln144_1_reg_353_reg[31]_i_1_n_7 ;
  wire \sub_ln144_1_reg_353_reg[4] ;
  wire \sub_ln144_1_reg_353_reg[4]_i_1_n_4 ;
  wire \sub_ln144_1_reg_353_reg[4]_i_1_n_5 ;
  wire \sub_ln144_1_reg_353_reg[4]_i_1_n_6 ;
  wire \sub_ln144_1_reg_353_reg[4]_i_1_n_7 ;
  wire \sub_ln144_1_reg_353_reg[8]_i_1_n_4 ;
  wire \sub_ln144_1_reg_353_reg[8]_i_1_n_5 ;
  wire \sub_ln144_1_reg_353_reg[8]_i_1_n_6 ;
  wire \sub_ln144_1_reg_353_reg[8]_i_1_n_7 ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:2]\NLW_sub_ln144_1_reg_353_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln144_1_reg_353_reg[31]_i_1_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(ram_reg_0),
        .DOBDO({ram_reg_n_40,layer2_activations_4_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(layer2_activations_6_ce0),
        .ENBWREN(layer2_activations_5_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1,ram_reg_1,ram_reg_1,ram_reg_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[12]_i_2 
       (.I0(layer2_activations_4_q1[11]),
        .I1(colsW1_read_reg_14076[11]),
        .O(\sub_ln144_1_reg_353[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[12]_i_3 
       (.I0(layer2_activations_4_q1[10]),
        .I1(colsW1_read_reg_14076[10]),
        .O(\sub_ln144_1_reg_353[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[12]_i_4 
       (.I0(layer2_activations_4_q1[9]),
        .I1(colsW1_read_reg_14076[9]),
        .O(\sub_ln144_1_reg_353[12]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[12]_i_5 
       (.I0(layer2_activations_4_q1[8]),
        .I1(colsW1_read_reg_14076[8]),
        .O(\sub_ln144_1_reg_353[12]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[16]_i_2 
       (.I0(layer2_activations_4_q1[15]),
        .I1(colsW1_read_reg_14076[15]),
        .O(\sub_ln144_1_reg_353[16]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[16]_i_3 
       (.I0(layer2_activations_4_q1[14]),
        .I1(colsW1_read_reg_14076[14]),
        .O(\sub_ln144_1_reg_353[16]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[16]_i_4 
       (.I0(layer2_activations_4_q1[13]),
        .I1(colsW1_read_reg_14076[13]),
        .O(\sub_ln144_1_reg_353[16]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[16]_i_5 
       (.I0(layer2_activations_4_q1[12]),
        .I1(colsW1_read_reg_14076[12]),
        .O(\sub_ln144_1_reg_353[16]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[20]_i_2 
       (.I0(layer2_activations_4_q1[19]),
        .I1(colsW1_read_reg_14076[19]),
        .O(\sub_ln144_1_reg_353[20]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[20]_i_3 
       (.I0(layer2_activations_4_q1[18]),
        .I1(colsW1_read_reg_14076[18]),
        .O(\sub_ln144_1_reg_353[20]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[20]_i_4 
       (.I0(layer2_activations_4_q1[17]),
        .I1(colsW1_read_reg_14076[17]),
        .O(\sub_ln144_1_reg_353[20]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[20]_i_5 
       (.I0(layer2_activations_4_q1[16]),
        .I1(colsW1_read_reg_14076[16]),
        .O(\sub_ln144_1_reg_353[20]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[24]_i_2 
       (.I0(layer2_activations_4_q1[23]),
        .I1(colsW1_read_reg_14076[23]),
        .O(\sub_ln144_1_reg_353[24]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[24]_i_3 
       (.I0(layer2_activations_4_q1[22]),
        .I1(colsW1_read_reg_14076[22]),
        .O(\sub_ln144_1_reg_353[24]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[24]_i_4 
       (.I0(layer2_activations_4_q1[21]),
        .I1(colsW1_read_reg_14076[21]),
        .O(\sub_ln144_1_reg_353[24]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[24]_i_5 
       (.I0(layer2_activations_4_q1[20]),
        .I1(colsW1_read_reg_14076[20]),
        .O(\sub_ln144_1_reg_353[24]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[28]_i_2 
       (.I0(layer2_activations_4_q1[27]),
        .I1(colsW1_read_reg_14076[27]),
        .O(\sub_ln144_1_reg_353[28]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[28]_i_3 
       (.I0(layer2_activations_4_q1[26]),
        .I1(colsW1_read_reg_14076[26]),
        .O(\sub_ln144_1_reg_353[28]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[28]_i_4 
       (.I0(layer2_activations_4_q1[25]),
        .I1(colsW1_read_reg_14076[25]),
        .O(\sub_ln144_1_reg_353[28]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[28]_i_5 
       (.I0(layer2_activations_4_q1[24]),
        .I1(colsW1_read_reg_14076[24]),
        .O(\sub_ln144_1_reg_353[28]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[31]_i_2 
       (.I0(layer2_activations_4_q1[30]),
        .I1(colsW1_read_reg_14076[30]),
        .O(\sub_ln144_1_reg_353[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[31]_i_3 
       (.I0(layer2_activations_4_q1[29]),
        .I1(colsW1_read_reg_14076[29]),
        .O(\sub_ln144_1_reg_353[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[31]_i_4 
       (.I0(layer2_activations_4_q1[28]),
        .I1(colsW1_read_reg_14076[28]),
        .O(\sub_ln144_1_reg_353[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[4]_i_2 
       (.I0(layer2_activations_4_q1[3]),
        .I1(colsW1_read_reg_14076[3]),
        .O(\sub_ln144_1_reg_353[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[4]_i_3 
       (.I0(layer2_activations_4_q1[2]),
        .I1(colsW1_read_reg_14076[2]),
        .O(\sub_ln144_1_reg_353[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[4]_i_4 
       (.I0(layer2_activations_4_q1[1]),
        .I1(colsW1_read_reg_14076[1]),
        .O(\sub_ln144_1_reg_353[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[4]_i_5 
       (.I0(layer2_activations_4_q1[0]),
        .I1(colsW1_read_reg_14076[0]),
        .O(\sub_ln144_1_reg_353[4]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[8]_i_2 
       (.I0(layer2_activations_4_q1[7]),
        .I1(colsW1_read_reg_14076[7]),
        .O(\sub_ln144_1_reg_353[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[8]_i_3 
       (.I0(layer2_activations_4_q1[6]),
        .I1(colsW1_read_reg_14076[6]),
        .O(\sub_ln144_1_reg_353[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[8]_i_4 
       (.I0(layer2_activations_4_q1[5]),
        .I1(colsW1_read_reg_14076[5]),
        .O(\sub_ln144_1_reg_353[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_1_reg_353[8]_i_5 
       (.I0(layer2_activations_4_q1[4]),
        .I1(colsW1_read_reg_14076[4]),
        .O(\sub_ln144_1_reg_353[8]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_1_reg_353_reg[12]_i_1 
       (.CI(\sub_ln144_1_reg_353_reg[8]_i_1_n_4 ),
        .CO({\sub_ln144_1_reg_353_reg[12]_i_1_n_4 ,\sub_ln144_1_reg_353_reg[12]_i_1_n_5 ,\sub_ln144_1_reg_353_reg[12]_i_1_n_6 ,\sub_ln144_1_reg_353_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_4_q1[11:8]),
        .O(O134[11:8]),
        .S({\sub_ln144_1_reg_353[12]_i_2_n_4 ,\sub_ln144_1_reg_353[12]_i_3_n_4 ,\sub_ln144_1_reg_353[12]_i_4_n_4 ,\sub_ln144_1_reg_353[12]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_1_reg_353_reg[16]_i_1 
       (.CI(\sub_ln144_1_reg_353_reg[12]_i_1_n_4 ),
        .CO({\sub_ln144_1_reg_353_reg[16]_i_1_n_4 ,\sub_ln144_1_reg_353_reg[16]_i_1_n_5 ,\sub_ln144_1_reg_353_reg[16]_i_1_n_6 ,\sub_ln144_1_reg_353_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_4_q1[15:12]),
        .O(O134[15:12]),
        .S({\sub_ln144_1_reg_353[16]_i_2_n_4 ,\sub_ln144_1_reg_353[16]_i_3_n_4 ,\sub_ln144_1_reg_353[16]_i_4_n_4 ,\sub_ln144_1_reg_353[16]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_1_reg_353_reg[20]_i_1 
       (.CI(\sub_ln144_1_reg_353_reg[16]_i_1_n_4 ),
        .CO({\sub_ln144_1_reg_353_reg[20]_i_1_n_4 ,\sub_ln144_1_reg_353_reg[20]_i_1_n_5 ,\sub_ln144_1_reg_353_reg[20]_i_1_n_6 ,\sub_ln144_1_reg_353_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_4_q1[19:16]),
        .O(O134[19:16]),
        .S({\sub_ln144_1_reg_353[20]_i_2_n_4 ,\sub_ln144_1_reg_353[20]_i_3_n_4 ,\sub_ln144_1_reg_353[20]_i_4_n_4 ,\sub_ln144_1_reg_353[20]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_1_reg_353_reg[24]_i_1 
       (.CI(\sub_ln144_1_reg_353_reg[20]_i_1_n_4 ),
        .CO({\sub_ln144_1_reg_353_reg[24]_i_1_n_4 ,\sub_ln144_1_reg_353_reg[24]_i_1_n_5 ,\sub_ln144_1_reg_353_reg[24]_i_1_n_6 ,\sub_ln144_1_reg_353_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_4_q1[23:20]),
        .O(O134[23:20]),
        .S({\sub_ln144_1_reg_353[24]_i_2_n_4 ,\sub_ln144_1_reg_353[24]_i_3_n_4 ,\sub_ln144_1_reg_353[24]_i_4_n_4 ,\sub_ln144_1_reg_353[24]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_1_reg_353_reg[28]_i_1 
       (.CI(\sub_ln144_1_reg_353_reg[24]_i_1_n_4 ),
        .CO({\sub_ln144_1_reg_353_reg[28]_i_1_n_4 ,\sub_ln144_1_reg_353_reg[28]_i_1_n_5 ,\sub_ln144_1_reg_353_reg[28]_i_1_n_6 ,\sub_ln144_1_reg_353_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_4_q1[27:24]),
        .O(O134[27:24]),
        .S({\sub_ln144_1_reg_353[28]_i_2_n_4 ,\sub_ln144_1_reg_353[28]_i_3_n_4 ,\sub_ln144_1_reg_353[28]_i_4_n_4 ,\sub_ln144_1_reg_353[28]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_1_reg_353_reg[31]_i_1 
       (.CI(\sub_ln144_1_reg_353_reg[28]_i_1_n_4 ),
        .CO({\NLW_sub_ln144_1_reg_353_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_ln144_1_reg_353_reg[31]_i_1_n_6 ,\sub_ln144_1_reg_353_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,layer2_activations_4_q1[29:28]}),
        .O({\NLW_sub_ln144_1_reg_353_reg[31]_i_1_O_UNCONNECTED [3],O134[30:28]}),
        .S({1'b0,\sub_ln144_1_reg_353[31]_i_2_n_4 ,\sub_ln144_1_reg_353[31]_i_3_n_4 ,\sub_ln144_1_reg_353[31]_i_4_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_1_reg_353_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln144_1_reg_353_reg[4]_i_1_n_4 ,\sub_ln144_1_reg_353_reg[4]_i_1_n_5 ,\sub_ln144_1_reg_353_reg[4]_i_1_n_6 ,\sub_ln144_1_reg_353_reg[4]_i_1_n_7 }),
        .CYINIT(\sub_ln144_1_reg_353_reg[4] ),
        .DI(layer2_activations_4_q1[3:0]),
        .O(O134[3:0]),
        .S({\sub_ln144_1_reg_353[4]_i_2_n_4 ,\sub_ln144_1_reg_353[4]_i_3_n_4 ,\sub_ln144_1_reg_353[4]_i_4_n_4 ,\sub_ln144_1_reg_353[4]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_1_reg_353_reg[8]_i_1 
       (.CI(\sub_ln144_1_reg_353_reg[4]_i_1_n_4 ),
        .CO({\sub_ln144_1_reg_353_reg[8]_i_1_n_4 ,\sub_ln144_1_reg_353_reg[8]_i_1_n_5 ,\sub_ln144_1_reg_353_reg[8]_i_1_n_6 ,\sub_ln144_1_reg_353_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_4_q1[7:4]),
        .O(O134[7:4]),
        .S({\sub_ln144_1_reg_353[8]_i_2_n_4 ,\sub_ln144_1_reg_353[8]_i_3_n_4 ,\sub_ln144_1_reg_353[8]_i_4_n_4 ,\sub_ln144_1_reg_353[8]_i_5_n_4 }));
endmodule

(* ORIG_REF_NAME = "feedforward_layer2_activations_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_1
   (ram_reg_0,
    layer2_activations_5_ce1,
    O133,
    ap_clk,
    layer2_activations_6_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    \sub_ln144_2_reg_358_reg[4] ,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
    colsW1_read_reg_14076);
  output [31:0]ram_reg_0;
  output layer2_activations_5_ce1;
  output [30:0]O133;
  input ap_clk;
  input layer2_activations_6_ce0;
  input [4:0]ADDRARDADDR;
  input [4:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]ram_reg_1;
  input \sub_ln144_2_reg_358_reg[4] ;
  input [0:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg;
  input [30:0]colsW1_read_reg_14076;

  wire [4:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [30:0]O133;
  wire [0:0]Q;
  wire ap_clk;
  wire [30:0]colsW1_read_reg_14076;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg;
  wire layer2_activations_5_ce1;
  wire [30:0]layer2_activations_5_q1;
  wire layer2_activations_6_ce0;
  wire [31:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_n_40;
  wire \sub_ln144_2_reg_358[12]_i_2_n_4 ;
  wire \sub_ln144_2_reg_358[12]_i_3_n_4 ;
  wire \sub_ln144_2_reg_358[12]_i_4_n_4 ;
  wire \sub_ln144_2_reg_358[12]_i_5_n_4 ;
  wire \sub_ln144_2_reg_358[16]_i_2_n_4 ;
  wire \sub_ln144_2_reg_358[16]_i_3_n_4 ;
  wire \sub_ln144_2_reg_358[16]_i_4_n_4 ;
  wire \sub_ln144_2_reg_358[16]_i_5_n_4 ;
  wire \sub_ln144_2_reg_358[20]_i_2_n_4 ;
  wire \sub_ln144_2_reg_358[20]_i_3_n_4 ;
  wire \sub_ln144_2_reg_358[20]_i_4_n_4 ;
  wire \sub_ln144_2_reg_358[20]_i_5_n_4 ;
  wire \sub_ln144_2_reg_358[24]_i_2_n_4 ;
  wire \sub_ln144_2_reg_358[24]_i_3_n_4 ;
  wire \sub_ln144_2_reg_358[24]_i_4_n_4 ;
  wire \sub_ln144_2_reg_358[24]_i_5_n_4 ;
  wire \sub_ln144_2_reg_358[28]_i_2_n_4 ;
  wire \sub_ln144_2_reg_358[28]_i_3_n_4 ;
  wire \sub_ln144_2_reg_358[28]_i_4_n_4 ;
  wire \sub_ln144_2_reg_358[28]_i_5_n_4 ;
  wire \sub_ln144_2_reg_358[31]_i_2_n_4 ;
  wire \sub_ln144_2_reg_358[31]_i_3_n_4 ;
  wire \sub_ln144_2_reg_358[31]_i_4_n_4 ;
  wire \sub_ln144_2_reg_358[4]_i_2_n_4 ;
  wire \sub_ln144_2_reg_358[4]_i_3_n_4 ;
  wire \sub_ln144_2_reg_358[4]_i_4_n_4 ;
  wire \sub_ln144_2_reg_358[4]_i_5_n_4 ;
  wire \sub_ln144_2_reg_358[8]_i_2_n_4 ;
  wire \sub_ln144_2_reg_358[8]_i_3_n_4 ;
  wire \sub_ln144_2_reg_358[8]_i_4_n_4 ;
  wire \sub_ln144_2_reg_358[8]_i_5_n_4 ;
  wire \sub_ln144_2_reg_358_reg[12]_i_1_n_4 ;
  wire \sub_ln144_2_reg_358_reg[12]_i_1_n_5 ;
  wire \sub_ln144_2_reg_358_reg[12]_i_1_n_6 ;
  wire \sub_ln144_2_reg_358_reg[12]_i_1_n_7 ;
  wire \sub_ln144_2_reg_358_reg[16]_i_1_n_4 ;
  wire \sub_ln144_2_reg_358_reg[16]_i_1_n_5 ;
  wire \sub_ln144_2_reg_358_reg[16]_i_1_n_6 ;
  wire \sub_ln144_2_reg_358_reg[16]_i_1_n_7 ;
  wire \sub_ln144_2_reg_358_reg[20]_i_1_n_4 ;
  wire \sub_ln144_2_reg_358_reg[20]_i_1_n_5 ;
  wire \sub_ln144_2_reg_358_reg[20]_i_1_n_6 ;
  wire \sub_ln144_2_reg_358_reg[20]_i_1_n_7 ;
  wire \sub_ln144_2_reg_358_reg[24]_i_1_n_4 ;
  wire \sub_ln144_2_reg_358_reg[24]_i_1_n_5 ;
  wire \sub_ln144_2_reg_358_reg[24]_i_1_n_6 ;
  wire \sub_ln144_2_reg_358_reg[24]_i_1_n_7 ;
  wire \sub_ln144_2_reg_358_reg[28]_i_1_n_4 ;
  wire \sub_ln144_2_reg_358_reg[28]_i_1_n_5 ;
  wire \sub_ln144_2_reg_358_reg[28]_i_1_n_6 ;
  wire \sub_ln144_2_reg_358_reg[28]_i_1_n_7 ;
  wire \sub_ln144_2_reg_358_reg[31]_i_1_n_6 ;
  wire \sub_ln144_2_reg_358_reg[31]_i_1_n_7 ;
  wire \sub_ln144_2_reg_358_reg[4] ;
  wire \sub_ln144_2_reg_358_reg[4]_i_1_n_4 ;
  wire \sub_ln144_2_reg_358_reg[4]_i_1_n_5 ;
  wire \sub_ln144_2_reg_358_reg[4]_i_1_n_6 ;
  wire \sub_ln144_2_reg_358_reg[4]_i_1_n_7 ;
  wire \sub_ln144_2_reg_358_reg[8]_i_1_n_4 ;
  wire \sub_ln144_2_reg_358_reg[8]_i_1_n_5 ;
  wire \sub_ln144_2_reg_358_reg[8]_i_1_n_6 ;
  wire \sub_ln144_2_reg_358_reg[8]_i_1_n_7 ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:2]\NLW_sub_ln144_2_reg_358_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln144_2_reg_358_reg[31]_i_1_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(ram_reg_0),
        .DOBDO({ram_reg_n_40,layer2_activations_5_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(layer2_activations_6_ce0),
        .ENBWREN(layer2_activations_5_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1,ram_reg_1,ram_reg_1,ram_reg_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__0
       (.I0(Q),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .O(layer2_activations_5_ce1));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[12]_i_2 
       (.I0(layer2_activations_5_q1[11]),
        .I1(colsW1_read_reg_14076[11]),
        .O(\sub_ln144_2_reg_358[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[12]_i_3 
       (.I0(layer2_activations_5_q1[10]),
        .I1(colsW1_read_reg_14076[10]),
        .O(\sub_ln144_2_reg_358[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[12]_i_4 
       (.I0(layer2_activations_5_q1[9]),
        .I1(colsW1_read_reg_14076[9]),
        .O(\sub_ln144_2_reg_358[12]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[12]_i_5 
       (.I0(layer2_activations_5_q1[8]),
        .I1(colsW1_read_reg_14076[8]),
        .O(\sub_ln144_2_reg_358[12]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[16]_i_2 
       (.I0(layer2_activations_5_q1[15]),
        .I1(colsW1_read_reg_14076[15]),
        .O(\sub_ln144_2_reg_358[16]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[16]_i_3 
       (.I0(layer2_activations_5_q1[14]),
        .I1(colsW1_read_reg_14076[14]),
        .O(\sub_ln144_2_reg_358[16]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[16]_i_4 
       (.I0(layer2_activations_5_q1[13]),
        .I1(colsW1_read_reg_14076[13]),
        .O(\sub_ln144_2_reg_358[16]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[16]_i_5 
       (.I0(layer2_activations_5_q1[12]),
        .I1(colsW1_read_reg_14076[12]),
        .O(\sub_ln144_2_reg_358[16]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[20]_i_2 
       (.I0(layer2_activations_5_q1[19]),
        .I1(colsW1_read_reg_14076[19]),
        .O(\sub_ln144_2_reg_358[20]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[20]_i_3 
       (.I0(layer2_activations_5_q1[18]),
        .I1(colsW1_read_reg_14076[18]),
        .O(\sub_ln144_2_reg_358[20]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[20]_i_4 
       (.I0(layer2_activations_5_q1[17]),
        .I1(colsW1_read_reg_14076[17]),
        .O(\sub_ln144_2_reg_358[20]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[20]_i_5 
       (.I0(layer2_activations_5_q1[16]),
        .I1(colsW1_read_reg_14076[16]),
        .O(\sub_ln144_2_reg_358[20]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[24]_i_2 
       (.I0(layer2_activations_5_q1[23]),
        .I1(colsW1_read_reg_14076[23]),
        .O(\sub_ln144_2_reg_358[24]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[24]_i_3 
       (.I0(layer2_activations_5_q1[22]),
        .I1(colsW1_read_reg_14076[22]),
        .O(\sub_ln144_2_reg_358[24]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[24]_i_4 
       (.I0(layer2_activations_5_q1[21]),
        .I1(colsW1_read_reg_14076[21]),
        .O(\sub_ln144_2_reg_358[24]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[24]_i_5 
       (.I0(layer2_activations_5_q1[20]),
        .I1(colsW1_read_reg_14076[20]),
        .O(\sub_ln144_2_reg_358[24]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[28]_i_2 
       (.I0(layer2_activations_5_q1[27]),
        .I1(colsW1_read_reg_14076[27]),
        .O(\sub_ln144_2_reg_358[28]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[28]_i_3 
       (.I0(layer2_activations_5_q1[26]),
        .I1(colsW1_read_reg_14076[26]),
        .O(\sub_ln144_2_reg_358[28]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[28]_i_4 
       (.I0(layer2_activations_5_q1[25]),
        .I1(colsW1_read_reg_14076[25]),
        .O(\sub_ln144_2_reg_358[28]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[28]_i_5 
       (.I0(layer2_activations_5_q1[24]),
        .I1(colsW1_read_reg_14076[24]),
        .O(\sub_ln144_2_reg_358[28]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[31]_i_2 
       (.I0(layer2_activations_5_q1[30]),
        .I1(colsW1_read_reg_14076[30]),
        .O(\sub_ln144_2_reg_358[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[31]_i_3 
       (.I0(layer2_activations_5_q1[29]),
        .I1(colsW1_read_reg_14076[29]),
        .O(\sub_ln144_2_reg_358[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[31]_i_4 
       (.I0(layer2_activations_5_q1[28]),
        .I1(colsW1_read_reg_14076[28]),
        .O(\sub_ln144_2_reg_358[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[4]_i_2 
       (.I0(layer2_activations_5_q1[3]),
        .I1(colsW1_read_reg_14076[3]),
        .O(\sub_ln144_2_reg_358[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[4]_i_3 
       (.I0(layer2_activations_5_q1[2]),
        .I1(colsW1_read_reg_14076[2]),
        .O(\sub_ln144_2_reg_358[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[4]_i_4 
       (.I0(layer2_activations_5_q1[1]),
        .I1(colsW1_read_reg_14076[1]),
        .O(\sub_ln144_2_reg_358[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[4]_i_5 
       (.I0(layer2_activations_5_q1[0]),
        .I1(colsW1_read_reg_14076[0]),
        .O(\sub_ln144_2_reg_358[4]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[8]_i_2 
       (.I0(layer2_activations_5_q1[7]),
        .I1(colsW1_read_reg_14076[7]),
        .O(\sub_ln144_2_reg_358[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[8]_i_3 
       (.I0(layer2_activations_5_q1[6]),
        .I1(colsW1_read_reg_14076[6]),
        .O(\sub_ln144_2_reg_358[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[8]_i_4 
       (.I0(layer2_activations_5_q1[5]),
        .I1(colsW1_read_reg_14076[5]),
        .O(\sub_ln144_2_reg_358[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_2_reg_358[8]_i_5 
       (.I0(layer2_activations_5_q1[4]),
        .I1(colsW1_read_reg_14076[4]),
        .O(\sub_ln144_2_reg_358[8]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_2_reg_358_reg[12]_i_1 
       (.CI(\sub_ln144_2_reg_358_reg[8]_i_1_n_4 ),
        .CO({\sub_ln144_2_reg_358_reg[12]_i_1_n_4 ,\sub_ln144_2_reg_358_reg[12]_i_1_n_5 ,\sub_ln144_2_reg_358_reg[12]_i_1_n_6 ,\sub_ln144_2_reg_358_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_5_q1[11:8]),
        .O(O133[11:8]),
        .S({\sub_ln144_2_reg_358[12]_i_2_n_4 ,\sub_ln144_2_reg_358[12]_i_3_n_4 ,\sub_ln144_2_reg_358[12]_i_4_n_4 ,\sub_ln144_2_reg_358[12]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_2_reg_358_reg[16]_i_1 
       (.CI(\sub_ln144_2_reg_358_reg[12]_i_1_n_4 ),
        .CO({\sub_ln144_2_reg_358_reg[16]_i_1_n_4 ,\sub_ln144_2_reg_358_reg[16]_i_1_n_5 ,\sub_ln144_2_reg_358_reg[16]_i_1_n_6 ,\sub_ln144_2_reg_358_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_5_q1[15:12]),
        .O(O133[15:12]),
        .S({\sub_ln144_2_reg_358[16]_i_2_n_4 ,\sub_ln144_2_reg_358[16]_i_3_n_4 ,\sub_ln144_2_reg_358[16]_i_4_n_4 ,\sub_ln144_2_reg_358[16]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_2_reg_358_reg[20]_i_1 
       (.CI(\sub_ln144_2_reg_358_reg[16]_i_1_n_4 ),
        .CO({\sub_ln144_2_reg_358_reg[20]_i_1_n_4 ,\sub_ln144_2_reg_358_reg[20]_i_1_n_5 ,\sub_ln144_2_reg_358_reg[20]_i_1_n_6 ,\sub_ln144_2_reg_358_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_5_q1[19:16]),
        .O(O133[19:16]),
        .S({\sub_ln144_2_reg_358[20]_i_2_n_4 ,\sub_ln144_2_reg_358[20]_i_3_n_4 ,\sub_ln144_2_reg_358[20]_i_4_n_4 ,\sub_ln144_2_reg_358[20]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_2_reg_358_reg[24]_i_1 
       (.CI(\sub_ln144_2_reg_358_reg[20]_i_1_n_4 ),
        .CO({\sub_ln144_2_reg_358_reg[24]_i_1_n_4 ,\sub_ln144_2_reg_358_reg[24]_i_1_n_5 ,\sub_ln144_2_reg_358_reg[24]_i_1_n_6 ,\sub_ln144_2_reg_358_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_5_q1[23:20]),
        .O(O133[23:20]),
        .S({\sub_ln144_2_reg_358[24]_i_2_n_4 ,\sub_ln144_2_reg_358[24]_i_3_n_4 ,\sub_ln144_2_reg_358[24]_i_4_n_4 ,\sub_ln144_2_reg_358[24]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_2_reg_358_reg[28]_i_1 
       (.CI(\sub_ln144_2_reg_358_reg[24]_i_1_n_4 ),
        .CO({\sub_ln144_2_reg_358_reg[28]_i_1_n_4 ,\sub_ln144_2_reg_358_reg[28]_i_1_n_5 ,\sub_ln144_2_reg_358_reg[28]_i_1_n_6 ,\sub_ln144_2_reg_358_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_5_q1[27:24]),
        .O(O133[27:24]),
        .S({\sub_ln144_2_reg_358[28]_i_2_n_4 ,\sub_ln144_2_reg_358[28]_i_3_n_4 ,\sub_ln144_2_reg_358[28]_i_4_n_4 ,\sub_ln144_2_reg_358[28]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_2_reg_358_reg[31]_i_1 
       (.CI(\sub_ln144_2_reg_358_reg[28]_i_1_n_4 ),
        .CO({\NLW_sub_ln144_2_reg_358_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_ln144_2_reg_358_reg[31]_i_1_n_6 ,\sub_ln144_2_reg_358_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,layer2_activations_5_q1[29:28]}),
        .O({\NLW_sub_ln144_2_reg_358_reg[31]_i_1_O_UNCONNECTED [3],O133[30:28]}),
        .S({1'b0,\sub_ln144_2_reg_358[31]_i_2_n_4 ,\sub_ln144_2_reg_358[31]_i_3_n_4 ,\sub_ln144_2_reg_358[31]_i_4_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_2_reg_358_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln144_2_reg_358_reg[4]_i_1_n_4 ,\sub_ln144_2_reg_358_reg[4]_i_1_n_5 ,\sub_ln144_2_reg_358_reg[4]_i_1_n_6 ,\sub_ln144_2_reg_358_reg[4]_i_1_n_7 }),
        .CYINIT(\sub_ln144_2_reg_358_reg[4] ),
        .DI(layer2_activations_5_q1[3:0]),
        .O(O133[3:0]),
        .S({\sub_ln144_2_reg_358[4]_i_2_n_4 ,\sub_ln144_2_reg_358[4]_i_3_n_4 ,\sub_ln144_2_reg_358[4]_i_4_n_4 ,\sub_ln144_2_reg_358[4]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_2_reg_358_reg[8]_i_1 
       (.CI(\sub_ln144_2_reg_358_reg[4]_i_1_n_4 ),
        .CO({\sub_ln144_2_reg_358_reg[8]_i_1_n_4 ,\sub_ln144_2_reg_358_reg[8]_i_1_n_5 ,\sub_ln144_2_reg_358_reg[8]_i_1_n_6 ,\sub_ln144_2_reg_358_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_5_q1[7:4]),
        .O(O133[7:4]),
        .S({\sub_ln144_2_reg_358[8]_i_2_n_4 ,\sub_ln144_2_reg_358[8]_i_3_n_4 ,\sub_ln144_2_reg_358[8]_i_4_n_4 ,\sub_ln144_2_reg_358[8]_i_5_n_4 }));
endmodule

(* ORIG_REF_NAME = "feedforward_layer2_activations_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_2
   (DOADO,
    ram_reg_0,
    \y_1_reg_4772_reg[30] ,
    ap_clk,
    layer2_activations_6_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    \sub_ln144_3_reg_363_reg[4] ,
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
    Q,
    colsW1_read_reg_14076,
    ram_reg_i_48__1_0);
  output [31:0]DOADO;
  output [30:0]ram_reg_0;
  output [0:0]\y_1_reg_4772_reg[30] ;
  input ap_clk;
  input layer2_activations_6_ce0;
  input [4:0]ADDRARDADDR;
  input [4:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]ram_reg_1;
  input \sub_ln144_3_reg_363_reg[4] ;
  input grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg;
  input [0:0]Q;
  input [31:0]colsW1_read_reg_14076;
  input [30:0]ram_reg_i_48__1_0;

  wire [4:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]colsW1_read_reg_14076;
  wire grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg;
  wire layer2_activations_6_ce0;
  wire layer2_activations_6_ce1;
  wire [30:0]layer2_activations_6_q1;
  wire [30:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [30:0]ram_reg_i_48__1_0;
  wire ram_reg_i_48__1_n_5;
  wire ram_reg_i_48__1_n_6;
  wire ram_reg_i_48__1_n_7;
  wire ram_reg_i_49__1_n_4;
  wire ram_reg_i_49__1_n_5;
  wire ram_reg_i_49__1_n_6;
  wire ram_reg_i_49__1_n_7;
  wire ram_reg_i_50__1_n_4;
  wire ram_reg_i_51__0_n_4;
  wire ram_reg_i_52__0_n_4;
  wire ram_reg_i_53__0_n_4;
  wire ram_reg_i_54__0_n_4;
  wire ram_reg_i_55__0_n_4;
  wire ram_reg_i_56__0_n_4;
  wire ram_reg_i_57__0_n_4;
  wire ram_reg_i_58__0_n_4;
  wire ram_reg_i_58__0_n_5;
  wire ram_reg_i_58__0_n_6;
  wire ram_reg_i_58__0_n_7;
  wire ram_reg_i_59_n_4;
  wire ram_reg_i_60_n_4;
  wire ram_reg_i_61_n_4;
  wire ram_reg_i_62_n_4;
  wire ram_reg_i_63_n_4;
  wire ram_reg_i_64_n_4;
  wire ram_reg_i_65_n_4;
  wire ram_reg_i_66_n_4;
  wire ram_reg_i_67__0_n_4;
  wire ram_reg_i_67__0_n_5;
  wire ram_reg_i_67__0_n_6;
  wire ram_reg_i_67__0_n_7;
  wire ram_reg_i_68_n_4;
  wire ram_reg_i_69_n_4;
  wire ram_reg_i_70_n_4;
  wire ram_reg_i_71_n_4;
  wire ram_reg_i_72__0_n_4;
  wire ram_reg_i_73_n_4;
  wire ram_reg_i_74_n_4;
  wire ram_reg_i_75_n_4;
  wire ram_reg_i_76_n_4;
  wire ram_reg_i_77__0_n_4;
  wire ram_reg_i_78__0_n_4;
  wire ram_reg_i_79__0_n_4;
  wire ram_reg_i_80__0_n_4;
  wire ram_reg_i_81__0_n_4;
  wire ram_reg_i_82__0_n_4;
  wire ram_reg_i_83__0_n_4;
  wire ram_reg_n_40;
  wire \sub_ln144_3_reg_363[12]_i_2_n_4 ;
  wire \sub_ln144_3_reg_363[12]_i_3_n_4 ;
  wire \sub_ln144_3_reg_363[12]_i_4_n_4 ;
  wire \sub_ln144_3_reg_363[12]_i_5_n_4 ;
  wire \sub_ln144_3_reg_363[16]_i_2_n_4 ;
  wire \sub_ln144_3_reg_363[16]_i_3_n_4 ;
  wire \sub_ln144_3_reg_363[16]_i_4_n_4 ;
  wire \sub_ln144_3_reg_363[16]_i_5_n_4 ;
  wire \sub_ln144_3_reg_363[20]_i_2_n_4 ;
  wire \sub_ln144_3_reg_363[20]_i_3_n_4 ;
  wire \sub_ln144_3_reg_363[20]_i_4_n_4 ;
  wire \sub_ln144_3_reg_363[20]_i_5_n_4 ;
  wire \sub_ln144_3_reg_363[24]_i_2_n_4 ;
  wire \sub_ln144_3_reg_363[24]_i_3_n_4 ;
  wire \sub_ln144_3_reg_363[24]_i_4_n_4 ;
  wire \sub_ln144_3_reg_363[24]_i_5_n_4 ;
  wire \sub_ln144_3_reg_363[28]_i_2_n_4 ;
  wire \sub_ln144_3_reg_363[28]_i_3_n_4 ;
  wire \sub_ln144_3_reg_363[28]_i_4_n_4 ;
  wire \sub_ln144_3_reg_363[28]_i_5_n_4 ;
  wire \sub_ln144_3_reg_363[31]_i_2_n_4 ;
  wire \sub_ln144_3_reg_363[31]_i_3_n_4 ;
  wire \sub_ln144_3_reg_363[31]_i_4_n_4 ;
  wire \sub_ln144_3_reg_363[4]_i_3_n_4 ;
  wire \sub_ln144_3_reg_363[4]_i_4_n_4 ;
  wire \sub_ln144_3_reg_363[4]_i_5_n_4 ;
  wire \sub_ln144_3_reg_363[4]_i_6_n_4 ;
  wire \sub_ln144_3_reg_363[8]_i_2_n_4 ;
  wire \sub_ln144_3_reg_363[8]_i_3_n_4 ;
  wire \sub_ln144_3_reg_363[8]_i_4_n_4 ;
  wire \sub_ln144_3_reg_363[8]_i_5_n_4 ;
  wire \sub_ln144_3_reg_363_reg[12]_i_1_n_4 ;
  wire \sub_ln144_3_reg_363_reg[12]_i_1_n_5 ;
  wire \sub_ln144_3_reg_363_reg[12]_i_1_n_6 ;
  wire \sub_ln144_3_reg_363_reg[12]_i_1_n_7 ;
  wire \sub_ln144_3_reg_363_reg[16]_i_1_n_4 ;
  wire \sub_ln144_3_reg_363_reg[16]_i_1_n_5 ;
  wire \sub_ln144_3_reg_363_reg[16]_i_1_n_6 ;
  wire \sub_ln144_3_reg_363_reg[16]_i_1_n_7 ;
  wire \sub_ln144_3_reg_363_reg[20]_i_1_n_4 ;
  wire \sub_ln144_3_reg_363_reg[20]_i_1_n_5 ;
  wire \sub_ln144_3_reg_363_reg[20]_i_1_n_6 ;
  wire \sub_ln144_3_reg_363_reg[20]_i_1_n_7 ;
  wire \sub_ln144_3_reg_363_reg[24]_i_1_n_4 ;
  wire \sub_ln144_3_reg_363_reg[24]_i_1_n_5 ;
  wire \sub_ln144_3_reg_363_reg[24]_i_1_n_6 ;
  wire \sub_ln144_3_reg_363_reg[24]_i_1_n_7 ;
  wire \sub_ln144_3_reg_363_reg[28]_i_1_n_4 ;
  wire \sub_ln144_3_reg_363_reg[28]_i_1_n_5 ;
  wire \sub_ln144_3_reg_363_reg[28]_i_1_n_6 ;
  wire \sub_ln144_3_reg_363_reg[28]_i_1_n_7 ;
  wire \sub_ln144_3_reg_363_reg[31]_i_1_n_6 ;
  wire \sub_ln144_3_reg_363_reg[31]_i_1_n_7 ;
  wire \sub_ln144_3_reg_363_reg[4] ;
  wire \sub_ln144_3_reg_363_reg[4]_i_1_n_4 ;
  wire \sub_ln144_3_reg_363_reg[4]_i_1_n_5 ;
  wire \sub_ln144_3_reg_363_reg[4]_i_1_n_6 ;
  wire \sub_ln144_3_reg_363_reg[4]_i_1_n_7 ;
  wire \sub_ln144_3_reg_363_reg[8]_i_1_n_4 ;
  wire \sub_ln144_3_reg_363_reg[8]_i_1_n_5 ;
  wire \sub_ln144_3_reg_363_reg[8]_i_1_n_6 ;
  wire \sub_ln144_3_reg_363_reg[8]_i_1_n_7 ;
  wire [0:0]\y_1_reg_4772_reg[30] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_48__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_49__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_58__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_67__0_O_UNCONNECTED;
  wire [3:2]\NLW_sub_ln144_3_reg_363_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln144_3_reg_363_reg[31]_i_1_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO({ram_reg_n_40,layer2_activations_6_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(layer2_activations_6_ce0),
        .ENBWREN(layer2_activations_6_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1,ram_reg_1,ram_reg_1,ram_reg_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg),
        .I1(Q),
        .O(layer2_activations_6_ce1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_48__1
       (.CI(ram_reg_i_49__1_n_4),
        .CO({\y_1_reg_4772_reg[30] ,ram_reg_i_48__1_n_5,ram_reg_i_48__1_n_6,ram_reg_i_48__1_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_50__1_n_4,ram_reg_i_51__0_n_4,ram_reg_i_52__0_n_4,ram_reg_i_53__0_n_4}),
        .O(NLW_ram_reg_i_48__1_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_54__0_n_4,ram_reg_i_55__0_n_4,ram_reg_i_56__0_n_4,ram_reg_i_57__0_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_49__1
       (.CI(ram_reg_i_58__0_n_4),
        .CO({ram_reg_i_49__1_n_4,ram_reg_i_49__1_n_5,ram_reg_i_49__1_n_6,ram_reg_i_49__1_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_59_n_4,ram_reg_i_60_n_4,ram_reg_i_61_n_4,ram_reg_i_62_n_4}),
        .O(NLW_ram_reg_i_49__1_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_63_n_4,ram_reg_i_64_n_4,ram_reg_i_65_n_4,ram_reg_i_66_n_4}));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_50__1
       (.I0(ram_reg_i_48__1_0[30]),
        .I1(colsW1_read_reg_14076[30]),
        .I2(colsW1_read_reg_14076[31]),
        .O(ram_reg_i_50__1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_51__0
       (.I0(colsW1_read_reg_14076[28]),
        .I1(ram_reg_i_48__1_0[28]),
        .I2(ram_reg_i_48__1_0[29]),
        .I3(colsW1_read_reg_14076[29]),
        .O(ram_reg_i_51__0_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_52__0
       (.I0(colsW1_read_reg_14076[26]),
        .I1(ram_reg_i_48__1_0[26]),
        .I2(ram_reg_i_48__1_0[27]),
        .I3(colsW1_read_reg_14076[27]),
        .O(ram_reg_i_52__0_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_53__0
       (.I0(colsW1_read_reg_14076[24]),
        .I1(ram_reg_i_48__1_0[24]),
        .I2(ram_reg_i_48__1_0[25]),
        .I3(colsW1_read_reg_14076[25]),
        .O(ram_reg_i_53__0_n_4));
  LUT3 #(
    .INIT(8'h09)) 
    ram_reg_i_54__0
       (.I0(colsW1_read_reg_14076[30]),
        .I1(ram_reg_i_48__1_0[30]),
        .I2(colsW1_read_reg_14076[31]),
        .O(ram_reg_i_54__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_55__0
       (.I0(colsW1_read_reg_14076[28]),
        .I1(ram_reg_i_48__1_0[28]),
        .I2(colsW1_read_reg_14076[29]),
        .I3(ram_reg_i_48__1_0[29]),
        .O(ram_reg_i_55__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_56__0
       (.I0(colsW1_read_reg_14076[26]),
        .I1(ram_reg_i_48__1_0[26]),
        .I2(colsW1_read_reg_14076[27]),
        .I3(ram_reg_i_48__1_0[27]),
        .O(ram_reg_i_56__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_57__0
       (.I0(colsW1_read_reg_14076[24]),
        .I1(ram_reg_i_48__1_0[24]),
        .I2(colsW1_read_reg_14076[25]),
        .I3(ram_reg_i_48__1_0[25]),
        .O(ram_reg_i_57__0_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_58__0
       (.CI(ram_reg_i_67__0_n_4),
        .CO({ram_reg_i_58__0_n_4,ram_reg_i_58__0_n_5,ram_reg_i_58__0_n_6,ram_reg_i_58__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_68_n_4,ram_reg_i_69_n_4,ram_reg_i_70_n_4,ram_reg_i_71_n_4}),
        .O(NLW_ram_reg_i_58__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_72__0_n_4,ram_reg_i_73_n_4,ram_reg_i_74_n_4,ram_reg_i_75_n_4}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_59
       (.I0(colsW1_read_reg_14076[22]),
        .I1(ram_reg_i_48__1_0[22]),
        .I2(ram_reg_i_48__1_0[23]),
        .I3(colsW1_read_reg_14076[23]),
        .O(ram_reg_i_59_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_60
       (.I0(colsW1_read_reg_14076[20]),
        .I1(ram_reg_i_48__1_0[20]),
        .I2(ram_reg_i_48__1_0[21]),
        .I3(colsW1_read_reg_14076[21]),
        .O(ram_reg_i_60_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_61
       (.I0(colsW1_read_reg_14076[18]),
        .I1(ram_reg_i_48__1_0[18]),
        .I2(ram_reg_i_48__1_0[19]),
        .I3(colsW1_read_reg_14076[19]),
        .O(ram_reg_i_61_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_62
       (.I0(colsW1_read_reg_14076[16]),
        .I1(ram_reg_i_48__1_0[16]),
        .I2(ram_reg_i_48__1_0[17]),
        .I3(colsW1_read_reg_14076[17]),
        .O(ram_reg_i_62_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_63
       (.I0(colsW1_read_reg_14076[22]),
        .I1(ram_reg_i_48__1_0[22]),
        .I2(colsW1_read_reg_14076[23]),
        .I3(ram_reg_i_48__1_0[23]),
        .O(ram_reg_i_63_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_64
       (.I0(colsW1_read_reg_14076[20]),
        .I1(ram_reg_i_48__1_0[20]),
        .I2(colsW1_read_reg_14076[21]),
        .I3(ram_reg_i_48__1_0[21]),
        .O(ram_reg_i_64_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_65
       (.I0(colsW1_read_reg_14076[18]),
        .I1(ram_reg_i_48__1_0[18]),
        .I2(colsW1_read_reg_14076[19]),
        .I3(ram_reg_i_48__1_0[19]),
        .O(ram_reg_i_65_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_66
       (.I0(colsW1_read_reg_14076[16]),
        .I1(ram_reg_i_48__1_0[16]),
        .I2(colsW1_read_reg_14076[17]),
        .I3(ram_reg_i_48__1_0[17]),
        .O(ram_reg_i_66_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_67__0
       (.CI(1'b0),
        .CO({ram_reg_i_67__0_n_4,ram_reg_i_67__0_n_5,ram_reg_i_67__0_n_6,ram_reg_i_67__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_76_n_4,ram_reg_i_77__0_n_4,ram_reg_i_78__0_n_4,ram_reg_i_79__0_n_4}),
        .O(NLW_ram_reg_i_67__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_80__0_n_4,ram_reg_i_81__0_n_4,ram_reg_i_82__0_n_4,ram_reg_i_83__0_n_4}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_68
       (.I0(colsW1_read_reg_14076[14]),
        .I1(ram_reg_i_48__1_0[14]),
        .I2(ram_reg_i_48__1_0[15]),
        .I3(colsW1_read_reg_14076[15]),
        .O(ram_reg_i_68_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_69
       (.I0(colsW1_read_reg_14076[12]),
        .I1(ram_reg_i_48__1_0[12]),
        .I2(ram_reg_i_48__1_0[13]),
        .I3(colsW1_read_reg_14076[13]),
        .O(ram_reg_i_69_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_70
       (.I0(colsW1_read_reg_14076[10]),
        .I1(ram_reg_i_48__1_0[10]),
        .I2(ram_reg_i_48__1_0[11]),
        .I3(colsW1_read_reg_14076[11]),
        .O(ram_reg_i_70_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_71
       (.I0(colsW1_read_reg_14076[8]),
        .I1(ram_reg_i_48__1_0[8]),
        .I2(ram_reg_i_48__1_0[9]),
        .I3(colsW1_read_reg_14076[9]),
        .O(ram_reg_i_71_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_72__0
       (.I0(colsW1_read_reg_14076[14]),
        .I1(ram_reg_i_48__1_0[14]),
        .I2(colsW1_read_reg_14076[15]),
        .I3(ram_reg_i_48__1_0[15]),
        .O(ram_reg_i_72__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_73
       (.I0(colsW1_read_reg_14076[12]),
        .I1(ram_reg_i_48__1_0[12]),
        .I2(colsW1_read_reg_14076[13]),
        .I3(ram_reg_i_48__1_0[13]),
        .O(ram_reg_i_73_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_74
       (.I0(colsW1_read_reg_14076[10]),
        .I1(ram_reg_i_48__1_0[10]),
        .I2(colsW1_read_reg_14076[11]),
        .I3(ram_reg_i_48__1_0[11]),
        .O(ram_reg_i_74_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_75
       (.I0(colsW1_read_reg_14076[8]),
        .I1(ram_reg_i_48__1_0[8]),
        .I2(colsW1_read_reg_14076[9]),
        .I3(ram_reg_i_48__1_0[9]),
        .O(ram_reg_i_75_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_76
       (.I0(colsW1_read_reg_14076[6]),
        .I1(ram_reg_i_48__1_0[6]),
        .I2(ram_reg_i_48__1_0[7]),
        .I3(colsW1_read_reg_14076[7]),
        .O(ram_reg_i_76_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_77__0
       (.I0(colsW1_read_reg_14076[4]),
        .I1(ram_reg_i_48__1_0[4]),
        .I2(ram_reg_i_48__1_0[5]),
        .I3(colsW1_read_reg_14076[5]),
        .O(ram_reg_i_77__0_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_78__0
       (.I0(colsW1_read_reg_14076[2]),
        .I1(ram_reg_i_48__1_0[2]),
        .I2(ram_reg_i_48__1_0[3]),
        .I3(colsW1_read_reg_14076[3]),
        .O(ram_reg_i_78__0_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_79__0
       (.I0(colsW1_read_reg_14076[0]),
        .I1(ram_reg_i_48__1_0[0]),
        .I2(ram_reg_i_48__1_0[1]),
        .I3(colsW1_read_reg_14076[1]),
        .O(ram_reg_i_79__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_80__0
       (.I0(colsW1_read_reg_14076[6]),
        .I1(ram_reg_i_48__1_0[6]),
        .I2(colsW1_read_reg_14076[7]),
        .I3(ram_reg_i_48__1_0[7]),
        .O(ram_reg_i_80__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_81__0
       (.I0(colsW1_read_reg_14076[4]),
        .I1(ram_reg_i_48__1_0[4]),
        .I2(colsW1_read_reg_14076[5]),
        .I3(ram_reg_i_48__1_0[5]),
        .O(ram_reg_i_81__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_82__0
       (.I0(colsW1_read_reg_14076[2]),
        .I1(ram_reg_i_48__1_0[2]),
        .I2(colsW1_read_reg_14076[3]),
        .I3(ram_reg_i_48__1_0[3]),
        .O(ram_reg_i_82__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_83__0
       (.I0(colsW1_read_reg_14076[0]),
        .I1(ram_reg_i_48__1_0[0]),
        .I2(colsW1_read_reg_14076[1]),
        .I3(ram_reg_i_48__1_0[1]),
        .O(ram_reg_i_83__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[12]_i_2 
       (.I0(layer2_activations_6_q1[11]),
        .I1(colsW1_read_reg_14076[12]),
        .O(\sub_ln144_3_reg_363[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[12]_i_3 
       (.I0(layer2_activations_6_q1[10]),
        .I1(colsW1_read_reg_14076[11]),
        .O(\sub_ln144_3_reg_363[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[12]_i_4 
       (.I0(layer2_activations_6_q1[9]),
        .I1(colsW1_read_reg_14076[10]),
        .O(\sub_ln144_3_reg_363[12]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[12]_i_5 
       (.I0(layer2_activations_6_q1[8]),
        .I1(colsW1_read_reg_14076[9]),
        .O(\sub_ln144_3_reg_363[12]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[16]_i_2 
       (.I0(layer2_activations_6_q1[15]),
        .I1(colsW1_read_reg_14076[16]),
        .O(\sub_ln144_3_reg_363[16]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[16]_i_3 
       (.I0(layer2_activations_6_q1[14]),
        .I1(colsW1_read_reg_14076[15]),
        .O(\sub_ln144_3_reg_363[16]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[16]_i_4 
       (.I0(layer2_activations_6_q1[13]),
        .I1(colsW1_read_reg_14076[14]),
        .O(\sub_ln144_3_reg_363[16]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[16]_i_5 
       (.I0(layer2_activations_6_q1[12]),
        .I1(colsW1_read_reg_14076[13]),
        .O(\sub_ln144_3_reg_363[16]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[20]_i_2 
       (.I0(layer2_activations_6_q1[19]),
        .I1(colsW1_read_reg_14076[20]),
        .O(\sub_ln144_3_reg_363[20]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[20]_i_3 
       (.I0(layer2_activations_6_q1[18]),
        .I1(colsW1_read_reg_14076[19]),
        .O(\sub_ln144_3_reg_363[20]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[20]_i_4 
       (.I0(layer2_activations_6_q1[17]),
        .I1(colsW1_read_reg_14076[18]),
        .O(\sub_ln144_3_reg_363[20]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[20]_i_5 
       (.I0(layer2_activations_6_q1[16]),
        .I1(colsW1_read_reg_14076[17]),
        .O(\sub_ln144_3_reg_363[20]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[24]_i_2 
       (.I0(layer2_activations_6_q1[23]),
        .I1(colsW1_read_reg_14076[24]),
        .O(\sub_ln144_3_reg_363[24]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[24]_i_3 
       (.I0(layer2_activations_6_q1[22]),
        .I1(colsW1_read_reg_14076[23]),
        .O(\sub_ln144_3_reg_363[24]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[24]_i_4 
       (.I0(layer2_activations_6_q1[21]),
        .I1(colsW1_read_reg_14076[22]),
        .O(\sub_ln144_3_reg_363[24]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[24]_i_5 
       (.I0(layer2_activations_6_q1[20]),
        .I1(colsW1_read_reg_14076[21]),
        .O(\sub_ln144_3_reg_363[24]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[28]_i_2 
       (.I0(layer2_activations_6_q1[27]),
        .I1(colsW1_read_reg_14076[28]),
        .O(\sub_ln144_3_reg_363[28]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[28]_i_3 
       (.I0(layer2_activations_6_q1[26]),
        .I1(colsW1_read_reg_14076[27]),
        .O(\sub_ln144_3_reg_363[28]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[28]_i_4 
       (.I0(layer2_activations_6_q1[25]),
        .I1(colsW1_read_reg_14076[26]),
        .O(\sub_ln144_3_reg_363[28]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[28]_i_5 
       (.I0(layer2_activations_6_q1[24]),
        .I1(colsW1_read_reg_14076[25]),
        .O(\sub_ln144_3_reg_363[28]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[31]_i_2 
       (.I0(layer2_activations_6_q1[30]),
        .I1(colsW1_read_reg_14076[31]),
        .O(\sub_ln144_3_reg_363[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[31]_i_3 
       (.I0(layer2_activations_6_q1[29]),
        .I1(colsW1_read_reg_14076[30]),
        .O(\sub_ln144_3_reg_363[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[31]_i_4 
       (.I0(layer2_activations_6_q1[28]),
        .I1(colsW1_read_reg_14076[29]),
        .O(\sub_ln144_3_reg_363[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[4]_i_3 
       (.I0(layer2_activations_6_q1[3]),
        .I1(colsW1_read_reg_14076[4]),
        .O(\sub_ln144_3_reg_363[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[4]_i_4 
       (.I0(layer2_activations_6_q1[2]),
        .I1(colsW1_read_reg_14076[3]),
        .O(\sub_ln144_3_reg_363[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[4]_i_5 
       (.I0(layer2_activations_6_q1[1]),
        .I1(colsW1_read_reg_14076[2]),
        .O(\sub_ln144_3_reg_363[4]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[4]_i_6 
       (.I0(layer2_activations_6_q1[0]),
        .I1(colsW1_read_reg_14076[1]),
        .O(\sub_ln144_3_reg_363[4]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[8]_i_2 
       (.I0(layer2_activations_6_q1[7]),
        .I1(colsW1_read_reg_14076[8]),
        .O(\sub_ln144_3_reg_363[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[8]_i_3 
       (.I0(layer2_activations_6_q1[6]),
        .I1(colsW1_read_reg_14076[7]),
        .O(\sub_ln144_3_reg_363[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[8]_i_4 
       (.I0(layer2_activations_6_q1[5]),
        .I1(colsW1_read_reg_14076[6]),
        .O(\sub_ln144_3_reg_363[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_3_reg_363[8]_i_5 
       (.I0(layer2_activations_6_q1[4]),
        .I1(colsW1_read_reg_14076[5]),
        .O(\sub_ln144_3_reg_363[8]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_3_reg_363_reg[12]_i_1 
       (.CI(\sub_ln144_3_reg_363_reg[8]_i_1_n_4 ),
        .CO({\sub_ln144_3_reg_363_reg[12]_i_1_n_4 ,\sub_ln144_3_reg_363_reg[12]_i_1_n_5 ,\sub_ln144_3_reg_363_reg[12]_i_1_n_6 ,\sub_ln144_3_reg_363_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_6_q1[11:8]),
        .O(ram_reg_0[11:8]),
        .S({\sub_ln144_3_reg_363[12]_i_2_n_4 ,\sub_ln144_3_reg_363[12]_i_3_n_4 ,\sub_ln144_3_reg_363[12]_i_4_n_4 ,\sub_ln144_3_reg_363[12]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_3_reg_363_reg[16]_i_1 
       (.CI(\sub_ln144_3_reg_363_reg[12]_i_1_n_4 ),
        .CO({\sub_ln144_3_reg_363_reg[16]_i_1_n_4 ,\sub_ln144_3_reg_363_reg[16]_i_1_n_5 ,\sub_ln144_3_reg_363_reg[16]_i_1_n_6 ,\sub_ln144_3_reg_363_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_6_q1[15:12]),
        .O(ram_reg_0[15:12]),
        .S({\sub_ln144_3_reg_363[16]_i_2_n_4 ,\sub_ln144_3_reg_363[16]_i_3_n_4 ,\sub_ln144_3_reg_363[16]_i_4_n_4 ,\sub_ln144_3_reg_363[16]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_3_reg_363_reg[20]_i_1 
       (.CI(\sub_ln144_3_reg_363_reg[16]_i_1_n_4 ),
        .CO({\sub_ln144_3_reg_363_reg[20]_i_1_n_4 ,\sub_ln144_3_reg_363_reg[20]_i_1_n_5 ,\sub_ln144_3_reg_363_reg[20]_i_1_n_6 ,\sub_ln144_3_reg_363_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_6_q1[19:16]),
        .O(ram_reg_0[19:16]),
        .S({\sub_ln144_3_reg_363[20]_i_2_n_4 ,\sub_ln144_3_reg_363[20]_i_3_n_4 ,\sub_ln144_3_reg_363[20]_i_4_n_4 ,\sub_ln144_3_reg_363[20]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_3_reg_363_reg[24]_i_1 
       (.CI(\sub_ln144_3_reg_363_reg[20]_i_1_n_4 ),
        .CO({\sub_ln144_3_reg_363_reg[24]_i_1_n_4 ,\sub_ln144_3_reg_363_reg[24]_i_1_n_5 ,\sub_ln144_3_reg_363_reg[24]_i_1_n_6 ,\sub_ln144_3_reg_363_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_6_q1[23:20]),
        .O(ram_reg_0[23:20]),
        .S({\sub_ln144_3_reg_363[24]_i_2_n_4 ,\sub_ln144_3_reg_363[24]_i_3_n_4 ,\sub_ln144_3_reg_363[24]_i_4_n_4 ,\sub_ln144_3_reg_363[24]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_3_reg_363_reg[28]_i_1 
       (.CI(\sub_ln144_3_reg_363_reg[24]_i_1_n_4 ),
        .CO({\sub_ln144_3_reg_363_reg[28]_i_1_n_4 ,\sub_ln144_3_reg_363_reg[28]_i_1_n_5 ,\sub_ln144_3_reg_363_reg[28]_i_1_n_6 ,\sub_ln144_3_reg_363_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_6_q1[27:24]),
        .O(ram_reg_0[27:24]),
        .S({\sub_ln144_3_reg_363[28]_i_2_n_4 ,\sub_ln144_3_reg_363[28]_i_3_n_4 ,\sub_ln144_3_reg_363[28]_i_4_n_4 ,\sub_ln144_3_reg_363[28]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_3_reg_363_reg[31]_i_1 
       (.CI(\sub_ln144_3_reg_363_reg[28]_i_1_n_4 ),
        .CO({\NLW_sub_ln144_3_reg_363_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_ln144_3_reg_363_reg[31]_i_1_n_6 ,\sub_ln144_3_reg_363_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,layer2_activations_6_q1[29:28]}),
        .O({\NLW_sub_ln144_3_reg_363_reg[31]_i_1_O_UNCONNECTED [3],ram_reg_0[30:28]}),
        .S({1'b0,\sub_ln144_3_reg_363[31]_i_2_n_4 ,\sub_ln144_3_reg_363[31]_i_3_n_4 ,\sub_ln144_3_reg_363[31]_i_4_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_3_reg_363_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln144_3_reg_363_reg[4]_i_1_n_4 ,\sub_ln144_3_reg_363_reg[4]_i_1_n_5 ,\sub_ln144_3_reg_363_reg[4]_i_1_n_6 ,\sub_ln144_3_reg_363_reg[4]_i_1_n_7 }),
        .CYINIT(\sub_ln144_3_reg_363_reg[4] ),
        .DI(layer2_activations_6_q1[3:0]),
        .O(ram_reg_0[3:0]),
        .S({\sub_ln144_3_reg_363[4]_i_3_n_4 ,\sub_ln144_3_reg_363[4]_i_4_n_4 ,\sub_ln144_3_reg_363[4]_i_5_n_4 ,\sub_ln144_3_reg_363[4]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_3_reg_363_reg[8]_i_1 
       (.CI(\sub_ln144_3_reg_363_reg[4]_i_1_n_4 ),
        .CO({\sub_ln144_3_reg_363_reg[8]_i_1_n_4 ,\sub_ln144_3_reg_363_reg[8]_i_1_n_5 ,\sub_ln144_3_reg_363_reg[8]_i_1_n_6 ,\sub_ln144_3_reg_363_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_6_q1[7:4]),
        .O(ram_reg_0[7:4]),
        .S({\sub_ln144_3_reg_363[8]_i_2_n_4 ,\sub_ln144_3_reg_363[8]_i_3_n_4 ,\sub_ln144_3_reg_363[8]_i_4_n_4 ,\sub_ln144_3_reg_363[8]_i_5_n_4 }));
endmodule

(* ORIG_REF_NAME = "feedforward_layer2_activations_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_3
   (ram_reg_0,
    O135,
    ap_clk,
    layer2_activations_6_ce0,
    layer2_activations_5_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    \sub_ln144_reg_348_reg[4] ,
    colsW1_read_reg_14076);
  output [31:0]ram_reg_0;
  output [30:0]O135;
  input ap_clk;
  input layer2_activations_6_ce0;
  input layer2_activations_5_ce1;
  input [4:0]ADDRARDADDR;
  input [4:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]WEA;
  input \sub_ln144_reg_348_reg[4] ;
  input [30:0]colsW1_read_reg_14076;

  wire [4:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [30:0]O135;
  wire [0:0]WEA;
  wire ap_clk;
  wire [30:0]colsW1_read_reg_14076;
  wire layer2_activations_5_ce1;
  wire layer2_activations_6_ce0;
  wire [30:0]layer2_activations_q1;
  wire [31:0]ram_reg_0;
  wire ram_reg_n_40;
  wire \sub_ln144_reg_348[12]_i_2_n_4 ;
  wire \sub_ln144_reg_348[12]_i_3_n_4 ;
  wire \sub_ln144_reg_348[12]_i_4_n_4 ;
  wire \sub_ln144_reg_348[12]_i_5_n_4 ;
  wire \sub_ln144_reg_348[16]_i_2_n_4 ;
  wire \sub_ln144_reg_348[16]_i_3_n_4 ;
  wire \sub_ln144_reg_348[16]_i_4_n_4 ;
  wire \sub_ln144_reg_348[16]_i_5_n_4 ;
  wire \sub_ln144_reg_348[20]_i_2_n_4 ;
  wire \sub_ln144_reg_348[20]_i_3_n_4 ;
  wire \sub_ln144_reg_348[20]_i_4_n_4 ;
  wire \sub_ln144_reg_348[20]_i_5_n_4 ;
  wire \sub_ln144_reg_348[24]_i_2_n_4 ;
  wire \sub_ln144_reg_348[24]_i_3_n_4 ;
  wire \sub_ln144_reg_348[24]_i_4_n_4 ;
  wire \sub_ln144_reg_348[24]_i_5_n_4 ;
  wire \sub_ln144_reg_348[28]_i_2_n_4 ;
  wire \sub_ln144_reg_348[28]_i_3_n_4 ;
  wire \sub_ln144_reg_348[28]_i_4_n_4 ;
  wire \sub_ln144_reg_348[28]_i_5_n_4 ;
  wire \sub_ln144_reg_348[31]_i_2_n_4 ;
  wire \sub_ln144_reg_348[31]_i_3_n_4 ;
  wire \sub_ln144_reg_348[31]_i_4_n_4 ;
  wire \sub_ln144_reg_348[4]_i_2_n_4 ;
  wire \sub_ln144_reg_348[4]_i_3_n_4 ;
  wire \sub_ln144_reg_348[4]_i_4_n_4 ;
  wire \sub_ln144_reg_348[4]_i_5_n_4 ;
  wire \sub_ln144_reg_348[8]_i_2_n_4 ;
  wire \sub_ln144_reg_348[8]_i_3_n_4 ;
  wire \sub_ln144_reg_348[8]_i_4_n_4 ;
  wire \sub_ln144_reg_348[8]_i_5_n_4 ;
  wire \sub_ln144_reg_348_reg[12]_i_1_n_4 ;
  wire \sub_ln144_reg_348_reg[12]_i_1_n_5 ;
  wire \sub_ln144_reg_348_reg[12]_i_1_n_6 ;
  wire \sub_ln144_reg_348_reg[12]_i_1_n_7 ;
  wire \sub_ln144_reg_348_reg[16]_i_1_n_4 ;
  wire \sub_ln144_reg_348_reg[16]_i_1_n_5 ;
  wire \sub_ln144_reg_348_reg[16]_i_1_n_6 ;
  wire \sub_ln144_reg_348_reg[16]_i_1_n_7 ;
  wire \sub_ln144_reg_348_reg[20]_i_1_n_4 ;
  wire \sub_ln144_reg_348_reg[20]_i_1_n_5 ;
  wire \sub_ln144_reg_348_reg[20]_i_1_n_6 ;
  wire \sub_ln144_reg_348_reg[20]_i_1_n_7 ;
  wire \sub_ln144_reg_348_reg[24]_i_1_n_4 ;
  wire \sub_ln144_reg_348_reg[24]_i_1_n_5 ;
  wire \sub_ln144_reg_348_reg[24]_i_1_n_6 ;
  wire \sub_ln144_reg_348_reg[24]_i_1_n_7 ;
  wire \sub_ln144_reg_348_reg[28]_i_1_n_4 ;
  wire \sub_ln144_reg_348_reg[28]_i_1_n_5 ;
  wire \sub_ln144_reg_348_reg[28]_i_1_n_6 ;
  wire \sub_ln144_reg_348_reg[28]_i_1_n_7 ;
  wire \sub_ln144_reg_348_reg[31]_i_1_n_6 ;
  wire \sub_ln144_reg_348_reg[31]_i_1_n_7 ;
  wire \sub_ln144_reg_348_reg[4] ;
  wire \sub_ln144_reg_348_reg[4]_i_1_n_4 ;
  wire \sub_ln144_reg_348_reg[4]_i_1_n_5 ;
  wire \sub_ln144_reg_348_reg[4]_i_1_n_6 ;
  wire \sub_ln144_reg_348_reg[4]_i_1_n_7 ;
  wire \sub_ln144_reg_348_reg[8]_i_1_n_4 ;
  wire \sub_ln144_reg_348_reg[8]_i_1_n_5 ;
  wire \sub_ln144_reg_348_reg[8]_i_1_n_6 ;
  wire \sub_ln144_reg_348_reg[8]_i_1_n_7 ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:2]\NLW_sub_ln144_reg_348_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln144_reg_348_reg[31]_i_1_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(ram_reg_0),
        .DOBDO({ram_reg_n_40,layer2_activations_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(layer2_activations_6_ce0),
        .ENBWREN(layer2_activations_5_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[12]_i_2 
       (.I0(layer2_activations_q1[11]),
        .I1(colsW1_read_reg_14076[11]),
        .O(\sub_ln144_reg_348[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[12]_i_3 
       (.I0(layer2_activations_q1[10]),
        .I1(colsW1_read_reg_14076[10]),
        .O(\sub_ln144_reg_348[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[12]_i_4 
       (.I0(layer2_activations_q1[9]),
        .I1(colsW1_read_reg_14076[9]),
        .O(\sub_ln144_reg_348[12]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[12]_i_5 
       (.I0(layer2_activations_q1[8]),
        .I1(colsW1_read_reg_14076[8]),
        .O(\sub_ln144_reg_348[12]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[16]_i_2 
       (.I0(layer2_activations_q1[15]),
        .I1(colsW1_read_reg_14076[15]),
        .O(\sub_ln144_reg_348[16]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[16]_i_3 
       (.I0(layer2_activations_q1[14]),
        .I1(colsW1_read_reg_14076[14]),
        .O(\sub_ln144_reg_348[16]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[16]_i_4 
       (.I0(layer2_activations_q1[13]),
        .I1(colsW1_read_reg_14076[13]),
        .O(\sub_ln144_reg_348[16]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[16]_i_5 
       (.I0(layer2_activations_q1[12]),
        .I1(colsW1_read_reg_14076[12]),
        .O(\sub_ln144_reg_348[16]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[20]_i_2 
       (.I0(layer2_activations_q1[19]),
        .I1(colsW1_read_reg_14076[19]),
        .O(\sub_ln144_reg_348[20]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[20]_i_3 
       (.I0(layer2_activations_q1[18]),
        .I1(colsW1_read_reg_14076[18]),
        .O(\sub_ln144_reg_348[20]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[20]_i_4 
       (.I0(layer2_activations_q1[17]),
        .I1(colsW1_read_reg_14076[17]),
        .O(\sub_ln144_reg_348[20]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[20]_i_5 
       (.I0(layer2_activations_q1[16]),
        .I1(colsW1_read_reg_14076[16]),
        .O(\sub_ln144_reg_348[20]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[24]_i_2 
       (.I0(layer2_activations_q1[23]),
        .I1(colsW1_read_reg_14076[23]),
        .O(\sub_ln144_reg_348[24]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[24]_i_3 
       (.I0(layer2_activations_q1[22]),
        .I1(colsW1_read_reg_14076[22]),
        .O(\sub_ln144_reg_348[24]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[24]_i_4 
       (.I0(layer2_activations_q1[21]),
        .I1(colsW1_read_reg_14076[21]),
        .O(\sub_ln144_reg_348[24]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[24]_i_5 
       (.I0(layer2_activations_q1[20]),
        .I1(colsW1_read_reg_14076[20]),
        .O(\sub_ln144_reg_348[24]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[28]_i_2 
       (.I0(layer2_activations_q1[27]),
        .I1(colsW1_read_reg_14076[27]),
        .O(\sub_ln144_reg_348[28]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[28]_i_3 
       (.I0(layer2_activations_q1[26]),
        .I1(colsW1_read_reg_14076[26]),
        .O(\sub_ln144_reg_348[28]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[28]_i_4 
       (.I0(layer2_activations_q1[25]),
        .I1(colsW1_read_reg_14076[25]),
        .O(\sub_ln144_reg_348[28]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[28]_i_5 
       (.I0(layer2_activations_q1[24]),
        .I1(colsW1_read_reg_14076[24]),
        .O(\sub_ln144_reg_348[28]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[31]_i_2 
       (.I0(layer2_activations_q1[30]),
        .I1(colsW1_read_reg_14076[30]),
        .O(\sub_ln144_reg_348[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[31]_i_3 
       (.I0(layer2_activations_q1[29]),
        .I1(colsW1_read_reg_14076[29]),
        .O(\sub_ln144_reg_348[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[31]_i_4 
       (.I0(layer2_activations_q1[28]),
        .I1(colsW1_read_reg_14076[28]),
        .O(\sub_ln144_reg_348[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[4]_i_2 
       (.I0(layer2_activations_q1[3]),
        .I1(colsW1_read_reg_14076[3]),
        .O(\sub_ln144_reg_348[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[4]_i_3 
       (.I0(layer2_activations_q1[2]),
        .I1(colsW1_read_reg_14076[2]),
        .O(\sub_ln144_reg_348[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[4]_i_4 
       (.I0(layer2_activations_q1[1]),
        .I1(colsW1_read_reg_14076[1]),
        .O(\sub_ln144_reg_348[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[4]_i_5 
       (.I0(layer2_activations_q1[0]),
        .I1(colsW1_read_reg_14076[0]),
        .O(\sub_ln144_reg_348[4]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[8]_i_2 
       (.I0(layer2_activations_q1[7]),
        .I1(colsW1_read_reg_14076[7]),
        .O(\sub_ln144_reg_348[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[8]_i_3 
       (.I0(layer2_activations_q1[6]),
        .I1(colsW1_read_reg_14076[6]),
        .O(\sub_ln144_reg_348[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[8]_i_4 
       (.I0(layer2_activations_q1[5]),
        .I1(colsW1_read_reg_14076[5]),
        .O(\sub_ln144_reg_348[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln144_reg_348[8]_i_5 
       (.I0(layer2_activations_q1[4]),
        .I1(colsW1_read_reg_14076[4]),
        .O(\sub_ln144_reg_348[8]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_reg_348_reg[12]_i_1 
       (.CI(\sub_ln144_reg_348_reg[8]_i_1_n_4 ),
        .CO({\sub_ln144_reg_348_reg[12]_i_1_n_4 ,\sub_ln144_reg_348_reg[12]_i_1_n_5 ,\sub_ln144_reg_348_reg[12]_i_1_n_6 ,\sub_ln144_reg_348_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_q1[11:8]),
        .O(O135[11:8]),
        .S({\sub_ln144_reg_348[12]_i_2_n_4 ,\sub_ln144_reg_348[12]_i_3_n_4 ,\sub_ln144_reg_348[12]_i_4_n_4 ,\sub_ln144_reg_348[12]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_reg_348_reg[16]_i_1 
       (.CI(\sub_ln144_reg_348_reg[12]_i_1_n_4 ),
        .CO({\sub_ln144_reg_348_reg[16]_i_1_n_4 ,\sub_ln144_reg_348_reg[16]_i_1_n_5 ,\sub_ln144_reg_348_reg[16]_i_1_n_6 ,\sub_ln144_reg_348_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_q1[15:12]),
        .O(O135[15:12]),
        .S({\sub_ln144_reg_348[16]_i_2_n_4 ,\sub_ln144_reg_348[16]_i_3_n_4 ,\sub_ln144_reg_348[16]_i_4_n_4 ,\sub_ln144_reg_348[16]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_reg_348_reg[20]_i_1 
       (.CI(\sub_ln144_reg_348_reg[16]_i_1_n_4 ),
        .CO({\sub_ln144_reg_348_reg[20]_i_1_n_4 ,\sub_ln144_reg_348_reg[20]_i_1_n_5 ,\sub_ln144_reg_348_reg[20]_i_1_n_6 ,\sub_ln144_reg_348_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_q1[19:16]),
        .O(O135[19:16]),
        .S({\sub_ln144_reg_348[20]_i_2_n_4 ,\sub_ln144_reg_348[20]_i_3_n_4 ,\sub_ln144_reg_348[20]_i_4_n_4 ,\sub_ln144_reg_348[20]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_reg_348_reg[24]_i_1 
       (.CI(\sub_ln144_reg_348_reg[20]_i_1_n_4 ),
        .CO({\sub_ln144_reg_348_reg[24]_i_1_n_4 ,\sub_ln144_reg_348_reg[24]_i_1_n_5 ,\sub_ln144_reg_348_reg[24]_i_1_n_6 ,\sub_ln144_reg_348_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_q1[23:20]),
        .O(O135[23:20]),
        .S({\sub_ln144_reg_348[24]_i_2_n_4 ,\sub_ln144_reg_348[24]_i_3_n_4 ,\sub_ln144_reg_348[24]_i_4_n_4 ,\sub_ln144_reg_348[24]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_reg_348_reg[28]_i_1 
       (.CI(\sub_ln144_reg_348_reg[24]_i_1_n_4 ),
        .CO({\sub_ln144_reg_348_reg[28]_i_1_n_4 ,\sub_ln144_reg_348_reg[28]_i_1_n_5 ,\sub_ln144_reg_348_reg[28]_i_1_n_6 ,\sub_ln144_reg_348_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_q1[27:24]),
        .O(O135[27:24]),
        .S({\sub_ln144_reg_348[28]_i_2_n_4 ,\sub_ln144_reg_348[28]_i_3_n_4 ,\sub_ln144_reg_348[28]_i_4_n_4 ,\sub_ln144_reg_348[28]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_reg_348_reg[31]_i_1 
       (.CI(\sub_ln144_reg_348_reg[28]_i_1_n_4 ),
        .CO({\NLW_sub_ln144_reg_348_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_ln144_reg_348_reg[31]_i_1_n_6 ,\sub_ln144_reg_348_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,layer2_activations_q1[29:28]}),
        .O({\NLW_sub_ln144_reg_348_reg[31]_i_1_O_UNCONNECTED [3],O135[30:28]}),
        .S({1'b0,\sub_ln144_reg_348[31]_i_2_n_4 ,\sub_ln144_reg_348[31]_i_3_n_4 ,\sub_ln144_reg_348[31]_i_4_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_reg_348_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln144_reg_348_reg[4]_i_1_n_4 ,\sub_ln144_reg_348_reg[4]_i_1_n_5 ,\sub_ln144_reg_348_reg[4]_i_1_n_6 ,\sub_ln144_reg_348_reg[4]_i_1_n_7 }),
        .CYINIT(\sub_ln144_reg_348_reg[4] ),
        .DI(layer2_activations_q1[3:0]),
        .O(O135[3:0]),
        .S({\sub_ln144_reg_348[4]_i_2_n_4 ,\sub_ln144_reg_348[4]_i_3_n_4 ,\sub_ln144_reg_348[4]_i_4_n_4 ,\sub_ln144_reg_348[4]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln144_reg_348_reg[8]_i_1 
       (.CI(\sub_ln144_reg_348_reg[4]_i_1_n_4 ),
        .CO({\sub_ln144_reg_348_reg[8]_i_1_n_4 ,\sub_ln144_reg_348_reg[8]_i_1_n_5 ,\sub_ln144_reg_348_reg[8]_i_1_n_6 ,\sub_ln144_reg_348_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer2_activations_q1[7:4]),
        .O(O135[7:4]),
        .S({\sub_ln144_reg_348[8]_i_2_n_4 ,\sub_ln144_reg_348[8]_i_3_n_4 ,\sub_ln144_reg_348[8]_i_4_n_4 ,\sub_ln144_reg_348[8]_i_5_n_4 }));
endmodule

(* ORIG_REF_NAME = "feedforward_layer3_activations_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_feedforward_layer3_activations_RAM_AUTO_1R1W
   (D,
    layer3_activations_address01,
    \y_2_reg_6342_reg[30] ,
    ram_reg_0,
    ap_clk,
    layer3_activations_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
    icmp_ln51_4_reg_15036,
    Q,
    colsW2_read_reg_14068,
    ram_reg_i_59__1_0,
    \sub_ln159_reg_132_reg[4] );
  output [31:0]D;
  output layer3_activations_address01;
  output [0:0]\y_2_reg_6342_reg[30] ;
  output [30:0]ram_reg_0;
  input ap_clk;
  input layer3_activations_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]WEA;
  input grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg;
  input icmp_ln51_4_reg_15036;
  input [0:0]Q;
  input [31:0]colsW2_read_reg_14068;
  input [30:0]ram_reg_i_59__1_0;
  input \sub_ln159_reg_132_reg[4] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DIADI;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [31:0]colsW2_read_reg_14068;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg;
  wire icmp_ln51_4_reg_15036;
  wire layer3_activations_address01;
  wire layer3_activations_ce0;
  wire layer3_activations_ce1;
  wire [30:0]layer3_activations_q1;
  wire [30:0]ram_reg_0;
  wire [30:0]ram_reg_i_59__1_0;
  wire ram_reg_i_59__1_n_5;
  wire ram_reg_i_59__1_n_6;
  wire ram_reg_i_59__1_n_7;
  wire ram_reg_i_60__0_n_4;
  wire ram_reg_i_60__0_n_5;
  wire ram_reg_i_60__0_n_6;
  wire ram_reg_i_60__0_n_7;
  wire ram_reg_i_61__1_n_4;
  wire ram_reg_i_62__0_n_4;
  wire ram_reg_i_63__0_n_4;
  wire ram_reg_i_64__0_n_4;
  wire ram_reg_i_65__0_n_4;
  wire ram_reg_i_66__0_n_4;
  wire ram_reg_i_67_n_4;
  wire ram_reg_i_68__0_n_4;
  wire ram_reg_i_69__0_n_4;
  wire ram_reg_i_69__0_n_5;
  wire ram_reg_i_69__0_n_6;
  wire ram_reg_i_69__0_n_7;
  wire ram_reg_i_70__0_n_4;
  wire ram_reg_i_71__0_n_4;
  wire ram_reg_i_72__1_n_4;
  wire ram_reg_i_73__0_n_4;
  wire ram_reg_i_74__0_n_4;
  wire ram_reg_i_75__0_n_4;
  wire ram_reg_i_76__0_n_4;
  wire ram_reg_i_77__1_n_4;
  wire ram_reg_i_78__1_n_4;
  wire ram_reg_i_78__1_n_5;
  wire ram_reg_i_78__1_n_6;
  wire ram_reg_i_78__1_n_7;
  wire ram_reg_i_79__1_n_4;
  wire ram_reg_i_80__1_n_4;
  wire ram_reg_i_81__1_n_4;
  wire ram_reg_i_82__1_n_4;
  wire ram_reg_i_83__1_n_4;
  wire ram_reg_i_84__0_n_4;
  wire ram_reg_i_85_n_4;
  wire ram_reg_i_86_n_4;
  wire ram_reg_i_87_n_4;
  wire ram_reg_i_88_n_4;
  wire ram_reg_i_89_n_4;
  wire ram_reg_i_90_n_4;
  wire ram_reg_i_91_n_4;
  wire ram_reg_i_92_n_4;
  wire ram_reg_i_93_n_4;
  wire ram_reg_i_94_n_4;
  wire ram_reg_n_40;
  wire \sub_ln159_reg_132[12]_i_2_n_4 ;
  wire \sub_ln159_reg_132[12]_i_3_n_4 ;
  wire \sub_ln159_reg_132[12]_i_4_n_4 ;
  wire \sub_ln159_reg_132[12]_i_5_n_4 ;
  wire \sub_ln159_reg_132[16]_i_2_n_4 ;
  wire \sub_ln159_reg_132[16]_i_3_n_4 ;
  wire \sub_ln159_reg_132[16]_i_4_n_4 ;
  wire \sub_ln159_reg_132[16]_i_5_n_4 ;
  wire \sub_ln159_reg_132[20]_i_2_n_4 ;
  wire \sub_ln159_reg_132[20]_i_3_n_4 ;
  wire \sub_ln159_reg_132[20]_i_4_n_4 ;
  wire \sub_ln159_reg_132[20]_i_5_n_4 ;
  wire \sub_ln159_reg_132[24]_i_2_n_4 ;
  wire \sub_ln159_reg_132[24]_i_3_n_4 ;
  wire \sub_ln159_reg_132[24]_i_4_n_4 ;
  wire \sub_ln159_reg_132[24]_i_5_n_4 ;
  wire \sub_ln159_reg_132[28]_i_2_n_4 ;
  wire \sub_ln159_reg_132[28]_i_3_n_4 ;
  wire \sub_ln159_reg_132[28]_i_4_n_4 ;
  wire \sub_ln159_reg_132[28]_i_5_n_4 ;
  wire \sub_ln159_reg_132[31]_i_2_n_4 ;
  wire \sub_ln159_reg_132[31]_i_3_n_4 ;
  wire \sub_ln159_reg_132[31]_i_4_n_4 ;
  wire \sub_ln159_reg_132[4]_i_3_n_4 ;
  wire \sub_ln159_reg_132[4]_i_4_n_4 ;
  wire \sub_ln159_reg_132[4]_i_5_n_4 ;
  wire \sub_ln159_reg_132[4]_i_6_n_4 ;
  wire \sub_ln159_reg_132[8]_i_2_n_4 ;
  wire \sub_ln159_reg_132[8]_i_3_n_4 ;
  wire \sub_ln159_reg_132[8]_i_4_n_4 ;
  wire \sub_ln159_reg_132[8]_i_5_n_4 ;
  wire \sub_ln159_reg_132_reg[12]_i_1_n_4 ;
  wire \sub_ln159_reg_132_reg[12]_i_1_n_5 ;
  wire \sub_ln159_reg_132_reg[12]_i_1_n_6 ;
  wire \sub_ln159_reg_132_reg[12]_i_1_n_7 ;
  wire \sub_ln159_reg_132_reg[16]_i_1_n_4 ;
  wire \sub_ln159_reg_132_reg[16]_i_1_n_5 ;
  wire \sub_ln159_reg_132_reg[16]_i_1_n_6 ;
  wire \sub_ln159_reg_132_reg[16]_i_1_n_7 ;
  wire \sub_ln159_reg_132_reg[20]_i_1_n_4 ;
  wire \sub_ln159_reg_132_reg[20]_i_1_n_5 ;
  wire \sub_ln159_reg_132_reg[20]_i_1_n_6 ;
  wire \sub_ln159_reg_132_reg[20]_i_1_n_7 ;
  wire \sub_ln159_reg_132_reg[24]_i_1_n_4 ;
  wire \sub_ln159_reg_132_reg[24]_i_1_n_5 ;
  wire \sub_ln159_reg_132_reg[24]_i_1_n_6 ;
  wire \sub_ln159_reg_132_reg[24]_i_1_n_7 ;
  wire \sub_ln159_reg_132_reg[28]_i_1_n_4 ;
  wire \sub_ln159_reg_132_reg[28]_i_1_n_5 ;
  wire \sub_ln159_reg_132_reg[28]_i_1_n_6 ;
  wire \sub_ln159_reg_132_reg[28]_i_1_n_7 ;
  wire \sub_ln159_reg_132_reg[31]_i_1_n_6 ;
  wire \sub_ln159_reg_132_reg[31]_i_1_n_7 ;
  wire \sub_ln159_reg_132_reg[4] ;
  wire \sub_ln159_reg_132_reg[4]_i_1_n_4 ;
  wire \sub_ln159_reg_132_reg[4]_i_1_n_5 ;
  wire \sub_ln159_reg_132_reg[4]_i_1_n_6 ;
  wire \sub_ln159_reg_132_reg[4]_i_1_n_7 ;
  wire \sub_ln159_reg_132_reg[8]_i_1_n_4 ;
  wire \sub_ln159_reg_132_reg[8]_i_1_n_5 ;
  wire \sub_ln159_reg_132_reg[8]_i_1_n_6 ;
  wire \sub_ln159_reg_132_reg[8]_i_1_n_7 ;
  wire [0:0]\y_2_reg_6342_reg[30] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_59__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_60__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_69__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_78__1_O_UNCONNECTED;
  wire [3:2]\NLW_sub_ln159_reg_132_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln159_reg_132_reg[31]_i_1_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(D),
        .DOBDO({ram_reg_n_40,layer3_activations_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(layer3_activations_ce0),
        .ENBWREN(layer3_activations_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg),
        .I1(icmp_ln51_4_reg_15036),
        .I2(Q),
        .O(layer3_activations_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_51
       (.I0(Q),
        .I1(icmp_ln51_4_reg_15036),
        .O(layer3_activations_address01));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_59__1
       (.CI(ram_reg_i_60__0_n_4),
        .CO({\y_2_reg_6342_reg[30] ,ram_reg_i_59__1_n_5,ram_reg_i_59__1_n_6,ram_reg_i_59__1_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_61__1_n_4,ram_reg_i_62__0_n_4,ram_reg_i_63__0_n_4,ram_reg_i_64__0_n_4}),
        .O(NLW_ram_reg_i_59__1_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_65__0_n_4,ram_reg_i_66__0_n_4,ram_reg_i_67_n_4,ram_reg_i_68__0_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_60__0
       (.CI(ram_reg_i_69__0_n_4),
        .CO({ram_reg_i_60__0_n_4,ram_reg_i_60__0_n_5,ram_reg_i_60__0_n_6,ram_reg_i_60__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_70__0_n_4,ram_reg_i_71__0_n_4,ram_reg_i_72__1_n_4,ram_reg_i_73__0_n_4}),
        .O(NLW_ram_reg_i_60__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_74__0_n_4,ram_reg_i_75__0_n_4,ram_reg_i_76__0_n_4,ram_reg_i_77__1_n_4}));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_61__1
       (.I0(ram_reg_i_59__1_0[30]),
        .I1(colsW2_read_reg_14068[30]),
        .I2(colsW2_read_reg_14068[31]),
        .O(ram_reg_i_61__1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_62__0
       (.I0(colsW2_read_reg_14068[28]),
        .I1(ram_reg_i_59__1_0[28]),
        .I2(ram_reg_i_59__1_0[29]),
        .I3(colsW2_read_reg_14068[29]),
        .O(ram_reg_i_62__0_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_63__0
       (.I0(colsW2_read_reg_14068[26]),
        .I1(ram_reg_i_59__1_0[26]),
        .I2(ram_reg_i_59__1_0[27]),
        .I3(colsW2_read_reg_14068[27]),
        .O(ram_reg_i_63__0_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_64__0
       (.I0(colsW2_read_reg_14068[24]),
        .I1(ram_reg_i_59__1_0[24]),
        .I2(ram_reg_i_59__1_0[25]),
        .I3(colsW2_read_reg_14068[25]),
        .O(ram_reg_i_64__0_n_4));
  LUT3 #(
    .INIT(8'h09)) 
    ram_reg_i_65__0
       (.I0(colsW2_read_reg_14068[30]),
        .I1(ram_reg_i_59__1_0[30]),
        .I2(colsW2_read_reg_14068[31]),
        .O(ram_reg_i_65__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_66__0
       (.I0(colsW2_read_reg_14068[28]),
        .I1(ram_reg_i_59__1_0[28]),
        .I2(colsW2_read_reg_14068[29]),
        .I3(ram_reg_i_59__1_0[29]),
        .O(ram_reg_i_66__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_67
       (.I0(colsW2_read_reg_14068[26]),
        .I1(ram_reg_i_59__1_0[26]),
        .I2(colsW2_read_reg_14068[27]),
        .I3(ram_reg_i_59__1_0[27]),
        .O(ram_reg_i_67_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_68__0
       (.I0(colsW2_read_reg_14068[24]),
        .I1(ram_reg_i_59__1_0[24]),
        .I2(colsW2_read_reg_14068[25]),
        .I3(ram_reg_i_59__1_0[25]),
        .O(ram_reg_i_68__0_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_69__0
       (.CI(ram_reg_i_78__1_n_4),
        .CO({ram_reg_i_69__0_n_4,ram_reg_i_69__0_n_5,ram_reg_i_69__0_n_6,ram_reg_i_69__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_79__1_n_4,ram_reg_i_80__1_n_4,ram_reg_i_81__1_n_4,ram_reg_i_82__1_n_4}),
        .O(NLW_ram_reg_i_69__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_83__1_n_4,ram_reg_i_84__0_n_4,ram_reg_i_85_n_4,ram_reg_i_86_n_4}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_70__0
       (.I0(colsW2_read_reg_14068[22]),
        .I1(ram_reg_i_59__1_0[22]),
        .I2(ram_reg_i_59__1_0[23]),
        .I3(colsW2_read_reg_14068[23]),
        .O(ram_reg_i_70__0_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_71__0
       (.I0(colsW2_read_reg_14068[20]),
        .I1(ram_reg_i_59__1_0[20]),
        .I2(ram_reg_i_59__1_0[21]),
        .I3(colsW2_read_reg_14068[21]),
        .O(ram_reg_i_71__0_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_72__1
       (.I0(colsW2_read_reg_14068[18]),
        .I1(ram_reg_i_59__1_0[18]),
        .I2(ram_reg_i_59__1_0[19]),
        .I3(colsW2_read_reg_14068[19]),
        .O(ram_reg_i_72__1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_73__0
       (.I0(colsW2_read_reg_14068[16]),
        .I1(ram_reg_i_59__1_0[16]),
        .I2(ram_reg_i_59__1_0[17]),
        .I3(colsW2_read_reg_14068[17]),
        .O(ram_reg_i_73__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_74__0
       (.I0(colsW2_read_reg_14068[22]),
        .I1(ram_reg_i_59__1_0[22]),
        .I2(colsW2_read_reg_14068[23]),
        .I3(ram_reg_i_59__1_0[23]),
        .O(ram_reg_i_74__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_75__0
       (.I0(colsW2_read_reg_14068[20]),
        .I1(ram_reg_i_59__1_0[20]),
        .I2(colsW2_read_reg_14068[21]),
        .I3(ram_reg_i_59__1_0[21]),
        .O(ram_reg_i_75__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_76__0
       (.I0(colsW2_read_reg_14068[18]),
        .I1(ram_reg_i_59__1_0[18]),
        .I2(colsW2_read_reg_14068[19]),
        .I3(ram_reg_i_59__1_0[19]),
        .O(ram_reg_i_76__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_77__1
       (.I0(colsW2_read_reg_14068[16]),
        .I1(ram_reg_i_59__1_0[16]),
        .I2(colsW2_read_reg_14068[17]),
        .I3(ram_reg_i_59__1_0[17]),
        .O(ram_reg_i_77__1_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_i_78__1
       (.CI(1'b0),
        .CO({ram_reg_i_78__1_n_4,ram_reg_i_78__1_n_5,ram_reg_i_78__1_n_6,ram_reg_i_78__1_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_87_n_4,ram_reg_i_88_n_4,ram_reg_i_89_n_4,ram_reg_i_90_n_4}),
        .O(NLW_ram_reg_i_78__1_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_91_n_4,ram_reg_i_92_n_4,ram_reg_i_93_n_4,ram_reg_i_94_n_4}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_79__1
       (.I0(colsW2_read_reg_14068[14]),
        .I1(ram_reg_i_59__1_0[14]),
        .I2(ram_reg_i_59__1_0[15]),
        .I3(colsW2_read_reg_14068[15]),
        .O(ram_reg_i_79__1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_80__1
       (.I0(colsW2_read_reg_14068[12]),
        .I1(ram_reg_i_59__1_0[12]),
        .I2(ram_reg_i_59__1_0[13]),
        .I3(colsW2_read_reg_14068[13]),
        .O(ram_reg_i_80__1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_81__1
       (.I0(colsW2_read_reg_14068[10]),
        .I1(ram_reg_i_59__1_0[10]),
        .I2(ram_reg_i_59__1_0[11]),
        .I3(colsW2_read_reg_14068[11]),
        .O(ram_reg_i_81__1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_82__1
       (.I0(colsW2_read_reg_14068[8]),
        .I1(ram_reg_i_59__1_0[8]),
        .I2(ram_reg_i_59__1_0[9]),
        .I3(colsW2_read_reg_14068[9]),
        .O(ram_reg_i_82__1_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_83__1
       (.I0(colsW2_read_reg_14068[14]),
        .I1(ram_reg_i_59__1_0[14]),
        .I2(colsW2_read_reg_14068[15]),
        .I3(ram_reg_i_59__1_0[15]),
        .O(ram_reg_i_83__1_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_84__0
       (.I0(colsW2_read_reg_14068[12]),
        .I1(ram_reg_i_59__1_0[12]),
        .I2(colsW2_read_reg_14068[13]),
        .I3(ram_reg_i_59__1_0[13]),
        .O(ram_reg_i_84__0_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_85
       (.I0(colsW2_read_reg_14068[10]),
        .I1(ram_reg_i_59__1_0[10]),
        .I2(colsW2_read_reg_14068[11]),
        .I3(ram_reg_i_59__1_0[11]),
        .O(ram_reg_i_85_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_86
       (.I0(colsW2_read_reg_14068[8]),
        .I1(ram_reg_i_59__1_0[8]),
        .I2(colsW2_read_reg_14068[9]),
        .I3(ram_reg_i_59__1_0[9]),
        .O(ram_reg_i_86_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_87
       (.I0(colsW2_read_reg_14068[6]),
        .I1(ram_reg_i_59__1_0[6]),
        .I2(ram_reg_i_59__1_0[7]),
        .I3(colsW2_read_reg_14068[7]),
        .O(ram_reg_i_87_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_88
       (.I0(colsW2_read_reg_14068[4]),
        .I1(ram_reg_i_59__1_0[4]),
        .I2(ram_reg_i_59__1_0[5]),
        .I3(colsW2_read_reg_14068[5]),
        .O(ram_reg_i_88_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_89
       (.I0(colsW2_read_reg_14068[2]),
        .I1(ram_reg_i_59__1_0[2]),
        .I2(ram_reg_i_59__1_0[3]),
        .I3(colsW2_read_reg_14068[3]),
        .O(ram_reg_i_89_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_90
       (.I0(colsW2_read_reg_14068[0]),
        .I1(ram_reg_i_59__1_0[0]),
        .I2(ram_reg_i_59__1_0[1]),
        .I3(colsW2_read_reg_14068[1]),
        .O(ram_reg_i_90_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_91
       (.I0(colsW2_read_reg_14068[6]),
        .I1(ram_reg_i_59__1_0[6]),
        .I2(colsW2_read_reg_14068[7]),
        .I3(ram_reg_i_59__1_0[7]),
        .O(ram_reg_i_91_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_92
       (.I0(colsW2_read_reg_14068[4]),
        .I1(ram_reg_i_59__1_0[4]),
        .I2(colsW2_read_reg_14068[5]),
        .I3(ram_reg_i_59__1_0[5]),
        .O(ram_reg_i_92_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_93
       (.I0(colsW2_read_reg_14068[2]),
        .I1(ram_reg_i_59__1_0[2]),
        .I2(colsW2_read_reg_14068[3]),
        .I3(ram_reg_i_59__1_0[3]),
        .O(ram_reg_i_93_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_94
       (.I0(colsW2_read_reg_14068[0]),
        .I1(ram_reg_i_59__1_0[0]),
        .I2(colsW2_read_reg_14068[1]),
        .I3(ram_reg_i_59__1_0[1]),
        .O(ram_reg_i_94_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[12]_i_2 
       (.I0(layer3_activations_q1[11]),
        .I1(colsW2_read_reg_14068[12]),
        .O(\sub_ln159_reg_132[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[12]_i_3 
       (.I0(layer3_activations_q1[10]),
        .I1(colsW2_read_reg_14068[11]),
        .O(\sub_ln159_reg_132[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[12]_i_4 
       (.I0(layer3_activations_q1[9]),
        .I1(colsW2_read_reg_14068[10]),
        .O(\sub_ln159_reg_132[12]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[12]_i_5 
       (.I0(layer3_activations_q1[8]),
        .I1(colsW2_read_reg_14068[9]),
        .O(\sub_ln159_reg_132[12]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[16]_i_2 
       (.I0(layer3_activations_q1[15]),
        .I1(colsW2_read_reg_14068[16]),
        .O(\sub_ln159_reg_132[16]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[16]_i_3 
       (.I0(layer3_activations_q1[14]),
        .I1(colsW2_read_reg_14068[15]),
        .O(\sub_ln159_reg_132[16]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[16]_i_4 
       (.I0(layer3_activations_q1[13]),
        .I1(colsW2_read_reg_14068[14]),
        .O(\sub_ln159_reg_132[16]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[16]_i_5 
       (.I0(layer3_activations_q1[12]),
        .I1(colsW2_read_reg_14068[13]),
        .O(\sub_ln159_reg_132[16]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[20]_i_2 
       (.I0(layer3_activations_q1[19]),
        .I1(colsW2_read_reg_14068[20]),
        .O(\sub_ln159_reg_132[20]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[20]_i_3 
       (.I0(layer3_activations_q1[18]),
        .I1(colsW2_read_reg_14068[19]),
        .O(\sub_ln159_reg_132[20]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[20]_i_4 
       (.I0(layer3_activations_q1[17]),
        .I1(colsW2_read_reg_14068[18]),
        .O(\sub_ln159_reg_132[20]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[20]_i_5 
       (.I0(layer3_activations_q1[16]),
        .I1(colsW2_read_reg_14068[17]),
        .O(\sub_ln159_reg_132[20]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[24]_i_2 
       (.I0(layer3_activations_q1[23]),
        .I1(colsW2_read_reg_14068[24]),
        .O(\sub_ln159_reg_132[24]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[24]_i_3 
       (.I0(layer3_activations_q1[22]),
        .I1(colsW2_read_reg_14068[23]),
        .O(\sub_ln159_reg_132[24]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[24]_i_4 
       (.I0(layer3_activations_q1[21]),
        .I1(colsW2_read_reg_14068[22]),
        .O(\sub_ln159_reg_132[24]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[24]_i_5 
       (.I0(layer3_activations_q1[20]),
        .I1(colsW2_read_reg_14068[21]),
        .O(\sub_ln159_reg_132[24]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[28]_i_2 
       (.I0(layer3_activations_q1[27]),
        .I1(colsW2_read_reg_14068[28]),
        .O(\sub_ln159_reg_132[28]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[28]_i_3 
       (.I0(layer3_activations_q1[26]),
        .I1(colsW2_read_reg_14068[27]),
        .O(\sub_ln159_reg_132[28]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[28]_i_4 
       (.I0(layer3_activations_q1[25]),
        .I1(colsW2_read_reg_14068[26]),
        .O(\sub_ln159_reg_132[28]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[28]_i_5 
       (.I0(layer3_activations_q1[24]),
        .I1(colsW2_read_reg_14068[25]),
        .O(\sub_ln159_reg_132[28]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[31]_i_2 
       (.I0(layer3_activations_q1[30]),
        .I1(colsW2_read_reg_14068[31]),
        .O(\sub_ln159_reg_132[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[31]_i_3 
       (.I0(layer3_activations_q1[29]),
        .I1(colsW2_read_reg_14068[30]),
        .O(\sub_ln159_reg_132[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[31]_i_4 
       (.I0(layer3_activations_q1[28]),
        .I1(colsW2_read_reg_14068[29]),
        .O(\sub_ln159_reg_132[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[4]_i_3 
       (.I0(layer3_activations_q1[3]),
        .I1(colsW2_read_reg_14068[4]),
        .O(\sub_ln159_reg_132[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[4]_i_4 
       (.I0(layer3_activations_q1[2]),
        .I1(colsW2_read_reg_14068[3]),
        .O(\sub_ln159_reg_132[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[4]_i_5 
       (.I0(layer3_activations_q1[1]),
        .I1(colsW2_read_reg_14068[2]),
        .O(\sub_ln159_reg_132[4]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[4]_i_6 
       (.I0(layer3_activations_q1[0]),
        .I1(colsW2_read_reg_14068[1]),
        .O(\sub_ln159_reg_132[4]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[8]_i_2 
       (.I0(layer3_activations_q1[7]),
        .I1(colsW2_read_reg_14068[8]),
        .O(\sub_ln159_reg_132[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[8]_i_3 
       (.I0(layer3_activations_q1[6]),
        .I1(colsW2_read_reg_14068[7]),
        .O(\sub_ln159_reg_132[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[8]_i_4 
       (.I0(layer3_activations_q1[5]),
        .I1(colsW2_read_reg_14068[6]),
        .O(\sub_ln159_reg_132[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln159_reg_132[8]_i_5 
       (.I0(layer3_activations_q1[4]),
        .I1(colsW2_read_reg_14068[5]),
        .O(\sub_ln159_reg_132[8]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln159_reg_132_reg[12]_i_1 
       (.CI(\sub_ln159_reg_132_reg[8]_i_1_n_4 ),
        .CO({\sub_ln159_reg_132_reg[12]_i_1_n_4 ,\sub_ln159_reg_132_reg[12]_i_1_n_5 ,\sub_ln159_reg_132_reg[12]_i_1_n_6 ,\sub_ln159_reg_132_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer3_activations_q1[11:8]),
        .O(ram_reg_0[11:8]),
        .S({\sub_ln159_reg_132[12]_i_2_n_4 ,\sub_ln159_reg_132[12]_i_3_n_4 ,\sub_ln159_reg_132[12]_i_4_n_4 ,\sub_ln159_reg_132[12]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln159_reg_132_reg[16]_i_1 
       (.CI(\sub_ln159_reg_132_reg[12]_i_1_n_4 ),
        .CO({\sub_ln159_reg_132_reg[16]_i_1_n_4 ,\sub_ln159_reg_132_reg[16]_i_1_n_5 ,\sub_ln159_reg_132_reg[16]_i_1_n_6 ,\sub_ln159_reg_132_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer3_activations_q1[15:12]),
        .O(ram_reg_0[15:12]),
        .S({\sub_ln159_reg_132[16]_i_2_n_4 ,\sub_ln159_reg_132[16]_i_3_n_4 ,\sub_ln159_reg_132[16]_i_4_n_4 ,\sub_ln159_reg_132[16]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln159_reg_132_reg[20]_i_1 
       (.CI(\sub_ln159_reg_132_reg[16]_i_1_n_4 ),
        .CO({\sub_ln159_reg_132_reg[20]_i_1_n_4 ,\sub_ln159_reg_132_reg[20]_i_1_n_5 ,\sub_ln159_reg_132_reg[20]_i_1_n_6 ,\sub_ln159_reg_132_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer3_activations_q1[19:16]),
        .O(ram_reg_0[19:16]),
        .S({\sub_ln159_reg_132[20]_i_2_n_4 ,\sub_ln159_reg_132[20]_i_3_n_4 ,\sub_ln159_reg_132[20]_i_4_n_4 ,\sub_ln159_reg_132[20]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln159_reg_132_reg[24]_i_1 
       (.CI(\sub_ln159_reg_132_reg[20]_i_1_n_4 ),
        .CO({\sub_ln159_reg_132_reg[24]_i_1_n_4 ,\sub_ln159_reg_132_reg[24]_i_1_n_5 ,\sub_ln159_reg_132_reg[24]_i_1_n_6 ,\sub_ln159_reg_132_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer3_activations_q1[23:20]),
        .O(ram_reg_0[23:20]),
        .S({\sub_ln159_reg_132[24]_i_2_n_4 ,\sub_ln159_reg_132[24]_i_3_n_4 ,\sub_ln159_reg_132[24]_i_4_n_4 ,\sub_ln159_reg_132[24]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln159_reg_132_reg[28]_i_1 
       (.CI(\sub_ln159_reg_132_reg[24]_i_1_n_4 ),
        .CO({\sub_ln159_reg_132_reg[28]_i_1_n_4 ,\sub_ln159_reg_132_reg[28]_i_1_n_5 ,\sub_ln159_reg_132_reg[28]_i_1_n_6 ,\sub_ln159_reg_132_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer3_activations_q1[27:24]),
        .O(ram_reg_0[27:24]),
        .S({\sub_ln159_reg_132[28]_i_2_n_4 ,\sub_ln159_reg_132[28]_i_3_n_4 ,\sub_ln159_reg_132[28]_i_4_n_4 ,\sub_ln159_reg_132[28]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln159_reg_132_reg[31]_i_1 
       (.CI(\sub_ln159_reg_132_reg[28]_i_1_n_4 ),
        .CO({\NLW_sub_ln159_reg_132_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_ln159_reg_132_reg[31]_i_1_n_6 ,\sub_ln159_reg_132_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,layer3_activations_q1[29:28]}),
        .O({\NLW_sub_ln159_reg_132_reg[31]_i_1_O_UNCONNECTED [3],ram_reg_0[30:28]}),
        .S({1'b0,\sub_ln159_reg_132[31]_i_2_n_4 ,\sub_ln159_reg_132[31]_i_3_n_4 ,\sub_ln159_reg_132[31]_i_4_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln159_reg_132_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln159_reg_132_reg[4]_i_1_n_4 ,\sub_ln159_reg_132_reg[4]_i_1_n_5 ,\sub_ln159_reg_132_reg[4]_i_1_n_6 ,\sub_ln159_reg_132_reg[4]_i_1_n_7 }),
        .CYINIT(\sub_ln159_reg_132_reg[4] ),
        .DI(layer3_activations_q1[3:0]),
        .O(ram_reg_0[3:0]),
        .S({\sub_ln159_reg_132[4]_i_3_n_4 ,\sub_ln159_reg_132[4]_i_4_n_4 ,\sub_ln159_reg_132[4]_i_5_n_4 ,\sub_ln159_reg_132[4]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln159_reg_132_reg[8]_i_1 
       (.CI(\sub_ln159_reg_132_reg[4]_i_1_n_4 ),
        .CO({\sub_ln159_reg_132_reg[8]_i_1_n_4 ,\sub_ln159_reg_132_reg[8]_i_1_n_5 ,\sub_ln159_reg_132_reg[8]_i_1_n_6 ,\sub_ln159_reg_132_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(layer3_activations_q1[7:4]),
        .O(ram_reg_0[7:4]),
        .S({\sub_ln159_reg_132[8]_i_2_n_4 ,\sub_ln159_reg_132[8]_i_3_n_4 ,\sub_ln159_reg_132[8]_i_4_n_4 ,\sub_ln159_reg_132[8]_i_5_n_4 }));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module bd_0_hls_inst_0_feedforward_regslice_both
   (E,
    vld_out,
    \data_p1_reg[30]_0 ,
    data_out,
    \data_p1_reg[22]_0 ,
    \data_p1_reg[14]_0 ,
    S,
    DI,
    ack_in_t_reg_0,
    ap_enable_reg_pp0_iter1,
    Q,
    input_stream_TVALID,
    ap_rst_n_inv,
    ap_clk,
    input_stream_TDATA);
  output [0:0]E;
  output vld_out;
  output [3:0]\data_p1_reg[30]_0 ;
  output [0:0]data_out;
  output [3:0]\data_p1_reg[22]_0 ;
  output [3:0]\data_p1_reg[14]_0 ;
  output [3:0]S;
  output [0:0]DI;
  output ack_in_t_reg_0;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input input_stream_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]input_stream_TDATA;

  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1__1_n_4 ;
  wire \FSM_sequential_state[1]_i_1__1_n_4 ;
  wire [0:0]Q;
  wire [3:0]S;
  wire ack_in_t_i_1_n_4;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire [0:0]data_out;
  wire [3:0]\data_p1_reg[14]_0 ;
  wire [3:0]\data_p1_reg[22]_0 ;
  wire [3:0]\data_p1_reg[30]_0 ;
  wire [31:0]data_p2;
  wire [31:0]input_stream_TDATA;
  wire [30:0]input_stream_TDATA_int_regslice;
  wire input_stream_TREADY_int_regslice;
  wire input_stream_TVALID;
  wire load_p1;
  wire load_p2;
  wire [31:0]p_0_in;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_4 ;
  wire \state[1]_i_1__1_n_4 ;
  wire [1:0]state__0;
  wire vld_out;

  LUT6 #(
    .INIT(64'h8080FF80FFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(vld_out),
        .I3(state__0[0]),
        .I4(input_stream_TVALID),
        .I5(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(input_stream_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(input_stream_TVALID),
        .O(\FSM_sequential_state[1]_i_1__1_n_4 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__1_n_4 ),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__1_n_4 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_11 
       (.I0(input_stream_TDATA_int_regslice[22]),
        .I1(input_stream_TDATA_int_regslice[23]),
        .O(\data_p1_reg[22]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_12 
       (.I0(input_stream_TDATA_int_regslice[20]),
        .I1(input_stream_TDATA_int_regslice[21]),
        .O(\data_p1_reg[22]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_13 
       (.I0(input_stream_TDATA_int_regslice[18]),
        .I1(input_stream_TDATA_int_regslice[19]),
        .O(\data_p1_reg[22]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_14 
       (.I0(input_stream_TDATA_int_regslice[16]),
        .I1(input_stream_TDATA_int_regslice[17]),
        .O(\data_p1_reg[22]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_16 
       (.I0(input_stream_TDATA_int_regslice[14]),
        .I1(input_stream_TDATA_int_regslice[15]),
        .O(\data_p1_reg[14]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_17 
       (.I0(input_stream_TDATA_int_regslice[12]),
        .I1(input_stream_TDATA_int_regslice[13]),
        .O(\data_p1_reg[14]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_18 
       (.I0(input_stream_TDATA_int_regslice[10]),
        .I1(input_stream_TDATA_int_regslice[11]),
        .O(\data_p1_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_19 
       (.I0(input_stream_TDATA_int_regslice[8]),
        .I1(input_stream_TDATA_int_regslice[9]),
        .O(\data_p1_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_20 
       (.I0(input_stream_TDATA_int_regslice[0]),
        .I1(input_stream_TDATA_int_regslice[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_21 
       (.I0(input_stream_TDATA_int_regslice[6]),
        .I1(input_stream_TDATA_int_regslice[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_22 
       (.I0(input_stream_TDATA_int_regslice[4]),
        .I1(input_stream_TDATA_int_regslice[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_23 
       (.I0(input_stream_TDATA_int_regslice[2]),
        .I1(input_stream_TDATA_int_regslice[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \X0_input_255_fu_2092[0]_i_24 
       (.I0(input_stream_TDATA_int_regslice[0]),
        .I1(input_stream_TDATA_int_regslice[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_6 
       (.I0(input_stream_TDATA_int_regslice[30]),
        .I1(data_out),
        .O(\data_p1_reg[30]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_7 
       (.I0(input_stream_TDATA_int_regslice[28]),
        .I1(input_stream_TDATA_int_regslice[29]),
        .O(\data_p1_reg[30]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_8 
       (.I0(input_stream_TDATA_int_regslice[26]),
        .I1(input_stream_TDATA_int_regslice[27]),
        .O(\data_p1_reg[30]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    \X0_input_255_fu_2092[0]_i_9 
       (.I0(input_stream_TDATA_int_regslice[24]),
        .I1(input_stream_TDATA_int_regslice[25]),
        .O(\data_p1_reg[30]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1
       (.I0(input_stream_TREADY_int_regslice),
        .I1(input_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ack_in_t_i_2
       (.I0(vld_out),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .O(input_stream_TREADY_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_4),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(input_stream_TDATA[0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(input_stream_TDATA[10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(input_stream_TDATA[11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(input_stream_TDATA[12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(input_stream_TDATA[13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(input_stream_TDATA[14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(input_stream_TDATA[15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(input_stream_TDATA[16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(input_stream_TDATA[17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(input_stream_TDATA[18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(input_stream_TDATA[19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(input_stream_TDATA[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(input_stream_TDATA[20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(input_stream_TDATA[21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(input_stream_TDATA[22]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(input_stream_TDATA[23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(input_stream_TDATA[24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(input_stream_TDATA[25]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(input_stream_TDATA[26]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(input_stream_TDATA[27]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(input_stream_TDATA[28]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(input_stream_TDATA[29]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(input_stream_TDATA[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(input_stream_TDATA[30]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[30]));
  LUT6 #(
    .INIT(64'hE240404040404040)) 
    \data_p1[31]_i_1__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(input_stream_TVALID),
        .I3(vld_out),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[31]_i_2 
       (.I0(data_p2[31]),
        .I1(input_stream_TDATA[31]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(input_stream_TDATA[3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(input_stream_TDATA[4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(input_stream_TDATA[5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(input_stream_TDATA[6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(input_stream_TDATA[7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(input_stream_TDATA[8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(input_stream_TDATA[9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(input_stream_TDATA_int_regslice[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(input_stream_TDATA_int_regslice[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(input_stream_TDATA_int_regslice[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(input_stream_TDATA_int_regslice[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(input_stream_TDATA_int_regslice[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(input_stream_TDATA_int_regslice[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(input_stream_TDATA_int_regslice[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(input_stream_TDATA_int_regslice[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(input_stream_TDATA_int_regslice[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(input_stream_TDATA_int_regslice[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(input_stream_TDATA_int_regslice[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(input_stream_TDATA_int_regslice[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(input_stream_TDATA_int_regslice[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(input_stream_TDATA_int_regslice[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(input_stream_TDATA_int_regslice[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(input_stream_TDATA_int_regslice[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(input_stream_TDATA_int_regslice[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(input_stream_TDATA_int_regslice[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(input_stream_TDATA_int_regslice[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(input_stream_TDATA_int_regslice[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(input_stream_TDATA_int_regslice[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(input_stream_TDATA_int_regslice[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(input_stream_TDATA_int_regslice[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(input_stream_TDATA_int_regslice[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(data_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(input_stream_TDATA_int_regslice[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(input_stream_TDATA_int_regslice[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(input_stream_TDATA_int_regslice[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(input_stream_TDATA_int_regslice[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(input_stream_TDATA_int_regslice[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(input_stream_TDATA_int_regslice[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(input_stream_TDATA_int_regslice[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(input_stream_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF0F0F070F070F0)) 
    \state[0]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q),
        .I2(vld_out),
        .I3(state),
        .I4(ack_in_t_reg_0),
        .I5(input_stream_TVALID),
        .O(\state[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h88F8FFFF)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(state),
        .I3(input_stream_TVALID),
        .I4(vld_out),
        .O(\state[1]_i_1__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_4 ),
        .Q(vld_out),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \trunc_ln103_reg_7803[7]_i_1 
       (.I0(vld_out),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module bd_0_hls_inst_0_feedforward_regslice_both_4
   (output_stream_TREADY_int_regslice,
    output_stream_TVALID,
    load_p2,
    load_p2_0,
    layer3_activations_ce0,
    ack_in_t_reg_0,
    output_stream_TDATA_reg1,
    D,
    ap_done,
    output_stream_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    Q,
    output_stream_TREADY,
    \data_p2_reg[3]_0 ,
    \data_p2_reg[3]_1 ,
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0,
    layer3_activations_address01,
    ap_NS_fsm1,
    ap_start,
    E,
    \data_p2_reg[31]_0 ,
    output_stream_TDATA_reg);
  output output_stream_TREADY_int_regslice;
  output output_stream_TVALID;
  output load_p2;
  output load_p2_0;
  output layer3_activations_ce0;
  output ack_in_t_reg_0;
  output output_stream_TDATA_reg1;
  output [1:0]D;
  output ap_done;
  output [31:0]output_stream_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input [3:0]Q;
  input output_stream_TREADY;
  input \data_p2_reg[3]_0 ;
  input \data_p2_reg[3]_1 ;
  input grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0;
  input layer3_activations_address01;
  input ap_NS_fsm1;
  input ap_start;
  input [0:0]E;
  input [31:0]\data_p2_reg[31]_0 ;
  input [31:0]output_stream_TDATA_reg;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1__5_n_4 ;
  wire \FSM_sequential_state[1]_i_1__2_n_4 ;
  wire [3:0]Q;
  wire ack_in_t_i_1__0_n_4;
  wire ack_in_t_reg_0;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [31:0]data_p2;
  wire [31:0]\data_p2_reg[31]_0 ;
  wire \data_p2_reg[3]_0 ;
  wire \data_p2_reg[3]_1 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg;
  wire layer3_activations_address01;
  wire layer3_activations_ce0;
  wire load_p1;
  wire load_p2;
  wire load_p2_0;
  wire [31:0]output_stream_TDATA;
  wire [31:0]output_stream_TDATA_reg;
  wire output_stream_TDATA_reg1;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire output_stream_TVALID;
  wire [31:0]p_0_in;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_4 ;
  wire \state[1]_i_1__2_n_4 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(Q[2]),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[2]),
        .O(\FSM_sequential_state[1]_i_1__2_n_4 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__5_n_4 ),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__2_n_4 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB0F0FFFFFAFAF0F0)) 
    ack_in_t_i_1__0
       (.I0(output_stream_TREADY),
        .I1(Q[2]),
        .I2(output_stream_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(ack_in_t_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_4),
        .Q(output_stream_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF2F222F222F222F2)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[3]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(output_stream_TREADY),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8888F888F888F888)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(output_stream_TREADY),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[0]_i_1__1 
       (.I0(data_p2[0]),
        .I1(\data_p2_reg[31]_0 [0]),
        .I2(output_stream_TDATA_reg[0]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[10]_i_1__2 
       (.I0(data_p2[10]),
        .I1(\data_p2_reg[31]_0 [10]),
        .I2(output_stream_TDATA_reg[10]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[11]_i_1__2 
       (.I0(data_p2[11]),
        .I1(\data_p2_reg[31]_0 [11]),
        .I2(output_stream_TDATA_reg[11]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[12]_i_1__2 
       (.I0(data_p2[12]),
        .I1(\data_p2_reg[31]_0 [12]),
        .I2(output_stream_TDATA_reg[12]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[13]_i_1__2 
       (.I0(data_p2[13]),
        .I1(\data_p2_reg[31]_0 [13]),
        .I2(output_stream_TDATA_reg[13]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[14]_i_1__2 
       (.I0(data_p2[14]),
        .I1(\data_p2_reg[31]_0 [14]),
        .I2(output_stream_TDATA_reg[14]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[15]_i_1__2 
       (.I0(data_p2[15]),
        .I1(\data_p2_reg[31]_0 [15]),
        .I2(output_stream_TDATA_reg[15]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[16]_i_1__2 
       (.I0(data_p2[16]),
        .I1(\data_p2_reg[31]_0 [16]),
        .I2(output_stream_TDATA_reg[16]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[17]_i_1__2 
       (.I0(data_p2[17]),
        .I1(\data_p2_reg[31]_0 [17]),
        .I2(output_stream_TDATA_reg[17]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[18]_i_1__2 
       (.I0(data_p2[18]),
        .I1(\data_p2_reg[31]_0 [18]),
        .I2(output_stream_TDATA_reg[18]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[19]_i_1__2 
       (.I0(data_p2[19]),
        .I1(\data_p2_reg[31]_0 [19]),
        .I2(output_stream_TDATA_reg[19]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[1]_i_1__1 
       (.I0(data_p2[1]),
        .I1(\data_p2_reg[31]_0 [1]),
        .I2(output_stream_TDATA_reg[1]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[20]_i_1__2 
       (.I0(data_p2[20]),
        .I1(\data_p2_reg[31]_0 [20]),
        .I2(output_stream_TDATA_reg[20]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[20]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[21]_i_1__2 
       (.I0(data_p2[21]),
        .I1(\data_p2_reg[31]_0 [21]),
        .I2(output_stream_TDATA_reg[21]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[22]_i_1__2 
       (.I0(data_p2[22]),
        .I1(\data_p2_reg[31]_0 [22]),
        .I2(output_stream_TDATA_reg[22]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[22]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[23]_i_1__2 
       (.I0(data_p2[23]),
        .I1(\data_p2_reg[31]_0 [23]),
        .I2(output_stream_TDATA_reg[23]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[24]_i_1__2 
       (.I0(data_p2[24]),
        .I1(\data_p2_reg[31]_0 [24]),
        .I2(output_stream_TDATA_reg[24]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[24]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[25]_i_1__2 
       (.I0(data_p2[25]),
        .I1(\data_p2_reg[31]_0 [25]),
        .I2(output_stream_TDATA_reg[25]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[25]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[26]_i_1__2 
       (.I0(data_p2[26]),
        .I1(\data_p2_reg[31]_0 [26]),
        .I2(output_stream_TDATA_reg[26]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[26]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[27]_i_1__2 
       (.I0(data_p2[27]),
        .I1(\data_p2_reg[31]_0 [27]),
        .I2(output_stream_TDATA_reg[27]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[27]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[28]_i_1__2 
       (.I0(data_p2[28]),
        .I1(\data_p2_reg[31]_0 [28]),
        .I2(output_stream_TDATA_reg[28]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[28]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[29]_i_1__2 
       (.I0(data_p2[29]),
        .I1(\data_p2_reg[31]_0 [29]),
        .I2(output_stream_TDATA_reg[29]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[29]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[2]_i_1__2 
       (.I0(data_p2[2]),
        .I1(\data_p2_reg[31]_0 [2]),
        .I2(output_stream_TDATA_reg[2]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[30]_i_1__2 
       (.I0(data_p2[30]),
        .I1(\data_p2_reg[31]_0 [30]),
        .I2(output_stream_TDATA_reg[30]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[30]));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[31]_i_1__2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q[2]),
        .I5(output_stream_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[31]_i_2__0 
       (.I0(data_p2[31]),
        .I1(\data_p2_reg[31]_0 [31]),
        .I2(output_stream_TDATA_reg[31]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[3]_i_1__2 
       (.I0(data_p2[3]),
        .I1(\data_p2_reg[31]_0 [3]),
        .I2(output_stream_TDATA_reg[3]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[4]_i_1__2 
       (.I0(data_p2[4]),
        .I1(\data_p2_reg[31]_0 [4]),
        .I2(output_stream_TDATA_reg[4]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[5]_i_1__2 
       (.I0(data_p2[5]),
        .I1(\data_p2_reg[31]_0 [5]),
        .I2(output_stream_TDATA_reg[5]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[6]_i_1__2 
       (.I0(data_p2[6]),
        .I1(\data_p2_reg[31]_0 [6]),
        .I2(output_stream_TDATA_reg[6]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[7]_i_1__2 
       (.I0(data_p2[7]),
        .I1(\data_p2_reg[31]_0 [7]),
        .I2(output_stream_TDATA_reg[7]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[8]_i_1__2 
       (.I0(data_p2[8]),
        .I1(\data_p2_reg[31]_0 [8]),
        .I2(output_stream_TDATA_reg[8]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[9]_i_1__2 
       (.I0(data_p2[9]),
        .I1(\data_p2_reg[31]_0 [9]),
        .I2(output_stream_TDATA_reg[9]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(output_stream_TDATA[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(output_stream_TDATA[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(output_stream_TDATA[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(output_stream_TDATA[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(output_stream_TDATA[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(output_stream_TDATA[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(output_stream_TDATA[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(output_stream_TDATA[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(output_stream_TDATA[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(output_stream_TDATA[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(output_stream_TDATA[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(output_stream_TDATA[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(output_stream_TDATA[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(output_stream_TDATA[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(output_stream_TDATA[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(output_stream_TDATA[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(output_stream_TDATA[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(output_stream_TDATA[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(output_stream_TDATA[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(output_stream_TDATA[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(output_stream_TDATA[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(output_stream_TDATA[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(output_stream_TDATA[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(output_stream_TDATA[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(output_stream_TDATA[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(output_stream_TDATA[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(output_stream_TDATA[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(output_stream_TDATA[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(output_stream_TDATA[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(output_stream_TDATA[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(output_stream_TDATA[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(output_stream_TDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_2 
       (.I0(Q[2]),
        .I1(output_stream_TREADY_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\data_p2_reg[3]_0 ),
        .O(load_p2));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_2__0 
       (.I0(Q[2]),
        .I1(output_stream_TREADY_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\data_p2_reg[3]_1 ),
        .O(load_p2_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(output_stream_TREADY),
        .O(ap_done));
  LUT3 #(
    .INIT(8'h80)) 
    \output_stream_TDATA_reg[31]_i_1 
       (.I0(Q[2]),
        .I1(output_stream_TREADY_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .O(output_stream_TDATA_reg1));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_i_1
       (.I0(ack_in_t_reg_0),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0),
        .I4(layer3_activations_address01),
        .I5(Q[1]),
        .O(layer3_activations_ce0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ram_reg_i_50__0
       (.I0(output_stream_TREADY_int_regslice),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ack_in_t_reg_0));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1__2 
       (.I0(output_stream_TREADY),
        .I1(output_stream_TVALID),
        .I2(state),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[2]),
        .O(\state[0]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \state[1]_i_1__2 
       (.I0(output_stream_TREADY),
        .I1(state),
        .I2(Q[2]),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(output_stream_TVALID),
        .O(\state[1]_i_1__2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_4 ),
        .Q(output_stream_TVALID),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module bd_0_hls_inst_0_feedforward_regslice_both__parameterized0
   (output_stream_TKEEP,
    ack_in_t_reg_0,
    ap_clk,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY_int_regslice,
    Q,
    output_stream_TREADY,
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
    load_p2);
  output [0:0]output_stream_TKEEP;
  output ack_in_t_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY_int_regslice;
  input [0:0]Q;
  input output_stream_TREADY;
  input grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID;
  input load_p2;

  wire [0:0]Q;
  wire ack_in_t_i_1__1_n_4;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire \data_p1[3]_i_2_n_4 ;
  wire [3:3]data_p2;
  wire \data_p2[3]_i_1_n_4 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [0:0]output_stream_TKEEP;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(Q),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__1
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_4),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[3]_i_1__3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(output_stream_TREADY),
        .O(load_p1));
  LUT3 #(
    .INIT(8'hEF)) 
    \data_p1[3]_i_2 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .O(\data_p1[3]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2_n_4 ),
        .Q(output_stream_TKEEP),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q),
        .O(\data_p2[3]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(1'b1),
        .Q(data_p2),
        .S(\data_p2[3]_i_1_n_4 ));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module bd_0_hls_inst_0_feedforward_regslice_both__parameterized0_5
   (output_stream_TSTRB,
    ack_in_t_reg_0,
    ap_clk,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY_int_regslice,
    Q,
    output_stream_TREADY,
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
    load_p2);
  output [0:0]output_stream_TSTRB;
  output ack_in_t_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY_int_regslice;
  input [0:0]Q;
  input output_stream_TREADY;
  input grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID;
  input load_p2;

  wire [0:0]Q;
  wire ack_in_t_i_1__2_n_4;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire \data_p1[3]_i_2__0_n_4 ;
  wire [3:3]data_p2;
  wire \data_p2[3]_i_1__0_n_4 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [0:0]output_stream_TSTRB;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(Q),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__2
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__2_n_4),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[3]_i_1__4 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(output_stream_TREADY),
        .O(load_p1));
  LUT3 #(
    .INIT(8'hEF)) 
    \data_p1[3]_i_2__0 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .O(\data_p1[3]_i_2__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__0_n_4 ),
        .Q(output_stream_TSTRB),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_1__0 
       (.I0(ack_in_t_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q),
        .O(\data_p2[3]_i_1__0_n_4 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(1'b1),
        .Q(data_p2),
        .S(\data_p2[3]_i_1__0_n_4 ));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module bd_0_hls_inst_0_feedforward_regslice_both__parameterized1
   (ack_in_t_reg_0,
    data_p2,
    output_stream_TLAST,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    output_stream_TREADY,
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
    Q,
    output_stream_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST,
    output_stream_TDATA_reg1,
    output_stream_TLAST_reg);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]output_stream_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input output_stream_TREADY;
  input grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID;
  input [0:0]Q;
  input output_stream_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST;
  input output_stream_TDATA_reg1;
  input output_stream_TLAST_reg;

  wire [0:0]Q;
  wire ack_in_t_i_1__3_n_4;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__2_n_4 ;
  wire \data_p1[0]_i_2_n_4 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST;
  wire grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID;
  wire [1:0]next__0;
  wire output_stream_TDATA_reg1;
  wire [0:0]output_stream_TLAST;
  wire output_stream_TLAST_reg;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(Q),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__3
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__3_n_4),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p1[0]_i_2_n_4 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID),
        .I4(output_stream_TREADY),
        .I5(output_stream_TLAST),
        .O(\data_p1[0]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_2 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST),
        .I4(output_stream_TDATA_reg1),
        .I5(output_stream_TLAST_reg),
        .O(\data_p1[0]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__2_n_4 ),
        .Q(output_stream_TLAST),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
