0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/RISC_V_Prediction_btb.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Simulation/testBench.v,1748157117,verilog,,,,testBench,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/ALU.v,1748664718,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/BTB.v,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/Parameters.v,ALU,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/BRAMModule/DataRam.v,1748154216,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/EXSegReg.v,,DataRam,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/BRAMModule/InstructionRam.v,1748154211,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/MEMSegReg.v,,InstructionRam,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/BTB.v,1748667126,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/BranchDecisionMaking.v,,BTB,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/BranchDecisionMaking.v,1748154149,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/ControlUnit.v,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/Parameters.v,BranchDecisionMaking,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/ControlUnit.v,1748154160,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/DataExt.v,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/Parameters.v,ControlUnit,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/DataExt.v,1748154164,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/BRAMModule/DataRam.v,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/Parameters.v,DataExt,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/EXSegReg.v,1748154181,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/HarzardUnit.v,,EXSegReg,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/HarzardUnit.v,1748154185,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/IDSegReg.v,,HarzardUnit,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/IDSegReg.v,1748154189,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/IFSegReg.v,,IDSegReg,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/IFSegReg.v,1748154192,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/ImmOperandUnit.v,,IFSegReg,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/ImmOperandUnit.v,1747545803,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/BRAMModule/InstructionRam.v,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/Parameters.v,ImmOperandUnit,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/MEMSegReg.v,1747545803,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/NPC_Generator.v,,MEMSegReg,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/NPC_Generator.v,1747545803,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/RV32Core.v,,NPC_Generator,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/Parameters.v,1748665237,verilog,,,,,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/RV32Core.v,1748153999,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/RegisterFile.v,,RV32Core,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/RegisterFile.v,1747545803,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/WBSegReg.v,,RegisterFile,,,,,,,,
C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Src/WBSegReg.v,1747545803,verilog,,C:/Users/spf/Documents/GitHub/RISC-V-32I/code_report/RISC_V_Prediction_btb/Simulation/testBench.v,,WBSegReg,,,,,,,,
