---Implementation of Mux_8x2 using 4X1

library ieee;
use ieee.std_logic_1164.all;
use work.EE638.all;


entity MUX_8x2 is

     port(A : in std_logic_vector(1 downto 0);
	  port(B : in std_logic_vector(1 downto 0);
	  Port(C : in std_logic_vector(1 downto 0);
	  port(D : in std_logic_vector(1 downto 0);
	  port(S : in std_logic_vector(1 downto 0);
	  port(O : out std_logic_vector(1 downto 0);
	  
end MUX_8x2;


architecture STRUCTURE of MUX_8x2 is

     MX1 : MUX_4x1 port map(A(0),B(0),C(0),D(0),S(0),S(1),O(0));
	  MX2 : MUX_4x1 port map(A(1),B(1),C(1),D(1),S(0),S(1),O(1));
	  
end STRUCTURE;