
dc_load_f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bce0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c38  0800bdf0  0800bdf0  0000cdf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca28  0800ca28  0000e1ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca28  0800ca28  0000da28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca30  0800ca30  0000e1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca30  0800ca30  0000da30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ca34  0800ca34  0000da34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800ca38  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000074c  200001ec  0800cc24  0000e1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000938  0800cc24  0000e938  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000151a7  00000000  00000000  0000e215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003806  00000000  00000000  000233bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e8  00000000  00000000  00026bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f70  00000000  00000000  00027fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b3f6  00000000  00000000  00028f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a5bc  00000000  00000000  00044316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009640c  00000000  00000000  0005e8d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f4cde  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066e4  00000000  00000000  000f4d24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000fb408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001ec 	.word	0x200001ec
 800012c:	00000000 	.word	0x00000000
 8000130:	0800bdd8 	.word	0x0800bdd8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f0 	.word	0x200001f0
 800014c:	0800bdd8 	.word	0x0800bdd8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000be4:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000be6:	4a19      	ldr	r2, [pc, #100]	@ (8000c4c <MX_ADC1_Init+0x78>)
 8000be8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bea:	4b17      	ldr	r3, [pc, #92]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000bf0:	4b15      	ldr	r3, [pc, #84]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bf6:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bfc:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bfe:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000c02:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c04:	4b10      	ldr	r3, [pc, #64]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c10:	480d      	ldr	r0, [pc, #52]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c12:	f000 feb3 	bl	800197c <HAL_ADC_Init>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000c1c:	f000 fb9a 	bl	8001354 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000c20:	2309      	movs	r3, #9
 8000c22:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c24:	2301      	movs	r3, #1
 8000c26:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000c28:	2305      	movs	r3, #5
 8000c2a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c32:	f001 f93b 	bl	8001eac <HAL_ADC_ConfigChannel>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000c3c:	f000 fb8a 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c40:	bf00      	nop
 8000c42:	3710      	adds	r7, #16
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	20000208 	.word	0x20000208
 8000c4c:	40012400 	.word	0x40012400

08000c50 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b088      	sub	sp, #32
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0310 	add.w	r3, r7, #16
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a14      	ldr	r2, [pc, #80]	@ (8000cbc <HAL_ADC_MspInit+0x6c>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d121      	bne.n	8000cb4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c70:	4b13      	ldr	r3, [pc, #76]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	4a12      	ldr	r2, [pc, #72]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c7a:	6193      	str	r3, [r2, #24]
 8000c7c:	4b10      	ldr	r3, [pc, #64]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c88:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c8e:	f043 0308 	orr.w	r3, r3, #8
 8000c92:	6193      	str	r3, [r2, #24]
 8000c94:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	f003 0308 	and.w	r3, r3, #8
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = BATT_SENSE_Pin;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATT_SENSE_GPIO_Port, &GPIO_InitStruct);
 8000ca8:	f107 0310 	add.w	r3, r7, #16
 8000cac:	4619      	mov	r1, r3
 8000cae:	4805      	ldr	r0, [pc, #20]	@ (8000cc4 <HAL_ADC_MspInit+0x74>)
 8000cb0:	f001 fe32 	bl	8002918 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cb4:	bf00      	nop
 8000cb6:	3720      	adds	r7, #32
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	40012400 	.word	0x40012400
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	40010c00 	.word	0x40010c00

08000cc8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cce:	4b0c      	ldr	r3, [pc, #48]	@ (8000d00 <MX_DMA_Init+0x38>)
 8000cd0:	695b      	ldr	r3, [r3, #20]
 8000cd2:	4a0b      	ldr	r2, [pc, #44]	@ (8000d00 <MX_DMA_Init+0x38>)
 8000cd4:	f043 0301 	orr.w	r3, r3, #1
 8000cd8:	6153      	str	r3, [r2, #20]
 8000cda:	4b09      	ldr	r3, [pc, #36]	@ (8000d00 <MX_DMA_Init+0x38>)
 8000cdc:	695b      	ldr	r3, [r3, #20]
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	607b      	str	r3, [r7, #4]
 8000ce4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	2100      	movs	r1, #0
 8000cea:	2010      	movs	r0, #16
 8000cec:	f001 fbf7 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000cf0:	2010      	movs	r0, #16
 8000cf2:	f001 fc10 	bl	8002516 <HAL_NVIC_EnableIRQ>

}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40021000 	.word	0x40021000

08000d04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b088      	sub	sp, #32
 8000d08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0a:	f107 0310 	add.w	r3, r7, #16
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d18:	4b4b      	ldr	r3, [pc, #300]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	4a4a      	ldr	r2, [pc, #296]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d1e:	f043 0310 	orr.w	r3, r3, #16
 8000d22:	6193      	str	r3, [r2, #24]
 8000d24:	4b48      	ldr	r3, [pc, #288]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	f003 0310 	and.w	r3, r3, #16
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d30:	4b45      	ldr	r3, [pc, #276]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	4a44      	ldr	r2, [pc, #272]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d36:	f043 0320 	orr.w	r3, r3, #32
 8000d3a:	6193      	str	r3, [r2, #24]
 8000d3c:	4b42      	ldr	r3, [pc, #264]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	f003 0320 	and.w	r3, r3, #32
 8000d44:	60bb      	str	r3, [r7, #8]
 8000d46:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d48:	4b3f      	ldr	r3, [pc, #252]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	4a3e      	ldr	r2, [pc, #248]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d4e:	f043 0304 	orr.w	r3, r3, #4
 8000d52:	6193      	str	r3, [r2, #24]
 8000d54:	4b3c      	ldr	r3, [pc, #240]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	f003 0304 	and.w	r3, r3, #4
 8000d5c:	607b      	str	r3, [r7, #4]
 8000d5e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d60:	4b39      	ldr	r3, [pc, #228]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	4a38      	ldr	r2, [pc, #224]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d66:	f043 0308 	orr.w	r3, r3, #8
 8000d6a:	6193      	str	r3, [r2, #24]
 8000d6c:	4b36      	ldr	r3, [pc, #216]	@ (8000e48 <MX_GPIO_Init+0x144>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	f003 0308 	and.w	r3, r3, #8
 8000d74:	603b      	str	r3, [r7, #0]
 8000d76:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_RED_Pin|LED_GRN_Pin|LED_BLU_Pin, GPIO_PIN_RESET);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000d7e:	4833      	ldr	r0, [pc, #204]	@ (8000e4c <MX_GPIO_Init+0x148>)
 8000d80:	f001 ff4e 	bl	8002c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTC4151_SHDN_N_GPIO_Port, LTC4151_SHDN_N_Pin, GPIO_PIN_RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d8a:	4831      	ldr	r0, [pc, #196]	@ (8000e50 <MX_GPIO_Init+0x14c>)
 8000d8c:	f001 ff48 	bl	8002c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GRN_Pin|LED_BLU_Pin;
 8000d90:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000d94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d96:	2301      	movs	r3, #1
 8000d98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da2:	f107 0310 	add.w	r3, r7, #16
 8000da6:	4619      	mov	r1, r3
 8000da8:	4828      	ldr	r0, [pc, #160]	@ (8000e4c <MX_GPIO_Init+0x148>)
 8000daa:	f001 fdb5 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = A_SW_Pin|B_SW_Pin|C_SW_Pin|ROT_SW_Pin;
 8000dae:	2333      	movs	r3, #51	@ 0x33
 8000db0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000db2:	4b28      	ldr	r3, [pc, #160]	@ (8000e54 <MX_GPIO_Init+0x150>)
 8000db4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dba:	f107 0310 	add.w	r3, r7, #16
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4825      	ldr	r0, [pc, #148]	@ (8000e58 <MX_GPIO_Init+0x154>)
 8000dc2:	f001 fda9 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LTC2944_ALCC_Pin;
 8000dc6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000dcc:	4b23      	ldr	r3, [pc, #140]	@ (8000e5c <MX_GPIO_Init+0x158>)
 8000dce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LTC2944_ALCC_GPIO_Port, &GPIO_InitStruct);
 8000dd4:	f107 0310 	add.w	r3, r7, #16
 8000dd8:	4619      	mov	r1, r3
 8000dda:	481d      	ldr	r0, [pc, #116]	@ (8000e50 <MX_GPIO_Init+0x14c>)
 8000ddc:	f001 fd9c 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LTC4151_SHDN_N_Pin;
 8000de0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000de4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de6:	2301      	movs	r3, #1
 8000de8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	2300      	movs	r3, #0
 8000dec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dee:	2302      	movs	r3, #2
 8000df0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTC4151_SHDN_N_GPIO_Port, &GPIO_InitStruct);
 8000df2:	f107 0310 	add.w	r3, r7, #16
 8000df6:	4619      	mov	r1, r3
 8000df8:	4815      	ldr	r0, [pc, #84]	@ (8000e50 <MX_GPIO_Init+0x14c>)
 8000dfa:	f001 fd8d 	bl	8002918 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2100      	movs	r1, #0
 8000e02:	2006      	movs	r0, #6
 8000e04:	f001 fb6b 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000e08:	2006      	movs	r0, #6
 8000e0a:	f001 fb84 	bl	8002516 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2100      	movs	r1, #0
 8000e12:	2007      	movs	r0, #7
 8000e14:	f001 fb63 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000e18:	2007      	movs	r0, #7
 8000e1a:	f001 fb7c 	bl	8002516 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	2100      	movs	r1, #0
 8000e22:	200a      	movs	r0, #10
 8000e24:	f001 fb5b 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000e28:	200a      	movs	r0, #10
 8000e2a:	f001 fb74 	bl	8002516 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2100      	movs	r1, #0
 8000e32:	2017      	movs	r0, #23
 8000e34:	f001 fb53 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e38:	2017      	movs	r0, #23
 8000e3a:	f001 fb6c 	bl	8002516 <HAL_NVIC_EnableIRQ>

}
 8000e3e:	bf00      	nop
 8000e40:	3720      	adds	r7, #32
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	40011000 	.word	0x40011000
 8000e50:	40010c00 	.word	0x40010c00
 8000e54:	10110000 	.word	0x10110000
 8000e58:	40010800 	.word	0x40010800
 8000e5c:	10210000 	.word	0x10210000

08000e60 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e64:	4b12      	ldr	r3, [pc, #72]	@ (8000eb0 <MX_I2C1_Init+0x50>)
 8000e66:	4a13      	ldr	r2, [pc, #76]	@ (8000eb4 <MX_I2C1_Init+0x54>)
 8000e68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e6a:	4b11      	ldr	r3, [pc, #68]	@ (8000eb0 <MX_I2C1_Init+0x50>)
 8000e6c:	4a12      	ldr	r2, [pc, #72]	@ (8000eb8 <MX_I2C1_Init+0x58>)
 8000e6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e70:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <MX_I2C1_Init+0x50>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e76:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb0 <MX_I2C1_Init+0x50>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb0 <MX_I2C1_Init+0x50>)
 8000e7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e84:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb0 <MX_I2C1_Init+0x50>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e8a:	4b09      	ldr	r3, [pc, #36]	@ (8000eb0 <MX_I2C1_Init+0x50>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e90:	4b07      	ldr	r3, [pc, #28]	@ (8000eb0 <MX_I2C1_Init+0x50>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e96:	4b06      	ldr	r3, [pc, #24]	@ (8000eb0 <MX_I2C1_Init+0x50>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e9c:	4804      	ldr	r0, [pc, #16]	@ (8000eb0 <MX_I2C1_Init+0x50>)
 8000e9e:	f001 ff13 	bl	8002cc8 <HAL_I2C_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ea8:	f000 fa54 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20000238 	.word	0x20000238
 8000eb4:	40005400 	.word	0x40005400
 8000eb8:	000186a0 	.word	0x000186a0

08000ebc <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ec0:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <MX_I2C2_Init+0x50>)
 8000ec2:	4a13      	ldr	r2, [pc, #76]	@ (8000f10 <MX_I2C2_Init+0x54>)
 8000ec4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8000ec6:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <MX_I2C2_Init+0x50>)
 8000ec8:	4a12      	ldr	r2, [pc, #72]	@ (8000f14 <MX_I2C2_Init+0x58>)
 8000eca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f0c <MX_I2C2_Init+0x50>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f0c <MX_I2C2_Init+0x50>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8000f0c <MX_I2C2_Init+0x50>)
 8000eda:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ede:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8000f0c <MX_I2C2_Init+0x50>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000ee6:	4b09      	ldr	r3, [pc, #36]	@ (8000f0c <MX_I2C2_Init+0x50>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000eec:	4b07      	ldr	r3, [pc, #28]	@ (8000f0c <MX_I2C2_Init+0x50>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ef2:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <MX_I2C2_Init+0x50>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000ef8:	4804      	ldr	r0, [pc, #16]	@ (8000f0c <MX_I2C2_Init+0x50>)
 8000efa:	f001 fee5 	bl	8002cc8 <HAL_I2C_Init>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000f04:	f000 fa26 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000f08:	bf00      	nop
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	2000028c 	.word	0x2000028c
 8000f10:	40005800 	.word	0x40005800
 8000f14:	00061a80 	.word	0x00061a80

08000f18 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b08a      	sub	sp, #40	@ 0x28
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f20:	f107 0318 	add.w	r3, r7, #24
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a42      	ldr	r2, [pc, #264]	@ (800103c <HAL_I2C_MspInit+0x124>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d152      	bne.n	8000fde <HAL_I2C_MspInit+0xc6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f38:	4b41      	ldr	r3, [pc, #260]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	4a40      	ldr	r2, [pc, #256]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8000f3e:	f043 0308 	orr.w	r3, r3, #8
 8000f42:	6193      	str	r3, [r2, #24]
 8000f44:	4b3e      	ldr	r3, [pc, #248]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	f003 0308 	and.w	r3, r3, #8
 8000f4c:	617b      	str	r3, [r7, #20]
 8000f4e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f50:	23c0      	movs	r3, #192	@ 0xc0
 8000f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f54:	2312      	movs	r3, #18
 8000f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5c:	f107 0318 	add.w	r3, r7, #24
 8000f60:	4619      	mov	r1, r3
 8000f62:	4838      	ldr	r0, [pc, #224]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000f64:	f001 fcd8 	bl	8002918 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f68:	4b35      	ldr	r3, [pc, #212]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8000f6a:	69db      	ldr	r3, [r3, #28]
 8000f6c:	4a34      	ldr	r2, [pc, #208]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8000f6e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f72:	61d3      	str	r3, [r2, #28]
 8000f74:	4b32      	ldr	r3, [pc, #200]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8000f76:	69db      	ldr	r3, [r3, #28]
 8000f78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f7c:	613b      	str	r3, [r7, #16]
 8000f7e:	693b      	ldr	r3, [r7, #16]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8000f80:	4b31      	ldr	r3, [pc, #196]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000f82:	4a32      	ldr	r2, [pc, #200]	@ (800104c <HAL_I2C_MspInit+0x134>)
 8000f84:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f86:	4b30      	ldr	r3, [pc, #192]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000f88:	2210      	movs	r2, #16
 8000f8a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f8c:	4b2e      	ldr	r3, [pc, #184]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f92:	4b2d      	ldr	r3, [pc, #180]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000f94:	2280      	movs	r2, #128	@ 0x80
 8000f96:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f98:	4b2b      	ldr	r3, [pc, #172]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f9e:	4b2a      	ldr	r3, [pc, #168]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000fa4:	4b28      	ldr	r3, [pc, #160]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000faa:	4b27      	ldr	r3, [pc, #156]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000fb0:	4825      	ldr	r0, [pc, #148]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000fb2:	f001 facb 	bl	800254c <HAL_DMA_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8000fbc:	f000 f9ca 	bl	8001354 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4a21      	ldr	r2, [pc, #132]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000fc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fc6:	4a20      	ldr	r2, [pc, #128]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2100      	movs	r1, #0
 8000fd0:	201f      	movs	r0, #31
 8000fd2:	f001 fa84 	bl	80024de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000fd6:	201f      	movs	r0, #31
 8000fd8:	f001 fa9d 	bl	8002516 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000fdc:	e029      	b.n	8001032 <HAL_I2C_MspInit+0x11a>
  else if(i2cHandle->Instance==I2C2)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a1b      	ldr	r2, [pc, #108]	@ (8001050 <HAL_I2C_MspInit+0x138>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d124      	bne.n	8001032 <HAL_I2C_MspInit+0x11a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe8:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	4a14      	ldr	r2, [pc, #80]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8000fee:	f043 0308 	orr.w	r3, r3, #8
 8000ff2:	6193      	str	r3, [r2, #24]
 8000ff4:	4b12      	ldr	r3, [pc, #72]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	f003 0308 	and.w	r3, r3, #8
 8000ffc:	60fb      	str	r3, [r7, #12]
 8000ffe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001000:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001006:	2312      	movs	r3, #18
 8001008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800100a:	2303      	movs	r3, #3
 800100c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100e:	f107 0318 	add.w	r3, r7, #24
 8001012:	4619      	mov	r1, r3
 8001014:	480b      	ldr	r0, [pc, #44]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8001016:	f001 fc7f 	bl	8002918 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800101a:	4b09      	ldr	r3, [pc, #36]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	4a08      	ldr	r2, [pc, #32]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8001020:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001024:	61d3      	str	r3, [r2, #28]
 8001026:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800102e:	60bb      	str	r3, [r7, #8]
 8001030:	68bb      	ldr	r3, [r7, #8]
}
 8001032:	bf00      	nop
 8001034:	3728      	adds	r7, #40	@ 0x28
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40005400 	.word	0x40005400
 8001040:	40021000 	.word	0x40021000
 8001044:	40010c00 	.word	0x40010c00
 8001048:	200002e0 	.word	0x200002e0
 800104c:	4002006c 	.word	0x4002006c
 8001050:	40005800 	.word	0x40005800

08001054 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800105c:	1d39      	adds	r1, r7, #4
 800105e:	f04f 33ff 	mov.w	r3, #4294967295
 8001062:	2201      	movs	r2, #1
 8001064:	4803      	ldr	r0, [pc, #12]	@ (8001074 <__io_putchar+0x20>)
 8001066:	f005 fd1b 	bl	8006aa0 <HAL_UART_Transmit>
  return ch;
 800106a:	687b      	ldr	r3, [r7, #4]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000398 	.word	0x20000398

08001078 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800107c:	f000 fbf8 	bl	8001870 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001080:	f000 f8f0 	bl	8001264 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001084:	f7ff fe3e 	bl	8000d04 <MX_GPIO_Init>
  MX_DMA_Init();
 8001088:	f7ff fe1e 	bl	8000cc8 <MX_DMA_Init>
  MX_I2C2_Init();
 800108c:	f7ff ff16 	bl	8000ebc <MX_I2C2_Init>
  MX_I2C1_Init();
 8001090:	f7ff fee6 	bl	8000e60 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001094:	f7ff fd9e 	bl	8000bd4 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001098:	f000 fb50 	bl	800173c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800109c:	f000 fabc 	bl	8001618 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80010a0:	213c      	movs	r1, #60	@ 0x3c
 80010a2:	4857      	ldr	r0, [pc, #348]	@ (8001200 <main+0x188>)
 80010a4:	f005 fb0e 	bl	80066c4 <HAL_TIM_Encoder_Start_IT>

  ssd1306_Init();
 80010a8:	f006 f928 	bl	80072fc <ssd1306_Init>
  HAL_ADCEx_Calibration_Start(&hadc1);
 80010ac:	4855      	ldr	r0, [pc, #340]	@ (8001204 <main+0x18c>)
 80010ae:	f001 f891 	bl	80021d4 <HAL_ADCEx_Calibration_Start>
  HAL_Delay(100);
 80010b2:	2064      	movs	r0, #100	@ 0x64
 80010b4:	f000 fc3e 	bl	8001934 <HAL_Delay>
  HAL_ADC_Start(&hadc1);
 80010b8:	4852      	ldr	r0, [pc, #328]	@ (8001204 <main+0x18c>)
 80010ba:	f000 fd37 	bl	8001b2c <HAL_ADC_Start>

  printf("LTC2959 Begin\n\r");
 80010be:	4852      	ldr	r0, [pc, #328]	@ (8001208 <main+0x190>)
 80010c0:	f007 fa48 	bl	8008554 <iprintf>
  while(HAL_I2C_IsDeviceReady(&LTC2959_I2C_PORT, LTC2959_I2C_ADDR, 100, 1000) != HAL_OK);	// wait for it to come alive
 80010c4:	bf00      	nop
 80010c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ca:	2264      	movs	r2, #100	@ 0x64
 80010cc:	21c6      	movs	r1, #198	@ 0xc6
 80010ce:	484f      	ldr	r0, [pc, #316]	@ (800120c <main+0x194>)
 80010d0:	f002 fbbe 	bl	8003850 <HAL_I2C_IsDeviceReady>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1f5      	bne.n	80010c6 <main+0x4e>
  LTC2959_Init(&ltc2959);
 80010da:	484d      	ldr	r0, [pc, #308]	@ (8001210 <main+0x198>)
 80010dc:	f005 fffb 	bl	80070d6 <LTC2959_Init>
  HAL_Delay(1000);
 80010e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010e4:	f000 fc26 	bl	8001934 <HAL_Delay>

  AD5693_Reset();
 80010e8:	f005 feae 	bl	8006e48 <AD5693_Reset>
  HAL_Delay(10);
 80010ec:	200a      	movs	r0, #10
 80010ee:	f000 fc21 	bl	8001934 <HAL_Delay>
  AD5693_Init(ad5693);
 80010f2:	4b48      	ldr	r3, [pc, #288]	@ (8001214 <main+0x19c>)
 80010f4:	6818      	ldr	r0, [r3, #0]
 80010f6:	f005 fec7 	bl	8006e88 <AD5693_Init>
  HAL_Delay(10);
 80010fa:	200a      	movs	r0, #10
 80010fc:	f000 fc1a 	bl	8001934 <HAL_Delay>




  myOLED_char(1, 12, "Volt = ");
 8001100:	4a45      	ldr	r2, [pc, #276]	@ (8001218 <main+0x1a0>)
 8001102:	210c      	movs	r1, #12
 8001104:	2001      	movs	r0, #1
 8001106:	f000 f909 	bl	800131c <myOLED_char>
  myOLED_char(1, 24, "Curr = ");
 800110a:	4a44      	ldr	r2, [pc, #272]	@ (800121c <main+0x1a4>)
 800110c:	2118      	movs	r1, #24
 800110e:	2001      	movs	r0, #1
 8001110:	f000 f904 	bl	800131c <myOLED_char>
  myOLED_char(1, 36, "Chg  = ");
 8001114:	4a42      	ldr	r2, [pc, #264]	@ (8001220 <main+0x1a8>)
 8001116:	2124      	movs	r1, #36	@ 0x24
 8001118:	2001      	movs	r0, #1
 800111a:	f000 f8ff 	bl	800131c <myOLED_char>
  myOLED_char(1, 48, "Temp = ");
 800111e:	4a41      	ldr	r2, [pc, #260]	@ (8001224 <main+0x1ac>)
 8001120:	2130      	movs	r1, #48	@ 0x30
 8001122:	2001      	movs	r0, #1
 8001124:	f000 f8fa 	bl	800131c <myOLED_char>
  ssd1306_UpdateScreen();
 8001128:	f006 f974 	bl	8007414 <ssd1306_UpdateScreen>
  HAL_Delay(100);
 800112c:	2064      	movs	r0, #100	@ 0x64
 800112e:	f000 fc01 	bl	8001934 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  printf("RUNNING");
 8001132:	483d      	ldr	r0, [pc, #244]	@ (8001228 <main+0x1b0>)
 8001134:	f007 fa0e 	bl	8008554 <iprintf>

  while (1)
  {
	  tick = HAL_GetTick();
 8001138:	f000 fbf2 	bl	8001920 <HAL_GetTick>
 800113c:	4603      	mov	r3, r0
 800113e:	4a3b      	ldr	r2, [pc, #236]	@ (800122c <main+0x1b4>)
 8001140:	6013      	str	r3, [r2, #0]
//	  myOLED_int(1, 2, tick);
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_PollForConversion(&hadc1, 10);
 8001142:	210a      	movs	r1, #10
 8001144:	482f      	ldr	r0, [pc, #188]	@ (8001204 <main+0x18c>)
 8001146:	f000 fd9f 	bl	8001c88 <HAL_ADC_PollForConversion>
  	  if(HAL_ADC_GetValue(&hadc1) >= 200){
 800114a:	482e      	ldr	r0, [pc, #184]	@ (8001204 <main+0x18c>)
 800114c:	f000 fea2 	bl	8001e94 <HAL_ADC_GetValue>
 8001150:	4603      	mov	r3, r0
 8001152:	2bc7      	cmp	r3, #199	@ 0xc7
 8001154:	d903      	bls.n	800115e <main+0xe6>
  		  battery_detect = true;
 8001156:	4b36      	ldr	r3, [pc, #216]	@ (8001230 <main+0x1b8>)
 8001158:	2201      	movs	r2, #1
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	e008      	b.n	8001170 <main+0xf8>
  	  }else if(HAL_ADC_GetValue(&hadc1) < 200){
 800115e:	4829      	ldr	r0, [pc, #164]	@ (8001204 <main+0x18c>)
 8001160:	f000 fe98 	bl	8001e94 <HAL_ADC_GetValue>
 8001164:	4603      	mov	r3, r0
 8001166:	2bc7      	cmp	r3, #199	@ 0xc7
 8001168:	d802      	bhi.n	8001170 <main+0xf8>
  		  battery_detect = false;
 800116a:	4b31      	ldr	r3, [pc, #196]	@ (8001230 <main+0x1b8>)
 800116c:	2200      	movs	r2, #0
 800116e:	701a      	strb	r2, [r3, #0]
//      }

//	  current = LTC2959_Get_Current();
//  	  filter_current = Get_Current_Filtered(current);

      if(tick - prev_control_delay >= control_delay){
 8001170:	4b2e      	ldr	r3, [pc, #184]	@ (800122c <main+0x1b4>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	4b2f      	ldr	r3, [pc, #188]	@ (8001234 <main+0x1bc>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	1ad2      	subs	r2, r2, r3
 800117a:	4b2f      	ldr	r3, [pc, #188]	@ (8001238 <main+0x1c0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	429a      	cmp	r2, r3
 8001180:	d317      	bcc.n	80011b2 <main+0x13a>
		  voltage = LTC2959_Get_Voltage();
 8001182:	f006 f81b 	bl	80071bc <LTC2959_Get_Voltage>
 8001186:	4603      	mov	r3, r0
 8001188:	4a2c      	ldr	r2, [pc, #176]	@ (800123c <main+0x1c4>)
 800118a:	6013      	str	r3, [r2, #0]
		  current = LTC2959_Get_Current();
 800118c:	f006 f840 	bl	8007210 <LTC2959_Get_Current>
 8001190:	4603      	mov	r3, r0
 8001192:	4a2b      	ldr	r2, [pc, #172]	@ (8001240 <main+0x1c8>)
 8001194:	6013      	str	r3, [r2, #0]
		  charge = LTC2959_Get_Acc_Charge();
 8001196:	f005 ffc7 	bl	8007128 <LTC2959_Get_Acc_Charge>
 800119a:	4603      	mov	r3, r0
 800119c:	4a29      	ldr	r2, [pc, #164]	@ (8001244 <main+0x1cc>)
 800119e:	6013      	str	r3, [r2, #0]
//		  control_volt = Control_DAC_Output(500, current, battery_detect);
		  AD5693_Set_Voltage_Raw(control_volt);
 80011a0:	4b29      	ldr	r3, [pc, #164]	@ (8001248 <main+0x1d0>)
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f005 fead 	bl	8006f04 <AD5693_Set_Voltage_Raw>
		  prev_control_delay = tick;
 80011aa:	4b20      	ldr	r3, [pc, #128]	@ (800122c <main+0x1b4>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a21      	ldr	r2, [pc, #132]	@ (8001234 <main+0x1bc>)
 80011b0:	6013      	str	r3, [r2, #0]
	  }



	  if(tick - prev_print_delay >= print_delay){
 80011b2:	4b1e      	ldr	r3, [pc, #120]	@ (800122c <main+0x1b4>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	4b25      	ldr	r3, [pc, #148]	@ (800124c <main+0x1d4>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	1ad2      	subs	r2, r2, r3
 80011bc:	4b24      	ldr	r3, [pc, #144]	@ (8001250 <main+0x1d8>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d309      	bcc.n	80011d8 <main+0x160>
//		  printf("LTC2959_Voltage = %.4f\n\r", voltage);
//		  printf("LTC2959_current = %ld, Filter_current = %ld\n\r\v", current, filter_current);
//		  printf("%ld, %ld, %ld \n\r", voltage, current, filter_current);
//		  printf("LTC2959_charge = %.4f\n\r\v", charge);
		  printf("LTC2959_current = %ld\n\r", current);
 80011c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001240 <main+0x1c8>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4619      	mov	r1, r3
 80011ca:	4822      	ldr	r0, [pc, #136]	@ (8001254 <main+0x1dc>)
 80011cc:	f007 f9c2 	bl	8008554 <iprintf>
		  prev_print_delay = tick;
 80011d0:	4b16      	ldr	r3, [pc, #88]	@ (800122c <main+0x1b4>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a1d      	ldr	r2, [pc, #116]	@ (800124c <main+0x1d4>)
 80011d6:	6013      	str	r3, [r2, #0]
//		  break;
//
//	  default:
//	  }

	  if(tick - prev_tick >= blink_delay){
 80011d8:	4b14      	ldr	r3, [pc, #80]	@ (800122c <main+0x1b4>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001258 <main+0x1e0>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	4a1e      	ldr	r2, [pc, #120]	@ (800125c <main+0x1e4>)
 80011e4:	8812      	ldrh	r2, [r2, #0]
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d3a6      	bcc.n	8001138 <main+0xc0>
		  prev_tick = tick;
 80011ea:	4b10      	ldr	r3, [pc, #64]	@ (800122c <main+0x1b4>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a1a      	ldr	r2, [pc, #104]	@ (8001258 <main+0x1e0>)
 80011f0:	6013      	str	r3, [r2, #0]
		  HAL_GPIO_TogglePin(LED_BLU_GPIO_Port, LED_BLU_Pin);
 80011f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011f6:	481a      	ldr	r0, [pc, #104]	@ (8001260 <main+0x1e8>)
 80011f8:	f001 fd2a 	bl	8002c50 <HAL_GPIO_TogglePin>
	  tick = HAL_GetTick();
 80011fc:	e79c      	b.n	8001138 <main+0xc0>
 80011fe:	bf00      	nop
 8001200:	20000350 	.word	0x20000350
 8001204:	20000208 	.word	0x20000208
 8001208:	0800bdf0 	.word	0x0800bdf0
 800120c:	2000028c 	.word	0x2000028c
 8001210:	2000000c 	.word	0x2000000c
 8001214:	20000348 	.word	0x20000348
 8001218:	0800be00 	.word	0x0800be00
 800121c:	0800be08 	.word	0x0800be08
 8001220:	0800be10 	.word	0x0800be10
 8001224:	0800be18 	.word	0x0800be18
 8001228:	0800be20 	.word	0x0800be20
 800122c:	20000324 	.word	0x20000324
 8001230:	20000344 	.word	0x20000344
 8001234:	20000340 	.word	0x20000340
 8001238:	20000008 	.word	0x20000008
 800123c:	20000330 	.word	0x20000330
 8001240:	2000032c 	.word	0x2000032c
 8001244:	20000334 	.word	0x20000334
 8001248:	20000338 	.word	0x20000338
 800124c:	2000033c 	.word	0x2000033c
 8001250:	20000004 	.word	0x20000004
 8001254:	0800be28 	.word	0x0800be28
 8001258:	20000328 	.word	0x20000328
 800125c:	20000000 	.word	0x20000000
 8001260:	40011000 	.word	0x40011000

08001264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b094      	sub	sp, #80	@ 0x50
 8001268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800126a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800126e:	2228      	movs	r2, #40	@ 0x28
 8001270:	2100      	movs	r1, #0
 8001272:	4618      	mov	r0, r3
 8001274:	f007 f9fd 	bl	8008672 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001294:	2301      	movs	r3, #1
 8001296:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001298:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800129c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800129e:	2300      	movs	r3, #0
 80012a0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012a2:	2301      	movs	r3, #1
 80012a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012a6:	2302      	movs	r3, #2
 80012a8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012b0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80012b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012ba:	4618      	mov	r0, r3
 80012bc:	f004 fbe4 	bl	8005a88 <HAL_RCC_OscConfig>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <SystemClock_Config+0x66>
  {
    Error_Handler();
 80012c6:	f000 f845 	bl	8001354 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ca:	230f      	movs	r3, #15
 80012cc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ce:	2302      	movs	r3, #2
 80012d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012da:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012dc:	2300      	movs	r3, #0
 80012de:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	2102      	movs	r1, #2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f004 fe50 	bl	8005f8c <HAL_RCC_ClockConfig>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80012f2:	f000 f82f 	bl	8001354 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012f6:	2302      	movs	r3, #2
 80012f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80012fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012fe:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	4618      	mov	r0, r3
 8001304:	f004 ffd0 	bl	80062a8 <HAL_RCCEx_PeriphCLKConfig>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800130e:	f000 f821 	bl	8001354 <Error_Handler>
  }
}
 8001312:	bf00      	nop
 8001314:	3750      	adds	r7, #80	@ 0x50
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <myOLED_char>:

/* USER CODE BEGIN 4 */

void myOLED_char(uint16_t cursorX, uint16_t cursorY, char* data){
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	603a      	str	r2, [r7, #0]
 8001326:	80fb      	strh	r3, [r7, #6]
 8001328:	460b      	mov	r3, r1
 800132a:	80bb      	strh	r3, [r7, #4]

	ssd1306_SetCursor(cursorX, cursorY);
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	b2db      	uxtb	r3, r3
 8001330:	88ba      	ldrh	r2, [r7, #4]
 8001332:	b2d2      	uxtb	r2, r2
 8001334:	4611      	mov	r1, r2
 8001336:	4618      	mov	r0, r3
 8001338:	f006 f994 	bl	8007664 <ssd1306_SetCursor>
	ssd1306_WriteString(data, Font_7x10, White);
 800133c:	4a04      	ldr	r2, [pc, #16]	@ (8001350 <myOLED_char+0x34>)
 800133e:	2301      	movs	r3, #1
 8001340:	ca06      	ldmia	r2, {r1, r2}
 8001342:	6838      	ldr	r0, [r7, #0]
 8001344:	f006 f968 	bl	8007618 <ssd1306_WriteString>
}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	2000001c 	.word	0x2000001c

08001354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001358:	b672      	cpsid	i
}
 800135a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800135c:	bf00      	nop
 800135e:	e7fd      	b.n	800135c <Error_Handler+0x8>

08001360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001366:	4b15      	ldr	r3, [pc, #84]	@ (80013bc <HAL_MspInit+0x5c>)
 8001368:	699b      	ldr	r3, [r3, #24]
 800136a:	4a14      	ldr	r2, [pc, #80]	@ (80013bc <HAL_MspInit+0x5c>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6193      	str	r3, [r2, #24]
 8001372:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <HAL_MspInit+0x5c>)
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800137e:	4b0f      	ldr	r3, [pc, #60]	@ (80013bc <HAL_MspInit+0x5c>)
 8001380:	69db      	ldr	r3, [r3, #28]
 8001382:	4a0e      	ldr	r2, [pc, #56]	@ (80013bc <HAL_MspInit+0x5c>)
 8001384:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001388:	61d3      	str	r3, [r2, #28]
 800138a:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <HAL_MspInit+0x5c>)
 800138c:	69db      	ldr	r3, [r3, #28]
 800138e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001396:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <HAL_MspInit+0x60>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	4a04      	ldr	r2, [pc, #16]	@ (80013c0 <HAL_MspInit+0x60>)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b2:	bf00      	nop
 80013b4:	3714      	adds	r7, #20
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40010000 	.word	0x40010000

080013c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <NMI_Handler+0x4>

080013cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013d0:	bf00      	nop
 80013d2:	e7fd      	b.n	80013d0 <HardFault_Handler+0x4>

080013d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013d8:	bf00      	nop
 80013da:	e7fd      	b.n	80013d8 <MemManage_Handler+0x4>

080013dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013e0:	bf00      	nop
 80013e2:	e7fd      	b.n	80013e0 <BusFault_Handler+0x4>

080013e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013e8:	bf00      	nop
 80013ea:	e7fd      	b.n	80013e8 <UsageFault_Handler+0x4>

080013ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr

080013f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr

08001404 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001414:	f000 fa72 	bl	80018fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}

0800141c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(A_SW_Pin);
 8001420:	2001      	movs	r0, #1
 8001422:	f001 fc2f 	bl	8002c84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}

0800142a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B_SW_Pin);
 800142e:	2002      	movs	r0, #2
 8001430:	f001 fc28 	bl	8002c84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}

08001438 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C_SW_Pin);
 800143c:	2010      	movs	r0, #16
 800143e:	f001 fc21 	bl	8002c84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
	...

08001448 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800144c:	4802      	ldr	r0, [pc, #8]	@ (8001458 <DMA1_Channel6_IRQHandler+0x10>)
 800144e:	f001 f94f 	bl	80026f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	200002e0 	.word	0x200002e0

0800145c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROT_SW_Pin);
 8001460:	2020      	movs	r0, #32
 8001462:	f001 fc0f 	bl	8002c84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LTC2944_ALCC_Pin);
 8001466:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800146a:	f001 fc0b 	bl	8002c84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
	...

08001474 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001478:	4802      	ldr	r0, [pc, #8]	@ (8001484 <I2C1_EV_IRQHandler+0x10>)
 800147a:	f002 fb17 	bl	8003aac <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20000238 	.word	0x20000238

08001488 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  return 1;
 800148c:	2301      	movs	r3, #1
}
 800148e:	4618      	mov	r0, r3
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr

08001496 <_kill>:

int _kill(int pid, int sig)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014a0:	f007 f93a 	bl	8008718 <__errno>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2216      	movs	r2, #22
 80014a8:	601a      	str	r2, [r3, #0]
  return -1;
 80014aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <_exit>:

void _exit (int status)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b082      	sub	sp, #8
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014be:	f04f 31ff 	mov.w	r1, #4294967295
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff ffe7 	bl	8001496 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014c8:	bf00      	nop
 80014ca:	e7fd      	b.n	80014c8 <_exit+0x12>

080014cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
 80014dc:	e00a      	b.n	80014f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014de:	f3af 8000 	nop.w
 80014e2:	4601      	mov	r1, r0
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	1c5a      	adds	r2, r3, #1
 80014e8:	60ba      	str	r2, [r7, #8]
 80014ea:	b2ca      	uxtb	r2, r1
 80014ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	3301      	adds	r3, #1
 80014f2:	617b      	str	r3, [r7, #20]
 80014f4:	697a      	ldr	r2, [r7, #20]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	dbf0      	blt.n	80014de <_read+0x12>
  }

  return len;
 80014fc:	687b      	ldr	r3, [r7, #4]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3718      	adds	r7, #24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b086      	sub	sp, #24
 800150a:	af00      	add	r7, sp, #0
 800150c:	60f8      	str	r0, [r7, #12]
 800150e:	60b9      	str	r1, [r7, #8]
 8001510:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	e009      	b.n	800152c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	1c5a      	adds	r2, r3, #1
 800151c:	60ba      	str	r2, [r7, #8]
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff fd97 	bl	8001054 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	3301      	adds	r3, #1
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	429a      	cmp	r2, r3
 8001532:	dbf1      	blt.n	8001518 <_write+0x12>
  }
  return len;
 8001534:	687b      	ldr	r3, [r7, #4]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3718      	adds	r7, #24
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <_close>:

int _close(int file)
{
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001546:	f04f 33ff 	mov.w	r3, #4294967295
}
 800154a:	4618      	mov	r0, r3
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr

08001554 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001564:	605a      	str	r2, [r3, #4]
  return 0;
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	bc80      	pop	{r7}
 8001570:	4770      	bx	lr

08001572 <_isatty>:

int _isatty(int file)
{
 8001572:	b480      	push	{r7}
 8001574:	b083      	sub	sp, #12
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800157a:	2301      	movs	r3, #1
}
 800157c:	4618      	mov	r0, r3
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	bc80      	pop	{r7}
 8001584:	4770      	bx	lr

08001586 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001586:	b480      	push	{r7}
 8001588:	b085      	sub	sp, #20
 800158a:	af00      	add	r7, sp, #0
 800158c:	60f8      	str	r0, [r7, #12]
 800158e:	60b9      	str	r1, [r7, #8]
 8001590:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001592:	2300      	movs	r3, #0
}
 8001594:	4618      	mov	r0, r3
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr
	...

080015a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a8:	4a14      	ldr	r2, [pc, #80]	@ (80015fc <_sbrk+0x5c>)
 80015aa:	4b15      	ldr	r3, [pc, #84]	@ (8001600 <_sbrk+0x60>)
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015b4:	4b13      	ldr	r3, [pc, #76]	@ (8001604 <_sbrk+0x64>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d102      	bne.n	80015c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015bc:	4b11      	ldr	r3, [pc, #68]	@ (8001604 <_sbrk+0x64>)
 80015be:	4a12      	ldr	r2, [pc, #72]	@ (8001608 <_sbrk+0x68>)
 80015c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015c2:	4b10      	ldr	r3, [pc, #64]	@ (8001604 <_sbrk+0x64>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4413      	add	r3, r2
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d207      	bcs.n	80015e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015d0:	f007 f8a2 	bl	8008718 <__errno>
 80015d4:	4603      	mov	r3, r0
 80015d6:	220c      	movs	r2, #12
 80015d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015da:	f04f 33ff 	mov.w	r3, #4294967295
 80015de:	e009      	b.n	80015f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015e0:	4b08      	ldr	r3, [pc, #32]	@ (8001604 <_sbrk+0x64>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015e6:	4b07      	ldr	r3, [pc, #28]	@ (8001604 <_sbrk+0x64>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4413      	add	r3, r2
 80015ee:	4a05      	ldr	r2, [pc, #20]	@ (8001604 <_sbrk+0x64>)
 80015f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015f2:	68fb      	ldr	r3, [r7, #12]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3718      	adds	r7, #24
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20005000 	.word	0x20005000
 8001600:	00000400 	.word	0x00000400
 8001604:	2000034c 	.word	0x2000034c
 8001608:	20000938 	.word	0x20000938

0800160c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr

08001618 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08c      	sub	sp, #48	@ 0x30
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	2224      	movs	r2, #36	@ 0x24
 8001624:	2100      	movs	r1, #0
 8001626:	4618      	mov	r0, r3
 8001628:	f007 f823 	bl	8008672 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001634:	4b20      	ldr	r3, [pc, #128]	@ (80016b8 <MX_TIM3_Init+0xa0>)
 8001636:	4a21      	ldr	r2, [pc, #132]	@ (80016bc <MX_TIM3_Init+0xa4>)
 8001638:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800163a:	4b1f      	ldr	r3, [pc, #124]	@ (80016b8 <MX_TIM3_Init+0xa0>)
 800163c:	2200      	movs	r2, #0
 800163e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001640:	4b1d      	ldr	r3, [pc, #116]	@ (80016b8 <MX_TIM3_Init+0xa0>)
 8001642:	2200      	movs	r2, #0
 8001644:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001646:	4b1c      	ldr	r3, [pc, #112]	@ (80016b8 <MX_TIM3_Init+0xa0>)
 8001648:	f242 720f 	movw	r2, #9999	@ 0x270f
 800164c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164e:	4b1a      	ldr	r3, [pc, #104]	@ (80016b8 <MX_TIM3_Init+0xa0>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001654:	4b18      	ldr	r3, [pc, #96]	@ (80016b8 <MX_TIM3_Init+0xa0>)
 8001656:	2200      	movs	r2, #0
 8001658:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800165a:	2303      	movs	r3, #3
 800165c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800165e:	2300      	movs	r3, #0
 8001660:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001662:	2301      	movs	r3, #1
 8001664:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001666:	2300      	movs	r3, #0
 8001668:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800166a:	230a      	movs	r3, #10
 800166c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800166e:	2300      	movs	r3, #0
 8001670:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001672:	2301      	movs	r3, #1
 8001674:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001676:	2300      	movs	r3, #0
 8001678:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800167e:	f107 030c 	add.w	r3, r7, #12
 8001682:	4619      	mov	r1, r3
 8001684:	480c      	ldr	r0, [pc, #48]	@ (80016b8 <MX_TIM3_Init+0xa0>)
 8001686:	f004 ff7b 	bl	8006580 <HAL_TIM_Encoder_Init>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001690:	f7ff fe60 	bl	8001354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001694:	2300      	movs	r3, #0
 8001696:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	4619      	mov	r1, r3
 80016a0:	4805      	ldr	r0, [pc, #20]	@ (80016b8 <MX_TIM3_Init+0xa0>)
 80016a2:	f005 f94f 	bl	8006944 <HAL_TIMEx_MasterConfigSynchronization>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80016ac:	f7ff fe52 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016b0:	bf00      	nop
 80016b2:	3730      	adds	r7, #48	@ 0x30
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	20000350 	.word	0x20000350
 80016bc:	40000400 	.word	0x40000400

080016c0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c8:	f107 0310 	add.w	r3, r7, #16
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM3)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a15      	ldr	r2, [pc, #84]	@ (8001730 <HAL_TIM_Encoder_MspInit+0x70>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d123      	bne.n	8001728 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016e0:	4b14      	ldr	r3, [pc, #80]	@ (8001734 <HAL_TIM_Encoder_MspInit+0x74>)
 80016e2:	69db      	ldr	r3, [r3, #28]
 80016e4:	4a13      	ldr	r2, [pc, #76]	@ (8001734 <HAL_TIM_Encoder_MspInit+0x74>)
 80016e6:	f043 0302 	orr.w	r3, r3, #2
 80016ea:	61d3      	str	r3, [r2, #28]
 80016ec:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <HAL_TIM_Encoder_MspInit+0x74>)
 80016ee:	69db      	ldr	r3, [r3, #28]
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001734 <HAL_TIM_Encoder_MspInit+0x74>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001734 <HAL_TIM_Encoder_MspInit+0x74>)
 80016fe:	f043 0304 	orr.w	r3, r3, #4
 8001702:	6193      	str	r3, [r2, #24]
 8001704:	4b0b      	ldr	r3, [pc, #44]	@ (8001734 <HAL_TIM_Encoder_MspInit+0x74>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	f003 0304 	and.w	r3, r3, #4
 800170c:	60bb      	str	r3, [r7, #8]
 800170e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ROT_A_Pin|ROT_B_Pin;
 8001710:	23c0      	movs	r3, #192	@ 0xc0
 8001712:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171c:	f107 0310 	add.w	r3, r7, #16
 8001720:	4619      	mov	r1, r3
 8001722:	4805      	ldr	r0, [pc, #20]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x78>)
 8001724:	f001 f8f8 	bl	8002918 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001728:	bf00      	nop
 800172a:	3720      	adds	r7, #32
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40000400 	.word	0x40000400
 8001734:	40021000 	.word	0x40021000
 8001738:	40010800 	.word	0x40010800

0800173c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001740:	4b11      	ldr	r3, [pc, #68]	@ (8001788 <MX_USART2_UART_Init+0x4c>)
 8001742:	4a12      	ldr	r2, [pc, #72]	@ (800178c <MX_USART2_UART_Init+0x50>)
 8001744:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001746:	4b10      	ldr	r3, [pc, #64]	@ (8001788 <MX_USART2_UART_Init+0x4c>)
 8001748:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800174c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800174e:	4b0e      	ldr	r3, [pc, #56]	@ (8001788 <MX_USART2_UART_Init+0x4c>)
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001754:	4b0c      	ldr	r3, [pc, #48]	@ (8001788 <MX_USART2_UART_Init+0x4c>)
 8001756:	2200      	movs	r2, #0
 8001758:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800175a:	4b0b      	ldr	r3, [pc, #44]	@ (8001788 <MX_USART2_UART_Init+0x4c>)
 800175c:	2200      	movs	r2, #0
 800175e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001760:	4b09      	ldr	r3, [pc, #36]	@ (8001788 <MX_USART2_UART_Init+0x4c>)
 8001762:	220c      	movs	r2, #12
 8001764:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001766:	4b08      	ldr	r3, [pc, #32]	@ (8001788 <MX_USART2_UART_Init+0x4c>)
 8001768:	2200      	movs	r2, #0
 800176a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800176c:	4b06      	ldr	r3, [pc, #24]	@ (8001788 <MX_USART2_UART_Init+0x4c>)
 800176e:	2200      	movs	r2, #0
 8001770:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001772:	4805      	ldr	r0, [pc, #20]	@ (8001788 <MX_USART2_UART_Init+0x4c>)
 8001774:	f005 f944 	bl	8006a00 <HAL_UART_Init>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800177e:	f7ff fde9 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000398 	.word	0x20000398
 800178c:	40004400 	.word	0x40004400

08001790 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	f107 0310 	add.w	r3, r7, #16
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a1b      	ldr	r2, [pc, #108]	@ (8001818 <HAL_UART_MspInit+0x88>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d12f      	bne.n	8001810 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017b0:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <HAL_UART_MspInit+0x8c>)
 80017b2:	69db      	ldr	r3, [r3, #28]
 80017b4:	4a19      	ldr	r2, [pc, #100]	@ (800181c <HAL_UART_MspInit+0x8c>)
 80017b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017ba:	61d3      	str	r3, [r2, #28]
 80017bc:	4b17      	ldr	r3, [pc, #92]	@ (800181c <HAL_UART_MspInit+0x8c>)
 80017be:	69db      	ldr	r3, [r3, #28]
 80017c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c8:	4b14      	ldr	r3, [pc, #80]	@ (800181c <HAL_UART_MspInit+0x8c>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	4a13      	ldr	r2, [pc, #76]	@ (800181c <HAL_UART_MspInit+0x8c>)
 80017ce:	f043 0304 	orr.w	r3, r3, #4
 80017d2:	6193      	str	r3, [r2, #24]
 80017d4:	4b11      	ldr	r3, [pc, #68]	@ (800181c <HAL_UART_MspInit+0x8c>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	f003 0304 	and.w	r3, r3, #4
 80017dc:	60bb      	str	r3, [r7, #8]
 80017de:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017e0:	2304      	movs	r3, #4
 80017e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e4:	2302      	movs	r3, #2
 80017e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e8:	2303      	movs	r3, #3
 80017ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ec:	f107 0310 	add.w	r3, r7, #16
 80017f0:	4619      	mov	r1, r3
 80017f2:	480b      	ldr	r0, [pc, #44]	@ (8001820 <HAL_UART_MspInit+0x90>)
 80017f4:	f001 f890 	bl	8002918 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017f8:	2308      	movs	r3, #8
 80017fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001804:	f107 0310 	add.w	r3, r7, #16
 8001808:	4619      	mov	r1, r3
 800180a:	4805      	ldr	r0, [pc, #20]	@ (8001820 <HAL_UART_MspInit+0x90>)
 800180c:	f001 f884 	bl	8002918 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001810:	bf00      	nop
 8001812:	3720      	adds	r7, #32
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40004400 	.word	0x40004400
 800181c:	40021000 	.word	0x40021000
 8001820:	40010800 	.word	0x40010800

08001824 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001824:	f7ff fef2 	bl	800160c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001828:	480b      	ldr	r0, [pc, #44]	@ (8001858 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800182a:	490c      	ldr	r1, [pc, #48]	@ (800185c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800182c:	4a0c      	ldr	r2, [pc, #48]	@ (8001860 <LoopFillZerobss+0x16>)
  movs r3, #0
 800182e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001830:	e002      	b.n	8001838 <LoopCopyDataInit>

08001832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001836:	3304      	adds	r3, #4

08001838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800183a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800183c:	d3f9      	bcc.n	8001832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800183e:	4a09      	ldr	r2, [pc, #36]	@ (8001864 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001840:	4c09      	ldr	r4, [pc, #36]	@ (8001868 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001844:	e001      	b.n	800184a <LoopFillZerobss>

08001846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001848:	3204      	adds	r2, #4

0800184a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800184a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800184c:	d3fb      	bcc.n	8001846 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800184e:	f006 ff69 	bl	8008724 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001852:	f7ff fc11 	bl	8001078 <main>
  bx lr
 8001856:	4770      	bx	lr
  ldr r0, =_sdata
 8001858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800185c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001860:	0800ca38 	.word	0x0800ca38
  ldr r2, =_sbss
 8001864:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001868:	20000938 	.word	0x20000938

0800186c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800186c:	e7fe      	b.n	800186c <ADC1_2_IRQHandler>
	...

08001870 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001874:	4b08      	ldr	r3, [pc, #32]	@ (8001898 <HAL_Init+0x28>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a07      	ldr	r2, [pc, #28]	@ (8001898 <HAL_Init+0x28>)
 800187a:	f043 0310 	orr.w	r3, r3, #16
 800187e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001880:	2003      	movs	r0, #3
 8001882:	f000 fe21 	bl	80024c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001886:	200f      	movs	r0, #15
 8001888:	f000 f808 	bl	800189c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800188c:	f7ff fd68 	bl	8001360 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40022000 	.word	0x40022000

0800189c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018a4:	4b12      	ldr	r3, [pc, #72]	@ (80018f0 <HAL_InitTick+0x54>)
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	4b12      	ldr	r3, [pc, #72]	@ (80018f4 <HAL_InitTick+0x58>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	4619      	mov	r1, r3
 80018ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ba:	4618      	mov	r0, r3
 80018bc:	f000 fe39 	bl	8002532 <HAL_SYSTICK_Config>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e00e      	b.n	80018e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2b0f      	cmp	r3, #15
 80018ce:	d80a      	bhi.n	80018e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018d0:	2200      	movs	r2, #0
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	f04f 30ff 	mov.w	r0, #4294967295
 80018d8:	f000 fe01 	bl	80024de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018dc:	4a06      	ldr	r2, [pc, #24]	@ (80018f8 <HAL_InitTick+0x5c>)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018e2:	2300      	movs	r3, #0
 80018e4:	e000      	b.n	80018e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000010 	.word	0x20000010
 80018f4:	20000018 	.word	0x20000018
 80018f8:	20000014 	.word	0x20000014

080018fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001900:	4b05      	ldr	r3, [pc, #20]	@ (8001918 <HAL_IncTick+0x1c>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	461a      	mov	r2, r3
 8001906:	4b05      	ldr	r3, [pc, #20]	@ (800191c <HAL_IncTick+0x20>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4413      	add	r3, r2
 800190c:	4a03      	ldr	r2, [pc, #12]	@ (800191c <HAL_IncTick+0x20>)
 800190e:	6013      	str	r3, [r2, #0]
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	20000018 	.word	0x20000018
 800191c:	200003e0 	.word	0x200003e0

08001920 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return uwTick;
 8001924:	4b02      	ldr	r3, [pc, #8]	@ (8001930 <HAL_GetTick+0x10>)
 8001926:	681b      	ldr	r3, [r3, #0]
}
 8001928:	4618      	mov	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr
 8001930:	200003e0 	.word	0x200003e0

08001934 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800193c:	f7ff fff0 	bl	8001920 <HAL_GetTick>
 8001940:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800194c:	d005      	beq.n	800195a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800194e:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <HAL_Delay+0x44>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	461a      	mov	r2, r3
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4413      	add	r3, r2
 8001958:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800195a:	bf00      	nop
 800195c:	f7ff ffe0 	bl	8001920 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	429a      	cmp	r2, r3
 800196a:	d8f7      	bhi.n	800195c <HAL_Delay+0x28>
  {
  }
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000018 	.word	0x20000018

0800197c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001984:	2300      	movs	r3, #0
 8001986:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001988:	2300      	movs	r3, #0
 800198a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800198c:	2300      	movs	r3, #0
 800198e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001990:	2300      	movs	r3, #0
 8001992:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e0be      	b.n	8001b1c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d109      	bne.n	80019c0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff f948 	bl	8000c50 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f000 fbc5 	bl	8002150 <ADC_ConversionStop_Disable>
 80019c6:	4603      	mov	r3, r0
 80019c8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ce:	f003 0310 	and.w	r3, r3, #16
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f040 8099 	bne.w	8001b0a <HAL_ADC_Init+0x18e>
 80019d8:	7dfb      	ldrb	r3, [r7, #23]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f040 8095 	bne.w	8001b0a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80019e8:	f023 0302 	bic.w	r3, r3, #2
 80019ec:	f043 0202 	orr.w	r2, r3, #2
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019fc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	7b1b      	ldrb	r3, [r3, #12]
 8001a02:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a04:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a06:	68ba      	ldr	r2, [r7, #8]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a14:	d003      	beq.n	8001a1e <HAL_ADC_Init+0xa2>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d102      	bne.n	8001a24 <HAL_ADC_Init+0xa8>
 8001a1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a22:	e000      	b.n	8001a26 <HAL_ADC_Init+0xaa>
 8001a24:	2300      	movs	r3, #0
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	7d1b      	ldrb	r3, [r3, #20]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d119      	bne.n	8001a68 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	7b1b      	ldrb	r3, [r3, #12]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d109      	bne.n	8001a50 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	035a      	lsls	r2, r3, #13
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a4c:	613b      	str	r3, [r7, #16]
 8001a4e:	e00b      	b.n	8001a68 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a54:	f043 0220 	orr.w	r2, r3, #32
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a60:	f043 0201 	orr.w	r2, r3, #1
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	689a      	ldr	r2, [r3, #8]
 8001a82:	4b28      	ldr	r3, [pc, #160]	@ (8001b24 <HAL_ADC_Init+0x1a8>)
 8001a84:	4013      	ands	r3, r2
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	6812      	ldr	r2, [r2, #0]
 8001a8a:	68b9      	ldr	r1, [r7, #8]
 8001a8c:	430b      	orrs	r3, r1
 8001a8e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a98:	d003      	beq.n	8001aa2 <HAL_ADC_Init+0x126>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d104      	bne.n	8001aac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	051b      	lsls	r3, r3, #20
 8001aaa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ab2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	430a      	orrs	r2, r1
 8001abe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	689a      	ldr	r2, [r3, #8]
 8001ac6:	4b18      	ldr	r3, [pc, #96]	@ (8001b28 <HAL_ADC_Init+0x1ac>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	68ba      	ldr	r2, [r7, #8]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d10b      	bne.n	8001ae8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ada:	f023 0303 	bic.w	r3, r3, #3
 8001ade:	f043 0201 	orr.w	r2, r3, #1
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ae6:	e018      	b.n	8001b1a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aec:	f023 0312 	bic.w	r3, r3, #18
 8001af0:	f043 0210 	orr.w	r2, r3, #16
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001afc:	f043 0201 	orr.w	r2, r3, #1
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b08:	e007      	b.n	8001b1a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b0e:	f043 0210 	orr.w	r2, r3, #16
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3718      	adds	r7, #24
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	ffe1f7fd 	.word	0xffe1f7fd
 8001b28:	ff1f0efe 	.word	0xff1f0efe

08001b2c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b34:	2300      	movs	r3, #0
 8001b36:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d101      	bne.n	8001b46 <HAL_ADC_Start+0x1a>
 8001b42:	2302      	movs	r3, #2
 8001b44:	e098      	b.n	8001c78 <HAL_ADC_Start+0x14c>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f000 faa4 	bl	800209c <ADC_Enable>
 8001b54:	4603      	mov	r3, r0
 8001b56:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001b58:	7bfb      	ldrb	r3, [r7, #15]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f040 8087 	bne.w	8001c6e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b68:	f023 0301 	bic.w	r3, r3, #1
 8001b6c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a41      	ldr	r2, [pc, #260]	@ (8001c80 <HAL_ADC_Start+0x154>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d105      	bne.n	8001b8a <HAL_ADC_Start+0x5e>
 8001b7e:	4b41      	ldr	r3, [pc, #260]	@ (8001c84 <HAL_ADC_Start+0x158>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d115      	bne.n	8001bb6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d026      	beq.n	8001bf2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001bac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001bb4:	e01d      	b.n	8001bf2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a2f      	ldr	r2, [pc, #188]	@ (8001c84 <HAL_ADC_Start+0x158>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d004      	beq.n	8001bd6 <HAL_ADC_Start+0xaa>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a2b      	ldr	r2, [pc, #172]	@ (8001c80 <HAL_ADC_Start+0x154>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d10d      	bne.n	8001bf2 <HAL_ADC_Start+0xc6>
 8001bd6:	4b2b      	ldr	r3, [pc, #172]	@ (8001c84 <HAL_ADC_Start+0x158>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d007      	beq.n	8001bf2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001bea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d006      	beq.n	8001c0c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c02:	f023 0206 	bic.w	r2, r3, #6
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c0a:	e002      	b.n	8001c12 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f06f 0202 	mvn.w	r2, #2
 8001c22:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001c2e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001c32:	d113      	bne.n	8001c5c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c38:	4a11      	ldr	r2, [pc, #68]	@ (8001c80 <HAL_ADC_Start+0x154>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d105      	bne.n	8001c4a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001c3e:	4b11      	ldr	r3, [pc, #68]	@ (8001c84 <HAL_ADC_Start+0x158>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d108      	bne.n	8001c5c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	689a      	ldr	r2, [r3, #8]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001c58:	609a      	str	r2, [r3, #8]
 8001c5a:	e00c      	b.n	8001c76 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	689a      	ldr	r2, [r3, #8]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	e003      	b.n	8001c76 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40012800 	.word	0x40012800
 8001c84:	40012400 	.word	0x40012400

08001c88 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001c88:	b590      	push	{r4, r7, lr}
 8001c8a:	b087      	sub	sp, #28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c92:	2300      	movs	r3, #0
 8001c94:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001c9e:	f7ff fe3f 	bl	8001920 <HAL_GetTick>
 8001ca2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d00b      	beq.n	8001cca <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb6:	f043 0220 	orr.w	r2, r3, #32
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e0d3      	b.n	8001e72 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d131      	bne.n	8001d3c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cde:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d12a      	bne.n	8001d3c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001ce6:	e021      	b.n	8001d2c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cee:	d01d      	beq.n	8001d2c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d007      	beq.n	8001d06 <HAL_ADC_PollForConversion+0x7e>
 8001cf6:	f7ff fe13 	bl	8001920 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d212      	bcs.n	8001d2c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0302 	and.w	r3, r3, #2
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10b      	bne.n	8001d2c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d18:	f043 0204 	orr.w	r2, r3, #4
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2200      	movs	r2, #0
 8001d24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e0a2      	b.n	8001e72 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0d6      	beq.n	8001ce8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001d3a:	e070      	b.n	8001e1e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001d3c:	4b4f      	ldr	r3, [pc, #316]	@ (8001e7c <HAL_ADC_PollForConversion+0x1f4>)
 8001d3e:	681c      	ldr	r4, [r3, #0]
 8001d40:	2002      	movs	r0, #2
 8001d42:	f004 fb67 	bl	8006414 <HAL_RCCEx_GetPeriphCLKFreq>
 8001d46:	4603      	mov	r3, r0
 8001d48:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	6919      	ldr	r1, [r3, #16]
 8001d52:	4b4b      	ldr	r3, [pc, #300]	@ (8001e80 <HAL_ADC_PollForConversion+0x1f8>)
 8001d54:	400b      	ands	r3, r1
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d118      	bne.n	8001d8c <HAL_ADC_PollForConversion+0x104>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	68d9      	ldr	r1, [r3, #12]
 8001d60:	4b48      	ldr	r3, [pc, #288]	@ (8001e84 <HAL_ADC_PollForConversion+0x1fc>)
 8001d62:	400b      	ands	r3, r1
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d111      	bne.n	8001d8c <HAL_ADC_PollForConversion+0x104>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6919      	ldr	r1, [r3, #16]
 8001d6e:	4b46      	ldr	r3, [pc, #280]	@ (8001e88 <HAL_ADC_PollForConversion+0x200>)
 8001d70:	400b      	ands	r3, r1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d108      	bne.n	8001d88 <HAL_ADC_PollForConversion+0x100>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68d9      	ldr	r1, [r3, #12]
 8001d7c:	4b43      	ldr	r3, [pc, #268]	@ (8001e8c <HAL_ADC_PollForConversion+0x204>)
 8001d7e:	400b      	ands	r3, r1
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d101      	bne.n	8001d88 <HAL_ADC_PollForConversion+0x100>
 8001d84:	2314      	movs	r3, #20
 8001d86:	e020      	b.n	8001dca <HAL_ADC_PollForConversion+0x142>
 8001d88:	2329      	movs	r3, #41	@ 0x29
 8001d8a:	e01e      	b.n	8001dca <HAL_ADC_PollForConversion+0x142>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6919      	ldr	r1, [r3, #16]
 8001d92:	4b3d      	ldr	r3, [pc, #244]	@ (8001e88 <HAL_ADC_PollForConversion+0x200>)
 8001d94:	400b      	ands	r3, r1
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d106      	bne.n	8001da8 <HAL_ADC_PollForConversion+0x120>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	68d9      	ldr	r1, [r3, #12]
 8001da0:	4b3a      	ldr	r3, [pc, #232]	@ (8001e8c <HAL_ADC_PollForConversion+0x204>)
 8001da2:	400b      	ands	r3, r1
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d00d      	beq.n	8001dc4 <HAL_ADC_PollForConversion+0x13c>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	6919      	ldr	r1, [r3, #16]
 8001dae:	4b38      	ldr	r3, [pc, #224]	@ (8001e90 <HAL_ADC_PollForConversion+0x208>)
 8001db0:	400b      	ands	r3, r1
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d108      	bne.n	8001dc8 <HAL_ADC_PollForConversion+0x140>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68d9      	ldr	r1, [r3, #12]
 8001dbc:	4b34      	ldr	r3, [pc, #208]	@ (8001e90 <HAL_ADC_PollForConversion+0x208>)
 8001dbe:	400b      	ands	r3, r1
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d101      	bne.n	8001dc8 <HAL_ADC_PollForConversion+0x140>
 8001dc4:	2354      	movs	r3, #84	@ 0x54
 8001dc6:	e000      	b.n	8001dca <HAL_ADC_PollForConversion+0x142>
 8001dc8:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001dca:	fb02 f303 	mul.w	r3, r2, r3
 8001dce:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001dd0:	e021      	b.n	8001e16 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dd8:	d01a      	beq.n	8001e10 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d007      	beq.n	8001df0 <HAL_ADC_PollForConversion+0x168>
 8001de0:	f7ff fd9e 	bl	8001920 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	683a      	ldr	r2, [r7, #0]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d20f      	bcs.n	8001e10 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d90b      	bls.n	8001e10 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dfc:	f043 0204 	orr.w	r2, r3, #4
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e030      	b.n	8001e72 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	3301      	adds	r3, #1
 8001e14:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d8d9      	bhi.n	8001dd2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f06f 0212 	mvn.w	r2, #18
 8001e26:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001e3e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e42:	d115      	bne.n	8001e70 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d111      	bne.n	8001e70 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d105      	bne.n	8001e70 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e68:	f043 0201 	orr.w	r2, r3, #1
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	371c      	adds	r7, #28
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd90      	pop	{r4, r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000010 	.word	0x20000010
 8001e80:	24924924 	.word	0x24924924
 8001e84:	00924924 	.word	0x00924924
 8001e88:	12492492 	.word	0x12492492
 8001e8c:	00492492 	.word	0x00492492
 8001e90:	00249249 	.word	0x00249249

08001e94 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc80      	pop	{r7}
 8001eaa:	4770      	bx	lr

08001eac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d101      	bne.n	8001ecc <HAL_ADC_ConfigChannel+0x20>
 8001ec8:	2302      	movs	r3, #2
 8001eca:	e0dc      	b.n	8002086 <HAL_ADC_ConfigChannel+0x1da>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	2b06      	cmp	r3, #6
 8001eda:	d81c      	bhi.n	8001f16 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685a      	ldr	r2, [r3, #4]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	4413      	add	r3, r2
 8001eec:	3b05      	subs	r3, #5
 8001eee:	221f      	movs	r2, #31
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	4019      	ands	r1, r3
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	6818      	ldr	r0, [r3, #0]
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	4613      	mov	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	3b05      	subs	r3, #5
 8001f08:	fa00 f203 	lsl.w	r2, r0, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	430a      	orrs	r2, r1
 8001f12:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f14:	e03c      	b.n	8001f90 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2b0c      	cmp	r3, #12
 8001f1c:	d81c      	bhi.n	8001f58 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685a      	ldr	r2, [r3, #4]
 8001f28:	4613      	mov	r3, r2
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	4413      	add	r3, r2
 8001f2e:	3b23      	subs	r3, #35	@ 0x23
 8001f30:	221f      	movs	r2, #31
 8001f32:	fa02 f303 	lsl.w	r3, r2, r3
 8001f36:	43db      	mvns	r3, r3
 8001f38:	4019      	ands	r1, r3
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	6818      	ldr	r0, [r3, #0]
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	4613      	mov	r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4413      	add	r3, r2
 8001f48:	3b23      	subs	r3, #35	@ 0x23
 8001f4a:	fa00 f203 	lsl.w	r2, r0, r3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	430a      	orrs	r2, r1
 8001f54:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f56:	e01b      	b.n	8001f90 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	4613      	mov	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	4413      	add	r3, r2
 8001f68:	3b41      	subs	r3, #65	@ 0x41
 8001f6a:	221f      	movs	r2, #31
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	43db      	mvns	r3, r3
 8001f72:	4019      	ands	r1, r3
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	6818      	ldr	r0, [r3, #0]
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685a      	ldr	r2, [r3, #4]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4413      	add	r3, r2
 8001f82:	3b41      	subs	r3, #65	@ 0x41
 8001f84:	fa00 f203 	lsl.w	r2, r0, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b09      	cmp	r3, #9
 8001f96:	d91c      	bls.n	8001fd2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68d9      	ldr	r1, [r3, #12]
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	4413      	add	r3, r2
 8001fa8:	3b1e      	subs	r3, #30
 8001faa:	2207      	movs	r2, #7
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	4019      	ands	r1, r3
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	6898      	ldr	r0, [r3, #8]
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	4413      	add	r3, r2
 8001fc2:	3b1e      	subs	r3, #30
 8001fc4:	fa00 f203 	lsl.w	r2, r0, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	60da      	str	r2, [r3, #12]
 8001fd0:	e019      	b.n	8002006 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	6919      	ldr	r1, [r3, #16]
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	4613      	mov	r3, r2
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	4413      	add	r3, r2
 8001fe2:	2207      	movs	r2, #7
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	4019      	ands	r1, r3
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	6898      	ldr	r0, [r3, #8]
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	4413      	add	r3, r2
 8001ffa:	fa00 f203 	lsl.w	r2, r0, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	430a      	orrs	r2, r1
 8002004:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2b10      	cmp	r3, #16
 800200c:	d003      	beq.n	8002016 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002012:	2b11      	cmp	r3, #17
 8002014:	d132      	bne.n	800207c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a1d      	ldr	r2, [pc, #116]	@ (8002090 <HAL_ADC_ConfigChannel+0x1e4>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d125      	bne.n	800206c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d126      	bne.n	800207c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800203c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2b10      	cmp	r3, #16
 8002044:	d11a      	bne.n	800207c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002046:	4b13      	ldr	r3, [pc, #76]	@ (8002094 <HAL_ADC_ConfigChannel+0x1e8>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a13      	ldr	r2, [pc, #76]	@ (8002098 <HAL_ADC_ConfigChannel+0x1ec>)
 800204c:	fba2 2303 	umull	r2, r3, r2, r3
 8002050:	0c9a      	lsrs	r2, r3, #18
 8002052:	4613      	mov	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	4413      	add	r3, r2
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800205c:	e002      	b.n	8002064 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	3b01      	subs	r3, #1
 8002062:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1f9      	bne.n	800205e <HAL_ADC_ConfigChannel+0x1b2>
 800206a:	e007      	b.n	800207c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002070:	f043 0220 	orr.w	r2, r3, #32
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002084:	7bfb      	ldrb	r3, [r7, #15]
}
 8002086:	4618      	mov	r0, r3
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr
 8002090:	40012400 	.word	0x40012400
 8002094:	20000010 	.word	0x20000010
 8002098:	431bde83 	.word	0x431bde83

0800209c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d040      	beq.n	800213c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f042 0201 	orr.w	r2, r2, #1
 80020c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002148 <ADC_Enable+0xac>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a1f      	ldr	r2, [pc, #124]	@ (800214c <ADC_Enable+0xb0>)
 80020d0:	fba2 2303 	umull	r2, r3, r2, r3
 80020d4:	0c9b      	lsrs	r3, r3, #18
 80020d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020d8:	e002      	b.n	80020e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	3b01      	subs	r3, #1
 80020de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f9      	bne.n	80020da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020e6:	f7ff fc1b 	bl	8001920 <HAL_GetTick>
 80020ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80020ec:	e01f      	b.n	800212e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020ee:	f7ff fc17 	bl	8001920 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d918      	bls.n	800212e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	2b01      	cmp	r3, #1
 8002108:	d011      	beq.n	800212e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800210e:	f043 0210 	orr.w	r2, r3, #16
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211a:	f043 0201 	orr.w	r2, r3, #1
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e007      	b.n	800213e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	2b01      	cmp	r3, #1
 800213a:	d1d8      	bne.n	80020ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000010 	.word	0x20000010
 800214c:	431bde83 	.word	0x431bde83

08002150 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002158:	2300      	movs	r3, #0
 800215a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b01      	cmp	r3, #1
 8002168:	d12e      	bne.n	80021c8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f022 0201 	bic.w	r2, r2, #1
 8002178:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800217a:	f7ff fbd1 	bl	8001920 <HAL_GetTick>
 800217e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002180:	e01b      	b.n	80021ba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002182:	f7ff fbcd 	bl	8001920 <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	2b02      	cmp	r3, #2
 800218e:	d914      	bls.n	80021ba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	2b01      	cmp	r3, #1
 800219c:	d10d      	bne.n	80021ba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a2:	f043 0210 	orr.w	r2, r3, #16
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ae:	f043 0201 	orr.w	r2, r3, #1
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e007      	b.n	80021ca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f003 0301 	and.w	r3, r3, #1
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d0dc      	beq.n	8002182 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021dc:	2300      	movs	r3, #0
 80021de:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80021e0:	2300      	movs	r3, #0
 80021e2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d101      	bne.n	80021f2 <HAL_ADCEx_Calibration_Start+0x1e>
 80021ee:	2302      	movs	r3, #2
 80021f0:	e097      	b.n	8002322 <HAL_ADCEx_Calibration_Start+0x14e>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7ff ffa8 	bl	8002150 <ADC_ConversionStop_Disable>
 8002200:	4603      	mov	r3, r0
 8002202:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff ff49 	bl	800209c <ADC_Enable>
 800220a:	4603      	mov	r3, r0
 800220c:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800220e:	7dfb      	ldrb	r3, [r7, #23]
 8002210:	2b00      	cmp	r3, #0
 8002212:	f040 8081 	bne.w	8002318 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800221a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800221e:	f023 0302 	bic.w	r3, r3, #2
 8002222:	f043 0202 	orr.w	r2, r3, #2
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800222a:	4b40      	ldr	r3, [pc, #256]	@ (800232c <HAL_ADCEx_Calibration_Start+0x158>)
 800222c:	681c      	ldr	r4, [r3, #0]
 800222e:	2002      	movs	r0, #2
 8002230:	f004 f8f0 	bl	8006414 <HAL_RCCEx_GetPeriphCLKFreq>
 8002234:	4603      	mov	r3, r0
 8002236:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800223a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800223c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800223e:	e002      	b.n	8002246 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	3b01      	subs	r3, #1
 8002244:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1f9      	bne.n	8002240 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689a      	ldr	r2, [r3, #8]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f042 0208 	orr.w	r2, r2, #8
 800225a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800225c:	f7ff fb60 	bl	8001920 <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002262:	e01b      	b.n	800229c <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002264:	f7ff fb5c 	bl	8001920 <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b0a      	cmp	r3, #10
 8002270:	d914      	bls.n	800229c <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f003 0308 	and.w	r3, r3, #8
 800227c:	2b00      	cmp	r3, #0
 800227e:	d00d      	beq.n	800229c <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002284:	f023 0312 	bic.w	r3, r3, #18
 8002288:	f043 0210 	orr.w	r2, r3, #16
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e042      	b.n	8002322 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f003 0308 	and.w	r3, r3, #8
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1dc      	bne.n	8002264 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f042 0204 	orr.w	r2, r2, #4
 80022b8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80022ba:	f7ff fb31 	bl	8001920 <HAL_GetTick>
 80022be:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80022c0:	e01b      	b.n	80022fa <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80022c2:	f7ff fb2d 	bl	8001920 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b0a      	cmp	r3, #10
 80022ce:	d914      	bls.n	80022fa <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00d      	beq.n	80022fa <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e2:	f023 0312 	bic.w	r3, r3, #18
 80022e6:	f043 0210 	orr.w	r2, r3, #16
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e013      	b.n	8002322 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1dc      	bne.n	80022c2 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230c:	f023 0303 	bic.w	r3, r3, #3
 8002310:	f043 0201 	orr.w	r2, r3, #1
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002320:	7dfb      	ldrb	r3, [r7, #23]
}
 8002322:	4618      	mov	r0, r3
 8002324:	371c      	adds	r7, #28
 8002326:	46bd      	mov	sp, r7
 8002328:	bd90      	pop	{r4, r7, pc}
 800232a:	bf00      	nop
 800232c:	20000010 	.word	0x20000010

08002330 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002340:	4b0c      	ldr	r3, [pc, #48]	@ (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002346:	68ba      	ldr	r2, [r7, #8]
 8002348:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800234c:	4013      	ands	r3, r2
 800234e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002358:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800235c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002362:	4a04      	ldr	r2, [pc, #16]	@ (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	60d3      	str	r3, [r2, #12]
}
 8002368:	bf00      	nop
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	bc80      	pop	{r7}
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800237c:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <__NVIC_GetPriorityGrouping+0x18>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	0a1b      	lsrs	r3, r3, #8
 8002382:	f003 0307 	and.w	r3, r3, #7
}
 8002386:	4618      	mov	r0, r3
 8002388:	46bd      	mov	sp, r7
 800238a:	bc80      	pop	{r7}
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800239e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	db0b      	blt.n	80023be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	f003 021f 	and.w	r2, r3, #31
 80023ac:	4906      	ldr	r1, [pc, #24]	@ (80023c8 <__NVIC_EnableIRQ+0x34>)
 80023ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b2:	095b      	lsrs	r3, r3, #5
 80023b4:	2001      	movs	r0, #1
 80023b6:	fa00 f202 	lsl.w	r2, r0, r2
 80023ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023be:	bf00      	nop
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr
 80023c8:	e000e100 	.word	0xe000e100

080023cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	6039      	str	r1, [r7, #0]
 80023d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	db0a      	blt.n	80023f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	490c      	ldr	r1, [pc, #48]	@ (8002418 <__NVIC_SetPriority+0x4c>)
 80023e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ea:	0112      	lsls	r2, r2, #4
 80023ec:	b2d2      	uxtb	r2, r2
 80023ee:	440b      	add	r3, r1
 80023f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023f4:	e00a      	b.n	800240c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	4908      	ldr	r1, [pc, #32]	@ (800241c <__NVIC_SetPriority+0x50>)
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	f003 030f 	and.w	r3, r3, #15
 8002402:	3b04      	subs	r3, #4
 8002404:	0112      	lsls	r2, r2, #4
 8002406:	b2d2      	uxtb	r2, r2
 8002408:	440b      	add	r3, r1
 800240a:	761a      	strb	r2, [r3, #24]
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	bc80      	pop	{r7}
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	e000e100 	.word	0xe000e100
 800241c:	e000ed00 	.word	0xe000ed00

08002420 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002420:	b480      	push	{r7}
 8002422:	b089      	sub	sp, #36	@ 0x24
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f003 0307 	and.w	r3, r3, #7
 8002432:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	f1c3 0307 	rsb	r3, r3, #7
 800243a:	2b04      	cmp	r3, #4
 800243c:	bf28      	it	cs
 800243e:	2304      	movcs	r3, #4
 8002440:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	3304      	adds	r3, #4
 8002446:	2b06      	cmp	r3, #6
 8002448:	d902      	bls.n	8002450 <NVIC_EncodePriority+0x30>
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	3b03      	subs	r3, #3
 800244e:	e000      	b.n	8002452 <NVIC_EncodePriority+0x32>
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002454:	f04f 32ff 	mov.w	r2, #4294967295
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	fa02 f303 	lsl.w	r3, r2, r3
 800245e:	43da      	mvns	r2, r3
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	401a      	ands	r2, r3
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002468:	f04f 31ff 	mov.w	r1, #4294967295
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	fa01 f303 	lsl.w	r3, r1, r3
 8002472:	43d9      	mvns	r1, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002478:	4313      	orrs	r3, r2
         );
}
 800247a:	4618      	mov	r0, r3
 800247c:	3724      	adds	r7, #36	@ 0x24
 800247e:	46bd      	mov	sp, r7
 8002480:	bc80      	pop	{r7}
 8002482:	4770      	bx	lr

08002484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3b01      	subs	r3, #1
 8002490:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002494:	d301      	bcc.n	800249a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002496:	2301      	movs	r3, #1
 8002498:	e00f      	b.n	80024ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800249a:	4a0a      	ldr	r2, [pc, #40]	@ (80024c4 <SysTick_Config+0x40>)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3b01      	subs	r3, #1
 80024a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024a2:	210f      	movs	r1, #15
 80024a4:	f04f 30ff 	mov.w	r0, #4294967295
 80024a8:	f7ff ff90 	bl	80023cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024ac:	4b05      	ldr	r3, [pc, #20]	@ (80024c4 <SysTick_Config+0x40>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024b2:	4b04      	ldr	r3, [pc, #16]	@ (80024c4 <SysTick_Config+0x40>)
 80024b4:	2207      	movs	r2, #7
 80024b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	e000e010 	.word	0xe000e010

080024c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ff2d 	bl	8002330 <__NVIC_SetPriorityGrouping>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024de:	b580      	push	{r7, lr}
 80024e0:	b086      	sub	sp, #24
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	4603      	mov	r3, r0
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
 80024ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024f0:	f7ff ff42 	bl	8002378 <__NVIC_GetPriorityGrouping>
 80024f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	68b9      	ldr	r1, [r7, #8]
 80024fa:	6978      	ldr	r0, [r7, #20]
 80024fc:	f7ff ff90 	bl	8002420 <NVIC_EncodePriority>
 8002500:	4602      	mov	r2, r0
 8002502:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002506:	4611      	mov	r1, r2
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff ff5f 	bl	80023cc <__NVIC_SetPriority>
}
 800250e:	bf00      	nop
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b082      	sub	sp, #8
 800251a:	af00      	add	r7, sp, #0
 800251c:	4603      	mov	r3, r0
 800251e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff35 	bl	8002394 <__NVIC_EnableIRQ>
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff ffa2 	bl	8002484 <SysTick_Config>
 8002540:	4603      	mov	r3, r0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002554:	2300      	movs	r3, #0
 8002556:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e043      	b.n	80025ea <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	461a      	mov	r2, r3
 8002568:	4b22      	ldr	r3, [pc, #136]	@ (80025f4 <HAL_DMA_Init+0xa8>)
 800256a:	4413      	add	r3, r2
 800256c:	4a22      	ldr	r2, [pc, #136]	@ (80025f8 <HAL_DMA_Init+0xac>)
 800256e:	fba2 2303 	umull	r2, r3, r2, r3
 8002572:	091b      	lsrs	r3, r3, #4
 8002574:	009a      	lsls	r2, r3, #2
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a1f      	ldr	r2, [pc, #124]	@ (80025fc <HAL_DMA_Init+0xb0>)
 800257e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2202      	movs	r2, #2
 8002584:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002596:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800259a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80025a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	68fa      	ldr	r2, [r7, #12]
 80025d0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3714      	adds	r7, #20
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr
 80025f4:	bffdfff8 	.word	0xbffdfff8
 80025f8:	cccccccd 	.word	0xcccccccd
 80025fc:	40020000 	.word	0x40020000

08002600 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002608:	2300      	movs	r3, #0
 800260a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002612:	b2db      	uxtb	r3, r3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d005      	beq.n	8002624 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2204      	movs	r2, #4
 800261c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	73fb      	strb	r3, [r7, #15]
 8002622:	e051      	b.n	80026c8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f022 020e 	bic.w	r2, r2, #14
 8002632:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0201 	bic.w	r2, r2, #1
 8002642:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a22      	ldr	r2, [pc, #136]	@ (80026d4 <HAL_DMA_Abort_IT+0xd4>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d029      	beq.n	80026a2 <HAL_DMA_Abort_IT+0xa2>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a21      	ldr	r2, [pc, #132]	@ (80026d8 <HAL_DMA_Abort_IT+0xd8>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d022      	beq.n	800269e <HAL_DMA_Abort_IT+0x9e>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a1f      	ldr	r2, [pc, #124]	@ (80026dc <HAL_DMA_Abort_IT+0xdc>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d01a      	beq.n	8002698 <HAL_DMA_Abort_IT+0x98>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a1e      	ldr	r2, [pc, #120]	@ (80026e0 <HAL_DMA_Abort_IT+0xe0>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d012      	beq.n	8002692 <HAL_DMA_Abort_IT+0x92>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a1c      	ldr	r2, [pc, #112]	@ (80026e4 <HAL_DMA_Abort_IT+0xe4>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d00a      	beq.n	800268c <HAL_DMA_Abort_IT+0x8c>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a1b      	ldr	r2, [pc, #108]	@ (80026e8 <HAL_DMA_Abort_IT+0xe8>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d102      	bne.n	8002686 <HAL_DMA_Abort_IT+0x86>
 8002680:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002684:	e00e      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 8002686:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800268a:	e00b      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 800268c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002690:	e008      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 8002692:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002696:	e005      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 8002698:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800269c:	e002      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 800269e:	2310      	movs	r3, #16
 80026a0:	e000      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 80026a2:	2301      	movs	r3, #1
 80026a4:	4a11      	ldr	r2, [pc, #68]	@ (80026ec <HAL_DMA_Abort_IT+0xec>)
 80026a6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	4798      	blx	r3
    } 
  }
  return status;
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	40020008 	.word	0x40020008
 80026d8:	4002001c 	.word	0x4002001c
 80026dc:	40020030 	.word	0x40020030
 80026e0:	40020044 	.word	0x40020044
 80026e4:	40020058 	.word	0x40020058
 80026e8:	4002006c 	.word	0x4002006c
 80026ec:	40020000 	.word	0x40020000

080026f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270c:	2204      	movs	r2, #4
 800270e:	409a      	lsls	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	4013      	ands	r3, r2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d04f      	beq.n	80027b8 <HAL_DMA_IRQHandler+0xc8>
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	f003 0304 	and.w	r3, r3, #4
 800271e:	2b00      	cmp	r3, #0
 8002720:	d04a      	beq.n	80027b8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0320 	and.w	r3, r3, #32
 800272c:	2b00      	cmp	r3, #0
 800272e:	d107      	bne.n	8002740 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f022 0204 	bic.w	r2, r2, #4
 800273e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a66      	ldr	r2, [pc, #408]	@ (80028e0 <HAL_DMA_IRQHandler+0x1f0>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d029      	beq.n	800279e <HAL_DMA_IRQHandler+0xae>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a65      	ldr	r2, [pc, #404]	@ (80028e4 <HAL_DMA_IRQHandler+0x1f4>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d022      	beq.n	800279a <HAL_DMA_IRQHandler+0xaa>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a63      	ldr	r2, [pc, #396]	@ (80028e8 <HAL_DMA_IRQHandler+0x1f8>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d01a      	beq.n	8002794 <HAL_DMA_IRQHandler+0xa4>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a62      	ldr	r2, [pc, #392]	@ (80028ec <HAL_DMA_IRQHandler+0x1fc>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d012      	beq.n	800278e <HAL_DMA_IRQHandler+0x9e>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a60      	ldr	r2, [pc, #384]	@ (80028f0 <HAL_DMA_IRQHandler+0x200>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d00a      	beq.n	8002788 <HAL_DMA_IRQHandler+0x98>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a5f      	ldr	r2, [pc, #380]	@ (80028f4 <HAL_DMA_IRQHandler+0x204>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d102      	bne.n	8002782 <HAL_DMA_IRQHandler+0x92>
 800277c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002780:	e00e      	b.n	80027a0 <HAL_DMA_IRQHandler+0xb0>
 8002782:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002786:	e00b      	b.n	80027a0 <HAL_DMA_IRQHandler+0xb0>
 8002788:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800278c:	e008      	b.n	80027a0 <HAL_DMA_IRQHandler+0xb0>
 800278e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002792:	e005      	b.n	80027a0 <HAL_DMA_IRQHandler+0xb0>
 8002794:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002798:	e002      	b.n	80027a0 <HAL_DMA_IRQHandler+0xb0>
 800279a:	2340      	movs	r3, #64	@ 0x40
 800279c:	e000      	b.n	80027a0 <HAL_DMA_IRQHandler+0xb0>
 800279e:	2304      	movs	r3, #4
 80027a0:	4a55      	ldr	r2, [pc, #340]	@ (80028f8 <HAL_DMA_IRQHandler+0x208>)
 80027a2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 8094 	beq.w	80028d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80027b6:	e08e      	b.n	80028d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027bc:	2202      	movs	r2, #2
 80027be:	409a      	lsls	r2, r3
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	4013      	ands	r3, r2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d056      	beq.n	8002876 <HAL_DMA_IRQHandler+0x186>
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d051      	beq.n	8002876 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0320 	and.w	r3, r3, #32
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d10b      	bne.n	80027f8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f022 020a 	bic.w	r2, r2, #10
 80027ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a38      	ldr	r2, [pc, #224]	@ (80028e0 <HAL_DMA_IRQHandler+0x1f0>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d029      	beq.n	8002856 <HAL_DMA_IRQHandler+0x166>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a37      	ldr	r2, [pc, #220]	@ (80028e4 <HAL_DMA_IRQHandler+0x1f4>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d022      	beq.n	8002852 <HAL_DMA_IRQHandler+0x162>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a35      	ldr	r2, [pc, #212]	@ (80028e8 <HAL_DMA_IRQHandler+0x1f8>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d01a      	beq.n	800284c <HAL_DMA_IRQHandler+0x15c>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a34      	ldr	r2, [pc, #208]	@ (80028ec <HAL_DMA_IRQHandler+0x1fc>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d012      	beq.n	8002846 <HAL_DMA_IRQHandler+0x156>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a32      	ldr	r2, [pc, #200]	@ (80028f0 <HAL_DMA_IRQHandler+0x200>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d00a      	beq.n	8002840 <HAL_DMA_IRQHandler+0x150>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a31      	ldr	r2, [pc, #196]	@ (80028f4 <HAL_DMA_IRQHandler+0x204>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d102      	bne.n	800283a <HAL_DMA_IRQHandler+0x14a>
 8002834:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002838:	e00e      	b.n	8002858 <HAL_DMA_IRQHandler+0x168>
 800283a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800283e:	e00b      	b.n	8002858 <HAL_DMA_IRQHandler+0x168>
 8002840:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002844:	e008      	b.n	8002858 <HAL_DMA_IRQHandler+0x168>
 8002846:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800284a:	e005      	b.n	8002858 <HAL_DMA_IRQHandler+0x168>
 800284c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002850:	e002      	b.n	8002858 <HAL_DMA_IRQHandler+0x168>
 8002852:	2320      	movs	r3, #32
 8002854:	e000      	b.n	8002858 <HAL_DMA_IRQHandler+0x168>
 8002856:	2302      	movs	r3, #2
 8002858:	4a27      	ldr	r2, [pc, #156]	@ (80028f8 <HAL_DMA_IRQHandler+0x208>)
 800285a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002868:	2b00      	cmp	r3, #0
 800286a:	d034      	beq.n	80028d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002874:	e02f      	b.n	80028d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287a:	2208      	movs	r2, #8
 800287c:	409a      	lsls	r2, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	4013      	ands	r3, r2
 8002882:	2b00      	cmp	r3, #0
 8002884:	d028      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x1e8>
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	f003 0308 	and.w	r3, r3, #8
 800288c:	2b00      	cmp	r3, #0
 800288e:	d023      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f022 020e 	bic.w	r2, r2, #14
 800289e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a8:	2101      	movs	r1, #1
 80028aa:	fa01 f202 	lsl.w	r2, r1, r2
 80028ae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2201      	movs	r2, #1
 80028b4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2201      	movs	r2, #1
 80028ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d004      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	4798      	blx	r3
    }
  }
  return;
 80028d6:	bf00      	nop
 80028d8:	bf00      	nop
}
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40020008 	.word	0x40020008
 80028e4:	4002001c 	.word	0x4002001c
 80028e8:	40020030 	.word	0x40020030
 80028ec:	40020044 	.word	0x40020044
 80028f0:	40020058 	.word	0x40020058
 80028f4:	4002006c 	.word	0x4002006c
 80028f8:	40020000 	.word	0x40020000

080028fc <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800290a:	b2db      	uxtb	r3, r3
}
 800290c:	4618      	mov	r0, r3
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	bc80      	pop	{r7}
 8002914:	4770      	bx	lr
	...

08002918 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002918:	b480      	push	{r7}
 800291a:	b08b      	sub	sp, #44	@ 0x2c
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002922:	2300      	movs	r3, #0
 8002924:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002926:	2300      	movs	r3, #0
 8002928:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800292a:	e169      	b.n	8002c00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800292c:	2201      	movs	r2, #1
 800292e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	69fa      	ldr	r2, [r7, #28]
 800293c:	4013      	ands	r3, r2
 800293e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	429a      	cmp	r2, r3
 8002946:	f040 8158 	bne.w	8002bfa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	4a9a      	ldr	r2, [pc, #616]	@ (8002bb8 <HAL_GPIO_Init+0x2a0>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d05e      	beq.n	8002a12 <HAL_GPIO_Init+0xfa>
 8002954:	4a98      	ldr	r2, [pc, #608]	@ (8002bb8 <HAL_GPIO_Init+0x2a0>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d875      	bhi.n	8002a46 <HAL_GPIO_Init+0x12e>
 800295a:	4a98      	ldr	r2, [pc, #608]	@ (8002bbc <HAL_GPIO_Init+0x2a4>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d058      	beq.n	8002a12 <HAL_GPIO_Init+0xfa>
 8002960:	4a96      	ldr	r2, [pc, #600]	@ (8002bbc <HAL_GPIO_Init+0x2a4>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d86f      	bhi.n	8002a46 <HAL_GPIO_Init+0x12e>
 8002966:	4a96      	ldr	r2, [pc, #600]	@ (8002bc0 <HAL_GPIO_Init+0x2a8>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d052      	beq.n	8002a12 <HAL_GPIO_Init+0xfa>
 800296c:	4a94      	ldr	r2, [pc, #592]	@ (8002bc0 <HAL_GPIO_Init+0x2a8>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d869      	bhi.n	8002a46 <HAL_GPIO_Init+0x12e>
 8002972:	4a94      	ldr	r2, [pc, #592]	@ (8002bc4 <HAL_GPIO_Init+0x2ac>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d04c      	beq.n	8002a12 <HAL_GPIO_Init+0xfa>
 8002978:	4a92      	ldr	r2, [pc, #584]	@ (8002bc4 <HAL_GPIO_Init+0x2ac>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d863      	bhi.n	8002a46 <HAL_GPIO_Init+0x12e>
 800297e:	4a92      	ldr	r2, [pc, #584]	@ (8002bc8 <HAL_GPIO_Init+0x2b0>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d046      	beq.n	8002a12 <HAL_GPIO_Init+0xfa>
 8002984:	4a90      	ldr	r2, [pc, #576]	@ (8002bc8 <HAL_GPIO_Init+0x2b0>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d85d      	bhi.n	8002a46 <HAL_GPIO_Init+0x12e>
 800298a:	2b12      	cmp	r3, #18
 800298c:	d82a      	bhi.n	80029e4 <HAL_GPIO_Init+0xcc>
 800298e:	2b12      	cmp	r3, #18
 8002990:	d859      	bhi.n	8002a46 <HAL_GPIO_Init+0x12e>
 8002992:	a201      	add	r2, pc, #4	@ (adr r2, 8002998 <HAL_GPIO_Init+0x80>)
 8002994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002998:	08002a13 	.word	0x08002a13
 800299c:	080029ed 	.word	0x080029ed
 80029a0:	080029ff 	.word	0x080029ff
 80029a4:	08002a41 	.word	0x08002a41
 80029a8:	08002a47 	.word	0x08002a47
 80029ac:	08002a47 	.word	0x08002a47
 80029b0:	08002a47 	.word	0x08002a47
 80029b4:	08002a47 	.word	0x08002a47
 80029b8:	08002a47 	.word	0x08002a47
 80029bc:	08002a47 	.word	0x08002a47
 80029c0:	08002a47 	.word	0x08002a47
 80029c4:	08002a47 	.word	0x08002a47
 80029c8:	08002a47 	.word	0x08002a47
 80029cc:	08002a47 	.word	0x08002a47
 80029d0:	08002a47 	.word	0x08002a47
 80029d4:	08002a47 	.word	0x08002a47
 80029d8:	08002a47 	.word	0x08002a47
 80029dc:	080029f5 	.word	0x080029f5
 80029e0:	08002a09 	.word	0x08002a09
 80029e4:	4a79      	ldr	r2, [pc, #484]	@ (8002bcc <HAL_GPIO_Init+0x2b4>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d013      	beq.n	8002a12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80029ea:	e02c      	b.n	8002a46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	623b      	str	r3, [r7, #32]
          break;
 80029f2:	e029      	b.n	8002a48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	3304      	adds	r3, #4
 80029fa:	623b      	str	r3, [r7, #32]
          break;
 80029fc:	e024      	b.n	8002a48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	3308      	adds	r3, #8
 8002a04:	623b      	str	r3, [r7, #32]
          break;
 8002a06:	e01f      	b.n	8002a48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	330c      	adds	r3, #12
 8002a0e:	623b      	str	r3, [r7, #32]
          break;
 8002a10:	e01a      	b.n	8002a48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d102      	bne.n	8002a20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a1a:	2304      	movs	r3, #4
 8002a1c:	623b      	str	r3, [r7, #32]
          break;
 8002a1e:	e013      	b.n	8002a48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d105      	bne.n	8002a34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a28:	2308      	movs	r3, #8
 8002a2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	69fa      	ldr	r2, [r7, #28]
 8002a30:	611a      	str	r2, [r3, #16]
          break;
 8002a32:	e009      	b.n	8002a48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a34:	2308      	movs	r3, #8
 8002a36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	69fa      	ldr	r2, [r7, #28]
 8002a3c:	615a      	str	r2, [r3, #20]
          break;
 8002a3e:	e003      	b.n	8002a48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a40:	2300      	movs	r3, #0
 8002a42:	623b      	str	r3, [r7, #32]
          break;
 8002a44:	e000      	b.n	8002a48 <HAL_GPIO_Init+0x130>
          break;
 8002a46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	2bff      	cmp	r3, #255	@ 0xff
 8002a4c:	d801      	bhi.n	8002a52 <HAL_GPIO_Init+0x13a>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	e001      	b.n	8002a56 <HAL_GPIO_Init+0x13e>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	3304      	adds	r3, #4
 8002a56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	2bff      	cmp	r3, #255	@ 0xff
 8002a5c:	d802      	bhi.n	8002a64 <HAL_GPIO_Init+0x14c>
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	e002      	b.n	8002a6a <HAL_GPIO_Init+0x152>
 8002a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a66:	3b08      	subs	r3, #8
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	210f      	movs	r1, #15
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	fa01 f303 	lsl.w	r3, r1, r3
 8002a78:	43db      	mvns	r3, r3
 8002a7a:	401a      	ands	r2, r3
 8002a7c:	6a39      	ldr	r1, [r7, #32]
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	fa01 f303 	lsl.w	r3, r1, r3
 8002a84:	431a      	orrs	r2, r3
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f000 80b1 	beq.w	8002bfa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a98:	4b4d      	ldr	r3, [pc, #308]	@ (8002bd0 <HAL_GPIO_Init+0x2b8>)
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	4a4c      	ldr	r2, [pc, #304]	@ (8002bd0 <HAL_GPIO_Init+0x2b8>)
 8002a9e:	f043 0301 	orr.w	r3, r3, #1
 8002aa2:	6193      	str	r3, [r2, #24]
 8002aa4:	4b4a      	ldr	r3, [pc, #296]	@ (8002bd0 <HAL_GPIO_Init+0x2b8>)
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	60bb      	str	r3, [r7, #8]
 8002aae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ab0:	4a48      	ldr	r2, [pc, #288]	@ (8002bd4 <HAL_GPIO_Init+0x2bc>)
 8002ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab4:	089b      	lsrs	r3, r3, #2
 8002ab6:	3302      	adds	r3, #2
 8002ab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002abc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac0:	f003 0303 	and.w	r3, r3, #3
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	220f      	movs	r2, #15
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	43db      	mvns	r3, r3
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a40      	ldr	r2, [pc, #256]	@ (8002bd8 <HAL_GPIO_Init+0x2c0>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d013      	beq.n	8002b04 <HAL_GPIO_Init+0x1ec>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a3f      	ldr	r2, [pc, #252]	@ (8002bdc <HAL_GPIO_Init+0x2c4>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d00d      	beq.n	8002b00 <HAL_GPIO_Init+0x1e8>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4a3e      	ldr	r2, [pc, #248]	@ (8002be0 <HAL_GPIO_Init+0x2c8>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d007      	beq.n	8002afc <HAL_GPIO_Init+0x1e4>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4a3d      	ldr	r2, [pc, #244]	@ (8002be4 <HAL_GPIO_Init+0x2cc>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d101      	bne.n	8002af8 <HAL_GPIO_Init+0x1e0>
 8002af4:	2303      	movs	r3, #3
 8002af6:	e006      	b.n	8002b06 <HAL_GPIO_Init+0x1ee>
 8002af8:	2304      	movs	r3, #4
 8002afa:	e004      	b.n	8002b06 <HAL_GPIO_Init+0x1ee>
 8002afc:	2302      	movs	r3, #2
 8002afe:	e002      	b.n	8002b06 <HAL_GPIO_Init+0x1ee>
 8002b00:	2301      	movs	r3, #1
 8002b02:	e000      	b.n	8002b06 <HAL_GPIO_Init+0x1ee>
 8002b04:	2300      	movs	r3, #0
 8002b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b08:	f002 0203 	and.w	r2, r2, #3
 8002b0c:	0092      	lsls	r2, r2, #2
 8002b0e:	4093      	lsls	r3, r2
 8002b10:	68fa      	ldr	r2, [r7, #12]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b16:	492f      	ldr	r1, [pc, #188]	@ (8002bd4 <HAL_GPIO_Init+0x2bc>)
 8002b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1a:	089b      	lsrs	r3, r3, #2
 8002b1c:	3302      	adds	r3, #2
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d006      	beq.n	8002b3e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b30:	4b2d      	ldr	r3, [pc, #180]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	492c      	ldr	r1, [pc, #176]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	608b      	str	r3, [r1, #8]
 8002b3c:	e006      	b.n	8002b4c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b3e:	4b2a      	ldr	r3, [pc, #168]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b40:	689a      	ldr	r2, [r3, #8]
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	43db      	mvns	r3, r3
 8002b46:	4928      	ldr	r1, [pc, #160]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b48:	4013      	ands	r3, r2
 8002b4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d006      	beq.n	8002b66 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b58:	4b23      	ldr	r3, [pc, #140]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b5a:	68da      	ldr	r2, [r3, #12]
 8002b5c:	4922      	ldr	r1, [pc, #136]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	60cb      	str	r3, [r1, #12]
 8002b64:	e006      	b.n	8002b74 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b66:	4b20      	ldr	r3, [pc, #128]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b68:	68da      	ldr	r2, [r3, #12]
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	491e      	ldr	r1, [pc, #120]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b70:	4013      	ands	r3, r2
 8002b72:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d006      	beq.n	8002b8e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b80:	4b19      	ldr	r3, [pc, #100]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	4918      	ldr	r1, [pc, #96]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	604b      	str	r3, [r1, #4]
 8002b8c:	e006      	b.n	8002b9c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b8e:	4b16      	ldr	r3, [pc, #88]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b90:	685a      	ldr	r2, [r3, #4]
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	43db      	mvns	r3, r3
 8002b96:	4914      	ldr	r1, [pc, #80]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b98:	4013      	ands	r3, r2
 8002b9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d021      	beq.n	8002bec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	490e      	ldr	r1, [pc, #56]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	600b      	str	r3, [r1, #0]
 8002bb4:	e021      	b.n	8002bfa <HAL_GPIO_Init+0x2e2>
 8002bb6:	bf00      	nop
 8002bb8:	10320000 	.word	0x10320000
 8002bbc:	10310000 	.word	0x10310000
 8002bc0:	10220000 	.word	0x10220000
 8002bc4:	10210000 	.word	0x10210000
 8002bc8:	10120000 	.word	0x10120000
 8002bcc:	10110000 	.word	0x10110000
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	40010000 	.word	0x40010000
 8002bd8:	40010800 	.word	0x40010800
 8002bdc:	40010c00 	.word	0x40010c00
 8002be0:	40011000 	.word	0x40011000
 8002be4:	40011400 	.word	0x40011400
 8002be8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002bec:	4b0b      	ldr	r3, [pc, #44]	@ (8002c1c <HAL_GPIO_Init+0x304>)
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	4909      	ldr	r1, [pc, #36]	@ (8002c1c <HAL_GPIO_Init+0x304>)
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c06:	fa22 f303 	lsr.w	r3, r2, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f47f ae8e 	bne.w	800292c <HAL_GPIO_Init+0x14>
  }
}
 8002c10:	bf00      	nop
 8002c12:	bf00      	nop
 8002c14:	372c      	adds	r7, #44	@ 0x2c
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr
 8002c1c:	40010400 	.word	0x40010400

08002c20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	807b      	strh	r3, [r7, #2]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c30:	787b      	ldrb	r3, [r7, #1]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c36:	887a      	ldrh	r2, [r7, #2]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c3c:	e003      	b.n	8002c46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c3e:	887b      	ldrh	r3, [r7, #2]
 8002c40:	041a      	lsls	r2, r3, #16
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	611a      	str	r2, [r3, #16]
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr

08002c50 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b085      	sub	sp, #20
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c62:	887a      	ldrh	r2, [r7, #2]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4013      	ands	r3, r2
 8002c68:	041a      	lsls	r2, r3, #16
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	43d9      	mvns	r1, r3
 8002c6e:	887b      	ldrh	r3, [r7, #2]
 8002c70:	400b      	ands	r3, r1
 8002c72:	431a      	orrs	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	611a      	str	r2, [r3, #16]
}
 8002c78:	bf00      	nop
 8002c7a:	3714      	adds	r7, #20
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bc80      	pop	{r7}
 8002c80:	4770      	bx	lr
	...

08002c84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002c8e:	4b08      	ldr	r3, [pc, #32]	@ (8002cb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c90:	695a      	ldr	r2, [r3, #20]
 8002c92:	88fb      	ldrh	r3, [r7, #6]
 8002c94:	4013      	ands	r3, r2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d006      	beq.n	8002ca8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c9a:	4a05      	ldr	r2, [pc, #20]	@ (8002cb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c9c:	88fb      	ldrh	r3, [r7, #6]
 8002c9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ca0:	88fb      	ldrh	r3, [r7, #6]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f000 f806 	bl	8002cb4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ca8:	bf00      	nop
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40010400 	.word	0x40010400

08002cb4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	4603      	mov	r3, r0
 8002cbc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002cbe:	bf00      	nop
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e12b      	b.n	8002f32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d106      	bne.n	8002cf4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f7fe f912 	bl	8000f18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2224      	movs	r2, #36	@ 0x24
 8002cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 0201 	bic.w	r2, r2, #1
 8002d0a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d1a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d2a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d2c:	f003 fa76 	bl	800621c <HAL_RCC_GetPCLK1Freq>
 8002d30:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	4a81      	ldr	r2, [pc, #516]	@ (8002f3c <HAL_I2C_Init+0x274>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d807      	bhi.n	8002d4c <HAL_I2C_Init+0x84>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	4a80      	ldr	r2, [pc, #512]	@ (8002f40 <HAL_I2C_Init+0x278>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	bf94      	ite	ls
 8002d44:	2301      	movls	r3, #1
 8002d46:	2300      	movhi	r3, #0
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	e006      	b.n	8002d5a <HAL_I2C_Init+0x92>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	4a7d      	ldr	r2, [pc, #500]	@ (8002f44 <HAL_I2C_Init+0x27c>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	bf94      	ite	ls
 8002d54:	2301      	movls	r3, #1
 8002d56:	2300      	movhi	r3, #0
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e0e7      	b.n	8002f32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	4a78      	ldr	r2, [pc, #480]	@ (8002f48 <HAL_I2C_Init+0x280>)
 8002d66:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6a:	0c9b      	lsrs	r3, r3, #18
 8002d6c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	430a      	orrs	r2, r1
 8002d80:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	4a6a      	ldr	r2, [pc, #424]	@ (8002f3c <HAL_I2C_Init+0x274>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d802      	bhi.n	8002d9c <HAL_I2C_Init+0xd4>
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	3301      	adds	r3, #1
 8002d9a:	e009      	b.n	8002db0 <HAL_I2C_Init+0xe8>
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002da2:	fb02 f303 	mul.w	r3, r2, r3
 8002da6:	4a69      	ldr	r2, [pc, #420]	@ (8002f4c <HAL_I2C_Init+0x284>)
 8002da8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dac:	099b      	lsrs	r3, r3, #6
 8002dae:	3301      	adds	r3, #1
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6812      	ldr	r2, [r2, #0]
 8002db4:	430b      	orrs	r3, r1
 8002db6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002dc2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	495c      	ldr	r1, [pc, #368]	@ (8002f3c <HAL_I2C_Init+0x274>)
 8002dcc:	428b      	cmp	r3, r1
 8002dce:	d819      	bhi.n	8002e04 <HAL_I2C_Init+0x13c>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	1e59      	subs	r1, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dde:	1c59      	adds	r1, r3, #1
 8002de0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002de4:	400b      	ands	r3, r1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00a      	beq.n	8002e00 <HAL_I2C_Init+0x138>
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	1e59      	subs	r1, r3, #1
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002df8:	3301      	adds	r3, #1
 8002dfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dfe:	e051      	b.n	8002ea4 <HAL_I2C_Init+0x1dc>
 8002e00:	2304      	movs	r3, #4
 8002e02:	e04f      	b.n	8002ea4 <HAL_I2C_Init+0x1dc>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d111      	bne.n	8002e30 <HAL_I2C_Init+0x168>
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	1e58      	subs	r0, r3, #1
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6859      	ldr	r1, [r3, #4]
 8002e14:	460b      	mov	r3, r1
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	440b      	add	r3, r1
 8002e1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e1e:	3301      	adds	r3, #1
 8002e20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	bf0c      	ite	eq
 8002e28:	2301      	moveq	r3, #1
 8002e2a:	2300      	movne	r3, #0
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	e012      	b.n	8002e56 <HAL_I2C_Init+0x18e>
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	1e58      	subs	r0, r3, #1
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6859      	ldr	r1, [r3, #4]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	0099      	lsls	r1, r3, #2
 8002e40:	440b      	add	r3, r1
 8002e42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e46:	3301      	adds	r3, #1
 8002e48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	bf0c      	ite	eq
 8002e50:	2301      	moveq	r3, #1
 8002e52:	2300      	movne	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <HAL_I2C_Init+0x196>
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e022      	b.n	8002ea4 <HAL_I2C_Init+0x1dc>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10e      	bne.n	8002e84 <HAL_I2C_Init+0x1bc>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	1e58      	subs	r0, r3, #1
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6859      	ldr	r1, [r3, #4]
 8002e6e:	460b      	mov	r3, r1
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	440b      	add	r3, r1
 8002e74:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e78:	3301      	adds	r3, #1
 8002e7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e82:	e00f      	b.n	8002ea4 <HAL_I2C_Init+0x1dc>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	1e58      	subs	r0, r3, #1
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6859      	ldr	r1, [r3, #4]
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	440b      	add	r3, r1
 8002e92:	0099      	lsls	r1, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ea0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ea4:	6879      	ldr	r1, [r7, #4]
 8002ea6:	6809      	ldr	r1, [r1, #0]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69da      	ldr	r2, [r3, #28]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	431a      	orrs	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002ed2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6911      	ldr	r1, [r2, #16]
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	68d2      	ldr	r2, [r2, #12]
 8002ede:	4311      	orrs	r1, r2
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6812      	ldr	r2, [r2, #0]
 8002ee4:	430b      	orrs	r3, r1
 8002ee6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	695a      	ldr	r2, [r3, #20]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	431a      	orrs	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	430a      	orrs	r2, r1
 8002f02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f042 0201 	orr.w	r2, r2, #1
 8002f12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2220      	movs	r2, #32
 8002f1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	000186a0 	.word	0x000186a0
 8002f40:	001e847f 	.word	0x001e847f
 8002f44:	003d08ff 	.word	0x003d08ff
 8002f48:	431bde83 	.word	0x431bde83
 8002f4c:	10624dd3 	.word	0x10624dd3

08002f50 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f62:	2b80      	cmp	r3, #128	@ 0x80
 8002f64:	d103      	bne.n	8002f6e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	611a      	str	r2, [r3, #16]
  }
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b088      	sub	sp, #32
 8002f7c:	af02      	add	r7, sp, #8
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	607a      	str	r2, [r7, #4]
 8002f82:	461a      	mov	r2, r3
 8002f84:	460b      	mov	r3, r1
 8002f86:	817b      	strh	r3, [r7, #10]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f8c:	f7fe fcc8 	bl	8001920 <HAL_GetTick>
 8002f90:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b20      	cmp	r3, #32
 8002f9c:	f040 80e0 	bne.w	8003160 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	9300      	str	r3, [sp, #0]
 8002fa4:	2319      	movs	r3, #25
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	4970      	ldr	r1, [pc, #448]	@ (800316c <HAL_I2C_Master_Transmit+0x1f4>)
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f002 faea 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	e0d3      	b.n	8003162 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d101      	bne.n	8002fc8 <HAL_I2C_Master_Transmit+0x50>
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	e0cc      	b.n	8003162 <HAL_I2C_Master_Transmit+0x1ea>
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d007      	beq.n	8002fee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f042 0201 	orr.w	r2, r2, #1
 8002fec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ffc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2221      	movs	r2, #33	@ 0x21
 8003002:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2210      	movs	r2, #16
 800300a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	893a      	ldrh	r2, [r7, #8]
 800301e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003024:	b29a      	uxth	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	4a50      	ldr	r2, [pc, #320]	@ (8003170 <HAL_I2C_Master_Transmit+0x1f8>)
 800302e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003030:	8979      	ldrh	r1, [r7, #10]
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	6a3a      	ldr	r2, [r7, #32]
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f001 fffc 	bl	8005034 <I2C_MasterRequestWrite>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e08d      	b.n	8003162 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003046:	2300      	movs	r3, #0
 8003048:	613b      	str	r3, [r7, #16]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	613b      	str	r3, [r7, #16]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	613b      	str	r3, [r7, #16]
 800305a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800305c:	e066      	b.n	800312c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	6a39      	ldr	r1, [r7, #32]
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f002 fba8 	bl	80057b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d00d      	beq.n	800308a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	2b04      	cmp	r3, #4
 8003074:	d107      	bne.n	8003086 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003084:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e06b      	b.n	8003162 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308e:	781a      	ldrb	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309a:	1c5a      	adds	r2, r3, #1
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	3b01      	subs	r3, #1
 80030a8:	b29a      	uxth	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030b2:	3b01      	subs	r3, #1
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695b      	ldr	r3, [r3, #20]
 80030c0:	f003 0304 	and.w	r3, r3, #4
 80030c4:	2b04      	cmp	r3, #4
 80030c6:	d11b      	bne.n	8003100 <HAL_I2C_Master_Transmit+0x188>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d017      	beq.n	8003100 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d4:	781a      	ldrb	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e0:	1c5a      	adds	r2, r3, #1
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	3b01      	subs	r3, #1
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003100:	697a      	ldr	r2, [r7, #20]
 8003102:	6a39      	ldr	r1, [r7, #32]
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f002 fb9f 	bl	8005848 <I2C_WaitOnBTFFlagUntilTimeout>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00d      	beq.n	800312c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003114:	2b04      	cmp	r3, #4
 8003116:	d107      	bne.n	8003128 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003126:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e01a      	b.n	8003162 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003130:	2b00      	cmp	r3, #0
 8003132:	d194      	bne.n	800305e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003142:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2220      	movs	r2, #32
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800315c:	2300      	movs	r3, #0
 800315e:	e000      	b.n	8003162 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003160:	2302      	movs	r3, #2
  }
}
 8003162:	4618      	mov	r0, r3
 8003164:	3718      	adds	r7, #24
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	00100002 	.word	0x00100002
 8003170:	ffff0000 	.word	0xffff0000

08003174 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b088      	sub	sp, #32
 8003178:	af02      	add	r7, sp, #8
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	4608      	mov	r0, r1
 800317e:	4611      	mov	r1, r2
 8003180:	461a      	mov	r2, r3
 8003182:	4603      	mov	r3, r0
 8003184:	817b      	strh	r3, [r7, #10]
 8003186:	460b      	mov	r3, r1
 8003188:	813b      	strh	r3, [r7, #8]
 800318a:	4613      	mov	r3, r2
 800318c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800318e:	f7fe fbc7 	bl	8001920 <HAL_GetTick>
 8003192:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2b20      	cmp	r3, #32
 800319e:	f040 80d9 	bne.w	8003354 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	9300      	str	r3, [sp, #0]
 80031a6:	2319      	movs	r3, #25
 80031a8:	2201      	movs	r2, #1
 80031aa:	496d      	ldr	r1, [pc, #436]	@ (8003360 <HAL_I2C_Mem_Write+0x1ec>)
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	f002 f9e9 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80031b8:	2302      	movs	r3, #2
 80031ba:	e0cc      	b.n	8003356 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d101      	bne.n	80031ca <HAL_I2C_Mem_Write+0x56>
 80031c6:	2302      	movs	r3, #2
 80031c8:	e0c5      	b.n	8003356 <HAL_I2C_Mem_Write+0x1e2>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2201      	movs	r2, #1
 80031ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0301 	and.w	r3, r3, #1
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d007      	beq.n	80031f0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f042 0201 	orr.w	r2, r2, #1
 80031ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2221      	movs	r2, #33	@ 0x21
 8003204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2240      	movs	r2, #64	@ 0x40
 800320c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a3a      	ldr	r2, [r7, #32]
 800321a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003220:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003226:	b29a      	uxth	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	4a4d      	ldr	r2, [pc, #308]	@ (8003364 <HAL_I2C_Mem_Write+0x1f0>)
 8003230:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003232:	88f8      	ldrh	r0, [r7, #6]
 8003234:	893a      	ldrh	r2, [r7, #8]
 8003236:	8979      	ldrh	r1, [r7, #10]
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	9301      	str	r3, [sp, #4]
 800323c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	4603      	mov	r3, r0
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f001 ff78 	bl	8005138 <I2C_RequestMemoryWrite>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d052      	beq.n	80032f4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e081      	b.n	8003356 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003252:	697a      	ldr	r2, [r7, #20]
 8003254:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f002 faae 	bl	80057b8 <I2C_WaitOnTXEFlagUntilTimeout>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00d      	beq.n	800327e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003266:	2b04      	cmp	r3, #4
 8003268:	d107      	bne.n	800327a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003278:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e06b      	b.n	8003356 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003282:	781a      	ldrb	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800328e:	1c5a      	adds	r2, r3, #1
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003298:	3b01      	subs	r3, #1
 800329a:	b29a      	uxth	r2, r3
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	3b01      	subs	r3, #1
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	695b      	ldr	r3, [r3, #20]
 80032b4:	f003 0304 	and.w	r3, r3, #4
 80032b8:	2b04      	cmp	r3, #4
 80032ba:	d11b      	bne.n	80032f4 <HAL_I2C_Mem_Write+0x180>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d017      	beq.n	80032f4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c8:	781a      	ldrb	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	1c5a      	adds	r2, r3, #1
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032de:	3b01      	subs	r3, #1
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	3b01      	subs	r3, #1
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d1aa      	bne.n	8003252 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032fc:	697a      	ldr	r2, [r7, #20]
 80032fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	f002 faa1 	bl	8005848 <I2C_WaitOnBTFFlagUntilTimeout>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00d      	beq.n	8003328 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003310:	2b04      	cmp	r3, #4
 8003312:	d107      	bne.n	8003324 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003322:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e016      	b.n	8003356 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003336:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2220      	movs	r2, #32
 800333c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003350:	2300      	movs	r3, #0
 8003352:	e000      	b.n	8003356 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003354:	2302      	movs	r3, #2
  }
}
 8003356:	4618      	mov	r0, r3
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	00100002 	.word	0x00100002
 8003364:	ffff0000 	.word	0xffff0000

08003368 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b08c      	sub	sp, #48	@ 0x30
 800336c:	af02      	add	r7, sp, #8
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	4608      	mov	r0, r1
 8003372:	4611      	mov	r1, r2
 8003374:	461a      	mov	r2, r3
 8003376:	4603      	mov	r3, r0
 8003378:	817b      	strh	r3, [r7, #10]
 800337a:	460b      	mov	r3, r1
 800337c:	813b      	strh	r3, [r7, #8]
 800337e:	4613      	mov	r3, r2
 8003380:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003382:	2300      	movs	r3, #0
 8003384:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003386:	f7fe facb 	bl	8001920 <HAL_GetTick>
 800338a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b20      	cmp	r3, #32
 8003396:	f040 8250 	bne.w	800383a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800339a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	2319      	movs	r3, #25
 80033a0:	2201      	movs	r2, #1
 80033a2:	4982      	ldr	r1, [pc, #520]	@ (80035ac <HAL_I2C_Mem_Read+0x244>)
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	f002 f8ed 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d001      	beq.n	80033b4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80033b0:	2302      	movs	r3, #2
 80033b2:	e243      	b.n	800383c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d101      	bne.n	80033c2 <HAL_I2C_Mem_Read+0x5a>
 80033be:	2302      	movs	r3, #2
 80033c0:	e23c      	b.n	800383c <HAL_I2C_Mem_Read+0x4d4>
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0301 	and.w	r3, r3, #1
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d007      	beq.n	80033e8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f042 0201 	orr.w	r2, r2, #1
 80033e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2222      	movs	r2, #34	@ 0x22
 80033fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2240      	movs	r2, #64	@ 0x40
 8003404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2200      	movs	r2, #0
 800340c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003412:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003418:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800341e:	b29a      	uxth	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	4a62      	ldr	r2, [pc, #392]	@ (80035b0 <HAL_I2C_Mem_Read+0x248>)
 8003428:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800342a:	88f8      	ldrh	r0, [r7, #6]
 800342c:	893a      	ldrh	r2, [r7, #8]
 800342e:	8979      	ldrh	r1, [r7, #10]
 8003430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003432:	9301      	str	r3, [sp, #4]
 8003434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003436:	9300      	str	r3, [sp, #0]
 8003438:	4603      	mov	r3, r0
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f001 ff12 	bl	8005264 <I2C_RequestMemoryRead>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e1f8      	b.n	800383c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800344e:	2b00      	cmp	r3, #0
 8003450:	d113      	bne.n	800347a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	61fb      	str	r3, [r7, #28]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	61fb      	str	r3, [r7, #28]
 8003466:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	e1cc      	b.n	8003814 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800347e:	2b01      	cmp	r3, #1
 8003480:	d11e      	bne.n	80034c0 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003490:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003492:	b672      	cpsid	i
}
 8003494:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003496:	2300      	movs	r3, #0
 8003498:	61bb      	str	r3, [r7, #24]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	695b      	ldr	r3, [r3, #20]
 80034a0:	61bb      	str	r3, [r7, #24]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	61bb      	str	r3, [r7, #24]
 80034aa:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80034bc:	b662      	cpsie	i
}
 80034be:	e035      	b.n	800352c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d11e      	bne.n	8003506 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034d6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034d8:	b672      	cpsid	i
}
 80034da:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034dc:	2300      	movs	r3, #0
 80034de:	617b      	str	r3, [r7, #20]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	617b      	str	r3, [r7, #20]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	699b      	ldr	r3, [r3, #24]
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003500:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003502:	b662      	cpsie	i
}
 8003504:	e012      	b.n	800352c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003514:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003516:	2300      	movs	r3, #0
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	613b      	str	r3, [r7, #16]
 800352a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800352c:	e172      	b.n	8003814 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003532:	2b03      	cmp	r3, #3
 8003534:	f200 811f 	bhi.w	8003776 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800353c:	2b01      	cmp	r3, #1
 800353e:	d123      	bne.n	8003588 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003542:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f002 f9f9 	bl	800593c <I2C_WaitOnRXNEFlagUntilTimeout>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e173      	b.n	800383c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	691a      	ldr	r2, [r3, #16]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355e:	b2d2      	uxtb	r2, r2
 8003560:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003566:	1c5a      	adds	r2, r3, #1
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003570:	3b01      	subs	r3, #1
 8003572:	b29a      	uxth	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357c:	b29b      	uxth	r3, r3
 800357e:	3b01      	subs	r3, #1
 8003580:	b29a      	uxth	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003586:	e145      	b.n	8003814 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800358c:	2b02      	cmp	r3, #2
 800358e:	d152      	bne.n	8003636 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003596:	2200      	movs	r2, #0
 8003598:	4906      	ldr	r1, [pc, #24]	@ (80035b4 <HAL_I2C_Mem_Read+0x24c>)
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f001 fff2 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d008      	beq.n	80035b8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e148      	b.n	800383c <HAL_I2C_Mem_Read+0x4d4>
 80035aa:	bf00      	nop
 80035ac:	00100002 	.word	0x00100002
 80035b0:	ffff0000 	.word	0xffff0000
 80035b4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80035b8:	b672      	cpsid	i
}
 80035ba:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	691a      	ldr	r2, [r3, #16]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d6:	b2d2      	uxtb	r2, r2
 80035d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035de:	1c5a      	adds	r2, r3, #1
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e8:	3b01      	subs	r3, #1
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	3b01      	subs	r3, #1
 80035f8:	b29a      	uxth	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80035fe:	b662      	cpsie	i
}
 8003600:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	691a      	ldr	r2, [r3, #16]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360c:	b2d2      	uxtb	r2, r2
 800360e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003614:	1c5a      	adds	r2, r3, #1
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800361e:	3b01      	subs	r3, #1
 8003620:	b29a      	uxth	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800362a:	b29b      	uxth	r3, r3
 800362c:	3b01      	subs	r3, #1
 800362e:	b29a      	uxth	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003634:	e0ee      	b.n	8003814 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003638:	9300      	str	r3, [sp, #0]
 800363a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800363c:	2200      	movs	r2, #0
 800363e:	4981      	ldr	r1, [pc, #516]	@ (8003844 <HAL_I2C_Mem_Read+0x4dc>)
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f001 ff9f 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d001      	beq.n	8003650 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e0f5      	b.n	800383c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800365e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003660:	b672      	cpsid	i
}
 8003662:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	691a      	ldr	r2, [r3, #16]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366e:	b2d2      	uxtb	r2, r2
 8003670:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003676:	1c5a      	adds	r2, r3, #1
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003680:	3b01      	subs	r3, #1
 8003682:	b29a      	uxth	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800368c:	b29b      	uxth	r3, r3
 800368e:	3b01      	subs	r3, #1
 8003690:	b29a      	uxth	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003696:	4b6c      	ldr	r3, [pc, #432]	@ (8003848 <HAL_I2C_Mem_Read+0x4e0>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	08db      	lsrs	r3, r3, #3
 800369c:	4a6b      	ldr	r2, [pc, #428]	@ (800384c <HAL_I2C_Mem_Read+0x4e4>)
 800369e:	fba2 2303 	umull	r2, r3, r2, r3
 80036a2:	0a1a      	lsrs	r2, r3, #8
 80036a4:	4613      	mov	r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4413      	add	r3, r2
 80036aa:	00da      	lsls	r2, r3, #3
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80036b0:	6a3b      	ldr	r3, [r7, #32]
 80036b2:	3b01      	subs	r3, #1
 80036b4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d118      	bne.n	80036ee <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2220      	movs	r2, #32
 80036c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d6:	f043 0220 	orr.w	r2, r3, #32
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80036de:	b662      	cpsie	i
}
 80036e0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e0a6      	b.n	800383c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	f003 0304 	and.w	r3, r3, #4
 80036f8:	2b04      	cmp	r3, #4
 80036fa:	d1d9      	bne.n	80036b0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800370a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	691a      	ldr	r2, [r3, #16]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003716:	b2d2      	uxtb	r2, r2
 8003718:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371e:	1c5a      	adds	r2, r3, #1
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003728:	3b01      	subs	r3, #1
 800372a:	b29a      	uxth	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003734:	b29b      	uxth	r3, r3
 8003736:	3b01      	subs	r3, #1
 8003738:	b29a      	uxth	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800373e:	b662      	cpsie	i
}
 8003740:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	691a      	ldr	r2, [r3, #16]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374c:	b2d2      	uxtb	r2, r2
 800374e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375e:	3b01      	subs	r3, #1
 8003760:	b29a      	uxth	r2, r3
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376a:	b29b      	uxth	r3, r3
 800376c:	3b01      	subs	r3, #1
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003774:	e04e      	b.n	8003814 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003778:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800377a:	68f8      	ldr	r0, [r7, #12]
 800377c:	f002 f8de 	bl	800593c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e058      	b.n	800383c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	691a      	ldr	r2, [r3, #16]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003794:	b2d2      	uxtb	r2, r2
 8003796:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a6:	3b01      	subs	r3, #1
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	3b01      	subs	r3, #1
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	f003 0304 	and.w	r3, r3, #4
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	d124      	bne.n	8003814 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ce:	2b03      	cmp	r3, #3
 80037d0:	d107      	bne.n	80037e2 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037e0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	691a      	ldr	r2, [r3, #16]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ec:	b2d2      	uxtb	r2, r2
 80037ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f4:	1c5a      	adds	r2, r3, #1
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037fe:	3b01      	subs	r3, #1
 8003800:	b29a      	uxth	r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800380a:	b29b      	uxth	r3, r3
 800380c:	3b01      	subs	r3, #1
 800380e:	b29a      	uxth	r2, r3
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003818:	2b00      	cmp	r3, #0
 800381a:	f47f ae88 	bne.w	800352e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2220      	movs	r2, #32
 8003822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003836:	2300      	movs	r3, #0
 8003838:	e000      	b.n	800383c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800383a:	2302      	movs	r3, #2
  }
}
 800383c:	4618      	mov	r0, r3
 800383e:	3728      	adds	r7, #40	@ 0x28
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	00010004 	.word	0x00010004
 8003848:	20000010 	.word	0x20000010
 800384c:	14f8b589 	.word	0x14f8b589

08003850 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08a      	sub	sp, #40	@ 0x28
 8003854:	af02      	add	r7, sp, #8
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	607a      	str	r2, [r7, #4]
 800385a:	603b      	str	r3, [r7, #0]
 800385c:	460b      	mov	r3, r1
 800385e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003860:	f7fe f85e 	bl	8001920 <HAL_GetTick>
 8003864:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003866:	2300      	movs	r3, #0
 8003868:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b20      	cmp	r3, #32
 8003874:	f040 8111 	bne.w	8003a9a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	2319      	movs	r3, #25
 800387e:	2201      	movs	r2, #1
 8003880:	4988      	ldr	r1, [pc, #544]	@ (8003aa4 <HAL_I2C_IsDeviceReady+0x254>)
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f001 fe7e 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800388e:	2302      	movs	r3, #2
 8003890:	e104      	b.n	8003a9c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003898:	2b01      	cmp	r3, #1
 800389a:	d101      	bne.n	80038a0 <HAL_I2C_IsDeviceReady+0x50>
 800389c:	2302      	movs	r3, #2
 800389e:	e0fd      	b.n	8003a9c <HAL_I2C_IsDeviceReady+0x24c>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d007      	beq.n	80038c6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f042 0201 	orr.w	r2, r2, #1
 80038c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2224      	movs	r2, #36	@ 0x24
 80038da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	4a70      	ldr	r2, [pc, #448]	@ (8003aa8 <HAL_I2C_IsDeviceReady+0x258>)
 80038e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038f8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	2200      	movs	r2, #0
 8003902:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f001 fe3c 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00d      	beq.n	800392e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800391c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003920:	d103      	bne.n	800392a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003928:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e0b6      	b.n	8003a9c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800392e:	897b      	ldrh	r3, [r7, #10]
 8003930:	b2db      	uxtb	r3, r3
 8003932:	461a      	mov	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800393c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800393e:	f7fd ffef 	bl	8001920 <HAL_GetTick>
 8003942:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b02      	cmp	r3, #2
 8003950:	bf0c      	ite	eq
 8003952:	2301      	moveq	r3, #1
 8003954:	2300      	movne	r3, #0
 8003956:	b2db      	uxtb	r3, r3
 8003958:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003964:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003968:	bf0c      	ite	eq
 800396a:	2301      	moveq	r3, #1
 800396c:	2300      	movne	r3, #0
 800396e:	b2db      	uxtb	r3, r3
 8003970:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003972:	e025      	b.n	80039c0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003974:	f7fd ffd4 	bl	8001920 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	683a      	ldr	r2, [r7, #0]
 8003980:	429a      	cmp	r2, r3
 8003982:	d302      	bcc.n	800398a <HAL_I2C_IsDeviceReady+0x13a>
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d103      	bne.n	8003992 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	22a0      	movs	r2, #160	@ 0xa0
 800398e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	695b      	ldr	r3, [r3, #20]
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b02      	cmp	r3, #2
 800399e:	bf0c      	ite	eq
 80039a0:	2301      	moveq	r3, #1
 80039a2:	2300      	movne	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b6:	bf0c      	ite	eq
 80039b8:	2301      	moveq	r3, #1
 80039ba:	2300      	movne	r3, #0
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2ba0      	cmp	r3, #160	@ 0xa0
 80039ca:	d005      	beq.n	80039d8 <HAL_I2C_IsDeviceReady+0x188>
 80039cc:	7dfb      	ldrb	r3, [r7, #23]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d102      	bne.n	80039d8 <HAL_I2C_IsDeviceReady+0x188>
 80039d2:	7dbb      	ldrb	r3, [r7, #22]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0cd      	beq.n	8003974 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2220      	movs	r2, #32
 80039dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	695b      	ldr	r3, [r3, #20]
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d129      	bne.n	8003a42 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039fc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039fe:	2300      	movs	r3, #0
 8003a00:	613b      	str	r3, [r7, #16]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	695b      	ldr	r3, [r3, #20]
 8003a08:	613b      	str	r3, [r7, #16]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	613b      	str	r3, [r7, #16]
 8003a12:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	9300      	str	r3, [sp, #0]
 8003a18:	2319      	movs	r3, #25
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	4921      	ldr	r1, [pc, #132]	@ (8003aa4 <HAL_I2C_IsDeviceReady+0x254>)
 8003a1e:	68f8      	ldr	r0, [r7, #12]
 8003a20:	f001 fdb0 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e036      	b.n	8003a9c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2220      	movs	r2, #32
 8003a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	e02c      	b.n	8003a9c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a50:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a5a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	2319      	movs	r3, #25
 8003a62:	2201      	movs	r2, #1
 8003a64:	490f      	ldr	r1, [pc, #60]	@ (8003aa4 <HAL_I2C_IsDeviceReady+0x254>)
 8003a66:	68f8      	ldr	r0, [r7, #12]
 8003a68:	f001 fd8c 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e012      	b.n	8003a9c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	f4ff af32 	bcc.w	80038ea <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2220      	movs	r2, #32
 8003a8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e000      	b.n	8003a9c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003a9a:	2302      	movs	r3, #2
  }
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3720      	adds	r7, #32
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	00100002 	.word	0x00100002
 8003aa8:	ffff0000 	.word	0xffff0000

08003aac <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b088      	sub	sp, #32
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003acc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003ad6:	7bfb      	ldrb	r3, [r7, #15]
 8003ad8:	2b10      	cmp	r3, #16
 8003ada:	d003      	beq.n	8003ae4 <HAL_I2C_EV_IRQHandler+0x38>
 8003adc:	7bfb      	ldrb	r3, [r7, #15]
 8003ade:	2b40      	cmp	r3, #64	@ 0x40
 8003ae0:	f040 80b1 	bne.w	8003c46 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10d      	bne.n	8003b1a <HAL_I2C_EV_IRQHandler+0x6e>
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003b04:	d003      	beq.n	8003b0e <HAL_I2C_EV_IRQHandler+0x62>
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003b0c:	d101      	bne.n	8003b12 <HAL_I2C_EV_IRQHandler+0x66>
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e000      	b.n	8003b14 <HAL_I2C_EV_IRQHandler+0x68>
 8003b12:	2300      	movs	r3, #0
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	f000 8114 	beq.w	8003d42 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00b      	beq.n	8003b3c <HAL_I2C_EV_IRQHandler+0x90>
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d006      	beq.n	8003b3c <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f001 ff8f 	bl	8005a52 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 fccd 	bl	80044d4 <I2C_Master_SB>
 8003b3a:	e083      	b.n	8003c44 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d008      	beq.n	8003b58 <HAL_I2C_EV_IRQHandler+0xac>
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 fd44 	bl	80045de <I2C_Master_ADD10>
 8003b56:	e075      	b.n	8003c44 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d008      	beq.n	8003b74 <HAL_I2C_EV_IRQHandler+0xc8>
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d003      	beq.n	8003b74 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f000 fd5f 	bl	8004630 <I2C_Master_ADDR>
 8003b72:	e067      	b.n	8003c44 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	f003 0304 	and.w	r3, r3, #4
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d036      	beq.n	8003bec <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b8c:	f000 80db 	beq.w	8003d46 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00d      	beq.n	8003bb6 <HAL_I2C_EV_IRQHandler+0x10a>
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d008      	beq.n	8003bb6 <HAL_I2C_EV_IRQHandler+0x10a>
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f003 0304 	and.w	r3, r3, #4
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d103      	bne.n	8003bb6 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f92d 	bl	8003e0e <I2C_MasterTransmit_TXE>
 8003bb4:	e046      	b.n	8003c44 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	f003 0304 	and.w	r3, r3, #4
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f000 80c2 	beq.w	8003d46 <HAL_I2C_EV_IRQHandler+0x29a>
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f000 80bc 	beq.w	8003d46 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003bce:	7bbb      	ldrb	r3, [r7, #14]
 8003bd0:	2b21      	cmp	r3, #33	@ 0x21
 8003bd2:	d103      	bne.n	8003bdc <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f000 f9b6 	bl	8003f46 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bda:	e0b4      	b.n	8003d46 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
 8003bde:	2b40      	cmp	r3, #64	@ 0x40
 8003be0:	f040 80b1 	bne.w	8003d46 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f000 fa24 	bl	8004032 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bea:	e0ac      	b.n	8003d46 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bf6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bfa:	f000 80a4 	beq.w	8003d46 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00d      	beq.n	8003c24 <HAL_I2C_EV_IRQHandler+0x178>
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d008      	beq.n	8003c24 <HAL_I2C_EV_IRQHandler+0x178>
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d103      	bne.n	8003c24 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 faa0 	bl	8004162 <I2C_MasterReceive_RXNE>
 8003c22:	e00f      	b.n	8003c44 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	f003 0304 	and.w	r3, r3, #4
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f000 808b 	beq.w	8003d46 <HAL_I2C_EV_IRQHandler+0x29a>
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f000 8085 	beq.w	8003d46 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 fb58 	bl	80042f2 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c42:	e080      	b.n	8003d46 <HAL_I2C_EV_IRQHandler+0x29a>
 8003c44:	e07f      	b.n	8003d46 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d004      	beq.n	8003c58 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	695b      	ldr	r3, [r3, #20]
 8003c54:	61fb      	str	r3, [r7, #28]
 8003c56:	e007      	b.n	8003c68 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	699b      	ldr	r3, [r3, #24]
 8003c5e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d011      	beq.n	8003c96 <HAL_I2C_EV_IRQHandler+0x1ea>
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00c      	beq.n	8003c96 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d003      	beq.n	8003c8c <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003c8c:	69b9      	ldr	r1, [r7, #24]
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 ff25 	bl	8004ade <I2C_Slave_ADDR>
 8003c94:	e05a      	b.n	8003d4c <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	f003 0310 	and.w	r3, r3, #16
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d008      	beq.n	8003cb2 <HAL_I2C_EV_IRQHandler+0x206>
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d003      	beq.n	8003cb2 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f000 ff60 	bl	8004b70 <I2C_Slave_STOPF>
 8003cb0:	e04c      	b.n	8003d4c <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003cb2:	7bbb      	ldrb	r3, [r7, #14]
 8003cb4:	2b21      	cmp	r3, #33	@ 0x21
 8003cb6:	d002      	beq.n	8003cbe <HAL_I2C_EV_IRQHandler+0x212>
 8003cb8:	7bbb      	ldrb	r3, [r7, #14]
 8003cba:	2b29      	cmp	r3, #41	@ 0x29
 8003cbc:	d120      	bne.n	8003d00 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00d      	beq.n	8003ce4 <HAL_I2C_EV_IRQHandler+0x238>
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d008      	beq.n	8003ce4 <HAL_I2C_EV_IRQHandler+0x238>
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d103      	bne.n	8003ce4 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 fe42 	bl	8004966 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ce2:	e032      	b.n	8003d4a <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	f003 0304 	and.w	r3, r3, #4
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d02d      	beq.n	8003d4a <HAL_I2C_EV_IRQHandler+0x29e>
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d028      	beq.n	8003d4a <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f000 fe71 	bl	80049e0 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cfe:	e024      	b.n	8003d4a <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00d      	beq.n	8003d26 <HAL_I2C_EV_IRQHandler+0x27a>
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d008      	beq.n	8003d26 <HAL_I2C_EV_IRQHandler+0x27a>
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f003 0304 	and.w	r3, r3, #4
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d103      	bne.n	8003d26 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 fe7e 	bl	8004a20 <I2C_SlaveReceive_RXNE>
 8003d24:	e012      	b.n	8003d4c <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	f003 0304 	and.w	r3, r3, #4
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d00d      	beq.n	8003d4c <HAL_I2C_EV_IRQHandler+0x2a0>
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d008      	beq.n	8003d4c <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 feae 	bl	8004a9c <I2C_SlaveReceive_BTF>
 8003d40:	e004      	b.n	8003d4c <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8003d42:	bf00      	nop
 8003d44:	e002      	b.n	8003d4c <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d46:	bf00      	nop
 8003d48:	e000      	b.n	8003d4c <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d4a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003d4c:	3720      	adds	r7, #32
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b083      	sub	sp, #12
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003d5a:	bf00      	nop
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bc80      	pop	{r7}
 8003d62:	4770      	bx	lr

08003d64 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr

08003d76 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b083      	sub	sp, #12
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003d7e:	bf00      	nop
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bc80      	pop	{r7}
 8003d86:	4770      	bx	lr

08003d88 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003d90:	bf00      	nop
 8003d92:	370c      	adds	r7, #12
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bc80      	pop	{r7}
 8003d98:	4770      	bx	lr

08003d9a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003d9a:	b480      	push	{r7}
 8003d9c:	b083      	sub	sp, #12
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	6078      	str	r0, [r7, #4]
 8003da2:	460b      	mov	r3, r1
 8003da4:	70fb      	strb	r3, [r7, #3]
 8003da6:	4613      	mov	r3, r2
 8003da8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003daa:	bf00      	nop
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bc80      	pop	{r7}
 8003db2:	4770      	bx	lr

08003db4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bc80      	pop	{r7}
 8003dc4:	4770      	bx	lr

08003dc6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003dce:	bf00      	nop
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bc80      	pop	{r7}
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bc80      	pop	{r7}
 8003de8:	4770      	bx	lr

08003dea <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003dea:	b480      	push	{r7}
 8003dec:	b083      	sub	sp, #12
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003df2:	bf00      	nop
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bc80      	pop	{r7}
 8003dfa:	4770      	bx	lr

08003dfc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003e04:	bf00      	nop
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bc80      	pop	{r7}
 8003e0c:	4770      	bx	lr

08003e0e <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b084      	sub	sp, #16
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e1c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e24:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d150      	bne.n	8003ed6 <I2C_MasterTransmit_TXE+0xc8>
 8003e34:	7bfb      	ldrb	r3, [r7, #15]
 8003e36:	2b21      	cmp	r3, #33	@ 0x21
 8003e38:	d14d      	bne.n	8003ed6 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	2b08      	cmp	r3, #8
 8003e3e:	d01d      	beq.n	8003e7c <I2C_MasterTransmit_TXE+0x6e>
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	2b20      	cmp	r3, #32
 8003e44:	d01a      	beq.n	8003e7c <I2C_MasterTransmit_TXE+0x6e>
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e4c:	d016      	beq.n	8003e7c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e5c:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2211      	movs	r2, #17
 8003e62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f7ff ff6c 	bl	8003d52 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e7a:	e060      	b.n	8003f3e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e8a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e9a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2220      	movs	r2, #32
 8003ea6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b40      	cmp	r3, #64	@ 0x40
 8003eb4:	d107      	bne.n	8003ec6 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7ff ff81 	bl	8003dc6 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ec4:	e03b      	b.n	8003f3e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f7ff ff3f 	bl	8003d52 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ed4:	e033      	b.n	8003f3e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003ed6:	7bfb      	ldrb	r3, [r7, #15]
 8003ed8:	2b21      	cmp	r3, #33	@ 0x21
 8003eda:	d005      	beq.n	8003ee8 <I2C_MasterTransmit_TXE+0xda>
 8003edc:	7bbb      	ldrb	r3, [r7, #14]
 8003ede:	2b40      	cmp	r3, #64	@ 0x40
 8003ee0:	d12d      	bne.n	8003f3e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003ee2:	7bfb      	ldrb	r3, [r7, #15]
 8003ee4:	2b22      	cmp	r3, #34	@ 0x22
 8003ee6:	d12a      	bne.n	8003f3e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d108      	bne.n	8003f04 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f00:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003f02:	e01c      	b.n	8003f3e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	2b40      	cmp	r3, #64	@ 0x40
 8003f0e:	d103      	bne.n	8003f18 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f000 f88e 	bl	8004032 <I2C_MemoryTransmit_TXE_BTF>
}
 8003f16:	e012      	b.n	8003f3e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1c:	781a      	ldrb	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f28:	1c5a      	adds	r2, r3, #1
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	3b01      	subs	r3, #1
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003f3c:	e7ff      	b.n	8003f3e <I2C_MasterTransmit_TXE+0x130>
 8003f3e:	bf00      	nop
 8003f40:	3710      	adds	r7, #16
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b084      	sub	sp, #16
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f52:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b21      	cmp	r3, #33	@ 0x21
 8003f5e:	d164      	bne.n	800402a <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d012      	beq.n	8003f90 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6e:	781a      	ldrb	r2, [r3, #0]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7a:	1c5a      	adds	r2, r3, #1
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	3b01      	subs	r3, #1
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003f8e:	e04c      	b.n	800402a <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2b08      	cmp	r3, #8
 8003f94:	d01d      	beq.n	8003fd2 <I2C_MasterTransmit_BTF+0x8c>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2b20      	cmp	r3, #32
 8003f9a:	d01a      	beq.n	8003fd2 <I2C_MasterTransmit_BTF+0x8c>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003fa2:	d016      	beq.n	8003fd2 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	685a      	ldr	r2, [r3, #4]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003fb2:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2211      	movs	r2, #17
 8003fb8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f7ff fec1 	bl	8003d52 <HAL_I2C_MasterTxCpltCallback>
}
 8003fd0:	e02b      	b.n	800402a <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	685a      	ldr	r2, [r3, #4]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003fe0:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ff0:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2b40      	cmp	r3, #64	@ 0x40
 800400a:	d107      	bne.n	800401c <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f7ff fed6 	bl	8003dc6 <HAL_I2C_MemTxCpltCallback>
}
 800401a:	e006      	b.n	800402a <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f7ff fe94 	bl	8003d52 <HAL_I2C_MasterTxCpltCallback>
}
 800402a:	bf00      	nop
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}

08004032 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b084      	sub	sp, #16
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004040:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004046:	2b00      	cmp	r3, #0
 8004048:	d11d      	bne.n	8004086 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404e:	2b01      	cmp	r3, #1
 8004050:	d10b      	bne.n	800406a <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004056:	b2da      	uxtb	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004062:	1c9a      	adds	r2, r3, #2
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004068:	e077      	b.n	800415a <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800406e:	b29b      	uxth	r3, r3
 8004070:	121b      	asrs	r3, r3, #8
 8004072:	b2da      	uxtb	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800407e:	1c5a      	adds	r2, r3, #1
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004084:	e069      	b.n	800415a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800408a:	2b01      	cmp	r3, #1
 800408c:	d10b      	bne.n	80040a6 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004092:	b2da      	uxtb	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800409e:	1c5a      	adds	r2, r3, #1
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80040a4:	e059      	b.n	800415a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d152      	bne.n	8004154 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80040ae:	7bfb      	ldrb	r3, [r7, #15]
 80040b0:	2b22      	cmp	r3, #34	@ 0x22
 80040b2:	d10d      	bne.n	80040d0 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040c2:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040c8:	1c5a      	adds	r2, r3, #1
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80040ce:	e044      	b.n	800415a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d015      	beq.n	8004106 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80040da:	7bfb      	ldrb	r3, [r7, #15]
 80040dc:	2b21      	cmp	r3, #33	@ 0x21
 80040de:	d112      	bne.n	8004106 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e4:	781a      	ldrb	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f0:	1c5a      	adds	r2, r3, #1
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	3b01      	subs	r3, #1
 80040fe:	b29a      	uxth	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004104:	e029      	b.n	800415a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800410a:	b29b      	uxth	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	d124      	bne.n	800415a <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004110:	7bfb      	ldrb	r3, [r7, #15]
 8004112:	2b21      	cmp	r3, #33	@ 0x21
 8004114:	d121      	bne.n	800415a <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004124:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004134:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2220      	movs	r2, #32
 8004140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7ff fe3a 	bl	8003dc6 <HAL_I2C_MemTxCpltCallback>
}
 8004152:	e002      	b.n	800415a <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f7fe fefb 	bl	8002f50 <I2C_Flush_DR>
}
 800415a:	bf00      	nop
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004162:	b580      	push	{r7, lr}
 8004164:	b084      	sub	sp, #16
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b22      	cmp	r3, #34	@ 0x22
 8004174:	f040 80b9 	bne.w	80042ea <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417c:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004182:	b29b      	uxth	r3, r3
 8004184:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	2b03      	cmp	r3, #3
 800418a:	d921      	bls.n	80041d0 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	691a      	ldr	r2, [r3, #16]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004196:	b2d2      	uxtb	r2, r2
 8004198:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419e:	1c5a      	adds	r2, r3, #1
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	3b01      	subs	r3, #1
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	2b03      	cmp	r3, #3
 80041ba:	f040 8096 	bne.w	80042ea <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	685a      	ldr	r2, [r3, #4]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041cc:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80041ce:	e08c      	b.n	80042ea <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d07f      	beq.n	80042d8 <I2C_MasterReceive_RXNE+0x176>
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d002      	beq.n	80041e4 <I2C_MasterReceive_RXNE+0x82>
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d179      	bne.n	80042d8 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f001 fb77 	bl	80058d8 <I2C_WaitOnSTOPRequestThroughIT>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d14c      	bne.n	800428a <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041fe:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800420e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	691a      	ldr	r2, [r3, #16]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421a:	b2d2      	uxtb	r2, r2
 800421c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004222:	1c5a      	adds	r2, r3, #1
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422c:	b29b      	uxth	r3, r3
 800422e:	3b01      	subs	r3, #1
 8004230:	b29a      	uxth	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2220      	movs	r2, #32
 800423a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004244:	b2db      	uxtb	r3, r3
 8004246:	2b40      	cmp	r3, #64	@ 0x40
 8004248:	d10a      	bne.n	8004260 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f7ff fdbd 	bl	8003dd8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800425e:	e044      	b.n	80042ea <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2b08      	cmp	r3, #8
 800426c:	d002      	beq.n	8004274 <I2C_MasterReceive_RXNE+0x112>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2b20      	cmp	r3, #32
 8004272:	d103      	bne.n	800427c <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	631a      	str	r2, [r3, #48]	@ 0x30
 800427a:	e002      	b.n	8004282 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2212      	movs	r2, #18
 8004280:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f7ff fd6e 	bl	8003d64 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004288:	e02f      	b.n	80042ea <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004298:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	691a      	ldr	r2, [r3, #16]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a4:	b2d2      	uxtb	r2, r2
 80042a6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ac:	1c5a      	adds	r2, r3, #1
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	3b01      	subs	r3, #1
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f7ff fd8a 	bl	8003dea <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80042d6:	e008      	b.n	80042ea <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	685a      	ldr	r2, [r3, #4]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042e6:	605a      	str	r2, [r3, #4]
}
 80042e8:	e7ff      	b.n	80042ea <I2C_MasterReceive_RXNE+0x188>
 80042ea:	bf00      	nop
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b084      	sub	sp, #16
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fe:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004304:	b29b      	uxth	r3, r3
 8004306:	2b04      	cmp	r3, #4
 8004308:	d11b      	bne.n	8004342 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	685a      	ldr	r2, [r3, #4]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004318:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	691a      	ldr	r2, [r3, #16]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004324:	b2d2      	uxtb	r2, r2
 8004326:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432c:	1c5a      	adds	r2, r3, #1
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004336:	b29b      	uxth	r3, r3
 8004338:	3b01      	subs	r3, #1
 800433a:	b29a      	uxth	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004340:	e0c4      	b.n	80044cc <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004346:	b29b      	uxth	r3, r3
 8004348:	2b03      	cmp	r3, #3
 800434a:	d129      	bne.n	80043a0 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	685a      	ldr	r2, [r3, #4]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800435a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2b04      	cmp	r3, #4
 8004360:	d00a      	beq.n	8004378 <I2C_MasterReceive_BTF+0x86>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2b02      	cmp	r3, #2
 8004366:	d007      	beq.n	8004378 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004376:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	691a      	ldr	r2, [r3, #16]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004382:	b2d2      	uxtb	r2, r2
 8004384:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438a:	1c5a      	adds	r2, r3, #1
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004394:	b29b      	uxth	r3, r3
 8004396:	3b01      	subs	r3, #1
 8004398:	b29a      	uxth	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800439e:	e095      	b.n	80044cc <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d17d      	bne.n	80044a6 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d002      	beq.n	80043b6 <I2C_MasterReceive_BTF+0xc4>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2b10      	cmp	r3, #16
 80043b4:	d108      	bne.n	80043c8 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	e016      	b.n	80043f6 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d002      	beq.n	80043d4 <I2C_MasterReceive_BTF+0xe2>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d108      	bne.n	80043e6 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043e2:	601a      	str	r2, [r3, #0]
 80043e4:	e007      	b.n	80043f6 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043f4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	691a      	ldr	r2, [r3, #16]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004400:	b2d2      	uxtb	r2, r2
 8004402:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004408:	1c5a      	adds	r2, r3, #1
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004412:	b29b      	uxth	r3, r3
 8004414:	3b01      	subs	r3, #1
 8004416:	b29a      	uxth	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	691a      	ldr	r2, [r3, #16]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004426:	b2d2      	uxtb	r2, r2
 8004428:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442e:	1c5a      	adds	r2, r3, #1
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004438:	b29b      	uxth	r3, r3
 800443a:	3b01      	subs	r3, #1
 800443c:	b29a      	uxth	r2, r3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004450:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2220      	movs	r2, #32
 8004456:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004460:	b2db      	uxtb	r3, r3
 8004462:	2b40      	cmp	r3, #64	@ 0x40
 8004464:	d10a      	bne.n	800447c <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f7ff fcaf 	bl	8003dd8 <HAL_I2C_MemRxCpltCallback>
}
 800447a:	e027      	b.n	80044cc <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2b08      	cmp	r3, #8
 8004488:	d002      	beq.n	8004490 <I2C_MasterReceive_BTF+0x19e>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2b20      	cmp	r3, #32
 800448e:	d103      	bne.n	8004498 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	631a      	str	r2, [r3, #48]	@ 0x30
 8004496:	e002      	b.n	800449e <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2212      	movs	r2, #18
 800449c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f7ff fc60 	bl	8003d64 <HAL_I2C_MasterRxCpltCallback>
}
 80044a4:	e012      	b.n	80044cc <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	691a      	ldr	r2, [r3, #16]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b0:	b2d2      	uxtb	r2, r2
 80044b2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b8:	1c5a      	adds	r2, r3, #1
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	3b01      	subs	r3, #1
 80044c6:	b29a      	uxth	r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80044cc:	bf00      	nop
 80044ce:	3710      	adds	r7, #16
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b40      	cmp	r3, #64	@ 0x40
 80044e6:	d117      	bne.n	8004518 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d109      	bne.n	8004504 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	461a      	mov	r2, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004500:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004502:	e067      	b.n	80045d4 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004508:	b2db      	uxtb	r3, r3
 800450a:	f043 0301 	orr.w	r3, r3, #1
 800450e:	b2da      	uxtb	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	611a      	str	r2, [r3, #16]
}
 8004516:	e05d      	b.n	80045d4 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004520:	d133      	bne.n	800458a <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b21      	cmp	r3, #33	@ 0x21
 800452c:	d109      	bne.n	8004542 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004532:	b2db      	uxtb	r3, r3
 8004534:	461a      	mov	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800453e:	611a      	str	r2, [r3, #16]
 8004540:	e008      	b.n	8004554 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004546:	b2db      	uxtb	r3, r3
 8004548:	f043 0301 	orr.w	r3, r3, #1
 800454c:	b2da      	uxtb	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004558:	2b00      	cmp	r3, #0
 800455a:	d004      	beq.n	8004566 <I2C_Master_SB+0x92>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004562:	2b00      	cmp	r3, #0
 8004564:	d108      	bne.n	8004578 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800456a:	2b00      	cmp	r3, #0
 800456c:	d032      	beq.n	80045d4 <I2C_Master_SB+0x100>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004574:	2b00      	cmp	r3, #0
 8004576:	d02d      	beq.n	80045d4 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004586:	605a      	str	r2, [r3, #4]
}
 8004588:	e024      	b.n	80045d4 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800458e:	2b00      	cmp	r3, #0
 8004590:	d10e      	bne.n	80045b0 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004596:	b29b      	uxth	r3, r3
 8004598:	11db      	asrs	r3, r3, #7
 800459a:	b2db      	uxtb	r3, r3
 800459c:	f003 0306 	and.w	r3, r3, #6
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	f063 030f 	orn	r3, r3, #15
 80045a6:	b2da      	uxtb	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	611a      	str	r2, [r3, #16]
}
 80045ae:	e011      	b.n	80045d4 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d10d      	bne.n	80045d4 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045bc:	b29b      	uxth	r3, r3
 80045be:	11db      	asrs	r3, r3, #7
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	f003 0306 	and.w	r3, r3, #6
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	f063 030e 	orn	r3, r3, #14
 80045cc:	b2da      	uxtb	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	611a      	str	r2, [r3, #16]
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	bc80      	pop	{r7}
 80045dc:	4770      	bx	lr

080045de <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80045de:	b480      	push	{r7}
 80045e0:	b083      	sub	sp, #12
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ea:	b2da      	uxtb	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d004      	beq.n	8004604 <I2C_Master_ADD10+0x26>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004600:	2b00      	cmp	r3, #0
 8004602:	d108      	bne.n	8004616 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004608:	2b00      	cmp	r3, #0
 800460a:	d00c      	beq.n	8004626 <I2C_Master_ADD10+0x48>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004612:	2b00      	cmp	r3, #0
 8004614:	d007      	beq.n	8004626 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	685a      	ldr	r2, [r3, #4]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004624:	605a      	str	r2, [r3, #4]
  }
}
 8004626:	bf00      	nop
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr

08004630 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004630:	b480      	push	{r7}
 8004632:	b091      	sub	sp, #68	@ 0x44
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800463e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004646:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800464c:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004654:	b2db      	uxtb	r3, r3
 8004656:	2b22      	cmp	r3, #34	@ 0x22
 8004658:	f040 8174 	bne.w	8004944 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004660:	2b00      	cmp	r3, #0
 8004662:	d10f      	bne.n	8004684 <I2C_Master_ADDR+0x54>
 8004664:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004668:	2b40      	cmp	r3, #64	@ 0x40
 800466a:	d10b      	bne.n	8004684 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800466c:	2300      	movs	r3, #0
 800466e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	633b      	str	r3, [r7, #48]	@ 0x30
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004682:	e16b      	b.n	800495c <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004688:	2b00      	cmp	r3, #0
 800468a:	d11d      	bne.n	80046c8 <I2C_Master_ADDR+0x98>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004694:	d118      	bne.n	80046c8 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004696:	2300      	movs	r3, #0
 8004698:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	695b      	ldr	r3, [r3, #20]
 80046a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	699b      	ldr	r3, [r3, #24]
 80046a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046ba:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046c0:	1c5a      	adds	r2, r3, #1
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	651a      	str	r2, [r3, #80]	@ 0x50
 80046c6:	e149      	b.n	800495c <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d113      	bne.n	80046fa <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046d2:	2300      	movs	r3, #0
 80046d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046f6:	601a      	str	r2, [r3, #0]
 80046f8:	e120      	b.n	800493c <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046fe:	b29b      	uxth	r3, r3
 8004700:	2b01      	cmp	r3, #1
 8004702:	f040 808a 	bne.w	800481a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004708:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800470c:	d137      	bne.n	800477e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800471c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004728:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800472c:	d113      	bne.n	8004756 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800473c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800473e:	2300      	movs	r3, #0
 8004740:	627b      	str	r3, [r7, #36]	@ 0x24
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	695b      	ldr	r3, [r3, #20]
 8004748:	627b      	str	r3, [r7, #36]	@ 0x24
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	627b      	str	r3, [r7, #36]	@ 0x24
 8004752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004754:	e0f2      	b.n	800493c <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004756:	2300      	movs	r3, #0
 8004758:	623b      	str	r3, [r7, #32]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	623b      	str	r3, [r7, #32]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	623b      	str	r3, [r7, #32]
 800476a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	e0de      	b.n	800493c <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800477e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004780:	2b08      	cmp	r3, #8
 8004782:	d02e      	beq.n	80047e2 <I2C_Master_ADDR+0x1b2>
 8004784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004786:	2b20      	cmp	r3, #32
 8004788:	d02b      	beq.n	80047e2 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800478a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800478c:	2b12      	cmp	r3, #18
 800478e:	d102      	bne.n	8004796 <I2C_Master_ADDR+0x166>
 8004790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004792:	2b01      	cmp	r3, #1
 8004794:	d125      	bne.n	80047e2 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004798:	2b04      	cmp	r3, #4
 800479a:	d00e      	beq.n	80047ba <I2C_Master_ADDR+0x18a>
 800479c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d00b      	beq.n	80047ba <I2C_Master_ADDR+0x18a>
 80047a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047a4:	2b10      	cmp	r3, #16
 80047a6:	d008      	beq.n	80047ba <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047b6:	601a      	str	r2, [r3, #0]
 80047b8:	e007      	b.n	80047ca <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047c8:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ca:	2300      	movs	r3, #0
 80047cc:	61fb      	str	r3, [r7, #28]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	695b      	ldr	r3, [r3, #20]
 80047d4:	61fb      	str	r3, [r7, #28]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	61fb      	str	r3, [r7, #28]
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	e0ac      	b.n	800493c <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047f0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047f2:	2300      	movs	r3, #0
 80047f4:	61bb      	str	r3, [r7, #24]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	695b      	ldr	r3, [r3, #20]
 80047fc:	61bb      	str	r3, [r7, #24]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	699b      	ldr	r3, [r3, #24]
 8004804:	61bb      	str	r3, [r7, #24]
 8004806:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004816:	601a      	str	r2, [r3, #0]
 8004818:	e090      	b.n	800493c <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800481e:	b29b      	uxth	r3, r3
 8004820:	2b02      	cmp	r3, #2
 8004822:	d158      	bne.n	80048d6 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004826:	2b04      	cmp	r3, #4
 8004828:	d021      	beq.n	800486e <I2C_Master_ADDR+0x23e>
 800482a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800482c:	2b02      	cmp	r3, #2
 800482e:	d01e      	beq.n	800486e <I2C_Master_ADDR+0x23e>
 8004830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004832:	2b10      	cmp	r3, #16
 8004834:	d01b      	beq.n	800486e <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004844:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004846:	2300      	movs	r3, #0
 8004848:	617b      	str	r3, [r7, #20]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	617b      	str	r3, [r7, #20]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	617b      	str	r3, [r7, #20]
 800485a:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800486a:	601a      	str	r2, [r3, #0]
 800486c:	e012      	b.n	8004894 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800487c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800487e:	2300      	movs	r3, #0
 8004880:	613b      	str	r3, [r7, #16]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	695b      	ldr	r3, [r3, #20]
 8004888:	613b      	str	r3, [r7, #16]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	699b      	ldr	r3, [r3, #24]
 8004890:	613b      	str	r3, [r7, #16]
 8004892:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800489e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048a2:	d14b      	bne.n	800493c <I2C_Master_ADDR+0x30c>
 80048a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048aa:	d00b      	beq.n	80048c4 <I2C_Master_ADDR+0x294>
 80048ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d008      	beq.n	80048c4 <I2C_Master_ADDR+0x294>
 80048b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b4:	2b08      	cmp	r3, #8
 80048b6:	d005      	beq.n	80048c4 <I2C_Master_ADDR+0x294>
 80048b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ba:	2b10      	cmp	r3, #16
 80048bc:	d002      	beq.n	80048c4 <I2C_Master_ADDR+0x294>
 80048be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048c0:	2b20      	cmp	r3, #32
 80048c2:	d13b      	bne.n	800493c <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80048d2:	605a      	str	r2, [r3, #4]
 80048d4:	e032      	b.n	800493c <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048e4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048f4:	d117      	bne.n	8004926 <I2C_Master_ADDR+0x2f6>
 80048f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048f8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048fc:	d00b      	beq.n	8004916 <I2C_Master_ADDR+0x2e6>
 80048fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004900:	2b01      	cmp	r3, #1
 8004902:	d008      	beq.n	8004916 <I2C_Master_ADDR+0x2e6>
 8004904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004906:	2b08      	cmp	r3, #8
 8004908:	d005      	beq.n	8004916 <I2C_Master_ADDR+0x2e6>
 800490a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800490c:	2b10      	cmp	r3, #16
 800490e:	d002      	beq.n	8004916 <I2C_Master_ADDR+0x2e6>
 8004910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004912:	2b20      	cmp	r3, #32
 8004914:	d107      	bne.n	8004926 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	685a      	ldr	r2, [r3, #4]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004924:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	695b      	ldr	r3, [r3, #20]
 8004930:	60fb      	str	r3, [r7, #12]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	699b      	ldr	r3, [r3, #24]
 8004938:	60fb      	str	r3, [r7, #12]
 800493a:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004942:	e00b      	b.n	800495c <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004944:	2300      	movs	r3, #0
 8004946:	60bb      	str	r3, [r7, #8]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	60bb      	str	r3, [r7, #8]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	60bb      	str	r3, [r7, #8]
 8004958:	68bb      	ldr	r3, [r7, #8]
}
 800495a:	e7ff      	b.n	800495c <I2C_Master_ADDR+0x32c>
 800495c:	bf00      	nop
 800495e:	3744      	adds	r7, #68	@ 0x44
 8004960:	46bd      	mov	sp, r7
 8004962:	bc80      	pop	{r7}
 8004964:	4770      	bx	lr

08004966 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b084      	sub	sp, #16
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004974:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800497a:	b29b      	uxth	r3, r3
 800497c:	2b00      	cmp	r3, #0
 800497e:	d02b      	beq.n	80049d8 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004984:	781a      	ldrb	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004990:	1c5a      	adds	r2, r3, #1
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800499a:	b29b      	uxth	r3, r3
 800499c:	3b01      	subs	r3, #1
 800499e:	b29a      	uxth	r2, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d114      	bne.n	80049d8 <I2C_SlaveTransmit_TXE+0x72>
 80049ae:	7bfb      	ldrb	r3, [r7, #15]
 80049b0:	2b29      	cmp	r3, #41	@ 0x29
 80049b2:	d111      	bne.n	80049d8 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049c2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2221      	movs	r2, #33	@ 0x21
 80049c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2228      	movs	r2, #40	@ 0x28
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7ff f9cf 	bl	8003d76 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80049d8:	bf00      	nop
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d011      	beq.n	8004a16 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f6:	781a      	ldrb	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a02:	1c5a      	adds	r2, r3, #1
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004a16:	bf00      	nop
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bc80      	pop	{r7}
 8004a1e:	4770      	bx	lr

08004a20 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a2e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d02c      	beq.n	8004a94 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	691a      	ldr	r2, [r3, #16]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a44:	b2d2      	uxtb	r2, r2
 8004a46:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4c:	1c5a      	adds	r2, r3, #1
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d114      	bne.n	8004a94 <I2C_SlaveReceive_RXNE+0x74>
 8004a6a:	7bfb      	ldrb	r3, [r7, #15]
 8004a6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a6e:	d111      	bne.n	8004a94 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a7e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2222      	movs	r2, #34	@ 0x22
 8004a84:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2228      	movs	r2, #40	@ 0x28
 8004a8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f7ff f97a 	bl	8003d88 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004a94:	bf00      	nop
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d012      	beq.n	8004ad4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	691a      	ldr	r2, [r3, #16]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab8:	b2d2      	uxtb	r2, r2
 8004aba:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac0:	1c5a      	adds	r2, r3, #1
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	3b01      	subs	r3, #1
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004ad4:	bf00      	nop
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bc80      	pop	{r7}
 8004adc:	4770      	bx	lr

08004ade <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004ade:	b580      	push	{r7, lr}
 8004ae0:	b084      	sub	sp, #16
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
 8004ae6:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004af8:	2b28      	cmp	r3, #40	@ 0x28
 8004afa:	d125      	bne.n	8004b48 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	685a      	ldr	r2, [r3, #4]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b0a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	f003 0304 	and.w	r3, r3, #4
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d101      	bne.n	8004b1a <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004b16:	2301      	movs	r3, #1
 8004b18:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d103      	bne.n	8004b2c <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	81bb      	strh	r3, [r7, #12]
 8004b2a:	e002      	b.n	8004b32 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004b3a:	89ba      	ldrh	r2, [r7, #12]
 8004b3c:	7bfb      	ldrb	r3, [r7, #15]
 8004b3e:	4619      	mov	r1, r3
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f7ff f92a 	bl	8003d9a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004b46:	e00e      	b.n	8004b66 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b48:	2300      	movs	r3, #0
 8004b4a:	60bb      	str	r3, [r7, #8]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	695b      	ldr	r3, [r3, #20]
 8004b52:	60bb      	str	r3, [r7, #8]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	60bb      	str	r3, [r7, #8]
 8004b5c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004b66:	bf00      	nop
 8004b68:	3710      	adds	r7, #16
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
	...

08004b70 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b7e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	685a      	ldr	r2, [r3, #4]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b8e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004b90:	2300      	movs	r3, #0
 8004b92:	60bb      	str	r3, [r7, #8]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	695b      	ldr	r3, [r3, #20]
 8004b9a:	60bb      	str	r3, [r7, #8]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f042 0201 	orr.w	r2, r2, #1
 8004baa:	601a      	str	r2, [r3, #0]
 8004bac:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bbc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bcc:	d172      	bne.n	8004cb4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004bce:	7bfb      	ldrb	r3, [r7, #15]
 8004bd0:	2b22      	cmp	r3, #34	@ 0x22
 8004bd2:	d002      	beq.n	8004bda <I2C_Slave_STOPF+0x6a>
 8004bd4:	7bfb      	ldrb	r3, [r7, #15]
 8004bd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bd8:	d135      	bne.n	8004c46 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	b29a      	uxth	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d005      	beq.n	8004bfe <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf6:	f043 0204 	orr.w	r2, r3, #4
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c0c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7fd fe72 	bl	80028fc <HAL_DMA_GetState>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d049      	beq.n	8004cb2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c22:	4a69      	ldr	r2, [pc, #420]	@ (8004dc8 <I2C_Slave_STOPF+0x258>)
 8004c24:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7fd fce8 	bl	8002600 <HAL_DMA_Abort_IT>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d03d      	beq.n	8004cb2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004c40:	4610      	mov	r0, r2
 8004c42:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c44:	e035      	b.n	8004cb2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	b29a      	uxth	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d005      	beq.n	8004c6a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c62:	f043 0204 	orr.w	r2, r3, #4
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	685a      	ldr	r2, [r3, #4]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c78:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7fd fe3c 	bl	80028fc <HAL_DMA_GetState>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d014      	beq.n	8004cb4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c8e:	4a4e      	ldr	r2, [pc, #312]	@ (8004dc8 <I2C_Slave_STOPF+0x258>)
 8004c90:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7fd fcb2 	bl	8002600 <HAL_DMA_Abort_IT>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d008      	beq.n	8004cb4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ca6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004cac:	4610      	mov	r0, r2
 8004cae:	4798      	blx	r3
 8004cb0:	e000      	b.n	8004cb4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004cb2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d03e      	beq.n	8004d3c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	f003 0304 	and.w	r3, r3, #4
 8004cc8:	2b04      	cmp	r3, #4
 8004cca:	d112      	bne.n	8004cf2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	691a      	ldr	r2, [r3, #16]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd6:	b2d2      	uxtb	r2, r2
 8004cd8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cde:	1c5a      	adds	r2, r3, #1
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	3b01      	subs	r3, #1
 8004cec:	b29a      	uxth	r2, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	695b      	ldr	r3, [r3, #20]
 8004cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cfc:	2b40      	cmp	r3, #64	@ 0x40
 8004cfe:	d112      	bne.n	8004d26 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	691a      	ldr	r2, [r3, #16]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0a:	b2d2      	uxtb	r2, r2
 8004d0c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d12:	1c5a      	adds	r2, r3, #1
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	b29a      	uxth	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d005      	beq.n	8004d3c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d34:	f043 0204 	orr.w	r2, r3, #4
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d003      	beq.n	8004d4c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 f843 	bl	8004dd0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004d4a:	e039      	b.n	8004dc0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d4c:	7bfb      	ldrb	r3, [r7, #15]
 8004d4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d50:	d109      	bne.n	8004d66 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2228      	movs	r2, #40	@ 0x28
 8004d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f7ff f811 	bl	8003d88 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b28      	cmp	r3, #40	@ 0x28
 8004d70:	d111      	bne.n	8004d96 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a15      	ldr	r2, [pc, #84]	@ (8004dcc <I2C_Slave_STOPF+0x25c>)
 8004d76:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2220      	movs	r2, #32
 8004d82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f7ff f810 	bl	8003db4 <HAL_I2C_ListenCpltCallback>
}
 8004d94:	e014      	b.n	8004dc0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d9a:	2b22      	cmp	r3, #34	@ 0x22
 8004d9c:	d002      	beq.n	8004da4 <I2C_Slave_STOPF+0x234>
 8004d9e:	7bfb      	ldrb	r3, [r7, #15]
 8004da0:	2b22      	cmp	r3, #34	@ 0x22
 8004da2:	d10d      	bne.n	8004dc0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2220      	movs	r2, #32
 8004dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f7fe ffe4 	bl	8003d88 <HAL_I2C_SlaveRxCpltCallback>
}
 8004dc0:	bf00      	nop
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	08005435 	.word	0x08005435
 8004dcc:	ffff0000 	.word	0xffff0000

08004dd0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dde:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004de6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004de8:	7bbb      	ldrb	r3, [r7, #14]
 8004dea:	2b10      	cmp	r3, #16
 8004dec:	d002      	beq.n	8004df4 <I2C_ITError+0x24>
 8004dee:	7bbb      	ldrb	r3, [r7, #14]
 8004df0:	2b40      	cmp	r3, #64	@ 0x40
 8004df2:	d10a      	bne.n	8004e0a <I2C_ITError+0x3a>
 8004df4:	7bfb      	ldrb	r3, [r7, #15]
 8004df6:	2b22      	cmp	r3, #34	@ 0x22
 8004df8:	d107      	bne.n	8004e0a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e08:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e0a:	7bfb      	ldrb	r3, [r7, #15]
 8004e0c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004e10:	2b28      	cmp	r3, #40	@ 0x28
 8004e12:	d107      	bne.n	8004e24 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2228      	movs	r2, #40	@ 0x28
 8004e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004e22:	e015      	b.n	8004e50 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e32:	d00a      	beq.n	8004e4a <I2C_ITError+0x7a>
 8004e34:	7bfb      	ldrb	r3, [r7, #15]
 8004e36:	2b60      	cmp	r3, #96	@ 0x60
 8004e38:	d007      	beq.n	8004e4a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e5e:	d162      	bne.n	8004f26 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e6e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e74:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d020      	beq.n	8004ec0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e82:	4a6a      	ldr	r2, [pc, #424]	@ (800502c <I2C_ITError+0x25c>)
 8004e84:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7fd fbb8 	bl	8002600 <HAL_DMA_Abort_IT>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	f000 8089 	beq.w	8004faa <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f022 0201 	bic.w	r2, r2, #1
 8004ea6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2220      	movs	r2, #32
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004eba:	4610      	mov	r0, r2
 8004ebc:	4798      	blx	r3
 8004ebe:	e074      	b.n	8004faa <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec4:	4a59      	ldr	r2, [pc, #356]	@ (800502c <I2C_ITError+0x25c>)
 8004ec6:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f7fd fb97 	bl	8002600 <HAL_DMA_Abort_IT>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d068      	beq.n	8004faa <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ee2:	2b40      	cmp	r3, #64	@ 0x40
 8004ee4:	d10b      	bne.n	8004efe <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	691a      	ldr	r2, [r3, #16]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef0:	b2d2      	uxtb	r2, r2
 8004ef2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef8:	1c5a      	adds	r2, r3, #1
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 0201 	bic.w	r2, r2, #1
 8004f0c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2220      	movs	r2, #32
 8004f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004f20:	4610      	mov	r0, r2
 8004f22:	4798      	blx	r3
 8004f24:	e041      	b.n	8004faa <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	2b60      	cmp	r3, #96	@ 0x60
 8004f30:	d125      	bne.n	8004f7e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f4a:	2b40      	cmp	r3, #64	@ 0x40
 8004f4c:	d10b      	bne.n	8004f66 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	691a      	ldr	r2, [r3, #16]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f58:	b2d2      	uxtb	r2, r2
 8004f5a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f022 0201 	bic.w	r2, r2, #1
 8004f74:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f7fe ff40 	bl	8003dfc <HAL_I2C_AbortCpltCallback>
 8004f7c:	e015      	b.n	8004faa <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f88:	2b40      	cmp	r3, #64	@ 0x40
 8004f8a:	d10b      	bne.n	8004fa4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	691a      	ldr	r2, [r3, #16]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f96:	b2d2      	uxtb	r2, r2
 8004f98:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9e:	1c5a      	adds	r2, r3, #1
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f7fe ff20 	bl	8003dea <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fae:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	f003 0301 	and.w	r3, r3, #1
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d10e      	bne.n	8004fd8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d109      	bne.n	8004fd8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d104      	bne.n	8004fd8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d007      	beq.n	8004fe8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004fe6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fee:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff4:	f003 0304 	and.w	r3, r3, #4
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d113      	bne.n	8005024 <I2C_ITError+0x254>
 8004ffc:	7bfb      	ldrb	r3, [r7, #15]
 8004ffe:	2b28      	cmp	r3, #40	@ 0x28
 8005000:	d110      	bne.n	8005024 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a0a      	ldr	r2, [pc, #40]	@ (8005030 <I2C_ITError+0x260>)
 8005006:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2220      	movs	r2, #32
 8005012:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f7fe fec8 	bl	8003db4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005024:	bf00      	nop
 8005026:	3710      	adds	r7, #16
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	08005435 	.word	0x08005435
 8005030:	ffff0000 	.word	0xffff0000

08005034 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b088      	sub	sp, #32
 8005038:	af02      	add	r7, sp, #8
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	607a      	str	r2, [r7, #4]
 800503e:	603b      	str	r3, [r7, #0]
 8005040:	460b      	mov	r3, r1
 8005042:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005048:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	2b08      	cmp	r3, #8
 800504e:	d006      	beq.n	800505e <I2C_MasterRequestWrite+0x2a>
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	2b01      	cmp	r3, #1
 8005054:	d003      	beq.n	800505e <I2C_MasterRequestWrite+0x2a>
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800505c:	d108      	bne.n	8005070 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800506c:	601a      	str	r2, [r3, #0]
 800506e:	e00b      	b.n	8005088 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005074:	2b12      	cmp	r3, #18
 8005076:	d107      	bne.n	8005088 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005086:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	9300      	str	r3, [sp, #0]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f000 fa75 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00d      	beq.n	80050bc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050ae:	d103      	bne.n	80050b8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050b6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	e035      	b.n	8005128 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	691b      	ldr	r3, [r3, #16]
 80050c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050c4:	d108      	bne.n	80050d8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050c6:	897b      	ldrh	r3, [r7, #10]
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	461a      	mov	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80050d4:	611a      	str	r2, [r3, #16]
 80050d6:	e01b      	b.n	8005110 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80050d8:	897b      	ldrh	r3, [r7, #10]
 80050da:	11db      	asrs	r3, r3, #7
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	f003 0306 	and.w	r3, r3, #6
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	f063 030f 	orn	r3, r3, #15
 80050e8:	b2da      	uxtb	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	490e      	ldr	r1, [pc, #56]	@ (8005130 <I2C_MasterRequestWrite+0xfc>)
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f000 fabe 	bl	8005678 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d001      	beq.n	8005106 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e010      	b.n	8005128 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005106:	897b      	ldrh	r3, [r7, #10]
 8005108:	b2da      	uxtb	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	4907      	ldr	r1, [pc, #28]	@ (8005134 <I2C_MasterRequestWrite+0x100>)
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f000 faae 	bl	8005678 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e000      	b.n	8005128 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3718      	adds	r7, #24
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}
 8005130:	00010008 	.word	0x00010008
 8005134:	00010002 	.word	0x00010002

08005138 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b088      	sub	sp, #32
 800513c:	af02      	add	r7, sp, #8
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	4608      	mov	r0, r1
 8005142:	4611      	mov	r1, r2
 8005144:	461a      	mov	r2, r3
 8005146:	4603      	mov	r3, r0
 8005148:	817b      	strh	r3, [r7, #10]
 800514a:	460b      	mov	r3, r1
 800514c:	813b      	strh	r3, [r7, #8]
 800514e:	4613      	mov	r3, r2
 8005150:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005160:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	6a3b      	ldr	r3, [r7, #32]
 8005168:	2200      	movs	r2, #0
 800516a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 fa08 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00d      	beq.n	8005196 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005184:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005188:	d103      	bne.n	8005192 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005190:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e05f      	b.n	8005256 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005196:	897b      	ldrh	r3, [r7, #10]
 8005198:	b2db      	uxtb	r3, r3
 800519a:	461a      	mov	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80051a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a8:	6a3a      	ldr	r2, [r7, #32]
 80051aa:	492d      	ldr	r1, [pc, #180]	@ (8005260 <I2C_RequestMemoryWrite+0x128>)
 80051ac:	68f8      	ldr	r0, [r7, #12]
 80051ae:	f000 fa63 	bl	8005678 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d001      	beq.n	80051bc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e04c      	b.n	8005256 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051bc:	2300      	movs	r3, #0
 80051be:	617b      	str	r3, [r7, #20]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	617b      	str	r3, [r7, #20]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	617b      	str	r3, [r7, #20]
 80051d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051d4:	6a39      	ldr	r1, [r7, #32]
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f000 faee 	bl	80057b8 <I2C_WaitOnTXEFlagUntilTimeout>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00d      	beq.n	80051fe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e6:	2b04      	cmp	r3, #4
 80051e8:	d107      	bne.n	80051fa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e02b      	b.n	8005256 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80051fe:	88fb      	ldrh	r3, [r7, #6]
 8005200:	2b01      	cmp	r3, #1
 8005202:	d105      	bne.n	8005210 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005204:	893b      	ldrh	r3, [r7, #8]
 8005206:	b2da      	uxtb	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	611a      	str	r2, [r3, #16]
 800520e:	e021      	b.n	8005254 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005210:	893b      	ldrh	r3, [r7, #8]
 8005212:	0a1b      	lsrs	r3, r3, #8
 8005214:	b29b      	uxth	r3, r3
 8005216:	b2da      	uxtb	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800521e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005220:	6a39      	ldr	r1, [r7, #32]
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f000 fac8 	bl	80057b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00d      	beq.n	800524a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005232:	2b04      	cmp	r3, #4
 8005234:	d107      	bne.n	8005246 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005244:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e005      	b.n	8005256 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800524a:	893b      	ldrh	r3, [r7, #8]
 800524c:	b2da      	uxtb	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3718      	adds	r7, #24
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	00010002 	.word	0x00010002

08005264 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b088      	sub	sp, #32
 8005268:	af02      	add	r7, sp, #8
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	4608      	mov	r0, r1
 800526e:	4611      	mov	r1, r2
 8005270:	461a      	mov	r2, r3
 8005272:	4603      	mov	r3, r0
 8005274:	817b      	strh	r3, [r7, #10]
 8005276:	460b      	mov	r3, r1
 8005278:	813b      	strh	r3, [r7, #8]
 800527a:	4613      	mov	r3, r2
 800527c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800528c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800529c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800529e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a0:	9300      	str	r3, [sp, #0]
 80052a2:	6a3b      	ldr	r3, [r7, #32]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052aa:	68f8      	ldr	r0, [r7, #12]
 80052ac:	f000 f96a 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00d      	beq.n	80052d2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052c4:	d103      	bne.n	80052ce <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e0aa      	b.n	8005428 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80052d2:	897b      	ldrh	r3, [r7, #10]
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	461a      	mov	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80052e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e4:	6a3a      	ldr	r2, [r7, #32]
 80052e6:	4952      	ldr	r1, [pc, #328]	@ (8005430 <I2C_RequestMemoryRead+0x1cc>)
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f000 f9c5 	bl	8005678 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e097      	b.n	8005428 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052f8:	2300      	movs	r3, #0
 80052fa:	617b      	str	r3, [r7, #20]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	617b      	str	r3, [r7, #20]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	617b      	str	r3, [r7, #20]
 800530c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800530e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005310:	6a39      	ldr	r1, [r7, #32]
 8005312:	68f8      	ldr	r0, [r7, #12]
 8005314:	f000 fa50 	bl	80057b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00d      	beq.n	800533a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005322:	2b04      	cmp	r3, #4
 8005324:	d107      	bne.n	8005336 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005334:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e076      	b.n	8005428 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800533a:	88fb      	ldrh	r3, [r7, #6]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d105      	bne.n	800534c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005340:	893b      	ldrh	r3, [r7, #8]
 8005342:	b2da      	uxtb	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	611a      	str	r2, [r3, #16]
 800534a:	e021      	b.n	8005390 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800534c:	893b      	ldrh	r3, [r7, #8]
 800534e:	0a1b      	lsrs	r3, r3, #8
 8005350:	b29b      	uxth	r3, r3
 8005352:	b2da      	uxtb	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800535a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800535c:	6a39      	ldr	r1, [r7, #32]
 800535e:	68f8      	ldr	r0, [r7, #12]
 8005360:	f000 fa2a 	bl	80057b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00d      	beq.n	8005386 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536e:	2b04      	cmp	r3, #4
 8005370:	d107      	bne.n	8005382 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005380:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e050      	b.n	8005428 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005386:	893b      	ldrh	r3, [r7, #8]
 8005388:	b2da      	uxtb	r2, r3
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005390:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005392:	6a39      	ldr	r1, [r7, #32]
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 fa0f 	bl	80057b8 <I2C_WaitOnTXEFlagUntilTimeout>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00d      	beq.n	80053bc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a4:	2b04      	cmp	r3, #4
 80053a6:	d107      	bne.n	80053b8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053b6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e035      	b.n	8005428 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053ca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	6a3b      	ldr	r3, [r7, #32]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80053d8:	68f8      	ldr	r0, [r7, #12]
 80053da:	f000 f8d3 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00d      	beq.n	8005400 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053f2:	d103      	bne.n	80053fc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e013      	b.n	8005428 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005400:	897b      	ldrh	r3, [r7, #10]
 8005402:	b2db      	uxtb	r3, r3
 8005404:	f043 0301 	orr.w	r3, r3, #1
 8005408:	b2da      	uxtb	r2, r3
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005412:	6a3a      	ldr	r2, [r7, #32]
 8005414:	4906      	ldr	r1, [pc, #24]	@ (8005430 <I2C_RequestMemoryRead+0x1cc>)
 8005416:	68f8      	ldr	r0, [r7, #12]
 8005418:	f000 f92e 	bl	8005678 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e000      	b.n	8005428 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005426:	2300      	movs	r3, #0
}
 8005428:	4618      	mov	r0, r3
 800542a:	3718      	adds	r7, #24
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}
 8005430:	00010002 	.word	0x00010002

08005434 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800543c:	2300      	movs	r3, #0
 800543e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005444:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800544c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800544e:	4b4b      	ldr	r3, [pc, #300]	@ (800557c <I2C_DMAAbort+0x148>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	08db      	lsrs	r3, r3, #3
 8005454:	4a4a      	ldr	r2, [pc, #296]	@ (8005580 <I2C_DMAAbort+0x14c>)
 8005456:	fba2 2303 	umull	r2, r3, r2, r3
 800545a:	0a1a      	lsrs	r2, r3, #8
 800545c:	4613      	mov	r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	4413      	add	r3, r2
 8005462:	00da      	lsls	r2, r3, #3
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d106      	bne.n	800547c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005472:	f043 0220 	orr.w	r2, r3, #32
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800547a:	e00a      	b.n	8005492 <I2C_DMAAbort+0x5e>
    }
    count--;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	3b01      	subs	r3, #1
 8005480:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800548c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005490:	d0ea      	beq.n	8005468 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005496:	2b00      	cmp	r3, #0
 8005498:	d003      	beq.n	80054a2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800549e:	2200      	movs	r2, #0
 80054a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d003      	beq.n	80054b2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ae:	2200      	movs	r2, #0
 80054b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054c0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	2200      	movs	r2, #0
 80054c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054d4:	2200      	movs	r2, #0
 80054d6:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d003      	beq.n	80054e8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e4:	2200      	movs	r2, #0
 80054e6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f022 0201 	bic.w	r2, r2, #1
 80054f6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	2b60      	cmp	r3, #96	@ 0x60
 8005502:	d10e      	bne.n	8005522 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	2220      	movs	r2, #32
 8005508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	2200      	movs	r2, #0
 8005510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	2200      	movs	r2, #0
 8005518:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800551a:	6978      	ldr	r0, [r7, #20]
 800551c:	f7fe fc6e 	bl	8003dfc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005520:	e027      	b.n	8005572 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005522:	7cfb      	ldrb	r3, [r7, #19]
 8005524:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005528:	2b28      	cmp	r3, #40	@ 0x28
 800552a:	d117      	bne.n	800555c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f042 0201 	orr.w	r2, r2, #1
 800553a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800554a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	2200      	movs	r2, #0
 8005550:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	2228      	movs	r2, #40	@ 0x28
 8005556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800555a:	e007      	b.n	800556c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	2220      	movs	r2, #32
 8005560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800556c:	6978      	ldr	r0, [r7, #20]
 800556e:	f7fe fc3c 	bl	8003dea <HAL_I2C_ErrorCallback>
}
 8005572:	bf00      	nop
 8005574:	3718      	adds	r7, #24
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	20000010 	.word	0x20000010
 8005580:	14f8b589 	.word	0x14f8b589

08005584 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	603b      	str	r3, [r7, #0]
 8005590:	4613      	mov	r3, r2
 8005592:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005594:	e048      	b.n	8005628 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800559c:	d044      	beq.n	8005628 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800559e:	f7fc f9bf 	bl	8001920 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	683a      	ldr	r2, [r7, #0]
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d302      	bcc.n	80055b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d139      	bne.n	8005628 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	0c1b      	lsrs	r3, r3, #16
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d10d      	bne.n	80055da <I2C_WaitOnFlagUntilTimeout+0x56>
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	43da      	mvns	r2, r3
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	4013      	ands	r3, r2
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	bf0c      	ite	eq
 80055d0:	2301      	moveq	r3, #1
 80055d2:	2300      	movne	r3, #0
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	461a      	mov	r2, r3
 80055d8:	e00c      	b.n	80055f4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	699b      	ldr	r3, [r3, #24]
 80055e0:	43da      	mvns	r2, r3
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	4013      	ands	r3, r2
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	bf0c      	ite	eq
 80055ec:	2301      	moveq	r3, #1
 80055ee:	2300      	movne	r3, #0
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	461a      	mov	r2, r3
 80055f4:	79fb      	ldrb	r3, [r7, #7]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d116      	bne.n	8005628 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2220      	movs	r2, #32
 8005604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005614:	f043 0220 	orr.w	r2, r3, #32
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e023      	b.n	8005670 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	0c1b      	lsrs	r3, r3, #16
 800562c:	b2db      	uxtb	r3, r3
 800562e:	2b01      	cmp	r3, #1
 8005630:	d10d      	bne.n	800564e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	695b      	ldr	r3, [r3, #20]
 8005638:	43da      	mvns	r2, r3
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	4013      	ands	r3, r2
 800563e:	b29b      	uxth	r3, r3
 8005640:	2b00      	cmp	r3, #0
 8005642:	bf0c      	ite	eq
 8005644:	2301      	moveq	r3, #1
 8005646:	2300      	movne	r3, #0
 8005648:	b2db      	uxtb	r3, r3
 800564a:	461a      	mov	r2, r3
 800564c:	e00c      	b.n	8005668 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	43da      	mvns	r2, r3
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	4013      	ands	r3, r2
 800565a:	b29b      	uxth	r3, r3
 800565c:	2b00      	cmp	r3, #0
 800565e:	bf0c      	ite	eq
 8005660:	2301      	moveq	r3, #1
 8005662:	2300      	movne	r3, #0
 8005664:	b2db      	uxtb	r3, r3
 8005666:	461a      	mov	r2, r3
 8005668:	79fb      	ldrb	r3, [r7, #7]
 800566a:	429a      	cmp	r2, r3
 800566c:	d093      	beq.n	8005596 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3710      	adds	r7, #16
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
 8005684:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005686:	e071      	b.n	800576c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005692:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005696:	d123      	bne.n	80056e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056a6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056b0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2220      	movs	r2, #32
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056cc:	f043 0204 	orr.w	r2, r3, #4
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e067      	b.n	80057b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e6:	d041      	beq.n	800576c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056e8:	f7fc f91a 	bl	8001920 <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d302      	bcc.n	80056fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d136      	bne.n	800576c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	0c1b      	lsrs	r3, r3, #16
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b01      	cmp	r3, #1
 8005706:	d10c      	bne.n	8005722 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	695b      	ldr	r3, [r3, #20]
 800570e:	43da      	mvns	r2, r3
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	4013      	ands	r3, r2
 8005714:	b29b      	uxth	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	bf14      	ite	ne
 800571a:	2301      	movne	r3, #1
 800571c:	2300      	moveq	r3, #0
 800571e:	b2db      	uxtb	r3, r3
 8005720:	e00b      	b.n	800573a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	699b      	ldr	r3, [r3, #24]
 8005728:	43da      	mvns	r2, r3
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	4013      	ands	r3, r2
 800572e:	b29b      	uxth	r3, r3
 8005730:	2b00      	cmp	r3, #0
 8005732:	bf14      	ite	ne
 8005734:	2301      	movne	r3, #1
 8005736:	2300      	moveq	r3, #0
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d016      	beq.n	800576c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2220      	movs	r2, #32
 8005748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005758:	f043 0220 	orr.w	r2, r3, #32
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e021      	b.n	80057b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	0c1b      	lsrs	r3, r3, #16
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b01      	cmp	r3, #1
 8005774:	d10c      	bne.n	8005790 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	43da      	mvns	r2, r3
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	4013      	ands	r3, r2
 8005782:	b29b      	uxth	r3, r3
 8005784:	2b00      	cmp	r3, #0
 8005786:	bf14      	ite	ne
 8005788:	2301      	movne	r3, #1
 800578a:	2300      	moveq	r3, #0
 800578c:	b2db      	uxtb	r3, r3
 800578e:	e00b      	b.n	80057a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	43da      	mvns	r2, r3
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	4013      	ands	r3, r2
 800579c:	b29b      	uxth	r3, r3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	bf14      	ite	ne
 80057a2:	2301      	movne	r3, #1
 80057a4:	2300      	moveq	r3, #0
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f47f af6d 	bne.w	8005688 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3710      	adds	r7, #16
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057c4:	e034      	b.n	8005830 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80057c6:	68f8      	ldr	r0, [r7, #12]
 80057c8:	f000 f915 	bl	80059f6 <I2C_IsAcknowledgeFailed>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d001      	beq.n	80057d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e034      	b.n	8005840 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057dc:	d028      	beq.n	8005830 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057de:	f7fc f89f 	bl	8001920 <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	68ba      	ldr	r2, [r7, #8]
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d302      	bcc.n	80057f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d11d      	bne.n	8005830 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057fe:	2b80      	cmp	r3, #128	@ 0x80
 8005800:	d016      	beq.n	8005830 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2220      	movs	r2, #32
 800580c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581c:	f043 0220 	orr.w	r2, r3, #32
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e007      	b.n	8005840 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800583a:	2b80      	cmp	r3, #128	@ 0x80
 800583c:	d1c3      	bne.n	80057c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800583e:	2300      	movs	r3, #0
}
 8005840:	4618      	mov	r0, r3
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005854:	e034      	b.n	80058c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f000 f8cd 	bl	80059f6 <I2C_IsAcknowledgeFailed>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e034      	b.n	80058d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800586c:	d028      	beq.n	80058c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800586e:	f7fc f857 	bl	8001920 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	429a      	cmp	r2, r3
 800587c:	d302      	bcc.n	8005884 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d11d      	bne.n	80058c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	695b      	ldr	r3, [r3, #20]
 800588a:	f003 0304 	and.w	r3, r3, #4
 800588e:	2b04      	cmp	r3, #4
 8005890:	d016      	beq.n	80058c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2220      	movs	r2, #32
 800589c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ac:	f043 0220 	orr.w	r2, r3, #32
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e007      	b.n	80058d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	f003 0304 	and.w	r3, r3, #4
 80058ca:	2b04      	cmp	r3, #4
 80058cc:	d1c3      	bne.n	8005856 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3710      	adds	r7, #16
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80058d8:	b480      	push	{r7}
 80058da:	b085      	sub	sp, #20
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80058e0:	2300      	movs	r3, #0
 80058e2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80058e4:	4b13      	ldr	r3, [pc, #76]	@ (8005934 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	08db      	lsrs	r3, r3, #3
 80058ea:	4a13      	ldr	r2, [pc, #76]	@ (8005938 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80058ec:	fba2 2303 	umull	r2, r3, r2, r3
 80058f0:	0a1a      	lsrs	r2, r3, #8
 80058f2:	4613      	mov	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	4413      	add	r3, r2
 80058f8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	3b01      	subs	r3, #1
 80058fe:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d107      	bne.n	8005916 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800590a:	f043 0220 	orr.w	r2, r3, #32
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e008      	b.n	8005928 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005920:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005924:	d0e9      	beq.n	80058fa <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3714      	adds	r7, #20
 800592c:	46bd      	mov	sp, r7
 800592e:	bc80      	pop	{r7}
 8005930:	4770      	bx	lr
 8005932:	bf00      	nop
 8005934:	20000010 	.word	0x20000010
 8005938:	14f8b589 	.word	0x14f8b589

0800593c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005948:	e049      	b.n	80059de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	695b      	ldr	r3, [r3, #20]
 8005950:	f003 0310 	and.w	r3, r3, #16
 8005954:	2b10      	cmp	r3, #16
 8005956:	d119      	bne.n	800598c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f06f 0210 	mvn.w	r2, #16
 8005960:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2220      	movs	r2, #32
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e030      	b.n	80059ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800598c:	f7fb ffc8 	bl	8001920 <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	68ba      	ldr	r2, [r7, #8]
 8005998:	429a      	cmp	r2, r3
 800599a:	d302      	bcc.n	80059a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d11d      	bne.n	80059de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	695b      	ldr	r3, [r3, #20]
 80059a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ac:	2b40      	cmp	r3, #64	@ 0x40
 80059ae:	d016      	beq.n	80059de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2200      	movs	r2, #0
 80059b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2220      	movs	r2, #32
 80059ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ca:	f043 0220 	orr.w	r2, r3, #32
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e007      	b.n	80059ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	695b      	ldr	r3, [r3, #20]
 80059e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e8:	2b40      	cmp	r3, #64	@ 0x40
 80059ea:	d1ae      	bne.n	800594a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3710      	adds	r7, #16
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	695b      	ldr	r3, [r3, #20]
 8005a04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a0c:	d11b      	bne.n	8005a46 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a16:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2220      	movs	r2, #32
 8005a22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a32:	f043 0204 	orr.w	r2, r3, #4
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e000      	b.n	8005a48 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bc80      	pop	{r7}
 8005a50:	4770      	bx	lr

08005a52 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005a52:	b480      	push	{r7}
 8005a54:	b083      	sub	sp, #12
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a5e:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005a62:	d103      	bne.n	8005a6c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005a6a:	e007      	b.n	8005a7c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a70:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005a74:	d102      	bne.n	8005a7c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2208      	movs	r2, #8
 8005a7a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005a7c:	bf00      	nop
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bc80      	pop	{r7}
 8005a84:	4770      	bx	lr
	...

08005a88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b086      	sub	sp, #24
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d101      	bne.n	8005a9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e272      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0301 	and.w	r3, r3, #1
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	f000 8087 	beq.w	8005bb6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005aa8:	4b92      	ldr	r3, [pc, #584]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f003 030c 	and.w	r3, r3, #12
 8005ab0:	2b04      	cmp	r3, #4
 8005ab2:	d00c      	beq.n	8005ace <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005ab4:	4b8f      	ldr	r3, [pc, #572]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	f003 030c 	and.w	r3, r3, #12
 8005abc:	2b08      	cmp	r3, #8
 8005abe:	d112      	bne.n	8005ae6 <HAL_RCC_OscConfig+0x5e>
 8005ac0:	4b8c      	ldr	r3, [pc, #560]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ac8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005acc:	d10b      	bne.n	8005ae6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ace:	4b89      	ldr	r3, [pc, #548]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d06c      	beq.n	8005bb4 <HAL_RCC_OscConfig+0x12c>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d168      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e24c      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aee:	d106      	bne.n	8005afe <HAL_RCC_OscConfig+0x76>
 8005af0:	4b80      	ldr	r3, [pc, #512]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a7f      	ldr	r2, [pc, #508]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005af6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005afa:	6013      	str	r3, [r2, #0]
 8005afc:	e02e      	b.n	8005b5c <HAL_RCC_OscConfig+0xd4>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d10c      	bne.n	8005b20 <HAL_RCC_OscConfig+0x98>
 8005b06:	4b7b      	ldr	r3, [pc, #492]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a7a      	ldr	r2, [pc, #488]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b10:	6013      	str	r3, [r2, #0]
 8005b12:	4b78      	ldr	r3, [pc, #480]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a77      	ldr	r2, [pc, #476]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b1c:	6013      	str	r3, [r2, #0]
 8005b1e:	e01d      	b.n	8005b5c <HAL_RCC_OscConfig+0xd4>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b28:	d10c      	bne.n	8005b44 <HAL_RCC_OscConfig+0xbc>
 8005b2a:	4b72      	ldr	r3, [pc, #456]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a71      	ldr	r2, [pc, #452]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b34:	6013      	str	r3, [r2, #0]
 8005b36:	4b6f      	ldr	r3, [pc, #444]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a6e      	ldr	r2, [pc, #440]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b40:	6013      	str	r3, [r2, #0]
 8005b42:	e00b      	b.n	8005b5c <HAL_RCC_OscConfig+0xd4>
 8005b44:	4b6b      	ldr	r3, [pc, #428]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a6a      	ldr	r2, [pc, #424]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b4e:	6013      	str	r3, [r2, #0]
 8005b50:	4b68      	ldr	r3, [pc, #416]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a67      	ldr	r2, [pc, #412]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b5a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d013      	beq.n	8005b8c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b64:	f7fb fedc 	bl	8001920 <HAL_GetTick>
 8005b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b6a:	e008      	b.n	8005b7e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b6c:	f7fb fed8 	bl	8001920 <HAL_GetTick>
 8005b70:	4602      	mov	r2, r0
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	2b64      	cmp	r3, #100	@ 0x64
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e200      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b7e:	4b5d      	ldr	r3, [pc, #372]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d0f0      	beq.n	8005b6c <HAL_RCC_OscConfig+0xe4>
 8005b8a:	e014      	b.n	8005bb6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b8c:	f7fb fec8 	bl	8001920 <HAL_GetTick>
 8005b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b92:	e008      	b.n	8005ba6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b94:	f7fb fec4 	bl	8001920 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b64      	cmp	r3, #100	@ 0x64
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e1ec      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ba6:	4b53      	ldr	r3, [pc, #332]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1f0      	bne.n	8005b94 <HAL_RCC_OscConfig+0x10c>
 8005bb2:	e000      	b.n	8005bb6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0302 	and.w	r3, r3, #2
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d063      	beq.n	8005c8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005bc2:	4b4c      	ldr	r3, [pc, #304]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	f003 030c 	and.w	r3, r3, #12
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00b      	beq.n	8005be6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005bce:	4b49      	ldr	r3, [pc, #292]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f003 030c 	and.w	r3, r3, #12
 8005bd6:	2b08      	cmp	r3, #8
 8005bd8:	d11c      	bne.n	8005c14 <HAL_RCC_OscConfig+0x18c>
 8005bda:	4b46      	ldr	r3, [pc, #280]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d116      	bne.n	8005c14 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005be6:	4b43      	ldr	r3, [pc, #268]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0302 	and.w	r3, r3, #2
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d005      	beq.n	8005bfe <HAL_RCC_OscConfig+0x176>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	691b      	ldr	r3, [r3, #16]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d001      	beq.n	8005bfe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e1c0      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bfe:	4b3d      	ldr	r3, [pc, #244]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	00db      	lsls	r3, r3, #3
 8005c0c:	4939      	ldr	r1, [pc, #228]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c12:	e03a      	b.n	8005c8a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d020      	beq.n	8005c5e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c1c:	4b36      	ldr	r3, [pc, #216]	@ (8005cf8 <HAL_RCC_OscConfig+0x270>)
 8005c1e:	2201      	movs	r2, #1
 8005c20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c22:	f7fb fe7d 	bl	8001920 <HAL_GetTick>
 8005c26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c28:	e008      	b.n	8005c3c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c2a:	f7fb fe79 	bl	8001920 <HAL_GetTick>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	d901      	bls.n	8005c3c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e1a1      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c3c:	4b2d      	ldr	r3, [pc, #180]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 0302 	and.w	r3, r3, #2
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d0f0      	beq.n	8005c2a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c48:	4b2a      	ldr	r3, [pc, #168]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	00db      	lsls	r3, r3, #3
 8005c56:	4927      	ldr	r1, [pc, #156]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	600b      	str	r3, [r1, #0]
 8005c5c:	e015      	b.n	8005c8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c5e:	4b26      	ldr	r3, [pc, #152]	@ (8005cf8 <HAL_RCC_OscConfig+0x270>)
 8005c60:	2200      	movs	r2, #0
 8005c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c64:	f7fb fe5c 	bl	8001920 <HAL_GetTick>
 8005c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c6a:	e008      	b.n	8005c7e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c6c:	f7fb fe58 	bl	8001920 <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d901      	bls.n	8005c7e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e180      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d1f0      	bne.n	8005c6c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 0308 	and.w	r3, r3, #8
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d03a      	beq.n	8005d0c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d019      	beq.n	8005cd2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c9e:	4b17      	ldr	r3, [pc, #92]	@ (8005cfc <HAL_RCC_OscConfig+0x274>)
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ca4:	f7fb fe3c 	bl	8001920 <HAL_GetTick>
 8005ca8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005caa:	e008      	b.n	8005cbe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cac:	f7fb fe38 	bl	8001920 <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e160      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005cf4 <HAL_RCC_OscConfig+0x26c>)
 8005cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc2:	f003 0302 	and.w	r3, r3, #2
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d0f0      	beq.n	8005cac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005cca:	2001      	movs	r0, #1
 8005ccc:	f000 face 	bl	800626c <RCC_Delay>
 8005cd0:	e01c      	b.n	8005d0c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8005cfc <HAL_RCC_OscConfig+0x274>)
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cd8:	f7fb fe22 	bl	8001920 <HAL_GetTick>
 8005cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cde:	e00f      	b.n	8005d00 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ce0:	f7fb fe1e 	bl	8001920 <HAL_GetTick>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	2b02      	cmp	r3, #2
 8005cec:	d908      	bls.n	8005d00 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e146      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
 8005cf2:	bf00      	nop
 8005cf4:	40021000 	.word	0x40021000
 8005cf8:	42420000 	.word	0x42420000
 8005cfc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d00:	4b92      	ldr	r3, [pc, #584]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d1e9      	bne.n	8005ce0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 80a6 	beq.w	8005e66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d1e:	4b8b      	ldr	r3, [pc, #556]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005d20:	69db      	ldr	r3, [r3, #28]
 8005d22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d10d      	bne.n	8005d46 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d2a:	4b88      	ldr	r3, [pc, #544]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005d2c:	69db      	ldr	r3, [r3, #28]
 8005d2e:	4a87      	ldr	r2, [pc, #540]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005d30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d34:	61d3      	str	r3, [r2, #28]
 8005d36:	4b85      	ldr	r3, [pc, #532]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005d38:	69db      	ldr	r3, [r3, #28]
 8005d3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d3e:	60bb      	str	r3, [r7, #8]
 8005d40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d42:	2301      	movs	r3, #1
 8005d44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d46:	4b82      	ldr	r3, [pc, #520]	@ (8005f50 <HAL_RCC_OscConfig+0x4c8>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d118      	bne.n	8005d84 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d52:	4b7f      	ldr	r3, [pc, #508]	@ (8005f50 <HAL_RCC_OscConfig+0x4c8>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a7e      	ldr	r2, [pc, #504]	@ (8005f50 <HAL_RCC_OscConfig+0x4c8>)
 8005d58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d5e:	f7fb fddf 	bl	8001920 <HAL_GetTick>
 8005d62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d64:	e008      	b.n	8005d78 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d66:	f7fb fddb 	bl	8001920 <HAL_GetTick>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	1ad3      	subs	r3, r2, r3
 8005d70:	2b64      	cmp	r3, #100	@ 0x64
 8005d72:	d901      	bls.n	8005d78 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005d74:	2303      	movs	r3, #3
 8005d76:	e103      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d78:	4b75      	ldr	r3, [pc, #468]	@ (8005f50 <HAL_RCC_OscConfig+0x4c8>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d0f0      	beq.n	8005d66 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d106      	bne.n	8005d9a <HAL_RCC_OscConfig+0x312>
 8005d8c:	4b6f      	ldr	r3, [pc, #444]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	4a6e      	ldr	r2, [pc, #440]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005d92:	f043 0301 	orr.w	r3, r3, #1
 8005d96:	6213      	str	r3, [r2, #32]
 8005d98:	e02d      	b.n	8005df6 <HAL_RCC_OscConfig+0x36e>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10c      	bne.n	8005dbc <HAL_RCC_OscConfig+0x334>
 8005da2:	4b6a      	ldr	r3, [pc, #424]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005da4:	6a1b      	ldr	r3, [r3, #32]
 8005da6:	4a69      	ldr	r2, [pc, #420]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005da8:	f023 0301 	bic.w	r3, r3, #1
 8005dac:	6213      	str	r3, [r2, #32]
 8005dae:	4b67      	ldr	r3, [pc, #412]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005db0:	6a1b      	ldr	r3, [r3, #32]
 8005db2:	4a66      	ldr	r2, [pc, #408]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005db4:	f023 0304 	bic.w	r3, r3, #4
 8005db8:	6213      	str	r3, [r2, #32]
 8005dba:	e01c      	b.n	8005df6 <HAL_RCC_OscConfig+0x36e>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	2b05      	cmp	r3, #5
 8005dc2:	d10c      	bne.n	8005dde <HAL_RCC_OscConfig+0x356>
 8005dc4:	4b61      	ldr	r3, [pc, #388]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	4a60      	ldr	r2, [pc, #384]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005dca:	f043 0304 	orr.w	r3, r3, #4
 8005dce:	6213      	str	r3, [r2, #32]
 8005dd0:	4b5e      	ldr	r3, [pc, #376]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005dd2:	6a1b      	ldr	r3, [r3, #32]
 8005dd4:	4a5d      	ldr	r2, [pc, #372]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005dd6:	f043 0301 	orr.w	r3, r3, #1
 8005dda:	6213      	str	r3, [r2, #32]
 8005ddc:	e00b      	b.n	8005df6 <HAL_RCC_OscConfig+0x36e>
 8005dde:	4b5b      	ldr	r3, [pc, #364]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005de0:	6a1b      	ldr	r3, [r3, #32]
 8005de2:	4a5a      	ldr	r2, [pc, #360]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005de4:	f023 0301 	bic.w	r3, r3, #1
 8005de8:	6213      	str	r3, [r2, #32]
 8005dea:	4b58      	ldr	r3, [pc, #352]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005dec:	6a1b      	ldr	r3, [r3, #32]
 8005dee:	4a57      	ldr	r2, [pc, #348]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005df0:	f023 0304 	bic.w	r3, r3, #4
 8005df4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d015      	beq.n	8005e2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dfe:	f7fb fd8f 	bl	8001920 <HAL_GetTick>
 8005e02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e04:	e00a      	b.n	8005e1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e06:	f7fb fd8b 	bl	8001920 <HAL_GetTick>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	1ad3      	subs	r3, r2, r3
 8005e10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d901      	bls.n	8005e1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e0b1      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e1c:	4b4b      	ldr	r3, [pc, #300]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005e1e:	6a1b      	ldr	r3, [r3, #32]
 8005e20:	f003 0302 	and.w	r3, r3, #2
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d0ee      	beq.n	8005e06 <HAL_RCC_OscConfig+0x37e>
 8005e28:	e014      	b.n	8005e54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e2a:	f7fb fd79 	bl	8001920 <HAL_GetTick>
 8005e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e30:	e00a      	b.n	8005e48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e32:	f7fb fd75 	bl	8001920 <HAL_GetTick>
 8005e36:	4602      	mov	r2, r0
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d901      	bls.n	8005e48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e09b      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e48:	4b40      	ldr	r3, [pc, #256]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	f003 0302 	and.w	r3, r3, #2
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1ee      	bne.n	8005e32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005e54:	7dfb      	ldrb	r3, [r7, #23]
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d105      	bne.n	8005e66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e5a:	4b3c      	ldr	r3, [pc, #240]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	4a3b      	ldr	r2, [pc, #236]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005e60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	69db      	ldr	r3, [r3, #28]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f000 8087 	beq.w	8005f7e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e70:	4b36      	ldr	r3, [pc, #216]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	f003 030c 	and.w	r3, r3, #12
 8005e78:	2b08      	cmp	r3, #8
 8005e7a:	d061      	beq.n	8005f40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	69db      	ldr	r3, [r3, #28]
 8005e80:	2b02      	cmp	r3, #2
 8005e82:	d146      	bne.n	8005f12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e84:	4b33      	ldr	r3, [pc, #204]	@ (8005f54 <HAL_RCC_OscConfig+0x4cc>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e8a:	f7fb fd49 	bl	8001920 <HAL_GetTick>
 8005e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e90:	e008      	b.n	8005ea4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e92:	f7fb fd45 	bl	8001920 <HAL_GetTick>
 8005e96:	4602      	mov	r2, r0
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	1ad3      	subs	r3, r2, r3
 8005e9c:	2b02      	cmp	r3, #2
 8005e9e:	d901      	bls.n	8005ea4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	e06d      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ea4:	4b29      	ldr	r3, [pc, #164]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1f0      	bne.n	8005e92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a1b      	ldr	r3, [r3, #32]
 8005eb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005eb8:	d108      	bne.n	8005ecc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005eba:	4b24      	ldr	r3, [pc, #144]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	4921      	ldr	r1, [pc, #132]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ecc:	4b1f      	ldr	r3, [pc, #124]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6a19      	ldr	r1, [r3, #32]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005edc:	430b      	orrs	r3, r1
 8005ede:	491b      	ldr	r1, [pc, #108]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8005f54 <HAL_RCC_OscConfig+0x4cc>)
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eea:	f7fb fd19 	bl	8001920 <HAL_GetTick>
 8005eee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005ef0:	e008      	b.n	8005f04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ef2:	f7fb fd15 	bl	8001920 <HAL_GetTick>
 8005ef6:	4602      	mov	r2, r0
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	1ad3      	subs	r3, r2, r3
 8005efc:	2b02      	cmp	r3, #2
 8005efe:	d901      	bls.n	8005f04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005f00:	2303      	movs	r3, #3
 8005f02:	e03d      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005f04:	4b11      	ldr	r3, [pc, #68]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d0f0      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x46a>
 8005f10:	e035      	b.n	8005f7e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f12:	4b10      	ldr	r3, [pc, #64]	@ (8005f54 <HAL_RCC_OscConfig+0x4cc>)
 8005f14:	2200      	movs	r2, #0
 8005f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f18:	f7fb fd02 	bl	8001920 <HAL_GetTick>
 8005f1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f1e:	e008      	b.n	8005f32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f20:	f7fb fcfe 	bl	8001920 <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	d901      	bls.n	8005f32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	e026      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f32:	4b06      	ldr	r3, [pc, #24]	@ (8005f4c <HAL_RCC_OscConfig+0x4c4>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d1f0      	bne.n	8005f20 <HAL_RCC_OscConfig+0x498>
 8005f3e:	e01e      	b.n	8005f7e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	69db      	ldr	r3, [r3, #28]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d107      	bne.n	8005f58 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e019      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
 8005f4c:	40021000 	.word	0x40021000
 8005f50:	40007000 	.word	0x40007000
 8005f54:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005f58:	4b0b      	ldr	r3, [pc, #44]	@ (8005f88 <HAL_RCC_OscConfig+0x500>)
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a1b      	ldr	r3, [r3, #32]
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d106      	bne.n	8005f7a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d001      	beq.n	8005f7e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e000      	b.n	8005f80 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	3718      	adds	r7, #24
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	40021000 	.word	0x40021000

08005f8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d101      	bne.n	8005fa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e0d0      	b.n	8006142 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005fa0:	4b6a      	ldr	r3, [pc, #424]	@ (800614c <HAL_RCC_ClockConfig+0x1c0>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0307 	and.w	r3, r3, #7
 8005fa8:	683a      	ldr	r2, [r7, #0]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d910      	bls.n	8005fd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fae:	4b67      	ldr	r3, [pc, #412]	@ (800614c <HAL_RCC_ClockConfig+0x1c0>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f023 0207 	bic.w	r2, r3, #7
 8005fb6:	4965      	ldr	r1, [pc, #404]	@ (800614c <HAL_RCC_ClockConfig+0x1c0>)
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fbe:	4b63      	ldr	r3, [pc, #396]	@ (800614c <HAL_RCC_ClockConfig+0x1c0>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 0307 	and.w	r3, r3, #7
 8005fc6:	683a      	ldr	r2, [r7, #0]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d001      	beq.n	8005fd0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e0b8      	b.n	8006142 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0302 	and.w	r3, r3, #2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d020      	beq.n	800601e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0304 	and.w	r3, r3, #4
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d005      	beq.n	8005ff4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fe8:	4b59      	ldr	r3, [pc, #356]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	4a58      	ldr	r2, [pc, #352]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 8005fee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005ff2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 0308 	and.w	r3, r3, #8
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d005      	beq.n	800600c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006000:	4b53      	ldr	r3, [pc, #332]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	4a52      	ldr	r2, [pc, #328]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 8006006:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800600a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800600c:	4b50      	ldr	r3, [pc, #320]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	494d      	ldr	r1, [pc, #308]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 800601a:	4313      	orrs	r3, r2
 800601c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f003 0301 	and.w	r3, r3, #1
 8006026:	2b00      	cmp	r3, #0
 8006028:	d040      	beq.n	80060ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	2b01      	cmp	r3, #1
 8006030:	d107      	bne.n	8006042 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006032:	4b47      	ldr	r3, [pc, #284]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d115      	bne.n	800606a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e07f      	b.n	8006142 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	2b02      	cmp	r3, #2
 8006048:	d107      	bne.n	800605a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800604a:	4b41      	ldr	r3, [pc, #260]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d109      	bne.n	800606a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e073      	b.n	8006142 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800605a:	4b3d      	ldr	r3, [pc, #244]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	2b00      	cmp	r3, #0
 8006064:	d101      	bne.n	800606a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e06b      	b.n	8006142 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800606a:	4b39      	ldr	r3, [pc, #228]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f023 0203 	bic.w	r2, r3, #3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	4936      	ldr	r1, [pc, #216]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 8006078:	4313      	orrs	r3, r2
 800607a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800607c:	f7fb fc50 	bl	8001920 <HAL_GetTick>
 8006080:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006082:	e00a      	b.n	800609a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006084:	f7fb fc4c 	bl	8001920 <HAL_GetTick>
 8006088:	4602      	mov	r2, r0
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006092:	4293      	cmp	r3, r2
 8006094:	d901      	bls.n	800609a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e053      	b.n	8006142 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800609a:	4b2d      	ldr	r3, [pc, #180]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	f003 020c 	and.w	r2, r3, #12
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d1eb      	bne.n	8006084 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80060ac:	4b27      	ldr	r3, [pc, #156]	@ (800614c <HAL_RCC_ClockConfig+0x1c0>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0307 	and.w	r3, r3, #7
 80060b4:	683a      	ldr	r2, [r7, #0]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d210      	bcs.n	80060dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ba:	4b24      	ldr	r3, [pc, #144]	@ (800614c <HAL_RCC_ClockConfig+0x1c0>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f023 0207 	bic.w	r2, r3, #7
 80060c2:	4922      	ldr	r1, [pc, #136]	@ (800614c <HAL_RCC_ClockConfig+0x1c0>)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060ca:	4b20      	ldr	r3, [pc, #128]	@ (800614c <HAL_RCC_ClockConfig+0x1c0>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 0307 	and.w	r3, r3, #7
 80060d2:	683a      	ldr	r2, [r7, #0]
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d001      	beq.n	80060dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e032      	b.n	8006142 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f003 0304 	and.w	r3, r3, #4
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d008      	beq.n	80060fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060e8:	4b19      	ldr	r3, [pc, #100]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	4916      	ldr	r1, [pc, #88]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0308 	and.w	r3, r3, #8
 8006102:	2b00      	cmp	r3, #0
 8006104:	d009      	beq.n	800611a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006106:	4b12      	ldr	r3, [pc, #72]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	00db      	lsls	r3, r3, #3
 8006114:	490e      	ldr	r1, [pc, #56]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 8006116:	4313      	orrs	r3, r2
 8006118:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800611a:	f000 f821 	bl	8006160 <HAL_RCC_GetSysClockFreq>
 800611e:	4602      	mov	r2, r0
 8006120:	4b0b      	ldr	r3, [pc, #44]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	091b      	lsrs	r3, r3, #4
 8006126:	f003 030f 	and.w	r3, r3, #15
 800612a:	490a      	ldr	r1, [pc, #40]	@ (8006154 <HAL_RCC_ClockConfig+0x1c8>)
 800612c:	5ccb      	ldrb	r3, [r1, r3]
 800612e:	fa22 f303 	lsr.w	r3, r2, r3
 8006132:	4a09      	ldr	r2, [pc, #36]	@ (8006158 <HAL_RCC_ClockConfig+0x1cc>)
 8006134:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006136:	4b09      	ldr	r3, [pc, #36]	@ (800615c <HAL_RCC_ClockConfig+0x1d0>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4618      	mov	r0, r3
 800613c:	f7fb fbae 	bl	800189c <HAL_InitTick>

  return HAL_OK;
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	3710      	adds	r7, #16
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}
 800614a:	bf00      	nop
 800614c:	40022000 	.word	0x40022000
 8006150:	40021000 	.word	0x40021000
 8006154:	0800be50 	.word	0x0800be50
 8006158:	20000010 	.word	0x20000010
 800615c:	20000014 	.word	0x20000014

08006160 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006160:	b480      	push	{r7}
 8006162:	b087      	sub	sp, #28
 8006164:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006166:	2300      	movs	r3, #0
 8006168:	60fb      	str	r3, [r7, #12]
 800616a:	2300      	movs	r3, #0
 800616c:	60bb      	str	r3, [r7, #8]
 800616e:	2300      	movs	r3, #0
 8006170:	617b      	str	r3, [r7, #20]
 8006172:	2300      	movs	r3, #0
 8006174:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006176:	2300      	movs	r3, #0
 8006178:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800617a:	4b1e      	ldr	r3, [pc, #120]	@ (80061f4 <HAL_RCC_GetSysClockFreq+0x94>)
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f003 030c 	and.w	r3, r3, #12
 8006186:	2b04      	cmp	r3, #4
 8006188:	d002      	beq.n	8006190 <HAL_RCC_GetSysClockFreq+0x30>
 800618a:	2b08      	cmp	r3, #8
 800618c:	d003      	beq.n	8006196 <HAL_RCC_GetSysClockFreq+0x36>
 800618e:	e027      	b.n	80061e0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006190:	4b19      	ldr	r3, [pc, #100]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006192:	613b      	str	r3, [r7, #16]
      break;
 8006194:	e027      	b.n	80061e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	0c9b      	lsrs	r3, r3, #18
 800619a:	f003 030f 	and.w	r3, r3, #15
 800619e:	4a17      	ldr	r2, [pc, #92]	@ (80061fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80061a0:	5cd3      	ldrb	r3, [r2, r3]
 80061a2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d010      	beq.n	80061d0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80061ae:	4b11      	ldr	r3, [pc, #68]	@ (80061f4 <HAL_RCC_GetSysClockFreq+0x94>)
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	0c5b      	lsrs	r3, r3, #17
 80061b4:	f003 0301 	and.w	r3, r3, #1
 80061b8:	4a11      	ldr	r2, [pc, #68]	@ (8006200 <HAL_RCC_GetSysClockFreq+0xa0>)
 80061ba:	5cd3      	ldrb	r3, [r2, r3]
 80061bc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a0d      	ldr	r2, [pc, #52]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80061c2:	fb03 f202 	mul.w	r2, r3, r2
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80061cc:	617b      	str	r3, [r7, #20]
 80061ce:	e004      	b.n	80061da <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a0c      	ldr	r2, [pc, #48]	@ (8006204 <HAL_RCC_GetSysClockFreq+0xa4>)
 80061d4:	fb02 f303 	mul.w	r3, r2, r3
 80061d8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	613b      	str	r3, [r7, #16]
      break;
 80061de:	e002      	b.n	80061e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80061e0:	4b05      	ldr	r3, [pc, #20]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80061e2:	613b      	str	r3, [r7, #16]
      break;
 80061e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061e6:	693b      	ldr	r3, [r7, #16]
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	371c      	adds	r7, #28
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bc80      	pop	{r7}
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	40021000 	.word	0x40021000
 80061f8:	007a1200 	.word	0x007a1200
 80061fc:	0800be68 	.word	0x0800be68
 8006200:	0800be78 	.word	0x0800be78
 8006204:	003d0900 	.word	0x003d0900

08006208 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006208:	b480      	push	{r7}
 800620a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800620c:	4b02      	ldr	r3, [pc, #8]	@ (8006218 <HAL_RCC_GetHCLKFreq+0x10>)
 800620e:	681b      	ldr	r3, [r3, #0]
}
 8006210:	4618      	mov	r0, r3
 8006212:	46bd      	mov	sp, r7
 8006214:	bc80      	pop	{r7}
 8006216:	4770      	bx	lr
 8006218:	20000010 	.word	0x20000010

0800621c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006220:	f7ff fff2 	bl	8006208 <HAL_RCC_GetHCLKFreq>
 8006224:	4602      	mov	r2, r0
 8006226:	4b05      	ldr	r3, [pc, #20]	@ (800623c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	0a1b      	lsrs	r3, r3, #8
 800622c:	f003 0307 	and.w	r3, r3, #7
 8006230:	4903      	ldr	r1, [pc, #12]	@ (8006240 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006232:	5ccb      	ldrb	r3, [r1, r3]
 8006234:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006238:	4618      	mov	r0, r3
 800623a:	bd80      	pop	{r7, pc}
 800623c:	40021000 	.word	0x40021000
 8006240:	0800be60 	.word	0x0800be60

08006244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006248:	f7ff ffde 	bl	8006208 <HAL_RCC_GetHCLKFreq>
 800624c:	4602      	mov	r2, r0
 800624e:	4b05      	ldr	r3, [pc, #20]	@ (8006264 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	0adb      	lsrs	r3, r3, #11
 8006254:	f003 0307 	and.w	r3, r3, #7
 8006258:	4903      	ldr	r1, [pc, #12]	@ (8006268 <HAL_RCC_GetPCLK2Freq+0x24>)
 800625a:	5ccb      	ldrb	r3, [r1, r3]
 800625c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006260:	4618      	mov	r0, r3
 8006262:	bd80      	pop	{r7, pc}
 8006264:	40021000 	.word	0x40021000
 8006268:	0800be60 	.word	0x0800be60

0800626c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800626c:	b480      	push	{r7}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006274:	4b0a      	ldr	r3, [pc, #40]	@ (80062a0 <RCC_Delay+0x34>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a0a      	ldr	r2, [pc, #40]	@ (80062a4 <RCC_Delay+0x38>)
 800627a:	fba2 2303 	umull	r2, r3, r2, r3
 800627e:	0a5b      	lsrs	r3, r3, #9
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	fb02 f303 	mul.w	r3, r2, r3
 8006286:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006288:	bf00      	nop
  }
  while (Delay --);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	1e5a      	subs	r2, r3, #1
 800628e:	60fa      	str	r2, [r7, #12]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d1f9      	bne.n	8006288 <RCC_Delay+0x1c>
}
 8006294:	bf00      	nop
 8006296:	bf00      	nop
 8006298:	3714      	adds	r7, #20
 800629a:	46bd      	mov	sp, r7
 800629c:	bc80      	pop	{r7}
 800629e:	4770      	bx	lr
 80062a0:	20000010 	.word	0x20000010
 80062a4:	10624dd3 	.word	0x10624dd3

080062a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b086      	sub	sp, #24
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80062b0:	2300      	movs	r3, #0
 80062b2:	613b      	str	r3, [r7, #16]
 80062b4:	2300      	movs	r3, #0
 80062b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d07d      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80062c4:	2300      	movs	r3, #0
 80062c6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062c8:	4b4f      	ldr	r3, [pc, #316]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10d      	bne.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062d4:	4b4c      	ldr	r3, [pc, #304]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062d6:	69db      	ldr	r3, [r3, #28]
 80062d8:	4a4b      	ldr	r2, [pc, #300]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062de:	61d3      	str	r3, [r2, #28]
 80062e0:	4b49      	ldr	r3, [pc, #292]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062e2:	69db      	ldr	r3, [r3, #28]
 80062e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062e8:	60bb      	str	r3, [r7, #8]
 80062ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062ec:	2301      	movs	r3, #1
 80062ee:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062f0:	4b46      	ldr	r3, [pc, #280]	@ (800640c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d118      	bne.n	800632e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062fc:	4b43      	ldr	r3, [pc, #268]	@ (800640c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a42      	ldr	r2, [pc, #264]	@ (800640c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006302:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006306:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006308:	f7fb fb0a 	bl	8001920 <HAL_GetTick>
 800630c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800630e:	e008      	b.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006310:	f7fb fb06 	bl	8001920 <HAL_GetTick>
 8006314:	4602      	mov	r2, r0
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	2b64      	cmp	r3, #100	@ 0x64
 800631c:	d901      	bls.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e06d      	b.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006322:	4b3a      	ldr	r3, [pc, #232]	@ (800640c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800632a:	2b00      	cmp	r3, #0
 800632c:	d0f0      	beq.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800632e:	4b36      	ldr	r3, [pc, #216]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006330:	6a1b      	ldr	r3, [r3, #32]
 8006332:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006336:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d02e      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	429a      	cmp	r2, r3
 800634a:	d027      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800634c:	4b2e      	ldr	r3, [pc, #184]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800634e:	6a1b      	ldr	r3, [r3, #32]
 8006350:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006354:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006356:	4b2e      	ldr	r3, [pc, #184]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006358:	2201      	movs	r2, #1
 800635a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800635c:	4b2c      	ldr	r3, [pc, #176]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800635e:	2200      	movs	r2, #0
 8006360:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006362:	4a29      	ldr	r2, [pc, #164]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f003 0301 	and.w	r3, r3, #1
 800636e:	2b00      	cmp	r3, #0
 8006370:	d014      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006372:	f7fb fad5 	bl	8001920 <HAL_GetTick>
 8006376:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006378:	e00a      	b.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800637a:	f7fb fad1 	bl	8001920 <HAL_GetTick>
 800637e:	4602      	mov	r2, r0
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006388:	4293      	cmp	r3, r2
 800638a:	d901      	bls.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800638c:	2303      	movs	r3, #3
 800638e:	e036      	b.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006390:	4b1d      	ldr	r3, [pc, #116]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006392:	6a1b      	ldr	r3, [r3, #32]
 8006394:	f003 0302 	and.w	r3, r3, #2
 8006398:	2b00      	cmp	r3, #0
 800639a:	d0ee      	beq.n	800637a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800639c:	4b1a      	ldr	r3, [pc, #104]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800639e:	6a1b      	ldr	r3, [r3, #32]
 80063a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	4917      	ldr	r1, [pc, #92]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80063ae:	7dfb      	ldrb	r3, [r7, #23]
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d105      	bne.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063b4:	4b14      	ldr	r3, [pc, #80]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063b6:	69db      	ldr	r3, [r3, #28]
 80063b8:	4a13      	ldr	r2, [pc, #76]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063be:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0302 	and.w	r3, r3, #2
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d008      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80063cc:	4b0e      	ldr	r3, [pc, #56]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	490b      	ldr	r1, [pc, #44]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063da:	4313      	orrs	r3, r2
 80063dc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f003 0310 	and.w	r3, r3, #16
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d008      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80063ea:	4b07      	ldr	r3, [pc, #28]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	4904      	ldr	r1, [pc, #16]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063f8:	4313      	orrs	r3, r2
 80063fa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3718      	adds	r7, #24
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	40021000 	.word	0x40021000
 800640c:	40007000 	.word	0x40007000
 8006410:	42420440 	.word	0x42420440

08006414 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b088      	sub	sp, #32
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	617b      	str	r3, [r7, #20]
 8006420:	2300      	movs	r3, #0
 8006422:	61fb      	str	r3, [r7, #28]
 8006424:	2300      	movs	r3, #0
 8006426:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006428:	2300      	movs	r3, #0
 800642a:	60fb      	str	r3, [r7, #12]
 800642c:	2300      	movs	r3, #0
 800642e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2b10      	cmp	r3, #16
 8006434:	d00a      	beq.n	800644c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2b10      	cmp	r3, #16
 800643a:	f200 808a 	bhi.w	8006552 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2b01      	cmp	r3, #1
 8006442:	d045      	beq.n	80064d0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b02      	cmp	r3, #2
 8006448:	d075      	beq.n	8006536 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800644a:	e082      	b.n	8006552 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800644c:	4b46      	ldr	r3, [pc, #280]	@ (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006452:	4b45      	ldr	r3, [pc, #276]	@ (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800645a:	2b00      	cmp	r3, #0
 800645c:	d07b      	beq.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	0c9b      	lsrs	r3, r3, #18
 8006462:	f003 030f 	and.w	r3, r3, #15
 8006466:	4a41      	ldr	r2, [pc, #260]	@ (800656c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8006468:	5cd3      	ldrb	r3, [r2, r3]
 800646a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d015      	beq.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006476:	4b3c      	ldr	r3, [pc, #240]	@ (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	0c5b      	lsrs	r3, r3, #17
 800647c:	f003 0301 	and.w	r3, r3, #1
 8006480:	4a3b      	ldr	r2, [pc, #236]	@ (8006570 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8006482:	5cd3      	ldrb	r3, [r2, r3]
 8006484:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00d      	beq.n	80064ac <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006490:	4a38      	ldr	r2, [pc, #224]	@ (8006574 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	fbb2 f2f3 	udiv	r2, r2, r3
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	fb02 f303 	mul.w	r3, r2, r3
 800649e:	61fb      	str	r3, [r7, #28]
 80064a0:	e004      	b.n	80064ac <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	4a34      	ldr	r2, [pc, #208]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80064a6:	fb02 f303 	mul.w	r3, r2, r3
 80064aa:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80064ac:	4b2e      	ldr	r3, [pc, #184]	@ (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064b8:	d102      	bne.n	80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	61bb      	str	r3, [r7, #24]
      break;
 80064be:	e04a      	b.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	005b      	lsls	r3, r3, #1
 80064c4:	4a2d      	ldr	r2, [pc, #180]	@ (800657c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80064c6:	fba2 2303 	umull	r2, r3, r2, r3
 80064ca:	085b      	lsrs	r3, r3, #1
 80064cc:	61bb      	str	r3, [r7, #24]
      break;
 80064ce:	e042      	b.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80064d0:	4b25      	ldr	r3, [pc, #148]	@ (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80064d2:	6a1b      	ldr	r3, [r3, #32]
 80064d4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064e0:	d108      	bne.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f003 0302 	and.w	r3, r3, #2
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d003      	beq.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80064ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064f0:	61bb      	str	r3, [r7, #24]
 80064f2:	e01f      	b.n	8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064fe:	d109      	bne.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8006500:	4b19      	ldr	r3, [pc, #100]	@ (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006504:	f003 0302 	and.w	r3, r3, #2
 8006508:	2b00      	cmp	r3, #0
 800650a:	d003      	beq.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800650c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8006510:	61bb      	str	r3, [r7, #24]
 8006512:	e00f      	b.n	8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800651a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800651e:	d11c      	bne.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006520:	4b11      	ldr	r3, [pc, #68]	@ (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006528:	2b00      	cmp	r3, #0
 800652a:	d016      	beq.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800652c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8006530:	61bb      	str	r3, [r7, #24]
      break;
 8006532:	e012      	b.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006534:	e011      	b.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006536:	f7ff fe85 	bl	8006244 <HAL_RCC_GetPCLK2Freq>
 800653a:	4602      	mov	r2, r0
 800653c:	4b0a      	ldr	r3, [pc, #40]	@ (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	0b9b      	lsrs	r3, r3, #14
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	3301      	adds	r3, #1
 8006548:	005b      	lsls	r3, r3, #1
 800654a:	fbb2 f3f3 	udiv	r3, r2, r3
 800654e:	61bb      	str	r3, [r7, #24]
      break;
 8006550:	e004      	b.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006552:	bf00      	nop
 8006554:	e002      	b.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006556:	bf00      	nop
 8006558:	e000      	b.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800655a:	bf00      	nop
    }
  }
  return (frequency);
 800655c:	69bb      	ldr	r3, [r7, #24]
}
 800655e:	4618      	mov	r0, r3
 8006560:	3720      	adds	r7, #32
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
 8006566:	bf00      	nop
 8006568:	40021000 	.word	0x40021000
 800656c:	0800be7c 	.word	0x0800be7c
 8006570:	0800be8c 	.word	0x0800be8c
 8006574:	007a1200 	.word	0x007a1200
 8006578:	003d0900 	.word	0x003d0900
 800657c:	aaaaaaab 	.word	0xaaaaaaab

08006580 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b086      	sub	sp, #24
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d101      	bne.n	8006594 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e093      	b.n	80066bc <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800659a:	b2db      	uxtb	r3, r3
 800659c:	2b00      	cmp	r3, #0
 800659e:	d106      	bne.n	80065ae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f7fb f889 	bl	80016c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2202      	movs	r2, #2
 80065b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	687a      	ldr	r2, [r7, #4]
 80065be:	6812      	ldr	r2, [r2, #0]
 80065c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065c4:	f023 0307 	bic.w	r3, r3, #7
 80065c8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	3304      	adds	r3, #4
 80065d2:	4619      	mov	r1, r3
 80065d4:	4610      	mov	r0, r2
 80065d6:	f000 f923 	bl	8006820 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	699b      	ldr	r3, [r3, #24]
 80065e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	6a1b      	ldr	r3, [r3, #32]
 80065f0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	697a      	ldr	r2, [r7, #20]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006602:	f023 0303 	bic.w	r3, r3, #3
 8006606:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	689a      	ldr	r2, [r3, #8]
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	699b      	ldr	r3, [r3, #24]
 8006610:	021b      	lsls	r3, r3, #8
 8006612:	4313      	orrs	r3, r2
 8006614:	693a      	ldr	r2, [r7, #16]
 8006616:	4313      	orrs	r3, r2
 8006618:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006620:	f023 030c 	bic.w	r3, r3, #12
 8006624:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800662c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006630:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	68da      	ldr	r2, [r3, #12]
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	021b      	lsls	r3, r3, #8
 800663c:	4313      	orrs	r3, r2
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	4313      	orrs	r3, r2
 8006642:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	011a      	lsls	r2, r3, #4
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	6a1b      	ldr	r3, [r3, #32]
 800664e:	031b      	lsls	r3, r3, #12
 8006650:	4313      	orrs	r3, r2
 8006652:	693a      	ldr	r2, [r7, #16]
 8006654:	4313      	orrs	r3, r2
 8006656:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800665e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	685a      	ldr	r2, [r3, #4]
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	695b      	ldr	r3, [r3, #20]
 8006668:	011b      	lsls	r3, r3, #4
 800666a:	4313      	orrs	r3, r2
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	4313      	orrs	r3, r2
 8006670:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	697a      	ldr	r2, [r7, #20]
 8006678:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	693a      	ldr	r2, [r7, #16]
 8006680:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2201      	movs	r2, #1
 8006696:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2201      	movs	r2, #1
 80066a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2201      	movs	r2, #1
 80066ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2201      	movs	r2, #1
 80066b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3718      	adds	r7, #24
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80066d4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80066dc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066e4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80066ec:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d110      	bne.n	8006716 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80066f4:	7bfb      	ldrb	r3, [r7, #15]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d102      	bne.n	8006700 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80066fa:	7b7b      	ldrb	r3, [r7, #13]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d001      	beq.n	8006704 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	e089      	b.n	8006818 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2202      	movs	r2, #2
 8006708:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2202      	movs	r2, #2
 8006710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006714:	e031      	b.n	800677a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	2b04      	cmp	r3, #4
 800671a:	d110      	bne.n	800673e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800671c:	7bbb      	ldrb	r3, [r7, #14]
 800671e:	2b01      	cmp	r3, #1
 8006720:	d102      	bne.n	8006728 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006722:	7b3b      	ldrb	r3, [r7, #12]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d001      	beq.n	800672c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	e075      	b.n	8006818 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2202      	movs	r2, #2
 8006730:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2202      	movs	r2, #2
 8006738:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800673c:	e01d      	b.n	800677a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800673e:	7bfb      	ldrb	r3, [r7, #15]
 8006740:	2b01      	cmp	r3, #1
 8006742:	d108      	bne.n	8006756 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006744:	7bbb      	ldrb	r3, [r7, #14]
 8006746:	2b01      	cmp	r3, #1
 8006748:	d105      	bne.n	8006756 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800674a:	7b7b      	ldrb	r3, [r7, #13]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d102      	bne.n	8006756 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006750:	7b3b      	ldrb	r3, [r7, #12]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d001      	beq.n	800675a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	e05e      	b.n	8006818 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2202      	movs	r2, #2
 800675e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2202      	movs	r2, #2
 8006766:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2202      	movs	r2, #2
 800676e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2202      	movs	r2, #2
 8006776:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d003      	beq.n	8006788 <HAL_TIM_Encoder_Start_IT+0xc4>
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	2b04      	cmp	r3, #4
 8006784:	d010      	beq.n	80067a8 <HAL_TIM_Encoder_Start_IT+0xe4>
 8006786:	e01f      	b.n	80067c8 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2201      	movs	r2, #1
 800678e:	2100      	movs	r1, #0
 8006790:	4618      	mov	r0, r3
 8006792:	f000 f8b3 	bl	80068fc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68da      	ldr	r2, [r3, #12]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f042 0202 	orr.w	r2, r2, #2
 80067a4:	60da      	str	r2, [r3, #12]
      break;
 80067a6:	e02e      	b.n	8006806 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2201      	movs	r2, #1
 80067ae:	2104      	movs	r1, #4
 80067b0:	4618      	mov	r0, r3
 80067b2:	f000 f8a3 	bl	80068fc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	68da      	ldr	r2, [r3, #12]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f042 0204 	orr.w	r2, r2, #4
 80067c4:	60da      	str	r2, [r3, #12]
      break;
 80067c6:	e01e      	b.n	8006806 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2201      	movs	r2, #1
 80067ce:	2100      	movs	r1, #0
 80067d0:	4618      	mov	r0, r3
 80067d2:	f000 f893 	bl	80068fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2201      	movs	r2, #1
 80067dc:	2104      	movs	r1, #4
 80067de:	4618      	mov	r0, r3
 80067e0:	f000 f88c 	bl	80068fc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68da      	ldr	r2, [r3, #12]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f042 0202 	orr.w	r2, r2, #2
 80067f2:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68da      	ldr	r2, [r3, #12]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f042 0204 	orr.w	r2, r2, #4
 8006802:	60da      	str	r2, [r3, #12]
      break;
 8006804:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f042 0201 	orr.w	r2, r2, #1
 8006814:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006816:	2300      	movs	r3, #0
}
 8006818:	4618      	mov	r0, r3
 800681a:	3710      	adds	r7, #16
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}

08006820 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006820:	b480      	push	{r7}
 8006822:	b085      	sub	sp, #20
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a2f      	ldr	r2, [pc, #188]	@ (80068f0 <TIM_Base_SetConfig+0xd0>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d00b      	beq.n	8006850 <TIM_Base_SetConfig+0x30>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800683e:	d007      	beq.n	8006850 <TIM_Base_SetConfig+0x30>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a2c      	ldr	r2, [pc, #176]	@ (80068f4 <TIM_Base_SetConfig+0xd4>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d003      	beq.n	8006850 <TIM_Base_SetConfig+0x30>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a2b      	ldr	r2, [pc, #172]	@ (80068f8 <TIM_Base_SetConfig+0xd8>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d108      	bne.n	8006862 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006856:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	4313      	orrs	r3, r2
 8006860:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a22      	ldr	r2, [pc, #136]	@ (80068f0 <TIM_Base_SetConfig+0xd0>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d00b      	beq.n	8006882 <TIM_Base_SetConfig+0x62>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006870:	d007      	beq.n	8006882 <TIM_Base_SetConfig+0x62>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4a1f      	ldr	r2, [pc, #124]	@ (80068f4 <TIM_Base_SetConfig+0xd4>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d003      	beq.n	8006882 <TIM_Base_SetConfig+0x62>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a1e      	ldr	r2, [pc, #120]	@ (80068f8 <TIM_Base_SetConfig+0xd8>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d108      	bne.n	8006894 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006888:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	4313      	orrs	r3, r2
 8006892:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	4313      	orrs	r3, r2
 80068a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	68fa      	ldr	r2, [r7, #12]
 80068a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	689a      	ldr	r2, [r3, #8]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a0d      	ldr	r2, [pc, #52]	@ (80068f0 <TIM_Base_SetConfig+0xd0>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d103      	bne.n	80068c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	691a      	ldr	r2, [r3, #16]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	f003 0301 	and.w	r3, r3, #1
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d005      	beq.n	80068e6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	f023 0201 	bic.w	r2, r3, #1
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	611a      	str	r2, [r3, #16]
  }
}
 80068e6:	bf00      	nop
 80068e8:	3714      	adds	r7, #20
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bc80      	pop	{r7}
 80068ee:	4770      	bx	lr
 80068f0:	40012c00 	.word	0x40012c00
 80068f4:	40000400 	.word	0x40000400
 80068f8:	40000800 	.word	0x40000800

080068fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b087      	sub	sp, #28
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	f003 031f 	and.w	r3, r3, #31
 800690e:	2201      	movs	r2, #1
 8006910:	fa02 f303 	lsl.w	r3, r2, r3
 8006914:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6a1a      	ldr	r2, [r3, #32]
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	43db      	mvns	r3, r3
 800691e:	401a      	ands	r2, r3
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6a1a      	ldr	r2, [r3, #32]
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	f003 031f 	and.w	r3, r3, #31
 800692e:	6879      	ldr	r1, [r7, #4]
 8006930:	fa01 f303 	lsl.w	r3, r1, r3
 8006934:	431a      	orrs	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	621a      	str	r2, [r3, #32]
}
 800693a:	bf00      	nop
 800693c:	371c      	adds	r7, #28
 800693e:	46bd      	mov	sp, r7
 8006940:	bc80      	pop	{r7}
 8006942:	4770      	bx	lr

08006944 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006944:	b480      	push	{r7}
 8006946:	b085      	sub	sp, #20
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006954:	2b01      	cmp	r3, #1
 8006956:	d101      	bne.n	800695c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006958:	2302      	movs	r3, #2
 800695a:	e046      	b.n	80069ea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2202      	movs	r2, #2
 8006968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006982:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68fa      	ldr	r2, [r7, #12]
 800698a:	4313      	orrs	r3, r2
 800698c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	68fa      	ldr	r2, [r7, #12]
 8006994:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a16      	ldr	r2, [pc, #88]	@ (80069f4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d00e      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069a8:	d009      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a12      	ldr	r2, [pc, #72]	@ (80069f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d004      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a10      	ldr	r2, [pc, #64]	@ (80069fc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d10c      	bne.n	80069d8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	68ba      	ldr	r2, [r7, #8]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069e8:	2300      	movs	r3, #0
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3714      	adds	r7, #20
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bc80      	pop	{r7}
 80069f2:	4770      	bx	lr
 80069f4:	40012c00 	.word	0x40012c00
 80069f8:	40000400 	.word	0x40000400
 80069fc:	40000800 	.word	0x40000800

08006a00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b082      	sub	sp, #8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d101      	bne.n	8006a12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e042      	b.n	8006a98 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d106      	bne.n	8006a2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f7fa feb2 	bl	8001790 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2224      	movs	r2, #36	@ 0x24
 8006a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68da      	ldr	r2, [r3, #12]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 f971 	bl	8006d2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	691a      	ldr	r2, [r3, #16]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	695a      	ldr	r2, [r3, #20]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	68da      	ldr	r2, [r3, #12]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2220      	movs	r2, #32
 8006a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2220      	movs	r2, #32
 8006a8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a96:	2300      	movs	r3, #0
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3708      	adds	r7, #8
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b08a      	sub	sp, #40	@ 0x28
 8006aa4:	af02      	add	r7, sp, #8
 8006aa6:	60f8      	str	r0, [r7, #12]
 8006aa8:	60b9      	str	r1, [r7, #8]
 8006aaa:	603b      	str	r3, [r7, #0]
 8006aac:	4613      	mov	r3, r2
 8006aae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	2b20      	cmp	r3, #32
 8006abe:	d175      	bne.n	8006bac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d002      	beq.n	8006acc <HAL_UART_Transmit+0x2c>
 8006ac6:	88fb      	ldrh	r3, [r7, #6]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d101      	bne.n	8006ad0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e06e      	b.n	8006bae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2221      	movs	r2, #33	@ 0x21
 8006ada:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ade:	f7fa ff1f 	bl	8001920 <HAL_GetTick>
 8006ae2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	88fa      	ldrh	r2, [r7, #6]
 8006ae8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	88fa      	ldrh	r2, [r7, #6]
 8006aee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006af8:	d108      	bne.n	8006b0c <HAL_UART_Transmit+0x6c>
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d104      	bne.n	8006b0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006b02:	2300      	movs	r3, #0
 8006b04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	61bb      	str	r3, [r7, #24]
 8006b0a:	e003      	b.n	8006b14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b10:	2300      	movs	r3, #0
 8006b12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006b14:	e02e      	b.n	8006b74 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	9300      	str	r3, [sp, #0]
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	2180      	movs	r1, #128	@ 0x80
 8006b20:	68f8      	ldr	r0, [r7, #12]
 8006b22:	f000 f848 	bl	8006bb6 <UART_WaitOnFlagUntilTimeout>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d005      	beq.n	8006b38 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2220      	movs	r2, #32
 8006b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006b34:	2303      	movs	r3, #3
 8006b36:	e03a      	b.n	8006bae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d10b      	bne.n	8006b56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b3e:	69bb      	ldr	r3, [r7, #24]
 8006b40:	881b      	ldrh	r3, [r3, #0]
 8006b42:	461a      	mov	r2, r3
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	3302      	adds	r3, #2
 8006b52:	61bb      	str	r3, [r7, #24]
 8006b54:	e007      	b.n	8006b66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	781a      	ldrb	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	3301      	adds	r3, #1
 8006b64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	b29a      	uxth	r2, r3
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1cb      	bne.n	8006b16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	9300      	str	r3, [sp, #0]
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	2200      	movs	r2, #0
 8006b86:	2140      	movs	r1, #64	@ 0x40
 8006b88:	68f8      	ldr	r0, [r7, #12]
 8006b8a:	f000 f814 	bl	8006bb6 <UART_WaitOnFlagUntilTimeout>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d005      	beq.n	8006ba0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2220      	movs	r2, #32
 8006b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	e006      	b.n	8006bae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2220      	movs	r2, #32
 8006ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	e000      	b.n	8006bae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006bac:	2302      	movs	r3, #2
  }
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3720      	adds	r7, #32
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b086      	sub	sp, #24
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	60f8      	str	r0, [r7, #12]
 8006bbe:	60b9      	str	r1, [r7, #8]
 8006bc0:	603b      	str	r3, [r7, #0]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bc6:	e03b      	b.n	8006c40 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bc8:	6a3b      	ldr	r3, [r7, #32]
 8006bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bce:	d037      	beq.n	8006c40 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bd0:	f7fa fea6 	bl	8001920 <HAL_GetTick>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	6a3a      	ldr	r2, [r7, #32]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d302      	bcc.n	8006be6 <UART_WaitOnFlagUntilTimeout+0x30>
 8006be0:	6a3b      	ldr	r3, [r7, #32]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d101      	bne.n	8006bea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006be6:	2303      	movs	r3, #3
 8006be8:	e03a      	b.n	8006c60 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	f003 0304 	and.w	r3, r3, #4
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d023      	beq.n	8006c40 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	2b80      	cmp	r3, #128	@ 0x80
 8006bfc:	d020      	beq.n	8006c40 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	2b40      	cmp	r3, #64	@ 0x40
 8006c02:	d01d      	beq.n	8006c40 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0308 	and.w	r3, r3, #8
 8006c0e:	2b08      	cmp	r3, #8
 8006c10:	d116      	bne.n	8006c40 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006c12:	2300      	movs	r3, #0
 8006c14:	617b      	str	r3, [r7, #20]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	617b      	str	r3, [r7, #20]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	617b      	str	r3, [r7, #20]
 8006c26:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c28:	68f8      	ldr	r0, [r7, #12]
 8006c2a:	f000 f81d 	bl	8006c68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2208      	movs	r2, #8
 8006c32:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e00f      	b.n	8006c60 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	4013      	ands	r3, r2
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	bf0c      	ite	eq
 8006c50:	2301      	moveq	r3, #1
 8006c52:	2300      	movne	r3, #0
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	461a      	mov	r2, r3
 8006c58:	79fb      	ldrb	r3, [r7, #7]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d0b4      	beq.n	8006bc8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3718      	adds	r7, #24
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b095      	sub	sp, #84	@ 0x54
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	330c      	adds	r3, #12
 8006c76:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c7a:	e853 3f00 	ldrex	r3, [r3]
 8006c7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	330c      	adds	r3, #12
 8006c8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c90:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c98:	e841 2300 	strex	r3, r2, [r1]
 8006c9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d1e5      	bne.n	8006c70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	3314      	adds	r3, #20
 8006caa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cac:	6a3b      	ldr	r3, [r7, #32]
 8006cae:	e853 3f00 	ldrex	r3, [r3]
 8006cb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	f023 0301 	bic.w	r3, r3, #1
 8006cba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	3314      	adds	r3, #20
 8006cc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006cc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ccc:	e841 2300 	strex	r3, r2, [r1]
 8006cd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d1e5      	bne.n	8006ca4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d119      	bne.n	8006d14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	330c      	adds	r3, #12
 8006ce6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	e853 3f00 	ldrex	r3, [r3]
 8006cee:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	f023 0310 	bic.w	r3, r3, #16
 8006cf6:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	330c      	adds	r3, #12
 8006cfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d00:	61ba      	str	r2, [r7, #24]
 8006d02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d04:	6979      	ldr	r1, [r7, #20]
 8006d06:	69ba      	ldr	r2, [r7, #24]
 8006d08:	e841 2300 	strex	r3, r2, [r1]
 8006d0c:	613b      	str	r3, [r7, #16]
   return(result);
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d1e5      	bne.n	8006ce0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2220      	movs	r2, #32
 8006d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006d22:	bf00      	nop
 8006d24:	3754      	adds	r7, #84	@ 0x54
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bc80      	pop	{r7}
 8006d2a:	4770      	bx	lr

08006d2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b084      	sub	sp, #16
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	691b      	ldr	r3, [r3, #16]
 8006d3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	68da      	ldr	r2, [r3, #12]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	689a      	ldr	r2, [r3, #8]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	691b      	ldr	r3, [r3, #16]
 8006d52:	431a      	orrs	r2, r3
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	695b      	ldr	r3, [r3, #20]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	68db      	ldr	r3, [r3, #12]
 8006d62:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006d66:	f023 030c 	bic.w	r3, r3, #12
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	6812      	ldr	r2, [r2, #0]
 8006d6e:	68b9      	ldr	r1, [r7, #8]
 8006d70:	430b      	orrs	r3, r1
 8006d72:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	695b      	ldr	r3, [r3, #20]
 8006d7a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	699a      	ldr	r2, [r3, #24]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	430a      	orrs	r2, r1
 8006d88:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a2c      	ldr	r2, [pc, #176]	@ (8006e40 <UART_SetConfig+0x114>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d103      	bne.n	8006d9c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006d94:	f7ff fa56 	bl	8006244 <HAL_RCC_GetPCLK2Freq>
 8006d98:	60f8      	str	r0, [r7, #12]
 8006d9a:	e002      	b.n	8006da2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006d9c:	f7ff fa3e 	bl	800621c <HAL_RCC_GetPCLK1Freq>
 8006da0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	4613      	mov	r3, r2
 8006da6:	009b      	lsls	r3, r3, #2
 8006da8:	4413      	add	r3, r2
 8006daa:	009a      	lsls	r2, r3, #2
 8006dac:	441a      	add	r2, r3
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006db8:	4a22      	ldr	r2, [pc, #136]	@ (8006e44 <UART_SetConfig+0x118>)
 8006dba:	fba2 2303 	umull	r2, r3, r2, r3
 8006dbe:	095b      	lsrs	r3, r3, #5
 8006dc0:	0119      	lsls	r1, r3, #4
 8006dc2:	68fa      	ldr	r2, [r7, #12]
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	4413      	add	r3, r2
 8006dca:	009a      	lsls	r2, r3, #2
 8006dcc:	441a      	add	r2, r3
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8006dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8006e44 <UART_SetConfig+0x118>)
 8006dda:	fba3 0302 	umull	r0, r3, r3, r2
 8006dde:	095b      	lsrs	r3, r3, #5
 8006de0:	2064      	movs	r0, #100	@ 0x64
 8006de2:	fb00 f303 	mul.w	r3, r0, r3
 8006de6:	1ad3      	subs	r3, r2, r3
 8006de8:	011b      	lsls	r3, r3, #4
 8006dea:	3332      	adds	r3, #50	@ 0x32
 8006dec:	4a15      	ldr	r2, [pc, #84]	@ (8006e44 <UART_SetConfig+0x118>)
 8006dee:	fba2 2303 	umull	r2, r3, r2, r3
 8006df2:	095b      	lsrs	r3, r3, #5
 8006df4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006df8:	4419      	add	r1, r3
 8006dfa:	68fa      	ldr	r2, [r7, #12]
 8006dfc:	4613      	mov	r3, r2
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	4413      	add	r3, r2
 8006e02:	009a      	lsls	r2, r3, #2
 8006e04:	441a      	add	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e10:	4b0c      	ldr	r3, [pc, #48]	@ (8006e44 <UART_SetConfig+0x118>)
 8006e12:	fba3 0302 	umull	r0, r3, r3, r2
 8006e16:	095b      	lsrs	r3, r3, #5
 8006e18:	2064      	movs	r0, #100	@ 0x64
 8006e1a:	fb00 f303 	mul.w	r3, r0, r3
 8006e1e:	1ad3      	subs	r3, r2, r3
 8006e20:	011b      	lsls	r3, r3, #4
 8006e22:	3332      	adds	r3, #50	@ 0x32
 8006e24:	4a07      	ldr	r2, [pc, #28]	@ (8006e44 <UART_SetConfig+0x118>)
 8006e26:	fba2 2303 	umull	r2, r3, r2, r3
 8006e2a:	095b      	lsrs	r3, r3, #5
 8006e2c:	f003 020f 	and.w	r2, r3, #15
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	440a      	add	r2, r1
 8006e36:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006e38:	bf00      	nop
 8006e3a:	3710      	adds	r7, #16
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}
 8006e40:	40013800 	.word	0x40013800
 8006e44:	51eb851f 	.word	0x51eb851f

08006e48 <AD5693_Reset>:
 *      reference https://github.com/adafruit/Adafruit_AD569x
 */

#include "ad5693.h"

HAL_StatusTypeDef AD5693_Reset(void){
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af02      	add	r7, sp, #8
	uint8_t command = WRITE_CONTROL_REG;		// Command Byte
 8006e4e:	2340      	movs	r3, #64	@ 0x40
 8006e50:	71fb      	strb	r3, [r7, #7]
	uint8_t highByte = 0b10000000;				// Data High, Reset bit High
 8006e52:	2380      	movs	r3, #128	@ 0x80
 8006e54:	71bb      	strb	r3, [r7, #6]
	uint8_t lowByte = 0b00000000;				// Data Low
 8006e56:	2300      	movs	r3, #0
 8006e58:	717b      	strb	r3, [r7, #5]

	// Combine the command and data into a single 3-byte buffer
	uint8_t buffer[3] = {command, highByte, lowByte};
 8006e5a:	79fb      	ldrb	r3, [r7, #7]
 8006e5c:	703b      	strb	r3, [r7, #0]
 8006e5e:	79bb      	ldrb	r3, [r7, #6]
 8006e60:	707b      	strb	r3, [r7, #1]
 8006e62:	797b      	ldrb	r3, [r7, #5]
 8006e64:	70bb      	strb	r3, [r7, #2]
	uint8_t status = HAL_I2C_Master_Transmit(I2C_HANDLE,
 8006e66:	463a      	mov	r2, r7
 8006e68:	230a      	movs	r3, #10
 8006e6a:	9300      	str	r3, [sp, #0]
 8006e6c:	2303      	movs	r3, #3
 8006e6e:	2198      	movs	r1, #152	@ 0x98
 8006e70:	4804      	ldr	r0, [pc, #16]	@ (8006e84 <AD5693_Reset+0x3c>)
 8006e72:	f7fc f881 	bl	8002f78 <HAL_I2C_Master_Transmit>
 8006e76:	4603      	mov	r3, r0
 8006e78:	713b      	strb	r3, [r7, #4]
			AD5693_ADDRESS, buffer, 3, 10);
	return status;
 8006e7a:	793b      	ldrb	r3, [r7, #4]
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3708      	adds	r7, #8
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}
 8006e84:	20000238 	.word	0x20000238

08006e88 <AD5693_Init>:

HAL_StatusTypeDef AD5693_Init(ad5693_configuration_t ad5693){
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b088      	sub	sp, #32
 8006e8c:	af02      	add	r7, sp, #8
 8006e8e:	6078      	str	r0, [r7, #4]
	// Prepare the command byte
	uint8_t command = WRITE_CONTROL_REG;
 8006e90:	2340      	movs	r3, #64	@ 0x40
 8006e92:	75fb      	strb	r3, [r7, #23]

	// Prepare the high and low data bytes
	uint16_t data = 0x0000;
 8006e94:	2300      	movs	r3, #0
 8006e96:	82bb      	strh	r3, [r7, #20]
	data |= ((uint16_t)ad5693.mode << 13); // Set D14 and D13 for the operating mode
 8006e98:	79bb      	ldrb	r3, [r7, #6]
 8006e9a:	035b      	lsls	r3, r3, #13
 8006e9c:	b21a      	sxth	r2, r3
 8006e9e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	b21b      	sxth	r3, r3
 8006ea6:	82bb      	strh	r3, [r7, #20]
	data |= ((uint16_t)ad5693.ref_disable << 12); // Set D12 for enable_ref
 8006ea8:	793b      	ldrb	r3, [r7, #4]
 8006eaa:	031b      	lsls	r3, r3, #12
 8006eac:	b21a      	sxth	r2, r3
 8006eae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	b21b      	sxth	r3, r3
 8006eb6:	82bb      	strh	r3, [r7, #20]
	data |= ((uint16_t)ad5693.gain_x2 << 11);      // Set D11 for the gain
 8006eb8:	797b      	ldrb	r3, [r7, #5]
 8006eba:	02db      	lsls	r3, r3, #11
 8006ebc:	b21a      	sxth	r2, r3
 8006ebe:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	b21b      	sxth	r3, r3
 8006ec6:	82bb      	strh	r3, [r7, #20]

	uint8_t highByte = (data >> 8) & 0xFF;
 8006ec8:	8abb      	ldrh	r3, [r7, #20]
 8006eca:	0a1b      	lsrs	r3, r3, #8
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	74fb      	strb	r3, [r7, #19]
	uint8_t lowByte = data & 0xFF;
 8006ed0:	8abb      	ldrh	r3, [r7, #20]
 8006ed2:	74bb      	strb	r3, [r7, #18]

	// Combine the command and data into a single 3-byte buffer
	uint8_t buffer[3] = {command, highByte, lowByte};
 8006ed4:	7dfb      	ldrb	r3, [r7, #23]
 8006ed6:	733b      	strb	r3, [r7, #12]
 8006ed8:	7cfb      	ldrb	r3, [r7, #19]
 8006eda:	737b      	strb	r3, [r7, #13]
 8006edc:	7cbb      	ldrb	r3, [r7, #18]
 8006ede:	73bb      	strb	r3, [r7, #14]
	uint8_t status = HAL_I2C_Master_Transmit(I2C_HANDLE,
 8006ee0:	f107 020c 	add.w	r2, r7, #12
 8006ee4:	230a      	movs	r3, #10
 8006ee6:	9300      	str	r3, [sp, #0]
 8006ee8:	2303      	movs	r3, #3
 8006eea:	2198      	movs	r1, #152	@ 0x98
 8006eec:	4804      	ldr	r0, [pc, #16]	@ (8006f00 <AD5693_Init+0x78>)
 8006eee:	f7fc f843 	bl	8002f78 <HAL_I2C_Master_Transmit>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	747b      	strb	r3, [r7, #17]
					AD5693_ADDRESS, buffer, 3, 10);
	return status;
 8006ef6:	7c7b      	ldrb	r3, [r7, #17]
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3718      	adds	r7, #24
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}
 8006f00:	20000238 	.word	0x20000238

08006f04 <AD5693_Set_Voltage_Raw>:
					AD5693_ADDRESS, buffer, 3, 10);
	return status;
}


HAL_StatusTypeDef AD5693_Set_Voltage_Raw(uint16_t voltage){
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b088      	sub	sp, #32
 8006f08:	af02      	add	r7, sp, #8
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	80fb      	strh	r3, [r7, #6]
	uint16_t data = voltage;
 8006f0e:	88fb      	ldrh	r3, [r7, #6]
 8006f10:	82fb      	strh	r3, [r7, #22]

	// Prepare the command byte
    uint8_t command = WRITE_DAC_N_INPUT_REG;
 8006f12:	2330      	movs	r3, #48	@ 0x30
 8006f14:	757b      	strb	r3, [r7, #21]

    // Prepare the high and low data bytes
    uint8_t highByte = (data >> 8) & 0xFF;
 8006f16:	8afb      	ldrh	r3, [r7, #22]
 8006f18:	0a1b      	lsrs	r3, r3, #8
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	753b      	strb	r3, [r7, #20]
    uint8_t lowByte = data & 0xFF;
 8006f1e:	8afb      	ldrh	r3, [r7, #22]
 8006f20:	74fb      	strb	r3, [r7, #19]

    // Combine the command and data into a single 3-byte buffer
    uint8_t buffer[3] = {command, highByte, lowByte};
 8006f22:	7d7b      	ldrb	r3, [r7, #21]
 8006f24:	733b      	strb	r3, [r7, #12]
 8006f26:	7d3b      	ldrb	r3, [r7, #20]
 8006f28:	737b      	strb	r3, [r7, #13]
 8006f2a:	7cfb      	ldrb	r3, [r7, #19]
 8006f2c:	73bb      	strb	r3, [r7, #14]

    // Write the 3-byte buffer to the I2C device and return the result
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(I2C_HANDLE,
 8006f2e:	f107 020c 	add.w	r2, r7, #12
 8006f32:	230a      	movs	r3, #10
 8006f34:	9300      	str	r3, [sp, #0]
 8006f36:	2303      	movs	r3, #3
 8006f38:	2198      	movs	r1, #152	@ 0x98
 8006f3a:	4805      	ldr	r0, [pc, #20]	@ (8006f50 <AD5693_Set_Voltage_Raw+0x4c>)
 8006f3c:	f7fc f81c 	bl	8002f78 <HAL_I2C_Master_Transmit>
 8006f40:	4603      	mov	r3, r0
 8006f42:	74bb      	strb	r3, [r7, #18]
					AD5693_ADDRESS, buffer, 3, 10);
	return status;
 8006f44:	7cbb      	ldrb	r3, [r7, #18]
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3718      	adds	r7, #24
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop
 8006f50:	20000238 	.word	0x20000238

08006f54 <Write_Reg>:
 * @param  reg    The register address to write to.
 * @param  value  The value to write to the register.
 *
 * @retval HAL_StatusTypeDef  Returns HAL_OK on success, or HAL_ERROR if the write operation fails.
 */
static HAL_StatusTypeDef Write_Reg(uint8_t reg, uint8_t value) {
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b088      	sub	sp, #32
 8006f58:	af04      	add	r7, sp, #16
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	460a      	mov	r2, r1
 8006f5e:	71fb      	strb	r3, [r7, #7]
 8006f60:	4613      	mov	r3, r2
 8006f62:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[1] = {value}, status;
 8006f64:	79bb      	ldrb	r3, [r7, #6]
 8006f66:	733b      	strb	r3, [r7, #12]

	status = HAL_I2C_Mem_Write(&LTC2959_I2C_PORT, LTC2959_I2C_ADDR, reg, 1, &buf[0], 1, 100);
 8006f68:	79fb      	ldrb	r3, [r7, #7]
 8006f6a:	b29a      	uxth	r2, r3
 8006f6c:	2364      	movs	r3, #100	@ 0x64
 8006f6e:	9302      	str	r3, [sp, #8]
 8006f70:	2301      	movs	r3, #1
 8006f72:	9301      	str	r3, [sp, #4]
 8006f74:	f107 030c 	add.w	r3, r7, #12
 8006f78:	9300      	str	r3, [sp, #0]
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	21c6      	movs	r1, #198	@ 0xc6
 8006f7e:	4805      	ldr	r0, [pc, #20]	@ (8006f94 <Write_Reg+0x40>)
 8006f80:	f7fc f8f8 	bl	8003174 <HAL_I2C_Mem_Write>
 8006f84:	4603      	mov	r3, r0
 8006f86:	73fb      	strb	r3, [r7, #15]
	return status;
 8006f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3710      	adds	r7, #16
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	2000028c 	.word	0x2000028c

08006f98 <Read_Reg>:
 *
 * @param  reg  The register address to read from.
 *
 * @retval uint8_t  Returns the value read from the register.
 */
static uint8_t Read_Reg(uint8_t reg){
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b088      	sub	sp, #32
 8006f9c:	af04      	add	r7, sp, #16
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	71fb      	strb	r3, [r7, #7]
	uint8_t value;
	HAL_I2C_Mem_Read(&LTC2959_I2C_PORT, LTC2959_I2C_ADDR, reg, 1, &value, 1, 100);
 8006fa2:	79fb      	ldrb	r3, [r7, #7]
 8006fa4:	b29a      	uxth	r2, r3
 8006fa6:	2364      	movs	r3, #100	@ 0x64
 8006fa8:	9302      	str	r3, [sp, #8]
 8006faa:	2301      	movs	r3, #1
 8006fac:	9301      	str	r3, [sp, #4]
 8006fae:	f107 030f 	add.w	r3, r7, #15
 8006fb2:	9300      	str	r3, [sp, #0]
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	21c6      	movs	r1, #198	@ 0xc6
 8006fb8:	4803      	ldr	r0, [pc, #12]	@ (8006fc8 <Read_Reg+0x30>)
 8006fba:	f7fc f9d5 	bl	8003368 <HAL_I2C_Mem_Read>
	return value;
 8006fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	2000028c 	.word	0x2000028c

08006fcc <Set_ADC_Mode>:
 * This function writes the specified ADC mode to the ADC control register.
 *
 * @param  mode  This parameter can be a value of @ref ADC_MODE.
 * Specifies the ADC mode to be set.
 */
static HAL_StatusTypeDef Set_ADC_Mode(uint8_t mode){
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	71fb      	strb	r3, [r7, #7]
    uint8_t value = Read_Reg(REG_ADC_CONTROL);
 8006fd6:	2001      	movs	r0, #1
 8006fd8:	f7ff ffde 	bl	8006f98 <Read_Reg>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	73fb      	strb	r3, [r7, #15]
    MODIFY_REG(value, CTRL_ADC_MODE_MASK, mode);
 8006fe0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fe4:	f003 031f 	and.w	r3, r3, #31
 8006fe8:	b25a      	sxtb	r2, r3
 8006fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	b25b      	sxtb	r3, r3
 8006ff2:	73fb      	strb	r3, [r7, #15]
    return Write_Reg(REG_ADC_CONTROL, value);
 8006ff4:	7bfb      	ldrb	r3, [r7, #15]
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	2001      	movs	r0, #1
 8006ffa:	f7ff ffab 	bl	8006f54 <Write_Reg>
 8006ffe:	4603      	mov	r3, r0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3710      	adds	r7, #16
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <Set_GPIO_Configure>:
 * This function configures the GPIO pin to the specified mode.
 *
 * @param  config  This parameter can be a value of @ref GPIO_CONFIG.
 * Specifies the GPIO mode to be set.
 */
static HAL_StatusTypeDef Set_GPIO_Configure(uint8_t config) {
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	4603      	mov	r3, r0
 8007010:	71fb      	strb	r3, [r7, #7]
    uint8_t value = Read_Reg(REG_ADC_CONTROL);
 8007012:	2001      	movs	r0, #1
 8007014:	f7ff ffc0 	bl	8006f98 <Read_Reg>
 8007018:	4603      	mov	r3, r0
 800701a:	73fb      	strb	r3, [r7, #15]
    MODIFY_REG(value, CTRL_GPIO_CONFIG_MASK, config);
 800701c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007020:	f023 0318 	bic.w	r3, r3, #24
 8007024:	b25a      	sxtb	r2, r3
 8007026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800702a:	4313      	orrs	r3, r2
 800702c:	b25b      	sxtb	r3, r3
 800702e:	73fb      	strb	r3, [r7, #15]
    return Write_Reg(REG_ADC_CONTROL, value);
 8007030:	7bfb      	ldrb	r3, [r7, #15]
 8007032:	4619      	mov	r1, r3
 8007034:	2001      	movs	r0, #1
 8007036:	f7ff ff8d 	bl	8006f54 <Write_Reg>
 800703a:	4603      	mov	r3, r0
}
 800703c:	4618      	mov	r0, r3
 800703e:	3710      	adds	r7, #16
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <Set_Voltage_Input>:
 * VDD and SENSEN based on the input parameter.
 *
 * @param  input  This parameter can be a value of @ref VOLTAGE_INPUT.
 * Specifies the voltage input pin (VDD or SENSEN).
 */
static HAL_StatusTypeDef Set_Voltage_Input(uint8_t input) {
 8007044:	b580      	push	{r7, lr}
 8007046:	b084      	sub	sp, #16
 8007048:	af00      	add	r7, sp, #0
 800704a:	4603      	mov	r3, r0
 800704c:	71fb      	strb	r3, [r7, #7]
    uint8_t value = Read_Reg(REG_ADC_CONTROL);
 800704e:	2001      	movs	r0, #1
 8007050:	f7ff ffa2 	bl	8006f98 <Read_Reg>
 8007054:	4603      	mov	r3, r0
 8007056:	73fb      	strb	r3, [r7, #15]
    MODIFY_REG(value, CTRL_CONFIG_VOLTAGE_INPUT_MASK, input);
 8007058:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800705c:	f023 0304 	bic.w	r3, r3, #4
 8007060:	b25a      	sxtb	r2, r3
 8007062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007066:	4313      	orrs	r3, r2
 8007068:	b25b      	sxtb	r3, r3
 800706a:	73fb      	strb	r3, [r7, #15]
    return Write_Reg(REG_ADC_CONTROL, value);
 800706c:	7bfb      	ldrb	r3, [r7, #15]
 800706e:	4619      	mov	r1, r3
 8007070:	2001      	movs	r0, #1
 8007072:	f7ff ff6f 	bl	8006f54 <Write_Reg>
 8007076:	4603      	mov	r3, r0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <Set_Coulomb_Counter_Deadband>:
 * This function sets the deadband for the Coulomb Counter.
 *
 * @param  deadband  This parameter can be a value of @ref COULOMB_COUNTER_DEADBAND.
 * Specifies the deadband value for the Coulomb Counter.
 */
static HAL_StatusTypeDef Set_Coulomb_Counter_Deadband(uint8_t deadband){
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	4603      	mov	r3, r0
 8007088:	71fb      	strb	r3, [r7, #7]
	uint8_t value = Read_Reg(REG_COULOMB_COUNTER_CONTROL);
 800708a:	2002      	movs	r0, #2
 800708c:	f7ff ff84 	bl	8006f98 <Read_Reg>
 8007090:	4603      	mov	r3, r0
 8007092:	73fb      	strb	r3, [r7, #15]
    // Set the deadband
	MODIFY_REG(value, CC_CONFIG_DEADBAND_MASK, deadband);
 8007094:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007098:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800709c:	b25a      	sxtb	r2, r3
 800709e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	b25b      	sxtb	r3, r3
 80070a6:	73fb      	strb	r3, [r7, #15]
	// Ensure reserved bits are set to their default values
	MODIFY_REG(value, CC_CONFIG_RESERVED_54_MASK, CC_CONFIG_RESERVED_54_DEFAULT);
 80070a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070ac:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80070b0:	b25b      	sxtb	r3, r3
 80070b2:	f043 0310 	orr.w	r3, r3, #16
 80070b6:	b25b      	sxtb	r3, r3
 80070b8:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG(value, CC_CONFIG_RESERVED_20_MASK, CC_CONFIG_RESERVED_20_DEFAULT);
 80070ba:	7bfb      	ldrb	r3, [r7, #15]
 80070bc:	f023 0307 	bic.w	r3, r3, #7
 80070c0:	73fb      	strb	r3, [r7, #15]
	return Write_Reg(REG_COULOMB_COUNTER_CONTROL, value);
 80070c2:	7bfb      	ldrb	r3, [r7, #15]
 80070c4:	4619      	mov	r1, r3
 80070c6:	2002      	movs	r0, #2
 80070c8:	f7ff ff44 	bl	8006f54 <Write_Reg>
 80070cc:	4603      	mov	r3, r0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3710      	adds	r7, #16
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <LTC2959_Init>:
 * structure provided.
 *
 * @param  config_t  Pointer to a structure of type @ref LTC2959_Config_t containing
 * the initialization parameters for the LTC2959.
 */
void LTC2959_Init(LTC2959_Config_t *config_t){
 80070d6:	b580      	push	{r7, lr}
 80070d8:	b082      	sub	sp, #8
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
#ifndef _DEBUG
	Set_ADC_Mode(config_t->ADC_mode);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7ff ff72 	bl	8006fcc <Set_ADC_Mode>
	HAL_Delay(10);
 80070e8:	200a      	movs	r0, #10
 80070ea:	f7fa fc23 	bl	8001934 <HAL_Delay>
	Set_GPIO_Configure(config_t->GPIO_config);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	785b      	ldrb	r3, [r3, #1]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7ff ff88 	bl	8007008 <Set_GPIO_Configure>
	HAL_Delay(10);
 80070f8:	200a      	movs	r0, #10
 80070fa:	f7fa fc1b 	bl	8001934 <HAL_Delay>
	Set_Voltage_Input(config_t->voltage_input);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	789b      	ldrb	r3, [r3, #2]
 8007102:	4618      	mov	r0, r3
 8007104:	f7ff ff9e 	bl	8007044 <Set_Voltage_Input>
	HAL_Delay(10);
 8007108:	200a      	movs	r0, #10
 800710a:	f7fa fc13 	bl	8001934 <HAL_Delay>
	Set_Coulomb_Counter_Deadband(config_t->CC_deadband);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	78db      	ldrb	r3, [r3, #3]
 8007112:	4618      	mov	r0, r3
 8007114:	f7ff ffb4 	bl	8007080 <Set_Coulomb_Counter_Deadband>
	HAL_Delay(10);
 8007118:	200a      	movs	r0, #10
 800711a:	f7fa fc0b 	bl	8001934 <HAL_Delay>
	status = Set_Coulomb_Counter_Deadband(config_t->CC_deadband);
	printf("Set_Coulomb_Counter_Deadband = %d\n\r", status);
	HAL_Delay(10);
#endif

}
 800711e:	bf00      	nop
 8007120:	3708      	adds	r7, #8
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
	...

08007128 <LTC2959_Get_Acc_Charge>:
 * This function reads the accumulated charge register of the LTC2959 and
 * returns the total accumulated charge in mAh (milli-Amp Hour).
 *
 * @return Total accumulated charge in micro-Amp-hour (uAh).
 */
uint32_t LTC2959_Get_Acc_Charge(){
 8007128:	b580      	push	{r7, lr}
 800712a:	b084      	sub	sp, #16
 800712c:	af00      	add	r7, sp, #0
	uint8_t buf[4];
	uint32_t charge_raw;
//	float total_charge_mAh;

	// Read the MSB and LSB of the voltage register
	buf[0] = Read_Reg(REG_ACCUMULATED_CHARGE_MSB);
 800712e:	2003      	movs	r0, #3
 8007130:	f7ff ff32 	bl	8006f98 <Read_Reg>
 8007134:	4603      	mov	r3, r0
 8007136:	713b      	strb	r3, [r7, #4]
	buf[1] = Read_Reg(REG_ACCUMULATED_CHARGE_23_16);
 8007138:	2004      	movs	r0, #4
 800713a:	f7ff ff2d 	bl	8006f98 <Read_Reg>
 800713e:	4603      	mov	r3, r0
 8007140:	717b      	strb	r3, [r7, #5]
	buf[2] = Read_Reg(REG_ACCUMULATED_CHARGE_15_8);
 8007142:	2005      	movs	r0, #5
 8007144:	f7ff ff28 	bl	8006f98 <Read_Reg>
 8007148:	4603      	mov	r3, r0
 800714a:	71bb      	strb	r3, [r7, #6]
	buf[3] = Read_Reg(REG_ACCUMULATED_CHARGE_LSB);
 800714c:	2006      	movs	r0, #6
 800714e:	f7ff ff23 	bl	8006f98 <Read_Reg>
 8007152:	4603      	mov	r3, r0
 8007154:	71fb      	strb	r3, [r7, #7]

	charge_raw = 	((uint32_t)buf[0] << 24) |
 8007156:	793b      	ldrb	r3, [r7, #4]
 8007158:	061a      	lsls	r2, r3, #24
					((uint32_t)buf[1] << 16) |
 800715a:	797b      	ldrb	r3, [r7, #5]
 800715c:	041b      	lsls	r3, r3, #16
	charge_raw = 	((uint32_t)buf[0] << 24) |
 800715e:	431a      	orrs	r2, r3
					((uint32_t)buf[2] << 8)	 |
 8007160:	79bb      	ldrb	r3, [r7, #6]
 8007162:	021b      	lsls	r3, r3, #8
					((uint32_t)buf[1] << 16) |
 8007164:	4313      	orrs	r3, r2
					(uint32_t)buf[3];
 8007166:	79fa      	ldrb	r2, [r7, #7]
	charge_raw = 	((uint32_t)buf[0] << 24) |
 8007168:	4313      	orrs	r3, r2
 800716a:	60fb      	str	r3, [r7, #12]

	uint32_t total_charge_mAh = ((ACR_MID_SCALE - charge_raw) * QLSB) / 1000;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f1c3 4300 	rsb	r3, r3, #2147483648	@ 0x80000000
 8007172:	4618      	mov	r0, r3
 8007174:	f7f9 f936 	bl	80003e4 <__aeabi_ui2d>
 8007178:	a30d      	add	r3, pc, #52	@ (adr r3, 80071b0 <LTC2959_Get_Acc_Charge+0x88>)
 800717a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800717e:	f7f9 f9ab 	bl	80004d8 <__aeabi_dmul>
 8007182:	4602      	mov	r2, r0
 8007184:	460b      	mov	r3, r1
 8007186:	4610      	mov	r0, r2
 8007188:	4619      	mov	r1, r3
 800718a:	f04f 0200 	mov.w	r2, #0
 800718e:	4b0a      	ldr	r3, [pc, #40]	@ (80071b8 <LTC2959_Get_Acc_Charge+0x90>)
 8007190:	f7f9 facc 	bl	800072c <__aeabi_ddiv>
 8007194:	4602      	mov	r2, r0
 8007196:	460b      	mov	r3, r1
 8007198:	4610      	mov	r0, r2
 800719a:	4619      	mov	r1, r3
 800719c:	f7f9 fc74 	bl	8000a88 <__aeabi_d2uiz>
 80071a0:	4603      	mov	r3, r0
 80071a2:	60bb      	str	r3, [r7, #8]

	return total_charge_mAh;
 80071a4:	68bb      	ldr	r3, [r7, #8]
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3710      	adds	r7, #16
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	bf00      	nop
 80071b0:	9f900000 	.word	0x9f900000
 80071b4:	40c159aa 	.word	0x40c159aa
 80071b8:	408f4000 	.word	0x408f4000

080071bc <LTC2959_Get_Voltage>:
 *
 * This function reads the voltage register and returns the voltage value in volts.
 * VDD or SENSEN (depending on the ADC control settings).
 * @return Voltage in milli-volts.
 */
uint32_t LTC2959_Get_Voltage(){
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
	uint8_t buf[2];
	uint16_t value;
	uint32_t voltage;

	// Read the MSB and LSB of the voltage register
	buf[0] = Read_Reg(REG_VOLTAGE_MSB);
 80071c2:	200f      	movs	r0, #15
 80071c4:	f7ff fee8 	bl	8006f98 <Read_Reg>
 80071c8:	4603      	mov	r3, r0
 80071ca:	713b      	strb	r3, [r7, #4]
	buf[1] = Read_Reg(REG_VOLTAGE_LSB);
 80071cc:	2010      	movs	r0, #16
 80071ce:	f7ff fee3 	bl	8006f98 <Read_Reg>
 80071d2:	4603      	mov	r3, r0
 80071d4:	717b      	strb	r3, [r7, #5]
	value = (buf[0] << 8) | buf[1];
 80071d6:	793b      	ldrb	r3, [r7, #4]
 80071d8:	021b      	lsls	r3, r3, #8
 80071da:	b21a      	sxth	r2, r3
 80071dc:	797b      	ldrb	r3, [r7, #5]
 80071de:	b21b      	sxth	r3, r3
 80071e0:	4313      	orrs	r3, r2
 80071e2:	b21b      	sxth	r3, r3
 80071e4:	81fb      	strh	r3, [r7, #14]
//	voltage = 62.6 * ((float)value / 65536.0);
	voltage = value * VOLTAGE_MULTIPLIER / 1000;
 80071e6:	89fb      	ldrh	r3, [r7, #14]
 80071e8:	f44f 726f 	mov.w	r2, #956	@ 0x3bc
 80071ec:	fb02 f303 	mul.w	r3, r2, r3
 80071f0:	4a05      	ldr	r2, [pc, #20]	@ (8007208 <LTC2959_Get_Voltage+0x4c>)
 80071f2:	fb82 1203 	smull	r1, r2, r2, r3
 80071f6:	1192      	asrs	r2, r2, #6
 80071f8:	17db      	asrs	r3, r3, #31
 80071fa:	1ad3      	subs	r3, r2, r3
 80071fc:	60bb      	str	r3, [r7, #8]
	return voltage;
 80071fe:	68bb      	ldr	r3, [r7, #8]
}
 8007200:	4618      	mov	r0, r3
 8007202:	3710      	adds	r7, #16
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}
 8007208:	10624dd3 	.word	0x10624dd3
 800720c:	00000000 	.word	0x00000000

08007210 <LTC2959_Get_Current>:
 * This function reads the current register and calculates the
 * current using the sense resistor value.
 *
 * @return Current in milli-amperes.
 */
int32_t LTC2959_Get_Current(){
 8007210:	b580      	push	{r7, lr}
 8007212:	b084      	sub	sp, #16
 8007214:	af00      	add	r7, sp, #0
	uint8_t buf[2];
	int16_t value;

	// Read the MSB and LSB of the current register
	buf[0] = Read_Reg(REG_CURRENT_MSB);
 8007216:	2019      	movs	r0, #25
 8007218:	f7ff febe 	bl	8006f98 <Read_Reg>
 800721c:	4603      	mov	r3, r0
 800721e:	713b      	strb	r3, [r7, #4]
	buf[1] = Read_Reg(REG_CURRENT_LSB);
 8007220:	201a      	movs	r0, #26
 8007222:	f7ff feb9 	bl	8006f98 <Read_Reg>
 8007226:	4603      	mov	r3, r0
 8007228:	717b      	strb	r3, [r7, #5]

	// Combine MSB and LSB into 16-bit signed value
	value = (int16_t)((buf[0] << 8) | buf[1]);
 800722a:	793b      	ldrb	r3, [r7, #4]
 800722c:	021b      	lsls	r3, r3, #8
 800722e:	b21a      	sxth	r2, r3
 8007230:	797b      	ldrb	r3, [r7, #5]
 8007232:	b21b      	sxth	r3, r3
 8007234:	4313      	orrs	r3, r2
 8007236:	81fb      	strh	r3, [r7, #14]

	int32_t current_mA = value * CURRENT_MULTIPLIER / 1000;
 8007238:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800723c:	4618      	mov	r0, r3
 800723e:	f7f9 f8e1 	bl	8000404 <__aeabi_i2d>
 8007242:	a30f      	add	r3, pc, #60	@ (adr r3, 8007280 <LTC2959_Get_Current+0x70>)
 8007244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007248:	f7f9 f946 	bl	80004d8 <__aeabi_dmul>
 800724c:	4602      	mov	r2, r0
 800724e:	460b      	mov	r3, r1
 8007250:	4610      	mov	r0, r2
 8007252:	4619      	mov	r1, r3
 8007254:	f04f 0200 	mov.w	r2, #0
 8007258:	4b0b      	ldr	r3, [pc, #44]	@ (8007288 <LTC2959_Get_Current+0x78>)
 800725a:	f7f9 fa67 	bl	800072c <__aeabi_ddiv>
 800725e:	4602      	mov	r2, r0
 8007260:	460b      	mov	r3, r1
 8007262:	4610      	mov	r0, r2
 8007264:	4619      	mov	r1, r3
 8007266:	f7f9 fbe7 	bl	8000a38 <__aeabi_d2iz>
 800726a:	4603      	mov	r3, r0
 800726c:	60bb      	str	r3, [r7, #8]

	return current_mA + 5;
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	3305      	adds	r3, #5
}
 8007272:	4618      	mov	r0, r3
 8007274:	3710      	adds	r7, #16
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
 800727a:	bf00      	nop
 800727c:	f3af 8000 	nop.w
 8007280:	00000000 	.word	0x00000000
 8007284:	408efe92 	.word	0x408efe92
 8007288:	408f4000 	.word	0x408f4000

0800728c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800728c:	b480      	push	{r7}
 800728e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8007290:	bf00      	nop
 8007292:	46bd      	mov	sp, r7
 8007294:	bc80      	pop	{r7}
 8007296:	4770      	bx	lr

08007298 <ssd1306_WriteCommand>:
/*
 * DMA settings
 * ADD I2Cx_TX in normal mode. Byte | Byte
 * In NVIC Settings, Enable "I2Cx event interrupt"
 */
void ssd1306_WriteCommand(uint8_t byte) {
 8007298:	b580      	push	{r7, lr}
 800729a:	b086      	sub	sp, #24
 800729c:	af04      	add	r7, sp, #16
 800729e:	4603      	mov	r3, r0
 80072a0:	71fb      	strb	r3, [r7, #7]
#ifdef USE_DMA
	while(HAL_I2C_GetState(&SSD1306_I2C_PORT) != HAL_I2C_STATE_READY);
	HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1);
#else
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80072a2:	f04f 33ff 	mov.w	r3, #4294967295
 80072a6:	9302      	str	r3, [sp, #8]
 80072a8:	2301      	movs	r3, #1
 80072aa:	9301      	str	r3, [sp, #4]
 80072ac:	1dfb      	adds	r3, r7, #7
 80072ae:	9300      	str	r3, [sp, #0]
 80072b0:	2301      	movs	r3, #1
 80072b2:	2200      	movs	r2, #0
 80072b4:	2178      	movs	r1, #120	@ 0x78
 80072b6:	4803      	ldr	r0, [pc, #12]	@ (80072c4 <ssd1306_WriteCommand+0x2c>)
 80072b8:	f7fb ff5c 	bl	8003174 <HAL_I2C_Mem_Write>
#endif
}
 80072bc:	bf00      	nop
 80072be:	3708      	adds	r7, #8
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}
 80072c4:	20000238 	.word	0x20000238

080072c8 <ssd1306_WriteData>:


void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b086      	sub	sp, #24
 80072cc:	af04      	add	r7, sp, #16
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
#ifdef USE_DMA
	while(HAL_I2C_GetState(&SSD1306_I2C_PORT) != HAL_I2C_STATE_READY);
	HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size);
#else
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	f04f 32ff 	mov.w	r2, #4294967295
 80072da:	9202      	str	r2, [sp, #8]
 80072dc:	9301      	str	r3, [sp, #4]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	9300      	str	r3, [sp, #0]
 80072e2:	2301      	movs	r3, #1
 80072e4:	2240      	movs	r2, #64	@ 0x40
 80072e6:	2178      	movs	r1, #120	@ 0x78
 80072e8:	4803      	ldr	r0, [pc, #12]	@ (80072f8 <ssd1306_WriteData+0x30>)
 80072ea:	f7fb ff43 	bl	8003174 <HAL_I2C_Mem_Write>
#endif
}
 80072ee:	bf00      	nop
 80072f0:	3708      	adds	r7, #8
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}
 80072f6:	bf00      	nop
 80072f8:	20000238 	.word	0x20000238

080072fc <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80072fc:	b580      	push	{r7, lr}
 80072fe:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8007300:	f7ff ffc4 	bl	800728c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8007304:	2064      	movs	r0, #100	@ 0x64
 8007306:	f7fa fb15 	bl	8001934 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800730a:	2000      	movs	r0, #0
 800730c:	f000 f9d6 	bl	80076bc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8007310:	2020      	movs	r0, #32
 8007312:	f7ff ffc1 	bl	8007298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8007316:	2000      	movs	r0, #0
 8007318:	f7ff ffbe 	bl	8007298 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800731c:	20b0      	movs	r0, #176	@ 0xb0
 800731e:	f7ff ffbb 	bl	8007298 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8007322:	20c8      	movs	r0, #200	@ 0xc8
 8007324:	f7ff ffb8 	bl	8007298 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8007328:	2000      	movs	r0, #0
 800732a:	f7ff ffb5 	bl	8007298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800732e:	2010      	movs	r0, #16
 8007330:	f7ff ffb2 	bl	8007298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8007334:	2040      	movs	r0, #64	@ 0x40
 8007336:	f7ff ffaf 	bl	8007298 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800733a:	20ff      	movs	r0, #255	@ 0xff
 800733c:	f000 f9aa 	bl	8007694 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8007340:	20a1      	movs	r0, #161	@ 0xa1
 8007342:	f7ff ffa9 	bl	8007298 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8007346:	20a6      	movs	r0, #166	@ 0xa6
 8007348:	f7ff ffa6 	bl	8007298 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800734c:	20a8      	movs	r0, #168	@ 0xa8
 800734e:	f7ff ffa3 	bl	8007298 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8007352:	203f      	movs	r0, #63	@ 0x3f
 8007354:	f7ff ffa0 	bl	8007298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8007358:	20a4      	movs	r0, #164	@ 0xa4
 800735a:	f7ff ff9d 	bl	8007298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800735e:	20d3      	movs	r0, #211	@ 0xd3
 8007360:	f7ff ff9a 	bl	8007298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8007364:	2000      	movs	r0, #0
 8007366:	f7ff ff97 	bl	8007298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800736a:	20d5      	movs	r0, #213	@ 0xd5
 800736c:	f7ff ff94 	bl	8007298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8007370:	20f0      	movs	r0, #240	@ 0xf0
 8007372:	f7ff ff91 	bl	8007298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8007376:	20d9      	movs	r0, #217	@ 0xd9
 8007378:	f7ff ff8e 	bl	8007298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800737c:	2022      	movs	r0, #34	@ 0x22
 800737e:	f7ff ff8b 	bl	8007298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8007382:	20da      	movs	r0, #218	@ 0xda
 8007384:	f7ff ff88 	bl	8007298 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8007388:	2012      	movs	r0, #18
 800738a:	f7ff ff85 	bl	8007298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800738e:	20db      	movs	r0, #219	@ 0xdb
 8007390:	f7ff ff82 	bl	8007298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8007394:	2020      	movs	r0, #32
 8007396:	f7ff ff7f 	bl	8007298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800739a:	208d      	movs	r0, #141	@ 0x8d
 800739c:	f7ff ff7c 	bl	8007298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80073a0:	2014      	movs	r0, #20
 80073a2:	f7ff ff79 	bl	8007298 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80073a6:	2001      	movs	r0, #1
 80073a8:	f000 f988 	bl	80076bc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80073ac:	2000      	movs	r0, #0
 80073ae:	f000 f80f 	bl	80073d0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80073b2:	f000 f82f 	bl	8007414 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80073b6:	4b05      	ldr	r3, [pc, #20]	@ (80073cc <ssd1306_Init+0xd0>)
 80073b8:	2200      	movs	r2, #0
 80073ba:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80073bc:	4b03      	ldr	r3, [pc, #12]	@ (80073cc <ssd1306_Init+0xd0>)
 80073be:	2200      	movs	r2, #0
 80073c0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80073c2:	4b02      	ldr	r3, [pc, #8]	@ (80073cc <ssd1306_Init+0xd0>)
 80073c4:	2201      	movs	r2, #1
 80073c6:	711a      	strb	r2, [r3, #4]
}
 80073c8:	bf00      	nop
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	200007e4 	.word	0x200007e4

080073d0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80073d0:	b480      	push	{r7}
 80073d2:	b085      	sub	sp, #20
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	4603      	mov	r3, r0
 80073d8:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80073da:	2300      	movs	r3, #0
 80073dc:	60fb      	str	r3, [r7, #12]
 80073de:	e00d      	b.n	80073fc <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80073e0:	79fb      	ldrb	r3, [r7, #7]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d101      	bne.n	80073ea <ssd1306_Fill+0x1a>
 80073e6:	2100      	movs	r1, #0
 80073e8:	e000      	b.n	80073ec <ssd1306_Fill+0x1c>
 80073ea:	21ff      	movs	r1, #255	@ 0xff
 80073ec:	4a08      	ldr	r2, [pc, #32]	@ (8007410 <ssd1306_Fill+0x40>)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	4413      	add	r3, r2
 80073f2:	460a      	mov	r2, r1
 80073f4:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	3301      	adds	r3, #1
 80073fa:	60fb      	str	r3, [r7, #12]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007402:	d3ed      	bcc.n	80073e0 <ssd1306_Fill+0x10>
    }
}
 8007404:	bf00      	nop
 8007406:	bf00      	nop
 8007408:	3714      	adds	r7, #20
 800740a:	46bd      	mov	sp, r7
 800740c:	bc80      	pop	{r7}
 800740e:	4770      	bx	lr
 8007410:	200003e4 	.word	0x200003e4

08007414 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8007414:	b580      	push	{r7, lr}
 8007416:	b082      	sub	sp, #8
 8007418:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800741a:	2300      	movs	r3, #0
 800741c:	71fb      	strb	r3, [r7, #7]
 800741e:	e016      	b.n	800744e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8007420:	79fb      	ldrb	r3, [r7, #7]
 8007422:	3b50      	subs	r3, #80	@ 0x50
 8007424:	b2db      	uxtb	r3, r3
 8007426:	4618      	mov	r0, r3
 8007428:	f7ff ff36 	bl	8007298 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800742c:	2001      	movs	r0, #1
 800742e:	f7ff ff33 	bl	8007298 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8007432:	2010      	movs	r0, #16
 8007434:	f7ff ff30 	bl	8007298 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8007438:	79fb      	ldrb	r3, [r7, #7]
 800743a:	01db      	lsls	r3, r3, #7
 800743c:	4a08      	ldr	r2, [pc, #32]	@ (8007460 <ssd1306_UpdateScreen+0x4c>)
 800743e:	4413      	add	r3, r2
 8007440:	2180      	movs	r1, #128	@ 0x80
 8007442:	4618      	mov	r0, r3
 8007444:	f7ff ff40 	bl	80072c8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8007448:	79fb      	ldrb	r3, [r7, #7]
 800744a:	3301      	adds	r3, #1
 800744c:	71fb      	strb	r3, [r7, #7]
 800744e:	79fb      	ldrb	r3, [r7, #7]
 8007450:	2b07      	cmp	r3, #7
 8007452:	d9e5      	bls.n	8007420 <ssd1306_UpdateScreen+0xc>
    }
}
 8007454:	bf00      	nop
 8007456:	bf00      	nop
 8007458:	3708      	adds	r7, #8
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop
 8007460:	200003e4 	.word	0x200003e4

08007464 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	4603      	mov	r3, r0
 800746c:	71fb      	strb	r3, [r7, #7]
 800746e:	460b      	mov	r3, r1
 8007470:	71bb      	strb	r3, [r7, #6]
 8007472:	4613      	mov	r3, r2
 8007474:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8007476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800747a:	2b00      	cmp	r3, #0
 800747c:	db3d      	blt.n	80074fa <ssd1306_DrawPixel+0x96>
 800747e:	79bb      	ldrb	r3, [r7, #6]
 8007480:	2b3f      	cmp	r3, #63	@ 0x3f
 8007482:	d83a      	bhi.n	80074fa <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8007484:	797b      	ldrb	r3, [r7, #5]
 8007486:	2b01      	cmp	r3, #1
 8007488:	d11a      	bne.n	80074c0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800748a:	79fa      	ldrb	r2, [r7, #7]
 800748c:	79bb      	ldrb	r3, [r7, #6]
 800748e:	08db      	lsrs	r3, r3, #3
 8007490:	b2d8      	uxtb	r0, r3
 8007492:	4603      	mov	r3, r0
 8007494:	01db      	lsls	r3, r3, #7
 8007496:	4413      	add	r3, r2
 8007498:	4a1a      	ldr	r2, [pc, #104]	@ (8007504 <ssd1306_DrawPixel+0xa0>)
 800749a:	5cd3      	ldrb	r3, [r2, r3]
 800749c:	b25a      	sxtb	r2, r3
 800749e:	79bb      	ldrb	r3, [r7, #6]
 80074a0:	f003 0307 	and.w	r3, r3, #7
 80074a4:	2101      	movs	r1, #1
 80074a6:	fa01 f303 	lsl.w	r3, r1, r3
 80074aa:	b25b      	sxtb	r3, r3
 80074ac:	4313      	orrs	r3, r2
 80074ae:	b259      	sxtb	r1, r3
 80074b0:	79fa      	ldrb	r2, [r7, #7]
 80074b2:	4603      	mov	r3, r0
 80074b4:	01db      	lsls	r3, r3, #7
 80074b6:	4413      	add	r3, r2
 80074b8:	b2c9      	uxtb	r1, r1
 80074ba:	4a12      	ldr	r2, [pc, #72]	@ (8007504 <ssd1306_DrawPixel+0xa0>)
 80074bc:	54d1      	strb	r1, [r2, r3]
 80074be:	e01d      	b.n	80074fc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80074c0:	79fa      	ldrb	r2, [r7, #7]
 80074c2:	79bb      	ldrb	r3, [r7, #6]
 80074c4:	08db      	lsrs	r3, r3, #3
 80074c6:	b2d8      	uxtb	r0, r3
 80074c8:	4603      	mov	r3, r0
 80074ca:	01db      	lsls	r3, r3, #7
 80074cc:	4413      	add	r3, r2
 80074ce:	4a0d      	ldr	r2, [pc, #52]	@ (8007504 <ssd1306_DrawPixel+0xa0>)
 80074d0:	5cd3      	ldrb	r3, [r2, r3]
 80074d2:	b25a      	sxtb	r2, r3
 80074d4:	79bb      	ldrb	r3, [r7, #6]
 80074d6:	f003 0307 	and.w	r3, r3, #7
 80074da:	2101      	movs	r1, #1
 80074dc:	fa01 f303 	lsl.w	r3, r1, r3
 80074e0:	b25b      	sxtb	r3, r3
 80074e2:	43db      	mvns	r3, r3
 80074e4:	b25b      	sxtb	r3, r3
 80074e6:	4013      	ands	r3, r2
 80074e8:	b259      	sxtb	r1, r3
 80074ea:	79fa      	ldrb	r2, [r7, #7]
 80074ec:	4603      	mov	r3, r0
 80074ee:	01db      	lsls	r3, r3, #7
 80074f0:	4413      	add	r3, r2
 80074f2:	b2c9      	uxtb	r1, r1
 80074f4:	4a03      	ldr	r2, [pc, #12]	@ (8007504 <ssd1306_DrawPixel+0xa0>)
 80074f6:	54d1      	strb	r1, [r2, r3]
 80074f8:	e000      	b.n	80074fc <ssd1306_DrawPixel+0x98>
        return;
 80074fa:	bf00      	nop
    }
}
 80074fc:	370c      	adds	r7, #12
 80074fe:	46bd      	mov	sp, r7
 8007500:	bc80      	pop	{r7}
 8007502:	4770      	bx	lr
 8007504:	200003e4 	.word	0x200003e4

08007508 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8007508:	b590      	push	{r4, r7, lr}
 800750a:	b089      	sub	sp, #36	@ 0x24
 800750c:	af00      	add	r7, sp, #0
 800750e:	4604      	mov	r4, r0
 8007510:	1d38      	adds	r0, r7, #4
 8007512:	e880 0006 	stmia.w	r0, {r1, r2}
 8007516:	461a      	mov	r2, r3
 8007518:	4623      	mov	r3, r4
 800751a:	73fb      	strb	r3, [r7, #15]
 800751c:	4613      	mov	r3, r2
 800751e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8007520:	7bfb      	ldrb	r3, [r7, #15]
 8007522:	2b1f      	cmp	r3, #31
 8007524:	d902      	bls.n	800752c <ssd1306_WriteChar+0x24>
 8007526:	7bfb      	ldrb	r3, [r7, #15]
 8007528:	2b7e      	cmp	r3, #126	@ 0x7e
 800752a:	d901      	bls.n	8007530 <ssd1306_WriteChar+0x28>
        return 0;
 800752c:	2300      	movs	r3, #0
 800752e:	e06c      	b.n	800760a <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8007530:	4b38      	ldr	r3, [pc, #224]	@ (8007614 <ssd1306_WriteChar+0x10c>)
 8007532:	881b      	ldrh	r3, [r3, #0]
 8007534:	461a      	mov	r2, r3
 8007536:	793b      	ldrb	r3, [r7, #4]
 8007538:	4413      	add	r3, r2
 800753a:	2b80      	cmp	r3, #128	@ 0x80
 800753c:	dc06      	bgt.n	800754c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800753e:	4b35      	ldr	r3, [pc, #212]	@ (8007614 <ssd1306_WriteChar+0x10c>)
 8007540:	885b      	ldrh	r3, [r3, #2]
 8007542:	461a      	mov	r2, r3
 8007544:	797b      	ldrb	r3, [r7, #5]
 8007546:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8007548:	2b40      	cmp	r3, #64	@ 0x40
 800754a:	dd01      	ble.n	8007550 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 800754c:	2300      	movs	r3, #0
 800754e:	e05c      	b.n	800760a <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8007550:	2300      	movs	r3, #0
 8007552:	61fb      	str	r3, [r7, #28]
 8007554:	e04c      	b.n	80075f0 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8007556:	68ba      	ldr	r2, [r7, #8]
 8007558:	7bfb      	ldrb	r3, [r7, #15]
 800755a:	3b20      	subs	r3, #32
 800755c:	7979      	ldrb	r1, [r7, #5]
 800755e:	fb01 f303 	mul.w	r3, r1, r3
 8007562:	4619      	mov	r1, r3
 8007564:	69fb      	ldr	r3, [r7, #28]
 8007566:	440b      	add	r3, r1
 8007568:	005b      	lsls	r3, r3, #1
 800756a:	4413      	add	r3, r2
 800756c:	881b      	ldrh	r3, [r3, #0]
 800756e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8007570:	2300      	movs	r3, #0
 8007572:	61bb      	str	r3, [r7, #24]
 8007574:	e034      	b.n	80075e0 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8007576:	697a      	ldr	r2, [r7, #20]
 8007578:	69bb      	ldr	r3, [r7, #24]
 800757a:	fa02 f303 	lsl.w	r3, r2, r3
 800757e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007582:	2b00      	cmp	r3, #0
 8007584:	d012      	beq.n	80075ac <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8007586:	4b23      	ldr	r3, [pc, #140]	@ (8007614 <ssd1306_WriteChar+0x10c>)
 8007588:	881b      	ldrh	r3, [r3, #0]
 800758a:	b2da      	uxtb	r2, r3
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	b2db      	uxtb	r3, r3
 8007590:	4413      	add	r3, r2
 8007592:	b2d8      	uxtb	r0, r3
 8007594:	4b1f      	ldr	r3, [pc, #124]	@ (8007614 <ssd1306_WriteChar+0x10c>)
 8007596:	885b      	ldrh	r3, [r3, #2]
 8007598:	b2da      	uxtb	r2, r3
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	b2db      	uxtb	r3, r3
 800759e:	4413      	add	r3, r2
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	7bba      	ldrb	r2, [r7, #14]
 80075a4:	4619      	mov	r1, r3
 80075a6:	f7ff ff5d 	bl	8007464 <ssd1306_DrawPixel>
 80075aa:	e016      	b.n	80075da <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80075ac:	4b19      	ldr	r3, [pc, #100]	@ (8007614 <ssd1306_WriteChar+0x10c>)
 80075ae:	881b      	ldrh	r3, [r3, #0]
 80075b0:	b2da      	uxtb	r2, r3
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	4413      	add	r3, r2
 80075b8:	b2d8      	uxtb	r0, r3
 80075ba:	4b16      	ldr	r3, [pc, #88]	@ (8007614 <ssd1306_WriteChar+0x10c>)
 80075bc:	885b      	ldrh	r3, [r3, #2]
 80075be:	b2da      	uxtb	r2, r3
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	4413      	add	r3, r2
 80075c6:	b2d9      	uxtb	r1, r3
 80075c8:	7bbb      	ldrb	r3, [r7, #14]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	bf0c      	ite	eq
 80075ce:	2301      	moveq	r3, #1
 80075d0:	2300      	movne	r3, #0
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	461a      	mov	r2, r3
 80075d6:	f7ff ff45 	bl	8007464 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	3301      	adds	r3, #1
 80075de:	61bb      	str	r3, [r7, #24]
 80075e0:	793b      	ldrb	r3, [r7, #4]
 80075e2:	461a      	mov	r2, r3
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d3c5      	bcc.n	8007576 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 80075ea:	69fb      	ldr	r3, [r7, #28]
 80075ec:	3301      	adds	r3, #1
 80075ee:	61fb      	str	r3, [r7, #28]
 80075f0:	797b      	ldrb	r3, [r7, #5]
 80075f2:	461a      	mov	r2, r3
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d3ad      	bcc.n	8007556 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 80075fa:	4b06      	ldr	r3, [pc, #24]	@ (8007614 <ssd1306_WriteChar+0x10c>)
 80075fc:	881b      	ldrh	r3, [r3, #0]
 80075fe:	793a      	ldrb	r2, [r7, #4]
 8007600:	4413      	add	r3, r2
 8007602:	b29a      	uxth	r2, r3
 8007604:	4b03      	ldr	r3, [pc, #12]	@ (8007614 <ssd1306_WriteChar+0x10c>)
 8007606:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8007608:	7bfb      	ldrb	r3, [r7, #15]
}
 800760a:	4618      	mov	r0, r3
 800760c:	3724      	adds	r7, #36	@ 0x24
 800760e:	46bd      	mov	sp, r7
 8007610:	bd90      	pop	{r4, r7, pc}
 8007612:	bf00      	nop
 8007614:	200007e4 	.word	0x200007e4

08007618 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8007618:	b580      	push	{r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	1d38      	adds	r0, r7, #4
 8007622:	e880 0006 	stmia.w	r0, {r1, r2}
 8007626:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8007628:	e012      	b.n	8007650 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	7818      	ldrb	r0, [r3, #0]
 800762e:	78fb      	ldrb	r3, [r7, #3]
 8007630:	1d3a      	adds	r2, r7, #4
 8007632:	ca06      	ldmia	r2, {r1, r2}
 8007634:	f7ff ff68 	bl	8007508 <ssd1306_WriteChar>
 8007638:	4603      	mov	r3, r0
 800763a:	461a      	mov	r2, r3
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	781b      	ldrb	r3, [r3, #0]
 8007640:	429a      	cmp	r2, r3
 8007642:	d002      	beq.n	800764a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	e008      	b.n	800765c <ssd1306_WriteString+0x44>
        }
        str++;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	3301      	adds	r3, #1
 800764e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d1e8      	bne.n	800762a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	781b      	ldrb	r3, [r3, #0]
}
 800765c:	4618      	mov	r0, r3
 800765e:	3710      	adds	r7, #16
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}

08007664 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	4603      	mov	r3, r0
 800766c:	460a      	mov	r2, r1
 800766e:	71fb      	strb	r3, [r7, #7]
 8007670:	4613      	mov	r3, r2
 8007672:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8007674:	79fb      	ldrb	r3, [r7, #7]
 8007676:	b29a      	uxth	r2, r3
 8007678:	4b05      	ldr	r3, [pc, #20]	@ (8007690 <ssd1306_SetCursor+0x2c>)
 800767a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800767c:	79bb      	ldrb	r3, [r7, #6]
 800767e:	b29a      	uxth	r2, r3
 8007680:	4b03      	ldr	r3, [pc, #12]	@ (8007690 <ssd1306_SetCursor+0x2c>)
 8007682:	805a      	strh	r2, [r3, #2]
}
 8007684:	bf00      	nop
 8007686:	370c      	adds	r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	bc80      	pop	{r7}
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop
 8007690:	200007e4 	.word	0x200007e4

08007694 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	4603      	mov	r3, r0
 800769c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800769e:	2381      	movs	r3, #129	@ 0x81
 80076a0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80076a2:	7bfb      	ldrb	r3, [r7, #15]
 80076a4:	4618      	mov	r0, r3
 80076a6:	f7ff fdf7 	bl	8007298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80076aa:	79fb      	ldrb	r3, [r7, #7]
 80076ac:	4618      	mov	r0, r3
 80076ae:	f7ff fdf3 	bl	8007298 <ssd1306_WriteCommand>
}
 80076b2:	bf00      	nop
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
	...

080076bc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	4603      	mov	r3, r0
 80076c4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80076c6:	79fb      	ldrb	r3, [r7, #7]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d005      	beq.n	80076d8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80076cc:	23af      	movs	r3, #175	@ 0xaf
 80076ce:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80076d0:	4b08      	ldr	r3, [pc, #32]	@ (80076f4 <ssd1306_SetDisplayOn+0x38>)
 80076d2:	2201      	movs	r2, #1
 80076d4:	715a      	strb	r2, [r3, #5]
 80076d6:	e004      	b.n	80076e2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80076d8:	23ae      	movs	r3, #174	@ 0xae
 80076da:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80076dc:	4b05      	ldr	r3, [pc, #20]	@ (80076f4 <ssd1306_SetDisplayOn+0x38>)
 80076de:	2200      	movs	r2, #0
 80076e0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80076e2:	7bfb      	ldrb	r3, [r7, #15]
 80076e4:	4618      	mov	r0, r3
 80076e6:	f7ff fdd7 	bl	8007298 <ssd1306_WriteCommand>
}
 80076ea:	bf00      	nop
 80076ec:	3710      	adds	r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}
 80076f2:	bf00      	nop
 80076f4:	200007e4 	.word	0x200007e4

080076f8 <__cvt>:
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076fe:	461d      	mov	r5, r3
 8007700:	bfbb      	ittet	lt
 8007702:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8007706:	461d      	movlt	r5, r3
 8007708:	2300      	movge	r3, #0
 800770a:	232d      	movlt	r3, #45	@ 0x2d
 800770c:	b088      	sub	sp, #32
 800770e:	4614      	mov	r4, r2
 8007710:	bfb8      	it	lt
 8007712:	4614      	movlt	r4, r2
 8007714:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007716:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007718:	7013      	strb	r3, [r2, #0]
 800771a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800771c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007720:	f023 0820 	bic.w	r8, r3, #32
 8007724:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007728:	d005      	beq.n	8007736 <__cvt+0x3e>
 800772a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800772e:	d100      	bne.n	8007732 <__cvt+0x3a>
 8007730:	3601      	adds	r6, #1
 8007732:	2302      	movs	r3, #2
 8007734:	e000      	b.n	8007738 <__cvt+0x40>
 8007736:	2303      	movs	r3, #3
 8007738:	aa07      	add	r2, sp, #28
 800773a:	9204      	str	r2, [sp, #16]
 800773c:	aa06      	add	r2, sp, #24
 800773e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007742:	e9cd 3600 	strd	r3, r6, [sp]
 8007746:	4622      	mov	r2, r4
 8007748:	462b      	mov	r3, r5
 800774a:	f001 f8bd 	bl	80088c8 <_dtoa_r>
 800774e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007752:	4607      	mov	r7, r0
 8007754:	d119      	bne.n	800778a <__cvt+0x92>
 8007756:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007758:	07db      	lsls	r3, r3, #31
 800775a:	d50e      	bpl.n	800777a <__cvt+0x82>
 800775c:	eb00 0906 	add.w	r9, r0, r6
 8007760:	2200      	movs	r2, #0
 8007762:	2300      	movs	r3, #0
 8007764:	4620      	mov	r0, r4
 8007766:	4629      	mov	r1, r5
 8007768:	f7f9 f91e 	bl	80009a8 <__aeabi_dcmpeq>
 800776c:	b108      	cbz	r0, 8007772 <__cvt+0x7a>
 800776e:	f8cd 901c 	str.w	r9, [sp, #28]
 8007772:	2230      	movs	r2, #48	@ 0x30
 8007774:	9b07      	ldr	r3, [sp, #28]
 8007776:	454b      	cmp	r3, r9
 8007778:	d31e      	bcc.n	80077b8 <__cvt+0xc0>
 800777a:	4638      	mov	r0, r7
 800777c:	9b07      	ldr	r3, [sp, #28]
 800777e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007780:	1bdb      	subs	r3, r3, r7
 8007782:	6013      	str	r3, [r2, #0]
 8007784:	b008      	add	sp, #32
 8007786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800778a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800778e:	eb00 0906 	add.w	r9, r0, r6
 8007792:	d1e5      	bne.n	8007760 <__cvt+0x68>
 8007794:	7803      	ldrb	r3, [r0, #0]
 8007796:	2b30      	cmp	r3, #48	@ 0x30
 8007798:	d10a      	bne.n	80077b0 <__cvt+0xb8>
 800779a:	2200      	movs	r2, #0
 800779c:	2300      	movs	r3, #0
 800779e:	4620      	mov	r0, r4
 80077a0:	4629      	mov	r1, r5
 80077a2:	f7f9 f901 	bl	80009a8 <__aeabi_dcmpeq>
 80077a6:	b918      	cbnz	r0, 80077b0 <__cvt+0xb8>
 80077a8:	f1c6 0601 	rsb	r6, r6, #1
 80077ac:	f8ca 6000 	str.w	r6, [sl]
 80077b0:	f8da 3000 	ldr.w	r3, [sl]
 80077b4:	4499      	add	r9, r3
 80077b6:	e7d3      	b.n	8007760 <__cvt+0x68>
 80077b8:	1c59      	adds	r1, r3, #1
 80077ba:	9107      	str	r1, [sp, #28]
 80077bc:	701a      	strb	r2, [r3, #0]
 80077be:	e7d9      	b.n	8007774 <__cvt+0x7c>

080077c0 <__exponent>:
 80077c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077c2:	2900      	cmp	r1, #0
 80077c4:	bfb6      	itet	lt
 80077c6:	232d      	movlt	r3, #45	@ 0x2d
 80077c8:	232b      	movge	r3, #43	@ 0x2b
 80077ca:	4249      	neglt	r1, r1
 80077cc:	2909      	cmp	r1, #9
 80077ce:	7002      	strb	r2, [r0, #0]
 80077d0:	7043      	strb	r3, [r0, #1]
 80077d2:	dd29      	ble.n	8007828 <__exponent+0x68>
 80077d4:	f10d 0307 	add.w	r3, sp, #7
 80077d8:	461d      	mov	r5, r3
 80077da:	270a      	movs	r7, #10
 80077dc:	fbb1 f6f7 	udiv	r6, r1, r7
 80077e0:	461a      	mov	r2, r3
 80077e2:	fb07 1416 	mls	r4, r7, r6, r1
 80077e6:	3430      	adds	r4, #48	@ 0x30
 80077e8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80077ec:	460c      	mov	r4, r1
 80077ee:	2c63      	cmp	r4, #99	@ 0x63
 80077f0:	4631      	mov	r1, r6
 80077f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80077f6:	dcf1      	bgt.n	80077dc <__exponent+0x1c>
 80077f8:	3130      	adds	r1, #48	@ 0x30
 80077fa:	1e94      	subs	r4, r2, #2
 80077fc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007800:	4623      	mov	r3, r4
 8007802:	1c41      	adds	r1, r0, #1
 8007804:	42ab      	cmp	r3, r5
 8007806:	d30a      	bcc.n	800781e <__exponent+0x5e>
 8007808:	f10d 0309 	add.w	r3, sp, #9
 800780c:	1a9b      	subs	r3, r3, r2
 800780e:	42ac      	cmp	r4, r5
 8007810:	bf88      	it	hi
 8007812:	2300      	movhi	r3, #0
 8007814:	3302      	adds	r3, #2
 8007816:	4403      	add	r3, r0
 8007818:	1a18      	subs	r0, r3, r0
 800781a:	b003      	add	sp, #12
 800781c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800781e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007822:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007826:	e7ed      	b.n	8007804 <__exponent+0x44>
 8007828:	2330      	movs	r3, #48	@ 0x30
 800782a:	3130      	adds	r1, #48	@ 0x30
 800782c:	7083      	strb	r3, [r0, #2]
 800782e:	70c1      	strb	r1, [r0, #3]
 8007830:	1d03      	adds	r3, r0, #4
 8007832:	e7f1      	b.n	8007818 <__exponent+0x58>

08007834 <_printf_float>:
 8007834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007838:	b091      	sub	sp, #68	@ 0x44
 800783a:	460c      	mov	r4, r1
 800783c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007840:	4616      	mov	r6, r2
 8007842:	461f      	mov	r7, r3
 8007844:	4605      	mov	r5, r0
 8007846:	f000 ff1d 	bl	8008684 <_localeconv_r>
 800784a:	6803      	ldr	r3, [r0, #0]
 800784c:	4618      	mov	r0, r3
 800784e:	9308      	str	r3, [sp, #32]
 8007850:	f7f8 fc7e 	bl	8000150 <strlen>
 8007854:	2300      	movs	r3, #0
 8007856:	930e      	str	r3, [sp, #56]	@ 0x38
 8007858:	f8d8 3000 	ldr.w	r3, [r8]
 800785c:	9009      	str	r0, [sp, #36]	@ 0x24
 800785e:	3307      	adds	r3, #7
 8007860:	f023 0307 	bic.w	r3, r3, #7
 8007864:	f103 0208 	add.w	r2, r3, #8
 8007868:	f894 a018 	ldrb.w	sl, [r4, #24]
 800786c:	f8d4 b000 	ldr.w	fp, [r4]
 8007870:	f8c8 2000 	str.w	r2, [r8]
 8007874:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007878:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800787c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800787e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007882:	f04f 32ff 	mov.w	r2, #4294967295
 8007886:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800788a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800788e:	4b9c      	ldr	r3, [pc, #624]	@ (8007b00 <_printf_float+0x2cc>)
 8007890:	f7f9 f8bc 	bl	8000a0c <__aeabi_dcmpun>
 8007894:	bb70      	cbnz	r0, 80078f4 <_printf_float+0xc0>
 8007896:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800789a:	f04f 32ff 	mov.w	r2, #4294967295
 800789e:	4b98      	ldr	r3, [pc, #608]	@ (8007b00 <_printf_float+0x2cc>)
 80078a0:	f7f9 f896 	bl	80009d0 <__aeabi_dcmple>
 80078a4:	bb30      	cbnz	r0, 80078f4 <_printf_float+0xc0>
 80078a6:	2200      	movs	r2, #0
 80078a8:	2300      	movs	r3, #0
 80078aa:	4640      	mov	r0, r8
 80078ac:	4649      	mov	r1, r9
 80078ae:	f7f9 f885 	bl	80009bc <__aeabi_dcmplt>
 80078b2:	b110      	cbz	r0, 80078ba <_printf_float+0x86>
 80078b4:	232d      	movs	r3, #45	@ 0x2d
 80078b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078ba:	4a92      	ldr	r2, [pc, #584]	@ (8007b04 <_printf_float+0x2d0>)
 80078bc:	4b92      	ldr	r3, [pc, #584]	@ (8007b08 <_printf_float+0x2d4>)
 80078be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80078c2:	bf94      	ite	ls
 80078c4:	4690      	movls	r8, r2
 80078c6:	4698      	movhi	r8, r3
 80078c8:	2303      	movs	r3, #3
 80078ca:	f04f 0900 	mov.w	r9, #0
 80078ce:	6123      	str	r3, [r4, #16]
 80078d0:	f02b 0304 	bic.w	r3, fp, #4
 80078d4:	6023      	str	r3, [r4, #0]
 80078d6:	4633      	mov	r3, r6
 80078d8:	4621      	mov	r1, r4
 80078da:	4628      	mov	r0, r5
 80078dc:	9700      	str	r7, [sp, #0]
 80078de:	aa0f      	add	r2, sp, #60	@ 0x3c
 80078e0:	f000 f9d4 	bl	8007c8c <_printf_common>
 80078e4:	3001      	adds	r0, #1
 80078e6:	f040 8090 	bne.w	8007a0a <_printf_float+0x1d6>
 80078ea:	f04f 30ff 	mov.w	r0, #4294967295
 80078ee:	b011      	add	sp, #68	@ 0x44
 80078f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f4:	4642      	mov	r2, r8
 80078f6:	464b      	mov	r3, r9
 80078f8:	4640      	mov	r0, r8
 80078fa:	4649      	mov	r1, r9
 80078fc:	f7f9 f886 	bl	8000a0c <__aeabi_dcmpun>
 8007900:	b148      	cbz	r0, 8007916 <_printf_float+0xe2>
 8007902:	464b      	mov	r3, r9
 8007904:	2b00      	cmp	r3, #0
 8007906:	bfb8      	it	lt
 8007908:	232d      	movlt	r3, #45	@ 0x2d
 800790a:	4a80      	ldr	r2, [pc, #512]	@ (8007b0c <_printf_float+0x2d8>)
 800790c:	bfb8      	it	lt
 800790e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007912:	4b7f      	ldr	r3, [pc, #508]	@ (8007b10 <_printf_float+0x2dc>)
 8007914:	e7d3      	b.n	80078be <_printf_float+0x8a>
 8007916:	6863      	ldr	r3, [r4, #4]
 8007918:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800791c:	1c5a      	adds	r2, r3, #1
 800791e:	d13f      	bne.n	80079a0 <_printf_float+0x16c>
 8007920:	2306      	movs	r3, #6
 8007922:	6063      	str	r3, [r4, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800792a:	6023      	str	r3, [r4, #0]
 800792c:	9206      	str	r2, [sp, #24]
 800792e:	aa0e      	add	r2, sp, #56	@ 0x38
 8007930:	e9cd a204 	strd	sl, r2, [sp, #16]
 8007934:	aa0d      	add	r2, sp, #52	@ 0x34
 8007936:	9203      	str	r2, [sp, #12]
 8007938:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800793c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007940:	6863      	ldr	r3, [r4, #4]
 8007942:	4642      	mov	r2, r8
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	4628      	mov	r0, r5
 8007948:	464b      	mov	r3, r9
 800794a:	910a      	str	r1, [sp, #40]	@ 0x28
 800794c:	f7ff fed4 	bl	80076f8 <__cvt>
 8007950:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007952:	4680      	mov	r8, r0
 8007954:	2947      	cmp	r1, #71	@ 0x47
 8007956:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007958:	d128      	bne.n	80079ac <_printf_float+0x178>
 800795a:	1cc8      	adds	r0, r1, #3
 800795c:	db02      	blt.n	8007964 <_printf_float+0x130>
 800795e:	6863      	ldr	r3, [r4, #4]
 8007960:	4299      	cmp	r1, r3
 8007962:	dd40      	ble.n	80079e6 <_printf_float+0x1b2>
 8007964:	f1aa 0a02 	sub.w	sl, sl, #2
 8007968:	fa5f fa8a 	uxtb.w	sl, sl
 800796c:	4652      	mov	r2, sl
 800796e:	3901      	subs	r1, #1
 8007970:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007974:	910d      	str	r1, [sp, #52]	@ 0x34
 8007976:	f7ff ff23 	bl	80077c0 <__exponent>
 800797a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800797c:	4681      	mov	r9, r0
 800797e:	1813      	adds	r3, r2, r0
 8007980:	2a01      	cmp	r2, #1
 8007982:	6123      	str	r3, [r4, #16]
 8007984:	dc02      	bgt.n	800798c <_printf_float+0x158>
 8007986:	6822      	ldr	r2, [r4, #0]
 8007988:	07d2      	lsls	r2, r2, #31
 800798a:	d501      	bpl.n	8007990 <_printf_float+0x15c>
 800798c:	3301      	adds	r3, #1
 800798e:	6123      	str	r3, [r4, #16]
 8007990:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8007994:	2b00      	cmp	r3, #0
 8007996:	d09e      	beq.n	80078d6 <_printf_float+0xa2>
 8007998:	232d      	movs	r3, #45	@ 0x2d
 800799a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800799e:	e79a      	b.n	80078d6 <_printf_float+0xa2>
 80079a0:	2947      	cmp	r1, #71	@ 0x47
 80079a2:	d1bf      	bne.n	8007924 <_printf_float+0xf0>
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d1bd      	bne.n	8007924 <_printf_float+0xf0>
 80079a8:	2301      	movs	r3, #1
 80079aa:	e7ba      	b.n	8007922 <_printf_float+0xee>
 80079ac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80079b0:	d9dc      	bls.n	800796c <_printf_float+0x138>
 80079b2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80079b6:	d118      	bne.n	80079ea <_printf_float+0x1b6>
 80079b8:	2900      	cmp	r1, #0
 80079ba:	6863      	ldr	r3, [r4, #4]
 80079bc:	dd0b      	ble.n	80079d6 <_printf_float+0x1a2>
 80079be:	6121      	str	r1, [r4, #16]
 80079c0:	b913      	cbnz	r3, 80079c8 <_printf_float+0x194>
 80079c2:	6822      	ldr	r2, [r4, #0]
 80079c4:	07d0      	lsls	r0, r2, #31
 80079c6:	d502      	bpl.n	80079ce <_printf_float+0x19a>
 80079c8:	3301      	adds	r3, #1
 80079ca:	440b      	add	r3, r1
 80079cc:	6123      	str	r3, [r4, #16]
 80079ce:	f04f 0900 	mov.w	r9, #0
 80079d2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80079d4:	e7dc      	b.n	8007990 <_printf_float+0x15c>
 80079d6:	b913      	cbnz	r3, 80079de <_printf_float+0x1aa>
 80079d8:	6822      	ldr	r2, [r4, #0]
 80079da:	07d2      	lsls	r2, r2, #31
 80079dc:	d501      	bpl.n	80079e2 <_printf_float+0x1ae>
 80079de:	3302      	adds	r3, #2
 80079e0:	e7f4      	b.n	80079cc <_printf_float+0x198>
 80079e2:	2301      	movs	r3, #1
 80079e4:	e7f2      	b.n	80079cc <_printf_float+0x198>
 80079e6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80079ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079ec:	4299      	cmp	r1, r3
 80079ee:	db05      	blt.n	80079fc <_printf_float+0x1c8>
 80079f0:	6823      	ldr	r3, [r4, #0]
 80079f2:	6121      	str	r1, [r4, #16]
 80079f4:	07d8      	lsls	r0, r3, #31
 80079f6:	d5ea      	bpl.n	80079ce <_printf_float+0x19a>
 80079f8:	1c4b      	adds	r3, r1, #1
 80079fa:	e7e7      	b.n	80079cc <_printf_float+0x198>
 80079fc:	2900      	cmp	r1, #0
 80079fe:	bfcc      	ite	gt
 8007a00:	2201      	movgt	r2, #1
 8007a02:	f1c1 0202 	rsble	r2, r1, #2
 8007a06:	4413      	add	r3, r2
 8007a08:	e7e0      	b.n	80079cc <_printf_float+0x198>
 8007a0a:	6823      	ldr	r3, [r4, #0]
 8007a0c:	055a      	lsls	r2, r3, #21
 8007a0e:	d407      	bmi.n	8007a20 <_printf_float+0x1ec>
 8007a10:	6923      	ldr	r3, [r4, #16]
 8007a12:	4642      	mov	r2, r8
 8007a14:	4631      	mov	r1, r6
 8007a16:	4628      	mov	r0, r5
 8007a18:	47b8      	blx	r7
 8007a1a:	3001      	adds	r0, #1
 8007a1c:	d12b      	bne.n	8007a76 <_printf_float+0x242>
 8007a1e:	e764      	b.n	80078ea <_printf_float+0xb6>
 8007a20:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007a24:	f240 80dc 	bls.w	8007be0 <_printf_float+0x3ac>
 8007a28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	2300      	movs	r3, #0
 8007a30:	f7f8 ffba 	bl	80009a8 <__aeabi_dcmpeq>
 8007a34:	2800      	cmp	r0, #0
 8007a36:	d033      	beq.n	8007aa0 <_printf_float+0x26c>
 8007a38:	2301      	movs	r3, #1
 8007a3a:	4631      	mov	r1, r6
 8007a3c:	4628      	mov	r0, r5
 8007a3e:	4a35      	ldr	r2, [pc, #212]	@ (8007b14 <_printf_float+0x2e0>)
 8007a40:	47b8      	blx	r7
 8007a42:	3001      	adds	r0, #1
 8007a44:	f43f af51 	beq.w	80078ea <_printf_float+0xb6>
 8007a48:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007a4c:	4543      	cmp	r3, r8
 8007a4e:	db02      	blt.n	8007a56 <_printf_float+0x222>
 8007a50:	6823      	ldr	r3, [r4, #0]
 8007a52:	07d8      	lsls	r0, r3, #31
 8007a54:	d50f      	bpl.n	8007a76 <_printf_float+0x242>
 8007a56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007a5a:	4631      	mov	r1, r6
 8007a5c:	4628      	mov	r0, r5
 8007a5e:	47b8      	blx	r7
 8007a60:	3001      	adds	r0, #1
 8007a62:	f43f af42 	beq.w	80078ea <_printf_float+0xb6>
 8007a66:	f04f 0900 	mov.w	r9, #0
 8007a6a:	f108 38ff 	add.w	r8, r8, #4294967295
 8007a6e:	f104 0a1a 	add.w	sl, r4, #26
 8007a72:	45c8      	cmp	r8, r9
 8007a74:	dc09      	bgt.n	8007a8a <_printf_float+0x256>
 8007a76:	6823      	ldr	r3, [r4, #0]
 8007a78:	079b      	lsls	r3, r3, #30
 8007a7a:	f100 8102 	bmi.w	8007c82 <_printf_float+0x44e>
 8007a7e:	68e0      	ldr	r0, [r4, #12]
 8007a80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a82:	4298      	cmp	r0, r3
 8007a84:	bfb8      	it	lt
 8007a86:	4618      	movlt	r0, r3
 8007a88:	e731      	b.n	80078ee <_printf_float+0xba>
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	4652      	mov	r2, sl
 8007a8e:	4631      	mov	r1, r6
 8007a90:	4628      	mov	r0, r5
 8007a92:	47b8      	blx	r7
 8007a94:	3001      	adds	r0, #1
 8007a96:	f43f af28 	beq.w	80078ea <_printf_float+0xb6>
 8007a9a:	f109 0901 	add.w	r9, r9, #1
 8007a9e:	e7e8      	b.n	8007a72 <_printf_float+0x23e>
 8007aa0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	dc38      	bgt.n	8007b18 <_printf_float+0x2e4>
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	4631      	mov	r1, r6
 8007aaa:	4628      	mov	r0, r5
 8007aac:	4a19      	ldr	r2, [pc, #100]	@ (8007b14 <_printf_float+0x2e0>)
 8007aae:	47b8      	blx	r7
 8007ab0:	3001      	adds	r0, #1
 8007ab2:	f43f af1a 	beq.w	80078ea <_printf_float+0xb6>
 8007ab6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007aba:	ea59 0303 	orrs.w	r3, r9, r3
 8007abe:	d102      	bne.n	8007ac6 <_printf_float+0x292>
 8007ac0:	6823      	ldr	r3, [r4, #0]
 8007ac2:	07d9      	lsls	r1, r3, #31
 8007ac4:	d5d7      	bpl.n	8007a76 <_printf_float+0x242>
 8007ac6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007aca:	4631      	mov	r1, r6
 8007acc:	4628      	mov	r0, r5
 8007ace:	47b8      	blx	r7
 8007ad0:	3001      	adds	r0, #1
 8007ad2:	f43f af0a 	beq.w	80078ea <_printf_float+0xb6>
 8007ad6:	f04f 0a00 	mov.w	sl, #0
 8007ada:	f104 0b1a 	add.w	fp, r4, #26
 8007ade:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ae0:	425b      	negs	r3, r3
 8007ae2:	4553      	cmp	r3, sl
 8007ae4:	dc01      	bgt.n	8007aea <_printf_float+0x2b6>
 8007ae6:	464b      	mov	r3, r9
 8007ae8:	e793      	b.n	8007a12 <_printf_float+0x1de>
 8007aea:	2301      	movs	r3, #1
 8007aec:	465a      	mov	r2, fp
 8007aee:	4631      	mov	r1, r6
 8007af0:	4628      	mov	r0, r5
 8007af2:	47b8      	blx	r7
 8007af4:	3001      	adds	r0, #1
 8007af6:	f43f aef8 	beq.w	80078ea <_printf_float+0xb6>
 8007afa:	f10a 0a01 	add.w	sl, sl, #1
 8007afe:	e7ee      	b.n	8007ade <_printf_float+0x2aa>
 8007b00:	7fefffff 	.word	0x7fefffff
 8007b04:	0800c5fc 	.word	0x0800c5fc
 8007b08:	0800c600 	.word	0x0800c600
 8007b0c:	0800c604 	.word	0x0800c604
 8007b10:	0800c608 	.word	0x0800c608
 8007b14:	0800c60c 	.word	0x0800c60c
 8007b18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007b1a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007b1e:	4553      	cmp	r3, sl
 8007b20:	bfa8      	it	ge
 8007b22:	4653      	movge	r3, sl
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	4699      	mov	r9, r3
 8007b28:	dc36      	bgt.n	8007b98 <_printf_float+0x364>
 8007b2a:	f04f 0b00 	mov.w	fp, #0
 8007b2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b32:	f104 021a 	add.w	r2, r4, #26
 8007b36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007b38:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b3a:	eba3 0309 	sub.w	r3, r3, r9
 8007b3e:	455b      	cmp	r3, fp
 8007b40:	dc31      	bgt.n	8007ba6 <_printf_float+0x372>
 8007b42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b44:	459a      	cmp	sl, r3
 8007b46:	dc3a      	bgt.n	8007bbe <_printf_float+0x38a>
 8007b48:	6823      	ldr	r3, [r4, #0]
 8007b4a:	07da      	lsls	r2, r3, #31
 8007b4c:	d437      	bmi.n	8007bbe <_printf_float+0x38a>
 8007b4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b50:	ebaa 0903 	sub.w	r9, sl, r3
 8007b54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b56:	ebaa 0303 	sub.w	r3, sl, r3
 8007b5a:	4599      	cmp	r9, r3
 8007b5c:	bfa8      	it	ge
 8007b5e:	4699      	movge	r9, r3
 8007b60:	f1b9 0f00 	cmp.w	r9, #0
 8007b64:	dc33      	bgt.n	8007bce <_printf_float+0x39a>
 8007b66:	f04f 0800 	mov.w	r8, #0
 8007b6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b6e:	f104 0b1a 	add.w	fp, r4, #26
 8007b72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b74:	ebaa 0303 	sub.w	r3, sl, r3
 8007b78:	eba3 0309 	sub.w	r3, r3, r9
 8007b7c:	4543      	cmp	r3, r8
 8007b7e:	f77f af7a 	ble.w	8007a76 <_printf_float+0x242>
 8007b82:	2301      	movs	r3, #1
 8007b84:	465a      	mov	r2, fp
 8007b86:	4631      	mov	r1, r6
 8007b88:	4628      	mov	r0, r5
 8007b8a:	47b8      	blx	r7
 8007b8c:	3001      	adds	r0, #1
 8007b8e:	f43f aeac 	beq.w	80078ea <_printf_float+0xb6>
 8007b92:	f108 0801 	add.w	r8, r8, #1
 8007b96:	e7ec      	b.n	8007b72 <_printf_float+0x33e>
 8007b98:	4642      	mov	r2, r8
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	47b8      	blx	r7
 8007ba0:	3001      	adds	r0, #1
 8007ba2:	d1c2      	bne.n	8007b2a <_printf_float+0x2f6>
 8007ba4:	e6a1      	b.n	80078ea <_printf_float+0xb6>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	4631      	mov	r1, r6
 8007baa:	4628      	mov	r0, r5
 8007bac:	920a      	str	r2, [sp, #40]	@ 0x28
 8007bae:	47b8      	blx	r7
 8007bb0:	3001      	adds	r0, #1
 8007bb2:	f43f ae9a 	beq.w	80078ea <_printf_float+0xb6>
 8007bb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007bb8:	f10b 0b01 	add.w	fp, fp, #1
 8007bbc:	e7bb      	b.n	8007b36 <_printf_float+0x302>
 8007bbe:	4631      	mov	r1, r6
 8007bc0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007bc4:	4628      	mov	r0, r5
 8007bc6:	47b8      	blx	r7
 8007bc8:	3001      	adds	r0, #1
 8007bca:	d1c0      	bne.n	8007b4e <_printf_float+0x31a>
 8007bcc:	e68d      	b.n	80078ea <_printf_float+0xb6>
 8007bce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007bd0:	464b      	mov	r3, r9
 8007bd2:	4631      	mov	r1, r6
 8007bd4:	4628      	mov	r0, r5
 8007bd6:	4442      	add	r2, r8
 8007bd8:	47b8      	blx	r7
 8007bda:	3001      	adds	r0, #1
 8007bdc:	d1c3      	bne.n	8007b66 <_printf_float+0x332>
 8007bde:	e684      	b.n	80078ea <_printf_float+0xb6>
 8007be0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007be4:	f1ba 0f01 	cmp.w	sl, #1
 8007be8:	dc01      	bgt.n	8007bee <_printf_float+0x3ba>
 8007bea:	07db      	lsls	r3, r3, #31
 8007bec:	d536      	bpl.n	8007c5c <_printf_float+0x428>
 8007bee:	2301      	movs	r3, #1
 8007bf0:	4642      	mov	r2, r8
 8007bf2:	4631      	mov	r1, r6
 8007bf4:	4628      	mov	r0, r5
 8007bf6:	47b8      	blx	r7
 8007bf8:	3001      	adds	r0, #1
 8007bfa:	f43f ae76 	beq.w	80078ea <_printf_float+0xb6>
 8007bfe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007c02:	4631      	mov	r1, r6
 8007c04:	4628      	mov	r0, r5
 8007c06:	47b8      	blx	r7
 8007c08:	3001      	adds	r0, #1
 8007c0a:	f43f ae6e 	beq.w	80078ea <_printf_float+0xb6>
 8007c0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007c12:	2200      	movs	r2, #0
 8007c14:	2300      	movs	r3, #0
 8007c16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c1a:	f7f8 fec5 	bl	80009a8 <__aeabi_dcmpeq>
 8007c1e:	b9c0      	cbnz	r0, 8007c52 <_printf_float+0x41e>
 8007c20:	4653      	mov	r3, sl
 8007c22:	f108 0201 	add.w	r2, r8, #1
 8007c26:	4631      	mov	r1, r6
 8007c28:	4628      	mov	r0, r5
 8007c2a:	47b8      	blx	r7
 8007c2c:	3001      	adds	r0, #1
 8007c2e:	d10c      	bne.n	8007c4a <_printf_float+0x416>
 8007c30:	e65b      	b.n	80078ea <_printf_float+0xb6>
 8007c32:	2301      	movs	r3, #1
 8007c34:	465a      	mov	r2, fp
 8007c36:	4631      	mov	r1, r6
 8007c38:	4628      	mov	r0, r5
 8007c3a:	47b8      	blx	r7
 8007c3c:	3001      	adds	r0, #1
 8007c3e:	f43f ae54 	beq.w	80078ea <_printf_float+0xb6>
 8007c42:	f108 0801 	add.w	r8, r8, #1
 8007c46:	45d0      	cmp	r8, sl
 8007c48:	dbf3      	blt.n	8007c32 <_printf_float+0x3fe>
 8007c4a:	464b      	mov	r3, r9
 8007c4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007c50:	e6e0      	b.n	8007a14 <_printf_float+0x1e0>
 8007c52:	f04f 0800 	mov.w	r8, #0
 8007c56:	f104 0b1a 	add.w	fp, r4, #26
 8007c5a:	e7f4      	b.n	8007c46 <_printf_float+0x412>
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	4642      	mov	r2, r8
 8007c60:	e7e1      	b.n	8007c26 <_printf_float+0x3f2>
 8007c62:	2301      	movs	r3, #1
 8007c64:	464a      	mov	r2, r9
 8007c66:	4631      	mov	r1, r6
 8007c68:	4628      	mov	r0, r5
 8007c6a:	47b8      	blx	r7
 8007c6c:	3001      	adds	r0, #1
 8007c6e:	f43f ae3c 	beq.w	80078ea <_printf_float+0xb6>
 8007c72:	f108 0801 	add.w	r8, r8, #1
 8007c76:	68e3      	ldr	r3, [r4, #12]
 8007c78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007c7a:	1a5b      	subs	r3, r3, r1
 8007c7c:	4543      	cmp	r3, r8
 8007c7e:	dcf0      	bgt.n	8007c62 <_printf_float+0x42e>
 8007c80:	e6fd      	b.n	8007a7e <_printf_float+0x24a>
 8007c82:	f04f 0800 	mov.w	r8, #0
 8007c86:	f104 0919 	add.w	r9, r4, #25
 8007c8a:	e7f4      	b.n	8007c76 <_printf_float+0x442>

08007c8c <_printf_common>:
 8007c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c90:	4616      	mov	r6, r2
 8007c92:	4698      	mov	r8, r3
 8007c94:	688a      	ldr	r2, [r1, #8]
 8007c96:	690b      	ldr	r3, [r1, #16]
 8007c98:	4607      	mov	r7, r0
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	bfb8      	it	lt
 8007c9e:	4613      	movlt	r3, r2
 8007ca0:	6033      	str	r3, [r6, #0]
 8007ca2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ca6:	460c      	mov	r4, r1
 8007ca8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007cac:	b10a      	cbz	r2, 8007cb2 <_printf_common+0x26>
 8007cae:	3301      	adds	r3, #1
 8007cb0:	6033      	str	r3, [r6, #0]
 8007cb2:	6823      	ldr	r3, [r4, #0]
 8007cb4:	0699      	lsls	r1, r3, #26
 8007cb6:	bf42      	ittt	mi
 8007cb8:	6833      	ldrmi	r3, [r6, #0]
 8007cba:	3302      	addmi	r3, #2
 8007cbc:	6033      	strmi	r3, [r6, #0]
 8007cbe:	6825      	ldr	r5, [r4, #0]
 8007cc0:	f015 0506 	ands.w	r5, r5, #6
 8007cc4:	d106      	bne.n	8007cd4 <_printf_common+0x48>
 8007cc6:	f104 0a19 	add.w	sl, r4, #25
 8007cca:	68e3      	ldr	r3, [r4, #12]
 8007ccc:	6832      	ldr	r2, [r6, #0]
 8007cce:	1a9b      	subs	r3, r3, r2
 8007cd0:	42ab      	cmp	r3, r5
 8007cd2:	dc2b      	bgt.n	8007d2c <_printf_common+0xa0>
 8007cd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007cd8:	6822      	ldr	r2, [r4, #0]
 8007cda:	3b00      	subs	r3, #0
 8007cdc:	bf18      	it	ne
 8007cde:	2301      	movne	r3, #1
 8007ce0:	0692      	lsls	r2, r2, #26
 8007ce2:	d430      	bmi.n	8007d46 <_printf_common+0xba>
 8007ce4:	4641      	mov	r1, r8
 8007ce6:	4638      	mov	r0, r7
 8007ce8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007cec:	47c8      	blx	r9
 8007cee:	3001      	adds	r0, #1
 8007cf0:	d023      	beq.n	8007d3a <_printf_common+0xae>
 8007cf2:	6823      	ldr	r3, [r4, #0]
 8007cf4:	6922      	ldr	r2, [r4, #16]
 8007cf6:	f003 0306 	and.w	r3, r3, #6
 8007cfa:	2b04      	cmp	r3, #4
 8007cfc:	bf14      	ite	ne
 8007cfe:	2500      	movne	r5, #0
 8007d00:	6833      	ldreq	r3, [r6, #0]
 8007d02:	f04f 0600 	mov.w	r6, #0
 8007d06:	bf08      	it	eq
 8007d08:	68e5      	ldreq	r5, [r4, #12]
 8007d0a:	f104 041a 	add.w	r4, r4, #26
 8007d0e:	bf08      	it	eq
 8007d10:	1aed      	subeq	r5, r5, r3
 8007d12:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007d16:	bf08      	it	eq
 8007d18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	bfc4      	itt	gt
 8007d20:	1a9b      	subgt	r3, r3, r2
 8007d22:	18ed      	addgt	r5, r5, r3
 8007d24:	42b5      	cmp	r5, r6
 8007d26:	d11a      	bne.n	8007d5e <_printf_common+0xd2>
 8007d28:	2000      	movs	r0, #0
 8007d2a:	e008      	b.n	8007d3e <_printf_common+0xb2>
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	4652      	mov	r2, sl
 8007d30:	4641      	mov	r1, r8
 8007d32:	4638      	mov	r0, r7
 8007d34:	47c8      	blx	r9
 8007d36:	3001      	adds	r0, #1
 8007d38:	d103      	bne.n	8007d42 <_printf_common+0xb6>
 8007d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d42:	3501      	adds	r5, #1
 8007d44:	e7c1      	b.n	8007cca <_printf_common+0x3e>
 8007d46:	2030      	movs	r0, #48	@ 0x30
 8007d48:	18e1      	adds	r1, r4, r3
 8007d4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007d4e:	1c5a      	adds	r2, r3, #1
 8007d50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d54:	4422      	add	r2, r4
 8007d56:	3302      	adds	r3, #2
 8007d58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d5c:	e7c2      	b.n	8007ce4 <_printf_common+0x58>
 8007d5e:	2301      	movs	r3, #1
 8007d60:	4622      	mov	r2, r4
 8007d62:	4641      	mov	r1, r8
 8007d64:	4638      	mov	r0, r7
 8007d66:	47c8      	blx	r9
 8007d68:	3001      	adds	r0, #1
 8007d6a:	d0e6      	beq.n	8007d3a <_printf_common+0xae>
 8007d6c:	3601      	adds	r6, #1
 8007d6e:	e7d9      	b.n	8007d24 <_printf_common+0x98>

08007d70 <_printf_i>:
 8007d70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d74:	7e0f      	ldrb	r7, [r1, #24]
 8007d76:	4691      	mov	r9, r2
 8007d78:	2f78      	cmp	r7, #120	@ 0x78
 8007d7a:	4680      	mov	r8, r0
 8007d7c:	460c      	mov	r4, r1
 8007d7e:	469a      	mov	sl, r3
 8007d80:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007d86:	d807      	bhi.n	8007d98 <_printf_i+0x28>
 8007d88:	2f62      	cmp	r7, #98	@ 0x62
 8007d8a:	d80a      	bhi.n	8007da2 <_printf_i+0x32>
 8007d8c:	2f00      	cmp	r7, #0
 8007d8e:	f000 80d3 	beq.w	8007f38 <_printf_i+0x1c8>
 8007d92:	2f58      	cmp	r7, #88	@ 0x58
 8007d94:	f000 80ba 	beq.w	8007f0c <_printf_i+0x19c>
 8007d98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007da0:	e03a      	b.n	8007e18 <_printf_i+0xa8>
 8007da2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007da6:	2b15      	cmp	r3, #21
 8007da8:	d8f6      	bhi.n	8007d98 <_printf_i+0x28>
 8007daa:	a101      	add	r1, pc, #4	@ (adr r1, 8007db0 <_printf_i+0x40>)
 8007dac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007db0:	08007e09 	.word	0x08007e09
 8007db4:	08007e1d 	.word	0x08007e1d
 8007db8:	08007d99 	.word	0x08007d99
 8007dbc:	08007d99 	.word	0x08007d99
 8007dc0:	08007d99 	.word	0x08007d99
 8007dc4:	08007d99 	.word	0x08007d99
 8007dc8:	08007e1d 	.word	0x08007e1d
 8007dcc:	08007d99 	.word	0x08007d99
 8007dd0:	08007d99 	.word	0x08007d99
 8007dd4:	08007d99 	.word	0x08007d99
 8007dd8:	08007d99 	.word	0x08007d99
 8007ddc:	08007f1f 	.word	0x08007f1f
 8007de0:	08007e47 	.word	0x08007e47
 8007de4:	08007ed9 	.word	0x08007ed9
 8007de8:	08007d99 	.word	0x08007d99
 8007dec:	08007d99 	.word	0x08007d99
 8007df0:	08007f41 	.word	0x08007f41
 8007df4:	08007d99 	.word	0x08007d99
 8007df8:	08007e47 	.word	0x08007e47
 8007dfc:	08007d99 	.word	0x08007d99
 8007e00:	08007d99 	.word	0x08007d99
 8007e04:	08007ee1 	.word	0x08007ee1
 8007e08:	6833      	ldr	r3, [r6, #0]
 8007e0a:	1d1a      	adds	r2, r3, #4
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	6032      	str	r2, [r6, #0]
 8007e10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007e18:	2301      	movs	r3, #1
 8007e1a:	e09e      	b.n	8007f5a <_printf_i+0x1ea>
 8007e1c:	6833      	ldr	r3, [r6, #0]
 8007e1e:	6820      	ldr	r0, [r4, #0]
 8007e20:	1d19      	adds	r1, r3, #4
 8007e22:	6031      	str	r1, [r6, #0]
 8007e24:	0606      	lsls	r6, r0, #24
 8007e26:	d501      	bpl.n	8007e2c <_printf_i+0xbc>
 8007e28:	681d      	ldr	r5, [r3, #0]
 8007e2a:	e003      	b.n	8007e34 <_printf_i+0xc4>
 8007e2c:	0645      	lsls	r5, r0, #25
 8007e2e:	d5fb      	bpl.n	8007e28 <_printf_i+0xb8>
 8007e30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007e34:	2d00      	cmp	r5, #0
 8007e36:	da03      	bge.n	8007e40 <_printf_i+0xd0>
 8007e38:	232d      	movs	r3, #45	@ 0x2d
 8007e3a:	426d      	negs	r5, r5
 8007e3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e40:	230a      	movs	r3, #10
 8007e42:	4859      	ldr	r0, [pc, #356]	@ (8007fa8 <_printf_i+0x238>)
 8007e44:	e011      	b.n	8007e6a <_printf_i+0xfa>
 8007e46:	6821      	ldr	r1, [r4, #0]
 8007e48:	6833      	ldr	r3, [r6, #0]
 8007e4a:	0608      	lsls	r0, r1, #24
 8007e4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e50:	d402      	bmi.n	8007e58 <_printf_i+0xe8>
 8007e52:	0649      	lsls	r1, r1, #25
 8007e54:	bf48      	it	mi
 8007e56:	b2ad      	uxthmi	r5, r5
 8007e58:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e5a:	6033      	str	r3, [r6, #0]
 8007e5c:	bf14      	ite	ne
 8007e5e:	230a      	movne	r3, #10
 8007e60:	2308      	moveq	r3, #8
 8007e62:	4851      	ldr	r0, [pc, #324]	@ (8007fa8 <_printf_i+0x238>)
 8007e64:	2100      	movs	r1, #0
 8007e66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007e6a:	6866      	ldr	r6, [r4, #4]
 8007e6c:	2e00      	cmp	r6, #0
 8007e6e:	bfa8      	it	ge
 8007e70:	6821      	ldrge	r1, [r4, #0]
 8007e72:	60a6      	str	r6, [r4, #8]
 8007e74:	bfa4      	itt	ge
 8007e76:	f021 0104 	bicge.w	r1, r1, #4
 8007e7a:	6021      	strge	r1, [r4, #0]
 8007e7c:	b90d      	cbnz	r5, 8007e82 <_printf_i+0x112>
 8007e7e:	2e00      	cmp	r6, #0
 8007e80:	d04b      	beq.n	8007f1a <_printf_i+0x1aa>
 8007e82:	4616      	mov	r6, r2
 8007e84:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e88:	fb03 5711 	mls	r7, r3, r1, r5
 8007e8c:	5dc7      	ldrb	r7, [r0, r7]
 8007e8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e92:	462f      	mov	r7, r5
 8007e94:	42bb      	cmp	r3, r7
 8007e96:	460d      	mov	r5, r1
 8007e98:	d9f4      	bls.n	8007e84 <_printf_i+0x114>
 8007e9a:	2b08      	cmp	r3, #8
 8007e9c:	d10b      	bne.n	8007eb6 <_printf_i+0x146>
 8007e9e:	6823      	ldr	r3, [r4, #0]
 8007ea0:	07df      	lsls	r7, r3, #31
 8007ea2:	d508      	bpl.n	8007eb6 <_printf_i+0x146>
 8007ea4:	6923      	ldr	r3, [r4, #16]
 8007ea6:	6861      	ldr	r1, [r4, #4]
 8007ea8:	4299      	cmp	r1, r3
 8007eaa:	bfde      	ittt	le
 8007eac:	2330      	movle	r3, #48	@ 0x30
 8007eae:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007eb2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007eb6:	1b92      	subs	r2, r2, r6
 8007eb8:	6122      	str	r2, [r4, #16]
 8007eba:	464b      	mov	r3, r9
 8007ebc:	4621      	mov	r1, r4
 8007ebe:	4640      	mov	r0, r8
 8007ec0:	f8cd a000 	str.w	sl, [sp]
 8007ec4:	aa03      	add	r2, sp, #12
 8007ec6:	f7ff fee1 	bl	8007c8c <_printf_common>
 8007eca:	3001      	adds	r0, #1
 8007ecc:	d14a      	bne.n	8007f64 <_printf_i+0x1f4>
 8007ece:	f04f 30ff 	mov.w	r0, #4294967295
 8007ed2:	b004      	add	sp, #16
 8007ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ed8:	6823      	ldr	r3, [r4, #0]
 8007eda:	f043 0320 	orr.w	r3, r3, #32
 8007ede:	6023      	str	r3, [r4, #0]
 8007ee0:	2778      	movs	r7, #120	@ 0x78
 8007ee2:	4832      	ldr	r0, [pc, #200]	@ (8007fac <_printf_i+0x23c>)
 8007ee4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ee8:	6823      	ldr	r3, [r4, #0]
 8007eea:	6831      	ldr	r1, [r6, #0]
 8007eec:	061f      	lsls	r7, r3, #24
 8007eee:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ef2:	d402      	bmi.n	8007efa <_printf_i+0x18a>
 8007ef4:	065f      	lsls	r7, r3, #25
 8007ef6:	bf48      	it	mi
 8007ef8:	b2ad      	uxthmi	r5, r5
 8007efa:	6031      	str	r1, [r6, #0]
 8007efc:	07d9      	lsls	r1, r3, #31
 8007efe:	bf44      	itt	mi
 8007f00:	f043 0320 	orrmi.w	r3, r3, #32
 8007f04:	6023      	strmi	r3, [r4, #0]
 8007f06:	b11d      	cbz	r5, 8007f10 <_printf_i+0x1a0>
 8007f08:	2310      	movs	r3, #16
 8007f0a:	e7ab      	b.n	8007e64 <_printf_i+0xf4>
 8007f0c:	4826      	ldr	r0, [pc, #152]	@ (8007fa8 <_printf_i+0x238>)
 8007f0e:	e7e9      	b.n	8007ee4 <_printf_i+0x174>
 8007f10:	6823      	ldr	r3, [r4, #0]
 8007f12:	f023 0320 	bic.w	r3, r3, #32
 8007f16:	6023      	str	r3, [r4, #0]
 8007f18:	e7f6      	b.n	8007f08 <_printf_i+0x198>
 8007f1a:	4616      	mov	r6, r2
 8007f1c:	e7bd      	b.n	8007e9a <_printf_i+0x12a>
 8007f1e:	6833      	ldr	r3, [r6, #0]
 8007f20:	6825      	ldr	r5, [r4, #0]
 8007f22:	1d18      	adds	r0, r3, #4
 8007f24:	6961      	ldr	r1, [r4, #20]
 8007f26:	6030      	str	r0, [r6, #0]
 8007f28:	062e      	lsls	r6, r5, #24
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	d501      	bpl.n	8007f32 <_printf_i+0x1c2>
 8007f2e:	6019      	str	r1, [r3, #0]
 8007f30:	e002      	b.n	8007f38 <_printf_i+0x1c8>
 8007f32:	0668      	lsls	r0, r5, #25
 8007f34:	d5fb      	bpl.n	8007f2e <_printf_i+0x1be>
 8007f36:	8019      	strh	r1, [r3, #0]
 8007f38:	2300      	movs	r3, #0
 8007f3a:	4616      	mov	r6, r2
 8007f3c:	6123      	str	r3, [r4, #16]
 8007f3e:	e7bc      	b.n	8007eba <_printf_i+0x14a>
 8007f40:	6833      	ldr	r3, [r6, #0]
 8007f42:	2100      	movs	r1, #0
 8007f44:	1d1a      	adds	r2, r3, #4
 8007f46:	6032      	str	r2, [r6, #0]
 8007f48:	681e      	ldr	r6, [r3, #0]
 8007f4a:	6862      	ldr	r2, [r4, #4]
 8007f4c:	4630      	mov	r0, r6
 8007f4e:	f000 fc10 	bl	8008772 <memchr>
 8007f52:	b108      	cbz	r0, 8007f58 <_printf_i+0x1e8>
 8007f54:	1b80      	subs	r0, r0, r6
 8007f56:	6060      	str	r0, [r4, #4]
 8007f58:	6863      	ldr	r3, [r4, #4]
 8007f5a:	6123      	str	r3, [r4, #16]
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f62:	e7aa      	b.n	8007eba <_printf_i+0x14a>
 8007f64:	4632      	mov	r2, r6
 8007f66:	4649      	mov	r1, r9
 8007f68:	4640      	mov	r0, r8
 8007f6a:	6923      	ldr	r3, [r4, #16]
 8007f6c:	47d0      	blx	sl
 8007f6e:	3001      	adds	r0, #1
 8007f70:	d0ad      	beq.n	8007ece <_printf_i+0x15e>
 8007f72:	6823      	ldr	r3, [r4, #0]
 8007f74:	079b      	lsls	r3, r3, #30
 8007f76:	d413      	bmi.n	8007fa0 <_printf_i+0x230>
 8007f78:	68e0      	ldr	r0, [r4, #12]
 8007f7a:	9b03      	ldr	r3, [sp, #12]
 8007f7c:	4298      	cmp	r0, r3
 8007f7e:	bfb8      	it	lt
 8007f80:	4618      	movlt	r0, r3
 8007f82:	e7a6      	b.n	8007ed2 <_printf_i+0x162>
 8007f84:	2301      	movs	r3, #1
 8007f86:	4632      	mov	r2, r6
 8007f88:	4649      	mov	r1, r9
 8007f8a:	4640      	mov	r0, r8
 8007f8c:	47d0      	blx	sl
 8007f8e:	3001      	adds	r0, #1
 8007f90:	d09d      	beq.n	8007ece <_printf_i+0x15e>
 8007f92:	3501      	adds	r5, #1
 8007f94:	68e3      	ldr	r3, [r4, #12]
 8007f96:	9903      	ldr	r1, [sp, #12]
 8007f98:	1a5b      	subs	r3, r3, r1
 8007f9a:	42ab      	cmp	r3, r5
 8007f9c:	dcf2      	bgt.n	8007f84 <_printf_i+0x214>
 8007f9e:	e7eb      	b.n	8007f78 <_printf_i+0x208>
 8007fa0:	2500      	movs	r5, #0
 8007fa2:	f104 0619 	add.w	r6, r4, #25
 8007fa6:	e7f5      	b.n	8007f94 <_printf_i+0x224>
 8007fa8:	0800c60e 	.word	0x0800c60e
 8007fac:	0800c61f 	.word	0x0800c61f

08007fb0 <_scanf_float>:
 8007fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fb4:	b087      	sub	sp, #28
 8007fb6:	9303      	str	r3, [sp, #12]
 8007fb8:	688b      	ldr	r3, [r1, #8]
 8007fba:	4617      	mov	r7, r2
 8007fbc:	1e5a      	subs	r2, r3, #1
 8007fbe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007fc2:	bf82      	ittt	hi
 8007fc4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007fc8:	eb03 0b05 	addhi.w	fp, r3, r5
 8007fcc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007fd0:	460a      	mov	r2, r1
 8007fd2:	f04f 0500 	mov.w	r5, #0
 8007fd6:	bf88      	it	hi
 8007fd8:	608b      	strhi	r3, [r1, #8]
 8007fda:	680b      	ldr	r3, [r1, #0]
 8007fdc:	4680      	mov	r8, r0
 8007fde:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007fe2:	f842 3b1c 	str.w	r3, [r2], #28
 8007fe6:	460c      	mov	r4, r1
 8007fe8:	bf98      	it	ls
 8007fea:	f04f 0b00 	movls.w	fp, #0
 8007fee:	4616      	mov	r6, r2
 8007ff0:	46aa      	mov	sl, r5
 8007ff2:	46a9      	mov	r9, r5
 8007ff4:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007ff8:	9201      	str	r2, [sp, #4]
 8007ffa:	9502      	str	r5, [sp, #8]
 8007ffc:	68a2      	ldr	r2, [r4, #8]
 8007ffe:	b152      	cbz	r2, 8008016 <_scanf_float+0x66>
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	2b4e      	cmp	r3, #78	@ 0x4e
 8008006:	d865      	bhi.n	80080d4 <_scanf_float+0x124>
 8008008:	2b40      	cmp	r3, #64	@ 0x40
 800800a:	d83d      	bhi.n	8008088 <_scanf_float+0xd8>
 800800c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008010:	b2c8      	uxtb	r0, r1
 8008012:	280e      	cmp	r0, #14
 8008014:	d93b      	bls.n	800808e <_scanf_float+0xde>
 8008016:	f1b9 0f00 	cmp.w	r9, #0
 800801a:	d003      	beq.n	8008024 <_scanf_float+0x74>
 800801c:	6823      	ldr	r3, [r4, #0]
 800801e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008022:	6023      	str	r3, [r4, #0]
 8008024:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008028:	f1ba 0f01 	cmp.w	sl, #1
 800802c:	f200 8118 	bhi.w	8008260 <_scanf_float+0x2b0>
 8008030:	9b01      	ldr	r3, [sp, #4]
 8008032:	429e      	cmp	r6, r3
 8008034:	f200 8109 	bhi.w	800824a <_scanf_float+0x29a>
 8008038:	2001      	movs	r0, #1
 800803a:	b007      	add	sp, #28
 800803c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008040:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008044:	2a0d      	cmp	r2, #13
 8008046:	d8e6      	bhi.n	8008016 <_scanf_float+0x66>
 8008048:	a101      	add	r1, pc, #4	@ (adr r1, 8008050 <_scanf_float+0xa0>)
 800804a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800804e:	bf00      	nop
 8008050:	08008197 	.word	0x08008197
 8008054:	08008017 	.word	0x08008017
 8008058:	08008017 	.word	0x08008017
 800805c:	08008017 	.word	0x08008017
 8008060:	080081f7 	.word	0x080081f7
 8008064:	080081cf 	.word	0x080081cf
 8008068:	08008017 	.word	0x08008017
 800806c:	08008017 	.word	0x08008017
 8008070:	080081a5 	.word	0x080081a5
 8008074:	08008017 	.word	0x08008017
 8008078:	08008017 	.word	0x08008017
 800807c:	08008017 	.word	0x08008017
 8008080:	08008017 	.word	0x08008017
 8008084:	0800815d 	.word	0x0800815d
 8008088:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800808c:	e7da      	b.n	8008044 <_scanf_float+0x94>
 800808e:	290e      	cmp	r1, #14
 8008090:	d8c1      	bhi.n	8008016 <_scanf_float+0x66>
 8008092:	a001      	add	r0, pc, #4	@ (adr r0, 8008098 <_scanf_float+0xe8>)
 8008094:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008098:	0800814d 	.word	0x0800814d
 800809c:	08008017 	.word	0x08008017
 80080a0:	0800814d 	.word	0x0800814d
 80080a4:	080081e3 	.word	0x080081e3
 80080a8:	08008017 	.word	0x08008017
 80080ac:	080080f5 	.word	0x080080f5
 80080b0:	08008133 	.word	0x08008133
 80080b4:	08008133 	.word	0x08008133
 80080b8:	08008133 	.word	0x08008133
 80080bc:	08008133 	.word	0x08008133
 80080c0:	08008133 	.word	0x08008133
 80080c4:	08008133 	.word	0x08008133
 80080c8:	08008133 	.word	0x08008133
 80080cc:	08008133 	.word	0x08008133
 80080d0:	08008133 	.word	0x08008133
 80080d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80080d6:	d809      	bhi.n	80080ec <_scanf_float+0x13c>
 80080d8:	2b60      	cmp	r3, #96	@ 0x60
 80080da:	d8b1      	bhi.n	8008040 <_scanf_float+0x90>
 80080dc:	2b54      	cmp	r3, #84	@ 0x54
 80080de:	d07b      	beq.n	80081d8 <_scanf_float+0x228>
 80080e0:	2b59      	cmp	r3, #89	@ 0x59
 80080e2:	d198      	bne.n	8008016 <_scanf_float+0x66>
 80080e4:	2d07      	cmp	r5, #7
 80080e6:	d196      	bne.n	8008016 <_scanf_float+0x66>
 80080e8:	2508      	movs	r5, #8
 80080ea:	e02c      	b.n	8008146 <_scanf_float+0x196>
 80080ec:	2b74      	cmp	r3, #116	@ 0x74
 80080ee:	d073      	beq.n	80081d8 <_scanf_float+0x228>
 80080f0:	2b79      	cmp	r3, #121	@ 0x79
 80080f2:	e7f6      	b.n	80080e2 <_scanf_float+0x132>
 80080f4:	6821      	ldr	r1, [r4, #0]
 80080f6:	05c8      	lsls	r0, r1, #23
 80080f8:	d51b      	bpl.n	8008132 <_scanf_float+0x182>
 80080fa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80080fe:	6021      	str	r1, [r4, #0]
 8008100:	f109 0901 	add.w	r9, r9, #1
 8008104:	f1bb 0f00 	cmp.w	fp, #0
 8008108:	d003      	beq.n	8008112 <_scanf_float+0x162>
 800810a:	3201      	adds	r2, #1
 800810c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008110:	60a2      	str	r2, [r4, #8]
 8008112:	68a3      	ldr	r3, [r4, #8]
 8008114:	3b01      	subs	r3, #1
 8008116:	60a3      	str	r3, [r4, #8]
 8008118:	6923      	ldr	r3, [r4, #16]
 800811a:	3301      	adds	r3, #1
 800811c:	6123      	str	r3, [r4, #16]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	3b01      	subs	r3, #1
 8008122:	2b00      	cmp	r3, #0
 8008124:	607b      	str	r3, [r7, #4]
 8008126:	f340 8087 	ble.w	8008238 <_scanf_float+0x288>
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	3301      	adds	r3, #1
 800812e:	603b      	str	r3, [r7, #0]
 8008130:	e764      	b.n	8007ffc <_scanf_float+0x4c>
 8008132:	eb1a 0105 	adds.w	r1, sl, r5
 8008136:	f47f af6e 	bne.w	8008016 <_scanf_float+0x66>
 800813a:	460d      	mov	r5, r1
 800813c:	468a      	mov	sl, r1
 800813e:	6822      	ldr	r2, [r4, #0]
 8008140:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008144:	6022      	str	r2, [r4, #0]
 8008146:	f806 3b01 	strb.w	r3, [r6], #1
 800814a:	e7e2      	b.n	8008112 <_scanf_float+0x162>
 800814c:	6822      	ldr	r2, [r4, #0]
 800814e:	0610      	lsls	r0, r2, #24
 8008150:	f57f af61 	bpl.w	8008016 <_scanf_float+0x66>
 8008154:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008158:	6022      	str	r2, [r4, #0]
 800815a:	e7f4      	b.n	8008146 <_scanf_float+0x196>
 800815c:	f1ba 0f00 	cmp.w	sl, #0
 8008160:	d10e      	bne.n	8008180 <_scanf_float+0x1d0>
 8008162:	f1b9 0f00 	cmp.w	r9, #0
 8008166:	d10e      	bne.n	8008186 <_scanf_float+0x1d6>
 8008168:	6822      	ldr	r2, [r4, #0]
 800816a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800816e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008172:	d108      	bne.n	8008186 <_scanf_float+0x1d6>
 8008174:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008178:	f04f 0a01 	mov.w	sl, #1
 800817c:	6022      	str	r2, [r4, #0]
 800817e:	e7e2      	b.n	8008146 <_scanf_float+0x196>
 8008180:	f1ba 0f02 	cmp.w	sl, #2
 8008184:	d055      	beq.n	8008232 <_scanf_float+0x282>
 8008186:	2d01      	cmp	r5, #1
 8008188:	d002      	beq.n	8008190 <_scanf_float+0x1e0>
 800818a:	2d04      	cmp	r5, #4
 800818c:	f47f af43 	bne.w	8008016 <_scanf_float+0x66>
 8008190:	3501      	adds	r5, #1
 8008192:	b2ed      	uxtb	r5, r5
 8008194:	e7d7      	b.n	8008146 <_scanf_float+0x196>
 8008196:	f1ba 0f01 	cmp.w	sl, #1
 800819a:	f47f af3c 	bne.w	8008016 <_scanf_float+0x66>
 800819e:	f04f 0a02 	mov.w	sl, #2
 80081a2:	e7d0      	b.n	8008146 <_scanf_float+0x196>
 80081a4:	b97d      	cbnz	r5, 80081c6 <_scanf_float+0x216>
 80081a6:	f1b9 0f00 	cmp.w	r9, #0
 80081aa:	f47f af37 	bne.w	800801c <_scanf_float+0x6c>
 80081ae:	6822      	ldr	r2, [r4, #0]
 80081b0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80081b4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80081b8:	f040 8103 	bne.w	80083c2 <_scanf_float+0x412>
 80081bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80081c0:	2501      	movs	r5, #1
 80081c2:	6022      	str	r2, [r4, #0]
 80081c4:	e7bf      	b.n	8008146 <_scanf_float+0x196>
 80081c6:	2d03      	cmp	r5, #3
 80081c8:	d0e2      	beq.n	8008190 <_scanf_float+0x1e0>
 80081ca:	2d05      	cmp	r5, #5
 80081cc:	e7de      	b.n	800818c <_scanf_float+0x1dc>
 80081ce:	2d02      	cmp	r5, #2
 80081d0:	f47f af21 	bne.w	8008016 <_scanf_float+0x66>
 80081d4:	2503      	movs	r5, #3
 80081d6:	e7b6      	b.n	8008146 <_scanf_float+0x196>
 80081d8:	2d06      	cmp	r5, #6
 80081da:	f47f af1c 	bne.w	8008016 <_scanf_float+0x66>
 80081de:	2507      	movs	r5, #7
 80081e0:	e7b1      	b.n	8008146 <_scanf_float+0x196>
 80081e2:	6822      	ldr	r2, [r4, #0]
 80081e4:	0591      	lsls	r1, r2, #22
 80081e6:	f57f af16 	bpl.w	8008016 <_scanf_float+0x66>
 80081ea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80081ee:	6022      	str	r2, [r4, #0]
 80081f0:	f8cd 9008 	str.w	r9, [sp, #8]
 80081f4:	e7a7      	b.n	8008146 <_scanf_float+0x196>
 80081f6:	6822      	ldr	r2, [r4, #0]
 80081f8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80081fc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008200:	d006      	beq.n	8008210 <_scanf_float+0x260>
 8008202:	0550      	lsls	r0, r2, #21
 8008204:	f57f af07 	bpl.w	8008016 <_scanf_float+0x66>
 8008208:	f1b9 0f00 	cmp.w	r9, #0
 800820c:	f000 80d9 	beq.w	80083c2 <_scanf_float+0x412>
 8008210:	0591      	lsls	r1, r2, #22
 8008212:	bf58      	it	pl
 8008214:	9902      	ldrpl	r1, [sp, #8]
 8008216:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800821a:	bf58      	it	pl
 800821c:	eba9 0101 	subpl.w	r1, r9, r1
 8008220:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008224:	f04f 0900 	mov.w	r9, #0
 8008228:	bf58      	it	pl
 800822a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800822e:	6022      	str	r2, [r4, #0]
 8008230:	e789      	b.n	8008146 <_scanf_float+0x196>
 8008232:	f04f 0a03 	mov.w	sl, #3
 8008236:	e786      	b.n	8008146 <_scanf_float+0x196>
 8008238:	4639      	mov	r1, r7
 800823a:	4640      	mov	r0, r8
 800823c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008240:	4798      	blx	r3
 8008242:	2800      	cmp	r0, #0
 8008244:	f43f aeda 	beq.w	8007ffc <_scanf_float+0x4c>
 8008248:	e6e5      	b.n	8008016 <_scanf_float+0x66>
 800824a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800824e:	463a      	mov	r2, r7
 8008250:	4640      	mov	r0, r8
 8008252:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008256:	4798      	blx	r3
 8008258:	6923      	ldr	r3, [r4, #16]
 800825a:	3b01      	subs	r3, #1
 800825c:	6123      	str	r3, [r4, #16]
 800825e:	e6e7      	b.n	8008030 <_scanf_float+0x80>
 8008260:	1e6b      	subs	r3, r5, #1
 8008262:	2b06      	cmp	r3, #6
 8008264:	d824      	bhi.n	80082b0 <_scanf_float+0x300>
 8008266:	2d02      	cmp	r5, #2
 8008268:	d836      	bhi.n	80082d8 <_scanf_float+0x328>
 800826a:	9b01      	ldr	r3, [sp, #4]
 800826c:	429e      	cmp	r6, r3
 800826e:	f67f aee3 	bls.w	8008038 <_scanf_float+0x88>
 8008272:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008276:	463a      	mov	r2, r7
 8008278:	4640      	mov	r0, r8
 800827a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800827e:	4798      	blx	r3
 8008280:	6923      	ldr	r3, [r4, #16]
 8008282:	3b01      	subs	r3, #1
 8008284:	6123      	str	r3, [r4, #16]
 8008286:	e7f0      	b.n	800826a <_scanf_float+0x2ba>
 8008288:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800828c:	463a      	mov	r2, r7
 800828e:	4640      	mov	r0, r8
 8008290:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008294:	4798      	blx	r3
 8008296:	6923      	ldr	r3, [r4, #16]
 8008298:	3b01      	subs	r3, #1
 800829a:	6123      	str	r3, [r4, #16]
 800829c:	f10a 3aff 	add.w	sl, sl, #4294967295
 80082a0:	fa5f fa8a 	uxtb.w	sl, sl
 80082a4:	f1ba 0f02 	cmp.w	sl, #2
 80082a8:	d1ee      	bne.n	8008288 <_scanf_float+0x2d8>
 80082aa:	3d03      	subs	r5, #3
 80082ac:	b2ed      	uxtb	r5, r5
 80082ae:	1b76      	subs	r6, r6, r5
 80082b0:	6823      	ldr	r3, [r4, #0]
 80082b2:	05da      	lsls	r2, r3, #23
 80082b4:	d530      	bpl.n	8008318 <_scanf_float+0x368>
 80082b6:	055b      	lsls	r3, r3, #21
 80082b8:	d511      	bpl.n	80082de <_scanf_float+0x32e>
 80082ba:	9b01      	ldr	r3, [sp, #4]
 80082bc:	429e      	cmp	r6, r3
 80082be:	f67f aebb 	bls.w	8008038 <_scanf_float+0x88>
 80082c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80082c6:	463a      	mov	r2, r7
 80082c8:	4640      	mov	r0, r8
 80082ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082ce:	4798      	blx	r3
 80082d0:	6923      	ldr	r3, [r4, #16]
 80082d2:	3b01      	subs	r3, #1
 80082d4:	6123      	str	r3, [r4, #16]
 80082d6:	e7f0      	b.n	80082ba <_scanf_float+0x30a>
 80082d8:	46aa      	mov	sl, r5
 80082da:	46b3      	mov	fp, r6
 80082dc:	e7de      	b.n	800829c <_scanf_float+0x2ec>
 80082de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80082e2:	6923      	ldr	r3, [r4, #16]
 80082e4:	2965      	cmp	r1, #101	@ 0x65
 80082e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80082ea:	f106 35ff 	add.w	r5, r6, #4294967295
 80082ee:	6123      	str	r3, [r4, #16]
 80082f0:	d00c      	beq.n	800830c <_scanf_float+0x35c>
 80082f2:	2945      	cmp	r1, #69	@ 0x45
 80082f4:	d00a      	beq.n	800830c <_scanf_float+0x35c>
 80082f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80082fa:	463a      	mov	r2, r7
 80082fc:	4640      	mov	r0, r8
 80082fe:	4798      	blx	r3
 8008300:	6923      	ldr	r3, [r4, #16]
 8008302:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008306:	3b01      	subs	r3, #1
 8008308:	1eb5      	subs	r5, r6, #2
 800830a:	6123      	str	r3, [r4, #16]
 800830c:	463a      	mov	r2, r7
 800830e:	4640      	mov	r0, r8
 8008310:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008314:	4798      	blx	r3
 8008316:	462e      	mov	r6, r5
 8008318:	6822      	ldr	r2, [r4, #0]
 800831a:	f012 0210 	ands.w	r2, r2, #16
 800831e:	d001      	beq.n	8008324 <_scanf_float+0x374>
 8008320:	2000      	movs	r0, #0
 8008322:	e68a      	b.n	800803a <_scanf_float+0x8a>
 8008324:	7032      	strb	r2, [r6, #0]
 8008326:	6823      	ldr	r3, [r4, #0]
 8008328:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800832c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008330:	d11c      	bne.n	800836c <_scanf_float+0x3bc>
 8008332:	9b02      	ldr	r3, [sp, #8]
 8008334:	454b      	cmp	r3, r9
 8008336:	eba3 0209 	sub.w	r2, r3, r9
 800833a:	d123      	bne.n	8008384 <_scanf_float+0x3d4>
 800833c:	2200      	movs	r2, #0
 800833e:	4640      	mov	r0, r8
 8008340:	9901      	ldr	r1, [sp, #4]
 8008342:	f002 fc29 	bl	800ab98 <_strtod_r>
 8008346:	9b03      	ldr	r3, [sp, #12]
 8008348:	6825      	ldr	r5, [r4, #0]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f015 0f02 	tst.w	r5, #2
 8008350:	4606      	mov	r6, r0
 8008352:	460f      	mov	r7, r1
 8008354:	f103 0204 	add.w	r2, r3, #4
 8008358:	d01f      	beq.n	800839a <_scanf_float+0x3ea>
 800835a:	9903      	ldr	r1, [sp, #12]
 800835c:	600a      	str	r2, [r1, #0]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	e9c3 6700 	strd	r6, r7, [r3]
 8008364:	68e3      	ldr	r3, [r4, #12]
 8008366:	3301      	adds	r3, #1
 8008368:	60e3      	str	r3, [r4, #12]
 800836a:	e7d9      	b.n	8008320 <_scanf_float+0x370>
 800836c:	9b04      	ldr	r3, [sp, #16]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d0e4      	beq.n	800833c <_scanf_float+0x38c>
 8008372:	9905      	ldr	r1, [sp, #20]
 8008374:	230a      	movs	r3, #10
 8008376:	4640      	mov	r0, r8
 8008378:	3101      	adds	r1, #1
 800837a:	f002 fc8d 	bl	800ac98 <_strtol_r>
 800837e:	9b04      	ldr	r3, [sp, #16]
 8008380:	9e05      	ldr	r6, [sp, #20]
 8008382:	1ac2      	subs	r2, r0, r3
 8008384:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008388:	429e      	cmp	r6, r3
 800838a:	bf28      	it	cs
 800838c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008390:	4630      	mov	r0, r6
 8008392:	490d      	ldr	r1, [pc, #52]	@ (80083c8 <_scanf_float+0x418>)
 8008394:	f000 f8f0 	bl	8008578 <siprintf>
 8008398:	e7d0      	b.n	800833c <_scanf_float+0x38c>
 800839a:	076d      	lsls	r5, r5, #29
 800839c:	d4dd      	bmi.n	800835a <_scanf_float+0x3aa>
 800839e:	9d03      	ldr	r5, [sp, #12]
 80083a0:	602a      	str	r2, [r5, #0]
 80083a2:	681d      	ldr	r5, [r3, #0]
 80083a4:	4602      	mov	r2, r0
 80083a6:	460b      	mov	r3, r1
 80083a8:	f7f8 fb30 	bl	8000a0c <__aeabi_dcmpun>
 80083ac:	b120      	cbz	r0, 80083b8 <_scanf_float+0x408>
 80083ae:	4807      	ldr	r0, [pc, #28]	@ (80083cc <_scanf_float+0x41c>)
 80083b0:	f000 f9fc 	bl	80087ac <nanf>
 80083b4:	6028      	str	r0, [r5, #0]
 80083b6:	e7d5      	b.n	8008364 <_scanf_float+0x3b4>
 80083b8:	4630      	mov	r0, r6
 80083ba:	4639      	mov	r1, r7
 80083bc:	f7f8 fb84 	bl	8000ac8 <__aeabi_d2f>
 80083c0:	e7f8      	b.n	80083b4 <_scanf_float+0x404>
 80083c2:	f04f 0900 	mov.w	r9, #0
 80083c6:	e62d      	b.n	8008024 <_scanf_float+0x74>
 80083c8:	0800c630 	.word	0x0800c630
 80083cc:	0800c9c5 	.word	0x0800c9c5

080083d0 <std>:
 80083d0:	2300      	movs	r3, #0
 80083d2:	b510      	push	{r4, lr}
 80083d4:	4604      	mov	r4, r0
 80083d6:	e9c0 3300 	strd	r3, r3, [r0]
 80083da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083de:	6083      	str	r3, [r0, #8]
 80083e0:	8181      	strh	r1, [r0, #12]
 80083e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80083e4:	81c2      	strh	r2, [r0, #14]
 80083e6:	6183      	str	r3, [r0, #24]
 80083e8:	4619      	mov	r1, r3
 80083ea:	2208      	movs	r2, #8
 80083ec:	305c      	adds	r0, #92	@ 0x5c
 80083ee:	f000 f940 	bl	8008672 <memset>
 80083f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008428 <std+0x58>)
 80083f4:	6224      	str	r4, [r4, #32]
 80083f6:	6263      	str	r3, [r4, #36]	@ 0x24
 80083f8:	4b0c      	ldr	r3, [pc, #48]	@ (800842c <std+0x5c>)
 80083fa:	62a3      	str	r3, [r4, #40]	@ 0x28
 80083fc:	4b0c      	ldr	r3, [pc, #48]	@ (8008430 <std+0x60>)
 80083fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008400:	4b0c      	ldr	r3, [pc, #48]	@ (8008434 <std+0x64>)
 8008402:	6323      	str	r3, [r4, #48]	@ 0x30
 8008404:	4b0c      	ldr	r3, [pc, #48]	@ (8008438 <std+0x68>)
 8008406:	429c      	cmp	r4, r3
 8008408:	d006      	beq.n	8008418 <std+0x48>
 800840a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800840e:	4294      	cmp	r4, r2
 8008410:	d002      	beq.n	8008418 <std+0x48>
 8008412:	33d0      	adds	r3, #208	@ 0xd0
 8008414:	429c      	cmp	r4, r3
 8008416:	d105      	bne.n	8008424 <std+0x54>
 8008418:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800841c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008420:	f000 b9a4 	b.w	800876c <__retarget_lock_init_recursive>
 8008424:	bd10      	pop	{r4, pc}
 8008426:	bf00      	nop
 8008428:	080085b9 	.word	0x080085b9
 800842c:	080085db 	.word	0x080085db
 8008430:	08008613 	.word	0x08008613
 8008434:	08008637 	.word	0x08008637
 8008438:	200007ec 	.word	0x200007ec

0800843c <stdio_exit_handler>:
 800843c:	4a02      	ldr	r2, [pc, #8]	@ (8008448 <stdio_exit_handler+0xc>)
 800843e:	4903      	ldr	r1, [pc, #12]	@ (800844c <stdio_exit_handler+0x10>)
 8008440:	4803      	ldr	r0, [pc, #12]	@ (8008450 <stdio_exit_handler+0x14>)
 8008442:	f000 b869 	b.w	8008518 <_fwalk_sglue>
 8008446:	bf00      	nop
 8008448:	20000024 	.word	0x20000024
 800844c:	0800b2cd 	.word	0x0800b2cd
 8008450:	20000034 	.word	0x20000034

08008454 <cleanup_stdio>:
 8008454:	6841      	ldr	r1, [r0, #4]
 8008456:	4b0c      	ldr	r3, [pc, #48]	@ (8008488 <cleanup_stdio+0x34>)
 8008458:	b510      	push	{r4, lr}
 800845a:	4299      	cmp	r1, r3
 800845c:	4604      	mov	r4, r0
 800845e:	d001      	beq.n	8008464 <cleanup_stdio+0x10>
 8008460:	f002 ff34 	bl	800b2cc <_fflush_r>
 8008464:	68a1      	ldr	r1, [r4, #8]
 8008466:	4b09      	ldr	r3, [pc, #36]	@ (800848c <cleanup_stdio+0x38>)
 8008468:	4299      	cmp	r1, r3
 800846a:	d002      	beq.n	8008472 <cleanup_stdio+0x1e>
 800846c:	4620      	mov	r0, r4
 800846e:	f002 ff2d 	bl	800b2cc <_fflush_r>
 8008472:	68e1      	ldr	r1, [r4, #12]
 8008474:	4b06      	ldr	r3, [pc, #24]	@ (8008490 <cleanup_stdio+0x3c>)
 8008476:	4299      	cmp	r1, r3
 8008478:	d004      	beq.n	8008484 <cleanup_stdio+0x30>
 800847a:	4620      	mov	r0, r4
 800847c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008480:	f002 bf24 	b.w	800b2cc <_fflush_r>
 8008484:	bd10      	pop	{r4, pc}
 8008486:	bf00      	nop
 8008488:	200007ec 	.word	0x200007ec
 800848c:	20000854 	.word	0x20000854
 8008490:	200008bc 	.word	0x200008bc

08008494 <global_stdio_init.part.0>:
 8008494:	b510      	push	{r4, lr}
 8008496:	4b0b      	ldr	r3, [pc, #44]	@ (80084c4 <global_stdio_init.part.0+0x30>)
 8008498:	4c0b      	ldr	r4, [pc, #44]	@ (80084c8 <global_stdio_init.part.0+0x34>)
 800849a:	4a0c      	ldr	r2, [pc, #48]	@ (80084cc <global_stdio_init.part.0+0x38>)
 800849c:	4620      	mov	r0, r4
 800849e:	601a      	str	r2, [r3, #0]
 80084a0:	2104      	movs	r1, #4
 80084a2:	2200      	movs	r2, #0
 80084a4:	f7ff ff94 	bl	80083d0 <std>
 80084a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80084ac:	2201      	movs	r2, #1
 80084ae:	2109      	movs	r1, #9
 80084b0:	f7ff ff8e 	bl	80083d0 <std>
 80084b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80084b8:	2202      	movs	r2, #2
 80084ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084be:	2112      	movs	r1, #18
 80084c0:	f7ff bf86 	b.w	80083d0 <std>
 80084c4:	20000924 	.word	0x20000924
 80084c8:	200007ec 	.word	0x200007ec
 80084cc:	0800843d 	.word	0x0800843d

080084d0 <__sfp_lock_acquire>:
 80084d0:	4801      	ldr	r0, [pc, #4]	@ (80084d8 <__sfp_lock_acquire+0x8>)
 80084d2:	f000 b94c 	b.w	800876e <__retarget_lock_acquire_recursive>
 80084d6:	bf00      	nop
 80084d8:	2000092d 	.word	0x2000092d

080084dc <__sfp_lock_release>:
 80084dc:	4801      	ldr	r0, [pc, #4]	@ (80084e4 <__sfp_lock_release+0x8>)
 80084de:	f000 b947 	b.w	8008770 <__retarget_lock_release_recursive>
 80084e2:	bf00      	nop
 80084e4:	2000092d 	.word	0x2000092d

080084e8 <__sinit>:
 80084e8:	b510      	push	{r4, lr}
 80084ea:	4604      	mov	r4, r0
 80084ec:	f7ff fff0 	bl	80084d0 <__sfp_lock_acquire>
 80084f0:	6a23      	ldr	r3, [r4, #32]
 80084f2:	b11b      	cbz	r3, 80084fc <__sinit+0x14>
 80084f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084f8:	f7ff bff0 	b.w	80084dc <__sfp_lock_release>
 80084fc:	4b04      	ldr	r3, [pc, #16]	@ (8008510 <__sinit+0x28>)
 80084fe:	6223      	str	r3, [r4, #32]
 8008500:	4b04      	ldr	r3, [pc, #16]	@ (8008514 <__sinit+0x2c>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d1f5      	bne.n	80084f4 <__sinit+0xc>
 8008508:	f7ff ffc4 	bl	8008494 <global_stdio_init.part.0>
 800850c:	e7f2      	b.n	80084f4 <__sinit+0xc>
 800850e:	bf00      	nop
 8008510:	08008455 	.word	0x08008455
 8008514:	20000924 	.word	0x20000924

08008518 <_fwalk_sglue>:
 8008518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800851c:	4607      	mov	r7, r0
 800851e:	4688      	mov	r8, r1
 8008520:	4614      	mov	r4, r2
 8008522:	2600      	movs	r6, #0
 8008524:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008528:	f1b9 0901 	subs.w	r9, r9, #1
 800852c:	d505      	bpl.n	800853a <_fwalk_sglue+0x22>
 800852e:	6824      	ldr	r4, [r4, #0]
 8008530:	2c00      	cmp	r4, #0
 8008532:	d1f7      	bne.n	8008524 <_fwalk_sglue+0xc>
 8008534:	4630      	mov	r0, r6
 8008536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800853a:	89ab      	ldrh	r3, [r5, #12]
 800853c:	2b01      	cmp	r3, #1
 800853e:	d907      	bls.n	8008550 <_fwalk_sglue+0x38>
 8008540:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008544:	3301      	adds	r3, #1
 8008546:	d003      	beq.n	8008550 <_fwalk_sglue+0x38>
 8008548:	4629      	mov	r1, r5
 800854a:	4638      	mov	r0, r7
 800854c:	47c0      	blx	r8
 800854e:	4306      	orrs	r6, r0
 8008550:	3568      	adds	r5, #104	@ 0x68
 8008552:	e7e9      	b.n	8008528 <_fwalk_sglue+0x10>

08008554 <iprintf>:
 8008554:	b40f      	push	{r0, r1, r2, r3}
 8008556:	b507      	push	{r0, r1, r2, lr}
 8008558:	4906      	ldr	r1, [pc, #24]	@ (8008574 <iprintf+0x20>)
 800855a:	ab04      	add	r3, sp, #16
 800855c:	6808      	ldr	r0, [r1, #0]
 800855e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008562:	6881      	ldr	r1, [r0, #8]
 8008564:	9301      	str	r3, [sp, #4]
 8008566:	f002 fd19 	bl	800af9c <_vfiprintf_r>
 800856a:	b003      	add	sp, #12
 800856c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008570:	b004      	add	sp, #16
 8008572:	4770      	bx	lr
 8008574:	20000030 	.word	0x20000030

08008578 <siprintf>:
 8008578:	b40e      	push	{r1, r2, r3}
 800857a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800857e:	b500      	push	{lr}
 8008580:	b09c      	sub	sp, #112	@ 0x70
 8008582:	ab1d      	add	r3, sp, #116	@ 0x74
 8008584:	9002      	str	r0, [sp, #8]
 8008586:	9006      	str	r0, [sp, #24]
 8008588:	9107      	str	r1, [sp, #28]
 800858a:	9104      	str	r1, [sp, #16]
 800858c:	4808      	ldr	r0, [pc, #32]	@ (80085b0 <siprintf+0x38>)
 800858e:	4909      	ldr	r1, [pc, #36]	@ (80085b4 <siprintf+0x3c>)
 8008590:	f853 2b04 	ldr.w	r2, [r3], #4
 8008594:	9105      	str	r1, [sp, #20]
 8008596:	6800      	ldr	r0, [r0, #0]
 8008598:	a902      	add	r1, sp, #8
 800859a:	9301      	str	r3, [sp, #4]
 800859c:	f002 fbda 	bl	800ad54 <_svfiprintf_r>
 80085a0:	2200      	movs	r2, #0
 80085a2:	9b02      	ldr	r3, [sp, #8]
 80085a4:	701a      	strb	r2, [r3, #0]
 80085a6:	b01c      	add	sp, #112	@ 0x70
 80085a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80085ac:	b003      	add	sp, #12
 80085ae:	4770      	bx	lr
 80085b0:	20000030 	.word	0x20000030
 80085b4:	ffff0208 	.word	0xffff0208

080085b8 <__sread>:
 80085b8:	b510      	push	{r4, lr}
 80085ba:	460c      	mov	r4, r1
 80085bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085c0:	f000 f886 	bl	80086d0 <_read_r>
 80085c4:	2800      	cmp	r0, #0
 80085c6:	bfab      	itete	ge
 80085c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80085ca:	89a3      	ldrhlt	r3, [r4, #12]
 80085cc:	181b      	addge	r3, r3, r0
 80085ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80085d2:	bfac      	ite	ge
 80085d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80085d6:	81a3      	strhlt	r3, [r4, #12]
 80085d8:	bd10      	pop	{r4, pc}

080085da <__swrite>:
 80085da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085de:	461f      	mov	r7, r3
 80085e0:	898b      	ldrh	r3, [r1, #12]
 80085e2:	4605      	mov	r5, r0
 80085e4:	05db      	lsls	r3, r3, #23
 80085e6:	460c      	mov	r4, r1
 80085e8:	4616      	mov	r6, r2
 80085ea:	d505      	bpl.n	80085f8 <__swrite+0x1e>
 80085ec:	2302      	movs	r3, #2
 80085ee:	2200      	movs	r2, #0
 80085f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085f4:	f000 f85a 	bl	80086ac <_lseek_r>
 80085f8:	89a3      	ldrh	r3, [r4, #12]
 80085fa:	4632      	mov	r2, r6
 80085fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008600:	81a3      	strh	r3, [r4, #12]
 8008602:	4628      	mov	r0, r5
 8008604:	463b      	mov	r3, r7
 8008606:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800860a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800860e:	f000 b871 	b.w	80086f4 <_write_r>

08008612 <__sseek>:
 8008612:	b510      	push	{r4, lr}
 8008614:	460c      	mov	r4, r1
 8008616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800861a:	f000 f847 	bl	80086ac <_lseek_r>
 800861e:	1c43      	adds	r3, r0, #1
 8008620:	89a3      	ldrh	r3, [r4, #12]
 8008622:	bf15      	itete	ne
 8008624:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008626:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800862a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800862e:	81a3      	strheq	r3, [r4, #12]
 8008630:	bf18      	it	ne
 8008632:	81a3      	strhne	r3, [r4, #12]
 8008634:	bd10      	pop	{r4, pc}

08008636 <__sclose>:
 8008636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800863a:	f000 b827 	b.w	800868c <_close_r>

0800863e <memmove>:
 800863e:	4288      	cmp	r0, r1
 8008640:	b510      	push	{r4, lr}
 8008642:	eb01 0402 	add.w	r4, r1, r2
 8008646:	d902      	bls.n	800864e <memmove+0x10>
 8008648:	4284      	cmp	r4, r0
 800864a:	4623      	mov	r3, r4
 800864c:	d807      	bhi.n	800865e <memmove+0x20>
 800864e:	1e43      	subs	r3, r0, #1
 8008650:	42a1      	cmp	r1, r4
 8008652:	d008      	beq.n	8008666 <memmove+0x28>
 8008654:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008658:	f803 2f01 	strb.w	r2, [r3, #1]!
 800865c:	e7f8      	b.n	8008650 <memmove+0x12>
 800865e:	4601      	mov	r1, r0
 8008660:	4402      	add	r2, r0
 8008662:	428a      	cmp	r2, r1
 8008664:	d100      	bne.n	8008668 <memmove+0x2a>
 8008666:	bd10      	pop	{r4, pc}
 8008668:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800866c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008670:	e7f7      	b.n	8008662 <memmove+0x24>

08008672 <memset>:
 8008672:	4603      	mov	r3, r0
 8008674:	4402      	add	r2, r0
 8008676:	4293      	cmp	r3, r2
 8008678:	d100      	bne.n	800867c <memset+0xa>
 800867a:	4770      	bx	lr
 800867c:	f803 1b01 	strb.w	r1, [r3], #1
 8008680:	e7f9      	b.n	8008676 <memset+0x4>
	...

08008684 <_localeconv_r>:
 8008684:	4800      	ldr	r0, [pc, #0]	@ (8008688 <_localeconv_r+0x4>)
 8008686:	4770      	bx	lr
 8008688:	20000170 	.word	0x20000170

0800868c <_close_r>:
 800868c:	b538      	push	{r3, r4, r5, lr}
 800868e:	2300      	movs	r3, #0
 8008690:	4d05      	ldr	r5, [pc, #20]	@ (80086a8 <_close_r+0x1c>)
 8008692:	4604      	mov	r4, r0
 8008694:	4608      	mov	r0, r1
 8008696:	602b      	str	r3, [r5, #0]
 8008698:	f7f8 ff51 	bl	800153e <_close>
 800869c:	1c43      	adds	r3, r0, #1
 800869e:	d102      	bne.n	80086a6 <_close_r+0x1a>
 80086a0:	682b      	ldr	r3, [r5, #0]
 80086a2:	b103      	cbz	r3, 80086a6 <_close_r+0x1a>
 80086a4:	6023      	str	r3, [r4, #0]
 80086a6:	bd38      	pop	{r3, r4, r5, pc}
 80086a8:	20000928 	.word	0x20000928

080086ac <_lseek_r>:
 80086ac:	b538      	push	{r3, r4, r5, lr}
 80086ae:	4604      	mov	r4, r0
 80086b0:	4608      	mov	r0, r1
 80086b2:	4611      	mov	r1, r2
 80086b4:	2200      	movs	r2, #0
 80086b6:	4d05      	ldr	r5, [pc, #20]	@ (80086cc <_lseek_r+0x20>)
 80086b8:	602a      	str	r2, [r5, #0]
 80086ba:	461a      	mov	r2, r3
 80086bc:	f7f8 ff63 	bl	8001586 <_lseek>
 80086c0:	1c43      	adds	r3, r0, #1
 80086c2:	d102      	bne.n	80086ca <_lseek_r+0x1e>
 80086c4:	682b      	ldr	r3, [r5, #0]
 80086c6:	b103      	cbz	r3, 80086ca <_lseek_r+0x1e>
 80086c8:	6023      	str	r3, [r4, #0]
 80086ca:	bd38      	pop	{r3, r4, r5, pc}
 80086cc:	20000928 	.word	0x20000928

080086d0 <_read_r>:
 80086d0:	b538      	push	{r3, r4, r5, lr}
 80086d2:	4604      	mov	r4, r0
 80086d4:	4608      	mov	r0, r1
 80086d6:	4611      	mov	r1, r2
 80086d8:	2200      	movs	r2, #0
 80086da:	4d05      	ldr	r5, [pc, #20]	@ (80086f0 <_read_r+0x20>)
 80086dc:	602a      	str	r2, [r5, #0]
 80086de:	461a      	mov	r2, r3
 80086e0:	f7f8 fef4 	bl	80014cc <_read>
 80086e4:	1c43      	adds	r3, r0, #1
 80086e6:	d102      	bne.n	80086ee <_read_r+0x1e>
 80086e8:	682b      	ldr	r3, [r5, #0]
 80086ea:	b103      	cbz	r3, 80086ee <_read_r+0x1e>
 80086ec:	6023      	str	r3, [r4, #0]
 80086ee:	bd38      	pop	{r3, r4, r5, pc}
 80086f0:	20000928 	.word	0x20000928

080086f4 <_write_r>:
 80086f4:	b538      	push	{r3, r4, r5, lr}
 80086f6:	4604      	mov	r4, r0
 80086f8:	4608      	mov	r0, r1
 80086fa:	4611      	mov	r1, r2
 80086fc:	2200      	movs	r2, #0
 80086fe:	4d05      	ldr	r5, [pc, #20]	@ (8008714 <_write_r+0x20>)
 8008700:	602a      	str	r2, [r5, #0]
 8008702:	461a      	mov	r2, r3
 8008704:	f7f8 feff 	bl	8001506 <_write>
 8008708:	1c43      	adds	r3, r0, #1
 800870a:	d102      	bne.n	8008712 <_write_r+0x1e>
 800870c:	682b      	ldr	r3, [r5, #0]
 800870e:	b103      	cbz	r3, 8008712 <_write_r+0x1e>
 8008710:	6023      	str	r3, [r4, #0]
 8008712:	bd38      	pop	{r3, r4, r5, pc}
 8008714:	20000928 	.word	0x20000928

08008718 <__errno>:
 8008718:	4b01      	ldr	r3, [pc, #4]	@ (8008720 <__errno+0x8>)
 800871a:	6818      	ldr	r0, [r3, #0]
 800871c:	4770      	bx	lr
 800871e:	bf00      	nop
 8008720:	20000030 	.word	0x20000030

08008724 <__libc_init_array>:
 8008724:	b570      	push	{r4, r5, r6, lr}
 8008726:	2600      	movs	r6, #0
 8008728:	4d0c      	ldr	r5, [pc, #48]	@ (800875c <__libc_init_array+0x38>)
 800872a:	4c0d      	ldr	r4, [pc, #52]	@ (8008760 <__libc_init_array+0x3c>)
 800872c:	1b64      	subs	r4, r4, r5
 800872e:	10a4      	asrs	r4, r4, #2
 8008730:	42a6      	cmp	r6, r4
 8008732:	d109      	bne.n	8008748 <__libc_init_array+0x24>
 8008734:	f003 fb50 	bl	800bdd8 <_init>
 8008738:	2600      	movs	r6, #0
 800873a:	4d0a      	ldr	r5, [pc, #40]	@ (8008764 <__libc_init_array+0x40>)
 800873c:	4c0a      	ldr	r4, [pc, #40]	@ (8008768 <__libc_init_array+0x44>)
 800873e:	1b64      	subs	r4, r4, r5
 8008740:	10a4      	asrs	r4, r4, #2
 8008742:	42a6      	cmp	r6, r4
 8008744:	d105      	bne.n	8008752 <__libc_init_array+0x2e>
 8008746:	bd70      	pop	{r4, r5, r6, pc}
 8008748:	f855 3b04 	ldr.w	r3, [r5], #4
 800874c:	4798      	blx	r3
 800874e:	3601      	adds	r6, #1
 8008750:	e7ee      	b.n	8008730 <__libc_init_array+0xc>
 8008752:	f855 3b04 	ldr.w	r3, [r5], #4
 8008756:	4798      	blx	r3
 8008758:	3601      	adds	r6, #1
 800875a:	e7f2      	b.n	8008742 <__libc_init_array+0x1e>
 800875c:	0800ca30 	.word	0x0800ca30
 8008760:	0800ca30 	.word	0x0800ca30
 8008764:	0800ca30 	.word	0x0800ca30
 8008768:	0800ca34 	.word	0x0800ca34

0800876c <__retarget_lock_init_recursive>:
 800876c:	4770      	bx	lr

0800876e <__retarget_lock_acquire_recursive>:
 800876e:	4770      	bx	lr

08008770 <__retarget_lock_release_recursive>:
 8008770:	4770      	bx	lr

08008772 <memchr>:
 8008772:	4603      	mov	r3, r0
 8008774:	b510      	push	{r4, lr}
 8008776:	b2c9      	uxtb	r1, r1
 8008778:	4402      	add	r2, r0
 800877a:	4293      	cmp	r3, r2
 800877c:	4618      	mov	r0, r3
 800877e:	d101      	bne.n	8008784 <memchr+0x12>
 8008780:	2000      	movs	r0, #0
 8008782:	e003      	b.n	800878c <memchr+0x1a>
 8008784:	7804      	ldrb	r4, [r0, #0]
 8008786:	3301      	adds	r3, #1
 8008788:	428c      	cmp	r4, r1
 800878a:	d1f6      	bne.n	800877a <memchr+0x8>
 800878c:	bd10      	pop	{r4, pc}

0800878e <memcpy>:
 800878e:	440a      	add	r2, r1
 8008790:	4291      	cmp	r1, r2
 8008792:	f100 33ff 	add.w	r3, r0, #4294967295
 8008796:	d100      	bne.n	800879a <memcpy+0xc>
 8008798:	4770      	bx	lr
 800879a:	b510      	push	{r4, lr}
 800879c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087a0:	4291      	cmp	r1, r2
 80087a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087a6:	d1f9      	bne.n	800879c <memcpy+0xe>
 80087a8:	bd10      	pop	{r4, pc}
	...

080087ac <nanf>:
 80087ac:	4800      	ldr	r0, [pc, #0]	@ (80087b0 <nanf+0x4>)
 80087ae:	4770      	bx	lr
 80087b0:	7fc00000 	.word	0x7fc00000

080087b4 <quorem>:
 80087b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087b8:	6903      	ldr	r3, [r0, #16]
 80087ba:	690c      	ldr	r4, [r1, #16]
 80087bc:	4607      	mov	r7, r0
 80087be:	42a3      	cmp	r3, r4
 80087c0:	db7e      	blt.n	80088c0 <quorem+0x10c>
 80087c2:	3c01      	subs	r4, #1
 80087c4:	00a3      	lsls	r3, r4, #2
 80087c6:	f100 0514 	add.w	r5, r0, #20
 80087ca:	f101 0814 	add.w	r8, r1, #20
 80087ce:	9300      	str	r3, [sp, #0]
 80087d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087d4:	9301      	str	r3, [sp, #4]
 80087d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80087da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087de:	3301      	adds	r3, #1
 80087e0:	429a      	cmp	r2, r3
 80087e2:	fbb2 f6f3 	udiv	r6, r2, r3
 80087e6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80087ea:	d32e      	bcc.n	800884a <quorem+0x96>
 80087ec:	f04f 0a00 	mov.w	sl, #0
 80087f0:	46c4      	mov	ip, r8
 80087f2:	46ae      	mov	lr, r5
 80087f4:	46d3      	mov	fp, sl
 80087f6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80087fa:	b298      	uxth	r0, r3
 80087fc:	fb06 a000 	mla	r0, r6, r0, sl
 8008800:	0c1b      	lsrs	r3, r3, #16
 8008802:	0c02      	lsrs	r2, r0, #16
 8008804:	fb06 2303 	mla	r3, r6, r3, r2
 8008808:	f8de 2000 	ldr.w	r2, [lr]
 800880c:	b280      	uxth	r0, r0
 800880e:	b292      	uxth	r2, r2
 8008810:	1a12      	subs	r2, r2, r0
 8008812:	445a      	add	r2, fp
 8008814:	f8de 0000 	ldr.w	r0, [lr]
 8008818:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800881c:	b29b      	uxth	r3, r3
 800881e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008822:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008826:	b292      	uxth	r2, r2
 8008828:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800882c:	45e1      	cmp	r9, ip
 800882e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008832:	f84e 2b04 	str.w	r2, [lr], #4
 8008836:	d2de      	bcs.n	80087f6 <quorem+0x42>
 8008838:	9b00      	ldr	r3, [sp, #0]
 800883a:	58eb      	ldr	r3, [r5, r3]
 800883c:	b92b      	cbnz	r3, 800884a <quorem+0x96>
 800883e:	9b01      	ldr	r3, [sp, #4]
 8008840:	3b04      	subs	r3, #4
 8008842:	429d      	cmp	r5, r3
 8008844:	461a      	mov	r2, r3
 8008846:	d32f      	bcc.n	80088a8 <quorem+0xf4>
 8008848:	613c      	str	r4, [r7, #16]
 800884a:	4638      	mov	r0, r7
 800884c:	f001 f9c4 	bl	8009bd8 <__mcmp>
 8008850:	2800      	cmp	r0, #0
 8008852:	db25      	blt.n	80088a0 <quorem+0xec>
 8008854:	4629      	mov	r1, r5
 8008856:	2000      	movs	r0, #0
 8008858:	f858 2b04 	ldr.w	r2, [r8], #4
 800885c:	f8d1 c000 	ldr.w	ip, [r1]
 8008860:	fa1f fe82 	uxth.w	lr, r2
 8008864:	fa1f f38c 	uxth.w	r3, ip
 8008868:	eba3 030e 	sub.w	r3, r3, lr
 800886c:	4403      	add	r3, r0
 800886e:	0c12      	lsrs	r2, r2, #16
 8008870:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008874:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008878:	b29b      	uxth	r3, r3
 800887a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800887e:	45c1      	cmp	r9, r8
 8008880:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008884:	f841 3b04 	str.w	r3, [r1], #4
 8008888:	d2e6      	bcs.n	8008858 <quorem+0xa4>
 800888a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800888e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008892:	b922      	cbnz	r2, 800889e <quorem+0xea>
 8008894:	3b04      	subs	r3, #4
 8008896:	429d      	cmp	r5, r3
 8008898:	461a      	mov	r2, r3
 800889a:	d30b      	bcc.n	80088b4 <quorem+0x100>
 800889c:	613c      	str	r4, [r7, #16]
 800889e:	3601      	adds	r6, #1
 80088a0:	4630      	mov	r0, r6
 80088a2:	b003      	add	sp, #12
 80088a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088a8:	6812      	ldr	r2, [r2, #0]
 80088aa:	3b04      	subs	r3, #4
 80088ac:	2a00      	cmp	r2, #0
 80088ae:	d1cb      	bne.n	8008848 <quorem+0x94>
 80088b0:	3c01      	subs	r4, #1
 80088b2:	e7c6      	b.n	8008842 <quorem+0x8e>
 80088b4:	6812      	ldr	r2, [r2, #0]
 80088b6:	3b04      	subs	r3, #4
 80088b8:	2a00      	cmp	r2, #0
 80088ba:	d1ef      	bne.n	800889c <quorem+0xe8>
 80088bc:	3c01      	subs	r4, #1
 80088be:	e7ea      	b.n	8008896 <quorem+0xe2>
 80088c0:	2000      	movs	r0, #0
 80088c2:	e7ee      	b.n	80088a2 <quorem+0xee>
 80088c4:	0000      	movs	r0, r0
	...

080088c8 <_dtoa_r>:
 80088c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088cc:	4614      	mov	r4, r2
 80088ce:	461d      	mov	r5, r3
 80088d0:	69c7      	ldr	r7, [r0, #28]
 80088d2:	b097      	sub	sp, #92	@ 0x5c
 80088d4:	4683      	mov	fp, r0
 80088d6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80088da:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80088dc:	b97f      	cbnz	r7, 80088fe <_dtoa_r+0x36>
 80088de:	2010      	movs	r0, #16
 80088e0:	f000 fe02 	bl	80094e8 <malloc>
 80088e4:	4602      	mov	r2, r0
 80088e6:	f8cb 001c 	str.w	r0, [fp, #28]
 80088ea:	b920      	cbnz	r0, 80088f6 <_dtoa_r+0x2e>
 80088ec:	21ef      	movs	r1, #239	@ 0xef
 80088ee:	4ba8      	ldr	r3, [pc, #672]	@ (8008b90 <_dtoa_r+0x2c8>)
 80088f0:	48a8      	ldr	r0, [pc, #672]	@ (8008b94 <_dtoa_r+0x2cc>)
 80088f2:	f002 fdcf 	bl	800b494 <__assert_func>
 80088f6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80088fa:	6007      	str	r7, [r0, #0]
 80088fc:	60c7      	str	r7, [r0, #12]
 80088fe:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008902:	6819      	ldr	r1, [r3, #0]
 8008904:	b159      	cbz	r1, 800891e <_dtoa_r+0x56>
 8008906:	685a      	ldr	r2, [r3, #4]
 8008908:	2301      	movs	r3, #1
 800890a:	4093      	lsls	r3, r2
 800890c:	604a      	str	r2, [r1, #4]
 800890e:	608b      	str	r3, [r1, #8]
 8008910:	4658      	mov	r0, fp
 8008912:	f000 fedf 	bl	80096d4 <_Bfree>
 8008916:	2200      	movs	r2, #0
 8008918:	f8db 301c 	ldr.w	r3, [fp, #28]
 800891c:	601a      	str	r2, [r3, #0]
 800891e:	1e2b      	subs	r3, r5, #0
 8008920:	bfaf      	iteee	ge
 8008922:	2300      	movge	r3, #0
 8008924:	2201      	movlt	r2, #1
 8008926:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800892a:	9303      	strlt	r3, [sp, #12]
 800892c:	bfa8      	it	ge
 800892e:	6033      	strge	r3, [r6, #0]
 8008930:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008934:	4b98      	ldr	r3, [pc, #608]	@ (8008b98 <_dtoa_r+0x2d0>)
 8008936:	bfb8      	it	lt
 8008938:	6032      	strlt	r2, [r6, #0]
 800893a:	ea33 0308 	bics.w	r3, r3, r8
 800893e:	d112      	bne.n	8008966 <_dtoa_r+0x9e>
 8008940:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008944:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008946:	6013      	str	r3, [r2, #0]
 8008948:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800894c:	4323      	orrs	r3, r4
 800894e:	f000 8550 	beq.w	80093f2 <_dtoa_r+0xb2a>
 8008952:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008954:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8008b9c <_dtoa_r+0x2d4>
 8008958:	2b00      	cmp	r3, #0
 800895a:	f000 8552 	beq.w	8009402 <_dtoa_r+0xb3a>
 800895e:	f10a 0303 	add.w	r3, sl, #3
 8008962:	f000 bd4c 	b.w	80093fe <_dtoa_r+0xb36>
 8008966:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800896a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800896e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008972:	2200      	movs	r2, #0
 8008974:	2300      	movs	r3, #0
 8008976:	f7f8 f817 	bl	80009a8 <__aeabi_dcmpeq>
 800897a:	4607      	mov	r7, r0
 800897c:	b158      	cbz	r0, 8008996 <_dtoa_r+0xce>
 800897e:	2301      	movs	r3, #1
 8008980:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008982:	6013      	str	r3, [r2, #0]
 8008984:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008986:	b113      	cbz	r3, 800898e <_dtoa_r+0xc6>
 8008988:	4b85      	ldr	r3, [pc, #532]	@ (8008ba0 <_dtoa_r+0x2d8>)
 800898a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800898c:	6013      	str	r3, [r2, #0]
 800898e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8008ba4 <_dtoa_r+0x2dc>
 8008992:	f000 bd36 	b.w	8009402 <_dtoa_r+0xb3a>
 8008996:	ab14      	add	r3, sp, #80	@ 0x50
 8008998:	9301      	str	r3, [sp, #4]
 800899a:	ab15      	add	r3, sp, #84	@ 0x54
 800899c:	9300      	str	r3, [sp, #0]
 800899e:	4658      	mov	r0, fp
 80089a0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80089a4:	f001 fa30 	bl	8009e08 <__d2b>
 80089a8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80089ac:	4681      	mov	r9, r0
 80089ae:	2e00      	cmp	r6, #0
 80089b0:	d077      	beq.n	8008aa2 <_dtoa_r+0x1da>
 80089b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089b8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80089bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089c0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80089c4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80089c8:	9712      	str	r7, [sp, #72]	@ 0x48
 80089ca:	4619      	mov	r1, r3
 80089cc:	2200      	movs	r2, #0
 80089ce:	4b76      	ldr	r3, [pc, #472]	@ (8008ba8 <_dtoa_r+0x2e0>)
 80089d0:	f7f7 fbca 	bl	8000168 <__aeabi_dsub>
 80089d4:	a368      	add	r3, pc, #416	@ (adr r3, 8008b78 <_dtoa_r+0x2b0>)
 80089d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089da:	f7f7 fd7d 	bl	80004d8 <__aeabi_dmul>
 80089de:	a368      	add	r3, pc, #416	@ (adr r3, 8008b80 <_dtoa_r+0x2b8>)
 80089e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089e4:	f7f7 fbc2 	bl	800016c <__adddf3>
 80089e8:	4604      	mov	r4, r0
 80089ea:	4630      	mov	r0, r6
 80089ec:	460d      	mov	r5, r1
 80089ee:	f7f7 fd09 	bl	8000404 <__aeabi_i2d>
 80089f2:	a365      	add	r3, pc, #404	@ (adr r3, 8008b88 <_dtoa_r+0x2c0>)
 80089f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f8:	f7f7 fd6e 	bl	80004d8 <__aeabi_dmul>
 80089fc:	4602      	mov	r2, r0
 80089fe:	460b      	mov	r3, r1
 8008a00:	4620      	mov	r0, r4
 8008a02:	4629      	mov	r1, r5
 8008a04:	f7f7 fbb2 	bl	800016c <__adddf3>
 8008a08:	4604      	mov	r4, r0
 8008a0a:	460d      	mov	r5, r1
 8008a0c:	f7f8 f814 	bl	8000a38 <__aeabi_d2iz>
 8008a10:	2200      	movs	r2, #0
 8008a12:	4607      	mov	r7, r0
 8008a14:	2300      	movs	r3, #0
 8008a16:	4620      	mov	r0, r4
 8008a18:	4629      	mov	r1, r5
 8008a1a:	f7f7 ffcf 	bl	80009bc <__aeabi_dcmplt>
 8008a1e:	b140      	cbz	r0, 8008a32 <_dtoa_r+0x16a>
 8008a20:	4638      	mov	r0, r7
 8008a22:	f7f7 fcef 	bl	8000404 <__aeabi_i2d>
 8008a26:	4622      	mov	r2, r4
 8008a28:	462b      	mov	r3, r5
 8008a2a:	f7f7 ffbd 	bl	80009a8 <__aeabi_dcmpeq>
 8008a2e:	b900      	cbnz	r0, 8008a32 <_dtoa_r+0x16a>
 8008a30:	3f01      	subs	r7, #1
 8008a32:	2f16      	cmp	r7, #22
 8008a34:	d853      	bhi.n	8008ade <_dtoa_r+0x216>
 8008a36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a3a:	4b5c      	ldr	r3, [pc, #368]	@ (8008bac <_dtoa_r+0x2e4>)
 8008a3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a44:	f7f7 ffba 	bl	80009bc <__aeabi_dcmplt>
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	d04a      	beq.n	8008ae2 <_dtoa_r+0x21a>
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	3f01      	subs	r7, #1
 8008a50:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008a52:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008a54:	1b9b      	subs	r3, r3, r6
 8008a56:	1e5a      	subs	r2, r3, #1
 8008a58:	bf46      	itte	mi
 8008a5a:	f1c3 0801 	rsbmi	r8, r3, #1
 8008a5e:	2300      	movmi	r3, #0
 8008a60:	f04f 0800 	movpl.w	r8, #0
 8008a64:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a66:	bf48      	it	mi
 8008a68:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008a6a:	2f00      	cmp	r7, #0
 8008a6c:	db3b      	blt.n	8008ae6 <_dtoa_r+0x21e>
 8008a6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a70:	970e      	str	r7, [sp, #56]	@ 0x38
 8008a72:	443b      	add	r3, r7
 8008a74:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a76:	2300      	movs	r3, #0
 8008a78:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a7a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008a7c:	2b09      	cmp	r3, #9
 8008a7e:	d866      	bhi.n	8008b4e <_dtoa_r+0x286>
 8008a80:	2b05      	cmp	r3, #5
 8008a82:	bfc4      	itt	gt
 8008a84:	3b04      	subgt	r3, #4
 8008a86:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008a88:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008a8a:	bfc8      	it	gt
 8008a8c:	2400      	movgt	r4, #0
 8008a8e:	f1a3 0302 	sub.w	r3, r3, #2
 8008a92:	bfd8      	it	le
 8008a94:	2401      	movle	r4, #1
 8008a96:	2b03      	cmp	r3, #3
 8008a98:	d864      	bhi.n	8008b64 <_dtoa_r+0x29c>
 8008a9a:	e8df f003 	tbb	[pc, r3]
 8008a9e:	382b      	.short	0x382b
 8008aa0:	5636      	.short	0x5636
 8008aa2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008aa6:	441e      	add	r6, r3
 8008aa8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008aac:	2b20      	cmp	r3, #32
 8008aae:	bfc1      	itttt	gt
 8008ab0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008ab4:	fa08 f803 	lslgt.w	r8, r8, r3
 8008ab8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008abc:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008ac0:	bfd6      	itet	le
 8008ac2:	f1c3 0320 	rsble	r3, r3, #32
 8008ac6:	ea48 0003 	orrgt.w	r0, r8, r3
 8008aca:	fa04 f003 	lslle.w	r0, r4, r3
 8008ace:	f7f7 fc89 	bl	80003e4 <__aeabi_ui2d>
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008ad8:	3e01      	subs	r6, #1
 8008ada:	9212      	str	r2, [sp, #72]	@ 0x48
 8008adc:	e775      	b.n	80089ca <_dtoa_r+0x102>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e7b6      	b.n	8008a50 <_dtoa_r+0x188>
 8008ae2:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008ae4:	e7b5      	b.n	8008a52 <_dtoa_r+0x18a>
 8008ae6:	427b      	negs	r3, r7
 8008ae8:	930a      	str	r3, [sp, #40]	@ 0x28
 8008aea:	2300      	movs	r3, #0
 8008aec:	eba8 0807 	sub.w	r8, r8, r7
 8008af0:	930e      	str	r3, [sp, #56]	@ 0x38
 8008af2:	e7c2      	b.n	8008a7a <_dtoa_r+0x1b2>
 8008af4:	2300      	movs	r3, #0
 8008af6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008af8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	dc35      	bgt.n	8008b6a <_dtoa_r+0x2a2>
 8008afe:	2301      	movs	r3, #1
 8008b00:	461a      	mov	r2, r3
 8008b02:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008b06:	9221      	str	r2, [sp, #132]	@ 0x84
 8008b08:	e00b      	b.n	8008b22 <_dtoa_r+0x25a>
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	e7f3      	b.n	8008af6 <_dtoa_r+0x22e>
 8008b0e:	2300      	movs	r3, #0
 8008b10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b12:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008b14:	18fb      	adds	r3, r7, r3
 8008b16:	9308      	str	r3, [sp, #32]
 8008b18:	3301      	adds	r3, #1
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	9307      	str	r3, [sp, #28]
 8008b1e:	bfb8      	it	lt
 8008b20:	2301      	movlt	r3, #1
 8008b22:	2100      	movs	r1, #0
 8008b24:	2204      	movs	r2, #4
 8008b26:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008b2a:	f102 0514 	add.w	r5, r2, #20
 8008b2e:	429d      	cmp	r5, r3
 8008b30:	d91f      	bls.n	8008b72 <_dtoa_r+0x2aa>
 8008b32:	6041      	str	r1, [r0, #4]
 8008b34:	4658      	mov	r0, fp
 8008b36:	f000 fd8d 	bl	8009654 <_Balloc>
 8008b3a:	4682      	mov	sl, r0
 8008b3c:	2800      	cmp	r0, #0
 8008b3e:	d139      	bne.n	8008bb4 <_dtoa_r+0x2ec>
 8008b40:	4602      	mov	r2, r0
 8008b42:	f240 11af 	movw	r1, #431	@ 0x1af
 8008b46:	4b1a      	ldr	r3, [pc, #104]	@ (8008bb0 <_dtoa_r+0x2e8>)
 8008b48:	e6d2      	b.n	80088f0 <_dtoa_r+0x28>
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e7e0      	b.n	8008b10 <_dtoa_r+0x248>
 8008b4e:	2401      	movs	r4, #1
 8008b50:	2300      	movs	r3, #0
 8008b52:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008b54:	9320      	str	r3, [sp, #128]	@ 0x80
 8008b56:	f04f 33ff 	mov.w	r3, #4294967295
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008b60:	2312      	movs	r3, #18
 8008b62:	e7d0      	b.n	8008b06 <_dtoa_r+0x23e>
 8008b64:	2301      	movs	r3, #1
 8008b66:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b68:	e7f5      	b.n	8008b56 <_dtoa_r+0x28e>
 8008b6a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008b6c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008b70:	e7d7      	b.n	8008b22 <_dtoa_r+0x25a>
 8008b72:	3101      	adds	r1, #1
 8008b74:	0052      	lsls	r2, r2, #1
 8008b76:	e7d8      	b.n	8008b2a <_dtoa_r+0x262>
 8008b78:	636f4361 	.word	0x636f4361
 8008b7c:	3fd287a7 	.word	0x3fd287a7
 8008b80:	8b60c8b3 	.word	0x8b60c8b3
 8008b84:	3fc68a28 	.word	0x3fc68a28
 8008b88:	509f79fb 	.word	0x509f79fb
 8008b8c:	3fd34413 	.word	0x3fd34413
 8008b90:	0800c642 	.word	0x0800c642
 8008b94:	0800c659 	.word	0x0800c659
 8008b98:	7ff00000 	.word	0x7ff00000
 8008b9c:	0800c63e 	.word	0x0800c63e
 8008ba0:	0800c60d 	.word	0x0800c60d
 8008ba4:	0800c60c 	.word	0x0800c60c
 8008ba8:	3ff80000 	.word	0x3ff80000
 8008bac:	0800c750 	.word	0x0800c750
 8008bb0:	0800c6b1 	.word	0x0800c6b1
 8008bb4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008bb8:	6018      	str	r0, [r3, #0]
 8008bba:	9b07      	ldr	r3, [sp, #28]
 8008bbc:	2b0e      	cmp	r3, #14
 8008bbe:	f200 80a4 	bhi.w	8008d0a <_dtoa_r+0x442>
 8008bc2:	2c00      	cmp	r4, #0
 8008bc4:	f000 80a1 	beq.w	8008d0a <_dtoa_r+0x442>
 8008bc8:	2f00      	cmp	r7, #0
 8008bca:	dd33      	ble.n	8008c34 <_dtoa_r+0x36c>
 8008bcc:	4b86      	ldr	r3, [pc, #536]	@ (8008de8 <_dtoa_r+0x520>)
 8008bce:	f007 020f 	and.w	r2, r7, #15
 8008bd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bd6:	05f8      	lsls	r0, r7, #23
 8008bd8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008bdc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008be0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008be4:	d516      	bpl.n	8008c14 <_dtoa_r+0x34c>
 8008be6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008bea:	4b80      	ldr	r3, [pc, #512]	@ (8008dec <_dtoa_r+0x524>)
 8008bec:	2603      	movs	r6, #3
 8008bee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008bf2:	f7f7 fd9b 	bl	800072c <__aeabi_ddiv>
 8008bf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bfa:	f004 040f 	and.w	r4, r4, #15
 8008bfe:	4d7b      	ldr	r5, [pc, #492]	@ (8008dec <_dtoa_r+0x524>)
 8008c00:	b954      	cbnz	r4, 8008c18 <_dtoa_r+0x350>
 8008c02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c0a:	f7f7 fd8f 	bl	800072c <__aeabi_ddiv>
 8008c0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c12:	e028      	b.n	8008c66 <_dtoa_r+0x39e>
 8008c14:	2602      	movs	r6, #2
 8008c16:	e7f2      	b.n	8008bfe <_dtoa_r+0x336>
 8008c18:	07e1      	lsls	r1, r4, #31
 8008c1a:	d508      	bpl.n	8008c2e <_dtoa_r+0x366>
 8008c1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008c24:	f7f7 fc58 	bl	80004d8 <__aeabi_dmul>
 8008c28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c2c:	3601      	adds	r6, #1
 8008c2e:	1064      	asrs	r4, r4, #1
 8008c30:	3508      	adds	r5, #8
 8008c32:	e7e5      	b.n	8008c00 <_dtoa_r+0x338>
 8008c34:	f000 80d2 	beq.w	8008ddc <_dtoa_r+0x514>
 8008c38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c3c:	427c      	negs	r4, r7
 8008c3e:	4b6a      	ldr	r3, [pc, #424]	@ (8008de8 <_dtoa_r+0x520>)
 8008c40:	f004 020f 	and.w	r2, r4, #15
 8008c44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c4c:	f7f7 fc44 	bl	80004d8 <__aeabi_dmul>
 8008c50:	2602      	movs	r6, #2
 8008c52:	2300      	movs	r3, #0
 8008c54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c58:	4d64      	ldr	r5, [pc, #400]	@ (8008dec <_dtoa_r+0x524>)
 8008c5a:	1124      	asrs	r4, r4, #4
 8008c5c:	2c00      	cmp	r4, #0
 8008c5e:	f040 80b2 	bne.w	8008dc6 <_dtoa_r+0x4fe>
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d1d3      	bne.n	8008c0e <_dtoa_r+0x346>
 8008c66:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008c6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	f000 80b7 	beq.w	8008de0 <_dtoa_r+0x518>
 8008c72:	2200      	movs	r2, #0
 8008c74:	4620      	mov	r0, r4
 8008c76:	4629      	mov	r1, r5
 8008c78:	4b5d      	ldr	r3, [pc, #372]	@ (8008df0 <_dtoa_r+0x528>)
 8008c7a:	f7f7 fe9f 	bl	80009bc <__aeabi_dcmplt>
 8008c7e:	2800      	cmp	r0, #0
 8008c80:	f000 80ae 	beq.w	8008de0 <_dtoa_r+0x518>
 8008c84:	9b07      	ldr	r3, [sp, #28]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	f000 80aa 	beq.w	8008de0 <_dtoa_r+0x518>
 8008c8c:	9b08      	ldr	r3, [sp, #32]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	dd37      	ble.n	8008d02 <_dtoa_r+0x43a>
 8008c92:	1e7b      	subs	r3, r7, #1
 8008c94:	4620      	mov	r0, r4
 8008c96:	9304      	str	r3, [sp, #16]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	4629      	mov	r1, r5
 8008c9c:	4b55      	ldr	r3, [pc, #340]	@ (8008df4 <_dtoa_r+0x52c>)
 8008c9e:	f7f7 fc1b 	bl	80004d8 <__aeabi_dmul>
 8008ca2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ca6:	9c08      	ldr	r4, [sp, #32]
 8008ca8:	3601      	adds	r6, #1
 8008caa:	4630      	mov	r0, r6
 8008cac:	f7f7 fbaa 	bl	8000404 <__aeabi_i2d>
 8008cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008cb4:	f7f7 fc10 	bl	80004d8 <__aeabi_dmul>
 8008cb8:	2200      	movs	r2, #0
 8008cba:	4b4f      	ldr	r3, [pc, #316]	@ (8008df8 <_dtoa_r+0x530>)
 8008cbc:	f7f7 fa56 	bl	800016c <__adddf3>
 8008cc0:	4605      	mov	r5, r0
 8008cc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008cc6:	2c00      	cmp	r4, #0
 8008cc8:	f040 809a 	bne.w	8008e00 <_dtoa_r+0x538>
 8008ccc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	4b4a      	ldr	r3, [pc, #296]	@ (8008dfc <_dtoa_r+0x534>)
 8008cd4:	f7f7 fa48 	bl	8000168 <__aeabi_dsub>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	460b      	mov	r3, r1
 8008cdc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ce0:	462a      	mov	r2, r5
 8008ce2:	4633      	mov	r3, r6
 8008ce4:	f7f7 fe88 	bl	80009f8 <__aeabi_dcmpgt>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	f040 828e 	bne.w	800920a <_dtoa_r+0x942>
 8008cee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cf2:	462a      	mov	r2, r5
 8008cf4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008cf8:	f7f7 fe60 	bl	80009bc <__aeabi_dcmplt>
 8008cfc:	2800      	cmp	r0, #0
 8008cfe:	f040 8127 	bne.w	8008f50 <_dtoa_r+0x688>
 8008d02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008d06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008d0a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	f2c0 8163 	blt.w	8008fd8 <_dtoa_r+0x710>
 8008d12:	2f0e      	cmp	r7, #14
 8008d14:	f300 8160 	bgt.w	8008fd8 <_dtoa_r+0x710>
 8008d18:	4b33      	ldr	r3, [pc, #204]	@ (8008de8 <_dtoa_r+0x520>)
 8008d1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008d1e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008d22:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008d26:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	da03      	bge.n	8008d34 <_dtoa_r+0x46c>
 8008d2c:	9b07      	ldr	r3, [sp, #28]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	f340 8100 	ble.w	8008f34 <_dtoa_r+0x66c>
 8008d34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008d38:	4656      	mov	r6, sl
 8008d3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d3e:	4620      	mov	r0, r4
 8008d40:	4629      	mov	r1, r5
 8008d42:	f7f7 fcf3 	bl	800072c <__aeabi_ddiv>
 8008d46:	f7f7 fe77 	bl	8000a38 <__aeabi_d2iz>
 8008d4a:	4680      	mov	r8, r0
 8008d4c:	f7f7 fb5a 	bl	8000404 <__aeabi_i2d>
 8008d50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d54:	f7f7 fbc0 	bl	80004d8 <__aeabi_dmul>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	460b      	mov	r3, r1
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	4629      	mov	r1, r5
 8008d60:	f7f7 fa02 	bl	8000168 <__aeabi_dsub>
 8008d64:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008d68:	9d07      	ldr	r5, [sp, #28]
 8008d6a:	f806 4b01 	strb.w	r4, [r6], #1
 8008d6e:	eba6 040a 	sub.w	r4, r6, sl
 8008d72:	42a5      	cmp	r5, r4
 8008d74:	4602      	mov	r2, r0
 8008d76:	460b      	mov	r3, r1
 8008d78:	f040 8116 	bne.w	8008fa8 <_dtoa_r+0x6e0>
 8008d7c:	f7f7 f9f6 	bl	800016c <__adddf3>
 8008d80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d84:	4604      	mov	r4, r0
 8008d86:	460d      	mov	r5, r1
 8008d88:	f7f7 fe36 	bl	80009f8 <__aeabi_dcmpgt>
 8008d8c:	2800      	cmp	r0, #0
 8008d8e:	f040 80f8 	bne.w	8008f82 <_dtoa_r+0x6ba>
 8008d92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d96:	4620      	mov	r0, r4
 8008d98:	4629      	mov	r1, r5
 8008d9a:	f7f7 fe05 	bl	80009a8 <__aeabi_dcmpeq>
 8008d9e:	b118      	cbz	r0, 8008da8 <_dtoa_r+0x4e0>
 8008da0:	f018 0f01 	tst.w	r8, #1
 8008da4:	f040 80ed 	bne.w	8008f82 <_dtoa_r+0x6ba>
 8008da8:	4649      	mov	r1, r9
 8008daa:	4658      	mov	r0, fp
 8008dac:	f000 fc92 	bl	80096d4 <_Bfree>
 8008db0:	2300      	movs	r3, #0
 8008db2:	7033      	strb	r3, [r6, #0]
 8008db4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008db6:	3701      	adds	r7, #1
 8008db8:	601f      	str	r7, [r3, #0]
 8008dba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	f000 8320 	beq.w	8009402 <_dtoa_r+0xb3a>
 8008dc2:	601e      	str	r6, [r3, #0]
 8008dc4:	e31d      	b.n	8009402 <_dtoa_r+0xb3a>
 8008dc6:	07e2      	lsls	r2, r4, #31
 8008dc8:	d505      	bpl.n	8008dd6 <_dtoa_r+0x50e>
 8008dca:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008dce:	f7f7 fb83 	bl	80004d8 <__aeabi_dmul>
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	3601      	adds	r6, #1
 8008dd6:	1064      	asrs	r4, r4, #1
 8008dd8:	3508      	adds	r5, #8
 8008dda:	e73f      	b.n	8008c5c <_dtoa_r+0x394>
 8008ddc:	2602      	movs	r6, #2
 8008dde:	e742      	b.n	8008c66 <_dtoa_r+0x39e>
 8008de0:	9c07      	ldr	r4, [sp, #28]
 8008de2:	9704      	str	r7, [sp, #16]
 8008de4:	e761      	b.n	8008caa <_dtoa_r+0x3e2>
 8008de6:	bf00      	nop
 8008de8:	0800c750 	.word	0x0800c750
 8008dec:	0800c728 	.word	0x0800c728
 8008df0:	3ff00000 	.word	0x3ff00000
 8008df4:	40240000 	.word	0x40240000
 8008df8:	401c0000 	.word	0x401c0000
 8008dfc:	40140000 	.word	0x40140000
 8008e00:	4b70      	ldr	r3, [pc, #448]	@ (8008fc4 <_dtoa_r+0x6fc>)
 8008e02:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008e04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e0c:	4454      	add	r4, sl
 8008e0e:	2900      	cmp	r1, #0
 8008e10:	d045      	beq.n	8008e9e <_dtoa_r+0x5d6>
 8008e12:	2000      	movs	r0, #0
 8008e14:	496c      	ldr	r1, [pc, #432]	@ (8008fc8 <_dtoa_r+0x700>)
 8008e16:	f7f7 fc89 	bl	800072c <__aeabi_ddiv>
 8008e1a:	4633      	mov	r3, r6
 8008e1c:	462a      	mov	r2, r5
 8008e1e:	f7f7 f9a3 	bl	8000168 <__aeabi_dsub>
 8008e22:	4656      	mov	r6, sl
 8008e24:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008e28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e2c:	f7f7 fe04 	bl	8000a38 <__aeabi_d2iz>
 8008e30:	4605      	mov	r5, r0
 8008e32:	f7f7 fae7 	bl	8000404 <__aeabi_i2d>
 8008e36:	4602      	mov	r2, r0
 8008e38:	460b      	mov	r3, r1
 8008e3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e3e:	f7f7 f993 	bl	8000168 <__aeabi_dsub>
 8008e42:	4602      	mov	r2, r0
 8008e44:	460b      	mov	r3, r1
 8008e46:	3530      	adds	r5, #48	@ 0x30
 8008e48:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008e4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008e50:	f806 5b01 	strb.w	r5, [r6], #1
 8008e54:	f7f7 fdb2 	bl	80009bc <__aeabi_dcmplt>
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	d163      	bne.n	8008f24 <_dtoa_r+0x65c>
 8008e5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e60:	2000      	movs	r0, #0
 8008e62:	495a      	ldr	r1, [pc, #360]	@ (8008fcc <_dtoa_r+0x704>)
 8008e64:	f7f7 f980 	bl	8000168 <__aeabi_dsub>
 8008e68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008e6c:	f7f7 fda6 	bl	80009bc <__aeabi_dcmplt>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	f040 8087 	bne.w	8008f84 <_dtoa_r+0x6bc>
 8008e76:	42a6      	cmp	r6, r4
 8008e78:	f43f af43 	beq.w	8008d02 <_dtoa_r+0x43a>
 8008e7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008e80:	2200      	movs	r2, #0
 8008e82:	4b53      	ldr	r3, [pc, #332]	@ (8008fd0 <_dtoa_r+0x708>)
 8008e84:	f7f7 fb28 	bl	80004d8 <__aeabi_dmul>
 8008e88:	2200      	movs	r2, #0
 8008e8a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008e8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e92:	4b4f      	ldr	r3, [pc, #316]	@ (8008fd0 <_dtoa_r+0x708>)
 8008e94:	f7f7 fb20 	bl	80004d8 <__aeabi_dmul>
 8008e98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e9c:	e7c4      	b.n	8008e28 <_dtoa_r+0x560>
 8008e9e:	4631      	mov	r1, r6
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	f7f7 fb19 	bl	80004d8 <__aeabi_dmul>
 8008ea6:	4656      	mov	r6, sl
 8008ea8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008eac:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008eae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008eb2:	f7f7 fdc1 	bl	8000a38 <__aeabi_d2iz>
 8008eb6:	4605      	mov	r5, r0
 8008eb8:	f7f7 faa4 	bl	8000404 <__aeabi_i2d>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	460b      	mov	r3, r1
 8008ec0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ec4:	f7f7 f950 	bl	8000168 <__aeabi_dsub>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	460b      	mov	r3, r1
 8008ecc:	3530      	adds	r5, #48	@ 0x30
 8008ece:	f806 5b01 	strb.w	r5, [r6], #1
 8008ed2:	42a6      	cmp	r6, r4
 8008ed4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ed8:	f04f 0200 	mov.w	r2, #0
 8008edc:	d124      	bne.n	8008f28 <_dtoa_r+0x660>
 8008ede:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008ee2:	4b39      	ldr	r3, [pc, #228]	@ (8008fc8 <_dtoa_r+0x700>)
 8008ee4:	f7f7 f942 	bl	800016c <__adddf3>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	460b      	mov	r3, r1
 8008eec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ef0:	f7f7 fd82 	bl	80009f8 <__aeabi_dcmpgt>
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	d145      	bne.n	8008f84 <_dtoa_r+0x6bc>
 8008ef8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008efc:	2000      	movs	r0, #0
 8008efe:	4932      	ldr	r1, [pc, #200]	@ (8008fc8 <_dtoa_r+0x700>)
 8008f00:	f7f7 f932 	bl	8000168 <__aeabi_dsub>
 8008f04:	4602      	mov	r2, r0
 8008f06:	460b      	mov	r3, r1
 8008f08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f0c:	f7f7 fd56 	bl	80009bc <__aeabi_dcmplt>
 8008f10:	2800      	cmp	r0, #0
 8008f12:	f43f aef6 	beq.w	8008d02 <_dtoa_r+0x43a>
 8008f16:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008f18:	1e73      	subs	r3, r6, #1
 8008f1a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f1c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008f20:	2b30      	cmp	r3, #48	@ 0x30
 8008f22:	d0f8      	beq.n	8008f16 <_dtoa_r+0x64e>
 8008f24:	9f04      	ldr	r7, [sp, #16]
 8008f26:	e73f      	b.n	8008da8 <_dtoa_r+0x4e0>
 8008f28:	4b29      	ldr	r3, [pc, #164]	@ (8008fd0 <_dtoa_r+0x708>)
 8008f2a:	f7f7 fad5 	bl	80004d8 <__aeabi_dmul>
 8008f2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f32:	e7bc      	b.n	8008eae <_dtoa_r+0x5e6>
 8008f34:	d10c      	bne.n	8008f50 <_dtoa_r+0x688>
 8008f36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	4b25      	ldr	r3, [pc, #148]	@ (8008fd4 <_dtoa_r+0x70c>)
 8008f3e:	f7f7 facb 	bl	80004d8 <__aeabi_dmul>
 8008f42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f46:	f7f7 fd4d 	bl	80009e4 <__aeabi_dcmpge>
 8008f4a:	2800      	cmp	r0, #0
 8008f4c:	f000 815b 	beq.w	8009206 <_dtoa_r+0x93e>
 8008f50:	2400      	movs	r4, #0
 8008f52:	4625      	mov	r5, r4
 8008f54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f56:	4656      	mov	r6, sl
 8008f58:	43db      	mvns	r3, r3
 8008f5a:	9304      	str	r3, [sp, #16]
 8008f5c:	2700      	movs	r7, #0
 8008f5e:	4621      	mov	r1, r4
 8008f60:	4658      	mov	r0, fp
 8008f62:	f000 fbb7 	bl	80096d4 <_Bfree>
 8008f66:	2d00      	cmp	r5, #0
 8008f68:	d0dc      	beq.n	8008f24 <_dtoa_r+0x65c>
 8008f6a:	b12f      	cbz	r7, 8008f78 <_dtoa_r+0x6b0>
 8008f6c:	42af      	cmp	r7, r5
 8008f6e:	d003      	beq.n	8008f78 <_dtoa_r+0x6b0>
 8008f70:	4639      	mov	r1, r7
 8008f72:	4658      	mov	r0, fp
 8008f74:	f000 fbae 	bl	80096d4 <_Bfree>
 8008f78:	4629      	mov	r1, r5
 8008f7a:	4658      	mov	r0, fp
 8008f7c:	f000 fbaa 	bl	80096d4 <_Bfree>
 8008f80:	e7d0      	b.n	8008f24 <_dtoa_r+0x65c>
 8008f82:	9704      	str	r7, [sp, #16]
 8008f84:	4633      	mov	r3, r6
 8008f86:	461e      	mov	r6, r3
 8008f88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f8c:	2a39      	cmp	r2, #57	@ 0x39
 8008f8e:	d107      	bne.n	8008fa0 <_dtoa_r+0x6d8>
 8008f90:	459a      	cmp	sl, r3
 8008f92:	d1f8      	bne.n	8008f86 <_dtoa_r+0x6be>
 8008f94:	9a04      	ldr	r2, [sp, #16]
 8008f96:	3201      	adds	r2, #1
 8008f98:	9204      	str	r2, [sp, #16]
 8008f9a:	2230      	movs	r2, #48	@ 0x30
 8008f9c:	f88a 2000 	strb.w	r2, [sl]
 8008fa0:	781a      	ldrb	r2, [r3, #0]
 8008fa2:	3201      	adds	r2, #1
 8008fa4:	701a      	strb	r2, [r3, #0]
 8008fa6:	e7bd      	b.n	8008f24 <_dtoa_r+0x65c>
 8008fa8:	2200      	movs	r2, #0
 8008faa:	4b09      	ldr	r3, [pc, #36]	@ (8008fd0 <_dtoa_r+0x708>)
 8008fac:	f7f7 fa94 	bl	80004d8 <__aeabi_dmul>
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	4604      	mov	r4, r0
 8008fb6:	460d      	mov	r5, r1
 8008fb8:	f7f7 fcf6 	bl	80009a8 <__aeabi_dcmpeq>
 8008fbc:	2800      	cmp	r0, #0
 8008fbe:	f43f aebc 	beq.w	8008d3a <_dtoa_r+0x472>
 8008fc2:	e6f1      	b.n	8008da8 <_dtoa_r+0x4e0>
 8008fc4:	0800c750 	.word	0x0800c750
 8008fc8:	3fe00000 	.word	0x3fe00000
 8008fcc:	3ff00000 	.word	0x3ff00000
 8008fd0:	40240000 	.word	0x40240000
 8008fd4:	40140000 	.word	0x40140000
 8008fd8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008fda:	2a00      	cmp	r2, #0
 8008fdc:	f000 80db 	beq.w	8009196 <_dtoa_r+0x8ce>
 8008fe0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008fe2:	2a01      	cmp	r2, #1
 8008fe4:	f300 80bf 	bgt.w	8009166 <_dtoa_r+0x89e>
 8008fe8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008fea:	2a00      	cmp	r2, #0
 8008fec:	f000 80b7 	beq.w	800915e <_dtoa_r+0x896>
 8008ff0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008ff4:	4646      	mov	r6, r8
 8008ff6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008ff8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ffa:	2101      	movs	r1, #1
 8008ffc:	441a      	add	r2, r3
 8008ffe:	4658      	mov	r0, fp
 8009000:	4498      	add	r8, r3
 8009002:	9209      	str	r2, [sp, #36]	@ 0x24
 8009004:	f000 fc64 	bl	80098d0 <__i2b>
 8009008:	4605      	mov	r5, r0
 800900a:	b15e      	cbz	r6, 8009024 <_dtoa_r+0x75c>
 800900c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800900e:	2b00      	cmp	r3, #0
 8009010:	dd08      	ble.n	8009024 <_dtoa_r+0x75c>
 8009012:	42b3      	cmp	r3, r6
 8009014:	bfa8      	it	ge
 8009016:	4633      	movge	r3, r6
 8009018:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800901a:	eba8 0803 	sub.w	r8, r8, r3
 800901e:	1af6      	subs	r6, r6, r3
 8009020:	1ad3      	subs	r3, r2, r3
 8009022:	9309      	str	r3, [sp, #36]	@ 0x24
 8009024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009026:	b1f3      	cbz	r3, 8009066 <_dtoa_r+0x79e>
 8009028:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800902a:	2b00      	cmp	r3, #0
 800902c:	f000 80b7 	beq.w	800919e <_dtoa_r+0x8d6>
 8009030:	b18c      	cbz	r4, 8009056 <_dtoa_r+0x78e>
 8009032:	4629      	mov	r1, r5
 8009034:	4622      	mov	r2, r4
 8009036:	4658      	mov	r0, fp
 8009038:	f000 fd08 	bl	8009a4c <__pow5mult>
 800903c:	464a      	mov	r2, r9
 800903e:	4601      	mov	r1, r0
 8009040:	4605      	mov	r5, r0
 8009042:	4658      	mov	r0, fp
 8009044:	f000 fc5a 	bl	80098fc <__multiply>
 8009048:	4649      	mov	r1, r9
 800904a:	9004      	str	r0, [sp, #16]
 800904c:	4658      	mov	r0, fp
 800904e:	f000 fb41 	bl	80096d4 <_Bfree>
 8009052:	9b04      	ldr	r3, [sp, #16]
 8009054:	4699      	mov	r9, r3
 8009056:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009058:	1b1a      	subs	r2, r3, r4
 800905a:	d004      	beq.n	8009066 <_dtoa_r+0x79e>
 800905c:	4649      	mov	r1, r9
 800905e:	4658      	mov	r0, fp
 8009060:	f000 fcf4 	bl	8009a4c <__pow5mult>
 8009064:	4681      	mov	r9, r0
 8009066:	2101      	movs	r1, #1
 8009068:	4658      	mov	r0, fp
 800906a:	f000 fc31 	bl	80098d0 <__i2b>
 800906e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009070:	4604      	mov	r4, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	f000 81c9 	beq.w	800940a <_dtoa_r+0xb42>
 8009078:	461a      	mov	r2, r3
 800907a:	4601      	mov	r1, r0
 800907c:	4658      	mov	r0, fp
 800907e:	f000 fce5 	bl	8009a4c <__pow5mult>
 8009082:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009084:	4604      	mov	r4, r0
 8009086:	2b01      	cmp	r3, #1
 8009088:	f300 808f 	bgt.w	80091aa <_dtoa_r+0x8e2>
 800908c:	9b02      	ldr	r3, [sp, #8]
 800908e:	2b00      	cmp	r3, #0
 8009090:	f040 8087 	bne.w	80091a2 <_dtoa_r+0x8da>
 8009094:	9b03      	ldr	r3, [sp, #12]
 8009096:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800909a:	2b00      	cmp	r3, #0
 800909c:	f040 8083 	bne.w	80091a6 <_dtoa_r+0x8de>
 80090a0:	9b03      	ldr	r3, [sp, #12]
 80090a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80090a6:	0d1b      	lsrs	r3, r3, #20
 80090a8:	051b      	lsls	r3, r3, #20
 80090aa:	b12b      	cbz	r3, 80090b8 <_dtoa_r+0x7f0>
 80090ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ae:	f108 0801 	add.w	r8, r8, #1
 80090b2:	3301      	adds	r3, #1
 80090b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80090b6:	2301      	movs	r3, #1
 80090b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80090ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090bc:	2b00      	cmp	r3, #0
 80090be:	f000 81aa 	beq.w	8009416 <_dtoa_r+0xb4e>
 80090c2:	6923      	ldr	r3, [r4, #16]
 80090c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80090c8:	6918      	ldr	r0, [r3, #16]
 80090ca:	f000 fbb5 	bl	8009838 <__hi0bits>
 80090ce:	f1c0 0020 	rsb	r0, r0, #32
 80090d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090d4:	4418      	add	r0, r3
 80090d6:	f010 001f 	ands.w	r0, r0, #31
 80090da:	d071      	beq.n	80091c0 <_dtoa_r+0x8f8>
 80090dc:	f1c0 0320 	rsb	r3, r0, #32
 80090e0:	2b04      	cmp	r3, #4
 80090e2:	dd65      	ble.n	80091b0 <_dtoa_r+0x8e8>
 80090e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090e6:	f1c0 001c 	rsb	r0, r0, #28
 80090ea:	4403      	add	r3, r0
 80090ec:	4480      	add	r8, r0
 80090ee:	4406      	add	r6, r0
 80090f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80090f2:	f1b8 0f00 	cmp.w	r8, #0
 80090f6:	dd05      	ble.n	8009104 <_dtoa_r+0x83c>
 80090f8:	4649      	mov	r1, r9
 80090fa:	4642      	mov	r2, r8
 80090fc:	4658      	mov	r0, fp
 80090fe:	f000 fcff 	bl	8009b00 <__lshift>
 8009102:	4681      	mov	r9, r0
 8009104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009106:	2b00      	cmp	r3, #0
 8009108:	dd05      	ble.n	8009116 <_dtoa_r+0x84e>
 800910a:	4621      	mov	r1, r4
 800910c:	461a      	mov	r2, r3
 800910e:	4658      	mov	r0, fp
 8009110:	f000 fcf6 	bl	8009b00 <__lshift>
 8009114:	4604      	mov	r4, r0
 8009116:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009118:	2b00      	cmp	r3, #0
 800911a:	d053      	beq.n	80091c4 <_dtoa_r+0x8fc>
 800911c:	4621      	mov	r1, r4
 800911e:	4648      	mov	r0, r9
 8009120:	f000 fd5a 	bl	8009bd8 <__mcmp>
 8009124:	2800      	cmp	r0, #0
 8009126:	da4d      	bge.n	80091c4 <_dtoa_r+0x8fc>
 8009128:	1e7b      	subs	r3, r7, #1
 800912a:	4649      	mov	r1, r9
 800912c:	9304      	str	r3, [sp, #16]
 800912e:	220a      	movs	r2, #10
 8009130:	2300      	movs	r3, #0
 8009132:	4658      	mov	r0, fp
 8009134:	f000 faf0 	bl	8009718 <__multadd>
 8009138:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800913a:	4681      	mov	r9, r0
 800913c:	2b00      	cmp	r3, #0
 800913e:	f000 816c 	beq.w	800941a <_dtoa_r+0xb52>
 8009142:	2300      	movs	r3, #0
 8009144:	4629      	mov	r1, r5
 8009146:	220a      	movs	r2, #10
 8009148:	4658      	mov	r0, fp
 800914a:	f000 fae5 	bl	8009718 <__multadd>
 800914e:	9b08      	ldr	r3, [sp, #32]
 8009150:	4605      	mov	r5, r0
 8009152:	2b00      	cmp	r3, #0
 8009154:	dc61      	bgt.n	800921a <_dtoa_r+0x952>
 8009156:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009158:	2b02      	cmp	r3, #2
 800915a:	dc3b      	bgt.n	80091d4 <_dtoa_r+0x90c>
 800915c:	e05d      	b.n	800921a <_dtoa_r+0x952>
 800915e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009160:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009164:	e746      	b.n	8008ff4 <_dtoa_r+0x72c>
 8009166:	9b07      	ldr	r3, [sp, #28]
 8009168:	1e5c      	subs	r4, r3, #1
 800916a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800916c:	42a3      	cmp	r3, r4
 800916e:	bfbf      	itttt	lt
 8009170:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009172:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8009174:	1ae3      	sublt	r3, r4, r3
 8009176:	18d2      	addlt	r2, r2, r3
 8009178:	bfa8      	it	ge
 800917a:	1b1c      	subge	r4, r3, r4
 800917c:	9b07      	ldr	r3, [sp, #28]
 800917e:	bfbe      	ittt	lt
 8009180:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009182:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8009184:	2400      	movlt	r4, #0
 8009186:	2b00      	cmp	r3, #0
 8009188:	bfb5      	itete	lt
 800918a:	eba8 0603 	sublt.w	r6, r8, r3
 800918e:	4646      	movge	r6, r8
 8009190:	2300      	movlt	r3, #0
 8009192:	9b07      	ldrge	r3, [sp, #28]
 8009194:	e730      	b.n	8008ff8 <_dtoa_r+0x730>
 8009196:	4646      	mov	r6, r8
 8009198:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800919a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800919c:	e735      	b.n	800900a <_dtoa_r+0x742>
 800919e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091a0:	e75c      	b.n	800905c <_dtoa_r+0x794>
 80091a2:	2300      	movs	r3, #0
 80091a4:	e788      	b.n	80090b8 <_dtoa_r+0x7f0>
 80091a6:	9b02      	ldr	r3, [sp, #8]
 80091a8:	e786      	b.n	80090b8 <_dtoa_r+0x7f0>
 80091aa:	2300      	movs	r3, #0
 80091ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80091ae:	e788      	b.n	80090c2 <_dtoa_r+0x7fa>
 80091b0:	d09f      	beq.n	80090f2 <_dtoa_r+0x82a>
 80091b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091b4:	331c      	adds	r3, #28
 80091b6:	441a      	add	r2, r3
 80091b8:	4498      	add	r8, r3
 80091ba:	441e      	add	r6, r3
 80091bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80091be:	e798      	b.n	80090f2 <_dtoa_r+0x82a>
 80091c0:	4603      	mov	r3, r0
 80091c2:	e7f6      	b.n	80091b2 <_dtoa_r+0x8ea>
 80091c4:	9b07      	ldr	r3, [sp, #28]
 80091c6:	9704      	str	r7, [sp, #16]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	dc20      	bgt.n	800920e <_dtoa_r+0x946>
 80091cc:	9308      	str	r3, [sp, #32]
 80091ce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80091d0:	2b02      	cmp	r3, #2
 80091d2:	dd1e      	ble.n	8009212 <_dtoa_r+0x94a>
 80091d4:	9b08      	ldr	r3, [sp, #32]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	f47f aebc 	bne.w	8008f54 <_dtoa_r+0x68c>
 80091dc:	4621      	mov	r1, r4
 80091de:	2205      	movs	r2, #5
 80091e0:	4658      	mov	r0, fp
 80091e2:	f000 fa99 	bl	8009718 <__multadd>
 80091e6:	4601      	mov	r1, r0
 80091e8:	4604      	mov	r4, r0
 80091ea:	4648      	mov	r0, r9
 80091ec:	f000 fcf4 	bl	8009bd8 <__mcmp>
 80091f0:	2800      	cmp	r0, #0
 80091f2:	f77f aeaf 	ble.w	8008f54 <_dtoa_r+0x68c>
 80091f6:	2331      	movs	r3, #49	@ 0x31
 80091f8:	4656      	mov	r6, sl
 80091fa:	f806 3b01 	strb.w	r3, [r6], #1
 80091fe:	9b04      	ldr	r3, [sp, #16]
 8009200:	3301      	adds	r3, #1
 8009202:	9304      	str	r3, [sp, #16]
 8009204:	e6aa      	b.n	8008f5c <_dtoa_r+0x694>
 8009206:	9c07      	ldr	r4, [sp, #28]
 8009208:	9704      	str	r7, [sp, #16]
 800920a:	4625      	mov	r5, r4
 800920c:	e7f3      	b.n	80091f6 <_dtoa_r+0x92e>
 800920e:	9b07      	ldr	r3, [sp, #28]
 8009210:	9308      	str	r3, [sp, #32]
 8009212:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009214:	2b00      	cmp	r3, #0
 8009216:	f000 8104 	beq.w	8009422 <_dtoa_r+0xb5a>
 800921a:	2e00      	cmp	r6, #0
 800921c:	dd05      	ble.n	800922a <_dtoa_r+0x962>
 800921e:	4629      	mov	r1, r5
 8009220:	4632      	mov	r2, r6
 8009222:	4658      	mov	r0, fp
 8009224:	f000 fc6c 	bl	8009b00 <__lshift>
 8009228:	4605      	mov	r5, r0
 800922a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800922c:	2b00      	cmp	r3, #0
 800922e:	d05a      	beq.n	80092e6 <_dtoa_r+0xa1e>
 8009230:	4658      	mov	r0, fp
 8009232:	6869      	ldr	r1, [r5, #4]
 8009234:	f000 fa0e 	bl	8009654 <_Balloc>
 8009238:	4606      	mov	r6, r0
 800923a:	b928      	cbnz	r0, 8009248 <_dtoa_r+0x980>
 800923c:	4602      	mov	r2, r0
 800923e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009242:	4b83      	ldr	r3, [pc, #524]	@ (8009450 <_dtoa_r+0xb88>)
 8009244:	f7ff bb54 	b.w	80088f0 <_dtoa_r+0x28>
 8009248:	692a      	ldr	r2, [r5, #16]
 800924a:	f105 010c 	add.w	r1, r5, #12
 800924e:	3202      	adds	r2, #2
 8009250:	0092      	lsls	r2, r2, #2
 8009252:	300c      	adds	r0, #12
 8009254:	f7ff fa9b 	bl	800878e <memcpy>
 8009258:	2201      	movs	r2, #1
 800925a:	4631      	mov	r1, r6
 800925c:	4658      	mov	r0, fp
 800925e:	f000 fc4f 	bl	8009b00 <__lshift>
 8009262:	462f      	mov	r7, r5
 8009264:	4605      	mov	r5, r0
 8009266:	f10a 0301 	add.w	r3, sl, #1
 800926a:	9307      	str	r3, [sp, #28]
 800926c:	9b08      	ldr	r3, [sp, #32]
 800926e:	4453      	add	r3, sl
 8009270:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009272:	9b02      	ldr	r3, [sp, #8]
 8009274:	f003 0301 	and.w	r3, r3, #1
 8009278:	930a      	str	r3, [sp, #40]	@ 0x28
 800927a:	9b07      	ldr	r3, [sp, #28]
 800927c:	4621      	mov	r1, r4
 800927e:	3b01      	subs	r3, #1
 8009280:	4648      	mov	r0, r9
 8009282:	9302      	str	r3, [sp, #8]
 8009284:	f7ff fa96 	bl	80087b4 <quorem>
 8009288:	4639      	mov	r1, r7
 800928a:	9008      	str	r0, [sp, #32]
 800928c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009290:	4648      	mov	r0, r9
 8009292:	f000 fca1 	bl	8009bd8 <__mcmp>
 8009296:	462a      	mov	r2, r5
 8009298:	9009      	str	r0, [sp, #36]	@ 0x24
 800929a:	4621      	mov	r1, r4
 800929c:	4658      	mov	r0, fp
 800929e:	f000 fcb7 	bl	8009c10 <__mdiff>
 80092a2:	68c2      	ldr	r2, [r0, #12]
 80092a4:	4606      	mov	r6, r0
 80092a6:	bb02      	cbnz	r2, 80092ea <_dtoa_r+0xa22>
 80092a8:	4601      	mov	r1, r0
 80092aa:	4648      	mov	r0, r9
 80092ac:	f000 fc94 	bl	8009bd8 <__mcmp>
 80092b0:	4602      	mov	r2, r0
 80092b2:	4631      	mov	r1, r6
 80092b4:	4658      	mov	r0, fp
 80092b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80092b8:	f000 fa0c 	bl	80096d4 <_Bfree>
 80092bc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80092be:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80092c0:	9e07      	ldr	r6, [sp, #28]
 80092c2:	ea43 0102 	orr.w	r1, r3, r2
 80092c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092c8:	4319      	orrs	r1, r3
 80092ca:	d110      	bne.n	80092ee <_dtoa_r+0xa26>
 80092cc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80092d0:	d029      	beq.n	8009326 <_dtoa_r+0xa5e>
 80092d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	dd02      	ble.n	80092de <_dtoa_r+0xa16>
 80092d8:	9b08      	ldr	r3, [sp, #32]
 80092da:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80092de:	9b02      	ldr	r3, [sp, #8]
 80092e0:	f883 8000 	strb.w	r8, [r3]
 80092e4:	e63b      	b.n	8008f5e <_dtoa_r+0x696>
 80092e6:	4628      	mov	r0, r5
 80092e8:	e7bb      	b.n	8009262 <_dtoa_r+0x99a>
 80092ea:	2201      	movs	r2, #1
 80092ec:	e7e1      	b.n	80092b2 <_dtoa_r+0x9ea>
 80092ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	db04      	blt.n	80092fe <_dtoa_r+0xa36>
 80092f4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80092f6:	430b      	orrs	r3, r1
 80092f8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092fa:	430b      	orrs	r3, r1
 80092fc:	d120      	bne.n	8009340 <_dtoa_r+0xa78>
 80092fe:	2a00      	cmp	r2, #0
 8009300:	dded      	ble.n	80092de <_dtoa_r+0xa16>
 8009302:	4649      	mov	r1, r9
 8009304:	2201      	movs	r2, #1
 8009306:	4658      	mov	r0, fp
 8009308:	f000 fbfa 	bl	8009b00 <__lshift>
 800930c:	4621      	mov	r1, r4
 800930e:	4681      	mov	r9, r0
 8009310:	f000 fc62 	bl	8009bd8 <__mcmp>
 8009314:	2800      	cmp	r0, #0
 8009316:	dc03      	bgt.n	8009320 <_dtoa_r+0xa58>
 8009318:	d1e1      	bne.n	80092de <_dtoa_r+0xa16>
 800931a:	f018 0f01 	tst.w	r8, #1
 800931e:	d0de      	beq.n	80092de <_dtoa_r+0xa16>
 8009320:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009324:	d1d8      	bne.n	80092d8 <_dtoa_r+0xa10>
 8009326:	2339      	movs	r3, #57	@ 0x39
 8009328:	9a02      	ldr	r2, [sp, #8]
 800932a:	7013      	strb	r3, [r2, #0]
 800932c:	4633      	mov	r3, r6
 800932e:	461e      	mov	r6, r3
 8009330:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009334:	3b01      	subs	r3, #1
 8009336:	2a39      	cmp	r2, #57	@ 0x39
 8009338:	d052      	beq.n	80093e0 <_dtoa_r+0xb18>
 800933a:	3201      	adds	r2, #1
 800933c:	701a      	strb	r2, [r3, #0]
 800933e:	e60e      	b.n	8008f5e <_dtoa_r+0x696>
 8009340:	2a00      	cmp	r2, #0
 8009342:	dd07      	ble.n	8009354 <_dtoa_r+0xa8c>
 8009344:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009348:	d0ed      	beq.n	8009326 <_dtoa_r+0xa5e>
 800934a:	9a02      	ldr	r2, [sp, #8]
 800934c:	f108 0301 	add.w	r3, r8, #1
 8009350:	7013      	strb	r3, [r2, #0]
 8009352:	e604      	b.n	8008f5e <_dtoa_r+0x696>
 8009354:	9b07      	ldr	r3, [sp, #28]
 8009356:	9a07      	ldr	r2, [sp, #28]
 8009358:	f803 8c01 	strb.w	r8, [r3, #-1]
 800935c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800935e:	4293      	cmp	r3, r2
 8009360:	d028      	beq.n	80093b4 <_dtoa_r+0xaec>
 8009362:	4649      	mov	r1, r9
 8009364:	2300      	movs	r3, #0
 8009366:	220a      	movs	r2, #10
 8009368:	4658      	mov	r0, fp
 800936a:	f000 f9d5 	bl	8009718 <__multadd>
 800936e:	42af      	cmp	r7, r5
 8009370:	4681      	mov	r9, r0
 8009372:	f04f 0300 	mov.w	r3, #0
 8009376:	f04f 020a 	mov.w	r2, #10
 800937a:	4639      	mov	r1, r7
 800937c:	4658      	mov	r0, fp
 800937e:	d107      	bne.n	8009390 <_dtoa_r+0xac8>
 8009380:	f000 f9ca 	bl	8009718 <__multadd>
 8009384:	4607      	mov	r7, r0
 8009386:	4605      	mov	r5, r0
 8009388:	9b07      	ldr	r3, [sp, #28]
 800938a:	3301      	adds	r3, #1
 800938c:	9307      	str	r3, [sp, #28]
 800938e:	e774      	b.n	800927a <_dtoa_r+0x9b2>
 8009390:	f000 f9c2 	bl	8009718 <__multadd>
 8009394:	4629      	mov	r1, r5
 8009396:	4607      	mov	r7, r0
 8009398:	2300      	movs	r3, #0
 800939a:	220a      	movs	r2, #10
 800939c:	4658      	mov	r0, fp
 800939e:	f000 f9bb 	bl	8009718 <__multadd>
 80093a2:	4605      	mov	r5, r0
 80093a4:	e7f0      	b.n	8009388 <_dtoa_r+0xac0>
 80093a6:	9b08      	ldr	r3, [sp, #32]
 80093a8:	2700      	movs	r7, #0
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	bfcc      	ite	gt
 80093ae:	461e      	movgt	r6, r3
 80093b0:	2601      	movle	r6, #1
 80093b2:	4456      	add	r6, sl
 80093b4:	4649      	mov	r1, r9
 80093b6:	2201      	movs	r2, #1
 80093b8:	4658      	mov	r0, fp
 80093ba:	f000 fba1 	bl	8009b00 <__lshift>
 80093be:	4621      	mov	r1, r4
 80093c0:	4681      	mov	r9, r0
 80093c2:	f000 fc09 	bl	8009bd8 <__mcmp>
 80093c6:	2800      	cmp	r0, #0
 80093c8:	dcb0      	bgt.n	800932c <_dtoa_r+0xa64>
 80093ca:	d102      	bne.n	80093d2 <_dtoa_r+0xb0a>
 80093cc:	f018 0f01 	tst.w	r8, #1
 80093d0:	d1ac      	bne.n	800932c <_dtoa_r+0xa64>
 80093d2:	4633      	mov	r3, r6
 80093d4:	461e      	mov	r6, r3
 80093d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093da:	2a30      	cmp	r2, #48	@ 0x30
 80093dc:	d0fa      	beq.n	80093d4 <_dtoa_r+0xb0c>
 80093de:	e5be      	b.n	8008f5e <_dtoa_r+0x696>
 80093e0:	459a      	cmp	sl, r3
 80093e2:	d1a4      	bne.n	800932e <_dtoa_r+0xa66>
 80093e4:	9b04      	ldr	r3, [sp, #16]
 80093e6:	3301      	adds	r3, #1
 80093e8:	9304      	str	r3, [sp, #16]
 80093ea:	2331      	movs	r3, #49	@ 0x31
 80093ec:	f88a 3000 	strb.w	r3, [sl]
 80093f0:	e5b5      	b.n	8008f5e <_dtoa_r+0x696>
 80093f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80093f4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009454 <_dtoa_r+0xb8c>
 80093f8:	b11b      	cbz	r3, 8009402 <_dtoa_r+0xb3a>
 80093fa:	f10a 0308 	add.w	r3, sl, #8
 80093fe:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009400:	6013      	str	r3, [r2, #0]
 8009402:	4650      	mov	r0, sl
 8009404:	b017      	add	sp, #92	@ 0x5c
 8009406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800940a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800940c:	2b01      	cmp	r3, #1
 800940e:	f77f ae3d 	ble.w	800908c <_dtoa_r+0x7c4>
 8009412:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009414:	930a      	str	r3, [sp, #40]	@ 0x28
 8009416:	2001      	movs	r0, #1
 8009418:	e65b      	b.n	80090d2 <_dtoa_r+0x80a>
 800941a:	9b08      	ldr	r3, [sp, #32]
 800941c:	2b00      	cmp	r3, #0
 800941e:	f77f aed6 	ble.w	80091ce <_dtoa_r+0x906>
 8009422:	4656      	mov	r6, sl
 8009424:	4621      	mov	r1, r4
 8009426:	4648      	mov	r0, r9
 8009428:	f7ff f9c4 	bl	80087b4 <quorem>
 800942c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009430:	9b08      	ldr	r3, [sp, #32]
 8009432:	f806 8b01 	strb.w	r8, [r6], #1
 8009436:	eba6 020a 	sub.w	r2, r6, sl
 800943a:	4293      	cmp	r3, r2
 800943c:	ddb3      	ble.n	80093a6 <_dtoa_r+0xade>
 800943e:	4649      	mov	r1, r9
 8009440:	2300      	movs	r3, #0
 8009442:	220a      	movs	r2, #10
 8009444:	4658      	mov	r0, fp
 8009446:	f000 f967 	bl	8009718 <__multadd>
 800944a:	4681      	mov	r9, r0
 800944c:	e7ea      	b.n	8009424 <_dtoa_r+0xb5c>
 800944e:	bf00      	nop
 8009450:	0800c6b1 	.word	0x0800c6b1
 8009454:	0800c635 	.word	0x0800c635

08009458 <_free_r>:
 8009458:	b538      	push	{r3, r4, r5, lr}
 800945a:	4605      	mov	r5, r0
 800945c:	2900      	cmp	r1, #0
 800945e:	d040      	beq.n	80094e2 <_free_r+0x8a>
 8009460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009464:	1f0c      	subs	r4, r1, #4
 8009466:	2b00      	cmp	r3, #0
 8009468:	bfb8      	it	lt
 800946a:	18e4      	addlt	r4, r4, r3
 800946c:	f000 f8e6 	bl	800963c <__malloc_lock>
 8009470:	4a1c      	ldr	r2, [pc, #112]	@ (80094e4 <_free_r+0x8c>)
 8009472:	6813      	ldr	r3, [r2, #0]
 8009474:	b933      	cbnz	r3, 8009484 <_free_r+0x2c>
 8009476:	6063      	str	r3, [r4, #4]
 8009478:	6014      	str	r4, [r2, #0]
 800947a:	4628      	mov	r0, r5
 800947c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009480:	f000 b8e2 	b.w	8009648 <__malloc_unlock>
 8009484:	42a3      	cmp	r3, r4
 8009486:	d908      	bls.n	800949a <_free_r+0x42>
 8009488:	6820      	ldr	r0, [r4, #0]
 800948a:	1821      	adds	r1, r4, r0
 800948c:	428b      	cmp	r3, r1
 800948e:	bf01      	itttt	eq
 8009490:	6819      	ldreq	r1, [r3, #0]
 8009492:	685b      	ldreq	r3, [r3, #4]
 8009494:	1809      	addeq	r1, r1, r0
 8009496:	6021      	streq	r1, [r4, #0]
 8009498:	e7ed      	b.n	8009476 <_free_r+0x1e>
 800949a:	461a      	mov	r2, r3
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	b10b      	cbz	r3, 80094a4 <_free_r+0x4c>
 80094a0:	42a3      	cmp	r3, r4
 80094a2:	d9fa      	bls.n	800949a <_free_r+0x42>
 80094a4:	6811      	ldr	r1, [r2, #0]
 80094a6:	1850      	adds	r0, r2, r1
 80094a8:	42a0      	cmp	r0, r4
 80094aa:	d10b      	bne.n	80094c4 <_free_r+0x6c>
 80094ac:	6820      	ldr	r0, [r4, #0]
 80094ae:	4401      	add	r1, r0
 80094b0:	1850      	adds	r0, r2, r1
 80094b2:	4283      	cmp	r3, r0
 80094b4:	6011      	str	r1, [r2, #0]
 80094b6:	d1e0      	bne.n	800947a <_free_r+0x22>
 80094b8:	6818      	ldr	r0, [r3, #0]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	4408      	add	r0, r1
 80094be:	6010      	str	r0, [r2, #0]
 80094c0:	6053      	str	r3, [r2, #4]
 80094c2:	e7da      	b.n	800947a <_free_r+0x22>
 80094c4:	d902      	bls.n	80094cc <_free_r+0x74>
 80094c6:	230c      	movs	r3, #12
 80094c8:	602b      	str	r3, [r5, #0]
 80094ca:	e7d6      	b.n	800947a <_free_r+0x22>
 80094cc:	6820      	ldr	r0, [r4, #0]
 80094ce:	1821      	adds	r1, r4, r0
 80094d0:	428b      	cmp	r3, r1
 80094d2:	bf01      	itttt	eq
 80094d4:	6819      	ldreq	r1, [r3, #0]
 80094d6:	685b      	ldreq	r3, [r3, #4]
 80094d8:	1809      	addeq	r1, r1, r0
 80094da:	6021      	streq	r1, [r4, #0]
 80094dc:	6063      	str	r3, [r4, #4]
 80094de:	6054      	str	r4, [r2, #4]
 80094e0:	e7cb      	b.n	800947a <_free_r+0x22>
 80094e2:	bd38      	pop	{r3, r4, r5, pc}
 80094e4:	20000934 	.word	0x20000934

080094e8 <malloc>:
 80094e8:	4b02      	ldr	r3, [pc, #8]	@ (80094f4 <malloc+0xc>)
 80094ea:	4601      	mov	r1, r0
 80094ec:	6818      	ldr	r0, [r3, #0]
 80094ee:	f000 b825 	b.w	800953c <_malloc_r>
 80094f2:	bf00      	nop
 80094f4:	20000030 	.word	0x20000030

080094f8 <sbrk_aligned>:
 80094f8:	b570      	push	{r4, r5, r6, lr}
 80094fa:	4e0f      	ldr	r6, [pc, #60]	@ (8009538 <sbrk_aligned+0x40>)
 80094fc:	460c      	mov	r4, r1
 80094fe:	6831      	ldr	r1, [r6, #0]
 8009500:	4605      	mov	r5, r0
 8009502:	b911      	cbnz	r1, 800950a <sbrk_aligned+0x12>
 8009504:	f001 ffb0 	bl	800b468 <_sbrk_r>
 8009508:	6030      	str	r0, [r6, #0]
 800950a:	4621      	mov	r1, r4
 800950c:	4628      	mov	r0, r5
 800950e:	f001 ffab 	bl	800b468 <_sbrk_r>
 8009512:	1c43      	adds	r3, r0, #1
 8009514:	d103      	bne.n	800951e <sbrk_aligned+0x26>
 8009516:	f04f 34ff 	mov.w	r4, #4294967295
 800951a:	4620      	mov	r0, r4
 800951c:	bd70      	pop	{r4, r5, r6, pc}
 800951e:	1cc4      	adds	r4, r0, #3
 8009520:	f024 0403 	bic.w	r4, r4, #3
 8009524:	42a0      	cmp	r0, r4
 8009526:	d0f8      	beq.n	800951a <sbrk_aligned+0x22>
 8009528:	1a21      	subs	r1, r4, r0
 800952a:	4628      	mov	r0, r5
 800952c:	f001 ff9c 	bl	800b468 <_sbrk_r>
 8009530:	3001      	adds	r0, #1
 8009532:	d1f2      	bne.n	800951a <sbrk_aligned+0x22>
 8009534:	e7ef      	b.n	8009516 <sbrk_aligned+0x1e>
 8009536:	bf00      	nop
 8009538:	20000930 	.word	0x20000930

0800953c <_malloc_r>:
 800953c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009540:	1ccd      	adds	r5, r1, #3
 8009542:	f025 0503 	bic.w	r5, r5, #3
 8009546:	3508      	adds	r5, #8
 8009548:	2d0c      	cmp	r5, #12
 800954a:	bf38      	it	cc
 800954c:	250c      	movcc	r5, #12
 800954e:	2d00      	cmp	r5, #0
 8009550:	4606      	mov	r6, r0
 8009552:	db01      	blt.n	8009558 <_malloc_r+0x1c>
 8009554:	42a9      	cmp	r1, r5
 8009556:	d904      	bls.n	8009562 <_malloc_r+0x26>
 8009558:	230c      	movs	r3, #12
 800955a:	6033      	str	r3, [r6, #0]
 800955c:	2000      	movs	r0, #0
 800955e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009562:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009638 <_malloc_r+0xfc>
 8009566:	f000 f869 	bl	800963c <__malloc_lock>
 800956a:	f8d8 3000 	ldr.w	r3, [r8]
 800956e:	461c      	mov	r4, r3
 8009570:	bb44      	cbnz	r4, 80095c4 <_malloc_r+0x88>
 8009572:	4629      	mov	r1, r5
 8009574:	4630      	mov	r0, r6
 8009576:	f7ff ffbf 	bl	80094f8 <sbrk_aligned>
 800957a:	1c43      	adds	r3, r0, #1
 800957c:	4604      	mov	r4, r0
 800957e:	d158      	bne.n	8009632 <_malloc_r+0xf6>
 8009580:	f8d8 4000 	ldr.w	r4, [r8]
 8009584:	4627      	mov	r7, r4
 8009586:	2f00      	cmp	r7, #0
 8009588:	d143      	bne.n	8009612 <_malloc_r+0xd6>
 800958a:	2c00      	cmp	r4, #0
 800958c:	d04b      	beq.n	8009626 <_malloc_r+0xea>
 800958e:	6823      	ldr	r3, [r4, #0]
 8009590:	4639      	mov	r1, r7
 8009592:	4630      	mov	r0, r6
 8009594:	eb04 0903 	add.w	r9, r4, r3
 8009598:	f001 ff66 	bl	800b468 <_sbrk_r>
 800959c:	4581      	cmp	r9, r0
 800959e:	d142      	bne.n	8009626 <_malloc_r+0xea>
 80095a0:	6821      	ldr	r1, [r4, #0]
 80095a2:	4630      	mov	r0, r6
 80095a4:	1a6d      	subs	r5, r5, r1
 80095a6:	4629      	mov	r1, r5
 80095a8:	f7ff ffa6 	bl	80094f8 <sbrk_aligned>
 80095ac:	3001      	adds	r0, #1
 80095ae:	d03a      	beq.n	8009626 <_malloc_r+0xea>
 80095b0:	6823      	ldr	r3, [r4, #0]
 80095b2:	442b      	add	r3, r5
 80095b4:	6023      	str	r3, [r4, #0]
 80095b6:	f8d8 3000 	ldr.w	r3, [r8]
 80095ba:	685a      	ldr	r2, [r3, #4]
 80095bc:	bb62      	cbnz	r2, 8009618 <_malloc_r+0xdc>
 80095be:	f8c8 7000 	str.w	r7, [r8]
 80095c2:	e00f      	b.n	80095e4 <_malloc_r+0xa8>
 80095c4:	6822      	ldr	r2, [r4, #0]
 80095c6:	1b52      	subs	r2, r2, r5
 80095c8:	d420      	bmi.n	800960c <_malloc_r+0xd0>
 80095ca:	2a0b      	cmp	r2, #11
 80095cc:	d917      	bls.n	80095fe <_malloc_r+0xc2>
 80095ce:	1961      	adds	r1, r4, r5
 80095d0:	42a3      	cmp	r3, r4
 80095d2:	6025      	str	r5, [r4, #0]
 80095d4:	bf18      	it	ne
 80095d6:	6059      	strne	r1, [r3, #4]
 80095d8:	6863      	ldr	r3, [r4, #4]
 80095da:	bf08      	it	eq
 80095dc:	f8c8 1000 	streq.w	r1, [r8]
 80095e0:	5162      	str	r2, [r4, r5]
 80095e2:	604b      	str	r3, [r1, #4]
 80095e4:	4630      	mov	r0, r6
 80095e6:	f000 f82f 	bl	8009648 <__malloc_unlock>
 80095ea:	f104 000b 	add.w	r0, r4, #11
 80095ee:	1d23      	adds	r3, r4, #4
 80095f0:	f020 0007 	bic.w	r0, r0, #7
 80095f4:	1ac2      	subs	r2, r0, r3
 80095f6:	bf1c      	itt	ne
 80095f8:	1a1b      	subne	r3, r3, r0
 80095fa:	50a3      	strne	r3, [r4, r2]
 80095fc:	e7af      	b.n	800955e <_malloc_r+0x22>
 80095fe:	6862      	ldr	r2, [r4, #4]
 8009600:	42a3      	cmp	r3, r4
 8009602:	bf0c      	ite	eq
 8009604:	f8c8 2000 	streq.w	r2, [r8]
 8009608:	605a      	strne	r2, [r3, #4]
 800960a:	e7eb      	b.n	80095e4 <_malloc_r+0xa8>
 800960c:	4623      	mov	r3, r4
 800960e:	6864      	ldr	r4, [r4, #4]
 8009610:	e7ae      	b.n	8009570 <_malloc_r+0x34>
 8009612:	463c      	mov	r4, r7
 8009614:	687f      	ldr	r7, [r7, #4]
 8009616:	e7b6      	b.n	8009586 <_malloc_r+0x4a>
 8009618:	461a      	mov	r2, r3
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	42a3      	cmp	r3, r4
 800961e:	d1fb      	bne.n	8009618 <_malloc_r+0xdc>
 8009620:	2300      	movs	r3, #0
 8009622:	6053      	str	r3, [r2, #4]
 8009624:	e7de      	b.n	80095e4 <_malloc_r+0xa8>
 8009626:	230c      	movs	r3, #12
 8009628:	4630      	mov	r0, r6
 800962a:	6033      	str	r3, [r6, #0]
 800962c:	f000 f80c 	bl	8009648 <__malloc_unlock>
 8009630:	e794      	b.n	800955c <_malloc_r+0x20>
 8009632:	6005      	str	r5, [r0, #0]
 8009634:	e7d6      	b.n	80095e4 <_malloc_r+0xa8>
 8009636:	bf00      	nop
 8009638:	20000934 	.word	0x20000934

0800963c <__malloc_lock>:
 800963c:	4801      	ldr	r0, [pc, #4]	@ (8009644 <__malloc_lock+0x8>)
 800963e:	f7ff b896 	b.w	800876e <__retarget_lock_acquire_recursive>
 8009642:	bf00      	nop
 8009644:	2000092c 	.word	0x2000092c

08009648 <__malloc_unlock>:
 8009648:	4801      	ldr	r0, [pc, #4]	@ (8009650 <__malloc_unlock+0x8>)
 800964a:	f7ff b891 	b.w	8008770 <__retarget_lock_release_recursive>
 800964e:	bf00      	nop
 8009650:	2000092c 	.word	0x2000092c

08009654 <_Balloc>:
 8009654:	b570      	push	{r4, r5, r6, lr}
 8009656:	69c6      	ldr	r6, [r0, #28]
 8009658:	4604      	mov	r4, r0
 800965a:	460d      	mov	r5, r1
 800965c:	b976      	cbnz	r6, 800967c <_Balloc+0x28>
 800965e:	2010      	movs	r0, #16
 8009660:	f7ff ff42 	bl	80094e8 <malloc>
 8009664:	4602      	mov	r2, r0
 8009666:	61e0      	str	r0, [r4, #28]
 8009668:	b920      	cbnz	r0, 8009674 <_Balloc+0x20>
 800966a:	216b      	movs	r1, #107	@ 0x6b
 800966c:	4b17      	ldr	r3, [pc, #92]	@ (80096cc <_Balloc+0x78>)
 800966e:	4818      	ldr	r0, [pc, #96]	@ (80096d0 <_Balloc+0x7c>)
 8009670:	f001 ff10 	bl	800b494 <__assert_func>
 8009674:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009678:	6006      	str	r6, [r0, #0]
 800967a:	60c6      	str	r6, [r0, #12]
 800967c:	69e6      	ldr	r6, [r4, #28]
 800967e:	68f3      	ldr	r3, [r6, #12]
 8009680:	b183      	cbz	r3, 80096a4 <_Balloc+0x50>
 8009682:	69e3      	ldr	r3, [r4, #28]
 8009684:	68db      	ldr	r3, [r3, #12]
 8009686:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800968a:	b9b8      	cbnz	r0, 80096bc <_Balloc+0x68>
 800968c:	2101      	movs	r1, #1
 800968e:	fa01 f605 	lsl.w	r6, r1, r5
 8009692:	1d72      	adds	r2, r6, #5
 8009694:	4620      	mov	r0, r4
 8009696:	0092      	lsls	r2, r2, #2
 8009698:	f001 ff1a 	bl	800b4d0 <_calloc_r>
 800969c:	b160      	cbz	r0, 80096b8 <_Balloc+0x64>
 800969e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80096a2:	e00e      	b.n	80096c2 <_Balloc+0x6e>
 80096a4:	2221      	movs	r2, #33	@ 0x21
 80096a6:	2104      	movs	r1, #4
 80096a8:	4620      	mov	r0, r4
 80096aa:	f001 ff11 	bl	800b4d0 <_calloc_r>
 80096ae:	69e3      	ldr	r3, [r4, #28]
 80096b0:	60f0      	str	r0, [r6, #12]
 80096b2:	68db      	ldr	r3, [r3, #12]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d1e4      	bne.n	8009682 <_Balloc+0x2e>
 80096b8:	2000      	movs	r0, #0
 80096ba:	bd70      	pop	{r4, r5, r6, pc}
 80096bc:	6802      	ldr	r2, [r0, #0]
 80096be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80096c2:	2300      	movs	r3, #0
 80096c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096c8:	e7f7      	b.n	80096ba <_Balloc+0x66>
 80096ca:	bf00      	nop
 80096cc:	0800c642 	.word	0x0800c642
 80096d0:	0800c6c2 	.word	0x0800c6c2

080096d4 <_Bfree>:
 80096d4:	b570      	push	{r4, r5, r6, lr}
 80096d6:	69c6      	ldr	r6, [r0, #28]
 80096d8:	4605      	mov	r5, r0
 80096da:	460c      	mov	r4, r1
 80096dc:	b976      	cbnz	r6, 80096fc <_Bfree+0x28>
 80096de:	2010      	movs	r0, #16
 80096e0:	f7ff ff02 	bl	80094e8 <malloc>
 80096e4:	4602      	mov	r2, r0
 80096e6:	61e8      	str	r0, [r5, #28]
 80096e8:	b920      	cbnz	r0, 80096f4 <_Bfree+0x20>
 80096ea:	218f      	movs	r1, #143	@ 0x8f
 80096ec:	4b08      	ldr	r3, [pc, #32]	@ (8009710 <_Bfree+0x3c>)
 80096ee:	4809      	ldr	r0, [pc, #36]	@ (8009714 <_Bfree+0x40>)
 80096f0:	f001 fed0 	bl	800b494 <__assert_func>
 80096f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096f8:	6006      	str	r6, [r0, #0]
 80096fa:	60c6      	str	r6, [r0, #12]
 80096fc:	b13c      	cbz	r4, 800970e <_Bfree+0x3a>
 80096fe:	69eb      	ldr	r3, [r5, #28]
 8009700:	6862      	ldr	r2, [r4, #4]
 8009702:	68db      	ldr	r3, [r3, #12]
 8009704:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009708:	6021      	str	r1, [r4, #0]
 800970a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800970e:	bd70      	pop	{r4, r5, r6, pc}
 8009710:	0800c642 	.word	0x0800c642
 8009714:	0800c6c2 	.word	0x0800c6c2

08009718 <__multadd>:
 8009718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800971c:	4607      	mov	r7, r0
 800971e:	460c      	mov	r4, r1
 8009720:	461e      	mov	r6, r3
 8009722:	2000      	movs	r0, #0
 8009724:	690d      	ldr	r5, [r1, #16]
 8009726:	f101 0c14 	add.w	ip, r1, #20
 800972a:	f8dc 3000 	ldr.w	r3, [ip]
 800972e:	3001      	adds	r0, #1
 8009730:	b299      	uxth	r1, r3
 8009732:	fb02 6101 	mla	r1, r2, r1, r6
 8009736:	0c1e      	lsrs	r6, r3, #16
 8009738:	0c0b      	lsrs	r3, r1, #16
 800973a:	fb02 3306 	mla	r3, r2, r6, r3
 800973e:	b289      	uxth	r1, r1
 8009740:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009744:	4285      	cmp	r5, r0
 8009746:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800974a:	f84c 1b04 	str.w	r1, [ip], #4
 800974e:	dcec      	bgt.n	800972a <__multadd+0x12>
 8009750:	b30e      	cbz	r6, 8009796 <__multadd+0x7e>
 8009752:	68a3      	ldr	r3, [r4, #8]
 8009754:	42ab      	cmp	r3, r5
 8009756:	dc19      	bgt.n	800978c <__multadd+0x74>
 8009758:	6861      	ldr	r1, [r4, #4]
 800975a:	4638      	mov	r0, r7
 800975c:	3101      	adds	r1, #1
 800975e:	f7ff ff79 	bl	8009654 <_Balloc>
 8009762:	4680      	mov	r8, r0
 8009764:	b928      	cbnz	r0, 8009772 <__multadd+0x5a>
 8009766:	4602      	mov	r2, r0
 8009768:	21ba      	movs	r1, #186	@ 0xba
 800976a:	4b0c      	ldr	r3, [pc, #48]	@ (800979c <__multadd+0x84>)
 800976c:	480c      	ldr	r0, [pc, #48]	@ (80097a0 <__multadd+0x88>)
 800976e:	f001 fe91 	bl	800b494 <__assert_func>
 8009772:	6922      	ldr	r2, [r4, #16]
 8009774:	f104 010c 	add.w	r1, r4, #12
 8009778:	3202      	adds	r2, #2
 800977a:	0092      	lsls	r2, r2, #2
 800977c:	300c      	adds	r0, #12
 800977e:	f7ff f806 	bl	800878e <memcpy>
 8009782:	4621      	mov	r1, r4
 8009784:	4638      	mov	r0, r7
 8009786:	f7ff ffa5 	bl	80096d4 <_Bfree>
 800978a:	4644      	mov	r4, r8
 800978c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009790:	3501      	adds	r5, #1
 8009792:	615e      	str	r6, [r3, #20]
 8009794:	6125      	str	r5, [r4, #16]
 8009796:	4620      	mov	r0, r4
 8009798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800979c:	0800c6b1 	.word	0x0800c6b1
 80097a0:	0800c6c2 	.word	0x0800c6c2

080097a4 <__s2b>:
 80097a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097a8:	4615      	mov	r5, r2
 80097aa:	2209      	movs	r2, #9
 80097ac:	461f      	mov	r7, r3
 80097ae:	3308      	adds	r3, #8
 80097b0:	460c      	mov	r4, r1
 80097b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80097b6:	4606      	mov	r6, r0
 80097b8:	2201      	movs	r2, #1
 80097ba:	2100      	movs	r1, #0
 80097bc:	429a      	cmp	r2, r3
 80097be:	db09      	blt.n	80097d4 <__s2b+0x30>
 80097c0:	4630      	mov	r0, r6
 80097c2:	f7ff ff47 	bl	8009654 <_Balloc>
 80097c6:	b940      	cbnz	r0, 80097da <__s2b+0x36>
 80097c8:	4602      	mov	r2, r0
 80097ca:	21d3      	movs	r1, #211	@ 0xd3
 80097cc:	4b18      	ldr	r3, [pc, #96]	@ (8009830 <__s2b+0x8c>)
 80097ce:	4819      	ldr	r0, [pc, #100]	@ (8009834 <__s2b+0x90>)
 80097d0:	f001 fe60 	bl	800b494 <__assert_func>
 80097d4:	0052      	lsls	r2, r2, #1
 80097d6:	3101      	adds	r1, #1
 80097d8:	e7f0      	b.n	80097bc <__s2b+0x18>
 80097da:	9b08      	ldr	r3, [sp, #32]
 80097dc:	2d09      	cmp	r5, #9
 80097de:	6143      	str	r3, [r0, #20]
 80097e0:	f04f 0301 	mov.w	r3, #1
 80097e4:	6103      	str	r3, [r0, #16]
 80097e6:	dd16      	ble.n	8009816 <__s2b+0x72>
 80097e8:	f104 0909 	add.w	r9, r4, #9
 80097ec:	46c8      	mov	r8, r9
 80097ee:	442c      	add	r4, r5
 80097f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80097f4:	4601      	mov	r1, r0
 80097f6:	220a      	movs	r2, #10
 80097f8:	4630      	mov	r0, r6
 80097fa:	3b30      	subs	r3, #48	@ 0x30
 80097fc:	f7ff ff8c 	bl	8009718 <__multadd>
 8009800:	45a0      	cmp	r8, r4
 8009802:	d1f5      	bne.n	80097f0 <__s2b+0x4c>
 8009804:	f1a5 0408 	sub.w	r4, r5, #8
 8009808:	444c      	add	r4, r9
 800980a:	1b2d      	subs	r5, r5, r4
 800980c:	1963      	adds	r3, r4, r5
 800980e:	42bb      	cmp	r3, r7
 8009810:	db04      	blt.n	800981c <__s2b+0x78>
 8009812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009816:	2509      	movs	r5, #9
 8009818:	340a      	adds	r4, #10
 800981a:	e7f6      	b.n	800980a <__s2b+0x66>
 800981c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009820:	4601      	mov	r1, r0
 8009822:	220a      	movs	r2, #10
 8009824:	4630      	mov	r0, r6
 8009826:	3b30      	subs	r3, #48	@ 0x30
 8009828:	f7ff ff76 	bl	8009718 <__multadd>
 800982c:	e7ee      	b.n	800980c <__s2b+0x68>
 800982e:	bf00      	nop
 8009830:	0800c6b1 	.word	0x0800c6b1
 8009834:	0800c6c2 	.word	0x0800c6c2

08009838 <__hi0bits>:
 8009838:	4603      	mov	r3, r0
 800983a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800983e:	bf3a      	itte	cc
 8009840:	0403      	lslcc	r3, r0, #16
 8009842:	2010      	movcc	r0, #16
 8009844:	2000      	movcs	r0, #0
 8009846:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800984a:	bf3c      	itt	cc
 800984c:	021b      	lslcc	r3, r3, #8
 800984e:	3008      	addcc	r0, #8
 8009850:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009854:	bf3c      	itt	cc
 8009856:	011b      	lslcc	r3, r3, #4
 8009858:	3004      	addcc	r0, #4
 800985a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800985e:	bf3c      	itt	cc
 8009860:	009b      	lslcc	r3, r3, #2
 8009862:	3002      	addcc	r0, #2
 8009864:	2b00      	cmp	r3, #0
 8009866:	db05      	blt.n	8009874 <__hi0bits+0x3c>
 8009868:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800986c:	f100 0001 	add.w	r0, r0, #1
 8009870:	bf08      	it	eq
 8009872:	2020      	moveq	r0, #32
 8009874:	4770      	bx	lr

08009876 <__lo0bits>:
 8009876:	6803      	ldr	r3, [r0, #0]
 8009878:	4602      	mov	r2, r0
 800987a:	f013 0007 	ands.w	r0, r3, #7
 800987e:	d00b      	beq.n	8009898 <__lo0bits+0x22>
 8009880:	07d9      	lsls	r1, r3, #31
 8009882:	d421      	bmi.n	80098c8 <__lo0bits+0x52>
 8009884:	0798      	lsls	r0, r3, #30
 8009886:	bf49      	itett	mi
 8009888:	085b      	lsrmi	r3, r3, #1
 800988a:	089b      	lsrpl	r3, r3, #2
 800988c:	2001      	movmi	r0, #1
 800988e:	6013      	strmi	r3, [r2, #0]
 8009890:	bf5c      	itt	pl
 8009892:	2002      	movpl	r0, #2
 8009894:	6013      	strpl	r3, [r2, #0]
 8009896:	4770      	bx	lr
 8009898:	b299      	uxth	r1, r3
 800989a:	b909      	cbnz	r1, 80098a0 <__lo0bits+0x2a>
 800989c:	2010      	movs	r0, #16
 800989e:	0c1b      	lsrs	r3, r3, #16
 80098a0:	b2d9      	uxtb	r1, r3
 80098a2:	b909      	cbnz	r1, 80098a8 <__lo0bits+0x32>
 80098a4:	3008      	adds	r0, #8
 80098a6:	0a1b      	lsrs	r3, r3, #8
 80098a8:	0719      	lsls	r1, r3, #28
 80098aa:	bf04      	itt	eq
 80098ac:	091b      	lsreq	r3, r3, #4
 80098ae:	3004      	addeq	r0, #4
 80098b0:	0799      	lsls	r1, r3, #30
 80098b2:	bf04      	itt	eq
 80098b4:	089b      	lsreq	r3, r3, #2
 80098b6:	3002      	addeq	r0, #2
 80098b8:	07d9      	lsls	r1, r3, #31
 80098ba:	d403      	bmi.n	80098c4 <__lo0bits+0x4e>
 80098bc:	085b      	lsrs	r3, r3, #1
 80098be:	f100 0001 	add.w	r0, r0, #1
 80098c2:	d003      	beq.n	80098cc <__lo0bits+0x56>
 80098c4:	6013      	str	r3, [r2, #0]
 80098c6:	4770      	bx	lr
 80098c8:	2000      	movs	r0, #0
 80098ca:	4770      	bx	lr
 80098cc:	2020      	movs	r0, #32
 80098ce:	4770      	bx	lr

080098d0 <__i2b>:
 80098d0:	b510      	push	{r4, lr}
 80098d2:	460c      	mov	r4, r1
 80098d4:	2101      	movs	r1, #1
 80098d6:	f7ff febd 	bl	8009654 <_Balloc>
 80098da:	4602      	mov	r2, r0
 80098dc:	b928      	cbnz	r0, 80098ea <__i2b+0x1a>
 80098de:	f240 1145 	movw	r1, #325	@ 0x145
 80098e2:	4b04      	ldr	r3, [pc, #16]	@ (80098f4 <__i2b+0x24>)
 80098e4:	4804      	ldr	r0, [pc, #16]	@ (80098f8 <__i2b+0x28>)
 80098e6:	f001 fdd5 	bl	800b494 <__assert_func>
 80098ea:	2301      	movs	r3, #1
 80098ec:	6144      	str	r4, [r0, #20]
 80098ee:	6103      	str	r3, [r0, #16]
 80098f0:	bd10      	pop	{r4, pc}
 80098f2:	bf00      	nop
 80098f4:	0800c6b1 	.word	0x0800c6b1
 80098f8:	0800c6c2 	.word	0x0800c6c2

080098fc <__multiply>:
 80098fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009900:	4614      	mov	r4, r2
 8009902:	690a      	ldr	r2, [r1, #16]
 8009904:	6923      	ldr	r3, [r4, #16]
 8009906:	460f      	mov	r7, r1
 8009908:	429a      	cmp	r2, r3
 800990a:	bfa2      	ittt	ge
 800990c:	4623      	movge	r3, r4
 800990e:	460c      	movge	r4, r1
 8009910:	461f      	movge	r7, r3
 8009912:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009916:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800991a:	68a3      	ldr	r3, [r4, #8]
 800991c:	6861      	ldr	r1, [r4, #4]
 800991e:	eb0a 0609 	add.w	r6, sl, r9
 8009922:	42b3      	cmp	r3, r6
 8009924:	b085      	sub	sp, #20
 8009926:	bfb8      	it	lt
 8009928:	3101      	addlt	r1, #1
 800992a:	f7ff fe93 	bl	8009654 <_Balloc>
 800992e:	b930      	cbnz	r0, 800993e <__multiply+0x42>
 8009930:	4602      	mov	r2, r0
 8009932:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009936:	4b43      	ldr	r3, [pc, #268]	@ (8009a44 <__multiply+0x148>)
 8009938:	4843      	ldr	r0, [pc, #268]	@ (8009a48 <__multiply+0x14c>)
 800993a:	f001 fdab 	bl	800b494 <__assert_func>
 800993e:	f100 0514 	add.w	r5, r0, #20
 8009942:	462b      	mov	r3, r5
 8009944:	2200      	movs	r2, #0
 8009946:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800994a:	4543      	cmp	r3, r8
 800994c:	d321      	bcc.n	8009992 <__multiply+0x96>
 800994e:	f107 0114 	add.w	r1, r7, #20
 8009952:	f104 0214 	add.w	r2, r4, #20
 8009956:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800995a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800995e:	9302      	str	r3, [sp, #8]
 8009960:	1b13      	subs	r3, r2, r4
 8009962:	3b15      	subs	r3, #21
 8009964:	f023 0303 	bic.w	r3, r3, #3
 8009968:	3304      	adds	r3, #4
 800996a:	f104 0715 	add.w	r7, r4, #21
 800996e:	42ba      	cmp	r2, r7
 8009970:	bf38      	it	cc
 8009972:	2304      	movcc	r3, #4
 8009974:	9301      	str	r3, [sp, #4]
 8009976:	9b02      	ldr	r3, [sp, #8]
 8009978:	9103      	str	r1, [sp, #12]
 800997a:	428b      	cmp	r3, r1
 800997c:	d80c      	bhi.n	8009998 <__multiply+0x9c>
 800997e:	2e00      	cmp	r6, #0
 8009980:	dd03      	ble.n	800998a <__multiply+0x8e>
 8009982:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009986:	2b00      	cmp	r3, #0
 8009988:	d05a      	beq.n	8009a40 <__multiply+0x144>
 800998a:	6106      	str	r6, [r0, #16]
 800998c:	b005      	add	sp, #20
 800998e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009992:	f843 2b04 	str.w	r2, [r3], #4
 8009996:	e7d8      	b.n	800994a <__multiply+0x4e>
 8009998:	f8b1 a000 	ldrh.w	sl, [r1]
 800999c:	f1ba 0f00 	cmp.w	sl, #0
 80099a0:	d023      	beq.n	80099ea <__multiply+0xee>
 80099a2:	46a9      	mov	r9, r5
 80099a4:	f04f 0c00 	mov.w	ip, #0
 80099a8:	f104 0e14 	add.w	lr, r4, #20
 80099ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 80099b0:	f8d9 3000 	ldr.w	r3, [r9]
 80099b4:	fa1f fb87 	uxth.w	fp, r7
 80099b8:	b29b      	uxth	r3, r3
 80099ba:	fb0a 330b 	mla	r3, sl, fp, r3
 80099be:	4463      	add	r3, ip
 80099c0:	f8d9 c000 	ldr.w	ip, [r9]
 80099c4:	0c3f      	lsrs	r7, r7, #16
 80099c6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80099ca:	fb0a c707 	mla	r7, sl, r7, ip
 80099ce:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80099d2:	b29b      	uxth	r3, r3
 80099d4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80099d8:	4572      	cmp	r2, lr
 80099da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80099de:	f849 3b04 	str.w	r3, [r9], #4
 80099e2:	d8e3      	bhi.n	80099ac <__multiply+0xb0>
 80099e4:	9b01      	ldr	r3, [sp, #4]
 80099e6:	f845 c003 	str.w	ip, [r5, r3]
 80099ea:	9b03      	ldr	r3, [sp, #12]
 80099ec:	3104      	adds	r1, #4
 80099ee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80099f2:	f1b9 0f00 	cmp.w	r9, #0
 80099f6:	d021      	beq.n	8009a3c <__multiply+0x140>
 80099f8:	46ae      	mov	lr, r5
 80099fa:	f04f 0a00 	mov.w	sl, #0
 80099fe:	682b      	ldr	r3, [r5, #0]
 8009a00:	f104 0c14 	add.w	ip, r4, #20
 8009a04:	f8bc b000 	ldrh.w	fp, [ip]
 8009a08:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	fb09 770b 	mla	r7, r9, fp, r7
 8009a12:	4457      	add	r7, sl
 8009a14:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009a18:	f84e 3b04 	str.w	r3, [lr], #4
 8009a1c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009a20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a24:	f8be 3000 	ldrh.w	r3, [lr]
 8009a28:	4562      	cmp	r2, ip
 8009a2a:	fb09 330a 	mla	r3, r9, sl, r3
 8009a2e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009a32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a36:	d8e5      	bhi.n	8009a04 <__multiply+0x108>
 8009a38:	9f01      	ldr	r7, [sp, #4]
 8009a3a:	51eb      	str	r3, [r5, r7]
 8009a3c:	3504      	adds	r5, #4
 8009a3e:	e79a      	b.n	8009976 <__multiply+0x7a>
 8009a40:	3e01      	subs	r6, #1
 8009a42:	e79c      	b.n	800997e <__multiply+0x82>
 8009a44:	0800c6b1 	.word	0x0800c6b1
 8009a48:	0800c6c2 	.word	0x0800c6c2

08009a4c <__pow5mult>:
 8009a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a50:	4615      	mov	r5, r2
 8009a52:	f012 0203 	ands.w	r2, r2, #3
 8009a56:	4607      	mov	r7, r0
 8009a58:	460e      	mov	r6, r1
 8009a5a:	d007      	beq.n	8009a6c <__pow5mult+0x20>
 8009a5c:	4c25      	ldr	r4, [pc, #148]	@ (8009af4 <__pow5mult+0xa8>)
 8009a5e:	3a01      	subs	r2, #1
 8009a60:	2300      	movs	r3, #0
 8009a62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009a66:	f7ff fe57 	bl	8009718 <__multadd>
 8009a6a:	4606      	mov	r6, r0
 8009a6c:	10ad      	asrs	r5, r5, #2
 8009a6e:	d03d      	beq.n	8009aec <__pow5mult+0xa0>
 8009a70:	69fc      	ldr	r4, [r7, #28]
 8009a72:	b97c      	cbnz	r4, 8009a94 <__pow5mult+0x48>
 8009a74:	2010      	movs	r0, #16
 8009a76:	f7ff fd37 	bl	80094e8 <malloc>
 8009a7a:	4602      	mov	r2, r0
 8009a7c:	61f8      	str	r0, [r7, #28]
 8009a7e:	b928      	cbnz	r0, 8009a8c <__pow5mult+0x40>
 8009a80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009a84:	4b1c      	ldr	r3, [pc, #112]	@ (8009af8 <__pow5mult+0xac>)
 8009a86:	481d      	ldr	r0, [pc, #116]	@ (8009afc <__pow5mult+0xb0>)
 8009a88:	f001 fd04 	bl	800b494 <__assert_func>
 8009a8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009a90:	6004      	str	r4, [r0, #0]
 8009a92:	60c4      	str	r4, [r0, #12]
 8009a94:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009a98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009a9c:	b94c      	cbnz	r4, 8009ab2 <__pow5mult+0x66>
 8009a9e:	f240 2171 	movw	r1, #625	@ 0x271
 8009aa2:	4638      	mov	r0, r7
 8009aa4:	f7ff ff14 	bl	80098d0 <__i2b>
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	4604      	mov	r4, r0
 8009aac:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ab0:	6003      	str	r3, [r0, #0]
 8009ab2:	f04f 0900 	mov.w	r9, #0
 8009ab6:	07eb      	lsls	r3, r5, #31
 8009ab8:	d50a      	bpl.n	8009ad0 <__pow5mult+0x84>
 8009aba:	4631      	mov	r1, r6
 8009abc:	4622      	mov	r2, r4
 8009abe:	4638      	mov	r0, r7
 8009ac0:	f7ff ff1c 	bl	80098fc <__multiply>
 8009ac4:	4680      	mov	r8, r0
 8009ac6:	4631      	mov	r1, r6
 8009ac8:	4638      	mov	r0, r7
 8009aca:	f7ff fe03 	bl	80096d4 <_Bfree>
 8009ace:	4646      	mov	r6, r8
 8009ad0:	106d      	asrs	r5, r5, #1
 8009ad2:	d00b      	beq.n	8009aec <__pow5mult+0xa0>
 8009ad4:	6820      	ldr	r0, [r4, #0]
 8009ad6:	b938      	cbnz	r0, 8009ae8 <__pow5mult+0x9c>
 8009ad8:	4622      	mov	r2, r4
 8009ada:	4621      	mov	r1, r4
 8009adc:	4638      	mov	r0, r7
 8009ade:	f7ff ff0d 	bl	80098fc <__multiply>
 8009ae2:	6020      	str	r0, [r4, #0]
 8009ae4:	f8c0 9000 	str.w	r9, [r0]
 8009ae8:	4604      	mov	r4, r0
 8009aea:	e7e4      	b.n	8009ab6 <__pow5mult+0x6a>
 8009aec:	4630      	mov	r0, r6
 8009aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009af2:	bf00      	nop
 8009af4:	0800c71c 	.word	0x0800c71c
 8009af8:	0800c642 	.word	0x0800c642
 8009afc:	0800c6c2 	.word	0x0800c6c2

08009b00 <__lshift>:
 8009b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b04:	460c      	mov	r4, r1
 8009b06:	4607      	mov	r7, r0
 8009b08:	4691      	mov	r9, r2
 8009b0a:	6923      	ldr	r3, [r4, #16]
 8009b0c:	6849      	ldr	r1, [r1, #4]
 8009b0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b12:	68a3      	ldr	r3, [r4, #8]
 8009b14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b18:	f108 0601 	add.w	r6, r8, #1
 8009b1c:	42b3      	cmp	r3, r6
 8009b1e:	db0b      	blt.n	8009b38 <__lshift+0x38>
 8009b20:	4638      	mov	r0, r7
 8009b22:	f7ff fd97 	bl	8009654 <_Balloc>
 8009b26:	4605      	mov	r5, r0
 8009b28:	b948      	cbnz	r0, 8009b3e <__lshift+0x3e>
 8009b2a:	4602      	mov	r2, r0
 8009b2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009b30:	4b27      	ldr	r3, [pc, #156]	@ (8009bd0 <__lshift+0xd0>)
 8009b32:	4828      	ldr	r0, [pc, #160]	@ (8009bd4 <__lshift+0xd4>)
 8009b34:	f001 fcae 	bl	800b494 <__assert_func>
 8009b38:	3101      	adds	r1, #1
 8009b3a:	005b      	lsls	r3, r3, #1
 8009b3c:	e7ee      	b.n	8009b1c <__lshift+0x1c>
 8009b3e:	2300      	movs	r3, #0
 8009b40:	f100 0114 	add.w	r1, r0, #20
 8009b44:	f100 0210 	add.w	r2, r0, #16
 8009b48:	4618      	mov	r0, r3
 8009b4a:	4553      	cmp	r3, sl
 8009b4c:	db33      	blt.n	8009bb6 <__lshift+0xb6>
 8009b4e:	6920      	ldr	r0, [r4, #16]
 8009b50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b54:	f104 0314 	add.w	r3, r4, #20
 8009b58:	f019 091f 	ands.w	r9, r9, #31
 8009b5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009b64:	d02b      	beq.n	8009bbe <__lshift+0xbe>
 8009b66:	468a      	mov	sl, r1
 8009b68:	2200      	movs	r2, #0
 8009b6a:	f1c9 0e20 	rsb	lr, r9, #32
 8009b6e:	6818      	ldr	r0, [r3, #0]
 8009b70:	fa00 f009 	lsl.w	r0, r0, r9
 8009b74:	4310      	orrs	r0, r2
 8009b76:	f84a 0b04 	str.w	r0, [sl], #4
 8009b7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b7e:	459c      	cmp	ip, r3
 8009b80:	fa22 f20e 	lsr.w	r2, r2, lr
 8009b84:	d8f3      	bhi.n	8009b6e <__lshift+0x6e>
 8009b86:	ebac 0304 	sub.w	r3, ip, r4
 8009b8a:	3b15      	subs	r3, #21
 8009b8c:	f023 0303 	bic.w	r3, r3, #3
 8009b90:	3304      	adds	r3, #4
 8009b92:	f104 0015 	add.w	r0, r4, #21
 8009b96:	4584      	cmp	ip, r0
 8009b98:	bf38      	it	cc
 8009b9a:	2304      	movcc	r3, #4
 8009b9c:	50ca      	str	r2, [r1, r3]
 8009b9e:	b10a      	cbz	r2, 8009ba4 <__lshift+0xa4>
 8009ba0:	f108 0602 	add.w	r6, r8, #2
 8009ba4:	3e01      	subs	r6, #1
 8009ba6:	4638      	mov	r0, r7
 8009ba8:	4621      	mov	r1, r4
 8009baa:	612e      	str	r6, [r5, #16]
 8009bac:	f7ff fd92 	bl	80096d4 <_Bfree>
 8009bb0:	4628      	mov	r0, r5
 8009bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bb6:	f842 0f04 	str.w	r0, [r2, #4]!
 8009bba:	3301      	adds	r3, #1
 8009bbc:	e7c5      	b.n	8009b4a <__lshift+0x4a>
 8009bbe:	3904      	subs	r1, #4
 8009bc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bc4:	459c      	cmp	ip, r3
 8009bc6:	f841 2f04 	str.w	r2, [r1, #4]!
 8009bca:	d8f9      	bhi.n	8009bc0 <__lshift+0xc0>
 8009bcc:	e7ea      	b.n	8009ba4 <__lshift+0xa4>
 8009bce:	bf00      	nop
 8009bd0:	0800c6b1 	.word	0x0800c6b1
 8009bd4:	0800c6c2 	.word	0x0800c6c2

08009bd8 <__mcmp>:
 8009bd8:	4603      	mov	r3, r0
 8009bda:	690a      	ldr	r2, [r1, #16]
 8009bdc:	6900      	ldr	r0, [r0, #16]
 8009bde:	b530      	push	{r4, r5, lr}
 8009be0:	1a80      	subs	r0, r0, r2
 8009be2:	d10e      	bne.n	8009c02 <__mcmp+0x2a>
 8009be4:	3314      	adds	r3, #20
 8009be6:	3114      	adds	r1, #20
 8009be8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009bec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009bf0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009bf4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009bf8:	4295      	cmp	r5, r2
 8009bfa:	d003      	beq.n	8009c04 <__mcmp+0x2c>
 8009bfc:	d205      	bcs.n	8009c0a <__mcmp+0x32>
 8009bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8009c02:	bd30      	pop	{r4, r5, pc}
 8009c04:	42a3      	cmp	r3, r4
 8009c06:	d3f3      	bcc.n	8009bf0 <__mcmp+0x18>
 8009c08:	e7fb      	b.n	8009c02 <__mcmp+0x2a>
 8009c0a:	2001      	movs	r0, #1
 8009c0c:	e7f9      	b.n	8009c02 <__mcmp+0x2a>
	...

08009c10 <__mdiff>:
 8009c10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c14:	4689      	mov	r9, r1
 8009c16:	4606      	mov	r6, r0
 8009c18:	4611      	mov	r1, r2
 8009c1a:	4648      	mov	r0, r9
 8009c1c:	4614      	mov	r4, r2
 8009c1e:	f7ff ffdb 	bl	8009bd8 <__mcmp>
 8009c22:	1e05      	subs	r5, r0, #0
 8009c24:	d112      	bne.n	8009c4c <__mdiff+0x3c>
 8009c26:	4629      	mov	r1, r5
 8009c28:	4630      	mov	r0, r6
 8009c2a:	f7ff fd13 	bl	8009654 <_Balloc>
 8009c2e:	4602      	mov	r2, r0
 8009c30:	b928      	cbnz	r0, 8009c3e <__mdiff+0x2e>
 8009c32:	f240 2137 	movw	r1, #567	@ 0x237
 8009c36:	4b3e      	ldr	r3, [pc, #248]	@ (8009d30 <__mdiff+0x120>)
 8009c38:	483e      	ldr	r0, [pc, #248]	@ (8009d34 <__mdiff+0x124>)
 8009c3a:	f001 fc2b 	bl	800b494 <__assert_func>
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c44:	4610      	mov	r0, r2
 8009c46:	b003      	add	sp, #12
 8009c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c4c:	bfbc      	itt	lt
 8009c4e:	464b      	movlt	r3, r9
 8009c50:	46a1      	movlt	r9, r4
 8009c52:	4630      	mov	r0, r6
 8009c54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009c58:	bfba      	itte	lt
 8009c5a:	461c      	movlt	r4, r3
 8009c5c:	2501      	movlt	r5, #1
 8009c5e:	2500      	movge	r5, #0
 8009c60:	f7ff fcf8 	bl	8009654 <_Balloc>
 8009c64:	4602      	mov	r2, r0
 8009c66:	b918      	cbnz	r0, 8009c70 <__mdiff+0x60>
 8009c68:	f240 2145 	movw	r1, #581	@ 0x245
 8009c6c:	4b30      	ldr	r3, [pc, #192]	@ (8009d30 <__mdiff+0x120>)
 8009c6e:	e7e3      	b.n	8009c38 <__mdiff+0x28>
 8009c70:	f100 0b14 	add.w	fp, r0, #20
 8009c74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009c78:	f109 0310 	add.w	r3, r9, #16
 8009c7c:	60c5      	str	r5, [r0, #12]
 8009c7e:	f04f 0c00 	mov.w	ip, #0
 8009c82:	f109 0514 	add.w	r5, r9, #20
 8009c86:	46d9      	mov	r9, fp
 8009c88:	6926      	ldr	r6, [r4, #16]
 8009c8a:	f104 0e14 	add.w	lr, r4, #20
 8009c8e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009c92:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009c96:	9301      	str	r3, [sp, #4]
 8009c98:	9b01      	ldr	r3, [sp, #4]
 8009c9a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009c9e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009ca2:	b281      	uxth	r1, r0
 8009ca4:	9301      	str	r3, [sp, #4]
 8009ca6:	fa1f f38a 	uxth.w	r3, sl
 8009caa:	1a5b      	subs	r3, r3, r1
 8009cac:	0c00      	lsrs	r0, r0, #16
 8009cae:	4463      	add	r3, ip
 8009cb0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009cb4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009cbe:	4576      	cmp	r6, lr
 8009cc0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009cc4:	f849 3b04 	str.w	r3, [r9], #4
 8009cc8:	d8e6      	bhi.n	8009c98 <__mdiff+0x88>
 8009cca:	1b33      	subs	r3, r6, r4
 8009ccc:	3b15      	subs	r3, #21
 8009cce:	f023 0303 	bic.w	r3, r3, #3
 8009cd2:	3415      	adds	r4, #21
 8009cd4:	3304      	adds	r3, #4
 8009cd6:	42a6      	cmp	r6, r4
 8009cd8:	bf38      	it	cc
 8009cda:	2304      	movcc	r3, #4
 8009cdc:	441d      	add	r5, r3
 8009cde:	445b      	add	r3, fp
 8009ce0:	461e      	mov	r6, r3
 8009ce2:	462c      	mov	r4, r5
 8009ce4:	4544      	cmp	r4, r8
 8009ce6:	d30e      	bcc.n	8009d06 <__mdiff+0xf6>
 8009ce8:	f108 0103 	add.w	r1, r8, #3
 8009cec:	1b49      	subs	r1, r1, r5
 8009cee:	f021 0103 	bic.w	r1, r1, #3
 8009cf2:	3d03      	subs	r5, #3
 8009cf4:	45a8      	cmp	r8, r5
 8009cf6:	bf38      	it	cc
 8009cf8:	2100      	movcc	r1, #0
 8009cfa:	440b      	add	r3, r1
 8009cfc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d00:	b199      	cbz	r1, 8009d2a <__mdiff+0x11a>
 8009d02:	6117      	str	r7, [r2, #16]
 8009d04:	e79e      	b.n	8009c44 <__mdiff+0x34>
 8009d06:	46e6      	mov	lr, ip
 8009d08:	f854 1b04 	ldr.w	r1, [r4], #4
 8009d0c:	fa1f fc81 	uxth.w	ip, r1
 8009d10:	44f4      	add	ip, lr
 8009d12:	0c08      	lsrs	r0, r1, #16
 8009d14:	4471      	add	r1, lr
 8009d16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009d1a:	b289      	uxth	r1, r1
 8009d1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009d20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d24:	f846 1b04 	str.w	r1, [r6], #4
 8009d28:	e7dc      	b.n	8009ce4 <__mdiff+0xd4>
 8009d2a:	3f01      	subs	r7, #1
 8009d2c:	e7e6      	b.n	8009cfc <__mdiff+0xec>
 8009d2e:	bf00      	nop
 8009d30:	0800c6b1 	.word	0x0800c6b1
 8009d34:	0800c6c2 	.word	0x0800c6c2

08009d38 <__ulp>:
 8009d38:	4b0e      	ldr	r3, [pc, #56]	@ (8009d74 <__ulp+0x3c>)
 8009d3a:	400b      	ands	r3, r1
 8009d3c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	dc08      	bgt.n	8009d56 <__ulp+0x1e>
 8009d44:	425b      	negs	r3, r3
 8009d46:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009d4a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009d4e:	da04      	bge.n	8009d5a <__ulp+0x22>
 8009d50:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009d54:	4113      	asrs	r3, r2
 8009d56:	2200      	movs	r2, #0
 8009d58:	e008      	b.n	8009d6c <__ulp+0x34>
 8009d5a:	f1a2 0314 	sub.w	r3, r2, #20
 8009d5e:	2b1e      	cmp	r3, #30
 8009d60:	bfd6      	itet	le
 8009d62:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009d66:	2201      	movgt	r2, #1
 8009d68:	40da      	lsrle	r2, r3
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	4610      	mov	r0, r2
 8009d70:	4770      	bx	lr
 8009d72:	bf00      	nop
 8009d74:	7ff00000 	.word	0x7ff00000

08009d78 <__b2d>:
 8009d78:	6902      	ldr	r2, [r0, #16]
 8009d7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d7c:	f100 0614 	add.w	r6, r0, #20
 8009d80:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8009d84:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8009d88:	4f1e      	ldr	r7, [pc, #120]	@ (8009e04 <__b2d+0x8c>)
 8009d8a:	4620      	mov	r0, r4
 8009d8c:	f7ff fd54 	bl	8009838 <__hi0bits>
 8009d90:	4603      	mov	r3, r0
 8009d92:	f1c0 0020 	rsb	r0, r0, #32
 8009d96:	2b0a      	cmp	r3, #10
 8009d98:	f1a2 0504 	sub.w	r5, r2, #4
 8009d9c:	6008      	str	r0, [r1, #0]
 8009d9e:	dc12      	bgt.n	8009dc6 <__b2d+0x4e>
 8009da0:	42ae      	cmp	r6, r5
 8009da2:	bf2c      	ite	cs
 8009da4:	2200      	movcs	r2, #0
 8009da6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8009daa:	f1c3 0c0b 	rsb	ip, r3, #11
 8009dae:	3315      	adds	r3, #21
 8009db0:	fa24 fe0c 	lsr.w	lr, r4, ip
 8009db4:	fa04 f303 	lsl.w	r3, r4, r3
 8009db8:	fa22 f20c 	lsr.w	r2, r2, ip
 8009dbc:	ea4e 0107 	orr.w	r1, lr, r7
 8009dc0:	431a      	orrs	r2, r3
 8009dc2:	4610      	mov	r0, r2
 8009dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dc6:	42ae      	cmp	r6, r5
 8009dc8:	bf36      	itet	cc
 8009dca:	f1a2 0508 	subcc.w	r5, r2, #8
 8009dce:	2200      	movcs	r2, #0
 8009dd0:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8009dd4:	3b0b      	subs	r3, #11
 8009dd6:	d012      	beq.n	8009dfe <__b2d+0x86>
 8009dd8:	f1c3 0720 	rsb	r7, r3, #32
 8009ddc:	fa22 f107 	lsr.w	r1, r2, r7
 8009de0:	409c      	lsls	r4, r3
 8009de2:	430c      	orrs	r4, r1
 8009de4:	42b5      	cmp	r5, r6
 8009de6:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8009dea:	bf94      	ite	ls
 8009dec:	2400      	movls	r4, #0
 8009dee:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8009df2:	409a      	lsls	r2, r3
 8009df4:	40fc      	lsrs	r4, r7
 8009df6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8009dfa:	4322      	orrs	r2, r4
 8009dfc:	e7e1      	b.n	8009dc2 <__b2d+0x4a>
 8009dfe:	ea44 0107 	orr.w	r1, r4, r7
 8009e02:	e7de      	b.n	8009dc2 <__b2d+0x4a>
 8009e04:	3ff00000 	.word	0x3ff00000

08009e08 <__d2b>:
 8009e08:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009e0c:	2101      	movs	r1, #1
 8009e0e:	4690      	mov	r8, r2
 8009e10:	4699      	mov	r9, r3
 8009e12:	9e08      	ldr	r6, [sp, #32]
 8009e14:	f7ff fc1e 	bl	8009654 <_Balloc>
 8009e18:	4604      	mov	r4, r0
 8009e1a:	b930      	cbnz	r0, 8009e2a <__d2b+0x22>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	f240 310f 	movw	r1, #783	@ 0x30f
 8009e22:	4b23      	ldr	r3, [pc, #140]	@ (8009eb0 <__d2b+0xa8>)
 8009e24:	4823      	ldr	r0, [pc, #140]	@ (8009eb4 <__d2b+0xac>)
 8009e26:	f001 fb35 	bl	800b494 <__assert_func>
 8009e2a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009e2e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e32:	b10d      	cbz	r5, 8009e38 <__d2b+0x30>
 8009e34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e38:	9301      	str	r3, [sp, #4]
 8009e3a:	f1b8 0300 	subs.w	r3, r8, #0
 8009e3e:	d024      	beq.n	8009e8a <__d2b+0x82>
 8009e40:	4668      	mov	r0, sp
 8009e42:	9300      	str	r3, [sp, #0]
 8009e44:	f7ff fd17 	bl	8009876 <__lo0bits>
 8009e48:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009e4c:	b1d8      	cbz	r0, 8009e86 <__d2b+0x7e>
 8009e4e:	f1c0 0320 	rsb	r3, r0, #32
 8009e52:	fa02 f303 	lsl.w	r3, r2, r3
 8009e56:	430b      	orrs	r3, r1
 8009e58:	40c2      	lsrs	r2, r0
 8009e5a:	6163      	str	r3, [r4, #20]
 8009e5c:	9201      	str	r2, [sp, #4]
 8009e5e:	9b01      	ldr	r3, [sp, #4]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	bf0c      	ite	eq
 8009e64:	2201      	moveq	r2, #1
 8009e66:	2202      	movne	r2, #2
 8009e68:	61a3      	str	r3, [r4, #24]
 8009e6a:	6122      	str	r2, [r4, #16]
 8009e6c:	b1ad      	cbz	r5, 8009e9a <__d2b+0x92>
 8009e6e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009e72:	4405      	add	r5, r0
 8009e74:	6035      	str	r5, [r6, #0]
 8009e76:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009e7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e7c:	6018      	str	r0, [r3, #0]
 8009e7e:	4620      	mov	r0, r4
 8009e80:	b002      	add	sp, #8
 8009e82:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8009e86:	6161      	str	r1, [r4, #20]
 8009e88:	e7e9      	b.n	8009e5e <__d2b+0x56>
 8009e8a:	a801      	add	r0, sp, #4
 8009e8c:	f7ff fcf3 	bl	8009876 <__lo0bits>
 8009e90:	9b01      	ldr	r3, [sp, #4]
 8009e92:	2201      	movs	r2, #1
 8009e94:	6163      	str	r3, [r4, #20]
 8009e96:	3020      	adds	r0, #32
 8009e98:	e7e7      	b.n	8009e6a <__d2b+0x62>
 8009e9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009e9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ea2:	6030      	str	r0, [r6, #0]
 8009ea4:	6918      	ldr	r0, [r3, #16]
 8009ea6:	f7ff fcc7 	bl	8009838 <__hi0bits>
 8009eaa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009eae:	e7e4      	b.n	8009e7a <__d2b+0x72>
 8009eb0:	0800c6b1 	.word	0x0800c6b1
 8009eb4:	0800c6c2 	.word	0x0800c6c2

08009eb8 <__ratio>:
 8009eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ebc:	b085      	sub	sp, #20
 8009ebe:	e9cd 1000 	strd	r1, r0, [sp]
 8009ec2:	a902      	add	r1, sp, #8
 8009ec4:	f7ff ff58 	bl	8009d78 <__b2d>
 8009ec8:	468b      	mov	fp, r1
 8009eca:	4606      	mov	r6, r0
 8009ecc:	460f      	mov	r7, r1
 8009ece:	9800      	ldr	r0, [sp, #0]
 8009ed0:	a903      	add	r1, sp, #12
 8009ed2:	f7ff ff51 	bl	8009d78 <__b2d>
 8009ed6:	460d      	mov	r5, r1
 8009ed8:	9b01      	ldr	r3, [sp, #4]
 8009eda:	4689      	mov	r9, r1
 8009edc:	6919      	ldr	r1, [r3, #16]
 8009ede:	9b00      	ldr	r3, [sp, #0]
 8009ee0:	4604      	mov	r4, r0
 8009ee2:	691b      	ldr	r3, [r3, #16]
 8009ee4:	4630      	mov	r0, r6
 8009ee6:	1ac9      	subs	r1, r1, r3
 8009ee8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009eec:	1a9b      	subs	r3, r3, r2
 8009eee:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	bfcd      	iteet	gt
 8009ef6:	463a      	movgt	r2, r7
 8009ef8:	462a      	movle	r2, r5
 8009efa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009efe:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009f02:	bfd8      	it	le
 8009f04:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009f08:	464b      	mov	r3, r9
 8009f0a:	4622      	mov	r2, r4
 8009f0c:	4659      	mov	r1, fp
 8009f0e:	f7f6 fc0d 	bl	800072c <__aeabi_ddiv>
 8009f12:	b005      	add	sp, #20
 8009f14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f18 <__copybits>:
 8009f18:	3901      	subs	r1, #1
 8009f1a:	b570      	push	{r4, r5, r6, lr}
 8009f1c:	1149      	asrs	r1, r1, #5
 8009f1e:	6914      	ldr	r4, [r2, #16]
 8009f20:	3101      	adds	r1, #1
 8009f22:	f102 0314 	add.w	r3, r2, #20
 8009f26:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009f2a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009f2e:	1f05      	subs	r5, r0, #4
 8009f30:	42a3      	cmp	r3, r4
 8009f32:	d30c      	bcc.n	8009f4e <__copybits+0x36>
 8009f34:	1aa3      	subs	r3, r4, r2
 8009f36:	3b11      	subs	r3, #17
 8009f38:	f023 0303 	bic.w	r3, r3, #3
 8009f3c:	3211      	adds	r2, #17
 8009f3e:	42a2      	cmp	r2, r4
 8009f40:	bf88      	it	hi
 8009f42:	2300      	movhi	r3, #0
 8009f44:	4418      	add	r0, r3
 8009f46:	2300      	movs	r3, #0
 8009f48:	4288      	cmp	r0, r1
 8009f4a:	d305      	bcc.n	8009f58 <__copybits+0x40>
 8009f4c:	bd70      	pop	{r4, r5, r6, pc}
 8009f4e:	f853 6b04 	ldr.w	r6, [r3], #4
 8009f52:	f845 6f04 	str.w	r6, [r5, #4]!
 8009f56:	e7eb      	b.n	8009f30 <__copybits+0x18>
 8009f58:	f840 3b04 	str.w	r3, [r0], #4
 8009f5c:	e7f4      	b.n	8009f48 <__copybits+0x30>

08009f5e <__any_on>:
 8009f5e:	f100 0214 	add.w	r2, r0, #20
 8009f62:	6900      	ldr	r0, [r0, #16]
 8009f64:	114b      	asrs	r3, r1, #5
 8009f66:	4298      	cmp	r0, r3
 8009f68:	b510      	push	{r4, lr}
 8009f6a:	db11      	blt.n	8009f90 <__any_on+0x32>
 8009f6c:	dd0a      	ble.n	8009f84 <__any_on+0x26>
 8009f6e:	f011 011f 	ands.w	r1, r1, #31
 8009f72:	d007      	beq.n	8009f84 <__any_on+0x26>
 8009f74:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009f78:	fa24 f001 	lsr.w	r0, r4, r1
 8009f7c:	fa00 f101 	lsl.w	r1, r0, r1
 8009f80:	428c      	cmp	r4, r1
 8009f82:	d10b      	bne.n	8009f9c <__any_on+0x3e>
 8009f84:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d803      	bhi.n	8009f94 <__any_on+0x36>
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	bd10      	pop	{r4, pc}
 8009f90:	4603      	mov	r3, r0
 8009f92:	e7f7      	b.n	8009f84 <__any_on+0x26>
 8009f94:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009f98:	2900      	cmp	r1, #0
 8009f9a:	d0f5      	beq.n	8009f88 <__any_on+0x2a>
 8009f9c:	2001      	movs	r0, #1
 8009f9e:	e7f6      	b.n	8009f8e <__any_on+0x30>

08009fa0 <sulp>:
 8009fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fa4:	460f      	mov	r7, r1
 8009fa6:	4690      	mov	r8, r2
 8009fa8:	f7ff fec6 	bl	8009d38 <__ulp>
 8009fac:	4604      	mov	r4, r0
 8009fae:	460d      	mov	r5, r1
 8009fb0:	f1b8 0f00 	cmp.w	r8, #0
 8009fb4:	d011      	beq.n	8009fda <sulp+0x3a>
 8009fb6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009fba:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	dd0b      	ble.n	8009fda <sulp+0x3a>
 8009fc2:	2400      	movs	r4, #0
 8009fc4:	051b      	lsls	r3, r3, #20
 8009fc6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009fca:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009fce:	4622      	mov	r2, r4
 8009fd0:	462b      	mov	r3, r5
 8009fd2:	f7f6 fa81 	bl	80004d8 <__aeabi_dmul>
 8009fd6:	4604      	mov	r4, r0
 8009fd8:	460d      	mov	r5, r1
 8009fda:	4620      	mov	r0, r4
 8009fdc:	4629      	mov	r1, r5
 8009fde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fe2:	0000      	movs	r0, r0
 8009fe4:	0000      	movs	r0, r0
	...

08009fe8 <_strtod_l>:
 8009fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fec:	b09f      	sub	sp, #124	@ 0x7c
 8009fee:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	460c      	mov	r4, r1
 8009ff4:	921a      	str	r2, [sp, #104]	@ 0x68
 8009ff6:	f04f 0a00 	mov.w	sl, #0
 8009ffa:	f04f 0b00 	mov.w	fp, #0
 8009ffe:	460a      	mov	r2, r1
 800a000:	9005      	str	r0, [sp, #20]
 800a002:	9219      	str	r2, [sp, #100]	@ 0x64
 800a004:	7811      	ldrb	r1, [r2, #0]
 800a006:	292b      	cmp	r1, #43	@ 0x2b
 800a008:	d048      	beq.n	800a09c <_strtod_l+0xb4>
 800a00a:	d836      	bhi.n	800a07a <_strtod_l+0x92>
 800a00c:	290d      	cmp	r1, #13
 800a00e:	d830      	bhi.n	800a072 <_strtod_l+0x8a>
 800a010:	2908      	cmp	r1, #8
 800a012:	d830      	bhi.n	800a076 <_strtod_l+0x8e>
 800a014:	2900      	cmp	r1, #0
 800a016:	d039      	beq.n	800a08c <_strtod_l+0xa4>
 800a018:	2200      	movs	r2, #0
 800a01a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a01c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a01e:	782a      	ldrb	r2, [r5, #0]
 800a020:	2a30      	cmp	r2, #48	@ 0x30
 800a022:	f040 80b1 	bne.w	800a188 <_strtod_l+0x1a0>
 800a026:	786a      	ldrb	r2, [r5, #1]
 800a028:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a02c:	2a58      	cmp	r2, #88	@ 0x58
 800a02e:	d16c      	bne.n	800a10a <_strtod_l+0x122>
 800a030:	9302      	str	r3, [sp, #8]
 800a032:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a034:	4a8e      	ldr	r2, [pc, #568]	@ (800a270 <_strtod_l+0x288>)
 800a036:	9301      	str	r3, [sp, #4]
 800a038:	ab1a      	add	r3, sp, #104	@ 0x68
 800a03a:	9300      	str	r3, [sp, #0]
 800a03c:	9805      	ldr	r0, [sp, #20]
 800a03e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a040:	a919      	add	r1, sp, #100	@ 0x64
 800a042:	f001 fac1 	bl	800b5c8 <__gethex>
 800a046:	f010 060f 	ands.w	r6, r0, #15
 800a04a:	4604      	mov	r4, r0
 800a04c:	d005      	beq.n	800a05a <_strtod_l+0x72>
 800a04e:	2e06      	cmp	r6, #6
 800a050:	d126      	bne.n	800a0a0 <_strtod_l+0xb8>
 800a052:	2300      	movs	r3, #0
 800a054:	3501      	adds	r5, #1
 800a056:	9519      	str	r5, [sp, #100]	@ 0x64
 800a058:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a05a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	f040 8584 	bne.w	800ab6a <_strtod_l+0xb82>
 800a062:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a064:	b1bb      	cbz	r3, 800a096 <_strtod_l+0xae>
 800a066:	4650      	mov	r0, sl
 800a068:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800a06c:	b01f      	add	sp, #124	@ 0x7c
 800a06e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a072:	2920      	cmp	r1, #32
 800a074:	d1d0      	bne.n	800a018 <_strtod_l+0x30>
 800a076:	3201      	adds	r2, #1
 800a078:	e7c3      	b.n	800a002 <_strtod_l+0x1a>
 800a07a:	292d      	cmp	r1, #45	@ 0x2d
 800a07c:	d1cc      	bne.n	800a018 <_strtod_l+0x30>
 800a07e:	2101      	movs	r1, #1
 800a080:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a082:	1c51      	adds	r1, r2, #1
 800a084:	9119      	str	r1, [sp, #100]	@ 0x64
 800a086:	7852      	ldrb	r2, [r2, #1]
 800a088:	2a00      	cmp	r2, #0
 800a08a:	d1c7      	bne.n	800a01c <_strtod_l+0x34>
 800a08c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a08e:	9419      	str	r4, [sp, #100]	@ 0x64
 800a090:	2b00      	cmp	r3, #0
 800a092:	f040 8568 	bne.w	800ab66 <_strtod_l+0xb7e>
 800a096:	4650      	mov	r0, sl
 800a098:	4659      	mov	r1, fp
 800a09a:	e7e7      	b.n	800a06c <_strtod_l+0x84>
 800a09c:	2100      	movs	r1, #0
 800a09e:	e7ef      	b.n	800a080 <_strtod_l+0x98>
 800a0a0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a0a2:	b13a      	cbz	r2, 800a0b4 <_strtod_l+0xcc>
 800a0a4:	2135      	movs	r1, #53	@ 0x35
 800a0a6:	a81c      	add	r0, sp, #112	@ 0x70
 800a0a8:	f7ff ff36 	bl	8009f18 <__copybits>
 800a0ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a0ae:	9805      	ldr	r0, [sp, #20]
 800a0b0:	f7ff fb10 	bl	80096d4 <_Bfree>
 800a0b4:	3e01      	subs	r6, #1
 800a0b6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a0b8:	2e04      	cmp	r6, #4
 800a0ba:	d806      	bhi.n	800a0ca <_strtod_l+0xe2>
 800a0bc:	e8df f006 	tbb	[pc, r6]
 800a0c0:	201d0314 	.word	0x201d0314
 800a0c4:	14          	.byte	0x14
 800a0c5:	00          	.byte	0x00
 800a0c6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a0ca:	05e1      	lsls	r1, r4, #23
 800a0cc:	bf48      	it	mi
 800a0ce:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a0d2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a0d6:	0d1b      	lsrs	r3, r3, #20
 800a0d8:	051b      	lsls	r3, r3, #20
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d1bd      	bne.n	800a05a <_strtod_l+0x72>
 800a0de:	f7fe fb1b 	bl	8008718 <__errno>
 800a0e2:	2322      	movs	r3, #34	@ 0x22
 800a0e4:	6003      	str	r3, [r0, #0]
 800a0e6:	e7b8      	b.n	800a05a <_strtod_l+0x72>
 800a0e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a0ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a0f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a0f4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a0f8:	e7e7      	b.n	800a0ca <_strtod_l+0xe2>
 800a0fa:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800a274 <_strtod_l+0x28c>
 800a0fe:	e7e4      	b.n	800a0ca <_strtod_l+0xe2>
 800a100:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a104:	f04f 3aff 	mov.w	sl, #4294967295
 800a108:	e7df      	b.n	800a0ca <_strtod_l+0xe2>
 800a10a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a10c:	1c5a      	adds	r2, r3, #1
 800a10e:	9219      	str	r2, [sp, #100]	@ 0x64
 800a110:	785b      	ldrb	r3, [r3, #1]
 800a112:	2b30      	cmp	r3, #48	@ 0x30
 800a114:	d0f9      	beq.n	800a10a <_strtod_l+0x122>
 800a116:	2b00      	cmp	r3, #0
 800a118:	d09f      	beq.n	800a05a <_strtod_l+0x72>
 800a11a:	2301      	movs	r3, #1
 800a11c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a11e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a120:	220a      	movs	r2, #10
 800a122:	930c      	str	r3, [sp, #48]	@ 0x30
 800a124:	2300      	movs	r3, #0
 800a126:	461f      	mov	r7, r3
 800a128:	9308      	str	r3, [sp, #32]
 800a12a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a12c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a12e:	7805      	ldrb	r5, [r0, #0]
 800a130:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a134:	b2d9      	uxtb	r1, r3
 800a136:	2909      	cmp	r1, #9
 800a138:	d928      	bls.n	800a18c <_strtod_l+0x1a4>
 800a13a:	2201      	movs	r2, #1
 800a13c:	494e      	ldr	r1, [pc, #312]	@ (800a278 <_strtod_l+0x290>)
 800a13e:	f001 f981 	bl	800b444 <strncmp>
 800a142:	2800      	cmp	r0, #0
 800a144:	d032      	beq.n	800a1ac <_strtod_l+0x1c4>
 800a146:	2000      	movs	r0, #0
 800a148:	462a      	mov	r2, r5
 800a14a:	4681      	mov	r9, r0
 800a14c:	463d      	mov	r5, r7
 800a14e:	4603      	mov	r3, r0
 800a150:	2a65      	cmp	r2, #101	@ 0x65
 800a152:	d001      	beq.n	800a158 <_strtod_l+0x170>
 800a154:	2a45      	cmp	r2, #69	@ 0x45
 800a156:	d114      	bne.n	800a182 <_strtod_l+0x19a>
 800a158:	b91d      	cbnz	r5, 800a162 <_strtod_l+0x17a>
 800a15a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a15c:	4302      	orrs	r2, r0
 800a15e:	d095      	beq.n	800a08c <_strtod_l+0xa4>
 800a160:	2500      	movs	r5, #0
 800a162:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a164:	1c62      	adds	r2, r4, #1
 800a166:	9219      	str	r2, [sp, #100]	@ 0x64
 800a168:	7862      	ldrb	r2, [r4, #1]
 800a16a:	2a2b      	cmp	r2, #43	@ 0x2b
 800a16c:	d077      	beq.n	800a25e <_strtod_l+0x276>
 800a16e:	2a2d      	cmp	r2, #45	@ 0x2d
 800a170:	d07b      	beq.n	800a26a <_strtod_l+0x282>
 800a172:	f04f 0c00 	mov.w	ip, #0
 800a176:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a17a:	2909      	cmp	r1, #9
 800a17c:	f240 8082 	bls.w	800a284 <_strtod_l+0x29c>
 800a180:	9419      	str	r4, [sp, #100]	@ 0x64
 800a182:	f04f 0800 	mov.w	r8, #0
 800a186:	e0a2      	b.n	800a2ce <_strtod_l+0x2e6>
 800a188:	2300      	movs	r3, #0
 800a18a:	e7c7      	b.n	800a11c <_strtod_l+0x134>
 800a18c:	2f08      	cmp	r7, #8
 800a18e:	bfd5      	itete	le
 800a190:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800a192:	9908      	ldrgt	r1, [sp, #32]
 800a194:	fb02 3301 	mlale	r3, r2, r1, r3
 800a198:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a19c:	f100 0001 	add.w	r0, r0, #1
 800a1a0:	bfd4      	ite	le
 800a1a2:	930a      	strle	r3, [sp, #40]	@ 0x28
 800a1a4:	9308      	strgt	r3, [sp, #32]
 800a1a6:	3701      	adds	r7, #1
 800a1a8:	9019      	str	r0, [sp, #100]	@ 0x64
 800a1aa:	e7bf      	b.n	800a12c <_strtod_l+0x144>
 800a1ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1ae:	1c5a      	adds	r2, r3, #1
 800a1b0:	9219      	str	r2, [sp, #100]	@ 0x64
 800a1b2:	785a      	ldrb	r2, [r3, #1]
 800a1b4:	b37f      	cbz	r7, 800a216 <_strtod_l+0x22e>
 800a1b6:	4681      	mov	r9, r0
 800a1b8:	463d      	mov	r5, r7
 800a1ba:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a1be:	2b09      	cmp	r3, #9
 800a1c0:	d912      	bls.n	800a1e8 <_strtod_l+0x200>
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	e7c4      	b.n	800a150 <_strtod_l+0x168>
 800a1c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1c8:	3001      	adds	r0, #1
 800a1ca:	1c5a      	adds	r2, r3, #1
 800a1cc:	9219      	str	r2, [sp, #100]	@ 0x64
 800a1ce:	785a      	ldrb	r2, [r3, #1]
 800a1d0:	2a30      	cmp	r2, #48	@ 0x30
 800a1d2:	d0f8      	beq.n	800a1c6 <_strtod_l+0x1de>
 800a1d4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a1d8:	2b08      	cmp	r3, #8
 800a1da:	f200 84cb 	bhi.w	800ab74 <_strtod_l+0xb8c>
 800a1de:	4681      	mov	r9, r0
 800a1e0:	2000      	movs	r0, #0
 800a1e2:	4605      	mov	r5, r0
 800a1e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1e6:	930c      	str	r3, [sp, #48]	@ 0x30
 800a1e8:	3a30      	subs	r2, #48	@ 0x30
 800a1ea:	f100 0301 	add.w	r3, r0, #1
 800a1ee:	d02a      	beq.n	800a246 <_strtod_l+0x25e>
 800a1f0:	4499      	add	r9, r3
 800a1f2:	210a      	movs	r1, #10
 800a1f4:	462b      	mov	r3, r5
 800a1f6:	eb00 0c05 	add.w	ip, r0, r5
 800a1fa:	4563      	cmp	r3, ip
 800a1fc:	d10d      	bne.n	800a21a <_strtod_l+0x232>
 800a1fe:	1c69      	adds	r1, r5, #1
 800a200:	4401      	add	r1, r0
 800a202:	4428      	add	r0, r5
 800a204:	2808      	cmp	r0, #8
 800a206:	dc16      	bgt.n	800a236 <_strtod_l+0x24e>
 800a208:	230a      	movs	r3, #10
 800a20a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a20c:	fb03 2300 	mla	r3, r3, r0, r2
 800a210:	930a      	str	r3, [sp, #40]	@ 0x28
 800a212:	2300      	movs	r3, #0
 800a214:	e018      	b.n	800a248 <_strtod_l+0x260>
 800a216:	4638      	mov	r0, r7
 800a218:	e7da      	b.n	800a1d0 <_strtod_l+0x1e8>
 800a21a:	2b08      	cmp	r3, #8
 800a21c:	f103 0301 	add.w	r3, r3, #1
 800a220:	dc03      	bgt.n	800a22a <_strtod_l+0x242>
 800a222:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a224:	434e      	muls	r6, r1
 800a226:	960a      	str	r6, [sp, #40]	@ 0x28
 800a228:	e7e7      	b.n	800a1fa <_strtod_l+0x212>
 800a22a:	2b10      	cmp	r3, #16
 800a22c:	bfde      	ittt	le
 800a22e:	9e08      	ldrle	r6, [sp, #32]
 800a230:	434e      	mulle	r6, r1
 800a232:	9608      	strle	r6, [sp, #32]
 800a234:	e7e1      	b.n	800a1fa <_strtod_l+0x212>
 800a236:	280f      	cmp	r0, #15
 800a238:	dceb      	bgt.n	800a212 <_strtod_l+0x22a>
 800a23a:	230a      	movs	r3, #10
 800a23c:	9808      	ldr	r0, [sp, #32]
 800a23e:	fb03 2300 	mla	r3, r3, r0, r2
 800a242:	9308      	str	r3, [sp, #32]
 800a244:	e7e5      	b.n	800a212 <_strtod_l+0x22a>
 800a246:	4629      	mov	r1, r5
 800a248:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a24a:	460d      	mov	r5, r1
 800a24c:	1c50      	adds	r0, r2, #1
 800a24e:	9019      	str	r0, [sp, #100]	@ 0x64
 800a250:	7852      	ldrb	r2, [r2, #1]
 800a252:	4618      	mov	r0, r3
 800a254:	e7b1      	b.n	800a1ba <_strtod_l+0x1d2>
 800a256:	f04f 0900 	mov.w	r9, #0
 800a25a:	2301      	movs	r3, #1
 800a25c:	e77d      	b.n	800a15a <_strtod_l+0x172>
 800a25e:	f04f 0c00 	mov.w	ip, #0
 800a262:	1ca2      	adds	r2, r4, #2
 800a264:	9219      	str	r2, [sp, #100]	@ 0x64
 800a266:	78a2      	ldrb	r2, [r4, #2]
 800a268:	e785      	b.n	800a176 <_strtod_l+0x18e>
 800a26a:	f04f 0c01 	mov.w	ip, #1
 800a26e:	e7f8      	b.n	800a262 <_strtod_l+0x27a>
 800a270:	0800c830 	.word	0x0800c830
 800a274:	7ff00000 	.word	0x7ff00000
 800a278:	0800c818 	.word	0x0800c818
 800a27c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a27e:	1c51      	adds	r1, r2, #1
 800a280:	9119      	str	r1, [sp, #100]	@ 0x64
 800a282:	7852      	ldrb	r2, [r2, #1]
 800a284:	2a30      	cmp	r2, #48	@ 0x30
 800a286:	d0f9      	beq.n	800a27c <_strtod_l+0x294>
 800a288:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a28c:	2908      	cmp	r1, #8
 800a28e:	f63f af78 	bhi.w	800a182 <_strtod_l+0x19a>
 800a292:	f04f 080a 	mov.w	r8, #10
 800a296:	3a30      	subs	r2, #48	@ 0x30
 800a298:	920e      	str	r2, [sp, #56]	@ 0x38
 800a29a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a29c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a29e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a2a0:	1c56      	adds	r6, r2, #1
 800a2a2:	9619      	str	r6, [sp, #100]	@ 0x64
 800a2a4:	7852      	ldrb	r2, [r2, #1]
 800a2a6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a2aa:	f1be 0f09 	cmp.w	lr, #9
 800a2ae:	d939      	bls.n	800a324 <_strtod_l+0x33c>
 800a2b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a2b2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a2b6:	1a76      	subs	r6, r6, r1
 800a2b8:	2e08      	cmp	r6, #8
 800a2ba:	dc03      	bgt.n	800a2c4 <_strtod_l+0x2dc>
 800a2bc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a2be:	4588      	cmp	r8, r1
 800a2c0:	bfa8      	it	ge
 800a2c2:	4688      	movge	r8, r1
 800a2c4:	f1bc 0f00 	cmp.w	ip, #0
 800a2c8:	d001      	beq.n	800a2ce <_strtod_l+0x2e6>
 800a2ca:	f1c8 0800 	rsb	r8, r8, #0
 800a2ce:	2d00      	cmp	r5, #0
 800a2d0:	d14e      	bne.n	800a370 <_strtod_l+0x388>
 800a2d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a2d4:	4308      	orrs	r0, r1
 800a2d6:	f47f aec0 	bne.w	800a05a <_strtod_l+0x72>
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	f47f aed6 	bne.w	800a08c <_strtod_l+0xa4>
 800a2e0:	2a69      	cmp	r2, #105	@ 0x69
 800a2e2:	d028      	beq.n	800a336 <_strtod_l+0x34e>
 800a2e4:	dc25      	bgt.n	800a332 <_strtod_l+0x34a>
 800a2e6:	2a49      	cmp	r2, #73	@ 0x49
 800a2e8:	d025      	beq.n	800a336 <_strtod_l+0x34e>
 800a2ea:	2a4e      	cmp	r2, #78	@ 0x4e
 800a2ec:	f47f aece 	bne.w	800a08c <_strtod_l+0xa4>
 800a2f0:	499a      	ldr	r1, [pc, #616]	@ (800a55c <_strtod_l+0x574>)
 800a2f2:	a819      	add	r0, sp, #100	@ 0x64
 800a2f4:	f001 fb8a 	bl	800ba0c <__match>
 800a2f8:	2800      	cmp	r0, #0
 800a2fa:	f43f aec7 	beq.w	800a08c <_strtod_l+0xa4>
 800a2fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a300:	781b      	ldrb	r3, [r3, #0]
 800a302:	2b28      	cmp	r3, #40	@ 0x28
 800a304:	d12e      	bne.n	800a364 <_strtod_l+0x37c>
 800a306:	4996      	ldr	r1, [pc, #600]	@ (800a560 <_strtod_l+0x578>)
 800a308:	aa1c      	add	r2, sp, #112	@ 0x70
 800a30a:	a819      	add	r0, sp, #100	@ 0x64
 800a30c:	f001 fb92 	bl	800ba34 <__hexnan>
 800a310:	2805      	cmp	r0, #5
 800a312:	d127      	bne.n	800a364 <_strtod_l+0x37c>
 800a314:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a316:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a31a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a31e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a322:	e69a      	b.n	800a05a <_strtod_l+0x72>
 800a324:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a326:	fb08 2101 	mla	r1, r8, r1, r2
 800a32a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a32e:	920e      	str	r2, [sp, #56]	@ 0x38
 800a330:	e7b5      	b.n	800a29e <_strtod_l+0x2b6>
 800a332:	2a6e      	cmp	r2, #110	@ 0x6e
 800a334:	e7da      	b.n	800a2ec <_strtod_l+0x304>
 800a336:	498b      	ldr	r1, [pc, #556]	@ (800a564 <_strtod_l+0x57c>)
 800a338:	a819      	add	r0, sp, #100	@ 0x64
 800a33a:	f001 fb67 	bl	800ba0c <__match>
 800a33e:	2800      	cmp	r0, #0
 800a340:	f43f aea4 	beq.w	800a08c <_strtod_l+0xa4>
 800a344:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a346:	4988      	ldr	r1, [pc, #544]	@ (800a568 <_strtod_l+0x580>)
 800a348:	3b01      	subs	r3, #1
 800a34a:	a819      	add	r0, sp, #100	@ 0x64
 800a34c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a34e:	f001 fb5d 	bl	800ba0c <__match>
 800a352:	b910      	cbnz	r0, 800a35a <_strtod_l+0x372>
 800a354:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a356:	3301      	adds	r3, #1
 800a358:	9319      	str	r3, [sp, #100]	@ 0x64
 800a35a:	f04f 0a00 	mov.w	sl, #0
 800a35e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800a56c <_strtod_l+0x584>
 800a362:	e67a      	b.n	800a05a <_strtod_l+0x72>
 800a364:	4882      	ldr	r0, [pc, #520]	@ (800a570 <_strtod_l+0x588>)
 800a366:	f001 f88f 	bl	800b488 <nan>
 800a36a:	4682      	mov	sl, r0
 800a36c:	468b      	mov	fp, r1
 800a36e:	e674      	b.n	800a05a <_strtod_l+0x72>
 800a370:	eba8 0309 	sub.w	r3, r8, r9
 800a374:	2f00      	cmp	r7, #0
 800a376:	bf08      	it	eq
 800a378:	462f      	moveq	r7, r5
 800a37a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a37c:	2d10      	cmp	r5, #16
 800a37e:	462c      	mov	r4, r5
 800a380:	9309      	str	r3, [sp, #36]	@ 0x24
 800a382:	bfa8      	it	ge
 800a384:	2410      	movge	r4, #16
 800a386:	f7f6 f82d 	bl	80003e4 <__aeabi_ui2d>
 800a38a:	2d09      	cmp	r5, #9
 800a38c:	4682      	mov	sl, r0
 800a38e:	468b      	mov	fp, r1
 800a390:	dc11      	bgt.n	800a3b6 <_strtod_l+0x3ce>
 800a392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a394:	2b00      	cmp	r3, #0
 800a396:	f43f ae60 	beq.w	800a05a <_strtod_l+0x72>
 800a39a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a39c:	dd76      	ble.n	800a48c <_strtod_l+0x4a4>
 800a39e:	2b16      	cmp	r3, #22
 800a3a0:	dc5d      	bgt.n	800a45e <_strtod_l+0x476>
 800a3a2:	4974      	ldr	r1, [pc, #464]	@ (800a574 <_strtod_l+0x58c>)
 800a3a4:	4652      	mov	r2, sl
 800a3a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a3aa:	465b      	mov	r3, fp
 800a3ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3b0:	f7f6 f892 	bl	80004d8 <__aeabi_dmul>
 800a3b4:	e7d9      	b.n	800a36a <_strtod_l+0x382>
 800a3b6:	4b6f      	ldr	r3, [pc, #444]	@ (800a574 <_strtod_l+0x58c>)
 800a3b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a3bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a3c0:	f7f6 f88a 	bl	80004d8 <__aeabi_dmul>
 800a3c4:	4682      	mov	sl, r0
 800a3c6:	9808      	ldr	r0, [sp, #32]
 800a3c8:	468b      	mov	fp, r1
 800a3ca:	f7f6 f80b 	bl	80003e4 <__aeabi_ui2d>
 800a3ce:	4602      	mov	r2, r0
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	4650      	mov	r0, sl
 800a3d4:	4659      	mov	r1, fp
 800a3d6:	f7f5 fec9 	bl	800016c <__adddf3>
 800a3da:	2d0f      	cmp	r5, #15
 800a3dc:	4682      	mov	sl, r0
 800a3de:	468b      	mov	fp, r1
 800a3e0:	ddd7      	ble.n	800a392 <_strtod_l+0x3aa>
 800a3e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3e4:	1b2c      	subs	r4, r5, r4
 800a3e6:	441c      	add	r4, r3
 800a3e8:	2c00      	cmp	r4, #0
 800a3ea:	f340 8096 	ble.w	800a51a <_strtod_l+0x532>
 800a3ee:	f014 030f 	ands.w	r3, r4, #15
 800a3f2:	d00a      	beq.n	800a40a <_strtod_l+0x422>
 800a3f4:	495f      	ldr	r1, [pc, #380]	@ (800a574 <_strtod_l+0x58c>)
 800a3f6:	4652      	mov	r2, sl
 800a3f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a3fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a400:	465b      	mov	r3, fp
 800a402:	f7f6 f869 	bl	80004d8 <__aeabi_dmul>
 800a406:	4682      	mov	sl, r0
 800a408:	468b      	mov	fp, r1
 800a40a:	f034 040f 	bics.w	r4, r4, #15
 800a40e:	d073      	beq.n	800a4f8 <_strtod_l+0x510>
 800a410:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a414:	dd48      	ble.n	800a4a8 <_strtod_l+0x4c0>
 800a416:	2400      	movs	r4, #0
 800a418:	46a0      	mov	r8, r4
 800a41a:	46a1      	mov	r9, r4
 800a41c:	940a      	str	r4, [sp, #40]	@ 0x28
 800a41e:	2322      	movs	r3, #34	@ 0x22
 800a420:	f04f 0a00 	mov.w	sl, #0
 800a424:	9a05      	ldr	r2, [sp, #20]
 800a426:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800a56c <_strtod_l+0x584>
 800a42a:	6013      	str	r3, [r2, #0]
 800a42c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a42e:	2b00      	cmp	r3, #0
 800a430:	f43f ae13 	beq.w	800a05a <_strtod_l+0x72>
 800a434:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a436:	9805      	ldr	r0, [sp, #20]
 800a438:	f7ff f94c 	bl	80096d4 <_Bfree>
 800a43c:	4649      	mov	r1, r9
 800a43e:	9805      	ldr	r0, [sp, #20]
 800a440:	f7ff f948 	bl	80096d4 <_Bfree>
 800a444:	4641      	mov	r1, r8
 800a446:	9805      	ldr	r0, [sp, #20]
 800a448:	f7ff f944 	bl	80096d4 <_Bfree>
 800a44c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a44e:	9805      	ldr	r0, [sp, #20]
 800a450:	f7ff f940 	bl	80096d4 <_Bfree>
 800a454:	4621      	mov	r1, r4
 800a456:	9805      	ldr	r0, [sp, #20]
 800a458:	f7ff f93c 	bl	80096d4 <_Bfree>
 800a45c:	e5fd      	b.n	800a05a <_strtod_l+0x72>
 800a45e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a460:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a464:	4293      	cmp	r3, r2
 800a466:	dbbc      	blt.n	800a3e2 <_strtod_l+0x3fa>
 800a468:	4c42      	ldr	r4, [pc, #264]	@ (800a574 <_strtod_l+0x58c>)
 800a46a:	f1c5 050f 	rsb	r5, r5, #15
 800a46e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a472:	4652      	mov	r2, sl
 800a474:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a478:	465b      	mov	r3, fp
 800a47a:	f7f6 f82d 	bl	80004d8 <__aeabi_dmul>
 800a47e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a480:	1b5d      	subs	r5, r3, r5
 800a482:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a486:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a48a:	e791      	b.n	800a3b0 <_strtod_l+0x3c8>
 800a48c:	3316      	adds	r3, #22
 800a48e:	dba8      	blt.n	800a3e2 <_strtod_l+0x3fa>
 800a490:	4b38      	ldr	r3, [pc, #224]	@ (800a574 <_strtod_l+0x58c>)
 800a492:	eba9 0808 	sub.w	r8, r9, r8
 800a496:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a49a:	4650      	mov	r0, sl
 800a49c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a4a0:	4659      	mov	r1, fp
 800a4a2:	f7f6 f943 	bl	800072c <__aeabi_ddiv>
 800a4a6:	e760      	b.n	800a36a <_strtod_l+0x382>
 800a4a8:	4b33      	ldr	r3, [pc, #204]	@ (800a578 <_strtod_l+0x590>)
 800a4aa:	4650      	mov	r0, sl
 800a4ac:	9308      	str	r3, [sp, #32]
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	4659      	mov	r1, fp
 800a4b2:	461e      	mov	r6, r3
 800a4b4:	1124      	asrs	r4, r4, #4
 800a4b6:	2c01      	cmp	r4, #1
 800a4b8:	dc21      	bgt.n	800a4fe <_strtod_l+0x516>
 800a4ba:	b10b      	cbz	r3, 800a4c0 <_strtod_l+0x4d8>
 800a4bc:	4682      	mov	sl, r0
 800a4be:	468b      	mov	fp, r1
 800a4c0:	492d      	ldr	r1, [pc, #180]	@ (800a578 <_strtod_l+0x590>)
 800a4c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a4c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a4ca:	4652      	mov	r2, sl
 800a4cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4d0:	465b      	mov	r3, fp
 800a4d2:	f7f6 f801 	bl	80004d8 <__aeabi_dmul>
 800a4d6:	4b25      	ldr	r3, [pc, #148]	@ (800a56c <_strtod_l+0x584>)
 800a4d8:	460a      	mov	r2, r1
 800a4da:	400b      	ands	r3, r1
 800a4dc:	4927      	ldr	r1, [pc, #156]	@ (800a57c <_strtod_l+0x594>)
 800a4de:	4682      	mov	sl, r0
 800a4e0:	428b      	cmp	r3, r1
 800a4e2:	d898      	bhi.n	800a416 <_strtod_l+0x42e>
 800a4e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a4e8:	428b      	cmp	r3, r1
 800a4ea:	bf86      	itte	hi
 800a4ec:	f04f 3aff 	movhi.w	sl, #4294967295
 800a4f0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800a580 <_strtod_l+0x598>
 800a4f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	9308      	str	r3, [sp, #32]
 800a4fc:	e07a      	b.n	800a5f4 <_strtod_l+0x60c>
 800a4fe:	07e2      	lsls	r2, r4, #31
 800a500:	d505      	bpl.n	800a50e <_strtod_l+0x526>
 800a502:	9b08      	ldr	r3, [sp, #32]
 800a504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a508:	f7f5 ffe6 	bl	80004d8 <__aeabi_dmul>
 800a50c:	2301      	movs	r3, #1
 800a50e:	9a08      	ldr	r2, [sp, #32]
 800a510:	3601      	adds	r6, #1
 800a512:	3208      	adds	r2, #8
 800a514:	1064      	asrs	r4, r4, #1
 800a516:	9208      	str	r2, [sp, #32]
 800a518:	e7cd      	b.n	800a4b6 <_strtod_l+0x4ce>
 800a51a:	d0ed      	beq.n	800a4f8 <_strtod_l+0x510>
 800a51c:	4264      	negs	r4, r4
 800a51e:	f014 020f 	ands.w	r2, r4, #15
 800a522:	d00a      	beq.n	800a53a <_strtod_l+0x552>
 800a524:	4b13      	ldr	r3, [pc, #76]	@ (800a574 <_strtod_l+0x58c>)
 800a526:	4650      	mov	r0, sl
 800a528:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a52c:	4659      	mov	r1, fp
 800a52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a532:	f7f6 f8fb 	bl	800072c <__aeabi_ddiv>
 800a536:	4682      	mov	sl, r0
 800a538:	468b      	mov	fp, r1
 800a53a:	1124      	asrs	r4, r4, #4
 800a53c:	d0dc      	beq.n	800a4f8 <_strtod_l+0x510>
 800a53e:	2c1f      	cmp	r4, #31
 800a540:	dd20      	ble.n	800a584 <_strtod_l+0x59c>
 800a542:	2400      	movs	r4, #0
 800a544:	46a0      	mov	r8, r4
 800a546:	46a1      	mov	r9, r4
 800a548:	940a      	str	r4, [sp, #40]	@ 0x28
 800a54a:	2322      	movs	r3, #34	@ 0x22
 800a54c:	9a05      	ldr	r2, [sp, #20]
 800a54e:	f04f 0a00 	mov.w	sl, #0
 800a552:	f04f 0b00 	mov.w	fp, #0
 800a556:	6013      	str	r3, [r2, #0]
 800a558:	e768      	b.n	800a42c <_strtod_l+0x444>
 800a55a:	bf00      	nop
 800a55c:	0800c609 	.word	0x0800c609
 800a560:	0800c81c 	.word	0x0800c81c
 800a564:	0800c601 	.word	0x0800c601
 800a568:	0800c638 	.word	0x0800c638
 800a56c:	7ff00000 	.word	0x7ff00000
 800a570:	0800c9c5 	.word	0x0800c9c5
 800a574:	0800c750 	.word	0x0800c750
 800a578:	0800c728 	.word	0x0800c728
 800a57c:	7ca00000 	.word	0x7ca00000
 800a580:	7fefffff 	.word	0x7fefffff
 800a584:	f014 0310 	ands.w	r3, r4, #16
 800a588:	bf18      	it	ne
 800a58a:	236a      	movne	r3, #106	@ 0x6a
 800a58c:	4650      	mov	r0, sl
 800a58e:	9308      	str	r3, [sp, #32]
 800a590:	4659      	mov	r1, fp
 800a592:	2300      	movs	r3, #0
 800a594:	4ea9      	ldr	r6, [pc, #676]	@ (800a83c <_strtod_l+0x854>)
 800a596:	07e2      	lsls	r2, r4, #31
 800a598:	d504      	bpl.n	800a5a4 <_strtod_l+0x5bc>
 800a59a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a59e:	f7f5 ff9b 	bl	80004d8 <__aeabi_dmul>
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	1064      	asrs	r4, r4, #1
 800a5a6:	f106 0608 	add.w	r6, r6, #8
 800a5aa:	d1f4      	bne.n	800a596 <_strtod_l+0x5ae>
 800a5ac:	b10b      	cbz	r3, 800a5b2 <_strtod_l+0x5ca>
 800a5ae:	4682      	mov	sl, r0
 800a5b0:	468b      	mov	fp, r1
 800a5b2:	9b08      	ldr	r3, [sp, #32]
 800a5b4:	b1b3      	cbz	r3, 800a5e4 <_strtod_l+0x5fc>
 800a5b6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a5ba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	4659      	mov	r1, fp
 800a5c2:	dd0f      	ble.n	800a5e4 <_strtod_l+0x5fc>
 800a5c4:	2b1f      	cmp	r3, #31
 800a5c6:	dd57      	ble.n	800a678 <_strtod_l+0x690>
 800a5c8:	2b34      	cmp	r3, #52	@ 0x34
 800a5ca:	bfd8      	it	le
 800a5cc:	f04f 33ff 	movle.w	r3, #4294967295
 800a5d0:	f04f 0a00 	mov.w	sl, #0
 800a5d4:	bfcf      	iteee	gt
 800a5d6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a5da:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a5de:	4093      	lslle	r3, r2
 800a5e0:	ea03 0b01 	andle.w	fp, r3, r1
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	4650      	mov	r0, sl
 800a5ea:	4659      	mov	r1, fp
 800a5ec:	f7f6 f9dc 	bl	80009a8 <__aeabi_dcmpeq>
 800a5f0:	2800      	cmp	r0, #0
 800a5f2:	d1a6      	bne.n	800a542 <_strtod_l+0x55a>
 800a5f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5f6:	463a      	mov	r2, r7
 800a5f8:	9300      	str	r3, [sp, #0]
 800a5fa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a5fc:	462b      	mov	r3, r5
 800a5fe:	9805      	ldr	r0, [sp, #20]
 800a600:	f7ff f8d0 	bl	80097a4 <__s2b>
 800a604:	900a      	str	r0, [sp, #40]	@ 0x28
 800a606:	2800      	cmp	r0, #0
 800a608:	f43f af05 	beq.w	800a416 <_strtod_l+0x42e>
 800a60c:	2400      	movs	r4, #0
 800a60e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a610:	eba9 0308 	sub.w	r3, r9, r8
 800a614:	2a00      	cmp	r2, #0
 800a616:	bfa8      	it	ge
 800a618:	2300      	movge	r3, #0
 800a61a:	46a0      	mov	r8, r4
 800a61c:	9312      	str	r3, [sp, #72]	@ 0x48
 800a61e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a622:	9316      	str	r3, [sp, #88]	@ 0x58
 800a624:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a626:	9805      	ldr	r0, [sp, #20]
 800a628:	6859      	ldr	r1, [r3, #4]
 800a62a:	f7ff f813 	bl	8009654 <_Balloc>
 800a62e:	4681      	mov	r9, r0
 800a630:	2800      	cmp	r0, #0
 800a632:	f43f aef4 	beq.w	800a41e <_strtod_l+0x436>
 800a636:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a638:	300c      	adds	r0, #12
 800a63a:	691a      	ldr	r2, [r3, #16]
 800a63c:	f103 010c 	add.w	r1, r3, #12
 800a640:	3202      	adds	r2, #2
 800a642:	0092      	lsls	r2, r2, #2
 800a644:	f7fe f8a3 	bl	800878e <memcpy>
 800a648:	ab1c      	add	r3, sp, #112	@ 0x70
 800a64a:	9301      	str	r3, [sp, #4]
 800a64c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a64e:	9300      	str	r3, [sp, #0]
 800a650:	4652      	mov	r2, sl
 800a652:	465b      	mov	r3, fp
 800a654:	9805      	ldr	r0, [sp, #20]
 800a656:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a65a:	f7ff fbd5 	bl	8009e08 <__d2b>
 800a65e:	901a      	str	r0, [sp, #104]	@ 0x68
 800a660:	2800      	cmp	r0, #0
 800a662:	f43f aedc 	beq.w	800a41e <_strtod_l+0x436>
 800a666:	2101      	movs	r1, #1
 800a668:	9805      	ldr	r0, [sp, #20]
 800a66a:	f7ff f931 	bl	80098d0 <__i2b>
 800a66e:	4680      	mov	r8, r0
 800a670:	b948      	cbnz	r0, 800a686 <_strtod_l+0x69e>
 800a672:	f04f 0800 	mov.w	r8, #0
 800a676:	e6d2      	b.n	800a41e <_strtod_l+0x436>
 800a678:	f04f 32ff 	mov.w	r2, #4294967295
 800a67c:	fa02 f303 	lsl.w	r3, r2, r3
 800a680:	ea03 0a0a 	and.w	sl, r3, sl
 800a684:	e7ae      	b.n	800a5e4 <_strtod_l+0x5fc>
 800a686:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a688:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a68a:	2d00      	cmp	r5, #0
 800a68c:	bfab      	itete	ge
 800a68e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a690:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a692:	18ef      	addge	r7, r5, r3
 800a694:	1b5e      	sublt	r6, r3, r5
 800a696:	9b08      	ldr	r3, [sp, #32]
 800a698:	bfa8      	it	ge
 800a69a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a69c:	eba5 0503 	sub.w	r5, r5, r3
 800a6a0:	4415      	add	r5, r2
 800a6a2:	4b67      	ldr	r3, [pc, #412]	@ (800a840 <_strtod_l+0x858>)
 800a6a4:	f105 35ff 	add.w	r5, r5, #4294967295
 800a6a8:	bfb8      	it	lt
 800a6aa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a6ac:	429d      	cmp	r5, r3
 800a6ae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a6b2:	da50      	bge.n	800a756 <_strtod_l+0x76e>
 800a6b4:	1b5b      	subs	r3, r3, r5
 800a6b6:	2b1f      	cmp	r3, #31
 800a6b8:	f04f 0101 	mov.w	r1, #1
 800a6bc:	eba2 0203 	sub.w	r2, r2, r3
 800a6c0:	dc3d      	bgt.n	800a73e <_strtod_l+0x756>
 800a6c2:	fa01 f303 	lsl.w	r3, r1, r3
 800a6c6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	9310      	str	r3, [sp, #64]	@ 0x40
 800a6cc:	18bd      	adds	r5, r7, r2
 800a6ce:	9b08      	ldr	r3, [sp, #32]
 800a6d0:	42af      	cmp	r7, r5
 800a6d2:	4416      	add	r6, r2
 800a6d4:	441e      	add	r6, r3
 800a6d6:	463b      	mov	r3, r7
 800a6d8:	bfa8      	it	ge
 800a6da:	462b      	movge	r3, r5
 800a6dc:	42b3      	cmp	r3, r6
 800a6de:	bfa8      	it	ge
 800a6e0:	4633      	movge	r3, r6
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	bfc2      	ittt	gt
 800a6e6:	1aed      	subgt	r5, r5, r3
 800a6e8:	1af6      	subgt	r6, r6, r3
 800a6ea:	1aff      	subgt	r7, r7, r3
 800a6ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	dd16      	ble.n	800a720 <_strtod_l+0x738>
 800a6f2:	4641      	mov	r1, r8
 800a6f4:	461a      	mov	r2, r3
 800a6f6:	9805      	ldr	r0, [sp, #20]
 800a6f8:	f7ff f9a8 	bl	8009a4c <__pow5mult>
 800a6fc:	4680      	mov	r8, r0
 800a6fe:	2800      	cmp	r0, #0
 800a700:	d0b7      	beq.n	800a672 <_strtod_l+0x68a>
 800a702:	4601      	mov	r1, r0
 800a704:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a706:	9805      	ldr	r0, [sp, #20]
 800a708:	f7ff f8f8 	bl	80098fc <__multiply>
 800a70c:	900e      	str	r0, [sp, #56]	@ 0x38
 800a70e:	2800      	cmp	r0, #0
 800a710:	f43f ae85 	beq.w	800a41e <_strtod_l+0x436>
 800a714:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a716:	9805      	ldr	r0, [sp, #20]
 800a718:	f7fe ffdc 	bl	80096d4 <_Bfree>
 800a71c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a71e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a720:	2d00      	cmp	r5, #0
 800a722:	dc1d      	bgt.n	800a760 <_strtod_l+0x778>
 800a724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a726:	2b00      	cmp	r3, #0
 800a728:	dd23      	ble.n	800a772 <_strtod_l+0x78a>
 800a72a:	4649      	mov	r1, r9
 800a72c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a72e:	9805      	ldr	r0, [sp, #20]
 800a730:	f7ff f98c 	bl	8009a4c <__pow5mult>
 800a734:	4681      	mov	r9, r0
 800a736:	b9e0      	cbnz	r0, 800a772 <_strtod_l+0x78a>
 800a738:	f04f 0900 	mov.w	r9, #0
 800a73c:	e66f      	b.n	800a41e <_strtod_l+0x436>
 800a73e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a742:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a746:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a74a:	35e2      	adds	r5, #226	@ 0xe2
 800a74c:	fa01 f305 	lsl.w	r3, r1, r5
 800a750:	9310      	str	r3, [sp, #64]	@ 0x40
 800a752:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a754:	e7ba      	b.n	800a6cc <_strtod_l+0x6e4>
 800a756:	2300      	movs	r3, #0
 800a758:	9310      	str	r3, [sp, #64]	@ 0x40
 800a75a:	2301      	movs	r3, #1
 800a75c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a75e:	e7b5      	b.n	800a6cc <_strtod_l+0x6e4>
 800a760:	462a      	mov	r2, r5
 800a762:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a764:	9805      	ldr	r0, [sp, #20]
 800a766:	f7ff f9cb 	bl	8009b00 <__lshift>
 800a76a:	901a      	str	r0, [sp, #104]	@ 0x68
 800a76c:	2800      	cmp	r0, #0
 800a76e:	d1d9      	bne.n	800a724 <_strtod_l+0x73c>
 800a770:	e655      	b.n	800a41e <_strtod_l+0x436>
 800a772:	2e00      	cmp	r6, #0
 800a774:	dd07      	ble.n	800a786 <_strtod_l+0x79e>
 800a776:	4649      	mov	r1, r9
 800a778:	4632      	mov	r2, r6
 800a77a:	9805      	ldr	r0, [sp, #20]
 800a77c:	f7ff f9c0 	bl	8009b00 <__lshift>
 800a780:	4681      	mov	r9, r0
 800a782:	2800      	cmp	r0, #0
 800a784:	d0d8      	beq.n	800a738 <_strtod_l+0x750>
 800a786:	2f00      	cmp	r7, #0
 800a788:	dd08      	ble.n	800a79c <_strtod_l+0x7b4>
 800a78a:	4641      	mov	r1, r8
 800a78c:	463a      	mov	r2, r7
 800a78e:	9805      	ldr	r0, [sp, #20]
 800a790:	f7ff f9b6 	bl	8009b00 <__lshift>
 800a794:	4680      	mov	r8, r0
 800a796:	2800      	cmp	r0, #0
 800a798:	f43f ae41 	beq.w	800a41e <_strtod_l+0x436>
 800a79c:	464a      	mov	r2, r9
 800a79e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a7a0:	9805      	ldr	r0, [sp, #20]
 800a7a2:	f7ff fa35 	bl	8009c10 <__mdiff>
 800a7a6:	4604      	mov	r4, r0
 800a7a8:	2800      	cmp	r0, #0
 800a7aa:	f43f ae38 	beq.w	800a41e <_strtod_l+0x436>
 800a7ae:	68c3      	ldr	r3, [r0, #12]
 800a7b0:	4641      	mov	r1, r8
 800a7b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	60c3      	str	r3, [r0, #12]
 800a7b8:	f7ff fa0e 	bl	8009bd8 <__mcmp>
 800a7bc:	2800      	cmp	r0, #0
 800a7be:	da45      	bge.n	800a84c <_strtod_l+0x864>
 800a7c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a7c2:	ea53 030a 	orrs.w	r3, r3, sl
 800a7c6:	d16b      	bne.n	800a8a0 <_strtod_l+0x8b8>
 800a7c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d167      	bne.n	800a8a0 <_strtod_l+0x8b8>
 800a7d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a7d4:	0d1b      	lsrs	r3, r3, #20
 800a7d6:	051b      	lsls	r3, r3, #20
 800a7d8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a7dc:	d960      	bls.n	800a8a0 <_strtod_l+0x8b8>
 800a7de:	6963      	ldr	r3, [r4, #20]
 800a7e0:	b913      	cbnz	r3, 800a7e8 <_strtod_l+0x800>
 800a7e2:	6923      	ldr	r3, [r4, #16]
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	dd5b      	ble.n	800a8a0 <_strtod_l+0x8b8>
 800a7e8:	4621      	mov	r1, r4
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	9805      	ldr	r0, [sp, #20]
 800a7ee:	f7ff f987 	bl	8009b00 <__lshift>
 800a7f2:	4641      	mov	r1, r8
 800a7f4:	4604      	mov	r4, r0
 800a7f6:	f7ff f9ef 	bl	8009bd8 <__mcmp>
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	dd50      	ble.n	800a8a0 <_strtod_l+0x8b8>
 800a7fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a802:	9a08      	ldr	r2, [sp, #32]
 800a804:	0d1b      	lsrs	r3, r3, #20
 800a806:	051b      	lsls	r3, r3, #20
 800a808:	2a00      	cmp	r2, #0
 800a80a:	d06a      	beq.n	800a8e2 <_strtod_l+0x8fa>
 800a80c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a810:	d867      	bhi.n	800a8e2 <_strtod_l+0x8fa>
 800a812:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a816:	f67f ae98 	bls.w	800a54a <_strtod_l+0x562>
 800a81a:	4650      	mov	r0, sl
 800a81c:	4659      	mov	r1, fp
 800a81e:	4b09      	ldr	r3, [pc, #36]	@ (800a844 <_strtod_l+0x85c>)
 800a820:	2200      	movs	r2, #0
 800a822:	f7f5 fe59 	bl	80004d8 <__aeabi_dmul>
 800a826:	4b08      	ldr	r3, [pc, #32]	@ (800a848 <_strtod_l+0x860>)
 800a828:	4682      	mov	sl, r0
 800a82a:	400b      	ands	r3, r1
 800a82c:	468b      	mov	fp, r1
 800a82e:	2b00      	cmp	r3, #0
 800a830:	f47f ae00 	bne.w	800a434 <_strtod_l+0x44c>
 800a834:	2322      	movs	r3, #34	@ 0x22
 800a836:	9a05      	ldr	r2, [sp, #20]
 800a838:	6013      	str	r3, [r2, #0]
 800a83a:	e5fb      	b.n	800a434 <_strtod_l+0x44c>
 800a83c:	0800c848 	.word	0x0800c848
 800a840:	fffffc02 	.word	0xfffffc02
 800a844:	39500000 	.word	0x39500000
 800a848:	7ff00000 	.word	0x7ff00000
 800a84c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a850:	d165      	bne.n	800a91e <_strtod_l+0x936>
 800a852:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a854:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a858:	b35a      	cbz	r2, 800a8b2 <_strtod_l+0x8ca>
 800a85a:	4a99      	ldr	r2, [pc, #612]	@ (800aac0 <_strtod_l+0xad8>)
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d12b      	bne.n	800a8b8 <_strtod_l+0x8d0>
 800a860:	9b08      	ldr	r3, [sp, #32]
 800a862:	4651      	mov	r1, sl
 800a864:	b303      	cbz	r3, 800a8a8 <_strtod_l+0x8c0>
 800a866:	465a      	mov	r2, fp
 800a868:	4b96      	ldr	r3, [pc, #600]	@ (800aac4 <_strtod_l+0xadc>)
 800a86a:	4013      	ands	r3, r2
 800a86c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a870:	f04f 32ff 	mov.w	r2, #4294967295
 800a874:	d81b      	bhi.n	800a8ae <_strtod_l+0x8c6>
 800a876:	0d1b      	lsrs	r3, r3, #20
 800a878:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a87c:	fa02 f303 	lsl.w	r3, r2, r3
 800a880:	4299      	cmp	r1, r3
 800a882:	d119      	bne.n	800a8b8 <_strtod_l+0x8d0>
 800a884:	4b90      	ldr	r3, [pc, #576]	@ (800aac8 <_strtod_l+0xae0>)
 800a886:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a888:	429a      	cmp	r2, r3
 800a88a:	d102      	bne.n	800a892 <_strtod_l+0x8aa>
 800a88c:	3101      	adds	r1, #1
 800a88e:	f43f adc6 	beq.w	800a41e <_strtod_l+0x436>
 800a892:	f04f 0a00 	mov.w	sl, #0
 800a896:	4b8b      	ldr	r3, [pc, #556]	@ (800aac4 <_strtod_l+0xadc>)
 800a898:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a89a:	401a      	ands	r2, r3
 800a89c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a8a0:	9b08      	ldr	r3, [sp, #32]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d1b9      	bne.n	800a81a <_strtod_l+0x832>
 800a8a6:	e5c5      	b.n	800a434 <_strtod_l+0x44c>
 800a8a8:	f04f 33ff 	mov.w	r3, #4294967295
 800a8ac:	e7e8      	b.n	800a880 <_strtod_l+0x898>
 800a8ae:	4613      	mov	r3, r2
 800a8b0:	e7e6      	b.n	800a880 <_strtod_l+0x898>
 800a8b2:	ea53 030a 	orrs.w	r3, r3, sl
 800a8b6:	d0a2      	beq.n	800a7fe <_strtod_l+0x816>
 800a8b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a8ba:	b1db      	cbz	r3, 800a8f4 <_strtod_l+0x90c>
 800a8bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a8be:	4213      	tst	r3, r2
 800a8c0:	d0ee      	beq.n	800a8a0 <_strtod_l+0x8b8>
 800a8c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8c4:	4650      	mov	r0, sl
 800a8c6:	4659      	mov	r1, fp
 800a8c8:	9a08      	ldr	r2, [sp, #32]
 800a8ca:	b1bb      	cbz	r3, 800a8fc <_strtod_l+0x914>
 800a8cc:	f7ff fb68 	bl	8009fa0 <sulp>
 800a8d0:	4602      	mov	r2, r0
 800a8d2:	460b      	mov	r3, r1
 800a8d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a8d8:	f7f5 fc48 	bl	800016c <__adddf3>
 800a8dc:	4682      	mov	sl, r0
 800a8de:	468b      	mov	fp, r1
 800a8e0:	e7de      	b.n	800a8a0 <_strtod_l+0x8b8>
 800a8e2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a8e6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a8ea:	f04f 3aff 	mov.w	sl, #4294967295
 800a8ee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a8f2:	e7d5      	b.n	800a8a0 <_strtod_l+0x8b8>
 800a8f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a8f6:	ea13 0f0a 	tst.w	r3, sl
 800a8fa:	e7e1      	b.n	800a8c0 <_strtod_l+0x8d8>
 800a8fc:	f7ff fb50 	bl	8009fa0 <sulp>
 800a900:	4602      	mov	r2, r0
 800a902:	460b      	mov	r3, r1
 800a904:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a908:	f7f5 fc2e 	bl	8000168 <__aeabi_dsub>
 800a90c:	2200      	movs	r2, #0
 800a90e:	2300      	movs	r3, #0
 800a910:	4682      	mov	sl, r0
 800a912:	468b      	mov	fp, r1
 800a914:	f7f6 f848 	bl	80009a8 <__aeabi_dcmpeq>
 800a918:	2800      	cmp	r0, #0
 800a91a:	d0c1      	beq.n	800a8a0 <_strtod_l+0x8b8>
 800a91c:	e615      	b.n	800a54a <_strtod_l+0x562>
 800a91e:	4641      	mov	r1, r8
 800a920:	4620      	mov	r0, r4
 800a922:	f7ff fac9 	bl	8009eb8 <__ratio>
 800a926:	2200      	movs	r2, #0
 800a928:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a92c:	4606      	mov	r6, r0
 800a92e:	460f      	mov	r7, r1
 800a930:	f7f6 f84e 	bl	80009d0 <__aeabi_dcmple>
 800a934:	2800      	cmp	r0, #0
 800a936:	d06d      	beq.n	800aa14 <_strtod_l+0xa2c>
 800a938:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d178      	bne.n	800aa30 <_strtod_l+0xa48>
 800a93e:	f1ba 0f00 	cmp.w	sl, #0
 800a942:	d156      	bne.n	800a9f2 <_strtod_l+0xa0a>
 800a944:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a946:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d158      	bne.n	800aa00 <_strtod_l+0xa18>
 800a94e:	2200      	movs	r2, #0
 800a950:	4630      	mov	r0, r6
 800a952:	4639      	mov	r1, r7
 800a954:	4b5d      	ldr	r3, [pc, #372]	@ (800aacc <_strtod_l+0xae4>)
 800a956:	f7f6 f831 	bl	80009bc <__aeabi_dcmplt>
 800a95a:	2800      	cmp	r0, #0
 800a95c:	d157      	bne.n	800aa0e <_strtod_l+0xa26>
 800a95e:	4630      	mov	r0, r6
 800a960:	4639      	mov	r1, r7
 800a962:	2200      	movs	r2, #0
 800a964:	4b5a      	ldr	r3, [pc, #360]	@ (800aad0 <_strtod_l+0xae8>)
 800a966:	f7f5 fdb7 	bl	80004d8 <__aeabi_dmul>
 800a96a:	4606      	mov	r6, r0
 800a96c:	460f      	mov	r7, r1
 800a96e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a972:	9606      	str	r6, [sp, #24]
 800a974:	9307      	str	r3, [sp, #28]
 800a976:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a97a:	4d52      	ldr	r5, [pc, #328]	@ (800aac4 <_strtod_l+0xadc>)
 800a97c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a980:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a982:	401d      	ands	r5, r3
 800a984:	4b53      	ldr	r3, [pc, #332]	@ (800aad4 <_strtod_l+0xaec>)
 800a986:	429d      	cmp	r5, r3
 800a988:	f040 80aa 	bne.w	800aae0 <_strtod_l+0xaf8>
 800a98c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a98e:	4650      	mov	r0, sl
 800a990:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a994:	4659      	mov	r1, fp
 800a996:	f7ff f9cf 	bl	8009d38 <__ulp>
 800a99a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a99e:	f7f5 fd9b 	bl	80004d8 <__aeabi_dmul>
 800a9a2:	4652      	mov	r2, sl
 800a9a4:	465b      	mov	r3, fp
 800a9a6:	f7f5 fbe1 	bl	800016c <__adddf3>
 800a9aa:	460b      	mov	r3, r1
 800a9ac:	4945      	ldr	r1, [pc, #276]	@ (800aac4 <_strtod_l+0xadc>)
 800a9ae:	4a4a      	ldr	r2, [pc, #296]	@ (800aad8 <_strtod_l+0xaf0>)
 800a9b0:	4019      	ands	r1, r3
 800a9b2:	4291      	cmp	r1, r2
 800a9b4:	4682      	mov	sl, r0
 800a9b6:	d942      	bls.n	800aa3e <_strtod_l+0xa56>
 800a9b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a9ba:	4b43      	ldr	r3, [pc, #268]	@ (800aac8 <_strtod_l+0xae0>)
 800a9bc:	429a      	cmp	r2, r3
 800a9be:	d103      	bne.n	800a9c8 <_strtod_l+0x9e0>
 800a9c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a9c2:	3301      	adds	r3, #1
 800a9c4:	f43f ad2b 	beq.w	800a41e <_strtod_l+0x436>
 800a9c8:	f04f 3aff 	mov.w	sl, #4294967295
 800a9cc:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 800aac8 <_strtod_l+0xae0>
 800a9d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a9d2:	9805      	ldr	r0, [sp, #20]
 800a9d4:	f7fe fe7e 	bl	80096d4 <_Bfree>
 800a9d8:	4649      	mov	r1, r9
 800a9da:	9805      	ldr	r0, [sp, #20]
 800a9dc:	f7fe fe7a 	bl	80096d4 <_Bfree>
 800a9e0:	4641      	mov	r1, r8
 800a9e2:	9805      	ldr	r0, [sp, #20]
 800a9e4:	f7fe fe76 	bl	80096d4 <_Bfree>
 800a9e8:	4621      	mov	r1, r4
 800a9ea:	9805      	ldr	r0, [sp, #20]
 800a9ec:	f7fe fe72 	bl	80096d4 <_Bfree>
 800a9f0:	e618      	b.n	800a624 <_strtod_l+0x63c>
 800a9f2:	f1ba 0f01 	cmp.w	sl, #1
 800a9f6:	d103      	bne.n	800aa00 <_strtod_l+0xa18>
 800a9f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	f43f ada5 	beq.w	800a54a <_strtod_l+0x562>
 800aa00:	2200      	movs	r2, #0
 800aa02:	4b36      	ldr	r3, [pc, #216]	@ (800aadc <_strtod_l+0xaf4>)
 800aa04:	2600      	movs	r6, #0
 800aa06:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800aa0a:	4f30      	ldr	r7, [pc, #192]	@ (800aacc <_strtod_l+0xae4>)
 800aa0c:	e7b3      	b.n	800a976 <_strtod_l+0x98e>
 800aa0e:	2600      	movs	r6, #0
 800aa10:	4f2f      	ldr	r7, [pc, #188]	@ (800aad0 <_strtod_l+0xae8>)
 800aa12:	e7ac      	b.n	800a96e <_strtod_l+0x986>
 800aa14:	4630      	mov	r0, r6
 800aa16:	4639      	mov	r1, r7
 800aa18:	4b2d      	ldr	r3, [pc, #180]	@ (800aad0 <_strtod_l+0xae8>)
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f7f5 fd5c 	bl	80004d8 <__aeabi_dmul>
 800aa20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa22:	4606      	mov	r6, r0
 800aa24:	460f      	mov	r7, r1
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d0a1      	beq.n	800a96e <_strtod_l+0x986>
 800aa2a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800aa2e:	e7a2      	b.n	800a976 <_strtod_l+0x98e>
 800aa30:	2200      	movs	r2, #0
 800aa32:	4b26      	ldr	r3, [pc, #152]	@ (800aacc <_strtod_l+0xae4>)
 800aa34:	4616      	mov	r6, r2
 800aa36:	461f      	mov	r7, r3
 800aa38:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800aa3c:	e79b      	b.n	800a976 <_strtod_l+0x98e>
 800aa3e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800aa42:	9b08      	ldr	r3, [sp, #32]
 800aa44:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d1c1      	bne.n	800a9d0 <_strtod_l+0x9e8>
 800aa4c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aa50:	0d1b      	lsrs	r3, r3, #20
 800aa52:	051b      	lsls	r3, r3, #20
 800aa54:	429d      	cmp	r5, r3
 800aa56:	d1bb      	bne.n	800a9d0 <_strtod_l+0x9e8>
 800aa58:	4630      	mov	r0, r6
 800aa5a:	4639      	mov	r1, r7
 800aa5c:	f7f6 f884 	bl	8000b68 <__aeabi_d2lz>
 800aa60:	f7f5 fd0c 	bl	800047c <__aeabi_l2d>
 800aa64:	4602      	mov	r2, r0
 800aa66:	460b      	mov	r3, r1
 800aa68:	4630      	mov	r0, r6
 800aa6a:	4639      	mov	r1, r7
 800aa6c:	f7f5 fb7c 	bl	8000168 <__aeabi_dsub>
 800aa70:	460b      	mov	r3, r1
 800aa72:	4602      	mov	r2, r0
 800aa74:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800aa78:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800aa7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa7e:	ea46 060a 	orr.w	r6, r6, sl
 800aa82:	431e      	orrs	r6, r3
 800aa84:	d069      	beq.n	800ab5a <_strtod_l+0xb72>
 800aa86:	a30a      	add	r3, pc, #40	@ (adr r3, 800aab0 <_strtod_l+0xac8>)
 800aa88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa8c:	f7f5 ff96 	bl	80009bc <__aeabi_dcmplt>
 800aa90:	2800      	cmp	r0, #0
 800aa92:	f47f accf 	bne.w	800a434 <_strtod_l+0x44c>
 800aa96:	a308      	add	r3, pc, #32	@ (adr r3, 800aab8 <_strtod_l+0xad0>)
 800aa98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aaa0:	f7f5 ffaa 	bl	80009f8 <__aeabi_dcmpgt>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	d093      	beq.n	800a9d0 <_strtod_l+0x9e8>
 800aaa8:	e4c4      	b.n	800a434 <_strtod_l+0x44c>
 800aaaa:	bf00      	nop
 800aaac:	f3af 8000 	nop.w
 800aab0:	94a03595 	.word	0x94a03595
 800aab4:	3fdfffff 	.word	0x3fdfffff
 800aab8:	35afe535 	.word	0x35afe535
 800aabc:	3fe00000 	.word	0x3fe00000
 800aac0:	000fffff 	.word	0x000fffff
 800aac4:	7ff00000 	.word	0x7ff00000
 800aac8:	7fefffff 	.word	0x7fefffff
 800aacc:	3ff00000 	.word	0x3ff00000
 800aad0:	3fe00000 	.word	0x3fe00000
 800aad4:	7fe00000 	.word	0x7fe00000
 800aad8:	7c9fffff 	.word	0x7c9fffff
 800aadc:	bff00000 	.word	0xbff00000
 800aae0:	9b08      	ldr	r3, [sp, #32]
 800aae2:	b323      	cbz	r3, 800ab2e <_strtod_l+0xb46>
 800aae4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800aae8:	d821      	bhi.n	800ab2e <_strtod_l+0xb46>
 800aaea:	a327      	add	r3, pc, #156	@ (adr r3, 800ab88 <_strtod_l+0xba0>)
 800aaec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf0:	4630      	mov	r0, r6
 800aaf2:	4639      	mov	r1, r7
 800aaf4:	f7f5 ff6c 	bl	80009d0 <__aeabi_dcmple>
 800aaf8:	b1a0      	cbz	r0, 800ab24 <_strtod_l+0xb3c>
 800aafa:	4639      	mov	r1, r7
 800aafc:	4630      	mov	r0, r6
 800aafe:	f7f5 ffc3 	bl	8000a88 <__aeabi_d2uiz>
 800ab02:	2801      	cmp	r0, #1
 800ab04:	bf38      	it	cc
 800ab06:	2001      	movcc	r0, #1
 800ab08:	f7f5 fc6c 	bl	80003e4 <__aeabi_ui2d>
 800ab0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab0e:	4606      	mov	r6, r0
 800ab10:	460f      	mov	r7, r1
 800ab12:	b9fb      	cbnz	r3, 800ab54 <_strtod_l+0xb6c>
 800ab14:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ab18:	9014      	str	r0, [sp, #80]	@ 0x50
 800ab1a:	9315      	str	r3, [sp, #84]	@ 0x54
 800ab1c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ab20:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ab24:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ab26:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ab2a:	1b5b      	subs	r3, r3, r5
 800ab2c:	9311      	str	r3, [sp, #68]	@ 0x44
 800ab2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab32:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ab36:	f7ff f8ff 	bl	8009d38 <__ulp>
 800ab3a:	4602      	mov	r2, r0
 800ab3c:	460b      	mov	r3, r1
 800ab3e:	4650      	mov	r0, sl
 800ab40:	4659      	mov	r1, fp
 800ab42:	f7f5 fcc9 	bl	80004d8 <__aeabi_dmul>
 800ab46:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ab4a:	f7f5 fb0f 	bl	800016c <__adddf3>
 800ab4e:	4682      	mov	sl, r0
 800ab50:	468b      	mov	fp, r1
 800ab52:	e776      	b.n	800aa42 <_strtod_l+0xa5a>
 800ab54:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ab58:	e7e0      	b.n	800ab1c <_strtod_l+0xb34>
 800ab5a:	a30d      	add	r3, pc, #52	@ (adr r3, 800ab90 <_strtod_l+0xba8>)
 800ab5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab60:	f7f5 ff2c 	bl	80009bc <__aeabi_dcmplt>
 800ab64:	e79e      	b.n	800aaa4 <_strtod_l+0xabc>
 800ab66:	2300      	movs	r3, #0
 800ab68:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab6c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ab6e:	6013      	str	r3, [r2, #0]
 800ab70:	f7ff ba77 	b.w	800a062 <_strtod_l+0x7a>
 800ab74:	2a65      	cmp	r2, #101	@ 0x65
 800ab76:	f43f ab6e 	beq.w	800a256 <_strtod_l+0x26e>
 800ab7a:	2a45      	cmp	r2, #69	@ 0x45
 800ab7c:	f43f ab6b 	beq.w	800a256 <_strtod_l+0x26e>
 800ab80:	2301      	movs	r3, #1
 800ab82:	f7ff bba6 	b.w	800a2d2 <_strtod_l+0x2ea>
 800ab86:	bf00      	nop
 800ab88:	ffc00000 	.word	0xffc00000
 800ab8c:	41dfffff 	.word	0x41dfffff
 800ab90:	94a03595 	.word	0x94a03595
 800ab94:	3fcfffff 	.word	0x3fcfffff

0800ab98 <_strtod_r>:
 800ab98:	4b01      	ldr	r3, [pc, #4]	@ (800aba0 <_strtod_r+0x8>)
 800ab9a:	f7ff ba25 	b.w	8009fe8 <_strtod_l>
 800ab9e:	bf00      	nop
 800aba0:	20000080 	.word	0x20000080

0800aba4 <_strtol_l.constprop.0>:
 800aba4:	2b24      	cmp	r3, #36	@ 0x24
 800aba6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abaa:	4686      	mov	lr, r0
 800abac:	4690      	mov	r8, r2
 800abae:	d801      	bhi.n	800abb4 <_strtol_l.constprop.0+0x10>
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d106      	bne.n	800abc2 <_strtol_l.constprop.0+0x1e>
 800abb4:	f7fd fdb0 	bl	8008718 <__errno>
 800abb8:	2316      	movs	r3, #22
 800abba:	6003      	str	r3, [r0, #0]
 800abbc:	2000      	movs	r0, #0
 800abbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abc2:	460d      	mov	r5, r1
 800abc4:	4833      	ldr	r0, [pc, #204]	@ (800ac94 <_strtol_l.constprop.0+0xf0>)
 800abc6:	462a      	mov	r2, r5
 800abc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abcc:	5d06      	ldrb	r6, [r0, r4]
 800abce:	f016 0608 	ands.w	r6, r6, #8
 800abd2:	d1f8      	bne.n	800abc6 <_strtol_l.constprop.0+0x22>
 800abd4:	2c2d      	cmp	r4, #45	@ 0x2d
 800abd6:	d12d      	bne.n	800ac34 <_strtol_l.constprop.0+0x90>
 800abd8:	2601      	movs	r6, #1
 800abda:	782c      	ldrb	r4, [r5, #0]
 800abdc:	1c95      	adds	r5, r2, #2
 800abde:	f033 0210 	bics.w	r2, r3, #16
 800abe2:	d109      	bne.n	800abf8 <_strtol_l.constprop.0+0x54>
 800abe4:	2c30      	cmp	r4, #48	@ 0x30
 800abe6:	d12a      	bne.n	800ac3e <_strtol_l.constprop.0+0x9a>
 800abe8:	782a      	ldrb	r2, [r5, #0]
 800abea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800abee:	2a58      	cmp	r2, #88	@ 0x58
 800abf0:	d125      	bne.n	800ac3e <_strtol_l.constprop.0+0x9a>
 800abf2:	2310      	movs	r3, #16
 800abf4:	786c      	ldrb	r4, [r5, #1]
 800abf6:	3502      	adds	r5, #2
 800abf8:	2200      	movs	r2, #0
 800abfa:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800abfe:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ac02:	fbbc f9f3 	udiv	r9, ip, r3
 800ac06:	4610      	mov	r0, r2
 800ac08:	fb03 ca19 	mls	sl, r3, r9, ip
 800ac0c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ac10:	2f09      	cmp	r7, #9
 800ac12:	d81b      	bhi.n	800ac4c <_strtol_l.constprop.0+0xa8>
 800ac14:	463c      	mov	r4, r7
 800ac16:	42a3      	cmp	r3, r4
 800ac18:	dd27      	ble.n	800ac6a <_strtol_l.constprop.0+0xc6>
 800ac1a:	1c57      	adds	r7, r2, #1
 800ac1c:	d007      	beq.n	800ac2e <_strtol_l.constprop.0+0x8a>
 800ac1e:	4581      	cmp	r9, r0
 800ac20:	d320      	bcc.n	800ac64 <_strtol_l.constprop.0+0xc0>
 800ac22:	d101      	bne.n	800ac28 <_strtol_l.constprop.0+0x84>
 800ac24:	45a2      	cmp	sl, r4
 800ac26:	db1d      	blt.n	800ac64 <_strtol_l.constprop.0+0xc0>
 800ac28:	2201      	movs	r2, #1
 800ac2a:	fb00 4003 	mla	r0, r0, r3, r4
 800ac2e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac32:	e7eb      	b.n	800ac0c <_strtol_l.constprop.0+0x68>
 800ac34:	2c2b      	cmp	r4, #43	@ 0x2b
 800ac36:	bf04      	itt	eq
 800ac38:	782c      	ldrbeq	r4, [r5, #0]
 800ac3a:	1c95      	addeq	r5, r2, #2
 800ac3c:	e7cf      	b.n	800abde <_strtol_l.constprop.0+0x3a>
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d1da      	bne.n	800abf8 <_strtol_l.constprop.0+0x54>
 800ac42:	2c30      	cmp	r4, #48	@ 0x30
 800ac44:	bf0c      	ite	eq
 800ac46:	2308      	moveq	r3, #8
 800ac48:	230a      	movne	r3, #10
 800ac4a:	e7d5      	b.n	800abf8 <_strtol_l.constprop.0+0x54>
 800ac4c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ac50:	2f19      	cmp	r7, #25
 800ac52:	d801      	bhi.n	800ac58 <_strtol_l.constprop.0+0xb4>
 800ac54:	3c37      	subs	r4, #55	@ 0x37
 800ac56:	e7de      	b.n	800ac16 <_strtol_l.constprop.0+0x72>
 800ac58:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ac5c:	2f19      	cmp	r7, #25
 800ac5e:	d804      	bhi.n	800ac6a <_strtol_l.constprop.0+0xc6>
 800ac60:	3c57      	subs	r4, #87	@ 0x57
 800ac62:	e7d8      	b.n	800ac16 <_strtol_l.constprop.0+0x72>
 800ac64:	f04f 32ff 	mov.w	r2, #4294967295
 800ac68:	e7e1      	b.n	800ac2e <_strtol_l.constprop.0+0x8a>
 800ac6a:	1c53      	adds	r3, r2, #1
 800ac6c:	d108      	bne.n	800ac80 <_strtol_l.constprop.0+0xdc>
 800ac6e:	2322      	movs	r3, #34	@ 0x22
 800ac70:	4660      	mov	r0, ip
 800ac72:	f8ce 3000 	str.w	r3, [lr]
 800ac76:	f1b8 0f00 	cmp.w	r8, #0
 800ac7a:	d0a0      	beq.n	800abbe <_strtol_l.constprop.0+0x1a>
 800ac7c:	1e69      	subs	r1, r5, #1
 800ac7e:	e006      	b.n	800ac8e <_strtol_l.constprop.0+0xea>
 800ac80:	b106      	cbz	r6, 800ac84 <_strtol_l.constprop.0+0xe0>
 800ac82:	4240      	negs	r0, r0
 800ac84:	f1b8 0f00 	cmp.w	r8, #0
 800ac88:	d099      	beq.n	800abbe <_strtol_l.constprop.0+0x1a>
 800ac8a:	2a00      	cmp	r2, #0
 800ac8c:	d1f6      	bne.n	800ac7c <_strtol_l.constprop.0+0xd8>
 800ac8e:	f8c8 1000 	str.w	r1, [r8]
 800ac92:	e794      	b.n	800abbe <_strtol_l.constprop.0+0x1a>
 800ac94:	0800c871 	.word	0x0800c871

0800ac98 <_strtol_r>:
 800ac98:	f7ff bf84 	b.w	800aba4 <_strtol_l.constprop.0>

0800ac9c <__ssputs_r>:
 800ac9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aca0:	461f      	mov	r7, r3
 800aca2:	688e      	ldr	r6, [r1, #8]
 800aca4:	4682      	mov	sl, r0
 800aca6:	42be      	cmp	r6, r7
 800aca8:	460c      	mov	r4, r1
 800acaa:	4690      	mov	r8, r2
 800acac:	680b      	ldr	r3, [r1, #0]
 800acae:	d82d      	bhi.n	800ad0c <__ssputs_r+0x70>
 800acb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800acb4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800acb8:	d026      	beq.n	800ad08 <__ssputs_r+0x6c>
 800acba:	6965      	ldr	r5, [r4, #20]
 800acbc:	6909      	ldr	r1, [r1, #16]
 800acbe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800acc2:	eba3 0901 	sub.w	r9, r3, r1
 800acc6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800acca:	1c7b      	adds	r3, r7, #1
 800accc:	444b      	add	r3, r9
 800acce:	106d      	asrs	r5, r5, #1
 800acd0:	429d      	cmp	r5, r3
 800acd2:	bf38      	it	cc
 800acd4:	461d      	movcc	r5, r3
 800acd6:	0553      	lsls	r3, r2, #21
 800acd8:	d527      	bpl.n	800ad2a <__ssputs_r+0x8e>
 800acda:	4629      	mov	r1, r5
 800acdc:	f7fe fc2e 	bl	800953c <_malloc_r>
 800ace0:	4606      	mov	r6, r0
 800ace2:	b360      	cbz	r0, 800ad3e <__ssputs_r+0xa2>
 800ace4:	464a      	mov	r2, r9
 800ace6:	6921      	ldr	r1, [r4, #16]
 800ace8:	f7fd fd51 	bl	800878e <memcpy>
 800acec:	89a3      	ldrh	r3, [r4, #12]
 800acee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800acf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acf6:	81a3      	strh	r3, [r4, #12]
 800acf8:	6126      	str	r6, [r4, #16]
 800acfa:	444e      	add	r6, r9
 800acfc:	6026      	str	r6, [r4, #0]
 800acfe:	463e      	mov	r6, r7
 800ad00:	6165      	str	r5, [r4, #20]
 800ad02:	eba5 0509 	sub.w	r5, r5, r9
 800ad06:	60a5      	str	r5, [r4, #8]
 800ad08:	42be      	cmp	r6, r7
 800ad0a:	d900      	bls.n	800ad0e <__ssputs_r+0x72>
 800ad0c:	463e      	mov	r6, r7
 800ad0e:	4632      	mov	r2, r6
 800ad10:	4641      	mov	r1, r8
 800ad12:	6820      	ldr	r0, [r4, #0]
 800ad14:	f7fd fc93 	bl	800863e <memmove>
 800ad18:	2000      	movs	r0, #0
 800ad1a:	68a3      	ldr	r3, [r4, #8]
 800ad1c:	1b9b      	subs	r3, r3, r6
 800ad1e:	60a3      	str	r3, [r4, #8]
 800ad20:	6823      	ldr	r3, [r4, #0]
 800ad22:	4433      	add	r3, r6
 800ad24:	6023      	str	r3, [r4, #0]
 800ad26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad2a:	462a      	mov	r2, r5
 800ad2c:	f000 ff2f 	bl	800bb8e <_realloc_r>
 800ad30:	4606      	mov	r6, r0
 800ad32:	2800      	cmp	r0, #0
 800ad34:	d1e0      	bne.n	800acf8 <__ssputs_r+0x5c>
 800ad36:	4650      	mov	r0, sl
 800ad38:	6921      	ldr	r1, [r4, #16]
 800ad3a:	f7fe fb8d 	bl	8009458 <_free_r>
 800ad3e:	230c      	movs	r3, #12
 800ad40:	f8ca 3000 	str.w	r3, [sl]
 800ad44:	89a3      	ldrh	r3, [r4, #12]
 800ad46:	f04f 30ff 	mov.w	r0, #4294967295
 800ad4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad4e:	81a3      	strh	r3, [r4, #12]
 800ad50:	e7e9      	b.n	800ad26 <__ssputs_r+0x8a>
	...

0800ad54 <_svfiprintf_r>:
 800ad54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad58:	4698      	mov	r8, r3
 800ad5a:	898b      	ldrh	r3, [r1, #12]
 800ad5c:	4607      	mov	r7, r0
 800ad5e:	061b      	lsls	r3, r3, #24
 800ad60:	460d      	mov	r5, r1
 800ad62:	4614      	mov	r4, r2
 800ad64:	b09d      	sub	sp, #116	@ 0x74
 800ad66:	d510      	bpl.n	800ad8a <_svfiprintf_r+0x36>
 800ad68:	690b      	ldr	r3, [r1, #16]
 800ad6a:	b973      	cbnz	r3, 800ad8a <_svfiprintf_r+0x36>
 800ad6c:	2140      	movs	r1, #64	@ 0x40
 800ad6e:	f7fe fbe5 	bl	800953c <_malloc_r>
 800ad72:	6028      	str	r0, [r5, #0]
 800ad74:	6128      	str	r0, [r5, #16]
 800ad76:	b930      	cbnz	r0, 800ad86 <_svfiprintf_r+0x32>
 800ad78:	230c      	movs	r3, #12
 800ad7a:	603b      	str	r3, [r7, #0]
 800ad7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad80:	b01d      	add	sp, #116	@ 0x74
 800ad82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad86:	2340      	movs	r3, #64	@ 0x40
 800ad88:	616b      	str	r3, [r5, #20]
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad8e:	2320      	movs	r3, #32
 800ad90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ad94:	2330      	movs	r3, #48	@ 0x30
 800ad96:	f04f 0901 	mov.w	r9, #1
 800ad9a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad9e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800af38 <_svfiprintf_r+0x1e4>
 800ada2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ada6:	4623      	mov	r3, r4
 800ada8:	469a      	mov	sl, r3
 800adaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adae:	b10a      	cbz	r2, 800adb4 <_svfiprintf_r+0x60>
 800adb0:	2a25      	cmp	r2, #37	@ 0x25
 800adb2:	d1f9      	bne.n	800ada8 <_svfiprintf_r+0x54>
 800adb4:	ebba 0b04 	subs.w	fp, sl, r4
 800adb8:	d00b      	beq.n	800add2 <_svfiprintf_r+0x7e>
 800adba:	465b      	mov	r3, fp
 800adbc:	4622      	mov	r2, r4
 800adbe:	4629      	mov	r1, r5
 800adc0:	4638      	mov	r0, r7
 800adc2:	f7ff ff6b 	bl	800ac9c <__ssputs_r>
 800adc6:	3001      	adds	r0, #1
 800adc8:	f000 80a7 	beq.w	800af1a <_svfiprintf_r+0x1c6>
 800adcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800adce:	445a      	add	r2, fp
 800add0:	9209      	str	r2, [sp, #36]	@ 0x24
 800add2:	f89a 3000 	ldrb.w	r3, [sl]
 800add6:	2b00      	cmp	r3, #0
 800add8:	f000 809f 	beq.w	800af1a <_svfiprintf_r+0x1c6>
 800addc:	2300      	movs	r3, #0
 800adde:	f04f 32ff 	mov.w	r2, #4294967295
 800ade2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ade6:	f10a 0a01 	add.w	sl, sl, #1
 800adea:	9304      	str	r3, [sp, #16]
 800adec:	9307      	str	r3, [sp, #28]
 800adee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800adf2:	931a      	str	r3, [sp, #104]	@ 0x68
 800adf4:	4654      	mov	r4, sl
 800adf6:	2205      	movs	r2, #5
 800adf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adfc:	484e      	ldr	r0, [pc, #312]	@ (800af38 <_svfiprintf_r+0x1e4>)
 800adfe:	f7fd fcb8 	bl	8008772 <memchr>
 800ae02:	9a04      	ldr	r2, [sp, #16]
 800ae04:	b9d8      	cbnz	r0, 800ae3e <_svfiprintf_r+0xea>
 800ae06:	06d0      	lsls	r0, r2, #27
 800ae08:	bf44      	itt	mi
 800ae0a:	2320      	movmi	r3, #32
 800ae0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae10:	0711      	lsls	r1, r2, #28
 800ae12:	bf44      	itt	mi
 800ae14:	232b      	movmi	r3, #43	@ 0x2b
 800ae16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ae1e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae20:	d015      	beq.n	800ae4e <_svfiprintf_r+0xfa>
 800ae22:	4654      	mov	r4, sl
 800ae24:	2000      	movs	r0, #0
 800ae26:	f04f 0c0a 	mov.w	ip, #10
 800ae2a:	9a07      	ldr	r2, [sp, #28]
 800ae2c:	4621      	mov	r1, r4
 800ae2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae32:	3b30      	subs	r3, #48	@ 0x30
 800ae34:	2b09      	cmp	r3, #9
 800ae36:	d94b      	bls.n	800aed0 <_svfiprintf_r+0x17c>
 800ae38:	b1b0      	cbz	r0, 800ae68 <_svfiprintf_r+0x114>
 800ae3a:	9207      	str	r2, [sp, #28]
 800ae3c:	e014      	b.n	800ae68 <_svfiprintf_r+0x114>
 800ae3e:	eba0 0308 	sub.w	r3, r0, r8
 800ae42:	fa09 f303 	lsl.w	r3, r9, r3
 800ae46:	4313      	orrs	r3, r2
 800ae48:	46a2      	mov	sl, r4
 800ae4a:	9304      	str	r3, [sp, #16]
 800ae4c:	e7d2      	b.n	800adf4 <_svfiprintf_r+0xa0>
 800ae4e:	9b03      	ldr	r3, [sp, #12]
 800ae50:	1d19      	adds	r1, r3, #4
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	9103      	str	r1, [sp, #12]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	bfbb      	ittet	lt
 800ae5a:	425b      	neglt	r3, r3
 800ae5c:	f042 0202 	orrlt.w	r2, r2, #2
 800ae60:	9307      	strge	r3, [sp, #28]
 800ae62:	9307      	strlt	r3, [sp, #28]
 800ae64:	bfb8      	it	lt
 800ae66:	9204      	strlt	r2, [sp, #16]
 800ae68:	7823      	ldrb	r3, [r4, #0]
 800ae6a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae6c:	d10a      	bne.n	800ae84 <_svfiprintf_r+0x130>
 800ae6e:	7863      	ldrb	r3, [r4, #1]
 800ae70:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae72:	d132      	bne.n	800aeda <_svfiprintf_r+0x186>
 800ae74:	9b03      	ldr	r3, [sp, #12]
 800ae76:	3402      	adds	r4, #2
 800ae78:	1d1a      	adds	r2, r3, #4
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	9203      	str	r2, [sp, #12]
 800ae7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ae82:	9305      	str	r3, [sp, #20]
 800ae84:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800af3c <_svfiprintf_r+0x1e8>
 800ae88:	2203      	movs	r2, #3
 800ae8a:	4650      	mov	r0, sl
 800ae8c:	7821      	ldrb	r1, [r4, #0]
 800ae8e:	f7fd fc70 	bl	8008772 <memchr>
 800ae92:	b138      	cbz	r0, 800aea4 <_svfiprintf_r+0x150>
 800ae94:	2240      	movs	r2, #64	@ 0x40
 800ae96:	9b04      	ldr	r3, [sp, #16]
 800ae98:	eba0 000a 	sub.w	r0, r0, sl
 800ae9c:	4082      	lsls	r2, r0
 800ae9e:	4313      	orrs	r3, r2
 800aea0:	3401      	adds	r4, #1
 800aea2:	9304      	str	r3, [sp, #16]
 800aea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aea8:	2206      	movs	r2, #6
 800aeaa:	4825      	ldr	r0, [pc, #148]	@ (800af40 <_svfiprintf_r+0x1ec>)
 800aeac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aeb0:	f7fd fc5f 	bl	8008772 <memchr>
 800aeb4:	2800      	cmp	r0, #0
 800aeb6:	d036      	beq.n	800af26 <_svfiprintf_r+0x1d2>
 800aeb8:	4b22      	ldr	r3, [pc, #136]	@ (800af44 <_svfiprintf_r+0x1f0>)
 800aeba:	bb1b      	cbnz	r3, 800af04 <_svfiprintf_r+0x1b0>
 800aebc:	9b03      	ldr	r3, [sp, #12]
 800aebe:	3307      	adds	r3, #7
 800aec0:	f023 0307 	bic.w	r3, r3, #7
 800aec4:	3308      	adds	r3, #8
 800aec6:	9303      	str	r3, [sp, #12]
 800aec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeca:	4433      	add	r3, r6
 800aecc:	9309      	str	r3, [sp, #36]	@ 0x24
 800aece:	e76a      	b.n	800ada6 <_svfiprintf_r+0x52>
 800aed0:	460c      	mov	r4, r1
 800aed2:	2001      	movs	r0, #1
 800aed4:	fb0c 3202 	mla	r2, ip, r2, r3
 800aed8:	e7a8      	b.n	800ae2c <_svfiprintf_r+0xd8>
 800aeda:	2300      	movs	r3, #0
 800aedc:	f04f 0c0a 	mov.w	ip, #10
 800aee0:	4619      	mov	r1, r3
 800aee2:	3401      	adds	r4, #1
 800aee4:	9305      	str	r3, [sp, #20]
 800aee6:	4620      	mov	r0, r4
 800aee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aeec:	3a30      	subs	r2, #48	@ 0x30
 800aeee:	2a09      	cmp	r2, #9
 800aef0:	d903      	bls.n	800aefa <_svfiprintf_r+0x1a6>
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d0c6      	beq.n	800ae84 <_svfiprintf_r+0x130>
 800aef6:	9105      	str	r1, [sp, #20]
 800aef8:	e7c4      	b.n	800ae84 <_svfiprintf_r+0x130>
 800aefa:	4604      	mov	r4, r0
 800aefc:	2301      	movs	r3, #1
 800aefe:	fb0c 2101 	mla	r1, ip, r1, r2
 800af02:	e7f0      	b.n	800aee6 <_svfiprintf_r+0x192>
 800af04:	ab03      	add	r3, sp, #12
 800af06:	9300      	str	r3, [sp, #0]
 800af08:	462a      	mov	r2, r5
 800af0a:	4638      	mov	r0, r7
 800af0c:	4b0e      	ldr	r3, [pc, #56]	@ (800af48 <_svfiprintf_r+0x1f4>)
 800af0e:	a904      	add	r1, sp, #16
 800af10:	f7fc fc90 	bl	8007834 <_printf_float>
 800af14:	1c42      	adds	r2, r0, #1
 800af16:	4606      	mov	r6, r0
 800af18:	d1d6      	bne.n	800aec8 <_svfiprintf_r+0x174>
 800af1a:	89ab      	ldrh	r3, [r5, #12]
 800af1c:	065b      	lsls	r3, r3, #25
 800af1e:	f53f af2d 	bmi.w	800ad7c <_svfiprintf_r+0x28>
 800af22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af24:	e72c      	b.n	800ad80 <_svfiprintf_r+0x2c>
 800af26:	ab03      	add	r3, sp, #12
 800af28:	9300      	str	r3, [sp, #0]
 800af2a:	462a      	mov	r2, r5
 800af2c:	4638      	mov	r0, r7
 800af2e:	4b06      	ldr	r3, [pc, #24]	@ (800af48 <_svfiprintf_r+0x1f4>)
 800af30:	a904      	add	r1, sp, #16
 800af32:	f7fc ff1d 	bl	8007d70 <_printf_i>
 800af36:	e7ed      	b.n	800af14 <_svfiprintf_r+0x1c0>
 800af38:	0800c971 	.word	0x0800c971
 800af3c:	0800c977 	.word	0x0800c977
 800af40:	0800c97b 	.word	0x0800c97b
 800af44:	08007835 	.word	0x08007835
 800af48:	0800ac9d 	.word	0x0800ac9d

0800af4c <__sfputc_r>:
 800af4c:	6893      	ldr	r3, [r2, #8]
 800af4e:	b410      	push	{r4}
 800af50:	3b01      	subs	r3, #1
 800af52:	2b00      	cmp	r3, #0
 800af54:	6093      	str	r3, [r2, #8]
 800af56:	da07      	bge.n	800af68 <__sfputc_r+0x1c>
 800af58:	6994      	ldr	r4, [r2, #24]
 800af5a:	42a3      	cmp	r3, r4
 800af5c:	db01      	blt.n	800af62 <__sfputc_r+0x16>
 800af5e:	290a      	cmp	r1, #10
 800af60:	d102      	bne.n	800af68 <__sfputc_r+0x1c>
 800af62:	bc10      	pop	{r4}
 800af64:	f000 b9da 	b.w	800b31c <__swbuf_r>
 800af68:	6813      	ldr	r3, [r2, #0]
 800af6a:	1c58      	adds	r0, r3, #1
 800af6c:	6010      	str	r0, [r2, #0]
 800af6e:	7019      	strb	r1, [r3, #0]
 800af70:	4608      	mov	r0, r1
 800af72:	bc10      	pop	{r4}
 800af74:	4770      	bx	lr

0800af76 <__sfputs_r>:
 800af76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af78:	4606      	mov	r6, r0
 800af7a:	460f      	mov	r7, r1
 800af7c:	4614      	mov	r4, r2
 800af7e:	18d5      	adds	r5, r2, r3
 800af80:	42ac      	cmp	r4, r5
 800af82:	d101      	bne.n	800af88 <__sfputs_r+0x12>
 800af84:	2000      	movs	r0, #0
 800af86:	e007      	b.n	800af98 <__sfputs_r+0x22>
 800af88:	463a      	mov	r2, r7
 800af8a:	4630      	mov	r0, r6
 800af8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af90:	f7ff ffdc 	bl	800af4c <__sfputc_r>
 800af94:	1c43      	adds	r3, r0, #1
 800af96:	d1f3      	bne.n	800af80 <__sfputs_r+0xa>
 800af98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800af9c <_vfiprintf_r>:
 800af9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afa0:	460d      	mov	r5, r1
 800afa2:	4614      	mov	r4, r2
 800afa4:	4698      	mov	r8, r3
 800afa6:	4606      	mov	r6, r0
 800afa8:	b09d      	sub	sp, #116	@ 0x74
 800afaa:	b118      	cbz	r0, 800afb4 <_vfiprintf_r+0x18>
 800afac:	6a03      	ldr	r3, [r0, #32]
 800afae:	b90b      	cbnz	r3, 800afb4 <_vfiprintf_r+0x18>
 800afb0:	f7fd fa9a 	bl	80084e8 <__sinit>
 800afb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800afb6:	07d9      	lsls	r1, r3, #31
 800afb8:	d405      	bmi.n	800afc6 <_vfiprintf_r+0x2a>
 800afba:	89ab      	ldrh	r3, [r5, #12]
 800afbc:	059a      	lsls	r2, r3, #22
 800afbe:	d402      	bmi.n	800afc6 <_vfiprintf_r+0x2a>
 800afc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800afc2:	f7fd fbd4 	bl	800876e <__retarget_lock_acquire_recursive>
 800afc6:	89ab      	ldrh	r3, [r5, #12]
 800afc8:	071b      	lsls	r3, r3, #28
 800afca:	d501      	bpl.n	800afd0 <_vfiprintf_r+0x34>
 800afcc:	692b      	ldr	r3, [r5, #16]
 800afce:	b99b      	cbnz	r3, 800aff8 <_vfiprintf_r+0x5c>
 800afd0:	4629      	mov	r1, r5
 800afd2:	4630      	mov	r0, r6
 800afd4:	f000 f9e0 	bl	800b398 <__swsetup_r>
 800afd8:	b170      	cbz	r0, 800aff8 <_vfiprintf_r+0x5c>
 800afda:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800afdc:	07dc      	lsls	r4, r3, #31
 800afde:	d504      	bpl.n	800afea <_vfiprintf_r+0x4e>
 800afe0:	f04f 30ff 	mov.w	r0, #4294967295
 800afe4:	b01d      	add	sp, #116	@ 0x74
 800afe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afea:	89ab      	ldrh	r3, [r5, #12]
 800afec:	0598      	lsls	r0, r3, #22
 800afee:	d4f7      	bmi.n	800afe0 <_vfiprintf_r+0x44>
 800aff0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aff2:	f7fd fbbd 	bl	8008770 <__retarget_lock_release_recursive>
 800aff6:	e7f3      	b.n	800afe0 <_vfiprintf_r+0x44>
 800aff8:	2300      	movs	r3, #0
 800affa:	9309      	str	r3, [sp, #36]	@ 0x24
 800affc:	2320      	movs	r3, #32
 800affe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b002:	2330      	movs	r3, #48	@ 0x30
 800b004:	f04f 0901 	mov.w	r9, #1
 800b008:	f8cd 800c 	str.w	r8, [sp, #12]
 800b00c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800b1b8 <_vfiprintf_r+0x21c>
 800b010:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b014:	4623      	mov	r3, r4
 800b016:	469a      	mov	sl, r3
 800b018:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b01c:	b10a      	cbz	r2, 800b022 <_vfiprintf_r+0x86>
 800b01e:	2a25      	cmp	r2, #37	@ 0x25
 800b020:	d1f9      	bne.n	800b016 <_vfiprintf_r+0x7a>
 800b022:	ebba 0b04 	subs.w	fp, sl, r4
 800b026:	d00b      	beq.n	800b040 <_vfiprintf_r+0xa4>
 800b028:	465b      	mov	r3, fp
 800b02a:	4622      	mov	r2, r4
 800b02c:	4629      	mov	r1, r5
 800b02e:	4630      	mov	r0, r6
 800b030:	f7ff ffa1 	bl	800af76 <__sfputs_r>
 800b034:	3001      	adds	r0, #1
 800b036:	f000 80a7 	beq.w	800b188 <_vfiprintf_r+0x1ec>
 800b03a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b03c:	445a      	add	r2, fp
 800b03e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b040:	f89a 3000 	ldrb.w	r3, [sl]
 800b044:	2b00      	cmp	r3, #0
 800b046:	f000 809f 	beq.w	800b188 <_vfiprintf_r+0x1ec>
 800b04a:	2300      	movs	r3, #0
 800b04c:	f04f 32ff 	mov.w	r2, #4294967295
 800b050:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b054:	f10a 0a01 	add.w	sl, sl, #1
 800b058:	9304      	str	r3, [sp, #16]
 800b05a:	9307      	str	r3, [sp, #28]
 800b05c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b060:	931a      	str	r3, [sp, #104]	@ 0x68
 800b062:	4654      	mov	r4, sl
 800b064:	2205      	movs	r2, #5
 800b066:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b06a:	4853      	ldr	r0, [pc, #332]	@ (800b1b8 <_vfiprintf_r+0x21c>)
 800b06c:	f7fd fb81 	bl	8008772 <memchr>
 800b070:	9a04      	ldr	r2, [sp, #16]
 800b072:	b9d8      	cbnz	r0, 800b0ac <_vfiprintf_r+0x110>
 800b074:	06d1      	lsls	r1, r2, #27
 800b076:	bf44      	itt	mi
 800b078:	2320      	movmi	r3, #32
 800b07a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b07e:	0713      	lsls	r3, r2, #28
 800b080:	bf44      	itt	mi
 800b082:	232b      	movmi	r3, #43	@ 0x2b
 800b084:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b088:	f89a 3000 	ldrb.w	r3, [sl]
 800b08c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b08e:	d015      	beq.n	800b0bc <_vfiprintf_r+0x120>
 800b090:	4654      	mov	r4, sl
 800b092:	2000      	movs	r0, #0
 800b094:	f04f 0c0a 	mov.w	ip, #10
 800b098:	9a07      	ldr	r2, [sp, #28]
 800b09a:	4621      	mov	r1, r4
 800b09c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0a0:	3b30      	subs	r3, #48	@ 0x30
 800b0a2:	2b09      	cmp	r3, #9
 800b0a4:	d94b      	bls.n	800b13e <_vfiprintf_r+0x1a2>
 800b0a6:	b1b0      	cbz	r0, 800b0d6 <_vfiprintf_r+0x13a>
 800b0a8:	9207      	str	r2, [sp, #28]
 800b0aa:	e014      	b.n	800b0d6 <_vfiprintf_r+0x13a>
 800b0ac:	eba0 0308 	sub.w	r3, r0, r8
 800b0b0:	fa09 f303 	lsl.w	r3, r9, r3
 800b0b4:	4313      	orrs	r3, r2
 800b0b6:	46a2      	mov	sl, r4
 800b0b8:	9304      	str	r3, [sp, #16]
 800b0ba:	e7d2      	b.n	800b062 <_vfiprintf_r+0xc6>
 800b0bc:	9b03      	ldr	r3, [sp, #12]
 800b0be:	1d19      	adds	r1, r3, #4
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	9103      	str	r1, [sp, #12]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	bfbb      	ittet	lt
 800b0c8:	425b      	neglt	r3, r3
 800b0ca:	f042 0202 	orrlt.w	r2, r2, #2
 800b0ce:	9307      	strge	r3, [sp, #28]
 800b0d0:	9307      	strlt	r3, [sp, #28]
 800b0d2:	bfb8      	it	lt
 800b0d4:	9204      	strlt	r2, [sp, #16]
 800b0d6:	7823      	ldrb	r3, [r4, #0]
 800b0d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800b0da:	d10a      	bne.n	800b0f2 <_vfiprintf_r+0x156>
 800b0dc:	7863      	ldrb	r3, [r4, #1]
 800b0de:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0e0:	d132      	bne.n	800b148 <_vfiprintf_r+0x1ac>
 800b0e2:	9b03      	ldr	r3, [sp, #12]
 800b0e4:	3402      	adds	r4, #2
 800b0e6:	1d1a      	adds	r2, r3, #4
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	9203      	str	r2, [sp, #12]
 800b0ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b0f0:	9305      	str	r3, [sp, #20]
 800b0f2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800b1bc <_vfiprintf_r+0x220>
 800b0f6:	2203      	movs	r2, #3
 800b0f8:	4650      	mov	r0, sl
 800b0fa:	7821      	ldrb	r1, [r4, #0]
 800b0fc:	f7fd fb39 	bl	8008772 <memchr>
 800b100:	b138      	cbz	r0, 800b112 <_vfiprintf_r+0x176>
 800b102:	2240      	movs	r2, #64	@ 0x40
 800b104:	9b04      	ldr	r3, [sp, #16]
 800b106:	eba0 000a 	sub.w	r0, r0, sl
 800b10a:	4082      	lsls	r2, r0
 800b10c:	4313      	orrs	r3, r2
 800b10e:	3401      	adds	r4, #1
 800b110:	9304      	str	r3, [sp, #16]
 800b112:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b116:	2206      	movs	r2, #6
 800b118:	4829      	ldr	r0, [pc, #164]	@ (800b1c0 <_vfiprintf_r+0x224>)
 800b11a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b11e:	f7fd fb28 	bl	8008772 <memchr>
 800b122:	2800      	cmp	r0, #0
 800b124:	d03f      	beq.n	800b1a6 <_vfiprintf_r+0x20a>
 800b126:	4b27      	ldr	r3, [pc, #156]	@ (800b1c4 <_vfiprintf_r+0x228>)
 800b128:	bb1b      	cbnz	r3, 800b172 <_vfiprintf_r+0x1d6>
 800b12a:	9b03      	ldr	r3, [sp, #12]
 800b12c:	3307      	adds	r3, #7
 800b12e:	f023 0307 	bic.w	r3, r3, #7
 800b132:	3308      	adds	r3, #8
 800b134:	9303      	str	r3, [sp, #12]
 800b136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b138:	443b      	add	r3, r7
 800b13a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b13c:	e76a      	b.n	800b014 <_vfiprintf_r+0x78>
 800b13e:	460c      	mov	r4, r1
 800b140:	2001      	movs	r0, #1
 800b142:	fb0c 3202 	mla	r2, ip, r2, r3
 800b146:	e7a8      	b.n	800b09a <_vfiprintf_r+0xfe>
 800b148:	2300      	movs	r3, #0
 800b14a:	f04f 0c0a 	mov.w	ip, #10
 800b14e:	4619      	mov	r1, r3
 800b150:	3401      	adds	r4, #1
 800b152:	9305      	str	r3, [sp, #20]
 800b154:	4620      	mov	r0, r4
 800b156:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b15a:	3a30      	subs	r2, #48	@ 0x30
 800b15c:	2a09      	cmp	r2, #9
 800b15e:	d903      	bls.n	800b168 <_vfiprintf_r+0x1cc>
 800b160:	2b00      	cmp	r3, #0
 800b162:	d0c6      	beq.n	800b0f2 <_vfiprintf_r+0x156>
 800b164:	9105      	str	r1, [sp, #20]
 800b166:	e7c4      	b.n	800b0f2 <_vfiprintf_r+0x156>
 800b168:	4604      	mov	r4, r0
 800b16a:	2301      	movs	r3, #1
 800b16c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b170:	e7f0      	b.n	800b154 <_vfiprintf_r+0x1b8>
 800b172:	ab03      	add	r3, sp, #12
 800b174:	9300      	str	r3, [sp, #0]
 800b176:	462a      	mov	r2, r5
 800b178:	4630      	mov	r0, r6
 800b17a:	4b13      	ldr	r3, [pc, #76]	@ (800b1c8 <_vfiprintf_r+0x22c>)
 800b17c:	a904      	add	r1, sp, #16
 800b17e:	f7fc fb59 	bl	8007834 <_printf_float>
 800b182:	4607      	mov	r7, r0
 800b184:	1c78      	adds	r0, r7, #1
 800b186:	d1d6      	bne.n	800b136 <_vfiprintf_r+0x19a>
 800b188:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b18a:	07d9      	lsls	r1, r3, #31
 800b18c:	d405      	bmi.n	800b19a <_vfiprintf_r+0x1fe>
 800b18e:	89ab      	ldrh	r3, [r5, #12]
 800b190:	059a      	lsls	r2, r3, #22
 800b192:	d402      	bmi.n	800b19a <_vfiprintf_r+0x1fe>
 800b194:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b196:	f7fd faeb 	bl	8008770 <__retarget_lock_release_recursive>
 800b19a:	89ab      	ldrh	r3, [r5, #12]
 800b19c:	065b      	lsls	r3, r3, #25
 800b19e:	f53f af1f 	bmi.w	800afe0 <_vfiprintf_r+0x44>
 800b1a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1a4:	e71e      	b.n	800afe4 <_vfiprintf_r+0x48>
 800b1a6:	ab03      	add	r3, sp, #12
 800b1a8:	9300      	str	r3, [sp, #0]
 800b1aa:	462a      	mov	r2, r5
 800b1ac:	4630      	mov	r0, r6
 800b1ae:	4b06      	ldr	r3, [pc, #24]	@ (800b1c8 <_vfiprintf_r+0x22c>)
 800b1b0:	a904      	add	r1, sp, #16
 800b1b2:	f7fc fddd 	bl	8007d70 <_printf_i>
 800b1b6:	e7e4      	b.n	800b182 <_vfiprintf_r+0x1e6>
 800b1b8:	0800c971 	.word	0x0800c971
 800b1bc:	0800c977 	.word	0x0800c977
 800b1c0:	0800c97b 	.word	0x0800c97b
 800b1c4:	08007835 	.word	0x08007835
 800b1c8:	0800af77 	.word	0x0800af77

0800b1cc <__sflush_r>:
 800b1cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b1d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1d2:	0716      	lsls	r6, r2, #28
 800b1d4:	4605      	mov	r5, r0
 800b1d6:	460c      	mov	r4, r1
 800b1d8:	d454      	bmi.n	800b284 <__sflush_r+0xb8>
 800b1da:	684b      	ldr	r3, [r1, #4]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	dc02      	bgt.n	800b1e6 <__sflush_r+0x1a>
 800b1e0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	dd48      	ble.n	800b278 <__sflush_r+0xac>
 800b1e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b1e8:	2e00      	cmp	r6, #0
 800b1ea:	d045      	beq.n	800b278 <__sflush_r+0xac>
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b1f2:	682f      	ldr	r7, [r5, #0]
 800b1f4:	6a21      	ldr	r1, [r4, #32]
 800b1f6:	602b      	str	r3, [r5, #0]
 800b1f8:	d030      	beq.n	800b25c <__sflush_r+0x90>
 800b1fa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b1fc:	89a3      	ldrh	r3, [r4, #12]
 800b1fe:	0759      	lsls	r1, r3, #29
 800b200:	d505      	bpl.n	800b20e <__sflush_r+0x42>
 800b202:	6863      	ldr	r3, [r4, #4]
 800b204:	1ad2      	subs	r2, r2, r3
 800b206:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b208:	b10b      	cbz	r3, 800b20e <__sflush_r+0x42>
 800b20a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b20c:	1ad2      	subs	r2, r2, r3
 800b20e:	2300      	movs	r3, #0
 800b210:	4628      	mov	r0, r5
 800b212:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b214:	6a21      	ldr	r1, [r4, #32]
 800b216:	47b0      	blx	r6
 800b218:	1c43      	adds	r3, r0, #1
 800b21a:	89a3      	ldrh	r3, [r4, #12]
 800b21c:	d106      	bne.n	800b22c <__sflush_r+0x60>
 800b21e:	6829      	ldr	r1, [r5, #0]
 800b220:	291d      	cmp	r1, #29
 800b222:	d82b      	bhi.n	800b27c <__sflush_r+0xb0>
 800b224:	4a28      	ldr	r2, [pc, #160]	@ (800b2c8 <__sflush_r+0xfc>)
 800b226:	410a      	asrs	r2, r1
 800b228:	07d6      	lsls	r6, r2, #31
 800b22a:	d427      	bmi.n	800b27c <__sflush_r+0xb0>
 800b22c:	2200      	movs	r2, #0
 800b22e:	6062      	str	r2, [r4, #4]
 800b230:	6922      	ldr	r2, [r4, #16]
 800b232:	04d9      	lsls	r1, r3, #19
 800b234:	6022      	str	r2, [r4, #0]
 800b236:	d504      	bpl.n	800b242 <__sflush_r+0x76>
 800b238:	1c42      	adds	r2, r0, #1
 800b23a:	d101      	bne.n	800b240 <__sflush_r+0x74>
 800b23c:	682b      	ldr	r3, [r5, #0]
 800b23e:	b903      	cbnz	r3, 800b242 <__sflush_r+0x76>
 800b240:	6560      	str	r0, [r4, #84]	@ 0x54
 800b242:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b244:	602f      	str	r7, [r5, #0]
 800b246:	b1b9      	cbz	r1, 800b278 <__sflush_r+0xac>
 800b248:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b24c:	4299      	cmp	r1, r3
 800b24e:	d002      	beq.n	800b256 <__sflush_r+0x8a>
 800b250:	4628      	mov	r0, r5
 800b252:	f7fe f901 	bl	8009458 <_free_r>
 800b256:	2300      	movs	r3, #0
 800b258:	6363      	str	r3, [r4, #52]	@ 0x34
 800b25a:	e00d      	b.n	800b278 <__sflush_r+0xac>
 800b25c:	2301      	movs	r3, #1
 800b25e:	4628      	mov	r0, r5
 800b260:	47b0      	blx	r6
 800b262:	4602      	mov	r2, r0
 800b264:	1c50      	adds	r0, r2, #1
 800b266:	d1c9      	bne.n	800b1fc <__sflush_r+0x30>
 800b268:	682b      	ldr	r3, [r5, #0]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d0c6      	beq.n	800b1fc <__sflush_r+0x30>
 800b26e:	2b1d      	cmp	r3, #29
 800b270:	d001      	beq.n	800b276 <__sflush_r+0xaa>
 800b272:	2b16      	cmp	r3, #22
 800b274:	d11d      	bne.n	800b2b2 <__sflush_r+0xe6>
 800b276:	602f      	str	r7, [r5, #0]
 800b278:	2000      	movs	r0, #0
 800b27a:	e021      	b.n	800b2c0 <__sflush_r+0xf4>
 800b27c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b280:	b21b      	sxth	r3, r3
 800b282:	e01a      	b.n	800b2ba <__sflush_r+0xee>
 800b284:	690f      	ldr	r7, [r1, #16]
 800b286:	2f00      	cmp	r7, #0
 800b288:	d0f6      	beq.n	800b278 <__sflush_r+0xac>
 800b28a:	0793      	lsls	r3, r2, #30
 800b28c:	bf18      	it	ne
 800b28e:	2300      	movne	r3, #0
 800b290:	680e      	ldr	r6, [r1, #0]
 800b292:	bf08      	it	eq
 800b294:	694b      	ldreq	r3, [r1, #20]
 800b296:	1bf6      	subs	r6, r6, r7
 800b298:	600f      	str	r7, [r1, #0]
 800b29a:	608b      	str	r3, [r1, #8]
 800b29c:	2e00      	cmp	r6, #0
 800b29e:	ddeb      	ble.n	800b278 <__sflush_r+0xac>
 800b2a0:	4633      	mov	r3, r6
 800b2a2:	463a      	mov	r2, r7
 800b2a4:	4628      	mov	r0, r5
 800b2a6:	6a21      	ldr	r1, [r4, #32]
 800b2a8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800b2ac:	47e0      	blx	ip
 800b2ae:	2800      	cmp	r0, #0
 800b2b0:	dc07      	bgt.n	800b2c2 <__sflush_r+0xf6>
 800b2b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b2be:	81a3      	strh	r3, [r4, #12]
 800b2c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2c2:	4407      	add	r7, r0
 800b2c4:	1a36      	subs	r6, r6, r0
 800b2c6:	e7e9      	b.n	800b29c <__sflush_r+0xd0>
 800b2c8:	dfbffffe 	.word	0xdfbffffe

0800b2cc <_fflush_r>:
 800b2cc:	b538      	push	{r3, r4, r5, lr}
 800b2ce:	690b      	ldr	r3, [r1, #16]
 800b2d0:	4605      	mov	r5, r0
 800b2d2:	460c      	mov	r4, r1
 800b2d4:	b913      	cbnz	r3, 800b2dc <_fflush_r+0x10>
 800b2d6:	2500      	movs	r5, #0
 800b2d8:	4628      	mov	r0, r5
 800b2da:	bd38      	pop	{r3, r4, r5, pc}
 800b2dc:	b118      	cbz	r0, 800b2e6 <_fflush_r+0x1a>
 800b2de:	6a03      	ldr	r3, [r0, #32]
 800b2e0:	b90b      	cbnz	r3, 800b2e6 <_fflush_r+0x1a>
 800b2e2:	f7fd f901 	bl	80084e8 <__sinit>
 800b2e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d0f3      	beq.n	800b2d6 <_fflush_r+0xa>
 800b2ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b2f0:	07d0      	lsls	r0, r2, #31
 800b2f2:	d404      	bmi.n	800b2fe <_fflush_r+0x32>
 800b2f4:	0599      	lsls	r1, r3, #22
 800b2f6:	d402      	bmi.n	800b2fe <_fflush_r+0x32>
 800b2f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b2fa:	f7fd fa38 	bl	800876e <__retarget_lock_acquire_recursive>
 800b2fe:	4628      	mov	r0, r5
 800b300:	4621      	mov	r1, r4
 800b302:	f7ff ff63 	bl	800b1cc <__sflush_r>
 800b306:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b308:	4605      	mov	r5, r0
 800b30a:	07da      	lsls	r2, r3, #31
 800b30c:	d4e4      	bmi.n	800b2d8 <_fflush_r+0xc>
 800b30e:	89a3      	ldrh	r3, [r4, #12]
 800b310:	059b      	lsls	r3, r3, #22
 800b312:	d4e1      	bmi.n	800b2d8 <_fflush_r+0xc>
 800b314:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b316:	f7fd fa2b 	bl	8008770 <__retarget_lock_release_recursive>
 800b31a:	e7dd      	b.n	800b2d8 <_fflush_r+0xc>

0800b31c <__swbuf_r>:
 800b31c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b31e:	460e      	mov	r6, r1
 800b320:	4614      	mov	r4, r2
 800b322:	4605      	mov	r5, r0
 800b324:	b118      	cbz	r0, 800b32e <__swbuf_r+0x12>
 800b326:	6a03      	ldr	r3, [r0, #32]
 800b328:	b90b      	cbnz	r3, 800b32e <__swbuf_r+0x12>
 800b32a:	f7fd f8dd 	bl	80084e8 <__sinit>
 800b32e:	69a3      	ldr	r3, [r4, #24]
 800b330:	60a3      	str	r3, [r4, #8]
 800b332:	89a3      	ldrh	r3, [r4, #12]
 800b334:	071a      	lsls	r2, r3, #28
 800b336:	d501      	bpl.n	800b33c <__swbuf_r+0x20>
 800b338:	6923      	ldr	r3, [r4, #16]
 800b33a:	b943      	cbnz	r3, 800b34e <__swbuf_r+0x32>
 800b33c:	4621      	mov	r1, r4
 800b33e:	4628      	mov	r0, r5
 800b340:	f000 f82a 	bl	800b398 <__swsetup_r>
 800b344:	b118      	cbz	r0, 800b34e <__swbuf_r+0x32>
 800b346:	f04f 37ff 	mov.w	r7, #4294967295
 800b34a:	4638      	mov	r0, r7
 800b34c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b34e:	6823      	ldr	r3, [r4, #0]
 800b350:	6922      	ldr	r2, [r4, #16]
 800b352:	b2f6      	uxtb	r6, r6
 800b354:	1a98      	subs	r0, r3, r2
 800b356:	6963      	ldr	r3, [r4, #20]
 800b358:	4637      	mov	r7, r6
 800b35a:	4283      	cmp	r3, r0
 800b35c:	dc05      	bgt.n	800b36a <__swbuf_r+0x4e>
 800b35e:	4621      	mov	r1, r4
 800b360:	4628      	mov	r0, r5
 800b362:	f7ff ffb3 	bl	800b2cc <_fflush_r>
 800b366:	2800      	cmp	r0, #0
 800b368:	d1ed      	bne.n	800b346 <__swbuf_r+0x2a>
 800b36a:	68a3      	ldr	r3, [r4, #8]
 800b36c:	3b01      	subs	r3, #1
 800b36e:	60a3      	str	r3, [r4, #8]
 800b370:	6823      	ldr	r3, [r4, #0]
 800b372:	1c5a      	adds	r2, r3, #1
 800b374:	6022      	str	r2, [r4, #0]
 800b376:	701e      	strb	r6, [r3, #0]
 800b378:	6962      	ldr	r2, [r4, #20]
 800b37a:	1c43      	adds	r3, r0, #1
 800b37c:	429a      	cmp	r2, r3
 800b37e:	d004      	beq.n	800b38a <__swbuf_r+0x6e>
 800b380:	89a3      	ldrh	r3, [r4, #12]
 800b382:	07db      	lsls	r3, r3, #31
 800b384:	d5e1      	bpl.n	800b34a <__swbuf_r+0x2e>
 800b386:	2e0a      	cmp	r6, #10
 800b388:	d1df      	bne.n	800b34a <__swbuf_r+0x2e>
 800b38a:	4621      	mov	r1, r4
 800b38c:	4628      	mov	r0, r5
 800b38e:	f7ff ff9d 	bl	800b2cc <_fflush_r>
 800b392:	2800      	cmp	r0, #0
 800b394:	d0d9      	beq.n	800b34a <__swbuf_r+0x2e>
 800b396:	e7d6      	b.n	800b346 <__swbuf_r+0x2a>

0800b398 <__swsetup_r>:
 800b398:	b538      	push	{r3, r4, r5, lr}
 800b39a:	4b29      	ldr	r3, [pc, #164]	@ (800b440 <__swsetup_r+0xa8>)
 800b39c:	4605      	mov	r5, r0
 800b39e:	6818      	ldr	r0, [r3, #0]
 800b3a0:	460c      	mov	r4, r1
 800b3a2:	b118      	cbz	r0, 800b3ac <__swsetup_r+0x14>
 800b3a4:	6a03      	ldr	r3, [r0, #32]
 800b3a6:	b90b      	cbnz	r3, 800b3ac <__swsetup_r+0x14>
 800b3a8:	f7fd f89e 	bl	80084e8 <__sinit>
 800b3ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3b0:	0719      	lsls	r1, r3, #28
 800b3b2:	d422      	bmi.n	800b3fa <__swsetup_r+0x62>
 800b3b4:	06da      	lsls	r2, r3, #27
 800b3b6:	d407      	bmi.n	800b3c8 <__swsetup_r+0x30>
 800b3b8:	2209      	movs	r2, #9
 800b3ba:	602a      	str	r2, [r5, #0]
 800b3bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b3c4:	81a3      	strh	r3, [r4, #12]
 800b3c6:	e033      	b.n	800b430 <__swsetup_r+0x98>
 800b3c8:	0758      	lsls	r0, r3, #29
 800b3ca:	d512      	bpl.n	800b3f2 <__swsetup_r+0x5a>
 800b3cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b3ce:	b141      	cbz	r1, 800b3e2 <__swsetup_r+0x4a>
 800b3d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b3d4:	4299      	cmp	r1, r3
 800b3d6:	d002      	beq.n	800b3de <__swsetup_r+0x46>
 800b3d8:	4628      	mov	r0, r5
 800b3da:	f7fe f83d 	bl	8009458 <_free_r>
 800b3de:	2300      	movs	r3, #0
 800b3e0:	6363      	str	r3, [r4, #52]	@ 0x34
 800b3e2:	89a3      	ldrh	r3, [r4, #12]
 800b3e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b3e8:	81a3      	strh	r3, [r4, #12]
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	6063      	str	r3, [r4, #4]
 800b3ee:	6923      	ldr	r3, [r4, #16]
 800b3f0:	6023      	str	r3, [r4, #0]
 800b3f2:	89a3      	ldrh	r3, [r4, #12]
 800b3f4:	f043 0308 	orr.w	r3, r3, #8
 800b3f8:	81a3      	strh	r3, [r4, #12]
 800b3fa:	6923      	ldr	r3, [r4, #16]
 800b3fc:	b94b      	cbnz	r3, 800b412 <__swsetup_r+0x7a>
 800b3fe:	89a3      	ldrh	r3, [r4, #12]
 800b400:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b404:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b408:	d003      	beq.n	800b412 <__swsetup_r+0x7a>
 800b40a:	4621      	mov	r1, r4
 800b40c:	4628      	mov	r0, r5
 800b40e:	f000 fc30 	bl	800bc72 <__smakebuf_r>
 800b412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b416:	f013 0201 	ands.w	r2, r3, #1
 800b41a:	d00a      	beq.n	800b432 <__swsetup_r+0x9a>
 800b41c:	2200      	movs	r2, #0
 800b41e:	60a2      	str	r2, [r4, #8]
 800b420:	6962      	ldr	r2, [r4, #20]
 800b422:	4252      	negs	r2, r2
 800b424:	61a2      	str	r2, [r4, #24]
 800b426:	6922      	ldr	r2, [r4, #16]
 800b428:	b942      	cbnz	r2, 800b43c <__swsetup_r+0xa4>
 800b42a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b42e:	d1c5      	bne.n	800b3bc <__swsetup_r+0x24>
 800b430:	bd38      	pop	{r3, r4, r5, pc}
 800b432:	0799      	lsls	r1, r3, #30
 800b434:	bf58      	it	pl
 800b436:	6962      	ldrpl	r2, [r4, #20]
 800b438:	60a2      	str	r2, [r4, #8]
 800b43a:	e7f4      	b.n	800b426 <__swsetup_r+0x8e>
 800b43c:	2000      	movs	r0, #0
 800b43e:	e7f7      	b.n	800b430 <__swsetup_r+0x98>
 800b440:	20000030 	.word	0x20000030

0800b444 <strncmp>:
 800b444:	b510      	push	{r4, lr}
 800b446:	b16a      	cbz	r2, 800b464 <strncmp+0x20>
 800b448:	3901      	subs	r1, #1
 800b44a:	1884      	adds	r4, r0, r2
 800b44c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b450:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b454:	429a      	cmp	r2, r3
 800b456:	d103      	bne.n	800b460 <strncmp+0x1c>
 800b458:	42a0      	cmp	r0, r4
 800b45a:	d001      	beq.n	800b460 <strncmp+0x1c>
 800b45c:	2a00      	cmp	r2, #0
 800b45e:	d1f5      	bne.n	800b44c <strncmp+0x8>
 800b460:	1ad0      	subs	r0, r2, r3
 800b462:	bd10      	pop	{r4, pc}
 800b464:	4610      	mov	r0, r2
 800b466:	e7fc      	b.n	800b462 <strncmp+0x1e>

0800b468 <_sbrk_r>:
 800b468:	b538      	push	{r3, r4, r5, lr}
 800b46a:	2300      	movs	r3, #0
 800b46c:	4d05      	ldr	r5, [pc, #20]	@ (800b484 <_sbrk_r+0x1c>)
 800b46e:	4604      	mov	r4, r0
 800b470:	4608      	mov	r0, r1
 800b472:	602b      	str	r3, [r5, #0]
 800b474:	f7f6 f894 	bl	80015a0 <_sbrk>
 800b478:	1c43      	adds	r3, r0, #1
 800b47a:	d102      	bne.n	800b482 <_sbrk_r+0x1a>
 800b47c:	682b      	ldr	r3, [r5, #0]
 800b47e:	b103      	cbz	r3, 800b482 <_sbrk_r+0x1a>
 800b480:	6023      	str	r3, [r4, #0]
 800b482:	bd38      	pop	{r3, r4, r5, pc}
 800b484:	20000928 	.word	0x20000928

0800b488 <nan>:
 800b488:	2000      	movs	r0, #0
 800b48a:	4901      	ldr	r1, [pc, #4]	@ (800b490 <nan+0x8>)
 800b48c:	4770      	bx	lr
 800b48e:	bf00      	nop
 800b490:	7ff80000 	.word	0x7ff80000

0800b494 <__assert_func>:
 800b494:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b496:	4614      	mov	r4, r2
 800b498:	461a      	mov	r2, r3
 800b49a:	4b09      	ldr	r3, [pc, #36]	@ (800b4c0 <__assert_func+0x2c>)
 800b49c:	4605      	mov	r5, r0
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	68d8      	ldr	r0, [r3, #12]
 800b4a2:	b954      	cbnz	r4, 800b4ba <__assert_func+0x26>
 800b4a4:	4b07      	ldr	r3, [pc, #28]	@ (800b4c4 <__assert_func+0x30>)
 800b4a6:	461c      	mov	r4, r3
 800b4a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b4ac:	9100      	str	r1, [sp, #0]
 800b4ae:	462b      	mov	r3, r5
 800b4b0:	4905      	ldr	r1, [pc, #20]	@ (800b4c8 <__assert_func+0x34>)
 800b4b2:	f000 fba7 	bl	800bc04 <fiprintf>
 800b4b6:	f000 fc3b 	bl	800bd30 <abort>
 800b4ba:	4b04      	ldr	r3, [pc, #16]	@ (800b4cc <__assert_func+0x38>)
 800b4bc:	e7f4      	b.n	800b4a8 <__assert_func+0x14>
 800b4be:	bf00      	nop
 800b4c0:	20000030 	.word	0x20000030
 800b4c4:	0800c9c5 	.word	0x0800c9c5
 800b4c8:	0800c997 	.word	0x0800c997
 800b4cc:	0800c98a 	.word	0x0800c98a

0800b4d0 <_calloc_r>:
 800b4d0:	b570      	push	{r4, r5, r6, lr}
 800b4d2:	fba1 5402 	umull	r5, r4, r1, r2
 800b4d6:	b93c      	cbnz	r4, 800b4e8 <_calloc_r+0x18>
 800b4d8:	4629      	mov	r1, r5
 800b4da:	f7fe f82f 	bl	800953c <_malloc_r>
 800b4de:	4606      	mov	r6, r0
 800b4e0:	b928      	cbnz	r0, 800b4ee <_calloc_r+0x1e>
 800b4e2:	2600      	movs	r6, #0
 800b4e4:	4630      	mov	r0, r6
 800b4e6:	bd70      	pop	{r4, r5, r6, pc}
 800b4e8:	220c      	movs	r2, #12
 800b4ea:	6002      	str	r2, [r0, #0]
 800b4ec:	e7f9      	b.n	800b4e2 <_calloc_r+0x12>
 800b4ee:	462a      	mov	r2, r5
 800b4f0:	4621      	mov	r1, r4
 800b4f2:	f7fd f8be 	bl	8008672 <memset>
 800b4f6:	e7f5      	b.n	800b4e4 <_calloc_r+0x14>

0800b4f8 <rshift>:
 800b4f8:	6903      	ldr	r3, [r0, #16]
 800b4fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b4fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b502:	f100 0414 	add.w	r4, r0, #20
 800b506:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b50a:	dd46      	ble.n	800b59a <rshift+0xa2>
 800b50c:	f011 011f 	ands.w	r1, r1, #31
 800b510:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b514:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b518:	d10c      	bne.n	800b534 <rshift+0x3c>
 800b51a:	4629      	mov	r1, r5
 800b51c:	f100 0710 	add.w	r7, r0, #16
 800b520:	42b1      	cmp	r1, r6
 800b522:	d335      	bcc.n	800b590 <rshift+0x98>
 800b524:	1a9b      	subs	r3, r3, r2
 800b526:	009b      	lsls	r3, r3, #2
 800b528:	1eea      	subs	r2, r5, #3
 800b52a:	4296      	cmp	r6, r2
 800b52c:	bf38      	it	cc
 800b52e:	2300      	movcc	r3, #0
 800b530:	4423      	add	r3, r4
 800b532:	e015      	b.n	800b560 <rshift+0x68>
 800b534:	46a1      	mov	r9, r4
 800b536:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b53a:	f1c1 0820 	rsb	r8, r1, #32
 800b53e:	40cf      	lsrs	r7, r1
 800b540:	f105 0e04 	add.w	lr, r5, #4
 800b544:	4576      	cmp	r6, lr
 800b546:	46f4      	mov	ip, lr
 800b548:	d816      	bhi.n	800b578 <rshift+0x80>
 800b54a:	1a9a      	subs	r2, r3, r2
 800b54c:	0092      	lsls	r2, r2, #2
 800b54e:	3a04      	subs	r2, #4
 800b550:	3501      	adds	r5, #1
 800b552:	42ae      	cmp	r6, r5
 800b554:	bf38      	it	cc
 800b556:	2200      	movcc	r2, #0
 800b558:	18a3      	adds	r3, r4, r2
 800b55a:	50a7      	str	r7, [r4, r2]
 800b55c:	b107      	cbz	r7, 800b560 <rshift+0x68>
 800b55e:	3304      	adds	r3, #4
 800b560:	42a3      	cmp	r3, r4
 800b562:	eba3 0204 	sub.w	r2, r3, r4
 800b566:	bf08      	it	eq
 800b568:	2300      	moveq	r3, #0
 800b56a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b56e:	6102      	str	r2, [r0, #16]
 800b570:	bf08      	it	eq
 800b572:	6143      	streq	r3, [r0, #20]
 800b574:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b578:	f8dc c000 	ldr.w	ip, [ip]
 800b57c:	fa0c fc08 	lsl.w	ip, ip, r8
 800b580:	ea4c 0707 	orr.w	r7, ip, r7
 800b584:	f849 7b04 	str.w	r7, [r9], #4
 800b588:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b58c:	40cf      	lsrs	r7, r1
 800b58e:	e7d9      	b.n	800b544 <rshift+0x4c>
 800b590:	f851 cb04 	ldr.w	ip, [r1], #4
 800b594:	f847 cf04 	str.w	ip, [r7, #4]!
 800b598:	e7c2      	b.n	800b520 <rshift+0x28>
 800b59a:	4623      	mov	r3, r4
 800b59c:	e7e0      	b.n	800b560 <rshift+0x68>

0800b59e <__hexdig_fun>:
 800b59e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b5a2:	2b09      	cmp	r3, #9
 800b5a4:	d802      	bhi.n	800b5ac <__hexdig_fun+0xe>
 800b5a6:	3820      	subs	r0, #32
 800b5a8:	b2c0      	uxtb	r0, r0
 800b5aa:	4770      	bx	lr
 800b5ac:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b5b0:	2b05      	cmp	r3, #5
 800b5b2:	d801      	bhi.n	800b5b8 <__hexdig_fun+0x1a>
 800b5b4:	3847      	subs	r0, #71	@ 0x47
 800b5b6:	e7f7      	b.n	800b5a8 <__hexdig_fun+0xa>
 800b5b8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b5bc:	2b05      	cmp	r3, #5
 800b5be:	d801      	bhi.n	800b5c4 <__hexdig_fun+0x26>
 800b5c0:	3827      	subs	r0, #39	@ 0x27
 800b5c2:	e7f1      	b.n	800b5a8 <__hexdig_fun+0xa>
 800b5c4:	2000      	movs	r0, #0
 800b5c6:	4770      	bx	lr

0800b5c8 <__gethex>:
 800b5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5cc:	468a      	mov	sl, r1
 800b5ce:	4690      	mov	r8, r2
 800b5d0:	b085      	sub	sp, #20
 800b5d2:	9302      	str	r3, [sp, #8]
 800b5d4:	680b      	ldr	r3, [r1, #0]
 800b5d6:	9001      	str	r0, [sp, #4]
 800b5d8:	1c9c      	adds	r4, r3, #2
 800b5da:	46a1      	mov	r9, r4
 800b5dc:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b5e0:	2830      	cmp	r0, #48	@ 0x30
 800b5e2:	d0fa      	beq.n	800b5da <__gethex+0x12>
 800b5e4:	eba9 0303 	sub.w	r3, r9, r3
 800b5e8:	f1a3 0b02 	sub.w	fp, r3, #2
 800b5ec:	f7ff ffd7 	bl	800b59e <__hexdig_fun>
 800b5f0:	4605      	mov	r5, r0
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	d168      	bne.n	800b6c8 <__gethex+0x100>
 800b5f6:	2201      	movs	r2, #1
 800b5f8:	4648      	mov	r0, r9
 800b5fa:	499f      	ldr	r1, [pc, #636]	@ (800b878 <__gethex+0x2b0>)
 800b5fc:	f7ff ff22 	bl	800b444 <strncmp>
 800b600:	4607      	mov	r7, r0
 800b602:	2800      	cmp	r0, #0
 800b604:	d167      	bne.n	800b6d6 <__gethex+0x10e>
 800b606:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b60a:	4626      	mov	r6, r4
 800b60c:	f7ff ffc7 	bl	800b59e <__hexdig_fun>
 800b610:	2800      	cmp	r0, #0
 800b612:	d062      	beq.n	800b6da <__gethex+0x112>
 800b614:	4623      	mov	r3, r4
 800b616:	7818      	ldrb	r0, [r3, #0]
 800b618:	4699      	mov	r9, r3
 800b61a:	2830      	cmp	r0, #48	@ 0x30
 800b61c:	f103 0301 	add.w	r3, r3, #1
 800b620:	d0f9      	beq.n	800b616 <__gethex+0x4e>
 800b622:	f7ff ffbc 	bl	800b59e <__hexdig_fun>
 800b626:	fab0 f580 	clz	r5, r0
 800b62a:	f04f 0b01 	mov.w	fp, #1
 800b62e:	096d      	lsrs	r5, r5, #5
 800b630:	464a      	mov	r2, r9
 800b632:	4616      	mov	r6, r2
 800b634:	7830      	ldrb	r0, [r6, #0]
 800b636:	3201      	adds	r2, #1
 800b638:	f7ff ffb1 	bl	800b59e <__hexdig_fun>
 800b63c:	2800      	cmp	r0, #0
 800b63e:	d1f8      	bne.n	800b632 <__gethex+0x6a>
 800b640:	2201      	movs	r2, #1
 800b642:	4630      	mov	r0, r6
 800b644:	498c      	ldr	r1, [pc, #560]	@ (800b878 <__gethex+0x2b0>)
 800b646:	f7ff fefd 	bl	800b444 <strncmp>
 800b64a:	2800      	cmp	r0, #0
 800b64c:	d13f      	bne.n	800b6ce <__gethex+0x106>
 800b64e:	b944      	cbnz	r4, 800b662 <__gethex+0x9a>
 800b650:	1c74      	adds	r4, r6, #1
 800b652:	4622      	mov	r2, r4
 800b654:	4616      	mov	r6, r2
 800b656:	7830      	ldrb	r0, [r6, #0]
 800b658:	3201      	adds	r2, #1
 800b65a:	f7ff ffa0 	bl	800b59e <__hexdig_fun>
 800b65e:	2800      	cmp	r0, #0
 800b660:	d1f8      	bne.n	800b654 <__gethex+0x8c>
 800b662:	1ba4      	subs	r4, r4, r6
 800b664:	00a7      	lsls	r7, r4, #2
 800b666:	7833      	ldrb	r3, [r6, #0]
 800b668:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b66c:	2b50      	cmp	r3, #80	@ 0x50
 800b66e:	d13e      	bne.n	800b6ee <__gethex+0x126>
 800b670:	7873      	ldrb	r3, [r6, #1]
 800b672:	2b2b      	cmp	r3, #43	@ 0x2b
 800b674:	d033      	beq.n	800b6de <__gethex+0x116>
 800b676:	2b2d      	cmp	r3, #45	@ 0x2d
 800b678:	d034      	beq.n	800b6e4 <__gethex+0x11c>
 800b67a:	2400      	movs	r4, #0
 800b67c:	1c71      	adds	r1, r6, #1
 800b67e:	7808      	ldrb	r0, [r1, #0]
 800b680:	f7ff ff8d 	bl	800b59e <__hexdig_fun>
 800b684:	1e43      	subs	r3, r0, #1
 800b686:	b2db      	uxtb	r3, r3
 800b688:	2b18      	cmp	r3, #24
 800b68a:	d830      	bhi.n	800b6ee <__gethex+0x126>
 800b68c:	f1a0 0210 	sub.w	r2, r0, #16
 800b690:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b694:	f7ff ff83 	bl	800b59e <__hexdig_fun>
 800b698:	f100 3cff 	add.w	ip, r0, #4294967295
 800b69c:	fa5f fc8c 	uxtb.w	ip, ip
 800b6a0:	f1bc 0f18 	cmp.w	ip, #24
 800b6a4:	f04f 030a 	mov.w	r3, #10
 800b6a8:	d91e      	bls.n	800b6e8 <__gethex+0x120>
 800b6aa:	b104      	cbz	r4, 800b6ae <__gethex+0xe6>
 800b6ac:	4252      	negs	r2, r2
 800b6ae:	4417      	add	r7, r2
 800b6b0:	f8ca 1000 	str.w	r1, [sl]
 800b6b4:	b1ed      	cbz	r5, 800b6f2 <__gethex+0x12a>
 800b6b6:	f1bb 0f00 	cmp.w	fp, #0
 800b6ba:	bf0c      	ite	eq
 800b6bc:	2506      	moveq	r5, #6
 800b6be:	2500      	movne	r5, #0
 800b6c0:	4628      	mov	r0, r5
 800b6c2:	b005      	add	sp, #20
 800b6c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6c8:	2500      	movs	r5, #0
 800b6ca:	462c      	mov	r4, r5
 800b6cc:	e7b0      	b.n	800b630 <__gethex+0x68>
 800b6ce:	2c00      	cmp	r4, #0
 800b6d0:	d1c7      	bne.n	800b662 <__gethex+0x9a>
 800b6d2:	4627      	mov	r7, r4
 800b6d4:	e7c7      	b.n	800b666 <__gethex+0x9e>
 800b6d6:	464e      	mov	r6, r9
 800b6d8:	462f      	mov	r7, r5
 800b6da:	2501      	movs	r5, #1
 800b6dc:	e7c3      	b.n	800b666 <__gethex+0x9e>
 800b6de:	2400      	movs	r4, #0
 800b6e0:	1cb1      	adds	r1, r6, #2
 800b6e2:	e7cc      	b.n	800b67e <__gethex+0xb6>
 800b6e4:	2401      	movs	r4, #1
 800b6e6:	e7fb      	b.n	800b6e0 <__gethex+0x118>
 800b6e8:	fb03 0002 	mla	r0, r3, r2, r0
 800b6ec:	e7ce      	b.n	800b68c <__gethex+0xc4>
 800b6ee:	4631      	mov	r1, r6
 800b6f0:	e7de      	b.n	800b6b0 <__gethex+0xe8>
 800b6f2:	4629      	mov	r1, r5
 800b6f4:	eba6 0309 	sub.w	r3, r6, r9
 800b6f8:	3b01      	subs	r3, #1
 800b6fa:	2b07      	cmp	r3, #7
 800b6fc:	dc0a      	bgt.n	800b714 <__gethex+0x14c>
 800b6fe:	9801      	ldr	r0, [sp, #4]
 800b700:	f7fd ffa8 	bl	8009654 <_Balloc>
 800b704:	4604      	mov	r4, r0
 800b706:	b940      	cbnz	r0, 800b71a <__gethex+0x152>
 800b708:	4602      	mov	r2, r0
 800b70a:	21e4      	movs	r1, #228	@ 0xe4
 800b70c:	4b5b      	ldr	r3, [pc, #364]	@ (800b87c <__gethex+0x2b4>)
 800b70e:	485c      	ldr	r0, [pc, #368]	@ (800b880 <__gethex+0x2b8>)
 800b710:	f7ff fec0 	bl	800b494 <__assert_func>
 800b714:	3101      	adds	r1, #1
 800b716:	105b      	asrs	r3, r3, #1
 800b718:	e7ef      	b.n	800b6fa <__gethex+0x132>
 800b71a:	2300      	movs	r3, #0
 800b71c:	f100 0a14 	add.w	sl, r0, #20
 800b720:	4655      	mov	r5, sl
 800b722:	469b      	mov	fp, r3
 800b724:	45b1      	cmp	r9, r6
 800b726:	d337      	bcc.n	800b798 <__gethex+0x1d0>
 800b728:	f845 bb04 	str.w	fp, [r5], #4
 800b72c:	eba5 050a 	sub.w	r5, r5, sl
 800b730:	10ad      	asrs	r5, r5, #2
 800b732:	6125      	str	r5, [r4, #16]
 800b734:	4658      	mov	r0, fp
 800b736:	f7fe f87f 	bl	8009838 <__hi0bits>
 800b73a:	016d      	lsls	r5, r5, #5
 800b73c:	f8d8 6000 	ldr.w	r6, [r8]
 800b740:	1a2d      	subs	r5, r5, r0
 800b742:	42b5      	cmp	r5, r6
 800b744:	dd54      	ble.n	800b7f0 <__gethex+0x228>
 800b746:	1bad      	subs	r5, r5, r6
 800b748:	4629      	mov	r1, r5
 800b74a:	4620      	mov	r0, r4
 800b74c:	f7fe fc07 	bl	8009f5e <__any_on>
 800b750:	4681      	mov	r9, r0
 800b752:	b178      	cbz	r0, 800b774 <__gethex+0x1ac>
 800b754:	f04f 0901 	mov.w	r9, #1
 800b758:	1e6b      	subs	r3, r5, #1
 800b75a:	1159      	asrs	r1, r3, #5
 800b75c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b760:	f003 021f 	and.w	r2, r3, #31
 800b764:	fa09 f202 	lsl.w	r2, r9, r2
 800b768:	420a      	tst	r2, r1
 800b76a:	d003      	beq.n	800b774 <__gethex+0x1ac>
 800b76c:	454b      	cmp	r3, r9
 800b76e:	dc36      	bgt.n	800b7de <__gethex+0x216>
 800b770:	f04f 0902 	mov.w	r9, #2
 800b774:	4629      	mov	r1, r5
 800b776:	4620      	mov	r0, r4
 800b778:	f7ff febe 	bl	800b4f8 <rshift>
 800b77c:	442f      	add	r7, r5
 800b77e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b782:	42bb      	cmp	r3, r7
 800b784:	da42      	bge.n	800b80c <__gethex+0x244>
 800b786:	4621      	mov	r1, r4
 800b788:	9801      	ldr	r0, [sp, #4]
 800b78a:	f7fd ffa3 	bl	80096d4 <_Bfree>
 800b78e:	2300      	movs	r3, #0
 800b790:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b792:	25a3      	movs	r5, #163	@ 0xa3
 800b794:	6013      	str	r3, [r2, #0]
 800b796:	e793      	b.n	800b6c0 <__gethex+0xf8>
 800b798:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b79c:	2a2e      	cmp	r2, #46	@ 0x2e
 800b79e:	d012      	beq.n	800b7c6 <__gethex+0x1fe>
 800b7a0:	2b20      	cmp	r3, #32
 800b7a2:	d104      	bne.n	800b7ae <__gethex+0x1e6>
 800b7a4:	f845 bb04 	str.w	fp, [r5], #4
 800b7a8:	f04f 0b00 	mov.w	fp, #0
 800b7ac:	465b      	mov	r3, fp
 800b7ae:	7830      	ldrb	r0, [r6, #0]
 800b7b0:	9303      	str	r3, [sp, #12]
 800b7b2:	f7ff fef4 	bl	800b59e <__hexdig_fun>
 800b7b6:	9b03      	ldr	r3, [sp, #12]
 800b7b8:	f000 000f 	and.w	r0, r0, #15
 800b7bc:	4098      	lsls	r0, r3
 800b7be:	ea4b 0b00 	orr.w	fp, fp, r0
 800b7c2:	3304      	adds	r3, #4
 800b7c4:	e7ae      	b.n	800b724 <__gethex+0x15c>
 800b7c6:	45b1      	cmp	r9, r6
 800b7c8:	d8ea      	bhi.n	800b7a0 <__gethex+0x1d8>
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	4630      	mov	r0, r6
 800b7ce:	492a      	ldr	r1, [pc, #168]	@ (800b878 <__gethex+0x2b0>)
 800b7d0:	9303      	str	r3, [sp, #12]
 800b7d2:	f7ff fe37 	bl	800b444 <strncmp>
 800b7d6:	9b03      	ldr	r3, [sp, #12]
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	d1e1      	bne.n	800b7a0 <__gethex+0x1d8>
 800b7dc:	e7a2      	b.n	800b724 <__gethex+0x15c>
 800b7de:	4620      	mov	r0, r4
 800b7e0:	1ea9      	subs	r1, r5, #2
 800b7e2:	f7fe fbbc 	bl	8009f5e <__any_on>
 800b7e6:	2800      	cmp	r0, #0
 800b7e8:	d0c2      	beq.n	800b770 <__gethex+0x1a8>
 800b7ea:	f04f 0903 	mov.w	r9, #3
 800b7ee:	e7c1      	b.n	800b774 <__gethex+0x1ac>
 800b7f0:	da09      	bge.n	800b806 <__gethex+0x23e>
 800b7f2:	1b75      	subs	r5, r6, r5
 800b7f4:	4621      	mov	r1, r4
 800b7f6:	462a      	mov	r2, r5
 800b7f8:	9801      	ldr	r0, [sp, #4]
 800b7fa:	f7fe f981 	bl	8009b00 <__lshift>
 800b7fe:	4604      	mov	r4, r0
 800b800:	1b7f      	subs	r7, r7, r5
 800b802:	f100 0a14 	add.w	sl, r0, #20
 800b806:	f04f 0900 	mov.w	r9, #0
 800b80a:	e7b8      	b.n	800b77e <__gethex+0x1b6>
 800b80c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b810:	42bd      	cmp	r5, r7
 800b812:	dd6f      	ble.n	800b8f4 <__gethex+0x32c>
 800b814:	1bed      	subs	r5, r5, r7
 800b816:	42ae      	cmp	r6, r5
 800b818:	dc34      	bgt.n	800b884 <__gethex+0x2bc>
 800b81a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b81e:	2b02      	cmp	r3, #2
 800b820:	d022      	beq.n	800b868 <__gethex+0x2a0>
 800b822:	2b03      	cmp	r3, #3
 800b824:	d024      	beq.n	800b870 <__gethex+0x2a8>
 800b826:	2b01      	cmp	r3, #1
 800b828:	d115      	bne.n	800b856 <__gethex+0x28e>
 800b82a:	42ae      	cmp	r6, r5
 800b82c:	d113      	bne.n	800b856 <__gethex+0x28e>
 800b82e:	2e01      	cmp	r6, #1
 800b830:	d10b      	bne.n	800b84a <__gethex+0x282>
 800b832:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b836:	9a02      	ldr	r2, [sp, #8]
 800b838:	2562      	movs	r5, #98	@ 0x62
 800b83a:	6013      	str	r3, [r2, #0]
 800b83c:	2301      	movs	r3, #1
 800b83e:	6123      	str	r3, [r4, #16]
 800b840:	f8ca 3000 	str.w	r3, [sl]
 800b844:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b846:	601c      	str	r4, [r3, #0]
 800b848:	e73a      	b.n	800b6c0 <__gethex+0xf8>
 800b84a:	4620      	mov	r0, r4
 800b84c:	1e71      	subs	r1, r6, #1
 800b84e:	f7fe fb86 	bl	8009f5e <__any_on>
 800b852:	2800      	cmp	r0, #0
 800b854:	d1ed      	bne.n	800b832 <__gethex+0x26a>
 800b856:	4621      	mov	r1, r4
 800b858:	9801      	ldr	r0, [sp, #4]
 800b85a:	f7fd ff3b 	bl	80096d4 <_Bfree>
 800b85e:	2300      	movs	r3, #0
 800b860:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b862:	2550      	movs	r5, #80	@ 0x50
 800b864:	6013      	str	r3, [r2, #0]
 800b866:	e72b      	b.n	800b6c0 <__gethex+0xf8>
 800b868:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d1f3      	bne.n	800b856 <__gethex+0x28e>
 800b86e:	e7e0      	b.n	800b832 <__gethex+0x26a>
 800b870:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b872:	2b00      	cmp	r3, #0
 800b874:	d1dd      	bne.n	800b832 <__gethex+0x26a>
 800b876:	e7ee      	b.n	800b856 <__gethex+0x28e>
 800b878:	0800c818 	.word	0x0800c818
 800b87c:	0800c6b1 	.word	0x0800c6b1
 800b880:	0800c9c6 	.word	0x0800c9c6
 800b884:	1e6f      	subs	r7, r5, #1
 800b886:	f1b9 0f00 	cmp.w	r9, #0
 800b88a:	d130      	bne.n	800b8ee <__gethex+0x326>
 800b88c:	b127      	cbz	r7, 800b898 <__gethex+0x2d0>
 800b88e:	4639      	mov	r1, r7
 800b890:	4620      	mov	r0, r4
 800b892:	f7fe fb64 	bl	8009f5e <__any_on>
 800b896:	4681      	mov	r9, r0
 800b898:	2301      	movs	r3, #1
 800b89a:	4629      	mov	r1, r5
 800b89c:	1b76      	subs	r6, r6, r5
 800b89e:	2502      	movs	r5, #2
 800b8a0:	117a      	asrs	r2, r7, #5
 800b8a2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b8a6:	f007 071f 	and.w	r7, r7, #31
 800b8aa:	40bb      	lsls	r3, r7
 800b8ac:	4213      	tst	r3, r2
 800b8ae:	4620      	mov	r0, r4
 800b8b0:	bf18      	it	ne
 800b8b2:	f049 0902 	orrne.w	r9, r9, #2
 800b8b6:	f7ff fe1f 	bl	800b4f8 <rshift>
 800b8ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b8be:	f1b9 0f00 	cmp.w	r9, #0
 800b8c2:	d047      	beq.n	800b954 <__gethex+0x38c>
 800b8c4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b8c8:	2b02      	cmp	r3, #2
 800b8ca:	d015      	beq.n	800b8f8 <__gethex+0x330>
 800b8cc:	2b03      	cmp	r3, #3
 800b8ce:	d017      	beq.n	800b900 <__gethex+0x338>
 800b8d0:	2b01      	cmp	r3, #1
 800b8d2:	d109      	bne.n	800b8e8 <__gethex+0x320>
 800b8d4:	f019 0f02 	tst.w	r9, #2
 800b8d8:	d006      	beq.n	800b8e8 <__gethex+0x320>
 800b8da:	f8da 3000 	ldr.w	r3, [sl]
 800b8de:	ea49 0903 	orr.w	r9, r9, r3
 800b8e2:	f019 0f01 	tst.w	r9, #1
 800b8e6:	d10e      	bne.n	800b906 <__gethex+0x33e>
 800b8e8:	f045 0510 	orr.w	r5, r5, #16
 800b8ec:	e032      	b.n	800b954 <__gethex+0x38c>
 800b8ee:	f04f 0901 	mov.w	r9, #1
 800b8f2:	e7d1      	b.n	800b898 <__gethex+0x2d0>
 800b8f4:	2501      	movs	r5, #1
 800b8f6:	e7e2      	b.n	800b8be <__gethex+0x2f6>
 800b8f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8fa:	f1c3 0301 	rsb	r3, r3, #1
 800b8fe:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b900:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b902:	2b00      	cmp	r3, #0
 800b904:	d0f0      	beq.n	800b8e8 <__gethex+0x320>
 800b906:	f04f 0c00 	mov.w	ip, #0
 800b90a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b90e:	f104 0314 	add.w	r3, r4, #20
 800b912:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b916:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b91a:	4618      	mov	r0, r3
 800b91c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b920:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b924:	d01b      	beq.n	800b95e <__gethex+0x396>
 800b926:	3201      	adds	r2, #1
 800b928:	6002      	str	r2, [r0, #0]
 800b92a:	2d02      	cmp	r5, #2
 800b92c:	f104 0314 	add.w	r3, r4, #20
 800b930:	d13c      	bne.n	800b9ac <__gethex+0x3e4>
 800b932:	f8d8 2000 	ldr.w	r2, [r8]
 800b936:	3a01      	subs	r2, #1
 800b938:	42b2      	cmp	r2, r6
 800b93a:	d109      	bne.n	800b950 <__gethex+0x388>
 800b93c:	2201      	movs	r2, #1
 800b93e:	1171      	asrs	r1, r6, #5
 800b940:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b944:	f006 061f 	and.w	r6, r6, #31
 800b948:	fa02 f606 	lsl.w	r6, r2, r6
 800b94c:	421e      	tst	r6, r3
 800b94e:	d13a      	bne.n	800b9c6 <__gethex+0x3fe>
 800b950:	f045 0520 	orr.w	r5, r5, #32
 800b954:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b956:	601c      	str	r4, [r3, #0]
 800b958:	9b02      	ldr	r3, [sp, #8]
 800b95a:	601f      	str	r7, [r3, #0]
 800b95c:	e6b0      	b.n	800b6c0 <__gethex+0xf8>
 800b95e:	4299      	cmp	r1, r3
 800b960:	f843 cc04 	str.w	ip, [r3, #-4]
 800b964:	d8d9      	bhi.n	800b91a <__gethex+0x352>
 800b966:	68a3      	ldr	r3, [r4, #8]
 800b968:	459b      	cmp	fp, r3
 800b96a:	db17      	blt.n	800b99c <__gethex+0x3d4>
 800b96c:	6861      	ldr	r1, [r4, #4]
 800b96e:	9801      	ldr	r0, [sp, #4]
 800b970:	3101      	adds	r1, #1
 800b972:	f7fd fe6f 	bl	8009654 <_Balloc>
 800b976:	4681      	mov	r9, r0
 800b978:	b918      	cbnz	r0, 800b982 <__gethex+0x3ba>
 800b97a:	4602      	mov	r2, r0
 800b97c:	2184      	movs	r1, #132	@ 0x84
 800b97e:	4b19      	ldr	r3, [pc, #100]	@ (800b9e4 <__gethex+0x41c>)
 800b980:	e6c5      	b.n	800b70e <__gethex+0x146>
 800b982:	6922      	ldr	r2, [r4, #16]
 800b984:	f104 010c 	add.w	r1, r4, #12
 800b988:	3202      	adds	r2, #2
 800b98a:	0092      	lsls	r2, r2, #2
 800b98c:	300c      	adds	r0, #12
 800b98e:	f7fc fefe 	bl	800878e <memcpy>
 800b992:	4621      	mov	r1, r4
 800b994:	9801      	ldr	r0, [sp, #4]
 800b996:	f7fd fe9d 	bl	80096d4 <_Bfree>
 800b99a:	464c      	mov	r4, r9
 800b99c:	6923      	ldr	r3, [r4, #16]
 800b99e:	1c5a      	adds	r2, r3, #1
 800b9a0:	6122      	str	r2, [r4, #16]
 800b9a2:	2201      	movs	r2, #1
 800b9a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b9a8:	615a      	str	r2, [r3, #20]
 800b9aa:	e7be      	b.n	800b92a <__gethex+0x362>
 800b9ac:	6922      	ldr	r2, [r4, #16]
 800b9ae:	455a      	cmp	r2, fp
 800b9b0:	dd0b      	ble.n	800b9ca <__gethex+0x402>
 800b9b2:	2101      	movs	r1, #1
 800b9b4:	4620      	mov	r0, r4
 800b9b6:	f7ff fd9f 	bl	800b4f8 <rshift>
 800b9ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b9be:	3701      	adds	r7, #1
 800b9c0:	42bb      	cmp	r3, r7
 800b9c2:	f6ff aee0 	blt.w	800b786 <__gethex+0x1be>
 800b9c6:	2501      	movs	r5, #1
 800b9c8:	e7c2      	b.n	800b950 <__gethex+0x388>
 800b9ca:	f016 061f 	ands.w	r6, r6, #31
 800b9ce:	d0fa      	beq.n	800b9c6 <__gethex+0x3fe>
 800b9d0:	4453      	add	r3, sl
 800b9d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b9d6:	f7fd ff2f 	bl	8009838 <__hi0bits>
 800b9da:	f1c6 0620 	rsb	r6, r6, #32
 800b9de:	42b0      	cmp	r0, r6
 800b9e0:	dbe7      	blt.n	800b9b2 <__gethex+0x3ea>
 800b9e2:	e7f0      	b.n	800b9c6 <__gethex+0x3fe>
 800b9e4:	0800c6b1 	.word	0x0800c6b1

0800b9e8 <L_shift>:
 800b9e8:	f1c2 0208 	rsb	r2, r2, #8
 800b9ec:	0092      	lsls	r2, r2, #2
 800b9ee:	b570      	push	{r4, r5, r6, lr}
 800b9f0:	f1c2 0620 	rsb	r6, r2, #32
 800b9f4:	6843      	ldr	r3, [r0, #4]
 800b9f6:	6804      	ldr	r4, [r0, #0]
 800b9f8:	fa03 f506 	lsl.w	r5, r3, r6
 800b9fc:	432c      	orrs	r4, r5
 800b9fe:	40d3      	lsrs	r3, r2
 800ba00:	6004      	str	r4, [r0, #0]
 800ba02:	f840 3f04 	str.w	r3, [r0, #4]!
 800ba06:	4288      	cmp	r0, r1
 800ba08:	d3f4      	bcc.n	800b9f4 <L_shift+0xc>
 800ba0a:	bd70      	pop	{r4, r5, r6, pc}

0800ba0c <__match>:
 800ba0c:	b530      	push	{r4, r5, lr}
 800ba0e:	6803      	ldr	r3, [r0, #0]
 800ba10:	3301      	adds	r3, #1
 800ba12:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba16:	b914      	cbnz	r4, 800ba1e <__match+0x12>
 800ba18:	6003      	str	r3, [r0, #0]
 800ba1a:	2001      	movs	r0, #1
 800ba1c:	bd30      	pop	{r4, r5, pc}
 800ba1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba22:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ba26:	2d19      	cmp	r5, #25
 800ba28:	bf98      	it	ls
 800ba2a:	3220      	addls	r2, #32
 800ba2c:	42a2      	cmp	r2, r4
 800ba2e:	d0f0      	beq.n	800ba12 <__match+0x6>
 800ba30:	2000      	movs	r0, #0
 800ba32:	e7f3      	b.n	800ba1c <__match+0x10>

0800ba34 <__hexnan>:
 800ba34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba38:	2500      	movs	r5, #0
 800ba3a:	680b      	ldr	r3, [r1, #0]
 800ba3c:	4682      	mov	sl, r0
 800ba3e:	115e      	asrs	r6, r3, #5
 800ba40:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ba44:	f013 031f 	ands.w	r3, r3, #31
 800ba48:	bf18      	it	ne
 800ba4a:	3604      	addne	r6, #4
 800ba4c:	1f37      	subs	r7, r6, #4
 800ba4e:	4690      	mov	r8, r2
 800ba50:	46b9      	mov	r9, r7
 800ba52:	463c      	mov	r4, r7
 800ba54:	46ab      	mov	fp, r5
 800ba56:	b087      	sub	sp, #28
 800ba58:	6801      	ldr	r1, [r0, #0]
 800ba5a:	9301      	str	r3, [sp, #4]
 800ba5c:	f846 5c04 	str.w	r5, [r6, #-4]
 800ba60:	9502      	str	r5, [sp, #8]
 800ba62:	784a      	ldrb	r2, [r1, #1]
 800ba64:	1c4b      	adds	r3, r1, #1
 800ba66:	9303      	str	r3, [sp, #12]
 800ba68:	b342      	cbz	r2, 800babc <__hexnan+0x88>
 800ba6a:	4610      	mov	r0, r2
 800ba6c:	9105      	str	r1, [sp, #20]
 800ba6e:	9204      	str	r2, [sp, #16]
 800ba70:	f7ff fd95 	bl	800b59e <__hexdig_fun>
 800ba74:	2800      	cmp	r0, #0
 800ba76:	d151      	bne.n	800bb1c <__hexnan+0xe8>
 800ba78:	9a04      	ldr	r2, [sp, #16]
 800ba7a:	9905      	ldr	r1, [sp, #20]
 800ba7c:	2a20      	cmp	r2, #32
 800ba7e:	d818      	bhi.n	800bab2 <__hexnan+0x7e>
 800ba80:	9b02      	ldr	r3, [sp, #8]
 800ba82:	459b      	cmp	fp, r3
 800ba84:	dd13      	ble.n	800baae <__hexnan+0x7a>
 800ba86:	454c      	cmp	r4, r9
 800ba88:	d206      	bcs.n	800ba98 <__hexnan+0x64>
 800ba8a:	2d07      	cmp	r5, #7
 800ba8c:	dc04      	bgt.n	800ba98 <__hexnan+0x64>
 800ba8e:	462a      	mov	r2, r5
 800ba90:	4649      	mov	r1, r9
 800ba92:	4620      	mov	r0, r4
 800ba94:	f7ff ffa8 	bl	800b9e8 <L_shift>
 800ba98:	4544      	cmp	r4, r8
 800ba9a:	d952      	bls.n	800bb42 <__hexnan+0x10e>
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	f1a4 0904 	sub.w	r9, r4, #4
 800baa2:	f844 3c04 	str.w	r3, [r4, #-4]
 800baa6:	461d      	mov	r5, r3
 800baa8:	464c      	mov	r4, r9
 800baaa:	f8cd b008 	str.w	fp, [sp, #8]
 800baae:	9903      	ldr	r1, [sp, #12]
 800bab0:	e7d7      	b.n	800ba62 <__hexnan+0x2e>
 800bab2:	2a29      	cmp	r2, #41	@ 0x29
 800bab4:	d157      	bne.n	800bb66 <__hexnan+0x132>
 800bab6:	3102      	adds	r1, #2
 800bab8:	f8ca 1000 	str.w	r1, [sl]
 800babc:	f1bb 0f00 	cmp.w	fp, #0
 800bac0:	d051      	beq.n	800bb66 <__hexnan+0x132>
 800bac2:	454c      	cmp	r4, r9
 800bac4:	d206      	bcs.n	800bad4 <__hexnan+0xa0>
 800bac6:	2d07      	cmp	r5, #7
 800bac8:	dc04      	bgt.n	800bad4 <__hexnan+0xa0>
 800baca:	462a      	mov	r2, r5
 800bacc:	4649      	mov	r1, r9
 800bace:	4620      	mov	r0, r4
 800bad0:	f7ff ff8a 	bl	800b9e8 <L_shift>
 800bad4:	4544      	cmp	r4, r8
 800bad6:	d936      	bls.n	800bb46 <__hexnan+0x112>
 800bad8:	4623      	mov	r3, r4
 800bada:	f1a8 0204 	sub.w	r2, r8, #4
 800bade:	f853 1b04 	ldr.w	r1, [r3], #4
 800bae2:	429f      	cmp	r7, r3
 800bae4:	f842 1f04 	str.w	r1, [r2, #4]!
 800bae8:	d2f9      	bcs.n	800bade <__hexnan+0xaa>
 800baea:	1b3b      	subs	r3, r7, r4
 800baec:	f023 0303 	bic.w	r3, r3, #3
 800baf0:	3304      	adds	r3, #4
 800baf2:	3401      	adds	r4, #1
 800baf4:	3e03      	subs	r6, #3
 800baf6:	42b4      	cmp	r4, r6
 800baf8:	bf88      	it	hi
 800bafa:	2304      	movhi	r3, #4
 800bafc:	2200      	movs	r2, #0
 800bafe:	4443      	add	r3, r8
 800bb00:	f843 2b04 	str.w	r2, [r3], #4
 800bb04:	429f      	cmp	r7, r3
 800bb06:	d2fb      	bcs.n	800bb00 <__hexnan+0xcc>
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	b91b      	cbnz	r3, 800bb14 <__hexnan+0xe0>
 800bb0c:	4547      	cmp	r7, r8
 800bb0e:	d128      	bne.n	800bb62 <__hexnan+0x12e>
 800bb10:	2301      	movs	r3, #1
 800bb12:	603b      	str	r3, [r7, #0]
 800bb14:	2005      	movs	r0, #5
 800bb16:	b007      	add	sp, #28
 800bb18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb1c:	3501      	adds	r5, #1
 800bb1e:	2d08      	cmp	r5, #8
 800bb20:	f10b 0b01 	add.w	fp, fp, #1
 800bb24:	dd06      	ble.n	800bb34 <__hexnan+0x100>
 800bb26:	4544      	cmp	r4, r8
 800bb28:	d9c1      	bls.n	800baae <__hexnan+0x7a>
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	2501      	movs	r5, #1
 800bb2e:	f844 3c04 	str.w	r3, [r4, #-4]
 800bb32:	3c04      	subs	r4, #4
 800bb34:	6822      	ldr	r2, [r4, #0]
 800bb36:	f000 000f 	and.w	r0, r0, #15
 800bb3a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bb3e:	6020      	str	r0, [r4, #0]
 800bb40:	e7b5      	b.n	800baae <__hexnan+0x7a>
 800bb42:	2508      	movs	r5, #8
 800bb44:	e7b3      	b.n	800baae <__hexnan+0x7a>
 800bb46:	9b01      	ldr	r3, [sp, #4]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d0dd      	beq.n	800bb08 <__hexnan+0xd4>
 800bb4c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb50:	f1c3 0320 	rsb	r3, r3, #32
 800bb54:	40da      	lsrs	r2, r3
 800bb56:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bb5a:	4013      	ands	r3, r2
 800bb5c:	f846 3c04 	str.w	r3, [r6, #-4]
 800bb60:	e7d2      	b.n	800bb08 <__hexnan+0xd4>
 800bb62:	3f04      	subs	r7, #4
 800bb64:	e7d0      	b.n	800bb08 <__hexnan+0xd4>
 800bb66:	2004      	movs	r0, #4
 800bb68:	e7d5      	b.n	800bb16 <__hexnan+0xe2>

0800bb6a <__ascii_mbtowc>:
 800bb6a:	b082      	sub	sp, #8
 800bb6c:	b901      	cbnz	r1, 800bb70 <__ascii_mbtowc+0x6>
 800bb6e:	a901      	add	r1, sp, #4
 800bb70:	b142      	cbz	r2, 800bb84 <__ascii_mbtowc+0x1a>
 800bb72:	b14b      	cbz	r3, 800bb88 <__ascii_mbtowc+0x1e>
 800bb74:	7813      	ldrb	r3, [r2, #0]
 800bb76:	600b      	str	r3, [r1, #0]
 800bb78:	7812      	ldrb	r2, [r2, #0]
 800bb7a:	1e10      	subs	r0, r2, #0
 800bb7c:	bf18      	it	ne
 800bb7e:	2001      	movne	r0, #1
 800bb80:	b002      	add	sp, #8
 800bb82:	4770      	bx	lr
 800bb84:	4610      	mov	r0, r2
 800bb86:	e7fb      	b.n	800bb80 <__ascii_mbtowc+0x16>
 800bb88:	f06f 0001 	mvn.w	r0, #1
 800bb8c:	e7f8      	b.n	800bb80 <__ascii_mbtowc+0x16>

0800bb8e <_realloc_r>:
 800bb8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb92:	4680      	mov	r8, r0
 800bb94:	4615      	mov	r5, r2
 800bb96:	460c      	mov	r4, r1
 800bb98:	b921      	cbnz	r1, 800bba4 <_realloc_r+0x16>
 800bb9a:	4611      	mov	r1, r2
 800bb9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bba0:	f7fd bccc 	b.w	800953c <_malloc_r>
 800bba4:	b92a      	cbnz	r2, 800bbb2 <_realloc_r+0x24>
 800bba6:	f7fd fc57 	bl	8009458 <_free_r>
 800bbaa:	2400      	movs	r4, #0
 800bbac:	4620      	mov	r0, r4
 800bbae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbb2:	f000 f8c4 	bl	800bd3e <_malloc_usable_size_r>
 800bbb6:	4285      	cmp	r5, r0
 800bbb8:	4606      	mov	r6, r0
 800bbba:	d802      	bhi.n	800bbc2 <_realloc_r+0x34>
 800bbbc:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800bbc0:	d8f4      	bhi.n	800bbac <_realloc_r+0x1e>
 800bbc2:	4629      	mov	r1, r5
 800bbc4:	4640      	mov	r0, r8
 800bbc6:	f7fd fcb9 	bl	800953c <_malloc_r>
 800bbca:	4607      	mov	r7, r0
 800bbcc:	2800      	cmp	r0, #0
 800bbce:	d0ec      	beq.n	800bbaa <_realloc_r+0x1c>
 800bbd0:	42b5      	cmp	r5, r6
 800bbd2:	462a      	mov	r2, r5
 800bbd4:	4621      	mov	r1, r4
 800bbd6:	bf28      	it	cs
 800bbd8:	4632      	movcs	r2, r6
 800bbda:	f7fc fdd8 	bl	800878e <memcpy>
 800bbde:	4621      	mov	r1, r4
 800bbe0:	4640      	mov	r0, r8
 800bbe2:	f7fd fc39 	bl	8009458 <_free_r>
 800bbe6:	463c      	mov	r4, r7
 800bbe8:	e7e0      	b.n	800bbac <_realloc_r+0x1e>

0800bbea <__ascii_wctomb>:
 800bbea:	4603      	mov	r3, r0
 800bbec:	4608      	mov	r0, r1
 800bbee:	b141      	cbz	r1, 800bc02 <__ascii_wctomb+0x18>
 800bbf0:	2aff      	cmp	r2, #255	@ 0xff
 800bbf2:	d904      	bls.n	800bbfe <__ascii_wctomb+0x14>
 800bbf4:	228a      	movs	r2, #138	@ 0x8a
 800bbf6:	f04f 30ff 	mov.w	r0, #4294967295
 800bbfa:	601a      	str	r2, [r3, #0]
 800bbfc:	4770      	bx	lr
 800bbfe:	2001      	movs	r0, #1
 800bc00:	700a      	strb	r2, [r1, #0]
 800bc02:	4770      	bx	lr

0800bc04 <fiprintf>:
 800bc04:	b40e      	push	{r1, r2, r3}
 800bc06:	b503      	push	{r0, r1, lr}
 800bc08:	4601      	mov	r1, r0
 800bc0a:	ab03      	add	r3, sp, #12
 800bc0c:	4805      	ldr	r0, [pc, #20]	@ (800bc24 <fiprintf+0x20>)
 800bc0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc12:	6800      	ldr	r0, [r0, #0]
 800bc14:	9301      	str	r3, [sp, #4]
 800bc16:	f7ff f9c1 	bl	800af9c <_vfiprintf_r>
 800bc1a:	b002      	add	sp, #8
 800bc1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc20:	b003      	add	sp, #12
 800bc22:	4770      	bx	lr
 800bc24:	20000030 	.word	0x20000030

0800bc28 <__swhatbuf_r>:
 800bc28:	b570      	push	{r4, r5, r6, lr}
 800bc2a:	460c      	mov	r4, r1
 800bc2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc30:	4615      	mov	r5, r2
 800bc32:	2900      	cmp	r1, #0
 800bc34:	461e      	mov	r6, r3
 800bc36:	b096      	sub	sp, #88	@ 0x58
 800bc38:	da0c      	bge.n	800bc54 <__swhatbuf_r+0x2c>
 800bc3a:	89a3      	ldrh	r3, [r4, #12]
 800bc3c:	2100      	movs	r1, #0
 800bc3e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bc42:	bf14      	ite	ne
 800bc44:	2340      	movne	r3, #64	@ 0x40
 800bc46:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bc4a:	2000      	movs	r0, #0
 800bc4c:	6031      	str	r1, [r6, #0]
 800bc4e:	602b      	str	r3, [r5, #0]
 800bc50:	b016      	add	sp, #88	@ 0x58
 800bc52:	bd70      	pop	{r4, r5, r6, pc}
 800bc54:	466a      	mov	r2, sp
 800bc56:	f000 f849 	bl	800bcec <_fstat_r>
 800bc5a:	2800      	cmp	r0, #0
 800bc5c:	dbed      	blt.n	800bc3a <__swhatbuf_r+0x12>
 800bc5e:	9901      	ldr	r1, [sp, #4]
 800bc60:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bc64:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bc68:	4259      	negs	r1, r3
 800bc6a:	4159      	adcs	r1, r3
 800bc6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bc70:	e7eb      	b.n	800bc4a <__swhatbuf_r+0x22>

0800bc72 <__smakebuf_r>:
 800bc72:	898b      	ldrh	r3, [r1, #12]
 800bc74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc76:	079d      	lsls	r5, r3, #30
 800bc78:	4606      	mov	r6, r0
 800bc7a:	460c      	mov	r4, r1
 800bc7c:	d507      	bpl.n	800bc8e <__smakebuf_r+0x1c>
 800bc7e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bc82:	6023      	str	r3, [r4, #0]
 800bc84:	6123      	str	r3, [r4, #16]
 800bc86:	2301      	movs	r3, #1
 800bc88:	6163      	str	r3, [r4, #20]
 800bc8a:	b003      	add	sp, #12
 800bc8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc8e:	466a      	mov	r2, sp
 800bc90:	ab01      	add	r3, sp, #4
 800bc92:	f7ff ffc9 	bl	800bc28 <__swhatbuf_r>
 800bc96:	9f00      	ldr	r7, [sp, #0]
 800bc98:	4605      	mov	r5, r0
 800bc9a:	4639      	mov	r1, r7
 800bc9c:	4630      	mov	r0, r6
 800bc9e:	f7fd fc4d 	bl	800953c <_malloc_r>
 800bca2:	b948      	cbnz	r0, 800bcb8 <__smakebuf_r+0x46>
 800bca4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bca8:	059a      	lsls	r2, r3, #22
 800bcaa:	d4ee      	bmi.n	800bc8a <__smakebuf_r+0x18>
 800bcac:	f023 0303 	bic.w	r3, r3, #3
 800bcb0:	f043 0302 	orr.w	r3, r3, #2
 800bcb4:	81a3      	strh	r3, [r4, #12]
 800bcb6:	e7e2      	b.n	800bc7e <__smakebuf_r+0xc>
 800bcb8:	89a3      	ldrh	r3, [r4, #12]
 800bcba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bcbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcc2:	81a3      	strh	r3, [r4, #12]
 800bcc4:	9b01      	ldr	r3, [sp, #4]
 800bcc6:	6020      	str	r0, [r4, #0]
 800bcc8:	b15b      	cbz	r3, 800bce2 <__smakebuf_r+0x70>
 800bcca:	4630      	mov	r0, r6
 800bccc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bcd0:	f000 f81e 	bl	800bd10 <_isatty_r>
 800bcd4:	b128      	cbz	r0, 800bce2 <__smakebuf_r+0x70>
 800bcd6:	89a3      	ldrh	r3, [r4, #12]
 800bcd8:	f023 0303 	bic.w	r3, r3, #3
 800bcdc:	f043 0301 	orr.w	r3, r3, #1
 800bce0:	81a3      	strh	r3, [r4, #12]
 800bce2:	89a3      	ldrh	r3, [r4, #12]
 800bce4:	431d      	orrs	r5, r3
 800bce6:	81a5      	strh	r5, [r4, #12]
 800bce8:	e7cf      	b.n	800bc8a <__smakebuf_r+0x18>
	...

0800bcec <_fstat_r>:
 800bcec:	b538      	push	{r3, r4, r5, lr}
 800bcee:	2300      	movs	r3, #0
 800bcf0:	4d06      	ldr	r5, [pc, #24]	@ (800bd0c <_fstat_r+0x20>)
 800bcf2:	4604      	mov	r4, r0
 800bcf4:	4608      	mov	r0, r1
 800bcf6:	4611      	mov	r1, r2
 800bcf8:	602b      	str	r3, [r5, #0]
 800bcfa:	f7f5 fc2b 	bl	8001554 <_fstat>
 800bcfe:	1c43      	adds	r3, r0, #1
 800bd00:	d102      	bne.n	800bd08 <_fstat_r+0x1c>
 800bd02:	682b      	ldr	r3, [r5, #0]
 800bd04:	b103      	cbz	r3, 800bd08 <_fstat_r+0x1c>
 800bd06:	6023      	str	r3, [r4, #0]
 800bd08:	bd38      	pop	{r3, r4, r5, pc}
 800bd0a:	bf00      	nop
 800bd0c:	20000928 	.word	0x20000928

0800bd10 <_isatty_r>:
 800bd10:	b538      	push	{r3, r4, r5, lr}
 800bd12:	2300      	movs	r3, #0
 800bd14:	4d05      	ldr	r5, [pc, #20]	@ (800bd2c <_isatty_r+0x1c>)
 800bd16:	4604      	mov	r4, r0
 800bd18:	4608      	mov	r0, r1
 800bd1a:	602b      	str	r3, [r5, #0]
 800bd1c:	f7f5 fc29 	bl	8001572 <_isatty>
 800bd20:	1c43      	adds	r3, r0, #1
 800bd22:	d102      	bne.n	800bd2a <_isatty_r+0x1a>
 800bd24:	682b      	ldr	r3, [r5, #0]
 800bd26:	b103      	cbz	r3, 800bd2a <_isatty_r+0x1a>
 800bd28:	6023      	str	r3, [r4, #0]
 800bd2a:	bd38      	pop	{r3, r4, r5, pc}
 800bd2c:	20000928 	.word	0x20000928

0800bd30 <abort>:
 800bd30:	2006      	movs	r0, #6
 800bd32:	b508      	push	{r3, lr}
 800bd34:	f000 f834 	bl	800bda0 <raise>
 800bd38:	2001      	movs	r0, #1
 800bd3a:	f7f5 fbbc 	bl	80014b6 <_exit>

0800bd3e <_malloc_usable_size_r>:
 800bd3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd42:	1f18      	subs	r0, r3, #4
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	bfbc      	itt	lt
 800bd48:	580b      	ldrlt	r3, [r1, r0]
 800bd4a:	18c0      	addlt	r0, r0, r3
 800bd4c:	4770      	bx	lr

0800bd4e <_raise_r>:
 800bd4e:	291f      	cmp	r1, #31
 800bd50:	b538      	push	{r3, r4, r5, lr}
 800bd52:	4605      	mov	r5, r0
 800bd54:	460c      	mov	r4, r1
 800bd56:	d904      	bls.n	800bd62 <_raise_r+0x14>
 800bd58:	2316      	movs	r3, #22
 800bd5a:	6003      	str	r3, [r0, #0]
 800bd5c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd60:	bd38      	pop	{r3, r4, r5, pc}
 800bd62:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bd64:	b112      	cbz	r2, 800bd6c <_raise_r+0x1e>
 800bd66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd6a:	b94b      	cbnz	r3, 800bd80 <_raise_r+0x32>
 800bd6c:	4628      	mov	r0, r5
 800bd6e:	f000 f831 	bl	800bdd4 <_getpid_r>
 800bd72:	4622      	mov	r2, r4
 800bd74:	4601      	mov	r1, r0
 800bd76:	4628      	mov	r0, r5
 800bd78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd7c:	f000 b818 	b.w	800bdb0 <_kill_r>
 800bd80:	2b01      	cmp	r3, #1
 800bd82:	d00a      	beq.n	800bd9a <_raise_r+0x4c>
 800bd84:	1c59      	adds	r1, r3, #1
 800bd86:	d103      	bne.n	800bd90 <_raise_r+0x42>
 800bd88:	2316      	movs	r3, #22
 800bd8a:	6003      	str	r3, [r0, #0]
 800bd8c:	2001      	movs	r0, #1
 800bd8e:	e7e7      	b.n	800bd60 <_raise_r+0x12>
 800bd90:	2100      	movs	r1, #0
 800bd92:	4620      	mov	r0, r4
 800bd94:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bd98:	4798      	blx	r3
 800bd9a:	2000      	movs	r0, #0
 800bd9c:	e7e0      	b.n	800bd60 <_raise_r+0x12>
	...

0800bda0 <raise>:
 800bda0:	4b02      	ldr	r3, [pc, #8]	@ (800bdac <raise+0xc>)
 800bda2:	4601      	mov	r1, r0
 800bda4:	6818      	ldr	r0, [r3, #0]
 800bda6:	f7ff bfd2 	b.w	800bd4e <_raise_r>
 800bdaa:	bf00      	nop
 800bdac:	20000030 	.word	0x20000030

0800bdb0 <_kill_r>:
 800bdb0:	b538      	push	{r3, r4, r5, lr}
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	4d06      	ldr	r5, [pc, #24]	@ (800bdd0 <_kill_r+0x20>)
 800bdb6:	4604      	mov	r4, r0
 800bdb8:	4608      	mov	r0, r1
 800bdba:	4611      	mov	r1, r2
 800bdbc:	602b      	str	r3, [r5, #0]
 800bdbe:	f7f5 fb6a 	bl	8001496 <_kill>
 800bdc2:	1c43      	adds	r3, r0, #1
 800bdc4:	d102      	bne.n	800bdcc <_kill_r+0x1c>
 800bdc6:	682b      	ldr	r3, [r5, #0]
 800bdc8:	b103      	cbz	r3, 800bdcc <_kill_r+0x1c>
 800bdca:	6023      	str	r3, [r4, #0]
 800bdcc:	bd38      	pop	{r3, r4, r5, pc}
 800bdce:	bf00      	nop
 800bdd0:	20000928 	.word	0x20000928

0800bdd4 <_getpid_r>:
 800bdd4:	f7f5 bb58 	b.w	8001488 <_getpid>

0800bdd8 <_init>:
 800bdd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdda:	bf00      	nop
 800bddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdde:	bc08      	pop	{r3}
 800bde0:	469e      	mov	lr, r3
 800bde2:	4770      	bx	lr

0800bde4 <_fini>:
 800bde4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bde6:	bf00      	nop
 800bde8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdea:	bc08      	pop	{r3}
 800bdec:	469e      	mov	lr, r3
 800bdee:	4770      	bx	lr
