ARM GAS  /tmp/ccQeBzkv.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_ADC1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_ADC1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_ADC1_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/adc.c"
   1:Core/Src/adc.c **** /**
   2:Core/Src/adc.c ****   ******************************************************************************
   3:Core/Src/adc.c ****   * @file    adc.c
   4:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/adc.c ****   *          of the ADC instances.
   6:Core/Src/adc.c ****   ******************************************************************************
   7:Core/Src/adc.c ****   * @attention
   8:Core/Src/adc.c ****   *
   9:Core/Src/adc.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/adc.c ****   * All rights reserved.</center></h2>
  11:Core/Src/adc.c ****   *
  12:Core/Src/adc.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/adc.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/adc.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/adc.c ****   *                             www.st.com/SLA0044
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** 
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** DMA_HandleTypeDef hdma_adc1;
  29:Core/Src/adc.c **** 
  30:Core/Src/adc.c **** /* ADC1 init function */
ARM GAS  /tmp/ccQeBzkv.s 			page 2


  31:Core/Src/adc.c **** void MX_ADC1_Init(void)
  32:Core/Src/adc.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  33:Core/Src/adc.c **** 
  34:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  35:Core/Src/adc.c **** 
  36:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  37:Core/Src/adc.c **** 
  38:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
  45 000a 0293     		str	r3, [sp, #8]
  46 000c 0393     		str	r3, [sp, #12]
  39:Core/Src/adc.c **** 
  40:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  41:Core/Src/adc.c **** 
  42:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  43:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  44:Core/Src/adc.c ****   */
  45:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  47              		.loc 1 45 3 is_stmt 1 view .LVU3
  48              		.loc 1 45 18 is_stmt 0 view .LVU4
  49 000e 1B48     		ldr	r0, .L9
  50 0010 1B4A     		ldr	r2, .L9+4
  51 0012 0260     		str	r2, [r0]
  46:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  52              		.loc 1 46 3 is_stmt 1 view .LVU5
  53              		.loc 1 46 29 is_stmt 0 view .LVU6
  54 0014 4FF48032 		mov	r2, #65536
  55 0018 4260     		str	r2, [r0, #4]
  47:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  56              		.loc 1 47 3 is_stmt 1 view .LVU7
  57              		.loc 1 47 25 is_stmt 0 view .LVU8
  58 001a 8360     		str	r3, [r0, #8]
  48:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = ENABLE;
  59              		.loc 1 48 3 is_stmt 1 view .LVU9
  60              		.loc 1 48 27 is_stmt 0 view .LVU10
  61 001c 0122     		movs	r2, #1
  62 001e 0261     		str	r2, [r0, #16]
  49:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
  63              		.loc 1 49 3 is_stmt 1 view .LVU11
  64              		.loc 1 49 33 is_stmt 0 view .LVU12
  65 0020 0276     		strb	r2, [r0, #24]
  50:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
ARM GAS  /tmp/ccQeBzkv.s 			page 3


  66              		.loc 1 50 3 is_stmt 1 view .LVU13
  67              		.loc 1 50 36 is_stmt 0 view .LVU14
  68 0022 80F82030 		strb	r3, [r0, #32]
  51:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  69              		.loc 1 51 3 is_stmt 1 view .LVU15
  70              		.loc 1 51 35 is_stmt 0 view .LVU16
  71 0026 C362     		str	r3, [r0, #44]
  52:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  72              		.loc 1 52 3 is_stmt 1 view .LVU17
  73              		.loc 1 52 31 is_stmt 0 view .LVU18
  74 0028 1649     		ldr	r1, .L9+8
  75 002a 8162     		str	r1, [r0, #40]
  53:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  76              		.loc 1 53 3 is_stmt 1 view .LVU19
  77              		.loc 1 53 24 is_stmt 0 view .LVU20
  78 002c C360     		str	r3, [r0, #12]
  54:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 2;
  79              		.loc 1 54 3 is_stmt 1 view .LVU21
  80              		.loc 1 54 30 is_stmt 0 view .LVU22
  81 002e 0221     		movs	r1, #2
  82 0030 C161     		str	r1, [r0, #28]
  55:Core/Src/adc.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
  83              		.loc 1 55 3 is_stmt 1 view .LVU23
  84              		.loc 1 55 36 is_stmt 0 view .LVU24
  85 0032 80F83030 		strb	r3, [r0, #48]
  56:Core/Src/adc.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  86              		.loc 1 56 3 is_stmt 1 view .LVU25
  87              		.loc 1 56 27 is_stmt 0 view .LVU26
  88 0036 4261     		str	r2, [r0, #20]
  57:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  89              		.loc 1 57 3 is_stmt 1 view .LVU27
  90              		.loc 1 57 7 is_stmt 0 view .LVU28
  91 0038 FFF7FEFF 		bl	HAL_ADC_Init
  92              	.LVL0:
  93              		.loc 1 57 6 view .LVU29
  94 003c A8B9     		cbnz	r0, .L6
  95              	.L2:
  58:Core/Src/adc.c ****   {
  59:Core/Src/adc.c ****     Error_Handler();
  60:Core/Src/adc.c ****   }
  61:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  62:Core/Src/adc.c ****   */
  63:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_0;
  96              		.loc 1 63 3 is_stmt 1 view .LVU30
  97              		.loc 1 63 19 is_stmt 0 view .LVU31
  98 003e 0023     		movs	r3, #0
  99 0040 0093     		str	r3, [sp]
  64:Core/Src/adc.c ****   sConfig.Rank = 1;
 100              		.loc 1 64 3 is_stmt 1 view .LVU32
 101              		.loc 1 64 16 is_stmt 0 view .LVU33
 102 0042 0122     		movs	r2, #1
 103 0044 0192     		str	r2, [sp, #4]
  65:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 104              		.loc 1 65 3 is_stmt 1 view .LVU34
 105              		.loc 1 65 24 is_stmt 0 view .LVU35
 106 0046 0293     		str	r3, [sp, #8]
  66:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
ARM GAS  /tmp/ccQeBzkv.s 			page 4


 107              		.loc 1 66 3 is_stmt 1 view .LVU36
 108              		.loc 1 66 7 is_stmt 0 view .LVU37
 109 0048 6946     		mov	r1, sp
 110 004a 0C48     		ldr	r0, .L9
 111 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 112              	.LVL1:
 113              		.loc 1 66 6 view .LVU38
 114 0050 70B9     		cbnz	r0, .L7
 115              	.L3:
  67:Core/Src/adc.c ****   {
  68:Core/Src/adc.c ****     Error_Handler();
  69:Core/Src/adc.c ****   }
  70:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  71:Core/Src/adc.c ****   */
  72:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_1;
 116              		.loc 1 72 3 is_stmt 1 view .LVU39
 117              		.loc 1 72 19 is_stmt 0 view .LVU40
 118 0052 0123     		movs	r3, #1
 119 0054 0093     		str	r3, [sp]
  73:Core/Src/adc.c ****   sConfig.Rank = 2;
 120              		.loc 1 73 3 is_stmt 1 view .LVU41
 121              		.loc 1 73 16 is_stmt 0 view .LVU42
 122 0056 0223     		movs	r3, #2
 123 0058 0193     		str	r3, [sp, #4]
  74:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 124              		.loc 1 74 3 is_stmt 1 view .LVU43
 125              		.loc 1 74 7 is_stmt 0 view .LVU44
 126 005a 6946     		mov	r1, sp
 127 005c 0748     		ldr	r0, .L9
 128 005e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 129              	.LVL2:
 130              		.loc 1 74 6 view .LVU45
 131 0062 40B9     		cbnz	r0, .L8
 132              	.L1:
  75:Core/Src/adc.c ****   {
  76:Core/Src/adc.c ****     Error_Handler();
  77:Core/Src/adc.c ****   }
  78:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
  79:Core/Src/adc.c **** 
  80:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
  81:Core/Src/adc.c **** 
  82:Core/Src/adc.c **** }
 133              		.loc 1 82 1 view .LVU46
 134 0064 05B0     		add	sp, sp, #20
 135              	.LCFI2:
 136              		.cfi_remember_state
 137              		.cfi_def_cfa_offset 4
 138              		@ sp needed
 139 0066 5DF804FB 		ldr	pc, [sp], #4
 140              	.L6:
 141              	.LCFI3:
 142              		.cfi_restore_state
  59:Core/Src/adc.c ****   }
 143              		.loc 1 59 5 is_stmt 1 view .LVU47
 144 006a FFF7FEFF 		bl	Error_Handler
 145              	.LVL3:
 146 006e E6E7     		b	.L2
ARM GAS  /tmp/ccQeBzkv.s 			page 5


 147              	.L7:
  68:Core/Src/adc.c ****   }
 148              		.loc 1 68 5 view .LVU48
 149 0070 FFF7FEFF 		bl	Error_Handler
 150              	.LVL4:
 151 0074 EDE7     		b	.L3
 152              	.L8:
  76:Core/Src/adc.c ****   }
 153              		.loc 1 76 5 view .LVU49
 154 0076 FFF7FEFF 		bl	Error_Handler
 155              	.LVL5:
 156              		.loc 1 82 1 is_stmt 0 view .LVU50
 157 007a F3E7     		b	.L1
 158              	.L10:
 159              		.align	2
 160              	.L9:
 161 007c 00000000 		.word	hadc1
 162 0080 00200140 		.word	1073815552
 163 0084 0100000F 		.word	251658241
 164              		.cfi_endproc
 165              	.LFE235:
 167              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 168              		.align	1
 169              		.global	HAL_ADC_MspInit
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 173              		.fpu fpv4-sp-d16
 175              	HAL_ADC_MspInit:
 176              	.LVL6:
 177              	.LFB236:
  83:Core/Src/adc.c **** 
  84:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
  85:Core/Src/adc.c **** {
 178              		.loc 1 85 1 is_stmt 1 view -0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 32
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182              		.loc 1 85 1 is_stmt 0 view .LVU52
 183 0000 30B5     		push	{r4, r5, lr}
 184              	.LCFI4:
 185              		.cfi_def_cfa_offset 12
 186              		.cfi_offset 4, -12
 187              		.cfi_offset 5, -8
 188              		.cfi_offset 14, -4
 189 0002 89B0     		sub	sp, sp, #36
 190              	.LCFI5:
 191              		.cfi_def_cfa_offset 48
  86:Core/Src/adc.c **** 
  87:Core/Src/adc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 192              		.loc 1 87 3 is_stmt 1 view .LVU53
 193              		.loc 1 87 20 is_stmt 0 view .LVU54
 194 0004 0023     		movs	r3, #0
 195 0006 0393     		str	r3, [sp, #12]
 196 0008 0493     		str	r3, [sp, #16]
 197 000a 0593     		str	r3, [sp, #20]
 198 000c 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccQeBzkv.s 			page 6


 199 000e 0793     		str	r3, [sp, #28]
  88:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 200              		.loc 1 88 3 is_stmt 1 view .LVU55
 201              		.loc 1 88 15 is_stmt 0 view .LVU56
 202 0010 0268     		ldr	r2, [r0]
 203              		.loc 1 88 5 view .LVU57
 204 0012 03F18043 		add	r3, r3, #1073741824
 205 0016 03F59033 		add	r3, r3, #73728
 206 001a 9A42     		cmp	r2, r3
 207 001c 01D0     		beq	.L15
 208              	.LVL7:
 209              	.L11:
  89:Core/Src/adc.c ****   {
  90:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  91:Core/Src/adc.c **** 
  92:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
  93:Core/Src/adc.c ****     /* ADC1 clock enable */
  94:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  95:Core/Src/adc.c **** 
  96:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
  98:Core/Src/adc.c ****     PA0-WKUP     ------> ADC1_IN0
  99:Core/Src/adc.c ****     PA1     ------> ADC1_IN1
 100:Core/Src/adc.c ****     */
 101:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 102:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 103:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 105:Core/Src/adc.c **** 
 106:Core/Src/adc.c ****     /* ADC1 DMA Init */
 107:Core/Src/adc.c ****     /* ADC1 Init */
 108:Core/Src/adc.c ****     hdma_adc1.Instance = DMA2_Stream0;
 109:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 110:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 111:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 112:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 113:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 114:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 115:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 116:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 117:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 118:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 119:Core/Src/adc.c ****     {
 120:Core/Src/adc.c ****       Error_Handler();
 121:Core/Src/adc.c ****     }
 122:Core/Src/adc.c **** 
 123:Core/Src/adc.c ****     __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 124:Core/Src/adc.c **** 
 125:Core/Src/adc.c ****     /* ADC1 interrupt Init */
 126:Core/Src/adc.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 127:Core/Src/adc.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 128:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 129:Core/Src/adc.c **** 
 130:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 131:Core/Src/adc.c ****   }
 132:Core/Src/adc.c **** }
 210              		.loc 1 132 1 view .LVU58
ARM GAS  /tmp/ccQeBzkv.s 			page 7


 211 001e 09B0     		add	sp, sp, #36
 212              	.LCFI6:
 213              		.cfi_remember_state
 214              		.cfi_def_cfa_offset 12
 215              		@ sp needed
 216 0020 30BD     		pop	{r4, r5, pc}
 217              	.LVL8:
 218              	.L15:
 219              	.LCFI7:
 220              		.cfi_restore_state
 221              		.loc 1 132 1 view .LVU59
 222 0022 0446     		mov	r4, r0
  94:Core/Src/adc.c **** 
 223              		.loc 1 94 5 is_stmt 1 view .LVU60
 224              	.LBB2:
  94:Core/Src/adc.c **** 
 225              		.loc 1 94 5 view .LVU61
 226 0024 0025     		movs	r5, #0
 227 0026 0195     		str	r5, [sp, #4]
  94:Core/Src/adc.c **** 
 228              		.loc 1 94 5 view .LVU62
 229 0028 03F58C33 		add	r3, r3, #71680
 230 002c 5A6C     		ldr	r2, [r3, #68]
 231 002e 42F48072 		orr	r2, r2, #256
 232 0032 5A64     		str	r2, [r3, #68]
  94:Core/Src/adc.c **** 
 233              		.loc 1 94 5 view .LVU63
 234 0034 5A6C     		ldr	r2, [r3, #68]
 235 0036 02F48072 		and	r2, r2, #256
 236 003a 0192     		str	r2, [sp, #4]
  94:Core/Src/adc.c **** 
 237              		.loc 1 94 5 view .LVU64
 238 003c 019A     		ldr	r2, [sp, #4]
 239              	.LBE2:
  94:Core/Src/adc.c **** 
 240              		.loc 1 94 5 view .LVU65
  96:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 241              		.loc 1 96 5 view .LVU66
 242              	.LBB3:
  96:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 243              		.loc 1 96 5 view .LVU67
 244 003e 0295     		str	r5, [sp, #8]
  96:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 245              		.loc 1 96 5 view .LVU68
 246 0040 1A6B     		ldr	r2, [r3, #48]
 247 0042 42F00102 		orr	r2, r2, #1
 248 0046 1A63     		str	r2, [r3, #48]
  96:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 249              		.loc 1 96 5 view .LVU69
 250 0048 1B6B     		ldr	r3, [r3, #48]
 251 004a 03F00103 		and	r3, r3, #1
 252 004e 0293     		str	r3, [sp, #8]
  96:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 253              		.loc 1 96 5 view .LVU70
 254 0050 029B     		ldr	r3, [sp, #8]
 255              	.LBE3:
  96:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
ARM GAS  /tmp/ccQeBzkv.s 			page 8


 256              		.loc 1 96 5 view .LVU71
 101:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 257              		.loc 1 101 5 view .LVU72
 101:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 258              		.loc 1 101 25 is_stmt 0 view .LVU73
 259 0052 0323     		movs	r3, #3
 260 0054 0393     		str	r3, [sp, #12]
 102:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 261              		.loc 1 102 5 is_stmt 1 view .LVU74
 102:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 262              		.loc 1 102 26 is_stmt 0 view .LVU75
 263 0056 0493     		str	r3, [sp, #16]
 103:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 264              		.loc 1 103 5 is_stmt 1 view .LVU76
 103:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 265              		.loc 1 103 26 is_stmt 0 view .LVU77
 266 0058 0595     		str	r5, [sp, #20]
 104:Core/Src/adc.c **** 
 267              		.loc 1 104 5 is_stmt 1 view .LVU78
 268 005a 03A9     		add	r1, sp, #12
 269 005c 1448     		ldr	r0, .L17
 270              	.LVL9:
 104:Core/Src/adc.c **** 
 271              		.loc 1 104 5 is_stmt 0 view .LVU79
 272 005e FFF7FEFF 		bl	HAL_GPIO_Init
 273              	.LVL10:
 108:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 274              		.loc 1 108 5 is_stmt 1 view .LVU80
 108:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 275              		.loc 1 108 24 is_stmt 0 view .LVU81
 276 0062 1448     		ldr	r0, .L17+4
 277 0064 144B     		ldr	r3, .L17+8
 278 0066 0360     		str	r3, [r0]
 109:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 279              		.loc 1 109 5 is_stmt 1 view .LVU82
 109:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 280              		.loc 1 109 28 is_stmt 0 view .LVU83
 281 0068 4560     		str	r5, [r0, #4]
 110:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 282              		.loc 1 110 5 is_stmt 1 view .LVU84
 110:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 283              		.loc 1 110 30 is_stmt 0 view .LVU85
 284 006a 8560     		str	r5, [r0, #8]
 111:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 285              		.loc 1 111 5 is_stmt 1 view .LVU86
 111:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 286              		.loc 1 111 30 is_stmt 0 view .LVU87
 287 006c C560     		str	r5, [r0, #12]
 112:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 288              		.loc 1 112 5 is_stmt 1 view .LVU88
 112:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 289              		.loc 1 112 27 is_stmt 0 view .LVU89
 290 006e 4FF48063 		mov	r3, #1024
 291 0072 0361     		str	r3, [r0, #16]
 113:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 292              		.loc 1 113 5 is_stmt 1 view .LVU90
 113:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
ARM GAS  /tmp/ccQeBzkv.s 			page 9


 293              		.loc 1 113 40 is_stmt 0 view .LVU91
 294 0074 4FF40063 		mov	r3, #2048
 295 0078 4361     		str	r3, [r0, #20]
 114:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 296              		.loc 1 114 5 is_stmt 1 view .LVU92
 114:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 297              		.loc 1 114 37 is_stmt 0 view .LVU93
 298 007a 4FF40053 		mov	r3, #8192
 299 007e 8361     		str	r3, [r0, #24]
 115:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 300              		.loc 1 115 5 is_stmt 1 view .LVU94
 115:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 301              		.loc 1 115 25 is_stmt 0 view .LVU95
 302 0080 4FF48073 		mov	r3, #256
 303 0084 C361     		str	r3, [r0, #28]
 116:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 304              		.loc 1 116 5 is_stmt 1 view .LVU96
 116:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 305              		.loc 1 116 29 is_stmt 0 view .LVU97
 306 0086 0562     		str	r5, [r0, #32]
 117:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 307              		.loc 1 117 5 is_stmt 1 view .LVU98
 117:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 308              		.loc 1 117 29 is_stmt 0 view .LVU99
 309 0088 4562     		str	r5, [r0, #36]
 118:Core/Src/adc.c ****     {
 310              		.loc 1 118 5 is_stmt 1 view .LVU100
 118:Core/Src/adc.c ****     {
 311              		.loc 1 118 9 is_stmt 0 view .LVU101
 312 008a FFF7FEFF 		bl	HAL_DMA_Init
 313              	.LVL11:
 118:Core/Src/adc.c ****     {
 314              		.loc 1 118 8 view .LVU102
 315 008e 58B9     		cbnz	r0, .L16
 316              	.L13:
 123:Core/Src/adc.c **** 
 317              		.loc 1 123 5 is_stmt 1 view .LVU103
 123:Core/Src/adc.c **** 
 318              		.loc 1 123 5 view .LVU104
 319 0090 084B     		ldr	r3, .L17+4
 320 0092 A363     		str	r3, [r4, #56]
 123:Core/Src/adc.c **** 
 321              		.loc 1 123 5 view .LVU105
 322 0094 9C63     		str	r4, [r3, #56]
 123:Core/Src/adc.c **** 
 323              		.loc 1 123 5 view .LVU106
 126:Core/Src/adc.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 324              		.loc 1 126 5 view .LVU107
 325 0096 0022     		movs	r2, #0
 326 0098 0521     		movs	r1, #5
 327 009a 1220     		movs	r0, #18
 328 009c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 329              	.LVL12:
 127:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 330              		.loc 1 127 5 view .LVU108
 331 00a0 1220     		movs	r0, #18
 332 00a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccQeBzkv.s 			page 10


 333              	.LVL13:
 334              		.loc 1 132 1 is_stmt 0 view .LVU109
 335 00a6 BAE7     		b	.L11
 336              	.L16:
 120:Core/Src/adc.c ****     }
 337              		.loc 1 120 7 is_stmt 1 view .LVU110
 338 00a8 FFF7FEFF 		bl	Error_Handler
 339              	.LVL14:
 340 00ac F0E7     		b	.L13
 341              	.L18:
 342 00ae 00BF     		.align	2
 343              	.L17:
 344 00b0 00000240 		.word	1073872896
 345 00b4 00000000 		.word	hdma_adc1
 346 00b8 10640240 		.word	1073898512
 347              		.cfi_endproc
 348              	.LFE236:
 350              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 351              		.align	1
 352              		.global	HAL_ADC_MspDeInit
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu fpv4-sp-d16
 358              	HAL_ADC_MspDeInit:
 359              	.LVL15:
 360              	.LFB237:
 133:Core/Src/adc.c **** 
 134:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 135:Core/Src/adc.c **** {
 361              		.loc 1 135 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 136:Core/Src/adc.c **** 
 137:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 365              		.loc 1 137 3 view .LVU112
 366              		.loc 1 137 15 is_stmt 0 view .LVU113
 367 0000 0268     		ldr	r2, [r0]
 368              		.loc 1 137 5 view .LVU114
 369 0002 0B4B     		ldr	r3, .L26
 370 0004 9A42     		cmp	r2, r3
 371 0006 00D0     		beq	.L25
 372 0008 7047     		bx	lr
 373              	.L25:
 135:Core/Src/adc.c **** 
 374              		.loc 1 135 1 view .LVU115
 375 000a 10B5     		push	{r4, lr}
 376              	.LCFI8:
 377              		.cfi_def_cfa_offset 8
 378              		.cfi_offset 4, -8
 379              		.cfi_offset 14, -4
 380 000c 0446     		mov	r4, r0
 138:Core/Src/adc.c ****   {
 139:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 140:Core/Src/adc.c **** 
 141:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
ARM GAS  /tmp/ccQeBzkv.s 			page 11


 142:Core/Src/adc.c ****     /* Peripheral clock disable */
 143:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 381              		.loc 1 143 5 is_stmt 1 view .LVU116
 382 000e 094A     		ldr	r2, .L26+4
 383 0010 536C     		ldr	r3, [r2, #68]
 384 0012 23F48073 		bic	r3, r3, #256
 385 0016 5364     		str	r3, [r2, #68]
 144:Core/Src/adc.c **** 
 145:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 146:Core/Src/adc.c ****     PA0-WKUP     ------> ADC1_IN0
 147:Core/Src/adc.c ****     PA1     ------> ADC1_IN1
 148:Core/Src/adc.c ****     */
 149:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 386              		.loc 1 149 5 view .LVU117
 387 0018 0321     		movs	r1, #3
 388 001a 0748     		ldr	r0, .L26+8
 389              	.LVL16:
 390              		.loc 1 149 5 is_stmt 0 view .LVU118
 391 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 392              	.LVL17:
 150:Core/Src/adc.c **** 
 151:Core/Src/adc.c ****     /* ADC1 DMA DeInit */
 152:Core/Src/adc.c ****     HAL_DMA_DeInit(adcHandle->DMA_Handle);
 393              		.loc 1 152 5 is_stmt 1 view .LVU119
 394 0020 A06B     		ldr	r0, [r4, #56]
 395 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 396              	.LVL18:
 153:Core/Src/adc.c **** 
 154:Core/Src/adc.c ****     /* ADC1 interrupt Deinit */
 155:Core/Src/adc.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 397              		.loc 1 155 5 view .LVU120
 398 0026 1220     		movs	r0, #18
 399 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 400              	.LVL19:
 156:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 157:Core/Src/adc.c **** 
 158:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 159:Core/Src/adc.c ****   }
 160:Core/Src/adc.c **** }
 401              		.loc 1 160 1 is_stmt 0 view .LVU121
 402 002c 10BD     		pop	{r4, pc}
 403              	.LVL20:
 404              	.L27:
 405              		.loc 1 160 1 view .LVU122
 406 002e 00BF     		.align	2
 407              	.L26:
 408 0030 00200140 		.word	1073815552
 409 0034 00380240 		.word	1073887232
 410 0038 00000240 		.word	1073872896
 411              		.cfi_endproc
 412              	.LFE237:
 414              		.comm	hdma_adc1,96,4
 415              		.comm	hadc1,72,4
 416              		.text
 417              	.Letext0:
 418              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 419              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  /tmp/ccQeBzkv.s 			page 12


 420              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 421              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 422              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 423              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 424              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 425              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 426              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 427              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 428              		.file 12 "Core/Inc/adc.h"
 429              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 430              		.file 14 "Core/Inc/main.h"
ARM GAS  /tmp/ccQeBzkv.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 adc.c
     /tmp/ccQeBzkv.s:18     .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/ccQeBzkv.s:26     .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/ccQeBzkv.s:161    .text.MX_ADC1_Init:000000000000007c $d
                            *COM*:0000000000000048 hadc1
     /tmp/ccQeBzkv.s:168    .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccQeBzkv.s:175    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccQeBzkv.s:344    .text.HAL_ADC_MspInit:00000000000000b0 $d
                            *COM*:0000000000000060 hdma_adc1
     /tmp/ccQeBzkv.s:351    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccQeBzkv.s:358    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccQeBzkv.s:408    .text.HAL_ADC_MspDeInit:0000000000000030 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
