

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,0:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler      warp_limiting:2:2:0 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8b4aaf7e3609dab37e573b39f9f1cd11  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Parsing file _cuobjdump_complete_output_feiwZJ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4016ca, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_PGEuFP"
Running: cat _ptx_PGEuFP | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_t3FgJV
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_t3FgJV --output-file  /dev/null 2> _ptx_PGEuFPinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_PGEuFP _ptx2_t3FgJV _ptx_PGEuFPinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40158e, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 7680 (ipc=15.4) sim_rate=7680 (inst/sec) elapsed = 0:0:00:01 / Tue Mar 22 06:59:58 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 24961 (ipc=25.0) sim_rate=12480 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 06:59:59 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(13,0,0) tid=(429,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2205,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2206,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2211,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2211,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2212,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2212,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2223,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2224,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2225,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2226,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2230,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2231,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2236,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2236,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2237,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2237,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2250,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2251,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2252,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2253,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2255,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2256,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2261,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2262,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2268,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2269,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2272,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2273,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(19,0,0) tid=(310,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 207082 (ipc=59.2) sim_rate=69027 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 07:00:00 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3536,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3537,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3543,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3543,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3544,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3544,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3555,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3556,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3557,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3561,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3568,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3568,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3582,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3583,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3586,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3593,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3600,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3604,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3613,0), 2 CTAs running
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(39,0,0) tid=(354,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4868,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4875,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4886,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4886,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4892,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4896,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4898,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4902,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4910,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4911,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4914,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4921,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4928,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4941,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4952,0), 1 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(52,0,0) tid=(256,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6203,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6214,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6218,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6221,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6224,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6227,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6239,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6239,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6242,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6245,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6250,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6255,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6268,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 428290 (ipc=65.9) sim_rate=107072 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 07:00:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6968,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7530,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7567,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8300,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8301
gpu_sim_insn = 450436
gpu_ipc =      54.2629
gpu_tot_sim_cycle = 8301
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      54.2629
gpu_tot_issued_cta = 63
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=112609

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9256
	L1I_total_cache_misses = 541
	L1I_total_cache_miss_rate = 0.0584
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[1]: Access = 156, Miss = 59, Miss_rate = 0.378, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[3]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[4]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[5]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[8]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[11]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 739
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1981
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8715
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 541
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55	W0_Idle:24856	W0_Scoreboard:160191	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 258 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8300 
mrq_lat_table:309 	1 	18 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35 	278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	269 	13 	0 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0      1838      1831      4549      5379      2651      5360         0      7472      8269         0         0         0      1800         0 
dram[1]:      1144         0       866       890      3829      5182      3826         0         0         0      2950         0         0         0         0         0 
dram[2]:         0         0      1813      1860      4506      2707         0      3421      7077         0         0         0         0         0         0         0 
dram[3]:         0         0       869       882      3774      5166         0      3018         0      6546         0      5754         0         0         0         0 
dram[4]:         0         0      1819      1809      3371      4631         0      2344      3756         0         0         0         0         0         0         0 
dram[5]:         0         0       878       885      2968      4581         0      7541         0         0      7875      3353         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1299    none         259       259       260       210       196       125    none         126       126    none      none      none         268    none  
dram[1]:          0    none         260       260       233       230       193    none      none      none         126    none      none      none      none      none  
dram[2]:     none      none         259       259       227       215    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         259       268       205       260    none         263    none         126    none         125    none      none      none      none  
dram[4]:     none      none         259       259       222       260    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         259       260       205       229    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0       268       268       268       262       268       251         0       252       252         0         0         0       268         0
dram[1]:          0         0       268       273       271       268       267         0         0         0       253         0         0         0         0         0
dram[2]:          0         0       268       268       272       268         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       268       268       260       268         0       268         0       252         0       251         0         0         0         0
dram[4]:          0         0       268       268       259       268         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       259       259         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10957 n_nop=10827 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02117
n_activity=1005 dram_eff=0.2308
bk0: 6a 10885i bk1: 0a 10956i bk2: 28a 10890i bk3: 28a 10892i bk4: 16a 10914i bk5: 18a 10889i bk6: 6a 10913i bk7: 2a 10934i bk8: 0a 10956i bk9: 2a 10933i bk10: 2a 10932i bk11: 0a 10953i bk12: 0a 10955i bk13: 0a 10956i bk14: 2a 10939i bk15: 0a 10956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00337684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10957 n_nop=10841 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.0199
n_activity=796 dram_eff=0.2739
bk0: 4a 10937i bk1: 0a 10957i bk2: 28a 10888i bk3: 28a 10884i bk4: 18a 10894i bk5: 16a 10901i bk6: 6a 10921i bk7: 0a 10955i bk8: 0a 10956i bk9: 0a 10957i bk10: 4a 10916i bk11: 0a 10956i bk12: 0a 10956i bk13: 0a 10956i bk14: 0a 10957i bk15: 0a 10957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00155152
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7f6283cba760 :  mf: uid= 16574, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8298), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10957 n_nop=10848 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01844
n_activity=771 dram_eff=0.262
bk0: 0a 10960i bk1: 0a 10962i bk2: 28a 10892i bk3: 28a 10892i bk4: 14a 10892i bk5: 20a 10861i bk6: 0a 10954i bk7: 4a 10923i bk8: 2a 10931i bk9: 0a 10953i bk10: 0a 10954i bk11: 0a 10955i bk12: 0a 10955i bk13: 0a 10955i bk14: 0a 10957i bk15: 0a 10958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00310304
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10957 n_nop=10850 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01825
n_activity=806 dram_eff=0.2481
bk0: 0a 10957i bk1: 0a 10959i bk2: 28a 10891i bk3: 32a 10880i bk4: 16a 10895i bk5: 12a 10921i bk6: 0a 10956i bk7: 4a 10936i bk8: 0a 10955i bk9: 2a 10935i bk10: 0a 10957i bk11: 2a 10934i bk12: 0a 10955i bk13: 0a 10955i bk14: 0a 10955i bk15: 0a 10956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00182532
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10957 n_nop=10852 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01807
n_activity=780 dram_eff=0.2538
bk0: 0a 10958i bk1: 0a 10961i bk2: 28a 10891i bk3: 32a 10877i bk4: 18a 10893i bk5: 14a 10916i bk6: 0a 10956i bk7: 2a 10940i bk8: 2a 10932i bk9: 0a 10953i bk10: 0a 10953i bk11: 0a 10954i bk12: 0a 10957i bk13: 0a 10957i bk14: 0a 10958i bk15: 0a 10958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00127772
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10957 n_nop=10844 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01935
n_activity=822 dram_eff=0.2579
bk0: 0a 10956i bk1: 0a 10958i bk2: 28a 10889i bk3: 32a 10873i bk4: 16a 10897i bk5: 16a 10906i bk6: 0a 10955i bk7: 2a 10941i bk8: 0a 10957i bk9: 0a 10959i bk10: 2a 10936i bk11: 4a 10920i bk12: 0a 10955i bk13: 0a 10956i bk14: 0a 10956i bk15: 0a 10956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00246418

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 223
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.77536
	minimum = 6
	maximum = 34
Network latency average = 8.43188
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.53724
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00307861
	minimum = 0.00228888 (at node 2)
	maximum = 0.00783038 (at node 1)
Accepted packet rate average = 0.00307861
	minimum = 0.00228888 (at node 2)
	maximum = 0.00783038 (at node 1)
Injected flit rate average = 0.00868704
	minimum = 0.00228888 (at node 2)
	maximum = 0.0303578 (at node 15)
Accepted flit rate average= 0.00868704
	minimum = 0.00277075 (at node 18)
	maximum = 0.023973 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.77536 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.43188 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.53724 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00307861 (1 samples)
	minimum = 0.00228888 (1 samples)
	maximum = 0.00783038 (1 samples)
Accepted packet rate average = 0.00307861 (1 samples)
	minimum = 0.00228888 (1 samples)
	maximum = 0.00783038 (1 samples)
Injected flit rate average = 0.00868704 (1 samples)
	minimum = 0.00228888 (1 samples)
	maximum = 0.0303578 (1 samples)
Accepted flit rate average = 0.00868704 (1 samples)
	minimum = 0.00277075 (1 samples)
	maximum = 0.023973 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 112609 (inst/sec)
gpgpu_simulation_rate = 2075 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8301)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8301)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8301)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8301)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(13,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1801,8301), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1802,8301)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1820,8301), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1821,8301)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1836,8301), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1837,8301)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1864,8301), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1865,8301)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1873,8301), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1874,8301)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(16,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1905,8301), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1906,8301)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1911,8301), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1912,8301)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1929,8301), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1930,8301)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1942,8301), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1943,8301)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1948,8301), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1949,8301)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1960,8301), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1961,8301)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1966,8301), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1967,8301)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1972,8301), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1973,8301)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1983,8301), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1984,8301)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1988,8301), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1989,8301)
GPGPU-Sim uArch: cycles simulated: 10301  inst.: 573356 (ipc=61.5) sim_rate=114671 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 07:00:02 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(21,0,0) tid=(385,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3015,8301), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3016,8301)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3133,8301), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3134,8301)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3161,8301), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3162,8301)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3168,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3173,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3204,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3213,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3245,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3251,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3270,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3283,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3301,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3307,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3313,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3323,8301), 2 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(44,0,0) tid=(500,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4347,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4464,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4468,8301), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 12801  inst.: 771248 (ipc=71.3) sim_rate=128541 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:00:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4500,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4503,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4505,8301), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4539,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4544,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4586,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4605,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4619,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4636,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4642,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4648,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4658,8301), 1 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(52,0,0) tid=(288,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5675,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5685,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5686,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5741,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5800,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5828,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5830,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5841,8301), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5875,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5876,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5941,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5954,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5978,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5983,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5994,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6590,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7003,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7020,8301), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 2.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 7021
gpu_sim_insn = 450228
gpu_ipc =      64.1259
gpu_tot_sim_cycle = 15322
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      58.7824
gpu_tot_issued_cta = 126
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 268
gpu_total_sim_rate=150110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18371
	L1I_total_cache_misses = 661
	L1I_total_cache_miss_rate = 0.0360
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 77, Miss_rate = 0.344, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[2]: Access = 152, Miss = 42, Miss_rate = 0.276, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 168, Miss = 46, Miss_rate = 0.274, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 40, Miss_rate = 0.278, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[7]: Access = 140, Miss = 37, Miss_rate = 0.264, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 140, Miss = 40, Miss_rate = 0.286, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 590
	L1D_total_cache_miss_rate = 0.2721
	L1D_total_cache_pending_hits = 1489
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0147
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4034
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17710
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 661
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:104	W0_Idle:44977	W0_Scoreboard:306990	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 244 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 13891 
mrq_lat_table:549 	1 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109 	514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	663 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	519 	13 	0 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0      1838      1831      4549      5379      2651      5360         0      7472      8269         0         0         0      1800         0 
dram[1]:      1144         0       866       890      3829      5182      3826         0         0         0      2950         0         0         0         0         0 
dram[2]:       309         0      1813      1860      4506      2707         0      3421      7077         0         0         0         0      1407         0         0 
dram[3]:         0         0       869       882      3774      5166         0      3018         0      6546         0      5754         0         0         0         0 
dram[4]:         0         0      1819      1809      3371      4631         0      2344      3756         0         0         0         0         0         0         0 
dram[5]:         0         0       878       885      2968      4581         0      7541         0         0      7875      3353         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  3.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 571/48 = 11.895833
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         2         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 31
min_bank_accesses = 0!
chip skew: 7/3 = 2.33
average mf latency per bank:
dram[0]:       1299    none         269       269       264       264       231       125    none         126       126    none      none      none         268    none  
dram[1]:          0    none         270       260       264       264       263    none      none      none         126    none      none      none      none      none  
dram[2]:          0    none         259       269       264       265    none         218       126    none      none      none      none         773    none      none  
dram[3]:     none      none         259       277       269       259    none         474    none         126    none         125    none      none      none      none  
dram[4]:     none      none         259       277       273       264    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         259       268       259       274    none         408    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0       268       268       268       262       268       251         0       252       252         0         0         0       268         0
dram[1]:          0         0       268       273       271       268       267         0         0         0       253         0         0         0         0         0
dram[2]:          0         0       268       268       272       268         0       268       252         0         0         0         0       252         0         0
dram[3]:          0         0       268       268       260       268         0       268         0       252         0       251         0         0         0         0
dram[4]:          0         0       268       268       259       268         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       263       260         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20224 n_nop=20014 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.01938
n_activity=1596 dram_eff=0.2456
bk0: 6a 20152i bk1: 0a 20223i bk2: 28a 20157i bk3: 28a 20159i bk4: 56a 20101i bk5: 58a 20076i bk6: 6a 20180i bk7: 2a 20201i bk8: 0a 20223i bk9: 2a 20200i bk10: 2a 20199i bk11: 0a 20220i bk12: 0a 20222i bk13: 0a 20223i bk14: 2a 20206i bk15: 0a 20223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00182951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20224 n_nop=20032 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.0183
n_activity=1348 dram_eff=0.2745
bk0: 4a 20204i bk1: 0a 20224i bk2: 28a 20155i bk3: 28a 20151i bk4: 56a 20081i bk5: 54a 20092i bk6: 6a 20188i bk7: 0a 20222i bk8: 0a 20223i bk9: 0a 20224i bk10: 4a 20183i bk11: 0a 20223i bk12: 0a 20223i bk13: 0a 20223i bk14: 0a 20224i bk15: 0a 20224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000840585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20224 n_nop=20027 n_act=9 n_pre=1 n_req=97 n_rd=180 n_write=7 bw_util=0.01849
n_activity=1470 dram_eff=0.2544
bk0: 4a 20207i bk1: 0a 20228i bk2: 28a 20159i bk3: 28a 20159i bk4: 56a 20075i bk5: 56a 20056i bk6: 0a 20221i bk7: 4a 20190i bk8: 2a 20198i bk9: 0a 20220i bk10: 0a 20221i bk11: 0a 20222i bk12: 0a 20223i bk13: 2a 20199i bk14: 0a 20223i bk15: 0a 20224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00202729
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20224 n_nop=20037 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.0178
n_activity=1406 dram_eff=0.256
bk0: 0a 20224i bk1: 0a 20226i bk2: 28a 20158i bk3: 32a 20147i bk4: 56a 20082i bk5: 52a 20108i bk6: 0a 20223i bk7: 4a 20203i bk8: 0a 20222i bk9: 2a 20202i bk10: 0a 20224i bk11: 2a 20201i bk12: 0a 20222i bk13: 0a 20222i bk14: 0a 20222i bk15: 0a 20223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000988924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20224 n_nop=20039 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0177
n_activity=1355 dram_eff=0.2642
bk0: 0a 20225i bk1: 0a 20228i bk2: 28a 20158i bk3: 32a 20144i bk4: 58a 20079i bk5: 54a 20095i bk6: 0a 20223i bk7: 2a 20207i bk8: 2a 20199i bk9: 0a 20220i bk10: 0a 20220i bk11: 0a 20221i bk12: 0a 20224i bk13: 0a 20224i bk14: 0a 20225i bk15: 0a 20225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000692247
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20224 n_nop=20033 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.0182
n_activity=1381 dram_eff=0.2665
bk0: 0a 20223i bk1: 0a 20225i bk2: 28a 20156i bk3: 32a 20140i bk4: 56a 20078i bk5: 54a 20095i bk6: 0a 20222i bk7: 2a 20208i bk8: 0a 20224i bk9: 0a 20226i bk10: 2a 20203i bk11: 4a 20187i bk12: 0a 20222i bk13: 0a 20223i bk14: 0a 20223i bk15: 0a 20223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00133505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 223
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 207
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 16
L2_total_cache_reservation_fails = 538
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.41912
	minimum = 6
	maximum = 33
Network latency average = 8.225
	minimum = 6
	maximum = 33
Slowest packet = 704
Flit latency average = 6.41774
	minimum = 6
	maximum = 33
Slowest flit = 1961
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00358712
	minimum = 0.00256374 (at node 0)
	maximum = 0.00769121 (at node 19)
Accepted packet rate average = 0.00358712
	minimum = 0.00256374 (at node 0)
	maximum = 0.00769121 (at node 19)
Injected flit rate average = 0.00981183
	minimum = 0.00256374 (at node 0)
	maximum = 0.0373166 (at node 19)
Accepted flit rate average= 0.00981183
	minimum = 0.00341832 (at node 18)
	maximum = 0.0168067 (at node 2)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59724 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Network latency average = 8.32844 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 6.47749 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00333287 (2 samples)
	minimum = 0.00242631 (2 samples)
	maximum = 0.0077608 (2 samples)
Accepted packet rate average = 0.00333287 (2 samples)
	minimum = 0.00242631 (2 samples)
	maximum = 0.0077608 (2 samples)
Injected flit rate average = 0.00924944 (2 samples)
	minimum = 0.00242631 (2 samples)
	maximum = 0.0338372 (2 samples)
Accepted flit rate average = 0.00924944 (2 samples)
	minimum = 0.00309453 (2 samples)
	maximum = 0.0203899 (2 samples)
Injected packet size average = 2.77522 (2 samples)
Accepted packet size average = 2.77522 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 150110 (inst/sec)
gpgpu_simulation_rate = 2553 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,15322)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,15322)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,15322)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,15322)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 15822  inst.: 958524 (ipc=115.7) sim_rate=136932 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:00:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (921,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (921,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (921,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (921,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (921,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (921,15322), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(922,15322)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(922,15322)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(922,15322)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(922,15322)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(922,15322)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(922,15322)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (927,15322), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(928,15322)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (933,15322), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(934,15322)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (934,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (934,15322), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(935,15322)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(935,15322)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(19,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1802,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1802,15322), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1803,15322)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1803,15322)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1803,15322), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1804,15322)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1805,15322), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1806,15322)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1806,15322), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1807,15322)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1810,15322), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1811,15322)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1811,15322), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1812,15322)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1812,15322), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1813,15322)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(37,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1866,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1866,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1867,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1872,15322), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 17822  inst.: 1199069 (ipc=119.4) sim_rate=149883 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 07:00:05 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(49,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2679,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2679,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2680,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2682,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2683,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2687,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2688,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2728,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2729,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2729,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2740,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2742,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2750,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3551,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3552,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3559,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3560,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3603,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3623,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3632,15322), 2 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(62,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3858,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4229,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4431,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4432,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4496,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4497,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4501,15322), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 21322  inst.: 1345019 (ipc=74.1) sim_rate=149446 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:00:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7422,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7478,15322), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7641,15322), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7778,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7820,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8075,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8162,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8162,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8287,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8723,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9791,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9800,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10012,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10641,15322), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 10642
gpu_sim_insn = 456218
gpu_ipc =      42.8696
gpu_tot_sim_cycle = 25964
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      52.2601
gpu_tot_issued_cta = 189
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 270
gpu_total_sim_rate=150764

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30847
	L1I_total_cache_misses = 685
	L1I_total_cache_miss_rate = 0.0222
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 56, Miss_rate = 0.250, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[1]: Access = 394, Miss = 142, Miss_rate = 0.360, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[2]: Access = 347, Miss = 111, Miss_rate = 0.320, Pending_hits = 161, Reservation_fails = 0
	L1D_cache_core[3]: Access = 354, Miss = 115, Miss_rate = 0.325, Pending_hits = 157, Reservation_fails = 0
	L1D_cache_core[4]: Access = 307, Miss = 97, Miss_rate = 0.316, Pending_hits = 135, Reservation_fails = 0
	L1D_cache_core[5]: Access = 415, Miss = 148, Miss_rate = 0.357, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[6]: Access = 320, Miss = 102, Miss_rate = 0.319, Pending_hits = 151, Reservation_fails = 0
	L1D_cache_core[7]: Access = 334, Miss = 107, Miss_rate = 0.320, Pending_hits = 147, Reservation_fails = 0
	L1D_cache_core[8]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[9]: Access = 302, Miss = 98, Miss_rate = 0.325, Pending_hits = 123, Reservation_fails = 0
	L1D_cache_core[10]: Access = 334, Miss = 107, Miss_rate = 0.320, Pending_hits = 149, Reservation_fails = 0
	L1D_cache_core[11]: Access = 312, Miss = 104, Miss_rate = 0.333, Pending_hits = 135, Reservation_fails = 0
	L1D_cache_core[12]: Access = 291, Miss = 93, Miss_rate = 0.320, Pending_hits = 123, Reservation_fails = 0
	L1D_cache_core[13]: Access = 208, Miss = 48, Miss_rate = 0.231, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[14]: Access = 536, Miss = 196, Miss_rate = 0.366, Pending_hits = 152, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1576
	L1D_total_cache_miss_rate = 0.3226
	L1D_total_cache_pending_hits = 2120
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6565
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 536
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30162
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 685
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1040
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:224	W0_Idle:109241	W0_Scoreboard:455906	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8320 {8:1040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141440 {136:1040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 36 
maxdqlatency = 0 
maxmflatency = 283 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 25963 
mrq_lat_table:1088 	7 	43 	24 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	921 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1701 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1030 	25 	0 	0 	0 	0 	0 	1 	6 	22 	67 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         6         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3        12         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         6         0         4         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0      1838      1831      4549      5379      2651      5360      2272      7472      8269      3543      6303      7091      1800      4385 
dram[1]:      1144      1221       866       890      3829      5182      3826      2188      2827      3178      2950      3313      3557      2435         0      4387 
dram[2]:       309      5244      1815      1860      4506      3990      2738      3421      7077      2666      2762      4349      5990      1407         0      1428 
dram[3]:         0         0       869       882      3774      5166      1951      3018      2526      6546      2694      5754         0      4545         0         0 
dram[4]:      1879      1499      1819      1809      3371      4631      1791      2344      3756      4721      3074      2288      8491      3297         0         0 
dram[5]:         0         0      3178       885      2968      4581      1890      7541      1978      2729      7875      3353      5079      7477         0      4535 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  6.333333 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  3.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 19.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  5.666667  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 30.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1173/119 = 9.857142
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         2         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6        10         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        15         7         3         1         1         0         0 
total reads: 243
min_bank_accesses = 0!
chip skew: 48/36 = 1.33
average mf latency per bank:
dram[0]:       1299    none         423       422       409       400       315       224       126       131       149       147       126       126       268       268
dram[1]:          0       268       424       403       351       446       311       227       139       132       167       123       124       268    none         279
dram[2]:          0       268       394       422       373       410       261       227       150       137       156       137       176       773    none         269
dram[3]:     none      none         403       430       377       361       282       302       123       147       124       144    none         176    none      none  
dram[4]:        269       268       394       447       370       420       253       232       138       163       126       134       124       268    none      none  
dram[5]:     none      none         394       421       370       406       220       255       137       133       156       171       195       126    none         268
maximum mf latency per bank:
dram[0]:        278         0       268       268       268       262       268       261       271       252       255       252       252       252       268       268
dram[1]:          0       268       268       273       271       268       277       269       277       252       283       251       251       268         0       279
dram[2]:          0       268       277       268       272       277       269       277       277       252       268       252       268       252         0       269
dram[3]:          0         0       268       268       264       268       271       277       252       252       254       251         0       268         0         0
dram[4]:        269       268       277       268       259       268       268       268       267       277       270       277       251       268         0         0
dram[5]:          0         0       277       268       263       277       268       268       268       260       282       252       251       252         0       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34271 n_nop=33895 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.02083
n_activity=2985 dram_eff=0.2392
bk0: 6a 34196i bk1: 0a 34268i bk2: 28a 34202i bk3: 28a 34205i bk4: 64a 34131i bk5: 60a 34119i bk6: 34a 34153i bk7: 22a 34175i bk8: 18a 34095i bk9: 18a 34132i bk10: 22a 34077i bk11: 6a 34216i bk12: 2a 34248i bk13: 2a 34247i bk14: 2a 34251i bk15: 2a 34251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00498964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80258b80, atomic=0 1 entries : 0x7f627837e0a0 :  mf: uid= 46741, sid14:w23, part=1, addr=0x80258be0, load , size=32, unknown  status = IN_PARTITION_DRAM (25960), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34271 n_nop=33885 n_act=21 n_pre=6 n_req=200 n_rd=318 n_write=41 bw_util=0.02095
n_activity=2997 dram_eff=0.2396
bk0: 4a 34249i bk1: 2a 34255i bk2: 28a 34201i bk3: 28a 34199i bk4: 60a 34120i bk5: 60a 34119i bk6: 38a 34082i bk7: 26a 34162i bk8: 20a 34080i bk9: 16a 34143i bk10: 18a 34073i bk11: 10a 34188i bk12: 4a 34230i bk13: 2a 34251i bk14: 0a 34268i bk15: 2a 34237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00297628
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34271 n_nop=33891 n_act=28 n_pre=13 n_req=188 n_rd=302 n_write=37 bw_util=0.01978
n_activity=3155 dram_eff=0.2149
bk0: 4a 34252i bk1: 2a 34259i bk2: 30a 34177i bk3: 28a 34204i bk4: 60a 34117i bk5: 64a 34032i bk6: 18a 34212i bk7: 32a 34079i bk8: 26a 33988i bk9: 10a 34182i bk10: 10a 34165i bk11: 10a 34186i bk12: 4a 34217i bk13: 2a 34242i bk14: 0a 34268i bk15: 2a 34254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0043477
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34271 n_nop=33922 n_act=14 n_pre=3 n_req=184 n_rd=296 n_write=36 bw_util=0.01937
n_activity=2801 dram_eff=0.2371
bk0: 0a 34270i bk1: 0a 34272i bk2: 28a 34205i bk3: 32a 34196i bk4: 64a 34115i bk5: 58a 34145i bk6: 24a 34180i bk7: 32a 34105i bk8: 12a 34169i bk9: 12a 34172i bk10: 12a 34162i bk11: 18a 34132i bk12: 0a 34270i bk13: 4a 34218i bk14: 0a 34267i bk15: 0a 34268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00180911
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34271 n_nop=33901 n_act=20 n_pre=6 n_req=191 n_rd=306 n_write=38 bw_util=0.02008
n_activity=2969 dram_eff=0.2317
bk0: 2a 34253i bk1: 2a 34254i bk2: 30a 34177i bk3: 32a 34191i bk4: 62a 34121i bk5: 56a 34141i bk6: 28a 34174i bk7: 32a 34118i bk8: 12a 34152i bk9: 14a 34111i bk10: 12a 34145i bk11: 18a 34079i bk12: 4a 34226i bk13: 2a 34248i bk14: 0a 34265i bk15: 0a 34267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00819935
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34271 n_nop=33874 n_act=19 n_pre=6 n_req=210 n_rd=324 n_write=48 bw_util=0.02171
n_activity=3160 dram_eff=0.2354
bk0: 0a 34267i bk1: 0a 34269i bk2: 30a 34173i bk3: 32a 34187i bk4: 62a 34115i bk5: 64a 34064i bk6: 26a 34161i bk7: 30a 34147i bk8: 22a 34079i bk9: 30a 34015i bk10: 16a 34095i bk11: 6a 34211i bk12: 2a 34246i bk13: 2a 34247i bk14: 0a 34268i bk15: 2a 34252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00633188

========= L2 cache stats =========
L2_cache_bank[0]: Access = 194, Miss = 88, Miss_rate = 0.454, Pending_hits = 7, Reservation_fails = 223
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 169, Miss = 86, Miss_rate = 0.509, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 6, Reservation_fails = 207
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 124, Miss = 70, Miss_rate = 0.565, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 78, Miss_rate = 0.591, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 139, Miss = 78, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 148, Miss = 83, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1723
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5398
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 538
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=6249
icnt_total_pkts_simt_to_mem=2307
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.41522
	minimum = 6
	maximum = 21
Network latency average = 7.3738
	minimum = 6
	maximum = 16
Slowest packet = 1391
Flit latency average = 6.10676
	minimum = 6
	maximum = 12
Slowest flit = 4952
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00722504
	minimum = 0.00150348 (at node 13)
	maximum = 0.0156925 (at node 14)
Accepted packet rate average = 0.00722504
	minimum = 0.00150348 (at node 13)
	maximum = 0.0156925 (at node 14)
Injected flit rate average = 0.0165278
	minimum = 0.00150348 (at node 13)
	maximum = 0.0358015 (at node 15)
Accepted flit rate average= 0.0165278
	minimum = 0.00751738 (at node 13)
	maximum = 0.0435069 (at node 14)
Injected packet length average = 2.28757
Accepted packet length average = 2.28757
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.20323 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Network latency average = 8.01023 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27.6667 (3 samples)
Flit latency average = 6.35391 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00463026 (3 samples)
	minimum = 0.0021187 (3 samples)
	maximum = 0.0104047 (3 samples)
Accepted packet rate average = 0.00463026 (3 samples)
	minimum = 0.0021187 (3 samples)
	maximum = 0.0104047 (3 samples)
Injected flit rate average = 0.0116756 (3 samples)
	minimum = 0.0021187 (3 samples)
	maximum = 0.034492 (3 samples)
Accepted flit rate average = 0.0116756 (3 samples)
	minimum = 0.00456882 (3 samples)
	maximum = 0.0280955 (3 samples)
Injected packet size average = 2.52158 (3 samples)
Accepted packet size average = 2.52158 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 150764 (inst/sec)
gpgpu_simulation_rate = 2884 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,25964)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,25964)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,25964)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,25964)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(14,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 26464  inst.: 1411821 (ipc=109.9) sim_rate=141182 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:00:07 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (918,25964), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(919,25964)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (921,25964), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(922,25964)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (941,25964), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(942,25964)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (946,25964), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(947,25964)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (949,25964), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(950,25964)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (964,25964), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(965,25964)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (979,25964), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(980,25964)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1103,25964), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1104,25964)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1109,25964), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1110,25964)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1119,25964), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1120,25964)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1132,25964), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1133,25964)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1167,25964), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1168,25964)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(26,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1171,25964), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1172,25964)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1189,25964), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1190,25964)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1201,25964), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1202,25964)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1824,25964), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1825,25964)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1877,25964), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1878,25964)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(39,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1884,25964), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1885,25964)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1975,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1975,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1986,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1995,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2004,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2006,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2019,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2022,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2030,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2038,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2038,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2044,25964), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 28464  inst.: 1656711 (ipc=119.9) sim_rate=150610 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:00:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2688,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2689,25964), 1 CTAs running
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(47,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2701,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2706,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2712,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2731,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2739,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2846,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2861,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2862,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2871,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2905,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2921,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2940,25964), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2947,25964), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(59,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3553,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3562,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3571,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3575,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3593,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3601,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3611,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3631,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3721,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3725,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3741,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3743,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3766,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3799,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3811,25964), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3965,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4447,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4678,25964), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 10.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 4679
gpu_sim_insn = 452904
gpu_ipc =      96.7950
gpu_tot_sim_cycle = 30643
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      59.0603
gpu_tot_issued_cta = 252
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 270
gpu_total_sim_rate=164526

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40967
	L1I_total_cache_misses = 685
	L1I_total_cache_miss_rate = 0.0167
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 348, Miss = 113, Miss_rate = 0.325, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[1]: Access = 522, Miss = 199, Miss_rate = 0.381, Pending_hits = 147, Reservation_fails = 0
	L1D_cache_core[2]: Access = 459, Miss = 162, Miss_rate = 0.353, Pending_hits = 209, Reservation_fails = 0
	L1D_cache_core[3]: Access = 486, Miss = 176, Miss_rate = 0.362, Pending_hits = 205, Reservation_fails = 0
	L1D_cache_core[4]: Access = 415, Miss = 143, Miss_rate = 0.345, Pending_hits = 183, Reservation_fails = 0
	L1D_cache_core[5]: Access = 523, Miss = 189, Miss_rate = 0.361, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[6]: Access = 440, Miss = 156, Miss_rate = 0.355, Pending_hits = 199, Reservation_fails = 0
	L1D_cache_core[7]: Access = 466, Miss = 163, Miss_rate = 0.350, Pending_hits = 195, Reservation_fails = 0
	L1D_cache_core[8]: Access = 364, Miss = 135, Miss_rate = 0.371, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 426, Miss = 157, Miss_rate = 0.369, Pending_hits = 171, Reservation_fails = 0
	L1D_cache_core[10]: Access = 482, Miss = 172, Miss_rate = 0.357, Pending_hits = 209, Reservation_fails = 0
	L1D_cache_core[11]: Access = 428, Miss = 152, Miss_rate = 0.355, Pending_hits = 183, Reservation_fails = 0
	L1D_cache_core[12]: Access = 427, Miss = 154, Miss_rate = 0.361, Pending_hits = 183, Reservation_fails = 0
	L1D_cache_core[13]: Access = 332, Miss = 105, Miss_rate = 0.316, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[14]: Access = 632, Miss = 231, Miss_rate = 0.366, Pending_hits = 200, Reservation_fails = 0
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2407
	L1D_total_cache_miss_rate = 0.3566
	L1D_total_cache_pending_hits = 2864
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9221
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1119
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40282
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 685
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
133, 120, 133, 133, 120, 133, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 90, 90, 103, 90, 90, 103, 103, 90, 103, 90, 90, 90, 90, 103, 90, 90, 73, 60, 73, 60, 60, 73, 60, 60, 73, 60, 60, 73, 73, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1288
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:399	W0_Idle:114362	W0_Scoreboard:546920	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10304 {8:1288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175168 {136:1288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 36 
maxdqlatency = 0 
maxmflatency = 283 
averagemflatency = 182 
max_icnt2mem_latency = 46 
max_icnt2sh_latency = 30642 
mrq_lat_table:1088 	7 	43 	24 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2033 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2690 	99 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1274 	29 	0 	0 	0 	0 	0 	1 	6 	22 	67 	1352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         6         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3        12         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         6         0         4         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0      1838      1831      4549      5379      2651      5360      2272      7472      8269      3543      6303      7091      1800      4385 
dram[1]:      1144      1221       866       890      3829      5182      3826      2188      2827      3178      2950      3313      3557      2435         0      4387 
dram[2]:       309      5244      1815      1860      4506      3990      2738      3421      7077      2666      2762      4349      5990      1407         0      1428 
dram[3]:         0         0       869       882      3774      5166      1951      3018      2526      6546      2694      5754         0      4545         0         0 
dram[4]:      1879      1499      1819      1809      3371      4631      1791      2344      3756      4721      3074      2288      8491      3297         0         0 
dram[5]:         0         0      3178       885      2968      4581      1890      7541      1978      2729      7875      3353      5079      7477         0      4535 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  6.333333 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  3.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 19.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  5.666667  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 30.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1173/119 = 9.857142
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         2         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6        10         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        15         7         3         1         1         0         0 
total reads: 243
min_bank_accesses = 0!
chip skew: 48/36 = 1.33
average mf latency per bank:
dram[0]:       1299    none         533       572       638       614       456       299       126       131       149       147       126       126       268       268
dram[1]:          0       268       585       534       526       719       440       325       139       132       167       123       124       268    none         279
dram[2]:          0       268       620       472       583       639       415       298       150       137       156       137       176     11152    none         269
dram[3]:     none      none         553       535       598       569       394       403       123       147       124       144    none         176    none      none  
dram[4]:        269       268       516       552       558       644       386       321       138       163       126       134       124       268    none      none  
dram[5]:     none      none         516       527       576       625       327       366       137       133       156       171       195       126    none         268
maximum mf latency per bank:
dram[0]:        278         0       268       268       268       262       268       261       271       252       255       252       252       252       268       268
dram[1]:          0       268       268       273       271       268       277       269       277       252       283       251       251       268         0       279
dram[2]:          0       268       277       268       272       277       269       277       277       252       268       252       268       252         0       269
dram[3]:          0         0       268       268       264       268       271       277       252       252       254       251         0       268         0         0
dram[4]:        269       268       277       268       259       268       268       268       267       277       270       277       251       268         0         0
dram[5]:          0         0       277       268       263       277       268       268       268       260       282       252       251       252         0       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40446 n_nop=40070 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.01765
n_activity=2985 dram_eff=0.2392
bk0: 6a 40371i bk1: 0a 40443i bk2: 28a 40377i bk3: 28a 40380i bk4: 64a 40306i bk5: 60a 40294i bk6: 34a 40328i bk7: 22a 40350i bk8: 18a 40270i bk9: 18a 40307i bk10: 22a 40252i bk11: 6a 40391i bk12: 2a 40423i bk13: 2a 40422i bk14: 2a 40426i bk15: 2a 40426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00422786
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40446 n_nop=40060 n_act=21 n_pre=6 n_req=200 n_rd=318 n_write=41 bw_util=0.01775
n_activity=3004 dram_eff=0.239
bk0: 4a 40424i bk1: 2a 40430i bk2: 28a 40376i bk3: 28a 40374i bk4: 60a 40295i bk5: 60a 40294i bk6: 38a 40257i bk7: 26a 40337i bk8: 20a 40255i bk9: 16a 40318i bk10: 18a 40248i bk11: 10a 40363i bk12: 4a 40405i bk13: 2a 40426i bk14: 0a 40443i bk15: 2a 40412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00252188
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40446 n_nop=40066 n_act=28 n_pre=13 n_req=188 n_rd=302 n_write=37 bw_util=0.01676
n_activity=3155 dram_eff=0.2149
bk0: 4a 40427i bk1: 2a 40434i bk2: 30a 40352i bk3: 28a 40379i bk4: 60a 40292i bk5: 64a 40207i bk6: 18a 40387i bk7: 32a 40254i bk8: 26a 40163i bk9: 10a 40357i bk10: 10a 40340i bk11: 10a 40361i bk12: 4a 40392i bk13: 2a 40417i bk14: 0a 40443i bk15: 2a 40429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00368392
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40446 n_nop=40097 n_act=14 n_pre=3 n_req=184 n_rd=296 n_write=36 bw_util=0.01642
n_activity=2801 dram_eff=0.2371
bk0: 0a 40445i bk1: 0a 40447i bk2: 28a 40380i bk3: 32a 40371i bk4: 64a 40290i bk5: 58a 40320i bk6: 24a 40355i bk7: 32a 40280i bk8: 12a 40344i bk9: 12a 40347i bk10: 12a 40337i bk11: 18a 40307i bk12: 0a 40445i bk13: 4a 40393i bk14: 0a 40442i bk15: 0a 40443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00153291
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40446 n_nop=40076 n_act=20 n_pre=6 n_req=191 n_rd=306 n_write=38 bw_util=0.01701
n_activity=2969 dram_eff=0.2317
bk0: 2a 40428i bk1: 2a 40429i bk2: 30a 40352i bk3: 32a 40366i bk4: 62a 40296i bk5: 56a 40316i bk6: 28a 40349i bk7: 32a 40293i bk8: 12a 40327i bk9: 14a 40286i bk10: 12a 40320i bk11: 18a 40254i bk12: 4a 40401i bk13: 2a 40423i bk14: 0a 40440i bk15: 0a 40442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00694754
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40446 n_nop=40049 n_act=19 n_pre=6 n_req=210 n_rd=324 n_write=48 bw_util=0.01839
n_activity=3160 dram_eff=0.2354
bk0: 0a 40442i bk1: 0a 40444i bk2: 30a 40348i bk3: 32a 40362i bk4: 62a 40290i bk5: 64a 40239i bk6: 26a 40336i bk7: 30a 40322i bk8: 22a 40254i bk9: 30a 40190i bk10: 16a 40270i bk11: 6a 40386i bk12: 2a 40421i bk13: 2a 40422i bk14: 0a 40443i bk15: 2a 40427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00536518

========= L2 cache stats =========
L2_cache_bank[0]: Access = 276, Miss = 88, Miss_rate = 0.319, Pending_hits = 7, Reservation_fails = 223
L2_cache_bank[1]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 244, Miss = 86, Miss_rate = 0.352, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 6, Reservation_fails = 207
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 78, Miss_rate = 0.392, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 197, Miss = 75, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 209, Miss = 78, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 203, Miss = 79, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 83, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2835
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3280
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 538
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=8353
icnt_total_pkts_simt_to_mem=4283
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.13354
	minimum = 6
	maximum = 43
Network latency average = 8.05845
	minimum = 6
	maximum = 43
Slowest packet = 3638
Flit latency average = 7.21961
	minimum = 6
	maximum = 42
Slowest flit = 8956
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0176043
	minimum = 0.0102586 (at node 14)
	maximum = 0.0609105 (at node 20)
Accepted packet rate average = 0.0176043
	minimum = 0.0102586 (at node 14)
	maximum = 0.0609105 (at node 20)
Injected flit rate average = 0.0322956
	minimum = 0.0170977 (at node 14)
	maximum = 0.0780081 (at node 20)
Accepted flit rate average= 0.0322956
	minimum = 0.0239367 (at node 14)
	maximum = 0.117546 (at node 20)
Injected packet length average = 1.83453
Accepted packet length average = 1.83453
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.18581 (4 samples)
	minimum = 6 (4 samples)
	maximum = 32.75 (4 samples)
Network latency average = 8.02228 (4 samples)
	minimum = 6 (4 samples)
	maximum = 31.5 (4 samples)
Flit latency average = 6.57034 (4 samples)
	minimum = 6 (4 samples)
	maximum = 30.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00787376 (4 samples)
	minimum = 0.00415367 (4 samples)
	maximum = 0.0230311 (4 samples)
Accepted packet rate average = 0.00787376 (4 samples)
	minimum = 0.00415367 (4 samples)
	maximum = 0.0230311 (4 samples)
Injected flit rate average = 0.0168306 (4 samples)
	minimum = 0.00586344 (4 samples)
	maximum = 0.045371 (4 samples)
Accepted flit rate average = 0.0168306 (4 samples)
	minimum = 0.0094108 (4 samples)
	maximum = 0.0504583 (4 samples)
Injected packet size average = 2.13755 (4 samples)
Accepted packet size average = 2.13755 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 164526 (inst/sec)
gpgpu_simulation_rate = 2785 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,30643)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,30643)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,30643)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,30643)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(5,0,0) tid=(327,0,0)
GPGPU-Sim uArch: cycles simulated: 31143  inst.: 1875009 (ipc=130.4) sim_rate=156250 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 07:00:09 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (507,30643), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(508,30643)
GPGPU-Sim uArch: cycles simulated: 33643  inst.: 1930620 (ipc=40.3) sim_rate=148509 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:00:10 2016
GPGPU-Sim uArch: cycles simulated: 36143  inst.: 1949033 (ipc=25.3) sim_rate=139216 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:00:11 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(2,0,0) tid=(269,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6006,30643), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6007,30643)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6163,30643), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6164,30643)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6372,30643), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6373,30643)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6398,30643), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6399,30643)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6438,30643), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6439,30643)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6499,30643), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6500,30643)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6550,30643), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6551,30643)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6919,30643), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6920,30643)
GPGPU-Sim uArch: cycles simulated: 38143  inst.: 2052800 (ipc=32.4) sim_rate=136853 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:00:12 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(42,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10176,30643), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10177,30643)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10494,30643), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10495,30643)
GPGPU-Sim uArch: cycles simulated: 41143  inst.: 2086829 (ipc=26.4) sim_rate=130426 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:00:13 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10564,30643), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10565,30643)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10575,30643), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10576,30643)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10679,30643), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10680,30643)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11406,30643), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11407,30643)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11449,30643), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11450,30643)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11641,30643), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11642,30643)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11683,30643), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11684,30643)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11815,30643), 2 CTAs running
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(23,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11945,30643), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12472,30643), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12888,30643), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12962,30643), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 43643  inst.: 2187359 (ipc=29.0) sim_rate=128668 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:00:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15381,30643), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 46143  inst.: 2216256 (ipc=26.2) sim_rate=123125 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:00:15 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15549,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15726,30643), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15767,30643), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15785,30643), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15868,30643), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15881,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16088,30643), 2 CTAs running
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(42,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16529,30643), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16902,30643), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16910,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16947,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17088,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17595,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18363,30643), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 49643  inst.: 2300260 (ipc=25.8) sim_rate=121066 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:00:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19268,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20086,30643), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20284,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21027,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21042,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21067,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21197,30643), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21279,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21531,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21549,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21628,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21635,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21842,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(60,0,0) tid=(436,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22538,30643), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 53643  inst.: 2345495 (ipc=23.3) sim_rate=117274 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:00:17 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23796,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24743,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24930,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25057,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25633,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25650,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25975,30643), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26315,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26828,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30052,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31561,30643), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 31562
gpu_sim_insn = 547599
gpu_ipc =      17.3499
gpu_tot_sim_cycle = 62205
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      37.8970
gpu_tot_issued_cta = 315
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 291
gpu_total_sim_rate=117869

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 99512
	L1I_total_cache_misses = 693
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2543, Miss = 1041, Miss_rate = 0.409, Pending_hits = 223, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2427, Miss = 996, Miss_rate = 0.410, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2128, Miss = 820, Miss_rate = 0.385, Pending_hits = 214, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2410, Miss = 976, Miss_rate = 0.405, Pending_hits = 215, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1689, Miss = 670, Miss_rate = 0.397, Pending_hits = 194, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2521, Miss = 993, Miss_rate = 0.394, Pending_hits = 176, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2613, Miss = 1084, Miss_rate = 0.415, Pending_hits = 205, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1897, Miss = 741, Miss_rate = 0.391, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3056, Miss = 1210, Miss_rate = 0.396, Pending_hits = 220, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2006, Miss = 797, Miss_rate = 0.397, Pending_hits = 181, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2265, Miss = 913, Miss_rate = 0.403, Pending_hits = 219, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1944, Miss = 758, Miss_rate = 0.390, Pending_hits = 197, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2135, Miss = 875, Miss_rate = 0.410, Pending_hits = 190, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1904, Miss = 745, Miss_rate = 0.391, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2655, Miss = 1096, Miss_rate = 0.413, Pending_hits = 216, Reservation_fails = 0
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 13715
	L1D_total_cache_miss_rate = 0.4011
	L1D_total_cache_pending_hits = 3020
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18735
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8555
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98819
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
621, 150, 163, 621, 150, 621, 150, 150, 150, 150, 150, 556, 150, 150, 150, 150, 105, 105, 550, 105, 105, 546, 550, 105, 524, 105, 105, 105, 105, 576, 105, 105, 520, 75, 546, 75, 75, 494, 75, 75, 546, 75, 75, 546, 494, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 1734
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5160
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1621	W0_Idle:210736	W0_Scoreboard:1069659	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41280 {8:5160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 701760 {136:5160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 36 
maxdqlatency = 0 
maxmflatency = 304 
averagemflatency = 161 
max_icnt2mem_latency = 46 
max_icnt2sh_latency = 62204 
mrq_lat_table:2942 	48 	95 	207 	66 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12779 	1584 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14260 	147 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4813 	362 	0 	0 	0 	0 	0 	1 	6 	22 	67 	1580 	7512 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	108 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        19        32        28        62        48         4         6         0         2 
dram[1]:         2         1        14        14        31        31        21        26        27        34        40        20         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        18        32        34        32        18         4         3         1         3 
dram[3]:         1         3        14        16        34        29        27        26        53        50        52        55         7         4         2         1 
dram[4]:         1         1        14        16        33        28        24        22        20        34        39        47         4         2         3         1 
dram[5]:         1         2        14        16        33        28        29        19        34        30        30        37         4         4         2         3 
maximum service time to same row:
dram[0]:     15650     23032      5506      1831      5383      5389      4618      5441      4881      7472      8269      5172      7786      7091      1800     11556 
dram[1]:      7158      3001     11075      9945      8193      6324      5976     10759      4861      5021      4775      5104      6178      9710     15724     11207 
dram[2]:     10870      8292     11754     20802      8709      6116      4862      7320      9085      7081      4653      4349     16801      2791     10545      5810 
dram[3]:      7430     12132     10200      5963      6312      5166      7274      8535      5178      6546      4068      5754      6770      5681     12193      9154 
dram[4]:     11300     12207      6364      4216      4466     13656      9706      6738     14060      4721      5621     10036      8491      3363     10738     10798 
dram[5]:      1154      8852      8997      6100     15255      4581     10812      8079      9708      3910      7875      3834      7661      7477      7054     13569 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.777778  5.714286  7.285714  4.071429 13.400000  6.900000  7.888889  6.250000  2.000000  2.750000  2.000000  1.600000 
dram[1]:  1.666667  1.000000  4.200000  2.750000  6.166667  5.714286  6.111111 10.400000  6.000000  5.846154  4.800000  4.294117  2.125000  3.250000  1.250000  1.400000 
dram[2]:  1.500000  1.333333  4.250000  3.333333  5.428571  3.750000  4.583333  5.000000  5.666667 10.000000  5.071429  4.111111  2.285714  2.000000  1.666667  2.250000 
dram[3]:  1.000000  2.333333  4.600000  3.833333 10.250000  4.750000  8.500000  6.750000 12.800000  8.000000  8.500000  7.000000  2.125000  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.666667  2.777778  4.666667  8.500000  7.125000  5.000000  7.200000  4.933333  6.454545  9.714286  1.900000  1.222222  1.666667  2.000000 
dram[5]:  1.500000  1.500000  3.285714  6.666667  9.250000  5.250000 10.200000  6.875000 11.500000  6.363636  6.083333  6.545455  2.500000  3.000000  2.000000  3.000000 
average row locality = 3361/669 = 5.023916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        14        32        31        32        32         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        16        33        31        31        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        16        17        30        32        31        32         4         4         0         0 
dram[3]:         0         0         0         0         2         0        16        15        31        35        32        32         5         2         0         0 
dram[4]:         0         0         0         0         2         0        17        16        32        33        33        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        15        17        33        32        34        33         4         2         0         0 
total reads: 1018
min_bank_accesses = 0!
chip skew: 173/166 = 1.04
average mf latency per bank:
dram[0]:        788       273       811       892      1777      1899       962       761       372       365       360       335       355       346       263       269
dram[1]:        162       276       731       656      1807      1977       889       795       342       360       377       321       318       337       274       273
dram[2]:         94       272      1023       563      1932      1816       785       753       366       351       307       326       268      2993       268       268
dram[3]:        273       267       634       642      1933      1873       827       819       341       350       364       367       277       356       270       265
dram[4]:        273       270       645       624      1816      2144       786       807       349       355       355       343       299       275       268       267
dram[5]:        271       269       637       697      1914      1857       912       813       335       355       325       303       240       291       267       263
maximum mf latency per bank:
dram[0]:        278       277       279       286       285       285       278       282       294       280       285       278       277       287       268       284
dram[1]:        278       281       278       301       288       279       281       281       281       279       283       290       279       282       279       283
dram[2]:        282       282       277       282       300       285       281       278       282       280       287       304       285       283       279       279
dram[3]:        278       282       282       283       283       282       282       280       281       282       282       279       285       283       277       281
dram[4]:        278       283       277       294       283       278       282       287       279       286       282       277       280       282       277       280
dram[5]:        282       279       286       284       282       288       282       289       281       282       283       301       277       277       282       279

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82107 n_nop=80995 n_act=102 n_pre=86 n_req=545 n_rd=758 n_write=166 bw_util=0.02251
n_activity=9412 dram_eff=0.1963
bk0: 12a 81939i bk1: 4a 82065i bk2: 30a 82019i bk3: 32a 81987i bk4: 86a 81736i bk5: 76a 81779i bk6: 72a 81644i bk7: 86a 81422i bk8: 70a 81387i bk9: 76a 81346i bk10: 78a 81230i bk11: 86a 81144i bk12: 16a 81872i bk13: 14a 81921i bk14: 4a 82077i bk15: 16a 81957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0115581
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82107 n_nop=80899 n_act=125 n_pre=109 n_req=571 n_rd=806 n_write=168 bw_util=0.02373
n_activity=10447 dram_eff=0.1865
bk0: 10a 82015i bk1: 8a 82007i bk2: 42a 81917i bk3: 44a 81817i bk4: 72a 81803i bk5: 78a 81780i bk6: 78a 81544i bk7: 72a 81623i bk8: 78a 81347i bk9: 90a 81246i bk10: 82a 81161i bk11: 84a 81141i bk12: 26a 81803i bk13: 18a 81891i bk14: 10a 81974i bk15: 14a 81941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0130074
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82107 n_nop=80872 n_act=135 n_pre=119 n_req=575 n_rd=812 n_write=169 bw_util=0.0239
n_activity=10804 dram_eff=0.1816
bk0: 6a 82049i bk1: 24a 81855i bk2: 34a 81950i bk3: 40a 81905i bk4: 74a 81770i bk5: 86a 81640i bk6: 78a 81445i bk7: 86a 81454i bk8: 76a 81330i bk9: 76a 81364i bk10: 80a 81199i bk11: 84a 81112i bk12: 24a 81818i bk13: 16a 81899i bk14: 10a 82005i bk15: 18a 81961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0139696
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82107 n_nop=81001 n_act=94 n_pre=78 n_req=552 n_rd=764 n_write=170 bw_util=0.02275
n_activity=9476 dram_eff=0.1971
bk0: 4a 82062i bk1: 14a 82022i bk2: 46a 81908i bk3: 46a 81874i bk4: 78a 81847i bk5: 76a 81774i bk6: 70a 81606i bk7: 78a 81534i bk8: 66a 81449i bk9: 74a 81315i bk10: 72a 81360i bk11: 76a 81260i bk12: 24a 81789i bk13: 16a 81900i bk14: 12a 81991i bk15: 12a 82036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00889084
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82107 n_nop=80925 n_act=119 n_pre=103 n_req=566 n_rd=788 n_write=172 bw_util=0.02338
n_activity=10268 dram_eff=0.187
bk0: 4a 82052i bk1: 6a 82063i bk2: 44a 81891i bk3: 50a 81788i bk4: 80a 81730i bk5: 68a 81881i bk6: 80a 81593i bk7: 78a 81478i bk8: 80a 81288i bk9: 82a 81168i bk10: 76a 81263i bk11: 70a 81387i bk12: 30a 81757i bk13: 18a 81809i bk14: 10a 82000i bk15: 12a 81993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0120453
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82107 n_nop=81004 n_act=94 n_pre=78 n_req=552 n_rd=758 n_write=173 bw_util=0.02268
n_activity=9170 dram_eff=0.2031
bk0: 12a 81995i bk1: 12a 82002i bk2: 46a 81849i bk3: 40a 81960i bk4: 70a 81860i bk5: 82a 81734i bk6: 72a 81644i bk7: 76a 81568i bk8: 72a 81433i bk9: 76a 81229i bk10: 78a 81175i bk11: 78a 81248i bk12: 12a 81934i bk13: 8a 82016i bk14: 12a 82011i bk15: 12a 82037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.01291

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1262, Miss = 184, Miss_rate = 0.146, Pending_hits = 7, Reservation_fails = 223
L2_cache_bank[1]: Access = 1180, Miss = 195, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1207, Miss = 199, Miss_rate = 0.165, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 1187, Miss = 204, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1189, Miss = 191, Miss_rate = 0.161, Pending_hits = 7, Reservation_fails = 207
L2_cache_bank[5]: Access = 1422, Miss = 215, Miss_rate = 0.151, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 1181, Miss = 186, Miss_rate = 0.157, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1161, Miss = 196, Miss_rate = 0.169, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 1192, Miss = 202, Miss_rate = 0.169, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1162, Miss = 192, Miss_rate = 0.165, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1144, Miss = 187, Miss_rate = 0.163, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 1166, Miss = 192, Miss_rate = 0.165, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 14453
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1621
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 538
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=35483
icnt_total_pkts_simt_to_mem=23641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.43824
	minimum = 6
	maximum = 25
Network latency average = 7.34791
	minimum = 6
	maximum = 25
Slowest packet = 23136
Flit latency average = 6.40047
	minimum = 6
	maximum = 21
Slowest flit = 47899
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0272667
	minimum = 0.0172042 (at node 4)
	maximum = 0.0350421 (at node 8)
Accepted packet rate average = 0.0272667
	minimum = 0.0172042 (at node 4)
	maximum = 0.0350421 (at node 8)
Injected flit rate average = 0.0545522
	minimum = 0.0282302 (at node 4)
	maximum = 0.0742665 (at node 20)
Accepted flit rate average= 0.0545522
	minimum = 0.0419175 (at node 4)
	maximum = 0.0793993 (at node 8)
Injected packet length average = 2.00069
Accepted packet length average = 2.00069
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.0363 (5 samples)
	minimum = 6 (5 samples)
	maximum = 31.2 (5 samples)
Network latency average = 7.88741 (5 samples)
	minimum = 6 (5 samples)
	maximum = 30.2 (5 samples)
Flit latency average = 6.53636 (5 samples)
	minimum = 6 (5 samples)
	maximum = 28.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0117524 (5 samples)
	minimum = 0.00676379 (5 samples)
	maximum = 0.0254333 (5 samples)
Accepted packet rate average = 0.0117524 (5 samples)
	minimum = 0.00676379 (5 samples)
	maximum = 0.0254333 (5 samples)
Injected flit rate average = 0.0243749 (5 samples)
	minimum = 0.0103368 (5 samples)
	maximum = 0.0511501 (5 samples)
Accepted flit rate average = 0.0243749 (5 samples)
	minimum = 0.0159121 (5 samples)
	maximum = 0.0562465 (5 samples)
Injected packet size average = 2.07404 (5 samples)
Accepted packet size average = 2.07404 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 117869 (inst/sec)
gpgpu_simulation_rate = 3110 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,62205)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,62205)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,62205)
GPGPU-Sim uArch: cycles simulated: 62705  inst.: 2406397 (ipc=98.0) sim_rate=114590 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:00:18 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(9,0,0) tid=(304,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1266,62205), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1267,62205)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1295,62205), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1296,62205)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1304,62205), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1305,62205)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1345,62205), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1346,62205)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1362,62205), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1363,62205)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1377,62205), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1378,62205)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1383,62205), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1384,62205)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1430,62205), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1431,62205)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1433,62205), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1434,62205)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1442,62205), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1443,62205)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1448,62205), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1449,62205)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1465,62205), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1466,62205)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1471,62205), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1472,62205)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1480,62205), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1481,62205)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1486,62205), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1487,62205)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(24,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 64205  inst.: 2563184 (ipc=102.9) sim_rate=116508 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:00:19 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2357,62205), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2358,62205)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2366,62205), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2367,62205)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2372,62205), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2373,62205)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2422,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2437,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2440,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2449,62205), 2 CTAs running
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(42,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2474,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2503,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2536,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2560,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2566,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2590,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2659,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2668,62205), 2 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(41,0,0) tid=(388,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3394,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3403,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3464,62205), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3508,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3544,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3553,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3570,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3588,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3597,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3609,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3624,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3633,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3651,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3693,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3853,62205), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 66205  inst.: 2783012 (ipc=106.4) sim_rate=121000 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:00:20 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(51,0,0) tid=(430,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4495,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4495,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4537,62205), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4561,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4588,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4597,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4615,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4615,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4628,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4643,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4655,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4732,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4762,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4768,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4959,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4996,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5522,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5574,62205), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5575
gpu_sim_insn = 492696
gpu_ipc =      88.3760
gpu_tot_sim_cycle = 67780
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      42.0490
gpu_tot_issued_cta = 378
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 291
gpu_total_sim_rate=123916

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113442
	L1I_total_cache_misses = 693
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2859, Miss = 1290, Miss_rate = 0.451, Pending_hits = 271, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2739, Miss = 1237, Miss_rate = 0.452, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2444, Miss = 1067, Miss_rate = 0.437, Pending_hits = 262, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2726, Miss = 1224, Miss_rate = 0.449, Pending_hits = 263, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1997, Miss = 905, Miss_rate = 0.453, Pending_hits = 242, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2837, Miss = 1239, Miss_rate = 0.437, Pending_hits = 224, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2933, Miss = 1335, Miss_rate = 0.455, Pending_hits = 253, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2253, Miss = 1015, Miss_rate = 0.451, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3452, Miss = 1514, Miss_rate = 0.439, Pending_hits = 280, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2322, Miss = 1044, Miss_rate = 0.450, Pending_hits = 229, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2581, Miss = 1161, Miss_rate = 0.450, Pending_hits = 267, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2244, Miss = 990, Miss_rate = 0.441, Pending_hits = 245, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2531, Miss = 1184, Miss_rate = 0.468, Pending_hits = 250, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2224, Miss = 994, Miss_rate = 0.447, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2963, Miss = 1333, Miss_rate = 0.450, Pending_hits = 264, Reservation_fails = 0
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 17532
	L1D_total_cache_miss_rate = 0.4483
	L1D_total_cache_pending_hits = 3770
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5410
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23677
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12122
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 112749
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
677, 206, 219, 677, 206, 677, 193, 206, 206, 206, 206, 612, 206, 206, 206, 206, 133, 133, 578, 133, 133, 574, 578, 133, 552, 133, 133, 133, 133, 604, 133, 133, 548, 103, 574, 103, 103, 522, 103, 103, 574, 103, 103, 574, 522, 103, 103, 103, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 1734
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5410
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2202	W0_Idle:216962	W0_Scoreboard:1179534	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 43280 {8:5410,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 735760 {136:5410,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 36 
maxdqlatency = 0 
maxmflatency = 324 
averagemflatency = 160 
max_icnt2mem_latency = 194 
max_icnt2sh_latency = 67779 
mrq_lat_table:2942 	48 	95 	207 	66 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16861 	1664 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16132 	1316 	800 	292 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5060 	365 	0 	0 	0 	0 	0 	1 	6 	22 	67 	1580 	10034 	1390 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	120 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        19        32        28        62        48         4         6         0         2 
dram[1]:         2         1        14        14        31        31        21        26        27        34        40        20         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        18        32        34        32        18         4         3         1         3 
dram[3]:         1         3        14        16        34        29        27        26        53        50        52        55         7         4         2         1 
dram[4]:         1         1        14        16        33        28        24        22        20        34        39        47         4         2         3         1 
dram[5]:         1         2        14        16        33        28        29        19        34        30        30        37         4         4         2         3 
maximum service time to same row:
dram[0]:     15650     23032      5506      1831      5383      5389      4618      5441      4881      7472      8269      5172      7786      7091      1800     11556 
dram[1]:      7158      3001     11075      9945      8193      6324      5976     10759      4861      5021      4775      5104      6178      9710     15724     11207 
dram[2]:     10870      8292     11754     20802      8709      6116      4862      7320      9085      7081      4653      4349     16801      2791     10545      5810 
dram[3]:      7430     12132     10200      5963      6312      5166      7274      8535      5178      6546      4068      5754      6770      5681     12193      9154 
dram[4]:     11300     12207      6364      4216      4466     13656      9706      6738     14060      4721      5621     10036      8491      3363     10738     10798 
dram[5]:      1154      8852      8997      6100     15255      4581     10812      8079      9708      3910      7875      3834      7661      7477      7054     13569 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.777778  5.714286  7.285714  4.071429 13.400000  6.900000  7.888889  6.250000  2.000000  2.750000  2.000000  1.600000 
dram[1]:  1.666667  1.000000  4.200000  2.750000  6.166667  5.714286  6.111111 10.400000  6.000000  5.846154  4.800000  4.294117  2.125000  3.250000  1.250000  1.400000 
dram[2]:  1.500000  1.333333  4.250000  3.333333  5.428571  3.750000  4.583333  5.000000  5.666667 10.000000  5.071429  4.111111  2.285714  2.000000  1.666667  2.250000 
dram[3]:  1.000000  2.333333  4.600000  3.833333 10.250000  4.750000  8.500000  6.750000 12.800000  8.000000  8.500000  7.000000  2.125000  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.666667  2.777778  4.666667  8.500000  7.125000  5.000000  7.200000  4.933333  6.454545  9.714286  1.900000  1.222222  1.666667  2.000000 
dram[5]:  1.500000  1.500000  3.285714  6.666667  9.250000  5.250000 10.200000  6.875000 11.500000  6.363636  6.083333  6.545455  2.500000  3.000000  2.000000  3.000000 
average row locality = 3361/669 = 5.023916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        14        32        31        32        32         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        16        33        31        31        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        16        17        30        32        31        32         4         4         0         0 
dram[3]:         0         0         0         0         2         0        16        15        31        35        32        32         5         2         0         0 
dram[4]:         0         0         0         0         2         0        17        16        32        33        33        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        15        17        33        32        34        33         4         2         0         0 
total reads: 1018
min_bank_accesses = 0!
chip skew: 173/166 = 1.04
average mf latency per bank:
dram[0]:        788       273      1339      1391      2323      2537      1137       936       372       365       360       335       355       346       263       269
dram[1]:        162       276      1108      1006      2474      2557      1046       961       342       360       377       321       318       337       274       273
dram[2]:         94       272      1487       981      2581      2391       949       917       366       351       307       326       268     16434       268       268
dram[3]:        273       267       962      1022      2554      2487      1007       985       341       350       364       367       277       356       270       265
dram[4]:        273       270       987       981      2413      2832       944       973       349       355       355       343       299       275       268       267
dram[5]:        271       269       979      1152      2564      2408      1085       976       335       355       325       303       240       291       267       263
maximum mf latency per bank:
dram[0]:        278       277       279       286       285       313       278       282       294       280       285       278       277       287       268       284
dram[1]:        278       281       278       301       288       279       281       281       281       279       283       290       279       282       279       283
dram[2]:        282       282       277       282       300       324       281       278       282       280       287       304       285       304       279       279
dram[3]:        278       282       282       283       283       282       282       280       281       282       282       279       285       283       277       281
dram[4]:        278       283       277       294       310       282       282       287       279       286       282       277       280       282       277       280
dram[5]:        282       279       286       284       282       288       282       289       281       282       283       301       277       277       282       279

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89465 n_nop=88353 n_act=102 n_pre=86 n_req=545 n_rd=758 n_write=166 bw_util=0.02066
n_activity=9412 dram_eff=0.1963
bk0: 12a 89297i bk1: 4a 89423i bk2: 30a 89377i bk3: 32a 89345i bk4: 86a 89094i bk5: 76a 89137i bk6: 72a 89002i bk7: 86a 88780i bk8: 70a 88745i bk9: 76a 88704i bk10: 78a 88588i bk11: 86a 88502i bk12: 16a 89230i bk13: 14a 89279i bk14: 4a 89435i bk15: 16a 89315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0106075
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89465 n_nop=88257 n_act=125 n_pre=109 n_req=571 n_rd=806 n_write=168 bw_util=0.02177
n_activity=10447 dram_eff=0.1865
bk0: 10a 89373i bk1: 8a 89365i bk2: 42a 89275i bk3: 44a 89175i bk4: 72a 89161i bk5: 78a 89138i bk6: 78a 88902i bk7: 72a 88981i bk8: 78a 88705i bk9: 90a 88604i bk10: 82a 88519i bk11: 84a 88499i bk12: 26a 89161i bk13: 18a 89249i bk14: 10a 89332i bk15: 14a 89299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119376
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89465 n_nop=88230 n_act=135 n_pre=119 n_req=575 n_rd=812 n_write=169 bw_util=0.02193
n_activity=10804 dram_eff=0.1816
bk0: 6a 89407i bk1: 24a 89213i bk2: 34a 89308i bk3: 40a 89263i bk4: 74a 89128i bk5: 86a 88998i bk6: 78a 88803i bk7: 86a 88812i bk8: 76a 88688i bk9: 76a 88722i bk10: 80a 88557i bk11: 84a 88470i bk12: 24a 89176i bk13: 16a 89257i bk14: 10a 89363i bk15: 18a 89319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0128207
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89465 n_nop=88359 n_act=94 n_pre=78 n_req=552 n_rd=764 n_write=170 bw_util=0.02088
n_activity=9476 dram_eff=0.1971
bk0: 4a 89420i bk1: 14a 89380i bk2: 46a 89266i bk3: 46a 89232i bk4: 78a 89205i bk5: 76a 89132i bk6: 70a 88964i bk7: 78a 88892i bk8: 66a 88807i bk9: 74a 88673i bk10: 72a 88718i bk11: 76a 88618i bk12: 24a 89147i bk13: 16a 89258i bk14: 12a 89349i bk15: 12a 89394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00815962
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89465 n_nop=88283 n_act=119 n_pre=103 n_req=566 n_rd=788 n_write=172 bw_util=0.02146
n_activity=10268 dram_eff=0.187
bk0: 4a 89410i bk1: 6a 89421i bk2: 44a 89249i bk3: 50a 89146i bk4: 80a 89088i bk5: 68a 89239i bk6: 80a 88951i bk7: 78a 88836i bk8: 80a 88646i bk9: 82a 88526i bk10: 76a 88621i bk11: 70a 88745i bk12: 30a 89115i bk13: 18a 89167i bk14: 10a 89358i bk15: 12a 89351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0110546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89465 n_nop=88362 n_act=94 n_pre=78 n_req=552 n_rd=758 n_write=173 bw_util=0.02081
n_activity=9170 dram_eff=0.2031
bk0: 12a 89353i bk1: 12a 89360i bk2: 46a 89207i bk3: 40a 89318i bk4: 70a 89218i bk5: 82a 89092i bk6: 72a 89002i bk7: 76a 88926i bk8: 72a 88791i bk9: 76a 88587i bk10: 78a 88533i bk11: 78a 88606i bk12: 12a 89292i bk13: 8a 89374i bk14: 12a 89369i bk15: 12a 89395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0118482

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1524, Miss = 184, Miss_rate = 0.121, Pending_hits = 7, Reservation_fails = 223
L2_cache_bank[1]: Access = 1448, Miss = 195, Miss_rate = 0.135, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1471, Miss = 199, Miss_rate = 0.135, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 1446, Miss = 204, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1450, Miss = 191, Miss_rate = 0.132, Pending_hits = 7, Reservation_fails = 207
L2_cache_bank[5]: Access = 2664, Miss = 215, Miss_rate = 0.081, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 1446, Miss = 186, Miss_rate = 0.129, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1428, Miss = 196, Miss_rate = 0.137, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 1456, Miss = 202, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1435, Miss = 192, Miss_rate = 0.134, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1409, Miss = 187, Miss_rate = 0.133, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 1438, Miss = 192, Miss_rate = 0.134, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 18615
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1259
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 538
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12082
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=40645
icnt_total_pkts_simt_to_mem=31715
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.5142
	minimum = 6
	maximum = 181
Network latency average = 12.4289
	minimum = 6
	maximum = 149
Slowest packet = 29069
Flit latency average = 13.2419
	minimum = 6
	maximum = 148
Slowest flit = 59566
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0552998
	minimum = 0.0452018 (at node 11)
	maximum = 0.22278 (at node 20)
Accepted packet rate average = 0.0552998
	minimum = 0.0452018 (at node 11)
	maximum = 0.22278 (at node 20)
Injected flit rate average = 0.0879322
	minimum = 0.0608072 (at node 18)
	maximum = 0.23713 (at node 20)
Accepted flit rate average= 0.0879322
	minimum = 0.0566816 (at node 11)
	maximum = 0.441973 (at node 20)
Injected packet length average = 1.5901
Accepted packet length average = 1.5901
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.28261 (6 samples)
	minimum = 6 (6 samples)
	maximum = 56.1667 (6 samples)
Network latency average = 8.64432 (6 samples)
	minimum = 6 (6 samples)
	maximum = 50 (6 samples)
Flit latency average = 7.65396 (6 samples)
	minimum = 6 (6 samples)
	maximum = 48.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0190103 (6 samples)
	minimum = 0.0131701 (6 samples)
	maximum = 0.0583245 (6 samples)
Accepted packet rate average = 0.0190103 (6 samples)
	minimum = 0.0131701 (6 samples)
	maximum = 0.0583245 (6 samples)
Injected flit rate average = 0.0349678 (6 samples)
	minimum = 0.0187485 (6 samples)
	maximum = 0.0821468 (6 samples)
Accepted flit rate average = 0.0349678 (6 samples)
	minimum = 0.022707 (6 samples)
	maximum = 0.120534 (6 samples)
Injected packet size average = 1.83942 (6 samples)
Accepted packet size average = 1.83942 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 123916 (inst/sec)
gpgpu_simulation_rate = 2946 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,67780)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,67780)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,67780)
GPGPU-Sim uArch: cycles simulated: 68780  inst.: 2879915 (ipc=29.8) sim_rate=119996 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:00:21 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(12,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 71280  inst.: 2914437 (ipc=18.4) sim_rate=116577 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:00:22 2016
GPGPU-Sim uArch: cycles simulated: 73780  inst.: 2954309 (ipc=17.4) sim_rate=113627 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:00:23 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 76280  inst.: 3007284 (ipc=18.5) sim_rate=111380 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:00:24 2016
GPGPU-Sim uArch: cycles simulated: 78280  inst.: 3037243 (ipc=17.8) sim_rate=108472 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:00:25 2016
GPGPU-Sim uArch: cycles simulated: 80780  inst.: 3081865 (ipc=17.8) sim_rate=106271 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:00:26 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(13,0,0) tid=(280,0,0)
GPGPU-Sim uArch: cycles simulated: 82780  inst.: 3123082 (ipc=18.2) sim_rate=104102 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:00:27 2016
GPGPU-Sim uArch: cycles simulated: 85280  inst.: 3160717 (ipc=17.8) sim_rate=101958 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:00:28 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(13,0,0) tid=(328,0,0)
GPGPU-Sim uArch: cycles simulated: 87280  inst.: 3195249 (ipc=17.7) sim_rate=99851 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:00:29 2016
GPGPU-Sim uArch: cycles simulated: 89780  inst.: 3245313 (ipc=18.0) sim_rate=98342 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:00:30 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(5,0,0) tid=(496,0,0)
GPGPU-Sim uArch: cycles simulated: 92280  inst.: 3284067 (ipc=17.7) sim_rate=96590 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:00:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26198,67780), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26199,67780)
GPGPU-Sim uArch: cycles simulated: 94280  inst.: 3321001 (ipc=17.8) sim_rate=94885 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:00:32 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26571,67780), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26572,67780)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26902,67780), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26903,67780)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27354,67780), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27355,67780)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27793,67780), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27794,67780)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27869,67780), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27870,67780)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27900,67780), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27901,67780)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27901,67780), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27902,67780)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27958,67780), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27959,67780)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28008,67780), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28009,67780)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28189,67780), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28190,67780)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28459,67780), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28460,67780)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28647,67780), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28648,67780)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28786,67780), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28787,67780)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28891,67780), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28892,67780)
GPGPU-Sim uArch: cycles simulated: 96780  inst.: 3367941 (ipc=17.9) sim_rate=93553 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:00:33 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(27,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 98780  inst.: 3400655 (ipc=17.8) sim_rate=91909 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:00:34 2016
GPGPU-Sim uArch: cycles simulated: 100780  inst.: 3437772 (ipc=17.8) sim_rate=90467 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:00:35 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(15,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 103280  inst.: 3483540 (ipc=17.8) sim_rate=89321 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:00:36 2016
GPGPU-Sim uArch: cycles simulated: 105280  inst.: 3516091 (ipc=17.8) sim_rate=87902 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:00:37 2016
GPGPU-Sim uArch: cycles simulated: 107780  inst.: 3560076 (ipc=17.7) sim_rate=86831 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:00:38 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(16,0,0) tid=(370,0,0)
GPGPU-Sim uArch: cycles simulated: 109780  inst.: 3593687 (ipc=17.7) sim_rate=85563 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:00:39 2016
GPGPU-Sim uArch: cycles simulated: 112280  inst.: 3634359 (ipc=17.6) sim_rate=84519 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:00:40 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(21,0,0) tid=(275,0,0)
GPGPU-Sim uArch: cycles simulated: 114780  inst.: 3675955 (ipc=17.6) sim_rate=83544 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:00:41 2016
GPGPU-Sim uArch: cycles simulated: 117280  inst.: 3717976 (ipc=17.5) sim_rate=82621 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:00:42 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(23,0,0) tid=(456,0,0)
GPGPU-Sim uArch: cycles simulated: 119280  inst.: 3754405 (ipc=17.6) sim_rate=81617 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:00:43 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (52100,67780), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(52101,67780)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (52480,67780), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(52481,67780)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (52708,67780), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(52709,67780)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53082,67780), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (53193,67780), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (53803,67780), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 121780  inst.: 3795504 (ipc=17.5) sim_rate=80755 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:00:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (54090,67780), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (54262,67780), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (54572,67780), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (54810,67780), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54819,67780), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (54885,67780), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (55167,67780), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (55830,67780), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (56423,67780), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 124280  inst.: 3838281 (ipc=17.5) sim_rate=79964 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:00:45 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(44,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 126780  inst.: 3879718 (ipc=17.5) sim_rate=79177 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:00:46 2016
GPGPU-Sim uArch: cycles simulated: 129280  inst.: 3921973 (ipc=17.4) sim_rate=78439 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:00:47 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(31,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 131780  inst.: 3966345 (ipc=17.4) sim_rate=77771 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:00:48 2016
GPGPU-Sim uArch: cycles simulated: 133780  inst.: 3999880 (ipc=17.4) sim_rate=76920 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:00:49 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(40,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 136280  inst.: 4042311 (ipc=17.4) sim_rate=76270 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:00:50 2016
GPGPU-Sim uArch: cycles simulated: 138780  inst.: 4085126 (ipc=17.4) sim_rate=75650 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:00:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (73319,67780), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 141280  inst.: 4127729 (ipc=17.4) sim_rate=75049 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:00:52 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(30,0,0) tid=(429,0,0)
GPGPU-Sim uArch: cycles simulated: 143280  inst.: 4159758 (ipc=17.3) sim_rate=74281 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:00:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (77775,67780), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 145780  inst.: 4200930 (ipc=17.3) sim_rate=73700 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:00:54 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (78136,67780), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (78563,67780), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (79354,67780), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (79562,67780), 2 CTAs running
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(34,0,0) tid=(477,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (79644,67780), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (79756,67780), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (80056,67780), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (80232,67780), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (80295,67780), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 148280  inst.: 4244467 (ipc=17.3) sim_rate=73180 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:00:55 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (80676,67780), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (80915,67780), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (81295,67780), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 151280  inst.: 4294133 (ipc=17.3) sim_rate=72781 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:00:56 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (84431,67780), 1 CTAs running
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(55,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 154280  inst.: 4346872 (ipc=17.3) sim_rate=72447 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:00:57 2016
GPGPU-Sim uArch: cycles simulated: 156780  inst.: 4389225 (ipc=17.3) sim_rate=71954 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:00:58 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(47,0,0) tid=(381,0,0)
GPGPU-Sim uArch: cycles simulated: 159780  inst.: 4441607 (ipc=17.3) sim_rate=71638 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:00:59 2016
GPGPU-Sim uArch: cycles simulated: 162780  inst.: 4490115 (ipc=17.3) sim_rate=71271 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:01:00 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(48,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 165780  inst.: 4538052 (ipc=17.2) sim_rate=70907 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:01:01 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (99715,67780), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 168780  inst.: 4580148 (ipc=17.1) sim_rate=70463 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:01:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (101506,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (103398,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(56,0,0) tid=(507,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (103787,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (104325,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 172280  inst.: 4614332 (ipc=16.9) sim_rate=69914 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:01:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (104553,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (105048,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (105381,67780), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (105901,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (105912,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (106385,67780), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (106469,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (107563,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (108029,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (109676,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (110743,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 178780  inst.: 4643816 (ipc=16.2) sim_rate=69310 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:01:04 2016
GPGPU-Sim uArch: cycles simulated: 190780  inst.: 4667086 (ipc=14.8) sim_rate=68633 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:01:05 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (129744,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (130245,67780), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 9.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 130246
gpu_sim_insn = 1823993
gpu_ipc =      14.0042
gpu_tot_sim_cycle = 198026
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      23.6033
gpu_tot_issued_cta = 441
gpu_stall_dramfull = 492
gpu_stall_icnt2sh    = 28894
gpu_total_sim_rate=68736

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 354485
	L1I_total_cache_misses = 693
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 21072, Miss = 10531, Miss_rate = 0.500, Pending_hits = 335, Reservation_fails = 8
	L1D_cache_core[1]: Access = 21142, Miss = 10477, Miss_rate = 0.496, Pending_hits = 301, Reservation_fails = 30
	L1D_cache_core[2]: Access = 22108, Miss = 11236, Miss_rate = 0.508, Pending_hits = 347, Reservation_fails = 80
	L1D_cache_core[3]: Access = 21461, Miss = 10846, Miss_rate = 0.505, Pending_hits = 325, Reservation_fails = 69
	L1D_cache_core[4]: Access = 19813, Miss = 9849, Miss_rate = 0.497, Pending_hits = 310, Reservation_fails = 17
	L1D_cache_core[5]: Access = 21046, Miss = 10565, Miss_rate = 0.502, Pending_hits = 304, Reservation_fails = 119
	L1D_cache_core[6]: Access = 24465, Miss = 12225, Miss_rate = 0.500, Pending_hits = 345, Reservation_fails = 36
	L1D_cache_core[7]: Access = 20305, Miss = 10251, Miss_rate = 0.505, Pending_hits = 336, Reservation_fails = 8
	L1D_cache_core[8]: Access = 20599, Miss = 10147, Miss_rate = 0.493, Pending_hits = 339, Reservation_fails = 44
	L1D_cache_core[9]: Access = 24879, Miss = 12446, Miss_rate = 0.500, Pending_hits = 309, Reservation_fails = 43
	L1D_cache_core[10]: Access = 21188, Miss = 10781, Miss_rate = 0.509, Pending_hits = 347, Reservation_fails = 16
	L1D_cache_core[11]: Access = 21110, Miss = 10784, Miss_rate = 0.511, Pending_hits = 346, Reservation_fails = 195
	L1D_cache_core[12]: Access = 22941, Miss = 11809, Miss_rate = 0.515, Pending_hits = 356, Reservation_fails = 146
	L1D_cache_core[13]: Access = 20797, Miss = 10649, Miss_rate = 0.512, Pending_hits = 320, Reservation_fails = 92
	L1D_cache_core[14]: Access = 21413, Miss = 10782, Miss_rate = 0.504, Pending_hits = 352, Reservation_fails = 52
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 163378
	L1D_total_cache_miss_rate = 0.5037
	L1D_total_cache_pending_hits = 4972
	L1D_total_cache_reservation_fails = 955
	L1D_cache_data_port_util = 0.064
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 509
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60643
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 446
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 353792
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1623, 1111, 1139, 1608, 1152, 1597, 1139, 1152, 1126, 1152, 1126, 1506, 1152, 1074, 1126, 1152, 606, 580, 1051, 565, 554, 1021, 1051, 606, 1025, 606, 606, 565, 606, 1077, 606, 565, 1021, 576, 1021, 524, 576, 950, 550, 550, 1032, 576, 576, 1047, 969, 550, 520, 550, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 171343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51169
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 171343
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10344	W0_Idle:271421	W0_Scoreboard:3940646	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 409352 {8:51169,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6958984 {136:51169,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 104 
maxdqlatency = 0 
maxmflatency = 466 
averagemflatency = 160 
max_icnt2mem_latency = 194 
max_icnt2sh_latency = 198025 
mrq_lat_table:8395 	303 	118 	305 	580 	90 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	157527 	7991 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	107346 	49899 	7832 	456 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23502 	21922 	5635 	125 	0 	0 	0 	1 	6 	22 	67 	1580 	10034 	61936 	40688 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	380 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        14        14        14        32        32        20        19        32        28        62        48        13        13        15        12 
dram[1]:        10        14        14        14        31        31        21        26        27        34        40        20         9        10         9        13 
dram[2]:        10        10        14        14        31        29        32        18        32        34        32        18        12         8        12         6 
dram[3]:         9         8        14        16        34        29        27        26        53        50        52        55        14         9        12        12 
dram[4]:        12        11        14        16        33        28        24        22        20        34        39        47        13        13        12         8 
dram[5]:        17        10        14        16        33        28        29        19        34        30        30        37         6        11         9         8 
maximum service time to same row:
dram[0]:     30387     30259     15153     12570     13699     16407     25331     19549     23846     20002     20003     21721     26257     24819     24798     25381 
dram[1]:     26659     30718     17583     19666     19995     13519     22683     21909     20202     20916     19859     19930     24716     27537     27769     28016 
dram[2]:     29240     24018     21037     20802     13056     17307     26166     12444     18852     21626     22468     28653     26758     24487     23597     28740 
dram[3]:     26932     27328     15345     22226     12756     14912     13351     19550     16238     22051     27050     14373     24444     32728     23848     32525 
dram[4]:     26659     25284      9096     17080     21800     20599     28978     17247     19521     26015     22207     26033     32710     27145     29989     28311 
dram[5]:     26662     27940     22256     11476     19950     12863     13959     17249     23876     24734     24259     21706     27503     25296     26616     25333 
average row accesses per activate:
dram[0]:  2.700000  3.722222  2.083333  2.500000  2.815789  2.891892  3.714286  2.953488  5.111111  3.636364  4.257143  3.318182  2.514286  2.305556  2.025000  2.411765 
dram[1]:  2.680000  3.105263  2.363636  2.285714  3.285714  3.230769  3.315789  3.967742  3.810811  3.547619  3.333333  3.041667  2.289474  2.351351  1.972973  2.575758 
dram[2]:  3.250000  2.619048  3.038461  2.500000  2.475000  2.600000  4.444445  3.216216  3.828571  4.406250  2.901961  2.978261  2.388889  2.324324  2.846154  2.181818 
dram[3]:  2.764706  3.150000  2.437500  2.656250  2.916667  2.918919  3.787879  3.647059  4.290323  3.744186  3.425000  3.000000  2.937500  2.000000  2.333333  2.692308 
dram[4]:  3.263158  3.300000  1.936170  2.352941  2.828571  2.921053  4.156250  4.000000  4.964286  3.743590  3.439024  3.971429  2.418605  2.046512  2.128205  2.200000 
dram[5]:  5.272727  3.210526  2.177778  2.166667  4.761905  2.540540  4.370370  3.289474  5.000000  3.900000  3.581395  3.244444  2.257143  2.285714  2.580645  2.275862 
average row locality = 9798/3248 = 3.016626
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        64        76       102       101       115       111       106        88       117       114        84        79        81        82 
dram[1]:        67        59        68        72        90        80       110       107       108       117       116       114        83        83        73        85 
dram[2]:        52        55        70        75        94        87       104       102       102       109       116       105        82        82        74        72 
dram[3]:        47        63        71        73        99       105       109       108       100       126       105       102        89        80        91        70 
dram[4]:        62        66        82        72        91       105       115       100       107       113       108       106       100        86        83        77 
dram[5]:        58        61        88        80        95        89       102       108       107       124       120       113        75        78        80        66 
total reads: 8609
bank skew: 126/47 = 2.68
chip skew: 1473/1381 = 1.07
number of total write accesses:
dram[0]:         0         0        11         9         5         6        15        16        32        32        32        32         4         4         0         0 
dram[1]:         0         0        10         8         2         4        16        16        33        32        34        32         4         4         0         0 
dram[2]:         0         0         9         5         5         4        16        17        32        32        32        32         4         4         0         0 
dram[3]:         0         0         7        12         6         3        16        16        33        35        32        33         5         2         0         0 
dram[4]:         0         0         9         8         8         6        18        16        32        33        33        33         4         2         0         0 
dram[5]:         0         0        10        11         5         5        16        17        33        32        34        33         4         2         0         0 
total reads: 1189
min_bank_accesses = 0!
chip skew: 202/192 = 1.05
average mf latency per bank:
dram[0]:        350       297       675       658      7691      8401      4366      4431      2141      2390      2015      1956       665       637       300       292
dram[1]:        285       293       659       643      9102     10516      4557      4556      2238      2185      1960      2077       658       654       303       298
dram[2]:        305       312       723       666      9204      9604      4697      4781      2224      2155      2026      2143       680      2704       304       323
dram[3]:        311       331       669       650      8541      8203      4523      4483      2190      1842      2196      2183       613       500       311       326
dram[4]:        296       310       607       700      8997      7855      4340      4936      2072      2030      2076      2141       582       513       300       299
dram[5]:        294       293       585       642      9129      9464      4662      4510      2087      1952      1964      2009       722       516       296       293
maximum mf latency per bank:
dram[0]:        370       369       361       384       351       318       321       353       317       322       318       357       334       311       367       341
dram[1]:        354       316       324       340       333       330       340       355       332       352       330       382       330       313       319       411
dram[2]:        389       401       347       424       417       462       354       360       337       365       359       371       313       326       334       418
dram[3]:        372       445       383       423       395       325       419       438       351       330       322       376       347       331       355       408
dram[4]:        341       458       351       466       316       329       386       389       376       385       346       408       365       332       401       422
dram[5]:        311       323       409       379       385       333       387       346       348       350       355       341       400       334       338       387

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261389 n_nop=257206 n_act=545 n_pre=529 n_req=1639 n_rd=2882 n_write=227 bw_util=0.02379
n_activity=35222 dram_eff=0.1765
bk0: 108a 260584i bk1: 134a 260653i bk2: 128a 260132i bk3: 152a 260091i bk4: 204a 259989i bk5: 202a 259976i bk6: 230a 259821i bk7: 222a 259561i bk8: 212a 259717i bk9: 176a 259788i bk10: 234a 259470i bk11: 228a 259254i bk12: 168a 260099i bk13: 158a 260061i bk14: 162a 260011i bk15: 164a 260112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0148285
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261389 n_nop=257220 n_act=552 n_pre=536 n_req=1627 n_rd=2864 n_write=217 bw_util=0.02357
n_activity=35359 dram_eff=0.1743
bk0: 134a 260407i bk1: 118a 260635i bk2: 136a 260151i bk3: 144a 260086i bk4: 180a 260262i bk5: 160a 260360i bk6: 220a 259760i bk7: 214a 259856i bk8: 216a 259682i bk9: 234a 259443i bk10: 232a 259323i bk11: 228a 259284i bk12: 166a 259982i bk13: 166a 260011i bk14: 146a 260096i bk15: 170a 260094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0150924
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261389 n_nop=257371 n_act=530 n_pre=514 n_req=1573 n_rd=2762 n_write=212 bw_util=0.02276
n_activity=34366 dram_eff=0.1731
bk0: 104a 260665i bk1: 110a 260562i bk2: 140a 260380i bk3: 150a 260133i bk4: 188a 259778i bk5: 174a 259991i bk6: 208a 260023i bk7: 204a 259800i bk8: 204a 259735i bk9: 218a 259727i bk10: 232a 259172i bk11: 210a 259384i bk12: 164a 260047i bk13: 164a 260075i bk14: 148a 260375i bk15: 144a 260093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0189029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261389 n_nop=257227 n_act=538 n_pre=522 n_req=1638 n_rd=2876 n_write=226 bw_util=0.02373
n_activity=35304 dram_eff=0.1757
bk0: 94a 260703i bk1: 126a 260563i bk2: 142a 260142i bk3: 146a 260094i bk4: 198a 259984i bk5: 210a 260004i bk6: 218a 259757i bk7: 216a 259676i bk8: 200a 259730i bk9: 252a 259320i bk10: 210a 259537i bk11: 204a 259354i bk12: 178a 260109i bk13: 160a 259962i bk14: 182a 259967i bk15: 140a 260374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0159915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261389 n_nop=257114 n_act=557 n_pre=541 n_req=1675 n_rd=2946 n_write=231 bw_util=0.02431
n_activity=35916 dram_eff=0.1769
bk0: 124a 260552i bk1: 132a 260539i bk2: 164a 259722i bk3: 144a 259974i bk4: 182a 260060i bk5: 210a 259844i bk6: 230a 259771i bk7: 200a 259915i bk8: 214a 259786i bk9: 226a 259504i bk10: 216a 259428i bk11: 212a 259602i bk12: 200a 259735i bk13: 172a 259896i bk14: 166a 259940i bk15: 154a 260086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0211447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261389 n_nop=257235 n_act=526 n_pre=510 n_req=1646 n_rd=2888 n_write=230 bw_util=0.02386
n_activity=34681 dram_eff=0.1798
bk0: 116a 260882i bk1: 122a 260695i bk2: 176a 259807i bk3: 160a 259849i bk4: 190a 260320i bk5: 178a 259997i bk6: 204a 259938i bk7: 216a 259702i bk8: 214a 259804i bk9: 248a 259372i bk10: 240a 259271i bk11: 226a 259281i bk12: 150a 260043i bk13: 156a 260132i bk14: 160a 260201i bk15: 132a 260283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0172808

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13457, Miss = 723, Miss_rate = 0.054, Pending_hits = 7, Reservation_fails = 223
L2_cache_bank[1]: Access = 13655, Miss = 718, Miss_rate = 0.053, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 13635, Miss = 715, Miss_rate = 0.052, Pending_hits = 7, Reservation_fails = 108
L2_cache_bank[3]: Access = 13881, Miss = 717, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 13954, Miss = 694, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 207
L2_cache_bank[5]: Access = 14742, Miss = 687, Miss_rate = 0.047, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 13793, Miss = 711, Miss_rate = 0.052, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 13576, Miss = 727, Miss_rate = 0.054, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 13778, Miss = 748, Miss_rate = 0.054, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 13607, Miss = 725, Miss_rate = 0.053, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 13868, Miss = 725, Miss_rate = 0.052, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 13662, Miss = 719, Miss_rate = 0.053, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 165608
L2_total_cache_misses = 8609
L2_total_cache_miss_rate = 0.0520
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 538
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7588
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1014
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=370674
icnt_total_pkts_simt_to_mem=280049
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.2869
	minimum = 6
	maximum = 115
Network latency average = 11.5618
	minimum = 6
	maximum = 100
Slowest packet = 37901
Flit latency average = 10.9941
	minimum = 6
	maximum = 96
Slowest flit = 474926
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0835985
	minimum = 0.0668581 (at node 8)
	maximum = 0.0960029 (at node 19)
Accepted packet rate average = 0.0835985
	minimum = 0.0668581 (at node 8)
	maximum = 0.0960029 (at node 19)
Injected flit rate average = 0.164465
	minimum = 0.11324 (at node 8)
	maximum = 0.217773 (at node 24)
Accepted flit rate average= 0.164465
	minimum = 0.149102 (at node 8)
	maximum = 0.197204 (at node 9)
Injected packet length average = 1.96731
Accepted packet length average = 1.96731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.85465 (7 samples)
	minimum = 6 (7 samples)
	maximum = 64.5714 (7 samples)
Network latency average = 9.0611 (7 samples)
	minimum = 6 (7 samples)
	maximum = 57.1429 (7 samples)
Flit latency average = 8.13111 (7 samples)
	minimum = 6 (7 samples)
	maximum = 55.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0282372 (7 samples)
	minimum = 0.0208398 (7 samples)
	maximum = 0.0637071 (7 samples)
Accepted packet rate average = 0.0282372 (7 samples)
	minimum = 0.0208398 (7 samples)
	maximum = 0.0637071 (7 samples)
Injected flit rate average = 0.0534673 (7 samples)
	minimum = 0.0322472 (7 samples)
	maximum = 0.101522 (7 samples)
Accepted flit rate average = 0.0534673 (7 samples)
	minimum = 0.0407635 (7 samples)
	maximum = 0.131487 (7 samples)
Injected packet size average = 1.89351 (7 samples)
Accepted packet size average = 1.89351 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 8 sec (68 sec)
gpgpu_simulation_rate = 68736 (inst/sec)
gpgpu_simulation_rate = 2912 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,198026)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,198026)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,198026)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,198026)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(6,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 198526  inst.: 4736998 (ipc=125.8) sim_rate=68652 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:01:06 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(6,0,0) tid=(480,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1314,198026), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1315,198026)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1404,198026), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1405,198026)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1417,198026), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1418,198026)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1450,198026), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1451,198026)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1475,198026), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1476,198026)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1489,198026), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1490,198026)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1498,198026), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1499,198026)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1515,198026), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1516,198026)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1522,198026), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1523,198026)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1550,198026), 2 CTAs running
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(20,0,0) tid=(219,0,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1551,198026)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1554,198026), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1555,198026)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1567,198026), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1568,198026)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1573,198026), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1574,198026)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1577,198026), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1578,198026)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1600,198026), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1601,198026)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(20,0,0) tid=(390,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2410,198026), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2411,198026)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2422,198026), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2423,198026)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2450,198026), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2451,198026)
GPGPU-Sim uArch: cycles simulated: 200526  inst.: 5042617 (ipc=147.4) sim_rate=72037 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:01:07 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2504,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2528,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2547,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2549,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2584,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2611,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2618,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2621,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2635,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2657,198026), 2 CTAs running
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(38,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2708,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2717,198026), 2 CTAs running
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(32,0,0) tid=(392,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3449,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3462,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3521,198026), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3545,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3594,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3621,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3624,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3644,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3656,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3686,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3692,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3709,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3712,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3756,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3823,198026), 1 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(46,0,0) tid=(375,0,0)
GPGPU-Sim uArch: cycles simulated: 202026  inst.: 5283901 (ipc=152.5) sim_rate=74421 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:01:08 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(58,0,0) tid=(460,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4550,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4556,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4589,198026), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4607,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4665,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4710,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4713,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4716,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4728,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4760,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4763,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4787,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4826,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4829,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4871,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5103,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5594,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5600,198026), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 3.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5601
gpu_sim_insn = 731316
gpu_ipc =     130.5688
gpu_tot_sim_cycle = 203627
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      26.5455
gpu_tot_issued_cta = 504
gpu_stall_dramfull = 492
gpu_stall_icnt2sh    = 28894
gpu_total_sim_rate=76132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 368525
	L1I_total_cache_misses = 693
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 21392, Miss = 10784, Miss_rate = 0.504, Pending_hits = 383, Reservation_fails = 8
	L1D_cache_core[1]: Access = 21462, Miss = 10727, Miss_rate = 0.500, Pending_hits = 349, Reservation_fails = 30
	L1D_cache_core[2]: Access = 22428, Miss = 11481, Miss_rate = 0.512, Pending_hits = 395, Reservation_fails = 80
	L1D_cache_core[3]: Access = 21861, Miss = 11159, Miss_rate = 0.510, Pending_hits = 385, Reservation_fails = 69
	L1D_cache_core[4]: Access = 20133, Miss = 10098, Miss_rate = 0.502, Pending_hits = 358, Reservation_fails = 17
	L1D_cache_core[5]: Access = 21366, Miss = 10815, Miss_rate = 0.506, Pending_hits = 352, Reservation_fails = 119
	L1D_cache_core[6]: Access = 24785, Miss = 12476, Miss_rate = 0.503, Pending_hits = 393, Reservation_fails = 36
	L1D_cache_core[7]: Access = 20705, Miss = 10561, Miss_rate = 0.510, Pending_hits = 396, Reservation_fails = 8
	L1D_cache_core[8]: Access = 20919, Miss = 10398, Miss_rate = 0.497, Pending_hits = 387, Reservation_fails = 44
	L1D_cache_core[9]: Access = 25199, Miss = 12697, Miss_rate = 0.504, Pending_hits = 357, Reservation_fails = 43
	L1D_cache_core[10]: Access = 21508, Miss = 11030, Miss_rate = 0.513, Pending_hits = 395, Reservation_fails = 16
	L1D_cache_core[11]: Access = 21430, Miss = 11035, Miss_rate = 0.515, Pending_hits = 394, Reservation_fails = 195
	L1D_cache_core[12]: Access = 23261, Miss = 12061, Miss_rate = 0.519, Pending_hits = 404, Reservation_fails = 146
	L1D_cache_core[13]: Access = 21117, Miss = 10898, Miss_rate = 0.516, Pending_hits = 368, Reservation_fails = 92
	L1D_cache_core[14]: Access = 21773, Miss = 11064, Miss_rate = 0.508, Pending_hits = 406, Reservation_fails = 52
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 167284
	L1D_total_cache_miss_rate = 0.5079
	L1D_total_cache_pending_hits = 5722
	L1D_total_cache_reservation_fails = 955
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 509
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65651
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 446
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 367832
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1679, 1167, 1195, 1664, 1208, 1653, 1195, 1208, 1182, 1208, 1182, 1562, 1208, 1130, 1182, 1208, 634, 608, 1079, 593, 582, 1049, 1079, 634, 1053, 634, 634, 593, 634, 1105, 634, 593, 1049, 604, 1049, 552, 604, 978, 578, 578, 1060, 604, 604, 1075, 997, 578, 548, 578, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 171343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51419
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 171343
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10723	W0_Idle:278074	W0_Scoreboard:4052124	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 411352 {8:51419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6992984 {136:51419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 104 
maxdqlatency = 0 
maxmflatency = 466 
averagemflatency = 160 
max_icnt2mem_latency = 207 
max_icnt2sh_latency = 203626 
mrq_lat_table:8512 	310 	141 	444 	653 	142 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	161418 	8350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	109041 	51193 	8735 	733 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23745 	21929 	5635 	125 	0 	0 	0 	1 	6 	22 	67 	1580 	10034 	61936 	44688 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	392 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        14        14        14        32        32        20        19        32        28        62        48        13        13        15        12 
dram[1]:        10        14        14        14        31        31        21        26        27        34        40        20         9        10         9        13 
dram[2]:        10        10        14        14        31        29        32        18        32        34        32        18        12         8        12         6 
dram[3]:         9         8        14        16        34        29        27        26        53        50        52        55        14         9        12        12 
dram[4]:        12        11        14        16        33        28        24        22        20        34        39        47        13        13        12         8 
dram[5]:        17        10        14        16        33        28        29        19        34        30        30        37         6        11         9         8 
maximum service time to same row:
dram[0]:     30387     30259     15153     12570     13699     16407     25331     19549     23846     20002     20003     21721     26257     24819     24798     25381 
dram[1]:     26659     30718     17583     19666     19995     13519     22683     21909     20202     20916     19859     19930     24716     27537     27769     28016 
dram[2]:     29240     24018     21037     20802     13056     17307     26166     12444     18852     21626     22468     28653     26758     24487     23597     28740 
dram[3]:     26932     27328     15345     22226     12756     14912     13351     19550     16238     22051     27050     14373     24444     32728     23848     32525 
dram[4]:     26659     25284      9096     17080     21800     20599     28978     17247     19521     26015     22207     26033     32710     27145     29989     28311 
dram[5]:     26662     27940     22256     11476     19950     12863     13959     17249     23876     24734     24259     21706     27503     25296     26616     25333 
average row accesses per activate:
dram[0]:  2.700000  3.722222  3.194444  3.529412  2.815789  2.891892  3.714286  2.953488  5.111111  3.636364  4.257143  3.318182  2.514286  2.305556  2.025000  2.411765 
dram[1]:  2.680000  3.105263  3.727273  3.142857  3.285714  3.230769  3.315789  3.967742  3.810811  3.547619  3.333333  3.041667  2.289474  2.351351  1.972973  2.575758 
dram[2]:  3.250000  2.619048  4.576923  3.125000  2.475000  2.600000  4.444445  3.216216  3.828571  4.406250  2.901961  2.978261  2.388889  2.324324  2.846154  2.181818 
dram[3]:  2.764706  3.150000  3.531250  4.218750  2.916667  2.918919  3.787879  3.647059  4.290323  3.744186  3.425000  3.000000  2.937500  2.000000  2.333333  2.692308 
dram[4]:  3.263158  3.300000  2.574468  2.941176  2.828571  2.921053  4.156250  4.000000  4.964286  3.743590  3.439024  3.971429  2.418605  2.046512  2.128205  2.200000 
dram[5]:  5.272727  3.210526  3.066667  3.119048  4.761905  2.540540  4.370370  3.289474  5.000000  3.900000  3.581395  3.244444  2.257143  2.285714  2.580645  2.275862 
average row locality = 10223/3248 = 3.147475
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        72        83       102       101       115       111       106        88       117       114        84        79        81        82 
dram[1]:        67        59        77        78        90        80       110       107       108       117       116       114        83        83        73        85 
dram[2]:        52        55        78        79        94        87       104       102       102       109       116       105        82        82        74        72 
dram[3]:        47        63        78        83        99       105       109       108       100       126       105       102        89        80        91        70 
dram[4]:        62        66        88        76        91       105       115       100       107       113       108       106       100        86        83        77 
dram[5]:        58        61        96        88        95        89       102       108       107       124       120       113        75        78        80        66 
total reads: 8694
bank skew: 126/47 = 2.68
chip skew: 1483/1393 = 1.06
number of total write accesses:
dram[0]:         0         0        43        37         5         6        15        16        32        32        32        32         4         4         0         0 
dram[1]:         0         0        46        32         2         4        16        16        33        32        34        32         4         4         0         0 
dram[2]:         0         0        41        21         5         4        16        17        32        32        32        32         4         4         0         0 
dram[3]:         0         0        35        52         6         3        16        16        33        35        32        33         5         2         0         0 
dram[4]:         0         0        33        24         8         6        18        16        32        33        33        33         4         2         0         0 
dram[5]:         0         0        42        43         5         5        16        17        33        32        34        33         4         2         0         0 
total reads: 1529
min_bank_accesses = 0!
chip skew: 268/240 = 1.12
average mf latency per bank:
dram[0]:        350       297       544       561      7917      8651      4437      4509      2141      2390      2015      1956       665       637       300       292
dram[1]:        285       293       524       568      9377     10803      4630      4631      2238      2185      1960      2077       658       654       303       298
dram[2]:        305       312       583       635      9462      9896      4773      4864      2224      2155      2026      2143       680      4644       304       323
dram[3]:        311       331       565       517      8791      8430      4597      4558      2190      1842      2196      2183       613       500       311       326
dram[4]:        296       310       546       671      9261      8076      4409      5015      2072      2030      2076      2141       582       513       300       299
dram[5]:        294       293       504       550      9377      9717      4741      4583      2087      1952      1964      2009       722       516       296       293
maximum mf latency per bank:
dram[0]:        370       369       361       384       351       334       321       353       317       322       318       357       334       311       367       341
dram[1]:        354       316       334       340       333       330       340       355       332       352       330       382       330       313       319       411
dram[2]:        389       401       347       424       417       462       354       360       337       365       359       371       313       326       334       418
dram[3]:        372       445       383       423       395       325       419       438       351       330       322       376       347       331       355       408
dram[4]:        341       458       351       466       331       329       386       389       376       385       346       408       365       332       401       422
dram[5]:        311       323       409       379       385       333       387       346       348       350       355       341       400       334       338       387

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268782 n_nop=264509 n_act=545 n_pre=529 n_req=1714 n_rd=2912 n_write=287 bw_util=0.0238
n_activity=35811 dram_eff=0.1787
bk0: 108a 267977i bk1: 134a 268046i bk2: 144a 267236i bk3: 166a 267249i bk4: 204a 267382i bk5: 202a 267369i bk6: 230a 267214i bk7: 222a 266954i bk8: 212a 267110i bk9: 176a 267181i bk10: 234a 266863i bk11: 228a 266647i bk12: 168a 267492i bk13: 158a 267454i bk14: 162a 267404i bk15: 164a 267505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0179476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268782 n_nop=264523 n_act=552 n_pre=536 n_req=1702 n_rd=2894 n_write=277 bw_util=0.0236
n_activity=35920 dram_eff=0.1766
bk0: 134a 267800i bk1: 118a 268028i bk2: 154a 267205i bk3: 156a 267253i bk4: 180a 267655i bk5: 160a 267753i bk6: 220a 267153i bk7: 214a 267249i bk8: 216a 267075i bk9: 234a 266836i bk10: 232a 266716i bk11: 228a 266677i bk12: 166a 267375i bk13: 166a 267404i bk14: 146a 267489i bk15: 170a 267487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0221369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268782 n_nop=264692 n_act=530 n_pre=514 n_req=1633 n_rd=2786 n_write=260 bw_util=0.02267
n_activity=34848 dram_eff=0.1748
bk0: 104a 268058i bk1: 110a 267955i bk2: 156a 267502i bk3: 158a 267397i bk4: 188a 267171i bk5: 174a 267384i bk6: 208a 267416i bk7: 204a 267193i bk8: 204a 267128i bk9: 218a 267120i bk10: 232a 266565i bk11: 210a 266777i bk12: 164a 267440i bk13: 164a 267468i bk14: 148a 267768i bk15: 144a 267486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0226913
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268782 n_nop=264518 n_act=538 n_pre=522 n_req=1723 n_rd=2910 n_write=294 bw_util=0.02384
n_activity=35937 dram_eff=0.1783
bk0: 94a 268096i bk1: 126a 267956i bk2: 156a 267275i bk3: 166a 267111i bk4: 198a 267377i bk5: 210a 267397i bk6: 218a 267150i bk7: 216a 267069i bk8: 200a 267123i bk9: 252a 266713i bk10: 210a 266930i bk11: 204a 266747i bk12: 178a 267502i bk13: 160a 267355i bk14: 182a 267360i bk15: 140a 267767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0236102
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268782 n_nop=264447 n_act=557 n_pre=541 n_req=1725 n_rd=2966 n_write=271 bw_util=0.02409
n_activity=36338 dram_eff=0.1782
bk0: 124a 267945i bk1: 132a 267932i bk2: 176a 266919i bk3: 152a 267235i bk4: 182a 267453i bk5: 210a 267237i bk6: 230a 267164i bk7: 200a 267308i bk8: 214a 267179i bk9: 226a 266897i bk10: 216a 266821i bk11: 212a 266995i bk12: 200a 267128i bk13: 172a 267289i bk14: 166a 267333i bk15: 154a 267479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0223601
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268782 n_nop=264532 n_act=526 n_pre=510 n_req=1726 n_rd=2920 n_write=294 bw_util=0.02392
n_activity=35271 dram_eff=0.1822
bk0: 116a 268275i bk1: 122a 268088i bk2: 192a 266907i bk3: 176a 266935i bk4: 190a 267713i bk5: 178a 267390i bk6: 204a 267331i bk7: 216a 267095i bk8: 214a 267197i bk9: 248a 266765i bk10: 240a 266664i bk11: 226a 266674i bk12: 150a 267436i bk13: 156a 267525i bk14: 160a 267594i bk15: 132a 267676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0243655

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13725, Miss = 731, Miss_rate = 0.053, Pending_hits = 31, Reservation_fails = 223
L2_cache_bank[1]: Access = 13925, Miss = 725, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[2]: Access = 13903, Miss = 724, Miss_rate = 0.052, Pending_hits = 34, Reservation_fails = 108
L2_cache_bank[3]: Access = 14149, Miss = 723, Miss_rate = 0.051, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[4]: Access = 14224, Miss = 702, Miss_rate = 0.049, Pending_hits = 31, Reservation_fails = 207
L2_cache_bank[5]: Access = 16010, Miss = 691, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[6]: Access = 14063, Miss = 718, Miss_rate = 0.051, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[7]: Access = 13852, Miss = 737, Miss_rate = 0.053, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[8]: Access = 14048, Miss = 754, Miss_rate = 0.054, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[9]: Access = 13883, Miss = 729, Miss_rate = 0.053, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[10]: Access = 14138, Miss = 733, Miss_rate = 0.052, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[11]: Access = 13938, Miss = 727, Miss_rate = 0.052, Pending_hits = 26, Reservation_fails = 0
L2_total_cache_accesses = 169858
L2_total_cache_misses = 8694
L2_total_cache_miss_rate = 0.0512
L2_total_cache_pending_hits = 306
L2_total_cache_reservation_fails = 538
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7588
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 276
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1099
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=375924
icnt_total_pkts_simt_to_mem=288299
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.4151
	minimum = 6
	maximum = 192
Network latency average = 12.9396
	minimum = 6
	maximum = 161
Slowest packet = 331342
Flit latency average = 13.8843
	minimum = 6
	maximum = 160
Slowest flit = 651107
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0562069
	minimum = 0.0478486 (at node 15)
	maximum = 0.226388 (at node 20)
Accepted packet rate average = 0.0562069
	minimum = 0.0478486 (at node 15)
	maximum = 0.226388 (at node 20)
Injected flit rate average = 0.0892698
	minimum = 0.0621318 (at node 15)
	maximum = 0.240671 (at node 20)
Accepted flit rate average= 0.0892698
	minimum = 0.0599893 (at node 0)
	maximum = 0.449205 (at node 20)
Injected packet length average = 1.58824
Accepted packet length average = 1.58824
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6747 (8 samples)
	minimum = 6 (8 samples)
	maximum = 80.5 (8 samples)
Network latency average = 9.54592 (8 samples)
	minimum = 6 (8 samples)
	maximum = 70.125 (8 samples)
Flit latency average = 8.85026 (8 samples)
	minimum = 6 (8 samples)
	maximum = 68.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0317334 (8 samples)
	minimum = 0.0242159 (8 samples)
	maximum = 0.0840423 (8 samples)
Accepted packet rate average = 0.0317334 (8 samples)
	minimum = 0.0242159 (8 samples)
	maximum = 0.0840423 (8 samples)
Injected flit rate average = 0.0579426 (8 samples)
	minimum = 0.0359828 (8 samples)
	maximum = 0.118916 (8 samples)
Accepted flit rate average = 0.0579426 (8 samples)
	minimum = 0.0431668 (8 samples)
	maximum = 0.171202 (8 samples)
Injected packet size average = 1.82592 (8 samples)
Accepted packet size average = 1.82592 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 11 sec (71 sec)
gpgpu_simulation_rate = 76132 (inst/sec)
gpgpu_simulation_rate = 2867 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,203627)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,203627)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,203627)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,203627)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(4,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 204627  inst.: 5449382 (ipc=44.0) sim_rate=75685 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:01:09 2016
GPGPU-Sim uArch: cycles simulated: 207127  inst.: 5472577 (ipc=19.2) sim_rate=74966 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:01:10 2016
GPGPU-Sim uArch: cycles simulated: 210127  inst.: 5508164 (ipc=15.8) sim_rate=74434 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:01:11 2016
GPGPU-Sim uArch: cycles simulated: 212627  inst.: 5539368 (ipc=14.9) sim_rate=73858 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:01:12 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 215127  inst.: 5570061 (ipc=14.3) sim_rate=73290 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:01:13 2016
GPGPU-Sim uArch: cycles simulated: 218127  inst.: 5606828 (ipc=13.9) sim_rate=72815 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:01:14 2016
GPGPU-Sim uArch: cycles simulated: 220627  inst.: 5637647 (ipc=13.7) sim_rate=72277 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:01:15 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 223127  inst.: 5668221 (ipc=13.5) sim_rate=71749 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:01:16 2016
GPGPU-Sim uArch: cycles simulated: 226127  inst.: 5709202 (ipc=13.5) sim_rate=71365 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:01:17 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(7,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 228127  inst.: 5746203 (ipc=13.9) sim_rate=70940 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:01:18 2016
GPGPU-Sim uArch: cycles simulated: 230627  inst.: 5794963 (ipc=14.4) sim_rate=70670 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:01:19 2016
GPGPU-Sim uArch: cycles simulated: 232627  inst.: 5821952 (ipc=14.4) sim_rate=70144 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:01:20 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(13,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 235127  inst.: 5853321 (ipc=14.2) sim_rate=69682 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:01:21 2016
GPGPU-Sim uArch: cycles simulated: 237127  inst.: 5877120 (ipc=14.1) sim_rate=69142 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:01:22 2016
GPGPU-Sim uArch: cycles simulated: 239127  inst.: 5902502 (ipc=14.0) sim_rate=68633 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:01:23 2016
GPGPU-Sim uArch: cycles simulated: 241627  inst.: 5933062 (ipc=13.9) sim_rate=68196 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:01:24 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(10,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 243627  inst.: 5958701 (ipc=13.8) sim_rate=67712 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:01:25 2016
GPGPU-Sim uArch: cycles simulated: 246127  inst.: 5989037 (ipc=13.7) sim_rate=67292 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:01:26 2016
GPGPU-Sim uArch: cycles simulated: 248127  inst.: 6015983 (ipc=13.7) sim_rate=66844 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:01:27 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(13,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 250127  inst.: 6043384 (ipc=13.7) sim_rate=66410 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:01:28 2016
GPGPU-Sim uArch: cycles simulated: 252627  inst.: 6087141 (ipc=13.9) sim_rate=66164 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:01:29 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(11,0,0) tid=(294,0,0)
GPGPU-Sim uArch: cycles simulated: 255127  inst.: 6132297 (ipc=14.1) sim_rate=65938 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:01:30 2016
GPGPU-Sim uArch: cycles simulated: 257627  inst.: 6168417 (ipc=14.1) sim_rate=65621 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:01:31 2016
GPGPU-Sim uArch: cycles simulated: 259627  inst.: 6194642 (ipc=14.1) sim_rate=65206 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:01:32 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(12,0,0) tid=(365,0,0)
GPGPU-Sim uArch: cycles simulated: 262127  inst.: 6225752 (ipc=14.0) sim_rate=64851 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 07:01:33 2016
GPGPU-Sim uArch: cycles simulated: 264627  inst.: 6258712 (ipc=14.0) sim_rate=64522 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:01:34 2016
GPGPU-Sim uArch: cycles simulated: 267127  inst.: 6289125 (ipc=13.9) sim_rate=64174 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:01:35 2016
GPGPU-Sim uArch: cycles simulated: 269627  inst.: 6321485 (ipc=13.9) sim_rate=63853 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:01:36 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 272127  inst.: 6355657 (ipc=13.9) sim_rate=63556 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:01:37 2016
GPGPU-Sim uArch: cycles simulated: 274627  inst.: 6391257 (ipc=13.9) sim_rate=63279 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:01:38 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(11,0,0) tid=(377,0,0)
GPGPU-Sim uArch: cycles simulated: 276627  inst.: 6424569 (ipc=14.0) sim_rate=62985 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:01:39 2016
GPGPU-Sim uArch: cycles simulated: 279127  inst.: 6470539 (ipc=14.1) sim_rate=62820 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:01:40 2016
GPGPU-Sim uArch: cycles simulated: 281627  inst.: 6504890 (ipc=14.1) sim_rate=62547 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:01:41 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(13,0,0) tid=(508,0,0)
GPGPU-Sim uArch: cycles simulated: 284127  inst.: 6536952 (ipc=14.1) sim_rate=62256 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:01:42 2016
GPGPU-Sim uArch: cycles simulated: 286627  inst.: 6568201 (ipc=14.0) sim_rate=61964 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:01:43 2016
GPGPU-Sim uArch: cycles simulated: 289127  inst.: 6599186 (ipc=14.0) sim_rate=61674 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:01:44 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(4,0,0) tid=(390,0,0)
GPGPU-Sim uArch: cycles simulated: 291627  inst.: 6630999 (ipc=13.9) sim_rate=61398 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:01:45 2016
GPGPU-Sim uArch: cycles simulated: 294627  inst.: 6669499 (ipc=13.9) sim_rate=61188 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:01:46 2016
GPGPU-Sim uArch: cycles simulated: 297127  inst.: 6705557 (ipc=13.9) sim_rate=60959 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:01:47 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(11,0,0) tid=(445,0,0)
GPGPU-Sim uArch: cycles simulated: 299627  inst.: 6742632 (ipc=13.9) sim_rate=60744 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:01:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (97975,203627), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(97976,203627)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (98330,203627), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(98331,203627)
GPGPU-Sim uArch: cycles simulated: 302127  inst.: 6780541 (ipc=14.0) sim_rate=60540 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 07:01:49 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (99439,203627), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(99440,203627)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (99550,203627), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(99551,203627)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (99617,203627), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(99618,203627)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (99864,203627), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(99865,203627)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (99943,203627), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(99944,203627)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(24,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (100302,203627), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(100303,203627)
GPGPU-Sim uArch: cycles simulated: 304127  inst.: 6815828 (ipc=14.0) sim_rate=60317 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 07:01:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (100712,203627), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(100713,203627)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (101038,203627), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(101039,203627)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (101943,203627), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(101944,203627)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (102003,203627), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(102004,203627)
GPGPU-Sim uArch: cycles simulated: 306627  inst.: 6850875 (ipc=14.0) sim_rate=60095 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 07:01:51 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (103109,203627), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(103110,203627)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (103644,203627), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(103645,203627)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (104839,203627), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(104840,203627)
GPGPU-Sim uArch: cycles simulated: 308627  inst.: 6878524 (ipc=14.0) sim_rate=59813 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 07:01:52 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(17,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 311127  inst.: 6910502 (ipc=14.0) sim_rate=59573 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 07:01:53 2016
GPGPU-Sim uArch: cycles simulated: 313127  inst.: 6934469 (ipc=14.0) sim_rate=59268 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 07:01:54 2016
GPGPU-Sim uArch: cycles simulated: 315627  inst.: 6965386 (ipc=13.9) sim_rate=59028 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 07:01:55 2016
GPGPU-Sim uArch: cycles simulated: 317627  inst.: 6991740 (ipc=13.9) sim_rate=58754 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 07:01:56 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(21,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 320127  inst.: 7027130 (ipc=13.9) sim_rate=58559 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 07:01:57 2016
GPGPU-Sim uArch: cycles simulated: 322127  inst.: 7055421 (ipc=13.9) sim_rate=58309 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 07:01:58 2016
GPGPU-Sim uArch: cycles simulated: 324127  inst.: 7086915 (ipc=14.0) sim_rate=58089 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 07:01:59 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(25,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 326627  inst.: 7128445 (ipc=14.0) sim_rate=57954 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 07:02:00 2016
GPGPU-Sim uArch: cycles simulated: 328627  inst.: 7159349 (ipc=14.0) sim_rate=57736 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 07:02:01 2016
GPGPU-Sim uArch: cycles simulated: 331127  inst.: 7195191 (ipc=14.0) sim_rate=57561 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 07:02:02 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(27,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 333127  inst.: 7221407 (ipc=14.0) sim_rate=57312 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 07:02:03 2016
GPGPU-Sim uArch: cycles simulated: 335627  inst.: 7254048 (ipc=14.0) sim_rate=57118 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 07:02:04 2016
GPGPU-Sim uArch: cycles simulated: 337627  inst.: 7279751 (ipc=14.0) sim_rate=56873 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 07:02:05 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(22,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 340127  inst.: 7313117 (ipc=14.0) sim_rate=56690 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 07:02:06 2016
GPGPU-Sim uArch: cycles simulated: 342627  inst.: 7347248 (ipc=14.0) sim_rate=56517 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 07:02:07 2016
GPGPU-Sim uArch: cycles simulated: 344627  inst.: 7374977 (ipc=14.0) sim_rate=56297 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 07:02:08 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(16,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 347127  inst.: 7408423 (ipc=14.0) sim_rate=56124 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 07:02:09 2016
GPGPU-Sim uArch: cycles simulated: 349627  inst.: 7445898 (ipc=14.0) sim_rate=55984 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 07:02:10 2016
GPGPU-Sim uArch: cycles simulated: 351627  inst.: 7478714 (ipc=14.0) sim_rate=55811 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 07:02:11 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(23,0,0) tid=(286,0,0)
GPGPU-Sim uArch: cycles simulated: 354127  inst.: 7516662 (ipc=14.0) sim_rate=55678 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 07:02:12 2016
GPGPU-Sim uArch: cycles simulated: 356627  inst.: 7551966 (ipc=14.0) sim_rate=55529 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 07:02:13 2016
GPGPU-Sim uArch: cycles simulated: 359127  inst.: 7583763 (ipc=14.0) sim_rate=55355 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 07:02:14 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(20,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 361627  inst.: 7614434 (ipc=14.0) sim_rate=55177 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 07:02:15 2016
GPGPU-Sim uArch: cycles simulated: 364127  inst.: 7647171 (ipc=14.0) sim_rate=55015 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 07:02:16 2016
GPGPU-Sim uArch: cycles simulated: 366127  inst.: 7674482 (ipc=14.0) sim_rate=54817 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 07:02:17 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(20,0,0) tid=(332,0,0)
GPGPU-Sim uArch: cycles simulated: 368627  inst.: 7708208 (ipc=14.0) sim_rate=54668 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 07:02:18 2016
GPGPU-Sim uArch: cycles simulated: 371127  inst.: 7744513 (ipc=14.0) sim_rate=54538 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 07:02:19 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(16,0,0) tid=(278,0,0)
GPGPU-Sim uArch: cycles simulated: 373627  inst.: 7782766 (ipc=14.0) sim_rate=54424 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 07:02:20 2016
GPGPU-Sim uArch: cycles simulated: 376127  inst.: 7821646 (ipc=14.0) sim_rate=54316 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 07:02:21 2016
GPGPU-Sim uArch: cycles simulated: 378627  inst.: 7860001 (ipc=14.0) sim_rate=54206 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 07:02:22 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(21,0,0) tid=(393,0,0)
GPGPU-Sim uArch: cycles simulated: 381127  inst.: 7893320 (ipc=14.0) sim_rate=54063 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 07:02:23 2016
GPGPU-Sim uArch: cycles simulated: 383127  inst.: 7921176 (ipc=14.0) sim_rate=53885 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 07:02:24 2016
GPGPU-Sim uArch: cycles simulated: 385627  inst.: 7954575 (ipc=14.0) sim_rate=53747 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 07:02:25 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(28,0,0) tid=(503,0,0)
GPGPU-Sim uArch: cycles simulated: 388127  inst.: 7986796 (ipc=14.0) sim_rate=53602 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 07:02:26 2016
GPGPU-Sim uArch: cycles simulated: 390627  inst.: 8019093 (ipc=14.0) sim_rate=53460 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 07:02:27 2016
GPGPU-Sim uArch: cycles simulated: 393127  inst.: 8052891 (ipc=14.0) sim_rate=53330 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 07:02:28 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(41,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 395127  inst.: 8080434 (ipc=14.0) sim_rate=53160 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 07:02:29 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (193992,203627), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(193993,203627)
GPGPU-Sim uArch: cycles simulated: 397627  inst.: 8116581 (ipc=14.0) sim_rate=53049 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 07:02:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (194542,203627), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(194543,203627)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (195564,203627), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(195565,203627)
GPGPU-Sim uArch: cycles simulated: 400127  inst.: 8154400 (ipc=14.0) sim_rate=52950 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 07:02:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (196656,203627), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (196777,203627), 2 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(40,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 402127  inst.: 8182810 (ipc=14.0) sim_rate=52792 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 07:02:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (199313,203627), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (199821,203627), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (200454,203627), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (200864,203627), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 404627  inst.: 8219435 (ipc=14.0) sim_rate=52688 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 07:02:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (202141,203627), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (202717,203627), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (202912,203627), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 406627  inst.: 8247689 (ipc=14.0) sim_rate=52533 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 07:02:34 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (203918,203627), 2 CTAs running
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(35,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (205096,203627), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 409127  inst.: 8281233 (ipc=14.0) sim_rate=52412 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 07:02:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (206511,203627), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 411627  inst.: 8315963 (ipc=14.0) sim_rate=52301 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 07:02:36 2016
GPGPU-Sim uArch: cycles simulated: 413627  inst.: 8342902 (ipc=14.0) sim_rate=52143 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 07:02:37 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(34,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 416127  inst.: 8375945 (ipc=14.0) sim_rate=52024 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 07:02:38 2016
GPGPU-Sim uArch: cycles simulated: 418627  inst.: 8410960 (ipc=14.0) sim_rate=51919 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 07:02:39 2016
GPGPU-Sim uArch: cycles simulated: 421127  inst.: 8447724 (ipc=14.0) sim_rate=51826 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 07:02:40 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(37,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 423627  inst.: 8487487 (ipc=14.0) sim_rate=51752 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 07:02:41 2016
GPGPU-Sim uArch: cycles simulated: 426127  inst.: 8520505 (ipc=14.0) sim_rate=51639 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 07:02:42 2016
GPGPU-Sim uArch: cycles simulated: 428627  inst.: 8555574 (ipc=14.0) sim_rate=51539 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 07:02:43 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(41,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 431127  inst.: 8592001 (ipc=14.0) sim_rate=51449 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 07:02:44 2016
GPGPU-Sim uArch: cycles simulated: 434127  inst.: 8634706 (ipc=14.0) sim_rate=51397 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 07:02:45 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(31,0,0) tid=(295,0,0)
GPGPU-Sim uArch: cycles simulated: 436627  inst.: 8667907 (ipc=14.0) sim_rate=51289 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 07:02:46 2016
GPGPU-Sim uArch: cycles simulated: 439127  inst.: 8699910 (ipc=14.0) sim_rate=51175 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 07:02:47 2016
GPGPU-Sim uArch: cycles simulated: 441627  inst.: 8734662 (ipc=14.0) sim_rate=51079 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 07:02:48 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(41,0,0) tid=(278,0,0)
GPGPU-Sim uArch: cycles simulated: 444127  inst.: 8768894 (ipc=14.0) sim_rate=50981 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 07:02:49 2016
GPGPU-Sim uArch: cycles simulated: 446627  inst.: 8805272 (ipc=14.0) sim_rate=50897 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 07:02:50 2016
GPGPU-Sim uArch: cycles simulated: 449127  inst.: 8841230 (ipc=14.0) sim_rate=50811 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 07:02:51 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(32,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 451627  inst.: 8878036 (ipc=14.0) sim_rate=50731 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 07:02:52 2016
GPGPU-Sim uArch: cycles simulated: 454127  inst.: 8914491 (ipc=14.0) sim_rate=50650 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 07:02:53 2016
GPGPU-Sim uArch: cycles simulated: 456627  inst.: 8948096 (ipc=14.0) sim_rate=50554 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 07:02:54 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(43,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 459127  inst.: 8983519 (ipc=14.0) sim_rate=50469 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 07:02:55 2016
GPGPU-Sim uArch: cycles simulated: 461627  inst.: 9016719 (ipc=14.0) sim_rate=50372 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 07:02:56 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(36,0,0) tid=(353,0,0)
GPGPU-Sim uArch: cycles simulated: 464127  inst.: 9050150 (ipc=14.0) sim_rate=50278 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 07:02:57 2016
GPGPU-Sim uArch: cycles simulated: 466627  inst.: 9083325 (ipc=14.0) sim_rate=50184 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 07:02:58 2016
GPGPU-Sim uArch: cycles simulated: 469127  inst.: 9116682 (ipc=14.0) sim_rate=50091 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 07:02:59 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(42,0,0) tid=(484,0,0)
GPGPU-Sim uArch: cycles simulated: 471627  inst.: 9155859 (ipc=14.0) sim_rate=50032 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 07:03:00 2016
GPGPU-Sim uArch: cycles simulated: 474127  inst.: 9189606 (ipc=14.0) sim_rate=49943 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 07:03:01 2016
GPGPU-Sim uArch: cycles simulated: 476627  inst.: 9225606 (ipc=14.0) sim_rate=49868 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 07:03:02 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(31,0,0) tid=(387,0,0)
GPGPU-Sim uArch: cycles simulated: 479127  inst.: 9259307 (ipc=14.0) sim_rate=49781 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 07:03:03 2016
GPGPU-Sim uArch: cycles simulated: 481627  inst.: 9296729 (ipc=14.0) sim_rate=49715 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 07:03:04 2016
GPGPU-Sim uArch: cycles simulated: 483627  inst.: 9326925 (ipc=14.0) sim_rate=49611 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 07:03:05 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(40,0,0) tid=(451,0,0)
GPGPU-Sim uArch: cycles simulated: 486127  inst.: 9360104 (ipc=14.0) sim_rate=49524 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 07:03:06 2016
GPGPU-Sim uArch: cycles simulated: 488127  inst.: 9385882 (ipc=14.0) sim_rate=49399 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 07:03:07 2016
GPGPU-Sim uArch: cycles simulated: 490627  inst.: 9417799 (ipc=14.0) sim_rate=49307 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 07:03:08 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(43,0,0) tid=(506,0,0)
GPGPU-Sim uArch: cycles simulated: 493127  inst.: 9452819 (ipc=14.0) sim_rate=49233 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 07:03:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (290802,203627), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 495127  inst.: 9481714 (ipc=14.0) sim_rate=49128 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 07:03:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (292635,203627), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (293175,203627), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 497627  inst.: 9518967 (ipc=14.0) sim_rate=49066 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 07:03:11 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (294721,203627), 1 CTAs running
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(47,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 500127  inst.: 9553143 (ipc=14.0) sim_rate=48990 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 07:03:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (298981,203627), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 502627  inst.: 9586997 (ipc=14.0) sim_rate=48913 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 07:03:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (299270,203627), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (301470,203627), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 505127  inst.: 9619119 (ipc=14.0) sim_rate=48828 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 07:03:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (301932,203627), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (302024,203627), 1 CTAs running
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(49,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 508127  inst.: 9657898 (ipc=14.0) sim_rate=48777 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 07:03:15 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (305210,203627), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (305301,203627), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (305825,203627), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (305877,203627), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (306121,203627), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (306248,203627), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 511127  inst.: 9702690 (ipc=14.0) sim_rate=48757 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 07:03:16 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(54,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 514127  inst.: 9741472 (ipc=14.0) sim_rate=48707 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 07:03:17 2016
GPGPU-Sim uArch: cycles simulated: 516627  inst.: 9776042 (ipc=14.0) sim_rate=48637 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 07:03:18 2016
GPGPU-Sim uArch: cycles simulated: 519627  inst.: 9819876 (ipc=14.0) sim_rate=48613 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 07:03:19 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(48,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 522627  inst.: 9863133 (ipc=14.0) sim_rate=48586 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 07:03:20 2016
GPGPU-Sim uArch: cycles simulated: 525627  inst.: 9905887 (ipc=14.0) sim_rate=48558 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 07:03:21 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(51,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 528627  inst.: 9946903 (ipc=14.0) sim_rate=48521 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 07:03:22 2016
GPGPU-Sim uArch: cycles simulated: 531627  inst.: 9991490 (ipc=14.0) sim_rate=48502 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 07:03:23 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(59,0,0) tid=(260,0,0)
GPGPU-Sim uArch: cycles simulated: 534627  inst.: 10032386 (ipc=14.0) sim_rate=48465 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 07:03:24 2016
GPGPU-Sim uArch: cycles simulated: 537627  inst.: 10073067 (ipc=14.0) sim_rate=48428 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 07:03:25 2016
GPGPU-Sim uArch: cycles simulated: 540627  inst.: 10112007 (ipc=14.0) sim_rate=48382 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 07:03:26 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(48,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 543127  inst.: 10150297 (ipc=14.0) sim_rate=48334 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 07:03:27 2016
GPGPU-Sim uArch: cycles simulated: 546127  inst.: 10192168 (ipc=14.0) sim_rate=48304 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 07:03:28 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(45,0,0) tid=(349,0,0)
GPGPU-Sim uArch: cycles simulated: 549127  inst.: 10235631 (ipc=14.0) sim_rate=48281 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 07:03:29 2016
GPGPU-Sim uArch: cycles simulated: 552127  inst.: 10278324 (ipc=14.0) sim_rate=48255 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 07:03:30 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(52,0,0) tid=(293,0,0)
GPGPU-Sim uArch: cycles simulated: 555127  inst.: 10319600 (ipc=14.0) sim_rate=48222 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 07:03:31 2016
GPGPU-Sim uArch: cycles simulated: 558127  inst.: 10361718 (ipc=14.0) sim_rate=48194 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 07:03:32 2016
GPGPU-Sim uArch: cycles simulated: 561127  inst.: 10402421 (ipc=14.0) sim_rate=48159 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 07:03:33 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(51,0,0) tid=(380,0,0)
GPGPU-Sim uArch: cycles simulated: 564127  inst.: 10444710 (ipc=14.0) sim_rate=48132 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 07:03:34 2016
GPGPU-Sim uArch: cycles simulated: 567127  inst.: 10486096 (ipc=14.0) sim_rate=48101 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 07:03:35 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(46,0,0) tid=(353,0,0)
GPGPU-Sim uArch: cycles simulated: 570127  inst.: 10530531 (ipc=14.0) sim_rate=48084 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 07:03:36 2016
GPGPU-Sim uArch: cycles simulated: 573127  inst.: 10573590 (ipc=14.0) sim_rate=48061 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 07:03:37 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(53,0,0) tid=(492,0,0)
GPGPU-Sim uArch: cycles simulated: 576127  inst.: 10615893 (ipc=14.0) sim_rate=48035 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 07:03:38 2016
GPGPU-Sim uArch: cycles simulated: 579127  inst.: 10655599 (ipc=14.0) sim_rate=47998 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 07:03:39 2016
GPGPU-Sim uArch: cycles simulated: 582127  inst.: 10694291 (ipc=14.0) sim_rate=47956 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 07:03:40 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(46,0,0) tid=(466,0,0)
GPGPU-Sim uArch: cycles simulated: 585127  inst.: 10734718 (ipc=14.0) sim_rate=47922 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 07:03:41 2016
GPGPU-Sim uArch: cycles simulated: 588127  inst.: 10774585 (ipc=14.0) sim_rate=47887 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 07:03:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (386217,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(52,0,0) tid=(431,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (387170,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 591627  inst.: 10817163 (ipc=13.9) sim_rate=47863 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 07:03:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (388359,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (389474,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (390505,203627), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (391067,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (391429,203627), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 595627  inst.: 10857963 (ipc=13.9) sim_rate=47832 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 07:03:44 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (392038,203627), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (392337,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (393995,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (394266,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (394807,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (394869,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (394907,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (396375,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 602127  inst.: 10893427 (ipc=13.8) sim_rate=47778 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 07:03:45 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(60,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 610627  inst.: 10925096 (ipc=13.6) sim_rate=47707 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 07:03:46 2016
GPGPU-Sim uArch: cycles simulated: 619127  inst.: 10960494 (ipc=13.4) sim_rate=47654 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 07:03:47 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (419367,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 629627  inst.: 10992262 (ipc=13.1) sim_rate=47585 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 07:03:48 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(60,0,0) tid=(284,0,0)
GPGPU-Sim uArch: cycles simulated: 640127  inst.: 11019292 (ipc=12.9) sim_rate=47496 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 07:03:49 2016
GPGPU-Sim uArch: cycles simulated: 651627  inst.: 11049244 (ipc=12.6) sim_rate=47421 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 07:03:50 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (455172,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (457260,203627), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 8.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 457261
gpu_sim_insn = 5660327
gpu_ipc =      12.3788
gpu_tot_sim_cycle = 660888
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      16.7437
gpu_tot_issued_cta = 567
gpu_stall_dramfull = 928661
gpu_stall_icnt2sh    = 3346091
gpu_total_sim_rate=47492

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616315
	L1I_total_cache_misses = 693
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 73623, Miss = 45804, Miss_rate = 0.622, Pending_hits = 3042, Reservation_fails = 70927
	L1D_cache_core[1]: Access = 73130, Miss = 45266, Miss_rate = 0.619, Pending_hits = 2958, Reservation_fails = 70106
	L1D_cache_core[2]: Access = 74511, Miss = 46176, Miss_rate = 0.620, Pending_hits = 3151, Reservation_fails = 69165
	L1D_cache_core[3]: Access = 73440, Miss = 45713, Miss_rate = 0.622, Pending_hits = 2955, Reservation_fails = 69714
	L1D_cache_core[4]: Access = 83746, Miss = 51737, Miss_rate = 0.618, Pending_hits = 3446, Reservation_fails = 69792
	L1D_cache_core[5]: Access = 73133, Miss = 45308, Miss_rate = 0.620, Pending_hits = 3086, Reservation_fails = 72712
	L1D_cache_core[6]: Access = 76367, Miss = 46330, Miss_rate = 0.607, Pending_hits = 3062, Reservation_fails = 66089
	L1D_cache_core[7]: Access = 72098, Miss = 44426, Miss_rate = 0.616, Pending_hits = 3005, Reservation_fails = 65776
	L1D_cache_core[8]: Access = 85616, Miss = 53304, Miss_rate = 0.623, Pending_hits = 3661, Reservation_fails = 82402
	L1D_cache_core[9]: Access = 76646, Miss = 46959, Miss_rate = 0.613, Pending_hits = 3024, Reservation_fails = 65120
	L1D_cache_core[10]: Access = 78545, Miss = 48528, Miss_rate = 0.618, Pending_hits = 3211, Reservation_fails = 71782
	L1D_cache_core[11]: Access = 72641, Miss = 44650, Miss_rate = 0.615, Pending_hits = 2914, Reservation_fails = 60255
	L1D_cache_core[12]: Access = 75324, Miss = 46865, Miss_rate = 0.622, Pending_hits = 3067, Reservation_fails = 70514
	L1D_cache_core[13]: Access = 72182, Miss = 44765, Miss_rate = 0.620, Pending_hits = 2981, Reservation_fails = 63032
	L1D_cache_core[14]: Access = 72639, Miss = 44410, Miss_rate = 0.611, Pending_hits = 2969, Reservation_fails = 62815
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 700241
	L1D_total_cache_miss_rate = 0.6177
	L1D_total_cache_pending_hits = 46532
	L1D_total_cache_reservation_fails = 1030201
	L1D_cache_data_port_util = 0.045
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 383369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 473294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1008321
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 103159
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21880
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 615622
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2595, 2098, 2111, 2610, 2139, 2584, 2096, 2139, 2113, 2139, 2098, 2493, 2154, 2061, 2128, 2109, 1092, 1021, 1552, 1066, 1055, 1522, 1522, 1107, 1526, 1107, 1077, 1051, 1092, 1563, 1077, 1051, 1522, 1077, 1507, 1025, 1077, 1451, 1051, 1036, 1518, 1062, 1047, 1533, 1455, 1051, 1006, 1051, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 1885641
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 473294
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1885641
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15421	W0_Idle:330513	W0_Scoreboard:15604487	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3786352 {8:473294,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64367984 {136:473294,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 215 
maxdqlatency = 0 
maxmflatency = 754 
averagemflatency = 246 
max_icnt2mem_latency = 484 
max_icnt2sh_latency = 660749 
mrq_lat_table:20856 	2626 	349 	884 	3322 	339 	106 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	408672 	291271 	3844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	344928 	193738 	68384 	54441 	39684 	2702 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42451 	216362 	196496 	17655 	345 	0 	0 	1 	6 	22 	67 	1580 	10034 	61936 	60407 	72271 	24154 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	615 	709 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        45        41        32        32        28        29        32        30        62        48        32        32        32        32 
dram[1]:        32        31        49        34        31        31        27        30        27        34        40        21        30        31        31        31 
dram[2]:        32        31        47        26        31        32        32        29        32        34        32        18        32        30        31        32 
dram[3]:        32        32        43        57        34        31        27        26        53        50        52        55        31        31        31        31 
dram[4]:        32        32        33        25        33        31        28        29        31        34        39        47        32        31        32        32 
dram[5]:        32        32        42        43        33        32        29        22        34        31        31        37        32        32        31        31 
maximum service time to same row:
dram[0]:     94265     98243     80976     64584     48500    102934     86396     88104     42978     91096     48719     50768     96407     97941     95149     95097 
dram[1]:     94087     93003     93356     53944     75602     88273     75657     88140     66008     91117     92042     69025     96403     97952     92212     95227 
dram[2]:     94228     94227     73790     61321     43687    105479     93236     85999     91222     91219    136612     48815     96404     97984     99775     95155 
dram[3]:     98244     94115     73760     61204     87873     98841     63912     57851     91144     67939     53834     92033     96405     97975     99850     95001 
dram[4]:     98141     94319     53816     60655    103716    106010     88141     88078     89879     91304     71385    142704     96403     98110     93902     95093 
dram[5]:     98242     94384     53824     75480     80392     90661     63912     63909     91079     91113     92053     93444     96396     96509     93850     95170 
average row accesses per activate:
dram[0]:  5.444445  5.333333  3.354167  3.282828  3.063830  3.241379  4.197369  3.545455  3.872093  4.078948  3.921348  3.185185  3.518987  3.532468  3.103448  3.726027 
dram[1]:  4.830189  5.488889  3.915663  3.038461  3.756757  3.718310  3.831325  3.913580  3.952941  4.134146  3.736264  3.520833  3.076923  3.301205  3.207317  3.802817 
dram[2]:  5.829268  4.918367  3.914634  3.494253  3.235294  3.545455  4.414286  3.623529  3.902439  4.619718  3.245283  3.287129  3.183908  3.010989  3.939394  3.415584 
dram[3]:  4.693878  5.040000  3.333333  3.772727  3.168539  3.512195  3.937500  3.697675  4.202532  3.934066  3.424242  3.494624  3.439024  3.304878  3.558442  3.633803 
dram[4]:  5.319149  5.250000  2.972727  3.376344  3.481013  3.637500  4.102564  3.887500  4.315790  3.941176  3.574468  3.752809  3.173913  3.090909  3.292683  3.350000 
dram[5]:  6.500000  4.509091  3.148148  2.955357  3.875000  3.247059  4.692307  3.336842  4.647887  3.931818  3.638298  3.593750  3.435897  3.552632  3.814286  3.585714 
average row locality = 28519/7708 = 3.699922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       245       256       259       267       273       270       300       296       296       278       309       305       274       268       270       272 
dram[1]:       256       247       260       262       265       252       298       299       300       304       304       304       271       270       263       270 
dram[2]:       239       241       260       259       262       263       291       291       288       296       306       296       271       269       260       263 
dram[3]:       230       252       264       260       269       278       295       300       293       316       300       290       277       269       274       258 
dram[4]:       250       252       273       262       261       279       302       291       296       301       300       298       288       270       270       268 
dram[5]:       247       248       278       265       266       264       289       296       297       313       306       306       264       268       267       251 
total reads: 26529
bank skew: 316/230 = 1.37
chip skew: 4461/4355 = 1.02
number of total write accesses:
dram[0]:         0         0        63        58        15        12        19        16        37        32        40        39         4         4         0         0 
dram[1]:         0         0        65        54        13        12        20        18        36        35        36        34         9         4         0         0 
dram[2]:         0         0        61        45        13        10        18        17        32        32        38        36         6         5         0         0 
dram[3]:         0         0        56        72        13        10        20        18        39        42        39        35         5         2         0         0 
dram[4]:         0         0        54        52        14        12        18        20        32        34        36        36         4         2         0         0 
dram[5]:         0         0        62        66        13        12        16        21        33        33        36        39         4         2         0         0 
total reads: 1990
min_bank_accesses = 0!
chip skew: 351/313 = 1.12
average mf latency per bank:
dram[0]:       1607      1633      1385      1393     11996     13105     16715     18364      3632      4025      3301      3696      1892      1919      1449      1584
dram[1]:       1520      1983      1353      1507     12567     17070     17918     19939      3673      3876      3501      3991      1907      2094      1576      1708
dram[2]:       1615      1840      1475      1616     13446     16576     19083     20439      4085      4266      3529      4053      1927      3390      1606      1824
dram[3]:       1676      1782      1334      1438     12281     15778     17134     20399      3699      3921      3530      4203      1785      2046      1390      1790
dram[4]:       1595      1779      1350      1643     13193     16142     17572     21118      3727      4089      3623      4027      1924      1997      1539      1806
dram[5]:       1582      1963      1296      1509     13169     17229     18838     20595      3854      4173      3678      4228      2016      2111      1587      1909
maximum mf latency per bank:
dram[0]:        575       651       573       593       568       661       599       704       555       618       578       564       621       657       624       678
dram[1]:        569       662       581       656       636       689       642       613       604       668       598       625       590       618       604       665
dram[2]:        586       612       612       754       575       712       653       684       659       607       683       644       600       629       670       712
dram[3]:        572       658       664       686       573       729       623       693       613       659       558       611       537       702       648       720
dram[4]:        674       640       706       697       618       648       652       675       604       683       611       632       635       676       693       710
dram[5]:        577       635       678       742       690       684       588       707       609       685       635       698       599       607       670       748

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=872366 n_nop=860452 n_act=1308 n_pre=1292 n_req=4777 n_rd=8876 n_write=438 bw_util=0.02135
n_activity=87665 dram_eff=0.2125
bk0: 490a 869935i bk1: 512a 869875i bk2: 518a 868128i bk3: 534a 867923i bk4: 546a 868553i bk5: 540a 868662i bk6: 600a 868527i bk7: 592a 868081i bk8: 592a 868193i bk9: 556a 868683i bk10: 618a 868039i bk11: 610a 867545i bk12: 548a 868839i bk13: 536a 868901i bk14: 540a 868771i bk15: 544a 868924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0265966
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=872366 n_nop=860552 n_act=1275 n_pre=1259 n_req=4761 n_rd=8850 n_write=430 bw_util=0.02128
n_activity=87174 dram_eff=0.2129
bk0: 512a 869741i bk1: 494a 870003i bk2: 520a 868312i bk3: 524a 867838i bk4: 530a 869001i bk5: 504a 869113i bk6: 596a 868346i bk7: 598a 868489i bk8: 600a 868377i bk9: 608a 868412i bk10: 608a 868178i bk11: 608a 868069i bk12: 542a 868549i bk13: 540a 868840i bk14: 526a 868823i bk15: 540a 868978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0282817
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=872366 n_nop=860758 n_act=1257 n_pre=1241 n_req=4668 n_rd=8710 n_write=400 bw_util=0.02089
n_activity=86281 dram_eff=0.2112
bk0: 478a 870041i bk1: 482a 869823i bk2: 520a 868445i bk3: 518a 868391i bk4: 524a 868656i bk5: 526a 868864i bk6: 582a 868755i bk7: 582a 868271i bk8: 576a 868577i bk9: 592a 868742i bk10: 612a 867533i bk11: 592a 867968i bk12: 542a 868682i bk13: 538a 868702i bk14: 520a 869224i bk15: 526a 868901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0277028
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=872366 n_nop=860497 n_act=1294 n_pre=1278 n_req=4776 n_rd=8850 n_write=447 bw_util=0.02131
n_activity=88584 dram_eff=0.2099
bk0: 460a 869934i bk1: 504a 869796i bk2: 528a 868110i bk3: 520a 868031i bk4: 538a 868725i bk5: 556a 868711i bk6: 590a 868307i bk7: 600a 868025i bk8: 586a 868514i bk9: 632a 867959i bk10: 600a 868006i bk11: 580a 868133i bk12: 554a 868844i bk13: 538a 868859i bk14: 548a 868980i bk15: 516a 869073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0280009
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=872366 n_nop=860447 n_act=1301 n_pre=1285 n_req=4775 n_rd=8922 n_write=411 bw_util=0.0214
n_activity=87313 dram_eff=0.2138
bk0: 500a 869798i bk1: 504a 869779i bk2: 546a 867566i bk3: 524a 867715i bk4: 522a 868947i bk5: 558a 868652i bk6: 604a 868331i bk7: 582a 868202i bk8: 592a 868587i bk9: 602a 868366i bk10: 600a 868105i bk11: 596a 868098i bk12: 576a 868444i bk13: 540a 868675i bk14: 540a 868663i bk15: 536a 868674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.029044
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=872366 n_nop=860556 n_act=1273 n_pre=1257 n_req=4762 n_rd=8850 n_write=430 bw_util=0.02128
n_activity=87058 dram_eff=0.2132
bk0: 494a 870211i bk1: 496a 869766i bk2: 556a 867711i bk3: 530a 867483i bk4: 532a 868934i bk5: 528a 868673i bk6: 578a 868872i bk7: 592a 867877i bk8: 594a 868711i bk9: 626a 868080i bk10: 612a 868042i bk11: 612a 867887i bk12: 528a 868927i bk13: 536a 869026i bk14: 534a 869111i bk15: 502a 869091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0291002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57307, Miss = 2226, Miss_rate = 0.039, Pending_hits = 31, Reservation_fails = 223
L2_cache_bank[1]: Access = 58005, Miss = 2212, Miss_rate = 0.038, Pending_hits = 22, Reservation_fails = 124
L2_cache_bank[2]: Access = 57347, Miss = 2217, Miss_rate = 0.039, Pending_hits = 35, Reservation_fails = 175
L2_cache_bank[3]: Access = 59093, Miss = 2208, Miss_rate = 0.037, Pending_hits = 18, Reservation_fails = 94
L2_cache_bank[4]: Access = 58353, Miss = 2177, Miss_rate = 0.037, Pending_hits = 31, Reservation_fails = 272
L2_cache_bank[5]: Access = 61227, Miss = 2178, Miss_rate = 0.036, Pending_hits = 18, Reservation_fails = 68
L2_cache_bank[6]: Access = 57438, Miss = 2202, Miss_rate = 0.038, Pending_hits = 25, Reservation_fails = 50
L2_cache_bank[7]: Access = 59456, Miss = 2223, Miss_rate = 0.037, Pending_hits = 35, Reservation_fails = 71
L2_cache_bank[8]: Access = 57880, Miss = 2240, Miss_rate = 0.039, Pending_hits = 21, Reservation_fails = 49
L2_cache_bank[9]: Access = 59510, Miss = 2221, Miss_rate = 0.037, Pending_hits = 18, Reservation_fails = 84
L2_cache_bank[10]: Access = 58384, Miss = 2214, Miss_rate = 0.038, Pending_hits = 27, Reservation_fails = 22
L2_cache_bank[11]: Access = 59877, Miss = 2211, Miss_rate = 0.037, Pending_hits = 26, Reservation_fails = 111
L2_total_cache_accesses = 703877
L2_total_cache_misses = 26529
L2_total_cache_miss_rate = 0.0377
L2_total_cache_pending_hits = 307
L2_total_cache_reservation_fails = 1343
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 805
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1147
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.255
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2597443
icnt_total_pkts_simt_to_mem=934617
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.0717
	minimum = 6
	maximum = 333
Network latency average = 20.3966
	minimum = 6
	maximum = 328
Slowest packet = 1128957
Flit latency average = 17.5496
	minimum = 6
	maximum = 328
Slowest flit = 2785375
Fragmentation average = 0.0382159
	minimum = 0
	maximum = 243
Injected packet rate average = 0.0865085
	minimum = 0.0730742 (at node 14)
	maximum = 0.100466 (at node 26)
Accepted packet rate average = 0.0865085
	minimum = 0.0730742 (at node 14)
	maximum = 0.100466 (at node 26)
Injected flit rate average = 0.232288
	minimum = 0.0886168 (at node 14)
	maximum = 0.420755 (at node 26)
Accepted flit rate average= 0.232288
	minimum = 0.114947 (at node 17)
	maximum = 0.391057 (at node 8)
Injected packet length average = 2.68515
Accepted packet length average = 2.68515
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4966 (9 samples)
	minimum = 6 (9 samples)
	maximum = 108.556 (9 samples)
Network latency average = 10.7515 (9 samples)
	minimum = 6 (9 samples)
	maximum = 98.7778 (9 samples)
Flit latency average = 9.81686 (9 samples)
	minimum = 6 (9 samples)
	maximum = 97.1111 (9 samples)
Fragmentation average = 0.00424621 (9 samples)
	minimum = 0 (9 samples)
	maximum = 27 (9 samples)
Injected packet rate average = 0.0378195 (9 samples)
	minimum = 0.0296446 (9 samples)
	maximum = 0.0858671 (9 samples)
Accepted packet rate average = 0.0378195 (9 samples)
	minimum = 0.0296446 (9 samples)
	maximum = 0.0858671 (9 samples)
Injected flit rate average = 0.0773143 (9 samples)
	minimum = 0.041831 (9 samples)
	maximum = 0.152453 (9 samples)
Accepted flit rate average = 0.0773143 (9 samples)
	minimum = 0.0511424 (9 samples)
	maximum = 0.19563 (9 samples)
Injected packet size average = 2.0443 (9 samples)
Accepted packet size average = 2.0443 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 53 sec (233 sec)
gpgpu_simulation_rate = 47492 (inst/sec)
gpgpu_simulation_rate = 2836 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,660888)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,660888)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,660888)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,660888)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(5,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 661388  inst.: 11115801 (ipc=100.2) sim_rate=47503 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 07:03:51 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(6,0,0) tid=(421,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1438,660888), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1439,660888)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1475,660888), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1476,660888)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1490,660888), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1491,660888)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1528,660888), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1529,660888)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1536,660888), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1537,660888)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1561,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1561,660888), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1562,660888)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1562,660888)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1566,660888), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1567,660888)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1586,660888), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1587,660888)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1591,660888), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1592,660888)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1601,660888), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1602,660888)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1636,660888), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1637,660888)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1639,660888), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1640,660888)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1655,660888), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1656,660888)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1684,660888), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1685,660888)
GPGPU-Sim uArch: cycles simulated: 662888  inst.: 11265599 (ipc=99.9) sim_rate=47938 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 07:03:52 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(28,0,0) tid=(401,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2532,660888), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2533,660888)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2548,660888), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2549,660888)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2559,660888), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2560,660888)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2607,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2635,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2638,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2640,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2663,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2666,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2700,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2720,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2754,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2757,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2761,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2794,660888), 2 CTAs running
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(35,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 664388  inst.: 11435364 (ipc=105.6) sim_rate=48454 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 07:03:53 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3579,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3621,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3648,660888), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3661,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3691,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3697,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3723,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3732,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3733,660888), 1 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(57,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3767,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3768,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3791,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3791,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3853,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3879,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4581,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4623,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4647,660888), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4659,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4659,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(61,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4719,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4725,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4740,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4767,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4767,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4785,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4791,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4794,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4852,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4867,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5156,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5628,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5668,660888), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5669
gpu_sim_insn = 507084
gpu_ipc =      89.4486
gpu_tot_sim_cycle = 666557
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      17.3621
gpu_tot_issued_cta = 630
gpu_stall_dramfull = 928810
gpu_stall_icnt2sh    = 3346113
gpu_total_sim_rate=49037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 630325
	L1I_total_cache_misses = 693
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 74023, Miss = 46120, Miss_rate = 0.623, Pending_hits = 3102, Reservation_fails = 70927
	L1D_cache_core[1]: Access = 73450, Miss = 45513, Miss_rate = 0.620, Pending_hits = 3006, Reservation_fails = 70106
	L1D_cache_core[2]: Access = 74827, Miss = 46422, Miss_rate = 0.620, Pending_hits = 3199, Reservation_fails = 69165
	L1D_cache_core[3]: Access = 73760, Miss = 45961, Miss_rate = 0.623, Pending_hits = 3003, Reservation_fails = 69714
	L1D_cache_core[4]: Access = 84066, Miss = 51989, Miss_rate = 0.618, Pending_hits = 3494, Reservation_fails = 69792
	L1D_cache_core[5]: Access = 73453, Miss = 45557, Miss_rate = 0.620, Pending_hits = 3134, Reservation_fails = 72712
	L1D_cache_core[6]: Access = 76687, Miss = 46581, Miss_rate = 0.607, Pending_hits = 3110, Reservation_fails = 66089
	L1D_cache_core[7]: Access = 72458, Miss = 44707, Miss_rate = 0.617, Pending_hits = 3059, Reservation_fails = 65776
	L1D_cache_core[8]: Access = 85928, Miss = 53549, Miss_rate = 0.623, Pending_hits = 3709, Reservation_fails = 82402
	L1D_cache_core[9]: Access = 76966, Miss = 47212, Miss_rate = 0.613, Pending_hits = 3072, Reservation_fails = 65120
	L1D_cache_core[10]: Access = 78861, Miss = 48773, Miss_rate = 0.618, Pending_hits = 3259, Reservation_fails = 71782
	L1D_cache_core[11]: Access = 73041, Miss = 44964, Miss_rate = 0.616, Pending_hits = 2974, Reservation_fails = 60255
	L1D_cache_core[12]: Access = 75640, Miss = 47111, Miss_rate = 0.623, Pending_hits = 3115, Reservation_fails = 70514
	L1D_cache_core[13]: Access = 72498, Miss = 45010, Miss_rate = 0.621, Pending_hits = 3029, Reservation_fails = 63032
	L1D_cache_core[14]: Access = 72959, Miss = 44663, Miss_rate = 0.612, Pending_hits = 3017, Reservation_fails = 62815
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 704132
	L1D_total_cache_miss_rate = 0.6184
	L1D_total_cache_pending_hits = 47282
	L1D_total_cache_reservation_fails = 1030201
	L1D_cache_data_port_util = 0.045
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 383369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 473544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1008321
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 108149
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21880
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 629632
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2651, 2154, 2167, 2666, 2195, 2640, 2152, 2195, 2169, 2195, 2154, 2549, 2210, 2117, 2184, 2165, 1148, 1077, 1608, 1122, 1111, 1578, 1578, 1163, 1582, 1163, 1133, 1107, 1148, 1619, 1133, 1107, 1550, 1105, 1535, 1053, 1105, 1479, 1079, 1064, 1546, 1090, 1075, 1561, 1483, 1079, 1034, 1079, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 1885641
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 473544
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1885641
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15841	W0_Idle:337266	W0_Scoreboard:15716512	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3788352 {8:473544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64401984 {136:473544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 215 
maxdqlatency = 0 
maxmflatency = 754 
averagemflatency = 246 
max_icnt2mem_latency = 484 
max_icnt2sh_latency = 666556 
mrq_lat_table:21125 	2645 	382 	1176 	3539 	434 	119 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	412148 	292021 	3844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	346844 	194938 	69141 	54689 	39771 	2720 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42687 	216376 	196496 	17655 	345 	0 	0 	1 	6 	22 	67 	1580 	10034 	61936 	60407 	72271 	28130 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	627 	709 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        45        41        32        32        28        29        32        30        62        48        32        32        32        32 
dram[1]:        32        31        49        34        31        31        27        30        27        34        40        21        30        31        31        31 
dram[2]:        32        31        47        26        31        32        32        31        32        34        32        18        32        30        31        32 
dram[3]:        32        32        43        57        34        31        32        26        53        50        52        55        31        31        31        31 
dram[4]:        32        32        33        25        33        31        28        29        31        34        39        47        32        31        32        32 
dram[5]:        32        32        42        43        33        32        29        22        34        31        31        37        32        32        31        31 
maximum service time to same row:
dram[0]:     94265     98243     80976     64584     48500    102934     86396     88104     42978     91096     48719     50768     96407     97941     95149     95097 
dram[1]:     94087     93003     93356     53944     75602     88273     75657     88140     66008     91117     92042     69025     96403     97952     92212     95227 
dram[2]:     94228     94227     73790     61321     43687    105479     93236     85999     91222     91219    136612     48815     96404     97984     99775     95155 
dram[3]:     98244     94115     73760     61204     87873     98841     63912     57851     91144     67939     53834     92033     96405     97975     99850     95001 
dram[4]:     98141     94319     53816     60655    103716    106010     88141     88078     89879     91304     71385    142704     96403     98110     93902     95093 
dram[5]:     98242     94384     53824     75480     80392     90661     63912     63909     91079     91113     92053     93444     96396     96509     93850     95170 
average row accesses per activate:
dram[0]:  5.444445  5.333333  4.083333  3.979798  3.170213  3.241379  4.197369  3.545455  3.872093  4.078948  3.921348  3.185185  3.518987  3.532468  3.103448  3.726027 
dram[1]:  4.830189  5.488889  4.759036  3.711539  3.959460  3.859155  3.831325  3.913580  3.952941  4.134146  3.736264  3.520833  3.076923  3.301205  3.207317  3.802817 
dram[2]:  5.829268  4.918367  4.756098  4.287356  3.352941  3.545455  4.414286  3.593023  3.902439  4.619718  3.245283  3.287129  3.183908  3.032609  3.939394  3.415584 
dram[3]:  4.693878  5.040000  4.062500  4.625000  3.224719  3.573171  3.901235  3.697675  4.202532  3.934066  3.424242  3.494624  3.439024  3.304878  3.558442  3.633803 
dram[4]:  5.319149  5.250000  3.609091  4.215054  3.481013  3.637500  4.102564  3.887500  4.315790  3.941176  3.574468  3.764045  3.173913  3.090909  3.292683  3.350000 
dram[5]:  6.500000  4.509091  3.796296  3.669643  4.013889  3.305882  4.692307  3.336842  4.647887  3.931818  3.638298  3.593750  3.435897  3.552632  3.814286  3.585714 
average row locality = 29457/7711 = 3.820127
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       245       256       273       281       275       270       300       296       296       278       309       305       274       268       270       272 
dram[1]:       256       247       274       276       268       254       298       299       300       304       304       304       271       270       263       270 
dram[2]:       239       241       274       273       264       263       291       291       288       296       306       296       271       270       260       263 
dram[3]:       230       252       278       275       270       279       295       300       293       316       300       290       277       269       274       258 
dram[4]:       250       252       287       278       261       279       302       291       296       301       300       298       288       270       270       268 
dram[5]:       247       248       292       281       268       265       289       296       297       313       306       306       264       268       267       251 
total reads: 26717
bank skew: 316/230 = 1.37
chip skew: 4491/4386 = 1.02
number of total write accesses:
dram[0]:         0         0       119       113        23        12        19        16        37        32        40        39         4         4         0         0 
dram[1]:         0         0       121       110        25        20        20        18        36        35        36        34         9         4         0         0 
dram[2]:         0         0       116       100        21        10        18        18        32        32        38        36         6         9         0         0 
dram[3]:         0         0       112       132        17        14        21        18        39        42        39        35         5         2         0         0 
dram[4]:         0         0       110       114        14        12        18        20        32        34        36        37         4         2         0         0 
dram[5]:         0         0       118       130        21        16        16        21        33        33        36        39         4         2         0         0 
total reads: 2740
min_bank_accesses = 0!
chip skew: 476/433 = 1.10
average mf latency per bank:
dram[0]:       1607      1633      1176      1187     11678     13198     16743     18395      3632      4025      3301      3696      1892      1919      1449      1584
dram[1]:       1520      1983      1152      1273     12013     16538     17946     19967      3673      3876      3501      3991      1907      2094      1576      1708
dram[2]:       1615      1840      1252      1357     13066     16677     19113     20403      4085      4266      3529      4053      1927      3942      1606      1824
dram[3]:       1676      1782      1133      1215     12161     15591     17109     20428      3699      3921      3530      4203      1785      2046      1390      1790
dram[4]:       1595      1779      1149      1358     13287     16224     17600     21147      3727      4089      3623      4015      1924      1997      1539      1806
dram[5]:       1582      1963      1111      1259     12801     17009     18868     20623      3854      4173      3678      4228      2016      2111      1587      1909
maximum mf latency per bank:
dram[0]:        575       651       573       593       568       661       599       704       555       618       578       564       621       657       624       678
dram[1]:        569       662       581       656       636       689       642       613       604       668       598       625       590       618       604       665
dram[2]:        586       612       612       754       575       712       653       684       659       607       683       644       600       629       670       712
dram[3]:        572       658       664       686       573       729       623       693       613       659       558       611       537       702       648       720
dram[4]:        674       640       706       697       618       648       652       675       604       683       611       632       635       676       693       710
dram[5]:        577       635       678       742       690       684       588       707       609       685       635       698       599       607       670       748

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879848 n_nop=867755 n_act=1308 n_pre=1292 n_req=4926 n_rd=8936 n_write=557 bw_util=0.02158
n_activity=88722 dram_eff=0.214
bk0: 490a 877417i bk1: 512a 877357i bk2: 546a 875033i bk3: 562a 874868i bk4: 550a 875927i bk5: 540a 876144i bk6: 600a 876009i bk7: 592a 875563i bk8: 592a 875675i bk9: 556a 876165i bk10: 618a 875521i bk11: 610a 875027i bk12: 548a 876321i bk13: 536a 876383i bk14: 540a 876253i bk15: 544a 876406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0292516
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879848 n_nop=867836 n_act=1275 n_pre=1259 n_req=4926 n_rd=8916 n_write=562 bw_util=0.02154
n_activity=88427 dram_eff=0.2144
bk0: 512a 877223i bk1: 494a 877485i bk2: 548a 875288i bk3: 552a 874796i bk4: 536a 876370i bk5: 508a 876526i bk6: 596a 875828i bk7: 598a 875971i bk8: 600a 875859i bk9: 608a 875894i bk10: 608a 875660i bk11: 608a 875551i bk12: 542a 876031i bk13: 540a 876322i bk14: 526a 876305i bk15: 540a 876460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0319544
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879848 n_nop=868050 n_act=1259 n_pre=1243 n_req=4822 n_rd=8772 n_write=524 bw_util=0.02113
n_activity=87534 dram_eff=0.2124
bk0: 478a 877522i bk1: 482a 877305i bk2: 548a 875457i bk3: 546a 875394i bk4: 528a 876042i bk5: 526a 876347i bk6: 582a 876239i bk7: 582a 875731i bk8: 576a 876058i bk9: 592a 876223i bk10: 612a 875015i bk11: 592a 875450i bk12: 542a 876164i bk13: 540a 876131i bk14: 520a 876704i bk15: 526a 876382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0301677
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879848 n_nop=867789 n_act=1295 n_pre=1279 n_req=4932 n_rd=8912 n_write=573 bw_util=0.02156
n_activity=89743 dram_eff=0.2114
bk0: 460a 877416i bk1: 504a 877278i bk2: 556a 875059i bk3: 550a 874906i bk4: 540a 876175i bk5: 558a 876161i bk6: 590a 875753i bk7: 600a 875505i bk8: 586a 875995i bk9: 632a 875440i bk10: 600a 875487i bk11: 580a 875615i bk12: 554a 876326i bk13: 538a 876341i bk14: 548a 876462i bk15: 516a 876555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0316543
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879848 n_nop=867749 n_act=1301 n_pre=1285 n_req=4924 n_rd=8982 n_write=531 bw_util=0.02162
n_activity=88447 dram_eff=0.2151
bk0: 500a 877280i bk1: 504a 877261i bk2: 574a 874502i bk3: 556a 874611i bk4: 522a 876429i bk5: 558a 876134i bk6: 604a 875813i bk7: 582a 875684i bk8: 592a 876069i bk9: 602a 875848i bk10: 600a 875587i bk11: 596a 875575i bk12: 576a 875926i bk13: 540a 876157i bk14: 540a 876145i bk15: 536a 876156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0314543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879848 n_nop=867840 n_act=1273 n_pre=1257 n_req=4927 n_rd=8916 n_write=562 bw_util=0.02154
n_activity=88223 dram_eff=0.2149
bk0: 494a 877693i bk1: 496a 877248i bk2: 584a 874661i bk3: 562a 874300i bk4: 536a 876350i bk5: 530a 876122i bk6: 578a 876354i bk7: 592a 875359i bk8: 594a 876193i bk9: 626a 875562i bk10: 612a 875524i bk11: 612a 875369i bk12: 528a 876409i bk13: 536a 876508i bk14: 534a 876593i bk15: 502a 876573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0330932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57574, Miss = 2242, Miss_rate = 0.039, Pending_hits = 79, Reservation_fails = 223
L2_cache_bank[1]: Access = 58273, Miss = 2226, Miss_rate = 0.038, Pending_hits = 63, Reservation_fails = 124
L2_cache_bank[2]: Access = 57613, Miss = 2234, Miss_rate = 0.039, Pending_hits = 86, Reservation_fails = 175
L2_cache_bank[3]: Access = 59360, Miss = 2224, Miss_rate = 0.037, Pending_hits = 66, Reservation_fails = 94
L2_cache_bank[4]: Access = 58622, Miss = 2193, Miss_rate = 0.037, Pending_hits = 78, Reservation_fails = 272
L2_cache_bank[5]: Access = 62485, Miss = 2193, Miss_rate = 0.035, Pending_hits = 62, Reservation_fails = 194
L2_cache_bank[6]: Access = 57705, Miss = 2217, Miss_rate = 0.038, Pending_hits = 70, Reservation_fails = 50
L2_cache_bank[7]: Access = 59732, Miss = 2239, Miss_rate = 0.037, Pending_hits = 83, Reservation_fails = 71
L2_cache_bank[8]: Access = 58149, Miss = 2254, Miss_rate = 0.039, Pending_hits = 63, Reservation_fails = 49
L2_cache_bank[9]: Access = 59784, Miss = 2237, Miss_rate = 0.037, Pending_hits = 64, Reservation_fails = 84
L2_cache_bank[10]: Access = 58654, Miss = 2230, Miss_rate = 0.038, Pending_hits = 75, Reservation_fails = 22
L2_cache_bank[11]: Access = 60152, Miss = 2228, Miss_rate = 0.037, Pending_hits = 77, Reservation_fails = 111
L2_total_cache_accesses = 708103
L2_total_cache_misses = 26717
L2_total_cache_miss_rate = 0.0377
L2_total_cache_pending_hits = 866
L2_total_cache_reservation_fails = 1469
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 448154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 805
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232283
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.254
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2602669
icnt_total_pkts_simt_to_mem=942819
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.0556
	minimum = 6
	maximum = 315
Network latency average = 12.8006
	minimum = 6
	maximum = 265
Slowest packet = 1407940
Flit latency average = 13.6029
	minimum = 6
	maximum = 264
Slowest flit = 3532462
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0552191
	minimum = 0.0465691 (at node 8)
	maximum = 0.221909 (at node 20)
Accepted packet rate average = 0.0552191
	minimum = 0.0465691 (at node 8)
	maximum = 0.221909 (at node 20)
Injected flit rate average = 0.0877286
	minimum = 0.0610337 (at node 17)
	maximum = 0.23602 (at node 20)
Accepted flit rate average= 0.0877286
	minimum = 0.0578585 (at node 8)
	maximum = 0.440289 (at node 20)
Injected packet length average = 1.58874
Accepted packet length average = 1.58874
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8525 (10 samples)
	minimum = 6 (10 samples)
	maximum = 129.2 (10 samples)
Network latency average = 10.9565 (10 samples)
	minimum = 6 (10 samples)
	maximum = 115.4 (10 samples)
Flit latency average = 10.1955 (10 samples)
	minimum = 6 (10 samples)
	maximum = 113.8 (10 samples)
Fragmentation average = 0.00382159 (10 samples)
	minimum = 0 (10 samples)
	maximum = 24.3 (10 samples)
Injected packet rate average = 0.0395595 (10 samples)
	minimum = 0.0313371 (10 samples)
	maximum = 0.0994712 (10 samples)
Accepted packet rate average = 0.0395595 (10 samples)
	minimum = 0.0313371 (10 samples)
	maximum = 0.0994712 (10 samples)
Injected flit rate average = 0.0783558 (10 samples)
	minimum = 0.0437513 (10 samples)
	maximum = 0.16081 (10 samples)
Accepted flit rate average = 0.0783558 (10 samples)
	minimum = 0.051814 (10 samples)
	maximum = 0.220096 (10 samples)
Injected packet size average = 1.98071 (10 samples)
Accepted packet size average = 1.98071 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 56 sec (236 sec)
gpgpu_simulation_rate = 49037 (inst/sec)
gpgpu_simulation_rate = 2824 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,666557)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,666557)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,666557)
GPGPU-Sim uArch: cycles simulated: 667057  inst.: 11599245 (ipc=52.9) sim_rate=48941 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 07:03:54 2016
GPGPU-Sim uArch: cycles simulated: 670057  inst.: 11631067 (ipc=16.6) sim_rate=48870 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 07:03:55 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(13,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 672557  inst.: 11680197 (ipc=17.9) sim_rate=48871 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 07:03:56 2016
GPGPU-Sim uArch: cycles simulated: 675057  inst.: 11711416 (ipc=16.3) sim_rate=48797 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 07:03:57 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(8,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 677557  inst.: 11757103 (ipc=16.8) sim_rate=48784 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 07:03:58 2016
GPGPU-Sim uArch: cycles simulated: 680057  inst.: 11790807 (ipc=16.1) sim_rate=48722 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 07:03:59 2016
GPGPU-Sim uArch: cycles simulated: 682557  inst.: 11835320 (ipc=16.4) sim_rate=48705 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 07:04:00 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,0,0) tid=(454,0,0)
GPGPU-Sim uArch: cycles simulated: 685057  inst.: 11871530 (ipc=16.1) sim_rate=48653 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 07:04:01 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20338,666557), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20339,666557)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20925,666557), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20926,666557)
GPGPU-Sim uArch: cycles simulated: 687557  inst.: 11915012 (ipc=16.3) sim_rate=48632 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 07:04:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21168,666557), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21169,666557)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21257,666557), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21258,666557)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21289,666557), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21290,666557)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21764,666557), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21765,666557)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21801,666557), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21802,666557)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21902,666557), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21903,666557)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21924,666557), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21925,666557)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22073,666557), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22074,666557)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22204,666557), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22205,666557)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22309,666557), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22310,666557)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22386,666557), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22387,666557)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22575,666557), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22576,666557)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22714,666557), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22715,666557)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(29,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 690057  inst.: 11951045 (ipc=16.1) sim_rate=48581 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 07:04:03 2016
GPGPU-Sim uArch: cycles simulated: 692557  inst.: 11989699 (ipc=16.0) sim_rate=48541 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 07:04:04 2016
GPGPU-Sim uArch: cycles simulated: 695057  inst.: 12031201 (ipc=16.1) sim_rate=48512 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 07:04:05 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(15,0,0) tid=(318,0,0)
GPGPU-Sim uArch: cycles simulated: 697557  inst.: 12069599 (ipc=16.0) sim_rate=48472 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 07:04:06 2016
GPGPU-Sim uArch: cycles simulated: 700057  inst.: 12112450 (ipc=16.1) sim_rate=48449 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 07:04:07 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(17,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 702557  inst.: 12148927 (ipc=16.0) sim_rate=48402 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 07:04:08 2016
GPGPU-Sim uArch: cycles simulated: 705057  inst.: 12190807 (ipc=16.1) sim_rate=48376 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 07:04:09 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40883,666557), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40884,666557)
GPGPU-Sim uArch: cycles simulated: 707557  inst.: 12227017 (ipc=16.0) sim_rate=48328 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 07:04:10 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(35,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41790,666557), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(41791,666557)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41936,666557), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(41937,666557)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41987,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42175,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42246,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42338,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (42361,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42434,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (42686,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42978,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43254,666557), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 710057  inst.: 12269983 (ipc=16.0) sim_rate=48307 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 07:04:11 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43550,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (43922,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44327,666557), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 713057  inst.: 12315239 (ipc=16.0) sim_rate=48295 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 07:04:12 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(32,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 715557  inst.: 12356735 (ipc=16.0) sim_rate=48268 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 07:04:13 2016
GPGPU-Sim uArch: cycles simulated: 718057  inst.: 12395671 (ipc=16.0) sim_rate=48232 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 07:04:14 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(34,0,0) tid=(374,0,0)
GPGPU-Sim uArch: cycles simulated: 721057  inst.: 12443771 (ipc=16.0) sim_rate=48231 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 07:04:15 2016
GPGPU-Sim uArch: cycles simulated: 723557  inst.: 12483458 (ipc=16.0) sim_rate=48198 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 07:04:16 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(45,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 726057  inst.: 12522836 (ipc=16.0) sim_rate=48164 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 07:04:17 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (60997,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (61457,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (61509,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (61931,666557), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 729057  inst.: 12565784 (ipc=15.9) sim_rate=48144 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 07:04:18 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (63005,666557), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (63042,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (63164,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (63458,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (63748,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (64029,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (64127,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (64133,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64175,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (64371,666557), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 732057  inst.: 12611640 (ipc=15.9) sim_rate=48136 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 07:04:19 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (65747,666557), 1 CTAs running
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(52,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 735057  inst.: 12661553 (ipc=15.9) sim_rate=48142 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 07:04:20 2016
GPGPU-Sim uArch: cycles simulated: 738057  inst.: 12708553 (ipc=15.9) sim_rate=48138 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 07:04:21 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(57,0,0) tid=(321,0,0)
GPGPU-Sim uArch: cycles simulated: 741557  inst.: 12761928 (ipc=15.9) sim_rate=48158 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 07:04:22 2016
GPGPU-Sim uArch: cycles simulated: 744557  inst.: 12806774 (ipc=15.8) sim_rate=48145 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 07:04:23 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(53,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 748057  inst.: 12853751 (ipc=15.7) sim_rate=48141 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 07:04:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (81748,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (82193,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (82248,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (83288,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (83819,666557), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (83977,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (84216,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (84297,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (84400,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (84545,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (85024,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (85027,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (85277,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 753057  inst.: 12885316 (ipc=15.2) sim_rate=48079 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 07:04:25 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (86806,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87817,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (92854,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(60,0,0) tid=(381,0,0)
GPGPU-Sim uArch: cycles simulated: 763557  inst.: 12916059 (ipc=13.8) sim_rate=48015 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 07:04:26 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (101760,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (103940,666557), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 103941
gpu_sim_insn = 1348629
gpu_ipc =      12.9749
gpu_tot_sim_cycle = 770498
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      16.7702
gpu_tot_issued_cta = 693
gpu_stall_dramfull = 928810
gpu_stall_icnt2sh    = 3401985
gpu_total_sim_rate=48035

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 762292
	L1I_total_cache_misses = 693
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 84269, Miss = 49890, Miss_rate = 0.592, Pending_hits = 3225, Reservation_fails = 70983
	L1D_cache_core[1]: Access = 82773, Miss = 48853, Miss_rate = 0.590, Pending_hits = 3098, Reservation_fails = 70106
	L1D_cache_core[2]: Access = 84580, Miss = 49995, Miss_rate = 0.591, Pending_hits = 3291, Reservation_fails = 69183
	L1D_cache_core[3]: Access = 83808, Miss = 49649, Miss_rate = 0.592, Pending_hits = 3116, Reservation_fails = 69737
	L1D_cache_core[4]: Access = 94098, Miss = 55638, Miss_rate = 0.591, Pending_hits = 3601, Reservation_fails = 69792
	L1D_cache_core[5]: Access = 85221, Miss = 49763, Miss_rate = 0.584, Pending_hits = 3242, Reservation_fails = 72712
	L1D_cache_core[6]: Access = 86921, Miss = 50273, Miss_rate = 0.578, Pending_hits = 3216, Reservation_fails = 66152
	L1D_cache_core[7]: Access = 82446, Miss = 48290, Miss_rate = 0.586, Pending_hits = 3165, Reservation_fails = 65776
	L1D_cache_core[8]: Access = 97899, Miss = 57848, Miss_rate = 0.591, Pending_hits = 3847, Reservation_fails = 82402
	L1D_cache_core[9]: Access = 86632, Miss = 50756, Miss_rate = 0.586, Pending_hits = 3162, Reservation_fails = 65120
	L1D_cache_core[10]: Access = 88414, Miss = 52266, Miss_rate = 0.591, Pending_hits = 3360, Reservation_fails = 71782
	L1D_cache_core[11]: Access = 82504, Miss = 48382, Miss_rate = 0.586, Pending_hits = 3099, Reservation_fails = 60255
	L1D_cache_core[12]: Access = 85663, Miss = 50702, Miss_rate = 0.592, Pending_hits = 3217, Reservation_fails = 70514
	L1D_cache_core[13]: Access = 83337, Miss = 48946, Miss_rate = 0.587, Pending_hits = 3141, Reservation_fails = 63092
	L1D_cache_core[14]: Access = 82361, Miss = 48041, Miss_rate = 0.583, Pending_hits = 3117, Reservation_fails = 62910
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 759292
	L1D_total_cache_miss_rate = 0.5882
	L1D_total_cache_pending_hits = 48897
	L1D_total_cache_reservation_fails = 1030516
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 478051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 528562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1008636
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113139
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21880
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 761599
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3076, 2579, 2603, 3102, 2620, 3065, 2588, 2620, 2605, 2620, 2590, 2974, 2646, 2553, 2620, 2601, 1366, 1295, 1826, 1340, 1329, 1796, 1796, 1370, 1789, 1381, 1351, 1314, 1366, 1837, 1351, 1325, 1768, 1323, 1753, 1260, 1312, 1697, 1297, 1282, 1764, 1308, 1293, 1768, 1701, 1297, 1252, 1286, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 2000865
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 528562
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2000865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16169	W0_Idle:386004	W0_Scoreboard:18083551	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4228496 {8:528562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71884432 {136:528562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 215 
maxdqlatency = 0 
maxmflatency = 754 
averagemflatency = 241 
max_icnt2mem_latency = 484 
max_icnt2sh_latency = 766225 
mrq_lat_table:28407 	3034 	457 	1283 	4673 	563 	162 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	460275 	299902 	3848 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	401465 	196306 	69164 	54689 	39771 	2720 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	60800 	243608 	205901 	17923 	345 	0 	0 	1 	6 	22 	67 	1580 	10034 	61936 	60407 	72271 	29124 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	833 	711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        84        87        32        32        31        29        32        32        62        48        32        32        32        32 
dram[1]:        32        31        84        84        31        31        32        31        32        34        40        30        30        31        31        31 
dram[2]:        32        31        83        82        31        32        32        31        32        34        32        28        32        30        31        32 
dram[3]:        32        32        84        87        34        31        32        32        53        50        52        55        31        31        31        31 
dram[4]:        32        32        87        90        33        31        32        32        32        34        39        47        32        31        32        32 
dram[5]:        32        32        84        92        33        32        32        31        34        31        31        37        32        32        31        31 
maximum service time to same row:
dram[0]:     94265     98243     80976     64584     48500    102934     86396     88104     42978     91096     48719     50768     96407     97941     95149     95097 
dram[1]:     94087     93003     93356     53944     75602     88273     75657     88140     66008     91117     92042     69025     96403     97952     92212     95227 
dram[2]:     94228     94227     73790     61321     43687    105479     93236     85999     91222     91219    136612     48815     96404     97984     99775     95155 
dram[3]:     98244     94115     73760     61204     87873     98841     63912     57851     91144     67939     53834     92033     96405     97975     99850     95001 
dram[4]:     98141     94319     53816     60655    103716    106010     88141     88078     89879     91304     71385    142704     96403     98110     93902     95093 
dram[5]:     98242     94384     53824     75480     80392     90661     63912     63909     91079     91113     92053     93444     96396     96509     93850     95170 
average row accesses per activate:
dram[0]:  5.084746  5.209677  3.796748  3.601562  2.741259  2.737589  3.550848  3.194030  2.966887  3.094203  2.987342  2.649718  3.172414  3.250000  2.843750  3.476191 
dram[1]:  4.820896  4.938461  4.295238  3.655738  3.293103  3.056452  3.325581  3.357723  3.146667  3.258993  2.772455  2.680473  2.792593  2.898438  3.207547  3.789474 
dram[2]:  5.660714  4.952381  4.192660  3.964286  2.884058  2.758865  3.732143  3.187500  3.164286  3.449612  2.741176  2.717791  2.967213  2.921260  3.639175  3.415842 
dram[3]:  4.185714  5.000000  3.712000  4.041322  2.737589  2.992481  3.255639  3.140741  3.114094  3.190476  2.942675  2.903846  2.976000  3.108333  3.256881  3.460000 
dram[4]:  4.805970  4.818182  3.664062  3.820513  2.976191  2.921875  3.577586  3.192308  3.127660  3.068027  2.773006  2.827161  2.835821  2.975610  3.043860  3.069565 
dram[5]:  5.980769  4.632353  3.811024  3.360000  2.929688  2.881890  3.678261  2.837838  3.476191  2.987180  2.931677  3.012903  3.077586  3.205357  3.595960  3.372549 
average row locality = 38621/11751 = 3.286614
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       300       323       341       344       350       349       384       396       381       364       400       399       360       369       364       365 
dram[1]:       323       321       323       334       337       337       395       382       404       389       396       391       364       363       340       360 
dram[2]:       317       312       337       340       352       355       384       375       379       382       398       377       353       359       353       345 
dram[3]:       293       330       344       348       346       363       398       390       395       398       394       387       363       369       355       346 
dram[4]:       322       318       355       328       338       344       382       380       378       388       386       391       372       363       347       353 
dram[5]:       311       315       357       364       335       331       391       384       374       404       404       397       349       355       356       344 
total reads: 34601
bank skew: 404/293 = 1.38
chip skew: 5819/5718 = 1.02
number of total write accesses:
dram[0]:         0         0       126       117        42        37        35        32        67        63        72        70         8         8         0         0 
dram[1]:         0         0       128       112        45        42        34        31        68        64        67        62        13         8         0         0 
dram[2]:         0         0       120       104        46        34        34        33        64        63        68        66         9        12         0         0 
dram[3]:         0         0       120       141        40        35        35        34        69        71        68        66         9         4         0         0 
dram[4]:         0         0       114       119        37        30        33        35        63        63        66        67         8         3         0         0 
dram[5]:         0         0       127       140        40        35        32        36        64        62        68        70         8         4         0         0 
total reads: 4020
min_bank_accesses = 0!
chip skew: 692/638 = 1.08
average mf latency per bank:
dram[0]:       1366      1353      1063      1088      9267     10029     13898     14560      2754      2982      2501      2770      1499      1464      1153      1256
dram[1]:       1265      1592      1073      1174      9593     12504     14443     16491      2680      2958      2631      3037      1490      1622      1287      1355
dram[2]:       1288      1486      1142      1221      9728     12243     15302     16614      3012      3201      2663      3091      1540      3036      1261      1463
dram[3]:       1380      1432      1026      1093      9411     11986     13591     16467      2710      3043      2651      3080      1421      1568      1141      1409
dram[4]:       1306      1471      1049      1264     10148     13153     14734     17018      2827      3096      2750      2997      1543      1560      1262      1443
dram[5]:       1317      1609      1011      1110     10254     13613     14762     16733      2954      3157      2728      3181      1584      1659      1267      1475
maximum mf latency per bank:
dram[0]:        575       651       573       593       568       661       599       704       555       618       578       564       621       657       624       678
dram[1]:        569       662       581       656       636       689       642       613       604       668       598       625       590       618       604       665
dram[2]:        586       612       612       754       575       712       653       684       659       607       683       644       600       629       670       712
dram[3]:        572       658       664       686       573       729       623       693       613       659       558       611       537       702       648       720
dram[4]:        674       640       706       697       618       648       652       675       604       683       611       632       635       676       693       710
dram[5]:        577       635       678       742       690       684       588       707       609       685       635       698       599       607       670       748

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017049 n_nop=1000498 n_act=1997 n_pre=1981 n_req=6466 n_rd=11578 n_write=995 bw_util=0.02472
n_activity=120693 dram_eff=0.2083
bk0: 600a 1013922i bk1: 646a 1013854i bk2: 682a 1011240i bk3: 688a 1010960i bk4: 700a 1011291i bk5: 698a 1011253i bk6: 768a 1011438i bk7: 792a 1010735i bk8: 762a 1010506i bk9: 728a 1010971i bk10: 800a 1009983i bk11: 798a 1009566i bk12: 720a 1011959i bk13: 738a 1011866i bk14: 728a 1011823i bk15: 730a 1012204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0340092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017049 n_nop=1000693 n_act=1940 n_pre=1924 n_req=6433 n_rd=11518 n_write=974 bw_util=0.02457
n_activity=119904 dram_eff=0.2084
bk0: 646a 1013627i bk1: 642a 1013837i bk2: 646a 1011657i bk3: 668a 1011287i bk4: 674a 1012041i bk5: 674a 1011725i bk6: 790a 1011171i bk7: 764a 1011374i bk8: 808a 1010531i bk9: 778a 1010823i bk10: 792a 1010154i bk11: 782a 1009936i bk12: 728a 1011454i bk13: 726a 1011734i bk14: 680a 1012350i bk15: 720a 1012458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0350524
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017049 n_nop=1000855 n_act=1908 n_pre=1892 n_req=6371 n_rd=11436 n_write=958 bw_util=0.02437
n_activity=119653 dram_eff=0.2072
bk0: 634a 1013948i bk1: 624a 1013827i bk2: 674a 1011685i bk3: 680a 1011679i bk4: 704a 1011228i bk5: 710a 1011174i bk6: 768a 1011708i bk7: 750a 1011136i bk8: 758a 1010989i bk9: 764a 1011119i bk10: 796a 1009890i bk11: 754a 1010233i bk12: 706a 1011807i bk13: 718a 1011774i bk14: 706a 1012453i bk15: 690a 1012420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.033373
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017049 n_nop=1000448 n_act=1987 n_pre=1971 n_req=6511 n_rd=11638 n_write=1005 bw_util=0.02486
n_activity=122268 dram_eff=0.2068
bk0: 586a 1013696i bk1: 660a 1013628i bk2: 688a 1011142i bk3: 696a 1010796i bk4: 692a 1011441i bk5: 726a 1011354i bk6: 796a 1010842i bk7: 780a 1010670i bk8: 790a 1010541i bk9: 796a 1010490i bk10: 788a 1010361i bk11: 774a 1010272i bk12: 726a 1011865i bk13: 738a 1011957i bk14: 710a 1012340i bk15: 692a 1012516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0350465
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017049 n_nop=1000680 n_act=1977 n_pre=1961 n_req=6383 n_rd=11490 n_write=941 bw_util=0.02445
n_activity=119424 dram_eff=0.2082
bk0: 644a 1013609i bk1: 636a 1013634i bk2: 710a 1010877i bk3: 656a 1010935i bk4: 676a 1011916i bk5: 688a 1011684i bk6: 764a 1011458i bk7: 760a 1010922i bk8: 756a 1010870i bk9: 776a 1010525i bk10: 772a 1010315i bk11: 782a 1009926i bk12: 744a 1011467i bk13: 726a 1011822i bk14: 694a 1012127i bk15: 706a 1011942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0341989
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017049 n_nop=1000643 n_act=1942 n_pre=1926 n_req=6457 n_rd=11542 n_write=996 bw_util=0.02466
n_activity=120117 dram_eff=0.2088
bk0: 622a 1014189i bk1: 630a 1013844i bk2: 714a 1011002i bk3: 728a 1010058i bk4: 670a 1011562i bk5: 662a 1011770i bk6: 782a 1011526i bk7: 768a 1010504i bk8: 748a 1011195i bk9: 808a 1010204i bk10: 808a 1009972i bk11: 794a 1010168i bk12: 698a 1012082i bk13: 710a 1012183i bk14: 712a 1012573i bk15: 688a 1012399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0357564

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62100, Miss = 2880, Miss_rate = 0.046, Pending_hits = 79, Reservation_fails = 223
L2_cache_bank[1]: Access = 62859, Miss = 2909, Miss_rate = 0.046, Pending_hits = 63, Reservation_fails = 124
L2_cache_bank[2]: Access = 62129, Miss = 2882, Miss_rate = 0.046, Pending_hits = 86, Reservation_fails = 175
L2_cache_bank[3]: Access = 64242, Miss = 2877, Miss_rate = 0.045, Pending_hits = 66, Reservation_fails = 94
L2_cache_bank[4]: Access = 63175, Miss = 2873, Miss_rate = 0.045, Pending_hits = 78, Reservation_fails = 272
L2_cache_bank[5]: Access = 67290, Miss = 2845, Miss_rate = 0.042, Pending_hits = 62, Reservation_fails = 194
L2_cache_bank[6]: Access = 62146, Miss = 2888, Miss_rate = 0.046, Pending_hits = 70, Reservation_fails = 50
L2_cache_bank[7]: Access = 64640, Miss = 2931, Miss_rate = 0.045, Pending_hits = 83, Reservation_fails = 71
L2_cache_bank[8]: Access = 62668, Miss = 2880, Miss_rate = 0.046, Pending_hits = 63, Reservation_fails = 49
L2_cache_bank[9]: Access = 64613, Miss = 2865, Miss_rate = 0.044, Pending_hits = 64, Reservation_fails = 84
L2_cache_bank[10]: Access = 63170, Miss = 2877, Miss_rate = 0.046, Pending_hits = 75, Reservation_fails = 22
L2_cache_bank[11]: Access = 65083, Miss = 2894, Miss_rate = 0.044, Pending_hits = 77, Reservation_fails = 111
L2_total_cache_accesses = 764115
L2_total_cache_misses = 34601
L2_total_cache_miss_rate = 0.0453
L2_total_cache_pending_hits = 866
L2_total_cache_reservation_fails = 1469
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 495288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 805
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 233277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.240
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=2878753
icnt_total_pkts_simt_to_mem=999825
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8264
	minimum = 6
	maximum = 98
Network latency average = 12.6978
	minimum = 6
	maximum = 84
Slowest packet = 1416352
Flit latency average = 12.2074
	minimum = 6
	maximum = 80
Slowest flit = 3815620
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0399172
	minimum = 0.0326531 (at node 1)
	maximum = 0.0474404 (at node 26)
Accepted packet rate average = 0.0399172
	minimum = 0.0326531 (at node 1)
	maximum = 0.0474404 (at node 26)
Injected flit rate average = 0.118689
	minimum = 0.0332689 (at node 1)
	maximum = 0.233815 (at node 26)
Accepted flit rate average= 0.118689
	minimum = 0.0434862 (at node 21)
	maximum = 0.207041 (at node 8)
Injected packet length average = 2.97338
Accepted packet length average = 2.97338
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.941 (11 samples)
	minimum = 6 (11 samples)
	maximum = 126.364 (11 samples)
Network latency average = 11.1148 (11 samples)
	minimum = 6 (11 samples)
	maximum = 112.545 (11 samples)
Flit latency average = 10.3784 (11 samples)
	minimum = 6 (11 samples)
	maximum = 110.727 (11 samples)
Fragmentation average = 0.00347417 (11 samples)
	minimum = 0 (11 samples)
	maximum = 22.0909 (11 samples)
Injected packet rate average = 0.039592 (11 samples)
	minimum = 0.0314567 (11 samples)
	maximum = 0.0947412 (11 samples)
Accepted packet rate average = 0.039592 (11 samples)
	minimum = 0.0314567 (11 samples)
	maximum = 0.0947412 (11 samples)
Injected flit rate average = 0.0820224 (11 samples)
	minimum = 0.0427983 (11 samples)
	maximum = 0.167447 (11 samples)
Accepted flit rate average = 0.0820224 (11 samples)
	minimum = 0.0510569 (11 samples)
	maximum = 0.218909 (11 samples)
Injected packet size average = 2.07169 (11 samples)
Accepted packet size average = 2.07169 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 29 sec (269 sec)
gpgpu_simulation_rate = 48035 (inst/sec)
gpgpu_simulation_rate = 2864 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,770498)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,770498)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,770498)
GPGPU-Sim uArch: cycles simulated: 770998  inst.: 12967638 (ipc=92.4) sim_rate=48028 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 07:04:27 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(6,0,0) tid=(391,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1171,770498), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1172,770498)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1269,770498), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1270,770498)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1270,770498), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1271,770498)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1273,770498), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1274,770498)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1275,770498), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1276,770498)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1277,770498), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1278,770498)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1278,770498), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1279,770498)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1283,770498), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1284,770498)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1383,770498), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1384,770498)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1386,770498), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1387,770498)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1392,770498), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1393,770498)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1395,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1395,770498), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1396,770498)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1396,770498)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1398,770498), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1399,770498)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1405,770498), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1406,770498)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(15,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2269,770498), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2270,770498)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2379,770498), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2380,770498)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2395,770498), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2396,770498)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2494,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2504,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2508,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2608,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2611,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2616,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2619,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2626,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2632,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2733,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2736,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2741,770498), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 773498  inst.: 13177654 (ipc=85.4) sim_rate=48626 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 07:04:28 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(31,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3605,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3611,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3736,770498), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3827,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3829,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3830,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3839,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3844,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3951,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3953,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3954,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3961,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3967,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4076,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4076,770498), 1 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(53,0,0) tid=(295,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4825,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4930,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4947,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5048,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5064,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5072,770498), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5166,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5173,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5175,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5177,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5180,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5286,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5295,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5298,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5303,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5821,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 776498  inst.: 13370294 (ipc=74.8) sim_rate=49155 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 07:04:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6160,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6166,770498), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 3.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 6167
gpu_sim_insn = 450048
gpu_ipc =      72.9768
gpu_tot_sim_cycle = 776665
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      17.2165
gpu_tot_issued_cta = 756
gpu_stall_dramfull = 928810
gpu_stall_icnt2sh    = 3401985
gpu_total_sim_rate=49159

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 771332
	L1I_total_cache_misses = 693
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 84333, Miss = 49906, Miss_rate = 0.592, Pending_hits = 3273, Reservation_fails = 70983
	L1D_cache_core[1]: Access = 82837, Miss = 48869, Miss_rate = 0.590, Pending_hits = 3146, Reservation_fails = 70106
	L1D_cache_core[2]: Access = 84644, Miss = 50011, Miss_rate = 0.591, Pending_hits = 3339, Reservation_fails = 69183
	L1D_cache_core[3]: Access = 83888, Miss = 49669, Miss_rate = 0.592, Pending_hits = 3176, Reservation_fails = 69737
	L1D_cache_core[4]: Access = 94162, Miss = 55654, Miss_rate = 0.591, Pending_hits = 3649, Reservation_fails = 69792
	L1D_cache_core[5]: Access = 85285, Miss = 49779, Miss_rate = 0.584, Pending_hits = 3290, Reservation_fails = 72712
	L1D_cache_core[6]: Access = 86985, Miss = 50289, Miss_rate = 0.578, Pending_hits = 3264, Reservation_fails = 66152
	L1D_cache_core[7]: Access = 82510, Miss = 48306, Miss_rate = 0.585, Pending_hits = 3213, Reservation_fails = 65776
	L1D_cache_core[8]: Access = 97963, Miss = 57864, Miss_rate = 0.591, Pending_hits = 3895, Reservation_fails = 82402
	L1D_cache_core[9]: Access = 86712, Miss = 50776, Miss_rate = 0.586, Pending_hits = 3222, Reservation_fails = 65120
	L1D_cache_core[10]: Access = 88478, Miss = 52282, Miss_rate = 0.591, Pending_hits = 3408, Reservation_fails = 71782
	L1D_cache_core[11]: Access = 82568, Miss = 48398, Miss_rate = 0.586, Pending_hits = 3147, Reservation_fails = 60255
	L1D_cache_core[12]: Access = 85735, Miss = 50720, Miss_rate = 0.592, Pending_hits = 3271, Reservation_fails = 70514
	L1D_cache_core[13]: Access = 83401, Miss = 48962, Miss_rate = 0.587, Pending_hits = 3189, Reservation_fails = 63092
	L1D_cache_core[14]: Access = 82425, Miss = 48057, Miss_rate = 0.583, Pending_hits = 3165, Reservation_fails = 62910
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 759542
	L1D_total_cache_miss_rate = 0.5879
	L1D_total_cache_pending_hits = 49647
	L1D_total_cache_reservation_fails = 1030516
	L1D_cache_data_port_util = 0.048
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 478051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 528812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1008636
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 115147
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21880
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 770639
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3106, 2609, 2633, 3132, 2650, 3095, 2618, 2650, 2635, 2650, 2620, 3004, 2676, 2583, 2650, 2631, 1381, 1310, 1841, 1355, 1344, 1811, 1811, 1385, 1804, 1396, 1366, 1329, 1381, 1852, 1366, 1340, 1783, 1338, 1768, 1275, 1327, 1712, 1312, 1297, 1779, 1323, 1308, 1783, 1716, 1312, 1267, 1301, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 2000865
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 528812
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2000865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16206	W0_Idle:389256	W0_Scoreboard:18225712	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4230496 {8:528812,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71918432 {136:528812,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 215 
maxdqlatency = 0 
maxmflatency = 754 
averagemflatency = 241 
max_icnt2mem_latency = 484 
max_icnt2sh_latency = 766225 
mrq_lat_table:28613 	3038 	458 	1285 	4673 	563 	162 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	460312 	300115 	3848 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	401715 	196306 	69164 	54689 	39771 	2720 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	61050 	243608 	205901 	17923 	345 	0 	0 	1 	6 	22 	67 	1580 	10034 	61936 	60407 	72271 	29124 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	844 	713 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        84        87        32        32        31        29        32        32        62        48        32        32        32        32 
dram[1]:        32        31        84        84        31        31        32        31        32        34        40        30        30        31        31        31 
dram[2]:        32        31        83        82        31        32        32        31        32        34        32        28        32        30        31        32 
dram[3]:        32        32        84        87        34        31        32        32        53        50        52        55        31        31        31        31 
dram[4]:        32        32        87        90        33        31        32        32        32        34        39        47        32        31        32        32 
dram[5]:        32        32        84        92        33        32        32        31        34        31        31        37        32        32        31        31 
maximum service time to same row:
dram[0]:     94265     98243     80976     64584     48500    102934     86396     88104     42978     91096     48719     50768     96407     97941     95149     95097 
dram[1]:     94087     93003     93356     53944     75602     88273     75657     88140     66008     91117     92042     69025     96403     97952     92212     95227 
dram[2]:     94228     94227     73790     61321     43687    105479     93236     85999     91222     91219    136612     48815     96404     97984     99775     95155 
dram[3]:     98244     94115     73760     61204     87873     98841     63912     57851     91144     67939     53834     92033     96405     97975     99850     95001 
dram[4]:     98141     94319     53816     60655    103716    106010     88141     88078     89879     91304     71385    142704     96403     98110     93902     95093 
dram[5]:     98242     94384     53824     75480     80392     90661     63912     63909     91079     91113     92053     93444     96396     96509     93850     95170 
average row accesses per activate:
dram[0]:  5.084746  5.209677  3.796748  3.601562  2.839161  2.872340  3.550848  3.194030  2.966887  3.094203  2.987342  2.649718  3.172414  3.250000  2.843750  3.476191 
dram[1]:  4.820896  4.938461  4.295238  3.655738  3.448276  3.209677  3.325581  3.357723  3.146667  3.258993  2.772455  2.680473  2.792593  2.898438  3.207547  3.789474 
dram[2]:  5.660714  4.952381  4.192660  3.964286  3.036232  2.886525  3.732143  3.187500  3.164286  3.449612  2.741176  2.717791  2.967213  2.921260  3.639175  3.415842 
dram[3]:  4.185714  5.000000  3.712000  4.041322  2.872340  3.135338  3.255639  3.140741  3.114094  3.190476  2.942675  2.903846  2.976000  3.108333  3.256881  3.460000 
dram[4]:  4.805970  4.818182  3.664062  3.820513  3.119048  3.039062  3.577586  3.192308  3.127660  3.068027  2.773006  2.827161  2.835821  2.975610  3.043860  3.069565 
dram[5]:  5.980769  4.632353  3.811024  3.360000  3.038760  3.007874  3.678261  2.837838  3.476191  2.987180  2.931677  3.012903  3.077586  3.205357  3.595960  3.372549 
average row locality = 38834/11752 = 3.304459
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       300       323       341       344       364       368       384       396       381       364       400       399       360       369       364       365 
dram[1]:       323       321       323       334       355       356       395       382       404       389       396       391       364       363       340       360 
dram[2]:       317       312       337       340       373       373       384       375       379       382       398       377       353       359       353       345 
dram[3]:       293       330       344       348       365       382       398       390       395       398       394       387       363       369       355       346 
dram[4]:       322       318       355       328       356       359       382       380       378       388       386       391       372       363       347       353 
dram[5]:       311       315       357       364       352       347       391       384       374       404       404       397       349       355       356       344 
total reads: 34814
bank skew: 404/293 = 1.38
chip skew: 5857/5757 = 1.02
number of total write accesses:
dram[0]:         0         0       126       117        42        37        35        32        67        63        72        70         8         8         0         0 
dram[1]:         0         0       128       112        45        42        34        31        68        64        67        62        13         8         0         0 
dram[2]:         0         0       120       104        46        34        34        33        64        63        68        66         9        12         0         0 
dram[3]:         0         0       120       141        40        35        35        34        69        71        68        66         9         4         0         0 
dram[4]:         0         0       114       119        37        30        33        35        63        63        66        67         8         3         0         0 
dram[5]:         0         0       127       140        40        35        32        36        64        62        68        70         8         4         0         0 
total reads: 4020
min_bank_accesses = 0!
chip skew: 692/638 = 1.08
average mf latency per bank:
dram[0]:       1366      1353      1063      1088      8958      9572     13898     14560      2754      2982      2501      2770      1499      1464      1153      1256
dram[1]:       1265      1592      1073      1174      9174     11920     14443     16491      2680      2958      2631      3037      1490      1622      1287      1355
dram[2]:       1288      1486      1142      1221      9254     11714     15302     16614      3012      3201      2663      3091      1540      3036      1261      1463
dram[3]:       1380      1432      1026      1093      8983     11452     13591     16467      2710      3043      2651      3080      1421      1568      1141      1409
dram[4]:       1306      1471      1049      1264      9696     12658     14734     17018      2827      3096      2750      2997      1543      1560      1262      1443
dram[5]:       1317      1609      1011      1110      9822     13055     14762     16733      2954      3157      2728      3181      1584      1659      1267      1475
maximum mf latency per bank:
dram[0]:        575       651       573       593       568       661       599       704       555       618       578       564       621       657       624       678
dram[1]:        569       662       581       656       636       689       642       613       604       668       598       625       590       618       604       665
dram[2]:        586       612       612       754       575       712       653       684       659       607       683       644       600       629       670       712
dram[3]:        572       658       664       686       573       729       623       693       613       659       558       611       537       702       648       720
dram[4]:        674       640       706       697       618       648       652       675       604       683       611       632       635       676       693       710
dram[5]:        577       635       678       742       690       684       588       707       609       685       635       698       599       607       670       748

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025189 n_nop=1008572 n_act=1997 n_pre=1981 n_req=6499 n_rd=11644 n_write=995 bw_util=0.02466
n_activity=121097 dram_eff=0.2087
bk0: 600a 1022062i bk1: 646a 1021994i bk2: 682a 1019380i bk3: 688a 1019100i bk4: 728a 1019373i bk5: 736a 1019300i bk6: 768a 1019578i bk7: 792a 1018875i bk8: 762a 1018646i bk9: 728a 1019111i bk10: 800a 1018123i bk11: 798a 1017706i bk12: 720a 1020099i bk13: 738a 1020006i bk14: 728a 1019963i bk15: 730a 1020344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0337684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025189 n_nop=1008759 n_act=1940 n_pre=1924 n_req=6470 n_rd=11592 n_write=974 bw_util=0.02451
n_activity=120408 dram_eff=0.2087
bk0: 646a 1021767i bk1: 642a 1021977i bk2: 646a 1019797i bk3: 668a 1019427i bk4: 710a 1020109i bk5: 712a 1019788i bk6: 790a 1019311i bk7: 764a 1019514i bk8: 808a 1018671i bk9: 778a 1018963i bk10: 792a 1018294i bk11: 782a 1018076i bk12: 728a 1019594i bk13: 726a 1019874i bk14: 680a 1020490i bk15: 720a 1020598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0347741
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025189 n_nop=1008917 n_act=1908 n_pre=1892 n_req=6410 n_rd=11514 n_write=958 bw_util=0.02433
n_activity=120115 dram_eff=0.2077
bk0: 634a 1022088i bk1: 624a 1021967i bk2: 674a 1019825i bk3: 680a 1019819i bk4: 746a 1019277i bk5: 746a 1019213i bk6: 768a 1019848i bk7: 750a 1019276i bk8: 758a 1019129i bk9: 764a 1019259i bk10: 796a 1018030i bk11: 754a 1018373i bk12: 706a 1019947i bk13: 718a 1019914i bk14: 706a 1020593i bk15: 690a 1020560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0331119
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025189 n_nop=1008512 n_act=1987 n_pre=1971 n_req=6549 n_rd=11714 n_write=1005 bw_util=0.02481
n_activity=122736 dram_eff=0.2073
bk0: 586a 1021836i bk1: 660a 1021768i bk2: 688a 1019282i bk3: 696a 1018936i bk4: 730a 1019504i bk5: 764a 1019410i bk6: 796a 1018982i bk7: 780a 1018810i bk8: 790a 1018681i bk9: 796a 1018630i bk10: 788a 1018501i bk11: 774a 1018412i bk12: 726a 1020005i bk13: 738a 1020097i bk14: 710a 1020480i bk15: 692a 1020656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0347682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025189 n_nop=1008754 n_act=1977 n_pre=1961 n_req=6416 n_rd=11556 n_write=941 bw_util=0.02438
n_activity=119839 dram_eff=0.2086
bk0: 644a 1021749i bk1: 636a 1021774i bk2: 710a 1019017i bk3: 656a 1019075i bk4: 712a 1019977i bk5: 718a 1019746i bk6: 764a 1019598i bk7: 760a 1019062i bk8: 756a 1019010i bk9: 776a 1018665i bk10: 772a 1018455i bk11: 782a 1018066i bk12: 744a 1019607i bk13: 726a 1019962i bk14: 694a 1020267i bk15: 706a 1020082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0339342
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025189 n_nop=1008715 n_act=1943 n_pre=1927 n_req=6490 n_rd=11608 n_write=996 bw_util=0.02459
n_activity=120585 dram_eff=0.209
bk0: 622a 1022330i bk1: 630a 1021985i bk2: 714a 1019143i bk3: 728a 1018199i bk4: 704a 1019610i bk5: 694a 1019844i bk6: 782a 1019665i bk7: 768a 1018643i bk8: 748a 1019334i bk9: 808a 1018343i bk10: 808a 1018111i bk11: 794a 1018308i bk12: 698a 1020222i bk13: 710a 1020323i bk14: 712a 1020713i bk15: 688a 1020540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0354725

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62120, Miss = 2894, Miss_rate = 0.047, Pending_hits = 79, Reservation_fails = 223
L2_cache_bank[1]: Access = 62881, Miss = 2928, Miss_rate = 0.047, Pending_hits = 63, Reservation_fails = 124
L2_cache_bank[2]: Access = 62149, Miss = 2900, Miss_rate = 0.047, Pending_hits = 86, Reservation_fails = 175
L2_cache_bank[3]: Access = 64262, Miss = 2896, Miss_rate = 0.045, Pending_hits = 66, Reservation_fails = 94
L2_cache_bank[4]: Access = 63197, Miss = 2894, Miss_rate = 0.046, Pending_hits = 78, Reservation_fails = 272
L2_cache_bank[5]: Access = 67310, Miss = 2863, Miss_rate = 0.043, Pending_hits = 62, Reservation_fails = 194
L2_cache_bank[6]: Access = 62168, Miss = 2907, Miss_rate = 0.047, Pending_hits = 70, Reservation_fails = 50
L2_cache_bank[7]: Access = 64660, Miss = 2950, Miss_rate = 0.046, Pending_hits = 83, Reservation_fails = 71
L2_cache_bank[8]: Access = 62690, Miss = 2898, Miss_rate = 0.046, Pending_hits = 63, Reservation_fails = 49
L2_cache_bank[9]: Access = 64633, Miss = 2880, Miss_rate = 0.045, Pending_hits = 64, Reservation_fails = 84
L2_cache_bank[10]: Access = 63192, Miss = 2894, Miss_rate = 0.046, Pending_hits = 75, Reservation_fails = 22
L2_cache_bank[11]: Access = 65103, Miss = 2910, Miss_rate = 0.045, Pending_hits = 77, Reservation_fails = 111
L2_total_cache_accesses = 764365
L2_total_cache_misses = 34814
L2_total_cache_miss_rate = 0.0455
L2_total_cache_pending_hits = 866
L2_total_cache_reservation_fails = 1469
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 495325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 805
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 233277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=2880003
icnt_total_pkts_simt_to_mem=1000075
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.092
	minimum = 6
	maximum = 13
Network latency average = 8.07
	minimum = 6
	maximum = 12
Slowest packet = 1528254
Flit latency average = 6.058
	minimum = 6
	maximum = 10
Slowest flit = 3878583
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00300284
	minimum = 0.00259445 (at node 0)
	maximum = 0.00356737 (at node 16)
Accepted packet rate average = 0.00300284
	minimum = 0.00259445 (at node 0)
	maximum = 0.00356737 (at node 16)
Injected flit rate average = 0.00900852
	minimum = 0.00259445 (at node 0)
	maximum = 0.0178369 (at node 16)
Accepted flit rate average= 0.00900852
	minimum = 0.00324307 (at node 15)
	maximum = 0.0162153 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5369 (12 samples)
	minimum = 6 (12 samples)
	maximum = 116.917 (12 samples)
Network latency average = 10.861 (12 samples)
	minimum = 6 (12 samples)
	maximum = 104.167 (12 samples)
Flit latency average = 10.0183 (12 samples)
	minimum = 6 (12 samples)
	maximum = 102.333 (12 samples)
Fragmentation average = 0.00318466 (12 samples)
	minimum = 0 (12 samples)
	maximum = 20.25 (12 samples)
Injected packet rate average = 0.0365429 (12 samples)
	minimum = 0.0290515 (12 samples)
	maximum = 0.0871433 (12 samples)
Accepted packet rate average = 0.0365429 (12 samples)
	minimum = 0.0290515 (12 samples)
	maximum = 0.0871433 (12 samples)
Injected flit rate average = 0.0759379 (12 samples)
	minimum = 0.039448 (12 samples)
	maximum = 0.154979 (12 samples)
Accepted flit rate average = 0.0759379 (12 samples)
	minimum = 0.0470724 (12 samples)
	maximum = 0.202018 (12 samples)
Injected packet size average = 2.07805 (12 samples)
Accepted packet size average = 2.07805 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 32 sec (272 sec)
gpgpu_simulation_rate = 49159 (inst/sec)
gpgpu_simulation_rate = 2855 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
