#*****************************************************************************************
# Vivado (TM) v2020.2 (64-bit)
#
# zynth_vivado_project_gen.tcl: Tcl script for re-creating project 'Zynth_vivado'
#
# Generated by Vivado on Wed Mar 17 11:45:02 +0100 2021
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (zynth_vivado_project_gen.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    <none>
#
# 3. The following remote source files that were added to the original project:-
#
#    "C:/Repositories/Zynth/source/hw/rtl/Encoder_Receiver.vhd"
#    "C:/Repositories/Zynth/source/hw/rtl/I2S_Tx.vhd"
#    "C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd"
#    "C:/Repositories/Zynth/source/hw/rtl/DDS.vhd"
#    "C:/Repositories/Zynth/source/hw/rtl/NCO.vhd"
#    "C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd"
#    "C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd"
#    "C:/Repositories/Zynth/source/hw/rtl/Note_Mixer.vhd"
#    "C:/Repositories/Zynth/source/hw/rtl/ADSR_Envelope.vhd"
#    "C:/Repositories/Zynth/source/hw/rtl/LFO_Bypass.vhd"
#    "C:/Repositories/Zynth/source/hw/rtl/Switch_Debounce.vhd"
#    "C:/Repositories/Zynth/source/hw/rtl/sig2unsig.vhd"
#    "C:/Repositories/Zynth/source/hw/constrs/io.xdc"
#    "C:/Repositories/Zynth/source/hw/constrs/timing.xdc"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
   "C:/Repositories/Zynth/source/hw/rtl/Encoder_Receiver.vhd" \
   "C:/Repositories/Zynth/source/hw/rtl/I2S_Tx.vhd" \
   "C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd" \
   "C:/Repositories/Zynth/source/hw/rtl/DDS.vhd" \
   "C:/Repositories/Zynth/source/hw/rtl/NCO.vhd" \
   "C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd" \
   "C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd" \
   "C:/Repositories/Zynth/source/hw/rtl/Note_Mixer.vhd" \
   "C:/Repositories/Zynth/source/hw/rtl/ADSR_Envelope.vhd" \
   "C:/Repositories/Zynth/source/hw/rtl/LFO_Bypass.vhd" \
   "C:/Repositories/Zynth/source/hw/rtl/Switch_Debounce.vhd" \
   "C:/Repositories/Zynth/source/hw/rtl/sig2unsig.vhd" \
   "C:/Repositories/Zynth/source/hw/constrs/io.xdc" \
   "C:/Repositories/Zynth/source/hw/constrs/timing.xdc" \
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  set paths [list \
   [file normalize "$origin_dir/../ip"] \
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "Zynth_vivado"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "zynth_vivado_project_gen.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/Zynth_vivado/Zynth_vivado"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z020clg400-1

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "tul.com.tw:pynq-z2:part0:1.0" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "pynq-z2" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "VHDL" -objects $obj
set_property -name "target_language" -value "VHDL" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "1" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "1" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "1" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "1" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "1" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "1" -objects $obj
set_property -name "webtalk.xcelium_export_sim" -value "1" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "1" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/../ip"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/../source/hw/rtl/Encoder_Receiver.vhd"] \
 [file normalize "${origin_dir}/../source/hw/rtl/I2S_Tx.vhd"] \
 [file normalize "${origin_dir}/../source/hw/rtl/Accumulator.vhd"] \
 [file normalize "${origin_dir}/../source/hw/rtl/DDS.vhd"] \
 [file normalize "${origin_dir}/../source/hw/rtl/NCO.vhd"] \
 [file normalize "${origin_dir}/../source/hw/rtl/SineLUT_ROM.vhd"] \
 [file normalize "${origin_dir}/../source/hw/rtl/Note_Generator.vhd"] \
 [file normalize "${origin_dir}/../source/hw/rtl/Note_Mixer.vhd"] \
 [file normalize "${origin_dir}/../source/hw/rtl/ADSR_Envelope.vhd"] \
 [file normalize "${origin_dir}/../source/hw/rtl/LFO_Bypass.vhd"] \
 [file normalize "${origin_dir}/../source/hw/rtl/Switch_Debounce.vhd"] \
 [file normalize "${origin_dir}/../source/hw/rtl/sig2unsig.vhd"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/../source/hw/rtl/Encoder_Receiver.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../source/hw/rtl/I2S_Tx.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../source/hw/rtl/Accumulator.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../source/hw/rtl/DDS.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../source/hw/rtl/NCO.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../source/hw/rtl/SineLUT_ROM.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../source/hw/rtl/Note_Generator.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../source/hw/rtl/Note_Mixer.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../source/hw/rtl/ADSR_Envelope.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../source/hw/rtl/LFO_Bypass.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../source/hw/rtl/Switch_Debounce.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../source/hw/rtl/sig2unsig.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "top" -value "zynth_hw_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../source/hw/constrs/io.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/../source/hw/constrs/io.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../source/hw/constrs/timing.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/../source/hw/constrs/timing.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "target_constrs_file" -value "[file normalize "$origin_dir/../source/hw/constrs/timing.xdc"]" -objects $obj
set_property -name "target_ucf" -value "[file normalize "$origin_dir/../source/hw/constrs/timing.xdc"]" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "top" -value "Note_Generator" -objects $obj
set_property -name "top_arch" -value "STRUCTURAL" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_file" -value "../../source/hw/rtl/Note_Generator.vhd" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added
if { [get_files Encoder_Receiver.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Encoder_Receiver.vhd
}
if { [get_files I2S_Tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/I2S_Tx.vhd
}
if { [get_files Accumulator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd
}
if { [get_files DDS.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/DDS.vhd
}
if { [get_files NCO.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/NCO.vhd
}
if { [get_files SineLUT_ROM.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd
}
if { [get_files Note_Generator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd
}
if { [get_files Accumulator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd
}
if { [get_files DDS.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/DDS.vhd
}
if { [get_files NCO.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/NCO.vhd
}
if { [get_files SineLUT_ROM.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd
}
if { [get_files Note_Generator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd
}
if { [get_files Accumulator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd
}
if { [get_files DDS.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/DDS.vhd
}
if { [get_files NCO.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/NCO.vhd
}
if { [get_files SineLUT_ROM.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd
}
if { [get_files Note_Generator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd
}
if { [get_files Accumulator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd
}
if { [get_files DDS.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/DDS.vhd
}
if { [get_files NCO.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/NCO.vhd
}
if { [get_files SineLUT_ROM.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd
}
if { [get_files Note_Generator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd
}
if { [get_files Accumulator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd
}
if { [get_files DDS.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/DDS.vhd
}
if { [get_files NCO.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/NCO.vhd
}
if { [get_files SineLUT_ROM.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd
}
if { [get_files Note_Generator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd
}
if { [get_files Accumulator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd
}
if { [get_files DDS.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/DDS.vhd
}
if { [get_files NCO.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/NCO.vhd
}
if { [get_files SineLUT_ROM.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd
}
if { [get_files Note_Generator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd
}
if { [get_files Accumulator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd
}
if { [get_files DDS.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/DDS.vhd
}
if { [get_files NCO.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/NCO.vhd
}
if { [get_files SineLUT_ROM.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd
}
if { [get_files Note_Generator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd
}
if { [get_files Accumulator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd
}
if { [get_files DDS.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/DDS.vhd
}
if { [get_files NCO.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/NCO.vhd
}
if { [get_files SineLUT_ROM.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd
}
if { [get_files Note_Generator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd
}
if { [get_files Accumulator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd
}
if { [get_files DDS.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/DDS.vhd
}
if { [get_files NCO.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/NCO.vhd
}
if { [get_files SineLUT_ROM.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd
}
if { [get_files Note_Generator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd
}
if { [get_files Accumulator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Accumulator.vhd
}
if { [get_files DDS.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/DDS.vhd
}
if { [get_files NCO.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/NCO.vhd
}
if { [get_files SineLUT_ROM.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd
}
if { [get_files Note_Generator.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd
}
if { [get_files Note_Mixer.vhd] == "" } {
  import_files -quiet -fileset sources_1 C:/Repositories/Zynth/source/hw/rtl/Note_Mixer.vhd
}


# Proc to create BD zynth_hw
proc cr_bd_zynth_hw { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# Encoder_Receiver, I2S_Tx, Note_Generator, Note_Generator, Note_Generator, Note_Generator, Note_Generator, Note_Generator, Note_Generator, Note_Generator, Note_Generator, Note_Generator, Note_Mixer



  # CHANGE DESIGN NAME HERE
  set design_name zynth_hw

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  rtlogik:user:NCA:2.1\
  rtlogik:user:Note_Config:1.0\
  rtlogik:user:Note_Driver:1.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:processing_system7:5.5\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:xlslice:1.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  Encoder_Receiver\
  I2S_Tx\
  Note_Generator\
  Note_Generator\
  Note_Generator\
  Note_Generator\
  Note_Generator\
  Note_Generator\
  Note_Generator\
  Note_Generator\
  Note_Generator\
  Note_Generator\
  Note_Mixer\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]

  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

  set GPIO_EMIO [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_EMIO ]

  set I2C0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 I2C0 ]


  # Create ports
  set I2S_BCLK [ create_bd_port -dir O I2S_BCLK ]
  set I2S_LRCLK [ create_bd_port -dir O I2S_LRCLK ]
  set I2S_SDATA [ create_bd_port -dir O I2S_SDATA ]
  set MCLK [ create_bd_port -dir O -type clk MCLK ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {12264151} \
 ] $MCLK
  set enc1_A [ create_bd_port -dir I enc1_A ]
  set enc1_B [ create_bd_port -dir I enc1_B ]
  set enc1_btn [ create_bd_port -dir I enc1_btn ]

  # Create instance: Encoder_Receiver_0, and set properties
  set block_name Encoder_Receiver
  set block_cell_name Encoder_Receiver_0
  if { [catch {set Encoder_Receiver_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Encoder_Receiver_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: I2S_Tx_0, and set properties
  set block_name I2S_Tx
  set block_cell_name I2S_Tx_0
  if { [catch {set I2S_Tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $I2S_Tx_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: NCA_0, and set properties
  set NCA_0 [ create_bd_cell -type ip -vlnv rtlogik:user:NCA:2.1 NCA_0 ]

  set_property -dict [ list \
   CONFIG.FREQ_TOLERANCE_HZ {100000} \
 ] [get_bd_pins /NCA_0/i_MCLK]

  # Create instance: NCA_1, and set properties
  set NCA_1 [ create_bd_cell -type ip -vlnv rtlogik:user:NCA:2.1 NCA_1 ]

  set_property -dict [ list \
   CONFIG.FREQ_TOLERANCE_HZ {100000} \
 ] [get_bd_pins /NCA_1/i_MCLK]

  # Create instance: NCA_2, and set properties
  set NCA_2 [ create_bd_cell -type ip -vlnv rtlogik:user:NCA:2.1 NCA_2 ]

  set_property -dict [ list \
   CONFIG.FREQ_TOLERANCE_HZ {100000} \
 ] [get_bd_pins /NCA_2/i_MCLK]

  # Create instance: NCA_3, and set properties
  set NCA_3 [ create_bd_cell -type ip -vlnv rtlogik:user:NCA:2.1 NCA_3 ]

  set_property -dict [ list \
   CONFIG.FREQ_TOLERANCE_HZ {100000} \
 ] [get_bd_pins /NCA_3/i_MCLK]

  # Create instance: NCA_4, and set properties
  set NCA_4 [ create_bd_cell -type ip -vlnv rtlogik:user:NCA:2.1 NCA_4 ]

  set_property -dict [ list \
   CONFIG.FREQ_TOLERANCE_HZ {100000} \
 ] [get_bd_pins /NCA_4/i_MCLK]

  # Create instance: NCA_5, and set properties
  set NCA_5 [ create_bd_cell -type ip -vlnv rtlogik:user:NCA:2.1 NCA_5 ]

  set_property -dict [ list \
   CONFIG.FREQ_TOLERANCE_HZ {100000} \
 ] [get_bd_pins /NCA_5/i_MCLK]

  # Create instance: NCA_6, and set properties
  set NCA_6 [ create_bd_cell -type ip -vlnv rtlogik:user:NCA:2.1 NCA_6 ]

  set_property -dict [ list \
   CONFIG.FREQ_TOLERANCE_HZ {100000} \
 ] [get_bd_pins /NCA_6/i_MCLK]

  # Create instance: NCA_7, and set properties
  set NCA_7 [ create_bd_cell -type ip -vlnv rtlogik:user:NCA:2.1 NCA_7 ]

  set_property -dict [ list \
   CONFIG.FREQ_TOLERANCE_HZ {100000} \
 ] [get_bd_pins /NCA_7/i_MCLK]

  # Create instance: NCA_8, and set properties
  set NCA_8 [ create_bd_cell -type ip -vlnv rtlogik:user:NCA:2.1 NCA_8 ]

  set_property -dict [ list \
   CONFIG.FREQ_TOLERANCE_HZ {100000} \
 ] [get_bd_pins /NCA_8/i_MCLK]

  # Create instance: NCA_9, and set properties
  set NCA_9 [ create_bd_cell -type ip -vlnv rtlogik:user:NCA:2.1 NCA_9 ]

  set_property -dict [ list \
   CONFIG.FREQ_TOLERANCE_HZ {100000} \
 ] [get_bd_pins /NCA_9/i_MCLK]

  # Create instance: Note_Config_0, and set properties
  set Note_Config_0 [ create_bd_cell -type ip -vlnv rtlogik:user:Note_Config:1.0 Note_Config_0 ]

  # Create instance: Note_Driver_0, and set properties
  set Note_Driver_0 [ create_bd_cell -type ip -vlnv rtlogik:user:Note_Driver:1.0 Note_Driver_0 ]

  # Create instance: Note_Generator_0, and set properties
  set block_name Note_Generator
  set block_cell_name Note_Generator_0
  if { [catch {set Note_Generator_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Note_Generator_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Note_Generator_1, and set properties
  set block_name Note_Generator
  set block_cell_name Note_Generator_1
  if { [catch {set Note_Generator_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Note_Generator_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Note_Generator_2, and set properties
  set block_name Note_Generator
  set block_cell_name Note_Generator_2
  if { [catch {set Note_Generator_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Note_Generator_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Note_Generator_3, and set properties
  set block_name Note_Generator
  set block_cell_name Note_Generator_3
  if { [catch {set Note_Generator_3 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Note_Generator_3 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Note_Generator_4, and set properties
  set block_name Note_Generator
  set block_cell_name Note_Generator_4
  if { [catch {set Note_Generator_4 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Note_Generator_4 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Note_Generator_5, and set properties
  set block_name Note_Generator
  set block_cell_name Note_Generator_5
  if { [catch {set Note_Generator_5 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Note_Generator_5 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Note_Generator_6, and set properties
  set block_name Note_Generator
  set block_cell_name Note_Generator_6
  if { [catch {set Note_Generator_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Note_Generator_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Note_Generator_7, and set properties
  set block_name Note_Generator
  set block_cell_name Note_Generator_7
  if { [catch {set Note_Generator_7 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Note_Generator_7 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Note_Generator_8, and set properties
  set block_name Note_Generator
  set block_cell_name Note_Generator_8
  if { [catch {set Note_Generator_8 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Note_Generator_8 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Note_Generator_9, and set properties
  set block_name Note_Generator
  set block_cell_name Note_Generator_9
  if { [catch {set Note_Generator_9 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Note_Generator_9 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Note_Mixer_0, and set properties
  set block_name Note_Mixer
  set block_cell_name Note_Mixer_0
  if { [catch {set Note_Mixer_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Note_Mixer_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]

  # Create instance: processing_system7_0, and set properties
  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
  set_property -dict [ list \
   CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
   CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
   CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
   CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
   CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {12.264151} \
   CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
   CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
   CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
   CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
   CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
   CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
   CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
   CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
   CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
   CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
   CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
   CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
   CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
   CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
   CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
   CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
   CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
   CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
   CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
   CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
   CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
   CONFIG.PCW_CLK0_FREQ {12264151} \
   CONFIG.PCW_CLK1_FREQ {10000000} \
   CONFIG.PCW_CLK2_FREQ {10000000} \
   CONFIG.PCW_CLK3_FREQ {10000000} \
   CONFIG.PCW_CORE0_FIQ_INTR {0} \
   CONFIG.PCW_CORE0_IRQ_INTR {0} \
   CONFIG.PCW_CORE1_FIQ_INTR {0} \
   CONFIG.PCW_CORE1_IRQ_INTR {0} \
   CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
   CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
   CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
   CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
   CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
   CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
   CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
   CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
   CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
   CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
   CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
   CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
   CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
   CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
   CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
   CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
   CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
   CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
   CONFIG.PCW_DM_WIDTH {4} \
   CONFIG.PCW_DQS_WIDTH {4} \
   CONFIG.PCW_DQ_WIDTH {32} \
   CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
   CONFIG.PCW_ENET0_ENET0_IO {<Select>} \
   CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {0} \
   CONFIG.PCW_ENET0_GRP_MDIO_IO {<Select>} \
   CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
   CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
   CONFIG.PCW_ENET0_RESET_ENABLE {0} \
   CONFIG.PCW_ENET0_RESET_IO {<Select>} \
   CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
   CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
   CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
   CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
   CONFIG.PCW_ENET1_RESET_ENABLE {0} \
   CONFIG.PCW_ENET_RESET_ENABLE {0} \
   CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
   CONFIG.PCW_ENET_RESET_SELECT {<Select>} \
   CONFIG.PCW_EN_4K_TIMER {0} \
   CONFIG.PCW_EN_CAN0 {0} \
   CONFIG.PCW_EN_CAN1 {0} \
   CONFIG.PCW_EN_CLK0_PORT {1} \
   CONFIG.PCW_EN_CLK1_PORT {0} \
   CONFIG.PCW_EN_CLK2_PORT {0} \
   CONFIG.PCW_EN_CLK3_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
   CONFIG.PCW_EN_DDR {1} \
   CONFIG.PCW_EN_EMIO_CAN0 {0} \
   CONFIG.PCW_EN_EMIO_CAN1 {0} \
   CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
   CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
   CONFIG.PCW_EN_EMIO_ENET0 {0} \
   CONFIG.PCW_EN_EMIO_ENET1 {0} \
   CONFIG.PCW_EN_EMIO_GPIO {1} \
   CONFIG.PCW_EN_EMIO_I2C0 {1} \
   CONFIG.PCW_EN_EMIO_I2C1 {0} \
   CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
   CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
   CONFIG.PCW_EN_EMIO_PJTAG {0} \
   CONFIG.PCW_EN_EMIO_SDIO0 {0} \
   CONFIG.PCW_EN_EMIO_SDIO1 {0} \
   CONFIG.PCW_EN_EMIO_SPI0 {0} \
   CONFIG.PCW_EN_EMIO_SPI1 {0} \
   CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
   CONFIG.PCW_EN_EMIO_TRACE {0} \
   CONFIG.PCW_EN_EMIO_TTC0 {0} \
   CONFIG.PCW_EN_EMIO_TTC1 {0} \
   CONFIG.PCW_EN_EMIO_UART0 {0} \
   CONFIG.PCW_EN_EMIO_UART1 {0} \
   CONFIG.PCW_EN_EMIO_WDT {0} \
   CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
   CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
   CONFIG.PCW_EN_ENET0 {0} \
   CONFIG.PCW_EN_ENET1 {0} \
   CONFIG.PCW_EN_GPIO {0} \
   CONFIG.PCW_EN_I2C0 {1} \
   CONFIG.PCW_EN_I2C1 {0} \
   CONFIG.PCW_EN_MODEM_UART0 {0} \
   CONFIG.PCW_EN_MODEM_UART1 {0} \
   CONFIG.PCW_EN_PJTAG {0} \
   CONFIG.PCW_EN_PTP_ENET0 {0} \
   CONFIG.PCW_EN_PTP_ENET1 {0} \
   CONFIG.PCW_EN_QSPI {1} \
   CONFIG.PCW_EN_RST0_PORT {1} \
   CONFIG.PCW_EN_RST1_PORT {0} \
   CONFIG.PCW_EN_RST2_PORT {0} \
   CONFIG.PCW_EN_RST3_PORT {0} \
   CONFIG.PCW_EN_SDIO0 {1} \
   CONFIG.PCW_EN_SDIO1 {0} \
   CONFIG.PCW_EN_SMC {0} \
   CONFIG.PCW_EN_SPI0 {0} \
   CONFIG.PCW_EN_SPI1 {0} \
   CONFIG.PCW_EN_TRACE {0} \
   CONFIG.PCW_EN_TTC0 {0} \
   CONFIG.PCW_EN_TTC1 {0} \
   CONFIG.PCW_EN_UART0 {1} \
   CONFIG.PCW_EN_UART1 {0} \
   CONFIG.PCW_EN_USB0 {1} \
   CONFIG.PCW_EN_USB1 {0} \
   CONFIG.PCW_EN_WDT {0} \
   CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {ARM PLL} \
   CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {53} \
   CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
   CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
   CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
   CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
   CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
   CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {12.288} \
   CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
   CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
   CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
   CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
   CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
   CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \
   CONFIG.PCW_GPIO_EMIO_GPIO_IO {13} \
   CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {13} \
   CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
   CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} \
   CONFIG.PCW_GPIO_MIO_GPIO_IO {<Select>} \
   CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
   CONFIG.PCW_I2C0_GRP_INT_ENABLE {1} \
   CONFIG.PCW_I2C0_GRP_INT_IO {EMIO} \
   CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
   CONFIG.PCW_I2C0_I2C0_IO {EMIO} \
   CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_I2C0_RESET_ENABLE {0} \
   CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
   CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
   CONFIG.PCW_I2C1_RESET_ENABLE {0} \
   CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {108.333336} \
   CONFIG.PCW_I2C_RESET_ENABLE {0} \
   CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
   CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
   CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
   CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
   CONFIG.PCW_IOPLL_CTRL_FBDIV {32} \
   CONFIG.PCW_IO_IO_PLL_FREQMHZ {1600.000} \
   CONFIG.PCW_IRQ_F2P_INTR {1} \
   CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
   CONFIG.PCW_MIO_0_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_0_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_0_PULLUP {<Select>} \
   CONFIG.PCW_MIO_0_SLEW {<Select>} \
   CONFIG.PCW_MIO_10_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_10_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_10_PULLUP {<Select>} \
   CONFIG.PCW_MIO_10_SLEW {<Select>} \
   CONFIG.PCW_MIO_11_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_11_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_11_PULLUP {<Select>} \
   CONFIG.PCW_MIO_11_SLEW {<Select>} \
   CONFIG.PCW_MIO_12_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_12_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_12_PULLUP {<Select>} \
   CONFIG.PCW_MIO_12_SLEW {<Select>} \
   CONFIG.PCW_MIO_13_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_13_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_13_PULLUP {<Select>} \
   CONFIG.PCW_MIO_13_SLEW {<Select>} \
   CONFIG.PCW_MIO_14_DIRECTION {in} \
   CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_14_PULLUP {enabled} \
   CONFIG.PCW_MIO_14_SLEW {slow} \
   CONFIG.PCW_MIO_15_DIRECTION {out} \
   CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_15_PULLUP {enabled} \
   CONFIG.PCW_MIO_15_SLEW {slow} \
   CONFIG.PCW_MIO_16_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_16_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_16_PULLUP {<Select>} \
   CONFIG.PCW_MIO_16_SLEW {<Select>} \
   CONFIG.PCW_MIO_17_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_17_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_17_PULLUP {<Select>} \
   CONFIG.PCW_MIO_17_SLEW {<Select>} \
   CONFIG.PCW_MIO_18_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_18_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_18_PULLUP {<Select>} \
   CONFIG.PCW_MIO_18_SLEW {<Select>} \
   CONFIG.PCW_MIO_19_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_19_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_19_PULLUP {<Select>} \
   CONFIG.PCW_MIO_19_SLEW {<Select>} \
   CONFIG.PCW_MIO_1_DIRECTION {out} \
   CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_1_PULLUP {enabled} \
   CONFIG.PCW_MIO_1_SLEW {slow} \
   CONFIG.PCW_MIO_20_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_20_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_20_PULLUP {<Select>} \
   CONFIG.PCW_MIO_20_SLEW {<Select>} \
   CONFIG.PCW_MIO_21_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_21_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_21_PULLUP {<Select>} \
   CONFIG.PCW_MIO_21_SLEW {<Select>} \
   CONFIG.PCW_MIO_22_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_22_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_22_PULLUP {<Select>} \
   CONFIG.PCW_MIO_22_SLEW {<Select>} \
   CONFIG.PCW_MIO_23_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_23_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_23_PULLUP {<Select>} \
   CONFIG.PCW_MIO_23_SLEW {<Select>} \
   CONFIG.PCW_MIO_24_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_24_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_24_PULLUP {<Select>} \
   CONFIG.PCW_MIO_24_SLEW {<Select>} \
   CONFIG.PCW_MIO_25_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_25_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_25_PULLUP {<Select>} \
   CONFIG.PCW_MIO_25_SLEW {<Select>} \
   CONFIG.PCW_MIO_26_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_26_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_26_PULLUP {<Select>} \
   CONFIG.PCW_MIO_26_SLEW {<Select>} \
   CONFIG.PCW_MIO_27_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_27_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_27_PULLUP {<Select>} \
   CONFIG.PCW_MIO_27_SLEW {<Select>} \
   CONFIG.PCW_MIO_28_DIRECTION {inout} \
   CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_28_PULLUP {enabled} \
   CONFIG.PCW_MIO_28_SLEW {slow} \
   CONFIG.PCW_MIO_29_DIRECTION {in} \
   CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_29_PULLUP {enabled} \
   CONFIG.PCW_MIO_29_SLEW {slow} \
   CONFIG.PCW_MIO_2_DIRECTION {inout} \
   CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_2_PULLUP {disabled} \
   CONFIG.PCW_MIO_2_SLEW {slow} \
   CONFIG.PCW_MIO_30_DIRECTION {out} \
   CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_30_PULLUP {enabled} \
   CONFIG.PCW_MIO_30_SLEW {slow} \
   CONFIG.PCW_MIO_31_DIRECTION {in} \
   CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_31_PULLUP {enabled} \
   CONFIG.PCW_MIO_31_SLEW {slow} \
   CONFIG.PCW_MIO_32_DIRECTION {inout} \
   CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_32_PULLUP {enabled} \
   CONFIG.PCW_MIO_32_SLEW {slow} \
   CONFIG.PCW_MIO_33_DIRECTION {inout} \
   CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_33_PULLUP {enabled} \
   CONFIG.PCW_MIO_33_SLEW {slow} \
   CONFIG.PCW_MIO_34_DIRECTION {inout} \
   CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_34_PULLUP {enabled} \
   CONFIG.PCW_MIO_34_SLEW {slow} \
   CONFIG.PCW_MIO_35_DIRECTION {inout} \
   CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_35_PULLUP {enabled} \
   CONFIG.PCW_MIO_35_SLEW {slow} \
   CONFIG.PCW_MIO_36_DIRECTION {in} \
   CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_36_PULLUP {enabled} \
   CONFIG.PCW_MIO_36_SLEW {slow} \
   CONFIG.PCW_MIO_37_DIRECTION {inout} \
   CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_37_PULLUP {enabled} \
   CONFIG.PCW_MIO_37_SLEW {slow} \
   CONFIG.PCW_MIO_38_DIRECTION {inout} \
   CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_38_PULLUP {enabled} \
   CONFIG.PCW_MIO_38_SLEW {slow} \
   CONFIG.PCW_MIO_39_DIRECTION {inout} \
   CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_39_PULLUP {enabled} \
   CONFIG.PCW_MIO_39_SLEW {slow} \
   CONFIG.PCW_MIO_3_DIRECTION {inout} \
   CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_3_PULLUP {disabled} \
   CONFIG.PCW_MIO_3_SLEW {slow} \
   CONFIG.PCW_MIO_40_DIRECTION {inout} \
   CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_40_PULLUP {enabled} \
   CONFIG.PCW_MIO_40_SLEW {slow} \
   CONFIG.PCW_MIO_41_DIRECTION {inout} \
   CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_41_PULLUP {enabled} \
   CONFIG.PCW_MIO_41_SLEW {slow} \
   CONFIG.PCW_MIO_42_DIRECTION {inout} \
   CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_42_PULLUP {enabled} \
   CONFIG.PCW_MIO_42_SLEW {slow} \
   CONFIG.PCW_MIO_43_DIRECTION {inout} \
   CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_43_PULLUP {enabled} \
   CONFIG.PCW_MIO_43_SLEW {slow} \
   CONFIG.PCW_MIO_44_DIRECTION {inout} \
   CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_44_PULLUP {enabled} \
   CONFIG.PCW_MIO_44_SLEW {slow} \
   CONFIG.PCW_MIO_45_DIRECTION {inout} \
   CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_45_PULLUP {enabled} \
   CONFIG.PCW_MIO_45_SLEW {slow} \
   CONFIG.PCW_MIO_46_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_46_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_46_PULLUP {<Select>} \
   CONFIG.PCW_MIO_46_SLEW {<Select>} \
   CONFIG.PCW_MIO_47_DIRECTION {in} \
   CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_47_PULLUP {enabled} \
   CONFIG.PCW_MIO_47_SLEW {slow} \
   CONFIG.PCW_MIO_48_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_48_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_48_PULLUP {<Select>} \
   CONFIG.PCW_MIO_48_SLEW {<Select>} \
   CONFIG.PCW_MIO_49_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_49_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_49_PULLUP {<Select>} \
   CONFIG.PCW_MIO_49_SLEW {<Select>} \
   CONFIG.PCW_MIO_4_DIRECTION {inout} \
   CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_4_PULLUP {disabled} \
   CONFIG.PCW_MIO_4_SLEW {slow} \
   CONFIG.PCW_MIO_50_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_50_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_50_PULLUP {<Select>} \
   CONFIG.PCW_MIO_50_SLEW {<Select>} \
   CONFIG.PCW_MIO_51_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_51_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_51_PULLUP {<Select>} \
   CONFIG.PCW_MIO_51_SLEW {<Select>} \
   CONFIG.PCW_MIO_52_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_52_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_52_PULLUP {<Select>} \
   CONFIG.PCW_MIO_52_SLEW {<Select>} \
   CONFIG.PCW_MIO_53_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_53_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_53_PULLUP {<Select>} \
   CONFIG.PCW_MIO_53_SLEW {<Select>} \
   CONFIG.PCW_MIO_5_DIRECTION {inout} \
   CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_5_PULLUP {disabled} \
   CONFIG.PCW_MIO_5_SLEW {slow} \
   CONFIG.PCW_MIO_6_DIRECTION {out} \
   CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_6_PULLUP {disabled} \
   CONFIG.PCW_MIO_6_SLEW {slow} \
   CONFIG.PCW_MIO_7_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_7_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_7_PULLUP {<Select>} \
   CONFIG.PCW_MIO_7_SLEW {<Select>} \
   CONFIG.PCW_MIO_8_DIRECTION {out} \
   CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_8_PULLUP {disabled} \
   CONFIG.PCW_MIO_8_SLEW {slow} \
   CONFIG.PCW_MIO_9_DIRECTION {<Select>} \
   CONFIG.PCW_MIO_9_IOTYPE {<Select>} \
   CONFIG.PCW_MIO_9_PULLUP {<Select>} \
   CONFIG.PCW_MIO_9_SLEW {<Select>} \
   CONFIG.PCW_MIO_PRIMITIVE {54} \
   CONFIG.PCW_MIO_TREE_PERIPHERALS { \
     0#SD 0#SD \
     0#SD 0#SD \
     0#SD 0#SD \
     0#USB 0#USB \
     0#USB 0#USB \
     0#USB 0#USB \
     0#USB 0#USB \
     0#USB 0#USB \
     0#unassigned#SD 0#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned \
     0#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#USB 0#USB \
     Flash#Quad SPI \
     Flash#Quad SPI \
     Flash#Quad SPI \
     Flash#Quad SPI \
     Flash#Quad SPI \
     Flash#unassigned#Quad SPI \
     Flash#unassigned#unassigned#unassigned#unassigned#unassigned#UART 0#UART \
     unassigned#Quad SPI \
   } \
   CONFIG.PCW_MIO_TREE_SIGNALS {unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#qspi_fbclk#unassigned#unassigned#unassigned#unassigned#unassigned#rx#tx#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#cd#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned} \
   CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
   CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
   CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
   CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
   CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
   CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
   CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
   CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
   CONFIG.PCW_NAND_CYCLES_T_AR {1} \
   CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
   CONFIG.PCW_NAND_CYCLES_T_RC {11} \
   CONFIG.PCW_NAND_CYCLES_T_REA {1} \
   CONFIG.PCW_NAND_CYCLES_T_RR {1} \
   CONFIG.PCW_NAND_CYCLES_T_WC {11} \
   CONFIG.PCW_NAND_CYCLES_T_WP {1} \
   CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
   CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_NOR_CS0_T_CEOE {1} \
   CONFIG.PCW_NOR_CS0_T_PC {1} \
   CONFIG.PCW_NOR_CS0_T_RC {11} \
   CONFIG.PCW_NOR_CS0_T_TR {1} \
   CONFIG.PCW_NOR_CS0_T_WC {11} \
   CONFIG.PCW_NOR_CS0_T_WP {1} \
   CONFIG.PCW_NOR_CS0_WE_TIME {0} \
   CONFIG.PCW_NOR_CS1_T_CEOE {1} \
   CONFIG.PCW_NOR_CS1_T_PC {1} \
   CONFIG.PCW_NOR_CS1_T_RC {11} \
   CONFIG.PCW_NOR_CS1_T_TR {1} \
   CONFIG.PCW_NOR_CS1_T_WC {11} \
   CONFIG.PCW_NOR_CS1_T_WP {1} \
   CONFIG.PCW_NOR_CS1_WE_TIME {0} \
   CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
   CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
   CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
   CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
   CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
   CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
   CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
   CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
   CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
   CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
   CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
   CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
   CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
   CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
   CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
   CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
   CONFIG.PCW_P2F_CAN0_INTR {0} \
   CONFIG.PCW_P2F_CAN1_INTR {0} \
   CONFIG.PCW_P2F_CTI_INTR {0} \
   CONFIG.PCW_P2F_DMAC0_INTR {0} \
   CONFIG.PCW_P2F_DMAC1_INTR {0} \
   CONFIG.PCW_P2F_DMAC2_INTR {0} \
   CONFIG.PCW_P2F_DMAC3_INTR {0} \
   CONFIG.PCW_P2F_DMAC4_INTR {0} \
   CONFIG.PCW_P2F_DMAC5_INTR {0} \
   CONFIG.PCW_P2F_DMAC6_INTR {0} \
   CONFIG.PCW_P2F_DMAC7_INTR {0} \
   CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
   CONFIG.PCW_P2F_ENET0_INTR {0} \
   CONFIG.PCW_P2F_ENET1_INTR {0} \
   CONFIG.PCW_P2F_GPIO_INTR {0} \
   CONFIG.PCW_P2F_I2C0_INTR {0} \
   CONFIG.PCW_P2F_I2C1_INTR {0} \
   CONFIG.PCW_P2F_QSPI_INTR {0} \
   CONFIG.PCW_P2F_SDIO0_INTR {0} \
   CONFIG.PCW_P2F_SDIO1_INTR {0} \
   CONFIG.PCW_P2F_SMC_INTR {0} \
   CONFIG.PCW_P2F_SPI0_INTR {0} \
   CONFIG.PCW_P2F_SPI1_INTR {0} \
   CONFIG.PCW_P2F_UART0_INTR {0} \
   CONFIG.PCW_P2F_UART1_INTR {0} \
   CONFIG.PCW_P2F_USB0_INTR {0} \
   CONFIG.PCW_P2F_USB1_INTR {0} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.279} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.260} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
   CONFIG.PCW_PACKAGE_NAME {clg400} \
   CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {8} \
   CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
   CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
   CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
   CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
   CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
   CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
   CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
   CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
   CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
   CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
   CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
   CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
   CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {8} \
   CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
   CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
   CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
   CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
   CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
   CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
   CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
   CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
   CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
   CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
   CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
   CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
   CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
   CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {32} \
   CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
   CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
   CONFIG.PCW_SMC_CYCLE_T0 {NA} \
   CONFIG.PCW_SMC_CYCLE_T1 {NA} \
   CONFIG.PCW_SMC_CYCLE_T2 {NA} \
   CONFIG.PCW_SMC_CYCLE_T3 {NA} \
   CONFIG.PCW_SMC_CYCLE_T4 {NA} \
   CONFIG.PCW_SMC_CYCLE_T5 {NA} \
   CONFIG.PCW_SMC_CYCLE_T6 {NA} \
   CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
   CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
   CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
   CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
   CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
   CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
   CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
   CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
   CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
   CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
   CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
   CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
   CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
   CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
   CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
   CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
   CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
   CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
   CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
   CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
   CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
   CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
   CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
   CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
   CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
   CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
   CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
   CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
   CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
   CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
   CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
   CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
   CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
   CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
   CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
   CONFIG.PCW_UART0_BAUD_RATE {115200} \
   CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
   CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
   CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
   CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
   CONFIG.PCW_UART1_BAUD_RATE {115200} \
   CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
   CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
   CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {16} \
   CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
   CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
   CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
   CONFIG.PCW_UIPARAM_DDR_AL {0} \
   CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
   CONFIG.PCW_UIPARAM_DDR_BL {8} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.279} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.260} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
   CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
   CONFIG.PCW_UIPARAM_DDR_CL {7} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {27.95} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {27.95} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
   CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
   CONFIG.PCW_UIPARAM_DDR_CWL {6} \
   CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
   CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {32.14} \
   CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
   CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {31.12} \
   CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
   CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
   CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
   CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
   CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {32.2} \
   CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
   CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {31.08} \
   CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
   CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
   CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
   CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
   CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
   CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
   CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
   CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
   CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
   CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
   CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
   CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
   CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
   CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
   CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
   CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
   CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
   CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
   CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
   CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
   CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
   CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_USB0_RESET_ENABLE {0} \
   CONFIG.PCW_USB0_RESET_IO {<Select>} \
   CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
   CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
   CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
   CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_USB1_RESET_ENABLE {0} \
   CONFIG.PCW_USB_RESET_ENABLE {0} \
   CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
   CONFIG.PCW_USB_RESET_SELECT {<Select>} \
   CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
   CONFIG.PCW_USE_AXI_NONSECURE {0} \
   CONFIG.PCW_USE_CORESIGHT {0} \
   CONFIG.PCW_USE_CROSS_TRIGGER {0} \
   CONFIG.PCW_USE_CR_FABRIC {1} \
   CONFIG.PCW_USE_DDR_BYPASS {0} \
   CONFIG.PCW_USE_DEBUG {0} \
   CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
   CONFIG.PCW_USE_DMA0 {0} \
   CONFIG.PCW_USE_DMA1 {0} \
   CONFIG.PCW_USE_DMA2 {0} \
   CONFIG.PCW_USE_DMA3 {0} \
   CONFIG.PCW_USE_EXPANDED_IOP {0} \
   CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
   CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
   CONFIG.PCW_USE_HIGH_OCM {0} \
   CONFIG.PCW_USE_M_AXI_GP0 {1} \
   CONFIG.PCW_USE_M_AXI_GP1 {0} \
   CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
   CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
   CONFIG.PCW_USE_S_AXI_ACP {0} \
   CONFIG.PCW_USE_S_AXI_GP0 {0} \
   CONFIG.PCW_USE_S_AXI_GP1 {0} \
   CONFIG.PCW_USE_S_AXI_HP0 {0} \
   CONFIG.PCW_USE_S_AXI_HP1 {0} \
   CONFIG.PCW_USE_S_AXI_HP2 {0} \
   CONFIG.PCW_USE_S_AXI_HP3 {0} \
   CONFIG.PCW_USE_TRACE {0} \
   CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
   CONFIG.PCW_VALUE_SILVERSION {3} \
   CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
 ] $processing_system7_0

  # Create instance: ps7_0_axi_periph, and set properties
  set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {2} \
 ] $ps7_0_axi_periph

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {3} \
 ] $xlconcat_0

  # Create instance: xlconcat_1, and set properties
  set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {10} \
 ] $xlconcat_1

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [ list \
   CONFIG.DIN_WIDTH {10} \
 ] $xlslice_0

  # Create instance: xlslice_1, and set properties
  set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {1} \
   CONFIG.DIN_TO {1} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_1

  # Create instance: xlslice_2, and set properties
  set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {2} \
   CONFIG.DIN_TO {2} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_2

  # Create instance: xlslice_3, and set properties
  set xlslice_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {3} \
   CONFIG.DIN_TO {3} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_3

  # Create instance: xlslice_4, and set properties
  set xlslice_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_4 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {4} \
   CONFIG.DIN_TO {4} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_4

  # Create instance: xlslice_5, and set properties
  set xlslice_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_5 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {5} \
   CONFIG.DIN_TO {5} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_5

  # Create instance: xlslice_6, and set properties
  set xlslice_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_6 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {6} \
   CONFIG.DIN_TO {6} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_6

  # Create instance: xlslice_7, and set properties
  set xlslice_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_7 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DIN_TO {7} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_7

  # Create instance: xlslice_8, and set properties
  set xlslice_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_8 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {8} \
   CONFIG.DIN_TO {8} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_8

  # Create instance: xlslice_9, and set properties
  set xlslice_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_9 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {9} \
   CONFIG.DIN_TO {9} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_9

  # Create instance: xlslice_10, and set properties
  set xlslice_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_10 ]
  set_property -dict [ list \
   CONFIG.DIN_WIDTH {10} \
 ] $xlslice_10

  # Create instance: xlslice_11, and set properties
  set xlslice_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_11 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {1} \
   CONFIG.DIN_TO {1} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_11

  # Create instance: xlslice_12, and set properties
  set xlslice_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_12 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {2} \
   CONFIG.DIN_TO {2} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_12

  # Create instance: xlslice_13, and set properties
  set xlslice_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_13 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {3} \
   CONFIG.DIN_TO {3} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_13

  # Create instance: xlslice_14, and set properties
  set xlslice_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_14 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {4} \
   CONFIG.DIN_TO {4} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_14

  # Create instance: xlslice_15, and set properties
  set xlslice_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_15 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {5} \
   CONFIG.DIN_TO {5} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_15

  # Create instance: xlslice_16, and set properties
  set xlslice_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_16 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {6} \
   CONFIG.DIN_TO {6} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_16

  # Create instance: xlslice_17, and set properties
  set xlslice_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_17 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DIN_TO {7} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_17

  # Create instance: xlslice_18, and set properties
  set xlslice_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_18 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {8} \
   CONFIG.DIN_TO {8} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_18

  # Create instance: xlslice_19, and set properties
  set xlslice_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_19 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {9} \
   CONFIG.DIN_TO {9} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_19

  # Create interface connections
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_GPIO_0 [get_bd_intf_ports GPIO_EMIO] [get_bd_intf_pins processing_system7_0/GPIO_0]
  connect_bd_intf_net -intf_net processing_system7_0_IIC_0 [get_bd_intf_ports I2C0] [get_bd_intf_pins processing_system7_0/IIC_0]
  connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins Note_Config_0/S01_AXI] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins Note_Driver_0/S00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]

  # Create port connections
  connect_bd_net -net Encoder_Receiver_0_o_Btn [get_bd_pins Encoder_Receiver_0/o_Btn] [get_bd_pins xlconcat_0/In2]
  connect_bd_net -net Encoder_Receiver_0_o_Ccw [get_bd_pins Encoder_Receiver_0/o_Ccw] [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net Encoder_Receiver_0_o_Cw [get_bd_pins Encoder_Receiver_0/o_Cw] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net I2S_Tx_0_o_BCLK [get_bd_ports I2S_BCLK] [get_bd_pins I2S_Tx_0/o_BCLK]
  connect_bd_net -net I2S_Tx_0_o_LRCLK [get_bd_ports I2S_LRCLK] [get_bd_pins I2S_Tx_0/o_LRCLK]
  connect_bd_net -net I2S_Tx_0_o_SDATA [get_bd_ports I2S_SDATA] [get_bd_pins I2S_Tx_0/o_SDATA]
  connect_bd_net -net NCA_0_o_NCA_Note [get_bd_pins NCA_0/o_NCA_Note] [get_bd_pins Note_Mixer_0/i_NoteIn_0]
  connect_bd_net -net NCA_0_o_NoteFree [get_bd_pins NCA_0/o_NoteFree] [get_bd_pins xlconcat_1/In0]
  connect_bd_net -net NCA_1_o_NCA_Note [get_bd_pins NCA_1/o_NCA_Note] [get_bd_pins Note_Mixer_0/i_NoteIn_1]
  connect_bd_net -net NCA_1_o_NoteFree [get_bd_pins NCA_1/o_NoteFree] [get_bd_pins xlconcat_1/In1]
  connect_bd_net -net NCA_2_o_NCA_Note [get_bd_pins NCA_2/o_NCA_Note] [get_bd_pins Note_Mixer_0/i_NoteIn_2]
  connect_bd_net -net NCA_2_o_NoteFree [get_bd_pins NCA_2/o_NoteFree] [get_bd_pins xlconcat_1/In2]
  connect_bd_net -net NCA_3_o_NCA_Note [get_bd_pins NCA_3/o_NCA_Note] [get_bd_pins Note_Mixer_0/i_NoteIn_3]
  connect_bd_net -net NCA_3_o_NoteFree [get_bd_pins NCA_3/o_NoteFree] [get_bd_pins xlconcat_1/In3]
  connect_bd_net -net NCA_4_o_NCA_Note [get_bd_pins NCA_4/o_NCA_Note] [get_bd_pins Note_Mixer_0/i_NoteIn_4]
  connect_bd_net -net NCA_4_o_NoteFree [get_bd_pins NCA_4/o_NoteFree] [get_bd_pins xlconcat_1/In4]
  connect_bd_net -net NCA_5_o_NCA_Note [get_bd_pins NCA_5/o_NCA_Note] [get_bd_pins Note_Mixer_0/i_NoteIn_5]
  connect_bd_net -net NCA_5_o_NoteFree [get_bd_pins NCA_5/o_NoteFree] [get_bd_pins xlconcat_1/In5]
  connect_bd_net -net NCA_6_o_NCA_Note [get_bd_pins NCA_6/o_NCA_Note] [get_bd_pins Note_Mixer_0/i_NoteIn_6]
  connect_bd_net -net NCA_6_o_NoteFree [get_bd_pins NCA_6/o_NoteFree] [get_bd_pins xlconcat_1/In6]
  connect_bd_net -net NCA_7_o_NCA_Note [get_bd_pins NCA_7/o_NCA_Note] [get_bd_pins Note_Mixer_0/i_NoteIn_7]
  connect_bd_net -net NCA_7_o_NoteFree [get_bd_pins NCA_7/o_NoteFree] [get_bd_pins xlconcat_1/In7]
  connect_bd_net -net NCA_8_o_NCA_Note [get_bd_pins NCA_8/o_NCA_Note] [get_bd_pins Note_Mixer_0/i_NoteIn_8]
  connect_bd_net -net NCA_8_o_NoteFree [get_bd_pins NCA_8/o_NoteFree] [get_bd_pins xlconcat_1/In8]
  connect_bd_net -net NCA_9_o_NCA_Note [get_bd_pins NCA_9/o_NCA_Note] [get_bd_pins Note_Mixer_0/i_NoteIn_9]
  connect_bd_net -net NCA_9_o_NoteFree [get_bd_pins NCA_9/o_NoteFree] [get_bd_pins xlconcat_1/In9]
  connect_bd_net -net Net [get_bd_pins I2S_Tx_0/i_LIN] [get_bd_pins I2S_Tx_0/i_RIN] [get_bd_pins Note_Mixer_0/o_NoteMix]
  connect_bd_net -net Net1 [get_bd_pins Note_Driver_0/o_NoteOn] [get_bd_pins xlslice_10/Din] [get_bd_pins xlslice_11/Din] [get_bd_pins xlslice_12/Din] [get_bd_pins xlslice_13/Din] [get_bd_pins xlslice_14/Din] [get_bd_pins xlslice_15/Din] [get_bd_pins xlslice_16/Din] [get_bd_pins xlslice_17/Din] [get_bd_pins xlslice_18/Din] [get_bd_pins xlslice_19/Din]
  connect_bd_net -net Net2 [get_bd_pins Note_Driver_0/o_EnNoteGen] [get_bd_pins Note_Mixer_0/i_EnNoteMix] [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_1/Din] [get_bd_pins xlslice_2/Din] [get_bd_pins xlslice_3/Din] [get_bd_pins xlslice_4/Din] [get_bd_pins xlslice_5/Din] [get_bd_pins xlslice_6/Din] [get_bd_pins xlslice_7/Din] [get_bd_pins xlslice_8/Din] [get_bd_pins xlslice_9/Din]
  connect_bd_net -net Note_Config_0_o_ADSR_Param [get_bd_pins NCA_0/i_ADSR_Param] [get_bd_pins NCA_1/i_ADSR_Param] [get_bd_pins NCA_2/i_ADSR_Param] [get_bd_pins NCA_3/i_ADSR_Param] [get_bd_pins NCA_4/i_ADSR_Param] [get_bd_pins NCA_5/i_ADSR_Param] [get_bd_pins NCA_6/i_ADSR_Param] [get_bd_pins NCA_7/i_ADSR_Param] [get_bd_pins NCA_8/i_ADSR_Param] [get_bd_pins NCA_9/i_ADSR_Param] [get_bd_pins Note_Config_0/o_ADSR_Param]
  connect_bd_net -net Note_Config_0_o_Amp123 [get_bd_pins Note_Config_0/o_Amp123] [get_bd_pins Note_Generator_0/i_Amp123] [get_bd_pins Note_Generator_1/i_Amp123] [get_bd_pins Note_Generator_2/i_Amp123] [get_bd_pins Note_Generator_3/i_Amp123] [get_bd_pins Note_Generator_4/i_Amp123] [get_bd_pins Note_Generator_5/i_Amp123] [get_bd_pins Note_Generator_6/i_Amp123] [get_bd_pins Note_Generator_7/i_Amp123] [get_bd_pins Note_Generator_8/i_Amp123] [get_bd_pins Note_Generator_9/i_Amp123]
  connect_bd_net -net Note_Config_0_o_LFO_Amp [get_bd_pins NCA_0/i_Amp_LFO] [get_bd_pins NCA_1/i_Amp_LFO] [get_bd_pins NCA_2/i_Amp_LFO] [get_bd_pins NCA_3/i_Amp_LFO] [get_bd_pins NCA_4/i_Amp_LFO] [get_bd_pins NCA_5/i_Amp_LFO] [get_bd_pins NCA_6/i_Amp_LFO] [get_bd_pins NCA_7/i_Amp_LFO] [get_bd_pins NCA_8/i_Amp_LFO] [get_bd_pins NCA_9/i_Amp_LFO] [get_bd_pins Note_Config_0/o_LFO_Amp]
  connect_bd_net -net Note_Config_0_o_LFO_FTW [get_bd_pins NCA_0/i_FTW_LFO] [get_bd_pins NCA_1/i_FTW_LFO] [get_bd_pins NCA_2/i_FTW_LFO] [get_bd_pins NCA_3/i_FTW_LFO] [get_bd_pins NCA_4/i_FTW_LFO] [get_bd_pins NCA_5/i_FTW_LFO] [get_bd_pins NCA_6/i_FTW_LFO] [get_bd_pins NCA_7/i_FTW_LFO] [get_bd_pins NCA_8/i_FTW_LFO] [get_bd_pins NCA_9/i_FTW_LFO] [get_bd_pins Note_Config_0/o_LFO_FTW]
  connect_bd_net -net Note_Config_0_o_LFO_Wave [get_bd_pins NCA_0/i_WaveSel_LFO] [get_bd_pins NCA_1/i_WaveSel_LFO] [get_bd_pins NCA_2/i_WaveSel_LFO] [get_bd_pins NCA_3/i_WaveSel_LFO] [get_bd_pins NCA_4/i_WaveSel_LFO] [get_bd_pins NCA_5/i_WaveSel_LFO] [get_bd_pins NCA_6/i_WaveSel_LFO] [get_bd_pins NCA_7/i_WaveSel_LFO] [get_bd_pins NCA_8/i_WaveSel_LFO] [get_bd_pins NCA_9/i_WaveSel_LFO] [get_bd_pins Note_Config_0/o_LFO_Wave]
  connect_bd_net -net Note_Config_0_o_WaveSel123 [get_bd_pins Note_Config_0/o_WaveSel123] [get_bd_pins Note_Generator_0/i_WaveSel123] [get_bd_pins Note_Generator_1/i_WaveSel123] [get_bd_pins Note_Generator_2/i_WaveSel123] [get_bd_pins Note_Generator_3/i_WaveSel123] [get_bd_pins Note_Generator_4/i_WaveSel123] [get_bd_pins Note_Generator_5/i_WaveSel123] [get_bd_pins Note_Generator_6/i_WaveSel123] [get_bd_pins Note_Generator_7/i_WaveSel123] [get_bd_pins Note_Generator_8/i_WaveSel123] [get_bd_pins Note_Generator_9/i_WaveSel123]
  connect_bd_net -net Note_Driver_0_o_FFTW_0 [get_bd_pins Note_Driver_0/o_FFTW_0] [get_bd_pins Note_Generator_0/i_FFTW]
  connect_bd_net -net Note_Driver_0_o_FFTW_1 [get_bd_pins Note_Driver_0/o_FFTW_1] [get_bd_pins Note_Generator_1/i_FFTW]
  connect_bd_net -net Note_Driver_0_o_FFTW_2 [get_bd_pins Note_Driver_0/o_FFTW_2] [get_bd_pins Note_Generator_2/i_FFTW]
  connect_bd_net -net Note_Driver_0_o_FFTW_3 [get_bd_pins Note_Driver_0/o_FFTW_3] [get_bd_pins Note_Generator_3/i_FFTW]
  connect_bd_net -net Note_Driver_0_o_FFTW_4 [get_bd_pins Note_Driver_0/o_FFTW_4] [get_bd_pins Note_Generator_4/i_FFTW]
  connect_bd_net -net Note_Driver_0_o_FFTW_5 [get_bd_pins Note_Driver_0/o_FFTW_5] [get_bd_pins Note_Generator_5/i_FFTW]
  connect_bd_net -net Note_Driver_0_o_FFTW_6 [get_bd_pins Note_Driver_0/o_FFTW_6] [get_bd_pins Note_Generator_6/i_FFTW]
  connect_bd_net -net Note_Driver_0_o_FFTW_7 [get_bd_pins Note_Driver_0/o_FFTW_7] [get_bd_pins Note_Generator_7/i_FFTW]
  connect_bd_net -net Note_Driver_0_o_FFTW_8 [get_bd_pins Note_Driver_0/o_FFTW_8] [get_bd_pins Note_Generator_8/i_FFTW]
  connect_bd_net -net Note_Driver_0_o_FFTW_9 [get_bd_pins Note_Driver_0/o_FFTW_9] [get_bd_pins Note_Generator_9/i_FFTW]
  connect_bd_net -net Note_Generator_0_o_Note [get_bd_pins NCA_0/i_NoteIn] [get_bd_pins Note_Generator_0/o_Note]
  connect_bd_net -net Note_Generator_1_o_Note [get_bd_pins NCA_1/i_NoteIn] [get_bd_pins Note_Generator_1/o_Note]
  connect_bd_net -net Note_Generator_2_o_Note [get_bd_pins NCA_2/i_NoteIn] [get_bd_pins Note_Generator_2/o_Note]
  connect_bd_net -net Note_Generator_3_o_Note [get_bd_pins NCA_3/i_NoteIn] [get_bd_pins Note_Generator_3/o_Note]
  connect_bd_net -net Note_Generator_4_o_Note [get_bd_pins NCA_4/i_NoteIn] [get_bd_pins Note_Generator_4/o_Note]
  connect_bd_net -net Note_Generator_5_o_Note [get_bd_pins NCA_5/i_NoteIn] [get_bd_pins Note_Generator_5/o_Note]
  connect_bd_net -net Note_Generator_6_o_Note [get_bd_pins NCA_6/i_NoteIn] [get_bd_pins Note_Generator_6/o_Note]
  connect_bd_net -net Note_Generator_7_o_Note [get_bd_pins NCA_7/i_NoteIn] [get_bd_pins Note_Generator_7/o_Note]
  connect_bd_net -net Note_Generator_8_o_Note [get_bd_pins NCA_8/i_NoteIn] [get_bd_pins Note_Generator_8/o_Note]
  connect_bd_net -net Note_Generator_9_o_Note [get_bd_pins NCA_9/i_NoteIn] [get_bd_pins Note_Generator_9/o_Note]
  connect_bd_net -net i_A_0_1 [get_bd_ports enc1_A] [get_bd_pins Encoder_Receiver_0/i_A]
  connect_bd_net -net i_B_0_1 [get_bd_ports enc1_B] [get_bd_pins Encoder_Receiver_0/i_B]
  connect_bd_net -net i_Btn_0_1 [get_bd_ports enc1_btn] [get_bd_pins Encoder_Receiver_0/i_Btn]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins Note_Config_0/s01_axi_aresetn] [get_bd_pins Note_Driver_0/s00_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN]
  connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports MCLK] [get_bd_pins Encoder_Receiver_0/i_Clk] [get_bd_pins I2S_Tx_0/i_MCLK] [get_bd_pins NCA_0/i_MCLK] [get_bd_pins NCA_1/i_MCLK] [get_bd_pins NCA_2/i_MCLK] [get_bd_pins NCA_3/i_MCLK] [get_bd_pins NCA_4/i_MCLK] [get_bd_pins NCA_5/i_MCLK] [get_bd_pins NCA_6/i_MCLK] [get_bd_pins NCA_7/i_MCLK] [get_bd_pins NCA_8/i_MCLK] [get_bd_pins NCA_9/i_MCLK] [get_bd_pins Note_Config_0/s01_axi_aclk] [get_bd_pins Note_Driver_0/s00_axi_aclk] [get_bd_pins Note_Generator_0/i_Clk] [get_bd_pins Note_Generator_1/i_Clk] [get_bd_pins Note_Generator_2/i_Clk] [get_bd_pins Note_Generator_3/i_Clk] [get_bd_pins Note_Generator_4/i_Clk] [get_bd_pins Note_Generator_5/i_Clk] [get_bd_pins Note_Generator_6/i_Clk] [get_bd_pins Note_Generator_7/i_Clk] [get_bd_pins Note_Generator_8/i_Clk] [get_bd_pins Note_Generator_9/i_Clk] [get_bd_pins Note_Mixer_0/i_Clk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins xlconcat_0/dout]
  connect_bd_net -net xlconcat_1_dout [get_bd_pins Note_Driver_0/i_NoteFree] [get_bd_pins xlconcat_1/dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins I2S_Tx_0/i_EN] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins NCA_0/i_En_LFO] [get_bd_pins Note_Generator_0/i_Enable] [get_bd_pins xlslice_0/Dout]
  connect_bd_net -net xlslice_10_Dout [get_bd_pins NCA_0/i_NoteOn] [get_bd_pins xlslice_10/Dout]
  connect_bd_net -net xlslice_11_Dout [get_bd_pins NCA_1/i_NoteOn] [get_bd_pins xlslice_11/Dout]
  connect_bd_net -net xlslice_12_Dout [get_bd_pins NCA_2/i_NoteOn] [get_bd_pins xlslice_12/Dout]
  connect_bd_net -net xlslice_13_Dout [get_bd_pins NCA_3/i_NoteOn] [get_bd_pins xlslice_13/Dout]
  connect_bd_net -net xlslice_14_Dout [get_bd_pins NCA_4/i_NoteOn] [get_bd_pins xlslice_14/Dout]
  connect_bd_net -net xlslice_15_Dout [get_bd_pins NCA_5/i_NoteOn] [get_bd_pins xlslice_15/Dout]
  connect_bd_net -net xlslice_16_Dout [get_bd_pins NCA_6/i_NoteOn] [get_bd_pins xlslice_16/Dout]
  connect_bd_net -net xlslice_17_Dout [get_bd_pins NCA_7/i_NoteOn] [get_bd_pins xlslice_17/Dout]
  connect_bd_net -net xlslice_18_Dout [get_bd_pins NCA_8/i_NoteOn] [get_bd_pins xlslice_18/Dout]
  connect_bd_net -net xlslice_19_Dout [get_bd_pins NCA_9/i_NoteOn] [get_bd_pins xlslice_19/Dout]
  connect_bd_net -net xlslice_1_Dout [get_bd_pins NCA_1/i_En_LFO] [get_bd_pins Note_Generator_1/i_Enable] [get_bd_pins xlslice_1/Dout]
  connect_bd_net -net xlslice_2_Dout [get_bd_pins NCA_2/i_En_LFO] [get_bd_pins Note_Generator_2/i_Enable] [get_bd_pins xlslice_2/Dout]
  connect_bd_net -net xlslice_3_Dout [get_bd_pins NCA_3/i_En_LFO] [get_bd_pins Note_Generator_3/i_Enable] [get_bd_pins xlslice_3/Dout]
  connect_bd_net -net xlslice_4_Dout [get_bd_pins NCA_4/i_En_LFO] [get_bd_pins Note_Generator_4/i_Enable] [get_bd_pins xlslice_4/Dout]
  connect_bd_net -net xlslice_5_Dout [get_bd_pins NCA_5/i_En_LFO] [get_bd_pins Note_Generator_5/i_Enable] [get_bd_pins xlslice_5/Dout]
  connect_bd_net -net xlslice_6_Dout [get_bd_pins NCA_6/i_En_LFO] [get_bd_pins Note_Generator_6/i_Enable] [get_bd_pins xlslice_6/Dout]
  connect_bd_net -net xlslice_7_Dout [get_bd_pins NCA_7/i_En_LFO] [get_bd_pins Note_Generator_7/i_Enable] [get_bd_pins xlslice_7/Dout]
  connect_bd_net -net xlslice_8_Dout [get_bd_pins NCA_8/i_En_LFO] [get_bd_pins Note_Generator_8/i_Enable] [get_bd_pins xlslice_8/Dout]
  connect_bd_net -net xlslice_9_Dout [get_bd_pins NCA_9/i_En_LFO] [get_bd_pins Note_Generator_9/i_Enable] [get_bd_pins xlslice_9/Dout]

  # Create address segments
  assign_bd_address -offset 0x43C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Note_Config_0/S01_AXI/S01_AXI_reg] -force
  assign_bd_address -offset 0x43C10000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Note_Driver_0/S00_AXI/S00_AXI_reg] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.183942",
   "Default View_TopLeft":"-1539,-1272",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3470 -y 260 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3470 -y 480 -defaultsOSRD
preplace port GPIO_EMIO -pg 1 -lvl 10 -x 3470 -y 240 -defaultsOSRD
preplace port I2C0 -pg 1 -lvl 10 -x 3470 -y 500 -defaultsOSRD
preplace port I2S_BCLK -pg 1 -lvl 10 -x 3470 -y 300 -defaultsOSRD
preplace port I2S_LRCLK -pg 1 -lvl 10 -x 3470 -y 320 -defaultsOSRD
preplace port I2S_SDATA -pg 1 -lvl 10 -x 3470 -y 340 -defaultsOSRD
preplace port MCLK -pg 1 -lvl 10 -x 3470 -y 520 -defaultsOSRD
preplace port enc1_A -pg 1 -lvl 0 -x -20 -y 300 -defaultsOSRD
preplace port enc1_B -pg 1 -lvl 0 -x -20 -y 320 -defaultsOSRD
preplace port enc1_btn -pg 1 -lvl 0 -x -20 -y 340 -defaultsOSRD
preplace inst Encoder_Receiver_0 -pg 1 -lvl 1 -x 110 -y 310 -defaultsOSRD
preplace inst I2S_Tx_0 -pg 1 -lvl 9 -x 3300 -y 320 -defaultsOSRD
preplace inst NCA_0 -pg 1 -lvl 7 -x 2560 -y -840 -defaultsOSRD
preplace inst NCA_1 -pg 1 -lvl 7 -x 2560 -y -600 -defaultsOSRD -resize 280 216
preplace inst NCA_2 -pg 1 -lvl 7 -x 2560 -y -360 -defaultsOSRD -resize 280 216
preplace inst NCA_3 -pg 1 -lvl 7 -x 2560 -y -120 -defaultsOSRD -resize 280 216
preplace inst NCA_4 -pg 1 -lvl 7 -x 2560 -y 120 -defaultsOSRD -resize 280 216
preplace inst NCA_5 -pg 1 -lvl 7 -x 2560 -y 360 -defaultsOSRD -resize 280 216
preplace inst NCA_6 -pg 1 -lvl 7 -x 2560 -y 600 -defaultsOSRD -resize 280 216
preplace inst NCA_7 -pg 1 -lvl 7 -x 2560 -y 840 -defaultsOSRD -resize 280 216
preplace inst NCA_8 -pg 1 -lvl 7 -x 2560 -y 1080 -defaultsOSRD -resize 280 216
preplace inst NCA_9 -pg 1 -lvl 7 -x 2560 -y 1340 -defaultsOSRD -resize 280 216
preplace inst Note_Config_0 -pg 1 -lvl 4 -x 1180 -y 300 -defaultsOSRD
preplace inst Note_Driver_0 -pg 1 -lvl 4 -x 1180 -y 570 -defaultsOSRD
preplace inst Note_Generator_0 -pg 1 -lvl 6 -x 2070 -y -650 -defaultsOSRD
preplace inst Note_Generator_1 -pg 1 -lvl 6 -x 2070 -y -470 -defaultsOSRD -resize 260 156
preplace inst Note_Generator_2 -pg 1 -lvl 6 -x 2070 -y -290 -defaultsOSRD -resize 260 156
preplace inst Note_Generator_3 -pg 1 -lvl 6 -x 2070 -y -110 -defaultsOSRD -resize 260 156
preplace inst Note_Generator_4 -pg 1 -lvl 6 -x 2070 -y 70 -defaultsOSRD -resize 260 156
preplace inst Note_Generator_5 -pg 1 -lvl 6 -x 2070 -y 250 -defaultsOSRD -resize 260 156
preplace inst Note_Generator_6 -pg 1 -lvl 6 -x 2070 -y 430 -defaultsOSRD -resize 260 156
preplace inst Note_Generator_7 -pg 1 -lvl 6 -x 2070 -y 610 -defaultsOSRD -resize 260 156
preplace inst Note_Generator_8 -pg 1 -lvl 6 -x 2070 -y 790 -defaultsOSRD -resize 260 156
preplace inst Note_Generator_9 -pg 1 -lvl 6 -x 2070 -y 970 -defaultsOSRD -resize 260 156
preplace inst Note_Mixer_0 -pg 1 -lvl 8 -x 3010 -y 340 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 3 -x 740 -y 90 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 740 -y 300 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1180 -y 50 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 320 -y 310 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 3 -x 740 -y 560 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 9 -x 3300 -y 190 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -x 1600 -y -1010 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -x 1600 -y -790 -defaultsOSRD -resize 160 88
preplace inst xlslice_2 -pg 1 -lvl 5 -x 1600 -y -570 -defaultsOSRD -resize 160 88
preplace inst xlslice_3 -pg 1 -lvl 5 -x 1600 -y -350 -defaultsOSRD -resize 160 88
preplace inst xlslice_4 -pg 1 -lvl 5 -x 1600 -y -130 -defaultsOSRD -resize 160 88
preplace inst xlslice_5 -pg 1 -lvl 5 -x 1600 -y 90 -defaultsOSRD -resize 160 88
preplace inst xlslice_6 -pg 1 -lvl 5 -x 1600 -y 310 -defaultsOSRD -resize 160 88
preplace inst xlslice_7 -pg 1 -lvl 5 -x 1600 -y 530 -defaultsOSRD -resize 160 88
preplace inst xlslice_8 -pg 1 -lvl 5 -x 1600 -y 750 -defaultsOSRD -resize 160 88
preplace inst xlslice_9 -pg 1 -lvl 5 -x 1600 -y 970 -defaultsOSRD -resize 160 88
preplace inst xlslice_10 -pg 1 -lvl 5 -x 1600 -y -900 -defaultsOSRD -resize 160 88
preplace inst xlslice_11 -pg 1 -lvl 5 -x 1600 -y -680 -defaultsOSRD -resize 160 88
preplace inst xlslice_12 -pg 1 -lvl 5 -x 1600 -y -460 -defaultsOSRD -resize 160 88
preplace inst xlslice_13 -pg 1 -lvl 5 -x 1600 -y -240 -defaultsOSRD -resize 160 88
preplace inst xlslice_14 -pg 1 -lvl 5 -x 1600 -y -20 -defaultsOSRD -resize 160 88
preplace inst xlslice_15 -pg 1 -lvl 5 -x 1600 -y 200 -defaultsOSRD -resize 160 88
preplace inst xlslice_16 -pg 1 -lvl 5 -x 1600 -y 420 -defaultsOSRD -resize 160 88
preplace inst xlslice_17 -pg 1 -lvl 5 -x 1600 -y 640 -defaultsOSRD -resize 160 88
preplace inst xlslice_18 -pg 1 -lvl 5 -x 1600 -y 860 -defaultsOSRD -resize 160 88
preplace inst xlslice_19 -pg 1 -lvl 5 -x 1600 -y 1080 -defaultsOSRD -resize 160 88
preplace netloc Encoder_Receiver_0_o_Btn 1 1 1 N 330
preplace netloc Encoder_Receiver_0_o_Ccw 1 1 1 N 310
preplace netloc Encoder_Receiver_0_o_Cw 1 1 1 N 290
preplace netloc I2S_Tx_0_o_BCLK 1 9 1 N 300
preplace netloc I2S_Tx_0_o_LRCLK 1 9 1 N 320
preplace netloc I2S_Tx_0_o_SDATA 1 9 1 N 340
preplace netloc NCA_0_o_NCA_Note 1 7 1 2840 -850n
preplace netloc NCA_0_o_NoteFree 1 2 6 430 -1260 NJ -1260 NJ -1260 NJ -1260 NJ -1260 2810
preplace netloc NCA_1_o_NCA_Note 1 7 1 2830 -610n
preplace netloc NCA_1_o_NoteFree 1 2 6 440 -1250 NJ -1250 NJ -1250 NJ -1250 NJ -1250 2800
preplace netloc NCA_2_o_NCA_Note 1 7 1 2810 -370n
preplace netloc NCA_2_o_NoteFree 1 2 6 450 -1240 NJ -1240 NJ -1240 NJ -1240 NJ -1240 2790
preplace netloc NCA_3_o_NCA_Note 1 7 1 2800 -130n
preplace netloc NCA_3_o_NoteFree 1 2 6 460 -1230 NJ -1230 NJ -1230 NJ -1230 NJ -1230 2780
preplace netloc NCA_4_o_NCA_Note 1 7 1 2790 110n
preplace netloc NCA_4_o_NoteFree 1 2 6 470 -1220 NJ -1220 NJ -1220 NJ -1220 NJ -1220 2770
preplace netloc NCA_5_o_NCA_Note 1 7 1 N 350
preplace netloc NCA_5_o_NoteFree 1 2 6 480 -1210 NJ -1210 NJ -1210 NJ -1210 NJ -1210 2760
preplace netloc NCA_6_o_NCA_Note 1 7 1 2780 370n
preplace netloc NCA_6_o_NoteFree 1 2 6 490 -1200 NJ -1200 NJ -1200 NJ -1200 NJ -1200 2750
preplace netloc NCA_7_o_NCA_Note 1 7 1 2800 390n
preplace netloc NCA_7_o_NoteFree 1 2 6 500 -1190 NJ -1190 NJ -1190 NJ -1190 NJ -1190 2740
preplace netloc NCA_8_o_NCA_Note 1 7 1 2830 410n
preplace netloc NCA_8_o_NoteFree 1 2 6 510 -1180 NJ -1180 NJ -1180 NJ -1180 NJ -1180 2730
preplace netloc NCA_9_o_NCA_Note 1 7 1 2840 430n
preplace netloc NCA_9_o_NoteFree 1 2 6 520 -1170 NJ -1170 NJ -1170 NJ -1170 NJ -1170 2720
preplace netloc Net 1 8 1 3180 330n
preplace netloc Net1 1 4 1 1500 -900n
preplace netloc Net2 1 4 4 1490 -1130 N -1130 N -1130 2820
preplace netloc Note_Config_0_o_ADSR_Param 1 4 3 1420 1230 NJ 1230 2310J
preplace netloc Note_Config_0_o_Amp123 1 4 2 1460 1150 1790J
preplace netloc Note_Config_0_o_LFO_Amp 1 4 3 1370 1240 NJ 1240 2320J
preplace netloc Note_Config_0_o_LFO_FTW 1 4 3 1380 1250 NJ 1250 2340J
preplace netloc Note_Config_0_o_LFO_Wave 1 4 3 1340 1260 NJ 1260 2330J
preplace netloc Note_Config_0_o_WaveSel123 1 4 2 1400 1200 1810J
preplace netloc Note_Driver_0_o_FFTW_0 1 4 2 1410 -1110 1880J
preplace netloc Note_Driver_0_o_FFTW_1 1 4 2 1430 -1100 1870J
preplace netloc Note_Driver_0_o_FFTW_2 1 4 2 1450 -1090 1840J
preplace netloc Note_Driver_0_o_FFTW_3 1 4 2 1470 -1080 1820J
preplace netloc Note_Driver_0_o_FFTW_4 1 4 2 1480 -1070 1800J
preplace netloc Note_Driver_0_o_FFTW_5 1 4 2 1350 1220 1870J
preplace netloc Note_Driver_0_o_FFTW_6 1 4 2 1410 1160 1800J
preplace netloc Note_Driver_0_o_FFTW_7 1 4 2 1390 1170 1820J
preplace netloc Note_Driver_0_o_FFTW_8 1 4 2 1360 1180 1890J
preplace netloc Note_Driver_0_o_FFTW_9 1 4 2 1330J 1190 1920
preplace netloc Note_Generator_0_o_Note 1 6 1 2250 -810n
preplace netloc Note_Generator_1_o_Note 1 6 1 2250 -570n
preplace netloc Note_Generator_2_o_Note 1 6 1 2250 -330n
preplace netloc Note_Generator_3_o_Note 1 6 1 2240 -110n
preplace netloc Note_Generator_4_o_Note 1 6 1 2240 70n
preplace netloc Note_Generator_5_o_Note 1 6 1 2240 250n
preplace netloc Note_Generator_6_o_Note 1 6 1 2260 430n
preplace netloc Note_Generator_7_o_Note 1 6 1 2250 610n
preplace netloc Note_Generator_8_o_Note 1 6 1 2240 790n
preplace netloc Note_Generator_9_o_Note 1 6 1 2220 970n
preplace netloc i_A_0_1 1 0 1 N 300
preplace netloc i_B_0_1 1 0 1 N 320
preplace netloc i_Btn_0_1 1 0 1 N 340
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 3 1 990J 10n
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 0 400 N 400 420 -20 970 -110 1380 -1120 1830 -970 2270 -970 2850 170 3170 520 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 2 530 -10 920
preplace netloc xlconcat_0_dout 1 2 1 N 310
preplace netloc xlconcat_1_dout 1 3 1 N 560
preplace netloc xlconstant_0_dout 1 8 2 3180 130 3420
preplace netloc xlslice_0_Dout 1 5 2 1860 -830 2240
preplace netloc xlslice_10_Dout 1 5 2 1850 -840 2390J
preplace netloc xlslice_11_Dout 1 5 2 1790 -760 2350J
preplace netloc xlslice_12_Dout 1 5 2 1710J -810 2240
preplace netloc xlslice_13_Dout 1 5 2 1700 -820 2370J
preplace netloc xlslice_14_Dout 1 5 2 1780 -800 2300J
preplace netloc xlslice_15_Dout 1 5 2 1760 1120 2370J
preplace netloc xlslice_16_Dout 1 5 2 1720J 1140 2380
preplace netloc xlslice_17_Dout 1 5 2 1740J 1110 2230
preplace netloc xlslice_18_Dout 1 5 2 1710 1130 NJ
preplace netloc xlslice_19_Dout 1 5 2 1700 1390 NJ
preplace netloc xlslice_1_Dout 1 5 2 1900 -790 2380
preplace netloc xlslice_2_Dout 1 5 2 1910 -780 2360
preplace netloc xlslice_3_Dout 1 5 2 1920 -750 2290
preplace netloc xlslice_4_Dout 1 5 2 1890 -770 2280
preplace netloc xlslice_5_Dout 1 5 2 1780 1070 2280
preplace netloc xlslice_6_Dout 1 5 2 1770 1080 2290
preplace netloc xlslice_7_Dout 1 5 2 1750 1090 2260
preplace netloc xlslice_8_Dout 1 5 2 1730 1100 2390
preplace netloc xlslice_9_Dout 1 5 2 1910 1310 N
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 2 1010 -90 1350
preplace netloc processing_system7_0_GPIO_0 1 3 7 940J -120 1370 -1140 N -1140 N -1140 N -1140 N -1140 3440
preplace netloc processing_system7_0_DDR 1 3 7 930J -140 1340 -1160 N -1160 N -1160 N -1160 N -1160 3450
preplace netloc processing_system7_0_FIXED_IO 1 3 7 950J -130 1350 -1150 N -1150 N -1150 N -1150 N -1150 3430
preplace netloc processing_system7_0_IIC_0 1 3 7 980J 190 1440 1210 N 1210 N 1210 2850 530 N 530 3440
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 960J -30n
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 2 1000J -100 1380
levelinfo -pg 1 -20 110 320 740 1180 1600 2070 2560 3010 3300 3470
pagesize -pg 1 -db -bbox -sgen -130 -1310 3590 1470
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_zynth_hw()
cr_bd_zynth_hw ""
set_property REGISTERED_WITH_MANAGER "1" [get_files zynth_hw.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files zynth_hw.bd ] 

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse zynth_hw.bd] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/Zynth_vivado/Zynth_vivado/Zynth_vivado.gen/sources_1/bd/zynth_hw/hdl/zynth_hw_wrapper.vhd" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse zynth_hw.bd] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}


# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7z020clg400-1 -flow {Vivado Synthesis 2020} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2020" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/srcs/utils_1/imports/synth_1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7z020clg400-1 -flow {Vivado Implementation 2020} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2020" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
