-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version"

-- DATE "03/08/2019 03:59:26"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	experiment2 IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	push_button_i_external_connection_export : IN std_logic_vector(3 DOWNTO 0);
	switch_i_external_connection_export : IN std_logic_vector(16 DOWNTO 0);
	led_red_o_external_connection_export : OUT std_logic_vector(17 DOWNTO 0);
	clock_50_i_clk_in_reset_reset_n : IN std_logic;
	led_green_o_external_connection_export : OUT std_logic_vector(8 DOWNTO 0);
	clock_50_i_clk_in_clk : IN std_logic;
	sram_0_external_interface_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	sram_0_external_interface_ADDR : OUT std_logic_vector(17 DOWNTO 0);
	sram_0_external_interface_LB_N : OUT std_logic;
	sram_0_external_interface_UB_N : OUT std_logic;
	sram_0_external_interface_CE_N : OUT std_logic;
	sram_0_external_interface_OE_N : OUT std_logic;
	sram_0_external_interface_WE_N : OUT std_logic
	);
END experiment2;

-- Design Ports Information
-- sram_0_external_interface_DQ[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_DQ[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_red_o_external_connection_export[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_green_o_external_connection_export[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_green_o_external_connection_export[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_green_o_external_connection_export[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_green_o_external_connection_export[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_green_o_external_connection_export[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_green_o_external_connection_export[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_green_o_external_connection_export[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_green_o_external_connection_export[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_green_o_external_connection_export[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_ADDR[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_LB_N	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_UB_N	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_CE_N	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_OE_N	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sram_0_external_interface_WE_N	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clock_50_i_clk_in_clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clock_50_i_clk_in_reset_reset_n	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- push_button_i_external_connection_export[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- push_button_i_external_connection_export[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- push_button_i_external_connection_export[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- push_button_i_external_connection_export[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch_i_external_connection_export[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF experiment2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_push_button_i_external_connection_export : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_switch_i_external_connection_export : std_logic_vector(16 DOWNTO 0);
SIGNAL ww_led_red_o_external_connection_export : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_clock_50_i_clk_in_reset_reset_n : std_logic;
SIGNAL ww_led_green_o_external_connection_export : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_clock_50_i_clk_in_clk : std_logic;
SIGNAL ww_sram_0_external_interface_ADDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_sram_0_external_interface_LB_N : std_logic;
SIGNAL ww_sram_0_external_interface_UB_N : std_logic;
SIGNAL ww_sram_0_external_interface_CE_N : std_logic;
SIGNAL ww_sram_0_external_interface_OE_N : std_logic;
SIGNAL ww_sram_0_external_interface_WE_N : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock_50_i_clk_in_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \cpu_0|Add1~8_combout\ : std_logic;
SIGNAL \cpu_0|Add1~14_combout\ : std_logic;
SIGNAL \cpu_0|Add1~20_combout\ : std_logic;
SIGNAL \cpu_0|Add1~22_combout\ : std_logic;
SIGNAL \cpu_0|Add1~24_combout\ : std_logic;
SIGNAL \cpu_0|Add1~26_combout\ : std_logic;
SIGNAL \cpu_0|Add1~28_combout\ : std_logic;
SIGNAL \cpu_0|Add1~30_combout\ : std_logic;
SIGNAL \cpu_0|Add1~36_combout\ : std_logic;
SIGNAL \cpu_0|Add1~38_combout\ : std_logic;
SIGNAL \cpu_0|Add1~40_combout\ : std_logic;
SIGNAL \cpu_0|Add2~32_combout\ : std_logic;
SIGNAL \cpu_0|Add2~34_combout\ : std_logic;
SIGNAL \cpu_0|Add2~38_combout\ : std_logic;
SIGNAL \cpu_0|Add2~40_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ : std_logic;
SIGNAL \cpu_0|Add1~44_combout\ : std_logic;
SIGNAL \cpu_0|Add1~48_combout\ : std_logic;
SIGNAL \cpu_0|Add1~50_combout\ : std_logic;
SIGNAL \cpu_0|Add1~52_combout\ : std_logic;
SIGNAL \cpu_0|Add1~58_combout\ : std_logic;
SIGNAL \cpu_0|Add2~44_combout\ : std_logic;
SIGNAL \cpu_0|Add2~52_combout\ : std_logic;
SIGNAL \cpu_0|Add2~54_combout\ : std_logic;
SIGNAL \cpu_0|Add2~56_combout\ : std_logic;
SIGNAL \cpu_0|Add2~58_combout\ : std_logic;
SIGNAL \cpu_0|Add2~63\ : std_logic;
SIGNAL \cpu_0|Add2~64_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte1_data[3]~3_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte1_data[5]~5_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[24]~11_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[22]~13_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_expire~regout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte2_data[5]~5_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~42_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~67_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~69_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~71_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~75_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\ : std_logic;
SIGNAL \width_adapter|out_data[16]~18_combout\ : std_logic;
SIGNAL \addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \addr_router_001|Equal6~2_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_st~regout\ : std_logic;
SIGNAL \cpu_0|d_write_nxt~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~3_combout\ : std_logic;
SIGNAL \switch_i_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \switch_i_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator|wait_latency_counter[0]~2_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \cpu_0|E_arith_result[20]~1_combout\ : std_logic;
SIGNAL \cpu_0|E_arith_result[19]~2_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[17]~4_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[12]~9_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[7]~14_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[6]~16_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator|av_waitrequest_generated~1_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator|wait_latency_counter~5_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_uncond_cti_non_br~regout\ : std_logic;
SIGNAL \cpu_0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_no_crst_nxt[18]~6_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_no_crst_nxt[17]~8_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \cpu_0|R_wr_dst_reg~regout\ : std_logic;
SIGNAL \cpu_0|W_rf_wren~combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[0]~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|packet_in_progress~regout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~2_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \switch_i_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \switch_i_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \switch_i_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \custom_counter_component_0_avalon_slave_0_translator|Add0~0_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|read_latency_shift_reg~5_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]~regout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \cpu_0|Equal101~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \cpu_0|W_status_reg_pie~regout\ : std_logic;
SIGNAL \cpu_0|wait_for_one_post_bret_inst~regout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \cpu_0|Equal101~5_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \cpu_0|Equal122~0_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[0]~19_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[0]~20_combout\ : std_logic;
SIGNAL \cpu_0|Equal122~1_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[22]~30_combout\ : std_logic;
SIGNAL \cpu_0|Equal122~8_combout\ : std_logic;
SIGNAL \cpu_0|E_stall~0_combout\ : std_logic;
SIGNAL \cpu_0|E_stall~2_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \cpu_0|W_valid~0_combout\ : std_logic;
SIGNAL \cpu_0|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \cpu_0|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \cpu_0|D_wr_dst_reg~3_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \cpu_0|Equal127~0_combout\ : std_logic;
SIGNAL \cpu_0|W_bstatus_reg~regout\ : std_logic;
SIGNAL \cpu_0|W_estatus_reg~regout\ : std_logic;
SIGNAL \cpu_0|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \cpu_0|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \cpu_0|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[23]~10_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~regout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[12]~25_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[14]~28_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[6]~39_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[1]~6_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[2]~11_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[3]~15_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[4]~15_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[5]~19_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[6]~22_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[6]~23_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[6]~24_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[6]~25_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[6]~26_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[7]~27_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[7]~28_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[7]~29_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[7]~30_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[7]~31_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[8]~18_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0_combout\ : std_logic;
SIGNAL \custom_counter_component_0|counter_expire_irq~regout\ : std_logic;
SIGNAL \jtag_uart_0|pause_irq~regout\ : std_logic;
SIGNAL \cpu_0|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \cpu_0|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \cpu_0|W_status_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_crst~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout\ : std_logic;
SIGNAL \cpu_0|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[10]~25_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[13]~30_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[13]~31_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[13]~32_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[15]~35_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[16]~38_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[16]~39_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[16]~40_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[17]~41_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[17]~42_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \cpu_0|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read_req~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~2_combout\ : std_logic;
SIGNAL \cpu_0|Equal127~2_combout\ : std_logic;
SIGNAL \cpu_0|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu_0|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu_0|Equal127~3_combout\ : std_logic;
SIGNAL \cpu_0|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu_0|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~5_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~11_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[30]~52_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~15_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[20]~43_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[19]~44_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[18]~45_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[4]~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[6]~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[7]~8_combout\ : std_logic;
SIGNAL \custom_counter_component_0|counter_expire_buf~regout\ : std_logic;
SIGNAL \custom_counter_component_0|counter_expire_irq~0_combout\ : std_logic;
SIGNAL \custom_counter_component_0|counter_expire_irq~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\ : std_logic;
SIGNAL \jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~regout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[21]~46_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[22]~47_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \cpu_0|E_st_data[20]~4_combout\ : std_logic;
SIGNAL \push_button_i|read_mux_out[0]~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \custom_counter_component_0|Mux0~0_combout\ : std_logic;
SIGNAL \push_button_i|read_mux_out[2]~4_combout\ : std_logic;
SIGNAL \push_button_i|read_mux_out[2]~5_combout\ : std_logic;
SIGNAL \push_button_i|read_mux_out[3]~6_combout\ : std_logic;
SIGNAL \push_button_i|read_mux_out[3]~7_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~4_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~5_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~6_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal4~3_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal4~6_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_expire~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_valid~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~9_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~11_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~13_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~14_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~15_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[29]~27_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[29]~28_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[26]~33_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[26]~34_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[22]~41_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[22]~42_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~16_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~17_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~18_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~19_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~20_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~21_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[27]~29_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[26]~30_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \addr_router_001|src_channel[1]~4_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_no_crst_nxt[17]~9_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_alu_subtract~6_combout\ : std_logic;
SIGNAL \cpu_0|W_status_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[29]~47_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[26]~50_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[22]~54_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \clock_50_i_clk_in_reset_reset_n~combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \switch_i_s1_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~8\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~12\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~14\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~16\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|Equal3~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~19_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[0]~0\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[1]~1\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[2]~2\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[3]~3\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[4]~4\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[5]~5\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[6]~6\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[7]~7\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[8]~8\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[9]~9\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[10]~10\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[11]~11\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[12]~12\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[13]~13\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[14]~14\ : std_logic;
SIGNAL \sram_0_external_interface_DQ[15]~15\ : std_logic;
SIGNAL \clock_50_i_clk_in_clk~combout\ : std_logic;
SIGNAL \clock_50_i_clk_in_clk~clkctrl_outclk\ : std_logic;
SIGNAL \cpu_0|D_iw[5]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \auto_hub|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|tdo~regout\ : std_logic;
SIGNAL \auto_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~3_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~2_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~10_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~17_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~7_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|irsr_reg[5]~6_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|Equal9~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][3]~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~3_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|waitrequest_reset_override~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\ : std_logic;
SIGNAL \width_adapter|count~0_combout\ : std_logic;
SIGNAL \width_adapter|use_reg~0_combout\ : std_logic;
SIGNAL \width_adapter|use_reg~regout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[20]~42_combout\ : std_logic;
SIGNAL \cpu_0|F_valid~2_combout\ : std_logic;
SIGNAL \cpu_0|D_wr_dst_reg~4_combout\ : std_logic;
SIGNAL \cpu_0|D_valid~regout\ : std_logic;
SIGNAL \cpu_0|R_valid~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[11]~23_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74]~regout\ : std_logic;
SIGNAL \rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~8_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[5]~27_combout\ : std_logic;
SIGNAL \cpu_0|Equal2~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~7_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[12]~26_combout\ : std_logic;
SIGNAL \cpu_0|Equal2~8_combout\ : std_logic;
SIGNAL \cpu_0|Equal2~4_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_logic~regout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[10]~10_combout\ : std_logic;
SIGNAL \cpu_0|Equal2~5_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[12]~9_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \cpu_0|Equal133~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[9]~31_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[9]~32_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[3]~3_combout\ : std_logic;
SIGNAL \cpu_0|Add1~1\ : std_logic;
SIGNAL \cpu_0|Add1~3\ : std_logic;
SIGNAL \cpu_0|Add1~5\ : std_logic;
SIGNAL \cpu_0|Add1~6_combout\ : std_logic;
SIGNAL \cpu_0|Add2~1\ : std_logic;
SIGNAL \cpu_0|Add2~3\ : std_logic;
SIGNAL \cpu_0|Add2~5\ : std_logic;
SIGNAL \cpu_0|Add2~6_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[1]~0_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[23]~11_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~10_combout\ : std_logic;
SIGNAL \cpu_0|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \cpu_0|Equal101~2_combout\ : std_logic;
SIGNAL \cpu_0|Equal101~3_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[8]~14_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_jmp_direct~regout\ : std_logic;
SIGNAL \cpu_0|E_new_inst~regout\ : std_logic;
SIGNAL \cpu_0|F_iw[29]~50_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[29]~51_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[30]~53_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[31]~54_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[31]~55_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~1_combout\ : std_logic;
SIGNAL \rsp_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_align_cycle_nxt[0]~1_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_align_cycle_nxt[1]~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_retaddr~regout\ : std_logic;
SIGNAL \cpu_0|R_src1~27_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result~22_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_ld~regout\ : std_logic;
SIGNAL \led_red_o|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \led_red_o|always0~0_combout\ : std_logic;
SIGNAL \switch_i_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \addr_router_001|Equal6~3_combout\ : std_logic;
SIGNAL \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~4_combout\ : std_logic;
SIGNAL \width_adapter|out_data[16]~19_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~5_combout\ : std_logic;
SIGNAL \addr_router_001|Equal2~3_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ : std_logic;
SIGNAL \led_red_o_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_aligning_data~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[2]~reg0_regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write2~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_rd~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~regout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \jtag_uart_0|r_val~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read2~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\ : std_logic;
SIGNAL \jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_wr~regout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~27\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~29_combout\ : std_logic;
SIGNAL \custom_counter_component_0|reset_counter~0_combout\ : std_logic;
SIGNAL \custom_counter_component_0|always2~2_combout\ : std_logic;
SIGNAL \custom_counter_component_0|reset_counter~1_combout\ : std_logic;
SIGNAL \custom_counter_component_0|reset_counter~regout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~58\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~59_combout\ : std_logic;
SIGNAL \custom_counter_component_0|load_config[0]~feeder_combout\ : std_logic;
SIGNAL \custom_counter_component_0|load_config[0]~0_combout\ : std_logic;
SIGNAL \custom_counter_component_0|load~regout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~60\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~62\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~63_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~64\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~65_combout\ : std_logic;
SIGNAL \custom_counter_component_0|load_config[1]~feeder_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|load_config_buf[1]~_wirecell_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~61_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal2~2_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal4~5_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~66\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~68\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~70\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~72\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~73_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value~39_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~74\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~76\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[24]~77_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[24]~78\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[25]~79_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal2~1_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal4~7_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~46_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal4~2_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal4~1_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~26_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal4~0_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal4~4_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|Equal4~8_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~30\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~31_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~32\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~34\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~35_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~36\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~37_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~38\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~40_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~41\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~43\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~44_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~45\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~47\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~48_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value~50_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~49\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~51_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~52\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~53_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~54\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~55_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~56\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~57_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~12_combout\ : std_logic;
SIGNAL \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \custom_counter_component_0|always1~2_combout\ : std_logic;
SIGNAL \switch_i_s1_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|rvalid~regout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[15]~36_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[15]~37_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte1_data[7]~7_combout\ : std_logic;
SIGNAL \cpu_0|av_fill_bit~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \cpu_0|av_fill_bit~1_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte2_data[7]~7_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_AF~regout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AF~regout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_AE~regout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[9]~22_combout\ : std_logic;
SIGNAL \led_red_o|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~7_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[9]~21_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[9]~23_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte1_data[1]~1_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte2_data[1]~1_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~23_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[9]~11_combout\ : std_logic;
SIGNAL \cpu_0|Equal101~1_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_rot_right~regout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_shift_logical~regout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[0]~21_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[1]~20_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[2]~18_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[3]~17_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[4]~15_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~13_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[8]~35_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[8]~36_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[4]~16_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[5]~0_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[6]~16_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[7]~14_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[7]~13_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[8]~13_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~12_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~82_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[11]~15_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[12]~28_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~10_combout\ : std_logic;
SIGNAL \led_red_o|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[12]~27_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[12]~29_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte2_data[4]~2_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~24_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[12]~16_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[14]~18_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[15]~19_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte2_data[0]~0_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~22_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[16]~20_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[17]~3_combout\ : std_logic;
SIGNAL \cpu_0|Equal2~10_combout\ : std_logic;
SIGNAL \cpu_0|Equal101~7_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_force_src2_zero~regout\ : std_logic;
SIGNAL \cpu_0|Equal2~11_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_unsigned_lo_imm16~regout\ : std_logic;
SIGNAL \cpu_0|R_src2_hi~0_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[16]~4_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[15]~7_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte2_data[2]~4_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~26_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[18]~24_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte2_data[3]~3_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~25_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[19]~1_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[19]~2_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[19]~1_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[20]~1_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[21]~40_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[21]~31_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[24]~22_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[21]~14_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte2_data[6]~6_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[23]~38_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[23]~12_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[23]~29_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[24]~21_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[26]~30_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[27]~34_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[27]~9_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[27]~26_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[26]~5_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[29]~27_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[29]~32_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[28]~28_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[28]~33_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[28]~29_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[28]~8_combout\ : std_logic;
SIGNAL \cpu_0|E_st_data[17]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \cpu_0|E_st_data[18]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[25]~feeder_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[30]~6_combout\ : std_logic;
SIGNAL \cpu_0|Add2~47\ : std_logic;
SIGNAL \cpu_0|Add2~49\ : std_logic;
SIGNAL \cpu_0|Add2~51\ : std_logic;
SIGNAL \cpu_0|Add2~53\ : std_logic;
SIGNAL \cpu_0|Add2~55\ : std_logic;
SIGNAL \cpu_0|Add2~57\ : std_logic;
SIGNAL \cpu_0|Add2~59\ : std_logic;
SIGNAL \cpu_0|Add2~60_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[31]~30_combout\ : std_logic;
SIGNAL \cpu_0|Equal2~6_combout\ : std_logic;
SIGNAL \cpu_0|Equal2~1_combout\ : std_logic;
SIGNAL \cpu_0|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \cpu_0|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \cpu_0|E_invert_arith_src_msb~regout\ : std_logic;
SIGNAL \cpu_0|Add1~55\ : std_logic;
SIGNAL \cpu_0|Add1~57\ : std_logic;
SIGNAL \cpu_0|Add1~59\ : std_logic;
SIGNAL \cpu_0|Add1~61\ : std_logic;
SIGNAL \cpu_0|Add1~62_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \cpu_0|Add2~61\ : std_logic;
SIGNAL \cpu_0|Add2~62_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[31]~22_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[30]~25_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[31]~23_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[31]~23_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[31]~24_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[31]~45_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[31]~25_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[30]~31_combout\ : std_logic;
SIGNAL \cpu_0|Add1~60_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[30]~23_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[30]~25_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[30]~26_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[30]~46_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[30]~26_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[28]~feeder_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~27_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[29]~27_combout\ : std_logic;
SIGNAL \cpu_0|E_st_data[19]~3_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \cpu_0|E_st_data[21]~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \cpu_0|E_st_data[22]~6_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \cpu_0|E_st_data[23]~7_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[18]~44_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[18]~57_combout\ : std_logic;
SIGNAL \cpu_0|Add1~56_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[28]~30_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[28]~48_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[28]~28_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[18]~2_combout\ : std_logic;
SIGNAL \cpu_0|Add1~35\ : std_logic;
SIGNAL \cpu_0|Add1~37\ : std_logic;
SIGNAL \cpu_0|Add1~39\ : std_logic;
SIGNAL \cpu_0|Add1~41\ : std_logic;
SIGNAL \cpu_0|Add1~43\ : std_logic;
SIGNAL \cpu_0|Add1~45\ : std_logic;
SIGNAL \cpu_0|Add1~47\ : std_logic;
SIGNAL \cpu_0|Add1~49\ : std_logic;
SIGNAL \cpu_0|Add1~51\ : std_logic;
SIGNAL \cpu_0|Add1~53\ : std_logic;
SIGNAL \cpu_0|Add1~54_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[27]~31_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[27]~32_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[27]~49_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[27]~29_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[25]~10_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[25]~36_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[25]~27_combout\ : std_logic;
SIGNAL \cpu_0|Add2~50_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[25]~35_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[25]~36_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[25]~51_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[25]~31_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[24]~37_combout\ : std_logic;
SIGNAL \cpu_0|Add2~48_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[25]~31_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[24]~26_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[24]~28_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[24]~37_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[24]~38_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[24]~52_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[24]~32_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[22]~39_combout\ : std_logic;
SIGNAL \cpu_0|Add2~43\ : std_logic;
SIGNAL \cpu_0|Add2~45\ : std_logic;
SIGNAL \cpu_0|Add2~46_combout\ : std_logic;
SIGNAL \cpu_0|Add1~46_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[23]~39_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[23]~40_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[23]~53_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[23]~33_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~22_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~28_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[22]~34_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[16]~4_combout\ : std_logic;
SIGNAL \cpu_0|Add1~32_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[14]~11_combout\ : std_logic;
SIGNAL \cpu_0|W_valid~1_combout\ : std_logic;
SIGNAL \cpu_0|W_valid~regout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[12]~10_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[11]~11_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[5]~1_combout\ : std_logic;
SIGNAL \cpu_0|Add2~7\ : std_logic;
SIGNAL \cpu_0|Add2~9\ : std_logic;
SIGNAL \cpu_0|Add2~11\ : std_logic;
SIGNAL \cpu_0|Add2~13\ : std_logic;
SIGNAL \cpu_0|Add2~15\ : std_logic;
SIGNAL \cpu_0|Add2~17\ : std_logic;
SIGNAL \cpu_0|Add2~19\ : std_logic;
SIGNAL \cpu_0|Add2~21\ : std_logic;
SIGNAL \cpu_0|Add2~23\ : std_logic;
SIGNAL \cpu_0|Add2~24_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[10]~7_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \cpu_0|Add2~22_combout\ : std_logic;
SIGNAL \cpu_0|E_arith_result[11]~3_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_no_crst_nxt[9]~4_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_no_crst_nxt[9]~5_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[14]~8_combout\ : std_logic;
SIGNAL \cpu_0|Add2~25\ : std_logic;
SIGNAL \cpu_0|Add2~27\ : std_logic;
SIGNAL \cpu_0|Add2~29\ : std_logic;
SIGNAL \cpu_0|Add2~31\ : std_logic;
SIGNAL \cpu_0|Add2~33\ : std_logic;
SIGNAL \cpu_0|Add2~35\ : std_logic;
SIGNAL \cpu_0|Add2~37\ : std_logic;
SIGNAL \cpu_0|Add2~39\ : std_logic;
SIGNAL \cpu_0|Add2~41\ : std_logic;
SIGNAL \cpu_0|Add2~42_combout\ : std_logic;
SIGNAL \cpu_0|Add1~42_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[21]~43_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[23]~24_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[22]~22_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[21]~19_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[21]~44_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_result[21]~55_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[21]~35_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[20]~0_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[10]~33_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[10]~34_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[20]~1_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[20]~0_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[20]~22_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[20]~0_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_no_crst_nxt[18]~7_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[17]~35\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[18]~36_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[19]~2_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[19]~1_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[19]~23_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[14]~6_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[19]~43_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[13]~9_combout\ : std_logic;
SIGNAL \cpu_0|Add1~17\ : std_logic;
SIGNAL \cpu_0|Add1~19\ : std_logic;
SIGNAL \cpu_0|Add1~21\ : std_logic;
SIGNAL \cpu_0|Add1~23\ : std_logic;
SIGNAL \cpu_0|Add1~25\ : std_logic;
SIGNAL \cpu_0|Add1~27\ : std_logic;
SIGNAL \cpu_0|Add1~29\ : std_logic;
SIGNAL \cpu_0|Add1~31\ : std_logic;
SIGNAL \cpu_0|Add1~33\ : std_logic;
SIGNAL \cpu_0|Add1~34_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[15]~12_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[17]~3_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[18]~3_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[17]~4_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[17]~3_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[17]~21_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[13]~7_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \cpu_0|Add2~26_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[11]~8_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[13]~7_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[13]~8_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[13]~17_combout\ : std_logic;
SIGNAL \cpu_0|E_st_data[16]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~8_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[10]~24_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[10]~26_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte1_data[2]~2_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[10]~14_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[8]~12_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[9]~12_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[9]~13_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[8]~20_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[8]~19_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte1_data[0]~0_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[8]~13_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[8]~12_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[8]~12_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~23_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte3_data_nxt~29_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[7]~35_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data[1]~0_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[7]~11_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \led_red_o|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[14]~33_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~regout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[14]~34_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[14]~48_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~9_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte1_data[6]~6_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[6]~34_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[6]~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|t_dav~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[5]~6_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[5]~20_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~3_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[5]~18_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[5]~17_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[5]~21_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[5]~33_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[5]~9_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[5]~15_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[5]~0_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[5]~15_combout\ : std_logic;
SIGNAL \custom_counter_component_0|always2~0_combout\ : std_logic;
SIGNAL \custom_counter_component_0|always2~1_combout\ : std_logic;
SIGNAL \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~7_combout\ : std_logic;
SIGNAL \addr_router_001|Equal3~0_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|read_latency_shift_reg~7_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|read_latency_shift_reg~6_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \addr_router_001|Equal5~0_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~6_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|av_waitrequest~3_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|av_waitrequest~4_combout\ : std_logic;
SIGNAL \cpu_0|d_write_nxt~combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \addr_router_001|Equal4~0_combout\ : std_logic;
SIGNAL \led_red_o|always0~1_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[4]~14_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[4]~12_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~2_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[4]~13_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[4]~16_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[4]~32_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[4]~8_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[1]~28_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[1]~32_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[1]~20_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[3]~4_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[3]~16_combout\ : std_logic;
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~33_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~1_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator|wait_latency_counter[0]~3_combout\ : std_logic;
SIGNAL \led_green_o_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \led_green_o|always0~0_combout\ : std_logic;
SIGNAL \led_green_o|always0~1_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[3]~14_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[3]~17_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[3]~11_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[3]~7_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[11]~9_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[11]~10_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[11]~9_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[12]~8_combout\ : std_logic;
SIGNAL \addr_router_001|Equal1~2_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|Add0~0_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|av_waitrequest~5_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|write_accepted~regout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|WideOr0~combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \cpu_0_data_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \led_red_o_s1_translator|read_latency_shift_reg~5_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator|read_latency_shift_reg~6_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator|wait_latency_counter[0]~2_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator|read_latency_shift_reg~7_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \led_red_o_s1_translator|read_latency_shift_reg~8_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \cpu_0|d_read_nxt~combout\ : std_logic;
SIGNAL \cpu_0|d_read~regout\ : std_logic;
SIGNAL \cpu_0|av_ld_waiting_for_data~regout\ : std_logic;
SIGNAL \cpu_0|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[0]~6_combout\ : std_logic;
SIGNAL \cpu_0|E_stall~1_combout\ : std_logic;
SIGNAL \cpu_0|E_stall~3_combout\ : std_logic;
SIGNAL \cpu_0|E_stall~4_combout\ : std_logic;
SIGNAL \cpu_0|E_valid~0_combout\ : std_logic;
SIGNAL \cpu_0|E_valid~regout\ : std_logic;
SIGNAL \cpu_0|R_src1~26_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[6]~14_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \cpu_0|Add1~7\ : std_logic;
SIGNAL \cpu_0|Add1~9\ : std_logic;
SIGNAL \cpu_0|Add1~11\ : std_logic;
SIGNAL \cpu_0|Add1~13\ : std_logic;
SIGNAL \cpu_0|Add1~15\ : std_logic;
SIGNAL \cpu_0|Add1~16_combout\ : std_logic;
SIGNAL \cpu_0|Add2~16_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[6]~4_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[6]~40_combout\ : std_logic;
SIGNAL \cpu_0|E_control_rd_data[1]~3_combout\ : std_logic;
SIGNAL \cpu_0|E_control_rd_data[2]~5_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[2]~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|read_0~regout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[2]~3_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[2]~12_combout\ : std_logic;
SIGNAL \custom_counter_component_0|readdata~0_combout\ : std_logic;
SIGNAL \led_green_o|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[2]~10_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[2]~13_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[2]~10_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[2]~6_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[7]~15_combout\ : std_logic;
SIGNAL \cpu_0|Add2~14_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[5]~3_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[7]~13_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~14_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[7]~37_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[7]~38_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[3]~17_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[3]~17_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[3]~17_combout\ : std_logic;
SIGNAL \addr_router_001|Equal7~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AF~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AE~regout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[1]~2_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[1]~8_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ : std_logic;
SIGNAL \push_button_i|always1~0_combout\ : std_logic;
SIGNAL \push_button_i|always1~1_combout\ : std_logic;
SIGNAL \push_button_i|d1_data_in[1]~feeder_combout\ : std_logic;
SIGNAL \push_button_i|d2_data_in[1]~feeder_combout\ : std_logic;
SIGNAL \push_button_i|edge_capture_wr_strobe~0_combout\ : std_logic;
SIGNAL \push_button_i|edge_capture~0_combout\ : std_logic;
SIGNAL \push_button_i|read_mux_out[1]~2_combout\ : std_logic;
SIGNAL \push_button_i|read_mux_out[1]~3_combout\ : std_logic;
SIGNAL \led_red_o|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[1]~7_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[1]~9_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~4_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[1]~9_combout\ : std_logic;
SIGNAL \push_button_i|d1_data_in[0]~feeder_combout\ : std_logic;
SIGNAL \push_button_i|d2_data_in[0]~feeder_combout\ : std_logic;
SIGNAL \push_button_i|edge_capture~1_combout\ : std_logic;
SIGNAL \cpu_0|W_ipending_reg_nxt[1]~1_combout\ : std_logic;
SIGNAL \cpu_0|W_ienable_reg[1]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|Equal101~8_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \cpu_0|Equal127~1_combout\ : std_logic;
SIGNAL \cpu_0|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \push_button_i|d1_data_in[3]~feeder_combout\ : std_logic;
SIGNAL \push_button_i|edge_capture~2_combout\ : std_logic;
SIGNAL \push_button_i|d1_data_in[2]~feeder_combout\ : std_logic;
SIGNAL \push_button_i|edge_capture~3_combout\ : std_logic;
SIGNAL \cpu_0|W_ipending_reg_nxt[1]~2_combout\ : std_logic;
SIGNAL \cpu_0|W_ipending_reg_nxt[1]~3_combout\ : std_logic;
SIGNAL \cpu_0|E_control_rd_data[1]~4_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[1]~4_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[6]~16_combout\ : std_logic;
SIGNAL \cpu_0|Add2~12_combout\ : std_logic;
SIGNAL \cpu_0|Add1~12_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[4]~2_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[6]~14_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[15]~30_combout\ : std_logic;
SIGNAL \cpu_0|Equal101~4_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_exception~combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_exception~regout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_br~regout\ : std_logic;
SIGNAL \cpu_0|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[4]~15_combout\ : std_logic;
SIGNAL \cpu_0|Equal122~5_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[26]~35_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[26]~21_combout\ : std_logic;
SIGNAL \cpu_0|Equal122~6_combout\ : std_logic;
SIGNAL \cpu_0|E_src2[29]~7_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[29]~24_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[28]~25_combout\ : std_logic;
SIGNAL \cpu_0|Equal122~7_combout\ : std_logic;
SIGNAL \cpu_0|Equal122~9_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[14]~7_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[13]~8_combout\ : std_logic;
SIGNAL \cpu_0|Equal122~2_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[9]~13_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[9]~12_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[10]~10_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[10]~11_combout\ : std_logic;
SIGNAL \cpu_0|Equal122~3_combout\ : std_logic;
SIGNAL \cpu_0|Equal122~4_combout\ : std_logic;
SIGNAL \cpu_0|Equal122~10_combout\ : std_logic;
SIGNAL \cpu_0|Add1~63\ : std_logic;
SIGNAL \cpu_0|Add1~64_combout\ : std_logic;
SIGNAL \cpu_0|E_arith_result[32]~7_combout\ : std_logic;
SIGNAL \cpu_0|E_cmp_result~0_combout\ : std_logic;
SIGNAL \cpu_0|W_cmp_result~regout\ : std_logic;
SIGNAL \cpu_0|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \cpu_0|Add1~10_combout\ : std_logic;
SIGNAL \cpu_0|Add2~10_combout\ : std_logic;
SIGNAL \cpu_0|E_arith_result[5]~0_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_no_crst_nxt[3]~3_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[26]~16_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[26]~17_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[4]~2_combout\ : std_logic;
SIGNAL \cpu_0|Add2~8_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[2]~1_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[4]~16_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[16]~29_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_break~regout\ : std_logic;
SIGNAL \cpu_0|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_no_crst_nxt[0]~2_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[28]~48_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[28]~49_combout\ : std_logic;
SIGNAL \cpu_0|R_src1[0]~29_combout\ : std_logic;
SIGNAL \cpu_0|Add1~0_combout\ : std_logic;
SIGNAL \cpu_0|Add2~0_combout\ : std_logic;
SIGNAL \cpu_0|E_arith_result[0]~6_combout\ : std_logic;
SIGNAL \cpu_0|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[22]~8_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[22]~9_combout\ : std_logic;
SIGNAL \cpu_0|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[27]~46_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[27]~47_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[18]~2_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \cpu_0|Add2~36_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[16]~13_combout\ : std_logic;
SIGNAL \addr_router|Equal1~3_combout\ : std_logic;
SIGNAL \addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|last_cycle~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|packet_in_progress~regout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \addr_router|Equal1~2_combout\ : std_logic;
SIGNAL \cpu_0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \cpu_0|i_read_nxt~0_combout\ : std_logic;
SIGNAL \cpu_0|i_read~regout\ : std_logic;
SIGNAL \cpu_0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \cpu_0_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \cpu_0_instruction_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux|src0_valid~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|av_begintransfer~1_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[21]~41_combout\ : std_logic;
SIGNAL \cpu_0|D_dst_regnum[4]~7_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[12]~8_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[11]~10_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[10]~11_combout\ : std_logic;
SIGNAL \addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[18]~3_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[18]~2_combout\ : std_logic;
SIGNAL \addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \addr_router_001|src_channel[1]~2_combout\ : std_logic;
SIGNAL \addr_router_001|src_channel[1]~3_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~feeder_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~feeder_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\ : std_logic;
SIGNAL \width_adapter|address_reg~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[4]~6_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_use_imm~regout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[10]~12_combout\ : std_logic;
SIGNAL \cpu_0|Add2~20_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[8]~6_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[25]~14_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[25]~15_combout\ : std_logic;
SIGNAL \cpu_0|D_dst_regnum[3]~5_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[9]~11_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \cpu_0|Add1~18_combout\ : std_logic;
SIGNAL \cpu_0|Add2~18_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[7]~5_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[0]~20_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[0]~21_combout\ : std_logic;
SIGNAL \cpu_0|Equal2~2_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \cpu_0|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[2]~4_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[2]~18_combout\ : std_logic;
SIGNAL \cpu_0|Add1~4_combout\ : std_logic;
SIGNAL \cpu_0|Add2~4_combout\ : std_logic;
SIGNAL \cpu_0|E_arith_result[2]~4_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[2]~18_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[1]~22_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_hi_imm16~regout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo~0_combout\ : std_logic;
SIGNAL \cpu_0|R_src2_lo[1]~5_combout\ : std_logic;
SIGNAL \cpu_0|Add1~2_combout\ : std_logic;
SIGNAL \cpu_0|Add2~2_combout\ : std_logic;
SIGNAL \cpu_0|E_arith_result[1]~5_combout\ : std_logic;
SIGNAL \cpu_0|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \width_adapter|out_data[17]~20_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ : std_logic;
SIGNAL \sram_0|is_read~0_combout\ : std_logic;
SIGNAL \sram_0|is_read~regout\ : std_logic;
SIGNAL \sram_0|readdatavalid~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \cpu_0|F_iw[2]~18_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[2]~19_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_sub~0_combout\ : std_logic;
SIGNAL \cpu_0|E_alu_sub~regout\ : std_logic;
SIGNAL \cpu_0|Add2~28_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[12]~9_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[14]~6_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[14]~7_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[15]~6_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[15]~5_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[16]~5_combout\ : std_logic;
SIGNAL \cpu_0|E_shift_rot_result_nxt[15]~6_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[15]~5_combout\ : std_logic;
SIGNAL \cpu_0|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1_combout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[24]~12_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[24]~13_combout\ : std_logic;
SIGNAL \cpu_0|D_dst_regnum[2]~4_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~24\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout\ : std_logic;
SIGNAL \rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \width_adapter|endofpacket_reg~regout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ : std_logic;
SIGNAL \rsp_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \width_adapter_001|data_reg~6_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[13]~24_combout\ : std_logic;
SIGNAL \cpu_0|Equal101~6_combout\ : std_logic;
SIGNAL \cpu_0|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \cpu_0|hbreak_enabled~regout\ : std_logic;
SIGNAL \cpu_0|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \cpu_0|hbreak_pending~regout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout\ : std_logic;
SIGNAL \cpu_0|hbreak_req~0_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[14]~56_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \cpu_0|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \cpu_0|Equal2~9_combout\ : std_logic;
SIGNAL \cpu_0|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \cpu_0|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \cpu_0|E_src1[2]~18_combout\ : std_logic;
SIGNAL \cpu_0|W_ienable_reg[2]~feeder_combout\ : std_logic;
SIGNAL \cpu_0|W_ipending_reg_nxt[2]~0_combout\ : std_logic;
SIGNAL \cpu_0|W_ipending_reg_nxt[0]~4_combout\ : std_logic;
SIGNAL \cpu_0|D_iw[5]~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[17]~45_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[17]~58_combout\ : std_logic;
SIGNAL \cpu_0|D_dst_regnum[1]~3_combout\ : std_logic;
SIGNAL \cpu_0|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\ : std_logic;
SIGNAL \cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \cpu_0|F_iw[3]~7_combout\ : std_logic;
SIGNAL \cpu_0|Equal2~7_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \cpu_0|Equal2~3_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \cpu_0|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \cpu_0|R_ctrl_br_cmp~regout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[0]~19_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[0]~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[0]~1_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[0]~4_combout\ : std_logic;
SIGNAL \push_button_i|read_mux_out[0]~1_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[0]~3_combout\ : std_logic;
SIGNAL \custom_counter_component_0|Mux1~0_combout\ : std_logic;
SIGNAL \custom_counter_component_0|Mux1~1_combout\ : std_logic;
SIGNAL \led_green_o|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[0]~2_combout\ : std_logic;
SIGNAL \rsp_xbar_mux_001|src_data[0]~5_combout\ : std_logic;
SIGNAL \cpu_0|av_ld_byte0_data_nxt[0]~8_combout\ : std_logic;
SIGNAL \cpu_0|W_rf_wr_data[0]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \width_adapter|address_reg[3]~1_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \sram_0|is_write~0_combout\ : std_logic;
SIGNAL \sram_0|is_write~regout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \led_red_o|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \led_red_o|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \led_red_o|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \led_red_o|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \led_red_o|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \led_red_o|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \led_red_o|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \led_red_o|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \led_red_o|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \led_red_o|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \led_red_o|data_out[16]~feeder_combout\ : std_logic;
SIGNAL \led_red_o|data_out[17]~feeder_combout\ : std_logic;
SIGNAL \led_green_o|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \width_adapter|out_data[19]~0_combout\ : std_logic;
SIGNAL \width_adapter|out_data[20]~1_combout\ : std_logic;
SIGNAL \width_adapter|out_data[21]~2_combout\ : std_logic;
SIGNAL \width_adapter|out_data[22]~3_combout\ : std_logic;
SIGNAL \width_adapter|out_data[23]~4_combout\ : std_logic;
SIGNAL \width_adapter|out_data[24]~5_combout\ : std_logic;
SIGNAL \width_adapter|out_data[25]~6_combout\ : std_logic;
SIGNAL \width_adapter|out_data[26]~7_combout\ : std_logic;
SIGNAL \width_adapter|out_data[27]~8_combout\ : std_logic;
SIGNAL \width_adapter|out_data[28]~9_combout\ : std_logic;
SIGNAL \width_adapter|out_data[29]~10_combout\ : std_logic;
SIGNAL \width_adapter|out_data[30]~11_combout\ : std_logic;
SIGNAL \width_adapter|out_data[31]~12_combout\ : std_logic;
SIGNAL \width_adapter|out_data[32]~13_combout\ : std_logic;
SIGNAL \cpu_0|Add2~30_combout\ : std_logic;
SIGNAL \cpu_0|F_pc[13]~10_combout\ : std_logic;
SIGNAL \width_adapter|out_data[33]~14_combout\ : std_logic;
SIGNAL \cpu_0|E_logic_result[16]~5_combout\ : std_logic;
SIGNAL \cpu_0|W_alu_result[16]~4_combout\ : std_logic;
SIGNAL \width_adapter|out_data[34]~15_combout\ : std_logic;
SIGNAL \width_adapter|out_data[35]~16_combout\ : std_logic;
SIGNAL \width_adapter|out_data[36]~17_combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\ : std_logic;
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\ : std_logic;
SIGNAL \sram_0|SRAM_LB_N~0_combout\ : std_logic;
SIGNAL \sram_0|SRAM_LB_N~regout\ : std_logic;
SIGNAL \sram_0|SRAM_UB_N~0_combout\ : std_logic;
SIGNAL \sram_0|SRAM_UB_N~regout\ : std_logic;
SIGNAL \sram_0|SRAM_LB_N~1_combout\ : std_logic;
SIGNAL \sram_0|SRAM_CE_N~regout\ : std_logic;
SIGNAL \sram_0|SRAM_OE_N~regout\ : std_logic;
SIGNAL \sram_0|SRAM_WE_N~regout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \led_red_o_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \push_button_i_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \switch_i_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|src_data\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu_0|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_0|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu_0|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu_0|F_pc\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cpu_0|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \switch_i|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \push_button_i|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \push_button_i|d2_data_in\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \led_red_o|data_out\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \custom_counter_component_0|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \led_green_o_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rsp_xbar_mux_001|src_data\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \width_adapter_001|out_data\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \push_button_i_external_connection_export~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \switch_i_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|src_payload\ : std_logic_vector(101 DOWNTO 0);
SIGNAL \cpu_0|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu_0|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sram_0|writedata_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \switch_i|read_mux_out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \push_button_i|d1_data_in\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \custom_counter_component_0|load_config\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu_0_jtag_debug_module_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \led_green_o_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \width_adapter|count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \width_adapter_001|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \switch_i_external_connection_export~combout\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \led_red_o_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \push_button_i_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu_0|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_0|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_0|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sram_0|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \push_button_i|irq_mask\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \led_green_o|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \custom_counter_component_0|custom_counter_unit_inst|counter_value\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \led_green_o_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \width_adapter|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \led_red_o_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \push_button_i_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \switch_i_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu_0|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_0|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu_0|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu_0|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \sram_0|SRAM_ADDR\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \push_button_i|edge_capture\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \led_red_o|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \led_green_o|data_out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cpu_0_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cmd_xbar_mux|src_data\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \width_adapter|address_reg\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \cpu_0|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \width_adapter|ALT_INV_use_reg~regout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_push_button_i_external_connection_export <= push_button_i_external_connection_export;
ww_switch_i_external_connection_export <= switch_i_external_connection_export;
led_red_o_external_connection_export <= ww_led_red_o_external_connection_export;
ww_clock_50_i_clk_in_reset_reset_n <= clock_50_i_clk_in_reset_reset_n;
led_green_o_external_connection_export <= ww_led_green_o_external_connection_export;
ww_clock_50_i_clk_in_clk <= clock_50_i_clk_in_clk;
sram_0_external_interface_ADDR <= ww_sram_0_external_interface_ADDR;
sram_0_external_interface_LB_N <= ww_sram_0_external_interface_LB_N;
sram_0_external_interface_UB_N <= ww_sram_0_external_interface_UB_N;
sram_0_external_interface_CE_N <= ww_sram_0_external_interface_CE_N;
sram_0_external_interface_OE_N <= ww_sram_0_external_interface_OE_N;
sram_0_external_interface_WE_N <= ww_sram_0_external_interface_WE_N;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

\clock_50_i_clk_in_clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock_50_i_clk_in_clk~combout\);

\rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \rst_controller|merged_reset~0_combout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|shadow_jsm|state\(0));

\auto_hub|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|clr_reg~regout\);

\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\cpu_0|W_rf_wr_data[31]~25_combout\ & \cpu_0|W_rf_wr_data[30]~26_combout\ & \cpu_0|W_rf_wr_data[29]~27_combout\ & \cpu_0|W_rf_wr_data[28]~28_combout\
& \cpu_0|W_rf_wr_data[27]~29_combout\ & \cpu_0|W_rf_wr_data[26]~30_combout\ & \cpu_0|W_rf_wr_data[25]~31_combout\ & \cpu_0|W_rf_wr_data[24]~32_combout\ & \cpu_0|W_rf_wr_data[23]~33_combout\ & \cpu_0|W_rf_wr_data[22]~34_combout\ & 
\cpu_0|W_rf_wr_data[21]~35_combout\ & \cpu_0|W_rf_wr_data[20]~22_combout\ & \cpu_0|W_rf_wr_data[19]~23_combout\ & \cpu_0|W_rf_wr_data[18]~24_combout\ & \cpu_0|W_rf_wr_data[17]~21_combout\ & \cpu_0|W_rf_wr_data[16]~20_combout\ & 
\cpu_0|W_rf_wr_data[15]~19_combout\ & \cpu_0|W_rf_wr_data[14]~18_combout\ & \cpu_0|W_rf_wr_data[13]~17_combout\ & \cpu_0|W_rf_wr_data[12]~16_combout\ & \cpu_0|W_rf_wr_data[11]~15_combout\ & \cpu_0|W_rf_wr_data[10]~14_combout\ & 
\cpu_0|W_rf_wr_data[9]~13_combout\ & \cpu_0|W_rf_wr_data[8]~12_combout\ & \cpu_0|W_rf_wr_data[7]~11_combout\ & \cpu_0|W_rf_wr_data[6]~10_combout\ & \cpu_0|W_rf_wr_data[5]~9_combout\ & \cpu_0|W_rf_wr_data[4]~8_combout\ & \cpu_0|W_rf_wr_data[3]~7_combout\
& \cpu_0|W_rf_wr_data[2]~6_combout\ & \cpu_0|W_rf_wr_data[1]~4_combout\ & \cpu_0|W_rf_wr_data[0]~2_combout\);

\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu_0|R_dst_regnum\(4) & \cpu_0|R_dst_regnum\(3) & \cpu_0|R_dst_regnum\(2) & \cpu_0|R_dst_regnum\(1) & \cpu_0|R_dst_regnum\(0));

\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu_0|D_iw\(26) & \cpu_0|D_iw\(25) & \cpu_0|D_iw\(24) & \cpu_0|D_iw\(23) & \cpu_0|D_iw\(22));

\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\cpu_0|W_rf_wr_data[31]~25_combout\ & \cpu_0|W_rf_wr_data[30]~26_combout\ & \cpu_0|W_rf_wr_data[29]~27_combout\ & \cpu_0|W_rf_wr_data[28]~28_combout\
& \cpu_0|W_rf_wr_data[27]~29_combout\ & \cpu_0|W_rf_wr_data[26]~30_combout\ & \cpu_0|W_rf_wr_data[25]~31_combout\ & \cpu_0|W_rf_wr_data[24]~32_combout\ & \cpu_0|W_rf_wr_data[23]~33_combout\ & \cpu_0|W_rf_wr_data[22]~34_combout\ & 
\cpu_0|W_rf_wr_data[21]~35_combout\ & \cpu_0|W_rf_wr_data[20]~22_combout\ & \cpu_0|W_rf_wr_data[19]~23_combout\ & \cpu_0|W_rf_wr_data[18]~24_combout\ & \cpu_0|W_rf_wr_data[17]~21_combout\ & \cpu_0|W_rf_wr_data[16]~20_combout\ & 
\cpu_0|W_rf_wr_data[15]~19_combout\ & \cpu_0|W_rf_wr_data[14]~18_combout\ & \cpu_0|W_rf_wr_data[13]~17_combout\ & \cpu_0|W_rf_wr_data[12]~16_combout\ & \cpu_0|W_rf_wr_data[11]~15_combout\ & \cpu_0|W_rf_wr_data[10]~14_combout\ & 
\cpu_0|W_rf_wr_data[9]~13_combout\ & \cpu_0|W_rf_wr_data[8]~12_combout\ & \cpu_0|W_rf_wr_data[7]~11_combout\ & \cpu_0|W_rf_wr_data[6]~10_combout\ & \cpu_0|W_rf_wr_data[5]~9_combout\ & \cpu_0|W_rf_wr_data[4]~8_combout\ & \cpu_0|W_rf_wr_data[3]~7_combout\
& \cpu_0|W_rf_wr_data[2]~6_combout\ & \cpu_0|W_rf_wr_data[1]~4_combout\ & \cpu_0|W_rf_wr_data[0]~2_combout\);

\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu_0|R_dst_regnum\(4) & \cpu_0|R_dst_regnum\(3) & \cpu_0|R_dst_regnum\(2) & \cpu_0|R_dst_regnum\(1) & \cpu_0|R_dst_regnum\(0));

\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu_0|D_iw\(31) & \cpu_0|D_iw\(30) & \cpu_0|D_iw\(29) & \cpu_0|D_iw\(28) & \cpu_0|D_iw\(27));

\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\cmd_xbar_mux|src_payload~6_combout\ & 
\cmd_xbar_mux|src_payload~5_combout\ & \cmd_xbar_mux|src_payload~22_combout\ & \cmd_xbar_mux|src_payload~23_combout\ & \cmd_xbar_mux|src_payload~24_combout\ & \cmd_xbar_mux|src_payload~25_combout\ & \cmd_xbar_mux|src_payload~26_combout\ & 
\cmd_xbar_mux|src_payload~15_combout\ & \cmd_xbar_mux|src_payload~20_combout\ & \cmd_xbar_mux|src_payload~21_combout\ & \cmd_xbar_mux|src_payload~13_combout\ & \cmd_xbar_mux|src_payload~1_combout\ & \cmd_xbar_mux|src_payload~4_combout\ & 
\cmd_xbar_mux|src_payload~2_combout\ & \cmd_xbar_mux|src_payload~3_combout\ & \cmd_xbar_mux|src_payload~0_combout\);

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(23) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(22) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(21) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(20) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(19) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(18) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(17) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(16) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(7) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(6) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(5) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(4) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(3) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(2) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(1) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(0));

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cmd_xbar_mux|src_data\(45) & \cmd_xbar_mux|src_data\(44) & 
\cmd_xbar_mux|src_data\(43) & \cmd_xbar_mux|src_data\(42) & \cmd_xbar_mux|src_data\(41) & \cmd_xbar_mux|src_data\(40) & \cmd_xbar_mux|src_data\(39) & \cmd_xbar_mux|src_data\(38));

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(9) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(8) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(7) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(6) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(5) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2));

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\cmd_xbar_mux|src_data\(34) & \cmd_xbar_mux|src_data\(32));

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & 
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & 
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & 
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\cmd_xbar_mux|src_payload~31_combout\ & 
\cmd_xbar_mux|src_payload~30_combout\ & \cmd_xbar_mux|src_payload~29_combout\ & \cmd_xbar_mux|src_payload~28_combout\ & \cmd_xbar_mux|src_payload~27_combout\ & \cmd_xbar_mux|src_payload~9_combout\ & \cmd_xbar_mux|src_payload~8_combout\ & 
\cmd_xbar_mux|src_payload~7_combout\ & \cmd_xbar_mux|src_payload~16_combout\ & \cmd_xbar_mux|src_payload~14_combout\ & \cmd_xbar_mux|src_payload~11_combout\ & \cmd_xbar_mux|src_payload~12_combout\ & \cmd_xbar_mux|src_payload~10_combout\ & 
\cmd_xbar_mux|src_payload~18_combout\ & \cmd_xbar_mux|src_payload~17_combout\ & \cmd_xbar_mux|src_payload~19_combout\);

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(31) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(30) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(29) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(28) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(27) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(26) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(25) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(24) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(15) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(14) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(13) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(12) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(11) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(10) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(9) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(8));

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\cmd_xbar_mux|src_data\(45) & \cmd_xbar_mux|src_data\(44) & 
\cmd_xbar_mux|src_data\(43) & \cmd_xbar_mux|src_data\(42) & \cmd_xbar_mux|src_data\(41) & \cmd_xbar_mux|src_data\(40) & \cmd_xbar_mux|src_data\(39) & \cmd_xbar_mux|src_data\(38));

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(9) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(8) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(7) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(6) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(5) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4) & 
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2));

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\cmd_xbar_mux|src_data\(35) & \cmd_xbar_mux|src_data\(33));

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);

\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(8);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31) <= \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);

\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\cpu_0|d_writedata\(7) & \cpu_0|d_writedata\(6) & \cpu_0|d_writedata\(5) & \cpu_0|d_writedata\(4) & 
\cpu_0|d_writedata\(3) & \cpu_0|d_writedata\(2) & \cpu_0|d_writedata\(1) & \cpu_0|d_writedata\(0));

\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);
\auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|shadow_jsm|state\(3);
\auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|virtual_ir_scan_reg~regout\;
\auto_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\cpu_0|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \cpu_0|av_ld_rshift8~1_combout\;
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\width_adapter|ALT_INV_use_reg~regout\ <= NOT \width_adapter|use_reg~regout\;

-- Location: LCFF_X21_Y20_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10_combout\,
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(0));

-- Location: LCFF_X28_Y20_N13
\cpu_0|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[4]~2_combout\,
	sdata => \cpu_0|F_pc_plus_one[4]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(4));

-- Location: LCFF_X28_Y20_N7
\cpu_0|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[5]~3_combout\,
	sdata => \cpu_0|F_pc_plus_one[5]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(5));

-- Location: LCFF_X22_Y13_N25
\width_adapter|byteen_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(34),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|byteen_reg\(0));

-- Location: LCFF_X24_Y17_N9
\width_adapter|byteen_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(35),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|byteen_reg\(1));

-- Location: LCCOMB_X21_Y20_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(1)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~regout\ & (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(1),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X30_Y20_N24
\cpu_0|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~8_combout\ = ((\cpu_0|E_src1\(4) $ (\cpu_0|E_src2\(4) $ (\cpu_0|Add1~7\)))) # (GND)
-- \cpu_0|Add1~9\ = CARRY((\cpu_0|E_src1\(4) & ((!\cpu_0|Add1~7\) # (!\cpu_0|E_src2\(4)))) # (!\cpu_0|E_src1\(4) & (!\cpu_0|E_src2\(4) & !\cpu_0|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(4),
	datab => \cpu_0|E_src2\(4),
	datad => VCC,
	cin => \cpu_0|Add1~7\,
	combout => \cpu_0|Add1~8_combout\,
	cout => \cpu_0|Add1~9\);

-- Location: LCCOMB_X30_Y20_N30
\cpu_0|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~14_combout\ = (\cpu_0|E_src1\(7) & ((\cpu_0|E_src2\(7) & (!\cpu_0|Add1~13\)) # (!\cpu_0|E_src2\(7) & (\cpu_0|Add1~13\ & VCC)))) # (!\cpu_0|E_src1\(7) & ((\cpu_0|E_src2\(7) & ((\cpu_0|Add1~13\) # (GND))) # (!\cpu_0|E_src2\(7) & 
-- (!\cpu_0|Add1~13\))))
-- \cpu_0|Add1~15\ = CARRY((\cpu_0|E_src1\(7) & (\cpu_0|E_src2\(7) & !\cpu_0|Add1~13\)) # (!\cpu_0|E_src1\(7) & ((\cpu_0|E_src2\(7)) # (!\cpu_0|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(7),
	datab => \cpu_0|E_src2\(7),
	datad => VCC,
	cin => \cpu_0|Add1~13\,
	combout => \cpu_0|Add1~14_combout\,
	cout => \cpu_0|Add1~15\);

-- Location: LCCOMB_X30_Y19_N4
\cpu_0|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~20_combout\ = ((\cpu_0|E_src1\(10) $ (\cpu_0|E_src2\(10) $ (\cpu_0|Add1~19\)))) # (GND)
-- \cpu_0|Add1~21\ = CARRY((\cpu_0|E_src1\(10) & ((!\cpu_0|Add1~19\) # (!\cpu_0|E_src2\(10)))) # (!\cpu_0|E_src1\(10) & (!\cpu_0|E_src2\(10) & !\cpu_0|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(10),
	datab => \cpu_0|E_src2\(10),
	datad => VCC,
	cin => \cpu_0|Add1~19\,
	combout => \cpu_0|Add1~20_combout\,
	cout => \cpu_0|Add1~21\);

-- Location: LCCOMB_X30_Y19_N6
\cpu_0|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~22_combout\ = (\cpu_0|E_src2\(11) & ((\cpu_0|E_src1\(11) & (!\cpu_0|Add1~21\)) # (!\cpu_0|E_src1\(11) & ((\cpu_0|Add1~21\) # (GND))))) # (!\cpu_0|E_src2\(11) & ((\cpu_0|E_src1\(11) & (\cpu_0|Add1~21\ & VCC)) # (!\cpu_0|E_src1\(11) & 
-- (!\cpu_0|Add1~21\))))
-- \cpu_0|Add1~23\ = CARRY((\cpu_0|E_src2\(11) & ((!\cpu_0|Add1~21\) # (!\cpu_0|E_src1\(11)))) # (!\cpu_0|E_src2\(11) & (!\cpu_0|E_src1\(11) & !\cpu_0|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(11),
	datab => \cpu_0|E_src1\(11),
	datad => VCC,
	cin => \cpu_0|Add1~21\,
	combout => \cpu_0|Add1~22_combout\,
	cout => \cpu_0|Add1~23\);

-- Location: LCCOMB_X30_Y19_N8
\cpu_0|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~24_combout\ = ((\cpu_0|E_src2\(12) $ (\cpu_0|E_src1\(12) $ (\cpu_0|Add1~23\)))) # (GND)
-- \cpu_0|Add1~25\ = CARRY((\cpu_0|E_src2\(12) & (\cpu_0|E_src1\(12) & !\cpu_0|Add1~23\)) # (!\cpu_0|E_src2\(12) & ((\cpu_0|E_src1\(12)) # (!\cpu_0|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(12),
	datab => \cpu_0|E_src1\(12),
	datad => VCC,
	cin => \cpu_0|Add1~23\,
	combout => \cpu_0|Add1~24_combout\,
	cout => \cpu_0|Add1~25\);

-- Location: LCCOMB_X30_Y19_N10
\cpu_0|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~26_combout\ = (\cpu_0|E_src1\(13) & ((\cpu_0|E_src2\(13) & (!\cpu_0|Add1~25\)) # (!\cpu_0|E_src2\(13) & (\cpu_0|Add1~25\ & VCC)))) # (!\cpu_0|E_src1\(13) & ((\cpu_0|E_src2\(13) & ((\cpu_0|Add1~25\) # (GND))) # (!\cpu_0|E_src2\(13) & 
-- (!\cpu_0|Add1~25\))))
-- \cpu_0|Add1~27\ = CARRY((\cpu_0|E_src1\(13) & (\cpu_0|E_src2\(13) & !\cpu_0|Add1~25\)) # (!\cpu_0|E_src1\(13) & ((\cpu_0|E_src2\(13)) # (!\cpu_0|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(13),
	datab => \cpu_0|E_src2\(13),
	datad => VCC,
	cin => \cpu_0|Add1~25\,
	combout => \cpu_0|Add1~26_combout\,
	cout => \cpu_0|Add1~27\);

-- Location: LCCOMB_X30_Y19_N12
\cpu_0|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~28_combout\ = ((\cpu_0|E_src2\(14) $ (\cpu_0|E_src1\(14) $ (\cpu_0|Add1~27\)))) # (GND)
-- \cpu_0|Add1~29\ = CARRY((\cpu_0|E_src2\(14) & (\cpu_0|E_src1\(14) & !\cpu_0|Add1~27\)) # (!\cpu_0|E_src2\(14) & ((\cpu_0|E_src1\(14)) # (!\cpu_0|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(14),
	datab => \cpu_0|E_src1\(14),
	datad => VCC,
	cin => \cpu_0|Add1~27\,
	combout => \cpu_0|Add1~28_combout\,
	cout => \cpu_0|Add1~29\);

-- Location: LCCOMB_X30_Y19_N14
\cpu_0|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~30_combout\ = (\cpu_0|E_src1\(15) & ((\cpu_0|E_src2\(15) & (!\cpu_0|Add1~29\)) # (!\cpu_0|E_src2\(15) & (\cpu_0|Add1~29\ & VCC)))) # (!\cpu_0|E_src1\(15) & ((\cpu_0|E_src2\(15) & ((\cpu_0|Add1~29\) # (GND))) # (!\cpu_0|E_src2\(15) & 
-- (!\cpu_0|Add1~29\))))
-- \cpu_0|Add1~31\ = CARRY((\cpu_0|E_src1\(15) & (\cpu_0|E_src2\(15) & !\cpu_0|Add1~29\)) # (!\cpu_0|E_src1\(15) & ((\cpu_0|E_src2\(15)) # (!\cpu_0|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(15),
	datab => \cpu_0|E_src2\(15),
	datad => VCC,
	cin => \cpu_0|Add1~29\,
	combout => \cpu_0|Add1~30_combout\,
	cout => \cpu_0|Add1~31\);

-- Location: LCCOMB_X30_Y19_N20
\cpu_0|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~36_combout\ = ((\cpu_0|E_src1\(18) $ (\cpu_0|E_src2\(18) $ (\cpu_0|Add1~35\)))) # (GND)
-- \cpu_0|Add1~37\ = CARRY((\cpu_0|E_src1\(18) & ((!\cpu_0|Add1~35\) # (!\cpu_0|E_src2\(18)))) # (!\cpu_0|E_src1\(18) & (!\cpu_0|E_src2\(18) & !\cpu_0|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(18),
	datab => \cpu_0|E_src2\(18),
	datad => VCC,
	cin => \cpu_0|Add1~35\,
	combout => \cpu_0|Add1~36_combout\,
	cout => \cpu_0|Add1~37\);

-- Location: LCCOMB_X30_Y19_N22
\cpu_0|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~38_combout\ = (\cpu_0|E_src1\(19) & ((\cpu_0|E_src2\(19) & (!\cpu_0|Add1~37\)) # (!\cpu_0|E_src2\(19) & (\cpu_0|Add1~37\ & VCC)))) # (!\cpu_0|E_src1\(19) & ((\cpu_0|E_src2\(19) & ((\cpu_0|Add1~37\) # (GND))) # (!\cpu_0|E_src2\(19) & 
-- (!\cpu_0|Add1~37\))))
-- \cpu_0|Add1~39\ = CARRY((\cpu_0|E_src1\(19) & (\cpu_0|E_src2\(19) & !\cpu_0|Add1~37\)) # (!\cpu_0|E_src1\(19) & ((\cpu_0|E_src2\(19)) # (!\cpu_0|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(19),
	datab => \cpu_0|E_src2\(19),
	datad => VCC,
	cin => \cpu_0|Add1~37\,
	combout => \cpu_0|Add1~38_combout\,
	cout => \cpu_0|Add1~39\);

-- Location: LCCOMB_X30_Y19_N24
\cpu_0|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~40_combout\ = ((\cpu_0|E_src1\(20) $ (\cpu_0|E_src2\(20) $ (\cpu_0|Add1~39\)))) # (GND)
-- \cpu_0|Add1~41\ = CARRY((\cpu_0|E_src1\(20) & ((!\cpu_0|Add1~39\) # (!\cpu_0|E_src2\(20)))) # (!\cpu_0|E_src1\(20) & (!\cpu_0|E_src2\(20) & !\cpu_0|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(20),
	datab => \cpu_0|E_src2\(20),
	datad => VCC,
	cin => \cpu_0|Add1~39\,
	combout => \cpu_0|Add1~40_combout\,
	cout => \cpu_0|Add1~41\);

-- Location: LCCOMB_X31_Y19_N16
\cpu_0|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~32_combout\ = ((\cpu_0|E_src2\(16) $ (\cpu_0|E_src1\(16) $ (!\cpu_0|Add2~31\)))) # (GND)
-- \cpu_0|Add2~33\ = CARRY((\cpu_0|E_src2\(16) & ((\cpu_0|E_src1\(16)) # (!\cpu_0|Add2~31\))) # (!\cpu_0|E_src2\(16) & (\cpu_0|E_src1\(16) & !\cpu_0|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(16),
	datab => \cpu_0|E_src1\(16),
	datad => VCC,
	cin => \cpu_0|Add2~31\,
	combout => \cpu_0|Add2~32_combout\,
	cout => \cpu_0|Add2~33\);

-- Location: LCCOMB_X31_Y19_N18
\cpu_0|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~34_combout\ = (\cpu_0|E_src1\(17) & ((\cpu_0|E_src2\(17) & (\cpu_0|Add2~33\ & VCC)) # (!\cpu_0|E_src2\(17) & (!\cpu_0|Add2~33\)))) # (!\cpu_0|E_src1\(17) & ((\cpu_0|E_src2\(17) & (!\cpu_0|Add2~33\)) # (!\cpu_0|E_src2\(17) & ((\cpu_0|Add2~33\) 
-- # (GND)))))
-- \cpu_0|Add2~35\ = CARRY((\cpu_0|E_src1\(17) & (!\cpu_0|E_src2\(17) & !\cpu_0|Add2~33\)) # (!\cpu_0|E_src1\(17) & ((!\cpu_0|Add2~33\) # (!\cpu_0|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(17),
	datab => \cpu_0|E_src2\(17),
	datad => VCC,
	cin => \cpu_0|Add2~33\,
	combout => \cpu_0|Add2~34_combout\,
	cout => \cpu_0|Add2~35\);

-- Location: LCCOMB_X31_Y19_N22
\cpu_0|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~38_combout\ = (\cpu_0|E_src1\(19) & ((\cpu_0|E_src2\(19) & (\cpu_0|Add2~37\ & VCC)) # (!\cpu_0|E_src2\(19) & (!\cpu_0|Add2~37\)))) # (!\cpu_0|E_src1\(19) & ((\cpu_0|E_src2\(19) & (!\cpu_0|Add2~37\)) # (!\cpu_0|E_src2\(19) & ((\cpu_0|Add2~37\) 
-- # (GND)))))
-- \cpu_0|Add2~39\ = CARRY((\cpu_0|E_src1\(19) & (!\cpu_0|E_src2\(19) & !\cpu_0|Add2~37\)) # (!\cpu_0|E_src1\(19) & ((!\cpu_0|Add2~37\) # (!\cpu_0|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(19),
	datab => \cpu_0|E_src2\(19),
	datad => VCC,
	cin => \cpu_0|Add2~37\,
	combout => \cpu_0|Add2~38_combout\,
	cout => \cpu_0|Add2~39\);

-- Location: LCCOMB_X31_Y19_N24
\cpu_0|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~40_combout\ = ((\cpu_0|E_src1\(20) $ (\cpu_0|E_src2\(20) $ (!\cpu_0|Add2~39\)))) # (GND)
-- \cpu_0|Add2~41\ = CARRY((\cpu_0|E_src1\(20) & ((\cpu_0|E_src2\(20)) # (!\cpu_0|Add2~39\))) # (!\cpu_0|E_src1\(20) & (\cpu_0|E_src2\(20) & !\cpu_0|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(20),
	datab => \cpu_0|E_src2\(20),
	datad => VCC,
	cin => \cpu_0|Add2~39\,
	combout => \cpu_0|Add2~40_combout\,
	cout => \cpu_0|Add2~41\);

-- Location: LCCOMB_X21_Y12_N16
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout\ $ (GND))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout\ & VCC))
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ = CARRY((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout\,
	datad => VCC,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\,
	cout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\);

-- Location: LCFF_X29_Y14_N15
\cpu_0|av_ld_byte1_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte1_data[3]~3_combout\,
	sdata => \cpu_0|av_ld_byte2_data\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte1_data\(3));

-- Location: LCFF_X29_Y14_N11
\cpu_0|av_ld_byte1_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte1_data[5]~5_combout\,
	sdata => \cpu_0|av_ld_byte2_data\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte1_data\(5));

-- Location: LCFF_X30_Y17_N13
\cpu_0|E_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[24]~11_combout\,
	sdata => \cpu_0|D_iw\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(24));

-- Location: LCFF_X30_Y17_N25
\cpu_0|E_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[22]~13_combout\,
	sdata => \cpu_0|D_iw\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(22));

-- Location: LCCOMB_X30_Y19_N28
\cpu_0|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~44_combout\ = ((\cpu_0|E_src2\(22) $ (\cpu_0|E_src1\(22) $ (\cpu_0|Add1~43\)))) # (GND)
-- \cpu_0|Add1~45\ = CARRY((\cpu_0|E_src2\(22) & (\cpu_0|E_src1\(22) & !\cpu_0|Add1~43\)) # (!\cpu_0|E_src2\(22) & ((\cpu_0|E_src1\(22)) # (!\cpu_0|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(22),
	datab => \cpu_0|E_src1\(22),
	datad => VCC,
	cin => \cpu_0|Add1~43\,
	combout => \cpu_0|Add1~44_combout\,
	cout => \cpu_0|Add1~45\);

-- Location: LCCOMB_X30_Y18_N0
\cpu_0|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~48_combout\ = ((\cpu_0|E_src2\(24) $ (\cpu_0|E_src1\(24) $ (\cpu_0|Add1~47\)))) # (GND)
-- \cpu_0|Add1~49\ = CARRY((\cpu_0|E_src2\(24) & (\cpu_0|E_src1\(24) & !\cpu_0|Add1~47\)) # (!\cpu_0|E_src2\(24) & ((\cpu_0|E_src1\(24)) # (!\cpu_0|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(24),
	datab => \cpu_0|E_src1\(24),
	datad => VCC,
	cin => \cpu_0|Add1~47\,
	combout => \cpu_0|Add1~48_combout\,
	cout => \cpu_0|Add1~49\);

-- Location: LCCOMB_X30_Y18_N2
\cpu_0|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~50_combout\ = (\cpu_0|E_src1\(25) & ((\cpu_0|E_src2\(25) & (!\cpu_0|Add1~49\)) # (!\cpu_0|E_src2\(25) & (\cpu_0|Add1~49\ & VCC)))) # (!\cpu_0|E_src1\(25) & ((\cpu_0|E_src2\(25) & ((\cpu_0|Add1~49\) # (GND))) # (!\cpu_0|E_src2\(25) & 
-- (!\cpu_0|Add1~49\))))
-- \cpu_0|Add1~51\ = CARRY((\cpu_0|E_src1\(25) & (\cpu_0|E_src2\(25) & !\cpu_0|Add1~49\)) # (!\cpu_0|E_src1\(25) & ((\cpu_0|E_src2\(25)) # (!\cpu_0|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(25),
	datab => \cpu_0|E_src2\(25),
	datad => VCC,
	cin => \cpu_0|Add1~49\,
	combout => \cpu_0|Add1~50_combout\,
	cout => \cpu_0|Add1~51\);

-- Location: LCCOMB_X30_Y18_N4
\cpu_0|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~52_combout\ = ((\cpu_0|E_src1\(26) $ (\cpu_0|E_src2\(26) $ (\cpu_0|Add1~51\)))) # (GND)
-- \cpu_0|Add1~53\ = CARRY((\cpu_0|E_src1\(26) & ((!\cpu_0|Add1~51\) # (!\cpu_0|E_src2\(26)))) # (!\cpu_0|E_src1\(26) & (!\cpu_0|E_src2\(26) & !\cpu_0|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(26),
	datab => \cpu_0|E_src2\(26),
	datad => VCC,
	cin => \cpu_0|Add1~51\,
	combout => \cpu_0|Add1~52_combout\,
	cout => \cpu_0|Add1~53\);

-- Location: LCCOMB_X30_Y18_N10
\cpu_0|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~58_combout\ = (\cpu_0|E_src2\(29) & ((\cpu_0|E_src1\(29) & (!\cpu_0|Add1~57\)) # (!\cpu_0|E_src1\(29) & ((\cpu_0|Add1~57\) # (GND))))) # (!\cpu_0|E_src2\(29) & ((\cpu_0|E_src1\(29) & (\cpu_0|Add1~57\ & VCC)) # (!\cpu_0|E_src1\(29) & 
-- (!\cpu_0|Add1~57\))))
-- \cpu_0|Add1~59\ = CARRY((\cpu_0|E_src2\(29) & ((!\cpu_0|Add1~57\) # (!\cpu_0|E_src1\(29)))) # (!\cpu_0|E_src2\(29) & (!\cpu_0|E_src1\(29) & !\cpu_0|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(29),
	datab => \cpu_0|E_src1\(29),
	datad => VCC,
	cin => \cpu_0|Add1~57\,
	combout => \cpu_0|Add1~58_combout\,
	cout => \cpu_0|Add1~59\);

-- Location: LCCOMB_X31_Y19_N28
\cpu_0|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~44_combout\ = ((\cpu_0|E_src2\(22) $ (\cpu_0|E_src1\(22) $ (!\cpu_0|Add2~43\)))) # (GND)
-- \cpu_0|Add2~45\ = CARRY((\cpu_0|E_src2\(22) & ((\cpu_0|E_src1\(22)) # (!\cpu_0|Add2~43\))) # (!\cpu_0|E_src2\(22) & (\cpu_0|E_src1\(22) & !\cpu_0|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(22),
	datab => \cpu_0|E_src1\(22),
	datad => VCC,
	cin => \cpu_0|Add2~43\,
	combout => \cpu_0|Add2~44_combout\,
	cout => \cpu_0|Add2~45\);

-- Location: LCCOMB_X31_Y18_N4
\cpu_0|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~52_combout\ = ((\cpu_0|E_src1\(26) $ (\cpu_0|E_src2\(26) $ (!\cpu_0|Add2~51\)))) # (GND)
-- \cpu_0|Add2~53\ = CARRY((\cpu_0|E_src1\(26) & ((\cpu_0|E_src2\(26)) # (!\cpu_0|Add2~51\))) # (!\cpu_0|E_src1\(26) & (\cpu_0|E_src2\(26) & !\cpu_0|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(26),
	datab => \cpu_0|E_src2\(26),
	datad => VCC,
	cin => \cpu_0|Add2~51\,
	combout => \cpu_0|Add2~52_combout\,
	cout => \cpu_0|Add2~53\);

-- Location: LCCOMB_X31_Y18_N6
\cpu_0|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~54_combout\ = (\cpu_0|E_src1\(27) & ((\cpu_0|E_src2\(27) & (\cpu_0|Add2~53\ & VCC)) # (!\cpu_0|E_src2\(27) & (!\cpu_0|Add2~53\)))) # (!\cpu_0|E_src1\(27) & ((\cpu_0|E_src2\(27) & (!\cpu_0|Add2~53\)) # (!\cpu_0|E_src2\(27) & ((\cpu_0|Add2~53\) 
-- # (GND)))))
-- \cpu_0|Add2~55\ = CARRY((\cpu_0|E_src1\(27) & (!\cpu_0|E_src2\(27) & !\cpu_0|Add2~53\)) # (!\cpu_0|E_src1\(27) & ((!\cpu_0|Add2~53\) # (!\cpu_0|E_src2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(27),
	datab => \cpu_0|E_src2\(27),
	datad => VCC,
	cin => \cpu_0|Add2~53\,
	combout => \cpu_0|Add2~54_combout\,
	cout => \cpu_0|Add2~55\);

-- Location: LCCOMB_X31_Y18_N8
\cpu_0|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~56_combout\ = ((\cpu_0|E_src2\(28) $ (\cpu_0|E_src1\(28) $ (!\cpu_0|Add2~55\)))) # (GND)
-- \cpu_0|Add2~57\ = CARRY((\cpu_0|E_src2\(28) & ((\cpu_0|E_src1\(28)) # (!\cpu_0|Add2~55\))) # (!\cpu_0|E_src2\(28) & (\cpu_0|E_src1\(28) & !\cpu_0|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(28),
	datab => \cpu_0|E_src1\(28),
	datad => VCC,
	cin => \cpu_0|Add2~55\,
	combout => \cpu_0|Add2~56_combout\,
	cout => \cpu_0|Add2~57\);

-- Location: LCCOMB_X31_Y18_N10
\cpu_0|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~58_combout\ = (\cpu_0|E_src2\(29) & ((\cpu_0|E_src1\(29) & (\cpu_0|Add2~57\ & VCC)) # (!\cpu_0|E_src1\(29) & (!\cpu_0|Add2~57\)))) # (!\cpu_0|E_src2\(29) & ((\cpu_0|E_src1\(29) & (!\cpu_0|Add2~57\)) # (!\cpu_0|E_src1\(29) & ((\cpu_0|Add2~57\) 
-- # (GND)))))
-- \cpu_0|Add2~59\ = CARRY((\cpu_0|E_src2\(29) & (!\cpu_0|E_src1\(29) & !\cpu_0|Add2~57\)) # (!\cpu_0|E_src2\(29) & ((!\cpu_0|Add2~57\) # (!\cpu_0|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(29),
	datab => \cpu_0|E_src1\(29),
	datad => VCC,
	cin => \cpu_0|Add2~57\,
	combout => \cpu_0|Add2~58_combout\,
	cout => \cpu_0|Add2~59\);

-- Location: LCCOMB_X31_Y18_N14
\cpu_0|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~62_combout\ = (\cpu_0|E_arith_src1\(31) & ((\cpu_0|E_arith_src2\(31) & (\cpu_0|Add2~61\ & VCC)) # (!\cpu_0|E_arith_src2\(31) & (!\cpu_0|Add2~61\)))) # (!\cpu_0|E_arith_src1\(31) & ((\cpu_0|E_arith_src2\(31) & (!\cpu_0|Add2~61\)) # 
-- (!\cpu_0|E_arith_src2\(31) & ((\cpu_0|Add2~61\) # (GND)))))
-- \cpu_0|Add2~63\ = CARRY((\cpu_0|E_arith_src1\(31) & (!\cpu_0|E_arith_src2\(31) & !\cpu_0|Add2~61\)) # (!\cpu_0|E_arith_src1\(31) & ((!\cpu_0|Add2~61\) # (!\cpu_0|E_arith_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_arith_src1\(31),
	datab => \cpu_0|E_arith_src2\(31),
	datad => VCC,
	cin => \cpu_0|Add2~61\,
	combout => \cpu_0|Add2~62_combout\,
	cout => \cpu_0|Add2~63\);

-- Location: LCCOMB_X31_Y18_N16
\cpu_0|Add2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~64_combout\ = !\cpu_0|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cpu_0|Add2~63\,
	combout => \cpu_0|Add2~64_combout\);

-- Location: LCFF_X33_Y17_N23
\cpu_0|E_shift_rot_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_cnt[1]~7_combout\,
	sdata => \cpu_0|E_src2\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_cnt\(1));

-- Location: LCFF_X33_Y17_N25
\cpu_0|E_shift_rot_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_cnt[2]~9_combout\,
	sdata => \cpu_0|E_src2\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_cnt\(2));

-- Location: LCFF_X33_Y17_N27
\cpu_0|E_shift_rot_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_cnt[3]~11_combout\,
	sdata => \cpu_0|E_src2\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_cnt\(3));

-- Location: LCFF_X33_Y17_N29
\cpu_0|E_shift_rot_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_cnt[4]~13_combout\,
	sdata => \cpu_0|E_src2\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X29_Y14_N14
\cpu_0|av_ld_byte1_data[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte1_data[3]~3_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_fill_bit~1_combout\)) # (!\cpu_0|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux_001|src_payload~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux_001|src_payload~11_combout\,
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte1_data[3]~3_combout\);

-- Location: LCCOMB_X29_Y14_N10
\cpu_0|av_ld_byte1_data[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte1_data[5]~5_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_fill_bit~1_combout\))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data\(13),
	datab => \cpu_0|av_ld_aligning_data~regout\,
	datad => \cpu_0|av_fill_bit~1_combout\,
	combout => \cpu_0|av_ld_byte1_data[5]~5_combout\);

-- Location: LCFF_X31_Y13_N19
\cpu_0|av_ld_byte2_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte2_data[5]~5_combout\,
	sdata => \cpu_0|av_ld_byte3_data\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte2_data\(5));

-- Location: LCFF_X24_Y11_N1
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCFF_X24_Y11_N3
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X30_Y17_N12
\cpu_0|E_src2[24]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[24]~11_combout\ = (\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(21))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src2_use_imm~regout\,
	datab => \cpu_0|D_iw\(21),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \cpu_0|E_src2[24]~11_combout\);

-- Location: LCCOMB_X30_Y17_N24
\cpu_0|E_src2[22]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[22]~13_combout\ = (\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(21))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src2_use_imm~regout\,
	datab => \cpu_0|D_iw\(21),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \cpu_0|E_src2[22]~13_combout\);

-- Location: LCCOMB_X33_Y17_N20
\cpu_0|E_shift_rot_cnt[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_cnt[0]~5_combout\ = \cpu_0|E_shift_rot_cnt\(0) $ (VCC)
-- \cpu_0|E_shift_rot_cnt[0]~6\ = CARRY(\cpu_0|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \cpu_0|E_shift_rot_cnt[0]~5_combout\,
	cout => \cpu_0|E_shift_rot_cnt[0]~6\);

-- Location: LCCOMB_X33_Y17_N22
\cpu_0|E_shift_rot_cnt[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_cnt[1]~7_combout\ = (\cpu_0|E_shift_rot_cnt\(1) & (\cpu_0|E_shift_rot_cnt[0]~6\ & VCC)) # (!\cpu_0|E_shift_rot_cnt\(1) & (!\cpu_0|E_shift_rot_cnt[0]~6\))
-- \cpu_0|E_shift_rot_cnt[1]~8\ = CARRY((!\cpu_0|E_shift_rot_cnt\(1) & !\cpu_0|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \cpu_0|E_shift_rot_cnt[0]~6\,
	combout => \cpu_0|E_shift_rot_cnt[1]~7_combout\,
	cout => \cpu_0|E_shift_rot_cnt[1]~8\);

-- Location: LCCOMB_X33_Y17_N24
\cpu_0|E_shift_rot_cnt[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_cnt[2]~9_combout\ = (\cpu_0|E_shift_rot_cnt\(2) & ((GND) # (!\cpu_0|E_shift_rot_cnt[1]~8\))) # (!\cpu_0|E_shift_rot_cnt\(2) & (\cpu_0|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \cpu_0|E_shift_rot_cnt[2]~10\ = CARRY((\cpu_0|E_shift_rot_cnt\(2)) # (!\cpu_0|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \cpu_0|E_shift_rot_cnt[1]~8\,
	combout => \cpu_0|E_shift_rot_cnt[2]~9_combout\,
	cout => \cpu_0|E_shift_rot_cnt[2]~10\);

-- Location: LCCOMB_X33_Y17_N26
\cpu_0|E_shift_rot_cnt[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_cnt[3]~11_combout\ = (\cpu_0|E_shift_rot_cnt\(3) & (\cpu_0|E_shift_rot_cnt[2]~10\ & VCC)) # (!\cpu_0|E_shift_rot_cnt\(3) & (!\cpu_0|E_shift_rot_cnt[2]~10\))
-- \cpu_0|E_shift_rot_cnt[3]~12\ = CARRY((!\cpu_0|E_shift_rot_cnt\(3) & !\cpu_0|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \cpu_0|E_shift_rot_cnt[2]~10\,
	combout => \cpu_0|E_shift_rot_cnt[3]~11_combout\,
	cout => \cpu_0|E_shift_rot_cnt[3]~12\);

-- Location: LCCOMB_X33_Y17_N28
\cpu_0|E_shift_rot_cnt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_cnt[4]~13_combout\ = \cpu_0|E_shift_rot_cnt[3]~12\ $ (\cpu_0|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|E_shift_rot_cnt\(4),
	cin => \cpu_0|E_shift_rot_cnt[3]~12\,
	combout => \cpu_0|E_shift_rot_cnt[4]~13_combout\);

-- Location: LCFF_X24_Y11_N9
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCFF_X24_Y11_N7
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCFF_X24_Y11_N5
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCFF_X33_Y14_N17
\custom_counter_component_0|custom_counter_unit_inst|counter_expire\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_expire~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \custom_counter_component_0|reset_counter~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_expire~regout\);

-- Location: LCFF_X25_Y11_N21
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCFF_X23_Y11_N17
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCCOMB_X22_Y11_N16
\jtag_uart_0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~0_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & VCC)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (GND)))
-- \jtag_uart_0|Add0~1\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \jtag_uart_0|Add0~0_combout\,
	cout => \jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X22_Y11_N18
\jtag_uart_0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~2_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((\jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (!\jtag_uart_0|Add0~1\))
-- \jtag_uart_0|Add0~3\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # (!\jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \jtag_uart_0|Add0~1\,
	combout => \jtag_uart_0|Add0~2_combout\,
	cout => \jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X22_Y11_N20
\jtag_uart_0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~4_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (!\jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (\jtag_uart_0|Add0~3\ $ (GND)))
-- \jtag_uart_0|Add0~5\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & !\jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \jtag_uart_0|Add0~3\,
	combout => \jtag_uart_0|Add0~4_combout\,
	cout => \jtag_uart_0|Add0~5\);

-- Location: LCFF_X24_Y11_N11
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X31_Y13_N18
\cpu_0|av_ld_byte2_data[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte2_data[5]~5_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_fill_bit~1_combout\))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_data\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data\(21),
	datab => \cpu_0|av_fill_bit~1_combout\,
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte2_data[5]~5_combout\);

-- Location: LCFF_X24_Y11_N13
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X24_Y11_N0
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (GND)
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X24_Y11_N2
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X24_Y11_N4
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- !\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X24_Y11_N6
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X24_Y11_N8
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- !\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCFF_X34_Y15_N21
\custom_counter_component_0|custom_counter_unit_inst|counter_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~42_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(7));

-- Location: LCFF_X34_Y14_N13
\custom_counter_component_0|custom_counter_unit_inst|counter_value[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~67_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(19));

-- Location: LCFF_X34_Y14_N15
\custom_counter_component_0|custom_counter_unit_inst|counter_value[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~69_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(20));

-- Location: LCFF_X34_Y14_N17
\custom_counter_component_0|custom_counter_unit_inst|counter_value[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~71_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(21));

-- Location: LCFF_X34_Y14_N21
\custom_counter_component_0|custom_counter_unit_inst|counter_value[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~75_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(23));

-- Location: LCCOMB_X25_Y11_N20
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (((\jtag_uart_0|fifo_wr~regout\) # (VCC))))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((GND))))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\jtag_uart_0|fifo_wr~regout\)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \jtag_uart_0|fifo_wr~regout\,
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X23_Y11_N16
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (((\jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((GND))))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\jtag_uart_0|wr_rfifo~combout\)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X24_Y11_N10
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X24_Y11_N12
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ $ (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	cin => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: LCFF_X33_Y18_N31
\cpu_0|E_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[27]~29_combout\,
	sdata => \cpu_0|E_src1\(27),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(27));

-- Location: LCFF_X33_Y18_N25
\cpu_0|E_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[26]~30_combout\,
	sdata => \cpu_0|E_src1\(26),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(26));

-- Location: LCCOMB_X34_Y15_N20
\custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~42_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(7) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~41\ & VCC)) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(7) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~41\))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~43\ = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(7) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(7),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~41\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~42_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~43\);

-- Location: LCCOMB_X34_Y14_N12
\custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~67_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(19) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~66\ $ (GND))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(19) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~66\ & VCC))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~68\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(19) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(19),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~66\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~67_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~68\);

-- Location: LCCOMB_X34_Y14_N14
\custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~69_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(20) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~68\)) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(20) & ((\custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~68\) # (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~70\ = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~68\) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(20),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[19]~68\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~69_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~70\);

-- Location: LCCOMB_X34_Y14_N16
\custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~71_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(21) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~70\ $ (GND))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(21) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~70\ & VCC))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~72\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(21) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(21),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[20]~70\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~71_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~72\);

-- Location: LCCOMB_X34_Y14_N20
\custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~75_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(23) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~74\ $ (GND))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(23) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~74\ & VCC))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~76\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(23) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(23),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~74\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~75_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~76\);

-- Location: LCFF_X22_Y19_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out\(0));

-- Location: LCFF_X21_Y18_N9
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\);

-- Location: LCFF_X31_Y15_N21
\led_green_o_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o_s1_translator|wait_latency_counter~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|wait_latency_counter\(0));

-- Location: LCFF_X24_Y14_N9
\width_adapter|address_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(46),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(10));

-- Location: LCFF_X22_Y14_N25
\width_adapter|address_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(52),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(16));

-- Location: LCFF_X22_Y14_N21
\width_adapter|address_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(54),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(18));

-- Location: LCCOMB_X22_Y13_N6
\width_adapter|out_data[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[16]~18_combout\ = (!\width_adapter|use_reg~regout\ & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \width_adapter|use_reg~regout\,
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|out_data[16]~18_combout\);

-- Location: LCFF_X29_Y19_N29
\cpu_0|F_pc[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc_no_crst_nxt[17]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(17));

-- Location: LCCOMB_X28_Y19_N30
\addr_router|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~1_combout\ = (!\cpu_0|F_pc\(12) & (!\cpu_0|F_pc\(14) & (!\cpu_0|F_pc\(11) & !\cpu_0|F_pc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(12),
	datab => \cpu_0|F_pc\(14),
	datac => \cpu_0|F_pc\(11),
	datad => \cpu_0|F_pc\(13),
	combout => \addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X23_Y13_N6
\cmd_xbar_mux_001|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_valid~0_combout\ = (!\addr_router|Equal1~2_combout\ & (!\cpu_0_instruction_master_translator|read_accepted~regout\ & (\cmd_xbar_mux_001|saved_grant\(0) & !\cpu_0|i_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal1~2_combout\,
	datab => \cpu_0_instruction_master_translator|read_accepted~regout\,
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu_0|i_read~regout\,
	combout => \cmd_xbar_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X32_Y15_N10
\addr_router_001|Equal6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal6~2_combout\ = (\cpu_0|W_alu_result\(6) & !\cpu_0|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(6),
	datac => \cpu_0|W_alu_result\(5),
	combout => \addr_router_001|Equal6~2_combout\);

-- Location: LCFF_X22_Y20_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(1));

-- Location: LCFF_X23_Y21_N17
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~regout\);

-- Location: LCFF_X22_Y19_N3
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X22_Y19_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(0))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10_combout\);

-- Location: LCFF_X28_Y17_N9
\cpu_0|R_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_st~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_st~regout\);

-- Location: LCCOMB_X30_Y15_N10
\cpu_0|d_write_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_write_nxt~0_combout\ = (\cpu_0|R_ctrl_st~regout\ & \cpu_0|E_new_inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|R_ctrl_st~regout\,
	datad => \cpu_0|E_new_inst~regout\,
	combout => \cpu_0|d_write_nxt~0_combout\);

-- Location: LCCOMB_X28_Y11_N12
\cmd_xbar_demux_001|WideOr0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~3_combout\ = (\addr_router_001|Equal7~0_combout\ & (\jtag_uart_0|av_waitrequest~regout\ & !\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr_router_001|Equal7~0_combout\,
	datac => \jtag_uart_0|av_waitrequest~regout\,
	datad => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \cmd_xbar_demux_001|WideOr0~3_combout\);

-- Location: LCFF_X28_Y10_N1
\switch_i_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i_s1_translator|wait_latency_counter~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|wait_latency_counter\(0));

-- Location: LCFF_X28_Y10_N11
\switch_i_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i_s1_translator|wait_latency_counter~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X28_Y11_N0
\switch_i_s1_translator|wait_latency_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator|wait_latency_counter[0]~0_combout\ = (((\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\cpu_0|W_alu_result\(4))) # (!\cpu_0_data_master_translator|uav_write~0_combout\)) # 
-- (!\addr_router_001|Equal6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router_001|Equal6~2_combout\,
	datab => \cpu_0_data_master_translator|uav_write~0_combout\,
	datac => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \cpu_0|W_alu_result\(4),
	combout => \switch_i_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X28_Y11_N10
\switch_i_s1_translator|wait_latency_counter[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator|wait_latency_counter[0]~1_combout\ = (!\switch_i_s1_translator|wait_latency_counter\(1) & (\switch_i_s1_translator|wait_latency_counter\(0) $ (((\addr_router_001|Equal2~2_combout\ & 
-- !\switch_i_s1_translator|wait_latency_counter[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|wait_latency_counter\(1),
	datab => \switch_i_s1_translator|wait_latency_counter\(0),
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \switch_i_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \switch_i_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X29_Y15_N14
\cpu_0_data_master_translator|av_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator|av_waitrequest~0_combout\ = (!\cpu_0_data_master_translator|write_accepted~regout\ & !\cpu_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0_data_master_translator|write_accepted~regout\,
	datad => \cpu_0|d_read~regout\,
	combout => \cpu_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X32_Y15_N14
\led_green_o_s1_translator|wait_latency_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator|wait_latency_counter[0]~0_combout\ = (\cpu_0|W_alu_result\(5)) # ((\cpu_0|W_alu_result\(6)) # ((\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\cpu_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(5),
	datab => \cpu_0|W_alu_result\(6),
	datac => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \cpu_0|W_alu_result\(4),
	combout => \led_green_o_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X31_Y15_N14
\led_green_o_s1_translator|wait_latency_counter[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator|wait_latency_counter[0]~1_combout\ = (\cpu_0_data_master_translator|write_accepted~regout\) # ((\led_green_o_s1_translator|wait_latency_counter[0]~0_combout\) # (!\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|write_accepted~regout\,
	datab => \led_green_o_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	combout => \led_green_o_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X31_Y15_N16
\led_green_o_s1_translator|wait_latency_counter[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator|wait_latency_counter[0]~2_combout\ = (!\led_green_o_s1_translator|wait_latency_counter\(1) & (\led_green_o_s1_translator|wait_latency_counter\(0) $ (((!\led_green_o_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- \addr_router_001|Equal2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|wait_latency_counter\(0),
	datab => \led_green_o_s1_translator|wait_latency_counter\(1),
	datac => \led_green_o_s1_translator|wait_latency_counter[0]~1_combout\,
	datad => \addr_router_001|Equal2~2_combout\,
	combout => \led_green_o_s1_translator|wait_latency_counter[0]~2_combout\);

-- Location: LCFF_X32_Y12_N25
\push_button_i_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i_s1_translator|wait_latency_counter~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X32_Y12_N2
\push_button_i_s1_translator|read_latency_shift_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator|read_latency_shift_reg~3_combout\ = (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & (!\push_button_i_s1_translator|wait_latency_counter\(1) & \cpu_0|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datac => \push_button_i_s1_translator|wait_latency_counter\(1),
	datad => \cpu_0|W_alu_result\(4),
	combout => \push_button_i_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X30_Y15_N20
\cpu_0_data_master_translator|av_waitrequest~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator|av_waitrequest~1_combout\ = (\cpu_0_data_master_translator|av_waitrequest~0_combout\ & (!\led_red_o_s1_translator|read_latency_shift_reg~4_combout\ & (!\led_green_o_s1_translator|read_latency_shift_reg~2_combout\ & 
-- !\push_button_i_s1_translator|read_latency_shift_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|av_waitrequest~0_combout\,
	datab => \led_red_o_s1_translator|read_latency_shift_reg~4_combout\,
	datac => \led_green_o_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \push_button_i_s1_translator|read_latency_shift_reg~4_combout\,
	combout => \cpu_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X29_Y19_N22
\cpu_0|E_arith_result[20]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_arith_result[20]~1_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~40_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|Add1~40_combout\,
	datac => \cpu_0|E_alu_sub~regout\,
	datad => \cpu_0|Add2~40_combout\,
	combout => \cpu_0|E_arith_result[20]~1_combout\);

-- Location: LCCOMB_X29_Y19_N0
\cpu_0|E_arith_result[19]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_arith_result[19]~2_combout\ = (\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add1~38_combout\))) # (!\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add2~38_combout\,
	datac => \cpu_0|E_alu_sub~regout\,
	datad => \cpu_0|Add1~38_combout\,
	combout => \cpu_0|E_arith_result[19]~2_combout\);

-- Location: LCCOMB_X31_Y17_N12
\cpu_0|E_logic_result[17]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[17]~4_combout\ = (\cpu_0|E_src1\(17) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src2\(17) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src1\(17) & ((\cpu_0|E_src2\(17) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src2\(17) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(17),
	datab => \cpu_0|E_src2\(17),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[17]~4_combout\);

-- Location: LCCOMB_X31_Y17_N30
\cpu_0|E_logic_result[12]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[12]~9_combout\ = (\cpu_0|E_src1\(12) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src2\(12) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src1\(12) & ((\cpu_0|E_src2\(12) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src2\(12) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(12),
	datab => \cpu_0|E_src2\(12),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[12]~9_combout\);

-- Location: LCCOMB_X29_Y17_N24
\cpu_0|E_logic_result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[7]~14_combout\ = (\cpu_0|E_src2\(7) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src1\(7)))))) # (!\cpu_0|E_src2\(7) & ((\cpu_0|E_src1\(7) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src1\(7) & (!\cpu_0|R_logic_op\(0) 
-- & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(7),
	datab => \cpu_0|R_logic_op\(0),
	datac => \cpu_0|E_src1\(7),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[7]~14_combout\);

-- Location: LCCOMB_X32_Y18_N22
\cpu_0|E_logic_result[6]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[6]~16_combout\ = (\cpu_0|E_src1\(6) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src2\(6)))))) # (!\cpu_0|E_src1\(6) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src2\(6)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(6),
	datab => \cpu_0|R_logic_op\(0),
	datac => \cpu_0|R_logic_op\(1),
	datad => \cpu_0|E_src2\(6),
	combout => \cpu_0|E_logic_result[6]~16_combout\);

-- Location: LCCOMB_X32_Y15_N16
\led_red_o_s1_translator|av_waitrequest_generated~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|av_waitrequest_generated~0_combout\ = (\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # ((\cpu_0|W_alu_result\(6)) # ((\cpu_0|W_alu_result\(4)) # (!\cpu_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \cpu_0|W_alu_result\(6),
	datac => \cpu_0|W_alu_result\(5),
	datad => \cpu_0|W_alu_result\(4),
	combout => \led_red_o_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X29_Y15_N12
\led_red_o_s1_translator|av_waitrequest_generated~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|av_waitrequest_generated~1_combout\ = \led_red_o_s1_translator|wait_latency_counter\(0) $ (((!\led_red_o_s1_translator|av_waitrequest_generated~0_combout\ & (\cpu_0_data_master_translator|uav_write~0_combout\ & 
-- \addr_router_001|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \led_red_o_s1_translator|wait_latency_counter\(0),
	datac => \cpu_0_data_master_translator|uav_write~0_combout\,
	datad => \addr_router_001|Equal2~2_combout\,
	combout => \led_red_o_s1_translator|av_waitrequest_generated~1_combout\);

-- Location: LCCOMB_X29_Y15_N6
\led_red_o_s1_translator|wait_latency_counter[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|wait_latency_counter[0]~1_combout\ = (!\led_red_o_s1_translator|wait_latency_counter\(1) & \led_red_o_s1_translator|av_waitrequest_generated~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \led_red_o_s1_translator|wait_latency_counter\(1),
	datad => \led_red_o_s1_translator|av_waitrequest_generated~1_combout\,
	combout => \led_red_o_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X31_Y15_N20
\led_green_o_s1_translator|wait_latency_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator|wait_latency_counter~5_combout\ = (!\led_green_o_s1_translator|wait_latency_counter\(0) & \led_green_o_s1_translator|wait_latency_counter[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \led_green_o_s1_translator|wait_latency_counter\(0),
	datad => \led_green_o_s1_translator|wait_latency_counter[0]~3_combout\,
	combout => \led_green_o_s1_translator|wait_latency_counter~5_combout\);

-- Location: LCFF_X29_Y18_N27
\cpu_0|R_ctrl_uncond_cti_non_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_uncond_cti_non_br~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_uncond_cti_non_br~regout\);

-- Location: LCFF_X32_Y20_N11
\cpu_0|d_byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_mem_byte_en[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_byteenable\(2));

-- Location: LCCOMB_X22_Y13_N24
\cmd_xbar_mux_001|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(34) = (\cmd_xbar_mux_001|saved_grant\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu_0|d_byteenable\(2),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(34));

-- Location: LCCOMB_X24_Y17_N8
\cmd_xbar_mux_001|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(35) = (\cmd_xbar_mux_001|saved_grant\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_byteenable\(3),
	combout => \cmd_xbar_mux_001|src_data\(35));

-- Location: LCCOMB_X23_Y13_N12
\cpu_0_instruction_master_translator|read_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_instruction_master_translator|read_accepted~1_combout\ = (\addr_router|Equal1~0_combout\ & (\cmd_xbar_mux|saved_grant\(0) & (\addr_router|Equal1~1_combout\ & \addr_router|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal1~0_combout\,
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \addr_router|Equal1~1_combout\,
	datad => \addr_router|Equal1~3_combout\,
	combout => \cpu_0_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X29_Y19_N16
\cpu_0|F_pc_no_crst_nxt[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_no_crst_nxt[18]~6_combout\ = (!\cpu_0|R_ctrl_exception~regout\ & ((\cpu_0|F_pc_sel_nxt.10~0_combout\ & (\cpu_0|F_pc_plus_one[18]~36_combout\)) # (!\cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\cpu_0|E_arith_result[20]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc_plus_one[18]~36_combout\,
	datab => \cpu_0|E_arith_result[20]~1_combout\,
	datac => \cpu_0|R_ctrl_exception~regout\,
	datad => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	combout => \cpu_0|F_pc_no_crst_nxt[18]~6_combout\);

-- Location: LCCOMB_X29_Y19_N28
\cpu_0|F_pc_no_crst_nxt[17]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_no_crst_nxt[17]~8_combout\ = (!\cpu_0|F_pc_no_crst_nxt[17]~9_combout\ & (!\cpu_0|R_ctrl_exception~regout\ & ((\cpu_0|F_pc_sel_nxt.10~0_combout\) # (!\cpu_0|E_arith_result[19]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc_no_crst_nxt[17]~9_combout\,
	datab => \cpu_0|E_arith_result[19]~2_combout\,
	datac => \cpu_0|R_ctrl_exception~regout\,
	datad => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	combout => \cpu_0|F_pc_no_crst_nxt[17]~8_combout\);

-- Location: LCCOMB_X23_Y12_N16
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (\cmd_xbar_mux_001|WideOr1~combout\ & \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datac => \cmd_xbar_mux_001|WideOr1~combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCFF_X23_Y20_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(2));

-- Location: LCFF_X24_Y21_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X24_Y21_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(0))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(0),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X22_Y20_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(2),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12_combout\);

-- Location: LCFF_X22_Y19_N5
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\);

-- Location: LCCOMB_X20_Y17_N26
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X20_Y17_N28
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~regout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCFF_X28_Y17_N17
\cpu_0|R_wr_dst_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_wr_dst_reg~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_wr_dst_reg~regout\);

-- Location: LCCOMB_X21_Y14_N8
\cpu_0|W_rf_wren\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wren~combout\ = ((\cpu_0|R_wr_dst_reg~regout\ & \cpu_0|W_valid~regout\)) # (!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|R_wr_dst_reg~regout\,
	datac => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \cpu_0|W_valid~regout\,
	combout => \cpu_0|W_rf_wren~combout\);

-- Location: LCCOMB_X28_Y16_N12
\cpu_0|W_rf_wr_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[0]~0_combout\ = (\cpu_0|R_ctrl_br_cmp~regout\ & \cpu_0|W_cmp_result~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|R_ctrl_br_cmp~regout\,
	datad => \cpu_0|W_cmp_result~regout\,
	combout => \cpu_0|W_rf_wr_data[0]~0_combout\);

-- Location: LCFF_X27_Y16_N3
\cpu_0|W_control_rd_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_control_rd_data[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_control_rd_data\(0));

-- Location: LCCOMB_X28_Y17_N8
\cpu_0|D_ctrl_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_st~0_combout\ = (!\cpu_0|D_iw\(1) & (\cpu_0|D_iw\(0) & \cpu_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_iw\(1),
	datac => \cpu_0|D_iw\(0),
	datad => \cpu_0|D_iw\(2),
	combout => \cpu_0|D_ctrl_st~0_combout\);

-- Location: LCFF_X23_Y16_N21
\cmd_xbar_mux|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux|packet_in_progress~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux|packet_in_progress~regout\);

-- Location: LCCOMB_X24_Y16_N14
\cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & 
-- \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datac => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datad => \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X27_Y11_N10
\jtag_uart_0|av_waitrequest~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_waitrequest~2_combout\ = (!\jtag_uart_0|av_waitrequest~regout\ & !\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|av_waitrequest~regout\,
	datad => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \jtag_uart_0|av_waitrequest~2_combout\);

-- Location: LCCOMB_X28_Y11_N20
\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\cpu_0_data_master_translator|read_accepted~regout\ & (\addr_router_001|Equal7~0_combout\ & (\jtag_uart_0|av_waitrequest~regout\ & 
-- \cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|read_accepted~regout\,
	datab => \addr_router_001|Equal7~0_combout\,
	datac => \jtag_uart_0|av_waitrequest~regout\,
	datad => \cpu_0|d_read~regout\,
	combout => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X28_Y11_N6
\switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\addr_router_001|Equal6~2_combout\ & (!\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\addr_router_001|Equal2~2_combout\ & 
-- !\cpu_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router_001|Equal6~2_combout\,
	datab => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \cpu_0|W_alu_result\(4),
	combout => \switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X28_Y10_N0
\switch_i_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator|wait_latency_counter~2_combout\ = (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout\ & (\switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (!\switch_i_s1_translator|wait_latency_counter\(0) & 
-- !\switch_i_s1_translator|wait_latency_counter[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \switch_i_s1_translator|wait_latency_counter\(0),
	datad => \switch_i_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \switch_i_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCCOMB_X28_Y11_N16
\switch_i_s1_translator|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator|Add0~0_combout\ = \switch_i_s1_translator|wait_latency_counter\(1) $ (\switch_i_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|wait_latency_counter\(1),
	datad => \switch_i_s1_translator|wait_latency_counter\(0),
	combout => \switch_i_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X28_Y10_N10
\switch_i_s1_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator|wait_latency_counter~3_combout\ = (\switch_i_s1_translator|Add0~0_combout\ & (\switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- !\switch_i_s1_translator|wait_latency_counter[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|Add0~0_combout\,
	datab => \switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \led_red_o_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \switch_i_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \switch_i_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCCOMB_X31_Y11_N24
\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\cpu_0_data_master_translator|read_accepted~regout\ & 
-- (\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & \cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|read_accepted~regout\,
	datab => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datad => \cpu_0|d_read~regout\,
	combout => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X31_Y11_N18
\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & (\addr_router_001|Equal2~3_combout\ & \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datac => \addr_router_001|Equal2~3_combout\,
	datad => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\,
	combout => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X31_Y11_N12
\custom_counter_component_0_avalon_slave_0_translator|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0_avalon_slave_0_translator|Add0~0_combout\ = \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(1) $ (\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datad => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(0),
	combout => \custom_counter_component_0_avalon_slave_0_translator|Add0~0_combout\);

-- Location: LCFF_X32_Y12_N11
\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X32_Y12_N20
\push_button_i_s1_translator|wait_latency_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator|wait_latency_counter[0]~0_combout\ = (!\push_button_i_s1_translator|wait_latency_counter\(1) & (\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ $ 
-- (\push_button_i_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator|wait_latency_counter\(1),
	datac => \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datad => \push_button_i_s1_translator|wait_latency_counter\(0),
	combout => \push_button_i_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X32_Y15_N0
\push_button_i_s1_translator|read_latency_shift_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator|read_latency_shift_reg~5_combout\ = (!\cpu_0|W_alu_result\(6) & \cpu_0|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(6),
	datac => \cpu_0|W_alu_result\(5),
	combout => \push_button_i_s1_translator|read_latency_shift_reg~5_combout\);

-- Location: LCCOMB_X32_Y12_N24
\push_button_i_s1_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator|wait_latency_counter~3_combout\ = (\push_button_i_s1_translator|wait_latency_counter[0]~1_combout\ & (\push_button_i_s1_translator|wait_latency_counter\(1) $ (\push_button_i_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \push_button_i_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \push_button_i_s1_translator|wait_latency_counter\(1),
	datad => \push_button_i_s1_translator|wait_latency_counter\(0),
	combout => \push_button_i_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCFF_X24_Y13_N11
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]~regout\);

-- Location: LCCOMB_X24_Y13_N10
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]~regout\))) # (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X21_Y12_N13
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~regout\);

-- Location: LCFF_X21_Y12_N3
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout\);

-- Location: LCFF_X22_Y12_N5
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCCOMB_X21_Y12_N6
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0) & (((!\sram_0|readdatavalid~regout\ & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datab => \sram_0|readdatavalid~regout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X29_Y20_N2
\cpu_0|Equal101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal101~0_combout\ = (!\cpu_0|D_iw\(12) & (!\cpu_0|D_iw\(13) & !\cpu_0|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_iw\(12),
	datac => \cpu_0|D_iw\(13),
	datad => \cpu_0|D_iw\(11),
	combout => \cpu_0|Equal101~0_combout\);

-- Location: LCCOMB_X29_Y20_N26
\cpu_0|D_ctrl_alu_subtract~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_alu_subtract~5_combout\ = (((\cpu_0|D_iw\(16)) # (!\cpu_0|Equal2~5_combout\)) # (!\cpu_0|D_ctrl_alu_subtract~6_combout\)) # (!\cpu_0|Equal101~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal101~0_combout\,
	datab => \cpu_0|D_ctrl_alu_subtract~6_combout\,
	datac => \cpu_0|D_iw\(16),
	datad => \cpu_0|Equal2~5_combout\,
	combout => \cpu_0|D_ctrl_alu_subtract~5_combout\);

-- Location: LCFF_X27_Y15_N1
\cpu_0_jtag_debug_module_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCFF_X28_Y18_N13
\cpu_0|W_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_status_reg_pie_inst_nxt~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_status_reg_pie~regout\);

-- Location: LCFF_X27_Y16_N31
\cpu_0|wait_for_one_post_bret_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|wait_for_one_post_bret_inst~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|wait_for_one_post_bret_inst~regout\);

-- Location: LCCOMB_X30_Y17_N8
\cpu_0|D_ctrl_exception~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_exception~1_combout\ = ((\cpu_0|D_iw\(2)) # ((\cpu_0|D_iw\(14) & !\cpu_0|D_iw\(15)))) # (!\cpu_0|D_iw\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(14),
	datab => \cpu_0|D_iw\(13),
	datac => \cpu_0|D_iw\(15),
	datad => \cpu_0|D_iw\(2),
	combout => \cpu_0|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X29_Y20_N24
\cpu_0|Equal101~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal101~5_combout\ = (\cpu_0|D_iw\(11) & (!\cpu_0|D_iw\(16) & \cpu_0|Equal2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(11),
	datac => \cpu_0|D_iw\(16),
	datad => \cpu_0|Equal2~5_combout\,
	combout => \cpu_0|Equal101~5_combout\);

-- Location: LCCOMB_X29_Y18_N16
\cpu_0|D_ctrl_uncond_cti_non_br~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_uncond_cti_non_br~0_combout\ = (\cpu_0|Equal101~5_combout\ & (!\cpu_0|D_iw\(12) & ((\cpu_0|D_iw\(13)) # (\cpu_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal101~5_combout\,
	datab => \cpu_0|D_iw\(13),
	datac => \cpu_0|D_iw\(12),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X29_Y18_N26
\cpu_0|D_ctrl_uncond_cti_non_br~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_uncond_cti_non_br~1_combout\ = (\cpu_0|D_ctrl_jmp_direct~0_combout\) # ((\cpu_0|D_ctrl_uncond_cti_non_br~0_combout\) # (\cpu_0|Equal101~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_ctrl_jmp_direct~0_combout\,
	datac => \cpu_0|D_ctrl_uncond_cti_non_br~0_combout\,
	datad => \cpu_0|Equal101~6_combout\,
	combout => \cpu_0|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: LCCOMB_X32_Y16_N22
\cpu_0|Equal122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal122~0_combout\ = (!\cpu_0|E_logic_result[18]~3_combout\ & (!\cpu_0|E_logic_result[16]~5_combout\ & (!\cpu_0|E_logic_result[17]~4_combout\ & !\cpu_0|E_logic_result[15]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[18]~3_combout\,
	datab => \cpu_0|E_logic_result[16]~5_combout\,
	datac => \cpu_0|E_logic_result[17]~4_combout\,
	datad => \cpu_0|E_logic_result[15]~6_combout\,
	combout => \cpu_0|Equal122~0_combout\);

-- Location: LCCOMB_X31_Y20_N8
\cpu_0|E_logic_result[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[0]~19_combout\ = (\cpu_0|R_logic_op\(0) & (\cpu_0|E_src2\(0) & (\cpu_0|E_src1\(0) & !\cpu_0|R_logic_op\(1)))) # (!\cpu_0|R_logic_op\(0) & (\cpu_0|R_logic_op\(1) $ (((!\cpu_0|E_src2\(0) & !\cpu_0|E_src1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(0),
	datab => \cpu_0|E_src1\(0),
	datac => \cpu_0|R_logic_op\(1),
	datad => \cpu_0|R_logic_op\(0),
	combout => \cpu_0|E_logic_result[0]~19_combout\);

-- Location: LCCOMB_X32_Y20_N14
\cpu_0|E_logic_result[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[0]~20_combout\ = (\cpu_0|E_logic_result[0]~19_combout\) # ((\cpu_0|Add2~0_combout\ & (\cpu_0|R_logic_op\(0) & \cpu_0|R_logic_op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[0]~19_combout\,
	datab => \cpu_0|Add2~0_combout\,
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[0]~20_combout\);

-- Location: LCCOMB_X32_Y16_N16
\cpu_0|Equal122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal122~1_combout\ = (!\cpu_0|E_logic_result[20]~1_combout\ & (!\cpu_0|E_logic_result[19]~2_combout\ & (!\cpu_0|E_logic_result[0]~20_combout\ & \cpu_0|Equal122~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[20]~1_combout\,
	datab => \cpu_0|E_logic_result[19]~2_combout\,
	datac => \cpu_0|E_logic_result[0]~20_combout\,
	datad => \cpu_0|Equal122~0_combout\,
	combout => \cpu_0|Equal122~1_combout\);

-- Location: LCCOMB_X33_Y17_N6
\cpu_0|E_logic_result[22]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[22]~30_combout\ = (\cpu_0|E_src2\(22) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src1\(22)))))) # (!\cpu_0|E_src2\(22) & ((\cpu_0|E_src1\(22) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src1\(22) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(0),
	datab => \cpu_0|E_src2\(22),
	datac => \cpu_0|E_src1\(22),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[22]~30_combout\);

-- Location: LCCOMB_X33_Y18_N12
\cpu_0|Equal122~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal122~8_combout\ = (!\cpu_0|E_logic_result[22]~30_combout\ & (!\cpu_0|E_logic_result[21]~31_combout\ & (!\cpu_0|E_logic_result[24]~28_combout\ & !\cpu_0|E_logic_result[23]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[22]~30_combout\,
	datab => \cpu_0|E_logic_result[21]~31_combout\,
	datac => \cpu_0|E_logic_result[24]~28_combout\,
	datad => \cpu_0|E_logic_result[23]~29_combout\,
	combout => \cpu_0|Equal122~8_combout\);

-- Location: LCFF_X32_Y20_N7
\cpu_0|R_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_logic_op_raw[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_compare_op\(0));

-- Location: LCCOMB_X31_Y16_N16
\cpu_0|E_stall~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_stall~0_combout\ = (\cpu_0|E_shift_rot_cnt\(3)) # ((\cpu_0|E_shift_rot_cnt\(2)) # ((\cpu_0|E_shift_rot_cnt\(1)) # (\cpu_0|E_shift_rot_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_cnt\(3),
	datab => \cpu_0|E_shift_rot_cnt\(2),
	datac => \cpu_0|E_shift_rot_cnt\(1),
	datad => \cpu_0|E_shift_rot_cnt\(4),
	combout => \cpu_0|E_stall~0_combout\);

-- Location: LCCOMB_X30_Y15_N24
\cpu_0|E_stall~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_stall~2_combout\ = (\cpu_0|E_valid~regout\ & ((\cpu_0|E_stall~1_combout\) # ((\cpu_0|R_ctrl_ld~regout\)))) # (!\cpu_0|E_valid~regout\ & (((\cpu_0|R_ctrl_ld~regout\ & \cpu_0|E_new_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_stall~1_combout\,
	datab => \cpu_0|E_valid~regout\,
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|E_new_inst~regout\,
	combout => \cpu_0|E_stall~2_combout\);

-- Location: LCCOMB_X30_Y12_N8
\cpu_0|av_ld_aligning_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_aligning_data_nxt~0_combout\ = (\cpu_0|d_read~regout\ & ((\rsp_xbar_demux_001|src1_valid~0_combout\) # ((!\rsp_xbar_mux_001|WideOr1~0_combout\) # (!\rsp_xbar_mux_001|WideOr1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datab => \rsp_xbar_mux_001|WideOr1~1_combout\,
	datac => \cpu_0|d_read~regout\,
	datad => \rsp_xbar_mux_001|WideOr1~0_combout\,
	combout => \cpu_0|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X30_Y15_N12
\cpu_0|W_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_valid~0_combout\ = (!\cpu_0|d_write_nxt~0_combout\ & (\cpu_0|E_valid~regout\ & ((!\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\) # (!\cpu_0_data_master_translator|av_waitrequest~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_write_nxt~0_combout\,
	datab => \cpu_0_data_master_translator|av_waitrequest~4_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	datad => \cpu_0|E_valid~regout\,
	combout => \cpu_0|W_valid~0_combout\);

-- Location: LCCOMB_X32_Y20_N10
\cpu_0|E_mem_byte_en[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_mem_byte_en[2]~4_combout\ = (\cpu_0|D_iw\(4)) # ((\cpu_0|E_arith_result[1]~5_combout\ & ((\cpu_0|D_iw\(3)) # (!\cpu_0|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(3),
	datab => \cpu_0|E_arith_result[1]~5_combout\,
	datac => \cpu_0|D_iw\(4),
	datad => \cpu_0|E_arith_result[0]~6_combout\,
	combout => \cpu_0|E_mem_byte_en[2]~4_combout\);

-- Location: LCFF_X24_Y21_N15
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X25_Y21_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(1))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(1),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(1),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X23_Y20_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(3),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15_combout\);

-- Location: LCFF_X21_Y20_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X24_Y21_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(0) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(0),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0_combout\);

-- Location: LCFF_X21_Y17_N29
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X19_Y20_N0
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|node_ena[2]~reg0_regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCFF_X21_Y17_N25
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X19_Y17_N28
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCFF_X22_Y17_N27
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(7));

-- Location: LCCOMB_X29_Y18_N10
\cpu_0|D_ctrl_implicit_dst_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\cpu_0|D_iw\(0) & (!\cpu_0|D_iw\(2) & (!\cpu_0|D_iw\(5) & \cpu_0|Equal133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(0),
	datab => \cpu_0|D_iw\(2),
	datac => \cpu_0|D_iw\(5),
	datad => \cpu_0|Equal133~0_combout\,
	combout => \cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X28_Y17_N18
\cpu_0|D_wr_dst_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_wr_dst_reg~2_combout\ = (\cpu_0|D_dst_regnum[4]~7_combout\) # ((\cpu_0|D_dst_regnum[2]~4_combout\) # ((\cpu_0|D_dst_regnum[0]~6_combout\) # (\cpu_0|D_dst_regnum[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_dst_regnum[4]~7_combout\,
	datab => \cpu_0|D_dst_regnum[2]~4_combout\,
	datac => \cpu_0|D_dst_regnum[0]~6_combout\,
	datad => \cpu_0|D_dst_regnum[3]~5_combout\,
	combout => \cpu_0|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X28_Y17_N16
\cpu_0|D_wr_dst_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_wr_dst_reg~3_combout\ = (\cpu_0|D_wr_dst_reg~4_combout\ & (!\cpu_0|R_ctrl_br_nxt~0_combout\ & ((\cpu_0|D_dst_regnum[1]~2_combout\) # (\cpu_0|D_wr_dst_reg~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_dst_regnum[1]~2_combout\,
	datab => \cpu_0|D_wr_dst_reg~4_combout\,
	datac => \cpu_0|D_wr_dst_reg~2_combout\,
	datad => \cpu_0|R_ctrl_br_nxt~0_combout\,
	combout => \cpu_0|D_wr_dst_reg~3_combout\);

-- Location: LCFF_X29_Y11_N17
\width_adapter_001|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(0));

-- Location: LCCOMB_X29_Y11_N2
\rsp_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~0_combout\ = (\rsp_xbar_demux_001|src1_valid~0_combout\ & ((\width_adapter_001|data_reg\(0)) # ((\sram_0|readdata\(0) & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_001|data_reg\(0),
	datab => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datac => \sram_0|readdata\(0),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \rsp_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X33_Y13_N6
\rsp_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~1_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(0) & 
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	combout => \rsp_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X28_Y18_N30
\cpu_0|Equal127~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal127~0_combout\ = (!\cpu_0|D_iw\(6) & !\cpu_0|D_iw\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_iw\(6),
	datad => \cpu_0|D_iw\(7),
	combout => \cpu_0|Equal127~0_combout\);

-- Location: LCFF_X28_Y18_N17
\cpu_0|W_bstatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_bstatus_reg_inst_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_bstatus_reg~regout\);

-- Location: LCFF_X28_Y18_N3
\cpu_0|W_estatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_estatus_reg_inst_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_estatus_reg~regout\);

-- Location: LCCOMB_X28_Y18_N4
\cpu_0|E_control_rd_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_control_rd_data[0]~0_combout\ = (\cpu_0|D_iw\(7) & (((\cpu_0|D_iw\(6))))) # (!\cpu_0|D_iw\(7) & ((\cpu_0|D_iw\(6) & ((\cpu_0|W_estatus_reg~regout\))) # (!\cpu_0|D_iw\(6) & (\cpu_0|W_status_reg_pie~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_status_reg_pie~regout\,
	datab => \cpu_0|W_estatus_reg~regout\,
	datac => \cpu_0|D_iw\(7),
	datad => \cpu_0|D_iw\(6),
	combout => \cpu_0|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X28_Y18_N6
\cpu_0|E_control_rd_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_control_rd_data[0]~1_combout\ = (\cpu_0|E_control_rd_data[0]~0_combout\ & (((\cpu_0|W_ienable_reg\(0)) # (!\cpu_0|D_iw\(7))))) # (!\cpu_0|E_control_rd_data[0]~0_combout\ & (\cpu_0|W_bstatus_reg~regout\ & ((\cpu_0|D_iw\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_bstatus_reg~regout\,
	datab => \cpu_0|E_control_rd_data[0]~0_combout\,
	datac => \cpu_0|W_ienable_reg\(0),
	datad => \cpu_0|D_iw\(7),
	combout => \cpu_0|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X27_Y16_N2
\cpu_0|E_control_rd_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_control_rd_data[0]~2_combout\ = (\cpu_0|D_iw\(8) & (\cpu_0|W_ipending_reg\(0) & ((\cpu_0|Equal127~0_combout\)))) # (!\cpu_0|D_iw\(8) & (((\cpu_0|E_control_rd_data[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_ipending_reg\(0),
	datab => \cpu_0|E_control_rd_data[0]~1_combout\,
	datac => \cpu_0|Equal127~0_combout\,
	datad => \cpu_0|D_iw\(8),
	combout => \cpu_0|E_control_rd_data[0]~2_combout\);

-- Location: LCFF_X27_Y15_N5
\cpu_0_jtag_debug_module_translator|av_readdata_pre[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X27_Y13_N20
\cpu_0|F_iw[23]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[23]~10_combout\ = (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(23) & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(23),
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|F_iw[23]~10_combout\);

-- Location: LCCOMB_X32_Y12_N10
\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\push_button_i_s1_translator|read_latency_shift_reg~7_combout\) # ((\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\push_button_i_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator|read_latency_shift_reg~7_combout\,
	datab => \push_button_i_s1_translator|read_latency_shift_reg\(0),
	datac => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: LCFF_X21_Y12_N21
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]~regout\);

-- Location: LCCOMB_X21_Y12_N20
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]~regout\)) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]~regout\,
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: LCFF_X23_Y12_N21
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75]~regout\);

-- Location: LCCOMB_X23_Y12_N20
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75]~regout\))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75]~regout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\);

-- Location: LCFF_X21_Y12_N9
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~regout\);

-- Location: LCCOMB_X22_Y12_N4
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0) = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ & 
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0));

-- Location: LCFF_X30_Y13_N29
\width_adapter_001|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(11));

-- Location: LCCOMB_X30_Y13_N30
\width_adapter_001|out_data[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|out_data\(11) = (\width_adapter_001|data_reg\(11)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \sram_0|readdata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \sram_0|readdata\(11),
	datad => \width_adapter_001|data_reg\(11),
	combout => \width_adapter_001|out_data\(11));

-- Location: LCFF_X27_Y15_N31
\cpu_0_jtag_debug_module_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X30_Y12_N10
\rsp_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~5_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \rsp_xbar_mux|src_payload~5_combout\);

-- Location: LCFF_X27_Y15_N17
\cpu_0_jtag_debug_module_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X30_Y14_N20
\cpu_0|F_iw[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[12]~25_combout\ = (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(12) & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|F_iw[12]~25_combout\);

-- Location: LCFF_X27_Y15_N3
\cpu_0_jtag_debug_module_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X28_Y13_N2
\cpu_0|F_iw[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[14]~28_combout\ = (\width_adapter_001|out_data\(14) & ((\rsp_xbar_demux_001|src0_valid~0_combout\) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(14) & \rsp_xbar_demux|src0_valid~combout\)))) # (!\width_adapter_001|out_data\(14) & 
-- (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(14) & (\rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_001|out_data\(14),
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \cpu_0|F_iw[14]~28_combout\);

-- Location: LCFF_X29_Y10_N23
\width_adapter_001|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(9));

-- Location: LCCOMB_X30_Y11_N6
\width_adapter_001|out_data[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|out_data\(9) = (\width_adapter_001|data_reg\(9)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \sram_0|readdata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \sram_0|readdata\(9),
	datad => \width_adapter_001|data_reg\(9),
	combout => \width_adapter_001|out_data\(9));

-- Location: LCCOMB_X29_Y20_N0
\cpu_0|D_ctrl_retaddr~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_retaddr~3_combout\ = (!\cpu_0|D_iw\(14) & (((\cpu_0|D_iw\(11) & !\cpu_0|D_iw\(15))) # (!\cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(11),
	datab => \cpu_0|D_iw\(12),
	datac => \cpu_0|D_iw\(14),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X29_Y20_N18
\cpu_0|D_ctrl_retaddr~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_retaddr~4_combout\ = (\cpu_0|D_ctrl_retaddr~3_combout\ & (\cpu_0|D_iw\(16) & \cpu_0|D_ctrl_retaddr~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_ctrl_retaddr~3_combout\,
	datac => \cpu_0|D_iw\(16),
	datad => \cpu_0|D_ctrl_retaddr~0_combout\,
	combout => \cpu_0|D_ctrl_retaddr~4_combout\);

-- Location: LCFF_X27_Y12_N27
\width_adapter_001|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(6));

-- Location: LCCOMB_X27_Y12_N16
\cpu_0|F_iw[6]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[6]~39_combout\ = (\rsp_xbar_demux_001|src0_valid~0_combout\ & ((\width_adapter_001|data_reg\(6)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \sram_0|readdata\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \width_adapter_001|data_reg\(6),
	datac => \sram_0|readdata\(6),
	datad => \rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \cpu_0|F_iw[6]~39_combout\);

-- Location: LCFF_X27_Y14_N5
\cpu_0_jtag_debug_module_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X29_Y13_N12
\rsp_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~10_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \rsp_xbar_mux|src_payload~10_combout\);

-- Location: LCFF_X29_Y12_N13
\led_green_o_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|readdata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|av_readdata_pre\(1));

-- Location: LCFF_X29_Y12_N11
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X29_Y12_N10
\rsp_xbar_mux_001|src_data[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[1]~6_combout\ = (\led_green_o_s1_translator|av_readdata_pre\(1) & ((\led_green_o_s1_translator|read_latency_shift_reg\(0)) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(1))))) # (!\led_green_o_s1_translator|av_readdata_pre\(1) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|av_readdata_pre\(1),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(1),
	datad => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[1]~6_combout\);

-- Location: LCCOMB_X27_Y12_N10
\rsp_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~4_combout\ = (\rsp_xbar_demux_001|src1_valid~0_combout\ & ((\width_adapter_001|data_reg\(2)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \sram_0|readdata\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datab => \width_adapter_001|data_reg\(2),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \sram_0|readdata\(2),
	combout => \rsp_xbar_mux_001|src_payload~4_combout\);

-- Location: LCFF_X33_Y11_N7
\push_button_i_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \push_button_i|readdata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i_s1_translator|av_readdata_pre\(2));

-- Location: LCFF_X33_Y11_N27
\led_red_o_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X33_Y11_N6
\rsp_xbar_mux_001|src_data[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[2]~11_combout\ = (\led_red_o_s1_translator|read_latency_shift_reg\(0) & ((\led_red_o_s1_translator|av_readdata_pre\(2)) # ((\push_button_i_s1_translator|read_latency_shift_reg\(0) & 
-- \push_button_i_s1_translator|av_readdata_pre\(2))))) # (!\led_red_o_s1_translator|read_latency_shift_reg\(0) & (\push_button_i_s1_translator|read_latency_shift_reg\(0) & (\push_button_i_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datab => \push_button_i_s1_translator|read_latency_shift_reg\(0),
	datac => \push_button_i_s1_translator|av_readdata_pre\(2),
	datad => \led_red_o_s1_translator|av_readdata_pre\(2),
	combout => \rsp_xbar_mux_001|src_data[2]~11_combout\);

-- Location: LCFF_X33_Y12_N7
\push_button_i_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \push_button_i|readdata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i_s1_translator|av_readdata_pre\(3));

-- Location: LCFF_X33_Y12_N1
\led_red_o_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X33_Y12_N6
\rsp_xbar_mux_001|src_data[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[3]~15_combout\ = (\led_red_o_s1_translator|read_latency_shift_reg\(0) & ((\led_red_o_s1_translator|av_readdata_pre\(3)) # ((\push_button_i_s1_translator|read_latency_shift_reg\(0) & 
-- \push_button_i_s1_translator|av_readdata_pre\(3))))) # (!\led_red_o_s1_translator|read_latency_shift_reg\(0) & (\push_button_i_s1_translator|read_latency_shift_reg\(0) & (\push_button_i_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datab => \push_button_i_s1_translator|read_latency_shift_reg\(0),
	datac => \push_button_i_s1_translator|av_readdata_pre\(3),
	datad => \led_red_o_s1_translator|av_readdata_pre\(3),
	combout => \rsp_xbar_mux_001|src_data[3]~15_combout\);

-- Location: LCFF_X29_Y12_N17
\led_green_o_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|readdata\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|av_readdata_pre\(4));

-- Location: LCFF_X29_Y12_N15
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|av_readdata[4]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X29_Y12_N6
\cpu_0|av_ld_byte0_data_nxt[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[4]~15_combout\ = (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(4) & ((\rsp_xbar_demux|src1_valid~combout\) # ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\cpu_0_jtag_debug_module_translator|av_readdata_pre\(4) & (((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|av_ld_byte0_data_nxt[4]~15_combout\);

-- Location: LCFF_X28_Y12_N11
\switch_i_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(5));

-- Location: LCFF_X28_Y12_N1
\led_red_o_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X28_Y12_N10
\cpu_0|av_ld_byte0_data_nxt[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[5]~19_combout\ = (\switch_i_s1_translator|read_latency_shift_reg\(0) & ((\switch_i_s1_translator|av_readdata_pre\(5)) # ((\led_red_o_s1_translator|av_readdata_pre\(5) & \led_red_o_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\switch_i_s1_translator|read_latency_shift_reg\(0) & (\led_red_o_s1_translator|av_readdata_pre\(5) & ((\led_red_o_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datab => \led_red_o_s1_translator|av_readdata_pre\(5),
	datac => \switch_i_s1_translator|av_readdata_pre\(5),
	datad => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|av_ld_byte0_data_nxt[5]~19_combout\);

-- Location: LCCOMB_X27_Y12_N4
\cpu_0|av_ld_byte0_data_nxt[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[6]~22_combout\ = (\rsp_xbar_demux_001|src1_valid~0_combout\ & ((\width_adapter_001|data_reg\(6)) # ((\sram_0|readdata\(6) & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(6),
	datab => \width_adapter_001|data_reg\(6),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \rsp_xbar_demux_001|src1_valid~0_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[6]~22_combout\);

-- Location: LCFF_X28_Y12_N5
\led_green_o_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|readdata\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|av_readdata_pre\(6));

-- Location: LCFF_X28_Y12_N27
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X28_Y12_N26
\cpu_0|av_ld_byte0_data_nxt[6]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[6]~23_combout\ = (\led_green_o_s1_translator|read_latency_shift_reg\(0) & ((\led_green_o_s1_translator|av_readdata_pre\(6)) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(6) & 
-- \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0))))) # (!\led_green_o_s1_translator|read_latency_shift_reg\(0) & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(6) & 
-- \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	datab => \led_green_o_s1_translator|av_readdata_pre\(6),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datad => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|av_ld_byte0_data_nxt[6]~23_combout\);

-- Location: LCFF_X28_Y12_N19
\switch_i_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(6));

-- Location: LCFF_X28_Y12_N25
\led_red_o_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X28_Y12_N18
\cpu_0|av_ld_byte0_data_nxt[6]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[6]~24_combout\ = (\led_red_o_s1_translator|av_readdata_pre\(6) & ((\led_red_o_s1_translator|read_latency_shift_reg\(0)) # ((\switch_i_s1_translator|read_latency_shift_reg\(0) & \switch_i_s1_translator|av_readdata_pre\(6))))) # 
-- (!\led_red_o_s1_translator|av_readdata_pre\(6) & (\switch_i_s1_translator|read_latency_shift_reg\(0) & (\switch_i_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|av_readdata_pre\(6),
	datab => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datac => \switch_i_s1_translator|av_readdata_pre\(6),
	datad => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|av_ld_byte0_data_nxt[6]~24_combout\);

-- Location: LCFF_X24_Y15_N27
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|av_readdata[6]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X28_Y12_N6
\cpu_0|av_ld_byte0_data_nxt[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[6]~25_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\rsp_xbar_demux|src1_valid~combout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(6))))) # (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & (\rsp_xbar_demux|src1_valid~combout\ & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \cpu_0|av_ld_byte0_data_nxt[6]~25_combout\);

-- Location: LCCOMB_X28_Y12_N2
\cpu_0|av_ld_byte0_data_nxt[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[6]~26_combout\ = (\cpu_0|av_ld_byte0_data_nxt[6]~25_combout\) # ((\cpu_0|av_ld_byte0_data_nxt[6]~24_combout\) # ((\cpu_0|av_ld_byte0_data_nxt[6]~22_combout\) # (\cpu_0|av_ld_byte0_data_nxt[6]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte0_data_nxt[6]~25_combout\,
	datab => \cpu_0|av_ld_byte0_data_nxt[6]~24_combout\,
	datac => \cpu_0|av_ld_byte0_data_nxt[6]~22_combout\,
	datad => \cpu_0|av_ld_byte0_data_nxt[6]~23_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[6]~26_combout\);

-- Location: LCCOMB_X29_Y11_N18
\cpu_0|av_ld_byte0_data_nxt[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[7]~27_combout\ = (\rsp_xbar_demux_001|src1_valid~0_combout\ & ((\width_adapter_001|data_reg\(7)) # ((\sram_0|readdata\(7) & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(7),
	datab => \width_adapter_001|data_reg\(7),
	datac => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[7]~27_combout\);

-- Location: LCFF_X29_Y11_N5
\led_green_o_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|readdata\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|av_readdata_pre\(7));

-- Location: LCFF_X29_Y11_N31
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X29_Y11_N30
\cpu_0|av_ld_byte0_data_nxt[7]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[7]~28_combout\ = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(7)) # 
-- ((\led_green_o_s1_translator|av_readdata_pre\(7) & \led_green_o_s1_translator|read_latency_shift_reg\(0))))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\led_green_o_s1_translator|av_readdata_pre\(7) & 
-- ((\led_green_o_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \led_green_o_s1_translator|av_readdata_pre\(7),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datad => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|av_ld_byte0_data_nxt[7]~28_combout\);

-- Location: LCFF_X29_Y11_N25
\switch_i_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(7));

-- Location: LCFF_X29_Y11_N11
\led_red_o_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X29_Y11_N24
\cpu_0|av_ld_byte0_data_nxt[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[7]~29_combout\ = (\led_red_o_s1_translator|av_readdata_pre\(7) & ((\led_red_o_s1_translator|read_latency_shift_reg\(0)) # ((\switch_i_s1_translator|read_latency_shift_reg\(0) & \switch_i_s1_translator|av_readdata_pre\(7))))) # 
-- (!\led_red_o_s1_translator|av_readdata_pre\(7) & (\switch_i_s1_translator|read_latency_shift_reg\(0) & (\switch_i_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|av_readdata_pre\(7),
	datab => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datac => \switch_i_s1_translator|av_readdata_pre\(7),
	datad => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|av_ld_byte0_data_nxt[7]~29_combout\);

-- Location: LCFF_X24_Y15_N13
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|av_readdata[7]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X29_Y11_N20
\cpu_0|av_ld_byte0_data_nxt[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[7]~30_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\rsp_xbar_demux|src1_valid~combout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(7))))) # (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & (\rsp_xbar_demux|src1_valid~combout\ & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|av_ld_byte0_data_nxt[7]~30_combout\);

-- Location: LCCOMB_X29_Y11_N14
\cpu_0|av_ld_byte0_data_nxt[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[7]~31_combout\ = (\cpu_0|av_ld_byte0_data_nxt[7]~29_combout\) # ((\cpu_0|av_ld_byte0_data_nxt[7]~28_combout\) # ((\cpu_0|av_ld_byte0_data_nxt[7]~30_combout\) # (\cpu_0|av_ld_byte0_data_nxt[7]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte0_data_nxt[7]~29_combout\,
	datab => \cpu_0|av_ld_byte0_data_nxt[7]~28_combout\,
	datac => \cpu_0|av_ld_byte0_data_nxt[7]~30_combout\,
	datad => \cpu_0|av_ld_byte0_data_nxt[7]~27_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[7]~31_combout\);

-- Location: LCFF_X31_Y14_N7
\led_green_o_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|readdata\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|av_readdata_pre\(8));

-- Location: LCFF_X31_Y14_N17
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X31_Y14_N16
\rsp_xbar_mux_001|src_data[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[8]~18_combout\ = (\led_green_o_s1_translator|av_readdata_pre\(8) & ((\led_green_o_s1_translator|read_latency_shift_reg\(0)) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(8))))) # (!\led_green_o_s1_translator|av_readdata_pre\(8) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|av_readdata_pre\(8),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(8),
	datad => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[8]~18_combout\);

-- Location: LCCOMB_X27_Y15_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0_combout\);

-- Location: LCFF_X31_Y11_N17
\custom_counter_component_0|counter_expire_irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|counter_expire_irq~1_combout\,
	ena => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|counter_expire_irq~regout\);

-- Location: LCFF_X34_Y12_N11
\push_button_i|irq_mask[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \push_button_i|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|irq_mask\(3));

-- Location: LCFF_X24_Y16_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCFF_X24_Y15_N23
\jtag_uart_0|pause_irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|pause_irq~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|pause_irq~regout\);

-- Location: LCCOMB_X27_Y18_N28
\cpu_0|W_status_reg_pie_inst_nxt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_status_reg_pie_inst_nxt~3_combout\ = (\cpu_0|Equal127~1_combout\ & ((\cpu_0|Equal127~0_combout\ & ((\cpu_0|E_src1\(0)))) # (!\cpu_0|Equal127~0_combout\ & (\cpu_0|W_status_reg_pie~regout\)))) # (!\cpu_0|Equal127~1_combout\ & 
-- (\cpu_0|W_status_reg_pie~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_status_reg_pie~regout\,
	datab => \cpu_0|E_src1\(0),
	datac => \cpu_0|Equal127~1_combout\,
	datad => \cpu_0|Equal127~0_combout\,
	combout => \cpu_0|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X28_Y18_N20
\cpu_0|W_status_reg_pie_inst_nxt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_status_reg_pie_inst_nxt~4_combout\ = (\cpu_0|D_iw\(14) & (\cpu_0|W_bstatus_reg~regout\)) # (!\cpu_0|D_iw\(14) & ((\cpu_0|W_estatus_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(14),
	datac => \cpu_0|W_bstatus_reg~regout\,
	datad => \cpu_0|W_estatus_reg~regout\,
	combout => \cpu_0|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X28_Y18_N22
\cpu_0|W_status_reg_pie_inst_nxt~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_status_reg_pie_inst_nxt~5_combout\ = (\cpu_0|Equal101~6_combout\ & ((\cpu_0|W_status_reg_pie_inst_nxt~4_combout\))) # (!\cpu_0|Equal101~6_combout\ & (\cpu_0|W_status_reg_pie_inst_nxt~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_status_reg_pie_inst_nxt~3_combout\,
	datac => \cpu_0|W_status_reg_pie_inst_nxt~4_combout\,
	datad => \cpu_0|Equal101~6_combout\,
	combout => \cpu_0|W_status_reg_pie_inst_nxt~5_combout\);

-- Location: LCFF_X31_Y20_N15
\cpu_0|R_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_crst~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_crst~regout\);

-- Location: LCFF_X24_Y18_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout\);

-- Location: LCCOMB_X27_Y16_N30
\cpu_0|wait_for_one_post_bret_inst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|wait_for_one_post_bret_inst~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\ & ((\cpu_0|hbreak_enabled~regout\) # ((!\cpu_0|F_valid~2_combout\ & 
-- \cpu_0|wait_for_one_post_bret_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_valid~2_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datac => \cpu_0|wait_for_one_post_bret_inst~regout\,
	datad => \cpu_0|hbreak_enabled~regout\,
	combout => \cpu_0|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCFF_X30_Y11_N21
\led_red_o_s1_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(10));

-- Location: LCFF_X30_Y11_N29
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|ac~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCFF_X35_Y14_N9
\switch_i_s1_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i_s1_translator|av_readdata_pre[10]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X30_Y11_N28
\rsp_xbar_mux_001|src_data[10]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[10]~25_combout\ = (\switch_i_s1_translator|read_latency_shift_reg\(0) & ((\switch_i_s1_translator|av_readdata_pre\(10)) # ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\switch_i_s1_translator|read_latency_shift_reg\(0) & (((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datab => \switch_i_s1_translator|av_readdata_pre\(10),
	datac => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[10]~25_combout\);

-- Location: LCFF_X31_Y14_N13
\led_red_o_s1_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(11));

-- Location: LCFF_X31_Y14_N31
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X31_Y14_N30
\rsp_xbar_mux_001|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~9_combout\ = (\led_red_o_s1_translator|av_readdata_pre\(11) & ((\led_red_o_s1_translator|read_latency_shift_reg\(0)) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(11) & 
-- \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0))))) # (!\led_red_o_s1_translator|av_readdata_pre\(11) & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(11) & 
-- \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|av_readdata_pre\(11),
	datab => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(11),
	datad => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_payload~9_combout\);

-- Location: LCFF_X30_Y13_N25
\switch_i_s1_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X30_Y13_N24
\rsp_xbar_mux_001|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~10_combout\ = (\rsp_xbar_demux|src1_valid~combout\ & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(11)) # ((\switch_i_s1_translator|av_readdata_pre\(11) & \switch_i_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\rsp_xbar_demux|src1_valid~combout\ & (((\switch_i_s1_translator|av_readdata_pre\(11) & \switch_i_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src1_valid~combout\,
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datac => \switch_i_s1_translator|av_readdata_pre\(11),
	datad => \switch_i_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X31_Y14_N24
\rsp_xbar_mux_001|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~11_combout\ = (\rsp_xbar_mux_001|src_payload~10_combout\) # ((\rsp_xbar_mux_001|src_payload~9_combout\) # ((\width_adapter_001|out_data\(11) & \rsp_xbar_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_001|out_data\(11),
	datab => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datac => \rsp_xbar_mux_001|src_payload~10_combout\,
	datad => \rsp_xbar_mux_001|src_payload~9_combout\,
	combout => \rsp_xbar_mux_001|src_payload~11_combout\);

-- Location: LCFF_X30_Y12_N25
\led_red_o_s1_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(13));

-- Location: LCFF_X30_Y12_N19
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X30_Y12_N18
\rsp_xbar_mux_001|src_data[13]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[13]~30_combout\ = (\led_red_o_s1_translator|av_readdata_pre\(13) & ((\led_red_o_s1_translator|read_latency_shift_reg\(0)) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(13))))) # (!\led_red_o_s1_translator|av_readdata_pre\(13) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|av_readdata_pre\(13),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(13),
	datad => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[13]~30_combout\);

-- Location: LCFF_X30_Y12_N5
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCFF_X30_Y12_N15
\switch_i_s1_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X30_Y12_N14
\rsp_xbar_mux_001|src_data[13]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[13]~31_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13)) # ((\switch_i_s1_translator|av_readdata_pre\(13) & 
-- \switch_i_s1_translator|read_latency_shift_reg\(0))))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\switch_i_s1_translator|av_readdata_pre\(13) & \switch_i_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datac => \switch_i_s1_translator|av_readdata_pre\(13),
	datad => \switch_i_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[13]~31_combout\);

-- Location: LCCOMB_X30_Y12_N16
\rsp_xbar_mux_001|src_data[13]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[13]~32_combout\ = (\rsp_xbar_mux_001|src_data[13]~31_combout\) # ((\rsp_xbar_mux_001|src_data[13]~30_combout\) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(13) & \rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(13),
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \rsp_xbar_mux_001|src_data[13]~31_combout\,
	datad => \rsp_xbar_mux_001|src_data[13]~30_combout\,
	combout => \rsp_xbar_mux_001|src_data[13]~32_combout\);

-- Location: LCCOMB_X30_Y12_N26
\rsp_xbar_mux_001|src_data[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(13) = (\rsp_xbar_mux_001|src_data[13]~32_combout\) # ((\rsp_xbar_demux_001|src1_valid~0_combout\ & \width_adapter_001|out_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datac => \rsp_xbar_mux_001|src_data[13]~32_combout\,
	datad => \width_adapter_001|out_data\(13),
	combout => \rsp_xbar_mux_001|src_data\(13));

-- Location: LCFF_X31_Y12_N9
\led_red_o_s1_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(15));

-- Location: LCFF_X31_Y12_N11
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X31_Y12_N10
\rsp_xbar_mux_001|src_data[15]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[15]~35_combout\ = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(15)) # 
-- ((\led_red_o_s1_translator|read_latency_shift_reg\(0) & \led_red_o_s1_translator|av_readdata_pre\(15))))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\led_red_o_s1_translator|read_latency_shift_reg\(0) & 
-- ((\led_red_o_s1_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(15),
	datad => \led_red_o_s1_translator|av_readdata_pre\(15),
	combout => \rsp_xbar_mux_001|src_data[15]~35_combout\);

-- Location: LCFF_X33_Y11_N29
\led_red_o_s1_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(16));

-- Location: LCFF_X33_Y11_N19
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X33_Y11_N18
\rsp_xbar_mux_001|src_data[16]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[16]~38_combout\ = (\led_red_o_s1_translator|read_latency_shift_reg\(0) & ((\led_red_o_s1_translator|av_readdata_pre\(16)) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(16))))) # (!\led_red_o_s1_translator|read_latency_shift_reg\(0) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(16),
	datad => \led_red_o_s1_translator|av_readdata_pre\(16),
	combout => \rsp_xbar_mux_001|src_data[16]~38_combout\);

-- Location: LCFF_X33_Y11_N1
\switch_i_s1_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X33_Y11_N0
\rsp_xbar_mux_001|src_data[16]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[16]~39_combout\ = (\switch_i_s1_translator|read_latency_shift_reg\(0) & ((\switch_i_s1_translator|av_readdata_pre\(16)) # ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))) # (!\switch_i_s1_translator|read_latency_shift_reg\(0) & (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datab => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \switch_i_s1_translator|av_readdata_pre\(16),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \rsp_xbar_mux_001|src_data[16]~39_combout\);

-- Location: LCCOMB_X29_Y11_N0
\rsp_xbar_mux_001|src_data[16]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[16]~40_combout\ = (\rsp_xbar_mux_001|src_data[16]~38_combout\) # ((\rsp_xbar_mux_001|src_data[16]~39_combout\) # ((\rsp_xbar_demux|src1_valid~combout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[16]~38_combout\,
	datab => \rsp_xbar_mux_001|src_data[16]~39_combout\,
	datac => \rsp_xbar_demux|src1_valid~combout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(16),
	combout => \rsp_xbar_mux_001|src_data[16]~40_combout\);

-- Location: LCCOMB_X29_Y11_N26
\rsp_xbar_mux_001|src_data[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(16) = (\rsp_xbar_mux_001|src_data[16]~40_combout\) # ((\rsp_xbar_mux_001|src_payload~12_combout\ & \sram_0|readdata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rsp_xbar_mux_001|src_data[16]~40_combout\,
	datac => \rsp_xbar_mux_001|src_payload~12_combout\,
	datad => \sram_0|readdata\(0),
	combout => \rsp_xbar_mux_001|src_data\(16));

-- Location: LCFF_X33_Y12_N17
\led_red_o_s1_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(17));

-- Location: LCFF_X33_Y12_N3
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X33_Y12_N2
\rsp_xbar_mux_001|src_data[17]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[17]~41_combout\ = (\led_red_o_s1_translator|av_readdata_pre\(17) & ((\led_red_o_s1_translator|read_latency_shift_reg\(0)) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(17))))) # (!\led_red_o_s1_translator|av_readdata_pre\(17) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|av_readdata_pre\(17),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(17),
	datad => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[17]~41_combout\);

-- Location: LCCOMB_X27_Y12_N30
\rsp_xbar_mux_001|src_data[17]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[17]~42_combout\ = (\rsp_xbar_demux|src1_valid~combout\ & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(17)) # ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\rsp_xbar_demux|src1_valid~combout\ & (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src1_valid~combout\,
	datab => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[17]~42_combout\);

-- Location: LCCOMB_X27_Y12_N0
\rsp_xbar_mux_001|src_data[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(17) = (\rsp_xbar_mux_001|src_data[17]~41_combout\) # ((\rsp_xbar_mux_001|src_data[17]~42_combout\) # ((\sram_0|readdata\(1) & \rsp_xbar_mux_001|src_payload~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[17]~41_combout\,
	datab => \sram_0|readdata\(1),
	datac => \rsp_xbar_mux_001|src_payload~12_combout\,
	datad => \rsp_xbar_mux_001|src_data[17]~42_combout\,
	combout => \rsp_xbar_mux_001|src_data\(17));

-- Location: LCCOMB_X30_Y16_N14
\cpu_0|R_src2_hi[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_hi[15]~1_combout\ = (\cpu_0|R_ctrl_hi_imm16~regout\ & (((\cpu_0|D_iw\(21))))) # (!\cpu_0|R_ctrl_hi_imm16~regout\ & ((\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(21)))) # (!\cpu_0|R_src2_use_imm~regout\ & 
-- (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_hi_imm16~regout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datac => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|D_iw\(21),
	combout => \cpu_0|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X32_Y20_N6
\cpu_0|D_logic_op_raw[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_logic_op_raw[0]~1_combout\ = (\cpu_0|Equal2~5_combout\ & ((\cpu_0|D_iw\(14)))) # (!\cpu_0|Equal2~5_combout\ & (\cpu_0|D_iw\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal2~5_combout\,
	datac => \cpu_0|D_iw\(3),
	datad => \cpu_0|D_iw\(14),
	combout => \cpu_0|D_logic_op_raw[0]~1_combout\);

-- Location: LCFF_X24_Y21_N17
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X25_Y20_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(2)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(2),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(2),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCFF_X21_Y20_N3
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X24_Y21_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(1) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(1),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1_combout\);

-- Location: LCCOMB_X20_Y16_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout\ & (\cmd_xbar_mux|src_data\(46) & (\cmd_xbar_mux|WideOr1~combout\ & 
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cmd_xbar_mux|WideOr1~combout\,
	datad => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1_combout\);

-- Location: LCFF_X20_Y17_N25
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read_req\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read_req~regout\);

-- Location: LCFF_X24_Y11_N31
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\);

-- Location: LCFF_X21_Y17_N13
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X21_Y17_N28
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: LCCOMB_X21_Y17_N24
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: LCFF_X25_Y16_N25
\cpu_0|d_writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_st_data[20]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(20));

-- Location: LCCOMB_X29_Y11_N16
\width_adapter_001|data_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~2_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\width_adapter_001|data_reg\(0)) # (\sram_0|readdata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \width_adapter_001|data_reg\(0),
	datad => \sram_0|readdata\(0),
	combout => \width_adapter_001|data_reg~2_combout\);

-- Location: LCCOMB_X28_Y18_N24
\cpu_0|Equal127~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal127~2_combout\ = (\cpu_0|D_iw\(7) & (!\cpu_0|D_iw\(6) & (!\cpu_0|D_iw\(8) & \cpu_0|R_ctrl_wrctl_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(7),
	datab => \cpu_0|D_iw\(6),
	datac => \cpu_0|D_iw\(8),
	datad => \cpu_0|R_ctrl_wrctl_inst~regout\,
	combout => \cpu_0|Equal127~2_combout\);

-- Location: LCCOMB_X28_Y18_N26
\cpu_0|W_bstatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_bstatus_reg_inst_nxt~0_combout\ = (!\cpu_0|R_ctrl_break~regout\ & ((\cpu_0|Equal127~2_combout\ & ((\cpu_0|E_src1\(0)))) # (!\cpu_0|Equal127~2_combout\ & (\cpu_0|W_bstatus_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal127~2_combout\,
	datab => \cpu_0|W_bstatus_reg~regout\,
	datac => \cpu_0|R_ctrl_break~regout\,
	datad => \cpu_0|E_src1\(0),
	combout => \cpu_0|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X28_Y18_N16
\cpu_0|W_bstatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_bstatus_reg_inst_nxt~1_combout\ = (\cpu_0|W_bstatus_reg_inst_nxt~0_combout\) # ((\cpu_0|W_status_reg_pie~regout\ & \cpu_0|R_ctrl_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_status_reg_pie~regout\,
	datab => \cpu_0|W_bstatus_reg_inst_nxt~0_combout\,
	datac => \cpu_0|R_ctrl_break~regout\,
	combout => \cpu_0|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: LCCOMB_X28_Y18_N28
\cpu_0|Equal127~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal127~3_combout\ = (!\cpu_0|D_iw\(7) & (\cpu_0|D_iw\(6) & (!\cpu_0|D_iw\(8) & \cpu_0|R_ctrl_wrctl_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(7),
	datab => \cpu_0|D_iw\(6),
	datac => \cpu_0|D_iw\(8),
	datad => \cpu_0|R_ctrl_wrctl_inst~regout\,
	combout => \cpu_0|Equal127~3_combout\);

-- Location: LCCOMB_X28_Y18_N14
\cpu_0|W_estatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_estatus_reg_inst_nxt~0_combout\ = (!\cpu_0|R_ctrl_exception~regout\ & ((\cpu_0|Equal127~3_combout\ & (\cpu_0|E_src1\(0))) # (!\cpu_0|Equal127~3_combout\ & ((\cpu_0|W_estatus_reg~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(0),
	datab => \cpu_0|Equal127~3_combout\,
	datac => \cpu_0|W_estatus_reg~regout\,
	datad => \cpu_0|R_ctrl_exception~regout\,
	combout => \cpu_0|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X28_Y18_N2
\cpu_0|W_estatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_estatus_reg_inst_nxt~1_combout\ = (!\cpu_0|R_ctrl_crst~regout\ & ((\cpu_0|W_estatus_reg_inst_nxt~0_combout\) # ((\cpu_0|W_status_reg_pie~regout\ & \cpu_0|R_ctrl_exception~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_status_reg_pie~regout\,
	datab => \cpu_0|R_ctrl_crst~regout\,
	datac => \cpu_0|W_estatus_reg_inst_nxt~0_combout\,
	datad => \cpu_0|R_ctrl_exception~regout\,
	combout => \cpu_0|W_estatus_reg_inst_nxt~1_combout\);

-- Location: LCCOMB_X27_Y15_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3_combout\);

-- Location: LCFF_X25_Y18_N21
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout\);

-- Location: LCCOMB_X25_Y18_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(1) & \cmd_xbar_mux|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(1),
	datac => \cmd_xbar_mux|src_data\(38),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8_combout\);

-- Location: LCFF_X21_Y12_N5
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout\);

-- Location: LCCOMB_X21_Y12_N4
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout\)))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\cmd_xbar_mux_001|saved_grant\(0)) # 
-- ((\cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout\,
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\);

-- Location: LCCOMB_X30_Y13_N28
\width_adapter_001|data_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~5_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & 
-- ((\width_adapter_001|data_reg\(11)) # (\sram_0|readdata\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datac => \width_adapter_001|data_reg\(11),
	datad => \sram_0|readdata\(11),
	combout => \width_adapter_001|data_reg~5_combout\);

-- Location: LCCOMB_X27_Y15_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10_combout\);

-- Location: LCCOMB_X27_Y15_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11_combout\);

-- Location: LCCOMB_X27_Y15_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12_combout\);

-- Location: LCCOMB_X29_Y10_N22
\width_adapter_001|data_reg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~11_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\width_adapter_001|data_reg\(9)) # (\sram_0|readdata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \width_adapter_001|data_reg\(9),
	datad => \sram_0|readdata\(9),
	combout => \width_adapter_001|data_reg~11_combout\);

-- Location: LCCOMB_X28_Y13_N14
\cpu_0|F_iw[30]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[30]~52_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(30) & \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|F_iw[30]~52_combout\);

-- Location: LCCOMB_X27_Y12_N26
\width_adapter_001|data_reg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~15_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\sram_0|readdata\(6)) # (\width_adapter_001|data_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(6),
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datac => \width_adapter_001|data_reg\(6),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \width_adapter_001|data_reg~15_combout\);

-- Location: LCCOMB_X29_Y13_N20
\rsp_xbar_mux_001|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~13_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \rsp_xbar_mux_001|src_payload~13_combout\);

-- Location: LCFF_X29_Y13_N7
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X29_Y13_N6
\rsp_xbar_mux_001|src_data[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[20]~43_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(20))))) # (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(20),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[20]~43_combout\);

-- Location: LCCOMB_X29_Y13_N8
\rsp_xbar_mux_001|src_data[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(20) = (\rsp_xbar_mux_001|src_data[20]~43_combout\) # ((\rsp_xbar_mux_001|src_payload~13_combout\) # ((\sram_0|readdata\(4) & \rsp_xbar_mux_001|src_payload~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[20]~43_combout\,
	datab => \sram_0|readdata\(4),
	datac => \rsp_xbar_mux_001|src_payload~13_combout\,
	datad => \rsp_xbar_mux_001|src_payload~12_combout\,
	combout => \rsp_xbar_mux_001|src_data\(20));

-- Location: LCCOMB_X35_Y13_N16
\rsp_xbar_mux_001|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~14_combout\ = (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(19) & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	combout => \rsp_xbar_mux_001|src_payload~14_combout\);

-- Location: LCFF_X29_Y13_N11
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(19),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X29_Y13_N10
\rsp_xbar_mux_001|src_data[19]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[19]~44_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(19))))) # (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(19),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[19]~44_combout\);

-- Location: LCCOMB_X29_Y13_N4
\rsp_xbar_mux_001|src_data[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(19) = (\rsp_xbar_mux_001|src_data[19]~44_combout\) # ((\rsp_xbar_mux_001|src_payload~14_combout\) # ((\rsp_xbar_mux_001|src_payload~12_combout\ & \sram_0|readdata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[19]~44_combout\,
	datab => \rsp_xbar_mux_001|src_payload~12_combout\,
	datac => \rsp_xbar_mux_001|src_payload~14_combout\,
	datad => \sram_0|readdata\(3),
	combout => \rsp_xbar_mux_001|src_data\(19));

-- Location: LCCOMB_X27_Y12_N18
\rsp_xbar_mux_001|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~15_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(18),
	combout => \rsp_xbar_mux_001|src_payload~15_combout\);

-- Location: LCFF_X27_Y12_N29
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(18),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X27_Y12_N28
\rsp_xbar_mux_001|src_data[18]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[18]~45_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(18))))) # (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(18),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[18]~45_combout\);

-- Location: LCCOMB_X27_Y12_N6
\rsp_xbar_mux_001|src_data[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(18) = (\rsp_xbar_mux_001|src_data[18]~45_combout\) # ((\rsp_xbar_mux_001|src_payload~15_combout\) # ((\sram_0|readdata\(2) & \rsp_xbar_mux_001|src_payload~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(2),
	datab => \rsp_xbar_mux_001|src_data[18]~45_combout\,
	datac => \rsp_xbar_mux_001|src_payload~12_combout\,
	datad => \rsp_xbar_mux_001|src_payload~15_combout\,
	combout => \rsp_xbar_mux_001|src_data\(18));

-- Location: LCCOMB_X27_Y14_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22_combout\);

-- Location: LCCOMB_X29_Y12_N12
\led_green_o|readdata[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|readdata\(1) = (!\cpu_0|W_alu_result\(3) & (\led_green_o|data_out\(1) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \led_green_o|data_out\(1),
	datac => \cpu_0|W_alu_result\(2),
	combout => \led_green_o|readdata\(1));

-- Location: LCFF_X33_Y15_N1
\custom_counter_component_0|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|Mux0~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(1));

-- Location: LCFF_X33_Y11_N15
\push_button_i|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|read_mux_out[2]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|readdata\(2));

-- Location: LCCOMB_X33_Y11_N26
\led_red_o|readdata[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(2) = (!\cpu_0|W_alu_result\(3) & (\led_red_o|data_out\(2) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \led_red_o|data_out\(2),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(2));

-- Location: LCFF_X33_Y12_N5
\push_button_i|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|read_mux_out[3]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|readdata\(3));

-- Location: LCCOMB_X33_Y12_N0
\led_red_o|readdata[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(3) = (!\cpu_0|W_alu_result\(3) & (\led_red_o|data_out\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \led_red_o|data_out\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(3));

-- Location: LCCOMB_X29_Y12_N16
\led_green_o|readdata[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|readdata\(4) = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & \led_green_o|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \cpu_0|W_alu_result\(2),
	datad => \led_green_o|data_out\(4),
	combout => \led_green_o|readdata\(4));

-- Location: LCCOMB_X29_Y12_N14
\jtag_uart_0|av_readdata[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[4]~5_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) & \jtag_uart_0|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	datad => \jtag_uart_0|read_0~regout\,
	combout => \jtag_uart_0|av_readdata[4]~5_combout\);

-- Location: LCFF_X28_Y12_N15
\switch_i|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(5));

-- Location: LCCOMB_X28_Y12_N0
\led_red_o|readdata[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(5) = (\led_red_o|data_out\(5) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \led_red_o|data_out\(5),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(5));

-- Location: LCCOMB_X28_Y12_N4
\led_green_o|readdata[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|readdata\(6) = (\led_green_o|data_out\(6) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o|data_out\(6),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_green_o|readdata\(6));

-- Location: LCFF_X33_Y15_N11
\custom_counter_component_0|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(6));

-- Location: LCFF_X30_Y11_N5
\switch_i|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(6));

-- Location: LCCOMB_X28_Y12_N24
\led_red_o|readdata[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(6) = (\led_red_o|data_out\(6) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o|data_out\(6),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(6));

-- Location: LCCOMB_X24_Y15_N26
\jtag_uart_0|av_readdata[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[6]~7_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) & \jtag_uart_0|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	datac => \jtag_uart_0|read_0~regout\,
	combout => \jtag_uart_0|av_readdata[6]~7_combout\);

-- Location: LCCOMB_X29_Y11_N4
\led_green_o|readdata[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|readdata\(7) = (!\cpu_0|W_alu_result\(3) & (\led_green_o|data_out\(7) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \led_green_o|data_out\(7),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_green_o|readdata\(7));

-- Location: LCFF_X33_Y15_N5
\custom_counter_component_0|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(7));

-- Location: LCFF_X30_Y11_N15
\switch_i|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(7));

-- Location: LCCOMB_X29_Y11_N10
\led_red_o|readdata[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(7) = (\led_red_o|data_out\(7) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \led_red_o|data_out\(7),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(7));

-- Location: LCCOMB_X24_Y15_N12
\jtag_uart_0|av_readdata[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[7]~8_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) & \jtag_uart_0|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	datac => \jtag_uart_0|read_0~regout\,
	combout => \jtag_uart_0|av_readdata[7]~8_combout\);

-- Location: LCCOMB_X31_Y14_N6
\led_green_o|readdata[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|readdata\(8) = (\led_green_o|data_out\(8) & (!\cpu_0|W_alu_result\(2) & !\cpu_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o|data_out\(8),
	datab => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	combout => \led_green_o|readdata\(8));

-- Location: LCFF_X33_Y15_N31
\custom_counter_component_0|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(8));

-- Location: LCFF_X31_Y11_N27
\custom_counter_component_0|counter_expire_buf\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|counter_expire~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|counter_expire_buf~regout\);

-- Location: LCCOMB_X31_Y11_N26
\custom_counter_component_0|counter_expire_irq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|counter_expire_irq~0_combout\ = (\custom_counter_component_0|counter_expire_irq~regout\) # ((\custom_counter_component_0|custom_counter_unit_inst|counter_expire~regout\ & 
-- !\custom_counter_component_0|counter_expire_buf~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_expire~regout\,
	datac => \custom_counter_component_0|counter_expire_buf~regout\,
	datad => \custom_counter_component_0|counter_expire_irq~regout\,
	combout => \custom_counter_component_0|counter_expire_irq~0_combout\);

-- Location: LCCOMB_X31_Y11_N16
\custom_counter_component_0|counter_expire_irq~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|counter_expire_irq~1_combout\ = (\custom_counter_component_0|counter_expire_irq~0_combout\ & ((\cpu_0|W_alu_result\(2)) # ((!\cpu_0|W_alu_result\(3)) # (!\custom_counter_component_0|always2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(2),
	datab => \custom_counter_component_0|always2~2_combout\,
	datac => \cpu_0|W_alu_result\(3),
	datad => \custom_counter_component_0|counter_expire_irq~0_combout\,
	combout => \custom_counter_component_0|counter_expire_irq~1_combout\);

-- Location: LCFF_X23_Y17_N13
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\);

-- Location: LCCOMB_X24_Y15_N22
\jtag_uart_0|pause_irq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|pause_irq~0_combout\ = (\jtag_uart_0|read_0~regout\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- ((\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\)))) # (!\jtag_uart_0|read_0~regout\ & ((\jtag_uart_0|pause_irq~regout\) # 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~regout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \jtag_uart_0|pause_irq~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\,
	combout => \jtag_uart_0|pause_irq~0_combout\);

-- Location: LCCOMB_X22_Y11_N12
\jtag_uart_0|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~0_combout\ = (\jtag_uart_0|Add0~4_combout\ & ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)) # ((\jtag_uart_0|Add0~0_combout\) # (\jtag_uart_0|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Add0~4_combout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \jtag_uart_0|Add0~0_combout\,
	datad => \jtag_uart_0|Add0~2_combout\,
	combout => \jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X30_Y16_N10
\cpu_0|D_ctrl_crst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_crst~0_combout\ = (\cpu_0|D_iw\(15) & \cpu_0|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|D_iw\(15),
	datad => \cpu_0|D_iw\(16),
	combout => \cpu_0|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X31_Y20_N14
\cpu_0|D_ctrl_crst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_crst~1_combout\ = (\cpu_0|D_ctrl_crst~0_combout\ & (\cpu_0|D_ctrl_retaddr~0_combout\ & (\cpu_0|D_iw\(14) & \cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_crst~0_combout\,
	datab => \cpu_0|D_ctrl_retaddr~0_combout\,
	datac => \cpu_0|D_iw\(14),
	datad => \cpu_0|D_iw\(12),
	combout => \cpu_0|D_ctrl_crst~1_combout\);

-- Location: LCCOMB_X24_Y18_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(18) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0_combout\);

-- Location: LCCOMB_X30_Y11_N20
\led_red_o|readdata[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(10) = (\led_red_o|data_out\(10) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \led_red_o|data_out\(10),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(10));

-- Location: LCFF_X27_Y11_N25
\jtag_uart_0|ac\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|ac~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|ac~regout\);

-- Location: LCFF_X35_Y14_N3
\switch_i|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(10));

-- Location: LCCOMB_X31_Y14_N12
\led_red_o|readdata[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(11) = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & \led_red_o|data_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \led_red_o|data_out\(11),
	combout => \led_red_o|readdata\(11));

-- Location: LCFF_X33_Y15_N21
\custom_counter_component_0|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(11));

-- Location: LCFF_X30_Y11_N25
\switch_i|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(11));

-- Location: LCCOMB_X30_Y12_N24
\led_red_o|readdata[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(13) = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & \led_red_o|data_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \led_red_o|data_out\(13),
	combout => \led_red_o|readdata\(13));

-- Location: LCFF_X31_Y12_N27
\custom_counter_component_0|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(13));

-- Location: LCFF_X28_Y12_N21
\switch_i|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(13));

-- Location: LCCOMB_X28_Y13_N8
\rsp_xbar_mux_001|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~16_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \rsp_xbar_mux_001|src_payload~16_combout\);

-- Location: LCFF_X28_Y13_N11
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(21),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X28_Y13_N10
\rsp_xbar_mux_001|src_data[21]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[21]~46_combout\ = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(21)) # 
-- ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(21),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[21]~46_combout\);

-- Location: LCCOMB_X31_Y13_N6
\rsp_xbar_mux_001|src_data[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(21) = (\rsp_xbar_mux_001|src_data[21]~46_combout\) # ((\rsp_xbar_mux_001|src_payload~16_combout\) # ((\sram_0|readdata\(5) & \rsp_xbar_mux_001|src_payload~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[21]~46_combout\,
	datab => \rsp_xbar_mux_001|src_payload~16_combout\,
	datac => \sram_0|readdata\(5),
	datad => \rsp_xbar_mux_001|src_payload~12_combout\,
	combout => \rsp_xbar_mux_001|src_data\(21));

-- Location: LCCOMB_X27_Y13_N24
\rsp_xbar_mux_001|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~17_combout\ = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \rsp_xbar_mux_001|src_payload~17_combout\);

-- Location: LCFF_X27_Y13_N27
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(22),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X27_Y13_N26
\rsp_xbar_mux_001|src_data[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[22]~47_combout\ = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(22)) # 
-- ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(22),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[22]~47_combout\);

-- Location: LCCOMB_X27_Y13_N4
\rsp_xbar_mux_001|src_data[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(22) = (\rsp_xbar_mux_001|src_payload~17_combout\) # ((\rsp_xbar_mux_001|src_data[22]~47_combout\) # ((\sram_0|readdata\(6) & \rsp_xbar_mux_001|src_payload~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~17_combout\,
	datab => \rsp_xbar_mux_001|src_data[22]~47_combout\,
	datac => \sram_0|readdata\(6),
	datad => \rsp_xbar_mux_001|src_payload~12_combout\,
	combout => \rsp_xbar_mux_001|src_data\(22));

-- Location: LCCOMB_X31_Y12_N8
\led_red_o|readdata[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(15) = (\led_red_o|data_out\(15) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \led_red_o|data_out\(15),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(15));

-- Location: LCFF_X31_Y12_N5
\custom_counter_component_0|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(15));

-- Location: LCFF_X29_Y11_N29
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(23),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X29_Y11_N28
\rsp_xbar_mux_001|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~18_combout\ = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(23)) # ((\rsp_xbar_demux|src1_valid~combout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(23))))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\rsp_xbar_demux|src1_valid~combout\ & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(23),
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \rsp_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X29_Y11_N6
\rsp_xbar_mux_001|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~19_combout\ = (\rsp_xbar_mux_001|src_payload~18_combout\) # ((\sram_0|readdata\(7) & \rsp_xbar_mux_001|src_payload~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(7),
	datab => \rsp_xbar_mux_001|src_payload~18_combout\,
	datac => \rsp_xbar_mux_001|src_payload~12_combout\,
	combout => \rsp_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X33_Y11_N28
\led_red_o|readdata[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(16) = (\led_red_o|data_out\(16) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o|data_out\(16),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(16));

-- Location: LCFF_X33_Y11_N9
\custom_counter_component_0|readdata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(16));

-- Location: LCFF_X33_Y11_N21
\switch_i|readdata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(16));

-- Location: LCCOMB_X33_Y12_N16
\led_red_o|readdata[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(17) = (\led_red_o|data_out\(17) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \led_red_o|data_out\(17),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(17));

-- Location: LCFF_X33_Y12_N9
\custom_counter_component_0|readdata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(17));

-- Location: LCFF_X32_Y14_N7
\cpu_0|W_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_result[29]~47_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(29));

-- Location: LCFF_X32_Y14_N21
\cpu_0|W_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_result[26]~50_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(26));

-- Location: LCFF_X32_Y14_N5
\cpu_0|W_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_result[22]~54_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(22));

-- Location: LCFF_X24_Y21_N13
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(3));

-- Location: LCFF_X21_Y20_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X24_Y21_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(2) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(2),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCCOMB_X23_Y11_N6
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X24_Y11_N30
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datad => \jtag_uart_0|r_val~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: LCFF_X21_Y17_N23
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X21_Y17_N12
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: LCCOMB_X25_Y16_N24
\cpu_0|E_st_data[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_st_data[20]~4_combout\ = (\cpu_0|D_iw\(4) & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20))) # (!\cpu_0|D_iw\(4) & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(4),
	datac => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \cpu_0|E_st_data[20]~4_combout\);

-- Location: LCCOMB_X33_Y13_N12
\push_button_i|read_mux_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|read_mux_out[0]~0_combout\ = (\cpu_0|W_alu_result\(3) & ((\cpu_0|W_alu_result\(2) & ((\push_button_i|edge_capture\(0)))) # (!\cpu_0|W_alu_result\(2) & (\push_button_i|irq_mask\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \cpu_0|W_alu_result\(2),
	datac => \push_button_i|irq_mask\(0),
	datad => \push_button_i|edge_capture\(0),
	combout => \push_button_i|read_mux_out[0]~0_combout\);

-- Location: LCFF_X24_Y21_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X23_Y19_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(22)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(22),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(22),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X25_Y18_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0_combout\ = (\auto_hub|shadow_jsm|state\(1) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(23))))) # (!\auto_hub|shadow_jsm|state\(1) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout\) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(1),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCFF_X34_Y13_N9
\custom_counter_component_0|readdata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(20));

-- Location: LCCOMB_X30_Y14_N6
\cpu_0|av_ld_byte3_data_nxt~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~18_combout\ = (\rsp_xbar_mux_001|src_payload~12_combout\ & ((\sram_0|readdata\(12)) # ((\rsp_xbar_demux|src1_valid~combout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(28))))) # 
-- (!\rsp_xbar_mux_001|src_payload~12_combout\ & (\rsp_xbar_demux|src1_valid~combout\ & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~12_combout\,
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \sram_0|readdata\(12),
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \cpu_0|av_ld_byte3_data_nxt~18_combout\);

-- Location: LCFF_X34_Y13_N3
\custom_counter_component_0|readdata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(19));

-- Location: LCFF_X33_Y12_N23
\custom_counter_component_0|readdata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(18));

-- Location: LCCOMB_X30_Y13_N14
\cpu_0|av_ld_byte3_data_nxt~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~20_combout\ = (\sram_0|readdata\(10) & ((\rsp_xbar_mux_001|src_payload~12_combout\) # ((\rsp_xbar_demux|src1_valid~combout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(26))))) # (!\sram_0|readdata\(10) & 
-- (\rsp_xbar_demux|src1_valid~combout\ & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(10),
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \rsp_xbar_mux_001|src_payload~12_combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~20_combout\);

-- Location: LCCOMB_X33_Y15_N0
\custom_counter_component_0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|Mux0~0_combout\ = (\cpu_0|W_alu_result\(3) & (\custom_counter_component_0|load_config\(1) & ((\cpu_0|W_alu_result\(2))))) # (!\cpu_0|W_alu_result\(3) & (((!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(1) 
-- & !\cpu_0|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \custom_counter_component_0|load_config\(1),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(1),
	datad => \cpu_0|W_alu_result\(2),
	combout => \custom_counter_component_0|Mux0~0_combout\);

-- Location: LCCOMB_X33_Y11_N24
\push_button_i|read_mux_out[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|read_mux_out[2]~4_combout\ = (\cpu_0|W_alu_result\(3) & ((\cpu_0|W_alu_result\(2) & (\push_button_i|edge_capture\(2))) # (!\cpu_0|W_alu_result\(2) & ((\push_button_i|irq_mask\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i|edge_capture\(2),
	datab => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \push_button_i|irq_mask\(2),
	combout => \push_button_i|read_mux_out[2]~4_combout\);

-- Location: LCCOMB_X33_Y11_N14
\push_button_i|read_mux_out[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|read_mux_out[2]~5_combout\ = (\push_button_i|read_mux_out[2]~4_combout\) # ((!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & \push_button_i_external_connection_export~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i|read_mux_out[2]~4_combout\,
	datab => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \push_button_i_external_connection_export~combout\(2),
	combout => \push_button_i|read_mux_out[2]~5_combout\);

-- Location: LCCOMB_X34_Y12_N10
\push_button_i|read_mux_out[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|read_mux_out[3]~6_combout\ = (\cpu_0|W_alu_result\(3) & ((\cpu_0|W_alu_result\(2) & (\push_button_i|edge_capture\(3))) # (!\cpu_0|W_alu_result\(2) & ((\push_button_i|irq_mask\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \push_button_i|edge_capture\(3),
	datac => \push_button_i|irq_mask\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \push_button_i|read_mux_out[3]~6_combout\);

-- Location: LCCOMB_X33_Y12_N4
\push_button_i|read_mux_out[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|read_mux_out[3]~7_combout\ = (\push_button_i|read_mux_out[3]~6_combout\) # ((!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & \push_button_i_external_connection_export~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i|read_mux_out[3]~6_combout\,
	datab => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \push_button_i_external_connection_export~combout\(3),
	combout => \push_button_i|read_mux_out[3]~7_combout\);

-- Location: LCCOMB_X28_Y12_N14
\switch_i|read_mux_out[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(5) = (!\cpu_0|W_alu_result\(3) & (\switch_i_external_connection_export~combout\(5) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \switch_i_external_connection_export~combout\(5),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(5));

-- Location: LCCOMB_X33_Y15_N10
\custom_counter_component_0|readdata~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~4_combout\ = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \cpu_0|W_alu_result\(2),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(6),
	combout => \custom_counter_component_0|readdata~4_combout\);

-- Location: LCCOMB_X30_Y11_N4
\switch_i|read_mux_out[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(6) = (\switch_i_external_connection_export~combout\(6) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch_i_external_connection_export~combout\(6),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(6));

-- Location: LCCOMB_X33_Y15_N4
\custom_counter_component_0|readdata~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~5_combout\ = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & \custom_counter_component_0|custom_counter_unit_inst|counter_value\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \cpu_0|W_alu_result\(2),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(7),
	combout => \custom_counter_component_0|readdata~5_combout\);

-- Location: LCCOMB_X30_Y11_N14
\switch_i|read_mux_out[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(7) = (!\cpu_0|W_alu_result\(3) & (\switch_i_external_connection_export~combout\(7) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \switch_i_external_connection_export~combout\(7),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(7));

-- Location: LCCOMB_X33_Y15_N30
\custom_counter_component_0|readdata~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~6_combout\ = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & \custom_counter_component_0|custom_counter_unit_inst|counter_value\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \cpu_0|W_alu_result\(2),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(8),
	combout => \custom_counter_component_0|readdata~6_combout\);

-- Location: LCCOMB_X33_Y14_N12
\custom_counter_component_0|custom_counter_unit_inst|Equal4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal4~3_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(14) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(13) & 
-- (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(15) & \custom_counter_component_0|custom_counter_unit_inst|counter_value\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(14),
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(13),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(15),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(12),
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal4~3_combout\);

-- Location: LCCOMB_X33_Y14_N18
\custom_counter_component_0|custom_counter_unit_inst|Equal4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal4~6_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(21) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(23) & 
-- (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(20) & \custom_counter_component_0|custom_counter_unit_inst|counter_value\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(21),
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(23),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(20),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(22),
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal4~6_combout\);

-- Location: LCCOMB_X33_Y14_N16
\custom_counter_component_0|custom_counter_unit_inst|counter_expire~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_expire~0_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_expire~regout\) # (\custom_counter_component_0|custom_counter_unit_inst|Equal4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_expire~regout\,
	datad => \custom_counter_component_0|custom_counter_unit_inst|Equal4~8_combout\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_expire~0_combout\);

-- Location: LCCOMB_X25_Y11_N26
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X23_Y11_N24
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCFF_X23_Y17_N15
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\);

-- Location: LCFF_X23_Y17_N1
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\);

-- Location: LCCOMB_X23_Y17_N0
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCFF_X20_Y17_N9
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_valid~regout\);

-- Location: LCCOMB_X20_Y17_N8
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_valid~regout\,
	datad => \jtag_uart_0|t_dav~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X23_Y17_N12
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: LCCOMB_X24_Y15_N24
\jtag_uart_0|ac~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ac~0_combout\ = (\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\) # (\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\,
	combout => \jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X27_Y11_N24
\jtag_uart_0|ac~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ac~1_combout\ = (\jtag_uart_0|ac~0_combout\) # ((\jtag_uart_0|ac~regout\ & ((!\cpu_0|d_writedata\(10)) # (!\jtag_uart_0|ien_AF~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|ien_AF~0_combout\,
	datab => \jtag_uart_0|ac~0_combout\,
	datac => \jtag_uart_0|ac~regout\,
	datad => \cpu_0|d_writedata\(10),
	combout => \jtag_uart_0|ac~1_combout\);

-- Location: LCCOMB_X35_Y14_N2
\switch_i|read_mux_out[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(10) = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & \switch_i_external_connection_export~combout\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \cpu_0|W_alu_result\(2),
	datac => \switch_i_external_connection_export~combout\(10),
	combout => \switch_i|read_mux_out\(10));

-- Location: LCCOMB_X33_Y15_N20
\custom_counter_component_0|readdata~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~9_combout\ = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & \custom_counter_component_0|custom_counter_unit_inst|counter_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \cpu_0|W_alu_result\(2),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(11),
	combout => \custom_counter_component_0|readdata~9_combout\);

-- Location: LCCOMB_X30_Y11_N24
\switch_i|read_mux_out[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(11) = (!\cpu_0|W_alu_result\(3) & (\switch_i_external_connection_export~combout\(11) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \switch_i_external_connection_export~combout\(11),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(11));

-- Location: LCCOMB_X31_Y12_N26
\custom_counter_component_0|readdata~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~11_combout\ = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(13),
	combout => \custom_counter_component_0|readdata~11_combout\);

-- Location: LCCOMB_X28_Y12_N20
\switch_i|read_mux_out[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(13) = (\switch_i_external_connection_export~combout\(13) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch_i_external_connection_export~combout\(13),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(13));

-- Location: LCFF_X33_Y11_N23
\custom_counter_component_0|readdata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~19_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(21));

-- Location: LCFF_X31_Y12_N17
\custom_counter_component_0|readdata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(22));

-- Location: LCCOMB_X31_Y12_N4
\custom_counter_component_0|readdata~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~13_combout\ = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(15),
	combout => \custom_counter_component_0|readdata~13_combout\);

-- Location: LCFF_X33_Y15_N9
\custom_counter_component_0|readdata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~21_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(23));

-- Location: LCCOMB_X33_Y11_N8
\custom_counter_component_0|readdata~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~14_combout\ = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & \custom_counter_component_0|custom_counter_unit_inst|counter_value\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(16),
	combout => \custom_counter_component_0|readdata~14_combout\);

-- Location: LCCOMB_X33_Y11_N20
\switch_i|read_mux_out[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(16) = (\switch_i_external_connection_export~combout\(16) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch_i_external_connection_export~combout\(16),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(16));

-- Location: LCCOMB_X33_Y12_N8
\custom_counter_component_0|readdata~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~15_combout\ = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(17),
	combout => \custom_counter_component_0|readdata~15_combout\);

-- Location: LCCOMB_X30_Y18_N20
\cpu_0|E_alu_result[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[29]~27_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|W_alu_result[24]~22_combout\)))) # (!\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|W_alu_result[24]~22_combout\ & (\cpu_0|Add1~58_combout\)) # 
-- (!\cpu_0|W_alu_result[24]~22_combout\ & ((\cpu_0|Add2~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~58_combout\,
	datab => \cpu_0|W_alu_result[24]~21_combout\,
	datac => \cpu_0|Add2~58_combout\,
	datad => \cpu_0|W_alu_result[24]~22_combout\,
	combout => \cpu_0|E_alu_result[29]~27_combout\);

-- Location: LCCOMB_X30_Y18_N30
\cpu_0|E_alu_result[29]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[29]~28_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|E_alu_result[29]~27_combout\ & ((\cpu_0|E_shift_rot_result\(29)))) # (!\cpu_0|E_alu_result[29]~27_combout\ & (\cpu_0|E_logic_result[29]~24_combout\)))) # 
-- (!\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|E_alu_result[29]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[29]~24_combout\,
	datab => \cpu_0|E_shift_rot_result\(29),
	datac => \cpu_0|W_alu_result[24]~21_combout\,
	datad => \cpu_0|E_alu_result[29]~27_combout\,
	combout => \cpu_0|E_alu_result[29]~28_combout\);

-- Location: LCCOMB_X33_Y18_N22
\cpu_0|E_alu_result[26]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[26]~33_combout\ = (\cpu_0|W_alu_result[24]~22_combout\ & (((\cpu_0|E_shift_rot_result\(26)) # (!\cpu_0|W_alu_result[24]~21_combout\)))) # (!\cpu_0|W_alu_result[24]~22_combout\ & (\cpu_0|E_logic_result[26]~21_combout\ & 
-- ((\cpu_0|W_alu_result[24]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result[24]~22_combout\,
	datab => \cpu_0|E_logic_result[26]~21_combout\,
	datac => \cpu_0|E_shift_rot_result\(26),
	datad => \cpu_0|W_alu_result[24]~21_combout\,
	combout => \cpu_0|E_alu_result[26]~33_combout\);

-- Location: LCCOMB_X32_Y18_N4
\cpu_0|E_alu_result[26]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[26]~34_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|E_alu_result[26]~33_combout\)))) # (!\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|E_alu_result[26]~33_combout\ & (\cpu_0|Add1~52_combout\)) # 
-- (!\cpu_0|E_alu_result[26]~33_combout\ & ((\cpu_0|Add2~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~52_combout\,
	datab => \cpu_0|W_alu_result[24]~21_combout\,
	datac => \cpu_0|Add2~52_combout\,
	datad => \cpu_0|E_alu_result[26]~33_combout\,
	combout => \cpu_0|E_alu_result[26]~34_combout\);

-- Location: LCCOMB_X33_Y18_N6
\cpu_0|E_alu_result[22]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[22]~41_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|W_alu_result[24]~22_combout\) # ((\cpu_0|E_logic_result[22]~30_combout\)))) # (!\cpu_0|W_alu_result[24]~21_combout\ & (!\cpu_0|W_alu_result[24]~22_combout\ & 
-- (\cpu_0|Add2~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result[24]~21_combout\,
	datab => \cpu_0|W_alu_result[24]~22_combout\,
	datac => \cpu_0|Add2~44_combout\,
	datad => \cpu_0|E_logic_result[22]~30_combout\,
	combout => \cpu_0|E_alu_result[22]~41_combout\);

-- Location: LCCOMB_X33_Y16_N18
\cpu_0|E_alu_result[22]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[22]~42_combout\ = (\cpu_0|W_alu_result[24]~22_combout\ & ((\cpu_0|E_alu_result[22]~41_combout\ & (\cpu_0|E_shift_rot_result\(22))) # (!\cpu_0|E_alu_result[22]~41_combout\ & ((\cpu_0|Add1~44_combout\))))) # 
-- (!\cpu_0|W_alu_result[24]~22_combout\ & (((\cpu_0|E_alu_result[22]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(22),
	datab => \cpu_0|W_alu_result[24]~22_combout\,
	datac => \cpu_0|Add1~44_combout\,
	datad => \cpu_0|E_alu_result[22]~41_combout\,
	combout => \cpu_0|E_alu_result[22]~42_combout\);

-- Location: LCFF_X24_Y21_N5
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X25_Y20_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(4))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(4),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(4),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X24_Y21_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(3) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(3),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4_combout\);

-- Location: LCFF_X24_Y20_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X23_Y19_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(24)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(24),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(24),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCFF_X21_Y17_N17
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X21_Y17_N22
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(5),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: LCCOMB_X24_Y21_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(22) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5_combout\);

-- Location: LCFF_X22_Y20_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X25_Y21_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1_combout\ = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4) & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X34_Y13_N8
\custom_counter_component_0|readdata~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~16_combout\ = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \cpu_0|W_alu_result\(2),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(20),
	combout => \custom_counter_component_0|readdata~16_combout\);

-- Location: LCCOMB_X34_Y13_N2
\custom_counter_component_0|readdata~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~17_combout\ = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \cpu_0|W_alu_result\(2),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(19),
	combout => \custom_counter_component_0|readdata~17_combout\);

-- Location: LCCOMB_X33_Y12_N22
\custom_counter_component_0|readdata~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~18_combout\ = (!\cpu_0|W_alu_result\(3) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(18) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(18),
	datad => \cpu_0|W_alu_result\(2),
	combout => \custom_counter_component_0|readdata~18_combout\);

-- Location: LCCOMB_X25_Y21_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2) $ (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0_combout\);

-- Location: LCFF_X19_Y16_N1
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\);

-- Location: LCFF_X24_Y20_N7
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X23_Y21_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(17)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(17),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(17),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X33_Y11_N22
\custom_counter_component_0|readdata~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~19_combout\ = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(21),
	combout => \custom_counter_component_0|readdata~19_combout\);

-- Location: LCCOMB_X31_Y12_N16
\custom_counter_component_0|readdata~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~20_combout\ = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(22),
	combout => \custom_counter_component_0|readdata~20_combout\);

-- Location: LCCOMB_X33_Y15_N8
\custom_counter_component_0|readdata~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~21_combout\ = (!\cpu_0|W_alu_result\(3) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(23) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(23),
	datad => \cpu_0|W_alu_result\(2),
	combout => \custom_counter_component_0|readdata~21_combout\);

-- Location: LCCOMB_X33_Y18_N30
\cpu_0|E_shift_rot_result_nxt[27]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[27]~29_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(28)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(26),
	datab => \cpu_0|E_shift_rot_result\(28),
	datad => \cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \cpu_0|E_shift_rot_result_nxt[27]~29_combout\);

-- Location: LCCOMB_X33_Y18_N24
\cpu_0|E_shift_rot_result_nxt[26]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[26]~30_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(27)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(25),
	datad => \cpu_0|E_shift_rot_result\(27),
	combout => \cpu_0|E_shift_rot_result_nxt[26]~30_combout\);

-- Location: LCCOMB_X24_Y21_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(4) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(4),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCFF_X24_Y20_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X23_Y20_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(28))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(28),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(28),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCFF_X24_Y20_N5
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(29));

-- Location: LCFF_X24_Y20_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X23_Y20_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0_combout\ = (!\auto_hub|irf_reg[1][0]~regout\ & ((\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(30)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(30),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(30),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y20_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(24) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13_combout\);

-- Location: LCFF_X21_Y17_N5
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X21_Y17_N16
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(4),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: LCFF_X22_Y17_N3
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(5));

-- Location: LCFF_X22_Y17_N5
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(6));

-- Location: LCFF_X24_Y20_N3
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X19_Y16_N0
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: LCCOMB_X24_Y20_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(17) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16_combout\);

-- Location: LCCOMB_X24_Y20_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(28) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18_combout\);

-- Location: LCCOMB_X24_Y20_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(29) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19_combout\);

-- Location: LCCOMB_X24_Y20_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(30) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20_combout\);

-- Location: LCFF_X21_Y17_N31
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X21_Y17_N4
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: LCFF_X24_Y20_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X21_Y20_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(14))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(14),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(14),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68_combout\);

-- Location: LCCOMB_X24_Y20_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(6) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(6),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22_combout\);

-- Location: LCFF_X20_Y17_N15
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X21_Y17_N30
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: LCCOMB_X24_Y20_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(14) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(14),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCCOMB_X20_Y17_N14
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: LCCOMB_X32_Y15_N12
\addr_router_001|src_channel[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|src_channel[1]~4_combout\ = (\cpu_0|W_alu_result\(6) & ((\cpu_0|W_alu_result\(5)) # ((\cpu_0|W_alu_result\(4) & \cpu_0|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(4),
	datab => \cpu_0|W_alu_result\(6),
	datac => \cpu_0|W_alu_result\(5),
	datad => \cpu_0|W_alu_result\(3),
	combout => \addr_router_001|src_channel[1]~4_combout\);

-- Location: LCCOMB_X29_Y19_N6
\cpu_0|F_pc_no_crst_nxt[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_no_crst_nxt[17]~9_combout\ = (!\cpu_0|R_ctrl_break~regout\ & (\cpu_0|F_pc_plus_one[17]~34_combout\ & ((\cpu_0|R_ctrl_exception~regout\) # (!\cpu_0|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc_sel_nxt~0_combout\,
	datab => \cpu_0|R_ctrl_break~regout\,
	datac => \cpu_0|R_ctrl_exception~regout\,
	datad => \cpu_0|F_pc_plus_one[17]~34_combout\,
	combout => \cpu_0|F_pc_no_crst_nxt[17]~9_combout\);

-- Location: LCCOMB_X29_Y20_N6
\cpu_0|D_ctrl_alu_subtract~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_alu_subtract~6_combout\ = \cpu_0|D_iw\(14) $ (\cpu_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|D_iw\(14),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|D_ctrl_alu_subtract~6_combout\);

-- Location: LCCOMB_X28_Y18_N12
\cpu_0|W_status_reg_pie_inst_nxt~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_status_reg_pie_inst_nxt~6_combout\ = (\cpu_0|W_status_reg_pie_inst_nxt~5_combout\ & (!\cpu_0|R_ctrl_exception~regout\ & (!\cpu_0|R_ctrl_break~regout\ & !\cpu_0|R_ctrl_crst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	datab => \cpu_0|R_ctrl_exception~regout\,
	datac => \cpu_0|R_ctrl_break~regout\,
	datad => \cpu_0|R_ctrl_crst~regout\,
	combout => \cpu_0|W_status_reg_pie_inst_nxt~6_combout\);

-- Location: LCCOMB_X32_Y14_N6
\cpu_0|E_alu_result[29]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[29]~47_combout\ = (!\cpu_0|R_ctrl_br_cmp~regout\ & (\cpu_0|E_alu_result[29]~28_combout\ & !\cpu_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datab => \cpu_0|E_alu_result[29]~28_combout\,
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	combout => \cpu_0|E_alu_result[29]~47_combout\);

-- Location: LCCOMB_X32_Y14_N20
\cpu_0|E_alu_result[26]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[26]~50_combout\ = (!\cpu_0|R_ctrl_br_cmp~regout\ & (!\cpu_0|R_ctrl_rdctl_inst~regout\ & \cpu_0|E_alu_result[26]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \cpu_0|E_alu_result[26]~34_combout\,
	combout => \cpu_0|E_alu_result[26]~50_combout\);

-- Location: LCCOMB_X32_Y14_N4
\cpu_0|E_alu_result[22]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[22]~54_combout\ = (!\cpu_0|R_ctrl_br_cmp~regout\ & (!\cpu_0|R_ctrl_rdctl_inst~regout\ & \cpu_0|E_alu_result[22]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \cpu_0|E_alu_result[22]~42_combout\,
	combout => \cpu_0|E_alu_result[22]~54_combout\);

-- Location: LCCOMB_X30_Y21_N20
\cpu_0|D_ctrl_alu_force_xor~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_alu_force_xor~9_combout\ = (!\cpu_0|D_iw\(0) & (\cpu_0|D_iw\(1) & !\cpu_0|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(0),
	datac => \cpu_0|D_iw\(1),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X30_Y21_N6
\cpu_0|D_ctrl_logic~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_logic~9_combout\ = (\cpu_0|D_iw\(0)) # ((\cpu_0|D_iw\(1)) # (\cpu_0|D_iw\(3) $ (!\cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(0),
	datab => \cpu_0|D_iw\(3),
	datac => \cpu_0|D_iw\(1),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X23_Y16_N20
\cmd_xbar_mux|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|packet_in_progress~0_combout\ = !\cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux|update_grant~1_combout\,
	combout => \cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: LCCOMB_X24_Y16_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1_combout\ = !\cmd_xbar_mux|src_payload~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux|src_payload~3_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1_combout\);

-- Location: LCCOMB_X30_Y12_N4
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clock_50_i_clk_in_reset_reset_n~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clock_50_i_clk_in_reset_reset_n,
	combout => \clock_50_i_clk_in_reset_reset_n~combout\);

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(5),
	combout => \switch_i_external_connection_export~combout\(5));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(6),
	combout => \switch_i_external_connection_export~combout\(6));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(7),
	combout => \switch_i_external_connection_export~combout\(7));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(9),
	combout => \switch_i_external_connection_export~combout\(9));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(10),
	combout => \switch_i_external_connection_export~combout\(10));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(11),
	combout => \switch_i_external_connection_export~combout\(11));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(13),
	combout => \switch_i_external_connection_export~combout\(13));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(14),
	combout => \switch_i_external_connection_export~combout\(14));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(16),
	combout => \switch_i_external_connection_export~combout\(16));

-- Location: LCCOMB_X21_Y20_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N8
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: LCCOMB_X22_Y17_N4
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(1),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(2),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N8
\switch_i_s1_translator|av_readdata_pre[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator|av_readdata_pre[10]~feeder_combout\ = \switch_i|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switch_i|readdata\(10),
	combout => \switch_i_s1_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(14),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: JTAG_X1_Y19_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X17_Y17_N9
\auto_hub|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(0));

-- Location: LCFF_X17_Y17_N13
\auto_hub|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(2));

-- Location: LCFF_X17_Y17_N15
\auto_hub|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(3));

-- Location: LCFF_X17_Y17_N17
\auto_hub|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[4]~17_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(4));

-- Location: LCFF_X17_Y17_N11
\auto_hub|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[1]~11_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X17_Y17_N8
\auto_hub|hub_info_reg|word_counter[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[0]~8\);

-- Location: LCCOMB_X17_Y17_N10
\auto_hub|hub_info_reg|word_counter[1]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[0]~8\,
	combout => \auto_hub|hub_info_reg|word_counter[1]~11_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[1]~12\);

-- Location: LCCOMB_X17_Y17_N12
\auto_hub|hub_info_reg|word_counter[2]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[1]~12\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[2]~14\);

-- Location: LCCOMB_X17_Y17_N14
\auto_hub|hub_info_reg|word_counter[3]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[2]~14\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[3]~16\);

-- Location: LCCOMB_X17_Y17_N16
\auto_hub|hub_info_reg|word_counter[4]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|hub_info_reg|word_counter[3]~16\,
	combout => \auto_hub|hub_info_reg|word_counter[4]~17_combout\);

-- Location: LCFF_X21_Y19_N13
\auto_hub|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][2]~regout\);

-- Location: LCFF_X21_Y19_N7
\auto_hub|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~8_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][3]~regout\);

-- Location: LCFF_X21_Y19_N25
\auto_hub|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~9_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][4]~regout\);

-- Location: LCFF_X20_Y19_N27
\auto_hub|irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~13_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[2][1]~regout\);

-- Location: LCFF_X20_Y19_N29
\auto_hub|irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~14_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[2][2]~regout\);

-- Location: LCFF_X16_Y19_N1
\auto_hub|irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~15_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[2][3]~regout\);

-- Location: LCFF_X20_Y19_N7
\auto_hub|irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~16_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[2][4]~regout\);

-- Location: LCFF_X19_Y19_N23
\auto_hub|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X17_Y19_N14
\auto_hub|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|tdo_bypass_reg~regout\,
	datac => \auto_hub|Equal3~0_combout\,
	datad => \auto_hub|Equal9~0_combout\,
	combout => \auto_hub|tdo~0_combout\);

-- Location: LCFF_X18_Y17_N1
\auto_hub|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X17_Y19_N24
\auto_hub|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(0),
	datab => \auto_hub|Equal3~0_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|tdo~1_combout\);

-- Location: LCCOMB_X17_Y19_N26
\auto_hub|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|tdo~1_combout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\,
	combout => \auto_hub|tdo~2_combout\);

-- Location: LCCOMB_X17_Y19_N20
\auto_hub|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|tdo~2_combout\,
	datac => \auto_hub|tdo~0_combout\,
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|tdo~3_combout\);

-- Location: LCFF_X21_Y19_N23
\auto_hub|shadow_irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][2]~regout\);

-- Location: LCCOMB_X21_Y19_N12
\auto_hub|irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][2]~regout\,
	combout => \auto_hub|irf_reg~7_combout\);

-- Location: LCFF_X21_Y19_N9
\auto_hub|shadow_irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][3]~regout\);

-- Location: LCCOMB_X21_Y19_N6
\auto_hub|irf_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[1][3]~regout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|irf_reg~8_combout\);

-- Location: LCFF_X21_Y19_N3
\auto_hub|shadow_irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][4]~regout\);

-- Location: LCCOMB_X21_Y19_N24
\auto_hub|irf_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][4]~regout\,
	combout => \auto_hub|irf_reg~9_combout\);

-- Location: LCFF_X20_Y19_N31
\auto_hub|shadow_irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[2][1]~regout\);

-- Location: LCCOMB_X20_Y19_N26
\auto_hub|irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[2][1]~regout\,
	combout => \auto_hub|irf_reg~13_combout\);

-- Location: LCFF_X20_Y19_N25
\auto_hub|shadow_irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~11_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[2][2]~regout\);

-- Location: LCCOMB_X20_Y19_N28
\auto_hub|irf_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_irf_reg[2][2]~regout\,
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|irf_reg~14_combout\);

-- Location: LCFF_X16_Y19_N3
\auto_hub|shadow_irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~12_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[2][3]~regout\);

-- Location: LCCOMB_X16_Y19_N0
\auto_hub|irf_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[2][3]~regout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|irf_reg~15_combout\);

-- Location: LCFF_X20_Y19_N3
\auto_hub|shadow_irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~13_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[2][4]~regout\);

-- Location: LCCOMB_X20_Y19_N6
\auto_hub|irf_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[2][4]~regout\,
	combout => \auto_hub|irf_reg~16_combout\);

-- Location: LCFF_X19_Y18_N21
\auto_hub|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|Equal0~2_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X19_Y18_N6
\auto_hub|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(15),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|node_ena~2_combout\);

-- Location: LCCOMB_X17_Y18_N12
\auto_hub|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y19_N22
\auto_hub|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|tdo_bypass_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|tdo_bypass_reg~0_combout\);

-- Location: LCFF_X17_Y19_N13
\auto_hub|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[0]~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X17_Y17_N0
\auto_hub|hub_info_reg|WORD_SR~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|hub_info_reg|WORD_SR~0_combout\);

-- Location: LCCOMB_X17_Y17_N26
\auto_hub|hub_info_reg|WORD_SR~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|WORD_SR~1_combout\);

-- Location: LCCOMB_X17_Y17_N28
\auto_hub|hub_info_reg|WORD_SR~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|hub_info_reg|WORD_SR~1_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR~0_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~2_combout\);

-- Location: LCCOMB_X17_Y17_N22
\auto_hub|hub_info_reg|WORD_SR~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|WORD_SR~3_combout\);

-- Location: LCCOMB_X17_Y17_N2
\auto_hub|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|WORD_SR~3_combout\,
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCFF_X18_Y17_N3
\auto_hub|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X18_Y17_N28
\auto_hub|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X18_Y17_N0
\auto_hub|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|hub_info_reg|WORD_SR~2_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X18_Y17_N30
\auto_hub|hub_info_reg|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X18_Y17_N16
\auto_hub|hub_info_reg|WORD_SR[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\);

-- Location: LCCOMB_X17_Y19_N30
\auto_hub|hub_mode_reg[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X17_Y19_N16
\auto_hub|Equal3~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|Equal3~1_combout\);

-- Location: LCCOMB_X21_Y19_N22
\auto_hub|shadow_irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][2]~regout\,
	combout => \auto_hub|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X21_Y19_N8
\auto_hub|shadow_irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][3]~regout\,
	combout => \auto_hub|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X21_Y19_N2
\auto_hub|shadow_irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][4]~regout\,
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X18_Y19_N8
\auto_hub|irsr_reg[4]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[2]~7_combout\,
	datab => \~GND~combout\,
	datac => \~GND~combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[4]~15_combout\);

-- Location: LCCOMB_X20_Y19_N30
\auto_hub|shadow_irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[2][1]~regout\,
	combout => \auto_hub|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X20_Y19_N24
\auto_hub|shadow_irf_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[2][2]~regout\,
	combout => \auto_hub|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X16_Y19_N2
\auto_hub|shadow_irf_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_reg[2][3]~regout\,
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X20_Y19_N2
\auto_hub|shadow_irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[2][4]~regout\,
	combout => \auto_hub|shadow_irf_reg~13_combout\);

-- Location: LCCOMB_X19_Y18_N20
\auto_hub|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal0~0_combout\,
	datab => \auto_hub|jtag_ir_reg\(0),
	datac => \auto_hub|Equal0~1_combout\,
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|Equal0~2_combout\);

-- Location: LCCOMB_X18_Y19_N10
\auto_hub|hub_mode_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X17_Y19_N12
\auto_hub|hub_mode_reg[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal3~1_combout\,
	datab => \auto_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|Equal9~0_combout\,
	combout => \auto_hub|hub_mode_reg[0]~6_combout\);

-- Location: LCCOMB_X17_Y17_N4
\auto_hub|hub_info_reg|word_counter[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|hub_info_reg|word_counter[2]~9_combout\);

-- Location: LCCOMB_X18_Y17_N26
\auto_hub|hub_info_reg|word_counter[2]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~10_combout\);

-- Location: LCCOMB_X17_Y17_N6
\auto_hub|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCFF_X18_Y17_N13
\auto_hub|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X18_Y17_N2
\auto_hub|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(2),
	datab => \auto_hub|hub_info_reg|WORD_SR~3_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X17_Y17_N24
\auto_hub|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|hub_info_reg|WORD_SR~1_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X17_Y17_N18
\auto_hub|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|WORD_SR~3_combout\,
	datac => \auto_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCFF_X18_Y17_N7
\auto_hub|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X18_Y17_N12
\auto_hub|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~11_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X17_Y17_N20
\auto_hub|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X18_Y17_N6
\auto_hub|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~13_combout\,
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X17_Y17_N30
\auto_hub|hub_info_reg|word_counter[2]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|hub_info_reg|word_counter[2]~9_combout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|word_counter[2]~19_combout\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: M4K_X26_Y17
\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "experiment2_cpu_0_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \cpu_0|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	portadatain => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y16
\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "experiment2_cpu_0_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \cpu_0|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	portadatain => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000040000150820",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "experiment2_cpu_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1_combout\,
	portbrewe => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout\,
	clk0 => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	clk1 => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	portadatain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y15
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart_0|wr_rfifo~combout\,
	portbrewe => VCC,
	clk0 => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	clk1 => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	ena0 => \jtag_uart_0|wr_rfifo~combout\,
	ena1 => \jtag_uart_0|fifo_rd~0_combout\,
	portadatain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y19
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000150000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "experiment2_cpu_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1_combout\,
	portbrewe => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout\,
	clk0 => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	clk1 => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	portadatain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portabyteenamasks => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y14
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart_0|fifo_wr~regout\,
	portbrewe => VCC,
	clk0 => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	clk1 => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	ena0 => \jtag_uart_0|fifo_wr~regout\,
	ena1 => \jtag_uart_0|r_val~0_combout\,
	portadatain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(0),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(0),
	combout => \sram_0_external_interface_DQ[0]~0\);

-- Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(1),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(1),
	combout => \sram_0_external_interface_DQ[1]~1\);

-- Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(2),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(2),
	combout => \sram_0_external_interface_DQ[2]~2\);

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(3),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(3),
	combout => \sram_0_external_interface_DQ[3]~3\);

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(4),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(4),
	combout => \sram_0_external_interface_DQ[4]~4\);

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(5),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(5),
	combout => \sram_0_external_interface_DQ[5]~5\);

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(6),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(6),
	combout => \sram_0_external_interface_DQ[6]~6\);

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(7),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(7),
	combout => \sram_0_external_interface_DQ[7]~7\);

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(8),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(8),
	combout => \sram_0_external_interface_DQ[8]~8\);

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(9),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(9),
	combout => \sram_0_external_interface_DQ[9]~9\);

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(10),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(10),
	combout => \sram_0_external_interface_DQ[10]~10\);

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(11),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(11),
	combout => \sram_0_external_interface_DQ[11]~11\);

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(12),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(12),
	combout => \sram_0_external_interface_DQ[12]~12\);

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(13),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(13),
	combout => \sram_0_external_interface_DQ[13]~13\);

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(14),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(14),
	combout => \sram_0_external_interface_DQ[14]~14\);

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|writedata_reg\(15),
	oe => \sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => sram_0_external_interface_DQ(15),
	combout => \sram_0_external_interface_DQ[15]~15\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clock_50_i_clk_in_clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clock_50_i_clk_in_clk,
	combout => \clock_50_i_clk_in_clk~combout\);

-- Location: CLKCTRL_G2
\clock_50_i_clk_in_clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock_50_i_clk_in_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock_50_i_clk_in_clk~clkctrl_outclk\);

-- Location: LCCOMB_X27_Y16_N10
\cpu_0|D_iw[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_iw[5]~1_combout\ = (\cpu_0|D_iw[5]~0_combout\ & ((\cpu_0|hbreak_enabled~regout\) # (!\cpu_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_iw[5]~0_combout\,
	datac => \cpu_0|hbreak_req~0_combout\,
	datad => \cpu_0|hbreak_enabled~regout\,
	combout => \cpu_0|D_iw[5]~1_combout\);

-- Location: LCCOMB_X23_Y13_N0
\cmd_xbar_mux_001|arb|top_priority_reg[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\ = !\cmd_xbar_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	combout => \cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\);

-- Location: LCCOMB_X21_Y14_N20
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X19_Y18_N2
\auto_hub|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|irf_proc~0_combout\);

-- Location: LCFF_X19_Y18_N3
\auto_hub|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X19_Y18_N28
\auto_hub|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|node_ena_proc~0_combout\);

-- Location: LCFF_X19_Y18_N29
\auto_hub|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X19_Y18_N22
\auto_hub|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(9),
	combout => \auto_hub|shadow_jsm|state~8_combout\);

-- Location: LCFF_X19_Y18_N23
\auto_hub|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X19_Y18_N0
\auto_hub|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(11),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(10),
	combout => \auto_hub|shadow_jsm|state~10_combout\);

-- Location: LCFF_X19_Y18_N1
\auto_hub|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X18_Y18_N16
\auto_hub|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(12),
	datac => \auto_hub|shadow_jsm|state\(13),
	combout => \auto_hub|shadow_jsm|state~11_combout\);

-- Location: LCFF_X18_Y18_N17
\auto_hub|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X19_Y19_N12
\auto_hub|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(13),
	combout => \auto_hub|shadow_jsm|state~12_combout\);

-- Location: LCFF_X19_Y19_N13
\auto_hub|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X19_Y18_N18
\auto_hub|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(14),
	combout => \auto_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X19_Y18_N19
\auto_hub|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X19_Y18_N14
\auto_hub|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(1),
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(15),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~2_combout\);

-- Location: LCFF_X19_Y18_N15
\auto_hub|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X19_Y18_N16
\auto_hub|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~3_combout\);

-- Location: LCFF_X19_Y18_N17
\auto_hub|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X17_Y19_N0
\auto_hub|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~3_combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|tdo~regout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|tdo~4_combout\);

-- Location: LCFF_X17_Y19_N1
\auto_hub|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|tdo~4_combout\,
	aclr => \auto_hub|shadow_jsm|state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo~regout\);

-- Location: LCCOMB_X17_Y19_N6
\auto_hub|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|tdo~regout\,
	combout => \auto_hub|tdo~_wirecell_combout\);

-- Location: LCCOMB_X19_Y19_N16
\auto_hub|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|shadow_jsm|state~5_combout\);

-- Location: LCFF_X19_Y19_N17
\auto_hub|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X18_Y18_N12
\auto_hub|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(6),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|shadow_jsm|state~6_combout\);

-- Location: LCFF_X18_Y18_N13
\auto_hub|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X19_Y19_N26
\auto_hub|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~7_combout\);

-- Location: LCFF_X19_Y19_N27
\auto_hub|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X18_Y18_N10
\auto_hub|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_jsm|state\(7),
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|shadow_jsm|state~4_combout\);

-- Location: LCFF_X18_Y18_N11
\auto_hub|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X19_Y19_N6
\auto_hub|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|node_ena_proc~1_combout\);

-- Location: LCCOMB_X19_Y18_N4
\auto_hub|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCFF_X19_Y18_N5
\auto_hub|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X19_Y18_N10
\auto_hub|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCFF_X19_Y18_N11
\auto_hub|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X19_Y18_N8
\auto_hub|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X19_Y18_N9
\auto_hub|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X19_Y18_N12
\auto_hub|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(9),
	datac => \auto_hub|shadow_jsm|state\(0),
	datad => \auto_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|shadow_jsm|state~0_combout\);

-- Location: LCFF_X19_Y18_N13
\auto_hub|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(0));

-- Location: CLKCTRL_G3
\auto_hub|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y18_N30
\auto_hub|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(14),
	datab => \auto_hub|shadow_jsm|state\(10),
	datac => \auto_hub|shadow_jsm|state\(11),
	combout => \auto_hub|shadow_jsm|state~9_combout\);

-- Location: LCFF_X18_Y18_N31
\auto_hub|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(11));

-- Location: LCFF_X17_Y18_N19
\auto_hub|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X18_Y18_N4
\auto_hub|jtag_ir_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: LCFF_X18_Y18_N5
\auto_hub|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[8]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X18_Y18_N6
\auto_hub|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X18_Y18_N7
\auto_hub|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X18_Y18_N24
\auto_hub|jtag_ir_reg[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: LCFF_X18_Y18_N25
\auto_hub|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[6]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X17_Y18_N18
\auto_hub|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_ir_reg\(6),
	datac => \auto_hub|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_ir_reg\(8),
	combout => \auto_hub|Equal0~0_combout\);

-- Location: LCCOMB_X18_Y18_N28
\auto_hub|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X18_Y18_N29
\auto_hub|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X18_Y18_N14
\auto_hub|jtag_ir_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: LCFF_X18_Y18_N15
\auto_hub|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[4]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(4));

-- Location: LCFF_X17_Y18_N13
\auto_hub|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(4),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X18_Y18_N2
\auto_hub|jtag_ir_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_ir_reg[2]~feeder_combout\);

-- Location: LCFF_X18_Y18_N3
\auto_hub|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[2]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X18_Y18_N18
\auto_hub|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X18_Y18_N19
\auto_hub|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X18_Y18_N8
\auto_hub|jtag_ir_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_ir_reg[0]~feeder_combout\);

-- Location: LCFF_X18_Y18_N9
\auto_hub|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[0]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X17_Y18_N0
\auto_hub|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal0~1_combout\,
	datab => \auto_hub|Equal0~0_combout\,
	datac => \auto_hub|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|Equal1~0_combout\);

-- Location: LCFF_X17_Y18_N1
\auto_hub|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|Equal1~0_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X18_Y19_N22
\auto_hub|irsr_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X18_Y19_N28
\auto_hub|irsr_reg[6]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[6]~3_combout\);

-- Location: LCCOMB_X20_Y15_N0
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X18_Y19_N18
\auto_hub|irsr_reg[6]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \~GND~combout\,
	datac => \~GND~combout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|irsr_reg[6]~2_combout\);

-- Location: LCCOMB_X19_Y19_N0
\auto_hub|irsr_reg[6]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[2]~4_combout\,
	datab => \auto_hub|irsr_reg[6]~3_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|irsr_reg[6]~2_combout\,
	combout => \auto_hub|irsr_reg[6]~5_combout\);

-- Location: LCCOMB_X18_Y18_N0
\auto_hub|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|shadow_jsm|state\(0),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|shadow_jsm|state~1_combout\);

-- Location: LCFF_X18_Y18_N1
\auto_hub|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X19_Y18_N26
\auto_hub|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCFF_X19_Y18_N27
\auto_hub|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|reset_ena_reg~regout\);

-- Location: LCFF_X20_Y16_N5
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \cpu_0|hbreak_enabled~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCFF_X20_Y16_N3
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X20_Y16_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\);

-- Location: LCFF_X20_Y16_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X19_Y19_N14
\auto_hub|irsr_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|irsr_reg[2]~7_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|irsr_reg~13_combout\);

-- Location: LCFF_X19_Y19_N15
\auto_hub|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~13_combout\,
	sdata => \auto_hub|irsr_reg\(4),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(3));

-- Location: LCCOMB_X18_Y19_N2
\auto_hub|irsr_reg[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|irsr_reg[2]~9_combout\);

-- Location: LCCOMB_X18_Y19_N20
\auto_hub|irsr_reg[2]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(0),
	datab => \auto_hub|irsr_reg[2]~9_combout\,
	datac => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irsr_reg[2]~10_combout\);

-- Location: LCCOMB_X18_Y19_N4
\auto_hub|irsr_reg[2]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|irsr_reg[2]~10_combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[2]~17_combout\);

-- Location: LCCOMB_X18_Y19_N14
\auto_hub|irsr_reg[4]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irsr_reg[4]~14_combout\);

-- Location: LCCOMB_X19_Y19_N4
\auto_hub|irsr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[4]~15_combout\,
	datab => \auto_hub|irsr_reg[2]~17_combout\,
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|irsr_reg[4]~14_combout\,
	combout => \auto_hub|irsr_reg[4]~16_combout\);

-- Location: LCFF_X19_Y19_N5
\auto_hub|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg[4]~16_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(4));

-- Location: LCCOMB_X18_Y19_N16
\auto_hub|irsr_reg[2]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(0),
	datac => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|irsr_reg[2]~7_combout\);

-- Location: LCCOMB_X19_Y19_N28
\auto_hub|irsr_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out\(1),
	datad => \auto_hub|irsr_reg[2]~7_combout\,
	combout => \auto_hub|irsr_reg~12_combout\);

-- Location: LCCOMB_X19_Y19_N2
\auto_hub|irsr_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|irsr_reg[2]~7_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|irsr_reg~11_combout\);

-- Location: LCFF_X19_Y19_N3
\auto_hub|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~11_combout\,
	sdata => \auto_hub|irsr_reg\(3),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(2));

-- Location: LCFF_X19_Y19_N29
\auto_hub|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~12_combout\,
	sdata => \auto_hub|irsr_reg\(2),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(1));

-- Location: LCCOMB_X17_Y19_N28
\auto_hub|hub_mode_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X18_Y19_N0
\auto_hub|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[2]~4_combout\,
	datab => \auto_hub|reset_ena_reg~regout\,
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|hub_mode_reg[2]~5_combout\);

-- Location: LCFF_X18_Y19_N1
\auto_hub|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[2]~5_combout\,
	aclr => \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X18_Y19_N24
\auto_hub|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|hub_mode_reg\(2),
	combout => \auto_hub|clr_reg_proc~0_combout\);

-- Location: LCFF_X18_Y19_N25
\auto_hub|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|clr_reg~regout\);

-- Location: CLKCTRL_G0
\auto_hub|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|clr_reg~clkctrl_outclk\);

-- Location: LCFF_X19_Y19_N1
\auto_hub|irsr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg[6]~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(6));

-- Location: LCCOMB_X19_Y19_N18
\auto_hub|irsr_reg[5]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg[2]~4_combout\,
	datac => \auto_hub|irsr_reg\(5),
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|irsr_reg[5]~6_combout\);

-- Location: LCFF_X19_Y19_N19
\auto_hub|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg[5]~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(5));

-- Location: LCCOMB_X18_Y19_N12
\auto_hub|irf_reg[1][0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X17_Y19_N4
\auto_hub|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|Equal3~0_combout\);

-- Location: LCCOMB_X17_Y19_N10
\auto_hub|Equal9~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|Equal9~0_combout\);

-- Location: LCCOMB_X17_Y19_N18
\auto_hub|hub_mode_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal3~1_combout\,
	datab => \auto_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|Equal3~0_combout\,
	datad => \auto_hub|Equal9~0_combout\,
	combout => \auto_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X17_Y19_N22
\auto_hub|hub_mode_reg[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[1]~0_combout\,
	datab => \auto_hub|hub_mode_reg[1]~1_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|hub_mode_reg[1]~3_combout\);

-- Location: LCFF_X17_Y19_N23
\auto_hub|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[1]~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X20_Y19_N4
\auto_hub|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|irf_reg[1][0]~4_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|node_ena~0_combout\);

-- Location: LCCOMB_X20_Y20_N24
\auto_hub|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|node_ena_proc~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|node_ena~0_combout\,
	combout => \auto_hub|node_ena~1_combout\);

-- Location: LCCOMB_X19_Y18_N24
\auto_hub|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~2_combout\,
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(15),
	datad => \auto_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|node_ena~3_combout\);

-- Location: LCFF_X20_Y20_N25
\auto_hub|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena~1_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X19_Y20_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = (\auto_hub|virtual_ir_scan_reg~regout\) # ((!\auto_hub|node_ena[1]~reg0_regout\) # 
-- (!\auto_hub|shadow_jsm|state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|node_ena[1]~reg0_regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X21_Y19_N28
\auto_hub|shadow_irf_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \auto_hub|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X20_Y19_N8
\auto_hub|shadow_irf_reg[1][2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irf_reg[1][0]~4_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_proc~0_combout\,
	combout => \auto_hub|shadow_irf_reg[1][2]~1_combout\);

-- Location: LCCOMB_X20_Y19_N18
\auto_hub|shadow_irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_irf_reg[1][2]~1_combout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCFF_X21_Y19_N29
\auto_hub|shadow_irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][1]~regout\);

-- Location: LCCOMB_X21_Y19_N10
\auto_hub|irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][1]~regout\,
	combout => \auto_hub|irf_reg~6_combout\);

-- Location: LCCOMB_X18_Y19_N26
\auto_hub|irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X17_Y19_N8
\auto_hub|irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|irf_proc~0_combout\,
	datac => \auto_hub|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X20_Y19_N10
\auto_hub|shadow_irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[2][0]~regout\,
	combout => \auto_hub|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X20_Y19_N12
\auto_hub|shadow_irf_reg[2][3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irf_proc~0_combout\,
	combout => \auto_hub|shadow_irf_reg[2][3]~8_combout\);

-- Location: LCCOMB_X20_Y19_N14
\auto_hub|shadow_irf_reg[2][0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_irf_reg[2][3]~8_combout\,
	combout => \auto_hub|shadow_irf_reg[2][0]~9_combout\);

-- Location: LCFF_X20_Y19_N11
\auto_hub|shadow_irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[2][0]~regout\);

-- Location: LCCOMB_X20_Y19_N16
\auto_hub|irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[2][0]~regout\,
	combout => \auto_hub|irf_reg~10_combout\);

-- Location: LCCOMB_X18_Y19_N6
\auto_hub|irf_reg[2][0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|irf_reg[2][0]~11_combout\);

-- Location: LCCOMB_X20_Y19_N20
\auto_hub|irf_reg[2][0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irf_reg[2][0]~11_combout\,
	combout => \auto_hub|irf_reg[2][0]~12_combout\);

-- Location: LCFF_X20_Y19_N17
\auto_hub|irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[2][0]~regout\);

-- Location: LCCOMB_X19_Y19_N8
\auto_hub|irsr_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out\(0),
	datab => \auto_hub|irsr_reg[2]~7_combout\,
	datad => \auto_hub|irf_reg[2][0]~regout\,
	combout => \auto_hub|irsr_reg~8_combout\);

-- Location: LCFF_X19_Y19_N9
\auto_hub|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~8_combout\,
	sdata => \auto_hub|irsr_reg\(1),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(0));

-- Location: LCCOMB_X17_Y19_N2
\auto_hub|irf_reg[1][0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X20_Y19_N0
\auto_hub|irf_reg[1][0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irf_reg[1][0]~4_combout\,
	datac => \auto_hub|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|irf_reg[1][0]~5_combout\);

-- Location: LCFF_X21_Y19_N11
\auto_hub|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][1]~regout\);

-- Location: LCCOMB_X23_Y21_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ = ((\auto_hub|irf_reg[1][0]~regout\ & !\auto_hub|irf_reg[1][1]~regout\)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\);

-- Location: LCCOMB_X19_Y20_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28_combout\ = (!\auto_hub|virtual_ir_scan_reg~regout\ & (\auto_hub|shadow_jsm|state\(4) & (\altera_internal_jtag~TDIUTAP\ 
-- & \auto_hub|node_ena[1]~reg0_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|node_ena[1]~reg0_regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCCOMB_X21_Y19_N26
\auto_hub|shadow_irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][0]~regout\,
	combout => \auto_hub|shadow_irf_reg~0_combout\);

-- Location: LCFF_X21_Y19_N27
\auto_hub|shadow_irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][0]~regout\);

-- Location: LCCOMB_X21_Y19_N0
\auto_hub|irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][0]~regout\,
	combout => \auto_hub|irf_reg~0_combout\);

-- Location: LCFF_X21_Y19_N1
\auto_hub|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X21_Y20_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29_combout\ = 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|irf_reg[1][0]~regout\ $ (\auto_hub|irf_reg[1][1]~regout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29_combout\);

-- Location: LCFF_X19_Y20_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X19_Y20_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30_combout\ = (!\auto_hub|virtual_ir_scan_reg~regout\ & (\auto_hub|node_ena[1]~reg0_regout\ & 
-- (\auto_hub|shadow_jsm|state\(4) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCFF_X19_Y20_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X23_Y21_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|irf_reg[1][0]~regout\ & !\auto_hub|irf_reg[1][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X19_Y17_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ = (\auto_hub|shadow_jsm|state\(8) & (\auto_hub|virtual_ir_scan_reg~regout\ & 
-- \auto_hub|node_ena[1]~reg0_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|node_ena[1]~reg0_regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: LCFF_X23_Y21_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100~regout\);

-- Location: LCCOMB_X21_Y20_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100~regout\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X20_Y16_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23_combout\ = (!\auto_hub|virtual_ir_scan_reg~regout\ & (\auto_hub|shadow_jsm|state\(3) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0) & \auto_hub|node_ena[1]~reg0_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	datad => \auto_hub|node_ena[1]~reg0_regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X19_Y20_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ = (\auto_hub|virtual_ir_scan_reg~regout\) # ((!\auto_hub|node_ena[1]~reg0_regout\) # 
-- (!\auto_hub|shadow_jsm|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|node_ena[1]~reg0_regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X21_Y20_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(35) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\) # ((\auto_hub|irf_reg[1][1]~regout\ & \auto_hub|irf_reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(35),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCCOMB_X21_Y20_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22_combout\) # ((!\auto_hub|irf_reg[1][1]~regout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCFF_X21_Y20_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24_combout\,
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(35));

-- Location: LCCOMB_X19_Y17_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ = (\auto_hub|shadow_jsm|state\(8) & (!\auto_hub|virtual_ir_scan_reg~regout\ & 
-- \auto_hub|node_ena[1]~reg0_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|node_ena[1]~reg0_regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: LCFF_X19_Y17_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCCOMB_X19_Y17_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: LCFF_X19_Y17_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X19_Y17_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: LCFF_X19_Y17_N13
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\);

-- Location: LCCOMB_X19_Y17_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: LCFF_X19_Y17_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\);

-- Location: LCFF_X24_Y19_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCFF_X19_Y17_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCCOMB_X19_Y17_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: LCFF_X19_Y17_N15
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X19_Y17_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: LCFF_X19_Y17_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\);

-- Location: LCCOMB_X19_Y17_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\ & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: LCFF_X19_Y17_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~regout\);

-- Location: LCFF_X23_Y18_N19
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \auto_hub|irf_reg[1][0]~regout\,
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(0));

-- Location: LCFF_X23_Y18_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \auto_hub|irf_reg[1][1]~regout\,
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X23_Y18_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(35) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(0) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(0),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(1),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X25_Y19_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9_combout\ = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10\ = CARRY(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9_combout\,
	cout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10\);

-- Location: LCCOMB_X27_Y20_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: LCFF_X27_Y20_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X21_Y20_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(36),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: LCFF_X21_Y20_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X23_Y18_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(1) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(1),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X24_Y21_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(27) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11_combout\);

-- Location: LCFF_X24_Y21_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X25_Y19_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10\)) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10\) # (GND)))
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12\ = CARRY((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10\) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11_combout\,
	cout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12\);

-- Location: LCCOMB_X23_Y19_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(27),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: LCFF_X23_Y19_N19
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X22_Y16_N16
\cmd_xbar_mux|arb|top_priority_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ = \cmd_xbar_mux|arb|grant[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux|arb|grant[0]~0_combout\,
	combout => \cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCFF_X27_Y12_N13
\sram_0|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[2]~2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(2));

-- Location: LCCOMB_X27_Y12_N2
\width_adapter_001|data_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~3_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & 
-- ((\width_adapter_001|data_reg\(2)) # (\sram_0|readdata\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datac => \width_adapter_001|data_reg\(2),
	datad => \sram_0|readdata\(2),
	combout => \width_adapter_001|data_reg~3_combout\);

-- Location: LCCOMB_X24_Y13_N22
\push_button_i_s1_translator|waitrequest_reset_override~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \push_button_i_s1_translator|waitrequest_reset_override~feeder_combout\);

-- Location: LCFF_X24_Y13_N23
\push_button_i_s1_translator|waitrequest_reset_override\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i_s1_translator|waitrequest_reset_override~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i_s1_translator|waitrequest_reset_override~regout\);

-- Location: LCCOMB_X24_Y13_N26
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)) # 
-- ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ & !\push_button_i_s1_translator|waitrequest_reset_override~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\);

-- Location: LCCOMB_X23_Y12_N0
\width_adapter|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|count~0_combout\ = (\width_adapter|use_reg~regout\ & ((\width_adapter|count\(0) $ (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\)))) # (!\width_adapter|use_reg~regout\ & ((\width_adapter|count\(0)) # 
-- ((\cmd_xbar_mux_001|WideOr1~combout\ & !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|WideOr1~combout\,
	datab => \width_adapter|use_reg~regout\,
	datac => \width_adapter|count\(0),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	combout => \width_adapter|count~0_combout\);

-- Location: LCFF_X23_Y12_N1
\width_adapter|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|count~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|count\(0));

-- Location: LCCOMB_X23_Y12_N12
\width_adapter|use_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|use_reg~0_combout\ = (\width_adapter|use_reg~regout\ & (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\) # (!\width_adapter|count\(0))))) # (!\width_adapter|use_reg~regout\ & 
-- (\cmd_xbar_mux_001|WideOr1~combout\ & ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|WideOr1~combout\,
	datab => \width_adapter|count\(0),
	datac => \width_adapter|use_reg~regout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	combout => \width_adapter|use_reg~0_combout\);

-- Location: LCFF_X23_Y12_N13
\width_adapter|use_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|use_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|use_reg~regout\);

-- Location: LCCOMB_X25_Y15_N26
\cmd_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~0_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(0),
	combout => \cmd_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X24_Y16_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2_combout\ = !\cmd_xbar_mux|src_payload~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|src_payload~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2_combout\);

-- Location: LCFF_X29_Y13_N27
\sram_0|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[4]~4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(4));

-- Location: LCCOMB_X22_Y12_N0
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~regout\)) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~regout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X21_Y12_N14
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\) # ((\sram_0|readdatavalid~regout\) # 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \sram_0|readdatavalid~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: LCFF_X22_Y12_N1
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout\);

-- Location: LCCOMB_X30_Y13_N4
\rsp_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~2_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout\,
	combout => \rsp_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X30_Y16_N24
\cpu_0|F_iw[20]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[20]~42_combout\ = (\rsp_xbar_mux|src_payload~10_combout\) # (((\sram_0|readdata\(4) & \rsp_xbar_mux|src_payload~2_combout\)) # (!\cpu_0|D_iw[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~10_combout\,
	datab => \sram_0|readdata\(4),
	datac => \cpu_0|D_iw[5]~1_combout\,
	datad => \rsp_xbar_mux|src_payload~2_combout\,
	combout => \cpu_0|F_iw[20]~42_combout\);

-- Location: LCCOMB_X27_Y13_N16
\cpu_0|F_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_valid~2_combout\ = (!\cpu_0|i_read~regout\ & ((\rsp_xbar_demux_001|src0_valid~0_combout\) # ((!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & 
-- \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|i_read~regout\,
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \cpu_0|F_valid~2_combout\);

-- Location: LCFF_X30_Y16_N25
\cpu_0|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[20]~42_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(20));

-- Location: LCFF_X30_Y11_N7
\sram_0|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[9]~9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(9));

-- Location: LCCOMB_X28_Y17_N30
\cpu_0|D_wr_dst_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_wr_dst_reg~4_combout\ = (\cpu_0|D_iw\(1)) # (!\cpu_0|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_iw\(1),
	datac => \cpu_0|D_iw\(0),
	combout => \cpu_0|D_wr_dst_reg~4_combout\);

-- Location: LCFF_X27_Y13_N17
\cpu_0|D_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_valid~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_valid~regout\);

-- Location: LCFF_X28_Y16_N3
\cpu_0|R_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|D_valid~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_valid~regout\);

-- Location: LCCOMB_X24_Y16_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout\);

-- Location: LCFF_X24_Y16_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(20));

-- Location: LCCOMB_X25_Y18_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\ & (\cmd_xbar_mux|src_data\(38) & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	datac => \cmd_xbar_mux|src_data\(38),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(20),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: LCCOMB_X27_Y15_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11),
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9_combout\);

-- Location: LCFF_X27_Y15_N29
\cpu_0_jtag_debug_module_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X30_Y13_N10
\rsp_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~4_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	combout => \rsp_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X31_Y14_N0
\cpu_0|F_iw[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[11]~23_combout\ = ((\rsp_xbar_mux|src_payload~4_combout\) # ((\width_adapter_001|out_data\(11) & \rsp_xbar_demux_001|src0_valid~0_combout\))) # (!\cpu_0|D_iw[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_001|out_data\(11),
	datab => \cpu_0|D_iw[5]~1_combout\,
	datac => \rsp_xbar_mux|src_payload~4_combout\,
	datad => \rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \cpu_0|F_iw[11]~23_combout\);

-- Location: LCFF_X31_Y14_N1
\cpu_0|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[11]~23_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(11));

-- Location: LCCOMB_X28_Y17_N12
\cpu_0|R_ctrl_br_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_ctrl_br_nxt~0_combout\ = (\cpu_0|D_iw\(2) & (!\cpu_0|D_iw\(0) & \cpu_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(2),
	datac => \cpu_0|D_iw\(0),
	datad => \cpu_0|D_iw\(1),
	combout => \cpu_0|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X28_Y17_N20
\cpu_0|R_src2_use_imm~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_use_imm~0_combout\ = (\cpu_0|D_ctrl_shift_logical~0_combout\ & (((\cpu_0|R_valid~regout\ & \cpu_0|R_ctrl_br_nxt~0_combout\)) # (!\cpu_0|D_iw\(11)))) # (!\cpu_0|D_ctrl_shift_logical~0_combout\ & (\cpu_0|R_valid~regout\ & 
-- ((\cpu_0|R_ctrl_br_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_shift_logical~0_combout\,
	datab => \cpu_0|R_valid~regout\,
	datac => \cpu_0|D_iw\(11),
	datad => \cpu_0|R_ctrl_br_nxt~0_combout\,
	combout => \cpu_0|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X29_Y13_N0
\width_adapter_001|data_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~0_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & 
-- ((\width_adapter_001|data_reg\(4)) # (\sram_0|readdata\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datac => \width_adapter_001|data_reg\(4),
	datad => \sram_0|readdata\(4),
	combout => \width_adapter_001|data_reg~0_combout\);

-- Location: LCFF_X29_Y13_N1
\width_adapter_001|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(4));

-- Location: LCFF_X21_Y12_N31
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]~regout\);

-- Location: LCCOMB_X21_Y12_N30
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]~regout\) # 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]~regout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\);

-- Location: LCCOMB_X21_Y12_N26
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder_combout\ = \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder_combout\);

-- Location: LCFF_X23_Y12_N11
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74]~regout\);

-- Location: LCCOMB_X28_Y13_N16
\rsp_xbar_demux|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux|src0_valid~combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_demux|src0_valid~combout\);

-- Location: LCFF_X28_Y13_N5
\sram_0|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[5]~5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(5));

-- Location: LCCOMB_X28_Y13_N18
\width_adapter_001|data_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~8_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\sram_0|readdata\(5)) # (\width_adapter_001|data_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datab => \sram_0|readdata\(5),
	datac => \width_adapter_001|data_reg\(5),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \width_adapter_001|data_reg~8_combout\);

-- Location: LCFF_X28_Y13_N19
\width_adapter_001|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(5));

-- Location: LCCOMB_X28_Y13_N4
\rsp_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~6_combout\ = (\rsp_xbar_demux_001|src0_valid~0_combout\ & ((\width_adapter_001|data_reg\(5)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \sram_0|readdata\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \width_adapter_001|data_reg\(5),
	datac => \sram_0|readdata\(5),
	datad => \rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \rsp_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X28_Y12_N28
\cpu_0|F_iw[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[5]~27_combout\ = ((\rsp_xbar_mux|src_payload~6_combout\) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(5) & \rsp_xbar_demux|src0_valid~combout\))) # (!\cpu_0|D_iw[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datab => \cpu_0|D_iw[5]~1_combout\,
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \rsp_xbar_mux|src_payload~6_combout\,
	combout => \cpu_0|F_iw[5]~27_combout\);

-- Location: LCFF_X28_Y12_N29
\cpu_0|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[5]~27_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(5));

-- Location: LCCOMB_X30_Y21_N10
\cpu_0|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~0_combout\ = (!\cpu_0|D_iw\(0) & (\cpu_0|D_iw\(3) & (\cpu_0|D_iw\(1) & \cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(0),
	datab => \cpu_0|D_iw\(3),
	datac => \cpu_0|D_iw\(1),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|Equal2~0_combout\);

-- Location: LCCOMB_X31_Y20_N6
\cpu_0|D_ctrl_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_retaddr~0_combout\ = (!\cpu_0|D_iw\(2) & (\cpu_0|D_iw\(13) & (\cpu_0|D_iw\(5) & \cpu_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(2),
	datab => \cpu_0|D_iw\(13),
	datac => \cpu_0|D_iw\(5),
	datad => \cpu_0|Equal2~0_combout\,
	combout => \cpu_0|D_ctrl_retaddr~0_combout\);

-- Location: LCFF_X30_Y14_N15
\sram_0|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[12]~12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(12));

-- Location: LCCOMB_X29_Y10_N2
\width_adapter_001|data_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~7_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\width_adapter_001|data_reg\(12)) # (\sram_0|readdata\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \width_adapter_001|data_reg\(12),
	datad => \sram_0|readdata\(12),
	combout => \width_adapter_001|data_reg~7_combout\);

-- Location: LCFF_X29_Y10_N3
\width_adapter_001|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(12));

-- Location: LCCOMB_X30_Y14_N14
\width_adapter_001|out_data[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|out_data\(12) = (\width_adapter_001|data_reg\(12)) # ((\sram_0|readdata\(12) & !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter_001|data_reg\(12),
	datac => \sram_0|readdata\(12),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \width_adapter_001|out_data\(12));

-- Location: LCCOMB_X30_Y14_N16
\cpu_0|F_iw[12]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[12]~26_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[12]~25_combout\) # ((\rsp_xbar_demux_001|src0_valid~0_combout\ & \width_adapter_001|out_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_iw[12]~25_combout\,
	datab => \rsp_xbar_demux_001|src0_valid~0_combout\,
	datac => \width_adapter_001|out_data\(12),
	datad => \cpu_0|D_iw[5]~1_combout\,
	combout => \cpu_0|F_iw[12]~26_combout\);

-- Location: LCFF_X30_Y14_N17
\cpu_0|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[12]~26_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(12));

-- Location: LCCOMB_X30_Y21_N12
\cpu_0|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~8_combout\ = (!\cpu_0|D_iw\(16) & (\cpu_0|D_ctrl_retaddr~0_combout\ & (\cpu_0|D_iw\(12) & !\cpu_0|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(16),
	datab => \cpu_0|D_ctrl_retaddr~0_combout\,
	datac => \cpu_0|D_iw\(12),
	datad => \cpu_0|D_iw\(11),
	combout => \cpu_0|Equal2~8_combout\);

-- Location: LCCOMB_X30_Y21_N2
\cpu_0|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~4_combout\ = (!\cpu_0|D_iw\(0) & (\cpu_0|D_iw\(3) & (!\cpu_0|D_iw\(1) & \cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(0),
	datab => \cpu_0|D_iw\(3),
	datac => \cpu_0|D_iw\(1),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|Equal2~4_combout\);

-- Location: LCCOMB_X30_Y21_N8
\cpu_0|D_ctrl_logic~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_logic~8_combout\ = (\cpu_0|Equal2~8_combout\) # ((\cpu_0|D_iw\(2) & ((\cpu_0|Equal2~4_combout\) # (!\cpu_0|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_logic~9_combout\,
	datab => \cpu_0|D_iw\(2),
	datac => \cpu_0|Equal2~8_combout\,
	datad => \cpu_0|Equal2~4_combout\,
	combout => \cpu_0|D_ctrl_logic~8_combout\);

-- Location: LCFF_X30_Y21_N9
\cpu_0|R_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_logic~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_logic~regout\);

-- Location: LCCOMB_X32_Y17_N24
\cpu_0|W_alu_result[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[10]~10_combout\ = (\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_logic_result[10]~11_combout\)) # (!\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|F_pc[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[10]~11_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|F_pc[8]~6_combout\,
	combout => \cpu_0|W_alu_result[10]~10_combout\);

-- Location: LCCOMB_X31_Y20_N10
\cpu_0|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~5_combout\ = (!\cpu_0|D_iw\(2) & (\cpu_0|D_iw\(5) & \cpu_0|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(2),
	datab => \cpu_0|D_iw\(5),
	datad => \cpu_0|Equal2~0_combout\,
	combout => \cpu_0|Equal2~5_combout\);

-- Location: LCCOMB_X32_Y19_N24
\cpu_0|D_ctrl_shift_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_shift_rot_right~0_combout\ = (\cpu_0|D_iw\(12) & (!\cpu_0|D_iw\(13) & (\cpu_0|D_iw\(14) & \cpu_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(12),
	datab => \cpu_0|D_iw\(13),
	datac => \cpu_0|D_iw\(14),
	datad => \cpu_0|Equal2~5_combout\,
	combout => \cpu_0|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCFF_X32_Y19_N25
\cpu_0|R_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_shift_rot_right~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_shift_rot_right~regout\);

-- Location: LCCOMB_X33_Y17_N30
\cpu_0|E_shift_rot_result_nxt[12]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[12]~9_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(13))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(13),
	datab => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \cpu_0|E_shift_rot_result\(11),
	combout => \cpu_0|E_shift_rot_result_nxt[12]~9_combout\);

-- Location: LCCOMB_X22_Y16_N18
\cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\cmd_xbar_mux|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux|arb|grant[1]~1_combout\,
	combout => \cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCFF_X22_Y16_N19
\cmd_xbar_mux|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X23_Y16_N4
\cmd_xbar_mux|arb|grant[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|arb|grant[1]~1_combout\ = (\cmd_xbar_demux_001|src0_valid~0_combout\ & ((\cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\cmd_xbar_demux|src0_valid~1_combout\ & !\cmd_xbar_mux|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src0_valid~1_combout\,
	datab => \cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \cmd_xbar_mux|arb|grant[1]~1_combout\);

-- Location: LCCOMB_X23_Y16_N30
\cmd_xbar_mux|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|update_grant~0_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & ((\cmd_xbar_mux|saved_grant\(0)) # 
-- (\cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	combout => \cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X25_Y15_N14
\cmd_xbar_mux|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(33) = (\cmd_xbar_mux|saved_grant\(0)) # ((\cpu_0|d_byteenable\(1) & \cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_byteenable\(1),
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cmd_xbar_mux|saved_grant\(0),
	combout => \cmd_xbar_mux|src_data\(33));

-- Location: LCCOMB_X25_Y17_N10
\cpu_0|Equal133~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal133~0_combout\ = (!\cpu_0|D_iw\(3) & !\cpu_0|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_iw\(3),
	datac => \cpu_0|D_iw\(4),
	combout => \cpu_0|Equal133~0_combout\);

-- Location: LCFF_X27_Y12_N17
\sram_0|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[6]~6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(6));

-- Location: LCCOMB_X25_Y20_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\ = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2) & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y20_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6_combout\);

-- Location: LCCOMB_X27_Y15_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9))) # (!\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9),
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16_combout\);

-- Location: LCFF_X27_Y15_N27
\cpu_0_jtag_debug_module_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X30_Y11_N10
\cpu_0|F_iw[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[9]~31_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(9) & \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|F_iw[9]~31_combout\);

-- Location: LCCOMB_X30_Y11_N22
\cpu_0|F_iw[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[9]~32_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[9]~31_combout\) # ((\width_adapter_001|out_data\(9) & \rsp_xbar_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_001|out_data\(9),
	datab => \cpu_0|D_iw[5]~1_combout\,
	datac => \rsp_xbar_demux_001|src0_valid~0_combout\,
	datad => \cpu_0|F_iw[9]~31_combout\,
	combout => \cpu_0|F_iw[9]~32_combout\);

-- Location: LCFF_X30_Y11_N23
\cpu_0|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[9]~32_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(9));

-- Location: LCCOMB_X27_Y17_N26
\cpu_0|R_src2_lo[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[3]~3_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(9)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src2_use_imm~regout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \cpu_0|D_iw\(9),
	datad => \cpu_0|R_src2_lo~0_combout\,
	combout => \cpu_0|R_src2_lo[3]~3_combout\);

-- Location: LCFF_X27_Y17_N27
\cpu_0|E_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[3]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(3));

-- Location: LCCOMB_X30_Y20_N16
\cpu_0|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~0_combout\ = (\cpu_0|E_src2\(0) & (\cpu_0|E_src1\(0) $ (VCC))) # (!\cpu_0|E_src2\(0) & ((\cpu_0|E_src1\(0)) # (GND)))
-- \cpu_0|Add1~1\ = CARRY((\cpu_0|E_src1\(0)) # (!\cpu_0|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(0),
	datab => \cpu_0|E_src1\(0),
	datad => VCC,
	combout => \cpu_0|Add1~0_combout\,
	cout => \cpu_0|Add1~1\);

-- Location: LCCOMB_X30_Y20_N18
\cpu_0|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~2_combout\ = (\cpu_0|E_src1\(1) & ((\cpu_0|E_src2\(1) & (!\cpu_0|Add1~1\)) # (!\cpu_0|E_src2\(1) & (\cpu_0|Add1~1\ & VCC)))) # (!\cpu_0|E_src1\(1) & ((\cpu_0|E_src2\(1) & ((\cpu_0|Add1~1\) # (GND))) # (!\cpu_0|E_src2\(1) & (!\cpu_0|Add1~1\))))
-- \cpu_0|Add1~3\ = CARRY((\cpu_0|E_src1\(1) & (\cpu_0|E_src2\(1) & !\cpu_0|Add1~1\)) # (!\cpu_0|E_src1\(1) & ((\cpu_0|E_src2\(1)) # (!\cpu_0|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(1),
	datab => \cpu_0|E_src2\(1),
	datad => VCC,
	cin => \cpu_0|Add1~1\,
	combout => \cpu_0|Add1~2_combout\,
	cout => \cpu_0|Add1~3\);

-- Location: LCCOMB_X30_Y20_N20
\cpu_0|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~4_combout\ = ((\cpu_0|E_src2\(2) $ (\cpu_0|E_src1\(2) $ (\cpu_0|Add1~3\)))) # (GND)
-- \cpu_0|Add1~5\ = CARRY((\cpu_0|E_src2\(2) & (\cpu_0|E_src1\(2) & !\cpu_0|Add1~3\)) # (!\cpu_0|E_src2\(2) & ((\cpu_0|E_src1\(2)) # (!\cpu_0|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(2),
	datab => \cpu_0|E_src1\(2),
	datad => VCC,
	cin => \cpu_0|Add1~3\,
	combout => \cpu_0|Add1~4_combout\,
	cout => \cpu_0|Add1~5\);

-- Location: LCCOMB_X30_Y20_N22
\cpu_0|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~6_combout\ = (\cpu_0|E_src1\(3) & ((\cpu_0|E_src2\(3) & (!\cpu_0|Add1~5\)) # (!\cpu_0|E_src2\(3) & (\cpu_0|Add1~5\ & VCC)))) # (!\cpu_0|E_src1\(3) & ((\cpu_0|E_src2\(3) & ((\cpu_0|Add1~5\) # (GND))) # (!\cpu_0|E_src2\(3) & (!\cpu_0|Add1~5\))))
-- \cpu_0|Add1~7\ = CARRY((\cpu_0|E_src1\(3) & (\cpu_0|E_src2\(3) & !\cpu_0|Add1~5\)) # (!\cpu_0|E_src1\(3) & ((\cpu_0|E_src2\(3)) # (!\cpu_0|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(3),
	datab => \cpu_0|E_src2\(3),
	datad => VCC,
	cin => \cpu_0|Add1~5\,
	combout => \cpu_0|Add1~6_combout\,
	cout => \cpu_0|Add1~7\);

-- Location: LCCOMB_X31_Y20_N16
\cpu_0|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~0_combout\ = (\cpu_0|E_src2\(0) & (\cpu_0|E_src1\(0) $ (VCC))) # (!\cpu_0|E_src2\(0) & (\cpu_0|E_src1\(0) & VCC))
-- \cpu_0|Add2~1\ = CARRY((\cpu_0|E_src2\(0) & \cpu_0|E_src1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(0),
	datab => \cpu_0|E_src1\(0),
	datad => VCC,
	combout => \cpu_0|Add2~0_combout\,
	cout => \cpu_0|Add2~1\);

-- Location: LCCOMB_X31_Y20_N18
\cpu_0|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~2_combout\ = (\cpu_0|E_src1\(1) & ((\cpu_0|E_src2\(1) & (\cpu_0|Add2~1\ & VCC)) # (!\cpu_0|E_src2\(1) & (!\cpu_0|Add2~1\)))) # (!\cpu_0|E_src1\(1) & ((\cpu_0|E_src2\(1) & (!\cpu_0|Add2~1\)) # (!\cpu_0|E_src2\(1) & ((\cpu_0|Add2~1\) # (GND)))))
-- \cpu_0|Add2~3\ = CARRY((\cpu_0|E_src1\(1) & (!\cpu_0|E_src2\(1) & !\cpu_0|Add2~1\)) # (!\cpu_0|E_src1\(1) & ((!\cpu_0|Add2~1\) # (!\cpu_0|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(1),
	datab => \cpu_0|E_src2\(1),
	datad => VCC,
	cin => \cpu_0|Add2~1\,
	combout => \cpu_0|Add2~2_combout\,
	cout => \cpu_0|Add2~3\);

-- Location: LCCOMB_X31_Y20_N20
\cpu_0|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~4_combout\ = ((\cpu_0|E_src2\(2) $ (\cpu_0|E_src1\(2) $ (!\cpu_0|Add2~3\)))) # (GND)
-- \cpu_0|Add2~5\ = CARRY((\cpu_0|E_src2\(2) & ((\cpu_0|E_src1\(2)) # (!\cpu_0|Add2~3\))) # (!\cpu_0|E_src2\(2) & (\cpu_0|E_src1\(2) & !\cpu_0|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(2),
	datab => \cpu_0|E_src1\(2),
	datad => VCC,
	cin => \cpu_0|Add2~3\,
	combout => \cpu_0|Add2~4_combout\,
	cout => \cpu_0|Add2~5\);

-- Location: LCCOMB_X31_Y20_N22
\cpu_0|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~6_combout\ = (\cpu_0|E_src1\(3) & ((\cpu_0|E_src2\(3) & (\cpu_0|Add2~5\ & VCC)) # (!\cpu_0|E_src2\(3) & (!\cpu_0|Add2~5\)))) # (!\cpu_0|E_src1\(3) & ((\cpu_0|E_src2\(3) & (!\cpu_0|Add2~5\)) # (!\cpu_0|E_src2\(3) & ((\cpu_0|Add2~5\) # (GND)))))
-- \cpu_0|Add2~7\ = CARRY((\cpu_0|E_src1\(3) & (!\cpu_0|E_src2\(3) & !\cpu_0|Add2~5\)) # (!\cpu_0|E_src1\(3) & ((!\cpu_0|Add2~5\) # (!\cpu_0|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(3),
	datab => \cpu_0|E_src2\(3),
	datad => VCC,
	cin => \cpu_0|Add2~5\,
	combout => \cpu_0|Add2~6_combout\,
	cout => \cpu_0|Add2~7\);

-- Location: LCCOMB_X28_Y20_N8
\cpu_0|F_pc[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[1]~0_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~6_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_sub~regout\,
	datab => \cpu_0|Add1~6_combout\,
	datad => \cpu_0|Add2~6_combout\,
	combout => \cpu_0|F_pc[1]~0_combout\);

-- Location: LCFF_X29_Y11_N13
\sram_0|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[7]~7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(7));

-- Location: LCCOMB_X27_Y13_N10
\cpu_0|F_iw[23]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[23]~11_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[23]~10_combout\) # ((\sram_0|readdata\(7) & \rsp_xbar_mux|src_payload~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_iw[23]~10_combout\,
	datab => \sram_0|readdata\(7),
	datac => \rsp_xbar_mux|src_payload~2_combout\,
	datad => \cpu_0|D_iw[5]~1_combout\,
	combout => \cpu_0|F_iw[23]~11_combout\);

-- Location: LCFF_X27_Y13_N11
\cpu_0|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[23]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(23));

-- Location: LCFF_X30_Y13_N1
\sram_0|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[10]~10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(10));

-- Location: LCFF_X31_Y12_N19
\sram_0|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[15]~15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(15));

-- Location: LCCOMB_X29_Y10_N12
\width_adapter_001|data_reg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~10_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\sram_0|readdata\(15)) # (\width_adapter_001|data_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datab => \sram_0|readdata\(15),
	datac => \width_adapter_001|data_reg\(15),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \width_adapter_001|data_reg~10_combout\);

-- Location: LCFF_X29_Y10_N13
\width_adapter_001|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(15));

-- Location: LCCOMB_X31_Y12_N18
\width_adapter_001|out_data[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|out_data\(15) = (\width_adapter_001|data_reg\(15)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \sram_0|readdata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \sram_0|readdata\(15),
	datad => \width_adapter_001|data_reg\(15),
	combout => \width_adapter_001|out_data\(15));

-- Location: LCCOMB_X32_Y20_N22
\cpu_0|D_logic_op[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_logic_op[1]~0_combout\ = (\cpu_0|D_ctrl_alu_force_xor~8_combout\) # ((\cpu_0|Equal2~5_combout\ & (\cpu_0|D_iw\(15))) # (!\cpu_0|Equal2~5_combout\ & ((\cpu_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(15),
	datab => \cpu_0|D_iw\(4),
	datac => \cpu_0|D_ctrl_alu_force_xor~8_combout\,
	datad => \cpu_0|Equal2~5_combout\,
	combout => \cpu_0|D_logic_op[1]~0_combout\);

-- Location: LCFF_X32_Y20_N23
\cpu_0|R_logic_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_logic_op[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_logic_op\(1));

-- Location: LCCOMB_X29_Y20_N4
\cpu_0|Equal101~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal101~2_combout\ = (!\cpu_0|D_iw\(11) & (\cpu_0|D_iw\(16) & !\cpu_0|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(11),
	datac => \cpu_0|D_iw\(16),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|Equal101~2_combout\);

-- Location: LCCOMB_X29_Y20_N16
\cpu_0|Equal101~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal101~3_combout\ = (!\cpu_0|D_iw\(14) & (\cpu_0|Equal101~2_combout\ & (\cpu_0|D_iw\(12) & \cpu_0|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(14),
	datab => \cpu_0|Equal101~2_combout\,
	datac => \cpu_0|D_iw\(12),
	datad => \cpu_0|D_ctrl_retaddr~0_combout\,
	combout => \cpu_0|Equal101~3_combout\);

-- Location: LCFF_X29_Y20_N17
\cpu_0|R_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|Equal101~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_rdctl_inst~regout\);

-- Location: LCCOMB_X25_Y16_N6
\cpu_0|R_src2_lo[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[8]~14_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(14))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(14),
	datab => \cpu_0|R_src2_lo~0_combout\,
	datac => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \cpu_0|R_src2_lo[8]~14_combout\);

-- Location: LCFF_X25_Y16_N7
\cpu_0|E_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[8]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(8));

-- Location: LCCOMB_X29_Y18_N22
\cpu_0|D_ctrl_jmp_direct~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_jmp_direct~0_combout\ = (!\cpu_0|D_iw\(1) & (!\cpu_0|D_iw\(2) & (!\cpu_0|D_iw\(5) & \cpu_0|Equal133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(1),
	datab => \cpu_0|D_iw\(2),
	datac => \cpu_0|D_iw\(5),
	datad => \cpu_0|Equal133~0_combout\,
	combout => \cpu_0|D_ctrl_jmp_direct~0_combout\);

-- Location: LCFF_X29_Y18_N23
\cpu_0|R_ctrl_jmp_direct\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_jmp_direct~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_jmp_direct~regout\);

-- Location: LCFF_X31_Y16_N19
\cpu_0|E_new_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|R_valid~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_new_inst~regout\);

-- Location: LCCOMB_X30_Y12_N28
\cpu_0|F_iw[29]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[29]~50_combout\ = (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(29) & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|F_iw[29]~50_combout\);

-- Location: LCCOMB_X30_Y12_N30
\cpu_0|F_iw[29]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[29]~51_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[29]~50_combout\) # ((\sram_0|readdata\(13) & \rsp_xbar_mux|src_payload~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(13),
	datab => \cpu_0|F_iw[29]~50_combout\,
	datac => \cpu_0|D_iw[5]~1_combout\,
	datad => \rsp_xbar_mux|src_payload~2_combout\,
	combout => \cpu_0|F_iw[29]~51_combout\);

-- Location: LCFF_X30_Y12_N31
\cpu_0|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[29]~51_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(29));

-- Location: LCFF_X28_Y13_N1
\sram_0|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[14]~14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(14));

-- Location: LCCOMB_X30_Y16_N8
\cpu_0|F_iw[30]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[30]~53_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[30]~52_combout\) # ((\sram_0|readdata\(14) & \rsp_xbar_mux|src_payload~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_iw[30]~52_combout\,
	datab => \sram_0|readdata\(14),
	datac => \cpu_0|D_iw[5]~1_combout\,
	datad => \rsp_xbar_mux|src_payload~2_combout\,
	combout => \cpu_0|F_iw[30]~53_combout\);

-- Location: LCFF_X30_Y16_N9
\cpu_0|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[30]~53_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(30));

-- Location: LCCOMB_X27_Y13_N14
\cpu_0|F_iw[31]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[31]~54_combout\ = (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(31) & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|F_iw[31]~54_combout\);

-- Location: LCCOMB_X27_Y13_N18
\cpu_0|F_iw[31]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[31]~55_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[31]~54_combout\) # ((\rsp_xbar_mux|src_payload~2_combout\ & \sram_0|readdata\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw[5]~1_combout\,
	datab => \cpu_0|F_iw[31]~54_combout\,
	datac => \rsp_xbar_mux|src_payload~2_combout\,
	datad => \sram_0|readdata\(15),
	combout => \cpu_0|F_iw[31]~55_combout\);

-- Location: LCFF_X27_Y13_N19
\cpu_0|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[31]~55_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(31));

-- Location: LCFF_X29_Y13_N31
\sram_0|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[3]~3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(3));

-- Location: LCCOMB_X29_Y13_N28
\width_adapter_001|data_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~1_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & 
-- ((\width_adapter_001|data_reg\(3)) # (\sram_0|readdata\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datac => \width_adapter_001|data_reg\(3),
	datad => \sram_0|readdata\(3),
	combout => \width_adapter_001|data_reg~1_combout\);

-- Location: LCFF_X29_Y13_N29
\width_adapter_001|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(3));

-- Location: LCCOMB_X30_Y13_N16
\rsp_xbar_demux_001|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux_001|src1_valid~0_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout\ & 
-- ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\) # (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout\,
	combout => \rsp_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X29_Y13_N14
\rsp_xbar_mux_001|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~6_combout\ = (\rsp_xbar_demux_001|src1_valid~0_combout\ & ((\width_adapter_001|data_reg\(3)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \sram_0|readdata\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \width_adapter_001|data_reg\(3),
	datac => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \sram_0|readdata\(3),
	combout => \rsp_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X28_Y16_N28
\cpu_0|av_ld_align_cycle_nxt[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_align_cycle_nxt[0]~1_combout\ = (!\cpu_0|av_ld_align_cycle\(0) & ((\rsp_xbar_mux_001|WideOr1~combout\) # (!\cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|WideOr1~combout\,
	datac => \cpu_0|av_ld_align_cycle\(0),
	datad => \cpu_0|d_read~regout\,
	combout => \cpu_0|av_ld_align_cycle_nxt[0]~1_combout\);

-- Location: LCFF_X28_Y16_N29
\cpu_0|av_ld_align_cycle[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_align_cycle_nxt[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_align_cycle\(0));

-- Location: LCCOMB_X28_Y16_N10
\cpu_0|av_ld_align_cycle_nxt[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_align_cycle_nxt[1]~0_combout\ = (\rsp_xbar_mux_001|WideOr1~combout\ & (\cpu_0|av_ld_align_cycle\(0) $ ((\cpu_0|av_ld_align_cycle\(1))))) # (!\rsp_xbar_mux_001|WideOr1~combout\ & (!\cpu_0|d_read~regout\ & (\cpu_0|av_ld_align_cycle\(0) $ 
-- (\cpu_0|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|WideOr1~combout\,
	datab => \cpu_0|av_ld_align_cycle\(0),
	datac => \cpu_0|av_ld_align_cycle\(1),
	datad => \cpu_0|d_read~regout\,
	combout => \cpu_0|av_ld_align_cycle_nxt[1]~0_combout\);

-- Location: LCFF_X28_Y16_N11
\cpu_0|av_ld_align_cycle[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_align_cycle_nxt[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_align_cycle\(1));

-- Location: LCCOMB_X29_Y20_N14
\cpu_0|D_ctrl_retaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_retaddr~1_combout\ = (\cpu_0|D_iw\(14) & (!\cpu_0|D_iw\(12) & (\cpu_0|D_iw\(16) $ (\cpu_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(16),
	datab => \cpu_0|D_iw\(14),
	datac => \cpu_0|D_iw\(12),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X29_Y19_N12
\cpu_0|D_ctrl_exception~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_exception~5_combout\ = (!\cpu_0|D_iw\(14)) # (!\cpu_0|D_ctrl_break~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_ctrl_break~0_combout\,
	datad => \cpu_0|D_iw\(14),
	combout => \cpu_0|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X29_Y18_N6
\cpu_0|D_ctrl_retaddr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_retaddr~2_combout\ = (!\cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\ & (\cpu_0|D_ctrl_exception~5_combout\ & ((!\cpu_0|D_ctrl_retaddr~0_combout\) # (!\cpu_0|D_ctrl_retaddr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \cpu_0|D_ctrl_retaddr~1_combout\,
	datac => \cpu_0|D_ctrl_exception~5_combout\,
	datad => \cpu_0|D_ctrl_retaddr~0_combout\,
	combout => \cpu_0|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X31_Y14_N8
\cpu_0|D_ctrl_exception~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_exception~2_combout\ = ((!\cpu_0|D_iw\(11)) # (!\cpu_0|D_iw\(5))) # (!\cpu_0|D_iw\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_iw\(12),
	datac => \cpu_0|D_iw\(5),
	datad => \cpu_0|D_iw\(11),
	combout => \cpu_0|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X30_Y20_N8
\cpu_0|D_ctrl_exception~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_exception~3_combout\ = (\cpu_0|D_ctrl_exception~1_combout\) # (((\cpu_0|D_iw\(16)) # (\cpu_0|D_ctrl_exception~2_combout\)) # (!\cpu_0|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_exception~1_combout\,
	datab => \cpu_0|Equal2~0_combout\,
	datac => \cpu_0|D_iw\(16),
	datad => \cpu_0|D_ctrl_exception~2_combout\,
	combout => \cpu_0|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X29_Y18_N20
\cpu_0|D_ctrl_exception~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_exception~4_combout\ = (\cpu_0|D_ctrl_exception~3_combout\ & (((!\cpu_0|D_iw\(2)) # (!\cpu_0|D_iw\(5))) # (!\cpu_0|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal2~3_combout\,
	datab => \cpu_0|D_ctrl_exception~3_combout\,
	datac => \cpu_0|D_iw\(5),
	datad => \cpu_0|D_iw\(2),
	combout => \cpu_0|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X28_Y16_N30
\cpu_0|D_ctrl_retaddr~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_retaddr~5_combout\ = (\cpu_0|D_ctrl_retaddr~4_combout\) # ((!\cpu_0|D_ctrl_exception~4_combout\) # (!\cpu_0|D_ctrl_retaddr~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_retaddr~4_combout\,
	datab => \cpu_0|D_ctrl_retaddr~2_combout\,
	datac => \cpu_0|D_ctrl_exception~4_combout\,
	combout => \cpu_0|D_ctrl_retaddr~5_combout\);

-- Location: LCFF_X28_Y16_N31
\cpu_0|R_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_retaddr~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_retaddr~regout\);

-- Location: LCCOMB_X28_Y16_N2
\cpu_0|R_src1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1~27_combout\ = (\cpu_0|R_ctrl_br~regout\ & ((\cpu_0|E_valid~regout\) # ((\cpu_0|R_valid~regout\ & \cpu_0|R_ctrl_retaddr~regout\)))) # (!\cpu_0|R_ctrl_br~regout\ & (((\cpu_0|R_valid~regout\ & \cpu_0|R_ctrl_retaddr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br~regout\,
	datab => \cpu_0|E_valid~regout\,
	datac => \cpu_0|R_valid~regout\,
	datad => \cpu_0|R_ctrl_retaddr~regout\,
	combout => \cpu_0|R_src1~27_combout\);

-- Location: LCCOMB_X32_Y14_N16
\cpu_0|E_alu_result~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result~22_combout\ = (\cpu_0|R_ctrl_br_cmp~regout\) # (\cpu_0|R_ctrl_rdctl_inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	combout => \cpu_0|E_alu_result~22_combout\);

-- Location: LCCOMB_X28_Y17_N6
\cpu_0|D_ctrl_ld~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_ld~4_combout\ = (\cpu_0|D_iw\(1) & (\cpu_0|D_iw\(0) & ((\cpu_0|D_iw\(2)) # (!\cpu_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(2),
	datab => \cpu_0|D_iw\(1),
	datac => \cpu_0|D_iw\(0),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|D_ctrl_ld~4_combout\);

-- Location: LCFF_X28_Y17_N7
\cpu_0|R_ctrl_ld\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_ld~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_ld~regout\);

-- Location: LCFF_X23_Y16_N11
\cpu_0|d_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(4));

-- Location: LCCOMB_X24_Y12_N8
\led_red_o|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[4]~feeder_combout\ = \cpu_0|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(4),
	combout => \led_red_o|data_out[4]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N28
\led_red_o_s1_translator|wait_latency_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|wait_latency_counter~4_combout\ = (\led_red_o_s1_translator|wait_latency_counter[0]~2_combout\ & !\led_red_o_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \led_red_o_s1_translator|wait_latency_counter[0]~2_combout\,
	datac => \led_red_o_s1_translator|wait_latency_counter\(0),
	combout => \led_red_o_s1_translator|wait_latency_counter~4_combout\);

-- Location: LCFF_X29_Y15_N29
\led_red_o_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o_s1_translator|wait_latency_counter~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X29_Y15_N30
\led_red_o|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|always0~0_combout\ = (!\cpu_0|W_alu_result\(3) & (!\led_red_o_s1_translator|wait_latency_counter\(0) & (!\cpu_0|W_alu_result\(2) & !\led_red_o_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \led_red_o_s1_translator|wait_latency_counter\(0),
	datac => \cpu_0|W_alu_result\(2),
	datad => \led_red_o_s1_translator|wait_latency_counter\(1),
	combout => \led_red_o|always0~0_combout\);

-- Location: LCCOMB_X28_Y11_N24
\switch_i_s1_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator|read_latency_shift_reg~2_combout\ = (!\cpu_0_data_master_translator|read_accepted~regout\ & (\cmd_xbar_demux_001|WideOr0~4_combout\ & \cpu_0|d_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|read_accepted~regout\,
	datab => \cmd_xbar_demux_001|WideOr0~4_combout\,
	datad => \cpu_0|d_read~regout\,
	combout => \switch_i_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X28_Y11_N2
\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\switch_i_s1_translator|read_latency_shift_reg~2_combout\) # ((\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\switch_i_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datab => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \switch_i_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCFF_X28_Y11_N3
\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCFF_X28_Y11_N25
\switch_i_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i_s1_translator|read_latency_shift_reg~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X28_Y11_N4
\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\cpu_0_data_master_translator|read_accepted~regout\ & (\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\switch_i_s1_translator|read_latency_shift_reg\(0) & \cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|read_accepted~regout\,
	datab => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datad => \cpu_0|d_read~regout\,
	combout => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X32_Y15_N30
\addr_router_001|Equal6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal6~3_combout\ = (!\cpu_0|W_alu_result\(5) & (\cpu_0|W_alu_result\(6) & (\addr_router_001|Equal2~2_combout\ & !\cpu_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(5),
	datab => \cpu_0|W_alu_result\(6),
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \cpu_0|W_alu_result\(4),
	combout => \addr_router_001|Equal6~3_combout\);

-- Location: LCCOMB_X28_Y11_N30
\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\switch_i_s1_translator|wait_latency_counter[0]~1_combout\ & (\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & \addr_router_001|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datad => \addr_router_001|Equal6~3_combout\,
	combout => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X28_Y11_N14
\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\switch_i_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datab => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X28_Y11_N15
\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X28_Y11_N28
\cmd_xbar_demux_001|WideOr0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~4_combout\ = (\switch_i_s1_translator|wait_latency_counter[0]~1_combout\ & (!\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & 
-- \addr_router_001|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datad => \addr_router_001|Equal6~3_combout\,
	combout => \cmd_xbar_demux_001|WideOr0~4_combout\);

-- Location: LCCOMB_X22_Y13_N0
\width_adapter|out_data[16]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[16]~19_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|byteen_reg\(0))) # (!\width_adapter|use_reg~regout\ & (((\cpu_0|d_byteenable\(0) & \cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|byteen_reg\(0),
	datab => \width_adapter|use_reg~regout\,
	datac => \cpu_0|d_byteenable\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|out_data[16]~19_combout\);

-- Location: LCCOMB_X22_Y13_N8
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ = (!\push_button_i_s1_translator|waitrequest_reset_override~regout\ & ((\width_adapter|out_data[16]~18_combout\) # ((\width_adapter|out_data[16]~19_combout\) # 
-- (\width_adapter|out_data[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|out_data[16]~18_combout\,
	datab => \width_adapter|out_data[16]~19_combout\,
	datac => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datad => \width_adapter|out_data[17]~20_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X28_Y11_N8
\cmd_xbar_demux_001|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~2_combout\ = (\width_adapter|count\(0) & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- \cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|count\(0),
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X28_Y11_N22
\cmd_xbar_demux_001|WideOr0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~5_combout\ = (\cmd_xbar_demux_001|WideOr0~3_combout\) # ((\cmd_xbar_demux_001|WideOr0~4_combout\) # ((\cmd_xbar_demux_001|WideOr0~2_combout\ & \addr_router_001|src_channel[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux_001|WideOr0~3_combout\,
	datab => \cmd_xbar_demux_001|WideOr0~4_combout\,
	datac => \cmd_xbar_demux_001|WideOr0~2_combout\,
	datad => \addr_router_001|src_channel[1]~3_combout\,
	combout => \cmd_xbar_demux_001|WideOr0~5_combout\);

-- Location: LCCOMB_X32_Y15_N20
\addr_router_001|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal2~3_combout\ = (!\cpu_0|W_alu_result\(5) & (!\cpu_0|W_alu_result\(6) & (\addr_router_001|Equal2~2_combout\ & !\cpu_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(5),
	datab => \cpu_0|W_alu_result\(6),
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \cpu_0|W_alu_result\(4),
	combout => \addr_router_001|Equal2~3_combout\);

-- Location: LCCOMB_X29_Y15_N20
\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ = (\cpu_0_data_master_translator|write_accepted~regout\ & (((!\cpu_0_data_master_translator|read_accepted~regout\ & \cpu_0|d_read~regout\)))) # 
-- (!\cpu_0_data_master_translator|write_accepted~regout\ & ((\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\) # ((!\cpu_0_data_master_translator|read_accepted~regout\ & \cpu_0|d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|write_accepted~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	datac => \cpu_0_data_master_translator|read_accepted~regout\,
	datad => \cpu_0|d_read~regout\,
	combout => \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\);

-- Location: LCCOMB_X31_Y15_N8
\led_red_o_s1_translator|wait_latency_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|wait_latency_counter[0]~0_combout\ = (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datad => \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \led_red_o_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X31_Y11_N0
\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1_combout\ = (\custom_counter_component_0|always2~1_combout\ & (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (!\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(0) & !\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|always2~1_combout\,
	datab => \led_red_o_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datad => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\,
	combout => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1_combout\);

-- Location: LCFF_X31_Y11_N1
\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X31_Y16_N6
\cpu_0|av_ld_aligning_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_aligning_data_nxt~1_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_ld_align_cycle\(0) $ (((\cpu_0|D_iw\(3) & !\cpu_0|D_iw\(4)))))) # (!\cpu_0|av_ld_aligning_data~regout\ & (((\cpu_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(3),
	datab => \cpu_0|av_ld_align_cycle\(0),
	datac => \cpu_0|D_iw\(4),
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X31_Y16_N28
\cpu_0|av_ld_aligning_data_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_aligning_data_nxt~2_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (((!\cpu_0|av_ld_aligning_data_nxt~1_combout\) # (!\cpu_0|av_ld_align_cycle\(1))))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_ld_aligning_data_nxt~0_combout\ & 
-- ((!\cpu_0|av_ld_aligning_data_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_aligning_data_nxt~0_combout\,
	datab => \cpu_0|av_ld_align_cycle\(1),
	datac => \cpu_0|av_ld_aligning_data~regout\,
	datad => \cpu_0|av_ld_aligning_data_nxt~1_combout\,
	combout => \cpu_0|av_ld_aligning_data_nxt~2_combout\);

-- Location: LCFF_X31_Y16_N29
\cpu_0|av_ld_aligning_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_aligning_data_nxt~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_aligning_data~regout\);

-- Location: LCCOMB_X23_Y17_N2
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X20_Y19_N22
\auto_hub|node_ena~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|node_ena_proc~0_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~4_combout\);

-- Location: LCCOMB_X20_Y20_N18
\auto_hub|node_ena~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|node_ena_proc~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|node_ena~4_combout\,
	combout => \auto_hub|node_ena~5_combout\);

-- Location: LCFF_X20_Y20_N19
\auto_hub|node_ena[2]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|node_ena[2]~reg0_regout\);

-- Location: LCCOMB_X19_Y20_N18
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|irf_reg[2][0]~regout\,
	datad => \auto_hub|node_ena[2]~reg0_regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X21_Y17_N14
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X21_Y17_N0
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: LCFF_X21_Y17_N1
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout\);

-- Location: LCCOMB_X19_Y17_N20
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\);

-- Location: LCFF_X23_Y17_N3
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~regout\);

-- Location: LCCOMB_X23_Y17_N24
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: LCFF_X23_Y17_N25
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~regout\);

-- Location: LCFF_X23_Y17_N5
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write2~regout\);

-- Location: LCCOMB_X23_Y17_N4
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~regout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write2~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\);

-- Location: LCCOMB_X23_Y17_N10
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: LCFF_X23_Y17_N11
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~regout\);

-- Location: LCCOMB_X23_Y17_N28
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\);

-- Location: LCFF_X23_Y17_N29
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\);

-- Location: LCCOMB_X23_Y11_N10
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\jtag_uart_0|wr_rfifo~combout\)))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (!\jtag_uart_0|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X23_Y11_N12
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (((\jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((GND))))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (\jtag_uart_0|wr_rfifo~combout\)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X23_Y11_N14
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((VCC)))) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # 
-- (!\jtag_uart_0|wr_rfifo~combout\)))))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ 
-- (!\jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCFF_X23_Y11_N11
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCFF_X23_Y11_N13
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X23_Y11_N2
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X23_Y11_N18
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((VCC)))) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # 
-- (!\jtag_uart_0|wr_rfifo~combout\)))))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ 
-- (!\jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X23_Y11_N20
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) $ 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X23_Y11_N21
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCFF_X23_Y11_N19
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X23_Y11_N4
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\jtag_uart_0|wr_rfifo~combout\) # ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|wr_rfifo~combout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X32_Y12_N16
\cpu_0_data_master_translator|uav_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator|uav_read~0_combout\ = (!\cpu_0_data_master_translator|read_accepted~regout\ & \cpu_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_data_master_translator|read_accepted~regout\,
	datad => \cpu_0|d_read~regout\,
	combout => \cpu_0_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X27_Y11_N0
\jtag_uart_0|fifo_rd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_rd~1_combout\ = (\jtag_uart_0|av_waitrequest~2_combout\ & (\addr_router_001|Equal7~0_combout\ & (\cpu_0_data_master_translator|uav_read~0_combout\ & !\cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_waitrequest~2_combout\,
	datab => \addr_router_001|Equal7~0_combout\,
	datac => \cpu_0_data_master_translator|uav_read~0_combout\,
	datad => \cpu_0|W_alu_result\(2),
	combout => \jtag_uart_0|fifo_rd~1_combout\);

-- Location: LCCOMB_X23_Y11_N26
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # 
-- (!\jtag_uart_0|fifo_rd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \jtag_uart_0|fifo_rd~1_combout\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCFF_X23_Y11_N27
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X23_Y11_N30
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\jtag_uart_0|fifo_rd~1_combout\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ $ 
-- (((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\))))) # (!\jtag_uart_0|fifo_rd~1_combout\ & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & ((\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_rd~1_combout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: LCFF_X23_Y11_N15
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X23_Y11_N8
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X27_Y11_N20
\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\cpu_0_data_master_translator|uav_read~0_combout\ & (!\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\jtag_uart_0|av_waitrequest~regout\ & \addr_router_001|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|uav_read~0_combout\,
	datab => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \jtag_uart_0|av_waitrequest~regout\,
	datad => \addr_router_001|Equal7~0_combout\,
	combout => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X32_Y11_N8
\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	combout => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: LCFF_X32_Y11_N9
\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X28_Y11_N18
\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\) # 
-- ((\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X28_Y11_N19
\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X28_Y11_N26
\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- (\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X28_Y11_N27
\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X27_Y11_N30
\jtag_uart_0|av_waitrequest~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_waitrequest~4_combout\ = (\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\addr_router_001|Equal7~0_combout\ & (!\jtag_uart_0|av_waitrequest~regout\ & 
-- !\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \addr_router_001|Equal7~0_combout\,
	datac => \jtag_uart_0|av_waitrequest~regout\,
	datad => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \jtag_uart_0|av_waitrequest~4_combout\);

-- Location: LCFF_X27_Y11_N31
\jtag_uart_0|av_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|av_waitrequest~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|av_waitrequest~regout\);

-- Location: LCCOMB_X27_Y11_N14
\jtag_uart_0|av_waitrequest~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_waitrequest~3_combout\ = (\addr_router_001|Equal7~0_combout\ & (!\jtag_uart_0|av_waitrequest~regout\ & !\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr_router_001|Equal7~0_combout\,
	datac => \jtag_uart_0|av_waitrequest~regout\,
	datad => \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \jtag_uart_0|av_waitrequest~3_combout\);

-- Location: LCCOMB_X27_Y11_N12
\jtag_uart_0|fifo_rd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_rd~0_combout\ = (\cpu_0_data_master_translator|uav_read~0_combout\ & (\jtag_uart_0|av_waitrequest~3_combout\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- !\cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|uav_read~0_combout\,
	datab => \jtag_uart_0|av_waitrequest~3_combout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \cpu_0|W_alu_result\(2),
	combout => \jtag_uart_0|fifo_rd~0_combout\);

-- Location: LCCOMB_X23_Y11_N0
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart_0|fifo_rd~0_combout\ & ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \jtag_uart_0|fifo_rd~0_combout\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X23_Y11_N1
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X23_Y11_N22
\jtag_uart_0|wr_rfifo\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|wr_rfifo~combout\ = (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X20_Y17_N22
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N18
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: LCCOMB_X19_Y20_N14
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|node_ena[2]~reg0_regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: LCFF_X21_Y17_N19
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X20_Y17_N6
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: LCFF_X20_Y17_N23
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X22_Y15_N6
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X22_Y15_N7
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X22_Y15_N8
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X22_Y15_N9
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X22_Y15_N10
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X22_Y15_N11
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X22_Y15_N12
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X22_Y15_N13
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X22_Y15_N14
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X22_Y15_N15
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X22_Y15_N16
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) $ 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X22_Y15_N17
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X23_Y15_N14
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X23_Y15_N15
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X23_Y15_N16
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X23_Y15_N17
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X23_Y15_N18
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X23_Y15_N19
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X23_Y15_N20
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X23_Y15_N21
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X23_Y15_N22
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X23_Y15_N23
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X23_Y15_N24
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) $ 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X23_Y15_N25
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCFF_X21_Y17_N15
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X20_Y17_N0
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\,
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCFF_X20_Y17_N1
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\);

-- Location: LCCOMB_X19_Y17_N18
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \auto_hub|irf_reg[2][0]~regout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X22_Y17_N24
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: LCFF_X22_Y17_N25
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X25_Y11_N14
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\jtag_uart_0|fifo_wr~regout\)))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|fifo_wr~regout\ $ 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~regout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X25_Y11_N28
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X25_Y11_N30
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))) # 
-- (!\jtag_uart_0|r_val~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \jtag_uart_0|r_val~0_combout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X24_Y11_N26
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # ((\jtag_uart_0|fifo_wr~regout\) # 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \jtag_uart_0|fifo_wr~regout\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCFF_X24_Y11_N27
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCFF_X24_Y11_N29
\jtag_uart_0|r_val\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|r_val~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|r_val~regout\);

-- Location: LCCOMB_X20_Y17_N12
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: LCFF_X20_Y17_N13
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~regout\);

-- Location: LCCOMB_X23_Y17_N8
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: LCFF_X23_Y17_N9
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~regout\);

-- Location: LCFF_X23_Y17_N27
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read2~regout\);

-- Location: LCCOMB_X23_Y17_N26
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read_req~regout\,
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~regout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read2~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X23_Y17_N16
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCFF_X23_Y17_N17
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\);

-- Location: LCCOMB_X24_Y11_N28
\jtag_uart_0|r_val~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|r_val~0_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (!\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\ & ((!\jtag_uart_0|r_val~regout\) # 
-- (!\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \jtag_uart_0|r_val~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	combout => \jtag_uart_0|r_val~0_combout\);

-- Location: LCCOMB_X24_Y11_N20
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \jtag_uart_0|r_val~0_combout\ $ (\jtag_uart_0|fifo_wr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|r_val~0_combout\,
	datad => \jtag_uart_0|fifo_wr~regout\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCFF_X25_Y11_N15
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X25_Y11_N16
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (((\jtag_uart_0|fifo_wr~regout\) # (VCC))))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # (GND))))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart_0|fifo_wr~regout\ $ 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~regout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCFF_X25_Y11_N17
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X25_Y11_N18
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & VCC)))) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # 
-- (!\jtag_uart_0|fifo_wr~regout\)))))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\jtag_uart_0|fifo_wr~regout\ $ 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~regout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCFF_X25_Y11_N19
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X25_Y11_N22
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & VCC)))) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # 
-- (!\jtag_uart_0|fifo_wr~regout\)))))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\jtag_uart_0|fifo_wr~regout\ $ 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~regout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCFF_X25_Y11_N23
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X25_Y11_N24
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) $ 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X25_Y11_N25
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCCOMB_X24_Y11_N14
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart_0|fifo_wr~regout\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~regout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X24_Y11_N24
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart_0|r_val~0_combout\ & ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \jtag_uart_0|r_val~0_combout\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X24_Y11_N25
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X27_Y11_N6
\jtag_uart_0|fifo_wr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_wr~0_combout\ = (\cpu_0_data_master_translator|uav_write~0_combout\ & (\jtag_uart_0|av_waitrequest~3_combout\ & (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & 
-- !\cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|uav_write~0_combout\,
	datab => \jtag_uart_0|av_waitrequest~3_combout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \cpu_0|W_alu_result\(2),
	combout => \jtag_uart_0|fifo_wr~0_combout\);

-- Location: LCFF_X27_Y11_N7
\jtag_uart_0|fifo_wr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|fifo_wr~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|fifo_wr~regout\);

-- Location: LCCOMB_X25_Y11_N0
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X25_Y11_N1
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X25_Y11_N2
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X25_Y11_N3
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X25_Y11_N4
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X25_Y11_N5
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X25_Y11_N6
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X25_Y11_N7
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X25_Y11_N8
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X25_Y11_N9
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X25_Y11_N10
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X25_Y11_N11
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X23_Y14_N2
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X23_Y14_N3
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X23_Y14_N4
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X23_Y14_N5
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X23_Y14_N6
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X23_Y14_N7
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X23_Y14_N8
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X23_Y14_N9
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X23_Y14_N10
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X23_Y14_N11
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X23_Y14_N12
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X23_Y14_N13
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X34_Y15_N6
\custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~26_combout\ = !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(0)
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~27\ = CARRY(!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(0),
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~26_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~27\);

-- Location: LCCOMB_X34_Y15_N8
\custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~29_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(1) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~27\ $ (GND))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(1) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~27\ & VCC))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~30\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(1) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(1),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~27\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~29_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~30\);

-- Location: LCCOMB_X33_Y14_N8
\custom_counter_component_0|reset_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|reset_counter~0_combout\ = (!\cpu_0|W_alu_result\(3) & \cpu_0|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \cpu_0|W_alu_result\(2),
	combout => \custom_counter_component_0|reset_counter~0_combout\);

-- Location: LCCOMB_X31_Y11_N28
\custom_counter_component_0|always2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|always2~2_combout\ = (\cpu_0_data_master_translator|uav_write~0_combout\ & (!\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(0) & 
-- (!\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(1) & \custom_counter_component_0|always2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|uav_write~0_combout\,
	datab => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datad => \custom_counter_component_0|always2~1_combout\,
	combout => \custom_counter_component_0|always2~2_combout\);

-- Location: LCCOMB_X33_Y14_N10
\custom_counter_component_0|reset_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|reset_counter~1_combout\ = (\custom_counter_component_0|reset_counter~0_combout\ & ((\custom_counter_component_0|always2~2_combout\ & (\cpu_0|d_writedata\(0))) # (!\custom_counter_component_0|always2~2_combout\ & 
-- ((\custom_counter_component_0|reset_counter~regout\))))) # (!\custom_counter_component_0|reset_counter~0_combout\ & (((\custom_counter_component_0|reset_counter~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_writedata\(0),
	datab => \custom_counter_component_0|reset_counter~0_combout\,
	datac => \custom_counter_component_0|reset_counter~regout\,
	datad => \custom_counter_component_0|always2~2_combout\,
	combout => \custom_counter_component_0|reset_counter~1_combout\);

-- Location: LCFF_X33_Y14_N11
\custom_counter_component_0|reset_counter\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|reset_counter~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|reset_counter~regout\);

-- Location: LCCOMB_X34_Y14_N2
\custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~57_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(14) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~56\)) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(14) & ((\custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~56\) # (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~58\ = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~56\) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(14),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~56\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~57_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~58\);

-- Location: LCCOMB_X34_Y14_N4
\custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~59_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(15) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~58\ $ (GND))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(15) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~58\ & VCC))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~60\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(15) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(15),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~58\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~59_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~60\);

-- Location: LCCOMB_X33_Y14_N6
\custom_counter_component_0|load_config[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|load_config[0]~feeder_combout\ = \cpu_0|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(0),
	combout => \custom_counter_component_0|load_config[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N4
\custom_counter_component_0|load_config[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|load_config[0]~0_combout\ = (\cpu_0|W_alu_result\(3) & (\cpu_0|W_alu_result\(2) & \custom_counter_component_0|always2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \cpu_0|W_alu_result\(2),
	datad => \custom_counter_component_0|always2~2_combout\,
	combout => \custom_counter_component_0|load_config[0]~0_combout\);

-- Location: LCFF_X33_Y14_N7
\custom_counter_component_0|load_config[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|load_config[0]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|load_config[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|load_config\(0));

-- Location: LCFF_X33_Y14_N5
\custom_counter_component_0|load\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|load_config[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|load~regout\);

-- Location: LCFF_X33_Y15_N19
\custom_counter_component_0|custom_counter_unit_inst|load_config_buf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|load_config\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \custom_counter_component_0|load~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0));

-- Location: LCFF_X34_Y14_N5
\custom_counter_component_0|custom_counter_unit_inst|counter_value[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~59_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(15));

-- Location: LCCOMB_X34_Y14_N6
\custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~61_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(16) & ((GND) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~60\))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(16) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~60\ $ (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~62\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(16)) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(16),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[15]~60\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~61_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~62\);

-- Location: LCCOMB_X34_Y14_N8
\custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~63_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(17) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~62\ $ (GND))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(17) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~62\ & VCC))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~64\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(17) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(17),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~62\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~63_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~64\);

-- Location: LCFF_X34_Y14_N9
\custom_counter_component_0|custom_counter_unit_inst|counter_value[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~63_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(17));

-- Location: LCCOMB_X34_Y14_N10
\custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~65_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(18) & ((GND) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~64\))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(18) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~64\ $ (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~66\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(18)) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(18),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[17]~64\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~65_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~66\);

-- Location: LCCOMB_X33_Y14_N24
\custom_counter_component_0|load_config[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|load_config[1]~feeder_combout\ = \cpu_0|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(1),
	combout => \custom_counter_component_0|load_config[1]~feeder_combout\);

-- Location: LCFF_X33_Y14_N25
\custom_counter_component_0|load_config[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|load_config[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|load_config[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|load_config\(1));

-- Location: LCFF_X33_Y15_N29
\custom_counter_component_0|custom_counter_unit_inst|load_config_buf[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|load_config\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \custom_counter_component_0|load~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1));

-- Location: LCCOMB_X34_Y15_N4
\custom_counter_component_0|custom_counter_unit_inst|load_config_buf[1]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|load_config_buf[1]~_wirecell_combout\ = !\custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1),
	combout => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf[1]~_wirecell_combout\);

-- Location: LCFF_X34_Y14_N11
\custom_counter_component_0|custom_counter_unit_inst|counter_value[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[18]~65_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf[1]~_wirecell_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(18));

-- Location: LCCOMB_X34_Y14_N30
\custom_counter_component_0|custom_counter_unit_inst|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal2~2_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0) & !\custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0),
	datad => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1),
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal2~2_combout\);

-- Location: LCFF_X34_Y14_N7
\custom_counter_component_0|custom_counter_unit_inst|counter_value[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[16]~61_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(16));

-- Location: LCCOMB_X33_Y14_N0
\custom_counter_component_0|custom_counter_unit_inst|Equal4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal4~5_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(19) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(18) & 
-- (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(17) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(19),
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(18),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(17),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(16),
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal4~5_combout\);

-- Location: LCCOMB_X34_Y14_N18
\custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~73_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(22) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~72\)) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(22) & ((\custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~72\) # (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~74\ = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~72\) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(22),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[21]~72\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~73_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~74\);

-- Location: LCCOMB_X33_Y15_N28
\custom_counter_component_0|custom_counter_unit_inst|counter_value~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value~39_combout\ = \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1) $ (!\custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1),
	datad => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0),
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value~39_combout\);

-- Location: LCFF_X34_Y14_N19
\custom_counter_component_0|custom_counter_unit_inst|counter_value[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[22]~73_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|counter_value~39_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(22));

-- Location: LCCOMB_X34_Y14_N22
\custom_counter_component_0|custom_counter_unit_inst|counter_value[24]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[24]~77_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(24) & ((GND) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~76\))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(24) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~76\ $ (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[24]~78\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(24)) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(24),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[23]~76\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[24]~77_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[24]~78\);

-- Location: LCFF_X34_Y14_N23
\custom_counter_component_0|custom_counter_unit_inst|counter_value[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[24]~77_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(24));

-- Location: LCCOMB_X34_Y14_N24
\custom_counter_component_0|custom_counter_unit_inst|counter_value[25]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[25]~79_combout\ = \custom_counter_component_0|custom_counter_unit_inst|counter_value\(25) $ (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[24]~78\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(25),
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[24]~78\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[25]~79_combout\);

-- Location: LCCOMB_X34_Y14_N28
\custom_counter_component_0|custom_counter_unit_inst|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal2~1_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0)) # (!\custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0),
	datad => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1),
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal2~1_combout\);

-- Location: LCFF_X34_Y14_N25
\custom_counter_component_0|custom_counter_unit_inst|counter_value[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[25]~79_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(25));

-- Location: LCCOMB_X33_Y14_N20
\custom_counter_component_0|custom_counter_unit_inst|Equal4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal4~7_combout\ = (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(24) & \custom_counter_component_0|custom_counter_unit_inst|counter_value\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(24),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(25),
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal4~7_combout\);

-- Location: LCCOMB_X34_Y15_N24
\custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~46_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(9) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~45\ & VCC)) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(9) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~45\))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~47\ = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(9) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(9),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~45\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~46_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~47\);

-- Location: LCCOMB_X33_Y15_N18
\custom_counter_component_0|custom_counter_unit_inst|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0) & \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0),
	datad => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1),
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\);

-- Location: LCFF_X34_Y15_N25
\custom_counter_component_0|custom_counter_unit_inst|counter_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~46_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(9));

-- Location: LCCOMB_X33_Y14_N26
\custom_counter_component_0|custom_counter_unit_inst|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal4~2_combout\ = (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(10) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(11) & 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(9) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(10),
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(11),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(9),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(8),
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal4~2_combout\);

-- Location: LCCOMB_X34_Y15_N2
\custom_counter_component_0|custom_counter_unit_inst|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal4~1_combout\ = (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(7) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(5) & 
-- (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(4) & \custom_counter_component_0|custom_counter_unit_inst|counter_value\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(7),
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(5),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(4),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(6),
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal4~1_combout\);

-- Location: LCFF_X34_Y15_N7
\custom_counter_component_0|custom_counter_unit_inst|counter_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[0]~26_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(0));

-- Location: LCCOMB_X34_Y15_N0
\custom_counter_component_0|custom_counter_unit_inst|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal4~0_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(3) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(2) & 
-- (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(1) & \custom_counter_component_0|custom_counter_unit_inst|counter_value\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(3),
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(2),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(1),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(0),
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal4~0_combout\);

-- Location: LCCOMB_X33_Y14_N30
\custom_counter_component_0|custom_counter_unit_inst|Equal4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal4~4_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|Equal4~3_combout\ & (\custom_counter_component_0|custom_counter_unit_inst|Equal4~2_combout\ & 
-- (\custom_counter_component_0|custom_counter_unit_inst|Equal4~1_combout\ & \custom_counter_component_0|custom_counter_unit_inst|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|Equal4~3_combout\,
	datab => \custom_counter_component_0|custom_counter_unit_inst|Equal4~2_combout\,
	datac => \custom_counter_component_0|custom_counter_unit_inst|Equal4~1_combout\,
	datad => \custom_counter_component_0|custom_counter_unit_inst|Equal4~0_combout\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal4~4_combout\);

-- Location: LCCOMB_X33_Y14_N22
\custom_counter_component_0|custom_counter_unit_inst|Equal4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|Equal4~8_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|Equal4~6_combout\ & (\custom_counter_component_0|custom_counter_unit_inst|Equal4~5_combout\ & 
-- (\custom_counter_component_0|custom_counter_unit_inst|Equal4~7_combout\ & \custom_counter_component_0|custom_counter_unit_inst|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|Equal4~6_combout\,
	datab => \custom_counter_component_0|custom_counter_unit_inst|Equal4~5_combout\,
	datac => \custom_counter_component_0|custom_counter_unit_inst|Equal4~7_combout\,
	datad => \custom_counter_component_0|custom_counter_unit_inst|Equal4~4_combout\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|Equal4~8_combout\);

-- Location: LCCOMB_X33_Y14_N2
\custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\ = (\custom_counter_component_0|reset_counter~regout\) # (!\custom_counter_component_0|custom_counter_unit_inst|Equal4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|Equal4~8_combout\,
	datad => \custom_counter_component_0|reset_counter~regout\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\);

-- Location: LCFF_X34_Y15_N9
\custom_counter_component_0|custom_counter_unit_inst|counter_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~29_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(1));

-- Location: LCCOMB_X34_Y15_N10
\custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~31_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(2) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~30\)) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(2) & ((\custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~30\) # (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~32\ = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~30\) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(2),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[1]~30\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~31_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~32\);

-- Location: LCFF_X34_Y15_N11
\custom_counter_component_0|custom_counter_unit_inst|counter_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~31_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(2));

-- Location: LCCOMB_X34_Y15_N12
\custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~33_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(3) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~32\ $ (GND))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(3) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~32\ & VCC))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~34\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(3) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(3),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[2]~32\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~33_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~34\);

-- Location: LCCOMB_X34_Y15_N14
\custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~35_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(4) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~34\)) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(4) & ((\custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~34\) # (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~36\ = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~34\) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(4),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~34\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~35_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~36\);

-- Location: LCFF_X34_Y15_N15
\custom_counter_component_0|custom_counter_unit_inst|counter_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~35_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(4));

-- Location: LCCOMB_X34_Y15_N16
\custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~37_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(5) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~36\ $ (GND))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(5) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~36\ & VCC))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~38\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(5) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(5),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[4]~36\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~37_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~38\);

-- Location: LCFF_X34_Y15_N17
\custom_counter_component_0|custom_counter_unit_inst|counter_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~37_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|counter_value~39_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(5));

-- Location: LCCOMB_X34_Y15_N18
\custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~40_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(6) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~38\)) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(6) & ((\custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~38\) # (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~41\ = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~38\) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(6),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[5]~38\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~40_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~41\);

-- Location: LCFF_X34_Y15_N19
\custom_counter_component_0|custom_counter_unit_inst|counter_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[6]~40_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(6));

-- Location: LCCOMB_X34_Y15_N22
\custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~44_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(8) & ((GND) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~43\))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(8) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~43\ $ (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~45\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(8)) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(8),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[7]~43\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~44_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~45\);

-- Location: LCFF_X34_Y15_N23
\custom_counter_component_0|custom_counter_unit_inst|counter_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[8]~44_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(8));

-- Location: LCCOMB_X34_Y15_N26
\custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~48_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(10) & ((GND) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~47\))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(10) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~47\ $ (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~49\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(10)) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(10),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[9]~47\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~48_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~49\);

-- Location: LCCOMB_X33_Y15_N22
\custom_counter_component_0|custom_counter_unit_inst|counter_value~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value~50_combout\ = (!\custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0) & !\custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(0),
	datad => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf\(1),
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value~50_combout\);

-- Location: LCFF_X34_Y15_N27
\custom_counter_component_0|custom_counter_unit_inst|counter_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~48_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|counter_value~50_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(10));

-- Location: LCCOMB_X34_Y15_N28
\custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~51_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(11) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~49\ & VCC)) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(11) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~49\))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~52\ = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(11) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(11),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[10]~49\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~51_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~52\);

-- Location: LCFF_X34_Y15_N29
\custom_counter_component_0|custom_counter_unit_inst|counter_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~51_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|load_config_buf[1]~_wirecell_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(11));

-- Location: LCCOMB_X34_Y15_N30
\custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~53_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(12) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~52\)) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(12) & ((\custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~52\) # (GND)))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~54\ = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~52\) # (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(12),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[11]~52\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~53_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~54\);

-- Location: LCFF_X34_Y15_N31
\custom_counter_component_0|custom_counter_unit_inst|counter_value[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~53_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(12));

-- Location: LCCOMB_X34_Y14_N0
\custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~55_combout\ = (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(13) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~54\ $ (GND))) # 
-- (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(13) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~54\ & VCC))
-- \custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~56\ = CARRY((\custom_counter_component_0|custom_counter_unit_inst|counter_value\(13) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(13),
	datad => VCC,
	cin => \custom_counter_component_0|custom_counter_unit_inst|counter_value[12]~54\,
	combout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~55_combout\,
	cout => \custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~56\);

-- Location: LCFF_X34_Y14_N1
\custom_counter_component_0|custom_counter_unit_inst|counter_value[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[13]~55_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(13));

-- Location: LCFF_X34_Y14_N3
\custom_counter_component_0|custom_counter_unit_inst|counter_value[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[14]~57_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|counter_value~39_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(14));

-- Location: LCCOMB_X31_Y12_N0
\custom_counter_component_0|readdata~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~12_combout\ = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(14),
	combout => \custom_counter_component_0|readdata~12_combout\);

-- Location: LCCOMB_X31_Y15_N12
\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (\cmd_xbar_demux_001|sink_ready~2_combout\ & (\cpu_0|d_read~regout\ & !\cpu_0_data_master_translator|read_accepted~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux_001|sink_ready~2_combout\,
	datab => \cpu_0|d_read~regout\,
	datad => \cpu_0_data_master_translator|read_accepted~regout\,
	combout => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCFF_X31_Y15_N13
\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X31_Y11_N22
\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\) # 
-- ((\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCFF_X31_Y11_N23
\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X31_Y11_N10
\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X31_Y11_N11
\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y11_N6
\custom_counter_component_0|always1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|always1~2_combout\ = (!\cpu_0_data_master_translator|read_accepted~regout\ & (\cpu_0|d_read~regout\ & (\addr_router_001|Equal2~3_combout\ & 
-- !\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|read_accepted~regout\,
	datab => \cpu_0|d_read~regout\,
	datac => \addr_router_001|Equal2~3_combout\,
	datad => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \custom_counter_component_0|always1~2_combout\);

-- Location: LCFF_X31_Y12_N1
\custom_counter_component_0|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(14));

-- Location: LCFF_X28_Y13_N27
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(14));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(15),
	combout => \switch_i_external_connection_export~combout\(15));

-- Location: LCCOMB_X31_Y12_N6
\switch_i|read_mux_out[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(15) = (!\cpu_0|W_alu_result\(3) & (\switch_i_external_connection_export~combout\(15) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \switch_i_external_connection_export~combout\(15),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(15));

-- Location: LCFF_X31_Y12_N7
\switch_i|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(15));

-- Location: LCCOMB_X31_Y12_N22
\switch_i_s1_translator|av_readdata_pre[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i_s1_translator|av_readdata_pre[15]~feeder_combout\ = \switch_i|readdata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switch_i|readdata\(15),
	combout => \switch_i_s1_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: LCFF_X31_Y12_N23
\switch_i_s1_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i_s1_translator|av_readdata_pre[15]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X23_Y11_N28
\jtag_uart_0|rvalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|rvalid~0_combout\ = (\jtag_uart_0|fifo_rd~1_combout\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)) # (!\jtag_uart_0|fifo_rd~1_combout\ & ((\jtag_uart_0|rvalid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \jtag_uart_0|rvalid~regout\,
	datad => \jtag_uart_0|fifo_rd~1_combout\,
	combout => \jtag_uart_0|rvalid~0_combout\);

-- Location: LCFF_X23_Y11_N29
\jtag_uart_0|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|rvalid~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|rvalid~regout\);

-- Location: LCFF_X31_Y12_N15
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|rvalid~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X31_Y12_N14
\rsp_xbar_mux_001|src_data[15]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[15]~36_combout\ = (\switch_i_s1_translator|read_latency_shift_reg\(0) & ((\switch_i_s1_translator|av_readdata_pre\(15)) # ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\switch_i_s1_translator|read_latency_shift_reg\(0) & (((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datab => \switch_i_s1_translator|av_readdata_pre\(15),
	datac => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[15]~36_combout\);

-- Location: LCCOMB_X31_Y12_N12
\rsp_xbar_mux_001|src_data[15]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[15]~37_combout\ = (\rsp_xbar_mux_001|src_data[15]~36_combout\) # ((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datab => \rsp_xbar_mux_001|src_data[15]~36_combout\,
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[15]~37_combout\);

-- Location: LCCOMB_X31_Y12_N2
\rsp_xbar_mux_001|src_data[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(15) = (\rsp_xbar_mux_001|src_data[15]~35_combout\) # ((\rsp_xbar_mux_001|src_data[15]~37_combout\) # ((\width_adapter_001|out_data\(15) & \rsp_xbar_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[15]~35_combout\,
	datab => \width_adapter_001|out_data\(15),
	datac => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \rsp_xbar_mux_001|src_data[15]~37_combout\,
	combout => \rsp_xbar_mux_001|src_data\(15));

-- Location: LCCOMB_X29_Y14_N22
\cpu_0|av_ld_byte1_data[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte1_data[7]~7_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_fill_bit~1_combout\)) # (!\cpu_0|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux_001|src_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux_001|src_data\(15),
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte1_data[7]~7_combout\);

-- Location: LCCOMB_X29_Y14_N20
\cpu_0|av_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_fill_bit~0_combout\ = (\cpu_0|D_iw\(4) & (((\cpu_0|av_ld_byte0_data\(7))))) # (!\cpu_0|D_iw\(4) & ((\cpu_0|D_iw\(3) & (\cpu_0|av_ld_byte1_data\(7))) # (!\cpu_0|D_iw\(3) & ((\cpu_0|av_ld_byte0_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(4),
	datab => \cpu_0|av_ld_byte1_data\(7),
	datac => \cpu_0|D_iw\(3),
	datad => \cpu_0|av_ld_byte0_data\(7),
	combout => \cpu_0|av_fill_bit~0_combout\);

-- Location: LCCOMB_X28_Y17_N28
\cpu_0|D_ctrl_ld_signed~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_ld_signed~0_combout\ = (\cpu_0|D_iw\(1) & (\cpu_0|D_iw\(0) & \cpu_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_iw\(1),
	datac => \cpu_0|D_iw\(0),
	datad => \cpu_0|D_iw\(2),
	combout => \cpu_0|D_ctrl_ld_signed~0_combout\);

-- Location: LCFF_X28_Y17_N29
\cpu_0|R_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_ld_signed~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_ld_signed~regout\);

-- Location: LCCOMB_X31_Y13_N14
\cpu_0|av_fill_bit~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_fill_bit~1_combout\ = (\cpu_0|av_fill_bit~0_combout\ & \cpu_0|R_ctrl_ld_signed~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|av_fill_bit~0_combout\,
	datad => \cpu_0|R_ctrl_ld_signed~regout\,
	combout => \cpu_0|av_fill_bit~1_combout\);

-- Location: LCCOMB_X31_Y13_N10
\cpu_0|av_ld_byte2_data[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte2_data[7]~7_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_fill_bit~1_combout\))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_payload~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~19_combout\,
	datab => \cpu_0|av_fill_bit~1_combout\,
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte2_data[7]~7_combout\);

-- Location: LCCOMB_X30_Y13_N18
\rsp_xbar_mux_001|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~12_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout\,
	combout => \rsp_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X25_Y19_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(5) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14\)) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(5) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14\) # (GND)))
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16\ = CARRY((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14\) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15_combout\,
	cout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16\);

-- Location: LCCOMB_X22_Y19_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(30) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(30) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(30),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58_combout\);

-- Location: LCCOMB_X21_Y20_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\ = 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|irf_reg[1][1]~regout\) # (!\auto_hub|irf_reg[1][0]~regout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\);

-- Location: LCFF_X22_Y19_N17
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(29));

-- Location: LCFF_X24_Y19_N21
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(29),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCFF_X24_Y18_N19
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\);

-- Location: LCCOMB_X24_Y18_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(1) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(1),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCFF_X25_Y19_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X25_Y19_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(6) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16\ $ (GND))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(6) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16\ & VCC))
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18\ = CARRY((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(6) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17_combout\,
	cout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18\);

-- Location: LCFF_X25_Y19_N13
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X25_Y19_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(8) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20\ $ (GND))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(8) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20\ & VCC))
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22\ = CARRY((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(8) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21_combout\,
	cout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22\);

-- Location: LCCOMB_X23_Y20_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0_combout\) # ((\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(31) & \auto_hub|irf_reg[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0_combout\,
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(31),
	datad => \auto_hub|irf_reg[1][0]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1_combout\);

-- Location: LCCOMB_X23_Y20_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(31)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(31),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCFF_X23_Y20_N17
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(32),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X27_Y20_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(31),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: LCFF_X27_Y20_N13
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X24_Y20_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(31) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21_combout\);

-- Location: LCFF_X24_Y20_N17
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X29_Y17_N8
\cpu_0|d_writedata[25]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[25]~1_combout\ = (\cpu_0|Equal133~0_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))) # (!\cpu_0|Equal133~0_combout\ & 
-- (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \cpu_0|Equal133~0_combout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \cpu_0|d_writedata[25]~1_combout\);

-- Location: LCFF_X29_Y17_N9
\cpu_0|d_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[25]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(9));

-- Location: LCCOMB_X29_Y17_N4
\cmd_xbar_mux|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~17_combout\ = (\cpu_0|d_writedata\(9) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|d_writedata\(9),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~17_combout\);

-- Location: LCCOMB_X29_Y17_N26
\cpu_0|d_writedata[26]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[26]~2_combout\ = (\cpu_0|Equal133~0_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\cpu_0|Equal133~0_combout\ & 
-- (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \cpu_0|Equal133~0_combout\,
	datac => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \cpu_0|d_writedata[26]~2_combout\);

-- Location: LCFF_X29_Y17_N27
\cpu_0|d_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[26]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(10));

-- Location: LCCOMB_X29_Y17_N22
\cmd_xbar_mux|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~18_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(10),
	combout => \cmd_xbar_mux|src_payload~18_combout\);

-- Location: LCCOMB_X27_Y17_N30
\cpu_0|d_writedata[27]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[27]~3_combout\ = (\cpu_0|Equal133~0_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (!\cpu_0|Equal133~0_combout\ & 
-- (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datac => \cpu_0|Equal133~0_combout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \cpu_0|d_writedata[27]~3_combout\);

-- Location: LCFF_X27_Y17_N31
\cpu_0|d_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[27]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(11));

-- Location: LCCOMB_X25_Y15_N20
\cmd_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~10_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(11),
	combout => \cmd_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X25_Y16_N26
\cpu_0|d_writedata[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[28]~4_combout\ = (\cpu_0|Equal133~0_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\cpu_0|Equal133~0_combout\ & 
-- (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \cpu_0|Equal133~0_combout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \cpu_0|d_writedata[28]~4_combout\);

-- Location: LCFF_X25_Y16_N27
\cpu_0|d_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[28]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(12));

-- Location: LCCOMB_X25_Y16_N4
\cmd_xbar_mux|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~12_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(12),
	combout => \cmd_xbar_mux|src_payload~12_combout\);

-- Location: LCCOMB_X22_Y11_N22
\jtag_uart_0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~6_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((\jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\jtag_uart_0|Add0~5\))
-- \jtag_uart_0|Add0~7\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # (!\jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \jtag_uart_0|Add0~5\,
	combout => \jtag_uart_0|Add0~6_combout\,
	cout => \jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X22_Y11_N24
\jtag_uart_0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~8_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (!\jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (\jtag_uart_0|Add0~7\ $ (GND)))
-- \jtag_uart_0|Add0~9\ = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & !\jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \jtag_uart_0|Add0~7\,
	combout => \jtag_uart_0|Add0~8_combout\,
	cout => \jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X22_Y11_N26
\jtag_uart_0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~10_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (!\jtag_uart_0|Add0~9\)) # 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (\jtag_uart_0|Add0~9\ & VCC))
-- \jtag_uart_0|Add0~11\ = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & !\jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => VCC,
	cin => \jtag_uart_0|Add0~9\,
	combout => \jtag_uart_0|Add0~10_combout\,
	cout => \jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X22_Y11_N28
\jtag_uart_0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~12_combout\ = !\jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \jtag_uart_0|Add0~11\,
	combout => \jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X22_Y11_N6
\jtag_uart_0|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~1_combout\ = (\jtag_uart_0|Add0~8_combout\) # (\jtag_uart_0|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|Add0~8_combout\,
	datad => \jtag_uart_0|Add0~6_combout\,
	combout => \jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X22_Y11_N2
\jtag_uart_0|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~2_combout\ = (!\jtag_uart_0|LessThan1~0_combout\ & (\jtag_uart_0|Add0~12_combout\ & (!\jtag_uart_0|LessThan1~1_combout\ & !\jtag_uart_0|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|LessThan1~0_combout\,
	datab => \jtag_uart_0|Add0~12_combout\,
	datac => \jtag_uart_0|LessThan1~1_combout\,
	datad => \jtag_uart_0|Add0~10_combout\,
	combout => \jtag_uart_0|LessThan1~2_combout\);

-- Location: LCFF_X22_Y11_N3
\jtag_uart_0|fifo_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|LessThan1~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|fifo_AF~regout\);

-- Location: LCFF_X27_Y11_N5
\jtag_uart_0|ien_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|ien_AF~regout\);

-- Location: LCCOMB_X27_Y14_N20
\jtag_uart_0|av_readdata[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[8]~0_combout\ = (\jtag_uart_0|ien_AF~regout\ & ((\jtag_uart_0|pause_irq~regout\) # (\jtag_uart_0|fifo_AF~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|pause_irq~regout\,
	datab => \jtag_uart_0|fifo_AF~regout\,
	datad => \jtag_uart_0|ien_AF~regout\,
	combout => \jtag_uart_0|av_readdata[8]~0_combout\);

-- Location: LCFF_X27_Y14_N21
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|av_readdata[8]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X27_Y13_N28
\rsp_xbar_demux|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux|src1_valid~combout\ = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X25_Y15_N10
\cmd_xbar_mux|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~14_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(14),
	combout => \cmd_xbar_mux|src_payload~14_combout\);

-- Location: LCCOMB_X25_Y11_N12
\jtag_uart_0|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan0~0_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)) # ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	combout => \jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y11_N16
\jtag_uart_0|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan0~1_combout\ = (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & 
-- (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\jtag_uart_0|LessThan0~0_combout\ & 
-- !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datac => \jtag_uart_0|LessThan0~0_combout\,
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	combout => \jtag_uart_0|LessThan0~1_combout\);

-- Location: LCFF_X24_Y11_N17
\jtag_uart_0|fifo_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|LessThan0~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|fifo_AE~regout\);

-- Location: LCCOMB_X24_Y11_N18
\jtag_uart_0|av_readdata[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata\(9) = (\jtag_uart_0|ien_AE~regout\ & \jtag_uart_0|fifo_AE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|ien_AE~regout\,
	datac => \jtag_uart_0|fifo_AE~regout\,
	combout => \jtag_uart_0|av_readdata\(9));

-- Location: LCFF_X24_Y11_N19
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|av_readdata\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X30_Y11_N16
\switch_i|read_mux_out[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(9) = (\switch_i_external_connection_export~combout\(9) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_external_connection_export~combout\(9),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(9));

-- Location: LCFF_X30_Y11_N17
\switch_i|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(9));

-- Location: LCFF_X30_Y11_N19
\switch_i_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X30_Y11_N18
\rsp_xbar_mux_001|src_data[9]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[9]~22_combout\ = (\switch_i_s1_translator|read_latency_shift_reg\(0) & ((\switch_i_s1_translator|av_readdata_pre\(9)) # ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\switch_i_s1_translator|read_latency_shift_reg\(0) & (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9) & 
-- ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datab => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datac => \switch_i_s1_translator|av_readdata_pre\(9),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[9]~22_combout\);

-- Location: LCCOMB_X29_Y17_N16
\led_red_o|data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[9]~feeder_combout\ = \cpu_0|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|d_writedata\(9),
	combout => \led_red_o|data_out[9]~feeder_combout\);

-- Location: LCFF_X29_Y17_N17
\led_red_o|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[9]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(9));

-- Location: LCCOMB_X30_Y11_N30
\led_red_o|readdata[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(9) = (\led_red_o|data_out\(9) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \led_red_o|data_out\(9),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(9));

-- Location: LCFF_X30_Y11_N31
\led_red_o_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X33_Y15_N16
\custom_counter_component_0|readdata~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~7_combout\ = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & \custom_counter_component_0|custom_counter_unit_inst|counter_value\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \cpu_0|W_alu_result\(2),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(9),
	combout => \custom_counter_component_0|readdata~7_combout\);

-- Location: LCFF_X33_Y15_N17
\custom_counter_component_0|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(9));

-- Location: LCFF_X30_Y11_N3
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X30_Y11_N2
\rsp_xbar_mux_001|src_data[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[9]~21_combout\ = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(9)) # ((\led_red_o_s1_translator|av_readdata_pre\(9) & 
-- \led_red_o_s1_translator|read_latency_shift_reg\(0))))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\led_red_o_s1_translator|av_readdata_pre\(9) & ((\led_red_o_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \led_red_o_s1_translator|av_readdata_pre\(9),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(9),
	datad => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[9]~21_combout\);

-- Location: LCCOMB_X30_Y11_N26
\rsp_xbar_mux_001|src_data[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[9]~23_combout\ = (\rsp_xbar_mux_001|src_data[9]~22_combout\) # ((\rsp_xbar_mux_001|src_data[9]~21_combout\) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(9) & \rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datab => \rsp_xbar_mux_001|src_data[9]~22_combout\,
	datac => \rsp_xbar_demux|src1_valid~combout\,
	datad => \rsp_xbar_mux_001|src_data[9]~21_combout\,
	combout => \rsp_xbar_mux_001|src_data[9]~23_combout\);

-- Location: LCCOMB_X30_Y11_N12
\rsp_xbar_mux_001|src_data[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(9) = (\rsp_xbar_mux_001|src_data[9]~23_combout\) # ((\width_adapter_001|out_data\(9) & \rsp_xbar_demux_001|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_001|out_data\(9),
	datab => \rsp_xbar_mux_001|src_data[9]~23_combout\,
	datac => \rsp_xbar_demux_001|src1_valid~0_combout\,
	combout => \rsp_xbar_mux_001|src_data\(9));

-- Location: LCCOMB_X29_Y14_N18
\cpu_0|av_ld_byte1_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte1_data[1]~1_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_fill_bit~1_combout\)) # (!\cpu_0|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux_001|src_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux_001|src_data\(9),
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte1_data[1]~1_combout\);

-- Location: LCCOMB_X32_Y13_N2
\cpu_0|av_ld_byte2_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte2_data[1]~1_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_fill_bit~1_combout\))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_data\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data\(17),
	datab => \cpu_0|av_ld_aligning_data~regout\,
	datad => \cpu_0|av_fill_bit~1_combout\,
	combout => \cpu_0|av_ld_byte2_data[1]~1_combout\);

-- Location: LCCOMB_X32_Y13_N24
\cpu_0|av_ld_byte3_data_nxt~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~15_combout\ = (\sram_0|readdata\(9) & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \rsp_xbar_demux_001|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sram_0|readdata\(9),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \rsp_xbar_demux_001|src1_valid~0_combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~15_combout\);

-- Location: LCCOMB_X34_Y14_N26
\custom_counter_component_0|readdata~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~23_combout\ = (!\cpu_0|W_alu_result\(3) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(25) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(25),
	datad => \cpu_0|W_alu_result\(2),
	combout => \custom_counter_component_0|readdata~23_combout\);

-- Location: LCFF_X34_Y14_N27
\custom_counter_component_0|readdata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~23_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(25));

-- Location: LCFF_X33_Y13_N3
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(25),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X33_Y13_N2
\cpu_0|av_ld_byte3_data_nxt~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~16_combout\ = (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(25) & ((\rsp_xbar_demux|src1_valid~combout\) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(25))))) # (!\cpu_0_jtag_debug_module_translator|av_readdata_pre\(25) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(25),
	datad => \rsp_xbar_demux|src1_valid~combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~16_combout\);

-- Location: LCCOMB_X32_Y13_N14
\cpu_0|av_ld_byte3_data_nxt~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~17_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_fill_bit~1_combout\)) # (!\cpu_0|av_ld_aligning_data~regout\ & (((\cpu_0|av_ld_byte3_data_nxt~15_combout\) # (\cpu_0|av_ld_byte3_data_nxt~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_fill_bit~1_combout\,
	datab => \cpu_0|av_ld_aligning_data~regout\,
	datac => \cpu_0|av_ld_byte3_data_nxt~15_combout\,
	datad => \cpu_0|av_ld_byte3_data_nxt~16_combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~17_combout\);

-- Location: LCFF_X32_Y13_N15
\cpu_0|av_ld_byte3_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte3_data_nxt~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte3_data\(1));

-- Location: LCFF_X32_Y13_N3
\cpu_0|av_ld_byte2_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte2_data[1]~1_combout\,
	sdata => \cpu_0|av_ld_byte3_data\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte2_data\(1));

-- Location: LCCOMB_X29_Y14_N6
\cpu_0|av_ld_byte1_data_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte1_data_en~0_combout\ = (\cpu_0|D_iw\(4)) # ((\cpu_0|av_ld_rshift8~0_combout\) # ((!\cpu_0|av_ld_aligning_data~regout\) # (!\cpu_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(4),
	datab => \cpu_0|av_ld_rshift8~0_combout\,
	datac => \cpu_0|D_iw\(3),
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte1_data_en~0_combout\);

-- Location: LCFF_X29_Y14_N19
\cpu_0|av_ld_byte1_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte1_data[1]~1_combout\,
	sdata => \cpu_0|av_ld_byte2_data\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte1_data\(1));

-- Location: LCCOMB_X32_Y17_N10
\cpu_0|W_alu_result[9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[9]~11_combout\ = (\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_logic_result[9]~12_combout\)) # (!\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|F_pc[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[9]~12_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|F_pc[7]~5_combout\,
	combout => \cpu_0|W_alu_result[9]~11_combout\);

-- Location: LCCOMB_X29_Y19_N18
\cpu_0|Equal101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal101~1_combout\ = (\cpu_0|D_iw\(14) & !\cpu_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_iw\(14),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|Equal101~1_combout\);

-- Location: LCCOMB_X32_Y19_N26
\cpu_0|D_ctrl_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_rot_right~0_combout\ = (\cpu_0|D_iw\(12) & (!\cpu_0|D_iw\(13) & (\cpu_0|Equal101~1_combout\ & \cpu_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(12),
	datab => \cpu_0|D_iw\(13),
	datac => \cpu_0|Equal101~1_combout\,
	datad => \cpu_0|Equal2~5_combout\,
	combout => \cpu_0|D_ctrl_rot_right~0_combout\);

-- Location: LCFF_X32_Y19_N27
\cpu_0|R_ctrl_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_rot_right~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_rot_right~regout\);

-- Location: LCCOMB_X32_Y19_N22
\cpu_0|D_ctrl_shift_logical~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_shift_logical~0_combout\ = (\cpu_0|D_iw\(12) & (!\cpu_0|D_iw\(13) & \cpu_0|Equal2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(12),
	datab => \cpu_0|D_iw\(13),
	datad => \cpu_0|Equal2~5_combout\,
	combout => \cpu_0|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X32_Y19_N4
\cpu_0|D_ctrl_shift_logical~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_shift_logical~1_combout\ = (\cpu_0|D_iw\(15) & (!\cpu_0|D_iw\(16) & \cpu_0|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(15),
	datab => \cpu_0|D_iw\(16),
	datad => \cpu_0|D_ctrl_shift_logical~0_combout\,
	combout => \cpu_0|D_ctrl_shift_logical~1_combout\);

-- Location: LCFF_X32_Y19_N5
\cpu_0|R_ctrl_shift_logical\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_shift_logical~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_shift_logical~regout\);

-- Location: LCCOMB_X32_Y19_N14
\cpu_0|E_shift_rot_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_fill_bit~0_combout\ = (!\cpu_0|R_ctrl_shift_logical~regout\ & ((\cpu_0|R_ctrl_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(0)))) # (!\cpu_0|R_ctrl_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(31),
	datab => \cpu_0|R_ctrl_rot_right~regout\,
	datac => \cpu_0|R_ctrl_shift_logical~regout\,
	datad => \cpu_0|E_shift_rot_result\(0),
	combout => \cpu_0|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X32_Y19_N2
\cpu_0|E_shift_rot_result_nxt[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[0]~21_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(1)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_fill_bit~0_combout\,
	datad => \cpu_0|E_shift_rot_result\(1),
	combout => \cpu_0|E_shift_rot_result_nxt[0]~21_combout\);

-- Location: LCFF_X32_Y19_N3
\cpu_0|E_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[0]~21_combout\,
	sdata => \cpu_0|E_src1\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(0));

-- Location: LCCOMB_X32_Y19_N0
\cpu_0|E_shift_rot_result_nxt[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[1]~20_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(2)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(0),
	datad => \cpu_0|E_shift_rot_result\(2),
	combout => \cpu_0|E_shift_rot_result_nxt[1]~20_combout\);

-- Location: LCFF_X32_Y19_N1
\cpu_0|E_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[1]~20_combout\,
	sdata => \cpu_0|E_src1\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(1));

-- Location: LCCOMB_X32_Y19_N30
\cpu_0|E_shift_rot_result_nxt[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[2]~18_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(3)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(1),
	datad => \cpu_0|E_shift_rot_result\(3),
	combout => \cpu_0|E_shift_rot_result_nxt[2]~18_combout\);

-- Location: LCFF_X32_Y19_N31
\cpu_0|E_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[2]~18_combout\,
	sdata => \cpu_0|E_src1\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(2));

-- Location: LCCOMB_X32_Y19_N28
\cpu_0|E_shift_rot_result_nxt[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[3]~17_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(4))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(4),
	datad => \cpu_0|E_shift_rot_result\(2),
	combout => \cpu_0|E_shift_rot_result_nxt[3]~17_combout\);

-- Location: LCFF_X32_Y19_N29
\cpu_0|E_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[3]~17_combout\,
	sdata => \cpu_0|E_src1\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(3));

-- Location: LCCOMB_X32_Y19_N8
\cpu_0|E_shift_rot_result_nxt[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[4]~15_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(5))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(5),
	datad => \cpu_0|E_shift_rot_result\(3),
	combout => \cpu_0|E_shift_rot_result_nxt[4]~15_combout\);

-- Location: LCCOMB_X29_Y13_N18
\width_adapter_001|data_reg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~13_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\sram_0|readdata\(8)) # (\width_adapter_001|data_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(8),
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datac => \width_adapter_001|data_reg\(8),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \width_adapter_001|data_reg~13_combout\);

-- Location: LCFF_X29_Y13_N19
\width_adapter_001|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(8));

-- Location: LCFF_X29_Y13_N25
\sram_0|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[8]~8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(8));

-- Location: LCCOMB_X29_Y13_N24
\cpu_0|F_iw[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[8]~35_combout\ = (\rsp_xbar_demux_001|src0_valid~0_combout\ & ((\width_adapter_001|data_reg\(8)) # ((\sram_0|readdata\(8) & !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~0_combout\,
	datab => \width_adapter_001|data_reg\(8),
	datac => \sram_0|readdata\(8),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \cpu_0|F_iw[8]~35_combout\);

-- Location: LCCOMB_X27_Y14_N0
\cpu_0|F_iw[8]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[8]~36_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[8]~35_combout\) # ((\rsp_xbar_demux|src0_valid~combout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src0_valid~combout\,
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datac => \cpu_0|D_iw[5]~1_combout\,
	datad => \cpu_0|F_iw[8]~35_combout\,
	combout => \cpu_0|F_iw[8]~36_combout\);

-- Location: LCFF_X27_Y14_N1
\cpu_0|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[8]~36_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(8));

-- Location: LCCOMB_X30_Y20_N0
\cpu_0|E_src1[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[4]~16_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \cpu_0|D_iw\(8),
	datad => \cpu_0|R_src1~26_combout\,
	combout => \cpu_0|E_src1[4]~16_combout\);

-- Location: LCCOMB_X28_Y20_N16
\cpu_0|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[1]~2_combout\ = (\cpu_0|F_pc\(1) & (!\cpu_0|F_pc_plus_one[0]~1\)) # (!\cpu_0|F_pc\(1) & ((\cpu_0|F_pc_plus_one[0]~1\) # (GND)))
-- \cpu_0|F_pc_plus_one[1]~3\ = CARRY((!\cpu_0|F_pc_plus_one[0]~1\) # (!\cpu_0|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|F_pc\(1),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[0]~1\,
	combout => \cpu_0|F_pc_plus_one[1]~2_combout\,
	cout => \cpu_0|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X28_Y20_N18
\cpu_0|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[2]~4_combout\ = (\cpu_0|F_pc\(2) & (\cpu_0|F_pc_plus_one[1]~3\ $ (GND))) # (!\cpu_0|F_pc\(2) & (!\cpu_0|F_pc_plus_one[1]~3\ & VCC))
-- \cpu_0|F_pc_plus_one[2]~5\ = CARRY((\cpu_0|F_pc\(2) & !\cpu_0|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(2),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[1]~3\,
	combout => \cpu_0|F_pc_plus_one[2]~4_combout\,
	cout => \cpu_0|F_pc_plus_one[2]~5\);

-- Location: LCFF_X30_Y20_N1
\cpu_0|E_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[4]~16_combout\,
	sdata => \cpu_0|F_pc_plus_one[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(4));

-- Location: LCFF_X32_Y19_N9
\cpu_0|E_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[4]~15_combout\,
	sdata => \cpu_0|E_src1\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(4));

-- Location: LCCOMB_X32_Y19_N16
\cpu_0|E_shift_rot_result_nxt[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[5]~0_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(6)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(4),
	datad => \cpu_0|E_shift_rot_result\(6),
	combout => \cpu_0|E_shift_rot_result_nxt[5]~0_combout\);

-- Location: LCFF_X32_Y19_N17
\cpu_0|E_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[5]~0_combout\,
	sdata => \cpu_0|E_src1\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(5));

-- Location: LCCOMB_X32_Y19_N10
\cpu_0|E_shift_rot_result_nxt[6]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[6]~16_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(7)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(5),
	datad => \cpu_0|E_shift_rot_result\(7),
	combout => \cpu_0|E_shift_rot_result_nxt[6]~16_combout\);

-- Location: LCFF_X32_Y19_N11
\cpu_0|E_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[6]~16_combout\,
	sdata => \cpu_0|E_src1\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(6));

-- Location: LCCOMB_X32_Y19_N6
\cpu_0|E_shift_rot_result_nxt[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[7]~14_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(8)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(6),
	datad => \cpu_0|E_shift_rot_result\(8),
	combout => \cpu_0|E_shift_rot_result_nxt[7]~14_combout\);

-- Location: LCCOMB_X29_Y16_N22
\cpu_0|E_src1[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[7]~13_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \cpu_0|D_iw\(11),
	datad => \cpu_0|R_src1~26_combout\,
	combout => \cpu_0|E_src1[7]~13_combout\);

-- Location: LCCOMB_X28_Y20_N20
\cpu_0|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[3]~6_combout\ = (\cpu_0|F_pc\(3) & (!\cpu_0|F_pc_plus_one[2]~5\)) # (!\cpu_0|F_pc\(3) & ((\cpu_0|F_pc_plus_one[2]~5\) # (GND)))
-- \cpu_0|F_pc_plus_one[3]~7\ = CARRY((!\cpu_0|F_pc_plus_one[2]~5\) # (!\cpu_0|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(3),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[2]~5\,
	combout => \cpu_0|F_pc_plus_one[3]~6_combout\,
	cout => \cpu_0|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X28_Y20_N22
\cpu_0|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[4]~8_combout\ = (\cpu_0|F_pc\(4) & (\cpu_0|F_pc_plus_one[3]~7\ $ (GND))) # (!\cpu_0|F_pc\(4) & (!\cpu_0|F_pc_plus_one[3]~7\ & VCC))
-- \cpu_0|F_pc_plus_one[4]~9\ = CARRY((\cpu_0|F_pc\(4) & !\cpu_0|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(4),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[3]~7\,
	combout => \cpu_0|F_pc_plus_one[4]~8_combout\,
	cout => \cpu_0|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X28_Y20_N24
\cpu_0|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[5]~10_combout\ = (\cpu_0|F_pc\(5) & (!\cpu_0|F_pc_plus_one[4]~9\)) # (!\cpu_0|F_pc\(5) & ((\cpu_0|F_pc_plus_one[4]~9\) # (GND)))
-- \cpu_0|F_pc_plus_one[5]~11\ = CARRY((!\cpu_0|F_pc_plus_one[4]~9\) # (!\cpu_0|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(5),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[4]~9\,
	combout => \cpu_0|F_pc_plus_one[5]~10_combout\,
	cout => \cpu_0|F_pc_plus_one[5]~11\);

-- Location: LCFF_X29_Y16_N23
\cpu_0|E_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[7]~13_combout\,
	sdata => \cpu_0|F_pc_plus_one[5]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(7));

-- Location: LCFF_X32_Y19_N7
\cpu_0|E_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[7]~14_combout\,
	sdata => \cpu_0|E_src1\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(7));

-- Location: LCCOMB_X32_Y19_N12
\cpu_0|E_shift_rot_result_nxt[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[8]~13_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(9))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(9),
	datad => \cpu_0|E_shift_rot_result\(7),
	combout => \cpu_0|E_shift_rot_result_nxt[8]~13_combout\);

-- Location: LCCOMB_X30_Y13_N2
\width_adapter_001|data_reg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~12_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\sram_0|readdata\(10)) # (\width_adapter_001|data_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(10),
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datac => \width_adapter_001|data_reg\(10),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \width_adapter_001|data_reg~12_combout\);

-- Location: LCFF_X30_Y13_N3
\width_adapter_001|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(10));

-- Location: LCCOMB_X30_Y13_N0
\width_adapter_001|out_data[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|out_data\(10) = (\width_adapter_001|data_reg\(10)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \sram_0|readdata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \sram_0|readdata\(10),
	datad => \width_adapter_001|data_reg\(10),
	combout => \width_adapter_001|out_data\(10));

-- Location: LCCOMB_X22_Y20_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(12),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: LCFF_X22_Y20_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X25_Y20_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(12))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) & 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(12),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25_combout\);

-- Location: LCCOMB_X24_Y18_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout\) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1_combout\);

-- Location: LCFF_X24_Y18_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout\);

-- Location: LCFF_X24_Y18_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout\);

-- Location: LCCOMB_X24_Y18_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(35))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\);

-- Location: LCFF_X25_Y20_N15
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X25_Y20_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5_combout\);

-- Location: LCCOMB_X25_Y20_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(12) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(12),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCFF_X25_Y20_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X25_Y20_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4_combout\);

-- Location: LCCOMB_X23_Y21_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~82_combout\ = (\auto_hub|irf_reg[1][0]~regout\ & \auto_hub|irf_reg[1][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~82_combout\);

-- Location: LCFF_X23_Y21_N7
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~82_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010~regout\);

-- Location: LCCOMB_X21_Y20_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010~regout\ & ((\altera_internal_jtag~TDIUTAP\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(16),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X21_Y20_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(15))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68_combout\ & (!\auto_hub|irf_reg[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(15),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCFF_X21_Y20_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69_combout\,
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X21_Y20_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(15),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: LCFF_X21_Y20_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCFF_X25_Y20_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(15),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X25_Y20_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(12))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(12),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(12),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74_combout\);

-- Location: LCCOMB_X24_Y20_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(13) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(13),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23_combout\);

-- Location: LCFF_X24_Y20_N21
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X24_Y21_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(16) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(16),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12_combout\);

-- Location: LCFF_X24_Y21_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X25_Y15_N4
\cmd_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~3_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(1),
	combout => \cmd_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X25_Y15_N30
\cmd_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~2_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(2),
	combout => \cmd_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X23_Y16_N24
\cmd_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~4_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(3),
	combout => \cmd_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X23_Y16_N10
\cmd_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~1_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(4),
	combout => \cmd_xbar_mux|src_payload~1_combout\);

-- Location: LCFF_X23_Y16_N13
\cpu_0|d_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(5));

-- Location: LCCOMB_X23_Y16_N12
\cmd_xbar_mux|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~13_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(5),
	combout => \cmd_xbar_mux|src_payload~13_combout\);

-- Location: LCFF_X23_Y16_N7
\cpu_0|d_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(6));

-- Location: LCCOMB_X23_Y16_N6
\cmd_xbar_mux|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~21_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(6),
	combout => \cmd_xbar_mux|src_payload~21_combout\);

-- Location: LCFF_X23_Y16_N9
\cpu_0|d_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(7));

-- Location: LCCOMB_X23_Y16_N8
\cmd_xbar_mux|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~20_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(7),
	combout => \cmd_xbar_mux|src_payload~20_combout\);

-- Location: LCCOMB_X25_Y20_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1_combout\);

-- Location: LCCOMB_X24_Y20_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(5) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(5),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCFF_X24_Y20_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X25_Y20_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2_combout\);

-- Location: LCCOMB_X24_Y21_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(8),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31_combout\);

-- Location: LCFF_X24_Y21_N7
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X22_Y20_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(8)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(8),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(8),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCCOMB_X24_Y20_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(9) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(9),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCFF_X24_Y20_N15
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X25_Y20_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(9)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(9),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(9),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78_combout\);

-- Location: LCCOMB_X22_Y20_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(11),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X19_Y20_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\ = (!\auto_hub|virtual_ir_scan_reg~regout\ & (\auto_hub|node_ena[1]~reg0_regout\ & 
-- ((\auto_hub|shadow_jsm|state\(3)) # (\auto_hub|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|node_ena[1]~reg0_regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\);

-- Location: LCFF_X22_Y20_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X22_Y20_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(10),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCFF_X22_Y20_N19
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X22_Y20_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(9),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: LCFF_X22_Y20_N21
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X22_Y20_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(10),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: LCFF_X22_Y20_N3
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X25_Y20_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(10))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) & 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26_combout\);

-- Location: LCFF_X25_Y20_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X28_Y14_N18
\cpu_0|W_rf_wr_data[11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[11]~15_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|av_ld_byte1_data\(3))) # (!\cpu_0|R_ctrl_ld~regout\ & (((!\cpu_0|E_alu_result~22_combout\ & \cpu_0|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte1_data\(3),
	datab => \cpu_0|E_alu_result~22_combout\,
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|W_alu_result\(11),
	combout => \cpu_0|W_rf_wr_data[11]~15_combout\);

-- Location: LCFF_X30_Y14_N3
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(12),
	combout => \switch_i_external_connection_export~combout\(12));

-- Location: LCCOMB_X30_Y14_N4
\switch_i|read_mux_out[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(12) = (!\cpu_0|W_alu_result\(3) & (\switch_i_external_connection_export~combout\(12) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \switch_i_external_connection_export~combout\(12),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(12));

-- Location: LCFF_X30_Y14_N5
\switch_i|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(12));

-- Location: LCFF_X30_Y14_N13
\switch_i_s1_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X30_Y14_N2
\rsp_xbar_mux_001|src_data[12]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[12]~28_combout\ = (\switch_i_s1_translator|read_latency_shift_reg\(0) & ((\switch_i_s1_translator|av_readdata_pre\(12)) # ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # (!\switch_i_s1_translator|read_latency_shift_reg\(0) & (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datab => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \switch_i_s1_translator|av_readdata_pre\(12),
	combout => \rsp_xbar_mux_001|src_data[12]~28_combout\);

-- Location: LCCOMB_X33_Y15_N14
\custom_counter_component_0|readdata~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~10_combout\ = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & !\custom_counter_component_0|custom_counter_unit_inst|counter_value\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \cpu_0|W_alu_result\(2),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(12),
	combout => \custom_counter_component_0|readdata~10_combout\);

-- Location: LCFF_X33_Y15_N15
\custom_counter_component_0|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(12));

-- Location: LCFF_X30_Y14_N1
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X25_Y16_N18
\led_red_o|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[12]~feeder_combout\ = \cpu_0|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(12),
	combout => \led_red_o|data_out[12]~feeder_combout\);

-- Location: LCFF_X25_Y16_N19
\led_red_o|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[12]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(12));

-- Location: LCCOMB_X30_Y14_N30
\led_red_o|readdata[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(12) = (!\cpu_0|W_alu_result\(3) & (\led_red_o|data_out\(12) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \led_red_o|data_out\(12),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(12));

-- Location: LCFF_X30_Y14_N31
\led_red_o_s1_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X30_Y14_N0
\rsp_xbar_mux_001|src_data[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[12]~27_combout\ = (\led_red_o_s1_translator|read_latency_shift_reg\(0) & ((\led_red_o_s1_translator|av_readdata_pre\(12)) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(12))))) # (!\led_red_o_s1_translator|read_latency_shift_reg\(0) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(12),
	datad => \led_red_o_s1_translator|av_readdata_pre\(12),
	combout => \rsp_xbar_mux_001|src_data[12]~27_combout\);

-- Location: LCCOMB_X30_Y14_N22
\rsp_xbar_mux_001|src_data[12]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[12]~29_combout\ = (\rsp_xbar_mux_001|src_data[12]~28_combout\) # ((\rsp_xbar_mux_001|src_data[12]~27_combout\) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(12) & \rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datab => \rsp_xbar_mux_001|src_data[12]~28_combout\,
	datac => \rsp_xbar_demux|src1_valid~combout\,
	datad => \rsp_xbar_mux_001|src_data[12]~27_combout\,
	combout => \rsp_xbar_mux_001|src_data[12]~29_combout\);

-- Location: LCCOMB_X30_Y14_N24
\rsp_xbar_mux_001|src_data[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(12) = (\rsp_xbar_mux_001|src_data[12]~29_combout\) # ((\rsp_xbar_demux_001|src1_valid~0_combout\ & \width_adapter_001|out_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datac => \width_adapter_001|out_data\(12),
	datad => \rsp_xbar_mux_001|src_data[12]~29_combout\,
	combout => \rsp_xbar_mux_001|src_data\(12));

-- Location: LCCOMB_X29_Y14_N0
\cpu_0|av_ld_byte1_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte1_data[4]~4_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_fill_bit~1_combout\)) # (!\cpu_0|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux_001|src_data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux_001|src_data\(12),
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte1_data[4]~4_combout\);

-- Location: LCCOMB_X31_Y13_N0
\cpu_0|av_ld_byte2_data[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte2_data[4]~2_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_fill_bit~1_combout\))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_data\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data\(20),
	datab => \cpu_0|av_fill_bit~1_combout\,
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte2_data[4]~2_combout\);

-- Location: LCCOMB_X31_Y13_N8
\cpu_0|av_ld_byte3_data_nxt~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~24_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (((\cpu_0|R_ctrl_ld_signed~regout\ & \cpu_0|av_fill_bit~0_combout\)))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_ld_byte3_data_nxt~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte3_data_nxt~18_combout\,
	datab => \cpu_0|R_ctrl_ld_signed~regout\,
	datac => \cpu_0|av_ld_aligning_data~regout\,
	datad => \cpu_0|av_fill_bit~0_combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~24_combout\);

-- Location: LCFF_X31_Y13_N9
\cpu_0|av_ld_byte3_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte3_data_nxt~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte3_data\(4));

-- Location: LCFF_X31_Y13_N1
\cpu_0|av_ld_byte2_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte2_data[4]~2_combout\,
	sdata => \cpu_0|av_ld_byte3_data\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte2_data\(4));

-- Location: LCFF_X29_Y14_N1
\cpu_0|av_ld_byte1_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte1_data[4]~4_combout\,
	sdata => \cpu_0|av_ld_byte2_data\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte1_data\(4));

-- Location: LCCOMB_X28_Y14_N4
\cpu_0|W_rf_wr_data[12]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[12]~16_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte1_data\(4))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(12) & ((!\cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(12),
	datab => \cpu_0|av_ld_byte1_data\(4),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|E_alu_result~22_combout\,
	combout => \cpu_0|W_rf_wr_data[12]~16_combout\);

-- Location: LCCOMB_X28_Y14_N0
\cpu_0|W_rf_wr_data[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[14]~18_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|av_ld_byte1_data\(6))) # (!\cpu_0|R_ctrl_ld~regout\ & (((!\cpu_0|E_alu_result~22_combout\ & \cpu_0|W_alu_result\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte1_data\(6),
	datab => \cpu_0|E_alu_result~22_combout\,
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|W_alu_result\(14),
	combout => \cpu_0|W_rf_wr_data[14]~18_combout\);

-- Location: LCCOMB_X28_Y14_N2
\cpu_0|W_rf_wr_data[15]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[15]~19_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte1_data\(7))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(15) & ((!\cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(15),
	datab => \cpu_0|av_ld_byte1_data\(7),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|E_alu_result~22_combout\,
	combout => \cpu_0|W_rf_wr_data[15]~19_combout\);

-- Location: LCCOMB_X32_Y13_N0
\cpu_0|av_ld_byte2_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte2_data[0]~0_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_fill_bit~1_combout\))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_data\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data\(16),
	datab => \cpu_0|av_ld_aligning_data~regout\,
	datad => \cpu_0|av_fill_bit~1_combout\,
	combout => \cpu_0|av_ld_byte2_data[0]~0_combout\);

-- Location: LCCOMB_X29_Y13_N22
\cpu_0|av_ld_byte3_data_nxt~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~12_combout\ = (\sram_0|readdata\(8) & (\rsp_xbar_demux_001|src1_valid~0_combout\ & \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(8),
	datac => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X33_Y13_N24
\custom_counter_component_0|readdata~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~22_combout\ = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & \custom_counter_component_0|custom_counter_unit_inst|counter_value\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(24),
	combout => \custom_counter_component_0|readdata~22_combout\);

-- Location: LCFF_X33_Y13_N25
\custom_counter_component_0|readdata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(24));

-- Location: LCFF_X33_Y13_N31
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(24),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X33_Y13_N30
\cpu_0|av_ld_byte3_data_nxt~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~13_combout\ = (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(24) & ((\rsp_xbar_demux|src1_valid~combout\) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(24))))) # (!\cpu_0_jtag_debug_module_translator|av_readdata_pre\(24) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(24),
	datad => \rsp_xbar_demux|src1_valid~combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~13_combout\);

-- Location: LCCOMB_X32_Y13_N20
\cpu_0|av_ld_byte3_data_nxt~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~14_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_fill_bit~1_combout\)) # (!\cpu_0|av_ld_aligning_data~regout\ & (((\cpu_0|av_ld_byte3_data_nxt~12_combout\) # (\cpu_0|av_ld_byte3_data_nxt~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_fill_bit~1_combout\,
	datab => \cpu_0|av_ld_aligning_data~regout\,
	datac => \cpu_0|av_ld_byte3_data_nxt~12_combout\,
	datad => \cpu_0|av_ld_byte3_data_nxt~13_combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCFF_X32_Y13_N21
\cpu_0|av_ld_byte3_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte3_data_nxt~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte3_data\(0));

-- Location: LCFF_X32_Y13_N1
\cpu_0|av_ld_byte2_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte2_data[0]~0_combout\,
	sdata => \cpu_0|av_ld_byte3_data\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte2_data\(0));

-- Location: LCCOMB_X28_Y14_N12
\cpu_0|W_rf_wr_data[16]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[16]~20_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte2_data\(0))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(16) & ((!\cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(16),
	datab => \cpu_0|R_ctrl_ld~regout\,
	datac => \cpu_0|av_ld_byte2_data\(0),
	datad => \cpu_0|E_alu_result~22_combout\,
	combout => \cpu_0|W_rf_wr_data[16]~20_combout\);

-- Location: LCCOMB_X30_Y17_N26
\cpu_0|E_src2[17]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[17]~3_combout\ = (\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(21)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \cpu_0|D_iw\(21),
	datad => \cpu_0|R_src2_use_imm~regout\,
	combout => \cpu_0|E_src2[17]~3_combout\);

-- Location: LCCOMB_X30_Y21_N14
\cpu_0|Equal2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~10_combout\ = (\cpu_0|D_iw\(0) & (!\cpu_0|D_iw\(3) & (!\cpu_0|D_iw\(1) & !\cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(0),
	datab => \cpu_0|D_iw\(3),
	datac => \cpu_0|D_iw\(1),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|Equal2~10_combout\);

-- Location: LCCOMB_X31_Y20_N2
\cpu_0|Equal101~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal101~7_combout\ = (!\cpu_0|D_iw\(2) & (\cpu_0|Equal2~10_combout\ & !\cpu_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(2),
	datac => \cpu_0|Equal2~10_combout\,
	datad => \cpu_0|D_iw\(5),
	combout => \cpu_0|Equal101~7_combout\);

-- Location: LCCOMB_X29_Y20_N10
\cpu_0|D_ctrl_force_src2_zero~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_force_src2_zero~0_combout\ = (\cpu_0|D_iw\(13) & ((\cpu_0|D_iw\(15) & (!\cpu_0|D_iw\(14))) # (!\cpu_0|D_iw\(15) & ((!\cpu_0|D_iw\(16)))))) # (!\cpu_0|D_iw\(13) & (((!\cpu_0|D_iw\(16) & \cpu_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(13),
	datab => \cpu_0|D_iw\(14),
	datac => \cpu_0|D_iw\(16),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X29_Y20_N20
\cpu_0|D_ctrl_force_src2_zero~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_force_src2_zero~1_combout\ = (\cpu_0|D_ctrl_force_src2_zero~0_combout\ & ((\cpu_0|D_iw\(11)) # (\cpu_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(11),
	datab => \cpu_0|D_ctrl_force_src2_zero~0_combout\,
	datac => \cpu_0|D_iw\(16),
	combout => \cpu_0|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X31_Y20_N12
\cpu_0|D_ctrl_force_src2_zero~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_force_src2_zero~2_combout\ = (\cpu_0|Equal101~7_combout\) # ((!\cpu_0|D_iw\(12) & (\cpu_0|D_ctrl_force_src2_zero~1_combout\ & \cpu_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(12),
	datab => \cpu_0|Equal101~7_combout\,
	datac => \cpu_0|D_ctrl_force_src2_zero~1_combout\,
	datad => \cpu_0|Equal2~5_combout\,
	combout => \cpu_0|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X28_Y16_N20
\cpu_0|D_ctrl_force_src2_zero~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_force_src2_zero~3_combout\ = (\cpu_0|Equal101~6_combout\) # ((\cpu_0|D_ctrl_force_src2_zero~2_combout\) # (!\cpu_0|D_ctrl_retaddr~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal101~6_combout\,
	datab => \cpu_0|D_ctrl_retaddr~2_combout\,
	datad => \cpu_0|D_ctrl_force_src2_zero~2_combout\,
	combout => \cpu_0|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCFF_X28_Y16_N21
\cpu_0|R_ctrl_force_src2_zero\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_force_src2_zero~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_force_src2_zero~regout\);

-- Location: LCCOMB_X31_Y14_N18
\cpu_0|Equal2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~11_combout\ = (\cpu_0|D_iw\(2) & (!\cpu_0|D_iw\(5) & \cpu_0|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_iw\(2),
	datac => \cpu_0|D_iw\(5),
	datad => \cpu_0|Equal2~4_combout\,
	combout => \cpu_0|Equal2~11_combout\);

-- Location: LCCOMB_X31_Y14_N4
\cpu_0|D_ctrl_unsigned_lo_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\ = (\cpu_0|Equal2~2_combout\ & ((\cpu_0|D_iw\(5) $ (\cpu_0|D_iw\(2))))) # (!\cpu_0|Equal2~2_combout\ & (\cpu_0|Equal2~7_combout\ & (\cpu_0|D_iw\(5) $ (\cpu_0|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal2~2_combout\,
	datab => \cpu_0|Equal2~7_combout\,
	datac => \cpu_0|D_iw\(5),
	datad => \cpu_0|D_iw\(2),
	combout => \cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X31_Y14_N22
\cpu_0|D_ctrl_unsigned_lo_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\ = (\cpu_0|Equal2~11_combout\) # ((\cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\) # ((\cpu_0|D_ctrl_shift_logical~0_combout\ & !\cpu_0|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_shift_logical~0_combout\,
	datab => \cpu_0|Equal2~11_combout\,
	datac => \cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\,
	datad => \cpu_0|D_iw\(11),
	combout => \cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCFF_X31_Y14_N23
\cpu_0|R_ctrl_unsigned_lo_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_unsigned_lo_imm16~regout\);

-- Location: LCCOMB_X31_Y16_N2
\cpu_0|R_src2_hi~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_hi~0_combout\ = (\cpu_0|R_ctrl_force_src2_zero~regout\) # (\cpu_0|R_ctrl_unsigned_lo_imm16~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|R_ctrl_force_src2_zero~regout\,
	datad => \cpu_0|R_ctrl_unsigned_lo_imm16~regout\,
	combout => \cpu_0|R_src2_hi~0_combout\);

-- Location: LCFF_X30_Y17_N27
\cpu_0|E_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[17]~3_combout\,
	sdata => \cpu_0|D_iw\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(17));

-- Location: LCCOMB_X30_Y17_N28
\cpu_0|E_src2[16]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[16]~4_combout\ = (\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(21))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src2_use_imm~regout\,
	datab => \cpu_0|D_iw\(21),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \cpu_0|E_src2[16]~4_combout\);

-- Location: LCFF_X30_Y17_N29
\cpu_0|E_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[16]~4_combout\,
	sdata => \cpu_0|D_iw\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(16));

-- Location: LCCOMB_X31_Y17_N26
\cpu_0|R_src2_lo[15]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[15]~7_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(21)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \cpu_0|R_src2_lo~0_combout\,
	datac => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|D_iw\(21),
	combout => \cpu_0|R_src2_lo[15]~7_combout\);

-- Location: LCFF_X31_Y17_N27
\cpu_0|E_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[15]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(15));

-- Location: LCCOMB_X31_Y13_N22
\cpu_0|av_ld_byte2_data[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte2_data[2]~4_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_fill_bit~1_combout\))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_data\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data\(18),
	datab => \cpu_0|av_fill_bit~1_combout\,
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte2_data[2]~4_combout\);

-- Location: LCCOMB_X31_Y13_N30
\cpu_0|av_ld_byte3_data_nxt~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~26_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (((\cpu_0|R_ctrl_ld_signed~regout\ & \cpu_0|av_fill_bit~0_combout\)))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_ld_byte3_data_nxt~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte3_data_nxt~20_combout\,
	datab => \cpu_0|R_ctrl_ld_signed~regout\,
	datac => \cpu_0|av_ld_aligning_data~regout\,
	datad => \cpu_0|av_fill_bit~0_combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~26_combout\);

-- Location: LCFF_X31_Y13_N31
\cpu_0|av_ld_byte3_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte3_data_nxt~26_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte3_data\(2));

-- Location: LCFF_X31_Y13_N23
\cpu_0|av_ld_byte2_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte2_data[2]~4_combout\,
	sdata => \cpu_0|av_ld_byte3_data\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte2_data\(2));

-- Location: LCCOMB_X28_Y14_N6
\cpu_0|W_rf_wr_data[18]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[18]~24_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte2_data\(2))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(18) & ((!\cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(18),
	datab => \cpu_0|av_ld_byte2_data\(2),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|E_alu_result~22_combout\,
	combout => \cpu_0|W_rf_wr_data[18]~24_combout\);

-- Location: LCCOMB_X31_Y13_N20
\cpu_0|av_ld_byte2_data[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte2_data[3]~3_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_fill_bit~1_combout\))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_data\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data\(19),
	datab => \cpu_0|av_fill_bit~1_combout\,
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte2_data[3]~3_combout\);

-- Location: LCFF_X30_Y13_N31
\sram_0|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[11]~11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(11));

-- Location: LCCOMB_X30_Y16_N18
\cpu_0|av_ld_byte3_data_nxt~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~19_combout\ = (\rsp_xbar_mux_001|src_payload~12_combout\ & ((\sram_0|readdata\(11)) # ((\rsp_xbar_demux|src1_valid~combout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(27))))) # 
-- (!\rsp_xbar_mux_001|src_payload~12_combout\ & (\rsp_xbar_demux|src1_valid~combout\ & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~12_combout\,
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \sram_0|readdata\(11),
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(27),
	combout => \cpu_0|av_ld_byte3_data_nxt~19_combout\);

-- Location: LCCOMB_X31_Y13_N24
\cpu_0|av_ld_byte3_data_nxt~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~25_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_fill_bit~0_combout\ & ((\cpu_0|R_ctrl_ld_signed~regout\)))) # (!\cpu_0|av_ld_aligning_data~regout\ & (((\cpu_0|av_ld_byte3_data_nxt~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_fill_bit~0_combout\,
	datab => \cpu_0|av_ld_byte3_data_nxt~19_combout\,
	datac => \cpu_0|av_ld_aligning_data~regout\,
	datad => \cpu_0|R_ctrl_ld_signed~regout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~25_combout\);

-- Location: LCFF_X31_Y13_N25
\cpu_0|av_ld_byte3_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte3_data_nxt~25_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte3_data\(3));

-- Location: LCFF_X31_Y13_N21
\cpu_0|av_ld_byte2_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte2_data[3]~3_combout\,
	sdata => \cpu_0|av_ld_byte3_data\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte2_data\(3));

-- Location: LCCOMB_X30_Y16_N16
\cpu_0|E_src2[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[19]~1_combout\ = (\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(21)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|D_iw\(21),
	combout => \cpu_0|E_src2[19]~1_combout\);

-- Location: LCFF_X30_Y16_N17
\cpu_0|E_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[19]~1_combout\,
	sdata => \cpu_0|D_iw\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(19));

-- Location: LCCOMB_X33_Y16_N30
\cpu_0|E_logic_result[19]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[19]~2_combout\ = (\cpu_0|E_src1\(19) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src2\(19) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src1\(19) & ((\cpu_0|E_src2\(19) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src2\(19) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(19),
	datab => \cpu_0|E_src2\(19),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[19]~2_combout\);

-- Location: LCCOMB_X32_Y16_N2
\cpu_0|W_alu_result[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[19]~1_combout\ = (\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_logic_result[19]~2_combout\))) # (!\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_arith_result[19]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_arith_result[19]~2_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|E_logic_result[19]~2_combout\,
	combout => \cpu_0|W_alu_result[19]~1_combout\);

-- Location: LCCOMB_X33_Y16_N8
\cpu_0|E_shift_rot_result_nxt[20]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[20]~1_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(21))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(21),
	datab => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \cpu_0|E_shift_rot_result\(19),
	combout => \cpu_0|E_shift_rot_result_nxt[20]~1_combout\);

-- Location: LCCOMB_X27_Y18_N2
\cpu_0|R_src1[21]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[21]~40_combout\ = (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & (!\cpu_0|R_src1~27_combout\ & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \cpu_0|R_src1~27_combout\,
	datac => \cpu_0|E_valid~regout\,
	datad => \cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \cpu_0|R_src1[21]~40_combout\);

-- Location: LCFF_X27_Y18_N3
\cpu_0|E_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[21]~40_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(21));

-- Location: LCCOMB_X33_Y16_N0
\cpu_0|E_logic_result[21]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[21]~31_combout\ = (\cpu_0|E_src2\(21) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src1\(21)))))) # (!\cpu_0|E_src2\(21) & ((\cpu_0|E_src1\(21) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src1\(21) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(21),
	datab => \cpu_0|R_logic_op\(0),
	datac => \cpu_0|E_src1\(21),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[21]~31_combout\);

-- Location: LCCOMB_X32_Y18_N12
\cpu_0|W_alu_result[24]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[24]~22_combout\ = (\cpu_0|R_ctrl_shift_rot~regout\) # ((!\cpu_0|R_ctrl_logic~regout\ & \cpu_0|E_alu_sub~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot~regout\,
	datac => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|E_alu_sub~regout\,
	combout => \cpu_0|W_alu_result[24]~22_combout\);

-- Location: LCCOMB_X30_Y17_N10
\cpu_0|E_src2[21]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[21]~14_combout\ = (\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(21)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datab => \cpu_0|D_iw\(21),
	datad => \cpu_0|R_src2_use_imm~regout\,
	combout => \cpu_0|E_src2[21]~14_combout\);

-- Location: LCFF_X30_Y17_N11
\cpu_0|E_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[21]~14_combout\,
	sdata => \cpu_0|D_iw\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(21));

-- Location: LCCOMB_X31_Y13_N28
\cpu_0|av_ld_byte2_data[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte2_data[6]~6_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_fill_bit~1_combout\))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\rsp_xbar_mux_001|src_data\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data\(22),
	datab => \cpu_0|av_fill_bit~1_combout\,
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte2_data[6]~6_combout\);

-- Location: LCFF_X23_Y19_N21
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X25_Y17_N30
\cpu_0|d_writedata[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[24]~feeder_combout\ = \cpu_0|d_writedata[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata[24]~0_combout\,
	combout => \cpu_0|d_writedata[24]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N6
\cpu_0|R_src1[23]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[23]~38_combout\ = (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & (!\cpu_0|R_src1~27_combout\ & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datab => \cpu_0|R_src1~27_combout\,
	datac => \cpu_0|E_valid~regout\,
	datad => \cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \cpu_0|R_src1[23]~38_combout\);

-- Location: LCFF_X27_Y18_N7
\cpu_0|E_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[23]~38_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(23));

-- Location: LCCOMB_X30_Y17_N22
\cpu_0|E_src2[23]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[23]~12_combout\ = (\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(21)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datab => \cpu_0|D_iw\(21),
	datad => \cpu_0|R_src2_use_imm~regout\,
	combout => \cpu_0|E_src2[23]~12_combout\);

-- Location: LCFF_X30_Y17_N23
\cpu_0|E_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[23]~12_combout\,
	sdata => \cpu_0|D_iw\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(23));

-- Location: LCCOMB_X33_Y18_N26
\cpu_0|E_logic_result[23]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[23]~29_combout\ = (\cpu_0|E_src1\(23) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src2\(23)))))) # (!\cpu_0|E_src1\(23) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src2\(23)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(0),
	datab => \cpu_0|E_src1\(23),
	datac => \cpu_0|R_logic_op\(1),
	datad => \cpu_0|E_src2\(23),
	combout => \cpu_0|E_logic_result[23]~29_combout\);

-- Location: LCFF_X32_Y19_N23
\cpu_0|R_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_shift_logical~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_shift_rot~regout\);

-- Location: LCCOMB_X32_Y16_N14
\cpu_0|W_alu_result[24]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[24]~21_combout\ = (\cpu_0|R_ctrl_shift_rot~regout\) # (\cpu_0|R_ctrl_logic~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|R_ctrl_shift_rot~regout\,
	datad => \cpu_0|R_ctrl_logic~regout\,
	combout => \cpu_0|W_alu_result[24]~21_combout\);

-- Location: LCCOMB_X32_Y13_N8
\cpu_0|W_rf_wr_data[26]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[26]~30_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte3_data\(2))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(26) & (!\cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(26),
	datab => \cpu_0|R_ctrl_ld~regout\,
	datac => \cpu_0|E_alu_result~22_combout\,
	datad => \cpu_0|av_ld_byte3_data\(2),
	combout => \cpu_0|W_rf_wr_data[26]~30_combout\);

-- Location: LCCOMB_X27_Y18_N30
\cpu_0|R_src1[27]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[27]~34_combout\ = (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & (!\cpu_0|R_src1~27_combout\ & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datab => \cpu_0|R_src1~27_combout\,
	datac => \cpu_0|E_valid~regout\,
	datad => \cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \cpu_0|R_src1[27]~34_combout\);

-- Location: LCFF_X27_Y18_N31
\cpu_0|E_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[27]~34_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(27));

-- Location: LCCOMB_X30_Y17_N0
\cpu_0|E_src2[27]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[27]~9_combout\ = (\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(21)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \cpu_0|D_iw\(21),
	datad => \cpu_0|R_src2_use_imm~regout\,
	combout => \cpu_0|E_src2[27]~9_combout\);

-- Location: LCFF_X30_Y17_N1
\cpu_0|E_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[27]~9_combout\,
	sdata => \cpu_0|D_iw\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(27));

-- Location: LCCOMB_X31_Y18_N28
\cpu_0|E_logic_result[27]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[27]~26_combout\ = (\cpu_0|E_src1\(27) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src2\(27)))))) # (!\cpu_0|E_src1\(27) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src2\(27)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(0),
	datab => \cpu_0|E_src1\(27),
	datac => \cpu_0|R_logic_op\(1),
	datad => \cpu_0|E_src2\(27),
	combout => \cpu_0|E_logic_result[27]~26_combout\);

-- Location: LCCOMB_X30_Y16_N6
\cpu_0|E_src2[26]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[26]~5_combout\ = (\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(21)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|D_iw\(21),
	combout => \cpu_0|E_src2[26]~5_combout\);

-- Location: LCFF_X30_Y16_N7
\cpu_0|E_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[26]~5_combout\,
	sdata => \cpu_0|D_iw\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(26));

-- Location: LCCOMB_X30_Y18_N28
\cpu_0|E_shift_rot_result_nxt[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[29]~27_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(30))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(30),
	datab => \cpu_0|E_shift_rot_result\(28),
	datad => \cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \cpu_0|E_shift_rot_result_nxt[29]~27_combout\);

-- Location: LCCOMB_X27_Y18_N18
\cpu_0|R_src1[29]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[29]~32_combout\ = (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & (!\cpu_0|R_src1~27_combout\ & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datab => \cpu_0|R_src1~27_combout\,
	datac => \cpu_0|E_valid~regout\,
	datad => \cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \cpu_0|R_src1[29]~32_combout\);

-- Location: LCFF_X27_Y18_N19
\cpu_0|E_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[29]~32_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(29));

-- Location: LCFF_X30_Y18_N29
\cpu_0|E_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[29]~27_combout\,
	sdata => \cpu_0|E_src1\(29),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(29));

-- Location: LCCOMB_X30_Y18_N22
\cpu_0|E_shift_rot_result_nxt[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[28]~28_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(29)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(27),
	datab => \cpu_0|E_shift_rot_result\(29),
	datad => \cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \cpu_0|E_shift_rot_result_nxt[28]~28_combout\);

-- Location: LCCOMB_X27_Y18_N20
\cpu_0|R_src1[28]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[28]~33_combout\ = (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\cpu_0|R_src1~27_combout\ & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datab => \cpu_0|R_src1~27_combout\,
	datac => \cpu_0|E_valid~regout\,
	datad => \cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \cpu_0|R_src1[28]~33_combout\);

-- Location: LCFF_X27_Y18_N21
\cpu_0|E_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[28]~33_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(28));

-- Location: LCFF_X30_Y18_N23
\cpu_0|E_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[28]~28_combout\,
	sdata => \cpu_0|E_src1\(28),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(28));

-- Location: LCCOMB_X32_Y18_N30
\cpu_0|E_alu_result[28]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[28]~29_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|W_alu_result[24]~22_combout\ & ((\cpu_0|E_shift_rot_result\(28)))) # (!\cpu_0|W_alu_result[24]~22_combout\ & (\cpu_0|E_logic_result[28]~25_combout\)))) # 
-- (!\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|W_alu_result[24]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[28]~25_combout\,
	datab => \cpu_0|E_shift_rot_result\(28),
	datac => \cpu_0|W_alu_result[24]~21_combout\,
	datad => \cpu_0|W_alu_result[24]~22_combout\,
	combout => \cpu_0|E_alu_result[28]~29_combout\);

-- Location: LCCOMB_X30_Y17_N30
\cpu_0|E_src2[28]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[28]~8_combout\ = (\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(21)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \cpu_0|D_iw\(21),
	datad => \cpu_0|R_src2_use_imm~regout\,
	combout => \cpu_0|E_src2[28]~8_combout\);

-- Location: LCCOMB_X29_Y17_N12
\cpu_0|E_st_data[17]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_st_data[17]~1_combout\ = (\cpu_0|D_iw\(4) & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17))) # (!\cpu_0|D_iw\(4) & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datac => \cpu_0|D_iw\(4),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \cpu_0|E_st_data[17]~1_combout\);

-- Location: LCFF_X29_Y17_N13
\cpu_0|d_writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_st_data[17]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(17));

-- Location: LCCOMB_X25_Y14_N22
\cmd_xbar_mux|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~26_combout\ = (\cpu_0|d_writedata\(17) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|d_writedata\(17),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~26_combout\);

-- Location: LCCOMB_X29_Y17_N2
\cpu_0|E_st_data[18]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_st_data[18]~2_combout\ = (\cpu_0|D_iw\(4) & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (!\cpu_0|D_iw\(4) & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \cpu_0|D_iw\(4),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \cpu_0|E_st_data[18]~2_combout\);

-- Location: LCFF_X29_Y17_N3
\cpu_0|d_writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_st_data[18]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(18));

-- Location: LCCOMB_X25_Y14_N28
\cmd_xbar_mux|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~25_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(18),
	combout => \cmd_xbar_mux|src_payload~25_combout\);

-- Location: LCCOMB_X25_Y17_N24
\cpu_0|d_writedata[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[25]~feeder_combout\ = \cpu_0|d_writedata[25]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata[25]~1_combout\,
	combout => \cpu_0|d_writedata[25]~feeder_combout\);

-- Location: LCFF_X25_Y17_N25
\cpu_0|d_writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[25]~feeder_combout\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(25));

-- Location: LCCOMB_X24_Y17_N20
\cmd_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~8_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(25),
	combout => \cmd_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X25_Y17_N18
\cpu_0|d_writedata[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[26]~feeder_combout\ = \cpu_0|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_writedata[26]~2_combout\,
	combout => \cpu_0|d_writedata[26]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N28
\cpu_0|E_src2[30]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[30]~6_combout\ = (\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(21)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|D_iw\(21),
	combout => \cpu_0|E_src2[30]~6_combout\);

-- Location: LCFF_X30_Y16_N29
\cpu_0|E_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[30]~6_combout\,
	sdata => \cpu_0|D_iw\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(30));

-- Location: LCCOMB_X31_Y19_N30
\cpu_0|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~46_combout\ = (\cpu_0|E_src1\(23) & ((\cpu_0|E_src2\(23) & (\cpu_0|Add2~45\ & VCC)) # (!\cpu_0|E_src2\(23) & (!\cpu_0|Add2~45\)))) # (!\cpu_0|E_src1\(23) & ((\cpu_0|E_src2\(23) & (!\cpu_0|Add2~45\)) # (!\cpu_0|E_src2\(23) & ((\cpu_0|Add2~45\) 
-- # (GND)))))
-- \cpu_0|Add2~47\ = CARRY((\cpu_0|E_src1\(23) & (!\cpu_0|E_src2\(23) & !\cpu_0|Add2~45\)) # (!\cpu_0|E_src1\(23) & ((!\cpu_0|Add2~45\) # (!\cpu_0|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(23),
	datab => \cpu_0|E_src2\(23),
	datad => VCC,
	cin => \cpu_0|Add2~45\,
	combout => \cpu_0|Add2~46_combout\,
	cout => \cpu_0|Add2~47\);

-- Location: LCCOMB_X31_Y18_N0
\cpu_0|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~48_combout\ = ((\cpu_0|E_src2\(24) $ (\cpu_0|E_src1\(24) $ (!\cpu_0|Add2~47\)))) # (GND)
-- \cpu_0|Add2~49\ = CARRY((\cpu_0|E_src2\(24) & ((\cpu_0|E_src1\(24)) # (!\cpu_0|Add2~47\))) # (!\cpu_0|E_src2\(24) & (\cpu_0|E_src1\(24) & !\cpu_0|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(24),
	datab => \cpu_0|E_src1\(24),
	datad => VCC,
	cin => \cpu_0|Add2~47\,
	combout => \cpu_0|Add2~48_combout\,
	cout => \cpu_0|Add2~49\);

-- Location: LCCOMB_X31_Y18_N2
\cpu_0|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~50_combout\ = (\cpu_0|E_src1\(25) & ((\cpu_0|E_src2\(25) & (\cpu_0|Add2~49\ & VCC)) # (!\cpu_0|E_src2\(25) & (!\cpu_0|Add2~49\)))) # (!\cpu_0|E_src1\(25) & ((\cpu_0|E_src2\(25) & (!\cpu_0|Add2~49\)) # (!\cpu_0|E_src2\(25) & ((\cpu_0|Add2~49\) 
-- # (GND)))))
-- \cpu_0|Add2~51\ = CARRY((\cpu_0|E_src1\(25) & (!\cpu_0|E_src2\(25) & !\cpu_0|Add2~49\)) # (!\cpu_0|E_src1\(25) & ((!\cpu_0|Add2~49\) # (!\cpu_0|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(25),
	datab => \cpu_0|E_src2\(25),
	datad => VCC,
	cin => \cpu_0|Add2~49\,
	combout => \cpu_0|Add2~50_combout\,
	cout => \cpu_0|Add2~51\);

-- Location: LCCOMB_X31_Y18_N12
\cpu_0|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~60_combout\ = ((\cpu_0|E_src1\(30) $ (\cpu_0|E_src2\(30) $ (!\cpu_0|Add2~59\)))) # (GND)
-- \cpu_0|Add2~61\ = CARRY((\cpu_0|E_src1\(30) & ((\cpu_0|E_src2\(30)) # (!\cpu_0|Add2~59\))) # (!\cpu_0|E_src1\(30) & (\cpu_0|E_src2\(30) & !\cpu_0|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(30),
	datab => \cpu_0|E_src2\(30),
	datad => VCC,
	cin => \cpu_0|Add2~59\,
	combout => \cpu_0|Add2~60_combout\,
	cout => \cpu_0|Add2~61\);

-- Location: LCCOMB_X27_Y18_N22
\cpu_0|R_src1[31]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[31]~30_combout\ = (!\cpu_0|R_src1~27_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_valid~regout\,
	datab => \cpu_0|R_ctrl_jmp_direct~regout\,
	datac => \cpu_0|R_src1~27_combout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \cpu_0|R_src1[31]~30_combout\);

-- Location: LCFF_X27_Y18_N23
\cpu_0|E_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[31]~30_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(31));

-- Location: LCCOMB_X30_Y21_N24
\cpu_0|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~6_combout\ = (!\cpu_0|D_iw\(0) & (!\cpu_0|D_iw\(3) & (\cpu_0|D_iw\(1) & \cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(0),
	datab => \cpu_0|D_iw\(3),
	datac => \cpu_0|D_iw\(1),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|Equal2~6_combout\);

-- Location: LCCOMB_X30_Y21_N30
\cpu_0|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~1_combout\ = (!\cpu_0|D_iw\(0) & (\cpu_0|D_iw\(3) & (\cpu_0|D_iw\(1) & !\cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(0),
	datab => \cpu_0|D_iw\(3),
	datac => \cpu_0|D_iw\(1),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|Equal2~1_combout\);

-- Location: LCCOMB_X30_Y21_N26
\cpu_0|E_invert_arith_src_msb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_invert_arith_src_msb~0_combout\ = (\cpu_0|D_iw\(2) & (((\cpu_0|Equal2~6_combout\) # (\cpu_0|Equal2~1_combout\)))) # (!\cpu_0|D_iw\(2) & (!\cpu_0|D_ctrl_logic~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_logic~9_combout\,
	datab => \cpu_0|D_iw\(2),
	datac => \cpu_0|Equal2~6_combout\,
	datad => \cpu_0|Equal2~1_combout\,
	combout => \cpu_0|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X31_Y16_N30
\cpu_0|E_invert_arith_src_msb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_invert_arith_src_msb~1_combout\ = (\cpu_0|R_valid~regout\ & (((\cpu_0|E_invert_arith_src_msb~0_combout\ & !\cpu_0|D_iw\(5))) # (!\cpu_0|D_ctrl_alu_subtract~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_alu_subtract~5_combout\,
	datab => \cpu_0|E_invert_arith_src_msb~0_combout\,
	datac => \cpu_0|D_iw\(5),
	datad => \cpu_0|R_valid~regout\,
	combout => \cpu_0|E_invert_arith_src_msb~1_combout\);

-- Location: LCFF_X31_Y16_N31
\cpu_0|E_invert_arith_src_msb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_invert_arith_src_msb~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_invert_arith_src_msb~regout\);

-- Location: LCCOMB_X31_Y16_N10
\cpu_0|E_arith_src1[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_arith_src1\(31) = \cpu_0|E_src1\(31) $ (\cpu_0|E_invert_arith_src_msb~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|E_src1\(31),
	datad => \cpu_0|E_invert_arith_src_msb~regout\,
	combout => \cpu_0|E_arith_src1\(31));

-- Location: LCCOMB_X30_Y18_N6
\cpu_0|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~54_combout\ = (\cpu_0|E_src1\(27) & ((\cpu_0|E_src2\(27) & (!\cpu_0|Add1~53\)) # (!\cpu_0|E_src2\(27) & (\cpu_0|Add1~53\ & VCC)))) # (!\cpu_0|E_src1\(27) & ((\cpu_0|E_src2\(27) & ((\cpu_0|Add1~53\) # (GND))) # (!\cpu_0|E_src2\(27) & 
-- (!\cpu_0|Add1~53\))))
-- \cpu_0|Add1~55\ = CARRY((\cpu_0|E_src1\(27) & (\cpu_0|E_src2\(27) & !\cpu_0|Add1~53\)) # (!\cpu_0|E_src1\(27) & ((\cpu_0|E_src2\(27)) # (!\cpu_0|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(27),
	datab => \cpu_0|E_src2\(27),
	datad => VCC,
	cin => \cpu_0|Add1~53\,
	combout => \cpu_0|Add1~54_combout\,
	cout => \cpu_0|Add1~55\);

-- Location: LCCOMB_X30_Y18_N8
\cpu_0|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~56_combout\ = ((\cpu_0|E_src1\(28) $ (\cpu_0|E_src2\(28) $ (\cpu_0|Add1~55\)))) # (GND)
-- \cpu_0|Add1~57\ = CARRY((\cpu_0|E_src1\(28) & ((!\cpu_0|Add1~55\) # (!\cpu_0|E_src2\(28)))) # (!\cpu_0|E_src1\(28) & (!\cpu_0|E_src2\(28) & !\cpu_0|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(28),
	datab => \cpu_0|E_src2\(28),
	datad => VCC,
	cin => \cpu_0|Add1~55\,
	combout => \cpu_0|Add1~56_combout\,
	cout => \cpu_0|Add1~57\);

-- Location: LCCOMB_X30_Y18_N12
\cpu_0|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~60_combout\ = ((\cpu_0|E_src2\(30) $ (\cpu_0|E_src1\(30) $ (\cpu_0|Add1~59\)))) # (GND)
-- \cpu_0|Add1~61\ = CARRY((\cpu_0|E_src2\(30) & (\cpu_0|E_src1\(30) & !\cpu_0|Add1~59\)) # (!\cpu_0|E_src2\(30) & ((\cpu_0|E_src1\(30)) # (!\cpu_0|Add1~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(30),
	datab => \cpu_0|E_src1\(30),
	datad => VCC,
	cin => \cpu_0|Add1~59\,
	combout => \cpu_0|Add1~60_combout\,
	cout => \cpu_0|Add1~61\);

-- Location: LCCOMB_X30_Y18_N14
\cpu_0|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~62_combout\ = (\cpu_0|E_arith_src2\(31) & ((\cpu_0|E_arith_src1\(31) & (!\cpu_0|Add1~61\)) # (!\cpu_0|E_arith_src1\(31) & ((\cpu_0|Add1~61\) # (GND))))) # (!\cpu_0|E_arith_src2\(31) & ((\cpu_0|E_arith_src1\(31) & (\cpu_0|Add1~61\ & VCC)) # 
-- (!\cpu_0|E_arith_src1\(31) & (!\cpu_0|Add1~61\))))
-- \cpu_0|Add1~63\ = CARRY((\cpu_0|E_arith_src2\(31) & ((!\cpu_0|Add1~61\) # (!\cpu_0|E_arith_src1\(31)))) # (!\cpu_0|E_arith_src2\(31) & (!\cpu_0|E_arith_src1\(31) & !\cpu_0|Add1~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_arith_src2\(31),
	datab => \cpu_0|E_arith_src1\(31),
	datad => VCC,
	cin => \cpu_0|Add1~61\,
	combout => \cpu_0|Add1~62_combout\,
	cout => \cpu_0|Add1~63\);

-- Location: LCCOMB_X31_Y16_N20
\cpu_0|R_src2_hi[15]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_hi[15]~2_combout\ = (\cpu_0|R_src2_hi[15]~1_combout\ & (!\cpu_0|R_ctrl_force_src2_zero~regout\ & !\cpu_0|R_ctrl_unsigned_lo_imm16~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src2_hi[15]~1_combout\,
	datac => \cpu_0|R_ctrl_force_src2_zero~regout\,
	datad => \cpu_0|R_ctrl_unsigned_lo_imm16~regout\,
	combout => \cpu_0|R_src2_hi[15]~2_combout\);

-- Location: LCFF_X31_Y16_N21
\cpu_0|E_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_hi[15]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(31));

-- Location: LCCOMB_X31_Y16_N24
\cpu_0|E_arith_src2[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_arith_src2\(31) = \cpu_0|E_invert_arith_src_msb~regout\ $ (\cpu_0|E_src2\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|E_invert_arith_src_msb~regout\,
	datac => \cpu_0|E_src2\(31),
	combout => \cpu_0|E_arith_src2\(31));

-- Location: LCCOMB_X31_Y16_N12
\cpu_0|E_logic_result[31]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[31]~22_combout\ = (\cpu_0|E_src2\(31) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src1\(31) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src2\(31) & ((\cpu_0|E_src1\(31) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src1\(31) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(31),
	datab => \cpu_0|E_src1\(31),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[31]~22_combout\);

-- Location: LCCOMB_X30_Y18_N26
\cpu_0|E_shift_rot_result_nxt[30]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[30]~25_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(31))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(31),
	datab => \cpu_0|E_shift_rot_result\(29),
	datad => \cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \cpu_0|E_shift_rot_result_nxt[30]~25_combout\);

-- Location: LCFF_X30_Y18_N27
\cpu_0|E_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[30]~25_combout\,
	sdata => \cpu_0|E_src1\(30),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(30));

-- Location: LCCOMB_X32_Y19_N20
\cpu_0|E_shift_rot_result_nxt[31]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[31]~23_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_fill_bit~0_combout\)) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_fill_bit~0_combout\,
	datad => \cpu_0|E_shift_rot_result\(30),
	combout => \cpu_0|E_shift_rot_result_nxt[31]~23_combout\);

-- Location: LCFF_X32_Y19_N21
\cpu_0|E_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[31]~23_combout\,
	sdata => \cpu_0|E_src1\(31),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(31));

-- Location: LCCOMB_X33_Y16_N2
\cpu_0|E_alu_result[31]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[31]~23_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|W_alu_result[24]~22_combout\ & ((\cpu_0|E_shift_rot_result\(31)))) # (!\cpu_0|W_alu_result[24]~22_combout\ & (\cpu_0|E_logic_result[31]~22_combout\)))) # 
-- (!\cpu_0|W_alu_result[24]~21_combout\ & (\cpu_0|W_alu_result[24]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result[24]~21_combout\,
	datab => \cpu_0|W_alu_result[24]~22_combout\,
	datac => \cpu_0|E_logic_result[31]~22_combout\,
	datad => \cpu_0|E_shift_rot_result\(31),
	combout => \cpu_0|E_alu_result[31]~23_combout\);

-- Location: LCCOMB_X33_Y16_N28
\cpu_0|E_alu_result[31]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[31]~24_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|E_alu_result[31]~23_combout\)))) # (!\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|E_alu_result[31]~23_combout\ & (\cpu_0|Add1~62_combout\)) # 
-- (!\cpu_0|E_alu_result[31]~23_combout\ & ((\cpu_0|Add2~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result[24]~21_combout\,
	datab => \cpu_0|Add1~62_combout\,
	datac => \cpu_0|Add2~62_combout\,
	datad => \cpu_0|E_alu_result[31]~23_combout\,
	combout => \cpu_0|E_alu_result[31]~24_combout\);

-- Location: LCCOMB_X32_Y14_N10
\cpu_0|E_alu_result[31]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[31]~45_combout\ = (!\cpu_0|R_ctrl_br_cmp~regout\ & (!\cpu_0|R_ctrl_rdctl_inst~regout\ & \cpu_0|E_alu_result[31]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \cpu_0|E_alu_result[31]~24_combout\,
	combout => \cpu_0|E_alu_result[31]~45_combout\);

-- Location: LCFF_X32_Y14_N11
\cpu_0|W_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_result[31]~45_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(31));

-- Location: LCCOMB_X32_Y13_N18
\cpu_0|W_rf_wr_data[31]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[31]~25_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|av_ld_byte3_data\(7))) # (!\cpu_0|R_ctrl_ld~regout\ & (((!\cpu_0|E_alu_result~22_combout\ & \cpu_0|W_alu_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte3_data\(7),
	datab => \cpu_0|R_ctrl_ld~regout\,
	datac => \cpu_0|E_alu_result~22_combout\,
	datad => \cpu_0|W_alu_result\(31),
	combout => \cpu_0|W_rf_wr_data[31]~25_combout\);

-- Location: LCCOMB_X27_Y18_N8
\cpu_0|R_src1[30]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[30]~31_combout\ = (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\cpu_0|R_src1~27_combout\ & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_valid~regout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datac => \cpu_0|R_src1~27_combout\,
	datad => \cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \cpu_0|R_src1[30]~31_combout\);

-- Location: LCFF_X27_Y18_N9
\cpu_0|E_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[30]~31_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(30));

-- Location: LCCOMB_X31_Y18_N18
\cpu_0|E_logic_result[30]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[30]~23_combout\ = (\cpu_0|E_src2\(30) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src1\(30)))))) # (!\cpu_0|E_src2\(30) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src1\(30)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(0),
	datab => \cpu_0|E_src2\(30),
	datac => \cpu_0|R_logic_op\(1),
	datad => \cpu_0|E_src1\(30),
	combout => \cpu_0|E_logic_result[30]~23_combout\);

-- Location: LCCOMB_X33_Y16_N6
\cpu_0|E_alu_result[30]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[30]~25_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|W_alu_result[24]~22_combout\ & ((\cpu_0|E_shift_rot_result\(30)))) # (!\cpu_0|W_alu_result[24]~22_combout\ & (\cpu_0|E_logic_result[30]~23_combout\)))) # 
-- (!\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|W_alu_result[24]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result[24]~21_combout\,
	datab => \cpu_0|E_logic_result[30]~23_combout\,
	datac => \cpu_0|E_shift_rot_result\(30),
	datad => \cpu_0|W_alu_result[24]~22_combout\,
	combout => \cpu_0|E_alu_result[30]~25_combout\);

-- Location: LCCOMB_X33_Y16_N24
\cpu_0|E_alu_result[30]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[30]~26_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|E_alu_result[30]~25_combout\)))) # (!\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|E_alu_result[30]~25_combout\ & ((\cpu_0|Add1~60_combout\))) # 
-- (!\cpu_0|E_alu_result[30]~25_combout\ & (\cpu_0|Add2~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result[24]~21_combout\,
	datab => \cpu_0|Add2~60_combout\,
	datac => \cpu_0|Add1~60_combout\,
	datad => \cpu_0|E_alu_result[30]~25_combout\,
	combout => \cpu_0|E_alu_result[30]~26_combout\);

-- Location: LCCOMB_X32_Y14_N12
\cpu_0|E_alu_result[30]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[30]~46_combout\ = (!\cpu_0|R_ctrl_br_cmp~regout\ & (!\cpu_0|R_ctrl_rdctl_inst~regout\ & \cpu_0|E_alu_result[30]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \cpu_0|E_alu_result[30]~26_combout\,
	combout => \cpu_0|E_alu_result[30]~46_combout\);

-- Location: LCFF_X32_Y14_N13
\cpu_0|W_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_result[30]~46_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(30));

-- Location: LCCOMB_X32_Y13_N28
\cpu_0|W_rf_wr_data[30]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[30]~26_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|av_ld_byte3_data\(6))) # (!\cpu_0|R_ctrl_ld~regout\ & (((!\cpu_0|E_alu_result~22_combout\ & \cpu_0|W_alu_result\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte3_data\(6),
	datab => \cpu_0|R_ctrl_ld~regout\,
	datac => \cpu_0|E_alu_result~22_combout\,
	datad => \cpu_0|W_alu_result\(30),
	combout => \cpu_0|W_rf_wr_data[30]~26_combout\);

-- Location: LCFF_X25_Y17_N19
\cpu_0|d_writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[26]~feeder_combout\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(26));

-- Location: LCCOMB_X24_Y17_N6
\cmd_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~9_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(26),
	combout => \cmd_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X25_Y17_N4
\cpu_0|d_writedata[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[27]~feeder_combout\ = \cpu_0|d_writedata[27]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata[27]~3_combout\,
	combout => \cpu_0|d_writedata[27]~feeder_combout\);

-- Location: LCFF_X25_Y17_N5
\cpu_0|d_writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[27]~feeder_combout\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(27));

-- Location: LCCOMB_X24_Y17_N24
\cmd_xbar_mux|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~27_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(27),
	combout => \cmd_xbar_mux|src_payload~27_combout\);

-- Location: LCCOMB_X25_Y17_N6
\cpu_0|d_writedata[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[28]~feeder_combout\ = \cpu_0|d_writedata[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata[28]~4_combout\,
	combout => \cpu_0|d_writedata[28]~feeder_combout\);

-- Location: LCFF_X25_Y17_N7
\cpu_0|d_writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[28]~feeder_combout\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(28));

-- Location: LCCOMB_X24_Y17_N2
\cmd_xbar_mux|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~28_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(28),
	combout => \cmd_xbar_mux|src_payload~28_combout\);

-- Location: LCFF_X25_Y17_N1
\cpu_0|d_writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[29]~5_combout\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(29));

-- Location: LCCOMB_X24_Y17_N4
\cmd_xbar_mux|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~29_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(29),
	combout => \cmd_xbar_mux|src_payload~29_combout\);

-- Location: LCFF_X25_Y17_N27
\cpu_0|d_writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[30]~6_combout\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(30));

-- Location: LCCOMB_X24_Y17_N14
\cmd_xbar_mux|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~30_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(30),
	combout => \cmd_xbar_mux|src_payload~30_combout\);

-- Location: LCFF_X25_Y17_N29
\cpu_0|d_writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[31]~7_combout\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(31));

-- Location: LCCOMB_X22_Y13_N14
\cmd_xbar_mux|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~31_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(31),
	combout => \cmd_xbar_mux|src_payload~31_combout\);

-- Location: LCCOMB_X24_Y19_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(28),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: LCFF_X24_Y19_N3
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X32_Y20_N16
\cpu_0|E_mem_byte_en[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_mem_byte_en[3]~5_combout\ = (\cpu_0|D_iw\(4)) # ((\cpu_0|E_arith_result[1]~5_combout\ & ((\cpu_0|D_iw\(3)) # (\cpu_0|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(3),
	datab => \cpu_0|E_arith_result[1]~5_combout\,
	datac => \cpu_0|D_iw\(4),
	datad => \cpu_0|E_arith_result[0]~6_combout\,
	combout => \cpu_0|E_mem_byte_en[3]~5_combout\);

-- Location: LCFF_X32_Y20_N17
\cpu_0|d_byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_mem_byte_en[3]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_byteenable\(3));

-- Location: LCCOMB_X24_Y17_N10
\cmd_xbar_mux|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(35) = (\cmd_xbar_mux|saved_grant\(0)) # ((\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_byteenable\(3),
	combout => \cmd_xbar_mux|src_data\(35));

-- Location: LCCOMB_X27_Y16_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout\ & 
-- (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(24)))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout\ & 
-- (((!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	datab => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0_combout\);

-- Location: LCFF_X27_Y16_N7
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout\);

-- Location: LCCOMB_X22_Y19_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(34),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCFF_X22_Y19_N7
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(33));

-- Location: LCFF_X27_Y20_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(33),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X25_Y19_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(33))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(33),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32_combout\);

-- Location: LCFF_X25_Y19_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X27_Y20_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(31))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31_combout\);

-- Location: LCFF_X27_Y20_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X24_Y19_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(29))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18_combout\);

-- Location: LCFF_X24_Y19_N7
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X24_Y19_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(28))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17_combout\);

-- Location: LCFF_X24_Y19_N13
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X24_Y19_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(27))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16_combout\);

-- Location: LCFF_X24_Y19_N19
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X27_Y14_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28_combout\);

-- Location: LCFF_X27_Y14_N13
\cpu_0_jtag_debug_module_translator|av_readdata_pre[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X30_Y12_N6
\cpu_0|av_ld_byte3_data_nxt~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~21_combout\ = (\sram_0|readdata\(13) & ((\rsp_xbar_mux_001|src_payload~12_combout\) # ((\rsp_xbar_demux|src1_valid~combout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(29))))) # (!\sram_0|readdata\(13) & 
-- (\rsp_xbar_demux|src1_valid~combout\ & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(13),
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \rsp_xbar_mux_001|src_payload~12_combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~21_combout\);

-- Location: LCCOMB_X31_Y13_N16
\cpu_0|av_ld_byte3_data_nxt~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~27_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_fill_bit~0_combout\ & ((\cpu_0|R_ctrl_ld_signed~regout\)))) # (!\cpu_0|av_ld_aligning_data~regout\ & (((\cpu_0|av_ld_byte3_data_nxt~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_fill_bit~0_combout\,
	datab => \cpu_0|av_ld_byte3_data_nxt~21_combout\,
	datac => \cpu_0|av_ld_aligning_data~regout\,
	datad => \cpu_0|R_ctrl_ld_signed~regout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~27_combout\);

-- Location: LCFF_X31_Y13_N17
\cpu_0|av_ld_byte3_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte3_data_nxt~27_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte3_data\(5));

-- Location: LCCOMB_X32_Y13_N6
\cpu_0|W_rf_wr_data[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[29]~27_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte3_data\(5))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(29) & (!\cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(29),
	datab => \cpu_0|R_ctrl_ld~regout\,
	datac => \cpu_0|E_alu_result~22_combout\,
	datad => \cpu_0|av_ld_byte3_data\(5),
	combout => \cpu_0|W_rf_wr_data[29]~27_combout\);

-- Location: LCCOMB_X25_Y17_N22
\cpu_0|E_st_data[19]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_st_data[19]~3_combout\ = (\cpu_0|D_iw\(4) & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (!\cpu_0|D_iw\(4) & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \cpu_0|D_iw\(4),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \cpu_0|E_st_data[19]~3_combout\);

-- Location: LCFF_X25_Y17_N23
\cpu_0|d_writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_st_data[19]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(19));

-- Location: LCCOMB_X25_Y14_N26
\cmd_xbar_mux|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~24_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(19),
	combout => \cmd_xbar_mux|src_payload~24_combout\);

-- Location: LCCOMB_X25_Y14_N24
\cmd_xbar_mux|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~23_combout\ = (\cpu_0|d_writedata\(20) & \cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_writedata\(20),
	datad => \cmd_xbar_mux|saved_grant\(1),
	combout => \cmd_xbar_mux|src_payload~23_combout\);

-- Location: LCCOMB_X25_Y16_N10
\cpu_0|E_st_data[21]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_st_data[21]~5_combout\ = (\cpu_0|D_iw\(4) & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (!\cpu_0|D_iw\(4) & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \cpu_0|D_iw\(4),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \cpu_0|E_st_data[21]~5_combout\);

-- Location: LCFF_X25_Y16_N11
\cpu_0|d_writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_st_data[21]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(21));

-- Location: LCCOMB_X25_Y14_N14
\cmd_xbar_mux|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~22_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(21),
	combout => \cmd_xbar_mux|src_payload~22_combout\);

-- Location: LCCOMB_X30_Y17_N18
\cpu_0|E_st_data[22]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_st_data[22]~6_combout\ = (\cpu_0|D_iw\(4) & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))) # (!\cpu_0|D_iw\(4) & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|E_st_data[22]~6_combout\);

-- Location: LCFF_X30_Y17_N19
\cpu_0|d_writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_st_data[22]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(22));

-- Location: LCCOMB_X25_Y14_N2
\cmd_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~5_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(22),
	combout => \cmd_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X30_Y17_N20
\cpu_0|E_st_data[23]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_st_data[23]~7_combout\ = (\cpu_0|D_iw\(4) & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\cpu_0|D_iw\(4) & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|E_st_data[23]~7_combout\);

-- Location: LCFF_X30_Y17_N21
\cpu_0|d_writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_st_data[23]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(23));

-- Location: LCCOMB_X25_Y15_N2
\cmd_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~6_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(23),
	combout => \cmd_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X23_Y21_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53_combout\ & 
-- (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(19))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53_combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(19),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54_combout\);

-- Location: LCFF_X23_Y21_N19
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X25_Y21_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(18),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: LCFF_X25_Y21_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X24_Y20_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(18) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15_combout\);

-- Location: LCFF_X24_Y20_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X25_Y21_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2_combout\ = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4) & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y19_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(24),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: LCFF_X23_Y19_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X23_Y19_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(26) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(26) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(26),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCFF_X23_Y19_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(25));

-- Location: LCFF_X23_Y19_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X22_Y13_N20
\cmd_xbar_mux|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(34) = (\cmd_xbar_mux|saved_grant\(0)) # ((\cpu_0|d_byteenable\(2) & \cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_byteenable\(2),
	datab => \cmd_xbar_mux|saved_grant\(1),
	datac => \cmd_xbar_mux|saved_grant\(0),
	combout => \cmd_xbar_mux|src_data\(34));

-- Location: LCCOMB_X24_Y19_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(25))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCFF_X24_Y19_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X25_Y21_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12_combout\);

-- Location: LCFF_X25_Y21_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(21));

-- Location: LCFF_X27_Y20_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(23),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X25_Y19_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(23))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCFF_X25_Y19_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X27_Y21_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0_combout\)) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7_combout\);

-- Location: LCCOMB_X24_Y19_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout\ & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21_combout\);

-- Location: LCFF_X27_Y21_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X25_Y21_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2_combout\)) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8_combout\);

-- Location: LCCOMB_X24_Y21_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(20) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6_combout\);

-- Location: LCFF_X24_Y21_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X23_Y21_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(20))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(20),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(20),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X23_Y21_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(22) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33_combout\) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(22) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(22),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34_combout\);

-- Location: LCFF_X23_Y21_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(21));

-- Location: LCFF_X24_Y19_N15
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(21));

-- Location: LCFF_X25_Y21_N15
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X23_Y21_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(18))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(18),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(18),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X23_Y21_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(20) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout\ & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(20) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(20),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCFF_X23_Y21_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(19));

-- Location: LCFF_X27_Y20_N15
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(19),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X24_Y21_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(19) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7_combout\);

-- Location: LCFF_X24_Y21_N19
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X23_Y21_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(19))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(19),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(19),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X23_Y21_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(21))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35_combout\) # 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(21),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36_combout\);

-- Location: LCFF_X23_Y21_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(20));

-- Location: LCFF_X24_Y19_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X24_Y19_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(20))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29_combout\);

-- Location: LCFF_X24_Y19_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X27_Y14_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24_combout\);

-- Location: LCFF_X27_Y14_N9
\cpu_0_jtag_debug_module_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X27_Y12_N20
\cpu_0|F_iw[18]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[18]~44_combout\ = (\sram_0|readdata\(2) & ((\rsp_xbar_mux|src_payload~2_combout\) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(18) & \rsp_xbar_demux|src0_valid~combout\)))) # (!\sram_0|readdata\(2) & 
-- (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(18) & (\rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(2),
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \rsp_xbar_mux|src_payload~2_combout\,
	combout => \cpu_0|F_iw[18]~44_combout\);

-- Location: LCCOMB_X27_Y16_N22
\cpu_0|F_iw[18]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[18]~57_combout\ = (\cpu_0|hbreak_req~0_combout\ & (((\cpu_0|D_iw[5]~0_combout\ & \cpu_0|F_iw[18]~44_combout\)) # (!\cpu_0|hbreak_enabled~regout\))) # (!\cpu_0|hbreak_req~0_combout\ & (\cpu_0|D_iw[5]~0_combout\ & (\cpu_0|F_iw[18]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|hbreak_req~0_combout\,
	datab => \cpu_0|D_iw[5]~0_combout\,
	datac => \cpu_0|F_iw[18]~44_combout\,
	datad => \cpu_0|hbreak_enabled~regout\,
	combout => \cpu_0|F_iw[18]~57_combout\);

-- Location: LCFF_X27_Y16_N23
\cpu_0|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[18]~57_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(18));

-- Location: LCFF_X30_Y17_N31
\cpu_0|E_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[28]~8_combout\,
	sdata => \cpu_0|D_iw\(18),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(28));

-- Location: LCCOMB_X32_Y18_N16
\cpu_0|E_alu_result[28]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[28]~30_combout\ = (\cpu_0|E_alu_result[28]~29_combout\ & (((\cpu_0|W_alu_result[24]~21_combout\) # (\cpu_0|Add1~56_combout\)))) # (!\cpu_0|E_alu_result[28]~29_combout\ & (\cpu_0|Add2~56_combout\ & 
-- (!\cpu_0|W_alu_result[24]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add2~56_combout\,
	datab => \cpu_0|E_alu_result[28]~29_combout\,
	datac => \cpu_0|W_alu_result[24]~21_combout\,
	datad => \cpu_0|Add1~56_combout\,
	combout => \cpu_0|E_alu_result[28]~30_combout\);

-- Location: LCCOMB_X31_Y13_N26
\cpu_0|E_alu_result[28]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[28]~48_combout\ = (!\cpu_0|R_ctrl_rdctl_inst~regout\ & (!\cpu_0|R_ctrl_br_cmp~regout\ & \cpu_0|E_alu_result[28]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \cpu_0|R_ctrl_br_cmp~regout\,
	datad => \cpu_0|E_alu_result[28]~30_combout\,
	combout => \cpu_0|E_alu_result[28]~48_combout\);

-- Location: LCFF_X31_Y13_N27
\cpu_0|W_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_result[28]~48_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(28));

-- Location: LCCOMB_X31_Y13_N2
\cpu_0|W_rf_wr_data[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[28]~28_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte3_data\(4))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(28) & ((!\cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_ld~regout\,
	datab => \cpu_0|W_alu_result\(28),
	datac => \cpu_0|av_ld_byte3_data\(4),
	datad => \cpu_0|E_alu_result~22_combout\,
	combout => \cpu_0|W_rf_wr_data[28]~28_combout\);

-- Location: LCCOMB_X30_Y17_N16
\cpu_0|E_src2[18]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[18]~2_combout\ = (\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(21))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src2_use_imm~regout\,
	datab => \cpu_0|D_iw\(21),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \cpu_0|E_src2[18]~2_combout\);

-- Location: LCFF_X30_Y17_N17
\cpu_0|E_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[18]~2_combout\,
	sdata => \cpu_0|D_iw\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(18));

-- Location: LCCOMB_X30_Y19_N18
\cpu_0|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~34_combout\ = (\cpu_0|E_src1\(17) & ((\cpu_0|E_src2\(17) & (!\cpu_0|Add1~33\)) # (!\cpu_0|E_src2\(17) & (\cpu_0|Add1~33\ & VCC)))) # (!\cpu_0|E_src1\(17) & ((\cpu_0|E_src2\(17) & ((\cpu_0|Add1~33\) # (GND))) # (!\cpu_0|E_src2\(17) & 
-- (!\cpu_0|Add1~33\))))
-- \cpu_0|Add1~35\ = CARRY((\cpu_0|E_src1\(17) & (\cpu_0|E_src2\(17) & !\cpu_0|Add1~33\)) # (!\cpu_0|E_src1\(17) & ((\cpu_0|E_src2\(17)) # (!\cpu_0|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(17),
	datab => \cpu_0|E_src2\(17),
	datad => VCC,
	cin => \cpu_0|Add1~33\,
	combout => \cpu_0|Add1~34_combout\,
	cout => \cpu_0|Add1~35\);

-- Location: LCCOMB_X30_Y19_N26
\cpu_0|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~42_combout\ = (\cpu_0|E_src2\(21) & ((\cpu_0|E_src1\(21) & (!\cpu_0|Add1~41\)) # (!\cpu_0|E_src1\(21) & ((\cpu_0|Add1~41\) # (GND))))) # (!\cpu_0|E_src2\(21) & ((\cpu_0|E_src1\(21) & (\cpu_0|Add1~41\ & VCC)) # (!\cpu_0|E_src1\(21) & 
-- (!\cpu_0|Add1~41\))))
-- \cpu_0|Add1~43\ = CARRY((\cpu_0|E_src2\(21) & ((!\cpu_0|Add1~41\) # (!\cpu_0|E_src1\(21)))) # (!\cpu_0|E_src2\(21) & (!\cpu_0|E_src1\(21) & !\cpu_0|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(21),
	datab => \cpu_0|E_src1\(21),
	datad => VCC,
	cin => \cpu_0|Add1~41\,
	combout => \cpu_0|Add1~42_combout\,
	cout => \cpu_0|Add1~43\);

-- Location: LCCOMB_X30_Y19_N30
\cpu_0|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~46_combout\ = (\cpu_0|E_src2\(23) & ((\cpu_0|E_src1\(23) & (!\cpu_0|Add1~45\)) # (!\cpu_0|E_src1\(23) & ((\cpu_0|Add1~45\) # (GND))))) # (!\cpu_0|E_src2\(23) & ((\cpu_0|E_src1\(23) & (\cpu_0|Add1~45\ & VCC)) # (!\cpu_0|E_src1\(23) & 
-- (!\cpu_0|Add1~45\))))
-- \cpu_0|Add1~47\ = CARRY((\cpu_0|E_src2\(23) & ((!\cpu_0|Add1~45\) # (!\cpu_0|E_src1\(23)))) # (!\cpu_0|E_src2\(23) & (!\cpu_0|E_src1\(23) & !\cpu_0|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(23),
	datab => \cpu_0|E_src1\(23),
	datad => VCC,
	cin => \cpu_0|Add1~45\,
	combout => \cpu_0|Add1~46_combout\,
	cout => \cpu_0|Add1~47\);

-- Location: LCCOMB_X31_Y18_N24
\cpu_0|E_alu_result[27]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[27]~31_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|W_alu_result[24]~22_combout\)))) # (!\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|W_alu_result[24]~22_combout\ & ((\cpu_0|Add1~54_combout\))) # 
-- (!\cpu_0|W_alu_result[24]~22_combout\ & (\cpu_0|Add2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add2~54_combout\,
	datab => \cpu_0|W_alu_result[24]~21_combout\,
	datac => \cpu_0|Add1~54_combout\,
	datad => \cpu_0|W_alu_result[24]~22_combout\,
	combout => \cpu_0|E_alu_result[27]~31_combout\);

-- Location: LCCOMB_X32_Y18_N10
\cpu_0|E_alu_result[27]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[27]~32_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|E_alu_result[27]~31_combout\ & (\cpu_0|E_shift_rot_result\(27))) # (!\cpu_0|E_alu_result[27]~31_combout\ & ((\cpu_0|E_logic_result[27]~26_combout\))))) # 
-- (!\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|E_alu_result[27]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(27),
	datab => \cpu_0|E_logic_result[27]~26_combout\,
	datac => \cpu_0|W_alu_result[24]~21_combout\,
	datad => \cpu_0|E_alu_result[27]~31_combout\,
	combout => \cpu_0|E_alu_result[27]~32_combout\);

-- Location: LCCOMB_X32_Y14_N0
\cpu_0|E_alu_result[27]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[27]~49_combout\ = (!\cpu_0|R_ctrl_br_cmp~regout\ & (!\cpu_0|R_ctrl_rdctl_inst~regout\ & \cpu_0|E_alu_result[27]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \cpu_0|E_alu_result[27]~32_combout\,
	combout => \cpu_0|E_alu_result[27]~49_combout\);

-- Location: LCFF_X32_Y14_N1
\cpu_0|W_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_result[27]~49_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(27));

-- Location: LCCOMB_X32_Y14_N2
\cpu_0|W_rf_wr_data[27]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[27]~29_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|av_ld_byte3_data\(3))) # (!\cpu_0|R_ctrl_ld~regout\ & (((!\cpu_0|E_alu_result~22_combout\ & \cpu_0|W_alu_result\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_ld~regout\,
	datab => \cpu_0|av_ld_byte3_data\(3),
	datac => \cpu_0|E_alu_result~22_combout\,
	datad => \cpu_0|W_alu_result\(27),
	combout => \cpu_0|W_rf_wr_data[27]~29_combout\);

-- Location: LCCOMB_X30_Y17_N2
\cpu_0|E_src2[25]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[25]~10_combout\ = (\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(21))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src2_use_imm~regout\,
	datab => \cpu_0|D_iw\(21),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \cpu_0|E_src2[25]~10_combout\);

-- Location: LCFF_X30_Y17_N3
\cpu_0|E_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[25]~10_combout\,
	sdata => \cpu_0|D_iw\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(25));

-- Location: LCCOMB_X27_Y18_N10
\cpu_0|R_src1[25]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[25]~36_combout\ = (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & (!\cpu_0|R_src1~27_combout\ & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datab => \cpu_0|R_src1~27_combout\,
	datac => \cpu_0|E_valid~regout\,
	datad => \cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \cpu_0|R_src1[25]~36_combout\);

-- Location: LCFF_X27_Y18_N11
\cpu_0|E_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[25]~36_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(25));

-- Location: LCCOMB_X31_Y18_N30
\cpu_0|E_logic_result[25]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[25]~27_combout\ = (\cpu_0|E_src2\(25) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src1\(25)))))) # (!\cpu_0|E_src2\(25) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src1\(25)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(0),
	datab => \cpu_0|E_src2\(25),
	datac => \cpu_0|R_logic_op\(1),
	datad => \cpu_0|E_src1\(25),
	combout => \cpu_0|E_logic_result[25]~27_combout\);

-- Location: LCCOMB_X31_Y18_N26
\cpu_0|E_alu_result[25]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[25]~35_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|W_alu_result[24]~22_combout\)))) # (!\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|W_alu_result[24]~22_combout\ & (\cpu_0|Add1~50_combout\)) # 
-- (!\cpu_0|W_alu_result[24]~22_combout\ & ((\cpu_0|Add2~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~50_combout\,
	datab => \cpu_0|Add2~50_combout\,
	datac => \cpu_0|W_alu_result[24]~21_combout\,
	datad => \cpu_0|W_alu_result[24]~22_combout\,
	combout => \cpu_0|E_alu_result[25]~35_combout\);

-- Location: LCCOMB_X31_Y18_N20
\cpu_0|E_alu_result[25]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[25]~36_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|E_alu_result[25]~35_combout\ & (\cpu_0|E_shift_rot_result\(25))) # (!\cpu_0|E_alu_result[25]~35_combout\ & ((\cpu_0|E_logic_result[25]~27_combout\))))) # 
-- (!\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|E_alu_result[25]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(25),
	datab => \cpu_0|E_logic_result[25]~27_combout\,
	datac => \cpu_0|W_alu_result[24]~21_combout\,
	datad => \cpu_0|E_alu_result[25]~35_combout\,
	combout => \cpu_0|E_alu_result[25]~36_combout\);

-- Location: LCCOMB_X32_Y14_N22
\cpu_0|E_alu_result[25]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[25]~51_combout\ = (!\cpu_0|R_ctrl_br_cmp~regout\ & (!\cpu_0|R_ctrl_rdctl_inst~regout\ & \cpu_0|E_alu_result[25]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datab => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \cpu_0|E_alu_result[25]~36_combout\,
	combout => \cpu_0|E_alu_result[25]~51_combout\);

-- Location: LCFF_X32_Y14_N23
\cpu_0|W_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_result[25]~51_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(25));

-- Location: LCCOMB_X32_Y13_N26
\cpu_0|W_rf_wr_data[25]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[25]~31_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte3_data\(1))))) # (!\cpu_0|R_ctrl_ld~regout\ & (!\cpu_0|E_alu_result~22_combout\ & ((\cpu_0|W_alu_result\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_result~22_combout\,
	datab => \cpu_0|R_ctrl_ld~regout\,
	datac => \cpu_0|av_ld_byte3_data\(1),
	datad => \cpu_0|W_alu_result\(25),
	combout => \cpu_0|W_rf_wr_data[25]~31_combout\);

-- Location: LCCOMB_X27_Y18_N12
\cpu_0|R_src1[24]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[24]~37_combout\ = (!\cpu_0|R_src1~27_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_valid~regout\,
	datab => \cpu_0|R_ctrl_jmp_direct~regout\,
	datac => \cpu_0|R_src1~27_combout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	combout => \cpu_0|R_src1[24]~37_combout\);

-- Location: LCFF_X27_Y18_N13
\cpu_0|E_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[24]~37_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(24));

-- Location: LCCOMB_X33_Y18_N18
\cpu_0|E_shift_rot_result_nxt[25]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[25]~31_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(26))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(26),
	datab => \cpu_0|E_shift_rot_result\(24),
	datad => \cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \cpu_0|E_shift_rot_result_nxt[25]~31_combout\);

-- Location: LCFF_X33_Y18_N19
\cpu_0|E_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[25]~31_combout\,
	sdata => \cpu_0|E_src1\(25),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(25));

-- Location: LCCOMB_X33_Y18_N28
\cpu_0|E_shift_rot_result_nxt[24]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[24]~26_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(25)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(23),
	datab => \cpu_0|E_shift_rot_result\(25),
	datad => \cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \cpu_0|E_shift_rot_result_nxt[24]~26_combout\);

-- Location: LCFF_X33_Y18_N29
\cpu_0|E_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[24]~26_combout\,
	sdata => \cpu_0|E_src1\(24),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(24));

-- Location: LCCOMB_X33_Y18_N8
\cpu_0|E_logic_result[24]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[24]~28_combout\ = (\cpu_0|E_src2\(24) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src1\(24)))))) # (!\cpu_0|E_src2\(24) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src1\(24)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(24),
	datab => \cpu_0|R_logic_op\(1),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|E_src1\(24),
	combout => \cpu_0|E_logic_result[24]~28_combout\);

-- Location: LCCOMB_X33_Y18_N16
\cpu_0|E_alu_result[24]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[24]~37_combout\ = (\cpu_0|W_alu_result[24]~22_combout\ & ((\cpu_0|E_shift_rot_result\(24)) # ((!\cpu_0|W_alu_result[24]~21_combout\)))) # (!\cpu_0|W_alu_result[24]~22_combout\ & (((\cpu_0|E_logic_result[24]~28_combout\ & 
-- \cpu_0|W_alu_result[24]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result[24]~22_combout\,
	datab => \cpu_0|E_shift_rot_result\(24),
	datac => \cpu_0|E_logic_result[24]~28_combout\,
	datad => \cpu_0|W_alu_result[24]~21_combout\,
	combout => \cpu_0|E_alu_result[24]~37_combout\);

-- Location: LCCOMB_X31_Y18_N22
\cpu_0|E_alu_result[24]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[24]~38_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|E_alu_result[24]~37_combout\)))) # (!\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|E_alu_result[24]~37_combout\ & (\cpu_0|Add1~48_combout\)) # 
-- (!\cpu_0|E_alu_result[24]~37_combout\ & ((\cpu_0|Add2~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~48_combout\,
	datab => \cpu_0|Add2~48_combout\,
	datac => \cpu_0|W_alu_result[24]~21_combout\,
	datad => \cpu_0|E_alu_result[24]~37_combout\,
	combout => \cpu_0|E_alu_result[24]~38_combout\);

-- Location: LCCOMB_X32_Y14_N8
\cpu_0|E_alu_result[24]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[24]~52_combout\ = (!\cpu_0|R_ctrl_br_cmp~regout\ & (!\cpu_0|R_ctrl_rdctl_inst~regout\ & \cpu_0|E_alu_result[24]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \cpu_0|E_alu_result[24]~38_combout\,
	combout => \cpu_0|E_alu_result[24]~52_combout\);

-- Location: LCFF_X32_Y14_N9
\cpu_0|W_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_result[24]~52_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(24));

-- Location: LCCOMB_X32_Y13_N12
\cpu_0|W_rf_wr_data[24]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[24]~32_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|av_ld_byte3_data\(0))) # (!\cpu_0|R_ctrl_ld~regout\ & (((!\cpu_0|E_alu_result~22_combout\ & \cpu_0|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte3_data\(0),
	datab => \cpu_0|R_ctrl_ld~regout\,
	datac => \cpu_0|E_alu_result~22_combout\,
	datad => \cpu_0|W_alu_result\(24),
	combout => \cpu_0|W_rf_wr_data[24]~32_combout\);

-- Location: LCCOMB_X27_Y18_N16
\cpu_0|R_src1[22]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[22]~39_combout\ = (!\cpu_0|R_src1~27_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_valid~regout\,
	datab => \cpu_0|R_ctrl_jmp_direct~regout\,
	datac => \cpu_0|R_src1~27_combout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	combout => \cpu_0|R_src1[22]~39_combout\);

-- Location: LCFF_X27_Y18_N17
\cpu_0|E_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[22]~39_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(22));

-- Location: LCCOMB_X31_Y19_N26
\cpu_0|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~42_combout\ = (\cpu_0|E_src1\(21) & ((\cpu_0|E_src2\(21) & (\cpu_0|Add2~41\ & VCC)) # (!\cpu_0|E_src2\(21) & (!\cpu_0|Add2~41\)))) # (!\cpu_0|E_src1\(21) & ((\cpu_0|E_src2\(21) & (!\cpu_0|Add2~41\)) # (!\cpu_0|E_src2\(21) & ((\cpu_0|Add2~41\) 
-- # (GND)))))
-- \cpu_0|Add2~43\ = CARRY((\cpu_0|E_src1\(21) & (!\cpu_0|E_src2\(21) & !\cpu_0|Add2~41\)) # (!\cpu_0|E_src1\(21) & ((!\cpu_0|Add2~41\) # (!\cpu_0|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(21),
	datab => \cpu_0|E_src2\(21),
	datad => VCC,
	cin => \cpu_0|Add2~41\,
	combout => \cpu_0|Add2~42_combout\,
	cout => \cpu_0|Add2~43\);

-- Location: LCCOMB_X33_Y18_N2
\cpu_0|E_alu_result[23]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[23]~39_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|W_alu_result[24]~22_combout\)))) # (!\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|W_alu_result[24]~22_combout\ & ((\cpu_0|Add1~46_combout\))) # 
-- (!\cpu_0|W_alu_result[24]~22_combout\ & (\cpu_0|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result[24]~21_combout\,
	datab => \cpu_0|Add2~46_combout\,
	datac => \cpu_0|Add1~46_combout\,
	datad => \cpu_0|W_alu_result[24]~22_combout\,
	combout => \cpu_0|E_alu_result[23]~39_combout\);

-- Location: LCCOMB_X33_Y18_N20
\cpu_0|E_alu_result[23]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[23]~40_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|E_alu_result[23]~39_combout\ & (\cpu_0|E_shift_rot_result\(23))) # (!\cpu_0|E_alu_result[23]~39_combout\ & ((\cpu_0|E_logic_result[23]~29_combout\))))) # 
-- (!\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|E_alu_result[23]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(23),
	datab => \cpu_0|E_logic_result[23]~29_combout\,
	datac => \cpu_0|W_alu_result[24]~21_combout\,
	datad => \cpu_0|E_alu_result[23]~39_combout\,
	combout => \cpu_0|E_alu_result[23]~40_combout\);

-- Location: LCCOMB_X32_Y14_N18
\cpu_0|E_alu_result[23]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[23]~53_combout\ = (!\cpu_0|R_ctrl_br_cmp~regout\ & (!\cpu_0|R_ctrl_rdctl_inst~regout\ & \cpu_0|E_alu_result[23]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \cpu_0|E_alu_result[23]~40_combout\,
	combout => \cpu_0|E_alu_result[23]~53_combout\);

-- Location: LCFF_X32_Y14_N19
\cpu_0|W_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_result[23]~53_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(23));

-- Location: LCCOMB_X32_Y13_N22
\cpu_0|W_rf_wr_data[23]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[23]~33_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte2_data\(7))))) # (!\cpu_0|R_ctrl_ld~regout\ & (!\cpu_0|E_alu_result~22_combout\ & (\cpu_0|W_alu_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_result~22_combout\,
	datab => \cpu_0|R_ctrl_ld~regout\,
	datac => \cpu_0|W_alu_result\(23),
	datad => \cpu_0|av_ld_byte2_data\(7),
	combout => \cpu_0|W_rf_wr_data[23]~33_combout\);

-- Location: LCFF_X25_Y17_N31
\cpu_0|d_writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[24]~feeder_combout\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(24));

-- Location: LCCOMB_X24_Y17_N0
\cmd_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~7_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(24),
	combout => \cmd_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X25_Y21_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(18))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24_combout\);

-- Location: LCFF_X25_Y21_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X25_Y19_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(17))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22_combout\);

-- Location: LCFF_X25_Y19_N3
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X27_Y14_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29_combout\);

-- Location: LCFF_X27_Y14_N7
\cpu_0_jtag_debug_module_translator|av_readdata_pre[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X28_Y13_N12
\cpu_0|av_ld_byte3_data_nxt~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~22_combout\ = (\rsp_xbar_demux|src1_valid~combout\ & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(30)) # ((\sram_0|readdata\(14) & \rsp_xbar_mux_001|src_payload~12_combout\)))) # (!\rsp_xbar_demux|src1_valid~combout\ 
-- & (\sram_0|readdata\(14) & ((\rsp_xbar_mux_001|src_payload~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src1_valid~combout\,
	datab => \sram_0|readdata\(14),
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \rsp_xbar_mux_001|src_payload~12_combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~22_combout\);

-- Location: LCCOMB_X31_Y13_N12
\cpu_0|av_ld_byte3_data_nxt~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~28_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|R_ctrl_ld_signed~regout\ & ((\cpu_0|av_fill_bit~0_combout\)))) # (!\cpu_0|av_ld_aligning_data~regout\ & (((\cpu_0|av_ld_byte3_data_nxt~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_aligning_data~regout\,
	datab => \cpu_0|R_ctrl_ld_signed~regout\,
	datac => \cpu_0|av_ld_byte3_data_nxt~22_combout\,
	datad => \cpu_0|av_fill_bit~0_combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~28_combout\);

-- Location: LCFF_X31_Y13_N13
\cpu_0|av_ld_byte3_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte3_data_nxt~28_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte3_data\(6));

-- Location: LCFF_X31_Y13_N29
\cpu_0|av_ld_byte2_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte2_data[6]~6_combout\,
	sdata => \cpu_0|av_ld_byte3_data\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte2_data\(6));

-- Location: LCCOMB_X32_Y13_N16
\cpu_0|W_rf_wr_data[22]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[22]~34_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte2_data\(6))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(22) & (!\cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(22),
	datab => \cpu_0|R_ctrl_ld~regout\,
	datac => \cpu_0|E_alu_result~22_combout\,
	datad => \cpu_0|av_ld_byte2_data\(6),
	combout => \cpu_0|W_rf_wr_data[22]~34_combout\);

-- Location: LCCOMB_X31_Y17_N4
\cpu_0|E_src1[16]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[16]~4_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \cpu_0|D_iw\(20),
	combout => \cpu_0|E_src1[16]~4_combout\);

-- Location: LCCOMB_X30_Y19_N16
\cpu_0|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~32_combout\ = ((\cpu_0|E_src1\(16) $ (\cpu_0|E_src2\(16) $ (\cpu_0|Add1~31\)))) # (GND)
-- \cpu_0|Add1~33\ = CARRY((\cpu_0|E_src1\(16) & ((!\cpu_0|Add1~31\) # (!\cpu_0|E_src2\(16)))) # (!\cpu_0|E_src1\(16) & (!\cpu_0|E_src2\(16) & !\cpu_0|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(16),
	datab => \cpu_0|E_src2\(16),
	datad => VCC,
	cin => \cpu_0|Add1~31\,
	combout => \cpu_0|Add1~32_combout\,
	cout => \cpu_0|Add1~33\);

-- Location: LCCOMB_X28_Y19_N26
\cpu_0|F_pc[14]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[14]~11_combout\ = (\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add1~32_combout\))) # (!\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add2~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add2~32_combout\,
	datab => \cpu_0|E_alu_sub~regout\,
	datad => \cpu_0|Add1~32_combout\,
	combout => \cpu_0|F_pc[14]~11_combout\);

-- Location: LCCOMB_X30_Y15_N4
\cpu_0|W_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_valid~1_combout\ = (\cpu_0|W_valid~0_combout\ & (!\cpu_0|E_stall~4_combout\ & ((!\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\) # (!\cpu_0_data_master_translator|av_waitrequest~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_valid~0_combout\,
	datab => \cpu_0_data_master_translator|av_waitrequest~2_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	datad => \cpu_0|E_stall~4_combout\,
	combout => \cpu_0|W_valid~1_combout\);

-- Location: LCFF_X30_Y15_N5
\cpu_0|W_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_valid~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_valid~regout\);

-- Location: LCFF_X28_Y19_N27
\cpu_0|F_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[14]~11_combout\,
	sdata => \cpu_0|F_pc_plus_one[14]~28_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(14));

-- Location: LCCOMB_X31_Y17_N0
\cpu_0|R_src2_lo[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[12]~10_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(18))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(18),
	datab => \cpu_0|R_src2_use_imm~regout\,
	datac => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \cpu_0|R_src2_lo~0_combout\,
	combout => \cpu_0|R_src2_lo[12]~10_combout\);

-- Location: LCFF_X31_Y17_N1
\cpu_0|E_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[12]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(12));

-- Location: LCCOMB_X27_Y17_N22
\cpu_0|R_src2_lo[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[11]~11_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(17))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src2_use_imm~regout\,
	datab => \cpu_0|D_iw\(17),
	datac => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \cpu_0|R_src2_lo~0_combout\,
	combout => \cpu_0|R_src2_lo[11]~11_combout\);

-- Location: LCFF_X27_Y17_N23
\cpu_0|E_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[11]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(11));

-- Location: LCCOMB_X25_Y16_N22
\cpu_0|R_src2_lo[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[5]~1_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(11))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(11),
	datab => \cpu_0|R_src2_lo~0_combout\,
	datac => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \cpu_0|R_src2_lo[5]~1_combout\);

-- Location: LCFF_X25_Y16_N23
\cpu_0|E_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[5]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(5));

-- Location: LCCOMB_X31_Y20_N24
\cpu_0|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~8_combout\ = ((\cpu_0|E_src1\(4) $ (\cpu_0|E_src2\(4) $ (!\cpu_0|Add2~7\)))) # (GND)
-- \cpu_0|Add2~9\ = CARRY((\cpu_0|E_src1\(4) & ((\cpu_0|E_src2\(4)) # (!\cpu_0|Add2~7\))) # (!\cpu_0|E_src1\(4) & (\cpu_0|E_src2\(4) & !\cpu_0|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(4),
	datab => \cpu_0|E_src2\(4),
	datad => VCC,
	cin => \cpu_0|Add2~7\,
	combout => \cpu_0|Add2~8_combout\,
	cout => \cpu_0|Add2~9\);

-- Location: LCCOMB_X31_Y20_N26
\cpu_0|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~10_combout\ = (\cpu_0|E_src1\(5) & ((\cpu_0|E_src2\(5) & (\cpu_0|Add2~9\ & VCC)) # (!\cpu_0|E_src2\(5) & (!\cpu_0|Add2~9\)))) # (!\cpu_0|E_src1\(5) & ((\cpu_0|E_src2\(5) & (!\cpu_0|Add2~9\)) # (!\cpu_0|E_src2\(5) & ((\cpu_0|Add2~9\) # 
-- (GND)))))
-- \cpu_0|Add2~11\ = CARRY((\cpu_0|E_src1\(5) & (!\cpu_0|E_src2\(5) & !\cpu_0|Add2~9\)) # (!\cpu_0|E_src1\(5) & ((!\cpu_0|Add2~9\) # (!\cpu_0|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(5),
	datab => \cpu_0|E_src2\(5),
	datad => VCC,
	cin => \cpu_0|Add2~9\,
	combout => \cpu_0|Add2~10_combout\,
	cout => \cpu_0|Add2~11\);

-- Location: LCCOMB_X31_Y20_N28
\cpu_0|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~12_combout\ = ((\cpu_0|E_src1\(6) $ (\cpu_0|E_src2\(6) $ (!\cpu_0|Add2~11\)))) # (GND)
-- \cpu_0|Add2~13\ = CARRY((\cpu_0|E_src1\(6) & ((\cpu_0|E_src2\(6)) # (!\cpu_0|Add2~11\))) # (!\cpu_0|E_src1\(6) & (\cpu_0|E_src2\(6) & !\cpu_0|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(6),
	datab => \cpu_0|E_src2\(6),
	datad => VCC,
	cin => \cpu_0|Add2~11\,
	combout => \cpu_0|Add2~12_combout\,
	cout => \cpu_0|Add2~13\);

-- Location: LCCOMB_X31_Y20_N30
\cpu_0|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~14_combout\ = (\cpu_0|E_src1\(7) & ((\cpu_0|E_src2\(7) & (\cpu_0|Add2~13\ & VCC)) # (!\cpu_0|E_src2\(7) & (!\cpu_0|Add2~13\)))) # (!\cpu_0|E_src1\(7) & ((\cpu_0|E_src2\(7) & (!\cpu_0|Add2~13\)) # (!\cpu_0|E_src2\(7) & ((\cpu_0|Add2~13\) # 
-- (GND)))))
-- \cpu_0|Add2~15\ = CARRY((\cpu_0|E_src1\(7) & (!\cpu_0|E_src2\(7) & !\cpu_0|Add2~13\)) # (!\cpu_0|E_src1\(7) & ((!\cpu_0|Add2~13\) # (!\cpu_0|E_src2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(7),
	datab => \cpu_0|E_src2\(7),
	datad => VCC,
	cin => \cpu_0|Add2~13\,
	combout => \cpu_0|Add2~14_combout\,
	cout => \cpu_0|Add2~15\);

-- Location: LCCOMB_X31_Y19_N0
\cpu_0|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~16_combout\ = ((\cpu_0|E_src1\(8) $ (\cpu_0|E_src2\(8) $ (!\cpu_0|Add2~15\)))) # (GND)
-- \cpu_0|Add2~17\ = CARRY((\cpu_0|E_src1\(8) & ((\cpu_0|E_src2\(8)) # (!\cpu_0|Add2~15\))) # (!\cpu_0|E_src1\(8) & (\cpu_0|E_src2\(8) & !\cpu_0|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(8),
	datab => \cpu_0|E_src2\(8),
	datad => VCC,
	cin => \cpu_0|Add2~15\,
	combout => \cpu_0|Add2~16_combout\,
	cout => \cpu_0|Add2~17\);

-- Location: LCCOMB_X31_Y19_N2
\cpu_0|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~18_combout\ = (\cpu_0|E_src2\(9) & ((\cpu_0|E_src1\(9) & (\cpu_0|Add2~17\ & VCC)) # (!\cpu_0|E_src1\(9) & (!\cpu_0|Add2~17\)))) # (!\cpu_0|E_src2\(9) & ((\cpu_0|E_src1\(9) & (!\cpu_0|Add2~17\)) # (!\cpu_0|E_src1\(9) & ((\cpu_0|Add2~17\) # 
-- (GND)))))
-- \cpu_0|Add2~19\ = CARRY((\cpu_0|E_src2\(9) & (!\cpu_0|E_src1\(9) & !\cpu_0|Add2~17\)) # (!\cpu_0|E_src2\(9) & ((!\cpu_0|Add2~17\) # (!\cpu_0|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(9),
	datab => \cpu_0|E_src1\(9),
	datad => VCC,
	cin => \cpu_0|Add2~17\,
	combout => \cpu_0|Add2~18_combout\,
	cout => \cpu_0|Add2~19\);

-- Location: LCCOMB_X31_Y19_N4
\cpu_0|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~20_combout\ = ((\cpu_0|E_src1\(10) $ (\cpu_0|E_src2\(10) $ (!\cpu_0|Add2~19\)))) # (GND)
-- \cpu_0|Add2~21\ = CARRY((\cpu_0|E_src1\(10) & ((\cpu_0|E_src2\(10)) # (!\cpu_0|Add2~19\))) # (!\cpu_0|E_src1\(10) & (\cpu_0|E_src2\(10) & !\cpu_0|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(10),
	datab => \cpu_0|E_src2\(10),
	datad => VCC,
	cin => \cpu_0|Add2~19\,
	combout => \cpu_0|Add2~20_combout\,
	cout => \cpu_0|Add2~21\);

-- Location: LCCOMB_X31_Y19_N6
\cpu_0|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~22_combout\ = (\cpu_0|E_src1\(11) & ((\cpu_0|E_src2\(11) & (\cpu_0|Add2~21\ & VCC)) # (!\cpu_0|E_src2\(11) & (!\cpu_0|Add2~21\)))) # (!\cpu_0|E_src1\(11) & ((\cpu_0|E_src2\(11) & (!\cpu_0|Add2~21\)) # (!\cpu_0|E_src2\(11) & ((\cpu_0|Add2~21\) 
-- # (GND)))))
-- \cpu_0|Add2~23\ = CARRY((\cpu_0|E_src1\(11) & (!\cpu_0|E_src2\(11) & !\cpu_0|Add2~21\)) # (!\cpu_0|E_src1\(11) & ((!\cpu_0|Add2~21\) # (!\cpu_0|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(11),
	datab => \cpu_0|E_src2\(11),
	datad => VCC,
	cin => \cpu_0|Add2~21\,
	combout => \cpu_0|Add2~22_combout\,
	cout => \cpu_0|Add2~23\);

-- Location: LCCOMB_X31_Y19_N8
\cpu_0|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~24_combout\ = ((\cpu_0|E_src1\(12) $ (\cpu_0|E_src2\(12) $ (!\cpu_0|Add2~23\)))) # (GND)
-- \cpu_0|Add2~25\ = CARRY((\cpu_0|E_src1\(12) & ((\cpu_0|E_src2\(12)) # (!\cpu_0|Add2~23\))) # (!\cpu_0|E_src1\(12) & (\cpu_0|E_src2\(12) & !\cpu_0|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(12),
	datab => \cpu_0|E_src2\(12),
	datad => VCC,
	cin => \cpu_0|Add2~23\,
	combout => \cpu_0|Add2~24_combout\,
	cout => \cpu_0|Add2~25\);

-- Location: LCCOMB_X29_Y19_N26
\cpu_0|F_pc[10]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[10]~7_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~24_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~24_combout\,
	datab => \cpu_0|E_alu_sub~regout\,
	datad => \cpu_0|Add2~24_combout\,
	combout => \cpu_0|F_pc[10]~7_combout\);

-- Location: LCCOMB_X28_Y20_N26
\cpu_0|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[6]~12_combout\ = (\cpu_0|F_pc\(6) & (\cpu_0|F_pc_plus_one[5]~11\ $ (GND))) # (!\cpu_0|F_pc\(6) & (!\cpu_0|F_pc_plus_one[5]~11\ & VCC))
-- \cpu_0|F_pc_plus_one[6]~13\ = CARRY((\cpu_0|F_pc\(6) & !\cpu_0|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|F_pc\(6),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[5]~11\,
	combout => \cpu_0|F_pc_plus_one[6]~12_combout\,
	cout => \cpu_0|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X28_Y20_N28
\cpu_0|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[7]~14_combout\ = (\cpu_0|F_pc\(7) & (!\cpu_0|F_pc_plus_one[6]~13\)) # (!\cpu_0|F_pc\(7) & ((\cpu_0|F_pc_plus_one[6]~13\) # (GND)))
-- \cpu_0|F_pc_plus_one[7]~15\ = CARRY((!\cpu_0|F_pc_plus_one[6]~13\) # (!\cpu_0|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|F_pc\(7),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[6]~13\,
	combout => \cpu_0|F_pc_plus_one[7]~14_combout\,
	cout => \cpu_0|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X28_Y20_N30
\cpu_0|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[8]~16_combout\ = (\cpu_0|F_pc\(8) & (\cpu_0|F_pc_plus_one[7]~15\ $ (GND))) # (!\cpu_0|F_pc\(8) & (!\cpu_0|F_pc_plus_one[7]~15\ & VCC))
-- \cpu_0|F_pc_plus_one[8]~17\ = CARRY((\cpu_0|F_pc\(8) & !\cpu_0|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|F_pc\(8),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[7]~15\,
	combout => \cpu_0|F_pc_plus_one[8]~16_combout\,
	cout => \cpu_0|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X28_Y19_N0
\cpu_0|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[9]~18_combout\ = (\cpu_0|F_pc\(9) & (!\cpu_0|F_pc_plus_one[8]~17\)) # (!\cpu_0|F_pc\(9) & ((\cpu_0|F_pc_plus_one[8]~17\) # (GND)))
-- \cpu_0|F_pc_plus_one[9]~19\ = CARRY((!\cpu_0|F_pc_plus_one[8]~17\) # (!\cpu_0|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|F_pc\(9),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[8]~17\,
	combout => \cpu_0|F_pc_plus_one[9]~18_combout\,
	cout => \cpu_0|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X29_Y19_N2
\cpu_0|E_arith_result[11]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_arith_result[11]~3_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~22_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~22_combout\,
	datac => \cpu_0|E_alu_sub~regout\,
	datad => \cpu_0|Add2~22_combout\,
	combout => \cpu_0|E_arith_result[11]~3_combout\);

-- Location: LCCOMB_X29_Y19_N30
\cpu_0|F_pc_no_crst_nxt[9]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_no_crst_nxt[9]~4_combout\ = (\cpu_0|R_ctrl_break~regout\) # ((\cpu_0|F_pc_sel_nxt.10~0_combout\ & (\cpu_0|F_pc_plus_one[9]~18_combout\)) # (!\cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\cpu_0|E_arith_result[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	datab => \cpu_0|R_ctrl_break~regout\,
	datac => \cpu_0|F_pc_plus_one[9]~18_combout\,
	datad => \cpu_0|E_arith_result[11]~3_combout\,
	combout => \cpu_0|F_pc_no_crst_nxt[9]~4_combout\);

-- Location: LCCOMB_X29_Y19_N8
\cpu_0|F_pc_no_crst_nxt[9]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_no_crst_nxt[9]~5_combout\ = (!\cpu_0|R_ctrl_exception~regout\ & \cpu_0|F_pc_no_crst_nxt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|R_ctrl_exception~regout\,
	datad => \cpu_0|F_pc_no_crst_nxt[9]~4_combout\,
	combout => \cpu_0|F_pc_no_crst_nxt[9]~5_combout\);

-- Location: LCFF_X29_Y19_N9
\cpu_0|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc_no_crst_nxt[9]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(9));

-- Location: LCCOMB_X28_Y19_N2
\cpu_0|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[10]~20_combout\ = (\cpu_0|F_pc\(10) & (\cpu_0|F_pc_plus_one[9]~19\ $ (GND))) # (!\cpu_0|F_pc\(10) & (!\cpu_0|F_pc_plus_one[9]~19\ & VCC))
-- \cpu_0|F_pc_plus_one[10]~21\ = CARRY((\cpu_0|F_pc\(10) & !\cpu_0|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|F_pc\(10),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[9]~19\,
	combout => \cpu_0|F_pc_plus_one[10]~20_combout\,
	cout => \cpu_0|F_pc_plus_one[10]~21\);

-- Location: LCFF_X29_Y19_N27
\cpu_0|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[10]~7_combout\,
	sdata => \cpu_0|F_pc_plus_one[10]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(10));

-- Location: LCCOMB_X28_Y19_N4
\cpu_0|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[11]~22_combout\ = (\cpu_0|F_pc\(11) & (!\cpu_0|F_pc_plus_one[10]~21\)) # (!\cpu_0|F_pc\(11) & ((\cpu_0|F_pc_plus_one[10]~21\) # (GND)))
-- \cpu_0|F_pc_plus_one[11]~23\ = CARRY((!\cpu_0|F_pc_plus_one[10]~21\) # (!\cpu_0|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(11),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[10]~21\,
	combout => \cpu_0|F_pc_plus_one[11]~22_combout\,
	cout => \cpu_0|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X28_Y19_N6
\cpu_0|F_pc_plus_one[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[12]~24_combout\ = (\cpu_0|F_pc\(12) & (\cpu_0|F_pc_plus_one[11]~23\ $ (GND))) # (!\cpu_0|F_pc\(12) & (!\cpu_0|F_pc_plus_one[11]~23\ & VCC))
-- \cpu_0|F_pc_plus_one[12]~25\ = CARRY((\cpu_0|F_pc\(12) & !\cpu_0|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(12),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[11]~23\,
	combout => \cpu_0|F_pc_plus_one[12]~24_combout\,
	cout => \cpu_0|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X28_Y19_N8
\cpu_0|F_pc_plus_one[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[13]~26_combout\ = (\cpu_0|F_pc\(13) & (!\cpu_0|F_pc_plus_one[12]~25\)) # (!\cpu_0|F_pc\(13) & ((\cpu_0|F_pc_plus_one[12]~25\) # (GND)))
-- \cpu_0|F_pc_plus_one[13]~27\ = CARRY((!\cpu_0|F_pc_plus_one[12]~25\) # (!\cpu_0|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(13),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[12]~25\,
	combout => \cpu_0|F_pc_plus_one[13]~26_combout\,
	cout => \cpu_0|F_pc_plus_one[13]~27\);

-- Location: LCCOMB_X28_Y19_N10
\cpu_0|F_pc_plus_one[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[14]~28_combout\ = (\cpu_0|F_pc\(14) & (\cpu_0|F_pc_plus_one[13]~27\ $ (GND))) # (!\cpu_0|F_pc\(14) & (!\cpu_0|F_pc_plus_one[13]~27\ & VCC))
-- \cpu_0|F_pc_plus_one[14]~29\ = CARRY((\cpu_0|F_pc\(14) & !\cpu_0|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|F_pc\(14),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[13]~27\,
	combout => \cpu_0|F_pc_plus_one[14]~28_combout\,
	cout => \cpu_0|F_pc_plus_one[14]~29\);

-- Location: LCFF_X31_Y17_N5
\cpu_0|E_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[16]~4_combout\,
	sdata => \cpu_0|F_pc_plus_one[14]~28_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(16));

-- Location: LCCOMB_X31_Y17_N28
\cpu_0|R_src2_lo[14]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[14]~8_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(20)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datab => \cpu_0|D_iw\(20),
	datac => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|R_src2_lo~0_combout\,
	combout => \cpu_0|R_src2_lo[14]~8_combout\);

-- Location: LCFF_X31_Y17_N29
\cpu_0|E_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[14]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(14));

-- Location: LCCOMB_X31_Y19_N10
\cpu_0|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~26_combout\ = (\cpu_0|E_src2\(13) & ((\cpu_0|E_src1\(13) & (\cpu_0|Add2~25\ & VCC)) # (!\cpu_0|E_src1\(13) & (!\cpu_0|Add2~25\)))) # (!\cpu_0|E_src2\(13) & ((\cpu_0|E_src1\(13) & (!\cpu_0|Add2~25\)) # (!\cpu_0|E_src1\(13) & ((\cpu_0|Add2~25\) 
-- # (GND)))))
-- \cpu_0|Add2~27\ = CARRY((\cpu_0|E_src2\(13) & (!\cpu_0|E_src1\(13) & !\cpu_0|Add2~25\)) # (!\cpu_0|E_src2\(13) & ((!\cpu_0|Add2~25\) # (!\cpu_0|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(13),
	datab => \cpu_0|E_src1\(13),
	datad => VCC,
	cin => \cpu_0|Add2~25\,
	combout => \cpu_0|Add2~26_combout\,
	cout => \cpu_0|Add2~27\);

-- Location: LCCOMB_X31_Y19_N12
\cpu_0|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~28_combout\ = ((\cpu_0|E_src1\(14) $ (\cpu_0|E_src2\(14) $ (!\cpu_0|Add2~27\)))) # (GND)
-- \cpu_0|Add2~29\ = CARRY((\cpu_0|E_src1\(14) & ((\cpu_0|E_src2\(14)) # (!\cpu_0|Add2~27\))) # (!\cpu_0|E_src1\(14) & (\cpu_0|E_src2\(14) & !\cpu_0|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(14),
	datab => \cpu_0|E_src2\(14),
	datad => VCC,
	cin => \cpu_0|Add2~27\,
	combout => \cpu_0|Add2~28_combout\,
	cout => \cpu_0|Add2~29\);

-- Location: LCCOMB_X31_Y19_N14
\cpu_0|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~30_combout\ = (\cpu_0|E_src1\(15) & ((\cpu_0|E_src2\(15) & (\cpu_0|Add2~29\ & VCC)) # (!\cpu_0|E_src2\(15) & (!\cpu_0|Add2~29\)))) # (!\cpu_0|E_src1\(15) & ((\cpu_0|E_src2\(15) & (!\cpu_0|Add2~29\)) # (!\cpu_0|E_src2\(15) & ((\cpu_0|Add2~29\) 
-- # (GND)))))
-- \cpu_0|Add2~31\ = CARRY((\cpu_0|E_src1\(15) & (!\cpu_0|E_src2\(15) & !\cpu_0|Add2~29\)) # (!\cpu_0|E_src1\(15) & ((!\cpu_0|Add2~29\) # (!\cpu_0|E_src2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(15),
	datab => \cpu_0|E_src2\(15),
	datad => VCC,
	cin => \cpu_0|Add2~29\,
	combout => \cpu_0|Add2~30_combout\,
	cout => \cpu_0|Add2~31\);

-- Location: LCCOMB_X31_Y19_N20
\cpu_0|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add2~36_combout\ = ((\cpu_0|E_src2\(18) $ (\cpu_0|E_src1\(18) $ (!\cpu_0|Add2~35\)))) # (GND)
-- \cpu_0|Add2~37\ = CARRY((\cpu_0|E_src2\(18) & ((\cpu_0|E_src1\(18)) # (!\cpu_0|Add2~35\))) # (!\cpu_0|E_src2\(18) & (\cpu_0|E_src1\(18) & !\cpu_0|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(18),
	datab => \cpu_0|E_src1\(18),
	datad => VCC,
	cin => \cpu_0|Add2~35\,
	combout => \cpu_0|Add2~36_combout\,
	cout => \cpu_0|Add2~37\);

-- Location: LCCOMB_X33_Y16_N20
\cpu_0|E_alu_result[21]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[21]~43_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & (\cpu_0|W_alu_result[24]~22_combout\)) # (!\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|W_alu_result[24]~22_combout\ & ((\cpu_0|Add1~42_combout\))) # 
-- (!\cpu_0|W_alu_result[24]~22_combout\ & (\cpu_0|Add2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result[24]~21_combout\,
	datab => \cpu_0|W_alu_result[24]~22_combout\,
	datac => \cpu_0|Add2~42_combout\,
	datad => \cpu_0|Add1~42_combout\,
	combout => \cpu_0|E_alu_result[21]~43_combout\);

-- Location: LCCOMB_X33_Y18_N10
\cpu_0|E_shift_rot_result_nxt[23]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[23]~24_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(24))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(24),
	datad => \cpu_0|E_shift_rot_result\(22),
	combout => \cpu_0|E_shift_rot_result_nxt[23]~24_combout\);

-- Location: LCFF_X33_Y18_N11
\cpu_0|E_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[23]~24_combout\,
	sdata => \cpu_0|E_src1\(23),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(23));

-- Location: LCCOMB_X33_Y18_N0
\cpu_0|E_shift_rot_result_nxt[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[22]~22_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(23)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(21),
	datad => \cpu_0|E_shift_rot_result\(23),
	combout => \cpu_0|E_shift_rot_result_nxt[22]~22_combout\);

-- Location: LCFF_X33_Y18_N1
\cpu_0|E_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[22]~22_combout\,
	sdata => \cpu_0|E_src1\(22),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(22));

-- Location: LCCOMB_X33_Y16_N10
\cpu_0|E_shift_rot_result_nxt[21]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[21]~19_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(22)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(20),
	datab => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \cpu_0|E_shift_rot_result\(22),
	combout => \cpu_0|E_shift_rot_result_nxt[21]~19_combout\);

-- Location: LCFF_X33_Y16_N11
\cpu_0|E_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[21]~19_combout\,
	sdata => \cpu_0|E_src1\(21),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(21));

-- Location: LCCOMB_X33_Y16_N22
\cpu_0|E_alu_result[21]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[21]~44_combout\ = (\cpu_0|W_alu_result[24]~21_combout\ & ((\cpu_0|E_alu_result[21]~43_combout\ & ((\cpu_0|E_shift_rot_result\(21)))) # (!\cpu_0|E_alu_result[21]~43_combout\ & (\cpu_0|E_logic_result[21]~31_combout\)))) # 
-- (!\cpu_0|W_alu_result[24]~21_combout\ & (((\cpu_0|E_alu_result[21]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result[24]~21_combout\,
	datab => \cpu_0|E_logic_result[21]~31_combout\,
	datac => \cpu_0|E_alu_result[21]~43_combout\,
	datad => \cpu_0|E_shift_rot_result\(21),
	combout => \cpu_0|E_alu_result[21]~44_combout\);

-- Location: LCCOMB_X32_Y14_N30
\cpu_0|E_alu_result[21]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_result[21]~55_combout\ = (!\cpu_0|R_ctrl_br_cmp~regout\ & (\cpu_0|E_alu_result[21]~44_combout\ & !\cpu_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datab => \cpu_0|E_alu_result[21]~44_combout\,
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	combout => \cpu_0|E_alu_result[21]~55_combout\);

-- Location: LCFF_X32_Y14_N31
\cpu_0|W_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_result[21]~55_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(21));

-- Location: LCCOMB_X28_Y14_N8
\cpu_0|W_rf_wr_data[21]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[21]~35_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|av_ld_byte2_data\(5))) # (!\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|W_alu_result\(21) & !\cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte2_data\(5),
	datab => \cpu_0|W_alu_result\(21),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|E_alu_result~22_combout\,
	combout => \cpu_0|W_rf_wr_data[21]~35_combout\);

-- Location: LCCOMB_X30_Y16_N4
\cpu_0|E_src2[20]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[20]~0_combout\ = (\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(21))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(21),
	datab => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \cpu_0|E_src2[20]~0_combout\);

-- Location: LCCOMB_X30_Y13_N8
\cpu_0|F_iw[10]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[10]~33_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(10) & !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	combout => \cpu_0|F_iw[10]~33_combout\);

-- Location: LCCOMB_X31_Y14_N20
\cpu_0|F_iw[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[10]~34_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[10]~33_combout\) # ((\width_adapter_001|out_data\(10) & \rsp_xbar_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw[5]~1_combout\,
	datab => \cpu_0|F_iw[10]~33_combout\,
	datac => \width_adapter_001|out_data\(10),
	datad => \rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \cpu_0|F_iw[10]~34_combout\);

-- Location: LCFF_X31_Y14_N21
\cpu_0|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[10]~34_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(10));

-- Location: LCFF_X30_Y16_N5
\cpu_0|E_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[20]~0_combout\,
	sdata => \cpu_0|D_iw\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(20));

-- Location: LCCOMB_X33_Y16_N4
\cpu_0|E_logic_result[20]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[20]~1_combout\ = (\cpu_0|E_src1\(20) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src2\(20)))))) # (!\cpu_0|E_src1\(20) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src2\(20)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src2\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(1),
	datab => \cpu_0|R_logic_op\(0),
	datac => \cpu_0|E_src1\(20),
	datad => \cpu_0|E_src2\(20),
	combout => \cpu_0|E_logic_result[20]~1_combout\);

-- Location: LCCOMB_X32_Y16_N8
\cpu_0|W_alu_result[20]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[20]~0_combout\ = (\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_logic_result[20]~1_combout\))) # (!\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_arith_result[20]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_arith_result[20]~1_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|E_logic_result[20]~1_combout\,
	combout => \cpu_0|W_alu_result[20]~0_combout\);

-- Location: LCFF_X32_Y16_N9
\cpu_0|W_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[20]~0_combout\,
	sdata => \cpu_0|E_shift_rot_result\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(20));

-- Location: LCCOMB_X32_Y16_N10
\cpu_0|W_rf_wr_data[20]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[20]~22_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|av_ld_byte2_data\(4))) # (!\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|W_alu_result\(20) & !\cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte2_data\(4),
	datab => \cpu_0|W_alu_result\(20),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|E_alu_result~22_combout\,
	combout => \cpu_0|W_rf_wr_data[20]~22_combout\);

-- Location: LCCOMB_X29_Y16_N2
\cpu_0|E_src1[20]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[20]~0_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datad => \cpu_0|D_iw\(24),
	combout => \cpu_0|E_src1[20]~0_combout\);

-- Location: LCCOMB_X29_Y19_N10
\cpu_0|F_pc_no_crst_nxt[18]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_no_crst_nxt[18]~7_combout\ = (\cpu_0|F_pc_no_crst_nxt[18]~6_combout\) # ((\cpu_0|R_ctrl_break~regout\ & !\cpu_0|R_ctrl_exception~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc_no_crst_nxt[18]~6_combout\,
	datab => \cpu_0|R_ctrl_break~regout\,
	datac => \cpu_0|R_ctrl_exception~regout\,
	combout => \cpu_0|F_pc_no_crst_nxt[18]~7_combout\);

-- Location: LCFF_X29_Y19_N11
\cpu_0|F_pc[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc_no_crst_nxt[18]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(18));

-- Location: LCCOMB_X28_Y19_N12
\cpu_0|F_pc_plus_one[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[15]~30_combout\ = (\cpu_0|F_pc\(15) & (!\cpu_0|F_pc_plus_one[14]~29\)) # (!\cpu_0|F_pc\(15) & ((\cpu_0|F_pc_plus_one[14]~29\) # (GND)))
-- \cpu_0|F_pc_plus_one[15]~31\ = CARRY((!\cpu_0|F_pc_plus_one[14]~29\) # (!\cpu_0|F_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(15),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[14]~29\,
	combout => \cpu_0|F_pc_plus_one[15]~30_combout\,
	cout => \cpu_0|F_pc_plus_one[15]~31\);

-- Location: LCCOMB_X28_Y19_N14
\cpu_0|F_pc_plus_one[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[16]~32_combout\ = (\cpu_0|F_pc\(16) & (\cpu_0|F_pc_plus_one[15]~31\ $ (GND))) # (!\cpu_0|F_pc\(16) & (!\cpu_0|F_pc_plus_one[15]~31\ & VCC))
-- \cpu_0|F_pc_plus_one[16]~33\ = CARRY((\cpu_0|F_pc\(16) & !\cpu_0|F_pc_plus_one[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|F_pc\(16),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[15]~31\,
	combout => \cpu_0|F_pc_plus_one[16]~32_combout\,
	cout => \cpu_0|F_pc_plus_one[16]~33\);

-- Location: LCCOMB_X28_Y19_N16
\cpu_0|F_pc_plus_one[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[17]~34_combout\ = (\cpu_0|F_pc\(17) & ((\cpu_0|F_pc_plus_one[16]~33\) # (GND))) # (!\cpu_0|F_pc\(17) & (!\cpu_0|F_pc_plus_one[16]~33\))
-- \cpu_0|F_pc_plus_one[17]~35\ = CARRY((\cpu_0|F_pc\(17)) # (!\cpu_0|F_pc_plus_one[16]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(17),
	datad => VCC,
	cin => \cpu_0|F_pc_plus_one[16]~33\,
	combout => \cpu_0|F_pc_plus_one[17]~34_combout\,
	cout => \cpu_0|F_pc_plus_one[17]~35\);

-- Location: LCCOMB_X28_Y19_N18
\cpu_0|F_pc_plus_one[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[18]~36_combout\ = \cpu_0|F_pc\(18) $ (!\cpu_0|F_pc_plus_one[17]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|F_pc\(18),
	cin => \cpu_0|F_pc_plus_one[17]~35\,
	combout => \cpu_0|F_pc_plus_one[18]~36_combout\);

-- Location: LCFF_X29_Y16_N3
\cpu_0|E_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[20]~0_combout\,
	sdata => \cpu_0|F_pc_plus_one[18]~36_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(20));

-- Location: LCFF_X33_Y16_N9
\cpu_0|E_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[20]~1_combout\,
	sdata => \cpu_0|E_src1\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(20));

-- Location: LCCOMB_X33_Y16_N26
\cpu_0|E_shift_rot_result_nxt[19]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[19]~2_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(20)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(18),
	datab => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \cpu_0|E_shift_rot_result\(20),
	combout => \cpu_0|E_shift_rot_result_nxt[19]~2_combout\);

-- Location: LCCOMB_X29_Y16_N12
\cpu_0|E_src1[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[19]~1_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datad => \cpu_0|D_iw\(23),
	combout => \cpu_0|E_src1[19]~1_combout\);

-- Location: LCFF_X29_Y16_N13
\cpu_0|E_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[19]~1_combout\,
	sdata => \cpu_0|F_pc_plus_one[17]~34_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(19));

-- Location: LCFF_X33_Y16_N27
\cpu_0|E_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[19]~2_combout\,
	sdata => \cpu_0|E_src1\(19),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(19));

-- Location: LCFF_X32_Y16_N3
\cpu_0|W_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[19]~1_combout\,
	sdata => \cpu_0|E_shift_rot_result\(19),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(19));

-- Location: LCCOMB_X32_Y16_N4
\cpu_0|W_rf_wr_data[19]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[19]~23_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte2_data\(3))))) # (!\cpu_0|R_ctrl_ld~regout\ & (!\cpu_0|E_alu_result~22_combout\ & ((\cpu_0|W_alu_result\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_result~22_combout\,
	datab => \cpu_0|av_ld_byte2_data\(3),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|W_alu_result\(19),
	combout => \cpu_0|W_rf_wr_data[19]~23_combout\);

-- Location: LCCOMB_X31_Y17_N24
\cpu_0|E_src1[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[14]~6_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datad => \cpu_0|D_iw\(18),
	combout => \cpu_0|E_src1[14]~6_combout\);

-- Location: LCFF_X31_Y17_N25
\cpu_0|E_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[14]~6_combout\,
	sdata => \cpu_0|F_pc_plus_one[12]~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(14));

-- Location: LCCOMB_X27_Y14_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19),
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23_combout\);

-- Location: LCFF_X27_Y14_N23
\cpu_0_jtag_debug_module_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X34_Y16_N26
\rsp_xbar_mux|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~11_combout\ = (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(19) & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & 
-- \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux|src_payload~11_combout\);

-- Location: LCCOMB_X30_Y16_N20
\cpu_0|F_iw[19]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[19]~43_combout\ = (\rsp_xbar_mux|src_payload~11_combout\) # (((\sram_0|readdata\(3) & \rsp_xbar_mux|src_payload~2_combout\)) # (!\cpu_0|D_iw[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(3),
	datab => \rsp_xbar_mux|src_payload~11_combout\,
	datac => \cpu_0|D_iw[5]~1_combout\,
	datad => \rsp_xbar_mux|src_payload~2_combout\,
	combout => \cpu_0|F_iw[19]~43_combout\);

-- Location: LCFF_X30_Y16_N21
\cpu_0|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[19]~43_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(19));

-- Location: LCCOMB_X31_Y17_N6
\cpu_0|R_src2_lo[13]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[13]~9_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(19)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datab => \cpu_0|R_src2_use_imm~regout\,
	datac => \cpu_0|D_iw\(19),
	datad => \cpu_0|R_src2_lo~0_combout\,
	combout => \cpu_0|R_src2_lo[13]~9_combout\);

-- Location: LCFF_X31_Y17_N7
\cpu_0|E_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[13]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(13));

-- Location: LCCOMB_X30_Y19_N0
\cpu_0|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~16_combout\ = ((\cpu_0|E_src1\(8) $ (\cpu_0|E_src2\(8) $ (\cpu_0|Add1~15\)))) # (GND)
-- \cpu_0|Add1~17\ = CARRY((\cpu_0|E_src1\(8) & ((!\cpu_0|Add1~15\) # (!\cpu_0|E_src2\(8)))) # (!\cpu_0|E_src1\(8) & (!\cpu_0|E_src2\(8) & !\cpu_0|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(8),
	datab => \cpu_0|E_src2\(8),
	datad => VCC,
	cin => \cpu_0|Add1~15\,
	combout => \cpu_0|Add1~16_combout\,
	cout => \cpu_0|Add1~17\);

-- Location: LCCOMB_X30_Y19_N2
\cpu_0|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~18_combout\ = (\cpu_0|E_src2\(9) & ((\cpu_0|E_src1\(9) & (!\cpu_0|Add1~17\)) # (!\cpu_0|E_src1\(9) & ((\cpu_0|Add1~17\) # (GND))))) # (!\cpu_0|E_src2\(9) & ((\cpu_0|E_src1\(9) & (\cpu_0|Add1~17\ & VCC)) # (!\cpu_0|E_src1\(9) & 
-- (!\cpu_0|Add1~17\))))
-- \cpu_0|Add1~19\ = CARRY((\cpu_0|E_src2\(9) & ((!\cpu_0|Add1~17\) # (!\cpu_0|E_src1\(9)))) # (!\cpu_0|E_src2\(9) & (!\cpu_0|E_src1\(9) & !\cpu_0|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(9),
	datab => \cpu_0|E_src1\(9),
	datad => VCC,
	cin => \cpu_0|Add1~17\,
	combout => \cpu_0|Add1~18_combout\,
	cout => \cpu_0|Add1~19\);

-- Location: LCCOMB_X29_Y19_N20
\cpu_0|F_pc[15]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[15]~12_combout\ = (\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add1~34_combout\))) # (!\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add2~34_combout\,
	datab => \cpu_0|E_alu_sub~regout\,
	datad => \cpu_0|Add1~34_combout\,
	combout => \cpu_0|F_pc[15]~12_combout\);

-- Location: LCCOMB_X32_Y16_N6
\cpu_0|W_alu_result[17]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[17]~3_combout\ = (\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_logic_result[17]~4_combout\)) # (!\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|F_pc[15]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[17]~4_combout\,
	datab => \cpu_0|F_pc[15]~12_combout\,
	datad => \cpu_0|R_ctrl_logic~regout\,
	combout => \cpu_0|W_alu_result[17]~3_combout\);

-- Location: LCCOMB_X33_Y16_N12
\cpu_0|E_shift_rot_result_nxt[18]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[18]~3_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(19)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(17),
	datab => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \cpu_0|E_shift_rot_result\(19),
	combout => \cpu_0|E_shift_rot_result_nxt[18]~3_combout\);

-- Location: LCFF_X33_Y16_N13
\cpu_0|E_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[18]~3_combout\,
	sdata => \cpu_0|E_src1\(18),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(18));

-- Location: LCCOMB_X33_Y16_N14
\cpu_0|E_shift_rot_result_nxt[17]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[17]~4_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(18)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(16),
	datab => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \cpu_0|E_shift_rot_result\(18),
	combout => \cpu_0|E_shift_rot_result_nxt[17]~4_combout\);

-- Location: LCCOMB_X31_Y17_N10
\cpu_0|E_src1[17]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[17]~3_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datad => \cpu_0|D_iw\(21),
	combout => \cpu_0|E_src1[17]~3_combout\);

-- Location: LCFF_X31_Y17_N11
\cpu_0|E_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[17]~3_combout\,
	sdata => \cpu_0|F_pc_plus_one[15]~30_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(17));

-- Location: LCFF_X33_Y16_N15
\cpu_0|E_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[17]~4_combout\,
	sdata => \cpu_0|E_src1\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(17));

-- Location: LCFF_X32_Y16_N7
\cpu_0|W_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[17]~3_combout\,
	sdata => \cpu_0|E_shift_rot_result\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(17));

-- Location: LCCOMB_X32_Y16_N28
\cpu_0|W_rf_wr_data[17]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[17]~21_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte2_data\(1))))) # (!\cpu_0|R_ctrl_ld~regout\ & (!\cpu_0|E_alu_result~22_combout\ & ((\cpu_0|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_result~22_combout\,
	datab => \cpu_0|av_ld_byte2_data\(1),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|W_alu_result\(17),
	combout => \cpu_0|W_rf_wr_data[17]~21_combout\);

-- Location: LCCOMB_X27_Y17_N12
\cpu_0|E_src1[13]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[13]~7_combout\ = (\cpu_0|R_src1~26_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\cpu_0|R_src1~26_combout\ & (\cpu_0|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|D_iw\(17),
	datad => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \cpu_0|E_src1[13]~7_combout\);

-- Location: LCFF_X27_Y17_N13
\cpu_0|E_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[13]~7_combout\,
	sdata => \cpu_0|F_pc_plus_one[11]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(13));

-- Location: LCCOMB_X28_Y19_N20
\cpu_0|F_pc[11]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[11]~8_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~26_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~26_combout\,
	datab => \cpu_0|Add2~26_combout\,
	datad => \cpu_0|E_alu_sub~regout\,
	combout => \cpu_0|F_pc[11]~8_combout\);

-- Location: LCCOMB_X32_Y17_N2
\cpu_0|W_alu_result[13]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[13]~7_combout\ = (\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_logic_result[13]~8_combout\)) # (!\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|F_pc[11]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[13]~8_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|F_pc[11]~8_combout\,
	combout => \cpu_0|W_alu_result[13]~7_combout\);

-- Location: LCCOMB_X33_Y17_N12
\cpu_0|E_shift_rot_result_nxt[13]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[13]~8_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(14))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(14),
	datab => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \cpu_0|E_shift_rot_result\(12),
	combout => \cpu_0|E_shift_rot_result_nxt[13]~8_combout\);

-- Location: LCFF_X33_Y17_N13
\cpu_0|E_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[13]~8_combout\,
	sdata => \cpu_0|E_src1\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(13));

-- Location: LCFF_X32_Y17_N3
\cpu_0|W_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[13]~7_combout\,
	sdata => \cpu_0|E_shift_rot_result\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(13));

-- Location: LCCOMB_X28_Y14_N30
\cpu_0|W_rf_wr_data[13]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[13]~17_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|av_ld_byte1_data\(5))) # (!\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|W_alu_result\(13) & !\cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte1_data\(5),
	datab => \cpu_0|R_ctrl_ld~regout\,
	datac => \cpu_0|W_alu_result\(13),
	datad => \cpu_0|E_alu_result~22_combout\,
	combout => \cpu_0|W_rf_wr_data[13]~17_combout\);

-- Location: LCCOMB_X25_Y16_N20
\cpu_0|E_st_data[16]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_st_data[16]~0_combout\ = (\cpu_0|D_iw\(4) & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))) # (!\cpu_0|D_iw\(4) & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \cpu_0|D_iw\(4),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \cpu_0|E_st_data[16]~0_combout\);

-- Location: LCFF_X25_Y16_N21
\cpu_0|d_writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_st_data[16]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(16));

-- Location: LCCOMB_X25_Y14_N20
\cmd_xbar_mux|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~15_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(16),
	combout => \cmd_xbar_mux|src_payload~15_combout\);

-- Location: LCCOMB_X25_Y19_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(9))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(9),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCFF_X25_Y19_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X23_Y20_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|irf_reg[1][0]~regout\ & ((\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(6))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(6),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(6),
	datad => \auto_hub|irf_reg[1][0]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X23_Y20_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(7))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(7),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X24_Y20_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(7) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(7),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26_combout\);

-- Location: LCFF_X24_Y20_N19
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X25_Y20_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(7)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(7),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(7),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70_combout\);

-- Location: LCCOMB_X22_Y20_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(9),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCFF_X22_Y20_N17
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(8));

-- Location: LCFF_X23_Y20_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(8),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X27_Y20_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(7),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: LCFF_X27_Y20_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCFF_X25_Y20_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(7),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X27_Y21_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1_combout\)) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3_combout\);

-- Location: LCFF_X27_Y20_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(8),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCFF_X27_Y21_N17
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(8),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X23_Y20_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(5))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(5),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(5),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X23_Y20_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(7),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56_combout\);

-- Location: LCFF_X23_Y20_N21
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X23_Y20_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37_combout\ & ((!\auto_hub|irf_reg[1][0]~regout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(6),
	datad => \auto_hub|irf_reg[1][0]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38_combout\);

-- Location: LCFF_X23_Y20_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X27_Y20_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(5),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: LCFF_X27_Y20_N17
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCFF_X25_Y20_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(5),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X27_Y20_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(6),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: LCFF_X27_Y20_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X25_Y21_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(6))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(6),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCFF_X25_Y21_N13
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X25_Y21_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(3))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(3),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(3),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X23_Y20_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(5),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCFF_X23_Y20_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X27_Y20_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(4),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: LCFF_X27_Y20_N21
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X25_Y21_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(4))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(4),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11_combout\);

-- Location: LCFF_X25_Y21_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X25_Y19_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(19))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) & 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23_combout\);

-- Location: LCFF_X25_Y19_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X23_Y21_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(16))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(16),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(16),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X23_Y21_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(18))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45_combout\) # 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(18),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCFF_X23_Y21_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(17));

-- Location: LCCOMB_X24_Y20_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(15) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(15),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCFF_X24_Y20_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X25_Y21_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(15))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(15),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(15),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout\);

-- Location: LCCOMB_X23_Y19_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(17)) # 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(17),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCFF_X23_Y19_N7
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X21_Y20_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(16),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: LCFF_X21_Y20_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X25_Y19_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(16))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(16),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20_combout\);

-- Location: LCFF_X25_Y19_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X21_Y20_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(13))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(13),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(13),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64_combout\);

-- Location: LCCOMB_X22_Y20_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(15),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCFF_X22_Y20_N7
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X22_Y20_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(14),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCFF_X22_Y20_N13
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X22_Y20_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(13),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: LCFF_X22_Y20_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCFF_X25_Y20_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(13),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X27_Y15_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17_combout\);

-- Location: LCFF_X27_Y15_N21
\cpu_0_jtag_debug_module_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X33_Y15_N26
\custom_counter_component_0|readdata~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~8_combout\ = (!\cpu_0|W_alu_result\(3) & (\custom_counter_component_0|custom_counter_unit_inst|counter_value\(10) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(10),
	datad => \cpu_0|W_alu_result\(2),
	combout => \custom_counter_component_0|readdata~8_combout\);

-- Location: LCFF_X33_Y15_N27
\custom_counter_component_0|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(10));

-- Location: LCFF_X30_Y11_N9
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X30_Y11_N8
\rsp_xbar_mux_001|src_data[10]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[10]~24_combout\ = (\led_red_o_s1_translator|av_readdata_pre\(10) & ((\led_red_o_s1_translator|read_latency_shift_reg\(0)) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(10) & 
-- \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0))))) # (!\led_red_o_s1_translator|av_readdata_pre\(10) & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(10) & 
-- \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|av_readdata_pre\(10),
	datab => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(10),
	datad => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[10]~24_combout\);

-- Location: LCCOMB_X30_Y13_N12
\rsp_xbar_mux_001|src_data[10]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[10]~26_combout\ = (\rsp_xbar_mux_001|src_data[10]~25_combout\) # ((\rsp_xbar_mux_001|src_data[10]~24_combout\) # ((\rsp_xbar_demux|src1_valid~combout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[10]~25_combout\,
	datab => \rsp_xbar_demux|src1_valid~combout\,
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \rsp_xbar_mux_001|src_data[10]~24_combout\,
	combout => \rsp_xbar_mux_001|src_data[10]~26_combout\);

-- Location: LCCOMB_X30_Y13_N6
\rsp_xbar_mux_001|src_data[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(10) = (\rsp_xbar_mux_001|src_data[10]~26_combout\) # ((\rsp_xbar_demux_001|src1_valid~0_combout\ & \width_adapter_001|out_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datab => \width_adapter_001|out_data\(10),
	datad => \rsp_xbar_mux_001|src_data[10]~26_combout\,
	combout => \rsp_xbar_mux_001|src_data\(10));

-- Location: LCCOMB_X29_Y14_N28
\cpu_0|av_ld_byte1_data[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte1_data[2]~2_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_fill_bit~1_combout\)) # (!\cpu_0|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux_001|src_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux_001|src_data\(10),
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte1_data[2]~2_combout\);

-- Location: LCFF_X29_Y14_N29
\cpu_0|av_ld_byte1_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte1_data[2]~2_combout\,
	sdata => \cpu_0|av_ld_byte2_data\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte1_data\(2));

-- Location: LCCOMB_X32_Y14_N24
\cpu_0|W_rf_wr_data[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[10]~14_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte1_data\(2))))) # (!\cpu_0|R_ctrl_ld~regout\ & (!\cpu_0|E_alu_result~22_combout\ & ((\cpu_0|W_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_result~22_combout\,
	datab => \cpu_0|av_ld_byte1_data\(2),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|W_alu_result\(10),
	combout => \cpu_0|W_rf_wr_data[10]~14_combout\);

-- Location: LCCOMB_X29_Y16_N20
\cpu_0|E_src1[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[8]~12_combout\ = (\cpu_0|R_src1~26_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\cpu_0|R_src1~26_combout\ & (\cpu_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|D_iw\(12),
	datad => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	combout => \cpu_0|E_src1[8]~12_combout\);

-- Location: LCFF_X29_Y16_N21
\cpu_0|E_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[8]~12_combout\,
	sdata => \cpu_0|F_pc_plus_one[6]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(8));

-- Location: LCFF_X32_Y19_N13
\cpu_0|E_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[8]~13_combout\,
	sdata => \cpu_0|E_src1\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(8));

-- Location: LCCOMB_X32_Y19_N18
\cpu_0|E_shift_rot_result_nxt[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[9]~12_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(10))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \cpu_0|E_shift_rot_result\(10),
	datad => \cpu_0|E_shift_rot_result\(8),
	combout => \cpu_0|E_shift_rot_result_nxt[9]~12_combout\);

-- Location: LCFF_X32_Y19_N19
\cpu_0|E_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[9]~12_combout\,
	sdata => \cpu_0|E_src1\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(9));

-- Location: LCFF_X32_Y17_N11
\cpu_0|W_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[9]~11_combout\,
	sdata => \cpu_0|E_shift_rot_result\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(9));

-- Location: LCCOMB_X28_Y16_N8
\cpu_0|W_rf_wr_data[9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[9]~13_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte1_data\(1))))) # (!\cpu_0|R_ctrl_ld~regout\ & (!\cpu_0|E_alu_result~22_combout\ & ((\cpu_0|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_result~22_combout\,
	datab => \cpu_0|av_ld_byte1_data\(1),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|W_alu_result\(9),
	combout => \cpu_0|W_rf_wr_data[9]~13_combout\);

-- Location: LCCOMB_X25_Y17_N28
\cpu_0|d_writedata[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[31]~7_combout\ = (\cpu_0|Equal133~0_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (!\cpu_0|Equal133~0_combout\ & 
-- (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal133~0_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \cpu_0|d_writedata[31]~7_combout\);

-- Location: LCFF_X25_Y15_N29
\cpu_0|d_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata[31]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(15));

-- Location: LCCOMB_X25_Y15_N28
\cmd_xbar_mux|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~16_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(15),
	combout => \cmd_xbar_mux|src_payload~16_combout\);

-- Location: LCCOMB_X27_Y14_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18_combout\);

-- Location: LCFF_X27_Y14_N29
\cpu_0_jtag_debug_module_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X27_Y14_N30
\rsp_xbar_mux_001|src_data[8]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[8]~20_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8)) # ((\rsp_xbar_demux|src1_valid~combout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(8))))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\rsp_xbar_demux|src1_valid~combout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datac => \rsp_xbar_demux|src1_valid~combout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \rsp_xbar_mux_001|src_data[8]~20_combout\);

-- Location: LCCOMB_X29_Y13_N2
\rsp_xbar_mux_001|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~8_combout\ = (\rsp_xbar_demux_001|src1_valid~0_combout\ & ((\width_adapter_001|data_reg\(8)) # ((\sram_0|readdata\(8) & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(8),
	datab => \width_adapter_001|data_reg\(8),
	datac => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \rsp_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X30_Y14_N28
\led_red_o|readdata[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(8) = (\led_red_o|data_out\(8) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o|data_out\(8),
	datab => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(8));

-- Location: LCFF_X30_Y14_N29
\led_red_o_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(8));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(8),
	combout => \switch_i_external_connection_export~combout\(8));

-- Location: LCCOMB_X30_Y11_N0
\switch_i|read_mux_out[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(8) = (!\cpu_0|W_alu_result\(3) & (\switch_i_external_connection_export~combout\(8) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \switch_i_external_connection_export~combout\(8),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(8));

-- Location: LCFF_X30_Y11_N1
\switch_i|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(8));

-- Location: LCFF_X30_Y14_N19
\switch_i_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X30_Y14_N18
\rsp_xbar_mux_001|src_data[8]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[8]~19_combout\ = (\led_red_o_s1_translator|read_latency_shift_reg\(0) & ((\led_red_o_s1_translator|av_readdata_pre\(8)) # ((\switch_i_s1_translator|av_readdata_pre\(8) & \switch_i_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\led_red_o_s1_translator|read_latency_shift_reg\(0) & (((\switch_i_s1_translator|av_readdata_pre\(8) & \switch_i_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datab => \led_red_o_s1_translator|av_readdata_pre\(8),
	datac => \switch_i_s1_translator|av_readdata_pre\(8),
	datad => \switch_i_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[8]~19_combout\);

-- Location: LCCOMB_X31_Y14_N26
\rsp_xbar_mux_001|src_data[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(8) = (\rsp_xbar_mux_001|src_data[8]~18_combout\) # ((\rsp_xbar_mux_001|src_data[8]~20_combout\) # ((\rsp_xbar_mux_001|src_payload~8_combout\) # (\rsp_xbar_mux_001|src_data[8]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[8]~18_combout\,
	datab => \rsp_xbar_mux_001|src_data[8]~20_combout\,
	datac => \rsp_xbar_mux_001|src_payload~8_combout\,
	datad => \rsp_xbar_mux_001|src_data[8]~19_combout\,
	combout => \rsp_xbar_mux_001|src_data\(8));

-- Location: LCCOMB_X29_Y14_N8
\cpu_0|av_ld_byte1_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte1_data[0]~0_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_fill_bit~1_combout\)) # (!\cpu_0|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux_001|src_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux_001|src_data\(8),
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte1_data[0]~0_combout\);

-- Location: LCFF_X29_Y14_N9
\cpu_0|av_ld_byte1_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte1_data[0]~0_combout\,
	sdata => \cpu_0|av_ld_byte2_data\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte1_data\(0));

-- Location: LCCOMB_X29_Y17_N14
\cpu_0|E_logic_result[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[8]~13_combout\ = (\cpu_0|E_src2\(8) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src1\(8)))))) # (!\cpu_0|E_src2\(8) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src1\(8)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(1),
	datab => \cpu_0|E_src2\(8),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|E_src1\(8),
	combout => \cpu_0|E_logic_result[8]~13_combout\);

-- Location: LCCOMB_X32_Y17_N20
\cpu_0|W_alu_result[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[8]~12_combout\ = (\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_logic_result[8]~13_combout\))) # (!\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|F_pc[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc[6]~4_combout\,
	datab => \cpu_0|E_logic_result[8]~13_combout\,
	datad => \cpu_0|R_ctrl_logic~regout\,
	combout => \cpu_0|W_alu_result[8]~12_combout\);

-- Location: LCFF_X32_Y17_N21
\cpu_0|W_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[8]~12_combout\,
	sdata => \cpu_0|E_shift_rot_result\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(8));

-- Location: LCCOMB_X28_Y16_N14
\cpu_0|W_rf_wr_data[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[8]~12_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|av_ld_byte1_data\(0))) # (!\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|W_alu_result\(8) & !\cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_ld~regout\,
	datab => \cpu_0|av_ld_byte1_data\(0),
	datac => \cpu_0|W_alu_result\(8),
	datad => \cpu_0|E_alu_result~22_combout\,
	combout => \cpu_0|W_rf_wr_data[8]~12_combout\);

-- Location: LCCOMB_X25_Y17_N0
\cpu_0|d_writedata[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[29]~5_combout\ = (\cpu_0|Equal133~0_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\cpu_0|Equal133~0_combout\ & 
-- ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal133~0_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \cpu_0|d_writedata[29]~5_combout\);

-- Location: LCFF_X25_Y15_N9
\cpu_0|d_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata[29]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(13));

-- Location: LCCOMB_X25_Y15_N8
\cmd_xbar_mux|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~11_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datac => \cpu_0|d_writedata\(13),
	combout => \cmd_xbar_mux|src_payload~11_combout\);

-- Location: LCCOMB_X24_Y19_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(34))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCFF_X24_Y19_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X23_Y20_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(31))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(31),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(31),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X22_Y19_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(33) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout\ & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(33) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout\ & 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(33),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCFF_X22_Y19_N13
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X25_Y21_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(32),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: LCFF_X25_Y21_N21
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCFF_X25_Y19_N17
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X27_Y15_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30_combout\);

-- Location: LCFF_X27_Y15_N15
\cpu_0_jtag_debug_module_translator|av_readdata_pre[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X27_Y13_N22
\cpu_0|av_ld_byte3_data_nxt~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~23_combout\ = (\sram_0|readdata\(15) & ((\rsp_xbar_mux_001|src_payload~12_combout\) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(31) & \rsp_xbar_demux|src1_valid~combout\)))) # (!\sram_0|readdata\(15) & 
-- (((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(31) & \rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(15),
	datab => \rsp_xbar_mux_001|src_payload~12_combout\,
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \rsp_xbar_demux|src1_valid~combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~23_combout\);

-- Location: LCCOMB_X31_Y13_N4
\cpu_0|av_ld_byte3_data_nxt~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte3_data_nxt~29_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|R_ctrl_ld_signed~regout\ & ((\cpu_0|av_fill_bit~0_combout\)))) # (!\cpu_0|av_ld_aligning_data~regout\ & (((\cpu_0|av_ld_byte3_data_nxt~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_aligning_data~regout\,
	datab => \cpu_0|R_ctrl_ld_signed~regout\,
	datac => \cpu_0|av_ld_byte3_data_nxt~23_combout\,
	datad => \cpu_0|av_fill_bit~0_combout\,
	combout => \cpu_0|av_ld_byte3_data_nxt~29_combout\);

-- Location: LCFF_X31_Y13_N5
\cpu_0|av_ld_byte3_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte3_data_nxt~29_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte3_data\(7));

-- Location: LCFF_X31_Y13_N11
\cpu_0|av_ld_byte2_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte2_data[7]~7_combout\,
	sdata => \cpu_0|av_ld_byte3_data\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte2_data\(7));

-- Location: LCFF_X29_Y14_N23
\cpu_0|av_ld_byte1_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte1_data[7]~7_combout\,
	sdata => \cpu_0|av_ld_byte2_data\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte1_data\(7));

-- Location: LCCOMB_X29_Y14_N30
\cpu_0|av_ld_byte0_data_nxt[7]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[7]~35_combout\ = (\cpu_0|av_ld_rshift8~0_combout\ & ((\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_ld_byte1_data\(7)))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_ld_byte0_data_nxt[7]~31_combout\)))) # 
-- (!\cpu_0|av_ld_rshift8~0_combout\ & (\cpu_0|av_ld_byte0_data_nxt[7]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte0_data_nxt[7]~31_combout\,
	datab => \cpu_0|av_ld_rshift8~0_combout\,
	datac => \cpu_0|av_ld_byte1_data\(7),
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[7]~35_combout\);

-- Location: LCCOMB_X29_Y14_N26
\cpu_0|av_ld_byte0_data[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data[1]~0_combout\ = (\cpu_0|av_ld_rshift8~0_combout\) # (!\cpu_0|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|av_ld_rshift8~0_combout\,
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte0_data[1]~0_combout\);

-- Location: LCFF_X29_Y14_N31
\cpu_0|av_ld_byte0_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte0_data_nxt[7]~35_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte0_data\(7));

-- Location: LCCOMB_X28_Y14_N24
\cpu_0|W_rf_wr_data[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[7]~11_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte0_data\(7))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(7) & ((!\cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(7),
	datab => \cpu_0|av_ld_byte0_data\(7),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|E_alu_result~22_combout\,
	combout => \cpu_0|W_rf_wr_data[7]~11_combout\);

-- Location: LCCOMB_X25_Y17_N26
\cpu_0|d_writedata[30]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[30]~6_combout\ = (\cpu_0|Equal133~0_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\cpu_0|Equal133~0_combout\ & 
-- (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal133~0_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu_0|d_writedata[30]~6_combout\);

-- Location: LCFF_X25_Y15_N11
\cpu_0|d_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata[30]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(14));

-- Location: LCCOMB_X25_Y15_N22
\led_red_o|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[14]~feeder_combout\ = \cpu_0|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(14),
	combout => \led_red_o|data_out[14]~feeder_combout\);

-- Location: LCFF_X25_Y15_N23
\led_red_o|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[14]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(14));

-- Location: LCCOMB_X28_Y13_N24
\led_red_o|readdata[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(14) = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & \led_red_o|data_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(2),
	datab => \cpu_0|W_alu_result\(3),
	datad => \led_red_o|data_out\(14),
	combout => \led_red_o|readdata\(14));

-- Location: LCFF_X28_Y13_N25
\led_red_o_s1_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X28_Y13_N26
\rsp_xbar_mux_001|src_data[14]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[14]~33_combout\ = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(14)) # 
-- ((\led_red_o_s1_translator|read_latency_shift_reg\(0) & \led_red_o_s1_translator|av_readdata_pre\(14))))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\led_red_o_s1_translator|read_latency_shift_reg\(0) & 
-- ((\led_red_o_s1_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(14),
	datad => \led_red_o_s1_translator|av_readdata_pre\(14),
	combout => \rsp_xbar_mux_001|src_data[14]~33_combout\);

-- Location: LCCOMB_X27_Y11_N26
\jtag_uart_0|woverflow~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|woverflow~0_combout\ = (\jtag_uart_0|av_waitrequest~2_combout\ & (\addr_router_001|Equal7~0_combout\ & (\cpu_0_data_master_translator|uav_write~0_combout\ & !\cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_waitrequest~2_combout\,
	datab => \addr_router_001|Equal7~0_combout\,
	datac => \cpu_0_data_master_translator|uav_write~0_combout\,
	datad => \cpu_0|W_alu_result\(2),
	combout => \jtag_uart_0|woverflow~0_combout\);

-- Location: LCCOMB_X27_Y11_N8
\jtag_uart_0|woverflow~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|woverflow~1_combout\ = (\jtag_uart_0|woverflow~0_combout\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)) # (!\jtag_uart_0|woverflow~0_combout\ & ((\jtag_uart_0|woverflow~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \jtag_uart_0|woverflow~regout\,
	datad => \jtag_uart_0|woverflow~0_combout\,
	combout => \jtag_uart_0|woverflow~1_combout\);

-- Location: LCFF_X27_Y11_N9
\jtag_uart_0|woverflow\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|woverflow~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|woverflow~regout\);

-- Location: LCFF_X27_Y11_N23
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|woverflow~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X29_Y12_N26
\switch_i|read_mux_out[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(14) = (\switch_i_external_connection_export~combout\(14) & (!\cpu_0|W_alu_result\(2) & !\cpu_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_external_connection_export~combout\(14),
	datac => \cpu_0|W_alu_result\(2),
	datad => \cpu_0|W_alu_result\(3),
	combout => \switch_i|read_mux_out\(14));

-- Location: LCFF_X29_Y12_N27
\switch_i|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(14));

-- Location: LCFF_X27_Y11_N19
\switch_i_s1_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X27_Y11_N22
\rsp_xbar_mux_001|src_data[14]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[14]~34_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14)) # ((\switch_i_s1_translator|read_latency_shift_reg\(0) & 
-- \switch_i_s1_translator|av_readdata_pre\(14))))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\switch_i_s1_translator|read_latency_shift_reg\(0) & ((\switch_i_s1_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datac => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \switch_i_s1_translator|av_readdata_pre\(14),
	combout => \rsp_xbar_mux_001|src_data[14]~34_combout\);

-- Location: LCCOMB_X27_Y15_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13_combout\);

-- Location: LCFF_X27_Y15_N13
\cpu_0_jtag_debug_module_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X28_Y13_N22
\rsp_xbar_mux_001|src_data[14]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[14]~48_combout\ = (\rsp_xbar_mux_001|src_data[14]~34_combout\) # ((\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ 
-- & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \rsp_xbar_mux_001|src_data[14]~34_combout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(14),
	combout => \rsp_xbar_mux_001|src_data[14]~48_combout\);

-- Location: LCCOMB_X28_Y13_N30
\width_adapter_001|data_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~9_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\sram_0|readdata\(14)) # (\width_adapter_001|data_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datab => \sram_0|readdata\(14),
	datac => \width_adapter_001|data_reg\(14),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \width_adapter_001|data_reg~9_combout\);

-- Location: LCFF_X28_Y13_N31
\width_adapter_001|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(14));

-- Location: LCCOMB_X28_Y13_N0
\width_adapter_001|out_data[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|out_data\(14) = (\width_adapter_001|data_reg\(14)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \sram_0|readdata\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \sram_0|readdata\(14),
	datad => \width_adapter_001|data_reg\(14),
	combout => \width_adapter_001|out_data\(14));

-- Location: LCCOMB_X28_Y13_N28
\rsp_xbar_mux_001|src_data[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data\(14) = (\rsp_xbar_mux_001|src_data[14]~33_combout\) # ((\rsp_xbar_mux_001|src_data[14]~48_combout\) # ((\rsp_xbar_demux_001|src1_valid~0_combout\ & \width_adapter_001|out_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datab => \rsp_xbar_mux_001|src_data[14]~33_combout\,
	datac => \rsp_xbar_mux_001|src_data[14]~48_combout\,
	datad => \width_adapter_001|out_data\(14),
	combout => \rsp_xbar_mux_001|src_data\(14));

-- Location: LCCOMB_X29_Y14_N4
\cpu_0|av_ld_byte1_data[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte1_data[6]~6_combout\ = (\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_fill_bit~1_combout\)) # (!\cpu_0|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux_001|src_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_fill_bit~1_combout\,
	datab => \cpu_0|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_mux_001|src_data\(14),
	combout => \cpu_0|av_ld_byte1_data[6]~6_combout\);

-- Location: LCFF_X29_Y14_N5
\cpu_0|av_ld_byte1_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte1_data[6]~6_combout\,
	sdata => \cpu_0|av_ld_byte2_data\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte1_data\(6));

-- Location: LCCOMB_X29_Y14_N12
\cpu_0|av_ld_byte0_data_nxt[6]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[6]~34_combout\ = (\cpu_0|av_ld_rshift8~0_combout\ & ((\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_ld_byte1_data\(6)))) # (!\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_ld_byte0_data_nxt[6]~26_combout\)))) # 
-- (!\cpu_0|av_ld_rshift8~0_combout\ & (\cpu_0|av_ld_byte0_data_nxt[6]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte0_data_nxt[6]~26_combout\,
	datab => \cpu_0|av_ld_rshift8~0_combout\,
	datac => \cpu_0|av_ld_byte1_data\(6),
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[6]~34_combout\);

-- Location: LCFF_X29_Y14_N13
\cpu_0|av_ld_byte0_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte0_data_nxt[6]~34_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte0_data\(6));

-- Location: LCCOMB_X28_Y14_N22
\cpu_0|W_rf_wr_data[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[6]~10_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte0_data\(6))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(6) & (!\cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(6),
	datab => \cpu_0|E_alu_result~22_combout\,
	datac => \cpu_0|av_ld_byte0_data\(6),
	datad => \cpu_0|R_ctrl_ld~regout\,
	combout => \cpu_0|W_rf_wr_data[6]~10_combout\);

-- Location: LCFF_X25_Y15_N31
\cpu_0|d_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(2));

-- Location: LCCOMB_X22_Y17_N14
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datad => \jtag_uart_0|r_val~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCFF_X22_Y17_N21
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(0));

-- Location: LCCOMB_X20_Y17_N18
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|irf_reg[2][0]~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X22_Y17_N12
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\);

-- Location: LCFF_X22_Y17_N13
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(2));

-- Location: LCCOMB_X22_Y17_N8
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCFF_X22_Y17_N9
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X22_Y17_N18
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\);

-- Location: LCFF_X22_Y17_N19
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(1));

-- Location: LCCOMB_X21_Y17_N2
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: LCFF_X21_Y17_N3
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X22_Y17_N20
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X20_Y17_N30
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: LCFF_X20_Y17_N31
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X20_Y17_N10
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X20_Y17_N16
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: LCFF_X20_Y17_N17
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCFF_X21_Y16_N1
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid~regout\);

-- Location: LCCOMB_X21_Y16_N0
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCFF_X22_Y11_N9
\jtag_uart_0|t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|t_dav~regout\);

-- Location: LCCOMB_X21_Y17_N6
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|t_dav~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: LCFF_X21_Y17_N7
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\);

-- Location: LCCOMB_X21_Y17_N8
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: LCFF_X21_Y17_N9
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X20_Y18_N16
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: LCFF_X20_Y18_N17
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\);

-- Location: LCCOMB_X20_Y17_N20
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCFF_X22_Y17_N1
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(4));

-- Location: LCCOMB_X21_Y17_N26
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCFF_X21_Y17_N27
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X21_Y17_N20
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCFF_X21_Y17_N21
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X21_Y17_N10
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCFF_X21_Y17_N11
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X22_Y17_N0
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: LCCOMB_X20_Y17_N4
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCFF_X20_Y17_N5
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCFF_X22_Y17_N23
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(3));

-- Location: LCCOMB_X22_Y17_N22
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: LCCOMB_X20_Y17_N2
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCFF_X20_Y17_N3
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCFF_X23_Y17_N31
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCFF_X23_Y17_N23
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X23_Y17_N18
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: LCFF_X23_Y17_N19
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X23_Y17_N20
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: LCFF_X23_Y17_N21
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X23_Y17_N6
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: LCFF_X23_Y17_N7
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X21_Y18_N2
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: LCFF_X21_Y18_N3
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: LCFF_X21_Y18_N5
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: LCCOMB_X24_Y15_N16
\jtag_uart_0|av_readdata[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[5]~6_combout\ = (\jtag_uart_0|read_0~regout\ & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~regout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \jtag_uart_0|av_readdata[5]~6_combout\);

-- Location: LCFF_X24_Y15_N17
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|av_readdata[5]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X28_Y12_N30
\cpu_0|av_ld_byte0_data_nxt[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[5]~20_combout\ = (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(5) & ((\rsp_xbar_demux|src1_valid~combout\) # ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\cpu_0_jtag_debug_module_translator|av_readdata_pre\(5) & (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datab => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datac => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \rsp_xbar_demux|src1_valid~combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[5]~20_combout\);

-- Location: LCCOMB_X29_Y12_N30
\led_green_o|readdata[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|readdata\(5) = (\led_green_o|data_out\(5) & (!\cpu_0|W_alu_result\(2) & !\cpu_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o|data_out\(5),
	datac => \cpu_0|W_alu_result\(2),
	datad => \cpu_0|W_alu_result\(3),
	combout => \led_green_o|readdata\(5));

-- Location: LCFF_X29_Y12_N31
\led_green_o_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|readdata\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X33_Y15_N24
\custom_counter_component_0|readdata~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~3_combout\ = (!\cpu_0|W_alu_result\(3) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(5) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(5),
	datad => \cpu_0|W_alu_result\(2),
	combout => \custom_counter_component_0|readdata~3_combout\);

-- Location: LCFF_X33_Y15_N25
\custom_counter_component_0|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(5));

-- Location: LCFF_X28_Y12_N9
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X31_Y15_N22
\led_green_o_s1_translator|read_latency_shift_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator|read_latency_shift_reg~3_combout\ = (\led_green_o_s1_translator|read_latency_shift_reg~2_combout\ & (!\cpu_0_data_master_translator|read_accepted~regout\ & \cpu_0|d_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \cpu_0_data_master_translator|read_accepted~regout\,
	datad => \cpu_0|d_read~regout\,
	combout => \led_green_o_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCFF_X31_Y15_N23
\led_green_o_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o_s1_translator|read_latency_shift_reg~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X28_Y12_N8
\cpu_0|av_ld_byte0_data_nxt[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[5]~18_combout\ = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(5)) # 
-- ((\led_green_o_s1_translator|av_readdata_pre\(5) & \led_green_o_s1_translator|read_latency_shift_reg\(0))))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\led_green_o_s1_translator|av_readdata_pre\(5) & 
-- ((\led_green_o_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \led_green_o_s1_translator|av_readdata_pre\(5),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(5),
	datad => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|av_ld_byte0_data_nxt[5]~18_combout\);

-- Location: LCCOMB_X28_Y13_N6
\cpu_0|av_ld_byte0_data_nxt[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[5]~17_combout\ = (\rsp_xbar_demux_001|src1_valid~0_combout\ & ((\width_adapter_001|data_reg\(5)) # ((\sram_0|readdata\(5) & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datab => \width_adapter_001|data_reg\(5),
	datac => \sram_0|readdata\(5),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[5]~17_combout\);

-- Location: LCCOMB_X28_Y12_N12
\cpu_0|av_ld_byte0_data_nxt[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[5]~21_combout\ = (\cpu_0|av_ld_byte0_data_nxt[5]~19_combout\) # ((\cpu_0|av_ld_byte0_data_nxt[5]~20_combout\) # ((\cpu_0|av_ld_byte0_data_nxt[5]~18_combout\) # (\cpu_0|av_ld_byte0_data_nxt[5]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte0_data_nxt[5]~19_combout\,
	datab => \cpu_0|av_ld_byte0_data_nxt[5]~20_combout\,
	datac => \cpu_0|av_ld_byte0_data_nxt[5]~18_combout\,
	datad => \cpu_0|av_ld_byte0_data_nxt[5]~17_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[5]~21_combout\);

-- Location: LCCOMB_X29_Y14_N2
\cpu_0|av_ld_byte0_data_nxt[5]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[5]~33_combout\ = (\cpu_0|av_ld_rshift8~0_combout\ & ((\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_ld_byte1_data\(5))) # (!\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_ld_byte0_data_nxt[5]~21_combout\))))) # 
-- (!\cpu_0|av_ld_rshift8~0_combout\ & (((\cpu_0|av_ld_byte0_data_nxt[5]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte1_data\(5),
	datab => \cpu_0|av_ld_rshift8~0_combout\,
	datac => \cpu_0|av_ld_aligning_data~regout\,
	datad => \cpu_0|av_ld_byte0_data_nxt[5]~21_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[5]~33_combout\);

-- Location: LCFF_X29_Y14_N3
\cpu_0|av_ld_byte0_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte0_data_nxt[5]~33_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte0_data\(5));

-- Location: LCCOMB_X28_Y14_N20
\cpu_0|W_rf_wr_data[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[5]~9_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte0_data\(5))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(5) & ((!\cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(5),
	datab => \cpu_0|av_ld_byte0_data\(5),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|E_alu_result~22_combout\,
	combout => \cpu_0|W_rf_wr_data[5]~9_combout\);

-- Location: LCCOMB_X27_Y17_N24
\cpu_0|E_src1[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[5]~15_combout\ = (\cpu_0|R_src1~26_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\cpu_0|R_src1~26_combout\ & (\cpu_0|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(9),
	datab => \cpu_0|R_src1~26_combout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \cpu_0|E_src1[5]~15_combout\);

-- Location: LCFF_X27_Y17_N25
\cpu_0|E_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[5]~15_combout\,
	sdata => \cpu_0|F_pc_plus_one[3]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(5));

-- Location: LCCOMB_X32_Y18_N26
\cpu_0|E_logic_result[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[5]~0_combout\ = (\cpu_0|E_src2\(5) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src1\(5) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src2\(5) & ((\cpu_0|E_src1\(5) & (\cpu_0|R_logic_op\(1))) # (!\cpu_0|E_src1\(5) & (!\cpu_0|R_logic_op\(1) & 
-- !\cpu_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(5),
	datab => \cpu_0|E_src1\(5),
	datac => \cpu_0|R_logic_op\(1),
	datad => \cpu_0|R_logic_op\(0),
	combout => \cpu_0|E_logic_result[5]~0_combout\);

-- Location: LCCOMB_X32_Y15_N24
\cpu_0|W_alu_result[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[5]~15_combout\ = (\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_logic_result[5]~0_combout\))) # (!\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_arith_result[5]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_arith_result[5]~0_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|E_logic_result[5]~0_combout\,
	combout => \cpu_0|W_alu_result[5]~15_combout\);

-- Location: LCFF_X32_Y15_N25
\cpu_0|W_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[5]~15_combout\,
	sdata => \cpu_0|E_shift_rot_result\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(5));

-- Location: LCCOMB_X31_Y11_N20
\custom_counter_component_0|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|always2~0_combout\ = (!\cpu_0|W_alu_result\(6) & !\cpu_0|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(6),
	datac => \cpu_0|W_alu_result\(5),
	combout => \custom_counter_component_0|always2~0_combout\);

-- Location: LCCOMB_X31_Y11_N30
\custom_counter_component_0|always2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|always2~1_combout\ = (!\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\cpu_0|W_alu_result\(4) & (\custom_counter_component_0|always2~0_combout\ & 
-- \addr_router_001|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \cpu_0|W_alu_result\(4),
	datac => \custom_counter_component_0|always2~0_combout\,
	datad => \addr_router_001|Equal2~2_combout\,
	combout => \custom_counter_component_0|always2~1_combout\);

-- Location: LCCOMB_X31_Y11_N8
\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ = (\custom_counter_component_0_avalon_slave_0_translator|Add0~0_combout\ & (!\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ & 
-- (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout\ & \custom_counter_component_0|always2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator|Add0~0_combout\,
	datab => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\,
	datac => \led_red_o_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \custom_counter_component_0|always2~1_combout\,
	combout => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X31_Y11_N9
\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X31_Y11_N2
\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ = (!\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(1) & (\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(0) $ 
-- (((\cpu_0_data_master_translator|uav_write~0_combout\ & \custom_counter_component_0|always2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|uav_write~0_combout\,
	datab => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datad => \custom_counter_component_0|always2~1_combout\,
	combout => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X31_Y11_N4
\cmd_xbar_demux_001|sink_ready~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|sink_ready~2_combout\ = (!\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & 
-- (\addr_router_001|Equal2~3_combout\ & \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datac => \addr_router_001|Equal2~3_combout\,
	datad => \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\,
	combout => \cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X30_Y15_N30
\cpu_0_data_master_translator|av_waitrequest~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator|av_waitrequest~2_combout\ = (\cpu_0_data_master_translator|av_waitrequest~1_combout\ & (!\cmd_xbar_demux_001|sink_ready~1_combout\ & (!\cmd_xbar_demux_001|WideOr0~5_combout\ & !\cmd_xbar_demux_001|sink_ready~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|av_waitrequest~1_combout\,
	datab => \cmd_xbar_demux_001|sink_ready~1_combout\,
	datac => \cmd_xbar_demux_001|WideOr0~5_combout\,
	datad => \cmd_xbar_demux_001|sink_ready~2_combout\,
	combout => \cpu_0_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X30_Y15_N8
\cmd_xbar_demux_001|WideOr0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~7_combout\ = (\cmd_xbar_demux_001|sink_ready~1_combout\) # (\cmd_xbar_demux_001|WideOr0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_demux_001|sink_ready~1_combout\,
	datac => \cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \cmd_xbar_demux_001|WideOr0~7_combout\);

-- Location: LCCOMB_X32_Y15_N8
\addr_router_001|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal3~0_combout\ = (!\cpu_0|W_alu_result\(5) & (!\cpu_0|W_alu_result\(6) & (\addr_router_001|Equal2~2_combout\ & \cpu_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(5),
	datab => \cpu_0|W_alu_result\(6),
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \cpu_0|W_alu_result\(4),
	combout => \addr_router_001|Equal3~0_combout\);

-- Location: LCCOMB_X31_Y15_N4
\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\led_green_o_s1_translator|read_latency_shift_reg~3_combout\) # ((\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\led_green_o_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	datab => \led_green_o_s1_translator|read_latency_shift_reg~3_combout\,
	datac => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCFF_X31_Y15_N5
\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X32_Y12_N8
\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\cpu_0|d_read~regout\ & (!\cpu_0_data_master_translator|read_accepted~regout\ & (\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- !\led_green_o_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_read~regout\,
	datab => \cpu_0_data_master_translator|read_accepted~regout\,
	datac => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	combout => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X31_Y15_N6
\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\led_green_o_s1_translator|wait_latency_counter[0]~2_combout\ & (\addr_router_001|Equal3~0_combout\ & 
-- (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|wait_latency_counter[0]~2_combout\,
	datab => \addr_router_001|Equal3~0_combout\,
	datac => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datad => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X31_Y15_N0
\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\led_green_o_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	datab => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X31_Y15_N1
\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y15_N10
\led_green_o_s1_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator|read_latency_shift_reg~2_combout\ = (\led_green_o_s1_translator|wait_latency_counter[0]~2_combout\ & (\addr_router_001|Equal3~0_combout\ & (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & 
-- !\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|wait_latency_counter[0]~2_combout\,
	datab => \addr_router_001|Equal3~0_combout\,
	datac => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datad => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \led_green_o_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X32_Y12_N6
\push_button_i_s1_translator|read_latency_shift_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator|read_latency_shift_reg~7_combout\ = (\cpu_0|d_read~regout\ & (!\cpu_0_data_master_translator|read_accepted~regout\ & \push_button_i_s1_translator|read_latency_shift_reg~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_read~regout\,
	datab => \cpu_0_data_master_translator|read_accepted~regout\,
	datad => \push_button_i_s1_translator|read_latency_shift_reg~4_combout\,
	combout => \push_button_i_s1_translator|read_latency_shift_reg~7_combout\);

-- Location: LCFF_X32_Y12_N7
\push_button_i_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i_s1_translator|read_latency_shift_reg~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X32_Y12_N14
\push_button_i_s1_translator|read_latency_shift_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator|read_latency_shift_reg~6_combout\ = (\push_button_i_s1_translator|read_latency_shift_reg~5_combout\ & (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & (\addr_router_001|Equal2~2_combout\ & 
-- \cpu_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator|read_latency_shift_reg~5_combout\,
	datab => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \cpu_0|W_alu_result\(4),
	combout => \push_button_i_s1_translator|read_latency_shift_reg~6_combout\);

-- Location: LCCOMB_X32_Y12_N22
\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\push_button_i_s1_translator|wait_latency_counter[0]~0_combout\ & (!\cpu_0_data_master_translator|read_accepted~regout\ & 
-- (\push_button_i_s1_translator|read_latency_shift_reg~6_combout\ & \cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \cpu_0_data_master_translator|read_accepted~regout\,
	datac => \push_button_i_s1_translator|read_latency_shift_reg~6_combout\,
	datad => \cpu_0|d_read~regout\,
	combout => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X32_Y12_N26
\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\push_button_i_s1_translator|read_latency_shift_reg\(0) & 
-- ((\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\)))) # 
-- (!\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \push_button_i_s1_translator|read_latency_shift_reg\(0),
	datac => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X32_Y12_N27
\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X32_Y15_N22
\addr_router_001|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal5~0_combout\ = (\cpu_0|W_alu_result\(5) & (!\cpu_0|W_alu_result\(6) & (\addr_router_001|Equal2~2_combout\ & \cpu_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(5),
	datab => \cpu_0|W_alu_result\(6),
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \cpu_0|W_alu_result\(4),
	combout => \addr_router_001|Equal5~0_combout\);

-- Location: LCCOMB_X32_Y12_N0
\push_button_i_s1_translator|wait_latency_counter[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator|wait_latency_counter[0]~1_combout\ = (!\push_button_i_s1_translator|wait_latency_counter[0]~0_combout\ & (!\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout\ & \addr_router_001|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \led_red_o_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \addr_router_001|Equal5~0_combout\,
	combout => \push_button_i_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X32_Y12_N28
\push_button_i_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator|wait_latency_counter~2_combout\ = (!\push_button_i_s1_translator|wait_latency_counter\(0) & \push_button_i_s1_translator|wait_latency_counter[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \push_button_i_s1_translator|wait_latency_counter\(0),
	datad => \push_button_i_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \push_button_i_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X32_Y12_N29
\push_button_i_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i_s1_translator|wait_latency_counter~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X32_Y12_N30
\push_button_i_s1_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator|read_latency_shift_reg~2_combout\ = (!\cpu_0|W_alu_result\(6) & (\cpu_0|W_alu_result\(5) & (\cpu_0_data_master_translator|uav_write~0_combout\ $ (\push_button_i_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|uav_write~0_combout\,
	datab => \push_button_i_s1_translator|wait_latency_counter\(0),
	datac => \cpu_0|W_alu_result\(6),
	datad => \cpu_0|W_alu_result\(5),
	combout => \push_button_i_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X32_Y12_N12
\push_button_i_s1_translator|read_latency_shift_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator|read_latency_shift_reg~4_combout\ = (\push_button_i_s1_translator|read_latency_shift_reg~3_combout\ & (\push_button_i_s1_translator|read_latency_shift_reg~2_combout\ & (\addr_router_001|Equal2~2_combout\ & 
-- !\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator|read_latency_shift_reg~3_combout\,
	datab => \push_button_i_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \push_button_i_s1_translator|read_latency_shift_reg~4_combout\);

-- Location: LCCOMB_X30_Y15_N6
\cmd_xbar_demux_001|WideOr0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~6_combout\ = (\cmd_xbar_demux_001|sink_ready~2_combout\) # ((\led_red_o_s1_translator|read_latency_shift_reg~4_combout\) # ((\led_green_o_s1_translator|read_latency_shift_reg~2_combout\) # 
-- (\push_button_i_s1_translator|read_latency_shift_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux_001|sink_ready~2_combout\,
	datab => \led_red_o_s1_translator|read_latency_shift_reg~4_combout\,
	datac => \led_green_o_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \push_button_i_s1_translator|read_latency_shift_reg~4_combout\,
	combout => \cmd_xbar_demux_001|WideOr0~6_combout\);

-- Location: LCCOMB_X30_Y15_N16
\cpu_0_data_master_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator|end_begintransfer~0_combout\ = (!\cmd_xbar_demux_001|WideOr0~7_combout\ & (!\cmd_xbar_demux_001|WideOr0~6_combout\ & ((\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\) # 
-- (\cpu_0_data_master_translator|end_begintransfer~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \cmd_xbar_demux_001|WideOr0~7_combout\,
	datac => \cpu_0_data_master_translator|end_begintransfer~regout\,
	datad => \cmd_xbar_demux_001|WideOr0~6_combout\,
	combout => \cpu_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: LCFF_X30_Y15_N17
\cpu_0_data_master_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_data_master_translator|end_begintransfer~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_data_master_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X30_Y15_N26
\cpu_0_data_master_translator|av_waitrequest~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator|av_waitrequest~3_combout\ = (!\cpu_0|d_read~regout\ & (((!\cpu_0_data_master_translator|write_accepted~regout\ & !\cpu_0_data_master_translator|end_begintransfer~regout\)) # 
-- (!\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|write_accepted~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	datac => \cpu_0_data_master_translator|end_begintransfer~regout\,
	datad => \cpu_0|d_read~regout\,
	combout => \cpu_0_data_master_translator|av_waitrequest~3_combout\);

-- Location: LCCOMB_X30_Y15_N28
\cpu_0_data_master_translator|av_waitrequest~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator|av_waitrequest~4_combout\ = (\cpu_0_data_master_translator|av_waitrequest~3_combout\) # ((\rsp_xbar_mux_001|WideOr1~combout\ & \cpu_0|d_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_data_master_translator|av_waitrequest~3_combout\,
	datac => \rsp_xbar_mux_001|WideOr1~combout\,
	datad => \cpu_0|d_read~regout\,
	combout => \cpu_0_data_master_translator|av_waitrequest~4_combout\);

-- Location: LCCOMB_X30_Y15_N0
\cpu_0|d_write_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_write_nxt~combout\ = (\cpu_0|d_write_nxt~0_combout\) # ((\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\ & ((\cpu_0_data_master_translator|av_waitrequest~2_combout\) # (\cpu_0_data_master_translator|av_waitrequest~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_write_nxt~0_combout\,
	datab => \cpu_0_data_master_translator|av_waitrequest~2_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	datad => \cpu_0_data_master_translator|av_waitrequest~4_combout\,
	combout => \cpu_0|d_write_nxt~combout\);

-- Location: LCFF_X30_Y15_N1
\cpu_0|the_experiment2_cpu_0_test_bench|d_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_write_nxt~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\);

-- Location: LCCOMB_X29_Y15_N24
\cpu_0_data_master_translator|uav_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator|uav_write~0_combout\ = (!\cpu_0_data_master_translator|write_accepted~regout\ & \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|write_accepted~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	combout => \cpu_0_data_master_translator|uav_write~0_combout\);

-- Location: LCCOMB_X32_Y15_N6
\addr_router_001|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal4~0_combout\ = (\cpu_0|W_alu_result\(5) & (!\cpu_0|W_alu_result\(6) & (\addr_router_001|Equal2~2_combout\ & !\cpu_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(5),
	datab => \cpu_0|W_alu_result\(6),
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \cpu_0|W_alu_result\(4),
	combout => \addr_router_001|Equal4~0_combout\);

-- Location: LCCOMB_X29_Y15_N10
\led_red_o|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|always0~1_combout\ = (!\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\led_red_o|always0~0_combout\ & (\cpu_0_data_master_translator|uav_write~0_combout\ & \addr_router_001|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \led_red_o|always0~0_combout\,
	datac => \cpu_0_data_master_translator|uav_write~0_combout\,
	datad => \addr_router_001|Equal4~0_combout\,
	combout => \led_red_o|always0~1_combout\);

-- Location: LCFF_X24_Y12_N9
\led_red_o|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[4]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(4));

-- Location: LCCOMB_X29_Y12_N0
\led_red_o|readdata[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(4) = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & \led_red_o|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \cpu_0|W_alu_result\(2),
	datad => \led_red_o|data_out\(4),
	combout => \led_red_o|readdata\(4));

-- Location: LCFF_X29_Y12_N1
\led_red_o_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(4));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(4),
	combout => \switch_i_external_connection_export~combout\(4));

-- Location: LCCOMB_X29_Y12_N8
\switch_i|read_mux_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(4) = (!\cpu_0|W_alu_result\(3) & (\switch_i_external_connection_export~combout\(4) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \switch_i_external_connection_export~combout\(4),
	datac => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(4));

-- Location: LCFF_X29_Y12_N9
\switch_i|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(4));

-- Location: LCFF_X29_Y12_N19
\switch_i_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X29_Y12_N18
\cpu_0|av_ld_byte0_data_nxt[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[4]~14_combout\ = (\switch_i_s1_translator|read_latency_shift_reg\(0) & ((\switch_i_s1_translator|av_readdata_pre\(4)) # ((\led_red_o_s1_translator|av_readdata_pre\(4) & \led_red_o_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\switch_i_s1_translator|read_latency_shift_reg\(0) & (\led_red_o_s1_translator|av_readdata_pre\(4) & ((\led_red_o_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datab => \led_red_o_s1_translator|av_readdata_pre\(4),
	datac => \switch_i_s1_translator|av_readdata_pre\(4),
	datad => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|av_ld_byte0_data_nxt[4]~14_combout\);

-- Location: LCCOMB_X29_Y13_N16
\cpu_0|av_ld_byte0_data_nxt[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[4]~12_combout\ = (\rsp_xbar_demux_001|src1_valid~0_combout\ & ((\width_adapter_001|data_reg\(4)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \sram_0|readdata\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \sram_0|readdata\(4),
	datac => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \width_adapter_001|data_reg\(4),
	combout => \cpu_0|av_ld_byte0_data_nxt[4]~12_combout\);

-- Location: LCCOMB_X33_Y15_N6
\custom_counter_component_0|readdata~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~2_combout\ = (!\cpu_0|W_alu_result\(3) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(4) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(4),
	datad => \cpu_0|W_alu_result\(2),
	combout => \custom_counter_component_0|readdata~2_combout\);

-- Location: LCFF_X33_Y15_N7
\custom_counter_component_0|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(4));

-- Location: LCFF_X29_Y12_N29
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X29_Y12_N28
\cpu_0|av_ld_byte0_data_nxt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[4]~13_combout\ = (\led_green_o_s1_translator|av_readdata_pre\(4) & ((\led_green_o_s1_translator|read_latency_shift_reg\(0)) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(4))))) # (!\led_green_o_s1_translator|av_readdata_pre\(4) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|av_readdata_pre\(4),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(4),
	datad => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|av_ld_byte0_data_nxt[4]~13_combout\);

-- Location: LCCOMB_X29_Y12_N24
\cpu_0|av_ld_byte0_data_nxt[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[4]~16_combout\ = (\cpu_0|av_ld_byte0_data_nxt[4]~15_combout\) # ((\cpu_0|av_ld_byte0_data_nxt[4]~14_combout\) # ((\cpu_0|av_ld_byte0_data_nxt[4]~12_combout\) # (\cpu_0|av_ld_byte0_data_nxt[4]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte0_data_nxt[4]~15_combout\,
	datab => \cpu_0|av_ld_byte0_data_nxt[4]~14_combout\,
	datac => \cpu_0|av_ld_byte0_data_nxt[4]~12_combout\,
	datad => \cpu_0|av_ld_byte0_data_nxt[4]~13_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[4]~16_combout\);

-- Location: LCCOMB_X29_Y14_N24
\cpu_0|av_ld_byte0_data_nxt[4]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[4]~32_combout\ = (\cpu_0|av_ld_rshift8~0_combout\ & ((\cpu_0|av_ld_aligning_data~regout\ & (\cpu_0|av_ld_byte1_data\(4))) # (!\cpu_0|av_ld_aligning_data~regout\ & ((\cpu_0|av_ld_byte0_data_nxt[4]~16_combout\))))) # 
-- (!\cpu_0|av_ld_rshift8~0_combout\ & (((\cpu_0|av_ld_byte0_data_nxt[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte1_data\(4),
	datab => \cpu_0|av_ld_rshift8~0_combout\,
	datac => \cpu_0|av_ld_byte0_data_nxt[4]~16_combout\,
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[4]~32_combout\);

-- Location: LCFF_X29_Y14_N25
\cpu_0|av_ld_byte0_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte0_data_nxt[4]~32_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte0_data\(4));

-- Location: LCCOMB_X28_Y14_N26
\cpu_0|W_rf_wr_data[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[4]~8_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte0_data\(4))))) # (!\cpu_0|R_ctrl_ld~regout\ & (\cpu_0|W_alu_result\(4) & (!\cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(4),
	datab => \cpu_0|E_alu_result~22_combout\,
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|av_ld_byte0_data\(4),
	combout => \cpu_0|W_rf_wr_data[4]~8_combout\);

-- Location: LCCOMB_X27_Y18_N0
\cpu_0|R_src1[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[1]~28_combout\ = (!\cpu_0|R_src1~27_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_valid~regout\,
	datab => \cpu_0|R_ctrl_jmp_direct~regout\,
	datac => \cpu_0|R_src1~27_combout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	combout => \cpu_0|R_src1[1]~28_combout\);

-- Location: LCFF_X27_Y18_N1
\cpu_0|E_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[1]~28_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(1));

-- Location: LCCOMB_X32_Y20_N26
\cpu_0|E_logic_result[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[1]~32_combout\ = (\cpu_0|E_src2\(1) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src1\(1) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src2\(1) & ((\cpu_0|E_src1\(1) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src1\(1) & (!\cpu_0|R_logic_op\(0) 
-- & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(1),
	datab => \cpu_0|E_src1\(1),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[1]~32_combout\);

-- Location: LCCOMB_X32_Y20_N24
\cpu_0|W_alu_result[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[1]~20_combout\ = (\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_logic_result[1]~32_combout\)) # (!\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_arith_result[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_logic~regout\,
	datab => \cpu_0|E_logic_result[1]~32_combout\,
	datad => \cpu_0|E_arith_result[1]~5_combout\,
	combout => \cpu_0|W_alu_result[1]~20_combout\);

-- Location: LCFF_X32_Y20_N25
\cpu_0|W_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[1]~20_combout\,
	sdata => \cpu_0|E_shift_rot_result\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(1));

-- Location: LCCOMB_X28_Y16_N6
\cpu_0|av_ld_rshift8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_rshift8~0_combout\ = (\cpu_0|av_ld_align_cycle\(1) & (\cpu_0|W_alu_result\(0) & (!\cpu_0|av_ld_align_cycle\(0) & \cpu_0|W_alu_result\(1)))) # (!\cpu_0|av_ld_align_cycle\(1) & ((\cpu_0|W_alu_result\(1)) # ((\cpu_0|W_alu_result\(0) & 
-- !\cpu_0|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(0),
	datab => \cpu_0|av_ld_align_cycle\(0),
	datac => \cpu_0|av_ld_align_cycle\(1),
	datad => \cpu_0|W_alu_result\(1),
	combout => \cpu_0|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X29_Y14_N16
\cpu_0|av_ld_rshift8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_rshift8~1_combout\ = (!\cpu_0|av_ld_aligning_data~regout\) # (!\cpu_0|av_ld_rshift8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|av_ld_rshift8~0_combout\,
	datad => \cpu_0|av_ld_aligning_data~regout\,
	combout => \cpu_0|av_ld_rshift8~1_combout\);

-- Location: LCCOMB_X33_Y12_N26
\rsp_xbar_mux_001|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~7_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \rsp_xbar_mux_001|src_payload~7_combout\);

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(3),
	combout => \switch_i_external_connection_export~combout\(3));

-- Location: LCCOMB_X33_Y12_N24
\switch_i|read_mux_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(3) = (\switch_i_external_connection_export~combout\(3) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch_i_external_connection_export~combout\(3),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(3));

-- Location: LCFF_X33_Y12_N25
\switch_i|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(3));

-- Location: LCFF_X33_Y12_N21
\switch_i_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X33_Y12_N28
\jtag_uart_0|av_readdata[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[3]~4_combout\ = (\jtag_uart_0|read_0~regout\ & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~regout\,
	datac => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	combout => \jtag_uart_0|av_readdata[3]~4_combout\);

-- Location: LCFF_X33_Y12_N29
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|av_readdata[3]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X33_Y12_N20
\rsp_xbar_mux_001|src_data[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[3]~16_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3)) # ((\switch_i_s1_translator|read_latency_shift_reg\(0) & 
-- \switch_i_s1_translator|av_readdata_pre\(3))))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\switch_i_s1_translator|read_latency_shift_reg\(0) & (\switch_i_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datac => \switch_i_s1_translator|av_readdata_pre\(3),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \rsp_xbar_mux_001|src_data[3]~16_combout\);

-- Location: LCFF_X34_Y15_N13
\custom_counter_component_0|custom_counter_unit_inst|counter_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~33_combout\,
	sdata => \custom_counter_component_0|custom_counter_unit_inst|Equal2~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \custom_counter_component_0|reset_counter~regout\,
	ena => \custom_counter_component_0|custom_counter_unit_inst|counter_value[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(3));

-- Location: LCCOMB_X33_Y15_N12
\custom_counter_component_0|readdata~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~1_combout\ = (!\cpu_0|W_alu_result\(3) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \custom_counter_component_0|readdata~1_combout\);

-- Location: LCFF_X33_Y15_N13
\custom_counter_component_0|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(3));

-- Location: LCFF_X33_Y12_N11
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X31_Y15_N26
\led_green_o_s1_translator|wait_latency_counter[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator|wait_latency_counter[0]~3_combout\ = (!\led_green_o_s1_translator|wait_latency_counter[0]~2_combout\ & (!\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\addr_router_001|Equal3~0_combout\ & 
-- \led_red_o_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|wait_latency_counter[0]~2_combout\,
	datab => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \addr_router_001|Equal3~0_combout\,
	datad => \led_red_o_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \led_green_o_s1_translator|wait_latency_counter[0]~3_combout\);

-- Location: LCCOMB_X31_Y15_N2
\led_green_o_s1_translator|wait_latency_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o_s1_translator|wait_latency_counter~4_combout\ = (\led_green_o_s1_translator|wait_latency_counter[0]~3_combout\ & (\led_green_o_s1_translator|wait_latency_counter\(0) $ (\led_green_o_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|wait_latency_counter\(0),
	datac => \led_green_o_s1_translator|wait_latency_counter\(1),
	datad => \led_green_o_s1_translator|wait_latency_counter[0]~3_combout\,
	combout => \led_green_o_s1_translator|wait_latency_counter~4_combout\);

-- Location: LCFF_X31_Y15_N3
\led_green_o_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o_s1_translator|wait_latency_counter~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X31_Y15_N30
\led_green_o|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|always0~0_combout\ = (!\led_green_o_s1_translator|wait_latency_counter\(0) & (!\led_green_o_s1_translator|wait_latency_counter\(1) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|wait_latency_counter\(0),
	datab => \led_green_o_s1_translator|wait_latency_counter\(1),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_green_o|always0~0_combout\);

-- Location: LCCOMB_X31_Y15_N18
\led_green_o|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|always0~1_combout\ = (\cpu_0_data_master_translator|uav_write~0_combout\ & (\led_green_o|always0~0_combout\ & (\addr_router_001|Equal3~0_combout\ & !\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|uav_write~0_combout\,
	datab => \led_green_o|always0~0_combout\,
	datac => \addr_router_001|Equal3~0_combout\,
	datad => \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \led_green_o|always0~1_combout\);

-- Location: LCFF_X25_Y12_N23
\led_green_o|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \led_green_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o|data_out\(3));

-- Location: LCCOMB_X33_Y12_N12
\led_green_o|readdata[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|readdata\(3) = (!\cpu_0|W_alu_result\(3) & (\led_green_o|data_out\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(3),
	datac => \led_green_o|data_out\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_green_o|readdata\(3));

-- Location: LCFF_X33_Y12_N13
\led_green_o_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|readdata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X33_Y12_N10
\rsp_xbar_mux_001|src_data[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[3]~14_combout\ = (\led_green_o_s1_translator|read_latency_shift_reg\(0) & ((\led_green_o_s1_translator|av_readdata_pre\(3)) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(3))))) # (!\led_green_o_s1_translator|read_latency_shift_reg\(0) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(3),
	datad => \led_green_o_s1_translator|av_readdata_pre\(3),
	combout => \rsp_xbar_mux_001|src_data[3]~14_combout\);

-- Location: LCCOMB_X33_Y12_N30
\rsp_xbar_mux_001|src_data[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[3]~17_combout\ = (\rsp_xbar_mux_001|src_data[3]~15_combout\) # ((\rsp_xbar_mux_001|src_payload~7_combout\) # ((\rsp_xbar_mux_001|src_data[3]~16_combout\) # (\rsp_xbar_mux_001|src_data[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[3]~15_combout\,
	datab => \rsp_xbar_mux_001|src_payload~7_combout\,
	datac => \rsp_xbar_mux_001|src_data[3]~16_combout\,
	datad => \rsp_xbar_mux_001|src_data[3]~14_combout\,
	combout => \rsp_xbar_mux_001|src_data[3]~17_combout\);

-- Location: LCCOMB_X28_Y14_N16
\cpu_0|av_ld_byte0_data_nxt[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[3]~11_combout\ = (\cpu_0|av_ld_rshift8~1_combout\ & (((\rsp_xbar_mux_001|src_payload~6_combout\) # (\rsp_xbar_mux_001|src_data[3]~17_combout\)))) # (!\cpu_0|av_ld_rshift8~1_combout\ & (\cpu_0|av_ld_byte1_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_byte1_data\(3),
	datab => \rsp_xbar_mux_001|src_payload~6_combout\,
	datac => \cpu_0|av_ld_rshift8~1_combout\,
	datad => \rsp_xbar_mux_001|src_data[3]~17_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[3]~11_combout\);

-- Location: LCFF_X28_Y14_N17
\cpu_0|av_ld_byte0_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte0_data_nxt[3]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte0_data\(3));

-- Location: LCCOMB_X30_Y14_N10
\cpu_0|W_rf_wr_data[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[3]~7_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte0_data\(3))))) # (!\cpu_0|R_ctrl_ld~regout\ & (!\cpu_0|E_alu_result~22_combout\ & ((\cpu_0|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_result~22_combout\,
	datab => \cpu_0|av_ld_byte0_data\(3),
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|W_alu_result\(3),
	combout => \cpu_0|W_rf_wr_data[3]~7_combout\);

-- Location: LCCOMB_X29_Y16_N6
\cpu_0|E_src1[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[11]~9_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|E_src1[11]~9_combout\);

-- Location: LCFF_X29_Y16_N7
\cpu_0|E_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[11]~9_combout\,
	sdata => \cpu_0|F_pc_plus_one[9]~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(11));

-- Location: LCCOMB_X33_Y17_N4
\cpu_0|E_logic_result[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[11]~10_combout\ = (\cpu_0|E_src1\(11) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src2\(11)))))) # (!\cpu_0|E_src1\(11) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src2\(11)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(0),
	datab => \cpu_0|R_logic_op\(1),
	datac => \cpu_0|E_src1\(11),
	datad => \cpu_0|E_src2\(11),
	combout => \cpu_0|E_logic_result[11]~10_combout\);

-- Location: LCCOMB_X32_Y17_N14
\cpu_0|W_alu_result[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[11]~9_combout\ = (\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_logic_result[11]~10_combout\))) # (!\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_arith_result[11]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_arith_result[11]~3_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|E_logic_result[11]~10_combout\,
	combout => \cpu_0|W_alu_result[11]~9_combout\);

-- Location: LCFF_X32_Y17_N15
\cpu_0|W_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[11]~9_combout\,
	sdata => \cpu_0|E_shift_rot_result\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(11));

-- Location: LCCOMB_X32_Y17_N12
\cpu_0|W_alu_result[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[12]~8_combout\ = (\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_logic_result[12]~9_combout\)) # (!\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|F_pc[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[12]~9_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|F_pc[10]~7_combout\,
	combout => \cpu_0|W_alu_result[12]~8_combout\);

-- Location: LCFF_X32_Y17_N13
\cpu_0|W_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[12]~8_combout\,
	sdata => \cpu_0|E_shift_rot_result\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(12));

-- Location: LCCOMB_X32_Y17_N22
\addr_router_001|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal1~2_combout\ = (\cpu_0|W_alu_result\(12)) # (!\cpu_0|W_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|W_alu_result\(11),
	datad => \cpu_0|W_alu_result\(12),
	combout => \addr_router_001|Equal1~2_combout\);

-- Location: LCCOMB_X24_Y13_N4
\cmd_xbar_demux_001|sink_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|sink_ready~0_combout\ = (\addr_router_001|Equal1~0_combout\ & (\addr_router_001|Equal1~1_combout\ & (\cmd_xbar_mux|saved_grant\(1) & !\addr_router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router_001|Equal1~0_combout\,
	datab => \addr_router_001|Equal1~1_combout\,
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \addr_router_001|Equal1~2_combout\,
	combout => \cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X24_Y16_N0
\cpu_0_jtag_debug_module_translator|wait_latency_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|wait_latency_counter~1_combout\ = (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & (\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout\ & 
-- (!\cpu_0_jtag_debug_module_translator|wait_latency_counter\(0) & !\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datab => \cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout\,
	datac => \cpu_0_jtag_debug_module_translator|wait_latency_counter\(0),
	datad => \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \cpu_0_jtag_debug_module_translator|wait_latency_counter~1_combout\);

-- Location: LCFF_X24_Y16_N1
\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator|wait_latency_counter~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X24_Y16_N16
\cpu_0_jtag_debug_module_translator|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|Add0~0_combout\ = \cpu_0_jtag_debug_module_translator|wait_latency_counter\(1) $ (\cpu_0_jtag_debug_module_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0_jtag_debug_module_translator|wait_latency_counter\(1),
	datad => \cpu_0_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \cpu_0_jtag_debug_module_translator|Add0~0_combout\);

-- Location: LCCOMB_X24_Y16_N20
\cpu_0_jtag_debug_module_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|wait_latency_counter~2_combout\ = (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & (\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout\ & 
-- (\cpu_0_jtag_debug_module_translator|Add0~0_combout\ & !\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datab => \cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout\,
	datac => \cpu_0_jtag_debug_module_translator|Add0~0_combout\,
	datad => \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \cpu_0_jtag_debug_module_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X24_Y16_N21
\cpu_0_jtag_debug_module_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator|wait_latency_counter~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X30_Y15_N18
\cpu_0_data_master_translator|av_waitrequest~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator|av_waitrequest~5_combout\ = (\cpu_0_data_master_translator|av_waitrequest~4_combout\) # ((\cpu_0_data_master_translator|av_waitrequest~0_combout\ & (!\cmd_xbar_demux_001|WideOr0~7_combout\ & 
-- !\cmd_xbar_demux_001|WideOr0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|av_waitrequest~0_combout\,
	datab => \cpu_0_data_master_translator|av_waitrequest~4_combout\,
	datac => \cmd_xbar_demux_001|WideOr0~7_combout\,
	datad => \cmd_xbar_demux_001|WideOr0~6_combout\,
	combout => \cpu_0_data_master_translator|av_waitrequest~5_combout\);

-- Location: LCCOMB_X31_Y15_N24
\cpu_0_data_master_translator|write_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator|write_accepted~0_combout\ = (\cpu_0_data_master_translator|av_waitrequest~5_combout\ & ((\cpu_0_data_master_translator|write_accepted~regout\) # ((\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\ & 
-- \cmd_xbar_demux_001|WideOr0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	datab => \cpu_0_data_master_translator|av_waitrequest~5_combout\,
	datac => \cpu_0_data_master_translator|write_accepted~regout\,
	datad => \cmd_xbar_demux_001|WideOr0~combout\,
	combout => \cpu_0_data_master_translator|write_accepted~0_combout\);

-- Location: LCFF_X31_Y15_N25
\cpu_0_data_master_translator|write_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_data_master_translator|write_accepted~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_data_master_translator|write_accepted~regout\);

-- Location: LCCOMB_X24_Y13_N28
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ = ((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)) # (!\push_button_i_s1_translator|waitrequest_reset_override~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X24_Y13_N20
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCCOMB_X24_Y13_N0
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\) # 
-- ((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	combout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X24_Y13_N1
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X24_Y13_N2
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & ((\cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\) # (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	datab => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X24_Y13_N3
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X24_Y16_N26
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\cmd_xbar_mux|saved_grant\(1) & (\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\ & (!\cpu_0_data_master_translator|write_accepted~regout\ & 
-- !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datab => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	datac => \cpu_0_data_master_translator|write_accepted~regout\,
	datad => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X24_Y16_N30
\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ = (!\cpu_0_jtag_debug_module_translator|wait_latency_counter\(1) & (\cpu_0_jtag_debug_module_translator|wait_latency_counter\(0) $ (((\cmd_xbar_mux|WideOr1~combout\ & 
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|WideOr1~combout\,
	datab => \cpu_0_jtag_debug_module_translator|wait_latency_counter\(0),
	datac => \cpu_0_jtag_debug_module_translator|wait_latency_counter\(1),
	datad => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X24_Y13_N6
\cmd_xbar_demux_001|sink_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|sink_ready~1_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & (\cmd_xbar_demux_001|sink_ready~0_combout\ & 
-- \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datac => \cmd_xbar_demux_001|sink_ready~0_combout\,
	datad => \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X30_Y15_N14
\cmd_xbar_demux_001|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|WideOr0~combout\ = (\cmd_xbar_demux_001|sink_ready~1_combout\) # ((\cmd_xbar_demux_001|WideOr0~5_combout\) # (\cmd_xbar_demux_001|WideOr0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_demux_001|sink_ready~1_combout\,
	datac => \cmd_xbar_demux_001|WideOr0~5_combout\,
	datad => \cmd_xbar_demux_001|WideOr0~6_combout\,
	combout => \cmd_xbar_demux_001|WideOr0~combout\);

-- Location: LCCOMB_X31_Y15_N28
\cpu_0_data_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_data_master_translator|read_accepted~0_combout\ = (\rsp_xbar_mux_001|WideOr1~combout\ & ((\cpu_0_data_master_translator|read_accepted~regout\) # ((\cpu_0|d_read~regout\ & \cmd_xbar_demux_001|WideOr0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|WideOr1~combout\,
	datab => \cpu_0|d_read~regout\,
	datac => \cpu_0_data_master_translator|read_accepted~regout\,
	datad => \cmd_xbar_demux_001|WideOr0~combout\,
	combout => \cpu_0_data_master_translator|read_accepted~0_combout\);

-- Location: LCFF_X31_Y15_N29
\cpu_0_data_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_data_master_translator|read_accepted~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_data_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X32_Y15_N18
\led_red_o_s1_translator|read_latency_shift_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|read_latency_shift_reg~5_combout\ = (!\cpu_0|W_alu_result\(6) & !\cpu_0|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(6),
	datad => \cpu_0|W_alu_result\(4),
	combout => \led_red_o_s1_translator|read_latency_shift_reg~5_combout\);

-- Location: LCCOMB_X32_Y15_N4
\led_red_o_s1_translator|read_latency_shift_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|read_latency_shift_reg~6_combout\ = (\cpu_0|W_alu_result\(5) & (\led_red_o_s1_translator|read_latency_shift_reg~5_combout\ & (\addr_router_001|Equal2~2_combout\ & \push_button_i_s1_translator|waitrequest_reset_override~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(5),
	datab => \led_red_o_s1_translator|read_latency_shift_reg~5_combout\,
	datac => \addr_router_001|Equal2~2_combout\,
	datad => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	combout => \led_red_o_s1_translator|read_latency_shift_reg~6_combout\);

-- Location: LCCOMB_X29_Y15_N22
\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\led_red_o_s1_translator|wait_latency_counter[0]~1_combout\ & (\cpu_0|d_read~regout\ & (!\cpu_0_data_master_translator|read_accepted~regout\ & 
-- \led_red_o_s1_translator|read_latency_shift_reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \cpu_0|d_read~regout\,
	datac => \cpu_0_data_master_translator|read_accepted~regout\,
	datad => \led_red_o_s1_translator|read_latency_shift_reg~6_combout\,
	combout => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X29_Y15_N26
\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\led_red_o_s1_translator|read_latency_shift_reg~8_combout\) # ((\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\led_red_o_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datab => \led_red_o_s1_translator|read_latency_shift_reg~8_combout\,
	datac => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: LCFF_X29_Y15_N27
\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X29_Y15_N0
\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\led_red_o_s1_translator|read_latency_shift_reg\(0) & 
-- ((\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # (\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datab => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X29_Y15_N1
\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X29_Y15_N8
\led_red_o_s1_translator|wait_latency_counter[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|wait_latency_counter[0]~2_combout\ = (!\led_red_o_s1_translator|wait_latency_counter[0]~1_combout\ & (!\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout\ & \addr_router_001|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \led_red_o_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \addr_router_001|Equal4~0_combout\,
	combout => \led_red_o_s1_translator|wait_latency_counter[0]~2_combout\);

-- Location: LCCOMB_X29_Y15_N2
\led_red_o_s1_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|wait_latency_counter~3_combout\ = (\led_red_o_s1_translator|wait_latency_counter[0]~2_combout\ & (\led_red_o_s1_translator|wait_latency_counter\(1) $ (\led_red_o_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \led_red_o_s1_translator|wait_latency_counter[0]~2_combout\,
	datac => \led_red_o_s1_translator|wait_latency_counter\(1),
	datad => \led_red_o_s1_translator|wait_latency_counter\(0),
	combout => \led_red_o_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCFF_X29_Y15_N3
\led_red_o_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o_s1_translator|wait_latency_counter~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X29_Y15_N4
\led_red_o_s1_translator|read_latency_shift_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|read_latency_shift_reg~7_combout\ = (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & (\led_red_o_s1_translator|wait_latency_counter\(0) $ (((!\cpu_0_data_master_translator|write_accepted~regout\ & 
-- \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|write_accepted~regout\,
	datab => \led_red_o_s1_translator|wait_latency_counter\(0),
	datac => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	datad => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	combout => \led_red_o_s1_translator|read_latency_shift_reg~7_combout\);

-- Location: LCCOMB_X29_Y15_N16
\led_red_o_s1_translator|read_latency_shift_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|read_latency_shift_reg~4_combout\ = (!\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\led_red_o_s1_translator|wait_latency_counter\(1) & 
-- (\led_red_o_s1_translator|read_latency_shift_reg~7_combout\ & \addr_router_001|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \led_red_o_s1_translator|wait_latency_counter\(1),
	datac => \led_red_o_s1_translator|read_latency_shift_reg~7_combout\,
	datad => \addr_router_001|Equal4~0_combout\,
	combout => \led_red_o_s1_translator|read_latency_shift_reg~4_combout\);

-- Location: LCCOMB_X29_Y15_N18
\led_red_o_s1_translator|read_latency_shift_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o_s1_translator|read_latency_shift_reg~8_combout\ = (!\cpu_0_data_master_translator|read_accepted~regout\ & (\led_red_o_s1_translator|read_latency_shift_reg~4_combout\ & \cpu_0|d_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|read_accepted~regout\,
	datac => \led_red_o_s1_translator|read_latency_shift_reg~4_combout\,
	datad => \cpu_0|d_read~regout\,
	combout => \led_red_o_s1_translator|read_latency_shift_reg~8_combout\);

-- Location: LCFF_X29_Y15_N19
\led_red_o_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o_s1_translator|read_latency_shift_reg~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X30_Y12_N2
\rsp_xbar_mux_001|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|WideOr1~1_combout\ = (!\push_button_i_s1_translator|read_latency_shift_reg\(0) & (!\led_red_o_s1_translator|read_latency_shift_reg\(0) & (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- !\switch_i_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator|read_latency_shift_reg\(0),
	datab => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datac => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \switch_i_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X30_Y12_N0
\rsp_xbar_mux_001|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|WideOr1~0_combout\ = (!\led_green_o_s1_translator|read_latency_shift_reg\(0) & (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((!\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X30_Y12_N12
\rsp_xbar_mux_001|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|WideOr1~combout\ = (\rsp_xbar_mux_001|WideOr1~1_combout\ & (!\rsp_xbar_demux_001|src1_valid~0_combout\ & \rsp_xbar_mux_001|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rsp_xbar_mux_001|WideOr1~1_combout\,
	datac => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \rsp_xbar_mux_001|WideOr1~0_combout\,
	combout => \rsp_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X31_Y16_N8
\cpu_0|d_read_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_read_nxt~combout\ = (\cpu_0|R_ctrl_ld~regout\ & ((\cpu_0|E_new_inst~regout\) # ((\cpu_0|d_read~regout\ & \rsp_xbar_mux_001|WideOr1~combout\)))) # (!\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|d_read~regout\ & \rsp_xbar_mux_001|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_ld~regout\,
	datab => \cpu_0|E_new_inst~regout\,
	datac => \cpu_0|d_read~regout\,
	datad => \rsp_xbar_mux_001|WideOr1~combout\,
	combout => \cpu_0|d_read_nxt~combout\);

-- Location: LCFF_X31_Y16_N9
\cpu_0|d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_read_nxt~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_read~regout\);

-- Location: LCFF_X31_Y16_N15
\cpu_0|av_ld_waiting_for_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_waiting_for_data_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_waiting_for_data~regout\);

-- Location: LCCOMB_X31_Y16_N22
\cpu_0|av_ld_waiting_for_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_waiting_for_data_nxt~0_combout\ = (\cpu_0|R_ctrl_ld~regout\ & \cpu_0|E_new_inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|E_new_inst~regout\,
	combout => \cpu_0|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X31_Y16_N14
\cpu_0|av_ld_waiting_for_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_waiting_for_data_nxt~1_combout\ = (\cpu_0|av_ld_waiting_for_data~regout\ & ((\rsp_xbar_mux_001|WideOr1~combout\) # ((!\cpu_0|d_read~regout\)))) # (!\cpu_0|av_ld_waiting_for_data~regout\ & (((\cpu_0|av_ld_waiting_for_data_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|WideOr1~combout\,
	datab => \cpu_0|d_read~regout\,
	datac => \cpu_0|av_ld_waiting_for_data~regout\,
	datad => \cpu_0|av_ld_waiting_for_data_nxt~0_combout\,
	combout => \cpu_0|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCCOMB_X25_Y16_N12
\cpu_0|R_src2_lo[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[0]~6_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(6))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(6),
	datab => \cpu_0|R_src2_use_imm~regout\,
	datac => \cpu_0|R_src2_lo~0_combout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \cpu_0|R_src2_lo[0]~6_combout\);

-- Location: LCFF_X25_Y16_N13
\cpu_0|E_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[0]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(0));

-- Location: LCFF_X33_Y17_N21
\cpu_0|E_shift_rot_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_cnt[0]~5_combout\,
	sdata => \cpu_0|E_src2\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X31_Y16_N26
\cpu_0|E_stall~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_stall~1_combout\ = (\cpu_0|R_ctrl_shift_rot~regout\ & ((\cpu_0|E_stall~0_combout\) # ((\cpu_0|E_new_inst~regout\) # (\cpu_0|E_shift_rot_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_stall~0_combout\,
	datab => \cpu_0|E_new_inst~regout\,
	datac => \cpu_0|E_shift_rot_cnt\(0),
	datad => \cpu_0|R_ctrl_shift_rot~regout\,
	combout => \cpu_0|E_stall~1_combout\);

-- Location: LCCOMB_X31_Y16_N18
\cpu_0|E_stall~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_stall~3_combout\ = (\cpu_0|E_new_inst~regout\) # ((!\cpu_0|D_iw\(4) & \cpu_0|av_ld_aligning_data_nxt~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(4),
	datac => \cpu_0|E_new_inst~regout\,
	datad => \cpu_0|av_ld_aligning_data_nxt~2_combout\,
	combout => \cpu_0|E_stall~3_combout\);

-- Location: LCCOMB_X30_Y15_N2
\cpu_0|E_stall~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_stall~4_combout\ = (\cpu_0|E_stall~2_combout\ & ((\cpu_0|av_ld_waiting_for_data_nxt~1_combout\) # ((\cpu_0|E_stall~1_combout\) # (\cpu_0|E_stall~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_stall~2_combout\,
	datab => \cpu_0|av_ld_waiting_for_data_nxt~1_combout\,
	datac => \cpu_0|E_stall~1_combout\,
	datad => \cpu_0|E_stall~3_combout\,
	combout => \cpu_0|E_stall~4_combout\);

-- Location: LCCOMB_X30_Y15_N22
\cpu_0|E_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_valid~0_combout\ = (\cpu_0|E_stall~4_combout\) # ((\cpu_0|R_valid~regout\) # (\cpu_0|d_write_nxt~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|E_stall~4_combout\,
	datac => \cpu_0|R_valid~regout\,
	datad => \cpu_0|d_write_nxt~combout\,
	combout => \cpu_0|E_valid~0_combout\);

-- Location: LCFF_X30_Y15_N23
\cpu_0|E_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_valid~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_valid~regout\);

-- Location: LCCOMB_X27_Y18_N4
\cpu_0|R_src1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1~26_combout\ = (!\cpu_0|E_valid~regout\) # (!\cpu_0|R_ctrl_jmp_direct~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|R_ctrl_jmp_direct~regout\,
	datac => \cpu_0|E_valid~regout\,
	combout => \cpu_0|R_src1~26_combout\);

-- Location: LCCOMB_X27_Y19_N0
\cpu_0|E_src1[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[6]~14_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datab => \cpu_0|R_src1~26_combout\,
	datad => \cpu_0|D_iw\(10),
	combout => \cpu_0|E_src1[6]~14_combout\);

-- Location: LCFF_X27_Y19_N1
\cpu_0|E_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[6]~14_combout\,
	sdata => \cpu_0|F_pc_plus_one[4]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(6));

-- Location: LCCOMB_X30_Y20_N26
\cpu_0|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~10_combout\ = (\cpu_0|E_src1\(5) & ((\cpu_0|E_src2\(5) & (!\cpu_0|Add1~9\)) # (!\cpu_0|E_src2\(5) & (\cpu_0|Add1~9\ & VCC)))) # (!\cpu_0|E_src1\(5) & ((\cpu_0|E_src2\(5) & ((\cpu_0|Add1~9\) # (GND))) # (!\cpu_0|E_src2\(5) & 
-- (!\cpu_0|Add1~9\))))
-- \cpu_0|Add1~11\ = CARRY((\cpu_0|E_src1\(5) & (\cpu_0|E_src2\(5) & !\cpu_0|Add1~9\)) # (!\cpu_0|E_src1\(5) & ((\cpu_0|E_src2\(5)) # (!\cpu_0|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(5),
	datab => \cpu_0|E_src2\(5),
	datad => VCC,
	cin => \cpu_0|Add1~9\,
	combout => \cpu_0|Add1~10_combout\,
	cout => \cpu_0|Add1~11\);

-- Location: LCCOMB_X30_Y20_N28
\cpu_0|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~12_combout\ = ((\cpu_0|E_src2\(6) $ (\cpu_0|E_src1\(6) $ (\cpu_0|Add1~11\)))) # (GND)
-- \cpu_0|Add1~13\ = CARRY((\cpu_0|E_src2\(6) & (\cpu_0|E_src1\(6) & !\cpu_0|Add1~11\)) # (!\cpu_0|E_src2\(6) & ((\cpu_0|E_src1\(6)) # (!\cpu_0|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(6),
	datab => \cpu_0|E_src1\(6),
	datad => VCC,
	cin => \cpu_0|Add1~11\,
	combout => \cpu_0|Add1~12_combout\,
	cout => \cpu_0|Add1~13\);

-- Location: LCCOMB_X29_Y19_N24
\cpu_0|F_pc[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[6]~4_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~16_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_sub~regout\,
	datab => \cpu_0|Add1~16_combout\,
	datad => \cpu_0|Add2~16_combout\,
	combout => \cpu_0|F_pc[6]~4_combout\);

-- Location: LCFF_X29_Y19_N25
\cpu_0|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[6]~4_combout\,
	sdata => \cpu_0|F_pc_plus_one[6]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(6));

-- Location: LCCOMB_X24_Y14_N20
\cmd_xbar_mux|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(44) = (\cmd_xbar_mux|saved_grant\(1) & ((\cpu_0|W_alu_result\(8)) # ((\cmd_xbar_mux|saved_grant\(0) & \cpu_0|F_pc\(6))))) # (!\cmd_xbar_mux|saved_grant\(1) & (\cmd_xbar_mux|saved_grant\(0) & (\cpu_0|F_pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cpu_0|F_pc\(6),
	datad => \cpu_0|W_alu_result\(8),
	combout => \cmd_xbar_mux|src_data\(44));

-- Location: LCCOMB_X27_Y14_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20_combout\);

-- Location: LCFF_X27_Y14_N25
\cpu_0_jtag_debug_module_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X28_Y12_N22
\cpu_0|F_iw[6]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[6]~40_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[6]~39_combout\) # ((\rsp_xbar_demux|src0_valid~combout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_iw[6]~39_combout\,
	datab => \cpu_0|D_iw[5]~1_combout\,
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \cpu_0|F_iw[6]~40_combout\);

-- Location: LCFF_X28_Y12_N23
\cpu_0|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[6]~40_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(6));

-- Location: LCCOMB_X28_Y18_N8
\cpu_0|E_control_rd_data[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_control_rd_data[1]~3_combout\ = (\cpu_0|D_iw\(6) & (!\cpu_0|D_iw\(8) & \cpu_0|D_iw\(7))) # (!\cpu_0|D_iw\(6) & (\cpu_0|D_iw\(8) & !\cpu_0|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_iw\(6),
	datac => \cpu_0|D_iw\(8),
	datad => \cpu_0|D_iw\(7),
	combout => \cpu_0|E_control_rd_data[1]~3_combout\);

-- Location: LCCOMB_X27_Y16_N12
\cpu_0|E_control_rd_data[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_control_rd_data[2]~5_combout\ = (\cpu_0|E_control_rd_data[1]~3_combout\ & ((\cpu_0|D_iw\(8) & ((\cpu_0|W_ipending_reg\(2)))) # (!\cpu_0|D_iw\(8) & (\cpu_0|W_ienable_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_ienable_reg\(2),
	datab => \cpu_0|E_control_rd_data[1]~3_combout\,
	datac => \cpu_0|W_ipending_reg\(2),
	datad => \cpu_0|D_iw\(8),
	combout => \cpu_0|E_control_rd_data[2]~5_combout\);

-- Location: LCFF_X27_Y16_N13
\cpu_0|W_control_rd_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_control_rd_data[2]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_control_rd_data\(2));

-- Location: LCCOMB_X32_Y14_N28
\cpu_0|W_rf_wr_data[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[2]~5_combout\ = (\cpu_0|R_ctrl_rdctl_inst~regout\ & (\cpu_0|W_control_rd_data\(2))) # (!\cpu_0|R_ctrl_rdctl_inst~regout\ & ((\cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \cpu_0|W_control_rd_data\(2),
	datad => \cpu_0|W_alu_result\(2),
	combout => \cpu_0|W_rf_wr_data[2]~5_combout\);

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(2),
	combout => \switch_i_external_connection_export~combout\(2));

-- Location: LCCOMB_X28_Y12_N16
\switch_i|read_mux_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(2) = (!\cpu_0|W_alu_result\(2) & (!\cpu_0|W_alu_result\(3) & \switch_i_external_connection_export~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_alu_result\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \switch_i_external_connection_export~combout\(2),
	combout => \switch_i|read_mux_out\(2));

-- Location: LCFF_X28_Y12_N17
\switch_i|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(2));

-- Location: LCFF_X33_Y11_N3
\switch_i_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(2));

-- Location: LCFF_X27_Y11_N1
\jtag_uart_0|read_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|fifo_rd~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|read_0~regout\);

-- Location: LCCOMB_X33_Y11_N10
\jtag_uart_0|av_readdata[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[2]~3_combout\ = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) & \jtag_uart_0|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	datac => \jtag_uart_0|read_0~regout\,
	combout => \jtag_uart_0|av_readdata[2]~3_combout\);

-- Location: LCFF_X33_Y11_N11
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|av_readdata[2]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X33_Y11_N2
\rsp_xbar_mux_001|src_data[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[2]~12_combout\ = (\switch_i_s1_translator|read_latency_shift_reg\(0) & ((\switch_i_s1_translator|av_readdata_pre\(2)) # ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2))))) # (!\switch_i_s1_translator|read_latency_shift_reg\(0) & (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datab => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \switch_i_s1_translator|av_readdata_pre\(2),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \rsp_xbar_mux_001|src_data[2]~12_combout\);

-- Location: LCCOMB_X33_Y15_N2
\custom_counter_component_0|readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|readdata~0_combout\ = (!\cpu_0|W_alu_result\(3) & (!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(2) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(2),
	datad => \cpu_0|W_alu_result\(2),
	combout => \custom_counter_component_0|readdata~0_combout\);

-- Location: LCFF_X33_Y15_N3
\custom_counter_component_0|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|readdata~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(2));

-- Location: LCFF_X33_Y11_N17
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X25_Y12_N20
\led_green_o|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|data_out[2]~feeder_combout\ = \cpu_0|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(2),
	combout => \led_green_o|data_out[2]~feeder_combout\);

-- Location: LCFF_X25_Y12_N21
\led_green_o|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|data_out[2]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_green_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o|data_out\(2));

-- Location: LCCOMB_X33_Y11_N12
\led_green_o|readdata[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|readdata\(2) = (\led_green_o|data_out\(2) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \led_green_o|data_out\(2),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_green_o|readdata\(2));

-- Location: LCFF_X33_Y11_N13
\led_green_o_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|readdata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X33_Y11_N16
\rsp_xbar_mux_001|src_data[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[2]~10_combout\ = (\led_green_o_s1_translator|read_latency_shift_reg\(0) & ((\led_green_o_s1_translator|av_readdata_pre\(2)) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(2))))) # (!\led_green_o_s1_translator|read_latency_shift_reg\(0) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datad => \led_green_o_s1_translator|av_readdata_pre\(2),
	combout => \rsp_xbar_mux_001|src_data[2]~10_combout\);

-- Location: LCCOMB_X24_Y16_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0_combout\ = !\cmd_xbar_mux|src_payload~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux|src_payload~2_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0_combout\);

-- Location: LCFF_X24_Y16_N13
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(2));

-- Location: LCCOMB_X25_Y18_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\ & (\cmd_xbar_mux|src_data\(38) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	datac => \cmd_xbar_mux|src_data\(38),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(2),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7_combout\);

-- Location: LCCOMB_X25_Y18_N10
\cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout\)) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\,
	combout => \cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\);

-- Location: LCFF_X25_Y18_N11
\cpu_0_jtag_debug_module_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X33_Y11_N30
\rsp_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~5_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(2),
	combout => \rsp_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X33_Y11_N4
\rsp_xbar_mux_001|src_data[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[2]~13_combout\ = (\rsp_xbar_mux_001|src_data[2]~11_combout\) # ((\rsp_xbar_mux_001|src_data[2]~12_combout\) # ((\rsp_xbar_mux_001|src_data[2]~10_combout\) # (\rsp_xbar_mux_001|src_payload~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[2]~11_combout\,
	datab => \rsp_xbar_mux_001|src_data[2]~12_combout\,
	datac => \rsp_xbar_mux_001|src_data[2]~10_combout\,
	datad => \rsp_xbar_mux_001|src_payload~5_combout\,
	combout => \rsp_xbar_mux_001|src_data[2]~13_combout\);

-- Location: LCCOMB_X32_Y14_N26
\cpu_0|av_ld_byte0_data_nxt[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[2]~10_combout\ = (\cpu_0|av_ld_rshift8~1_combout\ & ((\rsp_xbar_mux_001|src_payload~4_combout\) # ((\rsp_xbar_mux_001|src_data[2]~13_combout\)))) # (!\cpu_0|av_ld_rshift8~1_combout\ & (((\cpu_0|av_ld_byte1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~4_combout\,
	datab => \cpu_0|av_ld_byte1_data\(2),
	datac => \cpu_0|av_ld_rshift8~1_combout\,
	datad => \rsp_xbar_mux_001|src_data[2]~13_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[2]~10_combout\);

-- Location: LCFF_X32_Y14_N27
\cpu_0|av_ld_byte0_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte0_data_nxt[2]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte0_data\(2));

-- Location: LCCOMB_X32_Y14_N14
\cpu_0|W_rf_wr_data[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[2]~6_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte0_data\(2))))) # (!\cpu_0|R_ctrl_ld~regout\ & (!\cpu_0|R_ctrl_br_cmp~regout\ & (\cpu_0|W_rf_wr_data[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_br_cmp~regout\,
	datab => \cpu_0|W_rf_wr_data[2]~5_combout\,
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|av_ld_byte0_data\(2),
	combout => \cpu_0|W_rf_wr_data[2]~6_combout\);

-- Location: LCCOMB_X30_Y17_N4
\cpu_0|R_src2_lo[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[7]~15_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(13))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src2_use_imm~regout\,
	datab => \cpu_0|D_iw\(13),
	datac => \cpu_0|R_src2_lo~0_combout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \cpu_0|R_src2_lo[7]~15_combout\);

-- Location: LCFF_X30_Y17_N5
\cpu_0|E_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[7]~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(7));

-- Location: LCCOMB_X28_Y20_N6
\cpu_0|F_pc[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[5]~3_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~14_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~14_combout\,
	datab => \cpu_0|Add2~14_combout\,
	datad => \cpu_0|E_alu_sub~regout\,
	combout => \cpu_0|F_pc[5]~3_combout\);

-- Location: LCCOMB_X32_Y17_N6
\cpu_0|W_alu_result[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[7]~13_combout\ = (\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_logic_result[7]~14_combout\)) # (!\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|F_pc[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[7]~14_combout\,
	datab => \cpu_0|F_pc[5]~3_combout\,
	datad => \cpu_0|R_ctrl_logic~regout\,
	combout => \cpu_0|W_alu_result[7]~13_combout\);

-- Location: LCFF_X32_Y17_N7
\cpu_0|W_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[7]~13_combout\,
	sdata => \cpu_0|E_shift_rot_result\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(7));

-- Location: LCCOMB_X25_Y13_N10
\cmd_xbar_mux|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(43) = (\cpu_0|F_pc\(5) & ((\cmd_xbar_mux|saved_grant\(0)) # ((\cmd_xbar_mux|saved_grant\(1) & \cpu_0|W_alu_result\(7))))) # (!\cpu_0|F_pc\(5) & (((\cmd_xbar_mux|saved_grant\(1) & \cpu_0|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(5),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|W_alu_result\(7),
	combout => \cmd_xbar_mux|src_data\(43));

-- Location: LCCOMB_X27_Y14_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19_combout\);

-- Location: LCFF_X27_Y14_N15
\cpu_0_jtag_debug_module_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X29_Y11_N8
\width_adapter_001|data_reg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~14_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\width_adapter_001|data_reg\(7)) # (\sram_0|readdata\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \width_adapter_001|data_reg\(7),
	datad => \sram_0|readdata\(7),
	combout => \width_adapter_001|data_reg~14_combout\);

-- Location: LCFF_X29_Y11_N9
\width_adapter_001|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(7));

-- Location: LCCOMB_X29_Y11_N12
\cpu_0|F_iw[7]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[7]~37_combout\ = (\rsp_xbar_demux_001|src0_valid~0_combout\ & ((\width_adapter_001|data_reg\(7)) # ((\sram_0|readdata\(7) & !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~0_combout\,
	datab => \width_adapter_001|data_reg\(7),
	datac => \sram_0|readdata\(7),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \cpu_0|F_iw[7]~37_combout\);

-- Location: LCCOMB_X28_Y15_N8
\cpu_0|F_iw[7]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[7]~38_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[7]~37_combout\) # ((\rsp_xbar_demux|src0_valid~combout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src0_valid~combout\,
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datac => \cpu_0|F_iw[7]~37_combout\,
	datad => \cpu_0|D_iw[5]~1_combout\,
	combout => \cpu_0|F_iw[7]~38_combout\);

-- Location: LCFF_X28_Y15_N9
\cpu_0|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[7]~38_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(7));

-- Location: LCCOMB_X27_Y17_N2
\cpu_0|E_src1[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[3]~17_combout\ = (\cpu_0|R_src1~26_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\cpu_0|R_src1~26_combout\ & (\cpu_0|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|D_iw\(7),
	datad => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \cpu_0|E_src1[3]~17_combout\);

-- Location: LCFF_X27_Y17_N3
\cpu_0|E_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[3]~17_combout\,
	sdata => \cpu_0|F_pc_plus_one[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(3));

-- Location: LCCOMB_X32_Y18_N0
\cpu_0|E_logic_result[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[3]~17_combout\ = (\cpu_0|E_src2\(3) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src1\(3)))))) # (!\cpu_0|E_src2\(3) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src1\(3)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(3),
	datab => \cpu_0|R_logic_op\(0),
	datac => \cpu_0|R_logic_op\(1),
	datad => \cpu_0|E_src1\(3),
	combout => \cpu_0|E_logic_result[3]~17_combout\);

-- Location: LCCOMB_X32_Y18_N8
\cpu_0|W_alu_result[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[3]~17_combout\ = (\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_logic_result[3]~17_combout\))) # (!\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|F_pc[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_logic~regout\,
	datab => \cpu_0|F_pc[1]~0_combout\,
	datad => \cpu_0|E_logic_result[3]~17_combout\,
	combout => \cpu_0|W_alu_result[3]~17_combout\);

-- Location: LCFF_X32_Y18_N9
\cpu_0|W_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[3]~17_combout\,
	sdata => \cpu_0|E_shift_rot_result\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(3));

-- Location: LCCOMB_X27_Y11_N28
\addr_router_001|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal7~0_combout\ = (\addr_router_001|Equal6~2_combout\ & (\addr_router_001|Equal2~2_combout\ & (\cpu_0|W_alu_result\(4) & !\cpu_0|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router_001|Equal6~2_combout\,
	datab => \addr_router_001|Equal2~2_combout\,
	datac => \cpu_0|W_alu_result\(4),
	datad => \cpu_0|W_alu_result\(3),
	combout => \addr_router_001|Equal7~0_combout\);

-- Location: LCCOMB_X27_Y11_N16
\jtag_uart_0|ien_AF~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ien_AF~0_combout\ = (\jtag_uart_0|av_waitrequest~2_combout\ & (\addr_router_001|Equal7~0_combout\ & (\cpu_0_data_master_translator|uav_write~0_combout\ & \cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_waitrequest~2_combout\,
	datab => \addr_router_001|Equal7~0_combout\,
	datac => \cpu_0_data_master_translator|uav_write~0_combout\,
	datad => \cpu_0|W_alu_result\(2),
	combout => \jtag_uart_0|ien_AF~0_combout\);

-- Location: LCFF_X27_Y11_N3
\jtag_uart_0|ien_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0|ien_AE~regout\);

-- Location: LCCOMB_X24_Y11_N22
\jtag_uart_0|av_readdata[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[1]~2_combout\ = (\jtag_uart_0|read_0~regout\ & ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1)))) # (!\jtag_uart_0|read_0~regout\ & (\jtag_uart_0|ien_AE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|ien_AE~regout\,
	datac => \jtag_uart_0|read_0~regout\,
	datad => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \jtag_uart_0|av_readdata[1]~2_combout\);

-- Location: LCFF_X24_Y11_N23
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|av_readdata[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(1),
	combout => \switch_i_external_connection_export~combout\(1));

-- Location: LCCOMB_X29_Y12_N4
\switch_i|read_mux_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(1) = (!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & \switch_i_external_connection_export~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \cpu_0|W_alu_result\(2),
	datad => \switch_i_external_connection_export~combout\(1),
	combout => \switch_i|read_mux_out\(1));

-- Location: LCFF_X29_Y12_N5
\switch_i|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(1));

-- Location: LCFF_X29_Y12_N3
\switch_i_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X29_Y12_N2
\rsp_xbar_mux_001|src_data[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[1]~8_combout\ = (\switch_i_s1_translator|read_latency_shift_reg\(0) & ((\switch_i_s1_translator|av_readdata_pre\(1)) # ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & 
-- \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\switch_i_s1_translator|read_latency_shift_reg\(0) & (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & 
-- ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datab => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datac => \switch_i_s1_translator|av_readdata_pre\(1),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_data[1]~8_combout\);

-- Location: LCCOMB_X31_Y12_N20
\rsp_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~3_combout\ = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(1) & 
-- \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux_001|src_payload~3_combout\);

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\push_button_i_external_connection_export[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_push_button_i_external_connection_export(1),
	combout => \push_button_i_external_connection_export~combout\(1));

-- Location: LCCOMB_X32_Y12_N4
\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ = (!\cpu_0_data_master_translator|write_accepted~regout\ & (!\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\ & \addr_router_001|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|write_accepted~regout\,
	datab => \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	datad => \addr_router_001|Equal5~0_combout\,
	combout => \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\);

-- Location: LCCOMB_X32_Y12_N18
\push_button_i|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|always1~0_combout\ = (!\push_button_i_s1_translator|wait_latency_counter\(1) & (!\push_button_i_s1_translator|wait_latency_counter\(0) & (\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ & 
-- \cpu_0|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator|wait_latency_counter\(1),
	datab => \push_button_i_s1_translator|wait_latency_counter\(0),
	datac => \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datad => \cpu_0|W_alu_result\(3),
	combout => \push_button_i|always1~0_combout\);

-- Location: LCCOMB_X34_Y12_N26
\push_button_i|always1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|always1~1_combout\ = (\push_button_i|always1~0_combout\ & !\cpu_0|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \push_button_i|always1~0_combout\,
	datad => \cpu_0|W_alu_result\(2),
	combout => \push_button_i|always1~1_combout\);

-- Location: LCFF_X34_Y12_N19
\push_button_i|irq_mask[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \push_button_i|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|irq_mask\(1));

-- Location: LCCOMB_X34_Y12_N12
\push_button_i|d1_data_in[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|d1_data_in[1]~feeder_combout\ = \push_button_i_external_connection_export~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \push_button_i_external_connection_export~combout\(1),
	combout => \push_button_i|d1_data_in[1]~feeder_combout\);

-- Location: LCFF_X34_Y12_N13
\push_button_i|d1_data_in[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|d1_data_in[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|d1_data_in\(1));

-- Location: LCCOMB_X34_Y12_N30
\push_button_i|d2_data_in[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|d2_data_in[1]~feeder_combout\ = \push_button_i|d1_data_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \push_button_i|d1_data_in\(1),
	combout => \push_button_i|d2_data_in[1]~feeder_combout\);

-- Location: LCFF_X34_Y12_N31
\push_button_i|d2_data_in[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|d2_data_in[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|d2_data_in\(1));

-- Location: LCCOMB_X34_Y12_N0
\push_button_i|edge_capture_wr_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|edge_capture_wr_strobe~0_combout\ = (\push_button_i|always1~0_combout\ & \cpu_0|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \push_button_i|always1~0_combout\,
	datad => \cpu_0|W_alu_result\(2),
	combout => \push_button_i|edge_capture_wr_strobe~0_combout\);

-- Location: LCCOMB_X34_Y12_N28
\push_button_i|edge_capture~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|edge_capture~0_combout\ = (!\push_button_i|edge_capture_wr_strobe~0_combout\ & ((\push_button_i|edge_capture\(1)) # ((\push_button_i|d1_data_in\(1) & !\push_button_i|d2_data_in\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i|d1_data_in\(1),
	datab => \push_button_i|d2_data_in\(1),
	datac => \push_button_i|edge_capture\(1),
	datad => \push_button_i|edge_capture_wr_strobe~0_combout\,
	combout => \push_button_i|edge_capture~0_combout\);

-- Location: LCFF_X34_Y12_N29
\push_button_i|edge_capture[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|edge_capture~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|edge_capture\(1));

-- Location: LCCOMB_X34_Y12_N18
\push_button_i|read_mux_out[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|read_mux_out[1]~2_combout\ = (\cpu_0|W_alu_result\(3) & ((\cpu_0|W_alu_result\(2) & ((\push_button_i|edge_capture\(1)))) # (!\cpu_0|W_alu_result\(2) & (\push_button_i|irq_mask\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \cpu_0|W_alu_result\(2),
	datac => \push_button_i|irq_mask\(1),
	datad => \push_button_i|edge_capture\(1),
	combout => \push_button_i|read_mux_out[1]~2_combout\);

-- Location: LCCOMB_X34_Y12_N16
\push_button_i|read_mux_out[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|read_mux_out[1]~3_combout\ = (\push_button_i|read_mux_out[1]~2_combout\) # ((!\cpu_0|W_alu_result\(3) & (!\cpu_0|W_alu_result\(2) & \push_button_i_external_connection_export~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datab => \cpu_0|W_alu_result\(2),
	datac => \push_button_i_external_connection_export~combout\(1),
	datad => \push_button_i|read_mux_out[1]~2_combout\,
	combout => \push_button_i|read_mux_out[1]~3_combout\);

-- Location: LCFF_X34_Y12_N17
\push_button_i|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|read_mux_out[1]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|readdata\(1));

-- Location: LCFF_X31_Y12_N29
\push_button_i_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \push_button_i|readdata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y12_N4
\led_red_o|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[1]~feeder_combout\ = \cpu_0|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(1),
	combout => \led_red_o|data_out[1]~feeder_combout\);

-- Location: LCFF_X24_Y12_N5
\led_red_o|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(1));

-- Location: LCCOMB_X31_Y12_N30
\led_red_o|readdata[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(1) = (\led_red_o|data_out\(1) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \led_red_o|data_out\(1),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(1));

-- Location: LCFF_X31_Y12_N31
\led_red_o_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X31_Y12_N28
\rsp_xbar_mux_001|src_data[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[1]~7_combout\ = (\led_red_o_s1_translator|read_latency_shift_reg\(0) & ((\led_red_o_s1_translator|av_readdata_pre\(1)) # ((\push_button_i_s1_translator|read_latency_shift_reg\(0) & 
-- \push_button_i_s1_translator|av_readdata_pre\(1))))) # (!\led_red_o_s1_translator|read_latency_shift_reg\(0) & (\push_button_i_s1_translator|read_latency_shift_reg\(0) & (\push_button_i_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datab => \push_button_i_s1_translator|read_latency_shift_reg\(0),
	datac => \push_button_i_s1_translator|av_readdata_pre\(1),
	datad => \led_red_o_s1_translator|av_readdata_pre\(1),
	combout => \rsp_xbar_mux_001|src_data[1]~7_combout\);

-- Location: LCCOMB_X29_Y12_N20
\rsp_xbar_mux_001|src_data[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[1]~9_combout\ = (\rsp_xbar_mux_001|src_data[1]~6_combout\) # ((\rsp_xbar_mux_001|src_data[1]~8_combout\) # ((\rsp_xbar_mux_001|src_payload~3_combout\) # (\rsp_xbar_mux_001|src_data[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_data[1]~6_combout\,
	datab => \rsp_xbar_mux_001|src_data[1]~8_combout\,
	datac => \rsp_xbar_mux_001|src_payload~3_combout\,
	datad => \rsp_xbar_mux_001|src_data[1]~7_combout\,
	combout => \rsp_xbar_mux_001|src_data[1]~9_combout\);

-- Location: LCFF_X27_Y12_N9
\sram_0|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[1]~1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(1));

-- Location: LCCOMB_X27_Y12_N22
\width_adapter_001|data_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~4_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & 
-- ((\sram_0|readdata\(1)) # (\width_adapter_001|data_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \sram_0|readdata\(1),
	datac => \width_adapter_001|data_reg\(1),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	combout => \width_adapter_001|data_reg~4_combout\);

-- Location: LCFF_X27_Y12_N23
\width_adapter_001|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(1));

-- Location: LCCOMB_X27_Y12_N24
\rsp_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_payload~2_combout\ = (\rsp_xbar_demux_001|src1_valid~0_combout\ & ((\width_adapter_001|data_reg\(1)) # ((\sram_0|readdata\(1) & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src1_valid~0_combout\,
	datab => \sram_0|readdata\(1),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \width_adapter_001|data_reg\(1),
	combout => \rsp_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X28_Y16_N24
\cpu_0|av_ld_byte0_data_nxt[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[1]~9_combout\ = (\cpu_0|av_ld_rshift8~1_combout\ & ((\rsp_xbar_mux_001|src_data[1]~9_combout\) # ((\rsp_xbar_mux_001|src_payload~2_combout\)))) # (!\cpu_0|av_ld_rshift8~1_combout\ & (((\cpu_0|av_ld_byte1_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|av_ld_rshift8~1_combout\,
	datab => \rsp_xbar_mux_001|src_data[1]~9_combout\,
	datac => \cpu_0|av_ld_byte1_data\(1),
	datad => \rsp_xbar_mux_001|src_payload~2_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[1]~9_combout\);

-- Location: LCFF_X28_Y16_N25
\cpu_0|av_ld_byte0_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte0_data_nxt[1]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte0_data\(1));

-- Location: LCFF_X34_Y12_N25
\push_button_i|irq_mask[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \push_button_i|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|irq_mask\(0));

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\push_button_i_external_connection_export[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_push_button_i_external_connection_export(0),
	combout => \push_button_i_external_connection_export~combout\(0));

-- Location: LCCOMB_X35_Y12_N24
\push_button_i|d1_data_in[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|d1_data_in[0]~feeder_combout\ = \push_button_i_external_connection_export~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \push_button_i_external_connection_export~combout\(0),
	combout => \push_button_i|d1_data_in[0]~feeder_combout\);

-- Location: LCFF_X35_Y12_N25
\push_button_i|d1_data_in[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|d1_data_in[0]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|d1_data_in\(0));

-- Location: LCCOMB_X34_Y12_N2
\push_button_i|d2_data_in[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|d2_data_in[0]~feeder_combout\ = \push_button_i|d1_data_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \push_button_i|d1_data_in\(0),
	combout => \push_button_i|d2_data_in[0]~feeder_combout\);

-- Location: LCFF_X34_Y12_N3
\push_button_i|d2_data_in[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|d2_data_in[0]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|d2_data_in\(0));

-- Location: LCCOMB_X34_Y12_N22
\push_button_i|edge_capture~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|edge_capture~1_combout\ = (!\push_button_i|edge_capture_wr_strobe~0_combout\ & ((\push_button_i|edge_capture\(0)) # ((\push_button_i|d1_data_in\(0) & !\push_button_i|d2_data_in\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i|d1_data_in\(0),
	datab => \push_button_i|d2_data_in\(0),
	datac => \push_button_i|edge_capture\(0),
	datad => \push_button_i|edge_capture_wr_strobe~0_combout\,
	combout => \push_button_i|edge_capture~1_combout\);

-- Location: LCFF_X34_Y12_N23
\push_button_i|edge_capture[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|edge_capture~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|edge_capture\(0));

-- Location: LCCOMB_X34_Y12_N24
\cpu_0|W_ipending_reg_nxt[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_ipending_reg_nxt[1]~1_combout\ = (\push_button_i|irq_mask\(1) & ((\push_button_i|edge_capture\(1)) # ((\push_button_i|irq_mask\(0) & \push_button_i|edge_capture\(0))))) # (!\push_button_i|irq_mask\(1) & (((\push_button_i|irq_mask\(0) & 
-- \push_button_i|edge_capture\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i|irq_mask\(1),
	datab => \push_button_i|edge_capture\(1),
	datac => \push_button_i|irq_mask\(0),
	datad => \push_button_i|edge_capture\(0),
	combout => \cpu_0|W_ipending_reg_nxt[1]~1_combout\);

-- Location: LCCOMB_X22_Y18_N16
\cpu_0|W_ienable_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_ienable_reg[1]~feeder_combout\ = \cpu_0|E_src1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|E_src1\(1),
	combout => \cpu_0|W_ienable_reg[1]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N28
\cpu_0|Equal101~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal101~8_combout\ = (\cpu_0|D_iw\(14) & (\cpu_0|Equal101~2_combout\ & (\cpu_0|D_iw\(12) & \cpu_0|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(14),
	datab => \cpu_0|Equal101~2_combout\,
	datac => \cpu_0|D_iw\(12),
	datad => \cpu_0|D_ctrl_retaddr~0_combout\,
	combout => \cpu_0|Equal101~8_combout\);

-- Location: LCFF_X29_Y20_N29
\cpu_0|R_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|Equal101~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_wrctl_inst~regout\);

-- Location: LCCOMB_X28_Y18_N10
\cpu_0|Equal127~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal127~1_combout\ = (!\cpu_0|D_iw\(8) & \cpu_0|R_ctrl_wrctl_inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|D_iw\(8),
	datad => \cpu_0|R_ctrl_wrctl_inst~regout\,
	combout => \cpu_0|Equal127~1_combout\);

-- Location: LCCOMB_X27_Y18_N14
\cpu_0|W_ienable_reg_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_ienable_reg_nxt~0_combout\ = (\cpu_0|D_iw\(6) & (\cpu_0|Equal127~1_combout\ & (\cpu_0|E_valid~regout\ & \cpu_0|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(6),
	datab => \cpu_0|Equal127~1_combout\,
	datac => \cpu_0|E_valid~regout\,
	datad => \cpu_0|D_iw\(7),
	combout => \cpu_0|W_ienable_reg_nxt~0_combout\);

-- Location: LCFF_X22_Y18_N17
\cpu_0|W_ienable_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_ienable_reg[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_ienable_reg\(1));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\push_button_i_external_connection_export[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_push_button_i_external_connection_export(3),
	combout => \push_button_i_external_connection_export~combout\(3));

-- Location: LCCOMB_X33_Y12_N14
\push_button_i|d1_data_in[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|d1_data_in[3]~feeder_combout\ = \push_button_i_external_connection_export~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \push_button_i_external_connection_export~combout\(3),
	combout => \push_button_i|d1_data_in[3]~feeder_combout\);

-- Location: LCFF_X33_Y12_N15
\push_button_i|d1_data_in[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|d1_data_in[3]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|d1_data_in\(3));

-- Location: LCFF_X33_Y12_N19
\push_button_i|d2_data_in[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \push_button_i|d1_data_in\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|d2_data_in\(3));

-- Location: LCCOMB_X34_Y12_N4
\push_button_i|edge_capture~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|edge_capture~2_combout\ = (!\push_button_i|edge_capture_wr_strobe~0_combout\ & ((\push_button_i|edge_capture\(3)) # ((\push_button_i|d1_data_in\(3) & !\push_button_i|d2_data_in\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i|d1_data_in\(3),
	datab => \push_button_i|d2_data_in\(3),
	datac => \push_button_i|edge_capture\(3),
	datad => \push_button_i|edge_capture_wr_strobe~0_combout\,
	combout => \push_button_i|edge_capture~2_combout\);

-- Location: LCFF_X34_Y12_N5
\push_button_i|edge_capture[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|edge_capture~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|edge_capture\(3));

-- Location: LCFF_X34_Y12_N9
\push_button_i|irq_mask[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \push_button_i|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|irq_mask\(2));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\push_button_i_external_connection_export[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_push_button_i_external_connection_export(2),
	combout => \push_button_i_external_connection_export~combout\(2));

-- Location: LCCOMB_X34_Y12_N20
\push_button_i|d1_data_in[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|d1_data_in[2]~feeder_combout\ = \push_button_i_external_connection_export~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \push_button_i_external_connection_export~combout\(2),
	combout => \push_button_i|d1_data_in[2]~feeder_combout\);

-- Location: LCFF_X34_Y12_N21
\push_button_i|d1_data_in[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|d1_data_in[2]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|d1_data_in\(2));

-- Location: LCFF_X34_Y12_N15
\push_button_i|d2_data_in[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \push_button_i|d1_data_in\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|d2_data_in\(2));

-- Location: LCCOMB_X34_Y12_N6
\push_button_i|edge_capture~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|edge_capture~3_combout\ = (!\push_button_i|edge_capture_wr_strobe~0_combout\ & ((\push_button_i|edge_capture\(2)) # ((\push_button_i|d1_data_in\(2) & !\push_button_i|d2_data_in\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i|d1_data_in\(2),
	datab => \push_button_i|d2_data_in\(2),
	datac => \push_button_i|edge_capture\(2),
	datad => \push_button_i|edge_capture_wr_strobe~0_combout\,
	combout => \push_button_i|edge_capture~3_combout\);

-- Location: LCFF_X34_Y12_N7
\push_button_i|edge_capture[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|edge_capture~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|edge_capture\(2));

-- Location: LCCOMB_X34_Y12_N8
\cpu_0|W_ipending_reg_nxt[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_ipending_reg_nxt[1]~2_combout\ = (\push_button_i|irq_mask\(3) & ((\push_button_i|edge_capture\(3)) # ((\push_button_i|irq_mask\(2) & \push_button_i|edge_capture\(2))))) # (!\push_button_i|irq_mask\(3) & (((\push_button_i|irq_mask\(2) & 
-- \push_button_i|edge_capture\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i|irq_mask\(3),
	datab => \push_button_i|edge_capture\(3),
	datac => \push_button_i|irq_mask\(2),
	datad => \push_button_i|edge_capture\(2),
	combout => \cpu_0|W_ipending_reg_nxt[1]~2_combout\);

-- Location: LCCOMB_X27_Y16_N14
\cpu_0|W_ipending_reg_nxt[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_ipending_reg_nxt[1]~3_combout\ = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(1) & (\cpu_0|W_ienable_reg\(1) & ((\cpu_0|W_ipending_reg_nxt[1]~1_combout\) # 
-- (\cpu_0|W_ipending_reg_nxt[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(1),
	datab => \cpu_0|W_ipending_reg_nxt[1]~1_combout\,
	datac => \cpu_0|W_ienable_reg\(1),
	datad => \cpu_0|W_ipending_reg_nxt[1]~2_combout\,
	combout => \cpu_0|W_ipending_reg_nxt[1]~3_combout\);

-- Location: LCFF_X27_Y16_N15
\cpu_0|W_ipending_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_ipending_reg_nxt[1]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_ipending_reg\(1));

-- Location: LCCOMB_X27_Y16_N18
\cpu_0|E_control_rd_data[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_control_rd_data[1]~4_combout\ = (\cpu_0|E_control_rd_data[1]~3_combout\ & ((\cpu_0|D_iw\(8) & (\cpu_0|W_ipending_reg\(1))) # (!\cpu_0|D_iw\(8) & ((\cpu_0|W_ienable_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(8),
	datab => \cpu_0|W_ipending_reg\(1),
	datac => \cpu_0|W_ienable_reg\(1),
	datad => \cpu_0|E_control_rd_data[1]~3_combout\,
	combout => \cpu_0|E_control_rd_data[1]~4_combout\);

-- Location: LCFF_X27_Y16_N19
\cpu_0|W_control_rd_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_control_rd_data[1]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_control_rd_data\(1));

-- Location: LCCOMB_X28_Y16_N26
\cpu_0|W_rf_wr_data[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[1]~3_combout\ = (\cpu_0|R_ctrl_rdctl_inst~regout\ & (\cpu_0|W_control_rd_data\(1))) # (!\cpu_0|R_ctrl_rdctl_inst~regout\ & ((\cpu_0|W_alu_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|W_control_rd_data\(1),
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \cpu_0|W_alu_result\(1),
	combout => \cpu_0|W_rf_wr_data[1]~3_combout\);

-- Location: LCCOMB_X28_Y16_N4
\cpu_0|W_rf_wr_data[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[1]~4_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte0_data\(1))))) # (!\cpu_0|R_ctrl_ld~regout\ & (!\cpu_0|R_ctrl_br_cmp~regout\ & ((\cpu_0|W_rf_wr_data[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_ld~regout\,
	datab => \cpu_0|R_ctrl_br_cmp~regout\,
	datac => \cpu_0|av_ld_byte0_data\(1),
	datad => \cpu_0|W_rf_wr_data[1]~3_combout\,
	combout => \cpu_0|W_rf_wr_data[1]~4_combout\);

-- Location: LCCOMB_X30_Y17_N6
\cpu_0|R_src2_lo[6]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[6]~16_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(12))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src2_lo~0_combout\,
	datab => \cpu_0|D_iw\(12),
	datac => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu_0|R_src2_lo[6]~16_combout\);

-- Location: LCFF_X30_Y17_N7
\cpu_0|E_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[6]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(6));

-- Location: LCCOMB_X28_Y20_N12
\cpu_0|F_pc[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[4]~2_combout\ = (\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add1~12_combout\))) # (!\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_sub~regout\,
	datab => \cpu_0|Add2~12_combout\,
	datad => \cpu_0|Add1~12_combout\,
	combout => \cpu_0|F_pc[4]~2_combout\);

-- Location: LCCOMB_X32_Y15_N28
\cpu_0|W_alu_result[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[6]~14_combout\ = (\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_logic_result[6]~16_combout\)) # (!\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|F_pc[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[6]~16_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|F_pc[4]~2_combout\,
	combout => \cpu_0|W_alu_result[6]~14_combout\);

-- Location: LCFF_X32_Y15_N29
\cpu_0|W_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[6]~14_combout\,
	sdata => \cpu_0|E_shift_rot_result\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(6));

-- Location: LCCOMB_X25_Y13_N6
\cmd_xbar_mux|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(42) = (\cpu_0|F_pc\(4) & ((\cmd_xbar_mux|saved_grant\(0)) # ((\cmd_xbar_mux|saved_grant\(1) & \cpu_0|W_alu_result\(6))))) # (!\cpu_0|F_pc\(4) & (((\cmd_xbar_mux|saved_grant\(1) & \cpu_0|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(4),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|W_alu_result\(6),
	combout => \cmd_xbar_mux|src_data\(42));

-- Location: LCCOMB_X27_Y15_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15_combout\);

-- Location: LCFF_X27_Y15_N9
\cpu_0_jtag_debug_module_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X31_Y12_N24
\rsp_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~8_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X31_Y14_N10
\cpu_0|F_iw[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[15]~30_combout\ = (\rsp_xbar_mux|src_payload~8_combout\) # (((\rsp_xbar_demux_001|src0_valid~0_combout\ & \width_adapter_001|out_data\(15))) # (!\cpu_0|D_iw[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~0_combout\,
	datab => \width_adapter_001|out_data\(15),
	datac => \rsp_xbar_mux|src_payload~8_combout\,
	datad => \cpu_0|D_iw[5]~1_combout\,
	combout => \cpu_0|F_iw[15]~30_combout\);

-- Location: LCFF_X31_Y14_N11
\cpu_0|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[15]~30_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(15));

-- Location: LCCOMB_X30_Y16_N12
\cpu_0|Equal101~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal101~4_combout\ = (!\cpu_0|D_iw\(15) & \cpu_0|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|D_iw\(15),
	datad => \cpu_0|D_iw\(16),
	combout => \cpu_0|Equal101~4_combout\);

-- Location: LCCOMB_X29_Y18_N2
\cpu_0|D_ctrl_implicit_dst_eretaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\ = (\cpu_0|D_iw\(5) & (!\cpu_0|D_iw\(2) & (\cpu_0|Equal101~4_combout\ & \cpu_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(5),
	datab => \cpu_0|D_iw\(2),
	datac => \cpu_0|Equal101~4_combout\,
	datad => \cpu_0|Equal2~0_combout\,
	combout => \cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X29_Y18_N0
\cpu_0|D_ctrl_exception~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_exception~0_combout\ = (\cpu_0|D_iw\(13) & (((!\cpu_0|D_iw\(14) & \cpu_0|D_iw\(11))) # (!\cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(12),
	datab => \cpu_0|D_iw\(14),
	datac => \cpu_0|D_iw\(13),
	datad => \cpu_0|D_iw\(11),
	combout => \cpu_0|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X29_Y18_N24
\cpu_0|D_ctrl_exception\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_exception~combout\ = (((\cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\ & \cpu_0|D_ctrl_exception~0_combout\)) # (!\cpu_0|D_ctrl_exception~5_combout\)) # (!\cpu_0|D_ctrl_exception~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_exception~4_combout\,
	datab => \cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \cpu_0|D_ctrl_exception~5_combout\,
	datad => \cpu_0|D_ctrl_exception~0_combout\,
	combout => \cpu_0|D_ctrl_exception~combout\);

-- Location: LCFF_X29_Y18_N25
\cpu_0|R_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_exception~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_exception~regout\);

-- Location: LCFF_X28_Y17_N13
\cpu_0|R_ctrl_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_ctrl_br_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_br~regout\);

-- Location: LCCOMB_X32_Y20_N2
\cpu_0|D_logic_op_raw[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_logic_op_raw[1]~0_combout\ = (\cpu_0|Equal2~5_combout\ & (\cpu_0|D_iw\(15))) # (!\cpu_0|Equal2~5_combout\ & ((\cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(15),
	datac => \cpu_0|D_iw\(4),
	datad => \cpu_0|Equal2~5_combout\,
	combout => \cpu_0|D_logic_op_raw[1]~0_combout\);

-- Location: LCFF_X32_Y20_N3
\cpu_0|R_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_logic_op_raw[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_compare_op\(1));

-- Location: LCCOMB_X32_Y18_N28
\cpu_0|E_logic_result[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[4]~15_combout\ = (\cpu_0|E_src2\(4) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src1\(4) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src2\(4) & ((\cpu_0|R_logic_op\(1) & (\cpu_0|E_src1\(4))) # (!\cpu_0|R_logic_op\(1) & (!\cpu_0|E_src1\(4) & 
-- !\cpu_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(1),
	datab => \cpu_0|E_src2\(4),
	datac => \cpu_0|E_src1\(4),
	datad => \cpu_0|R_logic_op\(0),
	combout => \cpu_0|E_logic_result[4]~15_combout\);

-- Location: LCCOMB_X32_Y15_N2
\cpu_0|Equal122~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal122~5_combout\ = (!\cpu_0|E_logic_result[6]~16_combout\ & (!\cpu_0|E_logic_result[4]~15_combout\ & (!\cpu_0|E_logic_result[3]~17_combout\ & !\cpu_0|E_logic_result[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[6]~16_combout\,
	datab => \cpu_0|E_logic_result[4]~15_combout\,
	datac => \cpu_0|E_logic_result[3]~17_combout\,
	datad => \cpu_0|E_logic_result[5]~0_combout\,
	combout => \cpu_0|Equal122~5_combout\);

-- Location: LCCOMB_X27_Y18_N24
\cpu_0|R_src1[26]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[26]~35_combout\ = (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & (!\cpu_0|R_src1~27_combout\ & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_valid~regout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datac => \cpu_0|R_src1~27_combout\,
	datad => \cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \cpu_0|R_src1[26]~35_combout\);

-- Location: LCFF_X27_Y18_N25
\cpu_0|E_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[26]~35_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(26));

-- Location: LCCOMB_X33_Y18_N4
\cpu_0|E_logic_result[26]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[26]~21_combout\ = (\cpu_0|E_src1\(26) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src2\(26)))))) # (!\cpu_0|E_src1\(26) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src2\(26)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src2\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(0),
	datab => \cpu_0|E_src1\(26),
	datac => \cpu_0|R_logic_op\(1),
	datad => \cpu_0|E_src2\(26),
	combout => \cpu_0|E_logic_result[26]~21_combout\);

-- Location: LCCOMB_X33_Y18_N14
\cpu_0|Equal122~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal122~6_combout\ = (!\cpu_0|E_logic_result[30]~23_combout\ & (!\cpu_0|E_logic_result[31]~22_combout\ & (!\cpu_0|E_logic_result[26]~21_combout\ & !\cpu_0|E_logic_result[2]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[30]~23_combout\,
	datab => \cpu_0|E_logic_result[31]~22_combout\,
	datac => \cpu_0|E_logic_result[26]~21_combout\,
	datad => \cpu_0|E_logic_result[2]~18_combout\,
	combout => \cpu_0|Equal122~6_combout\);

-- Location: LCCOMB_X30_Y16_N30
\cpu_0|E_src2[29]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src2[29]~7_combout\ = (\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(21))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(21),
	datab => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \cpu_0|E_src2[29]~7_combout\);

-- Location: LCFF_X30_Y16_N31
\cpu_0|E_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src2[29]~7_combout\,
	sdata => \cpu_0|D_iw\(19),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|R_src2_hi~0_combout\,
	sload => \cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(29));

-- Location: LCCOMB_X30_Y18_N24
\cpu_0|E_logic_result[29]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[29]~24_combout\ = (\cpu_0|E_src1\(29) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src2\(29)))))) # (!\cpu_0|E_src1\(29) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src2\(29)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(1),
	datab => \cpu_0|R_logic_op\(0),
	datac => \cpu_0|E_src1\(29),
	datad => \cpu_0|E_src2\(29),
	combout => \cpu_0|E_logic_result[29]~24_combout\);

-- Location: LCCOMB_X30_Y18_N18
\cpu_0|E_logic_result[28]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[28]~25_combout\ = (\cpu_0|E_src2\(28) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src1\(28) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src2\(28) & ((\cpu_0|R_logic_op\(1) & (\cpu_0|E_src1\(28))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|E_src1\(28) & !\cpu_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(1),
	datab => \cpu_0|E_src2\(28),
	datac => \cpu_0|E_src1\(28),
	datad => \cpu_0|R_logic_op\(0),
	combout => \cpu_0|E_logic_result[28]~25_combout\);

-- Location: LCCOMB_X32_Y18_N2
\cpu_0|Equal122~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal122~7_combout\ = (!\cpu_0|E_logic_result[25]~27_combout\ & (!\cpu_0|E_logic_result[29]~24_combout\ & (!\cpu_0|E_logic_result[28]~25_combout\ & !\cpu_0|E_logic_result[27]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[25]~27_combout\,
	datab => \cpu_0|E_logic_result[29]~24_combout\,
	datac => \cpu_0|E_logic_result[28]~25_combout\,
	datad => \cpu_0|E_logic_result[27]~26_combout\,
	combout => \cpu_0|Equal122~7_combout\);

-- Location: LCCOMB_X32_Y20_N0
\cpu_0|Equal122~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal122~9_combout\ = (\cpu_0|Equal122~8_combout\ & (\cpu_0|Equal122~5_combout\ & (\cpu_0|Equal122~6_combout\ & \cpu_0|Equal122~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal122~8_combout\,
	datab => \cpu_0|Equal122~5_combout\,
	datac => \cpu_0|Equal122~6_combout\,
	datad => \cpu_0|Equal122~7_combout\,
	combout => \cpu_0|Equal122~9_combout\);

-- Location: LCCOMB_X31_Y17_N18
\cpu_0|E_logic_result[14]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[14]~7_combout\ = (\cpu_0|E_src1\(14) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src2\(14) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src1\(14) & ((\cpu_0|E_src2\(14) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src2\(14) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(14),
	datab => \cpu_0|E_src2\(14),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[14]~7_combout\);

-- Location: LCCOMB_X31_Y17_N20
\cpu_0|E_logic_result[13]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[13]~8_combout\ = (\cpu_0|E_src2\(13) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src1\(13) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src2\(13) & ((\cpu_0|E_src1\(13) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src1\(13) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(13),
	datab => \cpu_0|E_src1\(13),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[13]~8_combout\);

-- Location: LCCOMB_X32_Y17_N16
\cpu_0|Equal122~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal122~2_combout\ = (!\cpu_0|E_logic_result[12]~9_combout\ & (!\cpu_0|E_logic_result[14]~7_combout\ & (!\cpu_0|E_logic_result[13]~8_combout\ & !\cpu_0|E_logic_result[11]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[12]~9_combout\,
	datab => \cpu_0|E_logic_result[14]~7_combout\,
	datac => \cpu_0|E_logic_result[13]~8_combout\,
	datad => \cpu_0|E_logic_result[11]~10_combout\,
	combout => \cpu_0|Equal122~2_combout\);

-- Location: LCCOMB_X29_Y17_N0
\cpu_0|R_src2_lo[9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[9]~13_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(15))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(15),
	datab => \cpu_0|R_src2_use_imm~regout\,
	datac => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \cpu_0|R_src2_lo~0_combout\,
	combout => \cpu_0|R_src2_lo[9]~13_combout\);

-- Location: LCFF_X29_Y17_N1
\cpu_0|E_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[9]~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(9));

-- Location: LCCOMB_X29_Y17_N20
\cpu_0|E_logic_result[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[9]~12_combout\ = (\cpu_0|E_src1\(9) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src2\(9) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src1\(9) & ((\cpu_0|E_src2\(9) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src2\(9) & (!\cpu_0|R_logic_op\(0) 
-- & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(9),
	datab => \cpu_0|E_src2\(9),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[9]~12_combout\);

-- Location: LCCOMB_X29_Y16_N16
\cpu_0|E_src1[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[10]~10_combout\ = (\cpu_0|R_src1~26_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\cpu_0|R_src1~26_combout\ & (\cpu_0|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|D_iw\(14),
	datad => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	combout => \cpu_0|E_src1[10]~10_combout\);

-- Location: LCFF_X29_Y16_N17
\cpu_0|E_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[10]~10_combout\,
	sdata => \cpu_0|F_pc_plus_one[8]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(10));

-- Location: LCCOMB_X29_Y17_N10
\cpu_0|E_logic_result[10]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[10]~11_combout\ = (\cpu_0|E_src2\(10) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src1\(10) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src2\(10) & ((\cpu_0|E_src1\(10) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src1\(10) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src2\(10),
	datab => \cpu_0|E_src1\(10),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[10]~11_combout\);

-- Location: LCCOMB_X32_Y17_N26
\cpu_0|Equal122~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal122~3_combout\ = (!\cpu_0|E_logic_result[7]~14_combout\ & (!\cpu_0|E_logic_result[8]~13_combout\ & (!\cpu_0|E_logic_result[9]~12_combout\ & !\cpu_0|E_logic_result[10]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[7]~14_combout\,
	datab => \cpu_0|E_logic_result[8]~13_combout\,
	datac => \cpu_0|E_logic_result[9]~12_combout\,
	datad => \cpu_0|E_logic_result[10]~11_combout\,
	combout => \cpu_0|Equal122~3_combout\);

-- Location: LCCOMB_X32_Y17_N4
\cpu_0|Equal122~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal122~4_combout\ = (\cpu_0|Equal122~1_combout\ & (\cpu_0|Equal122~2_combout\ & \cpu_0|Equal122~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal122~1_combout\,
	datac => \cpu_0|Equal122~2_combout\,
	datad => \cpu_0|Equal122~3_combout\,
	combout => \cpu_0|Equal122~4_combout\);

-- Location: LCCOMB_X32_Y20_N4
\cpu_0|Equal122~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal122~10_combout\ = (\cpu_0|Equal122~9_combout\ & (\cpu_0|Equal122~4_combout\ & !\cpu_0|E_logic_result[1]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|Equal122~9_combout\,
	datac => \cpu_0|Equal122~4_combout\,
	datad => \cpu_0|E_logic_result[1]~32_combout\,
	combout => \cpu_0|Equal122~10_combout\);

-- Location: LCCOMB_X30_Y18_N16
\cpu_0|Add1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Add1~64_combout\ = \cpu_0|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cpu_0|Add1~63\,
	combout => \cpu_0|Add1~64_combout\);

-- Location: LCCOMB_X32_Y20_N12
\cpu_0|E_arith_result[32]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_arith_result[32]~7_combout\ = (\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add1~64_combout\))) # (!\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add2~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add2~64_combout\,
	datab => \cpu_0|Add1~64_combout\,
	datad => \cpu_0|E_alu_sub~regout\,
	combout => \cpu_0|E_arith_result[32]~7_combout\);

-- Location: LCCOMB_X32_Y20_N8
\cpu_0|E_cmp_result~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_cmp_result~0_combout\ = (\cpu_0|R_compare_op\(0) & ((\cpu_0|R_compare_op\(1) & (!\cpu_0|Equal122~10_combout\)) # (!\cpu_0|R_compare_op\(1) & ((!\cpu_0|E_arith_result[32]~7_combout\))))) # (!\cpu_0|R_compare_op\(0) & ((\cpu_0|R_compare_op\(1) & 
-- ((\cpu_0|E_arith_result[32]~7_combout\))) # (!\cpu_0|R_compare_op\(1) & (\cpu_0|Equal122~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_compare_op\(0),
	datab => \cpu_0|R_compare_op\(1),
	datac => \cpu_0|Equal122~10_combout\,
	datad => \cpu_0|E_arith_result[32]~7_combout\,
	combout => \cpu_0|E_cmp_result~0_combout\);

-- Location: LCFF_X32_Y20_N9
\cpu_0|W_cmp_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_cmp_result~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_cmp_result~regout\);

-- Location: LCCOMB_X28_Y16_N0
\cpu_0|F_pc_sel_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_sel_nxt~0_combout\ = (\cpu_0|R_ctrl_uncond_cti_non_br~regout\) # ((\cpu_0|R_ctrl_br~regout\ & \cpu_0|W_cmp_result~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_uncond_cti_non_br~regout\,
	datac => \cpu_0|R_ctrl_br~regout\,
	datad => \cpu_0|W_cmp_result~regout\,
	combout => \cpu_0|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X28_Y18_N18
\cpu_0|F_pc_sel_nxt.10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_sel_nxt.10~0_combout\ = (\cpu_0|R_ctrl_exception~regout\) # ((\cpu_0|R_ctrl_break~regout\) # (!\cpu_0|F_pc_sel_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|R_ctrl_exception~regout\,
	datac => \cpu_0|R_ctrl_break~regout\,
	datad => \cpu_0|F_pc_sel_nxt~0_combout\,
	combout => \cpu_0|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X34_Y19_N8
\cpu_0|E_arith_result[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_arith_result[5]~0_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~10_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|Add1~10_combout\,
	datac => \cpu_0|E_alu_sub~regout\,
	datad => \cpu_0|Add2~10_combout\,
	combout => \cpu_0|E_arith_result[5]~0_combout\);

-- Location: LCCOMB_X27_Y17_N8
\cpu_0|F_pc_no_crst_nxt[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_no_crst_nxt[3]~3_combout\ = (\cpu_0|W_status_reg_pie_inst_nxt~2_combout\) # ((\cpu_0|F_pc_sel_nxt.10~0_combout\ & (\cpu_0|F_pc_plus_one[3]~6_combout\)) # (!\cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\cpu_0|E_arith_result[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	datab => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	datac => \cpu_0|F_pc_plus_one[3]~6_combout\,
	datad => \cpu_0|E_arith_result[5]~0_combout\,
	combout => \cpu_0|F_pc_no_crst_nxt[3]~3_combout\);

-- Location: LCFF_X27_Y17_N9
\cpu_0|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc_no_crst_nxt[3]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(3));

-- Location: LCCOMB_X25_Y13_N20
\cmd_xbar_mux|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(41) = (\cpu_0|W_alu_result\(5) & ((\cmd_xbar_mux|saved_grant\(1)) # ((\cmd_xbar_mux|saved_grant\(0) & \cpu_0|F_pc\(3))))) # (!\cpu_0|W_alu_result\(5) & (\cmd_xbar_mux|saved_grant\(0) & ((\cpu_0|F_pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(5),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|F_pc\(3),
	combout => \cmd_xbar_mux|src_data\(41));

-- Location: LCCOMB_X27_Y15_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6_combout\);

-- Location: LCFF_X27_Y15_N19
\cpu_0_jtag_debug_module_translator|av_readdata_pre[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X30_Y13_N22
\cpu_0|F_iw[26]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[26]~16_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(26) & \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datac => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|F_iw[26]~16_combout\);

-- Location: LCCOMB_X27_Y13_N0
\cpu_0|F_iw[26]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[26]~17_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[26]~16_combout\) # ((\sram_0|readdata\(10) & \rsp_xbar_mux|src_payload~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw[5]~1_combout\,
	datab => \sram_0|readdata\(10),
	datac => \rsp_xbar_mux|src_payload~2_combout\,
	datad => \cpu_0|F_iw[26]~16_combout\,
	combout => \cpu_0|F_iw[26]~17_combout\);

-- Location: LCFF_X27_Y13_N1
\cpu_0|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[26]~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(26));

-- Location: LCCOMB_X25_Y16_N8
\cpu_0|R_src2_lo[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[4]~2_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(10))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(10),
	datab => \cpu_0|R_src2_use_imm~regout\,
	datac => \cpu_0|R_src2_lo~0_combout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \cpu_0|R_src2_lo[4]~2_combout\);

-- Location: LCFF_X25_Y16_N9
\cpu_0|E_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[4]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(4));

-- Location: LCCOMB_X28_Y20_N10
\cpu_0|F_pc[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[2]~1_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~8_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~8_combout\,
	datab => \cpu_0|Add2~8_combout\,
	datad => \cpu_0|E_alu_sub~regout\,
	combout => \cpu_0|F_pc[2]~1_combout\);

-- Location: LCCOMB_X32_Y15_N26
\cpu_0|W_alu_result[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[4]~16_combout\ = (\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_logic_result[4]~15_combout\))) # (!\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|F_pc[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_logic~regout\,
	datab => \cpu_0|F_pc[2]~1_combout\,
	datad => \cpu_0|E_logic_result[4]~15_combout\,
	combout => \cpu_0|W_alu_result[4]~16_combout\);

-- Location: LCFF_X32_Y15_N27
\cpu_0|W_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[4]~16_combout\,
	sdata => \cpu_0|E_shift_rot_result\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(4));

-- Location: LCCOMB_X25_Y15_N0
\cmd_xbar_mux|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(40) = (\cpu_0|F_pc\(2) & ((\cmd_xbar_mux|saved_grant\(0)) # ((\cmd_xbar_mux|saved_grant\(1) & \cpu_0|W_alu_result\(4))))) # (!\cpu_0|F_pc\(2) & (((\cmd_xbar_mux|saved_grant\(1) & \cpu_0|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(2),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|W_alu_result\(4),
	combout => \cmd_xbar_mux|src_data\(40));

-- Location: LCCOMB_X24_Y21_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\)) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: LCCOMB_X23_Y20_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16_combout\ & ((!\auto_hub|irf_reg[1][0]~regout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(4),
	datad => \auto_hub|irf_reg[1][0]~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17_combout\);

-- Location: LCFF_X23_Y20_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X27_Y20_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(3),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: LCFF_X27_Y20_N3
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCFF_X24_Y21_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(3),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X27_Y15_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14_combout\);

-- Location: LCFF_X27_Y15_N7
\cpu_0_jtag_debug_module_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X34_Y16_N24
\rsp_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~7_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(16),
	combout => \rsp_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X30_Y16_N22
\cpu_0|F_iw[16]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[16]~29_combout\ = (\rsp_xbar_mux|src_payload~7_combout\) # (((\sram_0|readdata\(0) & \rsp_xbar_mux|src_payload~2_combout\)) # (!\cpu_0|D_iw[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(0),
	datab => \rsp_xbar_mux|src_payload~7_combout\,
	datac => \cpu_0|D_iw[5]~1_combout\,
	datad => \rsp_xbar_mux|src_payload~2_combout\,
	combout => \cpu_0|F_iw[16]~29_combout\);

-- Location: LCFF_X30_Y16_N23
\cpu_0|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[16]~29_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(16));

-- Location: LCCOMB_X29_Y20_N22
\cpu_0|D_ctrl_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_break~0_combout\ = (\cpu_0|D_ctrl_retaddr~0_combout\ & (!\cpu_0|D_iw\(12) & (\cpu_0|D_iw\(16) & \cpu_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_retaddr~0_combout\,
	datab => \cpu_0|D_iw\(12),
	datac => \cpu_0|D_iw\(16),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X29_Y19_N4
\cpu_0|D_ctrl_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_break~1_combout\ = (\cpu_0|D_ctrl_break~0_combout\ & !\cpu_0|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|D_ctrl_break~0_combout\,
	datad => \cpu_0|D_iw\(14),
	combout => \cpu_0|D_ctrl_break~1_combout\);

-- Location: LCFF_X29_Y19_N5
\cpu_0|R_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_break~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_break~regout\);

-- Location: LCCOMB_X28_Y18_N0
\cpu_0|W_status_reg_pie_inst_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_status_reg_pie_inst_nxt~2_combout\ = (\cpu_0|R_ctrl_break~regout\) # (\cpu_0|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|R_ctrl_break~regout\,
	datad => \cpu_0|R_ctrl_exception~regout\,
	combout => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X28_Y20_N14
\cpu_0|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_plus_one[0]~0_combout\ = \cpu_0|F_pc\(0) $ (VCC)
-- \cpu_0|F_pc_plus_one[0]~1\ = CARRY(\cpu_0|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|F_pc\(0),
	datad => VCC,
	combout => \cpu_0|F_pc_plus_one[0]~0_combout\,
	cout => \cpu_0|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X28_Y20_N4
\cpu_0|F_pc_no_crst_nxt[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc_no_crst_nxt[0]~2_combout\ = (!\cpu_0|W_status_reg_pie_inst_nxt~2_combout\ & ((\cpu_0|F_pc_sel_nxt~0_combout\ & (\cpu_0|E_arith_result[2]~4_combout\)) # (!\cpu_0|F_pc_sel_nxt~0_combout\ & ((\cpu_0|F_pc_plus_one[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_arith_result[2]~4_combout\,
	datab => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	datac => \cpu_0|F_pc_plus_one[0]~0_combout\,
	datad => \cpu_0|F_pc_sel_nxt~0_combout\,
	combout => \cpu_0|F_pc_no_crst_nxt[0]~2_combout\);

-- Location: LCFF_X28_Y20_N5
\cpu_0|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc_no_crst_nxt[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(0));

-- Location: LCFF_X28_Y20_N9
\cpu_0|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[1]~0_combout\,
	sdata => \cpu_0|F_pc_plus_one[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(1));

-- Location: LCCOMB_X25_Y15_N6
\cmd_xbar_mux|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(39) = (\cmd_xbar_mux|saved_grant\(1) & ((\cpu_0|W_alu_result\(3)) # ((\cmd_xbar_mux|saved_grant\(0) & \cpu_0|F_pc\(1))))) # (!\cmd_xbar_mux|saved_grant\(1) & (\cmd_xbar_mux|saved_grant\(0) & (\cpu_0|F_pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cpu_0|F_pc\(1),
	datad => \cpu_0|W_alu_result\(3),
	combout => \cmd_xbar_mux|src_data\(39));

-- Location: LCCOMB_X24_Y19_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(14))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(14),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19_combout\);

-- Location: LCFF_X24_Y19_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X24_Y20_N12
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(11) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(11),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27_combout\);

-- Location: LCFF_X24_Y20_N13
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X22_Y20_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(11)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(11),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(11),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72_combout\);

-- Location: LCCOMB_X22_Y20_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(13),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCFF_X22_Y20_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X25_Y20_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(10) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(10),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCFF_X25_Y20_N3
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X25_Y20_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(10))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(10),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76_combout\);

-- Location: LCCOMB_X22_Y20_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|irf_reg[1][0]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(12),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCFF_X22_Y20_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X22_Y20_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(11),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: LCFF_X22_Y20_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCFF_X25_Y20_N17
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(11),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X27_Y14_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27_combout\);

-- Location: LCFF_X27_Y14_N11
\cpu_0_jtag_debug_module_translator|av_readdata_pre[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X30_Y14_N26
\cpu_0|F_iw[28]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[28]~48_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(28) & \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|F_iw[28]~48_combout\);

-- Location: LCCOMB_X30_Y14_N8
\cpu_0|F_iw[28]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[28]~49_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[28]~48_combout\) # ((\rsp_xbar_mux|src_payload~2_combout\ & \sram_0|readdata\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~2_combout\,
	datab => \cpu_0|F_iw[28]~48_combout\,
	datac => \sram_0|readdata\(12),
	datad => \cpu_0|D_iw[5]~1_combout\,
	combout => \cpu_0|F_iw[28]~49_combout\);

-- Location: LCFF_X30_Y14_N9
\cpu_0|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[28]~49_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(28));

-- Location: LCCOMB_X27_Y18_N26
\cpu_0|R_src1[0]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src1[0]~29_combout\ = (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & (!\cpu_0|R_src1~27_combout\ & ((!\cpu_0|R_ctrl_jmp_direct~regout\) # (!\cpu_0|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_valid~regout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datac => \cpu_0|R_src1~27_combout\,
	datad => \cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \cpu_0|R_src1[0]~29_combout\);

-- Location: LCFF_X27_Y18_N27
\cpu_0|E_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src1[0]~29_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(0));

-- Location: LCCOMB_X32_Y20_N30
\cpu_0|E_arith_result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_arith_result[0]~6_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~0_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_sub~regout\,
	datac => \cpu_0|Add1~0_combout\,
	datad => \cpu_0|Add2~0_combout\,
	combout => \cpu_0|E_arith_result[0]~6_combout\);

-- Location: LCCOMB_X32_Y20_N18
\cpu_0|E_mem_byte_en[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_mem_byte_en[0]~6_combout\ = (\cpu_0|D_iw\(4)) # ((!\cpu_0|E_arith_result[1]~5_combout\ & ((\cpu_0|D_iw\(3)) # (!\cpu_0|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(3),
	datab => \cpu_0|E_arith_result[1]~5_combout\,
	datac => \cpu_0|D_iw\(4),
	datad => \cpu_0|E_arith_result[0]~6_combout\,
	combout => \cpu_0|E_mem_byte_en[0]~6_combout\);

-- Location: LCFF_X32_Y20_N19
\cpu_0|d_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_mem_byte_en[0]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_byteenable\(0));

-- Location: LCCOMB_X23_Y16_N22
\cmd_xbar_mux|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(32) = (\cmd_xbar_mux|saved_grant\(0)) # ((\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_byteenable\(0),
	combout => \cmd_xbar_mux|src_data\(32));

-- Location: LCCOMB_X27_Y15_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2_combout\);

-- Location: LCFF_X27_Y15_N11
\cpu_0_jtag_debug_module_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X27_Y13_N2
\cpu_0|F_iw[22]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[22]~8_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \cpu_0|F_iw[22]~8_combout\);

-- Location: LCCOMB_X27_Y13_N8
\cpu_0|F_iw[22]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[22]~9_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[22]~8_combout\) # ((\sram_0|readdata\(6) & \rsp_xbar_mux|src_payload~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw[5]~1_combout\,
	datab => \sram_0|readdata\(6),
	datac => \rsp_xbar_mux|src_payload~2_combout\,
	datad => \cpu_0|F_iw[22]~8_combout\,
	combout => \cpu_0|F_iw[22]~9_combout\);

-- Location: LCFF_X27_Y13_N9
\cpu_0|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[22]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(22));

-- Location: LCCOMB_X25_Y16_N0
\cpu_0|d_writedata[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|d_writedata[24]~0_combout\ = (\cpu_0|Equal133~0_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\cpu_0|Equal133~0_combout\ & 
-- ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|Equal133~0_combout\,
	datac => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \cpu_0|d_writedata[24]~0_combout\);

-- Location: LCFF_X25_Y16_N1
\cpu_0|d_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|d_writedata[24]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(8));

-- Location: LCCOMB_X25_Y16_N14
\cmd_xbar_mux|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_payload~19_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0|d_writedata\(8),
	combout => \cmd_xbar_mux|src_payload~19_combout\);

-- Location: LCCOMB_X27_Y14_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26_combout\);

-- Location: LCFF_X27_Y14_N17
\cpu_0_jtag_debug_module_translator|av_readdata_pre[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X30_Y13_N20
\cpu_0|F_iw[27]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[27]~46_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & (\cpu_0_jtag_debug_module_translator|av_readdata_pre\(27) & \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datac => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \cpu_0|F_iw[27]~46_combout\);

-- Location: LCCOMB_X30_Y16_N0
\cpu_0|F_iw[27]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[27]~47_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[27]~46_combout\) # ((\sram_0|readdata\(11) & \rsp_xbar_mux|src_payload~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(11),
	datab => \cpu_0|F_iw[27]~46_combout\,
	datac => \cpu_0|D_iw[5]~1_combout\,
	datad => \rsp_xbar_mux|src_payload~2_combout\,
	combout => \cpu_0|F_iw[27]~47_combout\);

-- Location: LCFF_X30_Y16_N1
\cpu_0|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[27]~47_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(27));

-- Location: LCCOMB_X31_Y17_N16
\cpu_0|E_src1[18]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[18]~2_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datad => \cpu_0|D_iw\(22),
	combout => \cpu_0|E_src1[18]~2_combout\);

-- Location: LCFF_X31_Y17_N17
\cpu_0|E_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[18]~2_combout\,
	sdata => \cpu_0|F_pc_plus_one[16]~32_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(18));

-- Location: LCCOMB_X29_Y19_N14
\cpu_0|F_pc[16]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[16]~13_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~36_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~36_combout\,
	datab => \cpu_0|E_alu_sub~regout\,
	datad => \cpu_0|Add2~36_combout\,
	combout => \cpu_0|F_pc[16]~13_combout\);

-- Location: LCFF_X29_Y19_N15
\cpu_0|F_pc[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[16]~13_combout\,
	sdata => \cpu_0|F_pc_plus_one[16]~32_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(16));

-- Location: LCFF_X29_Y19_N21
\cpu_0|F_pc[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[15]~12_combout\,
	sdata => \cpu_0|F_pc_plus_one[15]~30_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(15));

-- Location: LCCOMB_X23_Y13_N22
\addr_router|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~3_combout\ = (!\cpu_0|F_pc\(16) & !\cpu_0|F_pc\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|F_pc\(16),
	datad => \cpu_0|F_pc\(15),
	combout => \addr_router|Equal1~3_combout\);

-- Location: LCCOMB_X28_Y19_N28
\addr_router|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~0_combout\ = (\cpu_0|F_pc\(17) & (\cpu_0|F_pc\(18) & (\cpu_0|F_pc\(9) & !\cpu_0|F_pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(17),
	datab => \cpu_0|F_pc\(18),
	datac => \cpu_0|F_pc\(9),
	datad => \cpu_0|F_pc\(10),
	combout => \addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X23_Y12_N4
\cmd_xbar_mux_001|last_cycle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|last_cycle~0_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\width_adapter|count\(0) & ((\push_button_i_s1_translator|waitrequest_reset_override~regout\) # 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datad => \width_adapter|count\(0),
	combout => \cmd_xbar_mux_001|last_cycle~0_combout\);

-- Location: LCCOMB_X21_Y13_N16
\cmd_xbar_mux_001|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\cmd_xbar_mux_001|update_grant~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|update_grant~0_combout\,
	combout => \cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: LCFF_X21_Y13_N17
\cmd_xbar_mux_001|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|packet_in_progress~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|packet_in_progress~regout\);

-- Location: LCCOMB_X23_Y13_N26
\cmd_xbar_mux_001|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|update_grant~0_combout\ = (\cmd_xbar_mux_001|WideOr1~combout\ & (\cmd_xbar_mux_001|src_payload\(0) & ((\cmd_xbar_mux_001|last_cycle~0_combout\)))) # (!\cmd_xbar_mux_001|WideOr1~combout\ & 
-- (((!\cmd_xbar_mux_001|packet_in_progress~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_payload\(0),
	datab => \cmd_xbar_mux_001|packet_in_progress~regout\,
	datac => \cmd_xbar_mux_001|last_cycle~0_combout\,
	datad => \cmd_xbar_mux_001|WideOr1~combout\,
	combout => \cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X23_Y13_N30
\cmd_xbar_mux_001|arb|top_priority_reg[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ = (\cmd_xbar_mux_001|update_grant~0_combout\ & ((\cmd_xbar_demux|src1_valid~0_combout\) # ((\addr_router_001|src_channel[1]~3_combout\ & 
-- \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src1_valid~0_combout\,
	datab => \cmd_xbar_mux_001|update_grant~0_combout\,
	datac => \addr_router_001|src_channel[1]~3_combout\,
	datad => \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\);

-- Location: LCFF_X23_Y13_N21
\cmd_xbar_mux_001|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X23_Y13_N14
\cmd_xbar_demux_001|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|src1_valid~0_combout\ = (\addr_router_001|src_channel[1]~3_combout\ & \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \addr_router_001|src_channel[1]~3_combout\,
	datad => \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X23_Y13_N20
\cmd_xbar_mux_001|arb|grant[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|grant[0]~0_combout\ = (\cmd_xbar_demux|src1_valid~0_combout\ & (((\cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\cmd_xbar_demux_001|src1_valid~0_combout\)) # (!\cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src1_valid~0_combout\,
	datab => \cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \cmd_xbar_mux_001|arb|grant[0]~0_combout\);

-- Location: LCFF_X23_Y13_N25
\cmd_xbar_mux_001|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cmd_xbar_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X23_Y13_N28
\addr_router|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~2_combout\ = (\addr_router|Equal1~1_combout\ & (!\cpu_0|F_pc\(16) & (\addr_router|Equal1~0_combout\ & !\cpu_0|F_pc\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal1~1_combout\,
	datab => \cpu_0|F_pc\(16),
	datac => \addr_router|Equal1~0_combout\,
	datad => \cpu_0|F_pc\(15),
	combout => \addr_router|Equal1~2_combout\);

-- Location: LCCOMB_X23_Y13_N24
\cpu_0_instruction_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_instruction_master_translator|read_accepted~0_combout\ = (\cmd_xbar_mux_001|last_cycle~0_combout\ & (\cmd_xbar_mux_001|saved_grant\(0) & !\addr_router|Equal1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|last_cycle~0_combout\,
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \addr_router|Equal1~2_combout\,
	combout => \cpu_0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X24_Y13_N24
\cpu_0|i_read_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|i_read_nxt~0_combout\ = (!\cpu_0|W_valid~regout\ & ((\rsp_xbar_demux|src0_valid~combout\) # ((\rsp_xbar_demux_001|src0_valid~0_combout\) # (\cpu_0|i_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src0_valid~combout\,
	datab => \rsp_xbar_demux_001|src0_valid~0_combout\,
	datac => \cpu_0|i_read~regout\,
	datad => \cpu_0|W_valid~regout\,
	combout => \cpu_0|i_read_nxt~0_combout\);

-- Location: LCFF_X24_Y13_N25
\cpu_0|i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|i_read_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|i_read~regout\);

-- Location: LCCOMB_X24_Y13_N14
\cpu_0_instruction_master_translator|read_accepted~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_instruction_master_translator|read_accepted~2_combout\ = (!\cpu_0|i_read~regout\ & ((\cpu_0_instruction_master_translator|read_accepted~0_combout\) # ((\cpu_0_instruction_master_translator|read_accepted~1_combout\ & 
-- !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_instruction_master_translator|read_accepted~1_combout\,
	datab => \cpu_0_instruction_master_translator|read_accepted~0_combout\,
	datac => \cpu_0|i_read~regout\,
	datad => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \cpu_0_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X24_Y13_N18
\cpu_0_instruction_master_translator|read_accepted~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_instruction_master_translator|read_accepted~3_combout\ = (!\rsp_xbar_demux|src0_valid~combout\ & (!\rsp_xbar_demux_001|src0_valid~0_combout\ & ((\cpu_0_instruction_master_translator|read_accepted~2_combout\) # 
-- (\cpu_0_instruction_master_translator|read_accepted~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src0_valid~combout\,
	datab => \cpu_0_instruction_master_translator|read_accepted~2_combout\,
	datac => \cpu_0_instruction_master_translator|read_accepted~regout\,
	datad => \rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \cpu_0_instruction_master_translator|read_accepted~3_combout\);

-- Location: LCFF_X24_Y13_N19
\cpu_0_instruction_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_instruction_master_translator|read_accepted~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_instruction_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X23_Y13_N2
\cmd_xbar_demux|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|src0_valid~0_combout\ = (!\cpu_0_instruction_master_translator|read_accepted~regout\ & !\cpu_0|i_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_instruction_master_translator|read_accepted~regout\,
	datad => \cpu_0|i_read~regout\,
	combout => \cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X23_Y13_N8
\cmd_xbar_demux|src0_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|src0_valid~1_combout\ = (\addr_router|Equal1~1_combout\ & (\addr_router|Equal1~3_combout\ & (\addr_router|Equal1~0_combout\ & \cmd_xbar_demux|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal1~1_combout\,
	datab => \addr_router|Equal1~3_combout\,
	datac => \addr_router|Equal1~0_combout\,
	datad => \cmd_xbar_demux|src0_valid~0_combout\,
	combout => \cmd_xbar_demux|src0_valid~1_combout\);

-- Location: LCCOMB_X23_Y16_N14
\cmd_xbar_mux|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|WideOr1~combout\ = (\cmd_xbar_mux|saved_grant\(1) & ((\cmd_xbar_demux_001|src0_valid~0_combout\) # ((\cmd_xbar_demux|src0_valid~1_combout\ & \cmd_xbar_mux|saved_grant\(0))))) # (!\cmd_xbar_mux|saved_grant\(1) & 
-- (((\cmd_xbar_demux|src0_valid~1_combout\ & \cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datab => \cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \cmd_xbar_demux|src0_valid~1_combout\,
	datad => \cmd_xbar_mux|saved_grant\(0),
	combout => \cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X23_Y16_N0
\cmd_xbar_mux|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|update_grant~1_combout\ = (\cmd_xbar_mux|WideOr1~combout\ & (((\cmd_xbar_mux|update_grant~0_combout\ & \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)))) # (!\cmd_xbar_mux|WideOr1~combout\ & 
-- (!\cmd_xbar_mux|packet_in_progress~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|packet_in_progress~regout\,
	datab => \cmd_xbar_mux|update_grant~0_combout\,
	datac => \cmd_xbar_mux|WideOr1~combout\,
	datad => \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCFF_X23_Y16_N5
\cmd_xbar_mux|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux|arb|grant[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X23_Y16_N26
\cpu_0_jtag_debug_module_translator|av_begintransfer~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|av_begintransfer~1_combout\ = (\cmd_xbar_mux|saved_grant\(1) & \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \cpu_0_jtag_debug_module_translator|av_begintransfer~1_combout\);

-- Location: LCCOMB_X24_Y16_N2
\cpu_0_jtag_debug_module_translator|av_begintransfer~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cmd_xbar_mux|WideOr1~combout\ & 
-- ((\cpu_0_jtag_debug_module_translator|av_begintransfer~1_combout\) # (\cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \cpu_0_jtag_debug_module_translator|av_begintransfer~1_combout\,
	datac => \cmd_xbar_mux|WideOr1~combout\,
	datad => \cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout\,
	combout => \cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout\);

-- Location: LCCOMB_X24_Y13_N30
\cpu_0_jtag_debug_module_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|end_begintransfer~0_combout\ = (!\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ & ((\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout\) # 
-- (\cpu_0_jtag_debug_module_translator|end_begintransfer~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout\,
	datac => \cpu_0_jtag_debug_module_translator|end_begintransfer~regout\,
	datad => \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \cpu_0_jtag_debug_module_translator|end_begintransfer~0_combout\);

-- Location: LCFF_X24_Y13_N31
\cpu_0_jtag_debug_module_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator|end_begintransfer~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X24_Y18_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout\ = (!\cpu_0_jtag_debug_module_translator|end_begintransfer~regout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout\ & \cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator|end_begintransfer~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout\,
	datad => \cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout\);

-- Location: LCCOMB_X24_Y18_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout\) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(35) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0_combout\);

-- Location: LCFF_X24_Y18_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout\);

-- Location: LCCOMB_X27_Y14_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21),
	datac => \cmd_xbar_mux|src_data\(46),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21_combout\);

-- Location: LCFF_X27_Y14_N3
\cpu_0_jtag_debug_module_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X28_Y13_N20
\rsp_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~9_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & 
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \rsp_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X30_Y16_N26
\cpu_0|F_iw[21]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[21]~41_combout\ = ((\rsp_xbar_mux|src_payload~9_combout\) # ((\sram_0|readdata\(5) & \rsp_xbar_mux|src_payload~2_combout\))) # (!\cpu_0|D_iw[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0|readdata\(5),
	datab => \cpu_0|D_iw[5]~1_combout\,
	datac => \rsp_xbar_mux|src_payload~9_combout\,
	datad => \rsp_xbar_mux|src_payload~2_combout\,
	combout => \cpu_0|F_iw[21]~41_combout\);

-- Location: LCFF_X30_Y16_N27
\cpu_0|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[21]~41_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(21));

-- Location: LCCOMB_X27_Y17_N14
\cpu_0|D_dst_regnum[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_dst_regnum[4]~7_combout\ = (\cpu_0|D_dst_regnum[1]~3_combout\) # ((\cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\cpu_0|D_iw\(26)))) # (!\cpu_0|D_ctrl_b_is_dst~1_combout\ & (\cpu_0|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_dst_regnum[1]~3_combout\,
	datab => \cpu_0|D_iw\(21),
	datac => \cpu_0|D_iw\(26),
	datad => \cpu_0|D_ctrl_b_is_dst~1_combout\,
	combout => \cpu_0|D_dst_regnum[4]~7_combout\);

-- Location: LCFF_X27_Y17_N15
\cpu_0|R_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_dst_regnum[4]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_dst_regnum\(4));

-- Location: LCCOMB_X30_Y20_N2
\cpu_0|E_src1[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[12]~8_combout\ = (\cpu_0|R_src1~26_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\cpu_0|R_src1~26_combout\ & (\cpu_0|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(16),
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datad => \cpu_0|R_src1~26_combout\,
	combout => \cpu_0|E_src1[12]~8_combout\);

-- Location: LCFF_X30_Y20_N3
\cpu_0|E_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[12]~8_combout\,
	sdata => \cpu_0|F_pc_plus_one[10]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(12));

-- Location: LCFF_X33_Y17_N31
\cpu_0|E_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[12]~9_combout\,
	sdata => \cpu_0|E_src1\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(12));

-- Location: LCCOMB_X33_Y17_N0
\cpu_0|E_shift_rot_result_nxt[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[11]~10_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(12)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(10),
	datab => \cpu_0|E_shift_rot_result\(12),
	datad => \cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \cpu_0|E_shift_rot_result_nxt[11]~10_combout\);

-- Location: LCFF_X33_Y17_N1
\cpu_0|E_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[11]~10_combout\,
	sdata => \cpu_0|E_src1\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(11));

-- Location: LCCOMB_X33_Y17_N2
\cpu_0|E_shift_rot_result_nxt[10]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[10]~11_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(11)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(9),
	datab => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \cpu_0|E_shift_rot_result\(11),
	combout => \cpu_0|E_shift_rot_result_nxt[10]~11_combout\);

-- Location: LCFF_X33_Y17_N3
\cpu_0|E_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[10]~11_combout\,
	sdata => \cpu_0|E_src1\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(10));

-- Location: LCFF_X32_Y17_N25
\cpu_0|W_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[10]~10_combout\,
	sdata => \cpu_0|E_shift_rot_result\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(10));

-- Location: LCCOMB_X32_Y17_N8
\addr_router_001|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal2~0_combout\ = (\cpu_0|W_alu_result\(12) & (!\cpu_0|W_alu_result\(10) & (!\cpu_0|W_alu_result\(11) & !\cpu_0|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(12),
	datab => \cpu_0|W_alu_result\(10),
	datac => \cpu_0|W_alu_result\(11),
	datad => \cpu_0|W_alu_result\(9),
	combout => \addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X32_Y17_N18
\addr_router_001|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal2~1_combout\ = (!\cpu_0|W_alu_result\(7) & !\cpu_0|W_alu_result\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(7),
	datac => \cpu_0|W_alu_result\(8),
	combout => \addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X32_Y17_N28
\addr_router_001|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal2~2_combout\ = (\addr_router_001|Equal1~0_combout\ & (\addr_router_001|Equal2~0_combout\ & (\addr_router_001|Equal1~1_combout\ & \addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router_001|Equal1~0_combout\,
	datab => \addr_router_001|Equal2~0_combout\,
	datac => \addr_router_001|Equal1~1_combout\,
	datad => \addr_router_001|Equal2~1_combout\,
	combout => \addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X31_Y17_N2
\cpu_0|E_logic_result[18]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[18]~3_combout\ = (\cpu_0|E_src1\(18) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src2\(18) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src1\(18) & ((\cpu_0|E_src2\(18) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src2\(18) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(18),
	datab => \cpu_0|E_src2\(18),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[18]~3_combout\);

-- Location: LCCOMB_X32_Y16_N20
\cpu_0|W_alu_result[18]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[18]~2_combout\ = (\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_logic_result[18]~3_combout\))) # (!\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|F_pc[16]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc[16]~13_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|E_logic_result[18]~3_combout\,
	combout => \cpu_0|W_alu_result[18]~2_combout\);

-- Location: LCFF_X32_Y16_N21
\cpu_0|W_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[18]~2_combout\,
	sdata => \cpu_0|E_shift_rot_result\(18),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(18));

-- Location: LCCOMB_X32_Y16_N30
\addr_router_001|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal1~0_combout\ = (!\cpu_0|W_alu_result\(17) & (\cpu_0|W_alu_result\(20) & (!\cpu_0|W_alu_result\(18) & !\cpu_0|W_alu_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(17),
	datab => \cpu_0|W_alu_result\(20),
	datac => \cpu_0|W_alu_result\(18),
	datad => \cpu_0|W_alu_result\(19),
	combout => \addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y16_N26
\addr_router_001|src_channel[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|src_channel[1]~2_combout\ = (!\addr_router_001|Equal1~0_combout\) # (!\addr_router_001|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \addr_router_001|Equal1~1_combout\,
	datad => \addr_router_001|Equal1~0_combout\,
	combout => \addr_router_001|src_channel[1]~2_combout\);

-- Location: LCCOMB_X24_Y13_N12
\addr_router_001|src_channel[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|src_channel[1]~3_combout\ = (\addr_router_001|src_channel[1]~4_combout\ & (((\addr_router_001|src_channel[1]~2_combout\) # (\addr_router_001|Equal1~2_combout\)))) # (!\addr_router_001|src_channel[1]~4_combout\ & 
-- (!\addr_router_001|Equal2~2_combout\ & ((\addr_router_001|src_channel[1]~2_combout\) # (\addr_router_001|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router_001|src_channel[1]~4_combout\,
	datab => \addr_router_001|Equal2~2_combout\,
	datac => \addr_router_001|src_channel[1]~2_combout\,
	datad => \addr_router_001|Equal1~2_combout\,
	combout => \addr_router_001|src_channel[1]~3_combout\);

-- Location: LCCOMB_X23_Y13_N16
\cmd_xbar_mux_001|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|WideOr1~combout\ = (\cmd_xbar_mux_001|src_valid~0_combout\) # ((\cmd_xbar_mux_001|saved_grant\(1) & (\addr_router_001|src_channel[1]~3_combout\ & \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_valid~0_combout\,
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \addr_router_001|src_channel[1]~3_combout\,
	datad => \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X23_Y13_N4
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\cmd_xbar_demux|src0_valid~0_combout\ & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & 
-- \cpu_0_data_master_translator|uav_read~0_combout\)))) # (!\cmd_xbar_demux|src0_valid~0_combout\ & (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src0_valid~0_combout\,
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu_0_data_master_translator|uav_read~0_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X23_Y12_N28
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\cmd_xbar_mux_001|WideOr1~combout\ & \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|WideOr1~combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X23_Y12_N10
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74]~regout\)))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ & ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74]~regout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: LCCOMB_X21_Y12_N24
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~feeder_combout\ = \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~feeder_combout\);

-- Location: LCFF_X21_Y12_N25
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\);

-- Location: LCCOMB_X22_Y12_N2
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\)))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ & ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X22_Y12_N3
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\);

-- Location: LCCOMB_X21_Y12_N22
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ = ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\sram_0|readdatavalid~regout\) # 
-- (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \sram_0|readdatavalid~regout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\);

-- Location: LCFF_X21_Y12_N27
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~regout\);

-- Location: LCCOMB_X22_Y12_N10
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~regout\) # 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\);

-- Location: LCFF_X22_Y12_N11
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout\);

-- Location: LCFF_X23_Y12_N7
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\);

-- Location: LCCOMB_X23_Y12_N6
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\)))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\width_adapter|address_reg\(1) & 
-- ((\width_adapter|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|address_reg\(1),
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\,
	datad => \width_adapter|use_reg~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\);

-- Location: LCCOMB_X21_Y12_N28
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~feeder_combout\ = \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~feeder_combout\);

-- Location: LCFF_X21_Y12_N29
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\);

-- Location: LCCOMB_X23_Y12_N24
\width_adapter|address_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|address_reg~0_combout\ = \width_adapter|address_reg\(1) $ (((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\push_button_i_s1_translator|waitrequest_reset_override~regout\) # 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datab => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datac => \width_adapter|address_reg\(1),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	combout => \width_adapter|address_reg~0_combout\);

-- Location: LCFF_X23_Y12_N25
\width_adapter|address_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|address_reg~0_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \width_adapter|ALT_INV_use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(1));

-- Location: LCCOMB_X22_Y12_N22
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\)) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((\width_adapter|use_reg~regout\ & 
-- \width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\,
	datac => \width_adapter|use_reg~regout\,
	datad => \width_adapter|address_reg\(1),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: LCFF_X22_Y12_N23
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\);

-- Location: LCCOMB_X22_Y12_N24
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\);

-- Location: LCCOMB_X21_Y12_N18
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ = \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout\ $ 
-- (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ $ (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\,
	cin => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\);

-- Location: LCCOMB_X22_Y12_N6
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~regout\)) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((\cmd_xbar_mux_001|saved_grant\(0)) # 
-- (\cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~regout\,
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\);

-- Location: LCFF_X22_Y12_N7
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout\);

-- Location: LCCOMB_X22_Y12_N26
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1) = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ & 
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1));

-- Location: LCFF_X22_Y12_N27
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCCOMB_X22_Y12_N8
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout\ & 
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\);

-- Location: LCFF_X22_Y12_N9
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LCCOMB_X22_Y12_N12
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)) # ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCCOMB_X29_Y13_N26
\rsp_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~0_combout\ = (\rsp_xbar_demux_001|src0_valid~0_combout\ & ((\width_adapter_001|data_reg\(4)) # ((\sram_0|readdata\(4) & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~0_combout\,
	datab => \width_adapter_001|data_reg\(4),
	datac => \sram_0|readdata\(4),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X29_Y12_N22
\cpu_0|F_iw[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[4]~6_combout\ = (\rsp_xbar_mux|src_payload~0_combout\) # (((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(4) & \rsp_xbar_demux|src0_valid~combout\)) # (!\cpu_0|D_iw[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datab => \rsp_xbar_mux|src_payload~0_combout\,
	datac => \rsp_xbar_demux|src0_valid~combout\,
	datad => \cpu_0|D_iw[5]~1_combout\,
	combout => \cpu_0|F_iw[4]~6_combout\);

-- Location: LCFF_X29_Y12_N23
\cpu_0|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[4]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(4));

-- Location: LCCOMB_X28_Y17_N14
\cpu_0|D_ctrl_b_is_dst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_b_is_dst~0_combout\ = (\cpu_0|D_iw\(1)) # ((\cpu_0|D_iw\(5) & (!\cpu_0|D_iw\(4) & !\cpu_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(5),
	datab => \cpu_0|D_iw\(4),
	datac => \cpu_0|D_iw\(1),
	datad => \cpu_0|D_iw\(3),
	combout => \cpu_0|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X28_Y17_N0
\cpu_0|D_ctrl_b_is_dst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_b_is_dst~1_combout\ = (\cpu_0|D_iw\(0) & (((\cpu_0|D_iw\(1)) # (!\cpu_0|D_iw\(2))))) # (!\cpu_0|D_iw\(0) & ((\cpu_0|D_iw\(2) & (!\cpu_0|D_ctrl_b_is_dst~0_combout\)) # (!\cpu_0|D_iw\(2) & ((!\cpu_0|D_iw\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(0),
	datab => \cpu_0|D_ctrl_b_is_dst~0_combout\,
	datac => \cpu_0|D_iw\(1),
	datad => \cpu_0|D_iw\(2),
	combout => \cpu_0|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X28_Y17_N4
\cpu_0|R_src2_use_imm~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_use_imm~1_combout\ = (\cpu_0|R_src2_use_imm~0_combout\) # ((\cpu_0|D_ctrl_b_is_dst~1_combout\) # ((\cpu_0|D_iw\(2) & !\cpu_0|D_wr_dst_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(2),
	datab => \cpu_0|D_wr_dst_reg~4_combout\,
	datac => \cpu_0|R_src2_use_imm~0_combout\,
	datad => \cpu_0|D_ctrl_b_is_dst~1_combout\,
	combout => \cpu_0|R_src2_use_imm~1_combout\);

-- Location: LCFF_X28_Y17_N5
\cpu_0|R_src2_use_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_use_imm~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_src2_use_imm~regout\);

-- Location: LCCOMB_X29_Y17_N6
\cpu_0|R_src2_lo[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[10]~12_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(16)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \cpu_0|R_src2_use_imm~regout\,
	datac => \cpu_0|D_iw\(16),
	datad => \cpu_0|R_src2_lo~0_combout\,
	combout => \cpu_0|R_src2_lo[10]~12_combout\);

-- Location: LCFF_X29_Y17_N7
\cpu_0|E_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[10]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(10));

-- Location: LCCOMB_X28_Y20_N2
\cpu_0|F_pc[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[8]~6_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~20_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~20_combout\,
	datab => \cpu_0|Add2~20_combout\,
	datad => \cpu_0|E_alu_sub~regout\,
	combout => \cpu_0|F_pc[8]~6_combout\);

-- Location: LCFF_X28_Y20_N3
\cpu_0|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[8]~6_combout\,
	sdata => \cpu_0|F_pc_plus_one[8]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(8));

-- Location: LCCOMB_X24_Y14_N2
\cmd_xbar_mux|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(46) = (\cpu_0|W_alu_result\(10) & (!\cmd_xbar_mux|saved_grant\(1) & ((!\cmd_xbar_mux|saved_grant\(0)) # (!\cpu_0|F_pc\(8))))) # (!\cpu_0|W_alu_result\(10) & (((!\cmd_xbar_mux|saved_grant\(0))) # (!\cpu_0|F_pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(10),
	datab => \cpu_0|F_pc\(8),
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cmd_xbar_mux|saved_grant\(0),
	combout => \cmd_xbar_mux|src_data\(46));

-- Location: LCCOMB_X27_Y15_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5_combout\);

-- Location: LCFF_X27_Y15_N25
\cpu_0_jtag_debug_module_translator|av_readdata_pre[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X33_Y13_N20
\cpu_0|F_iw[25]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[25]~14_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \cpu_0|F_iw[25]~14_combout\);

-- Location: LCCOMB_X27_Y13_N6
\cpu_0|F_iw[25]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[25]~15_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[25]~14_combout\) # ((\sram_0|readdata\(9) & \rsp_xbar_mux|src_payload~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw[5]~1_combout\,
	datab => \sram_0|readdata\(9),
	datac => \rsp_xbar_mux|src_payload~2_combout\,
	datad => \cpu_0|F_iw[25]~14_combout\,
	combout => \cpu_0|F_iw[25]~15_combout\);

-- Location: LCFF_X27_Y13_N7
\cpu_0|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[25]~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(25));

-- Location: LCCOMB_X27_Y17_N28
\cpu_0|D_dst_regnum[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_dst_regnum[3]~5_combout\ = (\cpu_0|D_dst_regnum[1]~3_combout\) # ((\cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\cpu_0|D_iw\(25)))) # (!\cpu_0|D_ctrl_b_is_dst~1_combout\ & (\cpu_0|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_dst_regnum[1]~3_combout\,
	datab => \cpu_0|D_iw\(20),
	datac => \cpu_0|D_iw\(25),
	datad => \cpu_0|D_ctrl_b_is_dst~1_combout\,
	combout => \cpu_0|D_dst_regnum[3]~5_combout\);

-- Location: LCFF_X27_Y17_N29
\cpu_0|R_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_dst_regnum[3]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_dst_regnum\(3));

-- Location: LCCOMB_X29_Y16_N26
\cpu_0|E_src1[9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[9]~11_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \cpu_0|D_iw\(13),
	combout => \cpu_0|E_src1[9]~11_combout\);

-- Location: LCFF_X29_Y16_N27
\cpu_0|E_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[9]~11_combout\,
	sdata => \cpu_0|F_pc_plus_one[7]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(9));

-- Location: LCCOMB_X28_Y20_N0
\cpu_0|F_pc[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[7]~5_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~18_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_sub~regout\,
	datab => \cpu_0|Add1~18_combout\,
	datad => \cpu_0|Add2~18_combout\,
	combout => \cpu_0|F_pc[7]~5_combout\);

-- Location: LCFF_X28_Y20_N1
\cpu_0|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[7]~5_combout\,
	sdata => \cpu_0|F_pc_plus_one[7]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(7));

-- Location: LCCOMB_X24_Y14_N22
\cmd_xbar_mux|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(45) = (\cpu_0|W_alu_result\(9) & ((\cmd_xbar_mux|saved_grant\(1)) # ((\cpu_0|F_pc\(7) & \cmd_xbar_mux|saved_grant\(0))))) # (!\cpu_0|W_alu_result\(9) & (\cpu_0|F_pc\(7) & ((\cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(9),
	datab => \cpu_0|F_pc\(7),
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cmd_xbar_mux|saved_grant\(0),
	combout => \cmd_xbar_mux|src_data\(45));

-- Location: LCCOMB_X25_Y18_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout\ = (!\cmd_xbar_mux|src_data\(44) & (!\cmd_xbar_mux|src_data\(45) & (!\cmd_xbar_mux|src_data\(43) & !\cmd_xbar_mux|src_data\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|src_data\(44),
	datab => \cmd_xbar_mux|src_data\(45),
	datac => \cmd_xbar_mux|src_data\(43),
	datad => \cmd_xbar_mux|src_data\(46),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y18_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout\ = (!\cmd_xbar_mux|src_data\(40) & !\cmd_xbar_mux|src_data\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux|src_data\(40),
	datad => \cmd_xbar_mux|src_data\(39),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y18_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\ = (!\cmd_xbar_mux|src_data\(41) & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout\ & !\cmd_xbar_mux|src_data\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|src_data\(41),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	datad => \cmd_xbar_mux|src_data\(42),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y16_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\ & \cmd_xbar_mux|src_data\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	datad => \cmd_xbar_mux|src_data\(38),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X20_Y16_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout\ = (!\cpu_0_jtag_debug_module_translator|wait_latency_counter\(0) & (!\cpu_0_jtag_debug_module_translator|wait_latency_counter\(1) & \cpu_0|hbreak_enabled~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|wait_latency_counter\(0),
	datab => \cpu_0_jtag_debug_module_translator|wait_latency_counter\(1),
	datac => \cpu_0|hbreak_enabled~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout\);

-- Location: LCCOMB_X24_Y16_N6
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\cmd_xbar_mux|WideOr1~combout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout\ & \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|WideOr1~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout\,
	datad => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: LCFF_X24_Y16_N25
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X25_Y18_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\ & (\cmd_xbar_mux|src_data\(38) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	datac => \cmd_xbar_mux|src_data\(38),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1_combout\);

-- Location: LCCOMB_X25_Y18_N0
\cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout\)) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\,
	combout => \cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\);

-- Location: LCFF_X25_Y18_N1
\cpu_0_jtag_debug_module_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCFF_X29_Y11_N3
\sram_0|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[0]~0\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(0));

-- Location: LCCOMB_X29_Y11_N22
\cpu_0|F_iw[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[0]~20_combout\ = (\rsp_xbar_demux_001|src0_valid~0_combout\ & ((\width_adapter_001|data_reg\(0)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \sram_0|readdata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_001|data_reg\(0),
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \rsp_xbar_demux_001|src0_valid~0_combout\,
	datad => \sram_0|readdata\(0),
	combout => \cpu_0|F_iw[0]~20_combout\);

-- Location: LCCOMB_X25_Y18_N16
\cpu_0|F_iw[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[0]~21_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[0]~20_combout\) # ((\rsp_xbar_demux|src0_valid~combout\ & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src0_valid~combout\,
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datac => \cpu_0|D_iw[5]~1_combout\,
	datad => \cpu_0|F_iw[0]~20_combout\,
	combout => \cpu_0|F_iw[0]~21_combout\);

-- Location: LCFF_X25_Y18_N17
\cpu_0|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[0]~21_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(0));

-- Location: LCCOMB_X28_Y17_N26
\cpu_0|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~2_combout\ = (!\cpu_0|D_iw\(1) & (\cpu_0|D_iw\(3) & (!\cpu_0|D_iw\(0) & !\cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(1),
	datab => \cpu_0|D_iw\(3),
	datac => \cpu_0|D_iw\(0),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|Equal2~2_combout\);

-- Location: LCCOMB_X30_Y21_N4
\cpu_0|D_ctrl_alu_force_xor~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_alu_force_xor~7_combout\ = (\cpu_0|Equal2~2_combout\) # ((\cpu_0|D_iw\(5) & (\cpu_0|Equal2~3_combout\)) # (!\cpu_0|D_iw\(5) & ((\cpu_0|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal2~3_combout\,
	datab => \cpu_0|Equal2~2_combout\,
	datac => \cpu_0|D_iw\(5),
	datad => \cpu_0|Equal2~4_combout\,
	combout => \cpu_0|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X29_Y20_N12
\cpu_0|D_ctrl_alu_force_xor~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_alu_force_xor~5_combout\ = (\cpu_0|D_iw\(5) & ((\cpu_0|D_iw\(16) & ((!\cpu_0|D_iw\(15)))) # (!\cpu_0|D_iw\(16) & (\cpu_0|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(5),
	datab => \cpu_0|D_iw\(14),
	datac => \cpu_0|D_iw\(16),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X30_Y21_N28
\cpu_0|D_ctrl_alu_force_xor~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_alu_force_xor~6_combout\ = (\cpu_0|Equal2~0_combout\ & ((\cpu_0|D_iw\(2)) # ((\cpu_0|Equal101~0_combout\ & \cpu_0|D_ctrl_alu_force_xor~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal101~0_combout\,
	datab => \cpu_0|D_iw\(2),
	datac => \cpu_0|D_ctrl_alu_force_xor~5_combout\,
	datad => \cpu_0|Equal2~0_combout\,
	combout => \cpu_0|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X30_Y21_N22
\cpu_0|D_ctrl_alu_force_xor~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_alu_force_xor~8_combout\ = (\cpu_0|D_ctrl_alu_force_xor~9_combout\) # ((\cpu_0|D_ctrl_alu_force_xor~6_combout\) # ((!\cpu_0|D_iw\(2) & \cpu_0|D_ctrl_alu_force_xor~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_alu_force_xor~9_combout\,
	datab => \cpu_0|D_iw\(2),
	datac => \cpu_0|D_ctrl_alu_force_xor~7_combout\,
	datad => \cpu_0|D_ctrl_alu_force_xor~6_combout\,
	combout => \cpu_0|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X31_Y20_N0
\cpu_0|D_logic_op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_logic_op[0]~1_combout\ = (\cpu_0|D_ctrl_alu_force_xor~8_combout\) # ((\cpu_0|Equal2~5_combout\ & ((\cpu_0|D_iw\(14)))) # (!\cpu_0|Equal2~5_combout\ & (\cpu_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(3),
	datab => \cpu_0|D_ctrl_alu_force_xor~8_combout\,
	datac => \cpu_0|D_iw\(14),
	datad => \cpu_0|Equal2~5_combout\,
	combout => \cpu_0|D_logic_op[0]~1_combout\);

-- Location: LCFF_X31_Y20_N1
\cpu_0|R_logic_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_logic_op[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_logic_op\(0));

-- Location: LCCOMB_X25_Y16_N2
\cpu_0|R_src2_lo[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[2]~4_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|D_iw\(8))) # (!\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(8),
	datab => \cpu_0|R_src2_lo~0_combout\,
	datac => \cpu_0|R_src2_use_imm~regout\,
	datad => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \cpu_0|R_src2_lo[2]~4_combout\);

-- Location: LCFF_X25_Y16_N3
\cpu_0|E_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(2));

-- Location: LCCOMB_X30_Y20_N4
\cpu_0|E_logic_result[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[2]~18_combout\ = (\cpu_0|E_src1\(2) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src2\(2)))))) # (!\cpu_0|E_src1\(2) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src2\(2)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(1),
	datab => \cpu_0|E_src1\(2),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|E_src2\(2),
	combout => \cpu_0|E_logic_result[2]~18_combout\);

-- Location: LCCOMB_X30_Y20_N6
\cpu_0|E_arith_result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_arith_result[2]~4_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~4_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_sub~regout\,
	datac => \cpu_0|Add1~4_combout\,
	datad => \cpu_0|Add2~4_combout\,
	combout => \cpu_0|E_arith_result[2]~4_combout\);

-- Location: LCCOMB_X33_Y19_N16
\cpu_0|W_alu_result[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[2]~18_combout\ = (\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_logic_result[2]~18_combout\)) # (!\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_arith_result[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_logic~regout\,
	datab => \cpu_0|E_logic_result[2]~18_combout\,
	datad => \cpu_0|E_arith_result[2]~4_combout\,
	combout => \cpu_0|W_alu_result[2]~18_combout\);

-- Location: LCFF_X33_Y19_N17
\cpu_0|W_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[2]~18_combout\,
	sdata => \cpu_0|E_shift_rot_result\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(2));

-- Location: LCCOMB_X23_Y16_N28
\cmd_xbar_mux|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|src_data\(38) = (\cmd_xbar_mux|saved_grant\(1) & ((\cpu_0|W_alu_result\(2)) # ((\cmd_xbar_mux|saved_grant\(0) & \cpu_0|F_pc\(0))))) # (!\cmd_xbar_mux|saved_grant\(1) & (\cmd_xbar_mux|saved_grant\(0) & ((\cpu_0|F_pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cpu_0|W_alu_result\(2),
	datad => \cpu_0|F_pc\(0),
	combout => \cmd_xbar_mux|src_data\(38));

-- Location: LCCOMB_X25_Y18_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\ & !\cmd_xbar_mux|src_data\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	datac => \cmd_xbar_mux|src_data\(38),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\);

-- Location: LCCOMB_X24_Y19_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(25) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(34) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X25_Y18_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1_combout\ = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout\) # ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout\ & \cpu_0|d_writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	datad => \cpu_0|d_writedata\(0),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1_combout\);

-- Location: LCFF_X25_Y18_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout\);

-- Location: LCCOMB_X25_Y18_N12
\cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout\))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	combout => \cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout\);

-- Location: LCFF_X25_Y18_N13
\cpu_0_jtag_debug_module_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X27_Y12_N8
\rsp_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~3_combout\ = (\rsp_xbar_demux_001|src0_valid~0_combout\ & ((\width_adapter_001|data_reg\(1)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \sram_0|readdata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \width_adapter_001|data_reg\(1),
	datac => \sram_0|readdata\(1),
	datad => \rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \rsp_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X25_Y17_N12
\cpu_0|F_iw[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[1]~22_combout\ = ((\rsp_xbar_mux|src_payload~3_combout\) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(1) & \rsp_xbar_demux|src0_valid~combout\))) # (!\cpu_0|D_iw[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw[5]~1_combout\,
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datac => \rsp_xbar_mux|src_payload~3_combout\,
	datad => \rsp_xbar_demux|src0_valid~combout\,
	combout => \cpu_0|F_iw[1]~22_combout\);

-- Location: LCFF_X25_Y17_N13
\cpu_0|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[1]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(1));

-- Location: LCCOMB_X30_Y21_N16
\cpu_0|D_ctrl_hi_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_hi_imm16~0_combout\ = (!\cpu_0|D_iw\(0) & (!\cpu_0|D_iw\(1) & ((\cpu_0|D_iw\(3)) # (\cpu_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(0),
	datab => \cpu_0|D_iw\(3),
	datac => \cpu_0|D_iw\(1),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X31_Y20_N4
\cpu_0|D_ctrl_hi_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_hi_imm16~1_combout\ = (\cpu_0|D_iw\(2) & (\cpu_0|D_ctrl_hi_imm16~0_combout\ & \cpu_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(2),
	datab => \cpu_0|D_ctrl_hi_imm16~0_combout\,
	datad => \cpu_0|D_iw\(5),
	combout => \cpu_0|D_ctrl_hi_imm16~1_combout\);

-- Location: LCFF_X31_Y20_N5
\cpu_0|R_ctrl_hi_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_hi_imm16~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_hi_imm16~regout\);

-- Location: LCCOMB_X31_Y16_N0
\cpu_0|R_src2_lo~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo~0_combout\ = (\cpu_0|R_ctrl_hi_imm16~regout\) # (\cpu_0|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|R_ctrl_hi_imm16~regout\,
	datac => \cpu_0|R_ctrl_force_src2_zero~regout\,
	combout => \cpu_0|R_src2_lo~0_combout\);

-- Location: LCCOMB_X27_Y17_N4
\cpu_0|R_src2_lo[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|R_src2_lo[1]~5_combout\ = (!\cpu_0|R_src2_lo~0_combout\ & ((\cpu_0|R_src2_use_imm~regout\ & ((\cpu_0|D_iw\(7)))) # (!\cpu_0|R_src2_use_imm~regout\ & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \cpu_0|R_src2_lo~0_combout\,
	datac => \cpu_0|D_iw\(7),
	datad => \cpu_0|R_src2_use_imm~regout\,
	combout => \cpu_0|R_src2_lo[1]~5_combout\);

-- Location: LCFF_X27_Y17_N5
\cpu_0|E_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|R_src2_lo[1]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src2\(1));

-- Location: LCCOMB_X32_Y20_N28
\cpu_0|E_arith_result[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_arith_result[1]~5_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~2_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_alu_sub~regout\,
	datab => \cpu_0|Add1~2_combout\,
	datad => \cpu_0|Add2~2_combout\,
	combout => \cpu_0|E_arith_result[1]~5_combout\);

-- Location: LCCOMB_X32_Y20_N20
\cpu_0|E_mem_byte_en[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_mem_byte_en[1]~7_combout\ = (\cpu_0|D_iw\(4)) # ((!\cpu_0|E_arith_result[1]~5_combout\ & ((\cpu_0|D_iw\(3)) # (\cpu_0|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(3),
	datab => \cpu_0|E_arith_result[1]~5_combout\,
	datac => \cpu_0|D_iw\(4),
	datad => \cpu_0|E_arith_result[0]~6_combout\,
	combout => \cpu_0|E_mem_byte_en[1]~7_combout\);

-- Location: LCFF_X32_Y20_N21
\cpu_0|d_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_mem_byte_en[1]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_byteenable\(1));

-- Location: LCCOMB_X22_Y13_N26
\width_adapter|out_data[17]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[17]~20_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|byteen_reg\(1))) # (!\width_adapter|use_reg~regout\ & (((\cpu_0|d_byteenable\(1) & \cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|byteen_reg\(1),
	datab => \width_adapter|use_reg~regout\,
	datac => \cpu_0|d_byteenable\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|out_data[17]~20_combout\);

-- Location: LCCOMB_X22_Y13_N12
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ = (\width_adapter|out_data[17]~20_combout\) # ((\width_adapter|out_data[16]~19_combout\) # ((\cmd_xbar_mux_001|saved_grant\(0) & !\width_adapter|use_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|out_data[17]~20_combout\,
	datac => \width_adapter|use_reg~regout\,
	datad => \width_adapter|out_data[16]~19_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\);

-- Location: LCCOMB_X23_Y12_N26
\sram_0|is_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0|is_read~0_combout\ = (\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ & 
-- (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \sram_0|is_read~0_combout\);

-- Location: LCFF_X23_Y12_N27
\sram_0|is_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0|is_read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|is_read~regout\);

-- Location: LCFF_X21_Y12_N1
\sram_0|readdatavalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0|is_read~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdatavalid~regout\);

-- Location: LCCOMB_X21_Y12_N10
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\) # (\sram_0|readdatavalid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \sram_0|readdatavalid~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\);

-- Location: LCCOMB_X23_Y12_N30
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)))) # 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout\);

-- Location: LCFF_X23_Y12_N31
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2));

-- Location: LCCOMB_X20_Y12_N2
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)) # 
-- ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: LCCOMB_X23_Y12_N14
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ $ 
-- (((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & 
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X20_Y12_N3
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X20_Y12_N16
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCFF_X20_Y12_N17
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X21_Y12_N0
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = (\sram_0|readdatavalid~regout\) # ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \sram_0|readdatavalid~regout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: LCFF_X27_Y12_N3
\width_adapter_001|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(2));

-- Location: LCCOMB_X27_Y12_N12
\cpu_0|F_iw[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[2]~18_combout\ = (\rsp_xbar_demux_001|src0_valid~0_combout\ & ((\width_adapter_001|data_reg\(2)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \sram_0|readdata\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \width_adapter_001|data_reg\(2),
	datac => \sram_0|readdata\(2),
	datad => \rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \cpu_0|F_iw[2]~18_combout\);

-- Location: LCCOMB_X25_Y18_N22
\cpu_0|F_iw[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[2]~19_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[2]~18_combout\) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(2) & \rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datab => \cpu_0|D_iw[5]~1_combout\,
	datac => \cpu_0|F_iw[2]~18_combout\,
	datad => \rsp_xbar_demux|src0_valid~combout\,
	combout => \cpu_0|F_iw[2]~19_combout\);

-- Location: LCFF_X25_Y18_N23
\cpu_0|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[2]~19_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(2));

-- Location: LCCOMB_X30_Y21_N18
\cpu_0|D_ctrl_alu_subtract~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_alu_subtract~4_combout\ = (\cpu_0|Equal2~1_combout\) # ((\cpu_0|D_iw\(2) & ((\cpu_0|Equal2~6_combout\))) # (!\cpu_0|D_iw\(2) & (!\cpu_0|D_ctrl_logic~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_logic~9_combout\,
	datab => \cpu_0|D_iw\(2),
	datac => \cpu_0|Equal2~6_combout\,
	datad => \cpu_0|Equal2~1_combout\,
	combout => \cpu_0|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X29_Y20_N30
\cpu_0|D_ctrl_alu_subtract~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_alu_subtract~2_combout\ = (\cpu_0|D_iw\(11) & (\cpu_0|D_iw\(14) & ((\cpu_0|D_iw\(15))))) # (!\cpu_0|D_iw\(11) & (\cpu_0|D_iw\(16) & (\cpu_0|D_iw\(14) $ (\cpu_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(11),
	datab => \cpu_0|D_iw\(14),
	datac => \cpu_0|D_iw\(16),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X29_Y20_N8
\cpu_0|D_ctrl_alu_subtract~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_alu_subtract~3_combout\ = (!\cpu_0|D_iw\(13) & (\cpu_0|D_ctrl_alu_subtract~2_combout\ & (!\cpu_0|D_iw\(12) & \cpu_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(13),
	datab => \cpu_0|D_ctrl_alu_subtract~2_combout\,
	datac => \cpu_0|D_iw\(12),
	datad => \cpu_0|Equal2~5_combout\,
	combout => \cpu_0|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X31_Y16_N4
\cpu_0|E_alu_sub~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_alu_sub~0_combout\ = (\cpu_0|R_valid~regout\ & (((\cpu_0|D_ctrl_alu_subtract~4_combout\) # (\cpu_0|D_ctrl_alu_subtract~3_combout\)) # (!\cpu_0|D_ctrl_alu_subtract~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_alu_subtract~5_combout\,
	datab => \cpu_0|D_ctrl_alu_subtract~4_combout\,
	datac => \cpu_0|R_valid~regout\,
	datad => \cpu_0|D_ctrl_alu_subtract~3_combout\,
	combout => \cpu_0|E_alu_sub~0_combout\);

-- Location: LCFF_X31_Y16_N5
\cpu_0|E_alu_sub\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_alu_sub~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_alu_sub~regout\);

-- Location: LCCOMB_X28_Y19_N22
\cpu_0|F_pc[12]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[12]~9_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~28_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~28_combout\,
	datab => \cpu_0|E_alu_sub~regout\,
	datad => \cpu_0|Add2~28_combout\,
	combout => \cpu_0|F_pc[12]~9_combout\);

-- Location: LCCOMB_X32_Y17_N0
\cpu_0|W_alu_result[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[14]~6_combout\ = (\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_logic_result[14]~7_combout\))) # (!\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|F_pc[12]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_logic~regout\,
	datab => \cpu_0|F_pc[12]~9_combout\,
	datad => \cpu_0|E_logic_result[14]~7_combout\,
	combout => \cpu_0|W_alu_result[14]~6_combout\);

-- Location: LCCOMB_X33_Y17_N10
\cpu_0|E_shift_rot_result_nxt[14]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[14]~7_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(15))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(15),
	datab => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \cpu_0|E_shift_rot_result\(13),
	combout => \cpu_0|E_shift_rot_result_nxt[14]~7_combout\);

-- Location: LCFF_X33_Y17_N11
\cpu_0|E_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[14]~7_combout\,
	sdata => \cpu_0|E_src1\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(14));

-- Location: LCFF_X32_Y17_N1
\cpu_0|W_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[14]~6_combout\,
	sdata => \cpu_0|E_shift_rot_result\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(14));

-- Location: LCCOMB_X31_Y17_N8
\cpu_0|E_logic_result[15]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[15]~6_combout\ = (\cpu_0|E_src1\(15) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|E_src2\(15) & \cpu_0|R_logic_op\(0)))))) # (!\cpu_0|E_src1\(15) & ((\cpu_0|E_src2\(15) & ((\cpu_0|R_logic_op\(1)))) # (!\cpu_0|E_src2\(15) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_src1\(15),
	datab => \cpu_0|E_src2\(15),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|R_logic_op\(1),
	combout => \cpu_0|E_logic_result[15]~6_combout\);

-- Location: LCCOMB_X32_Y16_N18
\cpu_0|W_alu_result[15]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[15]~5_combout\ = (\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_logic_result[15]~6_combout\))) # (!\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|F_pc[13]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc[13]~10_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|E_logic_result[15]~6_combout\,
	combout => \cpu_0|W_alu_result[15]~5_combout\);

-- Location: LCCOMB_X33_Y16_N16
\cpu_0|E_shift_rot_result_nxt[16]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[16]~5_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(17)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(15),
	datab => \cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \cpu_0|E_shift_rot_result\(17),
	combout => \cpu_0|E_shift_rot_result_nxt[16]~5_combout\);

-- Location: LCFF_X33_Y16_N17
\cpu_0|E_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[16]~5_combout\,
	sdata => \cpu_0|E_src1\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(16));

-- Location: LCCOMB_X33_Y17_N16
\cpu_0|E_shift_rot_result_nxt[15]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_shift_rot_result_nxt[15]~6_combout\ = (\cpu_0|R_ctrl_shift_rot_right~regout\ & ((\cpu_0|E_shift_rot_result\(16)))) # (!\cpu_0|R_ctrl_shift_rot_right~regout\ & (\cpu_0|E_shift_rot_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_shift_rot_result\(14),
	datab => \cpu_0|E_shift_rot_result\(16),
	datad => \cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \cpu_0|E_shift_rot_result_nxt[15]~6_combout\);

-- Location: LCCOMB_X31_Y17_N22
\cpu_0|E_src1[15]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[15]~5_combout\ = (\cpu_0|R_src1~26_combout\ & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (!\cpu_0|R_src1~26_combout\ & (\cpu_0|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|D_iw\(19),
	datad => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \cpu_0|E_src1[15]~5_combout\);

-- Location: LCFF_X31_Y17_N23
\cpu_0|E_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[15]~5_combout\,
	sdata => \cpu_0|F_pc_plus_one[13]~26_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(15));

-- Location: LCFF_X33_Y17_N17
\cpu_0|E_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_shift_rot_result_nxt[15]~6_combout\,
	sdata => \cpu_0|E_src1\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_shift_rot_result\(15));

-- Location: LCFF_X32_Y16_N19
\cpu_0|W_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[15]~5_combout\,
	sdata => \cpu_0|E_shift_rot_result\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(15));

-- Location: LCCOMB_X32_Y16_N24
\addr_router_001|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router_001|Equal1~1_combout\ = (!\cpu_0|W_alu_result\(16) & (!\cpu_0|W_alu_result\(14) & (!\cpu_0|W_alu_result\(15) & !\cpu_0|W_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(16),
	datab => \cpu_0|W_alu_result\(14),
	datac => \cpu_0|W_alu_result\(15),
	datad => \cpu_0|W_alu_result\(13),
	combout => \addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X24_Y13_N8
\cmd_xbar_demux_001|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux_001|src0_valid~0_combout\ = (\addr_router_001|Equal1~0_combout\ & (\addr_router_001|Equal1~1_combout\ & (\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & !\addr_router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router_001|Equal1~0_combout\,
	datab => \addr_router_001|Equal1~1_combout\,
	datac => \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datad => \addr_router_001|Equal1~2_combout\,
	combout => \cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X23_Y16_N18
\cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\cmd_xbar_mux|update_grant~1_combout\ & ((\cmd_xbar_demux|src0_valid~1_combout\) # (\cmd_xbar_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src0_valid~1_combout\,
	datac => \cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \cmd_xbar_mux|update_grant~1_combout\,
	combout => \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X22_Y16_N17
\cmd_xbar_mux|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X23_Y16_N2
\cmd_xbar_mux|arb|grant[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux|arb|grant[0]~0_combout\ = (\cmd_xbar_demux|src0_valid~1_combout\ & (((\cmd_xbar_mux|arb|top_priority_reg\(1) & !\cmd_xbar_demux_001|src0_valid~0_combout\)) # (!\cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src0_valid~1_combout\,
	datab => \cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \cmd_xbar_mux|arb|grant[0]~0_combout\);

-- Location: LCFF_X23_Y16_N3
\cmd_xbar_mux|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux|arb|grant[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X23_Y16_N16
\cpu_0_jtag_debug_module_translator|av_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout\ = (\cmd_xbar_mux|saved_grant\(0) & (!\cpu_0_instruction_master_translator|read_accepted~regout\ & !\cpu_0|i_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux|saved_grant\(0),
	datac => \cpu_0_instruction_master_translator|read_accepted~regout\,
	datad => \cpu_0|i_read~regout\,
	combout => \cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X24_Y16_N28
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\cmd_xbar_mux|WideOr1~combout\ & ((\cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout\) # ((\cmd_xbar_mux|saved_grant\(1) & 
-- \cpu_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|WideOr1~combout\,
	datab => \cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout\,
	datac => \cmd_xbar_mux|saved_grant\(1),
	datad => \cpu_0_data_master_translator|uav_read~0_combout\,
	combout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X24_Y16_N8
\cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ 
-- & (\push_button_i_s1_translator|waitrequest_reset_override~regout\ & \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datac => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datad => \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\);

-- Location: LCFF_X24_Y16_N9
\cpu_0_jtag_debug_module_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X24_Y13_N16
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1_combout\ = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & ((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\))) # (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datad => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1_combout\);

-- Location: LCFF_X24_Y13_N17
\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\);

-- Location: LCCOMB_X27_Y15_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cmd_xbar_mux|src_data\(46),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4_combout\);

-- Location: LCFF_X27_Y15_N23
\cpu_0_jtag_debug_module_translator|av_readdata_pre[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X27_Y13_N30
\cpu_0|F_iw[24]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[24]~12_combout\ = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\ & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \cpu_0_jtag_debug_module_translator|av_readdata_pre\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout\,
	datac => \cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \cpu_0|F_iw[24]~12_combout\);

-- Location: LCCOMB_X27_Y13_N12
\cpu_0|F_iw[24]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[24]~13_combout\ = (\cpu_0|D_iw[5]~1_combout\ & ((\cpu_0|F_iw[24]~12_combout\) # ((\rsp_xbar_mux|src_payload~2_combout\ & \sram_0|readdata\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw[5]~1_combout\,
	datab => \cpu_0|F_iw[24]~12_combout\,
	datac => \rsp_xbar_mux|src_payload~2_combout\,
	datad => \sram_0|readdata\(8),
	combout => \cpu_0|F_iw[24]~13_combout\);

-- Location: LCFF_X27_Y13_N13
\cpu_0|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[24]~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(24));

-- Location: LCCOMB_X27_Y17_N18
\cpu_0|D_dst_regnum[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_dst_regnum[2]~4_combout\ = (\cpu_0|D_dst_regnum[1]~3_combout\) # ((\cpu_0|D_ctrl_b_is_dst~1_combout\ & (\cpu_0|D_iw\(24))) # (!\cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\cpu_0|D_iw\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_dst_regnum[1]~3_combout\,
	datab => \cpu_0|D_iw\(24),
	datac => \cpu_0|D_iw\(19),
	datad => \cpu_0|D_ctrl_b_is_dst~1_combout\,
	combout => \cpu_0|D_dst_regnum[2]~4_combout\);

-- Location: LCFF_X27_Y17_N19
\cpu_0|R_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_dst_regnum[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_dst_regnum\(2));

-- Location: LCFF_X25_Y15_N5
\cpu_0|d_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(1));

-- Location: LCCOMB_X25_Y18_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0_combout\ = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout\) # ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout\ & \cpu_0|d_writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout\,
	datab => \cpu_0|d_writedata\(1),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0_combout\);

-- Location: LCFF_X25_Y18_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout\);

-- Location: LCCOMB_X22_Y19_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout\)))) 
-- # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(35),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCFF_X22_Y19_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(34));

-- Location: LCFF_X24_Y19_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X24_Y19_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(35) & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCFF_X25_Y19_N7
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X25_Y21_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3_combout\ = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4) & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(3),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X25_Y21_N30
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3_combout\))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9_combout\);

-- Location: LCFF_X25_Y21_N31
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X25_Y21_N24
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(29))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(29),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(29),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X22_Y19_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(31) & 
-- (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout\)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(31) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(31),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60_combout\);

-- Location: LCFF_X22_Y19_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X27_Y20_N10
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(30),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: LCFF_X27_Y20_N11
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X25_Y19_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(30))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30_combout\);

-- Location: LCFF_X25_Y19_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X23_Y20_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(27))) # (!\auto_hub|irf_reg[1][1]~regout\ & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(27),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(27),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X23_Y19_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout\ & 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(29)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout\ & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(29),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44_combout\);

-- Location: LCFF_X23_Y19_N15
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X24_Y21_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(26) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10_combout\);

-- Location: LCFF_X24_Y21_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X23_Y20_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(26)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(26),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(26),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X23_Y19_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(28)) # 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(28),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCFF_X23_Y19_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X24_Y21_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(25) & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9_combout\);

-- Location: LCFF_X24_Y21_N23
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X23_Y19_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(25)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(25),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(25),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X23_Y19_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout\ & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(27)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout\ & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(27),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40_combout\);

-- Location: LCFF_X23_Y19_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X23_Y19_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(26),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: LCFF_X23_Y19_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCFF_X25_Y19_N5
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X25_Y19_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12\ $ (GND))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12\ & VCC))
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14\ = CARRY((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13_combout\,
	cout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14\);

-- Location: LCFF_X25_Y19_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X25_Y19_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(7) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18\)) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(7) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18\) # (GND)))
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20\ = CARRY((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18\) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19_combout\,
	cout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20\);

-- Location: LCFF_X25_Y19_N15
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X25_Y19_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(9) & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22\)) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(9) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22\) # (GND)))
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~24\ = CARRY((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22\) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23_combout\,
	cout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~24\);

-- Location: LCFF_X25_Y19_N19
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(33),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X25_Y19_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25_combout\ = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~24\ $ 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	cin => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~24\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25_combout\);

-- Location: LCFF_X25_Y19_N21
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	sload => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X24_Y19_N8
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(26))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15_combout\);

-- Location: LCFF_X24_Y19_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X24_Y20_N26
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(23) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14_combout\);

-- Location: LCFF_X24_Y20_N27
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X23_Y19_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(23)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(23),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(23),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X23_Y19_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout\ & 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(25)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout\ & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(25),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCFF_X23_Y19_N3
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X23_Y19_N0
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(24) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(24) & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(24),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCFF_X23_Y19_N1
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X24_Y21_N2
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(21) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCFF_X24_Y21_N3
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X23_Y21_N22
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|irf_reg[1][1]~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(21)))) # (!\auto_hub|irf_reg[1][1]~regout\ & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg\(21),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg\(21),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X23_Y21_N20
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(23)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18_combout\) # 
-- ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(23),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCFF_X23_Y21_N21
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X24_Y19_N16
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ = 
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr\(22),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: LCFF_X24_Y19_N17
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCFF_X24_Y18_N9
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout\);

-- Location: LCCOMB_X28_Y21_N0
\rst_controller|merged_reset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rst_controller|merged_reset~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout\) # (!\clock_50_i_clk_in_reset_reset_n~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_50_i_clk_in_reset_reset_n~combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout\,
	combout => \rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G11
\rst_controller|merged_reset~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: LCFF_X21_Y14_N21
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	aclr => \rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCFF_X21_Y14_N19
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	aclr => \rst_controller|merged_reset~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCFF_X21_Y14_N9
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	aclr => \rst_controller|merged_reset~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

-- Location: CLKCTRL_G14
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: LCFF_X23_Y13_N1
\cmd_xbar_mux_001|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X23_Y13_N10
\cmd_xbar_demux|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|src1_valid~0_combout\ = (\cmd_xbar_demux|src0_valid~0_combout\ & (((!\addr_router|Equal1~0_combout\) # (!\addr_router|Equal1~3_combout\)) # (!\addr_router|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal1~1_combout\,
	datab => \addr_router|Equal1~3_combout\,
	datac => \addr_router|Equal1~0_combout\,
	datad => \cmd_xbar_demux|src0_valid~0_combout\,
	combout => \cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X23_Y13_N18
\cmd_xbar_mux_001|arb|grant[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|grant[1]~1_combout\ = (\cmd_xbar_demux_001|src1_valid~0_combout\ & ((\cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\cmd_xbar_mux_001|arb|top_priority_reg\(0) & !\cmd_xbar_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datab => \cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \cmd_xbar_demux|src1_valid~0_combout\,
	combout => \cmd_xbar_mux_001|arb|grant[1]~1_combout\);

-- Location: LCFF_X23_Y13_N19
\cmd_xbar_mux_001|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X23_Y12_N22
\cmd_xbar_mux_001|src_payload[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload\(0) = (\cmd_xbar_mux_001|saved_grant\(1)) # (\cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload\(0));

-- Location: LCFF_X23_Y12_N23
\width_adapter|endofpacket_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|ALT_INV_use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|endofpacket_reg~regout\);

-- Location: LCCOMB_X23_Y12_N8
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|endofpacket_reg~regout\ & \width_adapter|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datab => \width_adapter|endofpacket_reg~regout\,
	datad => \width_adapter|count\(0),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X22_Y12_N28
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout\)) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCFF_X22_Y12_N29
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\);

-- Location: LCCOMB_X30_Y13_N26
\rsp_xbar_demux_001|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux_001|src0_valid~0_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout\ & 
-- ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\) # (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout\,
	combout => \rsp_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCFF_X30_Y12_N21
\sram_0|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \sram_0_external_interface_DQ[13]~13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|readdata\(13));

-- Location: LCCOMB_X29_Y10_N8
\width_adapter_001|data_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|data_reg~6_combout\ = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\ & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\width_adapter_001|data_reg\(13)) # (\sram_0|readdata\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \width_adapter_001|data_reg\(13),
	datad => \sram_0|readdata\(13),
	combout => \width_adapter_001|data_reg~6_combout\);

-- Location: LCFF_X29_Y10_N9
\width_adapter_001|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter_001|data_reg~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_001|data_reg\(13));

-- Location: LCCOMB_X30_Y12_N20
\width_adapter_001|out_data[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|out_data\(13) = (\width_adapter_001|data_reg\(13)) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \sram_0|readdata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \sram_0|readdata\(13),
	datad => \width_adapter_001|data_reg\(13),
	combout => \width_adapter_001|out_data\(13));

-- Location: LCCOMB_X30_Y12_N22
\cpu_0|F_iw[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[13]~24_combout\ = (\rsp_xbar_mux|src_payload~5_combout\) # (((\rsp_xbar_demux_001|src0_valid~0_combout\ & \width_adapter_001|out_data\(13))) # (!\cpu_0|D_iw[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~5_combout\,
	datab => \cpu_0|D_iw[5]~1_combout\,
	datac => \rsp_xbar_demux_001|src0_valid~0_combout\,
	datad => \width_adapter_001|out_data\(13),
	combout => \cpu_0|F_iw[13]~24_combout\);

-- Location: LCFF_X30_Y12_N23
\cpu_0|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[13]~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(13));

-- Location: LCCOMB_X29_Y18_N30
\cpu_0|Equal101~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal101~6_combout\ = (\cpu_0|Equal101~5_combout\ & (!\cpu_0|D_iw\(13) & (!\cpu_0|D_iw\(12) & !\cpu_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal101~5_combout\,
	datab => \cpu_0|D_iw\(13),
	datac => \cpu_0|D_iw\(12),
	datad => \cpu_0|D_iw\(15),
	combout => \cpu_0|Equal101~6_combout\);

-- Location: LCCOMB_X29_Y16_N8
\cpu_0|hbreak_enabled~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|hbreak_enabled~0_combout\ = (\cpu_0|R_ctrl_break~regout\) # ((\cpu_0|hbreak_enabled~regout\ & ((!\cpu_0|D_iw\(14)) # (!\cpu_0|Equal101~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_ctrl_break~regout\,
	datab => \cpu_0|Equal101~6_combout\,
	datac => \cpu_0|hbreak_enabled~regout\,
	datad => \cpu_0|D_iw\(14),
	combout => \cpu_0|hbreak_enabled~0_combout\);

-- Location: LCFF_X29_Y16_N9
\cpu_0|hbreak_enabled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|hbreak_enabled~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|hbreak_enabled~regout\);

-- Location: LCCOMB_X27_Y16_N26
\cpu_0|hbreak_pending_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|hbreak_pending_nxt~0_combout\ = (!\cpu_0|hbreak_enabled~regout\ & ((\cpu_0|hbreak_req~0_combout\) # (\cpu_0|hbreak_pending~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|hbreak_req~0_combout\,
	datac => \cpu_0|hbreak_pending~regout\,
	datad => \cpu_0|hbreak_enabled~regout\,
	combout => \cpu_0|hbreak_pending_nxt~0_combout\);

-- Location: LCFF_X27_Y16_N27
\cpu_0|hbreak_pending\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|hbreak_pending_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|hbreak_pending~regout\);

-- Location: LCCOMB_X24_Y19_N14
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(21)) # ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout\ & 
-- !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(20))))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X27_Y16_N4
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1_combout\ = 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout\)))) # 
-- (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & ((\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout\))) # (!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1_combout\);

-- Location: LCFF_X27_Y16_N5
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout\);

-- Location: LCCOMB_X27_Y16_N24
\cpu_0|hbreak_req~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|hbreak_req~0_combout\ = (\cpu_0|wait_for_one_post_bret_inst~regout\ & (\cpu_0|W_valid~regout\ & ((\cpu_0|hbreak_pending~regout\) # (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout\)))) # 
-- (!\cpu_0|wait_for_one_post_bret_inst~regout\ & ((\cpu_0|hbreak_pending~regout\) # ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|wait_for_one_post_bret_inst~regout\,
	datab => \cpu_0|hbreak_pending~regout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout\,
	datad => \cpu_0|W_valid~regout\,
	combout => \cpu_0|hbreak_req~0_combout\);

-- Location: LCCOMB_X27_Y16_N20
\cpu_0|F_iw[14]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[14]~56_combout\ = (\cpu_0|F_iw[14]~28_combout\ & (((\cpu_0|hbreak_enabled~regout\) # (!\cpu_0|hbreak_req~0_combout\)))) # (!\cpu_0|F_iw[14]~28_combout\ & (!\cpu_0|D_iw[5]~0_combout\ & ((\cpu_0|hbreak_enabled~regout\) # 
-- (!\cpu_0|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_iw[14]~28_combout\,
	datab => \cpu_0|D_iw[5]~0_combout\,
	datac => \cpu_0|hbreak_req~0_combout\,
	datad => \cpu_0|hbreak_enabled~regout\,
	combout => \cpu_0|F_iw[14]~56_combout\);

-- Location: LCFF_X27_Y16_N21
\cpu_0|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[14]~56_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(14));

-- Location: LCCOMB_X29_Y18_N14
\cpu_0|D_ctrl_implicit_dst_eretaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\ = (!\cpu_0|D_iw\(14) & (\cpu_0|D_iw\(13) & ((\cpu_0|D_iw\(11)) # (!\cpu_0|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(12),
	datab => \cpu_0|D_iw\(14),
	datac => \cpu_0|D_iw\(13),
	datad => \cpu_0|D_iw\(11),
	combout => \cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X29_Y18_N8
\cpu_0|D_dst_regnum[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_dst_regnum[1]~0_combout\ = (\cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\ & (\cpu_0|Equal101~4_combout\ & \cpu_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datac => \cpu_0|Equal101~4_combout\,
	datad => \cpu_0|Equal2~5_combout\,
	combout => \cpu_0|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X29_Y18_N4
\cpu_0|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~9_combout\ = (\cpu_0|Equal2~3_combout\ & (\cpu_0|D_iw\(5) & \cpu_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal2~3_combout\,
	datac => \cpu_0|D_iw\(5),
	datad => \cpu_0|D_iw\(2),
	combout => \cpu_0|Equal2~9_combout\);

-- Location: LCCOMB_X29_Y18_N18
\cpu_0|D_dst_regnum[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_dst_regnum[1]~1_combout\ = (\cpu_0|D_ctrl_exception~3_combout\ & ((\cpu_0|D_ctrl_b_is_dst~1_combout\ & (\cpu_0|D_iw\(23))) # (!\cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\cpu_0|D_iw\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(23),
	datab => \cpu_0|D_iw\(18),
	datac => \cpu_0|D_ctrl_b_is_dst~1_combout\,
	datad => \cpu_0|D_ctrl_exception~3_combout\,
	combout => \cpu_0|D_dst_regnum[1]~1_combout\);

-- Location: LCCOMB_X29_Y18_N12
\cpu_0|D_dst_regnum[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_dst_regnum[1]~2_combout\ = (\cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\) # ((!\cpu_0|D_dst_regnum[1]~0_combout\ & (!\cpu_0|Equal2~9_combout\ & \cpu_0|D_dst_regnum[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \cpu_0|D_dst_regnum[1]~0_combout\,
	datac => \cpu_0|Equal2~9_combout\,
	datad => \cpu_0|D_dst_regnum[1]~1_combout\,
	combout => \cpu_0|D_dst_regnum[1]~2_combout\);

-- Location: LCFF_X29_Y18_N13
\cpu_0|R_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_dst_regnum[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_dst_regnum\(1));

-- Location: LCCOMB_X29_Y16_N24
\cpu_0|E_src1[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_src1[2]~18_combout\ = (\cpu_0|R_src1~26_combout\ & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (!\cpu_0|R_src1~26_combout\ & ((\cpu_0|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_src1~26_combout\,
	datab => \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datad => \cpu_0|D_iw\(6),
	combout => \cpu_0|E_src1[2]~18_combout\);

-- Location: LCFF_X29_Y16_N25
\cpu_0|E_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|E_src1[2]~18_combout\,
	sdata => \cpu_0|F_pc_plus_one[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|E_src1\(2));

-- Location: LCCOMB_X22_Y18_N18
\cpu_0|W_ienable_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_ienable_reg[2]~feeder_combout\ = \cpu_0|E_src1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|E_src1\(2),
	combout => \cpu_0|W_ienable_reg[2]~feeder_combout\);

-- Location: LCFF_X22_Y18_N19
\cpu_0|W_ienable_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_ienable_reg[2]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_ienable_reg\(2));

-- Location: LCCOMB_X31_Y11_N14
\cpu_0|W_ipending_reg_nxt[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_ipending_reg_nxt[2]~0_combout\ = (\custom_counter_component_0|counter_expire_irq~regout\ & (\cpu_0|W_ienable_reg\(2) & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|counter_expire_irq~regout\,
	datac => \cpu_0|W_ienable_reg\(2),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(2),
	combout => \cpu_0|W_ipending_reg_nxt[2]~0_combout\);

-- Location: LCFF_X31_Y11_N15
\cpu_0|W_ipending_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_ipending_reg_nxt[2]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_ipending_reg\(2));

-- Location: LCFF_X28_Y18_N7
\cpu_0|W_ienable_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|E_src1\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu_0|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_ienable_reg\(0));

-- Location: LCCOMB_X27_Y14_N26
\cpu_0|W_ipending_reg_nxt[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_ipending_reg_nxt[0]~4_combout\ = (\cpu_0|W_ienable_reg\(0) & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(0) & ((\jtag_uart_0|av_readdata\(9)) # (\jtag_uart_0|av_readdata[8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_readdata\(9),
	datab => \cpu_0|W_ienable_reg\(0),
	datac => \jtag_uart_0|av_readdata[8]~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable\(0),
	combout => \cpu_0|W_ipending_reg_nxt[0]~4_combout\);

-- Location: LCFF_X27_Y14_N27
\cpu_0|W_ipending_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_ipending_reg_nxt[0]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_ipending_reg\(0));

-- Location: LCCOMB_X27_Y16_N8
\cpu_0|D_iw[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_iw[5]~0_combout\ = ((!\cpu_0|W_ipending_reg\(2) & (!\cpu_0|W_ipending_reg\(1) & !\cpu_0|W_ipending_reg\(0)))) # (!\cpu_0|W_status_reg_pie~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_status_reg_pie~regout\,
	datab => \cpu_0|W_ipending_reg\(2),
	datac => \cpu_0|W_ipending_reg\(1),
	datad => \cpu_0|W_ipending_reg\(0),
	combout => \cpu_0|D_iw[5]~0_combout\);

-- Location: LCCOMB_X27_Y14_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25_combout\ = (\cmd_xbar_mux|src_data\(46) & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17)))) # (!\cmd_xbar_mux|src_data\(46) & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \cmd_xbar_mux|src_data\(46),
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17),
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25_combout\);

-- Location: LCFF_X27_Y14_N19
\cpu_0_jtag_debug_module_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X27_Y12_N14
\cpu_0|F_iw[17]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[17]~45_combout\ = (\rsp_xbar_demux|src0_valid~combout\ & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(17)) # ((\sram_0|readdata\(1) & \rsp_xbar_mux|src_payload~2_combout\)))) # (!\rsp_xbar_demux|src0_valid~combout\ & 
-- (((\sram_0|readdata\(1) & \rsp_xbar_mux|src_payload~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux|src0_valid~combout\,
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datac => \sram_0|readdata\(1),
	datad => \rsp_xbar_mux|src_payload~2_combout\,
	combout => \cpu_0|F_iw[17]~45_combout\);

-- Location: LCCOMB_X27_Y16_N0
\cpu_0|F_iw[17]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[17]~58_combout\ = (\cpu_0|hbreak_req~0_combout\ & (\cpu_0|hbreak_enabled~regout\ & ((\cpu_0|F_iw[17]~45_combout\) # (!\cpu_0|D_iw[5]~0_combout\)))) # (!\cpu_0|hbreak_req~0_combout\ & (((\cpu_0|F_iw[17]~45_combout\)) # 
-- (!\cpu_0|D_iw[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|hbreak_req~0_combout\,
	datab => \cpu_0|D_iw[5]~0_combout\,
	datac => \cpu_0|F_iw[17]~45_combout\,
	datad => \cpu_0|hbreak_enabled~regout\,
	combout => \cpu_0|F_iw[17]~58_combout\);

-- Location: LCFF_X27_Y16_N1
\cpu_0|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[17]~58_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(17));

-- Location: LCCOMB_X29_Y18_N28
\cpu_0|D_dst_regnum[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_dst_regnum[1]~3_combout\ = (\cpu_0|Equal2~9_combout\) # ((\cpu_0|D_dst_regnum[1]~0_combout\) # (!\cpu_0|D_ctrl_exception~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|Equal2~9_combout\,
	datac => \cpu_0|D_dst_regnum[1]~0_combout\,
	datad => \cpu_0|D_ctrl_exception~3_combout\,
	combout => \cpu_0|D_dst_regnum[1]~3_combout\);

-- Location: LCCOMB_X27_Y17_N0
\cpu_0|D_dst_regnum[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_dst_regnum[0]~6_combout\ = (\cpu_0|D_dst_regnum[1]~3_combout\) # ((\cpu_0|D_ctrl_b_is_dst~1_combout\ & (\cpu_0|D_iw\(22))) # (!\cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\cpu_0|D_iw\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(22),
	datab => \cpu_0|D_iw\(17),
	datac => \cpu_0|D_dst_regnum[1]~3_combout\,
	datad => \cpu_0|D_ctrl_b_is_dst~1_combout\,
	combout => \cpu_0|D_dst_regnum[0]~6_combout\);

-- Location: LCFF_X27_Y17_N1
\cpu_0|R_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_dst_regnum[0]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_dst_regnum\(0));

-- Location: LCFF_X23_Y16_N25
\cpu_0|d_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(3));

-- Location: LCCOMB_X24_Y16_N18
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout\ = (\cmd_xbar_mux|WideOr1~combout\ & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout\ & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|WideOr1~combout\,
	datab => \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCCOMB_X27_Y16_N28
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout\ & (\cmd_xbar_mux|saved_grant\(1) & 
-- (\cpu_0|d_writedata\(3)))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout\ & (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux|saved_grant\(1),
	datab => \cpu_0|d_writedata\(3),
	datac => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout\,
	combout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: LCFF_X27_Y16_N29
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\);

-- Location: LCCOMB_X27_Y16_N16
\cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\ = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datad => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~3_combout\,
	combout => \cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\);

-- Location: LCFF_X27_Y16_N17
\cpu_0_jtag_debug_module_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\,
	sdata => \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X29_Y13_N30
\rsp_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~1_combout\ = (\rsp_xbar_demux_001|src0_valid~0_combout\ & ((\width_adapter_001|data_reg\(3)) # ((\sram_0|readdata\(3) & 
-- !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~0_combout\,
	datab => \width_adapter_001|data_reg\(3),
	datac => \sram_0|readdata\(3),
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X25_Y17_N8
\cpu_0|F_iw[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_iw[3]~7_combout\ = ((\rsp_xbar_mux|src_payload~1_combout\) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre\(3) & \rsp_xbar_demux|src0_valid~combout\))) # (!\cpu_0|D_iw[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw[5]~1_combout\,
	datab => \cpu_0_jtag_debug_module_translator|av_readdata_pre\(3),
	datac => \rsp_xbar_mux|src_payload~1_combout\,
	datad => \rsp_xbar_demux|src0_valid~combout\,
	combout => \cpu_0|F_iw[3]~7_combout\);

-- Location: LCFF_X25_Y17_N9
\cpu_0|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_iw[3]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|F_valid~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|D_iw\(3));

-- Location: LCCOMB_X28_Y17_N22
\cpu_0|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~7_combout\ = (!\cpu_0|D_iw\(1) & (!\cpu_0|D_iw\(3) & (!\cpu_0|D_iw\(0) & \cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(1),
	datab => \cpu_0|D_iw\(3),
	datac => \cpu_0|D_iw\(0),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|Equal2~7_combout\);

-- Location: LCCOMB_X28_Y17_N2
\cpu_0|D_ctrl_br_cmp~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_br_cmp~1_combout\ = (\cpu_0|Equal2~7_combout\) # ((\cpu_0|Equal2~2_combout\) # ((\cpu_0|Equal2~4_combout\ & !\cpu_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal2~4_combout\,
	datab => \cpu_0|Equal2~7_combout\,
	datac => \cpu_0|Equal2~2_combout\,
	datad => \cpu_0|D_iw\(5),
	combout => \cpu_0|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X30_Y21_N0
\cpu_0|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|Equal2~3_combout\ = (!\cpu_0|D_iw\(0) & (!\cpu_0|D_iw\(3) & (!\cpu_0|D_iw\(1) & !\cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(0),
	datab => \cpu_0|D_iw\(3),
	datac => \cpu_0|D_iw\(1),
	datad => \cpu_0|D_iw\(4),
	combout => \cpu_0|Equal2~3_combout\);

-- Location: LCCOMB_X28_Y17_N24
\cpu_0|D_ctrl_br_cmp~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_br_cmp~0_combout\ = (\cpu_0|D_iw\(5) & ((\cpu_0|Equal2~3_combout\) # ((\cpu_0|Equal101~0_combout\ & \cpu_0|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Equal101~0_combout\,
	datab => \cpu_0|Equal2~0_combout\,
	datac => \cpu_0|Equal2~3_combout\,
	datad => \cpu_0|D_iw\(5),
	combout => \cpu_0|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X28_Y17_N10
\cpu_0|D_ctrl_br_cmp~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|D_ctrl_br_cmp~2_combout\ = (\cpu_0|R_ctrl_br_nxt~0_combout\) # ((!\cpu_0|D_iw\(2) & ((\cpu_0|D_ctrl_br_cmp~1_combout\) # (\cpu_0|D_ctrl_br_cmp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|D_iw\(2),
	datab => \cpu_0|D_ctrl_br_cmp~1_combout\,
	datac => \cpu_0|D_ctrl_br_cmp~0_combout\,
	datad => \cpu_0|R_ctrl_br_nxt~0_combout\,
	combout => \cpu_0|D_ctrl_br_cmp~2_combout\);

-- Location: LCFF_X28_Y17_N11
\cpu_0|R_ctrl_br_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|D_ctrl_br_cmp~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|R_ctrl_br_cmp~regout\);

-- Location: LCCOMB_X32_Y16_N12
\cpu_0|W_alu_result[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[0]~19_combout\ = (\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|E_logic_result[0]~20_combout\)) # (!\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_arith_result[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|E_logic_result[0]~20_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|E_arith_result[0]~6_combout\,
	combout => \cpu_0|W_alu_result[0]~19_combout\);

-- Location: LCFF_X32_Y16_N13
\cpu_0|W_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[0]~19_combout\,
	sdata => \cpu_0|E_shift_rot_result\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(0));

-- Location: LCCOMB_X28_Y16_N22
\cpu_0|W_rf_wr_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[0]~1_combout\ = (!\cpu_0|R_ctrl_br_cmp~regout\ & ((\cpu_0|R_ctrl_rdctl_inst~regout\ & (\cpu_0|W_control_rd_data\(0))) # (!\cpu_0|R_ctrl_rdctl_inst~regout\ & ((\cpu_0|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_control_rd_data\(0),
	datab => \cpu_0|R_ctrl_br_cmp~regout\,
	datac => \cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \cpu_0|W_alu_result\(0),
	combout => \cpu_0|W_rf_wr_data[0]~1_combout\);

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch_i_external_connection_export[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch_i_external_connection_export(0),
	combout => \switch_i_external_connection_export~combout\(0));

-- Location: LCCOMB_X33_Y13_N14
\switch_i|read_mux_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \switch_i|read_mux_out\(0) = (!\cpu_0|W_alu_result\(3) & (\switch_i_external_connection_export~combout\(0) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \switch_i_external_connection_export~combout\(0),
	datad => \cpu_0|W_alu_result\(2),
	combout => \switch_i|read_mux_out\(0));

-- Location: LCFF_X33_Y13_N15
\switch_i|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \switch_i|read_mux_out\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i|readdata\(0));

-- Location: LCFF_X33_Y13_N23
\switch_i_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \switch_i|readdata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \switch_i_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X33_Y13_N26
\jtag_uart_0|av_readdata[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[0]~1_combout\ = (\jtag_uart_0|read_0~regout\ & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0))) # (!\jtag_uart_0|read_0~regout\ & ((\jtag_uart_0|ien_AF~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~regout\,
	datab => \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	datad => \jtag_uart_0|ien_AF~regout\,
	combout => \jtag_uart_0|av_readdata[0]~1_combout\);

-- Location: LCFF_X33_Y13_N27
\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \jtag_uart_0|av_readdata[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X33_Y13_N22
\rsp_xbar_mux_001|src_data[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[0]~4_combout\ = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0)) # ((\switch_i_s1_translator|read_latency_shift_reg\(0) & 
-- \switch_i_s1_translator|av_readdata_pre\(0))))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\switch_i_s1_translator|read_latency_shift_reg\(0) & (\switch_i_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \switch_i_s1_translator|read_latency_shift_reg\(0),
	datac => \switch_i_s1_translator|av_readdata_pre\(0),
	datad => \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	combout => \rsp_xbar_mux_001|src_data[0]~4_combout\);

-- Location: LCCOMB_X33_Y13_N16
\push_button_i|read_mux_out[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \push_button_i|read_mux_out[0]~1_combout\ = (\push_button_i|read_mux_out[0]~0_combout\) # ((!\cpu_0|W_alu_result\(3) & (\push_button_i_external_connection_export~combout\(0) & !\cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i|read_mux_out[0]~0_combout\,
	datab => \cpu_0|W_alu_result\(3),
	datac => \push_button_i_external_connection_export~combout\(0),
	datad => \cpu_0|W_alu_result\(2),
	combout => \push_button_i|read_mux_out[0]~1_combout\);

-- Location: LCFF_X33_Y13_N17
\push_button_i|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \push_button_i|read_mux_out[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i|readdata\(0));

-- Location: LCFF_X33_Y13_N5
\push_button_i_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \push_button_i|readdata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \push_button_i_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X33_Y13_N18
\led_red_o|readdata[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|readdata\(0) = (\led_red_o|data_out\(0) & (!\cpu_0|W_alu_result\(3) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_red_o|data_out\(0),
	datac => \cpu_0|W_alu_result\(3),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_red_o|readdata\(0));

-- Location: LCFF_X33_Y13_N19
\led_red_o_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|readdata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X33_Y13_N4
\rsp_xbar_mux_001|src_data[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[0]~3_combout\ = (\push_button_i_s1_translator|read_latency_shift_reg\(0) & ((\push_button_i_s1_translator|av_readdata_pre\(0)) # ((\led_red_o_s1_translator|read_latency_shift_reg\(0) & 
-- \led_red_o_s1_translator|av_readdata_pre\(0))))) # (!\push_button_i_s1_translator|read_latency_shift_reg\(0) & (\led_red_o_s1_translator|read_latency_shift_reg\(0) & ((\led_red_o_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \push_button_i_s1_translator|read_latency_shift_reg\(0),
	datab => \led_red_o_s1_translator|read_latency_shift_reg\(0),
	datac => \push_button_i_s1_translator|av_readdata_pre\(0),
	datad => \led_red_o_s1_translator|av_readdata_pre\(0),
	combout => \rsp_xbar_mux_001|src_data[0]~3_combout\);

-- Location: LCCOMB_X33_Y14_N28
\custom_counter_component_0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|Mux1~0_combout\ = (\cpu_0|W_alu_result\(3) & (((\cpu_0|W_alu_result\(2))))) # (!\cpu_0|W_alu_result\(3) & ((\cpu_0|W_alu_result\(2) & (\custom_counter_component_0|reset_counter~regout\)) # (!\cpu_0|W_alu_result\(2) & 
-- ((!\custom_counter_component_0|custom_counter_unit_inst|counter_value\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|reset_counter~regout\,
	datab => \cpu_0|W_alu_result\(3),
	datac => \cpu_0|W_alu_result\(2),
	datad => \custom_counter_component_0|custom_counter_unit_inst|counter_value\(0),
	combout => \custom_counter_component_0|Mux1~0_combout\);

-- Location: LCCOMB_X33_Y13_N8
\custom_counter_component_0|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \custom_counter_component_0|Mux1~1_combout\ = (\cpu_0|W_alu_result\(3) & ((\custom_counter_component_0|Mux1~0_combout\ & ((\custom_counter_component_0|load_config\(0)))) # (!\custom_counter_component_0|Mux1~0_combout\ & 
-- (\custom_counter_component_0|custom_counter_unit_inst|counter_expire~regout\)))) # (!\cpu_0|W_alu_result\(3) & (((\custom_counter_component_0|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \custom_counter_component_0|custom_counter_unit_inst|counter_expire~regout\,
	datab => \cpu_0|W_alu_result\(3),
	datac => \custom_counter_component_0|load_config\(0),
	datad => \custom_counter_component_0|Mux1~0_combout\,
	combout => \custom_counter_component_0|Mux1~1_combout\);

-- Location: LCFF_X33_Y13_N9
\custom_counter_component_0|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \custom_counter_component_0|Mux1~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \custom_counter_component_0|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0|readdata\(0));

-- Location: LCFF_X33_Y13_N1
\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \custom_counter_component_0|readdata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X25_Y12_N8
\led_green_o|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|data_out[0]~feeder_combout\ = \cpu_0|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(0),
	combout => \led_green_o|data_out[0]~feeder_combout\);

-- Location: LCFF_X25_Y12_N9
\led_green_o|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|data_out[0]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_green_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o|data_out\(0));

-- Location: LCCOMB_X33_Y13_N10
\led_green_o|readdata[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|readdata\(0) = (!\cpu_0|W_alu_result\(3) & (\led_green_o|data_out\(0) & !\cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_alu_result\(3),
	datac => \led_green_o|data_out\(0),
	datad => \cpu_0|W_alu_result\(2),
	combout => \led_green_o|readdata\(0));

-- Location: LCFF_X33_Y13_N11
\led_green_o_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|readdata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X33_Y13_N0
\rsp_xbar_mux_001|src_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[0]~2_combout\ = (\led_green_o_s1_translator|read_latency_shift_reg\(0) & ((\led_green_o_s1_translator|av_readdata_pre\(0)) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(0))))) # (!\led_green_o_s1_translator|read_latency_shift_reg\(0) & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led_green_o_s1_translator|read_latency_shift_reg\(0),
	datab => \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datad => \led_green_o_s1_translator|av_readdata_pre\(0),
	combout => \rsp_xbar_mux_001|src_data[0]~2_combout\);

-- Location: LCCOMB_X33_Y13_N28
\rsp_xbar_mux_001|src_data[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux_001|src_data[0]~5_combout\ = (\rsp_xbar_mux_001|src_payload~1_combout\) # ((\rsp_xbar_mux_001|src_data[0]~4_combout\) # ((\rsp_xbar_mux_001|src_data[0]~3_combout\) # (\rsp_xbar_mux_001|src_data[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~1_combout\,
	datab => \rsp_xbar_mux_001|src_data[0]~4_combout\,
	datac => \rsp_xbar_mux_001|src_data[0]~3_combout\,
	datad => \rsp_xbar_mux_001|src_data[0]~2_combout\,
	combout => \rsp_xbar_mux_001|src_data[0]~5_combout\);

-- Location: LCCOMB_X28_Y16_N18
\cpu_0|av_ld_byte0_data_nxt[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|av_ld_byte0_data_nxt[0]~8_combout\ = (\cpu_0|av_ld_rshift8~1_combout\ & ((\rsp_xbar_mux_001|src_payload~0_combout\) # ((\rsp_xbar_mux_001|src_data[0]~5_combout\)))) # (!\cpu_0|av_ld_rshift8~1_combout\ & (((\cpu_0|av_ld_byte1_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \cpu_0|av_ld_byte1_data\(0),
	datac => \cpu_0|av_ld_rshift8~1_combout\,
	datad => \rsp_xbar_mux_001|src_data[0]~5_combout\,
	combout => \cpu_0|av_ld_byte0_data_nxt[0]~8_combout\);

-- Location: LCFF_X28_Y16_N19
\cpu_0|av_ld_byte0_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|av_ld_byte0_data_nxt[0]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|av_ld_byte0_data\(0));

-- Location: LCCOMB_X28_Y16_N16
\cpu_0|W_rf_wr_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_rf_wr_data[0]~2_combout\ = (\cpu_0|R_ctrl_ld~regout\ & (((\cpu_0|av_ld_byte0_data\(0))))) # (!\cpu_0|R_ctrl_ld~regout\ & ((\cpu_0|W_rf_wr_data[0]~0_combout\) # ((\cpu_0|W_rf_wr_data[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|W_rf_wr_data[0]~0_combout\,
	datab => \cpu_0|W_rf_wr_data[0]~1_combout\,
	datac => \cpu_0|R_ctrl_ld~regout\,
	datad => \cpu_0|av_ld_byte0_data\(0),
	combout => \cpu_0|W_rf_wr_data[0]~2_combout\);

-- Location: LCFF_X25_Y15_N27
\cpu_0|d_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|d_writedata\(0));

-- Location: LCCOMB_X22_Y14_N8
\cmd_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~0_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(0),
	combout => \cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X25_Y14_N16
\cmd_xbar_mux_001|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~16_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(16),
	combout => \cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X23_Y12_N18
\width_adapter|address_reg[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|address_reg[3]~1_combout\ = ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\push_button_i_s1_translator|waitrequest_reset_override~regout\) # 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)))) # (!\width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datac => \push_button_i_s1_translator|waitrequest_reset_override~regout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \width_adapter|address_reg[3]~1_combout\);

-- Location: LCFF_X25_Y14_N17
\width_adapter|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(0));

-- Location: LCFF_X22_Y14_N9
\sram_0|writedata_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~0_combout\,
	sdata => \width_adapter|data_reg\(0),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(0));

-- Location: LCCOMB_X22_Y13_N30
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\cpu_0_data_master_translator|write_accepted~regout\ & (\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\ & 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & \cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0_data_master_translator|write_accepted~regout\,
	datab => \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X22_Y13_N10
\sram_0|is_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0|is_write~0_combout\ = (\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (\cmd_xbar_mux_001|WideOr1~combout\ & 
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \cmd_xbar_mux_001|WideOr1~combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	combout => \sram_0|is_write~0_combout\);

-- Location: LCFF_X22_Y13_N11
\sram_0|is_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0|is_write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|is_write~regout\);

-- Location: LCCOMB_X22_Y14_N18
\cmd_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~1_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(1),
	combout => \cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X25_Y14_N18
\cmd_xbar_mux_001|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~17_combout\ = (\cpu_0|d_writedata\(17) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|d_writedata\(17),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: LCFF_X25_Y14_N19
\width_adapter|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(1));

-- Location: LCFF_X22_Y14_N19
\sram_0|writedata_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~1_combout\,
	sdata => \width_adapter|data_reg\(1),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(1));

-- Location: LCCOMB_X22_Y14_N28
\cmd_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~2_combout\ = (\cpu_0|d_writedata\(2) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|d_writedata\(2),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X25_Y14_N4
\cmd_xbar_mux_001|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~18_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(18),
	combout => \cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCFF_X25_Y14_N5
\width_adapter|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(2));

-- Location: LCFF_X22_Y14_N29
\sram_0|writedata_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~2_combout\,
	sdata => \width_adapter|data_reg\(2),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(2));

-- Location: LCCOMB_X22_Y14_N6
\cmd_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~3_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(3),
	combout => \cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X25_Y14_N30
\cmd_xbar_mux_001|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~19_combout\ = (\cpu_0|d_writedata\(19) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_writedata\(19),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: LCFF_X25_Y14_N31
\width_adapter|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~19_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(3));

-- Location: LCFF_X22_Y14_N7
\sram_0|writedata_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~3_combout\,
	sdata => \width_adapter|data_reg\(3),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(3));

-- Location: LCCOMB_X22_Y14_N0
\cmd_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~4_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(4),
	combout => \cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X25_Y14_N8
\cmd_xbar_mux_001|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~20_combout\ = (\cpu_0|d_writedata\(20) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_writedata\(20),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: LCFF_X25_Y14_N9
\width_adapter|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(4));

-- Location: LCFF_X22_Y14_N1
\sram_0|writedata_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~4_combout\,
	sdata => \width_adapter|data_reg\(4),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(4));

-- Location: LCCOMB_X22_Y14_N26
\cmd_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~5_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(5),
	combout => \cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X25_Y14_N10
\cmd_xbar_mux_001|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~21_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(21),
	combout => \cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCFF_X25_Y14_N11
\width_adapter|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~21_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(5));

-- Location: LCFF_X22_Y14_N27
\sram_0|writedata_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~5_combout\,
	sdata => \width_adapter|data_reg\(5),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(5));

-- Location: LCCOMB_X24_Y12_N0
\cmd_xbar_mux_001|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~6_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(6),
	combout => \cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X25_Y14_N12
\cmd_xbar_mux_001|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~22_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(22),
	combout => \cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: LCFF_X25_Y14_N13
\width_adapter|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(6));

-- Location: LCFF_X24_Y12_N1
\sram_0|writedata_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~6_combout\,
	sdata => \width_adapter|data_reg\(6),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(6));

-- Location: LCCOMB_X24_Y12_N26
\cmd_xbar_mux_001|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~7_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(7),
	combout => \cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X25_Y13_N16
\cmd_xbar_mux_001|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~23_combout\ = (\cpu_0|d_writedata\(23) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|d_writedata\(23),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: LCFF_X25_Y13_N17
\width_adapter|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~23_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(7));

-- Location: LCFF_X24_Y12_N27
\sram_0|writedata_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~7_combout\,
	sdata => \width_adapter|data_reg\(7),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(7));

-- Location: LCCOMB_X25_Y16_N28
\cmd_xbar_mux_001|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~8_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(8),
	combout => \cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X24_Y17_N18
\cmd_xbar_mux_001|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~24_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(24),
	combout => \cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: LCFF_X24_Y17_N19
\width_adapter|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(8));

-- Location: LCFF_X25_Y16_N29
\sram_0|writedata_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~8_combout\,
	sdata => \width_adapter|data_reg\(8),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(8));

-- Location: LCCOMB_X29_Y17_N28
\cmd_xbar_mux_001|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~9_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu_0|d_writedata\(9),
	combout => \cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X24_Y17_N12
\cmd_xbar_mux_001|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~25_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(25),
	combout => \cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: LCFF_X24_Y17_N13
\width_adapter|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~25_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(9));

-- Location: LCFF_X29_Y17_N29
\sram_0|writedata_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~9_combout\,
	sdata => \width_adapter|data_reg\(9),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(9));

-- Location: LCCOMB_X29_Y17_N30
\cmd_xbar_mux_001|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~10_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(10),
	combout => \cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X24_Y17_N30
\cmd_xbar_mux_001|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~26_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(26),
	combout => \cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: LCFF_X24_Y17_N31
\width_adapter|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~26_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(10));

-- Location: LCFF_X29_Y17_N31
\sram_0|writedata_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~10_combout\,
	sdata => \width_adapter|data_reg\(10),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(10));

-- Location: LCCOMB_X24_Y12_N12
\cmd_xbar_mux_001|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~11_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(11),
	combout => \cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X24_Y17_N16
\cmd_xbar_mux_001|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~27_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(27),
	combout => \cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: LCFF_X24_Y17_N17
\width_adapter|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~27_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(11));

-- Location: LCFF_X24_Y12_N13
\sram_0|writedata_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~11_combout\,
	sdata => \width_adapter|data_reg\(11),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(11));

-- Location: LCCOMB_X25_Y16_N30
\cmd_xbar_mux_001|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~12_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(12),
	combout => \cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X24_Y17_N26
\cmd_xbar_mux_001|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~28_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(28),
	combout => \cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: LCFF_X24_Y17_N27
\width_adapter|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~28_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(12));

-- Location: LCFF_X25_Y16_N31
\sram_0|writedata_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~12_combout\,
	sdata => \width_adapter|data_reg\(12),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(12));

-- Location: LCCOMB_X24_Y12_N22
\cmd_xbar_mux_001|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~13_combout\ = (\cpu_0|d_writedata\(13) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_0|d_writedata\(13),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X24_Y17_N28
\cmd_xbar_mux_001|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~29_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(29),
	combout => \cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCFF_X24_Y17_N29
\width_adapter|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~29_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(13));

-- Location: LCFF_X24_Y12_N23
\sram_0|writedata_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~13_combout\,
	sdata => \width_adapter|data_reg\(13),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(13));

-- Location: LCCOMB_X24_Y12_N16
\cmd_xbar_mux_001|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~14_combout\ = (\cpu_0|d_writedata\(14) & \cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|d_writedata\(14),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X24_Y17_N22
\cmd_xbar_mux_001|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~30_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(30),
	combout => \cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: LCFF_X24_Y17_N23
\width_adapter|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~30_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(14));

-- Location: LCFF_X24_Y12_N17
\sram_0|writedata_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~14_combout\,
	sdata => \width_adapter|data_reg\(14),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(14));

-- Location: LCCOMB_X22_Y14_N12
\cmd_xbar_mux_001|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~15_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(15),
	combout => \cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X22_Y13_N2
\cmd_xbar_mux_001|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~31_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_0|d_writedata\(31),
	combout => \cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: LCFF_X22_Y13_N3
\width_adapter|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~31_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \width_adapter|use_reg~regout\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|data_reg\(15));

-- Location: LCFF_X22_Y14_N13
\sram_0|writedata_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_payload~15_combout\,
	sdata => \width_adapter|data_reg\(15),
	sload => \width_adapter|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|writedata_reg\(15));

-- Location: LCCOMB_X24_Y12_N2
\led_red_o|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[0]~feeder_combout\ = \cpu_0|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(0),
	combout => \led_red_o|data_out[0]~feeder_combout\);

-- Location: LCFF_X24_Y12_N3
\led_red_o|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[0]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(0));

-- Location: LCCOMB_X25_Y15_N16
\led_red_o|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[2]~feeder_combout\ = \cpu_0|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(2),
	combout => \led_red_o|data_out[2]~feeder_combout\);

-- Location: LCFF_X25_Y15_N17
\led_red_o|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[2]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(2));

-- Location: LCCOMB_X24_Y12_N14
\led_red_o|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[3]~feeder_combout\ = \cpu_0|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|d_writedata\(3),
	combout => \led_red_o|data_out[3]~feeder_combout\);

-- Location: LCFF_X24_Y12_N15
\led_red_o|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[3]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(3));

-- Location: LCCOMB_X24_Y12_N10
\led_red_o|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[5]~feeder_combout\ = \cpu_0|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(5),
	combout => \led_red_o|data_out[5]~feeder_combout\);

-- Location: LCFF_X24_Y12_N11
\led_red_o|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[5]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(5));

-- Location: LCCOMB_X24_Y12_N28
\led_red_o|data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[6]~feeder_combout\ = \cpu_0|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(6),
	combout => \led_red_o|data_out[6]~feeder_combout\);

-- Location: LCFF_X24_Y12_N29
\led_red_o|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[6]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(6));

-- Location: LCCOMB_X24_Y12_N6
\led_red_o|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[7]~feeder_combout\ = \cpu_0|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(7),
	combout => \led_red_o|data_out[7]~feeder_combout\);

-- Location: LCFF_X24_Y12_N7
\led_red_o|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[7]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(7));

-- Location: LCCOMB_X25_Y16_N16
\led_red_o|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[8]~feeder_combout\ = \cpu_0|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(8),
	combout => \led_red_o|data_out[8]~feeder_combout\);

-- Location: LCFF_X25_Y16_N17
\led_red_o|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[8]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(8));

-- Location: LCCOMB_X29_Y17_N18
\led_red_o|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[10]~feeder_combout\ = \cpu_0|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(10),
	combout => \led_red_o|data_out[10]~feeder_combout\);

-- Location: LCFF_X29_Y17_N19
\led_red_o|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[10]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(10));

-- Location: LCCOMB_X25_Y15_N18
\led_red_o|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[11]~feeder_combout\ = \cpu_0|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(11),
	combout => \led_red_o|data_out[11]~feeder_combout\);

-- Location: LCFF_X25_Y15_N19
\led_red_o|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[11]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(11));

-- Location: LCFF_X25_Y15_N13
\led_red_o|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(13));

-- Location: LCCOMB_X25_Y15_N24
\led_red_o|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[15]~feeder_combout\ = \cpu_0|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(15),
	combout => \led_red_o|data_out[15]~feeder_combout\);

-- Location: LCFF_X25_Y15_N25
\led_red_o|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[15]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(15));

-- Location: LCCOMB_X25_Y14_N6
\led_red_o|data_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[16]~feeder_combout\ = \cpu_0|d_writedata\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(16),
	combout => \led_red_o|data_out[16]~feeder_combout\);

-- Location: LCFF_X25_Y14_N7
\led_red_o|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[16]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(16));

-- Location: LCCOMB_X25_Y14_N0
\led_red_o|data_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_red_o|data_out[17]~feeder_combout\ = \cpu_0|d_writedata\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_0|d_writedata\(17),
	combout => \led_red_o|data_out[17]~feeder_combout\);

-- Location: LCFF_X25_Y14_N1
\led_red_o|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_red_o|data_out[17]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_red_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_red_o|data_out\(17));

-- Location: LCFF_X25_Y12_N3
\led_green_o|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \led_green_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o|data_out\(1));

-- Location: LCFF_X25_Y12_N25
\led_green_o|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \led_green_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o|data_out\(4));

-- Location: LCFF_X25_Y12_N19
\led_green_o|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \led_green_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o|data_out\(5));

-- Location: LCFF_X25_Y12_N13
\led_green_o|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \led_green_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o|data_out\(6));

-- Location: LCCOMB_X25_Y12_N6
\led_green_o|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_green_o|data_out[7]~feeder_combout\ = \cpu_0|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_0|d_writedata\(7),
	combout => \led_green_o|data_out[7]~feeder_combout\);

-- Location: LCFF_X25_Y12_N7
\led_green_o|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \led_green_o|data_out[7]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \led_green_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o|data_out\(7));

-- Location: LCFF_X25_Y12_N1
\led_green_o|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	sdata => \cpu_0|d_writedata\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \led_green_o|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \led_green_o|data_out\(8));

-- Location: LCCOMB_X23_Y12_N2
\width_adapter|out_data[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[19]~0_combout\ = (\width_adapter|address_reg\(1) & \width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \width_adapter|address_reg\(1),
	datad => \width_adapter|use_reg~regout\,
	combout => \width_adapter|out_data[19]~0_combout\);

-- Location: LCFF_X23_Y12_N3
\sram_0|SRAM_ADDR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(0));

-- Location: LCCOMB_X25_Y13_N22
\cmd_xbar_mux_001|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(38) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu_0|F_pc\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|W_alu_result\(2))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|saved_grant\(1) & 
-- (\cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu_0|W_alu_result\(2),
	datad => \cpu_0|F_pc\(0),
	combout => \cmd_xbar_mux_001|src_data\(38));

-- Location: LCFF_X25_Y13_N23
\width_adapter|address_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(38),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(2));

-- Location: LCCOMB_X25_Y13_N18
\width_adapter|out_data[20]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[20]~1_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|address_reg\(2))) # (!\width_adapter|use_reg~regout\ & ((\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datac => \width_adapter|address_reg\(2),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|out_data[20]~1_combout\);

-- Location: LCFF_X25_Y13_N19
\sram_0|SRAM_ADDR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(1));

-- Location: LCCOMB_X25_Y13_N24
\cmd_xbar_mux_001|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(39) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu_0|F_pc\(1)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|W_alu_result\(3))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|saved_grant\(1) & 
-- ((\cpu_0|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu_0|F_pc\(1),
	datad => \cpu_0|W_alu_result\(3),
	combout => \cmd_xbar_mux_001|src_data\(39));

-- Location: LCFF_X25_Y13_N25
\width_adapter|address_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(39),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(3));

-- Location: LCCOMB_X25_Y13_N12
\width_adapter|out_data[21]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[21]~2_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|address_reg\(3))) # (!\width_adapter|use_reg~regout\ & ((\cmd_xbar_mux_001|src_data\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datac => \width_adapter|address_reg\(3),
	datad => \cmd_xbar_mux_001|src_data\(39),
	combout => \width_adapter|out_data[21]~2_combout\);

-- Location: LCFF_X25_Y13_N13
\sram_0|SRAM_ADDR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(2));

-- Location: LCFF_X28_Y20_N11
\cpu_0|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[2]~1_combout\,
	sdata => \cpu_0|F_pc_plus_one[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(2));

-- Location: LCCOMB_X25_Y13_N2
\cmd_xbar_mux_001|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(40) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu_0|F_pc\(2)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|W_alu_result\(4))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|saved_grant\(1) & 
-- ((\cpu_0|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu_0|F_pc\(2),
	datad => \cpu_0|W_alu_result\(4),
	combout => \cmd_xbar_mux_001|src_data\(40));

-- Location: LCFF_X25_Y13_N3
\width_adapter|address_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(40),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(4));

-- Location: LCCOMB_X25_Y13_N30
\width_adapter|out_data[22]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[22]~3_combout\ = (\width_adapter|use_reg~regout\ & ((\width_adapter|address_reg\(4)))) # (!\width_adapter|use_reg~regout\ & (\cmd_xbar_mux_001|src_data\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datac => \cmd_xbar_mux_001|src_data\(40),
	datad => \width_adapter|address_reg\(4),
	combout => \width_adapter|out_data[22]~3_combout\);

-- Location: LCFF_X25_Y13_N31
\sram_0|SRAM_ADDR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(3));

-- Location: LCCOMB_X25_Y13_N4
\cmd_xbar_mux_001|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(41) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu_0|F_pc\(3)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|W_alu_result\(5))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|saved_grant\(1) & 
-- (\cpu_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu_0|W_alu_result\(5),
	datad => \cpu_0|F_pc\(3),
	combout => \cmd_xbar_mux_001|src_data\(41));

-- Location: LCFF_X25_Y13_N5
\width_adapter|address_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(41),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(5));

-- Location: LCCOMB_X25_Y13_N8
\width_adapter|out_data[23]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[23]~4_combout\ = (\width_adapter|use_reg~regout\ & ((\width_adapter|address_reg\(5)))) # (!\width_adapter|use_reg~regout\ & (\cmd_xbar_mux_001|src_data\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datac => \cmd_xbar_mux_001|src_data\(41),
	datad => \width_adapter|address_reg\(5),
	combout => \width_adapter|out_data[23]~4_combout\);

-- Location: LCFF_X25_Y13_N9
\sram_0|SRAM_ADDR[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(4));

-- Location: LCCOMB_X25_Y13_N14
\cmd_xbar_mux_001|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(42) = (\cpu_0|F_pc\(4) & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|W_alu_result\(6))))) # (!\cpu_0|F_pc\(4) & (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(4),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu_0|W_alu_result\(6),
	combout => \cmd_xbar_mux_001|src_data\(42));

-- Location: LCFF_X25_Y13_N15
\width_adapter|address_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(42),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(6));

-- Location: LCCOMB_X25_Y13_N26
\width_adapter|out_data[24]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[24]~5_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|address_reg\(6))) # (!\width_adapter|use_reg~regout\ & ((\cmd_xbar_mux_001|src_data\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datab => \width_adapter|address_reg\(6),
	datad => \cmd_xbar_mux_001|src_data\(42),
	combout => \width_adapter|out_data[24]~5_combout\);

-- Location: LCFF_X25_Y13_N27
\sram_0|SRAM_ADDR[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[24]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(5));

-- Location: LCCOMB_X25_Y13_N0
\cmd_xbar_mux_001|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(43) = (\cpu_0|F_pc\(5) & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu_0|W_alu_result\(7))))) # (!\cpu_0|F_pc\(5) & (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc\(5),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu_0|W_alu_result\(7),
	combout => \cmd_xbar_mux_001|src_data\(43));

-- Location: LCFF_X25_Y13_N1
\width_adapter|address_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(43),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(7));

-- Location: LCCOMB_X25_Y13_N28
\width_adapter|out_data[25]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[25]~6_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|address_reg\(7))) # (!\width_adapter|use_reg~regout\ & ((\cmd_xbar_mux_001|src_data\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datac => \width_adapter|address_reg\(7),
	datad => \cmd_xbar_mux_001|src_data\(43),
	combout => \width_adapter|out_data[25]~6_combout\);

-- Location: LCFF_X25_Y13_N29
\sram_0|SRAM_ADDR[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[25]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(6));

-- Location: LCCOMB_X24_Y14_N4
\cmd_xbar_mux_001|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(44) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(8)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu_0|F_pc\(6))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu_0|F_pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu_0|F_pc\(6),
	datad => \cpu_0|W_alu_result\(8),
	combout => \cmd_xbar_mux_001|src_data\(44));

-- Location: LCFF_X24_Y14_N5
\width_adapter|address_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(44),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(8));

-- Location: LCCOMB_X24_Y14_N16
\width_adapter|out_data[26]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[26]~7_combout\ = (\width_adapter|use_reg~regout\ & ((\width_adapter|address_reg\(8)))) # (!\width_adapter|use_reg~regout\ & (\cmd_xbar_mux_001|src_data\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|src_data\(44),
	datac => \width_adapter|address_reg\(8),
	datad => \width_adapter|use_reg~regout\,
	combout => \width_adapter|out_data[26]~7_combout\);

-- Location: LCFF_X24_Y14_N17
\sram_0|SRAM_ADDR[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[26]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(7));

-- Location: LCCOMB_X24_Y14_N14
\cmd_xbar_mux_001|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(45) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(9)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu_0|F_pc\(7))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu_0|F_pc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu_0|F_pc\(7),
	datad => \cpu_0|W_alu_result\(9),
	combout => \cmd_xbar_mux_001|src_data\(45));

-- Location: LCFF_X24_Y14_N15
\width_adapter|address_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(45),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(9));

-- Location: LCCOMB_X24_Y14_N18
\width_adapter|out_data[27]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[27]~8_combout\ = (\width_adapter|use_reg~regout\ & ((\width_adapter|address_reg\(9)))) # (!\width_adapter|use_reg~regout\ & (\cmd_xbar_mux_001|src_data\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datac => \cmd_xbar_mux_001|src_data\(45),
	datad => \width_adapter|address_reg\(9),
	combout => \width_adapter|out_data[27]~8_combout\);

-- Location: LCFF_X24_Y14_N19
\sram_0|SRAM_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[27]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(8));

-- Location: LCCOMB_X24_Y14_N8
\cmd_xbar_mux_001|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(46) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(10)) # ((\cpu_0|F_pc\(8) & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cpu_0|F_pc\(8) & (\cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu_0|F_pc\(8),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu_0|W_alu_result\(10),
	combout => \cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X24_Y14_N12
\width_adapter|out_data[28]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[28]~9_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|address_reg\(10))) # (!\width_adapter|use_reg~regout\ & ((\cmd_xbar_mux_001|src_data\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|address_reg\(10),
	datab => \cmd_xbar_mux_001|src_data\(46),
	datad => \width_adapter|use_reg~regout\,
	combout => \width_adapter|out_data[28]~9_combout\);

-- Location: LCFF_X24_Y14_N13
\sram_0|SRAM_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[28]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(9));

-- Location: LCCOMB_X24_Y14_N10
\cmd_xbar_mux_001|src_data[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(47) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(11)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu_0|F_pc\(9))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cmd_xbar_mux_001|saved_grant\(0) & 
-- ((\cpu_0|F_pc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu_0|W_alu_result\(11),
	datad => \cpu_0|F_pc\(9),
	combout => \cmd_xbar_mux_001|src_data\(47));

-- Location: LCFF_X24_Y14_N11
\width_adapter|address_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(47),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(11));

-- Location: LCCOMB_X24_Y14_N6
\width_adapter|out_data[29]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[29]~10_combout\ = (\width_adapter|use_reg~regout\ & ((\width_adapter|address_reg\(11)))) # (!\width_adapter|use_reg~regout\ & (\cmd_xbar_mux_001|src_data\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datac => \cmd_xbar_mux_001|src_data\(47),
	datad => \width_adapter|address_reg\(11),
	combout => \width_adapter|out_data[29]~10_combout\);

-- Location: LCFF_X24_Y14_N7
\sram_0|SRAM_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[29]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(10));

-- Location: LCCOMB_X24_Y14_N28
\cmd_xbar_mux_001|src_data[48]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(48) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(12)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu_0|F_pc\(10))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cmd_xbar_mux_001|saved_grant\(0) & 
-- (\cpu_0|F_pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu_0|F_pc\(10),
	datad => \cpu_0|W_alu_result\(12),
	combout => \cmd_xbar_mux_001|src_data\(48));

-- Location: LCFF_X24_Y14_N29
\width_adapter|address_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(48),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(12));

-- Location: LCCOMB_X24_Y14_N0
\width_adapter|out_data[30]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[30]~11_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|address_reg\(12))) # (!\width_adapter|use_reg~regout\ & ((\cmd_xbar_mux_001|src_data\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datac => \width_adapter|address_reg\(12),
	datad => \cmd_xbar_mux_001|src_data\(48),
	combout => \width_adapter|out_data[30]~11_combout\);

-- Location: LCFF_X24_Y14_N1
\sram_0|SRAM_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[30]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(11));

-- Location: LCFF_X28_Y19_N21
\cpu_0|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[11]~8_combout\,
	sdata => \cpu_0|F_pc_plus_one[11]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(11));

-- Location: LCCOMB_X24_Y14_N30
\cmd_xbar_mux_001|src_data[49]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(49) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(13)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu_0|F_pc\(11))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cmd_xbar_mux_001|saved_grant\(0) & 
-- (\cpu_0|F_pc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu_0|F_pc\(11),
	datad => \cpu_0|W_alu_result\(13),
	combout => \cmd_xbar_mux_001|src_data\(49));

-- Location: LCFF_X24_Y14_N31
\width_adapter|address_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(49),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(13));

-- Location: LCCOMB_X24_Y14_N26
\width_adapter|out_data[31]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[31]~12_combout\ = (\width_adapter|use_reg~regout\ & ((\width_adapter|address_reg\(13)))) # (!\width_adapter|use_reg~regout\ & (\cmd_xbar_mux_001|src_data\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|use_reg~regout\,
	datab => \cmd_xbar_mux_001|src_data\(49),
	datad => \width_adapter|address_reg\(13),
	combout => \width_adapter|out_data[31]~12_combout\);

-- Location: LCFF_X24_Y14_N27
\sram_0|SRAM_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[31]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(12));

-- Location: LCFF_X28_Y19_N23
\cpu_0|F_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[12]~9_combout\,
	sdata => \cpu_0|F_pc_plus_one[12]~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(12));

-- Location: LCCOMB_X24_Y14_N24
\cmd_xbar_mux_001|src_data[50]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(50) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(14)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu_0|F_pc\(12))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cmd_xbar_mux_001|saved_grant\(0) & 
-- ((\cpu_0|F_pc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu_0|W_alu_result\(14),
	datad => \cpu_0|F_pc\(12),
	combout => \cmd_xbar_mux_001|src_data\(50));

-- Location: LCFF_X24_Y14_N25
\width_adapter|address_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(50),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(14));

-- Location: LCCOMB_X24_Y12_N24
\width_adapter|out_data[32]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[32]~13_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|address_reg\(14))) # (!\width_adapter|use_reg~regout\ & ((\cmd_xbar_mux_001|src_data\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter|use_reg~regout\,
	datac => \width_adapter|address_reg\(14),
	datad => \cmd_xbar_mux_001|src_data\(50),
	combout => \width_adapter|out_data[32]~13_combout\);

-- Location: LCFF_X24_Y12_N25
\sram_0|SRAM_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[32]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(13));

-- Location: LCCOMB_X28_Y19_N24
\cpu_0|F_pc[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|F_pc[13]~10_combout\ = (\cpu_0|E_alu_sub~regout\ & (\cpu_0|Add1~30_combout\)) # (!\cpu_0|E_alu_sub~regout\ & ((\cpu_0|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|Add1~30_combout\,
	datab => \cpu_0|E_alu_sub~regout\,
	datad => \cpu_0|Add2~30_combout\,
	combout => \cpu_0|F_pc[13]~10_combout\);

-- Location: LCFF_X28_Y19_N25
\cpu_0|F_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|F_pc[13]~10_combout\,
	sdata => \cpu_0|F_pc_plus_one[13]~26_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|F_pc\(13));

-- Location: LCCOMB_X22_Y14_N30
\cmd_xbar_mux_001|src_data[51]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(51) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(15)) # ((\cpu_0|F_pc\(13) & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cpu_0|F_pc\(13) & 
-- (\cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu_0|F_pc\(13),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu_0|W_alu_result\(15),
	combout => \cmd_xbar_mux_001|src_data\(51));

-- Location: LCFF_X22_Y14_N31
\width_adapter|address_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(51),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(15));

-- Location: LCCOMB_X22_Y14_N22
\width_adapter|out_data[33]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[33]~14_combout\ = (\width_adapter|use_reg~regout\ & ((\width_adapter|address_reg\(15)))) # (!\width_adapter|use_reg~regout\ & (\cmd_xbar_mux_001|src_data\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(51),
	datab => \width_adapter|address_reg\(15),
	datac => \width_adapter|use_reg~regout\,
	combout => \width_adapter|out_data[33]~14_combout\);

-- Location: LCFF_X22_Y14_N23
\sram_0|SRAM_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[33]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(14));

-- Location: LCCOMB_X31_Y17_N14
\cpu_0|E_logic_result[16]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|E_logic_result[16]~5_combout\ = (\cpu_0|E_src1\(16) & (\cpu_0|R_logic_op\(1) $ (((\cpu_0|R_logic_op\(0) & \cpu_0|E_src2\(16)))))) # (!\cpu_0|E_src1\(16) & ((\cpu_0|R_logic_op\(1) & ((\cpu_0|E_src2\(16)))) # (!\cpu_0|R_logic_op\(1) & 
-- (!\cpu_0|R_logic_op\(0) & !\cpu_0|E_src2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|R_logic_op\(1),
	datab => \cpu_0|E_src1\(16),
	datac => \cpu_0|R_logic_op\(0),
	datad => \cpu_0|E_src2\(16),
	combout => \cpu_0|E_logic_result[16]~5_combout\);

-- Location: LCCOMB_X32_Y16_N0
\cpu_0|W_alu_result[16]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_0|W_alu_result[16]~4_combout\ = (\cpu_0|R_ctrl_logic~regout\ & ((\cpu_0|E_logic_result[16]~5_combout\))) # (!\cpu_0|R_ctrl_logic~regout\ & (\cpu_0|F_pc[14]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_0|F_pc[14]~11_combout\,
	datab => \cpu_0|R_ctrl_logic~regout\,
	datad => \cpu_0|E_logic_result[16]~5_combout\,
	combout => \cpu_0|W_alu_result[16]~4_combout\);

-- Location: LCFF_X32_Y16_N1
\cpu_0|W_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cpu_0|W_alu_result[16]~4_combout\,
	sdata => \cpu_0|E_shift_rot_result\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu_0|E_alu_result~22_combout\,
	sload => \cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_0|W_alu_result\(16));

-- Location: LCCOMB_X22_Y14_N24
\cmd_xbar_mux_001|src_data[52]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(52) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(16)) # ((\cpu_0|F_pc\(14) & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cpu_0|F_pc\(14) & 
-- (\cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu_0|F_pc\(14),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu_0|W_alu_result\(16),
	combout => \cmd_xbar_mux_001|src_data\(52));

-- Location: LCCOMB_X22_Y14_N16
\width_adapter|out_data[34]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[34]~15_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|address_reg\(16))) # (!\width_adapter|use_reg~regout\ & ((\cmd_xbar_mux_001|src_data\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|address_reg\(16),
	datab => \width_adapter|use_reg~regout\,
	datad => \cmd_xbar_mux_001|src_data\(52),
	combout => \width_adapter|out_data[34]~15_combout\);

-- Location: LCFF_X22_Y14_N17
\sram_0|SRAM_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[34]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(15));

-- Location: LCCOMB_X22_Y14_N2
\cmd_xbar_mux_001|src_data[53]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(53) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(17)) # ((\cpu_0|F_pc\(15) & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cpu_0|F_pc\(15) & 
-- (\cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu_0|F_pc\(15),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu_0|W_alu_result\(17),
	combout => \cmd_xbar_mux_001|src_data\(53));

-- Location: LCFF_X22_Y14_N3
\width_adapter|address_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|src_data\(53),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|address_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|address_reg\(17));

-- Location: LCCOMB_X22_Y14_N10
\width_adapter|out_data[35]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[35]~16_combout\ = (\width_adapter|use_reg~regout\ & ((\width_adapter|address_reg\(17)))) # (!\width_adapter|use_reg~regout\ & (\cmd_xbar_mux_001|src_data\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|src_data\(53),
	datac => \width_adapter|use_reg~regout\,
	datad => \width_adapter|address_reg\(17),
	combout => \width_adapter|out_data[35]~16_combout\);

-- Location: LCFF_X22_Y14_N11
\sram_0|SRAM_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[35]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(16));

-- Location: LCCOMB_X22_Y14_N20
\cmd_xbar_mux_001|src_data[54]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(54) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu_0|W_alu_result\(18)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu_0|F_pc\(16))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (((\cmd_xbar_mux_001|saved_grant\(0) & 
-- \cpu_0|F_pc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu_0|W_alu_result\(18),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu_0|F_pc\(16),
	combout => \cmd_xbar_mux_001|src_data\(54));

-- Location: LCCOMB_X22_Y14_N4
\width_adapter|out_data[36]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|out_data[36]~17_combout\ = (\width_adapter|use_reg~regout\ & (\width_adapter|address_reg\(18))) # (!\width_adapter|use_reg~regout\ & ((\cmd_xbar_mux_001|src_data\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|address_reg\(18),
	datac => \width_adapter|use_reg~regout\,
	datad => \cmd_xbar_mux_001|src_data\(54),
	combout => \width_adapter|out_data[36]~17_combout\);

-- Location: LCFF_X22_Y14_N5
\sram_0|SRAM_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \width_adapter|out_data[36]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_ADDR\(17));

-- Location: LCCOMB_X22_Y13_N18
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\ = ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)) # 
-- ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # (!\cmd_xbar_mux_001|WideOr1~combout\))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \cmd_xbar_mux_001|WideOr1~combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\);

-- Location: LCCOMB_X22_Y13_N28
\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\ = ((!\cmd_xbar_mux_001|WideOr1~combout\) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)) # 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \cmd_xbar_mux_001|WideOr1~combout\,
	combout => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\);

-- Location: LCCOMB_X22_Y13_N4
\sram_0|SRAM_LB_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0|SRAM_LB_N~0_combout\ = (\width_adapter|out_data[16]~18_combout\ & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\ & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\))) # 
-- (!\width_adapter|out_data[16]~18_combout\ & (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\ & \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\)) # 
-- (!\width_adapter|out_data[16]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|out_data[16]~18_combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datad => \width_adapter|out_data[16]~19_combout\,
	combout => \sram_0|SRAM_LB_N~0_combout\);

-- Location: LCFF_X22_Y13_N5
\sram_0|SRAM_LB_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0|SRAM_LB_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_LB_N~regout\);

-- Location: LCCOMB_X22_Y13_N22
\sram_0|SRAM_UB_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0|SRAM_UB_N~0_combout\ = (\width_adapter|out_data[16]~18_combout\ & (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\ & \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\)))) # 
-- (!\width_adapter|out_data[16]~18_combout\ & (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\ & \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\)) # 
-- (!\width_adapter|out_data[17]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|out_data[16]~18_combout\,
	datab => \width_adapter|out_data[17]~20_combout\,
	datac => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\,
	combout => \sram_0|SRAM_UB_N~0_combout\);

-- Location: LCFF_X22_Y13_N23
\sram_0|SRAM_UB_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0|SRAM_UB_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_UB_N~regout\);

-- Location: LCCOMB_X22_Y13_N16
\sram_0|SRAM_LB_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \sram_0|SRAM_LB_N~1_combout\ = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\ & (((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\) # (!\cmd_xbar_mux_001|WideOr1~combout\)) # 
-- (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datab => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\,
	datac => \cmd_xbar_mux_001|WideOr1~combout\,
	datad => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \sram_0|SRAM_LB_N~1_combout\);

-- Location: LCFF_X22_Y13_N17
\sram_0|SRAM_CE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0|SRAM_LB_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_CE_N~regout\);

-- Location: LCFF_X22_Y13_N19
\sram_0|SRAM_OE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_OE_N~regout\);

-- Location: LCFF_X22_Y13_N29
\sram_0|SRAM_WE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_50_i_clk_in_clk~clkctrl_outclk\,
	datain => \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sram_0|SRAM_WE_N~regout\);

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(7));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(8));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(15));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(16));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_red_o_external_connection_export[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_red_o|data_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_red_o_external_connection_export(17));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_green_o_external_connection_export[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_green_o|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_green_o_external_connection_export(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_green_o_external_connection_export[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_green_o|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_green_o_external_connection_export(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_green_o_external_connection_export[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_green_o|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_green_o_external_connection_export(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_green_o_external_connection_export[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_green_o|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_green_o_external_connection_export(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_green_o_external_connection_export[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_green_o|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_green_o_external_connection_export(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_green_o_external_connection_export[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_green_o|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_green_o_external_connection_export(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_green_o_external_connection_export[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_green_o|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_green_o_external_connection_export(6));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_green_o_external_connection_export[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_green_o|data_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_green_o_external_connection_export(7));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_green_o_external_connection_export[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \led_green_o|data_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_green_o_external_connection_export(8));

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(0));

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(1));

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(2));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(3));

-- Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(4));

-- Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(5));

-- Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(6));

-- Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(7));

-- Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(8));

-- Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(9));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(10));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(11));

-- Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(12));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(13));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(14));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(15));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(16));

-- Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_ADDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_ADDR\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_ADDR(17));

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_LB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_LB_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_LB_N);

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_UB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_UB_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_UB_N);

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_CE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_CE_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_CE_N);

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_OE_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_OE_N);

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sram_0_external_interface_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sram_0|SRAM_WE_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sram_0_external_interface_WE_N);

-- Location: LCCOMB_X18_Y19_N30
\auto_hub|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|clr_reg~regout\,
	combout => \auto_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X19_Y18_N30
\auto_hub|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


