read -sv run_verilog_mid/adder_32b_9_99_4e0dd62733fb827ee22ae282c297c3b8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_99_4e0dd62733fb827ee22ae282c297c3b8_yosys.v
