INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_1/assignment_lab_1.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_1/assignment_lab_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
