
*** Running vivado
    with args -log pixelRadiation.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pixelRadiation.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pixelRadiation.tcl -notrace
Command: synth_design -top pixelRadiation -part xc7a200tsbg484-1 -flatten_hierarchy none -directive RuntimeOptimized
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4660 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.773 ; gain = 150.086 ; free physical = 1089 ; free virtual = 28554
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pixelRadiation' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/pixelRadiation.sv:24]
	Parameter BITS bound to: 8 - type: integer 
	Parameter NPIXELS bound to: 480000 - type: integer 
	Parameter STEPS bound to: 16 - type: integer 
	Parameter LVECTOR bound to: 64 - type: integer 
	Parameter QWIDTH bound to: 16 - type: integer 
	Parameter ADDMULTIPLYWIDTH bound to: 27 - type: integer 
	Parameter ADDERTREEWIDTH bound to: 33 - type: integer 
	Parameter ACCUMULATORWIDTH bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pixelRadiationStateMachine' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/new/pixelRadiationStateMachine.sv:40]
	Parameter BITS bound to: 8 - type: integer 
	Parameter STEPS bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/new/pixelRadiationStateMachine.sv:90]
INFO: [Synth 8-256] done synthesizing module 'pixelRadiationStateMachine' (1#1) [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/new/pixelRadiationStateMachine.sv:40]
INFO: [Synth 8-638] synthesizing module 'shiftRegister' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/shiftRegister.sv:22]
	Parameter LENGTH bound to: 64 - type: integer 
	Parameter WORDWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegister' (2#1) [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/shiftRegister.sv:22]
INFO: [Synth 8-638] synthesizing module 'circularBuffer' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/circularBuffer.sv:37]
	Parameter WORDWIDTH bound to: 16 - type: integer 
	Parameter LVECTOR bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifoFWFT' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/new/fifoFWFT.sv:18]
	Parameter FIFO_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1526]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 5 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:57]
WARNING: [Synth 8-639] system function call 'ceil' not supported [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:130]
WARNING: [Synth 8-639] system function call 'ceil' not supported [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:131]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 5 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 1024 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 61 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 59 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:437]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (3#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1481]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1481]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:920]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:967]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:978]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1305]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1339]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (6#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1305]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (6#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (6#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (6#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized3' (6#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized4' (6#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1433]
WARNING: [Synth 8-639] system function call 'ceil' not supported [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:130]
WARNING: [Synth 8-639] system function call 'ceil' not supported [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:131]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1027]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (7#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync' (8#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1526]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fifoFWFT' (9#1) [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/new/fifoFWFT.sv:18]
WARNING: [Synth 8-689] width (1024) of port connection 'dataIn' does not match port width (16) of module 'fifoFWFT' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/circularBuffer.sv:75]
WARNING: [Synth 8-689] width (1024) of port connection 'dataOut' does not match port width (16) of module 'fifoFWFT' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/circularBuffer.sv:78]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'circularBuffer' (10#1) [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/circularBuffer.sv:37]
INFO: [Synth 8-638] synthesizing module 'addMultiply' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/addMultiply.sv:74]
	Parameter LENGTHINPUT bound to: 64 - type: integer 
	Parameter WIDTHNUM1 bound to: 9 - type: integer 
	Parameter WIDTHNUM2 bound to: 16 - type: integer 
	Parameter WIDTHNUM3 bound to: 9 - type: integer 
	Parameter WIDTHNUM4 bound to: 16 - type: integer 
	Parameter WIDTHNUM5 bound to: 9 - type: integer 
	Parameter WIDTHNUM6 bound to: 16 - type: integer 
	Parameter OUTPUTWIDTH bound to: 27 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayValid' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/delayValid.sv:21]
	Parameter STAGES bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayValid' (11#1) [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/delayValid.sv:21]
INFO: [Synth 8-256] done synthesizing module 'addMultiply' (12#1) [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/addMultiply.sv:74]
INFO: [Synth 8-638] synthesizing module 'addertree_sec' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/addertree_sec.sv:3]
	Parameter NINPUTS bound to: 64 - type: integer 
	Parameter IWIDTH bound to: 27 - type: integer 
	Parameter OWIDTH bound to: 33 - type: integer 
	Parameter NSTAGES bound to: 7 - type: integer 
	Parameter TREENODES bound to: 127 - type: integer 
	Parameter SUMNODES bound to: 63 - type: integer 
	Parameter SWIDHT bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayValid__parameterized0' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/delayValid.sv:21]
	Parameter STAGES bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayValid__parameterized0' (12#1) [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/delayValid.sv:21]
INFO: [Synth 8-256] done synthesizing module 'addertree_sec' (13#1) [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/addertree_sec.sv:3]
INFO: [Synth 8-638] synthesizing module 'acumulator' [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/new/acumulator.sv:23]
	Parameter INPUTWIDTH bound to: 33 - type: integer 
	Parameter OUTPUTWIDTH bound to: 38 - type: integer 
	Parameter LIMIT bound to: 7680000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'acumulator' (14#1) [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/new/acumulator.sv:23]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'pixelRadiation' (15#1) [/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.srcs/sources_1/imports/hdl/pixelRadiation.sv:24]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pixelRadiationStateMachine has unconnected port SOF
WARNING: [Synth 8-3331] design pixelRadiationStateMachine has unconnected port EOL
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[31]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[30]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[29]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[28]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[27]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[26]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[25]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[24]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[23]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[22]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[21]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[20]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[19]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[18]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[17]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed1[16]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[31]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[30]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[29]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[28]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[27]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[26]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[25]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[24]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[23]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[22]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[21]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[20]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[19]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[18]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[17]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQRed2[16]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[31]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[30]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[29]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[28]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[27]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[26]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[25]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[24]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[23]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[22]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[21]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[20]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[19]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[18]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[17]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen1[16]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[31]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[30]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[29]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[28]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[27]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[26]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[25]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[24]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[23]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[22]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[21]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[20]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[19]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[18]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[17]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQGreen2[16]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQBlue1[31]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQBlue1[30]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQBlue1[29]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQBlue1[28]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQBlue1[27]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQBlue1[26]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQBlue1[25]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQBlue1[24]
WARNING: [Synth 8-3331] design pixelRadiation has unconnected port dataQBlue1[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.242 ; gain = 211.555 ; free physical = 1025 ; free virtual = 28493
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.242 ; gain = 211.555 ; free physical = 1026 ; free virtual = 28493
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'redMatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'redMatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'red2MatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'red2MatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'greenMatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'greenMatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'green2MatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'green2MatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'blueMatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'blueMatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'blue2MatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'blue2MatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pixelRadiation_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pixelRadiation_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1596.859 ; gain = 0.000 ; free physical = 752 ; free virtual = 28219
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1596.859 ; gain = 663.172 ; free physical = 752 ; free virtual = 28219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1596.859 ; gain = 663.172 ; free physical = 752 ; free virtual = 28219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for blue2MatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blueMatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for green2MatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for greenMatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for red2MatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redMatrixBuffer/fifoCircularBuffer/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1596.859 ; gain = 663.172 ; free physical = 752 ; free virtual = 28219
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pixelRadiationStateMachine'
INFO: [Synth 8-5545] ROM "counterNext0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "go" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "stateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "stateNext0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "stateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:800]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 LOADING |                               00 | 00000000000000000000000000000000
                    IDLE |                               01 | 00000000000000000000000000000001
                    WORK |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pixelRadiationStateMachine'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1596.859 ; gain = 663.172 ; free physical = 736 ; free virtual = 28203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 126   
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 24    
	   2 Input      7 Bit       Adders := 6     
	   4 Input      6 Bit       Adders := 18    
	   3 Input      6 Bit       Adders := 6     
	   4 Input      2 Bit       Adders := 6     
+---Registers : 
	               38 Bit    Registers := 1     
	               34 Bit    Registers := 126   
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 128   
	               16 Bit    Registers := 644   
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 32    
	                6 Bit    Registers := 24    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 102   
+---RAMs : 
	             1024 Bit         RAMs := 6     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 6     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 128   
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 144   
	   5 Input      2 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pixelRadiation 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module pixelRadiationStateMachine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 64    
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 24    
	   5 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module circularBuffer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
Module circularBuffer__xdcDup__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
Module circularBuffer__xdcDup__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
Module circularBuffer__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
Module circularBuffer__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
Module circularBuffer__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
Module delayValid 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module addMultiply 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 124   
	                9 Bit    Registers := 4     
Module delayValid__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module addertree_sec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 63    
+---Registers : 
	               34 Bit    Registers := 63    
	               30 Bit    Registers := 64    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 64    
Module acumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[63].tree_reg[63][26]' (FD) to 'addertree_sec:/mainLoop[63].tree_reg[63][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[64].tree_reg[64][26]' (FD) to 'addertree_sec:/mainLoop[64].tree_reg[64][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[63].tree_reg[63][27]' (FD) to 'addertree_sec:/mainLoop[63].tree_reg[63][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[64].tree_reg[64][27]' (FD) to 'addertree_sec:/mainLoop[64].tree_reg[64][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[63].tree_reg[63][28]' (FD) to 'addertree_sec:/mainLoop[63].tree_reg[63][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[64].tree_reg[64][28]' (FD) to 'addertree_sec:/mainLoop[64].tree_reg[64][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[65].tree_reg[65][26]' (FD) to 'addertree_sec:/mainLoop[65].tree_reg[65][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[66].tree_reg[66][26]' (FD) to 'addertree_sec:/mainLoop[66].tree_reg[66][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[65].tree_reg[65][27]' (FD) to 'addertree_sec:/mainLoop[65].tree_reg[65][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[66].tree_reg[66][27]' (FD) to 'addertree_sec:/mainLoop[66].tree_reg[66][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[65].tree_reg[65][28]' (FD) to 'addertree_sec:/mainLoop[65].tree_reg[65][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[66].tree_reg[66][28]' (FD) to 'addertree_sec:/mainLoop[66].tree_reg[66][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[67].tree_reg[67][26]' (FD) to 'addertree_sec:/mainLoop[67].tree_reg[67][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[68].tree_reg[68][26]' (FD) to 'addertree_sec:/mainLoop[68].tree_reg[68][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[67].tree_reg[67][27]' (FD) to 'addertree_sec:/mainLoop[67].tree_reg[67][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[68].tree_reg[68][27]' (FD) to 'addertree_sec:/mainLoop[68].tree_reg[68][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[67].tree_reg[67][28]' (FD) to 'addertree_sec:/mainLoop[67].tree_reg[67][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[68].tree_reg[68][28]' (FD) to 'addertree_sec:/mainLoop[68].tree_reg[68][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[69].tree_reg[69][26]' (FD) to 'addertree_sec:/mainLoop[69].tree_reg[69][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[70].tree_reg[70][26]' (FD) to 'addertree_sec:/mainLoop[70].tree_reg[70][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[69].tree_reg[69][27]' (FD) to 'addertree_sec:/mainLoop[69].tree_reg[69][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[70].tree_reg[70][27]' (FD) to 'addertree_sec:/mainLoop[70].tree_reg[70][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[69].tree_reg[69][28]' (FD) to 'addertree_sec:/mainLoop[69].tree_reg[69][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[70].tree_reg[70][28]' (FD) to 'addertree_sec:/mainLoop[70].tree_reg[70][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[71].tree_reg[71][26]' (FD) to 'addertree_sec:/mainLoop[71].tree_reg[71][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[72].tree_reg[72][26]' (FD) to 'addertree_sec:/mainLoop[72].tree_reg[72][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[71].tree_reg[71][27]' (FD) to 'addertree_sec:/mainLoop[71].tree_reg[71][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[72].tree_reg[72][27]' (FD) to 'addertree_sec:/mainLoop[72].tree_reg[72][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[71].tree_reg[71][28]' (FD) to 'addertree_sec:/mainLoop[71].tree_reg[71][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[72].tree_reg[72][28]' (FD) to 'addertree_sec:/mainLoop[72].tree_reg[72][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[73].tree_reg[73][26]' (FD) to 'addertree_sec:/mainLoop[73].tree_reg[73][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[74].tree_reg[74][26]' (FD) to 'addertree_sec:/mainLoop[74].tree_reg[74][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[73].tree_reg[73][27]' (FD) to 'addertree_sec:/mainLoop[73].tree_reg[73][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[74].tree_reg[74][27]' (FD) to 'addertree_sec:/mainLoop[74].tree_reg[74][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[73].tree_reg[73][28]' (FD) to 'addertree_sec:/mainLoop[73].tree_reg[73][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[74].tree_reg[74][28]' (FD) to 'addertree_sec:/mainLoop[74].tree_reg[74][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[75].tree_reg[75][26]' (FD) to 'addertree_sec:/mainLoop[75].tree_reg[75][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[76].tree_reg[76][26]' (FD) to 'addertree_sec:/mainLoop[76].tree_reg[76][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[75].tree_reg[75][27]' (FD) to 'addertree_sec:/mainLoop[75].tree_reg[75][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[76].tree_reg[76][27]' (FD) to 'addertree_sec:/mainLoop[76].tree_reg[76][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[75].tree_reg[75][28]' (FD) to 'addertree_sec:/mainLoop[75].tree_reg[75][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[76].tree_reg[76][28]' (FD) to 'addertree_sec:/mainLoop[76].tree_reg[76][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[77].tree_reg[77][26]' (FD) to 'addertree_sec:/mainLoop[77].tree_reg[77][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[78].tree_reg[78][26]' (FD) to 'addertree_sec:/mainLoop[78].tree_reg[78][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[77].tree_reg[77][27]' (FD) to 'addertree_sec:/mainLoop[77].tree_reg[77][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[78].tree_reg[78][27]' (FD) to 'addertree_sec:/mainLoop[78].tree_reg[78][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[77].tree_reg[77][28]' (FD) to 'addertree_sec:/mainLoop[77].tree_reg[77][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[78].tree_reg[78][28]' (FD) to 'addertree_sec:/mainLoop[78].tree_reg[78][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[79].tree_reg[79][26]' (FD) to 'addertree_sec:/mainLoop[79].tree_reg[79][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[80].tree_reg[80][26]' (FD) to 'addertree_sec:/mainLoop[80].tree_reg[80][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[79].tree_reg[79][27]' (FD) to 'addertree_sec:/mainLoop[79].tree_reg[79][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[80].tree_reg[80][27]' (FD) to 'addertree_sec:/mainLoop[80].tree_reg[80][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[79].tree_reg[79][28]' (FD) to 'addertree_sec:/mainLoop[79].tree_reg[79][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[80].tree_reg[80][28]' (FD) to 'addertree_sec:/mainLoop[80].tree_reg[80][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[81].tree_reg[81][26]' (FD) to 'addertree_sec:/mainLoop[81].tree_reg[81][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[82].tree_reg[82][26]' (FD) to 'addertree_sec:/mainLoop[82].tree_reg[82][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[81].tree_reg[81][27]' (FD) to 'addertree_sec:/mainLoop[81].tree_reg[81][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[82].tree_reg[82][27]' (FD) to 'addertree_sec:/mainLoop[82].tree_reg[82][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[81].tree_reg[81][28]' (FD) to 'addertree_sec:/mainLoop[81].tree_reg[81][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[82].tree_reg[82][28]' (FD) to 'addertree_sec:/mainLoop[82].tree_reg[82][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[83].tree_reg[83][26]' (FD) to 'addertree_sec:/mainLoop[83].tree_reg[83][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[84].tree_reg[84][26]' (FD) to 'addertree_sec:/mainLoop[84].tree_reg[84][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[83].tree_reg[83][27]' (FD) to 'addertree_sec:/mainLoop[83].tree_reg[83][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[84].tree_reg[84][27]' (FD) to 'addertree_sec:/mainLoop[84].tree_reg[84][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[83].tree_reg[83][28]' (FD) to 'addertree_sec:/mainLoop[83].tree_reg[83][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[84].tree_reg[84][28]' (FD) to 'addertree_sec:/mainLoop[84].tree_reg[84][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[85].tree_reg[85][26]' (FD) to 'addertree_sec:/mainLoop[85].tree_reg[85][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[86].tree_reg[86][26]' (FD) to 'addertree_sec:/mainLoop[86].tree_reg[86][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[85].tree_reg[85][27]' (FD) to 'addertree_sec:/mainLoop[85].tree_reg[85][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[86].tree_reg[86][27]' (FD) to 'addertree_sec:/mainLoop[86].tree_reg[86][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[85].tree_reg[85][28]' (FD) to 'addertree_sec:/mainLoop[85].tree_reg[85][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[86].tree_reg[86][28]' (FD) to 'addertree_sec:/mainLoop[86].tree_reg[86][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[87].tree_reg[87][26]' (FD) to 'addertree_sec:/mainLoop[87].tree_reg[87][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[88].tree_reg[88][26]' (FD) to 'addertree_sec:/mainLoop[88].tree_reg[88][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[87].tree_reg[87][27]' (FD) to 'addertree_sec:/mainLoop[87].tree_reg[87][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[88].tree_reg[88][27]' (FD) to 'addertree_sec:/mainLoop[88].tree_reg[88][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[87].tree_reg[87][28]' (FD) to 'addertree_sec:/mainLoop[87].tree_reg[87][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[88].tree_reg[88][28]' (FD) to 'addertree_sec:/mainLoop[88].tree_reg[88][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[89].tree_reg[89][26]' (FD) to 'addertree_sec:/mainLoop[89].tree_reg[89][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[90].tree_reg[90][26]' (FD) to 'addertree_sec:/mainLoop[90].tree_reg[90][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[89].tree_reg[89][27]' (FD) to 'addertree_sec:/mainLoop[89].tree_reg[89][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[90].tree_reg[90][27]' (FD) to 'addertree_sec:/mainLoop[90].tree_reg[90][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[89].tree_reg[89][28]' (FD) to 'addertree_sec:/mainLoop[89].tree_reg[89][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[90].tree_reg[90][28]' (FD) to 'addertree_sec:/mainLoop[90].tree_reg[90][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[91].tree_reg[91][26]' (FD) to 'addertree_sec:/mainLoop[91].tree_reg[91][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[92].tree_reg[92][26]' (FD) to 'addertree_sec:/mainLoop[92].tree_reg[92][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[91].tree_reg[91][27]' (FD) to 'addertree_sec:/mainLoop[91].tree_reg[91][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[92].tree_reg[92][27]' (FD) to 'addertree_sec:/mainLoop[92].tree_reg[92][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[91].tree_reg[91][28]' (FD) to 'addertree_sec:/mainLoop[91].tree_reg[91][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[92].tree_reg[92][28]' (FD) to 'addertree_sec:/mainLoop[92].tree_reg[92][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[93].tree_reg[93][26]' (FD) to 'addertree_sec:/mainLoop[93].tree_reg[93][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[94].tree_reg[94][26]' (FD) to 'addertree_sec:/mainLoop[94].tree_reg[94][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[93].tree_reg[93][27]' (FD) to 'addertree_sec:/mainLoop[93].tree_reg[93][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[94].tree_reg[94][27]' (FD) to 'addertree_sec:/mainLoop[94].tree_reg[94][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[93].tree_reg[93][28]' (FD) to 'addertree_sec:/mainLoop[93].tree_reg[93][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[94].tree_reg[94][28]' (FD) to 'addertree_sec:/mainLoop[94].tree_reg[94][29]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[95].tree_reg[95][26]' (FD) to 'addertree_sec:/mainLoop[95].tree_reg[95][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[96].tree_reg[96][26]' (FD) to 'addertree_sec:/mainLoop[96].tree_reg[96][27]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[95].tree_reg[95][27]' (FD) to 'addertree_sec:/mainLoop[95].tree_reg[95][28]'
INFO: [Synth 8-3886] merging instance 'addertree_sec:/mainLoop[96].tree_reg[96][27]' (FD) to 'addertree_sec:/mainLoop[96].tree_reg[96][28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (mainLoop[62].tree_reg[62][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[61].tree_reg[61][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[30].tree_reg[30][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[60].tree_reg[60][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[59].tree_reg[59][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[29].tree_reg[29][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[14].tree_reg[14][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[58].tree_reg[58][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[57].tree_reg[57][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[28].tree_reg[28][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[56].tree_reg[56][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[55].tree_reg[55][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[27].tree_reg[27][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[13].tree_reg[13][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[6].tree_reg[6][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[54].tree_reg[54][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[53].tree_reg[53][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[26].tree_reg[26][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[52].tree_reg[52][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[51].tree_reg[51][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[25].tree_reg[25][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[12].tree_reg[12][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[50].tree_reg[50][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[49].tree_reg[49][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[24].tree_reg[24][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[48].tree_reg[48][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[47].tree_reg[47][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[23].tree_reg[23][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[11].tree_reg[11][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[5].tree_reg[5][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[2].tree_reg[2][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[46].tree_reg[46][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[45].tree_reg[45][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[22].tree_reg[22][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[44].tree_reg[44][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[43].tree_reg[43][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[21].tree_reg[21][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[10].tree_reg[10][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[42].tree_reg[42][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[41].tree_reg[41][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[20].tree_reg[20][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[40].tree_reg[40][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[39].tree_reg[39][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[19].tree_reg[19][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[9].tree_reg[9][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[4].tree_reg[4][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[38].tree_reg[38][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[37].tree_reg[37][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[18].tree_reg[18][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[36].tree_reg[36][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[35].tree_reg[35][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[17].tree_reg[17][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[8].tree_reg[8][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[34].tree_reg[34][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[33].tree_reg[33][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[16].tree_reg[16][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[32].tree_reg[32][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[31].tree_reg[31][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[15].tree_reg[15][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[7].tree_reg[7][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[3].tree_reg[3][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[1].tree_reg[1][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (mainLoop[0].tree_reg[0][33]) is unused and will be removed from module addertree_sec.
WARNING: [Synth 8-3332] Sequential element (count_value_i_reg[5]) is unused and will be removed from module xpm_counter_updn__parameterized2.
WARNING: [Synth 8-3332] Sequential element (count_value_i_reg[4]) is unused and will be removed from module xpm_counter_updn__parameterized2.
WARNING: [Synth 8-3332] Sequential element (count_value_i_reg[3]) is unused and will be removed from module xpm_counter_updn__parameterized2.
WARNING: [Synth 8-3332] Sequential element (count_value_i_reg[2]) is unused and will be removed from module xpm_counter_updn__parameterized2.
WARNING: [Synth 8-3332] Sequential element (count_value_i_reg[1]) is unused and will be removed from module xpm_counter_updn__parameterized2.
WARNING: [Synth 8-3332] Sequential element (count_value_i_reg[0]) is unused and will be removed from module xpm_counter_updn__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (wr_data_count_i_reg[5]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (wr_data_count_i_reg[4]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (wr_data_count_i_reg[3]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (wr_data_count_i_reg[2]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (wr_data_count_i_reg[1]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (rd_data_count_i_reg[5]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (rd_data_count_i_reg[4]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (rd_data_count_i_reg[3]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (rd_data_count_i_reg[2]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (rd_data_count_i_reg[1]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (flipflops_reg[6]) is unused and will be removed from module delayValid__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (flipflops_reg[5]) is unused and will be removed from module delayValid__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (flipflops_reg[4]) is unused and will be removed from module delayValid__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (flipflops_reg[3]) is unused and will be removed from module delayValid__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (flipflops_reg[2]) is unused and will be removed from module delayValid__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (flipflops_reg[1]) is unused and will be removed from module delayValid__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (flipflops_reg[0]) is unused and will be removed from module delayValid__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (d_out_reg) is unused and will be removed from module xpm_fifo_reg_bit__14.
WARNING: [Synth 8-3332] Sequential element (d_out_reg) is unused and will be removed from module xpm_fifo_reg_bit__13.
WARNING: [Synth 8-3332] Sequential element (d_out_reg) is unused and will be removed from module xpm_fifo_reg_bit__12.
WARNING: [Synth 8-3332] Sequential element (d_out_reg) is unused and will be removed from module xpm_fifo_reg_bit__10.
WARNING: [Synth 8-3332] Sequential element (d_out_reg) is unused and will be removed from module xpm_fifo_reg_bit__19.
WARNING: [Synth 8-3332] Sequential element (d_out_reg) is unused and will be removed from module xpm_fifo_reg_bit__18.
WARNING: [Synth 8-3332] Sequential element (d_out_reg) is unused and will be removed from module xpm_fifo_reg_bit__17.
WARNING: [Synth 8-3332] Sequential element (d_out_reg) is unused and will be removed from module xpm_fifo_reg_bit__15.
WARNING: [Synth 8-3332] Sequential element (d_out_reg) is unused and will be removed from module xpm_fifo_reg_bit__24.
WARNING: [Synth 8-3332] Sequential element (d_out_reg) is unused and will be removed from module xpm_fifo_reg_bit__23.
WARNING: [Synth 8-3332] Sequential element (d_out_reg) is unused and will be removed from module xpm_fifo_reg_bit__22.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1596.859 ; gain = 663.172 ; free physical = 687 ; free virtual = 28154
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 64 x 16                | W |   | 64 x 16                |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 64 x 16                | W |   | 64 x 16                |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 64 x 16                | W |   | 64 x 16                |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 64 x 16                | W |   | 64 x 16                |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 64 x 16                | W |   | 64 x 16                |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 64 x 16                | W |   | 64 x 16                |   | R | Port A and B     | 1      | 0      | 
+----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1596.859 ; gain = 663.172 ; free physical = 656 ; free virtual = 28123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1616.906 ; gain = 683.219 ; free physical = 618 ; free virtual = 28085
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1616.906 ; gain = 683.219 ; free physical = 618 ; free virtual = 28085
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1616.906 ; gain = 683.219 ; free physical = 618 ; free virtual = 28085
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1616.906 ; gain = 683.219 ; free physical = 618 ; free virtual = 28085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|shiftRegister | shiftRegisterLoop[0].dataOut_reg[0][15] | 64     | 96    | YES          | NO                 | YES               | 0      | 192     | 
+--------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |  1192|
|3     |DSP48E1   |   128|
|4     |DSP48E1_1 |   128|
|5     |DSP48E1_2 |   128|
|6     |LUT1      |   176|
|7     |LUT2      |  4403|
|8     |LUT3      |   167|
|9     |LUT4      |   155|
|10    |LUT5      |   121|
|11    |LUT6      |   130|
|12    |RAMB18E1  |     6|
|13    |SRLC32E   |   192|
|14    |FDRE      |  8527|
|15    |FDSE      |    24|
|16    |IBUF      |   162|
|17    |OBUF      |    66|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------------+-------------------------------------+------+
|      |Instance                                    |Module                               |Cells |
+------+--------------------------------------------+-------------------------------------+------+
|1     |top                                         |                                     | 15706|
|2     |  pixelRadiationBrain                       |pixelRadiationStateMachine           |   173|
|3     |  shiftQRed1                                |shiftRegister__1                     |   143|
|4     |  shiftQRed2                                |shiftRegister__2                     |   143|
|5     |  shiftQGreen1                              |shiftRegister__3                     |   143|
|6     |  shiftQGreen2                              |shiftRegister__4                     |   143|
|7     |  shiftQBlue1                               |shiftRegister__5                     |   143|
|8     |  shiftQBlue2                               |shiftRegister                        |   143|
|9     |  redMatrixBuffer                           |circularBuffer                       |   200|
|10    |    fifoCircularBuffer                      |fifoFWFT                             |   183|
|11    |      xpm_fifo_sync_inst                    |xpm_fifo_sync                        |   183|
|12    |        xpm_fifo_base_inst                  |xpm_fifo_base__6                     |   183|
|13    |          \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__6                   |     2|
|14    |          \gen_fwft.rdpp1_inst              |xpm_counter_updn__6                  |     4|
|15    |          xpm_fifo_rst_inst                 |xpm_fifo_rst__6                      |     4|
|16    |          rst_d1_inst                       |xpm_fifo_reg_bit__11                 |     1|
|17    |          wrp_inst                          |xpm_counter_updn__parameterized0__6  |    16|
|18    |          wrpp1_inst                        |xpm_counter_updn__parameterized1__6  |    14|
|19    |          rdp_inst                          |xpm_counter_updn__parameterized3__6  |    16|
|20    |          rdpp1_inst                        |xpm_counter_updn__parameterized4__6  |    14|
|21    |  red2MatrixBuffer                          |circularBuffer__xdcDup__5            |   200|
|22    |    fifoCircularBuffer                      |fifoFWFT__xdcDup__5                  |   183|
|23    |      xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__5             |   183|
|24    |        xpm_fifo_base_inst                  |xpm_fifo_base__7                     |   183|
|25    |          \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__7                   |     2|
|26    |          \gen_fwft.rdpp1_inst              |xpm_counter_updn__7                  |     4|
|27    |          xpm_fifo_rst_inst                 |xpm_fifo_rst__7                      |     4|
|28    |          rst_d1_inst                       |xpm_fifo_reg_bit__16                 |     1|
|29    |          wrp_inst                          |xpm_counter_updn__parameterized0__7  |    16|
|30    |          wrpp1_inst                        |xpm_counter_updn__parameterized1__7  |    14|
|31    |          rdp_inst                          |xpm_counter_updn__parameterized3__7  |    16|
|32    |          rdpp1_inst                        |xpm_counter_updn__parameterized4__7  |    14|
|33    |  greenMatrixBuffer                         |circularBuffer__xdcDup__4            |   200|
|34    |    fifoCircularBuffer                      |fifoFWFT__xdcDup__4                  |   183|
|35    |      xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__4             |   183|
|36    |        xpm_fifo_base_inst                  |xpm_fifo_base__8                     |   183|
|37    |          \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__8                   |     2|
|38    |          \gen_fwft.rdpp1_inst              |xpm_counter_updn__8                  |     4|
|39    |          xpm_fifo_rst_inst                 |xpm_fifo_rst__8                      |     4|
|40    |          rst_d1_inst                       |xpm_fifo_reg_bit__21                 |     1|
|41    |          wrp_inst                          |xpm_counter_updn__parameterized0__8  |    16|
|42    |          wrpp1_inst                        |xpm_counter_updn__parameterized1__8  |    14|
|43    |          rdp_inst                          |xpm_counter_updn__parameterized3__8  |    16|
|44    |          rdpp1_inst                        |xpm_counter_updn__parameterized4__8  |    14|
|45    |  green2MatrixBuffer                        |circularBuffer__xdcDup__3            |   200|
|46    |    fifoCircularBuffer                      |fifoFWFT__xdcDup__3                  |   183|
|47    |      xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__3             |   183|
|48    |        xpm_fifo_base_inst                  |xpm_fifo_base__9                     |   183|
|49    |          \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__9                   |     2|
|50    |          \gen_fwft.rdpp1_inst              |xpm_counter_updn__9                  |     4|
|51    |          xpm_fifo_rst_inst                 |xpm_fifo_rst__9                      |     4|
|52    |          rst_d1_inst                       |xpm_fifo_reg_bit__26                 |     1|
|53    |          wrp_inst                          |xpm_counter_updn__parameterized0__9  |    16|
|54    |          wrpp1_inst                        |xpm_counter_updn__parameterized1__9  |    14|
|55    |          rdp_inst                          |xpm_counter_updn__parameterized3__9  |    16|
|56    |          rdpp1_inst                        |xpm_counter_updn__parameterized4__9  |    14|
|57    |  blueMatrixBuffer                          |circularBuffer__xdcDup__2            |   200|
|58    |    fifoCircularBuffer                      |fifoFWFT__xdcDup__2                  |   183|
|59    |      xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__2             |   183|
|60    |        xpm_fifo_base_inst                  |xpm_fifo_base__10                    |   183|
|61    |          \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__10                  |     2|
|62    |          \gen_fwft.rdpp1_inst              |xpm_counter_updn__10                 |     4|
|63    |          xpm_fifo_rst_inst                 |xpm_fifo_rst__10                     |     4|
|64    |          rst_d1_inst                       |xpm_fifo_reg_bit__31                 |     1|
|65    |          wrp_inst                          |xpm_counter_updn__parameterized0__10 |    16|
|66    |          wrpp1_inst                        |xpm_counter_updn__parameterized1__10 |    14|
|67    |          rdp_inst                          |xpm_counter_updn__parameterized3__10 |    16|
|68    |          rdpp1_inst                        |xpm_counter_updn__parameterized4__10 |    14|
|69    |  blue2MatrixBuffer                         |circularBuffer__xdcDup__1            |   200|
|70    |    fifoCircularBuffer                      |fifoFWFT__xdcDup__1                  |   183|
|71    |      xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__1             |   183|
|72    |        xpm_fifo_base_inst                  |xpm_fifo_base                        |   183|
|73    |          \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                      |     2|
|74    |          \gen_fwft.rdpp1_inst              |xpm_counter_updn                     |     4|
|75    |          xpm_fifo_rst_inst                 |xpm_fifo_rst                         |     4|
|76    |          rst_d1_inst                       |xpm_fifo_reg_bit__9                  |     1|
|77    |          wrp_inst                          |xpm_counter_updn__parameterized0     |    16|
|78    |          wrpp1_inst                        |xpm_counter_updn__parameterized1     |    14|
|79    |          rdp_inst                          |xpm_counter_updn__parameterized3     |    16|
|80    |          rdpp1_inst                        |xpm_counter_updn__parameterized4     |    14|
|81    |  multiplicator1                            |addMultiply__1                       |   195|
|82    |    delay3Stages                            |delayValid__1                        |     3|
|83    |  multiplicator2                            |addMultiply                          |   195|
|84    |    delay3Stages                            |delayValid                           |     3|
|85    |  addertreeQ1                               |addertree_sec__1                     |  6293|
|86    |  addertreeQ2                               |addertree_sec                        |  6300|
|87    |    delayAdderTree                          |delayValid__parameterized0           |     7|
|88    |  accumulatorPR                             |acumulator                           |   220|
+------+--------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1616.906 ; gain = 683.219 ; free physical = 618 ; free virtual = 28085
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1616.906 ; gain = 151.512 ; free physical = 618 ; free virtual = 28085
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1616.914 ; gain = 683.227 ; free physical = 618 ; free virtual = 28085
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1744 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 1648.922 ; gain = 647.730 ; free physical = 618 ; free virtual = 28085
INFO: [Common 17-1381] The checkpoint '/home/andrew/Documents/proyecto-Digitales/formaLenta/pixelRadiation/pixelRadiation.runs/synth_1/pixelRadiation.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1672.934 ; gain = 0.000 ; free physical = 615 ; free virtual = 28085
INFO: [Common 17-206] Exiting Vivado at Fri Mar 30 11:23:44 2018...
