{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4216, "design__instance__area": 74298.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 71, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05986953154206276, "power__switching__total": 0.022738134488463402, "power__leakage__total": 1.094318008654227e-06, "power__total": 0.08260875940322876, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5414959744977323, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5711240531046333, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5803404587819143, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.085018439139626, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.58034, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.16451, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 71, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7745254656858364, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8198940647364402, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.29912073664632033, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.6231408898593225, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -62.681580811082334, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.6231408898593225, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.311512, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 64, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.623141, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 53, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 71, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4404472189412047, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.460473699981537, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2625261193851718, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.167133422943137, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.262526, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.69247, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 71, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.43767943286253586, "clock__skew__worst_setup": 0.4560902618005886, "timing__hold__ws": 0.2572999663935481, "timing__setup__ws": -2.7726941527549243, "timing__hold__tns": 0, "timing__setup__tns": -73.25595626342884, "timing__hold__wns": 0, "timing__setup__wns": -2.7726941527549243, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.261111, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 195, "timing__setup_r2r__ws": -2.738804, "timing__setup_r2r_vio__count": 162, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4216, "design__instance__area__stdcell": 74298.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.470659, "design__instance__utilization__stdcell": 0.470659, "design__instance__count__class:tie_cell": 4, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 531, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 1029, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 202, "design__instance__count__class:tap_cell": 1030, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 74359.3, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 177, "design__instance__count__class:clock_buffer": 120, "design__instance__count__class:clock_inverter": 61, "design__instance__count__setup_buffer": 48, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 757, "antenna_diodes_count": 0, "route__net": 2170, "route__net__special": 2, "route__drc_errors__iter:1": 290, "route__wirelength__iter:1": 84813, "route__drc_errors__iter:2": 43, "route__wirelength__iter:2": 84117, "route__drc_errors__iter:3": 21, "route__wirelength__iter:3": 83990, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 83952, "route__drc_errors": 0, "route__wirelength": 83952, "route__vias": 14288, "route__vias__singlecut": 14288, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 655.19, "design__instance__count__class:fill_cell": 6721, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 85, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 85, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 85, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 71, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5379894459975848, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5649902927647097, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5781012499002187, "timing__setup__ws__corner:min_tt_025C_5v00": 2.156604733613635, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.578101, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.218212, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 85, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 71, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7690684973208652, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8094259935857974, "timing__hold__ws__corner:min_ss_125C_4v50": 0.3265146023752778, "timing__setup__ws__corner:min_ss_125C_4v50": -2.5249554273198584, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -54.39544790783461, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.5249554273198584, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.307673, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.524956, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 52, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 85, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 71, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.43767943286253586, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4560902618005886, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2611109180556575, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.213767232188387, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.261111, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.726185, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 85, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 71, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5458550432826009, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5783218512214507, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5831222336710891, "timing__setup__ws__corner:max_tt_025C_5v00": 1.999263033935411, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.583122, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.100372, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 85, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 71, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7812820611601897, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8318362900608725, "timing__hold__ws__corner:max_ss_125C_4v50": 0.2572999663935481, "timing__setup__ws__corner:max_ss_125C_4v50": -2.7726941527549243, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -73.25595626342884, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -2.7726941527549243, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.316286, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 68, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.738804, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 57, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 85, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 71, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4436721948743444, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4655996553423545, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2642823812374968, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.111066270435459, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.264282, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.652219, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 85, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 85, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99802, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99946, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.00198242, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00174888, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 0.000523482, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00174888, "design_powergrid__voltage__worst": 0.00174888, "design_powergrid__voltage__worst__net:VDD": 4.99802, "design_powergrid__drop__worst": 0.00198242, "design_powergrid__drop__worst__net:VDD": 0.00198242, "design_powergrid__voltage__worst__net:VSS": 0.00174888, "design_powergrid__drop__worst__net:VSS": 0.00174888, "ir__voltage__worst": 5, "ir__drop__avg": 0.000535, "ir__drop__worst": 0.00198, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}