
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version S-2021.06-SP5-4 for linux64 - Aug 05, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# Simple synthesis script to use FreePDK/45nm libraries
file mkdir reports
file mkdir netlist
remove_design -all
1
define_design_lib FreePDK_45nm -path "FreePDK_45nm"
1
set_host_options -max_cores 16
Warning: You requested 16 cores. However, load on host caddy03.stanford.edu is 1.27. Tool will ignore the request and use 15 cores. (UIO-231)
1
#####################
# Config Variables
#####################
#####################
# Path Variables
#####################
set SYN  /cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
/cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
set OPENCELL_45 ./lib/
./lib/
#####################
# Set Design Library
#####################
set link_library [list NangateOpenCellLibrary.db dw_foundation.sldb]
NangateOpenCellLibrary.db dw_foundation.sldb
set target_library [list NangateOpenCellLibrary.db]
NangateOpenCellLibrary.db
set synthetic_library [list  dw_foundation.sldb]
dw_foundation.sldb
set dw_lib     $SYN
/cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
set sym_lib    $OPENCELL_45
./lib/
set target_lib $OPENCELL_45
./lib/
set search_path [list ./ ../rtl/  $dw_lib $target_lib $sym_lib ../params/ ]
./ ../rtl/ /cad/synopsys/syn/M-2016.12-SP2/libraries/syn/ ./lib/ ./lib/ ../params/
###################
# Read Design
###################
set file_list [list \
    ./defines.sv \
    ../logical/buffer.sv \
    ../logical/controller.sv \
    ../logical/instruction_memory.sv \
    ../logical/processing_element.sv \
    ../logical/top.sv \
    ./macros/array.sv \
]
./defines.sv ../logical/buffer.sv ../logical/controller.sv ../logical/instruction_memory.sv ../logical/processing_element.sv ../logical/top.sv ./macros/array.sv
analyze -library FreePDK_45nm -format sverilog $file_list
Running PRESTO HDLC
Compiling source file ./defines.sv
Compiling source file ../logical/buffer.sv
Opening include file ../synth/defines.sv
Compiling source file ../logical/controller.sv
Opening include file defines.sv
Warning:  ../logical/controller.sv:27: Using default enum base size of 32. (VER-533)
Compiling source file ../logical/instruction_memory.sv
Opening include file ../synth/defines.sv
Compiling source file ../logical/processing_element.sv
Opening include file ../synth/defines.sv
Compiling source file ../logical/top.sv
Opening include file ../synth/defines.sv
Compiling source file ./macros/array.sv
Presto compilation completed successfully.
Loading db file '/home/users/jcchiao/EE271-ProjectPart3-2/unoptimized_verilog/synth/lib/NangateOpenCellLibrary.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/cad/synopsys/syn/S-2021.06-SP5-4/libraries/syn/dw_foundation.sldb'
1
elaborate ${DESIGN_TARGET} -architecture verilog -library FreePDK_45nm
Loading db file '/cad/synopsys/syn/S-2021.06-SP5-4/libraries/syn/gtech.db'
Loading db file '/cad/synopsys/syn/S-2021.06-SP5-4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (top)
Elaborated 1 design.
Current design is now 'top'.
Information: Building the design 'instruction_memory'. (HDL-193)

Inferred memory devices in process
	in routine instruction_memory line 39 in file
		'../logical/instruction_memory.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| program_counter_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (instruction_memory)
Information: Building the design 'controller'. (HDL-193)

Statistics for case statements in always block at line 30 in file
	'../logical/controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine controller line 30 in file
		'../logical/controller.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|  inst_internal_reg   | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     pe_inst_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pe_inst_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     buf_inst_reg     | Flip-flop |  36   |  Y  | N  | Y  | N  | N  | N  | N  |
|  buf_inst_valid_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
| inst_exec_begins_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (controller)
Information: Building the design 'processing_element'. (HDL-193)
Warning:  ../logical/processing_element.sv:152: unsigned to signed assignment occurs. (VER-318)
Warning:  ../logical/processing_element.sv:170: signed to unsigned conversion occurs. (VER-318)
Warning:  ../logical/processing_element.sv:171: signed to unsigned conversion occurs. (VER-318)
Warning:  ../logical/processing_element.sv:172: signed to unsigned part selection occurs. (VER-318)
Warning:  ../logical/processing_element.sv:173: signed to unsigned part selection occurs. (VER-318)
Warning:  ../logical/processing_element.sv:176: signed to unsigned assignment occurs. (VER-318)
Warning:  ../logical/processing_element.sv:177: signed to unsigned part selection occurs. (VER-318)
Warning:  ../logical/processing_element.sv:180: signed to unsigned assignment occurs. (VER-318)
Warning:  ../logical/processing_element.sv:185: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 141 in file
	'../logical/processing_element.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           152            |     no/auto      |
===============================================

Statistics for case statements in always block at line 157 in file
	'../logical/processing_element.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           166            |     no/auto      |
|           168            |     no/auto      |
|           185            |     no/auto      |
|           188            |     no/auto      |
|           193            |     no/auto      |
|           195            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine processing_element line 135 in file
		'../logical/processing_element.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pe_inst_reg_reg   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine processing_element line 136 in file
		'../logical/processing_element.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| pe_inst_valid_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine processing_element line 157 in file
		'../logical/processing_element.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|     vector_output_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| accumulation_register_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (processing_element)
Information: Building the design 'buffer'. (HDL-193)

Inferred memory devices in process
	in routine buffer line 38 in file
		'../logical/buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| memb_offset_reg_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (buffer)
Information: Building the design 'array' instantiated from design 'instruction_memory' with
	the parameters "DW=63,NW=256,AW=8". (HDL-193)
Presto compilation completed successfully. (array_DW63_NW256_AW8)
Information: Building the design 'array' instantiated from design 'buffer' with
	the parameters "DW=256,NW=65536,AW=16". (HDL-193)
Presto compilation completed successfully. (array_DW256_NW65536_AW16)
Information: Building the design 'vector_decoder'. (HDL-193)

Statistics for case statements in always block at line 95 in file
	'./defines.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            96            |     no/auto      |
|            99            |    auto/auto     |
|           108            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine vector_decoder line 95 in file
		'./defines.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   data_to_pe_reg    | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|   addr_to_mem_reg   | Latch |  14   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  ./defines.sv:95: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully. (vector_decoder)
Information: Building the design 'array' instantiated from design 'buffer' with
	the parameters "DW=32,NW=16384,AW=14". (HDL-193)
Presto compilation completed successfully. (array_DW32_NW16384_AW14)
Information: Building the design 'array' instantiated from design 'buffer' with
	the parameters "DW=256,NW=65536,AW=16,INITIALIZE_MEMORY=1". (HDL-193)
Presto compilation completed successfully. (array_DW256_NW65536_AW16_INITIALIZE_MEMORY1)
1
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary (library) /home/users/jcchiao/EE271-ProjectPart3-2/unoptimized_verilog/synth/lib/NangateOpenCellLibrary.db
  dw_foundation.sldb (library) /cad/synopsys/syn/S-2021.06-SP5-4/libraries/syn/dw_foundation.sldb

1
##################################
# Constraints File
##################################
set CLK  "clk"
clk
set RST  "rst_n"
rst_n
create_clock $CLK -period $CLK_PERIOD
1
set_wire_load_model -name 1K_hvratio_1_4
1
set_wire_load_mode top
1
set_max_fanout 4.0 [get_ports "*" -filter {@port_direction != out} ]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port $CLK]] [get_port $RST]]
{instruction_count[7] instruction_count[6] instruction_count[5] instruction_count[4] instruction_count[3] instruction_count[2] instruction_count[1] instruction_count[0]}
set_input_delay -clock $CLK [ expr $CLK_PERIOD*3/4 ] $all_inputs_wo_rst_clk
1
set_driving_cell -lib_cell "INV_X1" -pin "ZN" [ get_ports "*" -filter {@port_direction == in} ]
Warning: Design rule attributes from the driving cell will be set on the port 'instruction_count[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instruction_count[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instruction_count[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instruction_count[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instruction_count[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instruction_count[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instruction_count[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'instruction_count[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'rst_n'. (UID-401)
1
set_input_delay -clock $CLK 0 instruction_count
1
set_max_area $TARGET_AREA
1
remove_driving_cell $RST
1
set_drive 0 $RST
1
set_dont_touch_network $RST
1
##########################################
# Synthesize Design (Optimize for Timing)
##########################################
set_clock_gating_style \
    -positive_edge_logic {integrated} \
    -sequential_cell latch \
    -minimum_bitwidth 4

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 4
Minimum bank bitwidth for enhanced clock gating: 8
Maximum fanout: unlimited
Setup time for clock gate: -
Hold time for clock gate: -
Clock gating circuitry (positive edge): integrated
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
set_optimize_registers true -design ${DESIGN_TARGET}
1
compile_ultra -retime -gate_clock -timing_high_effort_script
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 15 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.5 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.5 |     *     |
============================================================================

============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                       |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 2511           |
| Number of User Hierarchies                              | 12             |
| Sequential Cell Count                                   | 1077           |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 25 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 8 instances of design 'processing_element'. (OPT-1056)
  Simplifying Design 'top'
Information: The register 'u_buffer/memb_offset_reg_reg[2]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[3]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[6]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[7]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[8]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[9]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_buffer/memb_offset_reg_reg[15]' will be removed. (OPT-1207)

Loaded alib file './alib-52/NangateOpenCellLibrary.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy u_instruction_memory before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_buffer before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_buffer/u_vector_decoder before Pass 1 (OPT-776)
Information: Ungrouping 4 of 33 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: The register 'u_controller/state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_controller/state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: In design 'top', the register 'u_controller/state_reg[0]' is removed because it is merged to 'u_controller/pe_inst_valid_reg'. (OPT-1215)
Information: The register 'u_controller/inst_internal_reg[buf_instruction][opcode][1]' will be removed. (OPT-1207)
Information: The register 'u_controller/inst_internal_reg[buf_instruction][opcode][0]' will be removed. (OPT-1207)
 Implement Synthetic for 'top'.
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
  Processing 'processing_element_0'
 Implement Synthetic for 'processing_element_0'.
Information: Added key list 'DesignWare' to design 'processing_element_0'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_controller_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_instruction_memory'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_processing_element_0_0'
  Mapping integrated clock gating circuitry

  Updating timing information
Information: Updating design information... (UID-85)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_instruction_memory, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_controller_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design top_DW01_inc_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design top_DW01_inc_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_90J2_125_431_J2_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_89J2_124_431_J2_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_88J2_123_9700_J2_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_87J2_122_5811_J2_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_controller_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_controller_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_processing_element_0_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_90J2_125_431_J2_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_90J2_125_431_J2_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_90J2_125_431_J2_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_90J2_125_431_J2_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_90J2_125_431_J2_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_90J2_125_431_J2_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_90J2_125_431_J2_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_89J2_124_431_J2_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_89J2_124_431_J2_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_89J2_124_431_J2_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_89J2_124_431_J2_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_89J2_124_431_J2_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_89J2_124_431_J2_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_89J2_124_431_J2_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_88J2_123_9700_J2_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_88J2_123_9700_J2_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_88J2_123_9700_J2_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_88J2_123_9700_J2_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_88J2_123_9700_J2_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_88J2_123_9700_J2_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_88J2_123_9700_J2_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_87J2_122_5811_J2_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_87J2_122_5811_J2_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_87J2_122_5811_J2_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_87J2_122_5811_J2_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_87J2_122_5811_J2_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_87J2_122_5811_J2_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design processing_element_0_DP_OP_87J2_122_5811_J2_0_6, since there are no registers. (PWR-806)
Information: Performing clock-gating on design processing_element_7. (PWR-730)
Information: Performing clock-gating on design top. (PWR-730)
Information: Performing clock-gating on design processing_element_0. (PWR-730)
Information: Performing clock-gating on design processing_element_1. (PWR-730)
Information: Performing clock-gating on design processing_element_2. (PWR-730)
Information: Performing clock-gating on design processing_element_3. (PWR-730)
Information: Performing clock-gating on design processing_element_4. (PWR-730)
Information: Performing clock-gating on design processing_element_5. (PWR-730)
Information: Performing clock-gating on design processing_element_6. (PWR-730)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of design top. (RTDC-137)
Information: Pipeline detection aborted. Reason: cell pe_generate_loop[7].u_processing_element/accumulation_register_reg[63] is on a feedback loop. (RTDC-138)
Information: Aborted pipeline detection on design top. (RTDC-140)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Checkpoint guidance is generated in the .svf file. (INFO-122)
Warning: Retiming is likely to run for an extended
	period of time due to the large design size. (RTDC-135)
  Retiming top (top)
Warning: A black box cell u_buffer/u_matrix_mem is 	found on the clock tree.  (RTDC-103)
Warning: A black box cell u_buffer/u_vector_mem is 	found on the clock tree.  (RTDC-103)
Warning: A black box cell u_instruction_memory/u_instruction_memory is 	found on the clock tree.  (RTDC-103)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[31]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[30]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[29]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[28]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[27]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[26]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[25]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/data_to_pe_reg[0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'u_buffer/u_vector_decoder/addr_to_mem_reg[0]'. (RTDC-5)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: Cell 'u_buffer/u_matrix_mem' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: Cell 'u_buffer/u_vector_mem' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: Cell 'u_instruction_memory/u_instruction_memory' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: The design contains the following cells
	 which have no influence on the design's function but cannot
	 be removed (e.g. because a dont_touch attribute has been set
	 set on them). Retiming will ignore these cells in order to 
	 achieve good results:
	pe_generate_loop[0].u_processing_element/clk_gate_vector_output_reg/latch (CLKGATE_X1)
	pe_generate_loop[1].u_processing_element/clk_gate_vector_output_reg/latch (CLKGATE_X1)
	pe_generate_loop[2].u_processing_element/clk_gate_vector_output_reg/latch (CLKGATE_X1)
	pe_generate_loop[3].u_processing_element/clk_gate_vector_output_reg/latch (CLKGATE_X1)
	pe_generate_loop[4].u_processing_element/clk_gate_vector_output_reg/latch (CLKGATE_X1)
	pe_generate_loop[5].u_processing_element/clk_gate_vector_output_reg/latch (CLKGATE_X1)
	pe_generate_loop[6].u_processing_element/clk_gate_vector_output_reg/latch (CLKGATE_X1)
	pe_generate_loop[7].u_processing_element/clk_gate_vector_output_reg/latch (CLKGATE_X1)
	pe_generate_loop[0].u_processing_element/*cell*54134 (INV_X2)
	pe_generate_loop[1].u_processing_element/*cell*52741 (INV_X2)
	pe_generate_loop[2].u_processing_element/*cell*51348 (INV_X2)
	pe_generate_loop[3].u_processing_element/*cell*49955 (INV_X2)
	pe_generate_loop[4].u_processing_element/*cell*48562 (INV_X2)
	pe_generate_loop[5].u_processing_element/*cell*47169 (INV_X2)
	pe_generate_loop[6].u_processing_element/*cell*45776 (INV_X2)
	pe_generate_loop[7].u_processing_element/*cell*44383 (INV_X2)
	pe_generate_loop[0].u_processing_element/*cell*54135 (OR3_X4)
	pe_generate_loop[1].u_processing_element/*cell*52742 (OR3_X4)
	pe_generate_loop[2].u_processing_element/*cell*51349 (OR3_X4)
	pe_generate_loop[3].u_processing_element/*cell*49956 (OR3_X4)
	pe_generate_loop[4].u_processing_element/*cell*48563 (OR3_X4)
	pe_generate_loop[5].u_processing_element/*cell*47170 (OR3_X4)
	pe_generate_loop[6].u_processing_element/*cell*45777 (OR3_X4)
	pe_generate_loop[7].u_processing_element/*cell*44384 (OR3_X4)

 (RTDC-60)
Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	pe_generate_loop[0].u_processing_element/U68 (INV_X1)
	pe_generate_loop[1].u_processing_element/U68 (INV_X1)
	pe_generate_loop[2].u_processing_element/U68 (INV_X1)
	pe_generate_loop[3].u_processing_element/U68 (INV_X1)
	pe_generate_loop[4].u_processing_element/U68 (INV_X1)
	pe_generate_loop[5].u_processing_element/U68 (INV_X1)
	pe_generate_loop[6].u_processing_element/U68 (INV_X1)
	pe_generate_loop[7].u_processing_element/U68 (INV_X1)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 2.56
  Critical path length = 2.56
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 3)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:30:04  129273.9      0.52     480.8   26176.3 pe_generate_loop[3].u_processing_element/clk_r_REG987_S21/D 3813117.7500
    0:30:04  129273.9      0.52     480.8   26176.3 pe_generate_loop[3].u_processing_element/clk_r_REG987_S21/D 3813117.7500
    0:30:09  128008.2      0.45     362.1   25553.1 pe_generate_loop[1].u_processing_element/DP_OP_87J2_122_5811/clk_r_REG441_S20/D 3750232.0000
    0:30:14  126908.3      0.40     291.4   25450.4 pe_generate_loop[6].u_processing_element/clk_r_REG1704_S13/D 3694983.0000
Information: Removing redundant clock gate 'u_controller/clk_gate_state_reg'. (PWR-477)
Information: Removing redundant clock gate 'u_controller/clk_gate_state_reg'. (PWR-477)
    0:30:16  126789.4      0.40     287.0   25436.6                           3690587.7500
    0:30:19  126718.7      0.40     287.0   25436.6                           3688326.7500

  Beginning Constant Register Removal
  -----------------------------------
    0:30:22  126816.3      0.53     300.3   25436.6                           3693494.0000
    0:30:25  126815.2      0.53     300.3   25436.6                           3693466.2500

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:31:07   86837.6      0.45      46.9     861.7                           1839740.1250
    0:31:13   87727.3      0.24      27.5     830.9                           1871139.2500
    0:31:13   87727.3      0.24      27.5     830.9                           1871139.2500
    0:31:13   87727.3      0.24      27.5     830.9                           1871139.2500
    0:31:23   87551.0      0.24      26.5     830.9                           1866795.2500
    0:31:28   87550.2      0.24      26.5     830.9                           1866759.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:31:49   87127.0      0.24      25.9     803.6                           1837184.0000
    0:31:54   86710.7      0.24      25.0     796.9                           1820017.7500
    0:32:00   86206.1      0.24      25.5     768.1                           1801640.8750
    0:32:02   86208.2      0.24      24.0     764.2                           1801682.1250
    0:32:02   86208.2      0.24      24.0     764.2                           1801682.1250
    0:32:11   85426.7      0.24      23.3     743.1                           1739455.2500
    0:32:12   85426.7      0.24      23.3     743.1                           1739455.2500
    0:32:25   87032.8      0.11      10.2     789.7                           1794567.7500
    0:32:25   87032.8      0.11      10.2     789.7                           1794567.7500
    0:32:25   87032.8      0.11      10.2     789.7                           1794567.7500
    0:32:25   87032.8      0.11      10.2     789.7                           1794567.7500
    0:32:26   87032.8      0.11      10.2     789.7                           1794567.7500
    0:32:26   87032.8      0.11      10.2     789.7                           1794567.7500
    0:32:30   87587.9      0.04       1.9     821.3                           1813839.2500
    0:32:30   87587.9      0.04       1.9     821.3                           1813839.2500
    0:32:34   87956.1      0.02       0.7     837.1                           1826489.1250
    0:32:34   87956.1      0.02       0.7     837.1                           1826489.1250
    0:32:35   88013.3      0.02       0.3     837.1                           1828492.3750
    0:32:35   88013.3      0.02       0.3     837.1                           1828492.3750
    0:32:36   88054.2      0.01       0.2     832.5                           1829930.8750
    0:32:36   88054.2      0.01       0.2     832.5                           1829930.8750
    0:32:37   88156.7      0.00       0.0     832.5                           1833171.5000
    0:32:37   88156.7      0.00       0.0     832.5                           1833171.5000
    0:32:37   88156.7      0.00       0.0     832.5                           1833171.5000


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:32:37   88156.7      0.00       0.0     832.5                           1833171.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:32:42   88296.0      0.00       0.0      81.0                           1836697.1250
    0:32:42   88296.0      0.00       0.0      81.0                           1836697.1250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:32:42   88296.0      0.00       0.0      81.0                           1836697.1250
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:33:10   85688.7      0.00       0.0     460.4                           1740687.1250
    0:33:10   85688.7      0.00       0.0     460.4                           1740687.1250
    0:33:10   85688.7      0.00       0.0     460.4                           1740687.1250
    0:33:15   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:15   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:15   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:15   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:15   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:15   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:15   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:16   85619.8      0.00       0.0     460.4                           1737520.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:33:19   85619.8      0.00       0.0     460.4                           1737520.7500
    0:33:25   85400.1      0.04       0.5     460.4                           1726520.2500
    0:33:27   85418.7      0.01       0.1     460.4                           1727406.6250
    0:33:27   85418.7      0.01       0.1     460.4                           1727406.6250
    0:33:33   85415.8      0.01       0.1     460.4                           1727452.1250
    0:33:36   85383.3      0.01       0.1     460.4                           1726589.8750
    0:33:41   85365.0      0.00       0.0      81.0 pe_generate_loop[7].u_processing_element/DP_OP_87J2_122_5811/clk_r_REG2170_S14/D 1725871.5000
    0:33:41   85371.1      0.00       0.0      81.0                           1726052.5000
    0:33:41   85371.1      0.00       0.0      81.0                           1726052.5000
    0:33:41   85371.1      0.00       0.0      81.0                           1726052.5000
    0:33:41   85371.1      0.00       0.0      81.0                           1726052.5000
    0:33:41   85371.1      0.00       0.0      81.0                           1726052.5000
    0:33:41   85371.1      0.00       0.0      81.0                           1726052.5000
    0:33:46   85299.6      0.00       0.0      81.0                           1721861.7500
Loading db file '/home/users/jcchiao/EE271-ProjectPart3-2/unoptimized_verilog/synth/lib/NangateOpenCellLibrary.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
##########################
# Generate Reports 
##########################
redirect "reports/design_report" { report_design }
check_design
 
****************************************
check_design summary:
Version:     S-2021.06-SP5-4
Date:        Sat Nov 29 12:45:42 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    256
    Unconnected ports (LINT-28)                                   256

Cells                                                               8
    Cells do not drive (LINT-1)                                     8

Designs                                                             4
    Design has no outputs ports (LINT-25)                           1
    Black box (LINT-55)                                             3
--------------------------------------------------------------------------------

Warning: In design 'top', cell 'pe_generate_loop[0].u_processing_element' does not drive any nets. (LINT-1)
Warning: In design 'top', cell 'pe_generate_loop[1].u_processing_element' does not drive any nets. (LINT-1)
Warning: In design 'top', cell 'pe_generate_loop[2].u_processing_element' does not drive any nets. (LINT-1)
Warning: In design 'top', cell 'pe_generate_loop[3].u_processing_element' does not drive any nets. (LINT-1)
Warning: In design 'top', cell 'pe_generate_loop[4].u_processing_element' does not drive any nets. (LINT-1)
Warning: In design 'top', cell 'pe_generate_loop[5].u_processing_element' does not drive any nets. (LINT-1)
Warning: In design 'top', cell 'pe_generate_loop[6].u_processing_element' does not drive any nets. (LINT-1)
Warning: In design 'top', cell 'pe_generate_loop[7].u_processing_element' does not drive any nets. (LINT-1)
Warning: Design 'top' does not have any output ports. (LINT-25)
Warning: In design 'processing_element_7', port 'vector_output[31]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[30]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[29]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[28]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[27]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[26]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[25]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[24]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[23]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[22]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[21]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[20]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[19]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[18]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[17]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[16]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[15]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[14]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[13]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[12]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[11]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[10]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[9]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[8]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[7]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[6]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[5]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[4]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[3]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[2]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[1]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_7', port 'vector_output[0]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[31]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[30]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[29]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[28]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[27]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[26]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[25]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[24]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[23]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[22]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[21]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[20]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[19]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[18]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[17]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[16]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[15]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[14]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[13]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[12]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[11]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[10]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[9]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[8]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[7]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[6]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[5]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[4]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[3]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[2]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[1]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_6', port 'vector_output[0]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[31]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[30]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[29]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[28]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[27]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[26]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[25]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[24]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[23]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[22]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[21]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[20]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[19]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[18]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[17]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[16]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[15]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[14]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[13]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[12]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[11]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[10]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[9]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[8]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[7]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[6]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[5]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[4]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[3]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[2]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[1]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_5', port 'vector_output[0]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[31]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[30]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[29]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[28]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[27]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[26]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[25]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[24]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[23]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[22]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[21]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[20]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[19]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[18]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[17]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[16]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[15]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[14]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[13]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[12]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[11]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[10]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[9]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[8]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[7]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[6]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[5]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[4]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[3]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[2]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[1]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_4', port 'vector_output[0]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[31]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[30]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[29]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[28]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[27]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[26]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[25]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[24]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[23]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[22]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[21]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[20]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[19]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[18]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[17]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[16]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[15]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[14]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[13]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[12]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[11]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[10]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[9]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[8]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[7]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[6]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[5]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[4]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[3]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[2]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[1]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_3', port 'vector_output[0]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[31]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[30]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[29]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[28]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[27]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[26]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[25]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[24]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[23]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[22]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[21]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[20]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[19]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[18]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[17]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[16]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[15]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[14]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[13]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[12]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[11]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[10]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[9]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[8]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[7]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[6]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[5]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[4]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[3]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[2]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[1]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_2', port 'vector_output[0]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[31]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[30]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[29]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[28]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[27]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[26]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[25]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[24]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[23]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[22]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[21]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[20]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[19]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[18]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[17]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[16]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[15]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[14]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[13]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[12]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[11]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[10]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[9]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[8]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[7]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[6]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[5]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[4]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[3]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[2]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[1]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_1', port 'vector_output[0]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[31]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[30]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[29]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[28]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[27]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[26]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[25]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[24]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[23]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[22]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[21]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[20]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[19]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[18]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[17]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[16]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[15]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[14]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[13]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[12]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[11]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[10]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[9]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[8]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[7]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[6]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[5]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[4]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[3]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[2]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[1]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_element_0', port 'vector_output[0]' is not connected to any nets. (LINT-28)
Information: Design 'array_DW256_NW65536_AW16' does not contain any cells or nets. (LINT-55)
Information: Design 'array_DW32_NW16384_AW14' does not contain any cells or nets. (LINT-55)
Information: Design 'array_DW63_NW256_AW8' does not contain any cells or nets. (LINT-55)
1
redirect "reports/design_check" {check_design }
report_area 
 
****************************************
Report : area
Design : top
Version: S-2021.06-SP5-4
Date   : Sat Nov 29 12:45:42 2025
****************************************

Library(s) Used:

    NangateOpenCellLibrary (File: /home/users/jcchiao/EE271-ProjectPart3-2/unoptimized_verilog/synth/lib/NangateOpenCellLibrary.db)

Number of ports:                          915
Number of nets:                         54667
Number of cells:                        46669
Number of combinational cells:          43435
Number of sequential cells:              3213
Number of macros/black boxes:               0
Number of buf/inv:                       5120
Number of references:                      43

Combinational area:              68352.956208
Buf/Inv area:                     3036.124001
Noncombinational area:           16946.594543
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 85299.550752
Total area:                 undefined
1
redirect "reports/area_report" { report_area }
report_area -hierarchy
 
****************************************
Report : area
Design : top
Version: S-2021.06-SP5-4
Date   : Sat Nov 29 12:45:42 2025
****************************************

Library(s) Used:

    NangateOpenCellLibrary (File: /home/users/jcchiao/EE271-ProjectPart3-2/unoptimized_verilog/synth/lib/NangateOpenCellLibrary.db)

Number of ports:                          915
Number of nets:                         54667
Number of cells:                        46669
Number of combinational cells:          43435
Number of sequential cells:              3213
Number of macros/black boxes:               0
Number of buf/inv:                       5120
Number of references:                      43

Combinational area:              68352.956208
Buf/Inv area:                     3036.124001
Noncombinational area:           16946.594543
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 85299.550752
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  --------------------------------------------
top                               85299.5508    100.0    458.0520    820.0780  0.0000  top
pe_generate_loop[0].u_processing_element
                                  10458.5881     12.3   8523.1720   1931.9581  0.0000  processing_element_7
pe_generate_loop[0].u_processing_element/clk_gate_accumulation_register_reg
                                      3.4580      0.0      0.0000      3.4580  0.0000  SNPS_CLOCK_GATE_HIGH_processing_element_0_14
pe_generate_loop[1].u_processing_element
                                  10180.3521     11.9   8414.1120   1762.7821  0.0000  processing_element_6
pe_generate_loop[1].u_processing_element/clk_gate_accumulation_register_reg
                                      3.4580      0.0      0.0000      3.4580  0.0000  SNPS_CLOCK_GATE_HIGH_processing_element_0_12
pe_generate_loop[2].u_processing_element
                                  10434.6481     12.2   8424.2200   2006.9701  0.0000  processing_element_5
pe_generate_loop[2].u_processing_element/clk_gate_accumulation_register_reg
                                      3.4580      0.0      0.0000      3.4580  0.0000  SNPS_CLOCK_GATE_HIGH_processing_element_0_10
pe_generate_loop[3].u_processing_element
                                  10794.0141     12.7   8448.4260   2342.1301  0.0000  processing_element_4
pe_generate_loop[3].u_processing_element/clk_gate_accumulation_register_reg
                                      3.4580      0.0      0.0000      3.4580  0.0000  SNPS_CLOCK_GATE_HIGH_processing_element_0_8
pe_generate_loop[4].u_processing_element
                                  10463.6421     12.3   8465.1840   1995.0001  0.0000  processing_element_3
pe_generate_loop[4].u_processing_element/clk_gate_accumulation_register_reg
                                      3.4580      0.0      0.0000      3.4580  0.0000  SNPS_CLOCK_GATE_HIGH_processing_element_0_6
pe_generate_loop[5].u_processing_element
                                  10439.7021     12.2   8517.0540   1919.1901  0.0000  processing_element_2
pe_generate_loop[5].u_processing_element/clk_gate_accumulation_register_reg
                                      3.4580      0.0      0.0000      3.4580  0.0000  SNPS_CLOCK_GATE_HIGH_processing_element_0_4
pe_generate_loop[6].u_processing_element
                                  10721.3961     12.6   8461.4600   2256.4781  0.0000  processing_element_1
pe_generate_loop[6].u_processing_element/clk_gate_accumulation_register_reg
                                      3.4580      0.0      0.0000      3.4580  0.0000  SNPS_CLOCK_GATE_HIGH_processing_element_0_2
pe_generate_loop[7].u_processing_element
                                  10518.7041     12.3   8641.2760   1873.9701  0.0000  processing_element_0
pe_generate_loop[7].u_processing_element/clk_gate_accumulation_register_reg
                                      3.4580      0.0      0.0000      3.4580  0.0000  SNPS_CLOCK_GATE_HIGH_processing_element_0_1
u_controller/clk_gate_inst_internal_reg[buf_instruction][opcode]
                                      3.4580      0.0      0.0000      3.4580  0.0000  SNPS_CLOCK_GATE_HIGH_controller_0
u_controller/clk_gate_pe_inst_reg[opcode]
                                      3.4580      0.0      0.0000      3.4580  0.0000  SNPS_CLOCK_GATE_HIGH_controller_2
u_instruction_memory/clk_gate_program_counter_reg
                                      3.4580      0.0      0.0000      3.4580  0.0000  SNPS_CLOCK_GATE_HIGH_instruction_memory
--------------------------------  ----------  -------  ----------  ----------  ------  --------------------------------------------
Total                                                  68352.9562  16946.5945  0.0000

1
redirect "reports/area_report_hier" { report_area -hierarchy }
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: S-2021.06-SP5-4
Date   : Sat Nov 29 12:45:44 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/users/jcchiao/EE271-ProjectPart3-2/unoptimized_verilog/synth/lib/NangateOpenCellLibrary.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
top                    1K_hvratio_1_4    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   2.7575 mW   (65%)
  Net Switching Power  =   1.5066 mW   (35%)
                         ---------
Total Dynamic Power    =   4.2641 mW  (100%)

Cell Leakage Power     =   1.7649 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000           94.1900            0.0000           94.1900  (   1.56%)
clock_network    193.2071          613.4606        1.0000e+06        1.8067e+03  (  29.97%)
register       2.2864e+03          197.4430        2.6291e+05        2.7468e+03  (  45.56%)
sequential         1.7292        5.5896e-02          555.2053            2.3403  (   0.04%)
combinational    276.1314          601.4782        5.0139e+05        1.3790e+03  (  22.87%)
--------------------------------------------------------------------------------------------------
Total          2.7575e+03 uW     1.5066e+03 uW     1.7649e+06 nW     6.0290e+03 uW
1
redirect "reports/power_report" { report_power -analysis_effort hi }
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP5-4
Date   : Sat Nov 29 12:46:16 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: pe_generate_loop[0].u_processing_element/R_21_clk_r_REG2654_S3
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe_generate_loop[0].u_processing_element/clk_r_REG221_S16
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                1K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pe_generate_loop[0].u_processing_element/R_21_clk_r_REG2654_S3/CK (DFFR_X1)
                                                          0.00       0.00 r
  pe_generate_loop[0].u_processing_element/R_21_clk_r_REG2654_S3/Q (DFFR_X1)
                                                          0.13       0.13 r
  pe_generate_loop[0].u_processing_element/U114/ZN (AND2_X1)
                                                          0.13       0.26 r
  pe_generate_loop[0].u_processing_element/U2389/ZN (INV_X2)
                                                          0.10       0.37 f
  pe_generate_loop[0].u_processing_element/U2390/ZN (AOI22_X2)
                                                          0.16       0.53 r
  pe_generate_loop[0].u_processing_element/U2392/ZN (OAI221_X4)
                                                          0.13       0.66 f
  pe_generate_loop[0].u_processing_element/U26/ZN (AOI221_X1)
                                                          0.15       0.81 r
  pe_generate_loop[0].u_processing_element/U2446/Z (XOR2_X1)
                                                          0.08       0.89 r
  pe_generate_loop[0].u_processing_element/U2447/ZN (XNOR2_X1)
                                                          0.05       0.94 f
  pe_generate_loop[0].u_processing_element/U182/ZN (OR2_X1)
                                                          0.06       1.00 f
  pe_generate_loop[0].u_processing_element/U556/ZN (NAND2_X1)
                                                          0.03       1.03 r
  pe_generate_loop[0].u_processing_element/U555/ZN (NAND3_X1)
                                                          0.03       1.06 f
  pe_generate_loop[0].u_processing_element/U258/ZN (OAI21_X1)
                                                          0.04       1.10 r
  pe_generate_loop[0].u_processing_element/U2462/ZN (OAI21_X1)
                                                          0.05       1.15 f
  pe_generate_loop[0].u_processing_element/U47/ZN (NAND2_X1)
                                                          0.03       1.18 r
  pe_generate_loop[0].u_processing_element/U49/ZN (NAND3_X1)
                                                          0.05       1.23 f
  pe_generate_loop[0].u_processing_element/U590/ZN (NAND2_X1)
                                                          0.03       1.26 r
  pe_generate_loop[0].u_processing_element/U588/ZN (NAND2_X1)
                                                          0.03       1.29 f
  pe_generate_loop[0].u_processing_element/U4914/ZN (NAND2_X1)
                                                          0.03       1.32 r
  pe_generate_loop[0].u_processing_element/U681/ZN (OAI211_X1)
                                                          0.04       1.36 f
  pe_generate_loop[0].u_processing_element/U4949/CO (FA_X1)
                                                          0.09       1.45 f
  pe_generate_loop[0].u_processing_element/U5345/CO (FA_X1)
                                                          0.09       1.54 f
  pe_generate_loop[0].u_processing_element/U4927/CO (FA_X1)
                                                          0.09       1.62 f
  pe_generate_loop[0].u_processing_element/U5347/CO (FA_X1)
                                                          0.09       1.71 f
  pe_generate_loop[0].u_processing_element/U5350/CO (FA_X1)
                                                          0.09       1.80 f
  pe_generate_loop[0].u_processing_element/U4930/ZN (XNOR2_X1)
                                                          0.05       1.85 f
  pe_generate_loop[0].u_processing_element/clk_r_REG221_S16/D (DFFS_X1)
                                                          0.01       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  pe_generate_loop[0].u_processing_element/clk_r_REG221_S16/CK (DFFS_X1)
                                                          0.00       1.90 r
  library setup time                                     -0.04       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
redirect "reports/timing_report_maxsm" { report_timing -significant_digits 4 }
report_qor
 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP5-4
Date   : Sat Nov 29 12:46:16 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              24.00
  Critical Path Length:          1.86
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.90
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         19
  Hierarchical Port Count:        905
  Leaf Cell Count:              46648
  Buf/Inv Cell Count:            5120
  Buf Cell Count:                 798
  Inv Cell Count:                4322
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     43438
  Sequential Cell Count:         3210
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    68352.956208
  Noncombinational Area: 16946.594543
  Buf/Inv Area:           3036.124001
  Total Buffer Area:           661.81
  Total Inverter Area:        2374.32
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             85299.550752
  Design Area:           85299.550752


  Design Rules
  -----------------------------------
  Total Number of Nets:         54018
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: caddy03.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                 2040.73
  Logic Optimization:                899.49
  Mapping Optimization:             1207.97
  -----------------------------------------
  Overall Compile Time:             4385.83
  Overall Compile Wall Clock Time:  2040.54

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
redirect "reports/qor_report" { report_qor }
check_error
0
redirect "reports/error_checking_report" { check_error }
###################################
# Save the Design DataBase
###################################
write -format verilog -hierarchy -output "netlist/top.mapped.v"
Writing verilog file '/home/users/jcchiao/EE271-ProjectPart3-2/unoptimized_verilog/synth/netlist/top.mapped.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
#Concise Results in a singular file
echo $CLK_PERIOD >> results.txt
sh cat reports/error_checking_report >> results.txt
sh grep -i slack reports/timing_report_maxsm >> results.txt
sh cat reports/power_report | grep Total >> results.txt
sh cat reports/power_report | grep Cell | grep Leakage >> results.txt
sh cat reports/area_report | grep Total | grep cell >> results.txt
exit 

Memory usage for this session 1601 Mbytes.
Memory usage for this session including child processes 2100 Mbytes.
CPU usage for this session 4434 seconds ( 1.23 hours ).
Elapsed time for this session 2092 seconds ( 0.58 hours ).

Thank you...
