// Seed: 1691453720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  logic id_6;
  ;
  logic id_7;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1
    , id_8,
    output uwire id_2,
    output supply1 id_3,
    input wire id_4,
    output wand id_5,
    input tri id_6
);
  logic id_9;
  assign id_9 = 1;
  logic id_10;
  ;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9
  );
endmodule
