INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link
	Log files: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/nmath018/topK_feature/hls_catch22/build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin.link_summary, at Mon Nov 27 18:01:32 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/v++_link_krnl.link_guidance.html', at Mon Nov 27 18:01:32 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:01:36] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --target hw --output_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int --temp_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:01:40] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/hw.hpfm -clkid 0 -ip /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/iprepo/xilinx_com_hls_topKQueryScores_1_0,topKQueryScores -o /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:01:47] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 540.703 ; gain = 0.000 ; free physical = 108428 ; free virtual = 131516
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:01:48] cfgen started: /tools/Xilinx/Vitis/2022.2/bin/cfgen  -dpa_mem_offload false -dmclkid 0 -r /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: topKQueryScores, num: 1  {topKQueryScores_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument topKQueryScores_1.fs_matrix to DDR[1]
INFO: [CFGEN 83-2226] Inferring mapping for argument topKQueryScores_1.query_type to DDR[1]
INFO: [CFGEN 83-2226] Inferring mapping for argument topKQueryScores_1.topK_indices to DDR[1]
INFO: [SYSTEM_LINK 82-37] [18:01:55] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 540.703 ; gain = 0.000 ; free physical = 108441 ; free virtual = 131530
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:01:55] cf2bd started: /tools/Xilinx/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.xsd --temp_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link --output_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:02:01] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 540.703 ; gain = 0.000 ; free physical = 108416 ; free virtual = 131510
INFO: [v++ 60-1441] [18:02:01] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 565.273 ; gain = 0.000 ; free physical = 108476 ; free virtual = 131570
INFO: [v++ 60-1443] [18:02:01] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/sdsl.dat -rtd /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/cf2sw.rtd -nofilter /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/cf2sw_full.rtd -xclbin /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xclbin_orig.xml -o /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [v++ 60-1441] [18:02:10] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 565.273 ; gain = 0.000 ; free physical = 108490 ; free virtual = 131585
INFO: [v++ 60-1443] [18:02:10] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [v++ 60-1441] [18:02:11] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.87 . Memory (MB): peak = 565.273 ; gain = 0.000 ; free physical = 108448 ; free virtual = 131544
INFO: [v++ 60-1443] [18:02:11] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm -s --remote_ip_cache /home/nmath018/topK_feature/hls_catch22/.ipcache --output_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int --log_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/link --report_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link --config /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/vplConfig.ini -k /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link --no-info --iprepo /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0 --messageDb /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link/vpl.pb /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link

****** vpl v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.2
INFO: [VPL 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform
[18:02:31] Run vpl: Step create_project: Started
Creating Vivado project.
[18:02:39] Run vpl: Step create_project: Completed
[18:02:39] Run vpl: Step create_bd: Started
[18:03:21] Run vpl: Step create_bd: Completed
[18:03:21] Run vpl: Step update_bd: Started
[18:03:22] Run vpl: Step update_bd: Completed
[18:03:22] Run vpl: Step generate_target: Started
[18:04:29] Run vpl: Step generate_target: Completed
[18:04:29] Run vpl: Step config_hw_runs: Started
[18:05:46] Run vpl: Step config_hw_runs: RUNNING...
[18:06:00] Run vpl: Step config_hw_runs: Completed
[18:06:00] Run vpl: Step synth: Started
[18:06:30] Block-level synthesis in progress, 0 of 174 jobs complete, 8 jobs running.
[18:07:01] Block-level synthesis in progress, 0 of 174 jobs complete, 8 jobs running.
[18:07:32] Block-level synthesis in progress, 0 of 174 jobs complete, 8 jobs running.
[18:08:03] Block-level synthesis in progress, 8 of 174 jobs complete, 0 jobs running.
[18:08:33] Block-level synthesis in progress, 8 of 174 jobs complete, 8 jobs running.
[18:09:04] Block-level synthesis in progress, 8 of 174 jobs complete, 8 jobs running.
[18:09:34] Block-level synthesis in progress, 14 of 174 jobs complete, 2 jobs running.
[18:10:05] Block-level synthesis in progress, 15 of 174 jobs complete, 7 jobs running.
[18:10:35] Block-level synthesis in progress, 15 of 174 jobs complete, 8 jobs running.
[18:11:05] Block-level synthesis in progress, 20 of 174 jobs complete, 3 jobs running.
[18:11:36] Block-level synthesis in progress, 24 of 174 jobs complete, 5 jobs running.
[18:12:06] Block-level synthesis in progress, 24 of 174 jobs complete, 8 jobs running.
[18:12:37] Block-level synthesis in progress, 26 of 174 jobs complete, 6 jobs running.
[18:13:07] Block-level synthesis in progress, 30 of 174 jobs complete, 6 jobs running.
[18:13:38] Block-level synthesis in progress, 32 of 174 jobs complete, 8 jobs running.
[18:14:09] Block-level synthesis in progress, 32 of 174 jobs complete, 8 jobs running.
[18:14:39] Block-level synthesis in progress, 37 of 174 jobs complete, 4 jobs running.
[18:15:10] Block-level synthesis in progress, 40 of 174 jobs complete, 6 jobs running.
[18:15:40] Block-level synthesis in progress, 40 of 174 jobs complete, 8 jobs running.
[18:16:11] Block-level synthesis in progress, 45 of 174 jobs complete, 3 jobs running.
[18:16:42] Block-level synthesis in progress, 48 of 174 jobs complete, 6 jobs running.
[18:17:12] Block-level synthesis in progress, 48 of 174 jobs complete, 8 jobs running.
[18:17:43] Block-level synthesis in progress, 50 of 174 jobs complete, 6 jobs running.
[18:18:14] Block-level synthesis in progress, 55 of 174 jobs complete, 5 jobs running.
[18:18:44] Block-level synthesis in progress, 57 of 174 jobs complete, 7 jobs running.
[18:19:15] Block-level synthesis in progress, 61 of 174 jobs complete, 6 jobs running.
[18:19:46] Block-level synthesis in progress, 67 of 174 jobs complete, 3 jobs running.
[18:20:16] Block-level synthesis in progress, 71 of 174 jobs complete, 5 jobs running.
[18:20:47] Block-level synthesis in progress, 74 of 174 jobs complete, 5 jobs running.
[18:21:18] Block-level synthesis in progress, 77 of 174 jobs complete, 5 jobs running.
[18:21:49] Block-level synthesis in progress, 83 of 174 jobs complete, 4 jobs running.
[18:22:19] Block-level synthesis in progress, 87 of 174 jobs complete, 5 jobs running.
[18:22:50] Block-level synthesis in progress, 92 of 174 jobs complete, 6 jobs running.
[18:23:21] Block-level synthesis in progress, 96 of 174 jobs complete, 6 jobs running.
[18:23:52] Block-level synthesis in progress, 102 of 174 jobs complete, 5 jobs running.
[18:24:23] Block-level synthesis in progress, 107 of 174 jobs complete, 7 jobs running.
[18:24:53] Block-level synthesis in progress, 108 of 174 jobs complete, 8 jobs running.
[18:25:24] Block-level synthesis in progress, 111 of 174 jobs complete, 5 jobs running.
[18:25:55] Block-level synthesis in progress, 114 of 174 jobs complete, 5 jobs running.
[18:26:26] Block-level synthesis in progress, 119 of 174 jobs complete, 4 jobs running.
[18:26:57] Block-level synthesis in progress, 125 of 174 jobs complete, 3 jobs running.
[18:27:28] Block-level synthesis in progress, 132 of 174 jobs complete, 3 jobs running.
[18:27:59] Block-level synthesis in progress, 139 of 174 jobs complete, 3 jobs running.
[18:28:30] Block-level synthesis in progress, 148 of 174 jobs complete, 1 job running.
[18:29:01] Block-level synthesis in progress, 153 of 174 jobs complete, 5 jobs running.
[18:29:32] Block-level synthesis in progress, 153 of 174 jobs complete, 8 jobs running.
[18:30:03] Block-level synthesis in progress, 153 of 174 jobs complete, 8 jobs running.
[18:30:34] Block-level synthesis in progress, 158 of 174 jobs complete, 4 jobs running.
[18:31:05] Block-level synthesis in progress, 161 of 174 jobs complete, 6 jobs running.
[18:31:36] Block-level synthesis in progress, 162 of 174 jobs complete, 7 jobs running.
[18:32:07] Block-level synthesis in progress, 166 of 174 jobs complete, 3 jobs running.
[18:32:38] Block-level synthesis in progress, 171 of 174 jobs complete, 0 jobs running.
[18:33:09] Block-level synthesis in progress, 174 of 174 jobs complete, 0 jobs running.
[18:33:40] Top-level synthesis in progress.
[18:34:10] Top-level synthesis in progress.
[18:34:41] Top-level synthesis in progress.
[18:35:22] Run vpl: Step synth: Completed
[18:35:22] Run vpl: Step impl: Started
[18:45:12] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 42m 57s 

[18:45:12] Starting logic optimization..
[18:46:45] Phase 1 Retarget
[18:46:45] Phase 2 Constant propagation
[18:47:16] Phase 3 Sweep
[18:47:47] Phase 4 BUFG optimization
[18:47:47] Phase 5 Shift Register Optimization
[18:47:47] Phase 6 Post Processing Netlist
[18:49:20] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 08s 

[18:49:20] Starting logic placement..
[18:49:51] Phase 1 Placer Initialization
[18:49:51] Phase 1.1 Placer Initialization Netlist Sorting
[18:56:03] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[18:57:05] Phase 1.3 Build Placer Netlist Model
[18:59:40] Phase 1.4 Constrain Clocks/Macros
[19:00:12] Phase 2 Global Placement
[19:00:12] Phase 2.1 Floorplanning
[19:01:14] Phase 2.1.1 Partition Driven Placement
[19:01:14] Phase 2.1.1.1 PBP: Partition Driven Placement
[19:01:45] Phase 2.1.1.2 PBP: Clock Region Placement
[19:03:18] Phase 2.1.1.3 PBP: Compute Congestion
[19:03:50] Phase 2.1.1.4 PBP: UpdateTiming
[19:03:50] Phase 2.1.1.5 PBP: Add part constraints
[19:03:50] Phase 2.2 Physical Synthesis After Floorplan
[19:04:21] Phase 2.3 Update Timing before SLR Path Opt
[19:04:21] Phase 2.4 Post-Processing in Floorplanning
[19:04:21] Phase 2.5 Global Placement Core
[19:14:43] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[19:14:43] Phase 2.5.2 Physical Synthesis In Placer
[19:17:18] Phase 3 Detail Placement
[19:17:18] Phase 3.1 Commit Multi Column Macros
[19:17:18] Phase 3.2 Commit Most Macros & LUTRAMs
[19:18:52] Phase 3.3 Small Shape DP
[19:18:52] Phase 3.3.1 Small Shape Clustering
[19:19:23] Phase 3.3.2 Flow Legalize Slice Clusters
[19:19:23] Phase 3.3.3 Slice Area Swap
[19:19:23] Phase 3.3.3.1 Slice Area Swap Initial
[19:20:25] Phase 3.4 Place Remaining
[19:20:25] Phase 3.5 Re-assign LUT pins
[19:20:56] Phase 3.6 Pipeline Register Optimization
[19:20:56] Phase 3.7 Fast Optimization
[19:21:58] Phase 4 Post Placement Optimization and Clean-Up
[19:21:58] Phase 4.1 Post Commit Optimization
[19:23:00] Phase 4.1.1 Post Placement Optimization
[19:23:00] Phase 4.1.1.1 BUFG Insertion
[19:23:00] Phase 1 Physical Synthesis Initialization
[19:23:31] Phase 4.1.1.2 BUFG Replication
[19:23:31] Phase 4.1.1.3 Post Placement Timing Optimization
[19:24:02] Phase 4.1.1.4 Replication
[19:25:04] Phase 4.2 Post Placement Cleanup
[19:25:04] Phase 4.3 Placer Reporting
[19:25:04] Phase 4.3.1 Print Estimated Congestion
[19:25:35] Phase 4.4 Final Placement Cleanup
[19:28:11] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 38m 50s 

[19:28:11] Starting logic routing..
[19:28:42] Phase 1 Build RT Design
[19:30:46] Phase 2 Router Initialization
[19:30:46] Phase 2.1 Fix Topology Constraints
[19:30:46] Phase 2.2 Pre Route Cleanup
[19:31:17] Phase 2.3 Global Clock Net Routing
[19:31:48] Phase 2.4 Update Timing
[19:33:21] Phase 2.5 Update Timing for Bus Skew
[19:33:21] Phase 2.5.1 Update Timing
[19:33:52] Phase 3 Initial Routing
[19:33:52] Phase 3.1 Global Routing
[19:34:54] Phase 4 Rip-up And Reroute
[19:34:54] Phase 4.1 Global Iteration 0
[19:45:14] Phase 4.2 Global Iteration 1
[19:45:45] Phase 5 Delay and Skew Optimization
[19:45:45] Phase 5.1 Delay CleanUp
[19:45:45] Phase 5.1.1 Update Timing
[19:46:47] Phase 5.1.2 Update Timing
[19:47:18] Phase 5.2 Clock Skew Optimization
[19:47:18] Phase 6 Post Hold Fix
[19:47:18] Phase 6.1 Hold Fix Iter
[19:47:18] Phase 6.1.1 Update Timing
[19:47:49] Phase 7 Leaf Clock Prog Delay Opt
[19:48:52] Phase 8 Route finalize
[19:48:52] Phase 9 Verifying routed nets
[19:48:52] Phase 10 Depositing Routes
[19:49:23] Phase 11 Resolve XTalk
[19:49:23] Phase 12 Post Router Timing
[19:49:54] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 21m 43s 

[19:49:54] Starting bitstream generation..
[20:09:02] Creating bitmap...
[20:52:00] Writing bitstream ./level0_i_level1_level1_i_ulp_my_rm_partial.bit...
[20:52:00] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 01h 02m 06s 
Check VPL, containing 1 checks, has run: 0 errors
[20:54:02] Run vpl: Step impl: Completed
[20:54:03] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [20:54:04] Run run_link: Step vpl: Completed
Time (s): cpu = 00:04:50 ; elapsed = 02:51:53 . Memory (MB): peak = 565.273 ; gain = 0.000 ; free physical = 104096 ; free virtual = 128414
INFO: [v++ 60-1443] [20:54:04] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [v++ 60-991] clock name 'ss_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ss_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: ss_ucs/aclk_kernel_00 = 300, Kernel (KERNEL) clock: ss_ucs/aclk_kernel_01 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/address_map.xml -sdsl /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/sdsl.dat -xclbin /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xclbin_orig.xml -rtd /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.rtd -o /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [20:54:10] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 565.273 ; gain = 0.000 ; free physical = 104098 ; free virtual = 128416
INFO: [v++ 60-1443] [20:54:10] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.rtd --append-section :JSON:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.xml --add-section SYSTEM_METADATA:RAW:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u250_gen3x16_xdma_4_1_202210_1 --output /home/nmath018/topK_feature/hls_catch22/./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-15 00:41:41
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 41675598 bytes
Format : RAW
File   : '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2495 bytes
Format : JSON
File   : '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 4639 bytes
Format : RAW
File   : '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 20256 bytes
Format : RAW
File   : '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (41717390 bytes) to the output file: /home/nmath018/topK_feature/hls_catch22/./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [20:54:11] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.34 . Memory (MB): peak = 565.273 ; gain = 0.000 ; free physical = 104053 ; free virtual = 128411
INFO: [v++ 60-1443] [20:54:11] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/nmath018/topK_feature/hls_catch22/./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin.info --input /home/nmath018/topK_feature/hls_catch22/./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [v++ 60-1441] [20:54:12] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:01 . Memory (MB): peak = 565.273 ; gain = 0.000 ; free physical = 104053 ; free virtual = 128411
INFO: [v++ 60-1443] [20:54:12] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [v++ 60-1441] [20:54:12] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 565.273 ; gain = 0.000 ; free physical = 104053 ; free virtual = 128411
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/system_estimate_krnl.link.xtxt
INFO: [v++ 60-586] Created /home/nmath018/topK_feature/hls_catch22/build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.ltx
INFO: [v++ 60-586] Created ./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/v++_link_krnl.link_guidance.html
	Timing Report: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/link/vivado.log
	Steps Log File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/nmath018/topK_feature/hls_catch22/build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 52m 50s
INFO: [v++ 60-1653] Closing dispatch client.
