verilog work "../../GrayCounter.v"
vhdl DesignLab "../../../../../libraries/ZPUino_Wishbone_Peripherals/i2c_master_bit_ctrl.vhd"
verilog work "../../async_fifo.v"
vhdl DesignLab "../../../../../libraries/ZPUino_Wishbone_Peripherals/i2c_master_byte_ctrl.vhd"
vhdl DesignLab "../../../../../libraries/ZPUino_2/pad.vhd"
vhdl DesignLab "../../WM8731.vhd"
vhdl DesignLab "../../../i2c/i2c.vhd"
vhdl DesignLab "../../../../../libraries/ZPUino_2/ZPUino_Papilio_One_500K_V2.vhd"
vhdl DesignLab "../../../../../libraries/Papilio_Hardware/Wing_GPIO.vhd"
vhdl DesignLab "../../../../../libraries/Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd"
vhdl work "Papilio_One_500K.vhf"
