{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650492658902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650492658902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 18:10:58 2022 " "Processing started: Wed Apr 20 18:10:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650492658902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492658902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off emdad_24thApril_2022_Lab_BEQ_BNE -c emdad_24thApril_2022_Lab_BEQ_BNE " "Command: quartus_map --read_settings_files=on --write_settings_files=off emdad_24thApril_2022_Lab_BEQ_BNE -c emdad_24thApril_2022_Lab_BEQ_BNE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492658902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650492659162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650492659162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_testbench-arch " "Found design unit 1: emdad_testbench-arch" {  } { { "emdad_testbench.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665992 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_testbench " "Found entity 1: emdad_testbench" {  } { { "emdad_testbench.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492665992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_sll-arch " "Found design unit 1: emdad_sll-arch" {  } { { "emdad_sll.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_sll.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665993 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_sll " "Found entity 1: emdad_sll" {  } { { "emdad_sll.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_sll.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492665993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_Register_File-SYN " "Found design unit 1: emdad_Register_File-SYN" {  } { { "emdad_Register_File.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Register_File.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665994 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_Register_File " "Found entity 1: emdad_Register_File" {  } { { "emdad_Register_File.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Register_File.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492665994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_main_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_main_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_Main_unit-arch " "Found design unit 1: emdad_Main_unit-arch" {  } { { "emdad_Main_Unit.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665995 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_Main_unit " "Found entity 1: emdad_Main_unit" {  } { { "emdad_Main_Unit.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492665995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_half_adder-arch " "Found design unit 1: emdad_half_adder-arch" {  } { { "emdad_half_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_half_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665996 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_half_adder " "Found entity 1: emdad_half_adder" {  } { { "emdad_half_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492665996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_full_adder-arch " "Found design unit 1: emdad_full_adder-arch" {  } { { "emdad_full_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665996 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_full_adder " "Found entity 1: emdad_full_adder" {  } { { "emdad_full_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492665996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_extension-arch " "Found design unit 1: emdad_extension-arch" {  } { { "emdad_extension.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_extension.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665997 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_extension " "Found entity 1: emdad_extension" {  } { { "emdad_extension.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_extension.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492665997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_equal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_equal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_equal-arch " "Found design unit 1: emdad_equal-arch" {  } { { "emdad_equal.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_equal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665997 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_equal " "Found entity 1: emdad_equal" {  } { { "emdad_equal.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_equal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492665997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_controller-arch " "Found design unit 1: emdad_controller-arch" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665999 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_controller " "Found entity 1: emdad_controller" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492665999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_adder_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file emdad_adder_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_adder_package " "Found design unit 1: emdad_adder_package" {  } { { "emdad_adder_package.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_adder_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492665999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492665999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_32_bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_32_bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_32_bit_register-arch " "Found design unit 1: emdad_32_bit_register-arch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492666000 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_32_bit_register " "Found entity 1: emdad_32_bit_register" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492666000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492666000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_32_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_32_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_32_bit_adder-arch " "Found design unit 1: emdad_32_bit_adder-arch" {  } { { "emdad_32_bit_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492666001 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_32_bit_adder " "Found entity 1: emdad_32_bit_adder" {  } { { "emdad_32_bit_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492666001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492666001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_2_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_2_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_2_1_MUX-arch " "Found design unit 1: emdad_2_1_MUX-arch" {  } { { "emdad_2_1_MUX.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_2_1_MUX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492666001 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_2_1_MUX " "Found entity 1: emdad_2_1_MUX" {  } { { "emdad_2_1_MUX.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_2_1_MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492666001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492666001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_1bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_1bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_1Bit_Comparator-arch " "Found design unit 1: emdad_1Bit_Comparator-arch" {  } { { "emdad_1Bit_Comparator.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_1Bit_Comparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492666002 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_1Bit_Comparator " "Found entity 1: emdad_1Bit_Comparator" {  } { { "emdad_1Bit_Comparator.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_1Bit_Comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492666002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492666002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "emdad_testbench " "Elaborating entity \"emdad_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650492666028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "emdad_nextInstruction emdad_testbench.vhd(25) " "Verilog HDL or VHDL warning at emdad_testbench.vhd(25): object \"emdad_nextInstruction\" assigned a value but never read" {  } { { "emdad_testbench.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_testbench.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650492666029 "|emdad_testbench"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "emdad_testbench.vhd(32) " "VHDL Wait Statement error at emdad_testbench.vhd(32): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "emdad_testbench.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_testbench.vhd" 32 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1650492666029 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650492666030 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650492666123 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 20 18:11:06 2022 " "Processing ended: Wed Apr 20 18:11:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650492666123 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650492666123 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650492666123 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492666123 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492666705 ""}
