Analysis & Synthesis report for RegBank
Wed May 16 22:17:06 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Added for RAM Pass-Through Logic
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated
 14. Source assignments for RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated
 15. Parameter Settings for Inferred Entity Instance: RegBank:brancoRegistrador|altsyncram:regfile_rtl_0
 16. Parameter Settings for Inferred Entity Instance: RegBank:brancoRegistrador|altsyncram:regfile_rtl_1
 17. Parameter Settings for Inferred Entity Instance: Tradutor:displayr2|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: Tradutor:displayr2|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: Tradutor:displayr3|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: Tradutor:displayr3|lpm_divide:Mod0
 21. Parameter Settings for Inferred Entity Instance: Tradutor2:displaysoma|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: Tradutor2:displaysoma|lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: Tradutor2:displaysoma|lpm_divide:Mod1
 24. Parameter Settings for Inferred Entity Instance: Tradutor2:displaysoma|lpm_divide:Div2
 25. Parameter Settings for Inferred Entity Instance: Tradutor2:displaysoma|lpm_divide:Mod2
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "RegBank:brancoRegistrador"
 28. Port Connectivity Checks: "Tradutor:displayr3"
 29. Port Connectivity Checks: "Tradutor:displayr2"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 16 22:17:06 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; RegBank                                     ;
; Top-level Entity Name              ; ULA                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 719                                         ;
;     Total combinational functions  ; 689                                         ;
;     Dedicated logic registers      ; 57                                          ;
; Total registers                    ; 57                                          ;
; Total pins                         ; 76                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 128                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ULA                ; RegBank            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; RegBank.v                        ; yes             ; User Verilog HDL File        ; C:/Users/thoma/Documents/RegBank/RegBank.v                                   ;         ;
; ULA.v                            ; yes             ; User Verilog HDL File        ; C:/Users/thoma/Documents/RegBank/ULA.v                                       ;         ;
; Display.v                        ; yes             ; User Verilog HDL File        ; C:/Users/thoma/Documents/RegBank/Display.v                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_scc1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf                      ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_s0p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/lpm_divide_s0p.tdf                       ;         ;
; db/abs_divider_nbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/abs_divider_nbg.tdf                      ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/alt_u_div_c7f.tdf                        ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/add_sub_7pc.tdf                          ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/add_sub_8pc.tdf                          ;         ;
; db/lpm_abs_2v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/lpm_abs_2v9.tdf                          ;         ;
; db/lpm_abs_l0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/lpm_abs_l0a.tdf                          ;         ;
; db/lpm_divide_voo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/lpm_divide_voo.tdf                       ;         ;
; db/lpm_divide_cqo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/lpm_divide_cqo.tdf                       ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/abs_divider_4dg.tdf                      ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/alt_u_div_6af.tdf                        ;         ;
; db/lpm_abs_f0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/lpm_abs_f0a.tdf                          ;         ;
; db/lpm_divide_p0p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/lpm_divide_p0p.tdf                       ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/abs_divider_kbg.tdf                      ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/alt_u_div_67f.tdf                        ;         ;
; db/lpm_abs_5v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/lpm_abs_5v9.tdf                          ;         ;
; db/lpm_divide_soo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/lpm_divide_soo.tdf                       ;         ;
; db/lpm_divide_cvo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/lpm_divide_cvo.tdf                       ;         ;
; db/abs_divider_7ag.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/abs_divider_7ag.tdf                      ;         ;
; db/alt_u_div_c4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/alt_u_div_c4f.tdf                        ;         ;
; db/lpm_divide_fno.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/thoma/Documents/RegBank/db/lpm_divide_fno.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 719       ;
;                                             ;           ;
; Total combinational functions               ; 689       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 237       ;
;     -- 3 input functions                    ; 206       ;
;     -- <=2 input functions                  ; 246       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 514       ;
;     -- arithmetic mode                      ; 175       ;
;                                             ;           ;
; Total registers                             ; 57        ;
;     -- Dedicated logic registers            ; 57        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 76        ;
; Total memory bits                           ; 128       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 65        ;
; Total fan-out                               ; 2346      ;
; Average fan-out                             ; 2.58      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |ULA                                      ; 689 (96)            ; 57 (31)                   ; 128         ; 0            ; 0       ; 0         ; 76   ; 0            ; |ULA                                                                                                                    ; ULA             ; work         ;
;    |RegBank:brancoRegistrador|            ; 13 (13)             ; 26 (26)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|RegBank:brancoRegistrador                                                                                          ; RegBank         ; work         ;
;       |altsyncram:regfile_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0                                                                 ; altsyncram      ; work         ;
;          |altsyncram_scc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated                                  ; altsyncram_scc1 ; work         ;
;       |altsyncram:regfile_rtl_1|          ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1                                                                 ; altsyncram      ; work         ;
;          |altsyncram_scc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated                                  ; altsyncram_scc1 ; work         ;
;    |Tradutor2:displaysoma|                ; 507 (53)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma                                                                                              ; Tradutor2       ; work         ;
;       |lpm_divide:Div1|                   ; 119 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Div1                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_p0p:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Div1|lpm_divide_p0p:auto_generated                                                ; lpm_divide_p0p  ; work         ;
;             |abs_divider_kbg:divider|     ; 119 (11)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg ; work         ;
;                |alt_u_div_67f:divider|    ; 100 (100)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider  ; alt_u_div_67f   ; work         ;
;                |lpm_abs_f0a:my_abs_num|   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_f0a:my_abs_num ; lpm_abs_f0a     ; work         ;
;       |lpm_divide:Div2|                   ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Div2                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_cvo:auto_generated|  ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Div2|lpm_divide_cvo:auto_generated                                                ; lpm_divide_cvo  ; work         ;
;             |abs_divider_7ag:divider|     ; 84 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Div2|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider                        ; abs_divider_7ag ; work         ;
;                |alt_u_div_c4f:divider|    ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Div2|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|alt_u_div_c4f:divider  ; alt_u_div_c4f   ; work         ;
;                |lpm_abs_5v9:my_abs_num|   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Div2|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|lpm_abs_5v9:my_abs_num ; lpm_abs_5v9     ; work         ;
;       |lpm_divide:Mod0|                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod0                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_cqo:auto_generated|  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                ; lpm_divide_cqo  ; work         ;
;             |abs_divider_4dg:divider|     ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg ; work         ;
;                |alt_u_div_6af:divider|    ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider  ; alt_u_div_6af   ; work         ;
;       |lpm_divide:Mod1|                   ; 146 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod1                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_soo:auto_generated|  ; 146 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod1|lpm_divide_soo:auto_generated                                                ; lpm_divide_soo  ; work         ;
;             |abs_divider_kbg:divider|     ; 146 (17)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod1|lpm_divide_soo:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg ; work         ;
;                |alt_u_div_67f:divider|    ; 120 (120)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod1|lpm_divide_soo:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider  ; alt_u_div_67f   ; work         ;
;                |lpm_abs_f0a:my_abs_num|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod1|lpm_divide_soo:auto_generated|abs_divider_kbg:divider|lpm_abs_f0a:my_abs_num ; lpm_abs_f0a     ; work         ;
;       |lpm_divide:Mod2|                   ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod2                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_fno:auto_generated|  ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod2|lpm_divide_fno:auto_generated                                                ; lpm_divide_fno  ; work         ;
;             |abs_divider_7ag:divider|     ; 90 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod2|lpm_divide_fno:auto_generated|abs_divider_7ag:divider                        ; abs_divider_7ag ; work         ;
;                |alt_u_div_c4f:divider|    ; 76 (76)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod2|lpm_divide_fno:auto_generated|abs_divider_7ag:divider|alt_u_div_c4f:divider  ; alt_u_div_c4f   ; work         ;
;                |lpm_abs_5v9:my_abs_num|   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor2:displaysoma|lpm_divide:Mod2|lpm_divide_fno:auto_generated|abs_divider_7ag:divider|lpm_abs_5v9:my_abs_num ; lpm_abs_5v9     ; work         ;
;    |Tradutor:displayr2|                   ; 37 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr2                                                                                                 ; Tradutor        ; work         ;
;       |lpm_divide:Div0|                   ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr2|lpm_divide:Div0                                                                                 ; lpm_divide      ; work         ;
;          |lpm_divide_s0p:auto_generated|  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr2|lpm_divide:Div0|lpm_divide_s0p:auto_generated                                                   ; lpm_divide_s0p  ; work         ;
;             |abs_divider_nbg:divider|     ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr2|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider                           ; abs_divider_nbg ; work         ;
;                |alt_u_div_c7f:divider|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr2|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider     ; alt_u_div_c7f   ; work         ;
;       |lpm_divide:Mod0|                   ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr2|lpm_divide:Mod0                                                                                 ; lpm_divide      ; work         ;
;          |lpm_divide_voo:auto_generated|  ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr2|lpm_divide:Mod0|lpm_divide_voo:auto_generated                                                   ; lpm_divide_voo  ; work         ;
;             |abs_divider_nbg:divider|     ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr2|lpm_divide:Mod0|lpm_divide_voo:auto_generated|abs_divider_nbg:divider                           ; abs_divider_nbg ; work         ;
;                |alt_u_div_c7f:divider|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr2|lpm_divide:Mod0|lpm_divide_voo:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider     ; alt_u_div_c7f   ; work         ;
;    |Tradutor:displayr3|                   ; 36 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr3                                                                                                 ; Tradutor        ; work         ;
;       |lpm_divide:Div0|                   ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr3|lpm_divide:Div0                                                                                 ; lpm_divide      ; work         ;
;          |lpm_divide_s0p:auto_generated|  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr3|lpm_divide:Div0|lpm_divide_s0p:auto_generated                                                   ; lpm_divide_s0p  ; work         ;
;             |abs_divider_nbg:divider|     ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr3|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider                           ; abs_divider_nbg ; work         ;
;                |alt_u_div_c7f:divider|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr3|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider     ; alt_u_div_c7f   ; work         ;
;       |lpm_divide:Mod0|                   ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr3|lpm_divide:Mod0                                                                                 ; lpm_divide      ; work         ;
;          |lpm_divide_voo:auto_generated|  ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr3|lpm_divide:Mod0|lpm_divide_voo:auto_generated                                                   ; lpm_divide_voo  ; work         ;
;             |abs_divider_nbg:divider|     ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr3|lpm_divide:Mod0|lpm_divide_voo:auto_generated|abs_divider_nbg:divider                           ; abs_divider_nbg ; work         ;
;                |alt_u_div_c7f:divider|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Tradutor:displayr3|lpm_divide:Mod0|lpm_divide_voo:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider     ; alt_u_div_c7f   ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; None ;
; RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; None ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------------------+----------------------------------------+
; Register name                                          ; Reason for Removal                     ;
+--------------------------------------------------------+----------------------------------------+
; numr2[4..13]                                           ; Stuck at GND due to stuck port data_in ;
; numr3[4..15]                                           ; Stuck at GND due to stuck port data_in ;
; numr2[14,15]                                           ; Stuck at GND due to stuck port data_in ;
; result[1..10]                                          ; Merged with result[0]                  ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[13..24] ; Lost fanout                            ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[13..24] ; Lost fanout                            ;
; Total Number of Removed Registers = 58                 ;                                        ;
+--------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 57    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 22    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                   ;
+----------------------------------------------------+-----------------------------------------+
; Register Name                                      ; RAM Name                                ;
+----------------------------------------------------+-----------------------------------------+
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[0]  ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[1]  ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[2]  ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[3]  ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[4]  ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[5]  ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[6]  ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[7]  ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[8]  ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[9]  ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[10] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[11] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[12] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[13] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[14] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[15] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[16] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[17] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[18] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[19] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[20] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[21] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[22] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[23] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_0_bypass[24] ; RegBank:brancoRegistrador|regfile_rtl_0 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[0]  ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[1]  ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[2]  ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[3]  ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[4]  ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[5]  ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[6]  ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[7]  ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[8]  ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[9]  ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[10] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[11] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[12] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[13] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[14] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[15] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[16] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[17] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[18] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[19] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[20] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[21] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[22] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[23] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
; RegBank:brancoRegistrador|regfile_rtl_1_bypass[24] ; RegBank:brancoRegistrador|regfile_rtl_1 ;
+----------------------------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 17:1               ; 3 bits    ; 33 LEs        ; 21 LEs               ; 12 LEs                 ; Yes        ; |ULA|result[14]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ULA|Er2                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegBank:brancoRegistrador|altsyncram:regfile_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                 ;
; WIDTHAD_A                          ; 4                    ; Untyped                                 ;
; NUMWORDS_A                         ; 16                   ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                 ;
; WIDTHAD_B                          ; 4                    ; Untyped                                 ;
; NUMWORDS_B                         ; 16                   ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_scc1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegBank:brancoRegistrador|altsyncram:regfile_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                 ;
; WIDTHAD_A                          ; 4                    ; Untyped                                 ;
; NUMWORDS_A                         ; 16                   ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                 ;
; WIDTHAD_B                          ; 4                    ; Untyped                                 ;
; NUMWORDS_B                         ; 16                   ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_scc1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Tradutor:displayr2|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_s0p ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Tradutor:displayr2|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_voo ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Tradutor:displayr3|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_s0p ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Tradutor:displayr3|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_voo ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Tradutor2:displaysoma|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 11             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Tradutor2:displaysoma|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                      ;
; LPM_WIDTHD             ; 8              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Tradutor2:displaysoma|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                      ;
; LPM_WIDTHD             ; 8              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_soo ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Tradutor2:displaysoma|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_cvo ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Tradutor2:displaysoma|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_fno ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; RegBank:brancoRegistrador|altsyncram:regfile_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 16                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 16                                                 ;
;     -- NUMWORDS_B                         ; 16                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; RegBank:brancoRegistrador|altsyncram:regfile_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 16                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 16                                                 ;
;     -- NUMWORDS_B                         ; 16                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegBank:brancoRegistrador"                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; rdDataA ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "rdDataA[0..11]" have no fanouts ;
; rdDataB ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "rdDataB[0..11]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tradutor:displayr3"                                                                                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num1 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tradutor:displayr2"                                                                                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num1 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 57                          ;
;     ENA               ; 18                          ;
;     ENA SLD           ; 4                           ;
;     plain             ; 35                          ;
; cycloneiii_lcell_comb ; 694                         ;
;     arith             ; 175                         ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 45                          ;
;         3 data inputs ; 119                         ;
;     normal            ; 519                         ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 157                         ;
;         3 data inputs ; 87                          ;
;         4 data inputs ; 237                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 43.30                       ;
; Average LUT depth     ; 28.02                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 16 22:16:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RegBank -c RegBank
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file regbank.v
    Info (12023): Found entity 1: RegBank File: C:/Users/thoma/Documents/RegBank/RegBank.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ula.v
    Info (12023): Found entity 1: ULA File: C:/Users/thoma/Documents/RegBank/ULA.v Line: 1
Warning (10263): Verilog HDL Event Control warning at Display.v(13): event expression contains "|" or "||" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 13
Warning (10229): Verilog HDL Expression warning at Display.v(17): truncated literal to match 7 bits File: C:/Users/thoma/Documents/RegBank/Display.v Line: 17
Warning (10229): Verilog HDL Expression warning at Display.v(37): truncated literal to match 7 bits File: C:/Users/thoma/Documents/RegBank/Display.v Line: 37
Warning (10229): Verilog HDL Expression warning at Display.v(53): truncated literal to match 7 bits File: C:/Users/thoma/Documents/RegBank/Display.v Line: 53
Warning (10261): Verilog HDL Event Control warning at Display.v(75): Event Control contains a complex event expression File: C:/Users/thoma/Documents/RegBank/Display.v Line: 75
Warning (10229): Verilog HDL Expression warning at Display.v(79): truncated literal to match 7 bits File: C:/Users/thoma/Documents/RegBank/Display.v Line: 79
Info (12021): Found 2 design units, including 2 entities, in source file display.v
    Info (12023): Found entity 1: Tradutor File: C:/Users/thoma/Documents/RegBank/Display.v Line: 1
    Info (12023): Found entity 2: Tradutor2 File: C:/Users/thoma/Documents/RegBank/Display.v Line: 62
Info (12127): Elaborating entity "ULA" for the top level hierarchy
Info (12128): Elaborating entity "Tradutor" for hierarchy "Tradutor:displayr2" File: C:/Users/thoma/Documents/RegBank/ULA.v Line: 38
Warning (10240): Verilog HDL Always Construct warning at Display.v(13): inferring latch(es) for variable "aux3", which holds its previous value in one or more paths through the always construct File: C:/Users/thoma/Documents/RegBank/Display.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at Display.v(13): inferring latch(es) for variable "aux2", which holds its previous value in one or more paths through the always construct File: C:/Users/thoma/Documents/RegBank/Display.v Line: 13
Info (12128): Elaborating entity "Tradutor2" for hierarchy "Tradutor2:displaysoma" File: C:/Users/thoma/Documents/RegBank/ULA.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at Display.v(75): inferring latch(es) for variable "aux3", which holds its previous value in one or more paths through the always construct File: C:/Users/thoma/Documents/RegBank/Display.v Line: 75
Warning (10240): Verilog HDL Always Construct warning at Display.v(75): inferring latch(es) for variable "aux2", which holds its previous value in one or more paths through the always construct File: C:/Users/thoma/Documents/RegBank/Display.v Line: 75
Info (12128): Elaborating entity "RegBank" for hierarchy "RegBank:brancoRegistrador" File: C:/Users/thoma/Documents/RegBank/ULA.v Line: 53
Warning (276020): Inferred RAM node "RegBank:brancoRegistrador|regfile_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RegBank:brancoRegistrador|regfile_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegBank:brancoRegistrador|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegBank:brancoRegistrador|regfile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Tradutor:displayr2|Div0" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Tradutor:displayr2|Mod0" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Tradutor:displayr3|Div0" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Tradutor:displayr3|Mod0" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Tradutor2:displaysoma|Mod0" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Tradutor2:displaysoma|Div1" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 106
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Tradutor2:displaysoma|Mod1" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 107
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Tradutor2:displaysoma|Div2" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 123
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Tradutor2:displaysoma|Mod2" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 124
Info (12130): Elaborated megafunction instantiation "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0"
Info (12133): Instantiated megafunction "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_scc1.tdf
    Info (12023): Found entity 1: altsyncram_scc1 File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Tradutor:displayr2|lpm_divide:Div0" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 24
Info (12133): Instantiated megafunction "Tradutor:displayr2|lpm_divide:Div0" with the following parameter: File: C:/Users/thoma/Documents/RegBank/Display.v Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_s0p.tdf
    Info (12023): Found entity 1: lpm_divide_s0p File: C:/Users/thoma/Documents/RegBank/db/lpm_divide_s0p.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: C:/Users/thoma/Documents/RegBank/db/abs_divider_nbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: C:/Users/thoma/Documents/RegBank/db/alt_u_div_c7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/thoma/Documents/RegBank/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/thoma/Documents/RegBank/db/add_sub_8pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: C:/Users/thoma/Documents/RegBank/db/lpm_abs_2v9.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_l0a.tdf
    Info (12023): Found entity 1: lpm_abs_l0a File: C:/Users/thoma/Documents/RegBank/db/lpm_abs_l0a.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Tradutor:displayr2|lpm_divide:Mod0" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 25
Info (12133): Instantiated megafunction "Tradutor:displayr2|lpm_divide:Mod0" with the following parameter: File: C:/Users/thoma/Documents/RegBank/Display.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_voo.tdf
    Info (12023): Found entity 1: lpm_divide_voo File: C:/Users/thoma/Documents/RegBank/db/lpm_divide_voo.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Tradutor2:displaysoma|lpm_divide:Mod0" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 89
Info (12133): Instantiated megafunction "Tradutor2:displaysoma|lpm_divide:Mod0" with the following parameter: File: C:/Users/thoma/Documents/RegBank/Display.v Line: 89
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo File: C:/Users/thoma/Documents/RegBank/db/lpm_divide_cqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/thoma/Documents/RegBank/db/abs_divider_4dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/thoma/Documents/RegBank/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf
    Info (12023): Found entity 1: lpm_abs_f0a File: C:/Users/thoma/Documents/RegBank/db/lpm_abs_f0a.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Tradutor2:displaysoma|lpm_divide:Div1" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 106
Info (12133): Instantiated megafunction "Tradutor2:displaysoma|lpm_divide:Div1" with the following parameter: File: C:/Users/thoma/Documents/RegBank/Display.v Line: 106
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf
    Info (12023): Found entity 1: lpm_divide_p0p File: C:/Users/thoma/Documents/RegBank/db/lpm_divide_p0p.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/thoma/Documents/RegBank/db/abs_divider_kbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/thoma/Documents/RegBank/db/alt_u_div_67f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf
    Info (12023): Found entity 1: lpm_abs_5v9 File: C:/Users/thoma/Documents/RegBank/db/lpm_abs_5v9.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Tradutor2:displaysoma|lpm_divide:Mod1" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 107
Info (12133): Instantiated megafunction "Tradutor2:displaysoma|lpm_divide:Mod1" with the following parameter: File: C:/Users/thoma/Documents/RegBank/Display.v Line: 107
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf
    Info (12023): Found entity 1: lpm_divide_soo File: C:/Users/thoma/Documents/RegBank/db/lpm_divide_soo.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Tradutor2:displaysoma|lpm_divide:Div2" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 123
Info (12133): Instantiated megafunction "Tradutor2:displaysoma|lpm_divide:Div2" with the following parameter: File: C:/Users/thoma/Documents/RegBank/Display.v Line: 123
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cvo.tdf
    Info (12023): Found entity 1: lpm_divide_cvo File: C:/Users/thoma/Documents/RegBank/db/lpm_divide_cvo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_7ag.tdf
    Info (12023): Found entity 1: abs_divider_7ag File: C:/Users/thoma/Documents/RegBank/db/abs_divider_7ag.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: C:/Users/thoma/Documents/RegBank/db/alt_u_div_c4f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Tradutor2:displaysoma|lpm_divide:Mod2" File: C:/Users/thoma/Documents/RegBank/Display.v Line: 124
Info (12133): Instantiated megafunction "Tradutor2:displaysoma|lpm_divide:Mod2" with the following parameter: File: C:/Users/thoma/Documents/RegBank/Display.v Line: 124
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fno.tdf
    Info (12023): Found entity 1: lpm_divide_fno File: C:/Users/thoma/Documents/RegBank/db/lpm_divide_fno.tdf Line: 24
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a4" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 149
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a5" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 177
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a6" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 205
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a7" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 233
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a8" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 261
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a9" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 289
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a10" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 317
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a11" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 345
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a12" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 373
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a13" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 401
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a14" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 429
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a15" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 457
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a4" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 149
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a5" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 177
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a6" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 205
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a7" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 233
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a8" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 261
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a9" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 289
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a10" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 317
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a11" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 345
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a12" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 373
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a13" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 401
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a14" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 429
        Warning (14320): Synthesized away node "RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a15" File: C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf Line: 457
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 34 buffer(s)
    Info (13016): Ignored 34 CARRY_SUM buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: C:/Users/thoma/Documents/RegBank/ULA.v Line: 7
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/thoma/Documents/RegBank/ULA.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Tradutor2:displaysoma|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_16_result_int[1]~6" File: C:/Users/thoma/Documents/RegBank/db/alt_u_div_6af.tdf Line: 66
    Info (17048): Logic cell "Tradutor2:displaysoma|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_16_result_int[2]~8" File: C:/Users/thoma/Documents/RegBank/db/alt_u_div_6af.tdf Line: 66
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY1" File: C:/Users/thoma/Documents/RegBank/ULA.v Line: 5
Info (21057): Implemented 825 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 741 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 729 megabytes
    Info: Processing ended: Wed May 16 22:17:06 2018
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:55


