
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2

# Written on Mon May 20 10:57:16 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                         Requested     Requested     Clock        Clock                     Clock
Level     Clock                         Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------
0 -       convolutional_layer|clock     191.1 MHz     5.234         inferred     Autoconstr_clkgroup_0     2524 
================================================================================================================


Clock Load Summary
******************

                              Clock     Source          Clock Pin                                                Non-clock Pin     Non-clock Pin
Clock                         Load      Pin             Seq Example                                              Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------
convolutional_layer|clock     2524      clock(port)     genblk1\[3\]\.convolutional_layer.weights_s[7:0].CLK     -                 -            
================================================================================================================================================
