layout: true
class: typo, typo-selection

---

count: false
class: nord-dark, middle, center

# Timing (Introduction)

## @luk036

---

## Why is Useful-Skew Design necessary?

- Imagine a high-speed rail system in which people are required to have the same train departure time from station to station at any stations. What do you think? ğŸ¤”

- This is the way most of our digital chips work today. It's called *zero-skew design*.

- People have known about this problem for decades. They used *time-borrowing* to solve this problem.

- Useful-skew design solves this problem systematically.

---

## The Myth of the Useful-Skew Design

- Myth: clock trees are more difficult to build in useful-skew design than in zero-skew design.

- People have tried to "solve" this problem by proposing *multi-domain* clock skew scheduling, making the problem more complicated.

- The truth is:
  - The placement algorithm is still predicated on a zero-skew design.
  - The timing criticality changes radically after performing clock skew scheduling. Placer needs to recognize this.
  - Clock tree synthesis cannot solve the placement problem.

- The flow issue is out of our scope.

---

## Algorithmic point of view

- Given timing constraints: setup- and hold-time constraints.
- Goal: minimize the clock period or maximize the critical slack.
- Find the arrival time of each register that satisfies the constraints.
- Can be formulated as a linear programming.

---

## Network Parametric Potential Formulation

- The clock is run periodically. Thus, we are not interested in the absolute arrive time, but in the differences between them.
- Ends up with the network potential problem: dual of network flow.
- Exploits network locality.
- Usually faster than LP. ğŸ‘
- More importantly, it returns the most critical cycle. ğŸ‘ğŸ‘ğŸ‘ğŸ‘

---

## Howard's algorithm

- The problem has a feasible solution precisely when all cycles are positive.
- In other words, if there is a negative cycle, the problem is infeasible.
- A binary search is performed to obtain the optimal clock period.
- The clock period and slack are monotonic to the feasible region
- The smaller the clock period, the smaller the feasible regions.
- Howard's algorithm: cycle-cancellation.
  - *Policy graph* for efficient negative cycle finding.
  - Returns the most critical cycle.
  - Requires monotonicity + linearity. ğŸ‘ğŸ‘ğŸ‘
  - Handle only one parameter. ğŸ‘ğŸ‘ğŸ‘

---

## Ellipsoid method

- Negative cycle finding as a separation oracle.
- Handles multiple parameters. âœ¨âœ¨âœ¨âœ¨
  - Allows convex + one monotone
- Also return the most critical cycle (how ? ? ? ?).

---

## Latch-based design

- In additional to the setup- and hold-time constraints, there are also propagation constraints.
- Recurrence relationships.
- Railroad system.
- Maximum mean cycle problem.
- Parameters: Clock period, pulse-width (not monotonic)

---

## Latch vs. Flip-Flop

.pull-left[

Latch:

- Level sensitive
- Timing analysis is difficult
- Lack of STA tools
- For low-power, high-speed designs

]
.pull-right[

Flip-Flop:

- Edge triggered
- Timing analysis is "easy"
- STA tools are available.
- Very common in any synchronous design.

]

<https://en.wikipedia.org/wiki/Flip-flop_(electronics)>

---

class: nord-dark, middle, center

Q & A ğŸ—£ï¸ï¸
========
