// Seed: 1211433739
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    output wire id_4
);
  logic [1 'b0 : -1] id_6;
  assign module_2.id_4 = 0;
  assign id_4 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    output wor   id_2
);
  always @(posedge id_1 or posedge -1'b0) if (1 == 1) id_0 <= 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2 (
    output tri id_0,
    output wire id_1,
    input wand id_2,
    input supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input wor id_8,
    input wor id_9,
    input wire id_10,
    output wor id_11,
    output wire id_12,
    output wor id_13,
    output supply0 id_14,
    input wire id_15,
    inout wor id_16,
    input wand id_17,
    input supply1 id_18,
    output supply1 id_19,
    input wor id_20,
    output supply0 id_21,
    output uwire id_22
);
  logic id_24;
  always @(*) if (1) $unsigned(3);
  ;
  xnor primCall (
      id_16,
      id_9,
      id_15,
      id_6,
      id_17,
      id_5,
      id_24,
      id_2,
      id_20,
      id_10,
      id_8,
      id_3,
      id_4,
      id_7,
      id_18
  );
  module_0 modCall_1 (
      id_22,
      id_18,
      id_2,
      id_5,
      id_16
  );
endmodule
