// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="array_io_array_io,hls_ip_2021_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.942000,HLS_SYN_LAT=8,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=265,HLS_SYN_LUT=2124,HLS_VERSION=2021_2}" *)

module array_io (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_o_0_din,
        d_o_0_full_n,
        d_o_0_write,
        d_o_1_din,
        d_o_1_full_n,
        d_o_1_write,
        d_o_2_din,
        d_o_2_full_n,
        d_o_2_write,
        d_o_3_din,
        d_o_3_full_n,
        d_o_3_write,
        d_i_0_address0,
        d_i_0_ce0,
        d_i_0_q0,
        d_i_0_address1,
        d_i_0_ce1,
        d_i_0_q1,
        d_i_1_address0,
        d_i_1_ce0,
        d_i_1_q0,
        d_i_1_address1,
        d_i_1_ce1,
        d_i_1_q1
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] d_o_0_din;
input   d_o_0_full_n;
output   d_o_0_write;
output  [15:0] d_o_1_din;
input   d_o_1_full_n;
output   d_o_1_write;
output  [15:0] d_o_2_din;
input   d_o_2_full_n;
output   d_o_2_write;
output  [15:0] d_o_3_din;
input   d_o_3_full_n;
output   d_o_3_write;
output  [3:0] d_i_0_address0;
output   d_i_0_ce0;
input  [15:0] d_i_0_q0;
output  [3:0] d_i_0_address1;
output   d_i_0_ce1;
input  [15:0] d_i_0_q1;
output  [3:0] d_i_1_address0;
output   d_i_1_ce0;
input  [15:0] d_i_1_q0;
output  [3:0] d_i_1_address1;
output   d_i_1_ce1;
input  [15:0] d_i_1_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] d_o_0_din;
reg d_o_0_write;
reg[15:0] d_o_1_din;
reg d_o_1_write;
reg[15:0] d_o_2_din;
reg d_o_2_write;
reg[15:0] d_o_3_din;
reg d_o_3_write;
reg[3:0] d_i_0_address0;
reg d_i_0_ce0;
reg[3:0] d_i_0_address1;
reg d_i_0_ce1;
reg[3:0] d_i_1_address0;
reg d_i_1_ce0;
reg[3:0] d_i_1_address1;
reg d_i_1_ce1;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] acc_0;
reg   [31:0] acc_1;
reg   [31:0] acc_2;
reg   [31:0] acc_3;
reg   [31:0] acc_4;
reg   [31:0] acc_5;
reg   [31:0] acc_6;
reg   [31:0] acc_7;
reg    d_o_0_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    d_o_1_blk_n;
reg    d_o_2_blk_n;
reg    d_o_3_blk_n;
wire   [31:0] temp_fu_485_p2;
reg    ap_block_state2;
wire   [31:0] temp_1_fu_575_p2;
reg    ap_block_state3;
wire   [31:0] temp_2_fu_665_p2;
reg    ap_block_state4;
wire   [31:0] temp_3_fu_755_p2;
reg    ap_block_state5;
wire   [31:0] temp_4_fu_845_p2;
reg    ap_block_state6;
wire   [31:0] temp_5_fu_935_p2;
reg    ap_block_state7;
wire   [31:0] temp_6_fu_1025_p2;
reg    ap_block_state8;
wire   [31:0] temp_7_fu_1115_p2;
reg    ap_block_state9;
wire   [15:0] add_ln69_fu_426_p2;
wire   [15:0] add_ln69_1_fu_516_p2;
wire   [15:0] add_ln69_2_fu_606_p2;
wire   [15:0] add_ln69_3_fu_696_p2;
wire   [15:0] add_ln69_4_fu_786_p2;
wire   [15:0] add_ln69_5_fu_876_p2;
wire   [15:0] add_ln69_6_fu_966_p2;
wire   [15:0] add_ln69_7_fu_1056_p2;
wire   [15:0] add_ln69_8_fu_437_p2;
wire   [15:0] add_ln69_9_fu_527_p2;
wire   [15:0] add_ln69_10_fu_617_p2;
wire   [15:0] add_ln69_11_fu_707_p2;
wire   [15:0] add_ln69_12_fu_797_p2;
wire   [15:0] add_ln69_13_fu_887_p2;
wire   [15:0] add_ln69_14_fu_977_p2;
wire   [15:0] add_ln69_15_fu_1067_p2;
wire   [15:0] add_ln69_16_fu_448_p2;
wire   [15:0] add_ln69_17_fu_538_p2;
wire   [15:0] add_ln69_18_fu_628_p2;
wire   [15:0] add_ln69_19_fu_718_p2;
wire   [15:0] add_ln69_20_fu_808_p2;
wire   [15:0] add_ln69_21_fu_898_p2;
wire   [15:0] add_ln69_22_fu_988_p2;
wire   [15:0] add_ln69_23_fu_1078_p2;
wire   [15:0] add_ln69_24_fu_497_p2;
wire   [15:0] add_ln69_25_fu_587_p2;
wire   [15:0] add_ln69_26_fu_677_p2;
wire   [15:0] add_ln69_27_fu_767_p2;
wire   [15:0] add_ln69_28_fu_857_p2;
wire   [15:0] add_ln69_29_fu_947_p2;
wire   [15:0] add_ln69_30_fu_1037_p2;
wire   [15:0] add_ln69_31_fu_1127_p2;
wire  signed [15:0] sext_ln67_fu_418_p0;
wire  signed [15:0] add_ln69_fu_426_p0;
wire   [15:0] trunc_ln67_fu_422_p1;
wire  signed [15:0] sext_ln69_fu_433_p0;
wire  signed [15:0] add_ln69_8_fu_437_p0;
wire  signed [15:0] sext_ln69_8_fu_444_p0;
wire  signed [15:0] add_ln69_16_fu_448_p0;
wire  signed [15:0] sext_ln67_8_fu_455_p0;
wire  signed [31:0] sext_ln67_fu_418_p1;
wire  signed [16:0] sext_ln69_8_fu_444_p1;
wire  signed [16:0] sext_ln67_8_fu_455_p1;
wire   [16:0] add_ln67_1_fu_465_p2;
wire  signed [17:0] sext_ln67_9_fu_471_p1;
wire  signed [17:0] sext_ln69_fu_433_p1;
wire   [17:0] add_ln67_2_fu_475_p2;
wire  signed [31:0] sext_ln67_10_fu_481_p1;
wire   [31:0] add_ln67_fu_459_p2;
wire  signed [15:0] add_ln69_24_fu_497_p0;
wire  signed [15:0] sext_ln67_1_fu_508_p0;
wire  signed [15:0] add_ln69_1_fu_516_p0;
wire   [15:0] trunc_ln67_1_fu_512_p1;
wire  signed [15:0] sext_ln69_1_fu_523_p0;
wire  signed [15:0] add_ln69_9_fu_527_p0;
wire  signed [15:0] sext_ln69_9_fu_534_p0;
wire  signed [15:0] add_ln69_17_fu_538_p0;
wire  signed [15:0] sext_ln67_11_fu_545_p0;
wire  signed [31:0] sext_ln67_1_fu_508_p1;
wire  signed [16:0] sext_ln69_9_fu_534_p1;
wire  signed [16:0] sext_ln67_11_fu_545_p1;
wire   [16:0] add_ln67_5_fu_555_p2;
wire  signed [17:0] sext_ln67_12_fu_561_p1;
wire  signed [17:0] sext_ln69_1_fu_523_p1;
wire   [17:0] add_ln67_6_fu_565_p2;
wire  signed [31:0] sext_ln67_13_fu_571_p1;
wire   [31:0] add_ln67_4_fu_549_p2;
wire  signed [15:0] add_ln69_25_fu_587_p0;
wire  signed [15:0] sext_ln67_2_fu_598_p0;
wire  signed [15:0] add_ln69_2_fu_606_p0;
wire   [15:0] trunc_ln67_2_fu_602_p1;
wire  signed [15:0] sext_ln69_2_fu_613_p0;
wire  signed [15:0] add_ln69_10_fu_617_p0;
wire  signed [15:0] sext_ln69_10_fu_624_p0;
wire  signed [15:0] add_ln69_18_fu_628_p0;
wire  signed [15:0] sext_ln67_14_fu_635_p0;
wire  signed [31:0] sext_ln67_2_fu_598_p1;
wire  signed [16:0] sext_ln69_10_fu_624_p1;
wire  signed [16:0] sext_ln67_14_fu_635_p1;
wire   [16:0] add_ln67_9_fu_645_p2;
wire  signed [17:0] sext_ln67_15_fu_651_p1;
wire  signed [17:0] sext_ln69_2_fu_613_p1;
wire   [17:0] add_ln67_10_fu_655_p2;
wire  signed [31:0] sext_ln67_16_fu_661_p1;
wire   [31:0] add_ln67_8_fu_639_p2;
wire  signed [15:0] add_ln69_26_fu_677_p0;
wire  signed [15:0] sext_ln67_3_fu_688_p0;
wire  signed [15:0] add_ln69_3_fu_696_p0;
wire   [15:0] trunc_ln67_3_fu_692_p1;
wire  signed [15:0] sext_ln69_3_fu_703_p0;
wire  signed [15:0] add_ln69_11_fu_707_p0;
wire  signed [15:0] sext_ln69_11_fu_714_p0;
wire  signed [15:0] add_ln69_19_fu_718_p0;
wire  signed [15:0] sext_ln67_17_fu_725_p0;
wire  signed [31:0] sext_ln67_3_fu_688_p1;
wire  signed [16:0] sext_ln69_11_fu_714_p1;
wire  signed [16:0] sext_ln67_17_fu_725_p1;
wire   [16:0] add_ln67_13_fu_735_p2;
wire  signed [17:0] sext_ln67_18_fu_741_p1;
wire  signed [17:0] sext_ln69_3_fu_703_p1;
wire   [17:0] add_ln67_14_fu_745_p2;
wire  signed [31:0] sext_ln67_19_fu_751_p1;
wire   [31:0] add_ln67_12_fu_729_p2;
wire  signed [15:0] add_ln69_27_fu_767_p0;
wire  signed [15:0] sext_ln67_4_fu_778_p0;
wire  signed [15:0] add_ln69_4_fu_786_p0;
wire   [15:0] trunc_ln67_4_fu_782_p1;
wire  signed [15:0] sext_ln69_4_fu_793_p0;
wire  signed [15:0] add_ln69_12_fu_797_p0;
wire  signed [15:0] sext_ln69_12_fu_804_p0;
wire  signed [15:0] add_ln69_20_fu_808_p0;
wire  signed [15:0] sext_ln67_20_fu_815_p0;
wire  signed [31:0] sext_ln67_4_fu_778_p1;
wire  signed [16:0] sext_ln69_12_fu_804_p1;
wire  signed [16:0] sext_ln67_20_fu_815_p1;
wire   [16:0] add_ln67_17_fu_825_p2;
wire  signed [17:0] sext_ln67_21_fu_831_p1;
wire  signed [17:0] sext_ln69_4_fu_793_p1;
wire   [17:0] add_ln67_18_fu_835_p2;
wire  signed [31:0] sext_ln67_22_fu_841_p1;
wire   [31:0] add_ln67_16_fu_819_p2;
wire  signed [15:0] add_ln69_28_fu_857_p0;
wire  signed [15:0] sext_ln67_5_fu_868_p0;
wire  signed [15:0] add_ln69_5_fu_876_p0;
wire   [15:0] trunc_ln67_5_fu_872_p1;
wire  signed [15:0] sext_ln69_5_fu_883_p0;
wire  signed [15:0] add_ln69_13_fu_887_p0;
wire  signed [15:0] sext_ln69_13_fu_894_p0;
wire  signed [15:0] add_ln69_21_fu_898_p0;
wire  signed [15:0] sext_ln67_23_fu_905_p0;
wire  signed [31:0] sext_ln67_5_fu_868_p1;
wire  signed [16:0] sext_ln69_13_fu_894_p1;
wire  signed [16:0] sext_ln67_23_fu_905_p1;
wire   [16:0] add_ln67_21_fu_915_p2;
wire  signed [17:0] sext_ln67_24_fu_921_p1;
wire  signed [17:0] sext_ln69_5_fu_883_p1;
wire   [17:0] add_ln67_22_fu_925_p2;
wire  signed [31:0] sext_ln67_25_fu_931_p1;
wire   [31:0] add_ln67_20_fu_909_p2;
wire  signed [15:0] add_ln69_29_fu_947_p0;
wire  signed [15:0] sext_ln67_6_fu_958_p0;
wire  signed [15:0] add_ln69_6_fu_966_p0;
wire   [15:0] trunc_ln67_6_fu_962_p1;
wire  signed [15:0] sext_ln69_6_fu_973_p0;
wire  signed [15:0] add_ln69_14_fu_977_p0;
wire  signed [15:0] sext_ln69_14_fu_984_p0;
wire  signed [15:0] add_ln69_22_fu_988_p0;
wire  signed [15:0] sext_ln67_26_fu_995_p0;
wire  signed [31:0] sext_ln67_6_fu_958_p1;
wire  signed [16:0] sext_ln69_14_fu_984_p1;
wire  signed [16:0] sext_ln67_26_fu_995_p1;
wire   [16:0] add_ln67_25_fu_1005_p2;
wire  signed [17:0] sext_ln67_27_fu_1011_p1;
wire  signed [17:0] sext_ln69_6_fu_973_p1;
wire   [17:0] add_ln67_26_fu_1015_p2;
wire  signed [31:0] sext_ln67_28_fu_1021_p1;
wire   [31:0] add_ln67_24_fu_999_p2;
wire  signed [15:0] add_ln69_30_fu_1037_p0;
wire  signed [15:0] sext_ln67_7_fu_1048_p0;
wire  signed [15:0] add_ln69_7_fu_1056_p0;
wire   [15:0] trunc_ln67_7_fu_1052_p1;
wire  signed [15:0] sext_ln69_7_fu_1063_p0;
wire  signed [15:0] add_ln69_15_fu_1067_p0;
wire  signed [15:0] sext_ln69_15_fu_1074_p0;
wire  signed [15:0] add_ln69_23_fu_1078_p0;
wire  signed [15:0] sext_ln67_29_fu_1085_p0;
wire  signed [31:0] sext_ln67_7_fu_1048_p1;
wire  signed [16:0] sext_ln69_15_fu_1074_p1;
wire  signed [16:0] sext_ln67_29_fu_1085_p1;
wire   [16:0] add_ln67_29_fu_1095_p2;
wire  signed [17:0] sext_ln67_30_fu_1101_p1;
wire  signed [17:0] sext_ln69_7_fu_1063_p1;
wire   [17:0] add_ln67_30_fu_1105_p2;
wire  signed [31:0] sext_ln67_31_fu_1111_p1;
wire   [31:0] add_ln67_28_fu_1089_p2;
wire  signed [15:0] add_ln69_31_fu_1127_p0;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_condition_213;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 acc_0 = 32'd0;
#0 acc_1 = 32'd0;
#0 acc_2 = 32'd0;
#0 acc_3 = 32'd0;
#0 acc_4 = 32'd0;
#0 acc_5 = 32'd0;
#0 acc_6 = 32'd0;
#0 acc_7 = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        acc_0 <= temp_fu_485_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_1 <= temp_1_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_2 <= temp_2_fu_665_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_3 <= temp_3_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        acc_4 <= temp_4_fu_845_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        acc_5 <= temp_5_fu_935_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        acc_6 <= temp_6_fu_1025_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        acc_7 <= temp_7_fu_1115_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_0_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_0_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_0_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_0_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_0_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_0_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_0_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_0_address0 = 64'd8;
    end else begin
        d_i_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_0_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_0_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_0_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_0_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_0_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_0_address1 = 64'd0;
    end else begin
        d_i_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_i_0_ce0 = 1'b1;
    end else begin
        d_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_i_0_ce1 = 1'b1;
    end else begin
        d_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_1_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_1_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_1_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_1_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_1_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_1_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_1_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_1_address0 = 64'd8;
    end else begin
        d_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_1_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_1_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_1_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_1_address1 = 64'd0;
    end else begin
        d_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_i_1_ce0 = 1'b1;
    end else begin
        d_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_i_1_ce1 = 1'b1;
    end else begin
        d_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        d_o_0_blk_n = d_o_0_full_n;
    end else begin
        d_o_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_213)) begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_0_din = add_ln69_7_fu_1056_p2;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_0_din = add_ln69_6_fu_966_p2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_0_din = add_ln69_5_fu_876_p2;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_0_din = add_ln69_4_fu_786_p2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_0_din = add_ln69_3_fu_696_p2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_0_din = add_ln69_2_fu_606_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_0_din = add_ln69_1_fu_516_p2;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            d_o_0_din = add_ln69_fu_426_p2;
        end else begin
            d_o_0_din = 'bx;
        end
    end else begin
        d_o_0_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_o_0_write = 1'b1;
    end else begin
        d_o_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        d_o_1_blk_n = d_o_1_full_n;
    end else begin
        d_o_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_213)) begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_1_din = add_ln69_15_fu_1067_p2;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_1_din = add_ln69_14_fu_977_p2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_1_din = add_ln69_13_fu_887_p2;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_1_din = add_ln69_12_fu_797_p2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_1_din = add_ln69_11_fu_707_p2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_1_din = add_ln69_10_fu_617_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_1_din = add_ln69_9_fu_527_p2;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            d_o_1_din = add_ln69_8_fu_437_p2;
        end else begin
            d_o_1_din = 'bx;
        end
    end else begin
        d_o_1_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_o_1_write = 1'b1;
    end else begin
        d_o_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        d_o_2_blk_n = d_o_2_full_n;
    end else begin
        d_o_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_213)) begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_2_din = add_ln69_23_fu_1078_p2;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_2_din = add_ln69_22_fu_988_p2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_2_din = add_ln69_21_fu_898_p2;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_2_din = add_ln69_20_fu_808_p2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_2_din = add_ln69_19_fu_718_p2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_2_din = add_ln69_18_fu_628_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_2_din = add_ln69_17_fu_538_p2;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            d_o_2_din = add_ln69_16_fu_448_p2;
        end else begin
            d_o_2_din = 'bx;
        end
    end else begin
        d_o_2_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_o_2_write = 1'b1;
    end else begin
        d_o_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        d_o_3_blk_n = d_o_3_full_n;
    end else begin
        d_o_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_213)) begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_3_din = add_ln69_31_fu_1127_p2;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_3_din = add_ln69_30_fu_1037_p2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_3_din = add_ln69_29_fu_947_p2;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_3_din = add_ln69_28_fu_857_p2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_3_din = add_ln69_27_fu_767_p2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_3_din = add_ln69_26_fu_677_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_3_din = add_ln69_25_fu_587_p2;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            d_o_3_din = add_ln69_24_fu_497_p2;
        end else begin
            d_o_3_din = 'bx;
        end
    end else begin
        d_o_3_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_o_3_write = 1'b1;
    end else begin
        d_o_3_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_10_fu_655_p2 = ($signed(sext_ln67_15_fu_651_p1) + $signed(sext_ln69_2_fu_613_p1));

assign add_ln67_12_fu_729_p2 = ($signed(acc_3) + $signed(sext_ln67_3_fu_688_p1));

assign add_ln67_13_fu_735_p2 = ($signed(sext_ln69_11_fu_714_p1) + $signed(sext_ln67_17_fu_725_p1));

assign add_ln67_14_fu_745_p2 = ($signed(sext_ln67_18_fu_741_p1) + $signed(sext_ln69_3_fu_703_p1));

assign add_ln67_16_fu_819_p2 = ($signed(acc_4) + $signed(sext_ln67_4_fu_778_p1));

assign add_ln67_17_fu_825_p2 = ($signed(sext_ln69_12_fu_804_p1) + $signed(sext_ln67_20_fu_815_p1));

assign add_ln67_18_fu_835_p2 = ($signed(sext_ln67_21_fu_831_p1) + $signed(sext_ln69_4_fu_793_p1));

assign add_ln67_1_fu_465_p2 = ($signed(sext_ln69_8_fu_444_p1) + $signed(sext_ln67_8_fu_455_p1));

assign add_ln67_20_fu_909_p2 = ($signed(acc_5) + $signed(sext_ln67_5_fu_868_p1));

assign add_ln67_21_fu_915_p2 = ($signed(sext_ln69_13_fu_894_p1) + $signed(sext_ln67_23_fu_905_p1));

assign add_ln67_22_fu_925_p2 = ($signed(sext_ln67_24_fu_921_p1) + $signed(sext_ln69_5_fu_883_p1));

assign add_ln67_24_fu_999_p2 = ($signed(acc_6) + $signed(sext_ln67_6_fu_958_p1));

assign add_ln67_25_fu_1005_p2 = ($signed(sext_ln69_14_fu_984_p1) + $signed(sext_ln67_26_fu_995_p1));

assign add_ln67_26_fu_1015_p2 = ($signed(sext_ln67_27_fu_1011_p1) + $signed(sext_ln69_6_fu_973_p1));

assign add_ln67_28_fu_1089_p2 = ($signed(acc_7) + $signed(sext_ln67_7_fu_1048_p1));

assign add_ln67_29_fu_1095_p2 = ($signed(sext_ln69_15_fu_1074_p1) + $signed(sext_ln67_29_fu_1085_p1));

assign add_ln67_2_fu_475_p2 = ($signed(sext_ln67_9_fu_471_p1) + $signed(sext_ln69_fu_433_p1));

assign add_ln67_30_fu_1105_p2 = ($signed(sext_ln67_30_fu_1101_p1) + $signed(sext_ln69_7_fu_1063_p1));

assign add_ln67_4_fu_549_p2 = ($signed(acc_1) + $signed(sext_ln67_1_fu_508_p1));

assign add_ln67_5_fu_555_p2 = ($signed(sext_ln69_9_fu_534_p1) + $signed(sext_ln67_11_fu_545_p1));

assign add_ln67_6_fu_565_p2 = ($signed(sext_ln67_12_fu_561_p1) + $signed(sext_ln69_1_fu_523_p1));

assign add_ln67_8_fu_639_p2 = ($signed(acc_2) + $signed(sext_ln67_2_fu_598_p1));

assign add_ln67_9_fu_645_p2 = ($signed(sext_ln69_10_fu_624_p1) + $signed(sext_ln67_14_fu_635_p1));

assign add_ln67_fu_459_p2 = ($signed(acc_0) + $signed(sext_ln67_fu_418_p1));

assign add_ln69_10_fu_617_p0 = d_i_0_q0;

assign add_ln69_10_fu_617_p2 = ($signed(add_ln69_10_fu_617_p0) + $signed(add_ln69_2_fu_606_p2));

assign add_ln69_11_fu_707_p0 = d_i_0_q0;

assign add_ln69_11_fu_707_p2 = ($signed(add_ln69_11_fu_707_p0) + $signed(add_ln69_3_fu_696_p2));

assign add_ln69_12_fu_797_p0 = d_i_0_q0;

assign add_ln69_12_fu_797_p2 = ($signed(add_ln69_12_fu_797_p0) + $signed(add_ln69_4_fu_786_p2));

assign add_ln69_13_fu_887_p0 = d_i_0_q0;

assign add_ln69_13_fu_887_p2 = ($signed(add_ln69_13_fu_887_p0) + $signed(add_ln69_5_fu_876_p2));

assign add_ln69_14_fu_977_p0 = d_i_0_q0;

assign add_ln69_14_fu_977_p2 = ($signed(add_ln69_14_fu_977_p0) + $signed(add_ln69_6_fu_966_p2));

assign add_ln69_15_fu_1067_p0 = d_i_0_q0;

assign add_ln69_15_fu_1067_p2 = ($signed(add_ln69_15_fu_1067_p0) + $signed(add_ln69_7_fu_1056_p2));

assign add_ln69_16_fu_448_p0 = d_i_1_q1;

assign add_ln69_16_fu_448_p2 = ($signed(add_ln69_16_fu_448_p0) + $signed(add_ln69_8_fu_437_p2));

assign add_ln69_17_fu_538_p0 = d_i_1_q1;

assign add_ln69_17_fu_538_p2 = ($signed(add_ln69_17_fu_538_p0) + $signed(add_ln69_9_fu_527_p2));

assign add_ln69_18_fu_628_p0 = d_i_1_q1;

assign add_ln69_18_fu_628_p2 = ($signed(add_ln69_18_fu_628_p0) + $signed(add_ln69_10_fu_617_p2));

assign add_ln69_19_fu_718_p0 = d_i_1_q1;

assign add_ln69_19_fu_718_p2 = ($signed(add_ln69_19_fu_718_p0) + $signed(add_ln69_11_fu_707_p2));

assign add_ln69_1_fu_516_p0 = d_i_0_q1;

assign add_ln69_1_fu_516_p2 = ($signed(add_ln69_1_fu_516_p0) + $signed(trunc_ln67_1_fu_512_p1));

assign add_ln69_20_fu_808_p0 = d_i_1_q1;

assign add_ln69_20_fu_808_p2 = ($signed(add_ln69_20_fu_808_p0) + $signed(add_ln69_12_fu_797_p2));

assign add_ln69_21_fu_898_p0 = d_i_1_q1;

assign add_ln69_21_fu_898_p2 = ($signed(add_ln69_21_fu_898_p0) + $signed(add_ln69_13_fu_887_p2));

assign add_ln69_22_fu_988_p0 = d_i_1_q1;

assign add_ln69_22_fu_988_p2 = ($signed(add_ln69_22_fu_988_p0) + $signed(add_ln69_14_fu_977_p2));

assign add_ln69_23_fu_1078_p0 = d_i_1_q1;

assign add_ln69_23_fu_1078_p2 = ($signed(add_ln69_23_fu_1078_p0) + $signed(add_ln69_15_fu_1067_p2));

assign add_ln69_24_fu_497_p0 = d_i_1_q0;

assign add_ln69_24_fu_497_p2 = ($signed(add_ln69_24_fu_497_p0) + $signed(add_ln69_16_fu_448_p2));

assign add_ln69_25_fu_587_p0 = d_i_1_q0;

assign add_ln69_25_fu_587_p2 = ($signed(add_ln69_25_fu_587_p0) + $signed(add_ln69_17_fu_538_p2));

assign add_ln69_26_fu_677_p0 = d_i_1_q0;

assign add_ln69_26_fu_677_p2 = ($signed(add_ln69_26_fu_677_p0) + $signed(add_ln69_18_fu_628_p2));

assign add_ln69_27_fu_767_p0 = d_i_1_q0;

assign add_ln69_27_fu_767_p2 = ($signed(add_ln69_27_fu_767_p0) + $signed(add_ln69_19_fu_718_p2));

assign add_ln69_28_fu_857_p0 = d_i_1_q0;

assign add_ln69_28_fu_857_p2 = ($signed(add_ln69_28_fu_857_p0) + $signed(add_ln69_20_fu_808_p2));

assign add_ln69_29_fu_947_p0 = d_i_1_q0;

assign add_ln69_29_fu_947_p2 = ($signed(add_ln69_29_fu_947_p0) + $signed(add_ln69_21_fu_898_p2));

assign add_ln69_2_fu_606_p0 = d_i_0_q1;

assign add_ln69_2_fu_606_p2 = ($signed(add_ln69_2_fu_606_p0) + $signed(trunc_ln67_2_fu_602_p1));

assign add_ln69_30_fu_1037_p0 = d_i_1_q0;

assign add_ln69_30_fu_1037_p2 = ($signed(add_ln69_30_fu_1037_p0) + $signed(add_ln69_22_fu_988_p2));

assign add_ln69_31_fu_1127_p0 = d_i_1_q0;

assign add_ln69_31_fu_1127_p2 = ($signed(add_ln69_31_fu_1127_p0) + $signed(add_ln69_23_fu_1078_p2));

assign add_ln69_3_fu_696_p0 = d_i_0_q1;

assign add_ln69_3_fu_696_p2 = ($signed(add_ln69_3_fu_696_p0) + $signed(trunc_ln67_3_fu_692_p1));

assign add_ln69_4_fu_786_p0 = d_i_0_q1;

assign add_ln69_4_fu_786_p2 = ($signed(add_ln69_4_fu_786_p0) + $signed(trunc_ln67_4_fu_782_p1));

assign add_ln69_5_fu_876_p0 = d_i_0_q1;

assign add_ln69_5_fu_876_p2 = ($signed(add_ln69_5_fu_876_p0) + $signed(trunc_ln67_5_fu_872_p1));

assign add_ln69_6_fu_966_p0 = d_i_0_q1;

assign add_ln69_6_fu_966_p2 = ($signed(add_ln69_6_fu_966_p0) + $signed(trunc_ln67_6_fu_962_p1));

assign add_ln69_7_fu_1056_p0 = d_i_0_q1;

assign add_ln69_7_fu_1056_p2 = ($signed(add_ln69_7_fu_1056_p0) + $signed(trunc_ln67_7_fu_1052_p1));

assign add_ln69_8_fu_437_p0 = d_i_0_q0;

assign add_ln69_8_fu_437_p2 = ($signed(add_ln69_8_fu_437_p0) + $signed(add_ln69_fu_426_p2));

assign add_ln69_9_fu_527_p0 = d_i_0_q0;

assign add_ln69_9_fu_527_p2 = ($signed(add_ln69_9_fu_527_p0) + $signed(add_ln69_1_fu_516_p2));

assign add_ln69_fu_426_p0 = d_i_0_q1;

assign add_ln69_fu_426_p2 = ($signed(add_ln69_fu_426_p0) + $signed(trunc_ln67_fu_422_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_213 = ~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign sext_ln67_10_fu_481_p1 = $signed(add_ln67_2_fu_475_p2);

assign sext_ln67_11_fu_545_p0 = d_i_1_q0;

assign sext_ln67_11_fu_545_p1 = sext_ln67_11_fu_545_p0;

assign sext_ln67_12_fu_561_p1 = $signed(add_ln67_5_fu_555_p2);

assign sext_ln67_13_fu_571_p1 = $signed(add_ln67_6_fu_565_p2);

assign sext_ln67_14_fu_635_p0 = d_i_1_q0;

assign sext_ln67_14_fu_635_p1 = sext_ln67_14_fu_635_p0;

assign sext_ln67_15_fu_651_p1 = $signed(add_ln67_9_fu_645_p2);

assign sext_ln67_16_fu_661_p1 = $signed(add_ln67_10_fu_655_p2);

assign sext_ln67_17_fu_725_p0 = d_i_1_q0;

assign sext_ln67_17_fu_725_p1 = sext_ln67_17_fu_725_p0;

assign sext_ln67_18_fu_741_p1 = $signed(add_ln67_13_fu_735_p2);

assign sext_ln67_19_fu_751_p1 = $signed(add_ln67_14_fu_745_p2);

assign sext_ln67_1_fu_508_p0 = d_i_0_q1;

assign sext_ln67_1_fu_508_p1 = sext_ln67_1_fu_508_p0;

assign sext_ln67_20_fu_815_p0 = d_i_1_q0;

assign sext_ln67_20_fu_815_p1 = sext_ln67_20_fu_815_p0;

assign sext_ln67_21_fu_831_p1 = $signed(add_ln67_17_fu_825_p2);

assign sext_ln67_22_fu_841_p1 = $signed(add_ln67_18_fu_835_p2);

assign sext_ln67_23_fu_905_p0 = d_i_1_q0;

assign sext_ln67_23_fu_905_p1 = sext_ln67_23_fu_905_p0;

assign sext_ln67_24_fu_921_p1 = $signed(add_ln67_21_fu_915_p2);

assign sext_ln67_25_fu_931_p1 = $signed(add_ln67_22_fu_925_p2);

assign sext_ln67_26_fu_995_p0 = d_i_1_q0;

assign sext_ln67_26_fu_995_p1 = sext_ln67_26_fu_995_p0;

assign sext_ln67_27_fu_1011_p1 = $signed(add_ln67_25_fu_1005_p2);

assign sext_ln67_28_fu_1021_p1 = $signed(add_ln67_26_fu_1015_p2);

assign sext_ln67_29_fu_1085_p0 = d_i_1_q0;

assign sext_ln67_29_fu_1085_p1 = sext_ln67_29_fu_1085_p0;

assign sext_ln67_2_fu_598_p0 = d_i_0_q1;

assign sext_ln67_2_fu_598_p1 = sext_ln67_2_fu_598_p0;

assign sext_ln67_30_fu_1101_p1 = $signed(add_ln67_29_fu_1095_p2);

assign sext_ln67_31_fu_1111_p1 = $signed(add_ln67_30_fu_1105_p2);

assign sext_ln67_3_fu_688_p0 = d_i_0_q1;

assign sext_ln67_3_fu_688_p1 = sext_ln67_3_fu_688_p0;

assign sext_ln67_4_fu_778_p0 = d_i_0_q1;

assign sext_ln67_4_fu_778_p1 = sext_ln67_4_fu_778_p0;

assign sext_ln67_5_fu_868_p0 = d_i_0_q1;

assign sext_ln67_5_fu_868_p1 = sext_ln67_5_fu_868_p0;

assign sext_ln67_6_fu_958_p0 = d_i_0_q1;

assign sext_ln67_6_fu_958_p1 = sext_ln67_6_fu_958_p0;

assign sext_ln67_7_fu_1048_p0 = d_i_0_q1;

assign sext_ln67_7_fu_1048_p1 = sext_ln67_7_fu_1048_p0;

assign sext_ln67_8_fu_455_p0 = d_i_1_q0;

assign sext_ln67_8_fu_455_p1 = sext_ln67_8_fu_455_p0;

assign sext_ln67_9_fu_471_p1 = $signed(add_ln67_1_fu_465_p2);

assign sext_ln67_fu_418_p0 = d_i_0_q1;

assign sext_ln67_fu_418_p1 = sext_ln67_fu_418_p0;

assign sext_ln69_10_fu_624_p0 = d_i_1_q1;

assign sext_ln69_10_fu_624_p1 = sext_ln69_10_fu_624_p0;

assign sext_ln69_11_fu_714_p0 = d_i_1_q1;

assign sext_ln69_11_fu_714_p1 = sext_ln69_11_fu_714_p0;

assign sext_ln69_12_fu_804_p0 = d_i_1_q1;

assign sext_ln69_12_fu_804_p1 = sext_ln69_12_fu_804_p0;

assign sext_ln69_13_fu_894_p0 = d_i_1_q1;

assign sext_ln69_13_fu_894_p1 = sext_ln69_13_fu_894_p0;

assign sext_ln69_14_fu_984_p0 = d_i_1_q1;

assign sext_ln69_14_fu_984_p1 = sext_ln69_14_fu_984_p0;

assign sext_ln69_15_fu_1074_p0 = d_i_1_q1;

assign sext_ln69_15_fu_1074_p1 = sext_ln69_15_fu_1074_p0;

assign sext_ln69_1_fu_523_p0 = d_i_0_q0;

assign sext_ln69_1_fu_523_p1 = sext_ln69_1_fu_523_p0;

assign sext_ln69_2_fu_613_p0 = d_i_0_q0;

assign sext_ln69_2_fu_613_p1 = sext_ln69_2_fu_613_p0;

assign sext_ln69_3_fu_703_p0 = d_i_0_q0;

assign sext_ln69_3_fu_703_p1 = sext_ln69_3_fu_703_p0;

assign sext_ln69_4_fu_793_p0 = d_i_0_q0;

assign sext_ln69_4_fu_793_p1 = sext_ln69_4_fu_793_p0;

assign sext_ln69_5_fu_883_p0 = d_i_0_q0;

assign sext_ln69_5_fu_883_p1 = sext_ln69_5_fu_883_p0;

assign sext_ln69_6_fu_973_p0 = d_i_0_q0;

assign sext_ln69_6_fu_973_p1 = sext_ln69_6_fu_973_p0;

assign sext_ln69_7_fu_1063_p0 = d_i_0_q0;

assign sext_ln69_7_fu_1063_p1 = sext_ln69_7_fu_1063_p0;

assign sext_ln69_8_fu_444_p0 = d_i_1_q1;

assign sext_ln69_8_fu_444_p1 = sext_ln69_8_fu_444_p0;

assign sext_ln69_9_fu_534_p0 = d_i_1_q1;

assign sext_ln69_9_fu_534_p1 = sext_ln69_9_fu_534_p0;

assign sext_ln69_fu_433_p0 = d_i_0_q0;

assign sext_ln69_fu_433_p1 = sext_ln69_fu_433_p0;

assign temp_1_fu_575_p2 = ($signed(sext_ln67_13_fu_571_p1) + $signed(add_ln67_4_fu_549_p2));

assign temp_2_fu_665_p2 = ($signed(sext_ln67_16_fu_661_p1) + $signed(add_ln67_8_fu_639_p2));

assign temp_3_fu_755_p2 = ($signed(sext_ln67_19_fu_751_p1) + $signed(add_ln67_12_fu_729_p2));

assign temp_4_fu_845_p2 = ($signed(sext_ln67_22_fu_841_p1) + $signed(add_ln67_16_fu_819_p2));

assign temp_5_fu_935_p2 = ($signed(sext_ln67_25_fu_931_p1) + $signed(add_ln67_20_fu_909_p2));

assign temp_6_fu_1025_p2 = ($signed(sext_ln67_28_fu_1021_p1) + $signed(add_ln67_24_fu_999_p2));

assign temp_7_fu_1115_p2 = ($signed(sext_ln67_31_fu_1111_p1) + $signed(add_ln67_28_fu_1089_p2));

assign temp_fu_485_p2 = ($signed(sext_ln67_10_fu_481_p1) + $signed(add_ln67_fu_459_p2));

assign trunc_ln67_1_fu_512_p1 = acc_1[15:0];

assign trunc_ln67_2_fu_602_p1 = acc_2[15:0];

assign trunc_ln67_3_fu_692_p1 = acc_3[15:0];

assign trunc_ln67_4_fu_782_p1 = acc_4[15:0];

assign trunc_ln67_5_fu_872_p1 = acc_5[15:0];

assign trunc_ln67_6_fu_962_p1 = acc_6[15:0];

assign trunc_ln67_7_fu_1052_p1 = acc_7[15:0];

assign trunc_ln67_fu_422_p1 = acc_0[15:0];

endmodule //array_io
