0.7
2020.2
Oct 14 2022
05:20:55
C:/Vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Vivado/project_1/project_1.srcs/sim_1/new/testbench.sv,1740457708,systemVerilog,,,,testbench,,uvm,,,,,,
C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/adder_toplevel.sv,1740457788,systemVerilog,C:/Vivado/project_1/project_1.srcs/sim_1/new/testbench.sv;C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv;C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/load_reg.sv;C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/negedge_detector.sv;C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv;C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/sync_debounce.sv,C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv,,$unit_adder_toplevel_sv_487587328;adder_toplevel,,uvm,,,,,,
C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv,1706613854,systemVerilog,C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/adder_toplevel.sv;C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/load_reg.sv;C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/negedge_detector.sv;C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv;C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/sync_debounce.sv,C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/load_reg.sv,,hex_driver,,uvm,,,,,,
C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/load_reg.sv,1706640482,systemVerilog,,C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/negedge_detector.sv,,load_reg,,uvm,,,,,,
C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/lookahead_adder.sv,1739516410,systemVerilog,,,,la_4;lookahead;lookahead_adder,,uvm,,,,,,
C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/negedge_detector.sv,1706643948,systemVerilog,,C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv,,negedge_detector,,uvm,,,,,,
C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv,1739826779,systemVerilog,,C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/sync_debounce.sv,,ADDER4;full_adder;ripple_adder,,uvm,,,,,,
C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/sync_debounce.sv,1706807946,systemVerilog,,C:/Vivado/project_1/project_1.srcs/sim_1/new/testbench.sv,,sync_debounce,,uvm,,,,,,
