// Seed: 2058828534
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    output tri id_8,
    input wor id_9
    , id_12,
    output logic id_10
);
  id_13 :
  assert property (@(posedge id_4 or posedge id_9 / 1) id_4) id_10 <= id_12[1];
  tri1 id_14;
  assign id_14 = 1;
  module_0 modCall_1 (id_14);
  wire id_15, id_16, id_17 = id_16, id_18;
endmodule
