# 参考

- [RISC-V Instruction Set Manual](https://github.com/riscv/riscv-isa-manual)
- [cgroups\(7) — Linux manual page](https://man7.org/linux/man-pages/man7/cgroups.7.html)
- [英特尔 ® 资源调配技术 (英特尔 ® RDT)](https://www.intel.cn/content/www/cn/zh/architecture-and-technology/resource-director-technology.html)
- [Arm Architecture Reference Manual Supplement Memory System Resource Partitioning and Monitoring (MPAM), for Armv8-A](https://developer.arm.com/documentation/ddi0598/latest)
- [Labeled RISC-V: A New Perspective on Software-Defined Architecture](https://carrv.github.io/2017/papers/yu-labeled_riscv-carrv2017.pdf)
- [uCore-SMP GitHub 仓库](https://github.com/TianhuaTao/uCore-SMP/)
- [labeled-RISC-V GitHub 仓库](https://github.com/LvNA-system/labeled-RISC-V/tree/master/fpga)
- [Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit](https://www.xilinx.com/products/boards-and-kits/ek-u1-zcu102-g.html)
- [Rocket Chip Generator](https://github.com/chipsalliance/rocket-chip)
- [令牌桶工作原理](https://zhuanlan.zhihu.com/p/164503398)
- [RustSBI GitHub 仓库](https://github.com/luojia65/rustsbi/tree/master/platform/qemu)
- [AXI UART Lite v2.0 LogiCORE IP Product Guide](https://www.xilinx.com/support/documentation/ip_documentation/axi_uartlite/v2_0/pg142-axi-uartlite.pdf)
- [RISC-V Page-Based Virtual-Memory Systems](https://five-embeddev.com/riscv-isa-manual/latest/supervisor.html#sec:translation)
- [在 FPGA 上复现标签化 RISC-V 架构——踩坑指南](https://github.com/Gallium70/labeled-RISC-V-reproduction-note)
- [Labeled RISC-V Rust Bootloader GitHub 仓库](https://github.com/Gallium70/lrv-rust-bl)
- [标签化 uCore-SMP GitHub 仓库](https://github.com/TianhuaTao/uCore-SMP/tree/label-riscv)
- [labeled-RISC-V-boot GitHub 仓库](https://github.com/Gallium70/labeled-RISC-V-boot)
