.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* PWM_PWMUDB */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_02
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_02
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02

/* SW1 */
.set SW1__0__DR, CYREG_GPIO_PRT2_DR
.set SW1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SW1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SW1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SW1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SW1__0__HSIOM_MASK, 0xF0000000
.set SW1__0__HSIOM_SHIFT, 28
.set SW1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW1__0__INTR, CYREG_GPIO_PRT2_INTR
.set SW1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SW1__0__MASK, 0x80
.set SW1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SW1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SW1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SW1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SW1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SW1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SW1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SW1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SW1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SW1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SW1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SW1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SW1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SW1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SW1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SW1__0__PC, CYREG_GPIO_PRT2_PC
.set SW1__0__PC2, CYREG_GPIO_PRT2_PC2
.set SW1__0__PORT, 2
.set SW1__0__PS, CYREG_GPIO_PRT2_PS
.set SW1__0__SHIFT, 7
.set SW1__DR, CYREG_GPIO_PRT2_DR
.set SW1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SW1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SW1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SW1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW1__INTR, CYREG_GPIO_PRT2_INTR
.set SW1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SW1__MASK, 0x80
.set SW1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SW1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SW1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SW1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SW1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SW1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SW1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SW1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SW1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SW1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SW1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SW1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SW1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SW1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SW1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SW1__PC, CYREG_GPIO_PRT2_PC
.set SW1__PC2, CYREG_GPIO_PRT2_PC2
.set SW1__PORT, 2
.set SW1__PS, CYREG_GPIO_PRT2_PS
.set SW1__SHIFT, 7

/* clk */
.set clk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set clk__DIV_ID, 0x00000040
.set clk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL00
.set clk__PA_DIV_ID, 0x000000FF

/* LEDB */
.set LEDB__0__DR, CYREG_GPIO_PRT3_DR
.set LEDB__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LEDB__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LEDB__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LEDB__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LEDB__0__HSIOM_MASK, 0xF0000000
.set LEDB__0__HSIOM_SHIFT, 28
.set LEDB__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LEDB__0__INTR, CYREG_GPIO_PRT3_INTR
.set LEDB__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LEDB__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LEDB__0__MASK, 0x80
.set LEDB__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set LEDB__0__OUT_SEL_SHIFT, 14
.set LEDB__0__OUT_SEL_VAL, 0
.set LEDB__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LEDB__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LEDB__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LEDB__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LEDB__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LEDB__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LEDB__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LEDB__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LEDB__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LEDB__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LEDB__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LEDB__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LEDB__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LEDB__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LEDB__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LEDB__0__PC, CYREG_GPIO_PRT3_PC
.set LEDB__0__PC2, CYREG_GPIO_PRT3_PC2
.set LEDB__0__PORT, 3
.set LEDB__0__PS, CYREG_GPIO_PRT3_PS
.set LEDB__0__SHIFT, 7
.set LEDB__DR, CYREG_GPIO_PRT3_DR
.set LEDB__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LEDB__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LEDB__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LEDB__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LEDB__INTR, CYREG_GPIO_PRT3_INTR
.set LEDB__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LEDB__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LEDB__MASK, 0x80
.set LEDB__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LEDB__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LEDB__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LEDB__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LEDB__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LEDB__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LEDB__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LEDB__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LEDB__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LEDB__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LEDB__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LEDB__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LEDB__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LEDB__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LEDB__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LEDB__PC, CYREG_GPIO_PRT3_PC
.set LEDB__PC2, CYREG_GPIO_PRT3_PC2
.set LEDB__PORT, 3
.set LEDB__PS, CYREG_GPIO_PRT3_PS
.set LEDB__SHIFT, 7

/* LEDR */
.set LEDR__0__DR, CYREG_GPIO_PRT2_DR
.set LEDR__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LEDR__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LEDR__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LEDR__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LEDR__0__HSIOM_MASK, 0x0F000000
.set LEDR__0__HSIOM_SHIFT, 24
.set LEDR__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LEDR__0__INTR, CYREG_GPIO_PRT2_INTR
.set LEDR__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LEDR__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LEDR__0__MASK, 0x40
.set LEDR__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LEDR__0__OUT_SEL_SHIFT, 12
.set LEDR__0__OUT_SEL_VAL, 2
.set LEDR__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LEDR__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LEDR__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LEDR__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LEDR__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LEDR__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LEDR__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LEDR__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LEDR__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LEDR__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LEDR__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LEDR__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LEDR__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LEDR__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LEDR__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LEDR__0__PC, CYREG_GPIO_PRT2_PC
.set LEDR__0__PC2, CYREG_GPIO_PRT2_PC2
.set LEDR__0__PORT, 2
.set LEDR__0__PS, CYREG_GPIO_PRT2_PS
.set LEDR__0__SHIFT, 6
.set LEDR__DR, CYREG_GPIO_PRT2_DR
.set LEDR__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LEDR__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LEDR__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LEDR__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LEDR__INTR, CYREG_GPIO_PRT2_INTR
.set LEDR__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LEDR__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LEDR__MASK, 0x40
.set LEDR__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LEDR__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LEDR__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LEDR__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LEDR__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LEDR__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LEDR__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LEDR__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LEDR__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LEDR__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LEDR__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LEDR__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LEDR__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LEDR__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LEDR__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LEDR__PC, CYREG_GPIO_PRT2_PC
.set LEDR__PC2, CYREG_GPIO_PRT2_PC2
.set LEDR__PORT, 2
.set LEDR__PS, CYREG_GPIO_PRT2_PS
.set LEDR__SHIFT, 6

/* PWM2_PWMUDB */
.set PWM2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_03
.set PWM2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_03
.set PWM2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03

/* clk2 */
.set clk2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL14
.set clk2__DIV_ID, 0x00000041
.set clk2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL01
.set clk2__PA_DIV_ID, 0x000000FF

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
