# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: E:/robot/project/FPGA/ZedBoard/lab4_sources/wave_gen_pins.xdc

# XDC: E:/robot/project/FPGA/ZedBoard/lab4_sources/wave_gen_timing.xdc

# IP: E:/robot/project/FPGA/ZedBoard/lab4_sources/ip/char_fifo/char_fifo.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==char_fifo || ORIG_REF_NAME==char_fifo} -quiet] -quiet

# XDC: e:/robot/project/FPGA/ZedBoard/lab4_sources/ip/char_fifo/char_fifo/char_fifo_clocks.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==char_fifo || ORIG_REF_NAME==char_fifo} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: e:/robot/project/FPGA/ZedBoard/lab4_sources/ip/char_fifo/char_fifo/char_fifo.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==char_fifo || ORIG_REF_NAME==char_fifo} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: e:/robot/project/FPGA/ZedBoard/lab4_sources/ip/char_fifo/char_fifo/char_fifo_ooc.xdc
