

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Thu Dec 31 16:12:26 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhlsv4_256
* Solution:       soln256
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |     2502|     2502| 25.020 us | 25.020 us |  547|  547| dataflow |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.63>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%win_mode_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %win_mode)" [vhls_src/fft.cpp:128]   --->   Operation 27 'read' 'win_mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%win_mode_c1 = alloca i8, align 1" [vhls_src/fft.cpp:128]   --->   Operation 28 'alloca' 'win_mode_c1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%win_mode_c = alloca i8, align 1" [vhls_src/fft.cpp:128]   --->   Operation 29 'alloca' 'win_mode_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "call void @FFT.entry3(i8 %win_mode_read, i8* %win_mode_c1)" [vhls_src/fft.cpp:128]   --->   Operation 30 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.00ns)   --->   "call fastcc void @Block_codeRepl116_pr(float* %data_IN_M_real, float* %data_IN_M_imag, [256 x float]* @xin_M_imag, [256 x float]* @xin_M_real, i8* nocapture %win_mode_c1, i8* %win_mode_c)" [vhls_src/fft.cpp:128]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @Block_codeRepl116_pr(float* %data_IN_M_real, float* %data_IN_M_imag, [256 x float]* @xin_M_imag, [256 x float]* @xin_M_real, i8* nocapture %win_mode_c1, i8* %win_mode_c)" [vhls_src/fft.cpp:128]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @mult_window(i8* nocapture %win_mode_c)" [vhls_src/fft.cpp:156]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @mult_window(i8* nocapture %win_mode_c)" [vhls_src/fft.cpp:156]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 35 [2/2] (0.00ns)   --->   "call fastcc void @bitreverse([256 x float]* @win_IN_M_imag, [256 x float]* @win_IN_M_real)" [vhls_src/fft.cpp:157]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @bitreverse([256 x float]* @win_IN_M_imag, [256 x float]* @win_IN_M_real)" [vhls_src/fft.cpp:157]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 37 [2/2] (0.00ns)   --->   "call fastcc void @FFT0121([256 x float]* nocapture @data_OUT0_M_real, [256 x float]* nocapture @data_OUT0_M_imag, [256 x float]* @data_OUT1_M_imag, [256 x float]* @data_OUT1_M_real)" [vhls_src/fft.cpp:166]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @FFT0121([256 x float]* nocapture @data_OUT0_M_real, [256 x float]* nocapture @data_OUT0_M_imag, [256 x float]* @data_OUT1_M_imag, [256 x float]* @data_OUT1_M_real)" [vhls_src/fft.cpp:166]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 39 [2/2] (0.00ns)   --->   "call fastcc void @FFT0122([256 x float]* @data_OUT2_M_imag, [256 x float]* @data_OUT2_M_real)" [vhls_src/fft.cpp:167]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @FFT0122([256 x float]* @data_OUT2_M_imag, [256 x float]* @data_OUT2_M_real)" [vhls_src/fft.cpp:167]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 41 [2/2] (0.00ns)   --->   "call fastcc void @FFT0123([256 x float]* @data_OUT3_M_imag, [256 x float]* @data_OUT3_M_real)" [vhls_src/fft.cpp:168]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @FFT0123([256 x float]* @data_OUT3_M_imag, [256 x float]* @data_OUT3_M_real)" [vhls_src/fft.cpp:168]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 43 [2/2] (0.00ns)   --->   "call fastcc void @FFT0124([256 x float]* @data_OUT4_M_imag, [256 x float]* @data_OUT4_M_real)" [vhls_src/fft.cpp:169]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @FFT0124([256 x float]* @data_OUT4_M_imag, [256 x float]* @data_OUT4_M_real)" [vhls_src/fft.cpp:169]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @FFT0125([256 x float]* @data_OUT5_M_imag, [256 x float]* @data_OUT5_M_real)" [vhls_src/fft.cpp:170]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @FFT0125([256 x float]* @data_OUT5_M_imag, [256 x float]* @data_OUT5_M_real)" [vhls_src/fft.cpp:170]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 47 [2/2] (0.00ns)   --->   "call fastcc void @FFT0126([256 x float]* @data_OUT6_M_imag, [256 x float]* @data_OUT6_M_real)" [vhls_src/fft.cpp:171]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @FFT0126([256 x float]* @data_OUT6_M_imag, [256 x float]* @data_OUT6_M_real)" [vhls_src/fft.cpp:171]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 49 [2/2] (0.00ns)   --->   "call fastcc void @FFT0127([256 x float]* @data_OUT7_M_imag, [256 x float]* @data_OUT7_M_real)" [vhls_src/fft.cpp:172]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @FFT0127([256 x float]* @data_OUT7_M_imag, [256 x float]* @data_OUT7_M_real)" [vhls_src/fft.cpp:172]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @FFT0128()" [vhls_src/fft.cpp:173]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @FFT0128()" [vhls_src/fft.cpp:173]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 53 [2/2] (0.00ns)   --->   "call fastcc void @Block_codeRepl11627_(float* %mag_OUT, float* %data_OUT_M_real, float* %data_OUT_M_imag, [256 x float]* @data_OUT_FFT_M_imag, [256 x float]* @data_OUT_FFT_M_real)"   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @Block_codeRepl11627_(float* %mag_OUT, float* %data_OUT_M_real, float* %data_OUT_M_imag, [256 x float]* @data_OUT_FFT_M_imag, [256 x float]* @data_OUT_FFT_M_real)"   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:154]   --->   Operation 55 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data_IN_M_real), !map !145"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data_IN_M_imag), !map !151"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %win_mode), !map !155"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data_OUT_M_real), !map !161"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data_OUT_M_imag), !map !165"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %mag_OUT), !map !169"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @FFT_str) nounwind"   --->   Operation 62 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %win_mode, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:129]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:130]   --->   Operation 64 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %mag_OUT, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [vhls_src/fft.cpp:131]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data_OUT_M_real, float* %data_OUT_M_imag, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [vhls_src/fft.cpp:132]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data_IN_M_real, float* %data_IN_M_imag, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [vhls_src/fft.cpp:133]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @win_mode_c_str, i32 1, [1 x i8]* @p_str150, [1 x i8]* @p_str150, i32 2, i32 0, i8* %win_mode_c, i8* %win_mode_c)" [vhls_src/fft.cpp:128]   --->   Operation 68 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %win_mode_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [1 x i8]* @p_str156)" [vhls_src/fft.cpp:128]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 70 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @win_mode_c1_str, i32 1, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 2, i32 0, i8* %win_mode_c1, i8* %win_mode_c1)" [vhls_src/fft.cpp:128]   --->   Operation 70 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %win_mode_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str20, [1 x i8]* @p_str21, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str22, [1 x i8]* @p_str23)" [vhls_src/fft.cpp:128]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [vhls_src/fft.cpp:182]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.63ns
The critical path consists of the following:
	s_axi read on port 'win_mode' (vhls_src/fft.cpp:128) [57]  (1 ns)
	'call' operation ('call_ln128', vhls_src/fft.cpp:128) to 'FFT.entry3' [77]  (3.63 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
