# Dual-RISCV-core-for-glitch-protection
Project thesis based on researching the use of two RISC-V cores for glitch protection to avoid using other costly security measures.
