module HLS_fp17_to_fp16_core(nvdla_core_clk, nvdla_core_rstn, chn_a_rsc_z, chn_a_rsc_vz, chn_a_rsc_lz, chn_o_rsc_z, chn_o_rsc_vz, chn_o_rsc_lz, chn_a_rsci_oswt, chn_a_rsci_oswt_unreg, chn_o_rsci_oswt, chn_o_rsci_oswt_unreg);
  wire _000_;
  wire [9:0] _001_;
  wire [9:0] _002_;
  wire [14:0] _003_;
  wire _004_;
  wire [2:0] _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire [3:0] _017_;
  wire _018_;
  wire _019_;
  wire [9:0] _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire [9:0] _026_;
  wire [3:0] _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire [3:0] _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire [5:0] _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire Fp17ToFp16_and_cse;
  wire [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl;
  wire FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1;
  wire [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl;
  reg [14:0] FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_16_1;
  wire [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl;
  wire FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_1;
  wire [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl;
  reg [2:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_2;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_2;
  wire [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl;
  wire [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl;
  wire FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1;
  wire [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_2;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_2;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_2;
  wire [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl;
  wire [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl;
  wire FpMantDecShiftRight_10U_6U_10U_carry_and_nl;
  wire [9:0] FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva;
  wire [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva;
  wire [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm;
  wire [9:0] FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva;
  wire [10:0] FpMantDecShiftRight_10U_6U_10U_least_mask_sva;
  wire [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva;
  wire [9:0] FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva;
  wire [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva;
  reg IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2;
  reg IsNaN_6U_10U_nor_itm_2;
  wire and_35_rgt;
  wire and_37_rgt;
  wire and_60_nl;
  wire and_6_mdf;
  wire and_dcpl_11;
  wire and_dcpl_14;
  wire and_dcpl_6;
  wire and_dcpl_8;
  wire and_tmp_1;
  output chn_a_rsc_lz;
  input chn_a_rsc_vz;
  input [16:0] chn_a_rsc_z;
  wire chn_a_rsci_bawt;
  wire [16:0] chn_a_rsci_d_mxwt;
  reg chn_a_rsci_iswt0;
  reg chn_a_rsci_ld_core_psct;
  wire chn_a_rsci_ld_core_psct_mx0c0;
  input chn_a_rsci_oswt;
  output chn_a_rsci_oswt_unreg;
  wire chn_a_rsci_wen_comp;
  wire chn_o_and_1_cse;
  output chn_o_rsc_lz;
  input chn_o_rsc_vz;
  output [15:0] chn_o_rsc_z;
  wire chn_o_rsci_bawt;
  reg [3:0] chn_o_rsci_d_13_10;
  reg chn_o_rsci_d_14;
  reg chn_o_rsci_d_15;
  reg [9:0] chn_o_rsci_d_9_0;
  wire chn_o_rsci_d_9_0_mx0c1;
  reg chn_o_rsci_iswt0;
  input chn_o_rsci_oswt;
  output chn_o_rsci_oswt_unreg;
  wire chn_o_rsci_wen_comp;
  wire core_wen;
  wire core_wten;
  wire [1:0] fsm_output;
  reg main_stage_v_1;
  wire main_stage_v_1_mx0c1;
  wire mux_1_itm;
  wire mux_2_nl;
  wire mux_3_nl;
  wire mux_4_nl;
  wire mux_5_nl;
  wire mux_6_nl;
  wire mux_tmp;
  wire [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl;
  wire [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl;
  wire [2:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2;
  wire [6:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl;
  wire [4:0] nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s;
  wire [9:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a;
  wire [3:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s;
  wire [3:0] nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s;
  wire [11:0] nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva;
  wire [11:0] nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva;
  wire [15:0] nl_HLS_fp17_to_fp16_core_chn_o_rsci_inst_chn_o_rsci_d;
  wire nor_5_cse;
  wire nor_7_nl;
  wire nor_nl;
  input nvdla_core_clk;
  input nvdla_core_rstn;
  wire or_10_nl;
  wire or_2_nl;
  wire or_3_nl;
  wire or_6_nl;
  wire or_cse;
  wire or_tmp_19;
  wire or_tmp_7;
  wire or_tmp_8;
  reg reg_chn_o_rsci_ld_core_psct_cse;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2 = _051_[2:0] + 1'b1;
  wire [3:0] fangyuan0;
  assign fangyuan0 = { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] };

  assign nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s = fangyuan0 + 5'b11111;
  wire [6:0] fangyuan1;
  assign fangyuan1 = { 1'b1, _065_ };

  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl = fangyuan1 + 5'b10001;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl = chn_a_rsci_d_mxwt[15:11] + 6'b111101;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl = chn_a_rsci_d_mxwt[15:10] + 7'b1010001;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva = FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm + FpMantDecShiftRight_10U_6U_10U_carry_and_nl;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva = FpMantDecShiftRight_10U_6U_10U_guard_mask_sva + 11'b11111111111;
  assign _028_ = core_wen & _058_;
  assign _029_ = core_wen & _060_;
  assign and_60_nl = main_stage_v_1 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_2;
  assign chn_o_and_1_cse = core_wen & _063_;
  assign Fp17ToFp16_and_cse = _030_ & mux_tmp;
  assign and_35_rgt = or_cse & _090_;
  assign and_37_rgt = or_cse & _059_;
  assign FpMantDecShiftRight_10U_6U_10U_carry_and_nl = _091_ & _094_;
  assign FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva = FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1[9:0] & FpMantDecShiftRight_10U_6U_10U_guard_mask_sva[9:0];
  assign FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva = FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1[9:0] & FpMantDecShiftRight_10U_6U_10U_stick_mask_sva[9:0];
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva = FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1[9:0] & FpMantDecShiftRight_10U_6U_10U_least_mask_sva[9:0];
  assign and_6_mdf = chn_a_rsci_bawt & or_cse;
  assign _031_ = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6] & chn_a_rsci_bawt;
  assign and_tmp_1 = _031_ & or_cse;
  assign _032_ = _069_ & or_cse;
  assign and_dcpl_6 = reg_chn_o_rsci_ld_core_psct_cse & chn_o_rsci_bawt;
  assign and_dcpl_8 = reg_chn_o_rsci_ld_core_psct_cse & _070_;
  assign and_dcpl_11 = or_cse & main_stage_v_1;
  assign and_dcpl_14 = and_dcpl_6 & _062_;
  assign or_tmp_19 = and_6_mdf & fsm_output[1];
  assign chn_o_rsci_d_9_0_mx0c1 = and_dcpl_11 & _088_;
  assign _033_ = or_cse & _057_;
  assign main_stage_v_1_mx0c1 = _033_ & main_stage_v_1;
  assign _034_ = _071_ & fsm_output[1];
  assign _035_ = core_wen & chn_a_rsci_ld_core_psct_mx0c0;
  assign _036_ = and_dcpl_11 & nor_5_cse;
  assign _037_ = core_wen & _096_;
  assign _038_ = _073_ & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_2;
  assign _039_ = _038_ & _074_;
  assign _040_ = core_wen & _099_;
  assign _041_ = core_wen & _100_;
  assign _030_ = core_wen & _064_;
  assign _042_ = _030_ & mux_3_nl;
  assign _043_ = _030_ & mux_5_nl;
  assign _044_ = or_cse & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6];
  assign _045_ = _044_ & _079_;
  assign _046_ = core_wen & _101_;
  assign _047_ = _046_ & mux_tmp;
  assign _048_ = core_wen & _102_;
  assign _049_ = _048_ & mux_tmp;
  assign _050_ = _030_ & mux_6_nl;
  assign _052_ = chn_a_rsci_d_mxwt[15:10] == 6'b111111;
  assign _053_ = | FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva;
  assign _054_ = | FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva;
  assign _055_ = | FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva;
  assign _056_ = | chn_a_rsci_d_mxwt[9:0];
  assign _057_ = ~ chn_a_rsci_bawt;
  assign _058_ = ~ _083_;
  assign _059_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6];
  assign _060_ = ~ _084_;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl = ~ _001_;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl = ~ _002_;
  assign _051_[2:0] = ~ chn_a_rsci_d_mxwt[13:11];
  assign _061_ = ~ and_tmp_1;
  assign nor_7_nl = ~ _085_;
  assign _000_ = ~ or_tmp_7;
  assign _062_ = ~ main_stage_v_1;
  assign nor_nl = ~ _087_;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1[10];
  assign nor_5_cse = ~ _088_;
  assign _063_ = ~ _089_;
  assign _064_ = ~ and_dcpl_8;
  assign _065_ = ~ chn_a_rsci_d_mxwt[15:10];
  assign _066_ = ~ reg_chn_o_rsci_ld_core_psct_cse;
  assign _067_ = ~ or_cse;
  assign _068_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_2;
  assign _069_ = ~ _031_;
  assign or_tmp_8 = ~ _032_;
  assign _070_ = ~ chn_o_rsci_bawt;
  assign _071_ = ~ and_6_mdf;
  assign _072_ = ~ _034_;
  assign _073_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1[14];
  assign _074_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_2;
  assign _075_ = ~ and_dcpl_14;
  assign _076_ = ~ main_stage_v_1_mx0c1;
  assign _077_ = ~ _056_;
  assign _078_ = ~ _052_;
  assign _079_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign _080_ = and_dcpl_8 | _059_;
  assign _081_ = _080_ | _057_;
  assign _082_ = _081_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign _083_ = _082_ | fsm_output[0];
  assign _084_ = _081_ | fsm_output[0];
  assign or_6_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6] | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign _085_ = or_6_nl | _061_;
  assign _086_ = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_2 | _062_;
  assign or_3_nl = _086_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_2;
  assign _087_ = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] | _061_;
  assign or_10_nl = _062_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_2;
  assign _088_ = IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2 | IsNaN_6U_10U_nor_itm_2;
  assign _089_ = and_dcpl_8 | _062_;
  assign _090_ = _059_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign _091_ = _053_ | FpMantDecShiftRight_10U_6U_10U_guard_mask_sva[10];
  assign _092_ = _054_ | FpMantDecShiftRight_10U_6U_10U_stick_mask_sva[10];
  assign _093_ = _092_ | _055_;
  assign _094_ = _093_ | FpMantDecShiftRight_10U_6U_10U_least_mask_sva[10];
  assign or_cse = chn_o_rsci_bawt | _066_;
  assign or_2_nl = chn_a_rsci_bawt | _067_;
  assign _095_ = _068_ | chn_o_rsci_bawt;
  assign or_tmp_7 = _095_ | _066_;
  assign chn_a_rsci_ld_core_psct_mx0c0 = and_6_mdf | fsm_output[0];
  assign _096_ = _036_ | chn_o_rsci_d_9_0_mx0c1;
  assign _097_ = _039_ | _068_;
  assign _098_ = _097_ | nor_5_cse;
  assign _099_ = and_dcpl_11 | and_dcpl_14;
  assign _100_ = or_tmp_19 | main_stage_v_1_mx0c1;
  assign _101_ = _045_ | and_35_rgt;
  assign _102_ = _044_ | and_37_rgt;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs <= _009_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs <= _006_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_2 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_2 <= _011_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_2 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_2 <= _010_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_2 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_2 <= _007_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_2 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_2 <= _008_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2 <= 3'b000;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2 <= _005_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_2 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_2 <= _012_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IsNaN_6U_10U_nor_itm_2 <= 1'b0;
    else
      IsNaN_6U_10U_nor_itm_2 <= _014_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2 <= 1'b0;
    else
      IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2 <= _013_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_16_1 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_16_1 <= _004_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1 <= 15'b000000000000000;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1 <= _003_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      main_stage_v_1 <= 1'b0;
    else
      main_stage_v_1 <= _022_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_chn_o_rsci_ld_core_psct_cse <= 1'b0;
    else
      reg_chn_o_rsci_ld_core_psct_cse <= _023_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_d_13_10 <= 4'b0000;
    else
      chn_o_rsci_d_13_10 <= _017_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_d_15 <= 1'b0;
    else
      chn_o_rsci_d_15 <= _019_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_d_14 <= 1'b0;
    else
      chn_o_rsci_d_14 <= _018_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_d_9_0 <= 10'b0000000000;
    else
      chn_o_rsci_d_9_0 <= _020_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_a_rsci_ld_core_psct <= 1'b0;
    else
      chn_a_rsci_ld_core_psct <= _016_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_iswt0 <= 1'b0;
    else
      chn_o_rsci_iswt0 <= _021_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_a_rsci_iswt0 <= 1'b0;
    else
      chn_a_rsci_iswt0 <= _015_;
  assign mux_6_nl = and_60_nl ? or_tmp_8 : and_tmp_1;
  assign mux_5_nl = or_10_nl ? nor_nl : mux_4_nl;
  assign mux_4_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] ? _000_ : mux_1_itm;
  assign mux_3_nl = or_3_nl ? nor_7_nl : mux_2_nl;
  assign mux_2_nl = or_6_nl ? _000_ : mux_1_itm;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_2 ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl : 4'b1110;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_2 ? 4'b0000 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl;
  wire [3:0] fangyuan2;
  assign fangyuan2 = { 3'b000, FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva[10] };

  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_2 ? FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1[13:10] : fangyuan2;
  assign _002_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_2 ? FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl : 10'b0000000000;
  assign _001_ = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_2 ? 10'b0000000000 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_2 ? FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1[9:0] : FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva[9:0];
  assign mux_1_itm = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_2 ? or_tmp_8 : and_tmp_1;
  assign mux_tmp = main_stage_v_1 ? or_2_nl : and_6_mdf;
  assign _009_ = _029_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs;
  assign _006_ = _028_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs;
  assign _011_ = _050_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_2;
  assign _025_ = and_37_rgt ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign _010_ = _049_ ? _025_ : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_2;
  assign _024_ = and_35_rgt ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6];
  assign _007_ = _047_ ? _024_ : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_2;
  assign _008_ = _043_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_2;
  assign _005_ = _042_ ? nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2;
  assign _003_ = Fp17ToFp16_and_cse ? chn_a_rsci_d_mxwt[14:0] : FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1;
  assign _004_ = Fp17ToFp16_and_cse ? chn_a_rsci_d_mxwt[16] : FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_16_1;
  assign _013_ = Fp17ToFp16_and_cse ? _078_ : IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2;
  assign _014_ = Fp17ToFp16_and_cse ? _077_ : IsNaN_6U_10U_nor_itm_2;
  assign _012_ = Fp17ToFp16_and_cse ? FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6] : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_2;
  assign _022_ = _041_ ? _076_ : main_stage_v_1;
  assign _023_ = _040_ ? _075_ : reg_chn_o_rsci_ld_core_psct_cse;
  assign _027_ = _088_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl : 4'b1111;
  assign _018_ = chn_o_and_1_cse ? _098_ : chn_o_rsci_d_14;
  assign _019_ = chn_o_and_1_cse ? FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_16_1 : chn_o_rsci_d_15;
  assign _017_ = chn_o_and_1_cse ? _027_ : chn_o_rsci_d_13_10;
  assign _026_ = chn_o_rsci_d_9_0_mx0c1 ? FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl : FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1[9:0];
  assign _020_ = _037_ ? _026_ : chn_o_rsci_d_9_0;
  assign _016_ = _035_ ? chn_a_rsci_ld_core_psct_mx0c0 : chn_a_rsci_ld_core_psct;
  assign _015_ = core_wen ? _072_ : chn_a_rsci_iswt0;
  assign _021_ = core_wen ? and_dcpl_11 : chn_o_rsci_iswt0;
  \$paramod\FP17_TO_FP16_mgc_shift_bl_v4\width_a=1\signd_a=0\width_s=5\width_z=11 FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg (
    .a(1'b1),
    .s(nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s),
    .z(FpMantDecShiftRight_10U_6U_10U_guard_mask_sva)
  );
  \$paramod\FP17_TO_FP16_mgc_shift_r_v4\width_a=11\signd_a=0\width_s=4\width_z=11 FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg (
    .a({ 1'b1, FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1[9:0] }),
    .s({ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] }),
    .z(FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm)
  );
  \$paramod\FP17_TO_FP16_mgc_shift_l_v4\width_a=1\signd_a=0\width_s=4\width_z=11 FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg (
    .a(1'b1),
    .s({ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] }),
    .z(FpMantDecShiftRight_10U_6U_10U_least_mask_sva)
  );
  HLS_fp17_to_fp16_core_chn_a_rsci HLS_fp17_to_fp16_core_chn_a_rsci_inst (
    .chn_a_rsc_lz(chn_a_rsc_lz),
    .chn_a_rsc_vz(chn_a_rsc_vz),
    .chn_a_rsc_z(chn_a_rsc_z),
    .chn_a_rsci_bawt(chn_a_rsci_bawt),
    .chn_a_rsci_d_mxwt(chn_a_rsci_d_mxwt),
    .chn_a_rsci_iswt0(chn_a_rsci_iswt0),
    .chn_a_rsci_ld_core_psct(chn_a_rsci_ld_core_psct),
    .chn_a_rsci_oswt(chn_a_rsci_oswt),
    .chn_a_rsci_wen_comp(chn_a_rsci_wen_comp),
    .core_wen(core_wen),
    .core_wten(core_wten),
    .nvdla_core_clk(nvdla_core_clk),
    .nvdla_core_rstn(nvdla_core_rstn)
  );
  HLS_fp17_to_fp16_core_chn_o_rsci HLS_fp17_to_fp16_core_chn_o_rsci_inst (
    .chn_o_rsc_lz(chn_o_rsc_lz),
    .chn_o_rsc_vz(chn_o_rsc_vz),
    .chn_o_rsc_z(chn_o_rsc_z),
    .chn_o_rsci_bawt(chn_o_rsci_bawt),
    .chn_o_rsci_d({ chn_o_rsci_d_15, chn_o_rsci_d_14, chn_o_rsci_d_13_10, chn_o_rsci_d_9_0 }),
    .chn_o_rsci_iswt0(chn_o_rsci_iswt0),
    .chn_o_rsci_ld_core_psct(reg_chn_o_rsci_ld_core_psct_cse),
    .chn_o_rsci_oswt(chn_o_rsci_oswt),
    .chn_o_rsci_wen_comp(chn_o_rsci_wen_comp),
    .core_wen(core_wen),
    .core_wten(core_wten),
    .nvdla_core_clk(nvdla_core_clk),
    .nvdla_core_rstn(nvdla_core_rstn)
  );
  HLS_fp17_to_fp16_core_core_fsm HLS_fp17_to_fp16_core_core_fsm_inst (
    .core_wen(core_wen),
    .fsm_output(fsm_output),
    .nvdla_core_clk(nvdla_core_clk),
    .nvdla_core_rstn(nvdla_core_rstn)
  );
  HLS_fp17_to_fp16_core_staller HLS_fp17_to_fp16_core_staller_inst (
    .chn_a_rsci_wen_comp(chn_a_rsci_wen_comp),
    .chn_o_rsci_wen_comp(chn_o_rsci_wen_comp),
    .core_wen(core_wen),
    .core_wten(core_wten),
    .nvdla_core_clk(nvdla_core_clk),
    .nvdla_core_rstn(nvdla_core_rstn)
  );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1 = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6];
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_1 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6];
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign chn_a_rsci_oswt_unreg = or_tmp_19;
  assign chn_o_rsci_oswt_unreg = and_dcpl_6;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a = FpExpoWidthDec_6U_5U_10U_1U_1U_bits_sva_1_14_0_1[9:0];
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[3:1] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2;
  assign nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s = { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_if_i_shift_acc_psp_1_sva_2, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] };
  assign nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva[10:0] = FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva;
  assign nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva[10:0] = FpMantDecShiftRight_10U_6U_10U_stick_mask_sva;
  assign nl_HLS_fp17_to_fp16_core_chn_o_rsci_inst_chn_o_rsci_d = { chn_o_rsci_d_15, chn_o_rsci_d_14, chn_o_rsci_d_13_10, chn_o_rsci_d_9_0 };
endmodule
