{"ok": true, "real_ppa": {"latency_min": 576, "latency_max": 576, "latency_avg": 576, "interval_min": 0, "interval_max": 0, "interval_avg": 0, "ff": 2064, "lut": 6274, "bram": 2, "dsp": 0, "target_period_ns": 10.0, "estimated_period_ns": 7.3, "latency_ns_avg": 4204.8}, "log": "\n****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)\n  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021\n  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021\n    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.\n\nsource /home/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace\nINFO: [HLS 200-10] Running '/home/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'\nINFO: [HLS 200-10] For user 'root' on host '69c24389c474' (Linux_x86_64 version 5.15.167.4-microsoft-standard-WSL2) on Fri Nov 28 20:33:41 CST 2025\nINFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS\nINFO: [HLS 200-10] In directory '/home/CryptoHLS/build'\nSourcing Tcl script 'hls_project_32280_10/run_hls.tcl'\nINFO: [HLS 200-1510] Running: open_project -reset hls_project_32280_10 \nINFO: [HLS 200-10] Creating and opening project '/home/CryptoHLS/build/hls_project_32280_10'.\nINFO: [HLS 200-1510] Running: add_files ../test/aes_raw.optimized.32280_10.cpp -cflags -std=c++17 \nINFO: [HLS 200-10] Adding design file '../test/aes_raw.optimized.32280_10.cpp' to the project\nINFO: [HLS 200-1510] Running: set_top aes_encrypt \nINFO: [HLS 200-1510] Running: open_solution -reset solution1 \nINFO: [HLS 200-10] Creating and opening solution '/home/CryptoHLS/build/hls_project_32280_10/solution1'.\nINFO: [HLS 200-10] Cleaning up the solution database.\nWARNING: [HLS 200-40] No /home/CryptoHLS/build/hls_project_32280_10/solution1/solution1.aps file found.\nINFO: [HLS 200-1505] Using default flow_target 'vivado'\nResolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html\nINFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2L-e \nINFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2L-e'\nINFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default \nINFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\nINFO: [HLS 200-1510] Running: csynth_design \nINFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 249.980 MB.\nINFO: [HLS 200-10] Analyzing design file '../test/aes_raw.optimized.32280_10.cpp' ... \nWARNING: [HLS 207-5544] '#pragma HLS unroll' can only be applied inside loop body: ../test/aes_raw.optimized.32280_10.cpp:175:9\nWARNING: [HLS 207-5544] '#pragma HLS unroll' can only be applied inside loop body: ../test/aes_raw.optimized.32280_10.cpp:175:9\nINFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.61 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.44 seconds; current allocated memory: 251.815 MB.\nINFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\nINFO: [HLS 214-279] Initial Interval estimation mode is set into default.\nINFO: [HLS 214-284] Auto array partition mode is set into default.\nINFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_3' (../test/aes_raw.optimized.32280_10.cpp:176:19) in function 'aes_encrypt' completely with a factor of 4 (../test/aes_raw.optimized.32280_10.cpp:151:0)\nINFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_164_1' (../test/aes_raw.optimized.32280_10.cpp:164:23) in function 'aes_encrypt' partially with a factor of 2 (../test/aes_raw.optimized.32280_10.cpp:151:0)\nINFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char (*) [4][4])' (../test/aes_raw.optimized.32280_10.cpp:120:0)\nINFO: [HLS 214-178] Inlining function 'AddRoundKey(int, unsigned char (*) [4][4], unsigned char const*)' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_10.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'SubBytes(unsigned char (*) [4][4])' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_10.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'ShiftRows(unsigned char (*) [4][4])' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_10.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'MixColumns(unsigned char (*) [4][4])' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_10.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'KeyExpansion(unsigned char*, unsigned char const*)' into 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*)' (../test/aes_raw.optimized.32280_10.cpp:151:0)\nINFO: [HLS 214-270] Starting automatic array partition analysis...\nINFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 8 in loop 'VITIS_LOOP_41_1'(../test/aes_raw.optimized.32280_10.cpp:41:22) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_10.cpp:41:22)\nINFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 8 in loop 'VITIS_LOOP_166_2'(../test/aes_raw.optimized.32280_10.cpp:166:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_10.cpp:166:19)\nINFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 8 in loop 'VITIS_LOOP_166_2'(../test/aes_raw.optimized.32280_10.cpp:166:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_10.cpp:166:19)\nINFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'VITIS_LOOP_178_4'(../test/aes_raw.optimized.32280_10.cpp:178:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_10.cpp:178:19)\nINFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'VITIS_LOOP_178_4'(../test/aes_raw.optimized.32280_10.cpp:178:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_10.cpp:178:19)\nINFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'VITIS_LOOP_178_4'(../test/aes_raw.optimized.32280_10.cpp:178:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_10.cpp:178:19)\nINFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'VITIS_LOOP_178_4'(../test/aes_raw.optimized.32280_10.cpp:178:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_10.cpp:178:19)\nINFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.93 seconds; current allocated memory: 255.313 MB.\nINFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.316 MB.\nINFO: [HLS 200-10] Starting code transformations ...\nINFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.129 MB.\nINFO: [HLS 200-10] Checking synthesizability ...\nINFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 256.441 MB.\nINFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_2' (../test/aes_raw.optimized.32280_10.cpp:78) in function 'cipher' automatically.\nINFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_1' (../test/aes_raw.optimized.32280_10.cpp:136) in function 'cipher' automatically.\nINFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (../test/aes_raw.optimized.32280_10.cpp:86) in function 'cipher' automatically.\nINFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_2' (../test/aes_raw.optimized.32280_10.cpp:78) in function 'cipher' automatically.\nINFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (../test/aes_raw.optimized.32280_10.cpp:41) in function 'aes_encrypt' automatically.\nINFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_2' (../test/aes_raw.optimized.32280_10.cpp:47) in function 'aes_encrypt' automatically.\nINFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_1' (../test/aes_raw.optimized.32280_10.cpp:164) in function 'aes_encrypt' automatically.\nINFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_4' (../test/aes_raw.optimized.32280_10.cpp:178) in function 'aes_encrypt' automatically.\nINFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_4' (../test/aes_raw.optimized.32280_10.cpp:178) in function 'aes_encrypt' automatically.\nINFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_4' (../test/aes_raw.optimized.32280_10.cpp:178) in function 'aes_encrypt' automatically.\nINFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_4' (../test/aes_raw.optimized.32280_10.cpp:178) in function 'aes_encrypt' automatically.\nINFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_164_1' (../test/aes_raw.optimized.32280_10.cpp:164) in function 'aes_encrypt' for pipelining.\nINFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_136_1' (../test/aes_raw.optimized.32280_10.cpp:136) in function 'cipher' for pipelining.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_166_2' (../test/aes_raw.optimized.32280_10.cpp:166) in function 'aes_encrypt' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_1' (../test/aes_raw.optimized.32280_10.cpp:85) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (../test/aes_raw.optimized.32280_10.cpp:86) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_122_1' (../test/aes_raw.optimized.32280_10.cpp:122) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (../test/aes_raw.optimized.32280_10.cpp:77) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_78_2' (../test/aes_raw.optimized.32280_10.cpp:78) in function 'cipher' completely with a factor of 4.\nINFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../test/aes_raw.optimized.32280_10.cpp:47:31) in function 'aes_encrypt'... converting 3 basic blocks.\nINFO: [XFORM 203-11] Balancing expressions in function 'cipher' (../test/aes_raw.optimized.32280_10.cpp:133)...60 expression(s) balanced.\nINFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 278.233 MB.\nINFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (../test/aes_raw.optimized.32280_10.cpp:77:31) in function 'cipher'.\nINFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_1' (../test/aes_raw.optimized.32280_10.cpp:85:31) in function 'cipher'.\nINFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (../test/aes_raw.optimized.32280_10.cpp:77:31) in function 'cipher'.\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:96:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:97:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:98:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:99:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:102:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:103:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:105:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:106:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:109:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:110:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:111:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:112:20)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:79:28)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:87:28)\nINFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (../test/aes_raw.optimized.32280_10.cpp:42:29)\nINFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (../test/aes_raw.optimized.32280_10.cpp:43:29)\nINFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (../test/aes_raw.optimized.32280_10.cpp:44:29)\nINFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (../test/aes_raw.optimized.32280_10.cpp:45:29)\nINFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (../test/aes_raw.optimized.32280_10.cpp:69:29)\nINFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (../test/aes_raw.optimized.32280_10.cpp:70:29)\nINFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (../test/aes_raw.optimized.32280_10.cpp:71:29)\nINFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (../test/aes_raw.optimized.32280_10.cpp:72:29)\nINFO: [HLS 200-472] Inferring partial write operation for 'state' (../test/aes_raw.optimized.32280_10.cpp:167:25)\nINFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 389.140 MB.\nINFO: [HLS 200-10] Starting hardware synthesis ...\nINFO: [HLS 200-10] Synthesizing 'aes_encrypt' ...\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'aes_encrypt_Pipeline_VITIS_LOOP_41_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_3', ../test/aes_raw.optimized.32280_10.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:42) and bus read operation ('gmem_addr_read', ../test/aes_raw.optimized.32280_10.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:42).\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_3', ../test/aes_raw.optimized.32280_10.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:42) and bus read operation ('gmem_addr_read', ../test/aes_raw.optimized.32280_10.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:42).\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_3', ../test/aes_raw.optimized.32280_10.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:42) and bus read operation ('gmem_addr_read', ../test/aes_raw.optimized.32280_10.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:42).\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_41_1'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 389.658 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.828 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'aes_encrypt_Pipeline_VITIS_LOOP_47_2' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_47_2' (loop 'VITIS_LOOP_47_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('RoundKey_addr_11_write_ln69', ../test/aes_raw.optimized.32280_10.cpp:69) of variable 'xor_ln69', ../test/aes_raw.optimized.32280_10.cpp:69 on array 'RoundKey' and 'load' operation ('tempa', ../test/aes_raw.optimized.32280_10.cpp:49) on array 'RoundKey'.\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_47_2' (loop 'VITIS_LOOP_47_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('RoundKey_addr_16_write_ln72', ../test/aes_raw.optimized.32280_10.cpp:72) of variable 'xor_ln72', ../test/aes_raw.optimized.32280_10.cpp:72 on array 'RoundKey' and 'load' operation ('tempa', ../test/aes_raw.optimized.32280_10.cpp:52) on array 'RoundKey'.\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_47_2' (loop 'VITIS_LOOP_47_2'): Unable to schedule 'load' operation ('tempa', ../test/aes_raw.optimized.32280_10.cpp:50) on array 'RoundKey' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'RoundKey'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_47_2' (loop 'VITIS_LOOP_47_2'): Unable to schedule 'load' operation ('tempa', ../test/aes_raw.optimized.32280_10.cpp:49) on array 'RoundKey' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'RoundKey'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_47_2' (loop 'VITIS_LOOP_47_2'): Unable to schedule 'store' operation ('RoundKey_addr_13_write_ln70', ../test/aes_raw.optimized.32280_10.cpp:70) of variable 'xor_ln70', ../test/aes_raw.optimized.32280_10.cpp:70 on array 'RoundKey' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'RoundKey'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 6, loop 'VITIS_LOOP_47_2'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 390.139 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 390.488 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'aes_encrypt_Pipeline_VITIS_LOOP_164_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_1'.\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_164_1' (loop 'VITIS_LOOP_164_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_6', ../test/aes_raw.optimized.32280_10.cpp:167) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:167) and bus read operation ('gmem_addr_read', ../test/aes_raw.optimized.32280_10.cpp:167) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:167).\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_164_1' (loop 'VITIS_LOOP_164_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_6', ../test/aes_raw.optimized.32280_10.cpp:167) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:167) and bus read operation ('gmem_addr_read', ../test/aes_raw.optimized.32280_10.cpp:167) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:167).\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_164_1' (loop 'VITIS_LOOP_164_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_6', ../test/aes_raw.optimized.32280_10.cpp:167) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:167) and bus read operation ('gmem_addr_read', ../test/aes_raw.optimized.32280_10.cpp:167) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:167).\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_164_1' (loop 'VITIS_LOOP_164_1'): Unable to schedule bus read operation ('gmem_addr_1_read', ../test/aes_raw.optimized.32280_10.cpp:167) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:167) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_Pipeline_VITIS_LOOP_164_1' (loop 'VITIS_LOOP_164_1'): Unable to schedule bus read operation ('gmem_addr_1_read_3', ../test/aes_raw.optimized.32280_10.cpp:167) on port 'gmem' (../test/aes_raw.optimized.32280_10.cpp:167) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 17, loop 'VITIS_LOOP_164_1'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 390.741 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 391.038 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2'.\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 391.190 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 391.347 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'cipher_Pipeline_VITIS_LOOP_136_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1'.\nWARNING: [HLS 200-880] The II Violation in module 'cipher_Pipeline_VITIS_LOOP_136_1' (loop 'VITIS_LOOP_136_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln79', ../test/aes_raw.optimized.32280_10.cpp:79) of variable 'xor_ln79_17', ../test/aes_raw.optimized.32280_10.cpp:79 on array 'state' and 'load' operation ('state_load_15', ../test/aes_raw.optimized.32280_10.cpp:87) on array 'state'.\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'cipher_Pipeline_VITIS_LOOP_136_1' (loop 'VITIS_LOOP_136_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln79', ../test/aes_raw.optimized.32280_10.cpp:79) of variable 'xor_ln79_17', ../test/aes_raw.optimized.32280_10.cpp:79 on array 'state' and 'load' operation ('state_load_15', ../test/aes_raw.optimized.32280_10.cpp:87) on array 'state'.\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-885] The II Violation in module 'cipher_Pipeline_VITIS_LOOP_136_1' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'load' operation ('state_load_6', ../test/aes_raw.optimized.32280_10.cpp:87) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-885] The II Violation in module 'cipher_Pipeline_VITIS_LOOP_136_1' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'load' operation ('state_load_8', ../test/aes_raw.optimized.32280_10.cpp:87) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-885] The II Violation in module 'cipher_Pipeline_VITIS_LOOP_136_1' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'store' operation ('state_addr_10_write_ln79', ../test/aes_raw.optimized.32280_10.cpp:79) of variable 'xor_ln79_7', ../test/aes_raw.optimized.32280_10.cpp:79 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-885] The II Violation in module 'cipher_Pipeline_VITIS_LOOP_136_1' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'store' operation ('state_addr_8_write_ln79', ../test/aes_raw.optimized.32280_10.cpp:79) of variable 'xor_ln79_15', ../test/aes_raw.optimized.32280_10.cpp:79 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-885] The II Violation in module 'cipher_Pipeline_VITIS_LOOP_136_1' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'load' operation ('sbox_load_5', ../test/aes_raw.optimized.32280_10.cpp:87) on array 'sbox' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'sbox'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-885] The II Violation in module 'cipher_Pipeline_VITIS_LOOP_136_1' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'load' operation ('temp', ../test/aes_raw.optimized.32280_10.cpp:87) on array 'sbox' due to limited memory ports (II = 18). Please consider using a memory core with more ports or partitioning the array 'sbox'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 19, loop 'VITIS_LOOP_136_1'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.94 seconds; current allocated memory: 392.290 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 393.365 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1_VITIS_LOOP_86_2'.\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_85_1_VITIS_LOOP_86_2'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 393.505 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 393.663 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2'.\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 393.817 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 393.986 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'cipher' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 394.155 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 394.346 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'aes_encrypt_Pipeline_VITIS_LOOP_178_4' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_4'.\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_178_4'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 394.446 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 394.558 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'aes_encrypt_Pipeline_VITIS_LOOP_178_43' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_4'.\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_178_4'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 394.659 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 394.783 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'aes_encrypt_Pipeline_VITIS_LOOP_178_44' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_4'.\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_178_4'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 394.880 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 394.999 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'aes_encrypt_Pipeline_VITIS_LOOP_178_45' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_4'.\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_178_4'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 395.129 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 395.249 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'aes_encrypt' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 395.441 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 395.736 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_Pipeline_VITIS_LOOP_41_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARCACHE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARUSER' to 0.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_Pipeline_VITIS_LOOP_41_1'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 396.273 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_Pipeline_VITIS_LOOP_47_2' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_Pipeline_VITIS_LOOP_47_2'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 397.506 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_Pipeline_VITIS_LOOP_164_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt_Pipeline_VITIS_LOOP_164_1' pipeline 'VITIS_LOOP_164_1' pipeline type 'loop pipeline'\nINFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_Pipeline_VITIS_LOOP_164_1'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 399.656 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2' pipeline 'VITIS_LOOP_77_1_VITIS_LOOP_78_2' pipeline type 'loop pipeline'\nINFO: [RTGEN 206-100] Finished creating RTL model for 'cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 401.065 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'cipher_Pipeline_VITIS_LOOP_136_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [RTGEN 206-100] Finished creating RTL model for 'cipher_Pipeline_VITIS_LOOP_136_1'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 403.600 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2' pipeline 'VITIS_LOOP_85_1_VITIS_LOOP_86_2' pipeline type 'loop pipeline'\nINFO: [RTGEN 206-100] Finished creating RTL model for 'cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 408.695 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22' pipeline 'VITIS_LOOP_77_1_VITIS_LOOP_78_2' pipeline type 'loop pipeline'\nINFO: [RTGEN 206-100] Finished creating RTL model for 'cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 409.686 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'cipher' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [RTGEN 206-100] Finished creating RTL model for 'cipher'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.055 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_Pipeline_VITIS_LOOP_178_4' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt_Pipeline_VITIS_LOOP_178_4' pipeline 'VITIS_LOOP_178_4' pipeline type 'loop pipeline'\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWCACHE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_4/m_axi_gmem_BREADY' to 0.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_Pipeline_VITIS_LOOP_178_4'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 412.242 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_Pipeline_VITIS_LOOP_178_43' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt_Pipeline_VITIS_LOOP_178_43' pipeline 'VITIS_LOOP_178_4' pipeline type 'loop pipeline'\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWCACHE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_43/m_axi_gmem_BREADY' to 0.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_Pipeline_VITIS_LOOP_178_43'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 413.005 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_Pipeline_VITIS_LOOP_178_44' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt_Pipeline_VITIS_LOOP_178_44' pipeline 'VITIS_LOOP_178_4' pipeline type 'loop pipeline'\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWCACHE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_44/m_axi_gmem_BREADY' to 0.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_Pipeline_VITIS_LOOP_178_44'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 413.832 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_Pipeline_VITIS_LOOP_178_45' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt_Pipeline_VITIS_LOOP_178_45' pipeline 'VITIS_LOOP_178_4' pipeline type 'loop pipeline'\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWCACHE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'aes_encrypt_Pipeline_VITIS_LOOP_178_45/m_axi_gmem_BREADY' to 0.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_Pipeline_VITIS_LOOP_178_45'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 414.660 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nWARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\nINFO: [RTGEN 206-500] Setting interface mode on port 'aes_encrypt/gmem' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'aes_encrypt/key' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'aes_encrypt/plaintext' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'aes_encrypt/ciphertext' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on function 'aes_encrypt' to 'ap_ctrl_hs'.\nINFO: [RTGEN 206-100] Bundling port 'key', 'plaintext' and 'ciphertext' to AXI-Lite port control.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 417.562 MB.\nINFO: [RTMG 210-279] Implementing memory 'aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_47_2_Rcon' using auto ROMs.\nINFO: [RTMG 210-279] Implementing memory 'aes_encrypt_cipher_Pipeline_VITIS_LOOP_136_1_sbox' using auto ROMs.\nINFO: [RTMG 210-278] Implementing memory 'aes_encrypt_RoundKey_ram (RAM)' using auto RAMs.\nINFO: [RTMG 210-278] Implementing memory 'aes_encrypt_state_ram (RAM)' using auto RAMs.\nINFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 421.923 MB.\nINFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.\nINFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.54 seconds; current allocated memory: 427.469 MB.\nINFO: [VHDL 208-304] Generating VHDL RTL for aes_encrypt.\nINFO: [VLOG 209-307] Generating Verilog RTL for aes_encrypt.\nINFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.\nINFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz\nINFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.89 seconds. CPU system time: 0.81 seconds. Elapsed time: 15.43 seconds; current allocated memory: 427.455 MB.\nINFO: [HLS 200-112] Total CPU user time: 16.57 seconds. Total CPU system time: 1.32 seconds. Total elapsed time: 16.85 seconds; peak allocated memory: 427.469 MB.\nINFO: [Common 17-206] Exiting vitis_hls at Fri Nov 28 20:33:58 2025...\n\n"}