## Name: Siranjeevi.S
## Reg: 23012822


# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:

![Screenshot 2023-12-16 085634](https://github.com/siranjeevi10/Experiment--02-Implementation-of-combinational-logic-/assets/152168132/99afa639-d91d-450e-b4fd-f8c0b63e5c5b)

  
## RTL

![Screenshot 2023-12-16 090321](https://github.com/siranjeevi10/Experiment--02-Implementation-of-combinational-logic-/assets/152168132/dfa5a2d8-424b-463d-8d60-602a86562ba6)


## Timing Diagram

![Screenshot 2023-12-16 090301](https://github.com/siranjeevi10/Experiment--02-Implementation-of-combinational-logic-/assets/152168132/059d97f4-618d-41aa-b489-e22bbef2561b)


## Truth Table:

![Screenshot 2023-12-16 090337](https://github.com/siranjeevi10/Experiment--02-Implementation-of-combinational-logic-/assets/152168132/655936f2-4495-46d7-bae1-164ea4bb5ead)



## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
