library ieee ; 
use ieee.std_logic_1164.all;
entity three is
port (clk,sel,d:in std_logic;
q: out std_logic);
end three;
architecture Sbuff of three is 
begin 
FF: process(clk,sel,d)
begin 
if clk'event and clk='1' then 
if sel ='1'then
q <= d;
else 
q <= 'z';
end if ;
end if ;
end process FF;
end Sbuff;