library ieee;
use ieee.std_logic_1164.all;

Entity Comp is port
	(a, b: in integer range 0 to 7;
	comp: out std_logic;
	sum: out integer range 0 to 15);
end entity;

Architecture Comp_Add of Comp is
Begin
	comp <= '1' when a>b else '0';
	suma <= a + b;
end architecture;
