
APPS_WSN_DEMO_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ec94  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000013c  20000000  0000ec94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000036a8  20000140  0000edd8  00020140  2**3
                  ALLOC
  3 .stack        00002000  200037e8  00012480  00020140  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002013c  2**0
                  CONTENTS, READONLY
  5 .comment      000000e5  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006f01e  00000000  00000000  00020249  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000ab68  00000000  00000000  0008f267  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00018d72  00000000  00000000  00099dcf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000011f8  00000000  00000000  000b2b41  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001b50  00000000  00000000  000b3d39  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00026635  00000000  00000000  000b5889  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00025221  00000000  00000000  000dbebe  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00092c14  00000000  00000000  001010df  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000398c  00000000  00000000  00193cf4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	e8 57 00 20 01 52 00 00 fd 51 00 00 fd 51 00 00     .W. .R...Q...Q..
	...
      2c:	fd 51 00 00 00 00 00 00 00 00 00 00 fd 51 00 00     .Q...........Q..
      3c:	fd 51 00 00 fd 51 00 00 fd 51 00 00 fd 51 00 00     .Q...Q...Q...Q..
      4c:	fd 51 00 00 b9 34 00 00 fd 51 00 00 fd 51 00 00     .Q...4...Q...Q..
      5c:	fd 51 00 00 fd 51 00 00 d5 3b 00 00 e5 3b 00 00     .Q...Q...;...;..
      6c:	f5 3b 00 00 05 3c 00 00 15 3c 00 00 25 3c 00 00     .;...<...<..%<..
      7c:	fd 51 00 00 fd 51 00 00 fd 51 00 00 dd 4e 00 00     .Q...Q...Q...N..
      8c:	ed 4e 00 00 fd 4e 00 00 00 00 00 00 00 00 00 00     .N...N..........
      9c:	fd 51 00 00 fd 51 00 00 00 00 00 00 fd 51 00 00     .Q...Q.......Q..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000140 	.word	0x20000140
      d4:	00000000 	.word	0x00000000
      d8:	0000ec94 	.word	0x0000ec94

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000144 	.word	0x20000144
     108:	0000ec94 	.word	0x0000ec94
     10c:	0000ec94 	.word	0x0000ec94
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00004bd5 	.word	0x00004bd5
     140:	0000c3f9 	.word	0x0000c3f9
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
     1ac:	b510      	push	{r4, lr}
	if (gpfIsr) {
     1ae:	4b03      	ldr	r3, [pc, #12]	; (1bc <chip_isr+0x10>)
     1b0:	681b      	ldr	r3, [r3, #0]
     1b2:	2b00      	cmp	r3, #0
     1b4:	d000      	beq.n	1b8 <chip_isr+0xc>
		gpfIsr();
     1b6:	4798      	blx	r3
	}
}
     1b8:	bd10      	pop	{r4, pc}
     1ba:	46c0      	nop			; (mov r8, r8)
     1bc:	2000015c 	.word	0x2000015c

000001c0 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
     1c0:	b570      	push	{r4, r5, r6, lr}
	while (u32TimeMsec--) {
     1c2:	1e44      	subs	r4, r0, #1
     1c4:	2800      	cmp	r0, #0
     1c6:	d004      	beq.n	1d2 <nm_bsp_sleep+0x12>
		delay_ms(1);
     1c8:	4d02      	ldr	r5, [pc, #8]	; (1d4 <nm_bsp_sleep+0x14>)
     1ca:	2001      	movs	r0, #1
     1cc:	47a8      	blx	r5
	while (u32TimeMsec--) {
     1ce:	3c01      	subs	r4, #1
     1d0:	d2fb      	bcs.n	1ca <nm_bsp_sleep+0xa>
	}
}
     1d2:	bd70      	pop	{r4, r5, r6, pc}
     1d4:	00000181 	.word	0x00000181

000001d8 <nm_bsp_reset>:
{
     1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     1da:	4c07      	ldr	r4, [pc, #28]	; (1f8 <nm_bsp_reset+0x20>)
     1dc:	2780      	movs	r7, #128	; 0x80
     1de:	01ff      	lsls	r7, r7, #7
     1e0:	6167      	str	r7, [r4, #20]
     1e2:	2580      	movs	r5, #128	; 0x80
     1e4:	01ad      	lsls	r5, r5, #6
     1e6:	6165      	str	r5, [r4, #20]
	nm_bsp_sleep(1);
     1e8:	2001      	movs	r0, #1
     1ea:	4e04      	ldr	r6, [pc, #16]	; (1fc <nm_bsp_reset+0x24>)
     1ec:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
     1ee:	61a7      	str	r7, [r4, #24]
	nm_bsp_sleep(10);
     1f0:	200a      	movs	r0, #10
     1f2:	47b0      	blx	r6
     1f4:	61a5      	str	r5, [r4, #24]
}
     1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     1f8:	41004400 	.word	0x41004400
     1fc:	000001c1 	.word	0x000001c1

00000200 <nm_bsp_init>:
{
     200:	b570      	push	{r4, r5, r6, lr}
     202:	b082      	sub	sp, #8
	gpfIsr = NULL;
     204:	2300      	movs	r3, #0
     206:	4a16      	ldr	r2, [pc, #88]	; (260 <nm_bsp_init+0x60>)
     208:	6013      	str	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     20a:	ac01      	add	r4, sp, #4
     20c:	2501      	movs	r5, #1
     20e:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     210:	70a3      	strb	r3, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     212:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
     214:	0021      	movs	r1, r4
     216:	200d      	movs	r0, #13
     218:	4e12      	ldr	r6, [pc, #72]	; (264 <nm_bsp_init+0x64>)
     21a:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
     21c:	0021      	movs	r1, r4
     21e:	200e      	movs	r0, #14
     220:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
     222:	0021      	movs	r1, r4
     224:	2016      	movs	r0, #22
     226:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
     228:	4b0f      	ldr	r3, [pc, #60]	; (268 <nm_bsp_init+0x68>)
     22a:	2280      	movs	r2, #128	; 0x80
     22c:	01d2      	lsls	r2, r2, #7
     22e:	615a      	str	r2, [r3, #20]
     230:	2280      	movs	r2, #128	; 0x80
     232:	0192      	lsls	r2, r2, #6
     234:	615a      	str	r2, [r3, #20]
    if(!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) 
     236:	4b0d      	ldr	r3, [pc, #52]	; (26c <nm_bsp_init+0x6c>)
     238:	681b      	ldr	r3, [r3, #0]
     23a:	421d      	tst	r5, r3
     23c:	d003      	beq.n	246 <nm_bsp_init+0x46>
     23e:	4b0b      	ldr	r3, [pc, #44]	; (26c <nm_bsp_init+0x6c>)
     240:	681b      	ldr	r3, [r3, #0]
     242:	079b      	lsls	r3, r3, #30
     244:	d401      	bmi.n	24a <nm_bsp_init+0x4a>
	    delay_init();
     246:	4b0a      	ldr	r3, [pc, #40]	; (270 <nm_bsp_init+0x70>)
     248:	4798      	blx	r3
	nm_bsp_reset();
     24a:	4b0a      	ldr	r3, [pc, #40]	; (274 <nm_bsp_init+0x74>)
     24c:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     24e:	2201      	movs	r2, #1
     250:	4b09      	ldr	r3, [pc, #36]	; (278 <nm_bsp_init+0x78>)
     252:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     254:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     258:	b662      	cpsie	i
}
     25a:	2000      	movs	r0, #0
     25c:	b002      	add	sp, #8
     25e:	bd70      	pop	{r4, r5, r6, pc}
     260:	2000015c 	.word	0x2000015c
     264:	0000361d 	.word	0x0000361d
     268:	41004400 	.word	0x41004400
     26c:	e000e010 	.word	0xe000e010
     270:	00000115 	.word	0x00000115
     274:	000001d9 	.word	0x000001d9
     278:	2000000a 	.word	0x2000000a

0000027c <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
     27c:	b510      	push	{r4, lr}
     27e:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
     280:	4b0e      	ldr	r3, [pc, #56]	; (2bc <nm_bsp_register_isr+0x40>)
     282:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
     284:	ac01      	add	r4, sp, #4
     286:	0020      	movs	r0, r4
     288:	4b0d      	ldr	r3, [pc, #52]	; (2c0 <nm_bsp_register_isr+0x44>)
     28a:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
     28c:	230f      	movs	r3, #15
     28e:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
     290:	2300      	movs	r3, #0
     292:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     294:	3301      	adds	r3, #1
     296:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
     298:	3301      	adds	r3, #1
     29a:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
     29c:	0021      	movs	r1, r4
     29e:	200f      	movs	r0, #15
     2a0:	4b08      	ldr	r3, [pc, #32]	; (2c4 <nm_bsp_register_isr+0x48>)
     2a2:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
     2a4:	2200      	movs	r2, #0
     2a6:	210f      	movs	r1, #15
     2a8:	4807      	ldr	r0, [pc, #28]	; (2c8 <nm_bsp_register_isr+0x4c>)
     2aa:	4b08      	ldr	r3, [pc, #32]	; (2cc <nm_bsp_register_isr+0x50>)
     2ac:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2ae:	2100      	movs	r1, #0
     2b0:	200f      	movs	r0, #15
     2b2:	4b07      	ldr	r3, [pc, #28]	; (2d0 <nm_bsp_register_isr+0x54>)
     2b4:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
     2b6:	b004      	add	sp, #16
     2b8:	bd10      	pop	{r4, pc}
     2ba:	46c0      	nop			; (mov r8, r8)
     2bc:	2000015c 	.word	0x2000015c
     2c0:	00003591 	.word	0x00003591
     2c4:	000035a5 	.word	0x000035a5
     2c8:	000001ad 	.word	0x000001ad
     2cc:	0000344d 	.word	0x0000344d
     2d0:	00003479 	.word	0x00003479

000002d4 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
     2d4:	b510      	push	{r4, lr}
	if (u8Enable) {
     2d6:	2800      	cmp	r0, #0
     2d8:	d104      	bne.n	2e4 <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
     2da:	2100      	movs	r1, #0
     2dc:	200f      	movs	r0, #15
     2de:	4b04      	ldr	r3, [pc, #16]	; (2f0 <nm_bsp_interrupt_ctrl+0x1c>)
     2e0:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
     2e2:	bd10      	pop	{r4, pc}
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2e4:	2100      	movs	r1, #0
     2e6:	200f      	movs	r0, #15
     2e8:	4b02      	ldr	r3, [pc, #8]	; (2f4 <nm_bsp_interrupt_ctrl+0x20>)
     2ea:	4798      	blx	r3
     2ec:	e7f9      	b.n	2e2 <nm_bsp_interrupt_ctrl+0xe>
     2ee:	46c0      	nop			; (mov r8, r8)
     2f0:	00003499 	.word	0x00003499
     2f4:	00003479 	.word	0x00003479

000002f8 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
     2f8:	b510      	push	{r4, lr}
     2fa:	b090      	sub	sp, #64	; 0x40
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     2fc:	4c2b      	ldr	r4, [pc, #172]	; (3ac <nm_bus_init+0xb4>)
     2fe:	2311      	movs	r3, #17
     300:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     302:	2300      	movs	r3, #0
     304:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     306:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     308:	a901      	add	r1, sp, #4
     30a:	2201      	movs	r2, #1
     30c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     30e:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     310:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     312:	2011      	movs	r0, #17
     314:	4b26      	ldr	r3, [pc, #152]	; (3b0 <nm_bus_init+0xb8>)
     316:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     318:	7822      	ldrb	r2, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     31a:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     31c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     31e:	2900      	cmp	r1, #0
     320:	d104      	bne.n	32c <nm_bus_init+0x34>
		return &(ports[port_index]->Group[group_index]);
     322:	0953      	lsrs	r3, r2, #5
     324:	01db      	lsls	r3, r3, #7
     326:	4923      	ldr	r1, [pc, #140]	; (3b4 <nm_bus_init+0xbc>)
     328:	468c      	mov	ip, r1
     32a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     32c:	211f      	movs	r1, #31
     32e:	4011      	ands	r1, r2
     330:	2201      	movs	r2, #1
     332:	0010      	movs	r0, r2
     334:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
     336:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
     338:	ac02      	add	r4, sp, #8
     33a:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     33c:	2300      	movs	r3, #0
     33e:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     340:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     342:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     344:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     346:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
     348:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
     34a:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     34c:	3223      	adds	r2, #35	; 0x23
     34e:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     350:	3a18      	subs	r2, #24
     352:	2100      	movs	r1, #0
     354:	a808      	add	r0, sp, #32
     356:	4b18      	ldr	r3, [pc, #96]	; (3b8 <nm_bus_init+0xc0>)
     358:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
	spi_attach_slave(&slave_inst, &slave_config);

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
     35a:	2380      	movs	r3, #128	; 0x80
     35c:	025b      	lsls	r3, r3, #9
     35e:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
     360:	4b16      	ldr	r3, [pc, #88]	; (3bc <nm_bus_init+0xc4>)
     362:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
     364:	2301      	movs	r3, #1
     366:	425b      	negs	r3, r3
     368:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
     36a:	4b15      	ldr	r3, [pc, #84]	; (3c0 <nm_bus_init+0xc8>)
     36c:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
     36e:	4b15      	ldr	r3, [pc, #84]	; (3c4 <nm_bus_init+0xcc>)
     370:	6363      	str	r3, [r4, #52]	; 0x34
	config.master_slave_select_enable = false;

	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
     372:	4b15      	ldr	r3, [pc, #84]	; (3c8 <nm_bus_init+0xd0>)
     374:	61a3      	str	r3, [r4, #24]
	if(spi_init(&master_wifi, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) 
     376:	0022      	movs	r2, r4
     378:	4914      	ldr	r1, [pc, #80]	; (3cc <nm_bus_init+0xd4>)
     37a:	4815      	ldr	r0, [pc, #84]	; (3d0 <nm_bus_init+0xd8>)
     37c:	4b15      	ldr	r3, [pc, #84]	; (3d4 <nm_bus_init+0xdc>)
     37e:	4798      	blx	r3
     380:	2800      	cmp	r0, #0
     382:	d110      	bne.n	3a6 <nm_bus_init+0xae>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     384:	4b12      	ldr	r3, [pc, #72]	; (3d0 <nm_bus_init+0xd8>)
     386:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
     388:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     38a:	2b00      	cmp	r3, #0
     38c:	d1fc      	bne.n	388 <nm_bus_init+0x90>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     38e:	6813      	ldr	r3, [r2, #0]
     390:	2102      	movs	r1, #2
     392:	430b      	orrs	r3, r1
     394:	6013      	str	r3, [r2, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master_wifi);

	nm_bsp_reset();
     396:	4b10      	ldr	r3, [pc, #64]	; (3d8 <nm_bus_init+0xe0>)
     398:	4798      	blx	r3
	nm_bsp_sleep(1);
     39a:	2001      	movs	r0, #1
     39c:	4b0f      	ldr	r3, [pc, #60]	; (3dc <nm_bus_init+0xe4>)
     39e:	4798      	blx	r3
	
	return result;
     3a0:	2000      	movs	r0, #0
}
     3a2:	b010      	add	sp, #64	; 0x40
     3a4:	bd10      	pop	{r4, pc}
		return M2M_ERR_BUS_FAIL;
     3a6:	2006      	movs	r0, #6
     3a8:	4240      	negs	r0, r0
     3aa:	e7fa      	b.n	3a2 <nm_bus_init+0xaa>
     3ac:	20000a00 	.word	0x20000a00
     3b0:	0000361d 	.word	0x0000361d
     3b4:	41004400 	.word	0x41004400
     3b8:	0000c7b1 	.word	0x0000c7b1
     3bc:	00100003 	.word	0x00100003
     3c0:	00120003 	.word	0x00120003
     3c4:	00130003 	.word	0x00130003
     3c8:	00b71b00 	.word	0x00b71b00
     3cc:	42001400 	.word	0x42001400
     3d0:	20000a04 	.word	0x20000a04
     3d4:	00003c35 	.word	0x00003c35
     3d8:	000001d9 	.word	0x000001d9
     3dc:	000001c1 	.word	0x000001c1

000003e0 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
     3e0:	b5f0      	push	{r4, r5, r6, r7, lr}
     3e2:	46de      	mov	lr, fp
     3e4:	4657      	mov	r7, sl
     3e6:	464e      	mov	r6, r9
     3e8:	4645      	mov	r5, r8
     3ea:	b5e0      	push	{r5, r6, r7, lr}
     3ec:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
     3ee:	2803      	cmp	r0, #3
     3f0:	d000      	beq.n	3f4 <nm_bus_ioctl+0x14>
     3f2:	e075      	b.n	4e0 <nm_bus_ioctl+0x100>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
     3f4:	680e      	ldr	r6, [r1, #0]
     3f6:	684d      	ldr	r5, [r1, #4]
     3f8:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
     3fa:	2200      	movs	r2, #0
     3fc:	466b      	mov	r3, sp
     3fe:	71da      	strb	r2, [r3, #7]
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     400:	2d00      	cmp	r5, #0
     402:	d027      	beq.n	454 <nm_bus_ioctl+0x74>
     404:	2c00      	cmp	r4, #0
     406:	d065      	beq.n	4d4 <nm_bus_ioctl+0xf4>
	if (pu8Mosi == NULL) {
     408:	2e00      	cmp	r6, #0
     40a:	d100      	bne.n	40e <nm_bus_ioctl+0x2e>
     40c:	e076      	b.n	4fc <nm_bus_ioctl+0x11c>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     40e:	2300      	movs	r3, #0
     410:	4698      	mov	r8, r3
     412:	2300      	movs	r3, #0
     414:	469b      	mov	fp, r3
	spi_select_slave(&master_wifi, &slave_inst, true);
     416:	2201      	movs	r2, #1
     418:	493b      	ldr	r1, [pc, #236]	; (508 <nm_bus_ioctl+0x128>)
     41a:	483c      	ldr	r0, [pc, #240]	; (50c <nm_bus_ioctl+0x12c>)
     41c:	4b3c      	ldr	r3, [pc, #240]	; (510 <nm_bus_ioctl+0x130>)
     41e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     420:	4b3a      	ldr	r3, [pc, #232]	; (50c <nm_bus_ioctl+0x12c>)
     422:	469a      	mov	sl, r3
		while(!spi_is_ready_to_write(&master_wifi));
     424:	2701      	movs	r7, #1
		while (!spi_is_ready_to_read(&master_wifi));
     426:	2204      	movs	r2, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     428:	4699      	mov	r9, r3
			pu8Miso++;
     42a:	4659      	mov	r1, fp
     42c:	424b      	negs	r3, r1
     42e:	4159      	adcs	r1, r3
     430:	468b      	mov	fp, r1
		txd_data = *pu8Mosi;
     432:	7830      	ldrb	r0, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     434:	4653      	mov	r3, sl
     436:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     438:	7e19      	ldrb	r1, [r3, #24]
		while(!spi_is_ready_to_write(&master_wifi));
     43a:	4239      	tst	r1, r7
     43c:	d0fc      	beq.n	438 <nm_bus_ioctl+0x58>
     43e:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
     440:	4239      	tst	r1, r7
     442:	d0fc      	beq.n	43e <nm_bus_ioctl+0x5e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     444:	6298      	str	r0, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     446:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_read(&master_wifi));
     448:	4211      	tst	r1, r2
     44a:	d0fc      	beq.n	446 <nm_bus_ioctl+0x66>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     44c:	4649      	mov	r1, r9
     44e:	7989      	ldrb	r1, [r1, #6]
     450:	468c      	mov	ip, r1
     452:	e011      	b.n	478 <nm_bus_ioctl+0x98>
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     454:	2e00      	cmp	r6, #0
     456:	d03a      	beq.n	4ce <nm_bus_ioctl+0xee>
     458:	2c00      	cmp	r4, #0
     45a:	d03e      	beq.n	4da <nm_bus_ioctl+0xfa>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     45c:	2300      	movs	r3, #0
     45e:	4698      	mov	r8, r3
		u8SkipMiso = 1;
     460:	3301      	adds	r3, #1
     462:	469b      	mov	fp, r3
		pu8Miso = &u8Dummy;
     464:	466b      	mov	r3, sp
     466:	1ddd      	adds	r5, r3, #7
     468:	e7d5      	b.n	416 <nm_bus_ioctl+0x36>
     46a:	4660      	mov	r0, ip
     46c:	2801      	cmp	r0, #1
     46e:	d00d      	beq.n	48c <nm_bus_ioctl+0xac>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     470:	6a98      	ldr	r0, [r3, #40]	; 0x28
     472:	b2c0      	uxtb	r0, r0
		while (spi_read(&master_wifi, &rxd_data) != STATUS_OK);
     474:	2900      	cmp	r1, #0
     476:	d00d      	beq.n	494 <nm_bus_ioctl+0xb4>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     478:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
     47a:	4211      	tst	r1, r2
     47c:	d0fc      	beq.n	478 <nm_bus_ioctl+0x98>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     47e:	8b58      	ldrh	r0, [r3, #26]
	enum status_code retval = STATUS_OK;
     480:	2100      	movs	r1, #0
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     482:	4210      	tst	r0, r2
     484:	d0f1      	beq.n	46a <nm_bus_ioctl+0x8a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     486:	835a      	strh	r2, [r3, #26]
		retval = STATUS_ERR_OVERFLOW;
     488:	311e      	adds	r1, #30
     48a:	e7ee      	b.n	46a <nm_bus_ioctl+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     48c:	6a98      	ldr	r0, [r3, #40]	; 0x28
     48e:	05c0      	lsls	r0, r0, #23
     490:	0dc0      	lsrs	r0, r0, #23
     492:	e7ef      	b.n	474 <nm_bus_ioctl+0x94>
		*pu8Miso = rxd_data;
     494:	7028      	strb	r0, [r5, #0]
		u16Sz--;
     496:	3c01      	subs	r4, #1
     498:	b2a4      	uxth	r4, r4
			pu8Miso++;
     49a:	445d      	add	r5, fp
			pu8Mosi++;
     49c:	4643      	mov	r3, r8
     49e:	4259      	negs	r1, r3
     4a0:	414b      	adcs	r3, r1
     4a2:	18f6      	adds	r6, r6, r3
	while(u16Sz) 
     4a4:	2c00      	cmp	r4, #0
     4a6:	d1c4      	bne.n	432 <nm_bus_ioctl+0x52>
	SercomSpi *const spi_module = &(module->hw->SPI);
     4a8:	4b18      	ldr	r3, [pc, #96]	; (50c <nm_bus_ioctl+0x12c>)
     4aa:	6819      	ldr	r1, [r3, #0]
	while(!spi_is_write_complete(&master_wifi));
     4ac:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     4ae:	7e0b      	ldrb	r3, [r1, #24]
     4b0:	4213      	tst	r3, r2
     4b2:	d0fc      	beq.n	4ae <nm_bus_ioctl+0xce>
	spi_select_slave(&master_wifi, &slave_inst, false);
     4b4:	2200      	movs	r2, #0
     4b6:	4914      	ldr	r1, [pc, #80]	; (508 <nm_bus_ioctl+0x128>)
     4b8:	4814      	ldr	r0, [pc, #80]	; (50c <nm_bus_ioctl+0x12c>)
     4ba:	4b15      	ldr	r3, [pc, #84]	; (510 <nm_bus_ioctl+0x130>)
     4bc:	4798      	blx	r3
	return M2M_SUCCESS;
     4be:	2000      	movs	r0, #0
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
     4c0:	b003      	add	sp, #12
     4c2:	bc3c      	pop	{r2, r3, r4, r5}
     4c4:	4690      	mov	r8, r2
     4c6:	4699      	mov	r9, r3
     4c8:	46a2      	mov	sl, r4
     4ca:	46ab      	mov	fp, r5
     4cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return M2M_ERR_INVALID_ARG;
     4ce:	200f      	movs	r0, #15
     4d0:	4240      	negs	r0, r0
     4d2:	e7f5      	b.n	4c0 <nm_bus_ioctl+0xe0>
     4d4:	200f      	movs	r0, #15
     4d6:	4240      	negs	r0, r0
     4d8:	e7f2      	b.n	4c0 <nm_bus_ioctl+0xe0>
     4da:	200f      	movs	r0, #15
     4dc:	4240      	negs	r0, r0
		break;
     4de:	e7ef      	b.n	4c0 <nm_bus_ioctl+0xe0>
			M2M_ERR("invalide ioclt cmd\n");
     4e0:	22fd      	movs	r2, #253	; 0xfd
     4e2:	490c      	ldr	r1, [pc, #48]	; (514 <nm_bus_ioctl+0x134>)
     4e4:	480c      	ldr	r0, [pc, #48]	; (518 <nm_bus_ioctl+0x138>)
     4e6:	4b0d      	ldr	r3, [pc, #52]	; (51c <nm_bus_ioctl+0x13c>)
     4e8:	4798      	blx	r3
     4ea:	480d      	ldr	r0, [pc, #52]	; (520 <nm_bus_ioctl+0x140>)
     4ec:	4b0d      	ldr	r3, [pc, #52]	; (524 <nm_bus_ioctl+0x144>)
     4ee:	4798      	blx	r3
     4f0:	200d      	movs	r0, #13
     4f2:	4b0d      	ldr	r3, [pc, #52]	; (528 <nm_bus_ioctl+0x148>)
     4f4:	4798      	blx	r3
			s8Ret = -1;
     4f6:	2001      	movs	r0, #1
     4f8:	4240      	negs	r0, r0
	return s8Ret;
     4fa:	e7e1      	b.n	4c0 <nm_bus_ioctl+0xe0>
		u8SkipMosi = 1;
     4fc:	2301      	movs	r3, #1
     4fe:	4698      	mov	r8, r3
		pu8Mosi = &u8Dummy;
     500:	466b      	mov	r3, sp
     502:	1dde      	adds	r6, r3, #7
     504:	e785      	b.n	412 <nm_bus_ioctl+0x32>
     506:	46c0      	nop			; (mov r8, r8)
     508:	20000a00 	.word	0x20000a00
     50c:	20000a04 	.word	0x20000a04
     510:	00003ef9 	.word	0x00003ef9
     514:	0000dd14 	.word	0x0000dd14
     518:	0000dd24 	.word	0x0000dd24
     51c:	0000c7c1 	.word	0x0000c7c1
     520:	0000dd38 	.word	0x0000dd38
     524:	0000c8dd 	.word	0x0000c8dd
     528:	0000c7f5 	.word	0x0000c7f5

0000052c <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
     52c:	b510      	push	{r4, lr}
     52e:	b082      	sub	sp, #8
	config->direction  = PORT_PIN_DIR_INPUT;
     530:	ab01      	add	r3, sp, #4
     532:	2200      	movs	r2, #0
     534:	701a      	strb	r2, [r3, #0]
	config->powersave  = false;
     536:	709a      	strb	r2, [r3, #2]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
     538:	705a      	strb	r2, [r3, #1]
	SercomSpi *const spi_module = &(module->hw->SPI);
     53a:	4b0e      	ldr	r3, [pc, #56]	; (574 <nm_bus_deinit+0x48>)
     53c:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
     53e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
     540:	2b00      	cmp	r3, #0
     542:	d1fc      	bne.n	53e <nm_bus_deinit+0x12>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
     544:	338f      	adds	r3, #143	; 0x8f
     546:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
     548:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
     54a:	6813      	ldr	r3, [r2, #0]
     54c:	2102      	movs	r1, #2
     54e:	438b      	bics	r3, r1
     550:	6013      	str	r3, [r2, #0]
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master_wifi);
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
     552:	a901      	add	r1, sp, #4
     554:	2012      	movs	r0, #18
     556:	4c08      	ldr	r4, [pc, #32]	; (578 <nm_bus_deinit+0x4c>)
     558:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
     55a:	a901      	add	r1, sp, #4
     55c:	2010      	movs	r0, #16
     55e:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
     560:	a901      	add	r1, sp, #4
     562:	2013      	movs	r0, #19
     564:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
     566:	a901      	add	r1, sp, #4
     568:	2011      	movs	r0, #17
     56a:	47a0      	blx	r4
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
     56c:	2000      	movs	r0, #0
     56e:	b002      	add	sp, #8
     570:	bd10      	pop	{r4, pc}
     572:	46c0      	nop			; (mov r8, r8)
     574:	20000a04 	.word	0x20000a04
     578:	0000361d 	.word	0x0000361d

0000057c <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
     57c:	2a00      	cmp	r2, #0
     57e:	d006      	beq.n	58e <m2m_memcpy+0x12>
     580:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
     582:	780b      	ldrb	r3, [r1, #0]
     584:	7003      	strb	r3, [r0, #0]
		pDst++;
     586:	3001      	adds	r0, #1
		pSrc++;
     588:	3101      	adds	r1, #1
	}while(--sz);
     58a:	4290      	cmp	r0, r2
     58c:	d1f9      	bne.n	582 <m2m_memcpy+0x6>
}
     58e:	4770      	bx	lr

00000590 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
     590:	2a00      	cmp	r2, #0
     592:	d004      	beq.n	59e <m2m_memset+0xe>
     594:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
     596:	7001      	strb	r1, [r0, #0]
		pBuf++;
     598:	3001      	adds	r0, #1
	}while(--sz);
     59a:	4290      	cmp	r0, r2
     59c:	d1fb      	bne.n	596 <m2m_memset+0x6>
}
     59e:	4770      	bx	lr

000005a0 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
     5a0:	0003      	movs	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
     5a2:	7802      	ldrb	r2, [r0, #0]
     5a4:	2a00      	cmp	r2, #0
     5a6:	d007      	beq.n	5b8 <m2m_strlen+0x18>
     5a8:	2000      	movs	r0, #0
	{
		u16StrLen ++;
     5aa:	3001      	adds	r0, #1
     5ac:	b280      	uxth	r0, r0
		pcStr++;
     5ae:	3301      	adds	r3, #1
	while(*pcStr)
     5b0:	781a      	ldrb	r2, [r3, #0]
     5b2:	2a00      	cmp	r2, #0
     5b4:	d1f9      	bne.n	5aa <m2m_strlen+0xa>
	}
	return u16StrLen;
}
     5b6:	4770      	bx	lr
	uint16	u16StrLen = 0;
     5b8:	2000      	movs	r0, #0
     5ba:	e7fc      	b.n	5b6 <m2m_strlen+0x16>

000005bc <isr>:

volatile tstrHifContext gstrHifCxt;

static void isr(void)
{
	gstrHifCxt.u8Interrupt++;
     5bc:	4a02      	ldr	r2, [pc, #8]	; (5c8 <isr+0xc>)
     5be:	78d3      	ldrb	r3, [r2, #3]
     5c0:	3301      	adds	r3, #1
     5c2:	b2db      	uxtb	r3, r3
     5c4:	70d3      	strb	r3, [r2, #3]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
     5c6:	4770      	bx	lr
     5c8:	20000a10 	.word	0x20000a10

000005cc <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
     5cc:	4770      	bx	lr
	...

000005d0 <hif_set_rx_done>:
{
     5d0:	b500      	push	{lr}
     5d2:	b083      	sub	sp, #12
	gstrHifCxt.u8HifRXDone = 0;
     5d4:	2200      	movs	r2, #0
     5d6:	4b0a      	ldr	r3, [pc, #40]	; (600 <hif_set_rx_done+0x30>)
     5d8:	709a      	strb	r2, [r3, #2]
	nm_bsp_interrupt_ctrl(1);
     5da:	2001      	movs	r0, #1
     5dc:	4b09      	ldr	r3, [pc, #36]	; (604 <hif_set_rx_done+0x34>)
     5de:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     5e0:	a901      	add	r1, sp, #4
     5e2:	4809      	ldr	r0, [pc, #36]	; (608 <hif_set_rx_done+0x38>)
     5e4:	4b09      	ldr	r3, [pc, #36]	; (60c <hif_set_rx_done+0x3c>)
     5e6:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     5e8:	2800      	cmp	r0, #0
     5ea:	d001      	beq.n	5f0 <hif_set_rx_done+0x20>
}
     5ec:	b003      	add	sp, #12
     5ee:	bd00      	pop	{pc}
	reg |= NBIT1;
     5f0:	2102      	movs	r1, #2
     5f2:	9b01      	ldr	r3, [sp, #4]
     5f4:	4319      	orrs	r1, r3
     5f6:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     5f8:	4803      	ldr	r0, [pc, #12]	; (608 <hif_set_rx_done+0x38>)
     5fa:	4b05      	ldr	r3, [pc, #20]	; (610 <hif_set_rx_done+0x40>)
     5fc:	4798      	blx	r3
     5fe:	e7f5      	b.n	5ec <hif_set_rx_done+0x1c>
     600:	20000a10 	.word	0x20000a10
     604:	000002d5 	.word	0x000002d5
     608:	00001070 	.word	0x00001070
     60c:	000019dd 	.word	0x000019dd
     610:	000019e9 	.word	0x000019e9

00000614 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
     614:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	
	if(gstrHifCxt.u8HifRXDone)
     616:	4b0c      	ldr	r3, [pc, #48]	; (648 <hif_chip_wake+0x34>)
     618:	789b      	ldrb	r3, [r3, #2]
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
     61a:	2000      	movs	r0, #0
	if(gstrHifCxt.u8HifRXDone)
     61c:	2b00      	cmp	r3, #0
     61e:	d10d      	bne.n	63c <hif_chip_wake+0x28>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
     620:	4b09      	ldr	r3, [pc, #36]	; (648 <hif_chip_wake+0x34>)
     622:	785b      	ldrb	r3, [r3, #1]
     624:	2b00      	cmp	r3, #0
     626:	d103      	bne.n	630 <hif_chip_wake+0x1c>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     628:	4b07      	ldr	r3, [pc, #28]	; (648 <hif_chip_wake+0x34>)
     62a:	781b      	ldrb	r3, [r3, #0]
     62c:	2b00      	cmp	r3, #0
     62e:	d106      	bne.n	63e <hif_chip_wake+0x2a>
			if(ret != M2M_SUCCESS)goto ERR1;
		}
		else;
	}
	
	gstrHifCxt.u8ChipSleep++;
     630:	4a05      	ldr	r2, [pc, #20]	; (648 <hif_chip_wake+0x34>)
     632:	7853      	ldrb	r3, [r2, #1]
     634:	3301      	adds	r3, #1
     636:	b2db      	uxtb	r3, r3
     638:	7053      	strb	r3, [r2, #1]
     63a:	2000      	movs	r0, #0
ERR1:
	return ret;
}
     63c:	bd10      	pop	{r4, pc}
			ret = chip_wake();
     63e:	4b03      	ldr	r3, [pc, #12]	; (64c <hif_chip_wake+0x38>)
     640:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     642:	2800      	cmp	r0, #0
     644:	d0f4      	beq.n	630 <hif_chip_wake+0x1c>
     646:	e7f9      	b.n	63c <hif_chip_wake+0x28>
     648:	20000a10 	.word	0x20000a10
     64c:	000016c5 	.word	0x000016c5

00000650 <hif_chip_sleep_sc>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
	if(gstrHifCxt.u8ChipSleep >= 1)
     650:	4b05      	ldr	r3, [pc, #20]	; (668 <hif_chip_sleep_sc+0x18>)
     652:	785b      	ldrb	r3, [r3, #1]
     654:	2b00      	cmp	r3, #0
     656:	d004      	beq.n	662 <hif_chip_sleep_sc+0x12>
	{
		gstrHifCxt.u8ChipSleep--;
     658:	4a03      	ldr	r2, [pc, #12]	; (668 <hif_chip_sleep_sc+0x18>)
     65a:	7853      	ldrb	r3, [r2, #1]
     65c:	3b01      	subs	r3, #1
     65e:	b2db      	uxtb	r3, r3
     660:	7053      	strb	r3, [r2, #1]
	}
	return M2M_SUCCESS;
}
     662:	2000      	movs	r0, #0
     664:	4770      	bx	lr
     666:	46c0      	nop			; (mov r8, r8)
     668:	20000a10 	.word	0x20000a10

0000066c <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
     66c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	if(gstrHifCxt.u8ChipSleep >= 1)
     66e:	4b0b      	ldr	r3, [pc, #44]	; (69c <hif_chip_sleep+0x30>)
     670:	785b      	ldrb	r3, [r3, #1]
     672:	2b00      	cmp	r3, #0
     674:	d004      	beq.n	680 <hif_chip_sleep+0x14>
	{
		gstrHifCxt.u8ChipSleep--;
     676:	4a09      	ldr	r2, [pc, #36]	; (69c <hif_chip_sleep+0x30>)
     678:	7853      	ldrb	r3, [r2, #1]
     67a:	3b01      	subs	r3, #1
     67c:	b2db      	uxtb	r3, r3
     67e:	7053      	strb	r3, [r2, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
     680:	4b06      	ldr	r3, [pc, #24]	; (69c <hif_chip_sleep+0x30>)
     682:	785b      	ldrb	r3, [r3, #1]
	sint8 ret = M2M_SUCCESS;
     684:	2000      	movs	r0, #0
	if(gstrHifCxt.u8ChipSleep == 0)
     686:	2b00      	cmp	r3, #0
     688:	d103      	bne.n	692 <hif_chip_sleep+0x26>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     68a:	4b04      	ldr	r3, [pc, #16]	; (69c <hif_chip_sleep+0x30>)
     68c:	781b      	ldrb	r3, [r3, #0]
     68e:	2b00      	cmp	r3, #0
     690:	d100      	bne.n	694 <hif_chip_sleep+0x28>
		}
		else;
	}
ERR1:
	return ret;
}
     692:	bd10      	pop	{r4, pc}
			ret = chip_sleep();
     694:	4b02      	ldr	r3, [pc, #8]	; (6a0 <hif_chip_sleep+0x34>)
     696:	4798      	blx	r3
     698:	e7fb      	b.n	692 <hif_chip_sleep+0x26>
     69a:	46c0      	nop			; (mov r8, r8)
     69c:	20000a10 	.word	0x20000a10
     6a0:	0000165d 	.word	0x0000165d

000006a4 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
     6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6a6:	46de      	mov	lr, fp
     6a8:	4657      	mov	r7, sl
     6aa:	b580      	push	{r7, lr}
     6ac:	b089      	sub	sp, #36	; 0x24
     6ae:	4683      	mov	fp, r0
     6b0:	468a      	mov	sl, r1
     6b2:	9201      	str	r2, [sp, #4]
     6b4:	9300      	str	r3, [sp, #0]
     6b6:	ab10      	add	r3, sp, #64	; 0x40
     6b8:	cb80      	ldmia	r3!, {r7}
     6ba:	881e      	ldrh	r6, [r3, #0]
     6bc:	ab12      	add	r3, sp, #72	; 0x48
     6be:	881d      	ldrh	r5, [r3, #0]
	sint8 ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
     6c0:	227f      	movs	r2, #127	; 0x7f
     6c2:	400a      	ands	r2, r1
     6c4:	ab07      	add	r3, sp, #28
     6c6:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
     6c8:	7018      	strb	r0, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
     6ca:	2208      	movs	r2, #8
     6cc:	805a      	strh	r2, [r3, #2]
	
	if(pu8DataBuf != NULL)
     6ce:	2f00      	cmp	r7, #0
     6d0:	d03d      	beq.n	74e <hif_send+0xaa>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
     6d2:	885a      	ldrh	r2, [r3, #2]
     6d4:	1992      	adds	r2, r2, r6
     6d6:	18aa      	adds	r2, r5, r2
     6d8:	b292      	uxth	r2, r2
     6da:	805a      	strh	r2, [r3, #2]
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	
	ret = hif_chip_wake();
     6dc:	4b69      	ldr	r3, [pc, #420]	; (884 <hif_send+0x1e0>)
     6de:	4798      	blx	r3
     6e0:	1e04      	subs	r4, r0, #0
	
	if(ret == M2M_SUCCESS)
     6e2:	d000      	beq.n	6e6 <hif_send+0x42>
     6e4:	e0c1      	b.n	86a <hif_send+0x1c6>
	{
		volatile uint32 reg, dma_addr = 0;
     6e6:	2300      	movs	r3, #0
     6e8:	9305      	str	r3, [sp, #20]
		volatile uint16 cnt = 0;
     6ea:	aa02      	add	r2, sp, #8
     6ec:	80d3      	strh	r3, [r2, #6]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
     6ee:	9304      	str	r3, [sp, #16]
		reg |= (uint32)u8Gid;
     6f0:	9b04      	ldr	r3, [sp, #16]
     6f2:	465a      	mov	r2, fp
     6f4:	431a      	orrs	r2, r3
     6f6:	9204      	str	r2, [sp, #16]
		reg |= ((uint32)u8Opcode<<8);
     6f8:	9a04      	ldr	r2, [sp, #16]
     6fa:	4653      	mov	r3, sl
     6fc:	021b      	lsls	r3, r3, #8
     6fe:	4313      	orrs	r3, r2
     700:	9304      	str	r3, [sp, #16]
		reg |= ((uint32)strHif.u16Length<<16);
     702:	ab07      	add	r3, sp, #28
     704:	885b      	ldrh	r3, [r3, #2]
     706:	9a04      	ldr	r2, [sp, #16]
     708:	041b      	lsls	r3, r3, #16
     70a:	4313      	orrs	r3, r2
     70c:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(NMI_STATE_REG,reg);	//
     70e:	9904      	ldr	r1, [sp, #16]
     710:	485d      	ldr	r0, [pc, #372]	; (888 <hif_send+0x1e4>)
     712:	4b5e      	ldr	r3, [pc, #376]	; (88c <hif_send+0x1e8>)
     714:	4798      	blx	r3
     716:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     718:	d157      	bne.n	7ca <hif_send+0x126>

		reg = 0UL;
     71a:	2300      	movs	r3, #0
     71c:	9304      	str	r3, [sp, #16]
		reg |= NBIT1;
     71e:	9b04      	ldr	r3, [sp, #16]
     720:	2202      	movs	r2, #2
     722:	4313      	orrs	r3, r2
     724:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
     726:	9904      	ldr	r1, [sp, #16]
     728:	4859      	ldr	r0, [pc, #356]	; (890 <hif_send+0x1ec>)
     72a:	4b58      	ldr	r3, [pc, #352]	; (88c <hif_send+0x1e8>)
     72c:	4798      	blx	r3
     72e:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     730:	d14b      	bne.n	7ca <hif_send+0x126>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
     732:	2200      	movs	r2, #0
     734:	9205      	str	r2, [sp, #20]
		
		for(cnt = 0; cnt < 1000; cnt ++)
     736:	ab02      	add	r3, sp, #8
     738:	80da      	strh	r2, [r3, #6]
     73a:	3306      	adds	r3, #6
     73c:	881b      	ldrh	r3, [r3, #0]
     73e:	b29b      	uxth	r3, r3
     740:	4a54      	ldr	r2, [pc, #336]	; (894 <hif_send+0x1f0>)
     742:	4293      	cmp	r3, r2
     744:	d849      	bhi.n	7da <hif_send+0x136>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     746:	4c54      	ldr	r4, [pc, #336]	; (898 <hif_send+0x1f4>)
			{
				if(cnt < 501) 
				{
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
     748:	4b54      	ldr	r3, [pc, #336]	; (89c <hif_send+0x1f8>)
     74a:	469a      	mov	sl, r3
     74c:	e017      	b.n	77e <hif_send+0xda>
		strHif.u16Length += u16CtrlBufSize;
     74e:	ab07      	add	r3, sp, #28
     750:	885a      	ldrh	r2, [r3, #2]
     752:	9900      	ldr	r1, [sp, #0]
     754:	468c      	mov	ip, r1
     756:	4462      	add	r2, ip
     758:	b292      	uxth	r2, r2
     75a:	805a      	strh	r2, [r3, #2]
     75c:	e7be      	b.n	6dc <hif_send+0x38>
				nm_bsp_sleep(1);
     75e:	2001      	movs	r0, #1
     760:	47d0      	blx	sl
			}
			if(!(reg & NBIT1))
     762:	9b04      	ldr	r3, [sp, #16]
     764:	079b      	lsls	r3, r3, #30
     766:	d528      	bpl.n	7ba <hif_send+0x116>
		for(cnt = 0; cnt < 1000; cnt ++)
     768:	ab02      	add	r3, sp, #8
     76a:	88da      	ldrh	r2, [r3, #6]
     76c:	3201      	adds	r2, #1
     76e:	b292      	uxth	r2, r2
     770:	80da      	strh	r2, [r3, #6]
     772:	3306      	adds	r3, #6
     774:	881b      	ldrh	r3, [r3, #0]
     776:	b29b      	uxth	r3, r3
     778:	4a46      	ldr	r2, [pc, #280]	; (894 <hif_send+0x1f0>)
     77a:	4293      	cmp	r3, r2
     77c:	d82d      	bhi.n	7da <hif_send+0x136>
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     77e:	a904      	add	r1, sp, #16
     780:	4843      	ldr	r0, [pc, #268]	; (890 <hif_send+0x1ec>)
     782:	47a0      	blx	r4
			if(ret != M2M_SUCCESS) break;
     784:	2800      	cmp	r0, #0
     786:	d128      	bne.n	7da <hif_send+0x136>
			if(cnt >= 500) 
     788:	ab02      	add	r3, sp, #8
     78a:	3306      	adds	r3, #6
     78c:	881b      	ldrh	r3, [r3, #0]
     78e:	b29b      	uxth	r3, r3
     790:	22f4      	movs	r2, #244	; 0xf4
     792:	32ff      	adds	r2, #255	; 0xff
     794:	4293      	cmp	r3, r2
     796:	d9e4      	bls.n	762 <hif_send+0xbe>
				if(cnt < 501) 
     798:	ab02      	add	r3, sp, #8
     79a:	3306      	adds	r3, #6
     79c:	881b      	ldrh	r3, [r3, #0]
     79e:	b29b      	uxth	r3, r3
     7a0:	3201      	adds	r2, #1
     7a2:	4293      	cmp	r3, r2
     7a4:	d8db      	bhi.n	75e <hif_send+0xba>
					M2M_INFO("Slowing down...\n");
     7a6:	483e      	ldr	r0, [pc, #248]	; (8a0 <hif_send+0x1fc>)
     7a8:	4b3e      	ldr	r3, [pc, #248]	; (8a4 <hif_send+0x200>)
     7aa:	4798      	blx	r3
     7ac:	483e      	ldr	r0, [pc, #248]	; (8a8 <hif_send+0x204>)
     7ae:	4b3f      	ldr	r3, [pc, #252]	; (8ac <hif_send+0x208>)
     7b0:	4798      	blx	r3
     7b2:	200d      	movs	r0, #13
     7b4:	4b3e      	ldr	r3, [pc, #248]	; (8b0 <hif_send+0x20c>)
     7b6:	4798      	blx	r3
     7b8:	e7d1      	b.n	75e <hif_send+0xba>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
     7ba:	a905      	add	r1, sp, #20
     7bc:	483d      	ldr	r0, [pc, #244]	; (8b4 <hif_send+0x210>)
     7be:	4b36      	ldr	r3, [pc, #216]	; (898 <hif_send+0x1f4>)
     7c0:	4798      	blx	r3
     7c2:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS) 
     7c4:	d009      	beq.n	7da <hif_send+0x136>
				{
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
     7c6:	2300      	movs	r3, #0
     7c8:	9305      	str	r3, [sp, #20]
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
	return ret;
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
     7ca:	4b3b      	ldr	r3, [pc, #236]	; (8b8 <hif_send+0x214>)
     7cc:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
}
     7ce:	0020      	movs	r0, r4
     7d0:	b009      	add	sp, #36	; 0x24
     7d2:	bc0c      	pop	{r2, r3}
     7d4:	4692      	mov	sl, r2
     7d6:	469b      	mov	fp, r3
     7d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(dma_addr != 0)
     7da:	9b05      	ldr	r3, [sp, #20]
     7dc:	2b00      	cmp	r3, #0
     7de:	d03f      	beq.n	860 <hif_send+0x1bc>
			u32CurrAddr = dma_addr;
     7e0:	9b05      	ldr	r3, [sp, #20]
     7e2:	9306      	str	r3, [sp, #24]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
     7e4:	a907      	add	r1, sp, #28
     7e6:	884b      	ldrh	r3, [r1, #2]
     7e8:	b29b      	uxth	r3, r3
     7ea:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
     7ec:	9806      	ldr	r0, [sp, #24]
     7ee:	2208      	movs	r2, #8
     7f0:	4b32      	ldr	r3, [pc, #200]	; (8bc <hif_send+0x218>)
     7f2:	4798      	blx	r3
     7f4:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     7f6:	d1e8      	bne.n	7ca <hif_send+0x126>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
     7f8:	9b06      	ldr	r3, [sp, #24]
     7fa:	3308      	adds	r3, #8
     7fc:	9306      	str	r3, [sp, #24]
			if(pu8CtrlBuf != NULL)
     7fe:	9b01      	ldr	r3, [sp, #4]
     800:	2b00      	cmp	r3, #0
     802:	d00b      	beq.n	81c <hif_send+0x178>
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
     804:	9806      	ldr	r0, [sp, #24]
     806:	9a00      	ldr	r2, [sp, #0]
     808:	0019      	movs	r1, r3
     80a:	4b2c      	ldr	r3, [pc, #176]	; (8bc <hif_send+0x218>)
     80c:	4798      	blx	r3
     80e:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     810:	d1db      	bne.n	7ca <hif_send+0x126>
				u32CurrAddr += u16CtrlBufSize;
     812:	9b06      	ldr	r3, [sp, #24]
     814:	9a00      	ldr	r2, [sp, #0]
     816:	4694      	mov	ip, r2
     818:	4463      	add	r3, ip
     81a:	9306      	str	r3, [sp, #24]
			if(pu8DataBuf != NULL)
     81c:	2f00      	cmp	r7, #0
     81e:	d00e      	beq.n	83e <hif_send+0x19a>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
     820:	9b06      	ldr	r3, [sp, #24]
     822:	9a00      	ldr	r2, [sp, #0]
     824:	1aad      	subs	r5, r5, r2
     826:	18ed      	adds	r5, r5, r3
     828:	9506      	str	r5, [sp, #24]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
     82a:	9806      	ldr	r0, [sp, #24]
     82c:	0032      	movs	r2, r6
     82e:	0039      	movs	r1, r7
     830:	4b22      	ldr	r3, [pc, #136]	; (8bc <hif_send+0x218>)
     832:	4798      	blx	r3
     834:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     836:	d1c8      	bne.n	7ca <hif_send+0x126>
				u32CurrAddr += u16DataSize;
     838:	9b06      	ldr	r3, [sp, #24]
     83a:	18f3      	adds	r3, r6, r3
     83c:	9306      	str	r3, [sp, #24]
			reg = dma_addr << 2;
     83e:	9b05      	ldr	r3, [sp, #20]
     840:	009b      	lsls	r3, r3, #2
     842:	9304      	str	r3, [sp, #16]
			reg |= NBIT1;
     844:	9b04      	ldr	r3, [sp, #16]
     846:	2202      	movs	r2, #2
     848:	4313      	orrs	r3, r2
     84a:	9304      	str	r3, [sp, #16]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
     84c:	9904      	ldr	r1, [sp, #16]
     84e:	481c      	ldr	r0, [pc, #112]	; (8c0 <hif_send+0x21c>)
     850:	4b0e      	ldr	r3, [pc, #56]	; (88c <hif_send+0x1e8>)
     852:	4798      	blx	r3
     854:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     856:	d1b8      	bne.n	7ca <hif_send+0x126>
 	ret = hif_chip_sleep();
     858:	4b1a      	ldr	r3, [pc, #104]	; (8c4 <hif_send+0x220>)
     85a:	4798      	blx	r3
     85c:	0004      	movs	r4, r0
	return ret;
     85e:	e7b6      	b.n	7ce <hif_send+0x12a>
			ret = hif_chip_sleep();
     860:	4b18      	ldr	r3, [pc, #96]	; (8c4 <hif_send+0x220>)
     862:	4798      	blx	r3
			ret = M2M_ERR_MEM_ALLOC;
     864:	2403      	movs	r4, #3
     866:	4264      	negs	r4, r4
			goto ERR2;
     868:	e7b1      	b.n	7ce <hif_send+0x12a>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
     86a:	229a      	movs	r2, #154	; 0x9a
     86c:	32ff      	adds	r2, #255	; 0xff
     86e:	4916      	ldr	r1, [pc, #88]	; (8c8 <hif_send+0x224>)
     870:	4816      	ldr	r0, [pc, #88]	; (8cc <hif_send+0x228>)
     872:	4b0c      	ldr	r3, [pc, #48]	; (8a4 <hif_send+0x200>)
     874:	4798      	blx	r3
     876:	4816      	ldr	r0, [pc, #88]	; (8d0 <hif_send+0x22c>)
     878:	4b0c      	ldr	r3, [pc, #48]	; (8ac <hif_send+0x208>)
     87a:	4798      	blx	r3
     87c:	200d      	movs	r0, #13
     87e:	4b0c      	ldr	r3, [pc, #48]	; (8b0 <hif_send+0x20c>)
     880:	4798      	blx	r3
		goto ERR2;
     882:	e7a4      	b.n	7ce <hif_send+0x12a>
     884:	00000615 	.word	0x00000615
     888:	0000108c 	.word	0x0000108c
     88c:	000019e9 	.word	0x000019e9
     890:	00001078 	.word	0x00001078
     894:	000003e7 	.word	0x000003e7
     898:	000019dd 	.word	0x000019dd
     89c:	000001c1 	.word	0x000001c1
     8a0:	0000e054 	.word	0x0000e054
     8a4:	0000c7c1 	.word	0x0000c7c1
     8a8:	0000e060 	.word	0x0000e060
     8ac:	0000c8dd 	.word	0x0000c8dd
     8b0:	0000c7f5 	.word	0x0000c7f5
     8b4:	00150400 	.word	0x00150400
     8b8:	00000651 	.word	0x00000651
     8bc:	00001a5d 	.word	0x00001a5d
     8c0:	0000106c 	.word	0x0000106c
     8c4:	0000066d 	.word	0x0000066d
     8c8:	0000dd6c 	.word	0x0000dd6c
     8cc:	0000dd24 	.word	0x0000dd24
     8d0:	0000e070 	.word	0x0000e070

000008d4 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
     8d4:	b5f0      	push	{r4, r5, r6, r7, lr}
     8d6:	46ce      	mov	lr, r9
     8d8:	4647      	mov	r7, r8
     8da:	b580      	push	{r7, lr}
     8dc:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;
	
	while(gstrHifCxt.u8Interrupt) 
     8de:	4bcf      	ldr	r3, [pc, #828]	; (c1c <hif_handle_isr+0x348>)
     8e0:	4698      	mov	r8, r3
	{
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
     8e2:	4699      	mov	r9, r3
	while(gstrHifCxt.u8Interrupt) 
     8e4:	e081      	b.n	9ea <hif_handle_isr+0x116>
				gstrHifCxt.u32RxAddr = address;
     8e6:	4bcd      	ldr	r3, [pc, #820]	; (c1c <hif_handle_isr+0x348>)
     8e8:	9a05      	ldr	r2, [sp, #20]
     8ea:	605a      	str	r2, [r3, #4]
				gstrHifCxt.u32RxSize = size;
     8ec:	609d      	str	r5, [r3, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
     8ee:	af04      	add	r7, sp, #16
     8f0:	2204      	movs	r2, #4
     8f2:	0039      	movs	r1, r7
     8f4:	9805      	ldr	r0, [sp, #20]
     8f6:	4bca      	ldr	r3, [pc, #808]	; (c20 <hif_handle_isr+0x34c>)
     8f8:	4798      	blx	r3
     8fa:	0004      	movs	r4, r0
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
     8fc:	887b      	ldrh	r3, [r7, #2]
     8fe:	b29b      	uxth	r3, r3
     900:	807b      	strh	r3, [r7, #2]
				if(M2M_SUCCESS != ret)
     902:	2800      	cmp	r0, #0
     904:	d134      	bne.n	970 <hif_handle_isr+0x9c>
				if(strHif.u16Length != size)
     906:	ab04      	add	r3, sp, #16
     908:	885b      	ldrh	r3, [r3, #2]
     90a:	b29b      	uxth	r3, r3
     90c:	429d      	cmp	r5, r3
     90e:	d004      	beq.n	91a <hif_handle_isr+0x46>
					if((size - strHif.u16Length) > 4)
     910:	ab04      	add	r3, sp, #16
     912:	885b      	ldrh	r3, [r3, #2]
     914:	1aeb      	subs	r3, r5, r3
     916:	2b04      	cmp	r3, #4
     918:	dc3a      	bgt.n	990 <hif_handle_isr+0xbc>
				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
     91a:	ab04      	add	r3, sp, #16
     91c:	781b      	ldrb	r3, [r3, #0]
     91e:	2b01      	cmp	r3, #1
     920:	d04f      	beq.n	9c2 <hif_handle_isr+0xee>
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
     922:	ab04      	add	r3, sp, #16
     924:	781b      	ldrb	r3, [r3, #0]
     926:	2b02      	cmp	r3, #2
     928:	d079      	beq.n	a1e <hif_handle_isr+0x14a>
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
     92a:	ab04      	add	r3, sp, #16
     92c:	781b      	ldrb	r3, [r3, #0]
     92e:	2b04      	cmp	r3, #4
     930:	d100      	bne.n	934 <hif_handle_isr+0x60>
     932:	e091      	b.n	a58 <hif_handle_isr+0x184>
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
     934:	ab04      	add	r3, sp, #16
     936:	781b      	ldrb	r3, [r3, #0]
     938:	2b06      	cmp	r3, #6
     93a:	d100      	bne.n	93e <hif_handle_isr+0x6a>
     93c:	e0a9      	b.n	a92 <hif_handle_isr+0x1be>
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
     93e:	ab04      	add	r3, sp, #16
     940:	781b      	ldrb	r3, [r3, #0]
     942:	2b07      	cmp	r3, #7
     944:	d100      	bne.n	948 <hif_handle_isr+0x74>
     946:	e0c1      	b.n	acc <hif_handle_isr+0x1f8>
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
     948:	ab04      	add	r3, sp, #16
     94a:	781b      	ldrb	r3, [r3, #0]
     94c:	2b05      	cmp	r3, #5
     94e:	d100      	bne.n	952 <hif_handle_isr+0x7e>
     950:	e0d8      	b.n	b04 <hif_handle_isr+0x230>
					M2M_ERR("(hif) invalid group ID\n");
     952:	2285      	movs	r2, #133	; 0x85
     954:	0092      	lsls	r2, r2, #2
     956:	49b3      	ldr	r1, [pc, #716]	; (c24 <hif_handle_isr+0x350>)
     958:	48b3      	ldr	r0, [pc, #716]	; (c28 <hif_handle_isr+0x354>)
     95a:	4bb4      	ldr	r3, [pc, #720]	; (c2c <hif_handle_isr+0x358>)
     95c:	4798      	blx	r3
     95e:	48b4      	ldr	r0, [pc, #720]	; (c30 <hif_handle_isr+0x35c>)
     960:	4bb4      	ldr	r3, [pc, #720]	; (c34 <hif_handle_isr+0x360>)
     962:	4798      	blx	r3
     964:	200d      	movs	r0, #13
     966:	4bb4      	ldr	r3, [pc, #720]	; (c38 <hif_handle_isr+0x364>)
     968:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
     96a:	2406      	movs	r4, #6
     96c:	4264      	negs	r4, r4
     96e:	e115      	b.n	b9c <hif_handle_isr+0x2c8>
					M2M_ERR("(hif) address bus fail\n");
     970:	22eb      	movs	r2, #235	; 0xeb
     972:	0052      	lsls	r2, r2, #1
     974:	49ab      	ldr	r1, [pc, #684]	; (c24 <hif_handle_isr+0x350>)
     976:	48ac      	ldr	r0, [pc, #688]	; (c28 <hif_handle_isr+0x354>)
     978:	4bac      	ldr	r3, [pc, #688]	; (c2c <hif_handle_isr+0x358>)
     97a:	4798      	blx	r3
     97c:	48af      	ldr	r0, [pc, #700]	; (c3c <hif_handle_isr+0x368>)
     97e:	4bad      	ldr	r3, [pc, #692]	; (c34 <hif_handle_isr+0x360>)
     980:	4798      	blx	r3
     982:	200d      	movs	r0, #13
     984:	4bac      	ldr	r3, [pc, #688]	; (c38 <hif_handle_isr+0x364>)
     986:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     988:	2001      	movs	r0, #1
     98a:	4bad      	ldr	r3, [pc, #692]	; (c40 <hif_handle_isr+0x36c>)
     98c:	4798      	blx	r3
     98e:	e105      	b.n	b9c <hif_handle_isr+0x2c8>
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
     990:	22e0      	movs	r2, #224	; 0xe0
     992:	32ff      	adds	r2, #255	; 0xff
     994:	49a3      	ldr	r1, [pc, #652]	; (c24 <hif_handle_isr+0x350>)
     996:	48a4      	ldr	r0, [pc, #656]	; (c28 <hif_handle_isr+0x354>)
     998:	4ca4      	ldr	r4, [pc, #656]	; (c2c <hif_handle_isr+0x358>)
     99a:	47a0      	blx	r4
     99c:	a904      	add	r1, sp, #16
     99e:	884a      	ldrh	r2, [r1, #2]
     9a0:	b292      	uxth	r2, r2
     9a2:	780b      	ldrb	r3, [r1, #0]
     9a4:	b2db      	uxtb	r3, r3
     9a6:	7849      	ldrb	r1, [r1, #1]
     9a8:	9100      	str	r1, [sp, #0]
     9aa:	0029      	movs	r1, r5
     9ac:	48a5      	ldr	r0, [pc, #660]	; (c44 <hif_handle_isr+0x370>)
     9ae:	47a0      	blx	r4
     9b0:	200d      	movs	r0, #13
     9b2:	4ba1      	ldr	r3, [pc, #644]	; (c38 <hif_handle_isr+0x364>)
     9b4:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
     9b6:	2001      	movs	r0, #1
     9b8:	4ba1      	ldr	r3, [pc, #644]	; (c40 <hif_handle_isr+0x36c>)
     9ba:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
     9bc:	2406      	movs	r4, #6
     9be:	4264      	negs	r4, r4
     9c0:	e0ec      	b.n	b9c <hif_handle_isr+0x2c8>
					if(gstrHifCxt.pfWifiCb)
     9c2:	4b96      	ldr	r3, [pc, #600]	; (c1c <hif_handle_isr+0x348>)
     9c4:	68db      	ldr	r3, [r3, #12]
     9c6:	2b00      	cmp	r3, #0
     9c8:	d01c      	beq.n	a04 <hif_handle_isr+0x130>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     9ca:	4b94      	ldr	r3, [pc, #592]	; (c1c <hif_handle_isr+0x348>)
     9cc:	68db      	ldr	r3, [r3, #12]
     9ce:	aa04      	add	r2, sp, #16
     9d0:	7850      	ldrb	r0, [r2, #1]
     9d2:	b2c0      	uxtb	r0, r0
     9d4:	8851      	ldrh	r1, [r2, #2]
     9d6:	9a05      	ldr	r2, [sp, #20]
     9d8:	3208      	adds	r2, #8
     9da:	3908      	subs	r1, #8
     9dc:	b289      	uxth	r1, r1
     9de:	4798      	blx	r3
				if(gstrHifCxt.u8HifRXDone)
     9e0:	4b8e      	ldr	r3, [pc, #568]	; (c1c <hif_handle_isr+0x348>)
     9e2:	789b      	ldrb	r3, [r3, #2]
     9e4:	2b00      	cmp	r3, #0
     9e6:	d000      	beq.n	9ea <hif_handle_isr+0x116>
     9e8:	e09d      	b.n	b26 <hif_handle_isr+0x252>
	while(gstrHifCxt.u8Interrupt) 
     9ea:	4643      	mov	r3, r8
     9ec:	78db      	ldrb	r3, [r3, #3]
     9ee:	2b00      	cmp	r3, #0
     9f0:	d100      	bne.n	9f4 <hif_handle_isr+0x120>
     9f2:	e157      	b.n	ca4 <hif_handle_isr+0x3d0>
		gstrHifCxt.u8Interrupt--;
     9f4:	464b      	mov	r3, r9
     9f6:	78db      	ldrb	r3, [r3, #3]
     9f8:	3b01      	subs	r3, #1
     9fa:	b2db      	uxtb	r3, r3
     9fc:	464a      	mov	r2, r9
     9fe:	70d3      	strb	r3, [r2, #3]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     a00:	4e91      	ldr	r6, [pc, #580]	; (c48 <hif_handle_isr+0x374>)
     a02:	e0d6      	b.n	bb2 <hif_handle_isr+0x2de>
						M2M_ERR("WIFI callback is not registered\n");
     a04:	22ec      	movs	r2, #236	; 0xec
     a06:	32ff      	adds	r2, #255	; 0xff
     a08:	4986      	ldr	r1, [pc, #536]	; (c24 <hif_handle_isr+0x350>)
     a0a:	4887      	ldr	r0, [pc, #540]	; (c28 <hif_handle_isr+0x354>)
     a0c:	4b87      	ldr	r3, [pc, #540]	; (c2c <hif_handle_isr+0x358>)
     a0e:	4798      	blx	r3
     a10:	488e      	ldr	r0, [pc, #568]	; (c4c <hif_handle_isr+0x378>)
     a12:	4b88      	ldr	r3, [pc, #544]	; (c34 <hif_handle_isr+0x360>)
     a14:	4798      	blx	r3
     a16:	200d      	movs	r0, #13
     a18:	4b87      	ldr	r3, [pc, #540]	; (c38 <hif_handle_isr+0x364>)
     a1a:	4798      	blx	r3
     a1c:	e7e0      	b.n	9e0 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfIpCb)
     a1e:	4b7f      	ldr	r3, [pc, #508]	; (c1c <hif_handle_isr+0x348>)
     a20:	691b      	ldr	r3, [r3, #16]
     a22:	2b00      	cmp	r3, #0
     a24:	d00b      	beq.n	a3e <hif_handle_isr+0x16a>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a26:	4b7d      	ldr	r3, [pc, #500]	; (c1c <hif_handle_isr+0x348>)
     a28:	691b      	ldr	r3, [r3, #16]
     a2a:	aa04      	add	r2, sp, #16
     a2c:	7850      	ldrb	r0, [r2, #1]
     a2e:	b2c0      	uxtb	r0, r0
     a30:	8851      	ldrh	r1, [r2, #2]
     a32:	9a05      	ldr	r2, [sp, #20]
     a34:	3208      	adds	r2, #8
     a36:	3908      	subs	r1, #8
     a38:	b289      	uxth	r1, r1
     a3a:	4798      	blx	r3
     a3c:	e7d0      	b.n	9e0 <hif_handle_isr+0x10c>
						M2M_ERR("Scoket callback is not registered\n");
     a3e:	22f4      	movs	r2, #244	; 0xf4
     a40:	32ff      	adds	r2, #255	; 0xff
     a42:	4978      	ldr	r1, [pc, #480]	; (c24 <hif_handle_isr+0x350>)
     a44:	4878      	ldr	r0, [pc, #480]	; (c28 <hif_handle_isr+0x354>)
     a46:	4b79      	ldr	r3, [pc, #484]	; (c2c <hif_handle_isr+0x358>)
     a48:	4798      	blx	r3
     a4a:	4881      	ldr	r0, [pc, #516]	; (c50 <hif_handle_isr+0x37c>)
     a4c:	4b79      	ldr	r3, [pc, #484]	; (c34 <hif_handle_isr+0x360>)
     a4e:	4798      	blx	r3
     a50:	200d      	movs	r0, #13
     a52:	4b79      	ldr	r3, [pc, #484]	; (c38 <hif_handle_isr+0x364>)
     a54:	4798      	blx	r3
     a56:	e7c3      	b.n	9e0 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfOtaCb)
     a58:	4b70      	ldr	r3, [pc, #448]	; (c1c <hif_handle_isr+0x348>)
     a5a:	695b      	ldr	r3, [r3, #20]
     a5c:	2b00      	cmp	r3, #0
     a5e:	d00b      	beq.n	a78 <hif_handle_isr+0x1a4>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a60:	4b6e      	ldr	r3, [pc, #440]	; (c1c <hif_handle_isr+0x348>)
     a62:	695b      	ldr	r3, [r3, #20]
     a64:	aa04      	add	r2, sp, #16
     a66:	7850      	ldrb	r0, [r2, #1]
     a68:	b2c0      	uxtb	r0, r0
     a6a:	8851      	ldrh	r1, [r2, #2]
     a6c:	9a05      	ldr	r2, [sp, #20]
     a6e:	3208      	adds	r2, #8
     a70:	3908      	subs	r1, #8
     a72:	b289      	uxth	r1, r1
     a74:	4798      	blx	r3
     a76:	e7b3      	b.n	9e0 <hif_handle_isr+0x10c>
						M2M_ERR("Ota callback is not registered\n");
     a78:	22fc      	movs	r2, #252	; 0xfc
     a7a:	32ff      	adds	r2, #255	; 0xff
     a7c:	4969      	ldr	r1, [pc, #420]	; (c24 <hif_handle_isr+0x350>)
     a7e:	486a      	ldr	r0, [pc, #424]	; (c28 <hif_handle_isr+0x354>)
     a80:	4b6a      	ldr	r3, [pc, #424]	; (c2c <hif_handle_isr+0x358>)
     a82:	4798      	blx	r3
     a84:	4873      	ldr	r0, [pc, #460]	; (c54 <hif_handle_isr+0x380>)
     a86:	4b6b      	ldr	r3, [pc, #428]	; (c34 <hif_handle_isr+0x360>)
     a88:	4798      	blx	r3
     a8a:	200d      	movs	r0, #13
     a8c:	4b6a      	ldr	r3, [pc, #424]	; (c38 <hif_handle_isr+0x364>)
     a8e:	4798      	blx	r3
     a90:	e7a6      	b.n	9e0 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfCryptoCb)
     a92:	4b62      	ldr	r3, [pc, #392]	; (c1c <hif_handle_isr+0x348>)
     a94:	6a1b      	ldr	r3, [r3, #32]
     a96:	2b00      	cmp	r3, #0
     a98:	d00b      	beq.n	ab2 <hif_handle_isr+0x1de>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a9a:	4b60      	ldr	r3, [pc, #384]	; (c1c <hif_handle_isr+0x348>)
     a9c:	6a1b      	ldr	r3, [r3, #32]
     a9e:	aa04      	add	r2, sp, #16
     aa0:	7850      	ldrb	r0, [r2, #1]
     aa2:	b2c0      	uxtb	r0, r0
     aa4:	8851      	ldrh	r1, [r2, #2]
     aa6:	9a05      	ldr	r2, [sp, #20]
     aa8:	3208      	adds	r2, #8
     aaa:	3908      	subs	r1, #8
     aac:	b289      	uxth	r1, r1
     aae:	4798      	blx	r3
     ab0:	e796      	b.n	9e0 <hif_handle_isr+0x10c>
						M2M_ERR("Crypto callback is not registered\n");
     ab2:	2281      	movs	r2, #129	; 0x81
     ab4:	0092      	lsls	r2, r2, #2
     ab6:	495b      	ldr	r1, [pc, #364]	; (c24 <hif_handle_isr+0x350>)
     ab8:	485b      	ldr	r0, [pc, #364]	; (c28 <hif_handle_isr+0x354>)
     aba:	4b5c      	ldr	r3, [pc, #368]	; (c2c <hif_handle_isr+0x358>)
     abc:	4798      	blx	r3
     abe:	4866      	ldr	r0, [pc, #408]	; (c58 <hif_handle_isr+0x384>)
     ac0:	4b5c      	ldr	r3, [pc, #368]	; (c34 <hif_handle_isr+0x360>)
     ac2:	4798      	blx	r3
     ac4:	200d      	movs	r0, #13
     ac6:	4b5c      	ldr	r3, [pc, #368]	; (c38 <hif_handle_isr+0x364>)
     ac8:	4798      	blx	r3
     aca:	e789      	b.n	9e0 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfSigmaCb)
     acc:	4b53      	ldr	r3, [pc, #332]	; (c1c <hif_handle_isr+0x348>)
     ace:	699b      	ldr	r3, [r3, #24]
     ad0:	2b00      	cmp	r3, #0
     ad2:	d00b      	beq.n	aec <hif_handle_isr+0x218>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     ad4:	4b51      	ldr	r3, [pc, #324]	; (c1c <hif_handle_isr+0x348>)
     ad6:	699b      	ldr	r3, [r3, #24]
     ad8:	aa04      	add	r2, sp, #16
     ada:	7850      	ldrb	r0, [r2, #1]
     adc:	b2c0      	uxtb	r0, r0
     ade:	8851      	ldrh	r1, [r2, #2]
     ae0:	9a05      	ldr	r2, [sp, #20]
     ae2:	3208      	adds	r2, #8
     ae4:	3908      	subs	r1, #8
     ae6:	b289      	uxth	r1, r1
     ae8:	4798      	blx	r3
     aea:	e779      	b.n	9e0 <hif_handle_isr+0x10c>
						M2M_ERR("Sigma callback is not registered\n");
     aec:	4a5b      	ldr	r2, [pc, #364]	; (c5c <hif_handle_isr+0x388>)
     aee:	494d      	ldr	r1, [pc, #308]	; (c24 <hif_handle_isr+0x350>)
     af0:	484d      	ldr	r0, [pc, #308]	; (c28 <hif_handle_isr+0x354>)
     af2:	4b4e      	ldr	r3, [pc, #312]	; (c2c <hif_handle_isr+0x358>)
     af4:	4798      	blx	r3
     af6:	485a      	ldr	r0, [pc, #360]	; (c60 <hif_handle_isr+0x38c>)
     af8:	4b4e      	ldr	r3, [pc, #312]	; (c34 <hif_handle_isr+0x360>)
     afa:	4798      	blx	r3
     afc:	200d      	movs	r0, #13
     afe:	4b4e      	ldr	r3, [pc, #312]	; (c38 <hif_handle_isr+0x364>)
     b00:	4798      	blx	r3
     b02:	e76d      	b.n	9e0 <hif_handle_isr+0x10c>
				    if(gstrHifCxt.pfSslCb)
     b04:	4b45      	ldr	r3, [pc, #276]	; (c1c <hif_handle_isr+0x348>)
     b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     b08:	2b00      	cmp	r3, #0
     b0a:	d100      	bne.n	b0e <hif_handle_isr+0x23a>
     b0c:	e768      	b.n	9e0 <hif_handle_isr+0x10c>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     b0e:	4b43      	ldr	r3, [pc, #268]	; (c1c <hif_handle_isr+0x348>)
     b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     b12:	aa04      	add	r2, sp, #16
     b14:	7850      	ldrb	r0, [r2, #1]
     b16:	b2c0      	uxtb	r0, r0
     b18:	8851      	ldrh	r1, [r2, #2]
     b1a:	9a05      	ldr	r2, [sp, #20]
     b1c:	3208      	adds	r2, #8
     b1e:	3908      	subs	r1, #8
     b20:	b289      	uxth	r1, r1
     b22:	4798      	blx	r3
     b24:	e75c      	b.n	9e0 <hif_handle_isr+0x10c>
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
     b26:	4a4f      	ldr	r2, [pc, #316]	; (c64 <hif_handle_isr+0x390>)
     b28:	493e      	ldr	r1, [pc, #248]	; (c24 <hif_handle_isr+0x350>)
     b2a:	483f      	ldr	r0, [pc, #252]	; (c28 <hif_handle_isr+0x354>)
     b2c:	4c3f      	ldr	r4, [pc, #252]	; (c2c <hif_handle_isr+0x358>)
     b2e:	47a0      	blx	r4
     b30:	ab04      	add	r3, sp, #16
     b32:	7819      	ldrb	r1, [r3, #0]
     b34:	b2c9      	uxtb	r1, r1
     b36:	785a      	ldrb	r2, [r3, #1]
     b38:	b2d2      	uxtb	r2, r2
     b3a:	484b      	ldr	r0, [pc, #300]	; (c68 <hif_handle_isr+0x394>)
     b3c:	47a0      	blx	r4
     b3e:	200d      	movs	r0, #13
     b40:	4b3d      	ldr	r3, [pc, #244]	; (c38 <hif_handle_isr+0x364>)
     b42:	4798      	blx	r3
					ret = hif_set_rx_done();
     b44:	4b49      	ldr	r3, [pc, #292]	; (c6c <hif_handle_isr+0x398>)
     b46:	4798      	blx	r3
     b48:	1e04      	subs	r4, r0, #0
					if(ret != M2M_SUCCESS) goto ERR1;
     b4a:	d127      	bne.n	b9c <hif_handle_isr+0x2c8>
     b4c:	e74d      	b.n	9ea <hif_handle_isr+0x116>
				M2M_ERR("(hif) Wrong Size\n");
     b4e:	4a48      	ldr	r2, [pc, #288]	; (c70 <hif_handle_isr+0x39c>)
     b50:	4934      	ldr	r1, [pc, #208]	; (c24 <hif_handle_isr+0x350>)
     b52:	4835      	ldr	r0, [pc, #212]	; (c28 <hif_handle_isr+0x354>)
     b54:	4b35      	ldr	r3, [pc, #212]	; (c2c <hif_handle_isr+0x358>)
     b56:	4798      	blx	r3
     b58:	4846      	ldr	r0, [pc, #280]	; (c74 <hif_handle_isr+0x3a0>)
     b5a:	4b36      	ldr	r3, [pc, #216]	; (c34 <hif_handle_isr+0x360>)
     b5c:	4798      	blx	r3
     b5e:	200d      	movs	r0, #13
     b60:	4b35      	ldr	r3, [pc, #212]	; (c38 <hif_handle_isr+0x364>)
     b62:	4798      	blx	r3
				ret = M2M_ERR_RCV;
     b64:	2402      	movs	r4, #2
     b66:	4264      	negs	r4, r4
     b68:	e018      	b.n	b9c <hif_handle_isr+0x2c8>
			M2M_ERR("(hif) False interrupt %lx",reg);
     b6a:	4a43      	ldr	r2, [pc, #268]	; (c78 <hif_handle_isr+0x3a4>)
     b6c:	492d      	ldr	r1, [pc, #180]	; (c24 <hif_handle_isr+0x350>)
     b6e:	482e      	ldr	r0, [pc, #184]	; (c28 <hif_handle_isr+0x354>)
     b70:	4c2e      	ldr	r4, [pc, #184]	; (c2c <hif_handle_isr+0x358>)
     b72:	47a0      	blx	r4
     b74:	9903      	ldr	r1, [sp, #12]
     b76:	4841      	ldr	r0, [pc, #260]	; (c7c <hif_handle_isr+0x3a8>)
     b78:	47a0      	blx	r4
     b7a:	200d      	movs	r0, #13
     b7c:	4b2e      	ldr	r3, [pc, #184]	; (c38 <hif_handle_isr+0x364>)
     b7e:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     b80:	240c      	movs	r4, #12
     b82:	4264      	negs	r4, r4
     b84:	e00a      	b.n	b9c <hif_handle_isr+0x2c8>
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
     b86:	4a3e      	ldr	r2, [pc, #248]	; (c80 <hif_handle_isr+0x3ac>)
     b88:	4926      	ldr	r1, [pc, #152]	; (c24 <hif_handle_isr+0x350>)
     b8a:	4827      	ldr	r0, [pc, #156]	; (c28 <hif_handle_isr+0x354>)
     b8c:	4b27      	ldr	r3, [pc, #156]	; (c2c <hif_handle_isr+0x358>)
     b8e:	4798      	blx	r3
     b90:	483c      	ldr	r0, [pc, #240]	; (c84 <hif_handle_isr+0x3b0>)
     b92:	4b28      	ldr	r3, [pc, #160]	; (c34 <hif_handle_isr+0x360>)
     b94:	4798      	blx	r3
     b96:	200d      	movs	r0, #13
     b98:	4b27      	ldr	r3, [pc, #156]	; (c38 <hif_handle_isr+0x364>)
     b9a:	4798      	blx	r3
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} 
			else 
			{
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
     b9c:	4a3a      	ldr	r2, [pc, #232]	; (c88 <hif_handle_isr+0x3b4>)
     b9e:	493b      	ldr	r1, [pc, #236]	; (c8c <hif_handle_isr+0x3b8>)
     ba0:	4821      	ldr	r0, [pc, #132]	; (c28 <hif_handle_isr+0x354>)
     ba2:	4f22      	ldr	r7, [pc, #136]	; (c2c <hif_handle_isr+0x358>)
     ba4:	47b8      	blx	r7
     ba6:	0021      	movs	r1, r4
     ba8:	4839      	ldr	r0, [pc, #228]	; (c90 <hif_handle_isr+0x3bc>)
     baa:	47b8      	blx	r7
     bac:	200d      	movs	r0, #13
     bae:	4b22      	ldr	r3, [pc, #136]	; (c38 <hif_handle_isr+0x364>)
     bb0:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     bb2:	a903      	add	r1, sp, #12
     bb4:	4837      	ldr	r0, [pc, #220]	; (c94 <hif_handle_isr+0x3c0>)
     bb6:	47b0      	blx	r6
     bb8:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS == ret)
     bba:	d1e4      	bne.n	b86 <hif_handle_isr+0x2b2>
		if(reg & 0x1)	/* New interrupt has been received */
     bbc:	9b03      	ldr	r3, [sp, #12]
     bbe:	07db      	lsls	r3, r3, #31
     bc0:	d5d3      	bpl.n	b6a <hif_handle_isr+0x296>
			nm_bsp_interrupt_ctrl(0);
     bc2:	2000      	movs	r0, #0
     bc4:	4b1e      	ldr	r3, [pc, #120]	; (c40 <hif_handle_isr+0x36c>)
     bc6:	4798      	blx	r3
			reg &= ~NBIT0;
     bc8:	2301      	movs	r3, #1
     bca:	9903      	ldr	r1, [sp, #12]
     bcc:	4399      	bics	r1, r3
     bce:	9103      	str	r1, [sp, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     bd0:	4830      	ldr	r0, [pc, #192]	; (c94 <hif_handle_isr+0x3c0>)
     bd2:	4b31      	ldr	r3, [pc, #196]	; (c98 <hif_handle_isr+0x3c4>)
     bd4:	4798      	blx	r3
     bd6:	1e04      	subs	r4, r0, #0
			if(ret != M2M_SUCCESS)goto ERR1;
     bd8:	d1e0      	bne.n	b9c <hif_handle_isr+0x2c8>
			gstrHifCxt.u8HifRXDone = 1;
     bda:	2201      	movs	r2, #1
     bdc:	4b0f      	ldr	r3, [pc, #60]	; (c1c <hif_handle_isr+0x348>)
     bde:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
     be0:	9b03      	ldr	r3, [sp, #12]
     be2:	049d      	lsls	r5, r3, #18
     be4:	0d2d      	lsrs	r5, r5, #20
			if(size > 0) 
     be6:	d0b2      	beq.n	b4e <hif_handle_isr+0x27a>
				uint32 address = 0;
     be8:	2300      	movs	r3, #0
     bea:	9305      	str	r3, [sp, #20]
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
     bec:	a905      	add	r1, sp, #20
     bee:	482b      	ldr	r0, [pc, #172]	; (c9c <hif_handle_isr+0x3c8>)
     bf0:	4b15      	ldr	r3, [pc, #84]	; (c48 <hif_handle_isr+0x374>)
     bf2:	4798      	blx	r3
     bf4:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret)
     bf6:	d100      	bne.n	bfa <hif_handle_isr+0x326>
     bf8:	e675      	b.n	8e6 <hif_handle_isr+0x12>
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
     bfa:	22e6      	movs	r2, #230	; 0xe6
     bfc:	0052      	lsls	r2, r2, #1
     bfe:	4909      	ldr	r1, [pc, #36]	; (c24 <hif_handle_isr+0x350>)
     c00:	4809      	ldr	r0, [pc, #36]	; (c28 <hif_handle_isr+0x354>)
     c02:	4b0a      	ldr	r3, [pc, #40]	; (c2c <hif_handle_isr+0x358>)
     c04:	4798      	blx	r3
     c06:	4826      	ldr	r0, [pc, #152]	; (ca0 <hif_handle_isr+0x3cc>)
     c08:	4b0a      	ldr	r3, [pc, #40]	; (c34 <hif_handle_isr+0x360>)
     c0a:	4798      	blx	r3
     c0c:	200d      	movs	r0, #13
     c0e:	4b0a      	ldr	r3, [pc, #40]	; (c38 <hif_handle_isr+0x364>)
     c10:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     c12:	2001      	movs	r0, #1
     c14:	4b0a      	ldr	r3, [pc, #40]	; (c40 <hif_handle_isr+0x36c>)
     c16:	4798      	blx	r3
     c18:	e7c0      	b.n	b9c <hif_handle_isr+0x2c8>
     c1a:	46c0      	nop			; (mov r8, r8)
     c1c:	20000a10 	.word	0x20000a10
     c20:	000019f5 	.word	0x000019f5
     c24:	0000dd78 	.word	0x0000dd78
     c28:	0000dd24 	.word	0x0000dd24
     c2c:	0000c7c1 	.word	0x0000c7c1
     c30:	0000ded4 	.word	0x0000ded4
     c34:	0000c8dd 	.word	0x0000c8dd
     c38:	0000c7f5 	.word	0x0000c7f5
     c3c:	0000ddd0 	.word	0x0000ddd0
     c40:	000002d5 	.word	0x000002d5
     c44:	0000dde8 	.word	0x0000dde8
     c48:	000019dd 	.word	0x000019dd
     c4c:	0000de28 	.word	0x0000de28
     c50:	0000de48 	.word	0x0000de48
     c54:	0000de6c 	.word	0x0000de6c
     c58:	0000de8c 	.word	0x0000de8c
     c5c:	0000020b 	.word	0x0000020b
     c60:	0000deb0 	.word	0x0000deb0
     c64:	0000021a 	.word	0x0000021a
     c68:	0000deec 	.word	0x0000deec
     c6c:	000005d1 	.word	0x000005d1
     c70:	00000221 	.word	0x00000221
     c74:	0000df18 	.word	0x0000df18
     c78:	00000229 	.word	0x00000229
     c7c:	0000df2c 	.word	0x0000df2c
     c80:	00000232 	.word	0x00000232
     c84:	0000df48 	.word	0x0000df48
     c88:	00000256 	.word	0x00000256
     c8c:	0000dd80 	.word	0x0000dd80
     c90:	0000df6c 	.word	0x0000df6c
     c94:	00001070 	.word	0x00001070
     c98:	000019e9 	.word	0x000019e9
     c9c:	00001084 	.word	0x00001084
     ca0:	0000ddac 	.word	0x0000ddac
			}
		}
	}

	return ret;
}
     ca4:	2000      	movs	r0, #0
     ca6:	b007      	add	sp, #28
     ca8:	bc0c      	pop	{r2, r3}
     caa:	4690      	mov	r8, r2
     cac:	4699      	mov	r9, r3
     cae:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000cb0 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
     cb0:	b570      	push	{r4, r5, r6, lr}
     cb2:	0014      	movs	r4, r2
     cb4:	001d      	movs	r5, r3
	sint8 ret = M2M_SUCCESS;
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
     cb6:	2800      	cmp	r0, #0
     cb8:	d003      	beq.n	cc2 <hif_receive+0x12>
     cba:	2900      	cmp	r1, #0
     cbc:	d001      	beq.n	cc2 <hif_receive+0x12>
     cbe:	2a00      	cmp	r2, #0
     cc0:	d112      	bne.n	ce8 <hif_receive+0x38>
	{
		if(isDone)
     cc2:	2d00      	cmp	r5, #0
     cc4:	d002      	beq.n	ccc <hif_receive+0x1c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
     cc6:	4b27      	ldr	r3, [pc, #156]	; (d64 <hif_receive+0xb4>)
     cc8:	4798      	blx	r3
		ret = hif_set_rx_done();
	}

ERR1:
	return ret;
}
     cca:	bd70      	pop	{r4, r5, r6, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
     ccc:	4a26      	ldr	r2, [pc, #152]	; (d68 <hif_receive+0xb8>)
     cce:	4927      	ldr	r1, [pc, #156]	; (d6c <hif_receive+0xbc>)
     cd0:	4827      	ldr	r0, [pc, #156]	; (d70 <hif_receive+0xc0>)
     cd2:	4b28      	ldr	r3, [pc, #160]	; (d74 <hif_receive+0xc4>)
     cd4:	4798      	blx	r3
     cd6:	4828      	ldr	r0, [pc, #160]	; (d78 <hif_receive+0xc8>)
     cd8:	4b28      	ldr	r3, [pc, #160]	; (d7c <hif_receive+0xcc>)
     cda:	4798      	blx	r3
     cdc:	200d      	movs	r0, #13
     cde:	4b28      	ldr	r3, [pc, #160]	; (d80 <hif_receive+0xd0>)
     ce0:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     ce2:	200c      	movs	r0, #12
     ce4:	4240      	negs	r0, r0
     ce6:	e7f0      	b.n	cca <hif_receive+0x1a>
	if(u16Sz > gstrHifCxt.u32RxSize)
     ce8:	4b26      	ldr	r3, [pc, #152]	; (d84 <hif_receive+0xd4>)
     cea:	689b      	ldr	r3, [r3, #8]
     cec:	429a      	cmp	r2, r3
     cee:	d81a      	bhi.n	d26 <hif_receive+0x76>
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
     cf0:	4b24      	ldr	r3, [pc, #144]	; (d84 <hif_receive+0xd4>)
     cf2:	685b      	ldr	r3, [r3, #4]
     cf4:	4298      	cmp	r0, r3
     cf6:	d326      	bcc.n	d46 <hif_receive+0x96>
     cf8:	1886      	adds	r6, r0, r2
     cfa:	4a22      	ldr	r2, [pc, #136]	; (d84 <hif_receive+0xd4>)
     cfc:	6853      	ldr	r3, [r2, #4]
     cfe:	6892      	ldr	r2, [r2, #8]
     d00:	189b      	adds	r3, r3, r2
     d02:	429e      	cmp	r6, r3
     d04:	d81f      	bhi.n	d46 <hif_receive+0x96>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
     d06:	0022      	movs	r2, r4
     d08:	4b1f      	ldr	r3, [pc, #124]	; (d88 <hif_receive+0xd8>)
     d0a:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     d0c:	2800      	cmp	r0, #0
     d0e:	d1dc      	bne.n	cca <hif_receive+0x1a>
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
     d10:	4a1c      	ldr	r2, [pc, #112]	; (d84 <hif_receive+0xd4>)
     d12:	6853      	ldr	r3, [r2, #4]
     d14:	6892      	ldr	r2, [r2, #8]
     d16:	189b      	adds	r3, r3, r2
     d18:	429e      	cmp	r6, r3
     d1a:	d001      	beq.n	d20 <hif_receive+0x70>
     d1c:	2d00      	cmp	r5, #0
     d1e:	d0d4      	beq.n	cca <hif_receive+0x1a>
		ret = hif_set_rx_done();
     d20:	4b10      	ldr	r3, [pc, #64]	; (d64 <hif_receive+0xb4>)
     d22:	4798      	blx	r3
     d24:	e7d1      	b.n	cca <hif_receive+0x1a>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
     d26:	4a19      	ldr	r2, [pc, #100]	; (d8c <hif_receive+0xdc>)
     d28:	4910      	ldr	r1, [pc, #64]	; (d6c <hif_receive+0xbc>)
     d2a:	4811      	ldr	r0, [pc, #68]	; (d70 <hif_receive+0xc0>)
     d2c:	4d11      	ldr	r5, [pc, #68]	; (d74 <hif_receive+0xc4>)
     d2e:	47a8      	blx	r5
     d30:	4b14      	ldr	r3, [pc, #80]	; (d84 <hif_receive+0xd4>)
     d32:	689a      	ldr	r2, [r3, #8]
     d34:	0021      	movs	r1, r4
     d36:	4816      	ldr	r0, [pc, #88]	; (d90 <hif_receive+0xe0>)
     d38:	47a8      	blx	r5
     d3a:	200d      	movs	r0, #13
     d3c:	4b10      	ldr	r3, [pc, #64]	; (d80 <hif_receive+0xd0>)
     d3e:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     d40:	200c      	movs	r0, #12
     d42:	4240      	negs	r0, r0
		goto ERR1;
     d44:	e7c1      	b.n	cca <hif_receive+0x1a>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
     d46:	4a13      	ldr	r2, [pc, #76]	; (d94 <hif_receive+0xe4>)
     d48:	4908      	ldr	r1, [pc, #32]	; (d6c <hif_receive+0xbc>)
     d4a:	4809      	ldr	r0, [pc, #36]	; (d70 <hif_receive+0xc0>)
     d4c:	4b09      	ldr	r3, [pc, #36]	; (d74 <hif_receive+0xc4>)
     d4e:	4798      	blx	r3
     d50:	4811      	ldr	r0, [pc, #68]	; (d98 <hif_receive+0xe8>)
     d52:	4b0a      	ldr	r3, [pc, #40]	; (d7c <hif_receive+0xcc>)
     d54:	4798      	blx	r3
     d56:	200d      	movs	r0, #13
     d58:	4b09      	ldr	r3, [pc, #36]	; (d80 <hif_receive+0xd0>)
     d5a:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     d5c:	200c      	movs	r0, #12
     d5e:	4240      	negs	r0, r0
		goto ERR1;
     d60:	e7b3      	b.n	cca <hif_receive+0x1a>
     d62:	46c0      	nop			; (mov r8, r8)
     d64:	000005d1 	.word	0x000005d1
     d68:	00000277 	.word	0x00000277
     d6c:	0000dd90 	.word	0x0000dd90
     d70:	0000dd24 	.word	0x0000dd24
     d74:	0000c7c1 	.word	0x0000c7c1
     d78:	0000df9c 	.word	0x0000df9c
     d7c:	0000c8dd 	.word	0x0000c8dd
     d80:	0000c7f5 	.word	0x0000c7f5
     d84:	20000a10 	.word	0x20000a10
     d88:	000019f5 	.word	0x000019f5
     d8c:	0000027f 	.word	0x0000027f
     d90:	0000dfbc 	.word	0x0000dfbc
     d94:	00000285 	.word	0x00000285
     d98:	0000e004 	.word	0x0000e004

00000d9c <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
     d9c:	b570      	push	{r4, r5, r6, lr}
     d9e:	0004      	movs	r4, r0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
     da0:	2807      	cmp	r0, #7
     da2:	d81f      	bhi.n	de4 <hif_register_cb+0x48>
     da4:	0083      	lsls	r3, r0, #2
     da6:	4a16      	ldr	r2, [pc, #88]	; (e00 <hif_register_cb+0x64>)
     da8:	58d3      	ldr	r3, [r2, r3]
     daa:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
     dac:	4b15      	ldr	r3, [pc, #84]	; (e04 <hif_register_cb+0x68>)
     dae:	6119      	str	r1, [r3, #16]
	sint8 ret = M2M_SUCCESS;
     db0:	2000      	movs	r0, #0
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
			break;
	}
	return ret;
}
     db2:	bd70      	pop	{r4, r5, r6, pc}
			gstrHifCxt.pfWifiCb = fn;
     db4:	4b13      	ldr	r3, [pc, #76]	; (e04 <hif_register_cb+0x68>)
     db6:	60d9      	str	r1, [r3, #12]
	sint8 ret = M2M_SUCCESS;
     db8:	2000      	movs	r0, #0
			break;
     dba:	e7fa      	b.n	db2 <hif_register_cb+0x16>
			gstrHifCxt.pfOtaCb = fn;
     dbc:	4b11      	ldr	r3, [pc, #68]	; (e04 <hif_register_cb+0x68>)
     dbe:	6159      	str	r1, [r3, #20]
	sint8 ret = M2M_SUCCESS;
     dc0:	2000      	movs	r0, #0
			break;
     dc2:	e7f6      	b.n	db2 <hif_register_cb+0x16>
			gstrHifCxt.pfHifCb = fn;
     dc4:	4b0f      	ldr	r3, [pc, #60]	; (e04 <hif_register_cb+0x68>)
     dc6:	61d9      	str	r1, [r3, #28]
	sint8 ret = M2M_SUCCESS;
     dc8:	2000      	movs	r0, #0
			break;
     dca:	e7f2      	b.n	db2 <hif_register_cb+0x16>
			gstrHifCxt.pfCryptoCb = fn;
     dcc:	4b0d      	ldr	r3, [pc, #52]	; (e04 <hif_register_cb+0x68>)
     dce:	6219      	str	r1, [r3, #32]
	sint8 ret = M2M_SUCCESS;
     dd0:	2000      	movs	r0, #0
			break;
     dd2:	e7ee      	b.n	db2 <hif_register_cb+0x16>
			gstrHifCxt.pfSigmaCb = fn;
     dd4:	4b0b      	ldr	r3, [pc, #44]	; (e04 <hif_register_cb+0x68>)
     dd6:	6199      	str	r1, [r3, #24]
	sint8 ret = M2M_SUCCESS;
     dd8:	2000      	movs	r0, #0
			break;
     dda:	e7ea      	b.n	db2 <hif_register_cb+0x16>
			gstrHifCxt.pfSslCb = fn;
     ddc:	4b09      	ldr	r3, [pc, #36]	; (e04 <hif_register_cb+0x68>)
     dde:	6259      	str	r1, [r3, #36]	; 0x24
	sint8 ret = M2M_SUCCESS;
     de0:	2000      	movs	r0, #0
			break;
     de2:	e7e6      	b.n	db2 <hif_register_cb+0x16>
			M2M_ERR("GRp ? %d\n",u8Grp);
     de4:	4a08      	ldr	r2, [pc, #32]	; (e08 <hif_register_cb+0x6c>)
     de6:	4909      	ldr	r1, [pc, #36]	; (e0c <hif_register_cb+0x70>)
     de8:	4809      	ldr	r0, [pc, #36]	; (e10 <hif_register_cb+0x74>)
     dea:	4d0a      	ldr	r5, [pc, #40]	; (e14 <hif_register_cb+0x78>)
     dec:	47a8      	blx	r5
     dee:	0021      	movs	r1, r4
     df0:	4809      	ldr	r0, [pc, #36]	; (e18 <hif_register_cb+0x7c>)
     df2:	47a8      	blx	r5
     df4:	200d      	movs	r0, #13
     df6:	4b09      	ldr	r3, [pc, #36]	; (e1c <hif_register_cb+0x80>)
     df8:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     dfa:	200c      	movs	r0, #12
     dfc:	4240      	negs	r0, r0
			break;
     dfe:	e7d8      	b.n	db2 <hif_register_cb+0x16>
     e00:	0000dd4c 	.word	0x0000dd4c
     e04:	20000a10 	.word	0x20000a10
     e08:	000002bd 	.word	0x000002bd
     e0c:	0000dd9c 	.word	0x0000dd9c
     e10:	0000dd24 	.word	0x0000dd24
     e14:	0000c7c1 	.word	0x0000c7c1
     e18:	0000e048 	.word	0x0000e048
     e1c:	0000c7f5 	.word	0x0000c7f5

00000e20 <hif_init>:
{
     e20:	b510      	push	{r4, lr}
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
     e22:	2228      	movs	r2, #40	; 0x28
     e24:	2100      	movs	r1, #0
     e26:	4806      	ldr	r0, [pc, #24]	; (e40 <hif_init+0x20>)
     e28:	4b06      	ldr	r3, [pc, #24]	; (e44 <hif_init+0x24>)
     e2a:	4798      	blx	r3
	nm_bsp_register_isr(isr);
     e2c:	4806      	ldr	r0, [pc, #24]	; (e48 <hif_init+0x28>)
     e2e:	4b07      	ldr	r3, [pc, #28]	; (e4c <hif_init+0x2c>)
     e30:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
     e32:	4907      	ldr	r1, [pc, #28]	; (e50 <hif_init+0x30>)
     e34:	2003      	movs	r0, #3
     e36:	4b07      	ldr	r3, [pc, #28]	; (e54 <hif_init+0x34>)
     e38:	4798      	blx	r3
}
     e3a:	2000      	movs	r0, #0
     e3c:	bd10      	pop	{r4, pc}
     e3e:	46c0      	nop			; (mov r8, r8)
     e40:	20000a10 	.word	0x20000a10
     e44:	00000591 	.word	0x00000591
     e48:	000005bd 	.word	0x000005bd
     e4c:	0000027d 	.word	0x0000027d
     e50:	000005cd 	.word	0x000005cd
     e54:	00000d9d 	.word	0x00000d9d

00000e58 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
     e58:	b530      	push	{r4, r5, lr}
     e5a:	b09f      	sub	sp, #124	; 0x7c
     e5c:	0004      	movs	r4, r0
     e5e:	0015      	movs	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
     e60:	282c      	cmp	r0, #44	; 0x2c
     e62:	d02f      	beq.n	ec4 <m2m_wifi_cb+0x6c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
     e64:	281b      	cmp	r0, #27
     e66:	d03d      	beq.n	ee4 <m2m_wifi_cb+0x8c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
     e68:	2806      	cmp	r0, #6
     e6a:	d04b      	beq.n	f04 <m2m_wifi_cb+0xac>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
     e6c:	280e      	cmp	r0, #14
     e6e:	d027      	beq.n	ec0 <m2m_wifi_cb+0x68>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
     e70:	2832      	cmp	r0, #50	; 0x32
     e72:	d057      	beq.n	f24 <m2m_wifi_cb+0xcc>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
     e74:	282f      	cmp	r0, #47	; 0x2f
     e76:	d065      	beq.n	f44 <m2m_wifi_cb+0xec>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
     e78:	2834      	cmp	r0, #52	; 0x34
     e7a:	d100      	bne.n	e7e <m2m_wifi_cb+0x26>
     e7c:	e077      	b.n	f6e <m2m_wifi_cb+0x116>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
     e7e:	2811      	cmp	r0, #17
     e80:	d100      	bne.n	e84 <m2m_wifi_cb+0x2c>
     e82:	e096      	b.n	fb2 <m2m_wifi_cb+0x15a>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
     e84:	2813      	cmp	r0, #19
     e86:	d100      	bne.n	e8a <m2m_wifi_cb+0x32>
     e88:	e0ac      	b.n	fe4 <m2m_wifi_cb+0x18c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
     e8a:	2804      	cmp	r0, #4
     e8c:	d100      	bne.n	e90 <m2m_wifi_cb+0x38>
     e8e:	e0bb      	b.n	1008 <m2m_wifi_cb+0x1b0>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
     e90:	2865      	cmp	r0, #101	; 0x65
     e92:	d100      	bne.n	e96 <m2m_wifi_cb+0x3e>
     e94:	e0ca      	b.n	102c <m2m_wifi_cb+0x1d4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
     e96:	2809      	cmp	r0, #9
     e98:	d100      	bne.n	e9c <m2m_wifi_cb+0x44>
     e9a:	e0d9      	b.n	1050 <m2m_wifi_cb+0x1f8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
     e9c:	282a      	cmp	r0, #42	; 0x2a
     e9e:	d100      	bne.n	ea2 <m2m_wifi_cb+0x4a>
     ea0:	e0e8      	b.n	1074 <m2m_wifi_cb+0x21c>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
     ea2:	2820      	cmp	r0, #32
     ea4:	d100      	bne.n	ea8 <m2m_wifi_cb+0x50>
     ea6:	e0f7      	b.n	1098 <m2m_wifi_cb+0x240>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
     ea8:	2295      	movs	r2, #149	; 0x95
     eaa:	0052      	lsls	r2, r2, #1
     eac:	4989      	ldr	r1, [pc, #548]	; (10d4 <m2m_wifi_cb+0x27c>)
     eae:	488a      	ldr	r0, [pc, #552]	; (10d8 <m2m_wifi_cb+0x280>)
     eb0:	4d8a      	ldr	r5, [pc, #552]	; (10dc <m2m_wifi_cb+0x284>)
     eb2:	47a8      	blx	r5
     eb4:	0021      	movs	r1, r4
     eb6:	488a      	ldr	r0, [pc, #552]	; (10e0 <m2m_wifi_cb+0x288>)
     eb8:	47a8      	blx	r5
     eba:	200d      	movs	r0, #13
     ebc:	4b89      	ldr	r3, [pc, #548]	; (10e4 <m2m_wifi_cb+0x28c>)
     ebe:	4798      	blx	r3
	}
}
     ec0:	b01f      	add	sp, #124	; 0x7c
     ec2:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
     ec4:	2300      	movs	r3, #0
     ec6:	2204      	movs	r2, #4
     ec8:	a903      	add	r1, sp, #12
     eca:	0028      	movs	r0, r5
     ecc:	4c86      	ldr	r4, [pc, #536]	; (10e8 <m2m_wifi_cb+0x290>)
     ece:	47a0      	blx	r4
     ed0:	2800      	cmp	r0, #0
     ed2:	d1f5      	bne.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     ed4:	4b85      	ldr	r3, [pc, #532]	; (10ec <m2m_wifi_cb+0x294>)
     ed6:	681b      	ldr	r3, [r3, #0]
     ed8:	2b00      	cmp	r3, #0
     eda:	d0f1      	beq.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
     edc:	a903      	add	r1, sp, #12
     ede:	302c      	adds	r0, #44	; 0x2c
     ee0:	4798      	blx	r3
     ee2:	e7ed      	b.n	ec0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
     ee4:	2300      	movs	r3, #0
     ee6:	2208      	movs	r2, #8
     ee8:	a903      	add	r1, sp, #12
     eea:	0028      	movs	r0, r5
     eec:	4c7e      	ldr	r4, [pc, #504]	; (10e8 <m2m_wifi_cb+0x290>)
     eee:	47a0      	blx	r4
     ef0:	2800      	cmp	r0, #0
     ef2:	d1e5      	bne.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     ef4:	4b7d      	ldr	r3, [pc, #500]	; (10ec <m2m_wifi_cb+0x294>)
     ef6:	681b      	ldr	r3, [r3, #0]
     ef8:	2b00      	cmp	r3, #0
     efa:	d0e1      	beq.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
     efc:	a903      	add	r1, sp, #12
     efe:	301b      	adds	r0, #27
     f00:	4798      	blx	r3
     f02:	e7dd      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
     f04:	2301      	movs	r3, #1
     f06:	2230      	movs	r2, #48	; 0x30
     f08:	a903      	add	r1, sp, #12
     f0a:	0028      	movs	r0, r5
     f0c:	4c76      	ldr	r4, [pc, #472]	; (10e8 <m2m_wifi_cb+0x290>)
     f0e:	47a0      	blx	r4
     f10:	2800      	cmp	r0, #0
     f12:	d1d5      	bne.n	ec0 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
     f14:	4b75      	ldr	r3, [pc, #468]	; (10ec <m2m_wifi_cb+0x294>)
     f16:	681b      	ldr	r3, [r3, #0]
     f18:	2b00      	cmp	r3, #0
     f1a:	d0d1      	beq.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
     f1c:	a903      	add	r1, sp, #12
     f1e:	3006      	adds	r0, #6
     f20:	4798      	blx	r3
     f22:	e7cd      	b.n	ec0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
     f24:	2300      	movs	r3, #0
     f26:	2214      	movs	r2, #20
     f28:	a903      	add	r1, sp, #12
     f2a:	0028      	movs	r0, r5
     f2c:	4c6e      	ldr	r4, [pc, #440]	; (10e8 <m2m_wifi_cb+0x290>)
     f2e:	47a0      	blx	r4
     f30:	2800      	cmp	r0, #0
     f32:	d1c5      	bne.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f34:	4b6d      	ldr	r3, [pc, #436]	; (10ec <m2m_wifi_cb+0x294>)
     f36:	681b      	ldr	r3, [r3, #0]
     f38:	2b00      	cmp	r3, #0
     f3a:	d0c1      	beq.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
     f3c:	a903      	add	r1, sp, #12
     f3e:	3032      	adds	r0, #50	; 0x32
     f40:	4798      	blx	r3
     f42:	e7bd      	b.n	ec0 <m2m_wifi_cb+0x68>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
     f44:	2264      	movs	r2, #100	; 0x64
     f46:	2100      	movs	r1, #0
     f48:	a803      	add	r0, sp, #12
     f4a:	4b69      	ldr	r3, [pc, #420]	; (10f0 <m2m_wifi_cb+0x298>)
     f4c:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
     f4e:	2300      	movs	r3, #0
     f50:	2264      	movs	r2, #100	; 0x64
     f52:	a903      	add	r1, sp, #12
     f54:	0028      	movs	r0, r5
     f56:	4c64      	ldr	r4, [pc, #400]	; (10e8 <m2m_wifi_cb+0x290>)
     f58:	47a0      	blx	r4
     f5a:	2800      	cmp	r0, #0
     f5c:	d1b0      	bne.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f5e:	4b63      	ldr	r3, [pc, #396]	; (10ec <m2m_wifi_cb+0x294>)
     f60:	681b      	ldr	r3, [r3, #0]
     f62:	2b00      	cmp	r3, #0
     f64:	d0ac      	beq.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
     f66:	a903      	add	r1, sp, #12
     f68:	302f      	adds	r0, #47	; 0x2f
     f6a:	4798      	blx	r3
     f6c:	e7a8      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
     f6e:	2300      	movs	r3, #0
     f70:	2204      	movs	r2, #4
     f72:	a903      	add	r1, sp, #12
     f74:	0028      	movs	r0, r5
     f76:	4c5c      	ldr	r4, [pc, #368]	; (10e8 <m2m_wifi_cb+0x290>)
     f78:	47a0      	blx	r4
     f7a:	2800      	cmp	r0, #0
     f7c:	d1a0      	bne.n	ec0 <m2m_wifi_cb+0x68>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
     f7e:	485d      	ldr	r0, [pc, #372]	; (10f4 <m2m_wifi_cb+0x29c>)
     f80:	4d56      	ldr	r5, [pc, #344]	; (10dc <m2m_wifi_cb+0x284>)
     f82:	47a8      	blx	r5
     f84:	9c03      	ldr	r4, [sp, #12]
     f86:	0a23      	lsrs	r3, r4, #8
     f88:	20ff      	movs	r0, #255	; 0xff
     f8a:	4003      	ands	r3, r0
     f8c:	0c22      	lsrs	r2, r4, #16
     f8e:	4002      	ands	r2, r0
     f90:	0e21      	lsrs	r1, r4, #24
     f92:	4020      	ands	r0, r4
     f94:	9000      	str	r0, [sp, #0]
     f96:	4858      	ldr	r0, [pc, #352]	; (10f8 <m2m_wifi_cb+0x2a0>)
     f98:	47a8      	blx	r5
     f9a:	200d      	movs	r0, #13
     f9c:	4b51      	ldr	r3, [pc, #324]	; (10e4 <m2m_wifi_cb+0x28c>)
     f9e:	4798      	blx	r3
			if (gpfAppWifiCb)
     fa0:	4b52      	ldr	r3, [pc, #328]	; (10ec <m2m_wifi_cb+0x294>)
     fa2:	681b      	ldr	r3, [r3, #0]
     fa4:	2b00      	cmp	r3, #0
     fa6:	d100      	bne.n	faa <m2m_wifi_cb+0x152>
     fa8:	e78a      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
     faa:	2100      	movs	r1, #0
     fac:	2034      	movs	r0, #52	; 0x34
     fae:	4798      	blx	r3
     fb0:	e786      	b.n	ec0 <m2m_wifi_cb+0x68>
		gu8scanInProgress = 0;
     fb2:	2200      	movs	r2, #0
     fb4:	4b51      	ldr	r3, [pc, #324]	; (10fc <m2m_wifi_cb+0x2a4>)
     fb6:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
     fb8:	2300      	movs	r3, #0
     fba:	3204      	adds	r2, #4
     fbc:	a903      	add	r1, sp, #12
     fbe:	0028      	movs	r0, r5
     fc0:	4c49      	ldr	r4, [pc, #292]	; (10e8 <m2m_wifi_cb+0x290>)
     fc2:	47a0      	blx	r4
     fc4:	2800      	cmp	r0, #0
     fc6:	d000      	beq.n	fca <m2m_wifi_cb+0x172>
     fc8:	e77a      	b.n	ec0 <m2m_wifi_cb+0x68>
			gu8ChNum = strState.u8NumofCh;
     fca:	ab03      	add	r3, sp, #12
     fcc:	781a      	ldrb	r2, [r3, #0]
     fce:	4b4c      	ldr	r3, [pc, #304]	; (1100 <m2m_wifi_cb+0x2a8>)
     fd0:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
     fd2:	4b46      	ldr	r3, [pc, #280]	; (10ec <m2m_wifi_cb+0x294>)
     fd4:	681b      	ldr	r3, [r3, #0]
     fd6:	2b00      	cmp	r3, #0
     fd8:	d100      	bne.n	fdc <m2m_wifi_cb+0x184>
     fda:	e771      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
     fdc:	a903      	add	r1, sp, #12
     fde:	3011      	adds	r0, #17
     fe0:	4798      	blx	r3
     fe2:	e76d      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
     fe4:	2300      	movs	r3, #0
     fe6:	222c      	movs	r2, #44	; 0x2c
     fe8:	a903      	add	r1, sp, #12
     fea:	0028      	movs	r0, r5
     fec:	4c3e      	ldr	r4, [pc, #248]	; (10e8 <m2m_wifi_cb+0x290>)
     fee:	47a0      	blx	r4
     ff0:	2800      	cmp	r0, #0
     ff2:	d000      	beq.n	ff6 <m2m_wifi_cb+0x19e>
     ff4:	e764      	b.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     ff6:	4b3d      	ldr	r3, [pc, #244]	; (10ec <m2m_wifi_cb+0x294>)
     ff8:	681b      	ldr	r3, [r3, #0]
     ffa:	2b00      	cmp	r3, #0
     ffc:	d100      	bne.n	1000 <m2m_wifi_cb+0x1a8>
     ffe:	e75f      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    1000:	a903      	add	r1, sp, #12
    1002:	3013      	adds	r0, #19
    1004:	4798      	blx	r3
    1006:	e75b      	b.n	ec0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    1008:	2300      	movs	r3, #0
    100a:	2204      	movs	r2, #4
    100c:	a91c      	add	r1, sp, #112	; 0x70
    100e:	0028      	movs	r0, r5
    1010:	4c35      	ldr	r4, [pc, #212]	; (10e8 <m2m_wifi_cb+0x290>)
    1012:	47a0      	blx	r4
    1014:	2800      	cmp	r0, #0
    1016:	d000      	beq.n	101a <m2m_wifi_cb+0x1c2>
    1018:	e752      	b.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    101a:	4b34      	ldr	r3, [pc, #208]	; (10ec <m2m_wifi_cb+0x294>)
    101c:	681b      	ldr	r3, [r3, #0]
    101e:	2b00      	cmp	r3, #0
    1020:	d100      	bne.n	1024 <m2m_wifi_cb+0x1cc>
    1022:	e74d      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    1024:	a91c      	add	r1, sp, #112	; 0x70
    1026:	3004      	adds	r0, #4
    1028:	4798      	blx	r3
    102a:	e749      	b.n	ec0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    102c:	2300      	movs	r3, #0
    102e:	2204      	movs	r2, #4
    1030:	a91c      	add	r1, sp, #112	; 0x70
    1032:	0028      	movs	r0, r5
    1034:	4c2c      	ldr	r4, [pc, #176]	; (10e8 <m2m_wifi_cb+0x290>)
    1036:	47a0      	blx	r4
    1038:	2800      	cmp	r0, #0
    103a:	d000      	beq.n	103e <m2m_wifi_cb+0x1e6>
    103c:	e740      	b.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    103e:	4b2b      	ldr	r3, [pc, #172]	; (10ec <m2m_wifi_cb+0x294>)
    1040:	681b      	ldr	r3, [r3, #0]
    1042:	2b00      	cmp	r3, #0
    1044:	d100      	bne.n	1048 <m2m_wifi_cb+0x1f0>
    1046:	e73b      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    1048:	a91c      	add	r1, sp, #112	; 0x70
    104a:	3065      	adds	r0, #101	; 0x65
    104c:	4798      	blx	r3
    104e:	e737      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    1050:	2301      	movs	r3, #1
    1052:	2264      	movs	r2, #100	; 0x64
    1054:	a903      	add	r1, sp, #12
    1056:	0028      	movs	r0, r5
    1058:	4c23      	ldr	r4, [pc, #140]	; (10e8 <m2m_wifi_cb+0x290>)
    105a:	47a0      	blx	r4
    105c:	2800      	cmp	r0, #0
    105e:	d000      	beq.n	1062 <m2m_wifi_cb+0x20a>
    1060:	e72e      	b.n	ec0 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    1062:	4b22      	ldr	r3, [pc, #136]	; (10ec <m2m_wifi_cb+0x294>)
    1064:	681b      	ldr	r3, [r3, #0]
    1066:	2b00      	cmp	r3, #0
    1068:	d100      	bne.n	106c <m2m_wifi_cb+0x214>
    106a:	e729      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    106c:	a903      	add	r1, sp, #12
    106e:	3009      	adds	r0, #9
    1070:	4798      	blx	r3
    1072:	e725      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    1074:	2301      	movs	r3, #1
    1076:	2204      	movs	r2, #4
    1078:	a903      	add	r1, sp, #12
    107a:	0028      	movs	r0, r5
    107c:	4c1a      	ldr	r4, [pc, #104]	; (10e8 <m2m_wifi_cb+0x290>)
    107e:	47a0      	blx	r4
    1080:	2800      	cmp	r0, #0
    1082:	d000      	beq.n	1086 <m2m_wifi_cb+0x22e>
    1084:	e71c      	b.n	ec0 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    1086:	4b19      	ldr	r3, [pc, #100]	; (10ec <m2m_wifi_cb+0x294>)
    1088:	681b      	ldr	r3, [r3, #0]
    108a:	2b00      	cmp	r3, #0
    108c:	d100      	bne.n	1090 <m2m_wifi_cb+0x238>
    108e:	e717      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    1090:	a903      	add	r1, sp, #12
    1092:	302a      	adds	r0, #42	; 0x2a
    1094:	4798      	blx	r3
    1096:	e713      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    1098:	2300      	movs	r3, #0
    109a:	2208      	movs	r2, #8
    109c:	a903      	add	r1, sp, #12
    109e:	0028      	movs	r0, r5
    10a0:	4c11      	ldr	r4, [pc, #68]	; (10e8 <m2m_wifi_cb+0x290>)
    10a2:	47a0      	blx	r4
    10a4:	2800      	cmp	r0, #0
    10a6:	d000      	beq.n	10aa <m2m_wifi_cb+0x252>
    10a8:	e70a      	b.n	ec0 <m2m_wifi_cb+0x68>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    10aa:	ab03      	add	r3, sp, #12
    10ac:	889a      	ldrh	r2, [r3, #4]
    10ae:	0028      	movs	r0, r5
    10b0:	3008      	adds	r0, #8
    10b2:	2301      	movs	r3, #1
    10b4:	9903      	ldr	r1, [sp, #12]
    10b6:	4c0c      	ldr	r4, [pc, #48]	; (10e8 <m2m_wifi_cb+0x290>)
    10b8:	47a0      	blx	r4
    10ba:	2800      	cmp	r0, #0
    10bc:	d000      	beq.n	10c0 <m2m_wifi_cb+0x268>
    10be:	e6ff      	b.n	ec0 <m2m_wifi_cb+0x68>
				if(gpfAppWifiCb)
    10c0:	4b0a      	ldr	r3, [pc, #40]	; (10ec <m2m_wifi_cb+0x294>)
    10c2:	681b      	ldr	r3, [r3, #0]
    10c4:	2b00      	cmp	r3, #0
    10c6:	d100      	bne.n	10ca <m2m_wifi_cb+0x272>
    10c8:	e6fa      	b.n	ec0 <m2m_wifi_cb+0x68>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    10ca:	a903      	add	r1, sp, #12
    10cc:	3020      	adds	r0, #32
    10ce:	4798      	blx	r3
    10d0:	e6f6      	b.n	ec0 <m2m_wifi_cb+0x68>
    10d2:	46c0      	nop			; (mov r8, r8)
    10d4:	0000e08c 	.word	0x0000e08c
    10d8:	0000dd24 	.word	0x0000dd24
    10dc:	0000c7c1 	.word	0x0000c7c1
    10e0:	0000e0dc 	.word	0x0000e0dc
    10e4:	0000c7f5 	.word	0x0000c7f5
    10e8:	00000cb1 	.word	0x00000cb1
    10ec:	20000160 	.word	0x20000160
    10f0:	00000591 	.word	0x00000591
    10f4:	0000e054 	.word	0x0000e054
    10f8:	0000e0bc 	.word	0x0000e0bc
    10fc:	20000165 	.word	0x20000165
    1100:	20000164 	.word	0x20000164

00001104 <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    1104:	b5f0      	push	{r4, r5, r6, r7, lr}
    1106:	b08f      	sub	sp, #60	; 0x3c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    1108:	2201      	movs	r2, #1
    110a:	230f      	movs	r3, #15
    110c:	446b      	add	r3, sp
    110e:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) 
    1110:	2800      	cmp	r0, #0
    1112:	d061      	beq.n	11d8 <m2m_wifi_init+0xd4>
	{
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    1114:	6802      	ldr	r2, [r0, #0]
    1116:	4b32      	ldr	r3, [pc, #200]	; (11e0 <m2m_wifi_init+0xdc>)
    1118:	601a      	str	r2, [r3, #0]
#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
*/

	gu8scanInProgress = 0;
    111a:	2200      	movs	r2, #0
    111c:	4b31      	ldr	r3, [pc, #196]	; (11e4 <m2m_wifi_init+0xe0>)
    111e:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    1120:	200f      	movs	r0, #15
    1122:	4468      	add	r0, sp
    1124:	4b30      	ldr	r3, [pc, #192]	; (11e8 <m2m_wifi_init+0xe4>)
    1126:	4798      	blx	r3
    1128:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    112a:	d002      	beq.n	1132 <m2m_wifi_init+0x2e>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
    112c:	0020      	movs	r0, r4
    112e:	b00f      	add	sp, #60	; 0x3c
    1130:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
    1132:	2000      	movs	r0, #0
    1134:	4b2d      	ldr	r3, [pc, #180]	; (11ec <m2m_wifi_init+0xe8>)
    1136:	4798      	blx	r3
    1138:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    113a:	d149      	bne.n	11d0 <m2m_wifi_init+0xcc>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    113c:	492c      	ldr	r1, [pc, #176]	; (11f0 <m2m_wifi_init+0xec>)
    113e:	2001      	movs	r0, #1
    1140:	4b2c      	ldr	r3, [pc, #176]	; (11f4 <m2m_wifi_init+0xf0>)
    1142:	4798      	blx	r3
	ret = nm_get_firmware_full_info(&strtmp);
    1144:	ae04      	add	r6, sp, #16
    1146:	0030      	movs	r0, r6
    1148:	4b2b      	ldr	r3, [pc, #172]	; (11f8 <m2m_wifi_init+0xf4>)
    114a:	4798      	blx	r3
    114c:	0004      	movs	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    114e:	482b      	ldr	r0, [pc, #172]	; (11fc <m2m_wifi_init+0xf8>)
    1150:	4d2b      	ldr	r5, [pc, #172]	; (1200 <m2m_wifi_init+0xfc>)
    1152:	47a8      	blx	r5
    1154:	79b3      	ldrb	r3, [r6, #6]
    1156:	7972      	ldrb	r2, [r6, #5]
    1158:	7931      	ldrb	r1, [r6, #4]
    115a:	8c30      	ldrh	r0, [r6, #32]
    115c:	9000      	str	r0, [sp, #0]
    115e:	4829      	ldr	r0, [pc, #164]	; (1204 <m2m_wifi_init+0x100>)
    1160:	47a8      	blx	r5
    1162:	200d      	movs	r0, #13
    1164:	4f28      	ldr	r7, [pc, #160]	; (1208 <m2m_wifi_init+0x104>)
    1166:	47b8      	blx	r7
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    1168:	4824      	ldr	r0, [pc, #144]	; (11fc <m2m_wifi_init+0xf8>)
    116a:	47a8      	blx	r5
    116c:	2226      	movs	r2, #38	; 0x26
    116e:	446a      	add	r2, sp
    1170:	211a      	movs	r1, #26
    1172:	4469      	add	r1, sp
    1174:	4825      	ldr	r0, [pc, #148]	; (120c <m2m_wifi_init+0x108>)
    1176:	47a8      	blx	r5
    1178:	200d      	movs	r0, #13
    117a:	47b8      	blx	r7
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    117c:	481f      	ldr	r0, [pc, #124]	; (11fc <m2m_wifi_init+0xf8>)
    117e:	47a8      	blx	r5
    1180:	7a73      	ldrb	r3, [r6, #9]
    1182:	7a32      	ldrb	r2, [r6, #8]
    1184:	79f1      	ldrb	r1, [r6, #7]
    1186:	4822      	ldr	r0, [pc, #136]	; (1210 <m2m_wifi_init+0x10c>)
    1188:	47a8      	blx	r5
    118a:	200d      	movs	r0, #13
    118c:	47b8      	blx	r7
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    118e:	481b      	ldr	r0, [pc, #108]	; (11fc <m2m_wifi_init+0xf8>)
    1190:	47a8      	blx	r5
    1192:	2302      	movs	r3, #2
    1194:	2205      	movs	r2, #5
    1196:	2113      	movs	r1, #19
    1198:	481e      	ldr	r0, [pc, #120]	; (1214 <m2m_wifi_init+0x110>)
    119a:	47a8      	blx	r5
    119c:	200d      	movs	r0, #13
    119e:	47b8      	blx	r7
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    11a0:	4816      	ldr	r0, [pc, #88]	; (11fc <m2m_wifi_init+0xf8>)
    11a2:	47a8      	blx	r5
    11a4:	4a1c      	ldr	r2, [pc, #112]	; (1218 <m2m_wifi_init+0x114>)
    11a6:	491d      	ldr	r1, [pc, #116]	; (121c <m2m_wifi_init+0x118>)
    11a8:	481d      	ldr	r0, [pc, #116]	; (1220 <m2m_wifi_init+0x11c>)
    11aa:	47a8      	blx	r5
    11ac:	200d      	movs	r0, #13
    11ae:	47b8      	blx	r7
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    11b0:	0023      	movs	r3, r4
    11b2:	330d      	adds	r3, #13
    11b4:	d1ba      	bne.n	112c <m2m_wifi_init+0x28>
		M2M_ERR("Mismatch Firmawre Version\n");
    11b6:	22f8      	movs	r2, #248	; 0xf8
    11b8:	0052      	lsls	r2, r2, #1
    11ba:	491a      	ldr	r1, [pc, #104]	; (1224 <m2m_wifi_init+0x120>)
    11bc:	481a      	ldr	r0, [pc, #104]	; (1228 <m2m_wifi_init+0x124>)
    11be:	4b10      	ldr	r3, [pc, #64]	; (1200 <m2m_wifi_init+0xfc>)
    11c0:	4798      	blx	r3
    11c2:	481a      	ldr	r0, [pc, #104]	; (122c <m2m_wifi_init+0x128>)
    11c4:	4b1a      	ldr	r3, [pc, #104]	; (1230 <m2m_wifi_init+0x12c>)
    11c6:	4798      	blx	r3
    11c8:	200d      	movs	r0, #13
    11ca:	4b0f      	ldr	r3, [pc, #60]	; (1208 <m2m_wifi_init+0x104>)
    11cc:	4798      	blx	r3
    11ce:	e7ad      	b.n	112c <m2m_wifi_init+0x28>
	nm_drv_deinit(NULL);
    11d0:	2000      	movs	r0, #0
    11d2:	4b18      	ldr	r3, [pc, #96]	; (1234 <m2m_wifi_init+0x130>)
    11d4:	4798      	blx	r3
    11d6:	e7a9      	b.n	112c <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    11d8:	240c      	movs	r4, #12
    11da:	4264      	negs	r4, r4
    11dc:	e7a6      	b.n	112c <m2m_wifi_init+0x28>
    11de:	46c0      	nop			; (mov r8, r8)
    11e0:	20000160 	.word	0x20000160
    11e4:	20000165 	.word	0x20000165
    11e8:	00001ba9 	.word	0x00001ba9
    11ec:	00000e21 	.word	0x00000e21
    11f0:	00000e59 	.word	0x00000e59
    11f4:	00000d9d 	.word	0x00000d9d
    11f8:	00001ac5 	.word	0x00001ac5
    11fc:	0000e054 	.word	0x0000e054
    1200:	0000c7c1 	.word	0x0000c7c1
    1204:	0000e198 	.word	0x0000e198
    1208:	0000c7f5 	.word	0x0000c7f5
    120c:	0000e1c0 	.word	0x0000e1c0
    1210:	0000e1dc 	.word	0x0000e1dc
    1214:	0000e200 	.word	0x0000e200
    1218:	0000e218 	.word	0x0000e218
    121c:	0000e224 	.word	0x0000e224
    1220:	0000e230 	.word	0x0000e230
    1224:	0000e098 	.word	0x0000e098
    1228:	0000dd24 	.word	0x0000dd24
    122c:	0000e248 	.word	0x0000e248
    1230:	0000c8dd 	.word	0x0000c8dd
    1234:	00001c7d 	.word	0x00001c7d

00001238 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
    1238:	b510      	push	{r4, lr}
	return hif_handle_isr();
    123a:	4b01      	ldr	r3, [pc, #4]	; (1240 <m2m_wifi_handle_events+0x8>)
    123c:	4798      	blx	r3
}
    123e:	bd10      	pop	{r4, pc}
    1240:	000008d5 	.word	0x000008d5

00001244 <m2m_wifi_connect_sc>:
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}

sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    1244:	b5f0      	push	{r4, r5, r6, r7, lr}
    1246:	46ce      	mov	lr, r9
    1248:	4647      	mov	r7, r8
    124a:	b580      	push	{r7, lr}
    124c:	b0a3      	sub	sp, #140	; 0x8c
    124e:	9005      	str	r0, [sp, #20]
    1250:	000c      	movs	r4, r1
    1252:	0015      	movs	r5, r2
    1254:	001f      	movs	r7, r3
    1256:	ab2a      	add	r3, sp, #168	; 0xa8
    1258:	881b      	ldrh	r3, [r3, #0]
    125a:	4699      	mov	r9, r3
    125c:	ab2b      	add	r3, sp, #172	; 0xac
    125e:	781b      	ldrb	r3, [r3, #0]
    1260:	4698      	mov	r8, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    1262:	2a01      	cmp	r2, #1
    1264:	d003      	beq.n	126e <m2m_wifi_connect_sc+0x2a>
	{
		if(pvAuthInfo == NULL)
    1266:	2f00      	cmp	r7, #0
    1268:	d040      	beq.n	12ec <m2m_wifi_connect_sc+0xa8>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    126a:	2a02      	cmp	r2, #2
    126c:	d04c      	beq.n	1308 <m2m_wifi_connect_sc+0xc4>
				i++;
			}
		}
	}
	
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    126e:	1e63      	subs	r3, r4, #1
    1270:	2b1f      	cmp	r3, #31
    1272:	d900      	bls.n	1276 <m2m_wifi_connect_sc+0x32>
    1274:	e078      	b.n	1368 <m2m_wifi_connect_sc+0x124>
		M2M_ERR("SSID LEN INVALID\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    1276:	464b      	mov	r3, r9
    1278:	3b01      	subs	r3, #1
    127a:	b29b      	uxth	r3, r3
    127c:	2b0d      	cmp	r3, #13
    127e:	d903      	bls.n	1288 <m2m_wifi_connect_sc+0x44>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    1280:	464b      	mov	r3, r9
    1282:	2bff      	cmp	r3, #255	; 0xff
    1284:	d000      	beq.n	1288 <m2m_wifi_connect_sc+0x44>
    1286:	e07d      	b.n	1384 <m2m_wifi_connect_sc+0x140>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
	}

	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    1288:	ae07      	add	r6, sp, #28
    128a:	0022      	movs	r2, r4
    128c:	9905      	ldr	r1, [sp, #20]
    128e:	205a      	movs	r0, #90	; 0x5a
    1290:	ab02      	add	r3, sp, #8
    1292:	469c      	mov	ip, r3
    1294:	4460      	add	r0, ip
    1296:	4b78      	ldr	r3, [pc, #480]	; (1478 <m2m_wifi_connect_sc+0x234>)
    1298:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen] = 0;
    129a:	1934      	adds	r4, r6, r4
    129c:	3446      	adds	r4, #70	; 0x46
    129e:	2300      	movs	r3, #0
    12a0:	7023      	strb	r3, [r4, #0]
	strConnect.u16Ch = NM_BSP_B_L_16(u16Ch);
    12a2:	3344      	adds	r3, #68	; 0x44
    12a4:	464a      	mov	r2, r9
    12a6:	52f2      	strh	r2, [r6, r3]
	
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred = u8NoSaveCred ? 1:0;
    12a8:	4643      	mov	r3, r8
    12aa:	1e5a      	subs	r2, r3, #1
    12ac:	4193      	sbcs	r3, r2
    12ae:	2267      	movs	r2, #103	; 0x67
    12b0:	54b3      	strb	r3, [r6, r2]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType	= u8SecType;
    12b2:	2341      	movs	r3, #65	; 0x41
    12b4:	54f5      	strb	r5, [r6, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    12b6:	2d03      	cmp	r5, #3
    12b8:	d100      	bne.n	12bc <m2m_wifi_connect_sc+0x78>
    12ba:	e071      	b.n	13a0 <m2m_wifi_connect_sc+0x15c>
			goto ERR1;
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
	}
	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    12bc:	2d02      	cmp	r5, #2
    12be:	d100      	bne.n	12c2 <m2m_wifi_connect_sc+0x7e>
    12c0:	e0aa      	b.n	1418 <m2m_wifi_connect_sc+0x1d4>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    12c2:	2d04      	cmp	r5, #4
    12c4:	d100      	bne.n	12c8 <m2m_wifi_connect_sc+0x84>
    12c6:	e0c2      	b.n	144e <m2m_wifi_connect_sc+0x20a>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN);
    12c8:	2d01      	cmp	r5, #1
    12ca:	d000      	beq.n	12ce <m2m_wifi_connect_sc+0x8a>
    12cc:	e0c5      	b.n	145a <m2m_wifi_connect_sc+0x216>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    12ce:	2300      	movs	r3, #0
    12d0:	9302      	str	r3, [sp, #8]
    12d2:	9301      	str	r3, [sp, #4]
    12d4:	9300      	str	r3, [sp, #0]
    12d6:	336c      	adds	r3, #108	; 0x6c
    12d8:	aa07      	add	r2, sp, #28
    12da:	2128      	movs	r1, #40	; 0x28
    12dc:	2001      	movs	r0, #1
    12de:	4c67      	ldr	r4, [pc, #412]	; (147c <m2m_wifi_connect_sc+0x238>)
    12e0:	47a0      	blx	r4

ERR1:
	return ret;
}
    12e2:	b023      	add	sp, #140	; 0x8c
    12e4:	bc0c      	pop	{r2, r3}
    12e6:	4690      	mov	r8, r2
    12e8:	4699      	mov	r9, r3
    12ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
			M2M_ERR("Key is not valid\n");
    12ec:	4a64      	ldr	r2, [pc, #400]	; (1480 <m2m_wifi_connect_sc+0x23c>)
    12ee:	4965      	ldr	r1, [pc, #404]	; (1484 <m2m_wifi_connect_sc+0x240>)
    12f0:	4865      	ldr	r0, [pc, #404]	; (1488 <m2m_wifi_connect_sc+0x244>)
    12f2:	4b66      	ldr	r3, [pc, #408]	; (148c <m2m_wifi_connect_sc+0x248>)
    12f4:	4798      	blx	r3
    12f6:	4866      	ldr	r0, [pc, #408]	; (1490 <m2m_wifi_connect_sc+0x24c>)
    12f8:	4b66      	ldr	r3, [pc, #408]	; (1494 <m2m_wifi_connect_sc+0x250>)
    12fa:	4798      	blx	r3
    12fc:	200d      	movs	r0, #13
    12fe:	4b66      	ldr	r3, [pc, #408]	; (1498 <m2m_wifi_connect_sc+0x254>)
    1300:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1302:	200c      	movs	r0, #12
    1304:	4240      	negs	r0, r0
			goto ERR1;
    1306:	e7ec      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    1308:	0038      	movs	r0, r7
    130a:	4b64      	ldr	r3, [pc, #400]	; (149c <m2m_wifi_connect_sc+0x258>)
    130c:	4798      	blx	r3
    130e:	2840      	cmp	r0, #64	; 0x40
    1310:	d1ad      	bne.n	126e <m2m_wifi_connect_sc+0x2a>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    1312:	783b      	ldrb	r3, [r7, #0]
    1314:	001a      	movs	r2, r3
    1316:	3a30      	subs	r2, #48	; 0x30
    1318:	2a36      	cmp	r2, #54	; 0x36
    131a:	d817      	bhi.n	134c <m2m_wifi_connect_sc+0x108>
    131c:	3a0a      	subs	r2, #10
    131e:	2a06      	cmp	r2, #6
    1320:	d914      	bls.n	134c <m2m_wifi_connect_sc+0x108>
    1322:	3b47      	subs	r3, #71	; 0x47
    1324:	2b19      	cmp	r3, #25
    1326:	d911      	bls.n	134c <m2m_wifi_connect_sc+0x108>
    1328:	1c7a      	adds	r2, r7, #1
    132a:	0038      	movs	r0, r7
    132c:	3040      	adds	r0, #64	; 0x40
    132e:	7813      	ldrb	r3, [r2, #0]
    1330:	0019      	movs	r1, r3
    1332:	3930      	subs	r1, #48	; 0x30
    1334:	2936      	cmp	r1, #54	; 0x36
    1336:	d809      	bhi.n	134c <m2m_wifi_connect_sc+0x108>
    1338:	390a      	subs	r1, #10
    133a:	2906      	cmp	r1, #6
    133c:	d906      	bls.n	134c <m2m_wifi_connect_sc+0x108>
    133e:	3b47      	subs	r3, #71	; 0x47
    1340:	2b19      	cmp	r3, #25
    1342:	d903      	bls.n	134c <m2m_wifi_connect_sc+0x108>
    1344:	3201      	adds	r2, #1
			while(i < (M2M_MAX_PSK_LEN-1))
    1346:	4282      	cmp	r2, r0
    1348:	d1f1      	bne.n	132e <m2m_wifi_connect_sc+0xea>
    134a:	e790      	b.n	126e <m2m_wifi_connect_sc+0x2a>
					M2M_ERR("Invalid Key\n");
    134c:	4a54      	ldr	r2, [pc, #336]	; (14a0 <m2m_wifi_connect_sc+0x25c>)
    134e:	494d      	ldr	r1, [pc, #308]	; (1484 <m2m_wifi_connect_sc+0x240>)
    1350:	484d      	ldr	r0, [pc, #308]	; (1488 <m2m_wifi_connect_sc+0x244>)
    1352:	4b4e      	ldr	r3, [pc, #312]	; (148c <m2m_wifi_connect_sc+0x248>)
    1354:	4798      	blx	r3
    1356:	4853      	ldr	r0, [pc, #332]	; (14a4 <m2m_wifi_connect_sc+0x260>)
    1358:	4b4e      	ldr	r3, [pc, #312]	; (1494 <m2m_wifi_connect_sc+0x250>)
    135a:	4798      	blx	r3
    135c:	200d      	movs	r0, #13
    135e:	4b4e      	ldr	r3, [pc, #312]	; (1498 <m2m_wifi_connect_sc+0x254>)
    1360:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    1362:	200c      	movs	r0, #12
    1364:	4240      	negs	r0, r0
					goto ERR1;
    1366:	e7bc      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
		M2M_ERR("SSID LEN INVALID\n");
    1368:	4a4f      	ldr	r2, [pc, #316]	; (14a8 <m2m_wifi_connect_sc+0x264>)
    136a:	4946      	ldr	r1, [pc, #280]	; (1484 <m2m_wifi_connect_sc+0x240>)
    136c:	4846      	ldr	r0, [pc, #280]	; (1488 <m2m_wifi_connect_sc+0x244>)
    136e:	4b47      	ldr	r3, [pc, #284]	; (148c <m2m_wifi_connect_sc+0x248>)
    1370:	4798      	blx	r3
    1372:	484e      	ldr	r0, [pc, #312]	; (14ac <m2m_wifi_connect_sc+0x268>)
    1374:	4b47      	ldr	r3, [pc, #284]	; (1494 <m2m_wifi_connect_sc+0x250>)
    1376:	4798      	blx	r3
    1378:	200d      	movs	r0, #13
    137a:	4b47      	ldr	r3, [pc, #284]	; (1498 <m2m_wifi_connect_sc+0x254>)
    137c:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    137e:	200c      	movs	r0, #12
    1380:	4240      	negs	r0, r0
		goto ERR1;
    1382:	e7ae      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("CH INVALID\n");
    1384:	4a4a      	ldr	r2, [pc, #296]	; (14b0 <m2m_wifi_connect_sc+0x26c>)
    1386:	493f      	ldr	r1, [pc, #252]	; (1484 <m2m_wifi_connect_sc+0x240>)
    1388:	483f      	ldr	r0, [pc, #252]	; (1488 <m2m_wifi_connect_sc+0x244>)
    138a:	4b40      	ldr	r3, [pc, #256]	; (148c <m2m_wifi_connect_sc+0x248>)
    138c:	4798      	blx	r3
    138e:	4849      	ldr	r0, [pc, #292]	; (14b4 <m2m_wifi_connect_sc+0x270>)
    1390:	4b40      	ldr	r3, [pc, #256]	; (1494 <m2m_wifi_connect_sc+0x250>)
    1392:	4798      	blx	r3
    1394:	200d      	movs	r0, #13
    1396:	4b40      	ldr	r3, [pc, #256]	; (1498 <m2m_wifi_connect_sc+0x254>)
    1398:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    139a:	200c      	movs	r0, #12
    139c:	4240      	negs	r0, r0
			goto ERR1;
    139e:	e7a0      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    13a0:	783b      	ldrb	r3, [r7, #0]
    13a2:	3b01      	subs	r3, #1
    13a4:	b2db      	uxtb	r3, r3
    13a6:	aa07      	add	r2, sp, #28
    13a8:	7013      	strb	r3, [r2, #0]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    13aa:	2b03      	cmp	r3, #3
    13ac:	d817      	bhi.n	13de <m2m_wifi_connect_sc+0x19a>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    13ae:	787a      	ldrb	r2, [r7, #1]
    13b0:	1e51      	subs	r1, r2, #1
    13b2:	ab07      	add	r3, sp, #28
    13b4:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    13b6:	2310      	movs	r3, #16
    13b8:	0011      	movs	r1, r2
    13ba:	4399      	bics	r1, r3
    13bc:	290b      	cmp	r1, #11
    13be:	d01d      	beq.n	13fc <m2m_wifi_connect_sc+0x1b8>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    13c0:	4a3d      	ldr	r2, [pc, #244]	; (14b8 <m2m_wifi_connect_sc+0x274>)
    13c2:	4930      	ldr	r1, [pc, #192]	; (1484 <m2m_wifi_connect_sc+0x240>)
    13c4:	4830      	ldr	r0, [pc, #192]	; (1488 <m2m_wifi_connect_sc+0x244>)
    13c6:	4c31      	ldr	r4, [pc, #196]	; (148c <m2m_wifi_connect_sc+0x248>)
    13c8:	47a0      	blx	r4
    13ca:	ab07      	add	r3, sp, #28
    13cc:	7859      	ldrb	r1, [r3, #1]
    13ce:	483b      	ldr	r0, [pc, #236]	; (14bc <m2m_wifi_connect_sc+0x278>)
    13d0:	47a0      	blx	r4
    13d2:	200d      	movs	r0, #13
    13d4:	4b30      	ldr	r3, [pc, #192]	; (1498 <m2m_wifi_connect_sc+0x254>)
    13d6:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    13d8:	200c      	movs	r0, #12
    13da:	4240      	negs	r0, r0
			goto ERR1;
    13dc:	e781      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    13de:	4a38      	ldr	r2, [pc, #224]	; (14c0 <m2m_wifi_connect_sc+0x27c>)
    13e0:	4928      	ldr	r1, [pc, #160]	; (1484 <m2m_wifi_connect_sc+0x240>)
    13e2:	4829      	ldr	r0, [pc, #164]	; (1488 <m2m_wifi_connect_sc+0x244>)
    13e4:	4c29      	ldr	r4, [pc, #164]	; (148c <m2m_wifi_connect_sc+0x248>)
    13e6:	47a0      	blx	r4
    13e8:	ab07      	add	r3, sp, #28
    13ea:	7819      	ldrb	r1, [r3, #0]
    13ec:	4835      	ldr	r0, [pc, #212]	; (14c4 <m2m_wifi_connect_sc+0x280>)
    13ee:	47a0      	blx	r4
    13f0:	200d      	movs	r0, #13
    13f2:	4b29      	ldr	r3, [pc, #164]	; (1498 <m2m_wifi_connect_sc+0x254>)
    13f4:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    13f6:	200c      	movs	r0, #12
    13f8:	4240      	negs	r0, r0
			goto ERR1;
    13fa:	e772      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    13fc:	1cb9      	adds	r1, r7, #2
    13fe:	2016      	movs	r0, #22
    1400:	ab02      	add	r3, sp, #8
    1402:	469c      	mov	ip, r3
    1404:	4460      	add	r0, ip
    1406:	4b1c      	ldr	r3, [pc, #112]	; (1478 <m2m_wifi_connect_sc+0x234>)
    1408:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    140a:	787b      	ldrb	r3, [r7, #1]
    140c:	aa07      	add	r2, sp, #28
    140e:	4694      	mov	ip, r2
    1410:	4463      	add	r3, ip
    1412:	2200      	movs	r2, #0
    1414:	709a      	strb	r2, [r3, #2]
    1416:	e75a      	b.n	12ce <m2m_wifi_connect_sc+0x8a>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    1418:	0038      	movs	r0, r7
    141a:	4b20      	ldr	r3, [pc, #128]	; (149c <m2m_wifi_connect_sc+0x258>)
    141c:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    141e:	1e43      	subs	r3, r0, #1
    1420:	b29b      	uxth	r3, r3
    1422:	2b3f      	cmp	r3, #63	; 0x3f
    1424:	d805      	bhi.n	1432 <m2m_wifi_connect_sc+0x1ee>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    1426:	1c42      	adds	r2, r0, #1
    1428:	0039      	movs	r1, r7
    142a:	a807      	add	r0, sp, #28
    142c:	4b12      	ldr	r3, [pc, #72]	; (1478 <m2m_wifi_connect_sc+0x234>)
    142e:	4798      	blx	r3
    1430:	e74d      	b.n	12ce <m2m_wifi_connect_sc+0x8a>
			M2M_ERR("Incorrect PSK key length\n");
    1432:	4a25      	ldr	r2, [pc, #148]	; (14c8 <m2m_wifi_connect_sc+0x284>)
    1434:	4913      	ldr	r1, [pc, #76]	; (1484 <m2m_wifi_connect_sc+0x240>)
    1436:	4814      	ldr	r0, [pc, #80]	; (1488 <m2m_wifi_connect_sc+0x244>)
    1438:	4b14      	ldr	r3, [pc, #80]	; (148c <m2m_wifi_connect_sc+0x248>)
    143a:	4798      	blx	r3
    143c:	4823      	ldr	r0, [pc, #140]	; (14cc <m2m_wifi_connect_sc+0x288>)
    143e:	4b15      	ldr	r3, [pc, #84]	; (1494 <m2m_wifi_connect_sc+0x250>)
    1440:	4798      	blx	r3
    1442:	200d      	movs	r0, #13
    1444:	4b14      	ldr	r3, [pc, #80]	; (1498 <m2m_wifi_connect_sc+0x254>)
    1446:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1448:	200c      	movs	r0, #12
    144a:	4240      	negs	r0, r0
			goto ERR1;
    144c:	e749      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    144e:	223e      	movs	r2, #62	; 0x3e
    1450:	0039      	movs	r1, r7
    1452:	a807      	add	r0, sp, #28
    1454:	4b08      	ldr	r3, [pc, #32]	; (1478 <m2m_wifi_connect_sc+0x234>)
    1456:	4798      	blx	r3
    1458:	e739      	b.n	12ce <m2m_wifi_connect_sc+0x8a>
		M2M_ERR("undefined sec type\n");
    145a:	4a1d      	ldr	r2, [pc, #116]	; (14d0 <m2m_wifi_connect_sc+0x28c>)
    145c:	4909      	ldr	r1, [pc, #36]	; (1484 <m2m_wifi_connect_sc+0x240>)
    145e:	480a      	ldr	r0, [pc, #40]	; (1488 <m2m_wifi_connect_sc+0x244>)
    1460:	4b0a      	ldr	r3, [pc, #40]	; (148c <m2m_wifi_connect_sc+0x248>)
    1462:	4798      	blx	r3
    1464:	481b      	ldr	r0, [pc, #108]	; (14d4 <m2m_wifi_connect_sc+0x290>)
    1466:	4b0b      	ldr	r3, [pc, #44]	; (1494 <m2m_wifi_connect_sc+0x250>)
    1468:	4798      	blx	r3
    146a:	200d      	movs	r0, #13
    146c:	4b0a      	ldr	r3, [pc, #40]	; (1498 <m2m_wifi_connect_sc+0x254>)
    146e:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    1470:	200c      	movs	r0, #12
    1472:	4240      	negs	r0, r0
		goto ERR1;
    1474:	e735      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
    1476:	46c0      	nop			; (mov r8, r8)
    1478:	0000057d 	.word	0x0000057d
    147c:	000006a5 	.word	0x000006a5
    1480:	0000021f 	.word	0x0000021f
    1484:	0000e0a8 	.word	0x0000e0a8
    1488:	0000dd24 	.word	0x0000dd24
    148c:	0000c7c1 	.word	0x0000c7c1
    1490:	0000e0f0 	.word	0x0000e0f0
    1494:	0000c8dd 	.word	0x0000c8dd
    1498:	0000c7f5 	.word	0x0000c7f5
    149c:	000005a1 	.word	0x000005a1
    14a0:	0000022b 	.word	0x0000022b
    14a4:	0000e104 	.word	0x0000e104
    14a8:	00000236 	.word	0x00000236
    14ac:	0000e110 	.word	0x0000e110
    14b0:	0000023f 	.word	0x0000023f
    14b4:	0000e124 	.word	0x0000e124
    14b8:	0000025d 	.word	0x0000025d
    14bc:	0000e14c 	.word	0x0000e14c
    14c0:	00000256 	.word	0x00000256
    14c4:	0000e130 	.word	0x0000e130
    14c8:	00000269 	.word	0x00000269
    14cc:	0000e168 	.word	0x0000e168
    14d0:	00000276 	.word	0x00000276
    14d4:	0000e184 	.word	0x0000e184

000014d8 <m2m_wifi_connect>:
{
    14d8:	b530      	push	{r4, r5, lr}
    14da:	b083      	sub	sp, #12
    14dc:	ac06      	add	r4, sp, #24
    14de:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    14e0:	2500      	movs	r5, #0
    14e2:	9501      	str	r5, [sp, #4]
    14e4:	9400      	str	r4, [sp, #0]
    14e6:	4c02      	ldr	r4, [pc, #8]	; (14f0 <m2m_wifi_connect+0x18>)
    14e8:	47a0      	blx	r4
}
    14ea:	b003      	add	sp, #12
    14ec:	bd30      	pop	{r4, r5, pc}
    14ee:	46c0      	nop			; (mov r8, r8)
    14f0:	00001245 	.word	0x00001245

000014f4 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    14f4:	2000      	movs	r0, #0
    14f6:	4770      	bx	lr

000014f8 <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    14f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    14fa:	b083      	sub	sp, #12
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    14fc:	2580      	movs	r5, #128	; 0x80
    14fe:	006d      	lsls	r5, r5, #1
    1500:	4305      	orrs	r5, r0
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    1502:	24a5      	movs	r4, #165	; 0xa5
    1504:	0164      	lsls	r4, r4, #5
    1506:	4f08      	ldr	r7, [pc, #32]	; (1528 <chip_apply_conf+0x30>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    1508:	4e08      	ldr	r6, [pc, #32]	; (152c <chip_apply_conf+0x34>)
		nm_write_reg(rNMI_GP_REG_1, val32);
    150a:	0029      	movs	r1, r5
    150c:	0020      	movs	r0, r4
    150e:	47b8      	blx	r7
			uint32 reg = 0;
    1510:	2300      	movs	r3, #0
    1512:	9301      	str	r3, [sp, #4]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    1514:	a901      	add	r1, sp, #4
    1516:	0020      	movs	r0, r4
    1518:	47b0      	blx	r6
			if(ret == M2M_SUCCESS) {
    151a:	2800      	cmp	r0, #0
    151c:	d1f5      	bne.n	150a <chip_apply_conf+0x12>
				if(reg == val32)
    151e:	9b01      	ldr	r3, [sp, #4]
    1520:	429d      	cmp	r5, r3
    1522:	d1f2      	bne.n	150a <chip_apply_conf+0x12>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
    1524:	b003      	add	sp, #12
    1526:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1528:	000019e9 	.word	0x000019e9
    152c:	000019dd 	.word	0x000019dd

00001530 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    1530:	b500      	push	{lr}
    1532:	b083      	sub	sp, #12
	uint32 reg = 0;
    1534:	2300      	movs	r3, #0
    1536:	9301      	str	r3, [sp, #4]
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    1538:	a901      	add	r1, sp, #4
    153a:	4811      	ldr	r0, [pc, #68]	; (1580 <enable_interrupts+0x50>)
    153c:	4b11      	ldr	r3, [pc, #68]	; (1584 <enable_interrupts+0x54>)
    153e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1540:	2800      	cmp	r0, #0
    1542:	d001      	beq.n	1548 <enable_interrupts+0x18>
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
}
    1544:	b003      	add	sp, #12
    1546:	bd00      	pop	{pc}
	reg |= ((uint32) 1 << 8);
    1548:	2180      	movs	r1, #128	; 0x80
    154a:	0049      	lsls	r1, r1, #1
    154c:	9b01      	ldr	r3, [sp, #4]
    154e:	4319      	orrs	r1, r3
    1550:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    1552:	480b      	ldr	r0, [pc, #44]	; (1580 <enable_interrupts+0x50>)
    1554:	4b0c      	ldr	r3, [pc, #48]	; (1588 <enable_interrupts+0x58>)
    1556:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1558:	2800      	cmp	r0, #0
    155a:	d1f3      	bne.n	1544 <enable_interrupts+0x14>
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    155c:	a901      	add	r1, sp, #4
    155e:	20d0      	movs	r0, #208	; 0xd0
    1560:	0140      	lsls	r0, r0, #5
    1562:	4b08      	ldr	r3, [pc, #32]	; (1584 <enable_interrupts+0x54>)
    1564:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1566:	2800      	cmp	r0, #0
    1568:	d1ec      	bne.n	1544 <enable_interrupts+0x14>
	reg |= ((uint32) 1 << 16);
    156a:	2180      	movs	r1, #128	; 0x80
    156c:	0249      	lsls	r1, r1, #9
    156e:	9b01      	ldr	r3, [sp, #4]
    1570:	4319      	orrs	r1, r3
    1572:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    1574:	20d0      	movs	r0, #208	; 0xd0
    1576:	0140      	lsls	r0, r0, #5
    1578:	4b03      	ldr	r3, [pc, #12]	; (1588 <enable_interrupts+0x58>)
    157a:	4798      	blx	r3
    157c:	e7e2      	b.n	1544 <enable_interrupts+0x14>
    157e:	46c0      	nop			; (mov r8, r8)
    1580:	00001408 	.word	0x00001408
    1584:	000019dd 	.word	0x000019dd
    1588:	000019e9 	.word	0x000019e9

0000158c <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    158c:	b510      	push	{r4, lr}
    158e:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
    1590:	4b28      	ldr	r3, [pc, #160]	; (1634 <nmi_get_chipid+0xa8>)
    1592:	681c      	ldr	r4, [r3, #0]
    1594:	2c00      	cmp	r4, #0
    1596:	d004      	beq.n	15a2 <nmi_get_chipid+0x16>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
    1598:	4b26      	ldr	r3, [pc, #152]	; (1634 <nmi_get_chipid+0xa8>)
    159a:	681c      	ldr	r4, [r3, #0]
}
    159c:	0020      	movs	r0, r4
    159e:	b002      	add	sp, #8
    15a0:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    15a2:	0019      	movs	r1, r3
    15a4:	2080      	movs	r0, #128	; 0x80
    15a6:	0140      	lsls	r0, r0, #5
    15a8:	4b23      	ldr	r3, [pc, #140]	; (1638 <nmi_get_chipid+0xac>)
    15aa:	4798      	blx	r3
    15ac:	2800      	cmp	r0, #0
    15ae:	d003      	beq.n	15b8 <nmi_get_chipid+0x2c>
			chipid = 0;
    15b0:	2200      	movs	r2, #0
    15b2:	4b20      	ldr	r3, [pc, #128]	; (1634 <nmi_get_chipid+0xa8>)
    15b4:	601a      	str	r2, [r3, #0]
			return 0;
    15b6:	e7f1      	b.n	159c <nmi_get_chipid+0x10>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    15b8:	a901      	add	r1, sp, #4
    15ba:	4820      	ldr	r0, [pc, #128]	; (163c <nmi_get_chipid+0xb0>)
    15bc:	4b1e      	ldr	r3, [pc, #120]	; (1638 <nmi_get_chipid+0xac>)
    15be:	4798      	blx	r3
    15c0:	2800      	cmp	r0, #0
    15c2:	d003      	beq.n	15cc <nmi_get_chipid+0x40>
			chipid = 0;
    15c4:	2200      	movs	r2, #0
    15c6:	4b1b      	ldr	r3, [pc, #108]	; (1634 <nmi_get_chipid+0xa8>)
    15c8:	601a      	str	r2, [r3, #0]
			return 0;
    15ca:	e7e7      	b.n	159c <nmi_get_chipid+0x10>
		if (chipid == 0x1002a0)  {
    15cc:	4b19      	ldr	r3, [pc, #100]	; (1634 <nmi_get_chipid+0xa8>)
    15ce:	681b      	ldr	r3, [r3, #0]
    15d0:	4a1b      	ldr	r2, [pc, #108]	; (1640 <nmi_get_chipid+0xb4>)
    15d2:	4293      	cmp	r3, r2
    15d4:	d00e      	beq.n	15f4 <nmi_get_chipid+0x68>
		} else if(chipid == 0x1002b0) {
    15d6:	4a1b      	ldr	r2, [pc, #108]	; (1644 <nmi_get_chipid+0xb8>)
    15d8:	4293      	cmp	r3, r2
    15da:	d012      	beq.n	1602 <nmi_get_chipid+0x76>
		}else if(chipid == 0x1000F0) { 
    15dc:	4a1a      	ldr	r2, [pc, #104]	; (1648 <nmi_get_chipid+0xbc>)
    15de:	4293      	cmp	r3, r2
    15e0:	d01c      	beq.n	161c <nmi_get_chipid+0x90>
		chipid |= 0x050000;
    15e2:	4914      	ldr	r1, [pc, #80]	; (1634 <nmi_get_chipid+0xa8>)
		chipid &= ~(0x0f0000);
    15e4:	4a19      	ldr	r2, [pc, #100]	; (164c <nmi_get_chipid+0xc0>)
    15e6:	680b      	ldr	r3, [r1, #0]
    15e8:	401a      	ands	r2, r3
		chipid |= 0x050000;
    15ea:	23a0      	movs	r3, #160	; 0xa0
    15ec:	02db      	lsls	r3, r3, #11
    15ee:	4313      	orrs	r3, r2
    15f0:	600b      	str	r3, [r1, #0]
    15f2:	e7d1      	b.n	1598 <nmi_get_chipid+0xc>
			if (rfrevid == 0x1) { /* 1002A0 */
    15f4:	9b01      	ldr	r3, [sp, #4]
    15f6:	2b01      	cmp	r3, #1
    15f8:	d0f3      	beq.n	15e2 <nmi_get_chipid+0x56>
				chipid = 0x1002a1;
    15fa:	4a15      	ldr	r2, [pc, #84]	; (1650 <nmi_get_chipid+0xc4>)
    15fc:	4b0d      	ldr	r3, [pc, #52]	; (1634 <nmi_get_chipid+0xa8>)
    15fe:	601a      	str	r2, [r3, #0]
    1600:	e7ef      	b.n	15e2 <nmi_get_chipid+0x56>
			if(rfrevid == 3) { /* 1002B0 */
    1602:	9b01      	ldr	r3, [sp, #4]
    1604:	2b03      	cmp	r3, #3
    1606:	d0ec      	beq.n	15e2 <nmi_get_chipid+0x56>
			} else if(rfrevid == 4) { /* 1002B1 */
    1608:	2b04      	cmp	r3, #4
    160a:	d003      	beq.n	1614 <nmi_get_chipid+0x88>
				chipid = 0x1002b2;
    160c:	4a11      	ldr	r2, [pc, #68]	; (1654 <nmi_get_chipid+0xc8>)
    160e:	4b09      	ldr	r3, [pc, #36]	; (1634 <nmi_get_chipid+0xa8>)
    1610:	601a      	str	r2, [r3, #0]
    1612:	e7e6      	b.n	15e2 <nmi_get_chipid+0x56>
				chipid = 0x1002b1;
    1614:	4a10      	ldr	r2, [pc, #64]	; (1658 <nmi_get_chipid+0xcc>)
    1616:	4b07      	ldr	r3, [pc, #28]	; (1634 <nmi_get_chipid+0xa8>)
    1618:	601a      	str	r2, [r3, #0]
    161a:	e7e2      	b.n	15e2 <nmi_get_chipid+0x56>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    161c:	4905      	ldr	r1, [pc, #20]	; (1634 <nmi_get_chipid+0xa8>)
    161e:	20ec      	movs	r0, #236	; 0xec
    1620:	0380      	lsls	r0, r0, #14
    1622:	4b05      	ldr	r3, [pc, #20]	; (1638 <nmi_get_chipid+0xac>)
    1624:	4798      	blx	r3
    1626:	2800      	cmp	r0, #0
    1628:	d0db      	beq.n	15e2 <nmi_get_chipid+0x56>
			chipid = 0;
    162a:	2200      	movs	r2, #0
    162c:	4b01      	ldr	r3, [pc, #4]	; (1634 <nmi_get_chipid+0xa8>)
    162e:	601a      	str	r2, [r3, #0]
			return 0;
    1630:	e7b4      	b.n	159c <nmi_get_chipid+0x10>
    1632:	46c0      	nop			; (mov r8, r8)
    1634:	20000168 	.word	0x20000168
    1638:	000019dd 	.word	0x000019dd
    163c:	000013f4 	.word	0x000013f4
    1640:	001002a0 	.word	0x001002a0
    1644:	001002b0 	.word	0x001002b0
    1648:	001000f0 	.word	0x001000f0
    164c:	fff0ffff 	.word	0xfff0ffff
    1650:	001002a1 	.word	0x001002a1
    1654:	001002b2 	.word	0x001002b2
    1658:	001002b1 	.word	0x001002b1

0000165c <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    165c:	b530      	push	{r4, r5, lr}
    165e:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    1660:	4c16      	ldr	r4, [pc, #88]	; (16bc <chip_sleep+0x60>)
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    1662:	2501      	movs	r5, #1
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    1664:	a901      	add	r1, sp, #4
    1666:	2010      	movs	r0, #16
    1668:	47a0      	blx	r4
		if(ret != M2M_SUCCESS) goto ERR1;
    166a:	2800      	cmp	r0, #0
    166c:	d11c      	bne.n	16a8 <chip_sleep+0x4c>
		if((reg & NBIT0) == 0) break;
    166e:	9b01      	ldr	r3, [sp, #4]
    1670:	422b      	tst	r3, r5
    1672:	d1f7      	bne.n	1664 <chip_sleep+0x8>
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    1674:	a901      	add	r1, sp, #4
    1676:	3001      	adds	r0, #1
    1678:	4b10      	ldr	r3, [pc, #64]	; (16bc <chip_sleep+0x60>)
    167a:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    167c:	2800      	cmp	r0, #0
    167e:	d113      	bne.n	16a8 <chip_sleep+0x4c>
	if(reg & NBIT1)
    1680:	9901      	ldr	r1, [sp, #4]
    1682:	078b      	lsls	r3, r1, #30
    1684:	d507      	bpl.n	1696 <chip_sleep+0x3a>
	{
		reg &=~NBIT1;
    1686:	2302      	movs	r3, #2
    1688:	4399      	bics	r1, r3
    168a:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    168c:	3001      	adds	r0, #1
    168e:	4b0c      	ldr	r3, [pc, #48]	; (16c0 <chip_sleep+0x64>)
    1690:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
    1692:	2800      	cmp	r0, #0
    1694:	d108      	bne.n	16a8 <chip_sleep+0x4c>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    1696:	a901      	add	r1, sp, #4
    1698:	200b      	movs	r0, #11
    169a:	4b08      	ldr	r3, [pc, #32]	; (16bc <chip_sleep+0x60>)
    169c:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    169e:	2800      	cmp	r0, #0
    16a0:	d102      	bne.n	16a8 <chip_sleep+0x4c>
	if(reg & NBIT0)
    16a2:	9901      	ldr	r1, [sp, #4]
    16a4:	07cb      	lsls	r3, r1, #31
    16a6:	d401      	bmi.n	16ac <chip_sleep+0x50>
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
}
    16a8:	b003      	add	sp, #12
    16aa:	bd30      	pop	{r4, r5, pc}
		reg &= ~NBIT0;
    16ac:	2301      	movs	r3, #1
    16ae:	4399      	bics	r1, r3
    16b0:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    16b2:	300b      	adds	r0, #11
    16b4:	4b02      	ldr	r3, [pc, #8]	; (16c0 <chip_sleep+0x64>)
    16b6:	4798      	blx	r3
    16b8:	e7f6      	b.n	16a8 <chip_sleep+0x4c>
    16ba:	46c0      	nop			; (mov r8, r8)
    16bc:	000019dd 	.word	0x000019dd
    16c0:	000019e9 	.word	0x000019e9

000016c4 <chip_wake>:
sint8 chip_wake(void)
{
    16c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    16c6:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    16c8:	2300      	movs	r3, #0
    16ca:	9301      	str	r3, [sp, #4]
    16cc:	9300      	str	r3, [sp, #0]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    16ce:	a901      	add	r1, sp, #4
    16d0:	200b      	movs	r0, #11
    16d2:	4b28      	ldr	r3, [pc, #160]	; (1774 <chip_wake+0xb0>)
    16d4:	4798      	blx	r3
    16d6:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16d8:	d130      	bne.n	173c <chip_wake+0x78>
	
	if(!(reg & NBIT0))
    16da:	9901      	ldr	r1, [sp, #4]
    16dc:	07cb      	lsls	r3, r1, #31
    16de:	d406      	bmi.n	16ee <chip_wake+0x2a>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    16e0:	2301      	movs	r3, #1
    16e2:	4319      	orrs	r1, r3
    16e4:	200b      	movs	r0, #11
    16e6:	4b24      	ldr	r3, [pc, #144]	; (1778 <chip_wake+0xb4>)
    16e8:	4798      	blx	r3
    16ea:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16ec:	d126      	bne.n	173c <chip_wake+0x78>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    16ee:	a901      	add	r1, sp, #4
    16f0:	2001      	movs	r0, #1
    16f2:	4b20      	ldr	r3, [pc, #128]	; (1774 <chip_wake+0xb0>)
    16f4:	4798      	blx	r3
    16f6:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16f8:	d120      	bne.n	173c <chip_wake+0x78>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    16fa:	9901      	ldr	r1, [sp, #4]
    16fc:	078b      	lsls	r3, r1, #30
    16fe:	d520      	bpl.n	1742 <chip_wake+0x7e>
{
    1700:	2505      	movs	r5, #5
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    1702:	4f1c      	ldr	r7, [pc, #112]	; (1774 <chip_wake+0xb0>)
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
		}
		nm_bsp_sleep(2);
    1704:	4e1d      	ldr	r6, [pc, #116]	; (177c <chip_wake+0xb8>)
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    1706:	4669      	mov	r1, sp
    1708:	200f      	movs	r0, #15
    170a:	47b8      	blx	r7
    170c:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) {
    170e:	d120      	bne.n	1752 <chip_wake+0x8e>
		if(clk_status_reg & NBIT2) {
    1710:	9b00      	ldr	r3, [sp, #0]
    1712:	075b      	lsls	r3, r3, #29
    1714:	d42b      	bmi.n	176e <chip_wake+0xaa>
		nm_bsp_sleep(2);
    1716:	2002      	movs	r0, #2
    1718:	47b0      	blx	r6
    171a:	3d01      	subs	r5, #1
		trials++;
		if(trials > WAKUP_TRAILS_TIMEOUT)
    171c:	2d00      	cmp	r5, #0
    171e:	d1f2      	bne.n	1706 <chip_wake+0x42>
		{
			M2M_ERR("Failed to wakup the chip\n");
    1720:	22af      	movs	r2, #175	; 0xaf
    1722:	0052      	lsls	r2, r2, #1
    1724:	4916      	ldr	r1, [pc, #88]	; (1780 <chip_wake+0xbc>)
    1726:	4817      	ldr	r0, [pc, #92]	; (1784 <chip_wake+0xc0>)
    1728:	4b17      	ldr	r3, [pc, #92]	; (1788 <chip_wake+0xc4>)
    172a:	4798      	blx	r3
    172c:	4817      	ldr	r0, [pc, #92]	; (178c <chip_wake+0xc8>)
    172e:	4b18      	ldr	r3, [pc, #96]	; (1790 <chip_wake+0xcc>)
    1730:	4798      	blx	r3
    1732:	200d      	movs	r0, #13
    1734:	4b17      	ldr	r3, [pc, #92]	; (1794 <chip_wake+0xd0>)
    1736:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    1738:	2404      	movs	r4, #4
    173a:	4264      	negs	r4, r4
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
	
_WAKE_EXIT:
	return ret;
}
    173c:	0020      	movs	r0, r4
    173e:	b003      	add	sp, #12
    1740:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    1742:	2302      	movs	r3, #2
    1744:	4319      	orrs	r1, r3
    1746:	2001      	movs	r0, #1
    1748:	4b0b      	ldr	r3, [pc, #44]	; (1778 <chip_wake+0xb4>)
    174a:	4798      	blx	r3
    174c:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    174e:	d0d7      	beq.n	1700 <chip_wake+0x3c>
    1750:	e7f4      	b.n	173c <chip_wake+0x78>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    1752:	22aa      	movs	r2, #170	; 0xaa
    1754:	0052      	lsls	r2, r2, #1
    1756:	490a      	ldr	r1, [pc, #40]	; (1780 <chip_wake+0xbc>)
    1758:	480a      	ldr	r0, [pc, #40]	; (1784 <chip_wake+0xc0>)
    175a:	4d0b      	ldr	r5, [pc, #44]	; (1788 <chip_wake+0xc4>)
    175c:	47a8      	blx	r5
    175e:	9a00      	ldr	r2, [sp, #0]
    1760:	0021      	movs	r1, r4
    1762:	480d      	ldr	r0, [pc, #52]	; (1798 <chip_wake+0xd4>)
    1764:	47a8      	blx	r5
    1766:	200d      	movs	r0, #13
    1768:	4b0a      	ldr	r3, [pc, #40]	; (1794 <chip_wake+0xd0>)
    176a:	4798      	blx	r3
			goto _WAKE_EXIT;
    176c:	e7e6      	b.n	173c <chip_wake+0x78>
	nm_bus_reset();
    176e:	4b0b      	ldr	r3, [pc, #44]	; (179c <chip_wake+0xd8>)
    1770:	4798      	blx	r3
    1772:	e7e3      	b.n	173c <chip_wake+0x78>
    1774:	000019dd 	.word	0x000019dd
    1778:	000019e9 	.word	0x000019e9
    177c:	000001c1 	.word	0x000001c1
    1780:	0000e264 	.word	0x0000e264
    1784:	0000dd24 	.word	0x0000dd24
    1788:	0000c7c1 	.word	0x0000c7c1
    178c:	0000e2ac 	.word	0x0000e2ac
    1790:	0000c8dd 	.word	0x0000c8dd
    1794:	0000c7f5 	.word	0x0000c7f5
    1798:	0000e294 	.word	0x0000e294
    179c:	000019c5 	.word	0x000019c5

000017a0 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    17a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    17a2:	0007      	movs	r7, r0
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17a4:	4d2d      	ldr	r5, [pc, #180]	; (185c <wait_for_bootrom+0xbc>)
    17a6:	4c2e      	ldr	r4, [pc, #184]	; (1860 <wait_for_bootrom+0xc0>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    17a8:	4e2e      	ldr	r6, [pc, #184]	; (1864 <wait_for_bootrom+0xc4>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17aa:	0028      	movs	r0, r5
    17ac:	47a0      	blx	r4
		if (reg & 0x80000000) {
    17ae:	2800      	cmp	r0, #0
    17b0:	db02      	blt.n	17b8 <wait_for_bootrom+0x18>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    17b2:	2001      	movs	r0, #1
    17b4:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17b6:	e7f8      	b.n	17aa <wait_for_bootrom+0xa>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    17b8:	482b      	ldr	r0, [pc, #172]	; (1868 <wait_for_bootrom+0xc8>)
    17ba:	4b29      	ldr	r3, [pc, #164]	; (1860 <wait_for_bootrom+0xc0>)
    17bc:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    17be:	07c3      	lsls	r3, r0, #31
    17c0:	d409      	bmi.n	17d6 <wait_for_bootrom+0x36>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    17c2:	4e28      	ldr	r6, [pc, #160]	; (1864 <wait_for_bootrom+0xc4>)
			reg = nm_read_reg(BOOTROM_REG);
    17c4:	4c29      	ldr	r4, [pc, #164]	; (186c <wait_for_bootrom+0xcc>)
    17c6:	4d26      	ldr	r5, [pc, #152]	; (1860 <wait_for_bootrom+0xc0>)
			nm_bsp_sleep(1);
    17c8:	2001      	movs	r0, #1
    17ca:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
    17cc:	0020      	movs	r0, r4
    17ce:	47a8      	blx	r5
		while(reg != M2M_FINISH_BOOT_ROM)
    17d0:	4b27      	ldr	r3, [pc, #156]	; (1870 <wait_for_bootrom+0xd0>)
    17d2:	4298      	cmp	r0, r3
    17d4:	d1f8      	bne.n	17c8 <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    17d6:	2f02      	cmp	r7, #2
    17d8:	d021      	beq.n	181e <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    17da:	2f03      	cmp	r7, #3
    17dc:	d029      	beq.n	1832 <wait_for_bootrom+0x92>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    17de:	2f04      	cmp	r7, #4
    17e0:	d030      	beq.n	1844 <wait_for_bootrom+0xa4>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    17e2:	4924      	ldr	r1, [pc, #144]	; (1874 <wait_for_bootrom+0xd4>)
    17e4:	4824      	ldr	r0, [pc, #144]	; (1878 <wait_for_bootrom+0xd8>)
    17e6:	4b25      	ldr	r3, [pc, #148]	; (187c <wait_for_bootrom+0xdc>)
    17e8:	4798      	blx	r3
	uint32 u32GpReg1 = 0;
    17ea:	2400      	movs	r4, #0
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    17ec:	4b24      	ldr	r3, [pc, #144]	; (1880 <wait_for_bootrom+0xe0>)
    17ee:	4798      	blx	r3
    17f0:	0500      	lsls	r0, r0, #20
    17f2:	0d00      	lsrs	r0, r0, #20
    17f4:	4b23      	ldr	r3, [pc, #140]	; (1884 <wait_for_bootrom+0xe4>)
    17f6:	4298      	cmp	r0, r3
    17f8:	d82a      	bhi.n	1850 <wait_for_bootrom+0xb0>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
	} else {
		chip_apply_conf(u32GpReg1);
    17fa:	0020      	movs	r0, r4
    17fc:	4b22      	ldr	r3, [pc, #136]	; (1888 <wait_for_bootrom+0xe8>)
    17fe:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    1800:	4822      	ldr	r0, [pc, #136]	; (188c <wait_for_bootrom+0xec>)
    1802:	4c23      	ldr	r4, [pc, #140]	; (1890 <wait_for_bootrom+0xf0>)
    1804:	47a0      	blx	r4
    1806:	491b      	ldr	r1, [pc, #108]	; (1874 <wait_for_bootrom+0xd4>)
    1808:	4822      	ldr	r0, [pc, #136]	; (1894 <wait_for_bootrom+0xf4>)
    180a:	47a0      	blx	r4
    180c:	200d      	movs	r0, #13
    180e:	4b22      	ldr	r3, [pc, #136]	; (1898 <wait_for_bootrom+0xf8>)
    1810:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    1812:	4922      	ldr	r1, [pc, #136]	; (189c <wait_for_bootrom+0xfc>)
    1814:	4815      	ldr	r0, [pc, #84]	; (186c <wait_for_bootrom+0xcc>)
    1816:	4b19      	ldr	r3, [pc, #100]	; (187c <wait_for_bootrom+0xdc>)
    1818:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    181a:	2000      	movs	r0, #0
    181c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    181e:	4920      	ldr	r1, [pc, #128]	; (18a0 <wait_for_bootrom+0x100>)
    1820:	4820      	ldr	r0, [pc, #128]	; (18a4 <wait_for_bootrom+0x104>)
    1822:	4c16      	ldr	r4, [pc, #88]	; (187c <wait_for_bootrom+0xdc>)
    1824:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
    1826:	2180      	movs	r1, #128	; 0x80
    1828:	0349      	lsls	r1, r1, #13
    182a:	4813      	ldr	r0, [pc, #76]	; (1878 <wait_for_bootrom+0xd8>)
    182c:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    182e:	2400      	movs	r4, #0
    1830:	e7dc      	b.n	17ec <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    1832:	491b      	ldr	r1, [pc, #108]	; (18a0 <wait_for_bootrom+0x100>)
    1834:	481b      	ldr	r0, [pc, #108]	; (18a4 <wait_for_bootrom+0x104>)
    1836:	4c11      	ldr	r4, [pc, #68]	; (187c <wait_for_bootrom+0xdc>)
    1838:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
    183a:	2100      	movs	r1, #0
    183c:	480e      	ldr	r0, [pc, #56]	; (1878 <wait_for_bootrom+0xd8>)
    183e:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    1840:	2400      	movs	r4, #0
    1842:	e7d3      	b.n	17ec <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    1844:	490b      	ldr	r1, [pc, #44]	; (1874 <wait_for_bootrom+0xd4>)
    1846:	480c      	ldr	r0, [pc, #48]	; (1878 <wait_for_bootrom+0xd8>)
    1848:	4b0c      	ldr	r3, [pc, #48]	; (187c <wait_for_bootrom+0xdc>)
    184a:	4798      	blx	r3
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    184c:	2480      	movs	r4, #128	; 0x80
    184e:	e7cd      	b.n	17ec <wait_for_bootrom+0x4c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    1850:	2002      	movs	r0, #2
    1852:	4320      	orrs	r0, r4
    1854:	4b0c      	ldr	r3, [pc, #48]	; (1888 <wait_for_bootrom+0xe8>)
    1856:	4798      	blx	r3
    1858:	e7d2      	b.n	1800 <wait_for_bootrom+0x60>
    185a:	46c0      	nop			; (mov r8, r8)
    185c:	00001014 	.word	0x00001014
    1860:	000019d1 	.word	0x000019d1
    1864:	000001c1 	.word	0x000001c1
    1868:	000207bc 	.word	0x000207bc
    186c:	000c000c 	.word	0x000c000c
    1870:	10add09e 	.word	0x10add09e
    1874:	13521352 	.word	0x13521352
    1878:	0000108c 	.word	0x0000108c
    187c:	000019e9 	.word	0x000019e9
    1880:	0000158d 	.word	0x0000158d
    1884:	0000039f 	.word	0x0000039f
    1888:	000014f9 	.word	0x000014f9
    188c:	0000e054 	.word	0x0000e054
    1890:	0000c7c1 	.word	0x0000c7c1
    1894:	0000e2c8 	.word	0x0000e2c8
    1898:	0000c7f5 	.word	0x0000c7f5
    189c:	ef522f61 	.word	0xef522f61
    18a0:	3c1cd57d 	.word	0x3c1cd57d
    18a4:	000207ac 	.word	0x000207ac

000018a8 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    18a8:	b570      	push	{r4, r5, r6, lr}
    18aa:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
    18ac:	4b15      	ldr	r3, [pc, #84]	; (1904 <wait_for_firmware_start+0x5c>)
    18ae:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    18b0:	4b15      	ldr	r3, [pc, #84]	; (1908 <wait_for_firmware_start+0x60>)
    18b2:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    18b4:	3802      	subs	r0, #2
    18b6:	2801      	cmp	r0, #1
    18b8:	d911      	bls.n	18de <wait_for_firmware_start+0x36>
{
    18ba:	2401      	movs	r4, #1
    18bc:	4264      	negs	r4, r4
    18be:	2000      	movs	r0, #0
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    18c0:	4e12      	ldr	r6, [pc, #72]	; (190c <wait_for_firmware_start+0x64>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    18c2:	4d13      	ldr	r5, [pc, #76]	; (1910 <wait_for_firmware_start+0x68>)
	while (checkValue != reg)
    18c4:	9b00      	ldr	r3, [sp, #0]
    18c6:	4298      	cmp	r0, r3
    18c8:	d00e      	beq.n	18e8 <wait_for_firmware_start+0x40>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    18ca:	2002      	movs	r0, #2
    18cc:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
    18ce:	9801      	ldr	r0, [sp, #4]
    18d0:	47a8      	blx	r5
    18d2:	3c01      	subs	r4, #1
		if(++cnt >= u32Timeout)
    18d4:	2c00      	cmp	r4, #0
    18d6:	d1f5      	bne.n	18c4 <wait_for_firmware_start+0x1c>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    18d8:	2005      	movs	r0, #5
    18da:	4240      	negs	r0, r0
    18dc:	e009      	b.n	18f2 <wait_for_firmware_start+0x4a>
		regAddress = NMI_REV_REG;
    18de:	4b0d      	ldr	r3, [pc, #52]	; (1914 <wait_for_firmware_start+0x6c>)
    18e0:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    18e2:	4b0d      	ldr	r3, [pc, #52]	; (1918 <wait_for_firmware_start+0x70>)
    18e4:	9300      	str	r3, [sp, #0]
    18e6:	e7e8      	b.n	18ba <wait_for_firmware_start+0x12>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    18e8:	9a00      	ldr	r2, [sp, #0]
    18ea:	4b07      	ldr	r3, [pc, #28]	; (1908 <wait_for_firmware_start+0x60>)
	sint8 ret = M2M_SUCCESS;
    18ec:	2000      	movs	r0, #0
	if(M2M_FINISH_INIT_STATE == checkValue)
    18ee:	429a      	cmp	r2, r3
    18f0:	d001      	beq.n	18f6 <wait_for_firmware_start+0x4e>
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
    18f2:	b002      	add	sp, #8
    18f4:	bd70      	pop	{r4, r5, r6, pc}
		nm_write_reg(NMI_STATE_REG, 0);
    18f6:	2100      	movs	r1, #0
    18f8:	4802      	ldr	r0, [pc, #8]	; (1904 <wait_for_firmware_start+0x5c>)
    18fa:	4b08      	ldr	r3, [pc, #32]	; (191c <wait_for_firmware_start+0x74>)
    18fc:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
    18fe:	2000      	movs	r0, #0
    1900:	e7f7      	b.n	18f2 <wait_for_firmware_start+0x4a>
    1902:	46c0      	nop			; (mov r8, r8)
    1904:	0000108c 	.word	0x0000108c
    1908:	02532636 	.word	0x02532636
    190c:	000001c1 	.word	0x000001c1
    1910:	000019d1 	.word	0x000019d1
    1914:	000207ac 	.word	0x000207ac
    1918:	d75dc1c3 	.word	0xd75dc1c3
    191c:	000019e9 	.word	0x000019e9

00001920 <chip_deinit>:

sint8 chip_deinit(void)
{
    1920:	b510      	push	{r4, lr}
    1922:	b082      	sub	sp, #8
	uint32 reg = 0;
    1924:	2300      	movs	r3, #0
    1926:	9301      	str	r3, [sp, #4]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    1928:	a901      	add	r1, sp, #4
    192a:	20a0      	movs	r0, #160	; 0xa0
    192c:	0140      	lsls	r0, r0, #5
    192e:	4b14      	ldr	r3, [pc, #80]	; (1980 <chip_deinit+0x60>)
    1930:	4798      	blx	r3
    1932:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    1934:	d115      	bne.n	1962 <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
    1936:	4913      	ldr	r1, [pc, #76]	; (1984 <chip_deinit+0x64>)
    1938:	9b01      	ldr	r3, [sp, #4]
    193a:	4019      	ands	r1, r3
    193c:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    193e:	20a0      	movs	r0, #160	; 0xa0
    1940:	0140      	lsls	r0, r0, #5
    1942:	4b11      	ldr	r3, [pc, #68]	; (1988 <chip_deinit+0x68>)
    1944:	4798      	blx	r3
    1946:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    1948:	d016      	beq.n	1978 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    194a:	4a10      	ldr	r2, [pc, #64]	; (198c <chip_deinit+0x6c>)
    194c:	4910      	ldr	r1, [pc, #64]	; (1990 <chip_deinit+0x70>)
    194e:	4811      	ldr	r0, [pc, #68]	; (1994 <chip_deinit+0x74>)
    1950:	4b11      	ldr	r3, [pc, #68]	; (1998 <chip_deinit+0x78>)
    1952:	4798      	blx	r3
    1954:	4811      	ldr	r0, [pc, #68]	; (199c <chip_deinit+0x7c>)
    1956:	4b12      	ldr	r3, [pc, #72]	; (19a0 <chip_deinit+0x80>)
    1958:	4798      	blx	r3
    195a:	200d      	movs	r0, #13
    195c:	4b11      	ldr	r3, [pc, #68]	; (19a4 <chip_deinit+0x84>)
    195e:	4798      	blx	r3
		goto ERR1;
    1960:	e00a      	b.n	1978 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    1962:	4a11      	ldr	r2, [pc, #68]	; (19a8 <chip_deinit+0x88>)
    1964:	490a      	ldr	r1, [pc, #40]	; (1990 <chip_deinit+0x70>)
    1966:	480b      	ldr	r0, [pc, #44]	; (1994 <chip_deinit+0x74>)
    1968:	4b0b      	ldr	r3, [pc, #44]	; (1998 <chip_deinit+0x78>)
    196a:	4798      	blx	r3
    196c:	480b      	ldr	r0, [pc, #44]	; (199c <chip_deinit+0x7c>)
    196e:	4b0c      	ldr	r3, [pc, #48]	; (19a0 <chip_deinit+0x80>)
    1970:	4798      	blx	r3
    1972:	200d      	movs	r0, #13
    1974:	4b0b      	ldr	r3, [pc, #44]	; (19a4 <chip_deinit+0x84>)
    1976:	4798      	blx	r3
	}

ERR1:
	return ret;
}
    1978:	0020      	movs	r0, r4
    197a:	b002      	add	sp, #8
    197c:	bd10      	pop	{r4, pc}
    197e:	46c0      	nop			; (mov r8, r8)
    1980:	000019dd 	.word	0x000019dd
    1984:	fffffbff 	.word	0xfffffbff
    1988:	000019e9 	.word	0x000019e9
    198c:	0000020b 	.word	0x0000020b
    1990:	0000e270 	.word	0x0000e270
    1994:	0000dd24 	.word	0x0000dd24
    1998:	0000c7c1 	.word	0x0000c7c1
    199c:	0000e27c 	.word	0x0000e27c
    19a0:	0000c8dd 	.word	0x0000c8dd
    19a4:	0000c7f5 	.word	0x0000c7f5
    19a8:	00000205 	.word	0x00000205

000019ac <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    19ac:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    19ae:	4b01      	ldr	r3, [pc, #4]	; (19b4 <nm_bus_iface_init+0x8>)
    19b0:	4798      	blx	r3
	return ret;
}
    19b2:	bd10      	pop	{r4, pc}
    19b4:	000002f9 	.word	0x000002f9

000019b8 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    19b8:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    19ba:	4b01      	ldr	r3, [pc, #4]	; (19c0 <nm_bus_iface_deinit+0x8>)
    19bc:	4798      	blx	r3

	return ret;
}
    19be:	bd10      	pop	{r4, pc}
    19c0:	0000052d 	.word	0x0000052d

000019c4 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    19c4:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    19c6:	4b01      	ldr	r3, [pc, #4]	; (19cc <nm_bus_reset+0x8>)
    19c8:	4798      	blx	r3
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    19ca:	bd10      	pop	{r4, pc}
    19cc:	00002371 	.word	0x00002371

000019d0 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    19d0:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    19d2:	4b01      	ldr	r3, [pc, #4]	; (19d8 <nm_read_reg+0x8>)
    19d4:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    19d6:	bd10      	pop	{r4, pc}
    19d8:	000023a9 	.word	0x000023a9

000019dc <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    19dc:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    19de:	4b01      	ldr	r3, [pc, #4]	; (19e4 <nm_read_reg_with_ret+0x8>)
    19e0:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    19e2:	bd10      	pop	{r4, pc}
    19e4:	000023bd 	.word	0x000023bd

000019e8 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    19e8:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    19ea:	4b01      	ldr	r3, [pc, #4]	; (19f0 <nm_write_reg+0x8>)
    19ec:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    19ee:	bd10      	pop	{r4, pc}
    19f0:	000023d5 	.word	0x000023d5

000019f4 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    19f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    19f6:	46d6      	mov	lr, sl
    19f8:	464f      	mov	r7, r9
    19fa:	4646      	mov	r6, r8
    19fc:	b5c0      	push	{r6, r7, lr}
    19fe:	b082      	sub	sp, #8
    1a00:	4680      	mov	r8, r0
    1a02:	4689      	mov	r9, r1
    1a04:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1a06:	4b13      	ldr	r3, [pc, #76]	; (1a54 <nm_read_block+0x60>)
    1a08:	881f      	ldrh	r7, [r3, #0]
    1a0a:	3f08      	subs	r7, #8
    1a0c:	b2bb      	uxth	r3, r7
    1a0e:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a10:	001e      	movs	r6, r3
    1a12:	0004      	movs	r4, r0
    1a14:	429a      	cmp	r2, r3
    1a16:	d91a      	bls.n	1a4e <nm_read_block+0x5a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a18:	4b0f      	ldr	r3, [pc, #60]	; (1a58 <nm_read_block+0x64>)
    1a1a:	469a      	mov	sl, r3
    1a1c:	1a37      	subs	r7, r6, r0
    1a1e:	4643      	mov	r3, r8
    1a20:	1ae1      	subs	r1, r4, r3
    1a22:	4449      	add	r1, r9
    1a24:	9a01      	ldr	r2, [sp, #4]
    1a26:	0020      	movs	r0, r4
    1a28:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1a2a:	2800      	cmp	r0, #0
    1a2c:	d109      	bne.n	1a42 <nm_read_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1a2e:	1bad      	subs	r5, r5, r6
    1a30:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1a32:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1a34:	42b5      	cmp	r5, r6
    1a36:	d8f2      	bhi.n	1a1e <nm_read_block+0x2a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a38:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1a3a:	4449      	add	r1, r9
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a3c:	0020      	movs	r0, r4
    1a3e:	4b06      	ldr	r3, [pc, #24]	; (1a58 <nm_read_block+0x64>)
    1a40:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1a42:	b002      	add	sp, #8
    1a44:	bc1c      	pop	{r2, r3, r4}
    1a46:	4690      	mov	r8, r2
    1a48:	4699      	mov	r9, r3
    1a4a:	46a2      	mov	sl, r4
    1a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1a4e:	2100      	movs	r1, #0
    1a50:	e7f2      	b.n	1a38 <nm_read_block+0x44>
    1a52:	46c0      	nop			; (mov r8, r8)
    1a54:	20000008 	.word	0x20000008
    1a58:	00002519 	.word	0x00002519

00001a5c <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    1a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a5e:	46d6      	mov	lr, sl
    1a60:	464f      	mov	r7, r9
    1a62:	4646      	mov	r6, r8
    1a64:	b5c0      	push	{r6, r7, lr}
    1a66:	b082      	sub	sp, #8
    1a68:	4680      	mov	r8, r0
    1a6a:	4689      	mov	r9, r1
    1a6c:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1a6e:	4b13      	ldr	r3, [pc, #76]	; (1abc <nm_write_block+0x60>)
    1a70:	881f      	ldrh	r7, [r3, #0]
    1a72:	3f08      	subs	r7, #8
    1a74:	b2bb      	uxth	r3, r7
    1a76:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a78:	001e      	movs	r6, r3
    1a7a:	0004      	movs	r4, r0
    1a7c:	429a      	cmp	r2, r3
    1a7e:	d91a      	bls.n	1ab6 <nm_write_block+0x5a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1a80:	4b0f      	ldr	r3, [pc, #60]	; (1ac0 <nm_write_block+0x64>)
    1a82:	469a      	mov	sl, r3
    1a84:	1a37      	subs	r7, r6, r0
    1a86:	4643      	mov	r3, r8
    1a88:	1ae1      	subs	r1, r4, r3
    1a8a:	4449      	add	r1, r9
    1a8c:	9a01      	ldr	r2, [sp, #4]
    1a8e:	0020      	movs	r0, r4
    1a90:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1a92:	2800      	cmp	r0, #0
    1a94:	d109      	bne.n	1aaa <nm_write_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1a96:	1bad      	subs	r5, r5, r6
    1a98:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1a9a:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1a9c:	42b5      	cmp	r5, r6
    1a9e:	d8f2      	bhi.n	1a86 <nm_write_block+0x2a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1aa0:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1aa2:	4449      	add	r1, r9
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1aa4:	0020      	movs	r0, r4
    1aa6:	4b06      	ldr	r3, [pc, #24]	; (1ac0 <nm_write_block+0x64>)
    1aa8:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1aaa:	b002      	add	sp, #8
    1aac:	bc1c      	pop	{r2, r3, r4}
    1aae:	4690      	mov	r8, r2
    1ab0:	4699      	mov	r9, r3
    1ab2:	46a2      	mov	sl, r4
    1ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1ab6:	2100      	movs	r1, #0
    1ab8:	e7f2      	b.n	1aa0 <nm_write_block+0x44>
    1aba:	46c0      	nop			; (mov r8, r8)
    1abc:	20000008 	.word	0x20000008
    1ac0:	00002671 	.word	0x00002671

00001ac4 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    1ac4:	b570      	push	{r4, r5, r6, lr}
    1ac6:	b084      	sub	sp, #16
    1ac8:	0004      	movs	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    1aca:	2300      	movs	r3, #0
    1acc:	9303      	str	r3, [sp, #12]
	sint8	ret = M2M_SUCCESS;
	tstrGpRegs strgp = {0};
    1ace:	2208      	movs	r2, #8
    1ad0:	2100      	movs	r1, #0
    1ad2:	a801      	add	r0, sp, #4
    1ad4:	4b2d      	ldr	r3, [pc, #180]	; (1b8c <nm_get_firmware_full_info+0xc8>)
    1ad6:	4798      	blx	r3
	if (pstrRev != NULL)
    1ad8:	2c00      	cmp	r4, #0
    1ada:	d044      	beq.n	1b66 <nm_get_firmware_full_info+0xa2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    1adc:	2228      	movs	r2, #40	; 0x28
    1ade:	2100      	movs	r1, #0
    1ae0:	0020      	movs	r0, r4
    1ae2:	4b2b      	ldr	r3, [pc, #172]	; (1b90 <nm_get_firmware_full_info+0xcc>)
    1ae4:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    1ae6:	a903      	add	r1, sp, #12
    1ae8:	482a      	ldr	r0, [pc, #168]	; (1b94 <nm_get_firmware_full_info+0xd0>)
    1aea:	4b2b      	ldr	r3, [pc, #172]	; (1b98 <nm_get_firmware_full_info+0xd4>)
    1aec:	4798      	blx	r3
		if(ret == M2M_SUCCESS)
    1aee:	2800      	cmp	r0, #0
    1af0:	d13a      	bne.n	1b68 <nm_get_firmware_full_info+0xa4>
		{
			if(reg != 0)
    1af2:	9b03      	ldr	r3, [sp, #12]
    1af4:	2b00      	cmp	r3, #0
    1af6:	d039      	beq.n	1b6c <nm_get_firmware_full_info+0xa8>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    1af8:	20c0      	movs	r0, #192	; 0xc0
    1afa:	0280      	lsls	r0, r0, #10
    1afc:	4318      	orrs	r0, r3
    1afe:	2208      	movs	r2, #8
    1b00:	a901      	add	r1, sp, #4
    1b02:	4b26      	ldr	r3, [pc, #152]	; (1b9c <nm_get_firmware_full_info+0xd8>)
    1b04:	4798      	blx	r3
				if(ret == M2M_SUCCESS)
    1b06:	2800      	cmp	r0, #0
    1b08:	d12e      	bne.n	1b68 <nm_get_firmware_full_info+0xa4>
				{
					reg = strgp.u32Firmware_Ota_rev;
					reg &= 0x0000ffff;
    1b0a:	9b02      	ldr	r3, [sp, #8]
    1b0c:	0418      	lsls	r0, r3, #16
    1b0e:	0c00      	lsrs	r0, r0, #16
    1b10:	9003      	str	r0, [sp, #12]
					if(reg != 0)
    1b12:	d02e      	beq.n	1b72 <nm_get_firmware_full_info+0xae>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    1b14:	23c0      	movs	r3, #192	; 0xc0
    1b16:	029b      	lsls	r3, r3, #10
    1b18:	4318      	orrs	r0, r3
    1b1a:	2228      	movs	r2, #40	; 0x28
    1b1c:	0021      	movs	r1, r4
    1b1e:	4b1f      	ldr	r3, [pc, #124]	; (1b9c <nm_get_firmware_full_info+0xd8>)
    1b20:	4798      	blx	r3
						if(ret == M2M_SUCCESS)
    1b22:	2800      	cmp	r0, #0
    1b24:	d120      	bne.n	1b68 <nm_get_firmware_full_info+0xa4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    1b26:	7921      	ldrb	r1, [r4, #4]
    1b28:	0209      	lsls	r1, r1, #8
    1b2a:	79a2      	ldrb	r2, [r4, #6]
    1b2c:	230f      	movs	r3, #15
    1b2e:	401a      	ands	r2, r3
    1b30:	430a      	orrs	r2, r1
    1b32:	7961      	ldrb	r1, [r4, #5]
    1b34:	0109      	lsls	r1, r1, #4
    1b36:	25ff      	movs	r5, #255	; 0xff
    1b38:	4029      	ands	r1, r5
    1b3a:	430a      	orrs	r2, r1
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    1b3c:	79e1      	ldrb	r1, [r4, #7]
    1b3e:	0209      	lsls	r1, r1, #8
    1b40:	7a66      	ldrb	r6, [r4, #9]
    1b42:	4033      	ands	r3, r6
    1b44:	430b      	orrs	r3, r1
    1b46:	7a21      	ldrb	r1, [r4, #8]
    1b48:	0109      	lsls	r1, r1, #4
    1b4a:	400d      	ands	r5, r1
    1b4c:	432b      	orrs	r3, r5
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    1b4e:	2a00      	cmp	r2, #0
    1b50:	d012      	beq.n	1b78 <nm_get_firmware_full_info+0xb4>
    1b52:	2b00      	cmp	r3, #0
    1b54:	d013      	beq.n	1b7e <nm_get_firmware_full_info+0xba>
								ret = M2M_ERR_FAIL;
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    1b56:	4912      	ldr	r1, [pc, #72]	; (1ba0 <nm_get_firmware_full_info+0xdc>)
    1b58:	428b      	cmp	r3, r1
    1b5a:	d813      	bhi.n	1b84 <nm_get_firmware_full_info+0xc0>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
							if(curr_drv_ver >  curr_firm_ver) {
    1b5c:	4b11      	ldr	r3, [pc, #68]	; (1ba4 <nm_get_firmware_full_info+0xe0>)
    1b5e:	429a      	cmp	r2, r3
    1b60:	d802      	bhi.n	1b68 <nm_get_firmware_full_info+0xa4>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    1b62:	380d      	subs	r0, #13
    1b64:	e000      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
	sint8	ret = M2M_SUCCESS;
    1b66:	2000      	movs	r0, #0
			}
		}
	}
EXIT:
	return ret;
}
    1b68:	b004      	add	sp, #16
    1b6a:	bd70      	pop	{r4, r5, r6, pc}
				ret = M2M_ERR_FAIL;
    1b6c:	200c      	movs	r0, #12
    1b6e:	4240      	negs	r0, r0
    1b70:	e7fa      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
						ret = M2M_ERR_FAIL;
    1b72:	200c      	movs	r0, #12
    1b74:	4240      	negs	r0, r0
    1b76:	e7f7      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FAIL;
    1b78:	200c      	movs	r0, #12
    1b7a:	4240      	negs	r0, r0
    1b7c:	e7f4      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
    1b7e:	200c      	movs	r0, #12
    1b80:	4240      	negs	r0, r0
    1b82:	e7f1      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FW_VER_MISMATCH;
    1b84:	200d      	movs	r0, #13
    1b86:	4240      	negs	r0, r0
    1b88:	e7ee      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
    1b8a:	46c0      	nop			; (mov r8, r8)
    1b8c:	0000c7b1 	.word	0x0000c7b1
    1b90:	00000591 	.word	0x00000591
    1b94:	000c0008 	.word	0x000c0008
    1b98:	000019dd 	.word	0x000019dd
    1b9c:	000019f5 	.word	0x000019f5
    1ba0:	00001352 	.word	0x00001352
    1ba4:	00001351 	.word	0x00001351

00001ba8 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    1ba8:	b570      	push	{r4, r5, r6, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) 
    1baa:	2800      	cmp	r0, #0
    1bac:	d037      	beq.n	1c1e <nm_drv_init+0x76>
	{
		u8Mode = *((uint8 *)arg);
    1bae:	7805      	ldrb	r5, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) 
    1bb0:	1e6b      	subs	r3, r5, #1
    1bb2:	2b03      	cmp	r3, #3
    1bb4:	d900      	bls.n	1bb8 <nm_drv_init+0x10>
		{
			u8Mode = M2M_WIFI_MODE_NORMAL;
    1bb6:	2501      	movs	r5, #1
	else 
	{
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
    1bb8:	2000      	movs	r0, #0
    1bba:	4b20      	ldr	r3, [pc, #128]	; (1c3c <nm_drv_init+0x94>)
    1bbc:	4798      	blx	r3
    1bbe:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1bc0:	d12f      	bne.n	1c22 <nm_drv_init+0x7a>
	if(M2M_SUCCESS != ret) 
	{
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    1bc2:	481f      	ldr	r0, [pc, #124]	; (1c40 <nm_drv_init+0x98>)
    1bc4:	4c1f      	ldr	r4, [pc, #124]	; (1c44 <nm_drv_init+0x9c>)
    1bc6:	47a0      	blx	r4
    1bc8:	4b1f      	ldr	r3, [pc, #124]	; (1c48 <nm_drv_init+0xa0>)
    1bca:	4798      	blx	r3
    1bcc:	0001      	movs	r1, r0
    1bce:	481f      	ldr	r0, [pc, #124]	; (1c4c <nm_drv_init+0xa4>)
    1bd0:	47a0      	blx	r4
    1bd2:	200d      	movs	r0, #13
    1bd4:	4b1e      	ldr	r3, [pc, #120]	; (1c50 <nm_drv_init+0xa8>)
    1bd6:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    1bd8:	4b1e      	ldr	r3, [pc, #120]	; (1c54 <nm_drv_init+0xac>)
    1bda:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    1bdc:	0028      	movs	r0, r5
    1bde:	4b1e      	ldr	r3, [pc, #120]	; (1c58 <nm_drv_init+0xb0>)
    1be0:	4798      	blx	r3
    1be2:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1be4:	d117      	bne.n	1c16 <nm_drv_init+0x6e>
	{
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    1be6:	0028      	movs	r0, r5
    1be8:	4b1c      	ldr	r3, [pc, #112]	; (1c5c <nm_drv_init+0xb4>)
    1bea:	4798      	blx	r3
    1bec:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1bee:	d112      	bne.n	1c16 <nm_drv_init+0x6e>
	{
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) 
    1bf0:	3d02      	subs	r5, #2
    1bf2:	2d01      	cmp	r5, #1
    1bf4:	d911      	bls.n	1c1a <nm_drv_init+0x72>
	{
		goto ERR1;
	} 
	else;
	
	ret = enable_interrupts();
    1bf6:	4b1a      	ldr	r3, [pc, #104]	; (1c60 <nm_drv_init+0xb8>)
    1bf8:	4798      	blx	r3
    1bfa:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1bfc:	d00d      	beq.n	1c1a <nm_drv_init+0x72>
	{
		M2M_ERR("failed to enable interrupts..\n");
    1bfe:	2260      	movs	r2, #96	; 0x60
    1c00:	32ff      	adds	r2, #255	; 0xff
    1c02:	4918      	ldr	r1, [pc, #96]	; (1c64 <nm_drv_init+0xbc>)
    1c04:	4818      	ldr	r0, [pc, #96]	; (1c68 <nm_drv_init+0xc0>)
    1c06:	4b0f      	ldr	r3, [pc, #60]	; (1c44 <nm_drv_init+0x9c>)
    1c08:	4798      	blx	r3
    1c0a:	4818      	ldr	r0, [pc, #96]	; (1c6c <nm_drv_init+0xc4>)
    1c0c:	4b18      	ldr	r3, [pc, #96]	; (1c70 <nm_drv_init+0xc8>)
    1c0e:	4798      	blx	r3
    1c10:	200d      	movs	r0, #13
    1c12:	4b0f      	ldr	r3, [pc, #60]	; (1c50 <nm_drv_init+0xa8>)
    1c14:	4798      	blx	r3
		goto ERR2;
	}
	return ret;
ERR2:
	nm_bus_iface_deinit();
    1c16:	4b17      	ldr	r3, [pc, #92]	; (1c74 <nm_drv_init+0xcc>)
    1c18:	4798      	blx	r3
ERR1:
	return ret;
}
    1c1a:	0020      	movs	r0, r4
    1c1c:	bd70      	pop	{r4, r5, r6, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
    1c1e:	2501      	movs	r5, #1
    1c20:	e7ca      	b.n	1bb8 <nm_drv_init+0x10>
		M2M_ERR("[nmi start]: fail init bus\n");
    1c22:	2296      	movs	r2, #150	; 0x96
    1c24:	0052      	lsls	r2, r2, #1
    1c26:	490f      	ldr	r1, [pc, #60]	; (1c64 <nm_drv_init+0xbc>)
    1c28:	480f      	ldr	r0, [pc, #60]	; (1c68 <nm_drv_init+0xc0>)
    1c2a:	4b06      	ldr	r3, [pc, #24]	; (1c44 <nm_drv_init+0x9c>)
    1c2c:	4798      	blx	r3
    1c2e:	4812      	ldr	r0, [pc, #72]	; (1c78 <nm_drv_init+0xd0>)
    1c30:	4b0f      	ldr	r3, [pc, #60]	; (1c70 <nm_drv_init+0xc8>)
    1c32:	4798      	blx	r3
    1c34:	200d      	movs	r0, #13
    1c36:	4b06      	ldr	r3, [pc, #24]	; (1c50 <nm_drv_init+0xa8>)
    1c38:	4798      	blx	r3
		goto ERR1;
    1c3a:	e7ee      	b.n	1c1a <nm_drv_init+0x72>
    1c3c:	000019ad 	.word	0x000019ad
    1c40:	0000e054 	.word	0x0000e054
    1c44:	0000c7c1 	.word	0x0000c7c1
    1c48:	0000158d 	.word	0x0000158d
    1c4c:	0000e398 	.word	0x0000e398
    1c50:	0000c7f5 	.word	0x0000c7f5
    1c54:	000023ed 	.word	0x000023ed
    1c58:	000017a1 	.word	0x000017a1
    1c5c:	000018a9 	.word	0x000018a9
    1c60:	00001531 	.word	0x00001531
    1c64:	0000e2e0 	.word	0x0000e2e0
    1c68:	0000dd24 	.word	0x0000dd24
    1c6c:	0000e35c 	.word	0x0000e35c
    1c70:	0000c8dd 	.word	0x0000c8dd
    1c74:	000019b9 	.word	0x000019b9
    1c78:	0000e37c 	.word	0x0000e37c

00001c7c <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    1c7c:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    1c7e:	4b1c      	ldr	r3, [pc, #112]	; (1cf0 <nm_drv_deinit+0x74>)
    1c80:	4798      	blx	r3
    1c82:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c84:	d10b      	bne.n	1c9e <nm_drv_deinit+0x22>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    1c86:	2000      	movs	r0, #0
    1c88:	4b1a      	ldr	r3, [pc, #104]	; (1cf4 <nm_drv_deinit+0x78>)
    1c8a:	4798      	blx	r3
    1c8c:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c8e:	d114      	bne.n	1cba <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
    1c90:	4b19      	ldr	r3, [pc, #100]	; (1cf8 <nm_drv_deinit+0x7c>)
    1c92:	4798      	blx	r3
    1c94:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c96:	d11d      	bne.n	1cd4 <nm_drv_deinit+0x58>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    1c98:	4b18      	ldr	r3, [pc, #96]	; (1cfc <nm_drv_deinit+0x80>)
    1c9a:	4798      	blx	r3
    1c9c:	e00b      	b.n	1cb6 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    1c9e:	22bb      	movs	r2, #187	; 0xbb
    1ca0:	0052      	lsls	r2, r2, #1
    1ca2:	4917      	ldr	r1, [pc, #92]	; (1d00 <nm_drv_deinit+0x84>)
    1ca4:	4817      	ldr	r0, [pc, #92]	; (1d04 <nm_drv_deinit+0x88>)
    1ca6:	4b18      	ldr	r3, [pc, #96]	; (1d08 <nm_drv_deinit+0x8c>)
    1ca8:	4798      	blx	r3
    1caa:	4818      	ldr	r0, [pc, #96]	; (1d0c <nm_drv_deinit+0x90>)
    1cac:	4b18      	ldr	r3, [pc, #96]	; (1d10 <nm_drv_deinit+0x94>)
    1cae:	4798      	blx	r3
    1cb0:	200d      	movs	r0, #13
    1cb2:	4b18      	ldr	r3, [pc, #96]	; (1d14 <nm_drv_deinit+0x98>)
    1cb4:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
    1cb6:	0020      	movs	r0, r4
    1cb8:	bd10      	pop	{r4, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    1cba:	227e      	movs	r2, #126	; 0x7e
    1cbc:	32ff      	adds	r2, #255	; 0xff
    1cbe:	4910      	ldr	r1, [pc, #64]	; (1d00 <nm_drv_deinit+0x84>)
    1cc0:	4810      	ldr	r0, [pc, #64]	; (1d04 <nm_drv_deinit+0x88>)
    1cc2:	4b11      	ldr	r3, [pc, #68]	; (1d08 <nm_drv_deinit+0x8c>)
    1cc4:	4798      	blx	r3
    1cc6:	4814      	ldr	r0, [pc, #80]	; (1d18 <nm_drv_deinit+0x9c>)
    1cc8:	4b11      	ldr	r3, [pc, #68]	; (1d10 <nm_drv_deinit+0x94>)
    1cca:	4798      	blx	r3
    1ccc:	200d      	movs	r0, #13
    1cce:	4b11      	ldr	r3, [pc, #68]	; (1d14 <nm_drv_deinit+0x98>)
    1cd0:	4798      	blx	r3
		goto ERR1;
    1cd2:	e7f0      	b.n	1cb6 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: fail init bus\n");
    1cd4:	2284      	movs	r2, #132	; 0x84
    1cd6:	32ff      	adds	r2, #255	; 0xff
    1cd8:	4909      	ldr	r1, [pc, #36]	; (1d00 <nm_drv_deinit+0x84>)
    1cda:	480a      	ldr	r0, [pc, #40]	; (1d04 <nm_drv_deinit+0x88>)
    1cdc:	4b0a      	ldr	r3, [pc, #40]	; (1d08 <nm_drv_deinit+0x8c>)
    1cde:	4798      	blx	r3
    1ce0:	480e      	ldr	r0, [pc, #56]	; (1d1c <nm_drv_deinit+0xa0>)
    1ce2:	4b0b      	ldr	r3, [pc, #44]	; (1d10 <nm_drv_deinit+0x94>)
    1ce4:	4798      	blx	r3
    1ce6:	200d      	movs	r0, #13
    1ce8:	4b0a      	ldr	r3, [pc, #40]	; (1d14 <nm_drv_deinit+0x98>)
    1cea:	4798      	blx	r3
		goto ERR1;
    1cec:	e7e3      	b.n	1cb6 <nm_drv_deinit+0x3a>
    1cee:	46c0      	nop			; (mov r8, r8)
    1cf0:	00001921 	.word	0x00001921
    1cf4:	00003221 	.word	0x00003221
    1cf8:	000019b9 	.word	0x000019b9
    1cfc:	00002399 	.word	0x00002399
    1d00:	0000e2ec 	.word	0x0000e2ec
    1d04:	0000dd24 	.word	0x0000dd24
    1d08:	0000c7c1 	.word	0x0000c7c1
    1d0c:	0000e2fc 	.word	0x0000e2fc
    1d10:	0000c8dd 	.word	0x0000c8dd
    1d14:	0000c7f5 	.word	0x0000c7f5
    1d18:	0000e31c 	.word	0x0000e31c
    1d1c:	0000e340 	.word	0x0000e340

00001d20 <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    1d20:	b500      	push	{lr}
    1d22:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    1d24:	ab01      	add	r3, sp, #4
    1d26:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    1d28:	2200      	movs	r2, #0
    1d2a:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    1d2c:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1d2e:	0019      	movs	r1, r3
    1d30:	2003      	movs	r0, #3
    1d32:	4b02      	ldr	r3, [pc, #8]	; (1d3c <nmi_spi_write+0x1c>)
    1d34:	4798      	blx	r3
}
    1d36:	b005      	add	sp, #20
    1d38:	bd00      	pop	{pc}
    1d3a:	46c0      	nop			; (mov r8, r8)
    1d3c:	000003e1 	.word	0x000003e1

00001d40 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    1d40:	b570      	push	{r4, r5, r6, lr}
    1d42:	b084      	sub	sp, #16
    1d44:	ac08      	add	r4, sp, #32
    1d46:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    1d48:	ac01      	add	r4, sp, #4
    1d4a:	7020      	strb	r0, [r4, #0]
	switch(cmd) 
    1d4c:	303f      	adds	r0, #63	; 0x3f
    1d4e:	b2c4      	uxtb	r4, r0
    1d50:	2c0e      	cmp	r4, #14
    1d52:	d900      	bls.n	1d56 <spi_cmd+0x16>
    1d54:	e084      	b.n	1e60 <spi_cmd+0x120>
    1d56:	00a0      	lsls	r0, r4, #2
    1d58:	4c4f      	ldr	r4, [pc, #316]	; (1e98 <spi_cmd+0x158>)
    1d5a:	5820      	ldr	r0, [r4, r0]
    1d5c:	4687      	mov	pc, r0
	{
		case CMD_SINGLE_READ:				/* single word (4 bytes) read */
			bc[1] = (uint8)(adr >> 16);
    1d5e:	ab01      	add	r3, sp, #4
    1d60:	0c0a      	lsrs	r2, r1, #16
    1d62:	705a      	strb	r2, [r3, #1]
			bc[2] = (uint8)(adr >> 8);
    1d64:	0a0a      	lsrs	r2, r1, #8
    1d66:	709a      	strb	r2, [r3, #2]
			bc[3] = (uint8)adr;
    1d68:	70d9      	strb	r1, [r3, #3]
			len = 5;
    1d6a:	2105      	movs	r1, #5
			break;
	}

	if(result) 
	{
		if (!gu8Crc_off)
    1d6c:	4b4b      	ldr	r3, [pc, #300]	; (1e9c <spi_cmd+0x15c>)
    1d6e:	781b      	ldrb	r3, [r3, #0]
    1d70:	2b00      	cmp	r3, #0
    1d72:	d077      	beq.n	1e64 <spi_cmd+0x124>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
		else
			len-=1;
    1d74:	3901      	subs	r1, #1
    1d76:	b2c9      	uxtb	r1, r1
    1d78:	e083      	b.n	1e82 <spi_cmd+0x142>
			bc[1] = (uint8)(adr >> 8);
    1d7a:	0a0b      	lsrs	r3, r1, #8
    1d7c:	b2db      	uxtb	r3, r3
			if(clockless)  bc[1] |= (1 << 7);
    1d7e:	2d00      	cmp	r5, #0
    1d80:	d107      	bne.n	1d92 <spi_cmd+0x52>
			bc[1] = (uint8)(adr >> 8);
    1d82:	aa01      	add	r2, sp, #4
    1d84:	7053      	strb	r3, [r2, #1]
			bc[2] = (uint8)adr;
    1d86:	ab01      	add	r3, sp, #4
    1d88:	7099      	strb	r1, [r3, #2]
			bc[3] = 0x00;
    1d8a:	2200      	movs	r2, #0
    1d8c:	70da      	strb	r2, [r3, #3]
			len = 5;
    1d8e:	2105      	movs	r1, #5
			break;
    1d90:	e7ec      	b.n	1d6c <spi_cmd+0x2c>
			if(clockless)  bc[1] |= (1 << 7);
    1d92:	2280      	movs	r2, #128	; 0x80
    1d94:	4252      	negs	r2, r2
    1d96:	4313      	orrs	r3, r2
    1d98:	aa01      	add	r2, sp, #4
    1d9a:	7053      	strb	r3, [r2, #1]
    1d9c:	e7f3      	b.n	1d86 <spi_cmd+0x46>
			bc[1] = 0x00;
    1d9e:	ab01      	add	r3, sp, #4
    1da0:	2200      	movs	r2, #0
    1da2:	705a      	strb	r2, [r3, #1]
			bc[2] = 0x00;
    1da4:	709a      	strb	r2, [r3, #2]
			bc[3] = 0x00;
    1da6:	70da      	strb	r2, [r3, #3]
			len = 5;
    1da8:	2105      	movs	r1, #5
			break;
    1daa:	e7df      	b.n	1d6c <spi_cmd+0x2c>
			bc[1] = 0x00;
    1dac:	ab01      	add	r3, sp, #4
    1dae:	2200      	movs	r2, #0
    1db0:	705a      	strb	r2, [r3, #1]
			bc[2] = 0x00;
    1db2:	709a      	strb	r2, [r3, #2]
			bc[3] = 0x00;
    1db4:	70da      	strb	r2, [r3, #3]
			len = 5;
    1db6:	2105      	movs	r1, #5
			break;
    1db8:	e7d8      	b.n	1d6c <spi_cmd+0x2c>
			bc[1] = 0xff;
    1dba:	ab01      	add	r3, sp, #4
    1dbc:	22ff      	movs	r2, #255	; 0xff
    1dbe:	705a      	strb	r2, [r3, #1]
			bc[2] = 0xff;
    1dc0:	709a      	strb	r2, [r3, #2]
			bc[3] = 0xff;
    1dc2:	70da      	strb	r2, [r3, #3]
			len = 5;
    1dc4:	2105      	movs	r1, #5
			break;
    1dc6:	e7d1      	b.n	1d6c <spi_cmd+0x2c>
			bc[1] = (uint8)(adr >> 16);
    1dc8:	aa01      	add	r2, sp, #4
    1dca:	0c08      	lsrs	r0, r1, #16
    1dcc:	7050      	strb	r0, [r2, #1]
			bc[2] = (uint8)(adr >> 8);
    1dce:	0a08      	lsrs	r0, r1, #8
    1dd0:	7090      	strb	r0, [r2, #2]
			bc[3] = (uint8)adr;
    1dd2:	70d1      	strb	r1, [r2, #3]
			bc[4] = (uint8)(sz >> 8);
    1dd4:	0a19      	lsrs	r1, r3, #8
    1dd6:	7111      	strb	r1, [r2, #4]
			bc[5] = (uint8)(sz);
    1dd8:	7153      	strb	r3, [r2, #5]
			len = 7;
    1dda:	2107      	movs	r1, #7
			break;
    1ddc:	e7c6      	b.n	1d6c <spi_cmd+0x2c>
			bc[1] = (uint8)(adr >> 16);
    1dde:	aa01      	add	r2, sp, #4
    1de0:	0c08      	lsrs	r0, r1, #16
    1de2:	7050      	strb	r0, [r2, #1]
			bc[2] = (uint8)(adr >> 8);
    1de4:	0a08      	lsrs	r0, r1, #8
    1de6:	7090      	strb	r0, [r2, #2]
			bc[3] = (uint8)adr;
    1de8:	70d1      	strb	r1, [r2, #3]
			bc[4] = (uint8)(sz >> 16);
    1dea:	0c19      	lsrs	r1, r3, #16
    1dec:	7111      	strb	r1, [r2, #4]
			bc[5] = (uint8)(sz >> 8);
    1dee:	0a19      	lsrs	r1, r3, #8
    1df0:	7151      	strb	r1, [r2, #5]
			bc[6] = (uint8)(sz);
    1df2:	7193      	strb	r3, [r2, #6]
			len = 8;
    1df4:	2108      	movs	r1, #8
			break;
    1df6:	e7b9      	b.n	1d6c <spi_cmd+0x2c>
			bc[1] = (uint8)(adr >> 8);
    1df8:	0a0b      	lsrs	r3, r1, #8
    1dfa:	b2db      	uxtb	r3, r3
			if(clockless)  bc[1] |= (1 << 7);
    1dfc:	2d00      	cmp	r5, #0
    1dfe:	d10c      	bne.n	1e1a <spi_cmd+0xda>
			bc[1] = (uint8)(adr >> 8);
    1e00:	a801      	add	r0, sp, #4
    1e02:	7043      	strb	r3, [r0, #1]
			bc[2] = (uint8)(adr);
    1e04:	ab01      	add	r3, sp, #4
    1e06:	7099      	strb	r1, [r3, #2]
			bc[3] = (uint8)(u32data >> 24);
    1e08:	0e11      	lsrs	r1, r2, #24
    1e0a:	70d9      	strb	r1, [r3, #3]
			bc[4] = (uint8)(u32data >> 16);
    1e0c:	0c11      	lsrs	r1, r2, #16
    1e0e:	7119      	strb	r1, [r3, #4]
			bc[5] = (uint8)(u32data >> 8);
    1e10:	0a11      	lsrs	r1, r2, #8
    1e12:	7159      	strb	r1, [r3, #5]
			bc[6] = (uint8)(u32data);
    1e14:	719a      	strb	r2, [r3, #6]
			len = 8;
    1e16:	2108      	movs	r1, #8
			break;
    1e18:	e7a8      	b.n	1d6c <spi_cmd+0x2c>
			if(clockless)  bc[1] |= (1 << 7);
    1e1a:	2080      	movs	r0, #128	; 0x80
    1e1c:	4240      	negs	r0, r0
    1e1e:	4303      	orrs	r3, r0
    1e20:	a801      	add	r0, sp, #4
    1e22:	7043      	strb	r3, [r0, #1]
    1e24:	e7ee      	b.n	1e04 <spi_cmd+0xc4>
			bc[1] = (uint8)(adr >> 16);
    1e26:	ab01      	add	r3, sp, #4
    1e28:	0c08      	lsrs	r0, r1, #16
    1e2a:	7058      	strb	r0, [r3, #1]
			bc[2] = (uint8)(adr >> 8);
    1e2c:	0a08      	lsrs	r0, r1, #8
    1e2e:	7098      	strb	r0, [r3, #2]
			bc[3] = (uint8)(adr);
    1e30:	70d9      	strb	r1, [r3, #3]
			bc[4] = (uint8)(u32data >> 24);
    1e32:	0e11      	lsrs	r1, r2, #24
    1e34:	7119      	strb	r1, [r3, #4]
			bc[5] = (uint8)(u32data >> 16);
    1e36:	0c11      	lsrs	r1, r2, #16
    1e38:	7159      	strb	r1, [r3, #5]
			bc[6] = (uint8)(u32data >> 8);
    1e3a:	0a11      	lsrs	r1, r2, #8
    1e3c:	7199      	strb	r1, [r3, #6]
			bc[7] = (uint8)(u32data);
    1e3e:	71da      	strb	r2, [r3, #7]
			len = 9;
    1e40:	2109      	movs	r1, #9
			break;
    1e42:	e793      	b.n	1d6c <spi_cmd+0x2c>

		if(M2M_SUCCESS != nmi_spi_write(bc, len)) 
		{
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    1e44:	2234      	movs	r2, #52	; 0x34
    1e46:	32ff      	adds	r2, #255	; 0xff
    1e48:	4915      	ldr	r1, [pc, #84]	; (1ea0 <spi_cmd+0x160>)
    1e4a:	4816      	ldr	r0, [pc, #88]	; (1ea4 <spi_cmd+0x164>)
    1e4c:	4b16      	ldr	r3, [pc, #88]	; (1ea8 <spi_cmd+0x168>)
    1e4e:	4798      	blx	r3
    1e50:	4816      	ldr	r0, [pc, #88]	; (1eac <spi_cmd+0x16c>)
    1e52:	4b17      	ldr	r3, [pc, #92]	; (1eb0 <spi_cmd+0x170>)
    1e54:	4798      	blx	r3
    1e56:	200d      	movs	r0, #13
    1e58:	4b16      	ldr	r3, [pc, #88]	; (1eb4 <spi_cmd+0x174>)
    1e5a:	4798      	blx	r3
			result = N_FAIL;
    1e5c:	2300      	movs	r3, #0
    1e5e:	e017      	b.n	1e90 <spi_cmd+0x150>
	switch(cmd) 
    1e60:	2300      	movs	r3, #0
    1e62:	e015      	b.n	1e90 <spi_cmd+0x150>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1e64:	1e4e      	subs	r6, r1, #1
    1e66:	aa01      	add	r2, sp, #4
    1e68:	1995      	adds	r5, r2, r6
    1e6a:	237f      	movs	r3, #127	; 0x7f
	return crc7_syndrome_table[(crc << 1) ^ data];
    1e6c:	4c12      	ldr	r4, [pc, #72]	; (1eb8 <spi_cmd+0x178>)
    1e6e:	005b      	lsls	r3, r3, #1
    1e70:	7810      	ldrb	r0, [r2, #0]
    1e72:	4043      	eors	r3, r0
    1e74:	5ce3      	ldrb	r3, [r4, r3]
    1e76:	3201      	adds	r2, #1
	while (len--)
    1e78:	42aa      	cmp	r2, r5
    1e7a:	d1f8      	bne.n	1e6e <spi_cmd+0x12e>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1e7c:	005b      	lsls	r3, r3, #1
    1e7e:	aa01      	add	r2, sp, #4
    1e80:	5593      	strb	r3, [r2, r6]
		if(M2M_SUCCESS != nmi_spi_write(bc, len)) 
    1e82:	b289      	uxth	r1, r1
    1e84:	a801      	add	r0, sp, #4
    1e86:	4b0d      	ldr	r3, [pc, #52]	; (1ebc <spi_cmd+0x17c>)
    1e88:	4798      	blx	r3
    1e8a:	2301      	movs	r3, #1
    1e8c:	2800      	cmp	r0, #0
    1e8e:	d1d9      	bne.n	1e44 <spi_cmd+0x104>
		}
	}

	return result;
}
    1e90:	0018      	movs	r0, r3
    1e92:	b004      	add	sp, #16
    1e94:	bd70      	pop	{r4, r5, r6, pc}
    1e96:	46c0      	nop			; (mov r8, r8)
    1e98:	0000e3a8 	.word	0x0000e3a8
    1e9c:	2000016c 	.word	0x2000016c
    1ea0:	0000e3e8 	.word	0x0000e3e8
    1ea4:	0000dd24 	.word	0x0000dd24
    1ea8:	0000c7c1 	.word	0x0000c7c1
    1eac:	0000e878 	.word	0x0000e878
    1eb0:	0000c8dd 	.word	0x0000c8dd
    1eb4:	0000c7f5 	.word	0x0000c7f5
    1eb8:	0000e474 	.word	0x0000e474
    1ebc:	00001d21 	.word	0x00001d21

00001ec0 <nmi_spi_read>:
{
    1ec0:	b500      	push	{lr}
    1ec2:	b085      	sub	sp, #20
	spi.pu8InBuf = NULL;
    1ec4:	ab01      	add	r3, sp, #4
    1ec6:	2200      	movs	r2, #0
    1ec8:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    1eca:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    1ecc:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1ece:	0019      	movs	r1, r3
    1ed0:	2003      	movs	r0, #3
    1ed2:	4b02      	ldr	r3, [pc, #8]	; (1edc <nmi_spi_read+0x1c>)
    1ed4:	4798      	blx	r3
}
    1ed6:	b005      	add	sp, #20
    1ed8:	bd00      	pop	{pc}
    1eda:	46c0      	nop			; (mov r8, r8)
    1edc:	000003e1 	.word	0x000003e1

00001ee0 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    1ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ee2:	46c6      	mov	lr, r8
    1ee4:	b500      	push	{lr}
    1ee6:	b082      	sub	sp, #8
    1ee8:	0007      	movs	r7, r0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    1eea:	28cf      	cmp	r0, #207	; 0xcf
    1eec:	d02b      	beq.n	1f46 <spi_cmd_rsp+0x66>
    1eee:	0003      	movs	r3, r0
    1ef0:	333b      	adds	r3, #59	; 0x3b
    1ef2:	b2db      	uxtb	r3, r3
    1ef4:	2b01      	cmp	r3, #1
    1ef6:	d926      	bls.n	1f46 <spi_cmd_rsp+0x66>
{
    1ef8:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1efa:	466b      	mov	r3, sp
    1efc:	1dde      	adds	r6, r3, #7
    1efe:	4b26      	ldr	r3, [pc, #152]	; (1f98 <spi_cmd_rsp+0xb8>)
    1f00:	4698      	mov	r8, r3
    1f02:	2101      	movs	r1, #1
    1f04:	0030      	movs	r0, r6
    1f06:	47c0      	blx	r8
    1f08:	1e05      	subs	r5, r0, #0
    1f0a:	d125      	bne.n	1f58 <spi_cmd_rsp+0x78>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    1f0c:	7833      	ldrb	r3, [r6, #0]
    1f0e:	42bb      	cmp	r3, r7
    1f10:	d030      	beq.n	1f74 <spi_cmd_rsp+0x94>
    1f12:	3c01      	subs	r4, #1
    1f14:	b2e4      	uxtb	r4, r4
    1f16:	2c00      	cmp	r4, #0
    1f18:	d1f3      	bne.n	1f02 <spi_cmd_rsp+0x22>
    1f1a:	340b      	adds	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f1c:	466b      	mov	r3, sp
    1f1e:	1dde      	adds	r6, r3, #7
    1f20:	4f1d      	ldr	r7, [pc, #116]	; (1f98 <spi_cmd_rsp+0xb8>)
    1f22:	2101      	movs	r1, #1
    1f24:	0030      	movs	r0, r6
    1f26:	47b8      	blx	r7
    1f28:	2800      	cmp	r0, #0
    1f2a:	d125      	bne.n	1f78 <spi_cmd_rsp+0x98>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    1f2c:	7833      	ldrb	r3, [r6, #0]
    1f2e:	2b00      	cmp	r3, #0
    1f30:	d02f      	beq.n	1f92 <spi_cmd_rsp+0xb2>
    1f32:	3c01      	subs	r4, #1
    1f34:	b2e4      	uxtb	r4, r4
    1f36:	2c00      	cmp	r4, #0
    1f38:	d1f3      	bne.n	1f22 <spi_cmd_rsp+0x42>
	sint8 result = N_OK;
    1f3a:	2501      	movs	r5, #1

_fail_:

	return result;
}
    1f3c:	0028      	movs	r0, r5
    1f3e:	b002      	add	sp, #8
    1f40:	bc04      	pop	{r2}
    1f42:	4690      	mov	r8, r2
    1f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f46:	2101      	movs	r1, #1
    1f48:	466b      	mov	r3, sp
    1f4a:	1dd8      	adds	r0, r3, #7
    1f4c:	4b12      	ldr	r3, [pc, #72]	; (1f98 <spi_cmd_rsp+0xb8>)
    1f4e:	4798      	blx	r3
			result = N_FAIL;
    1f50:	2500      	movs	r5, #0
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f52:	2800      	cmp	r0, #0
    1f54:	d0d0      	beq.n	1ef8 <spi_cmd_rsp+0x18>
    1f56:	e7f1      	b.n	1f3c <spi_cmd_rsp+0x5c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1f58:	22b7      	movs	r2, #183	; 0xb7
    1f5a:	0052      	lsls	r2, r2, #1
    1f5c:	490f      	ldr	r1, [pc, #60]	; (1f9c <spi_cmd_rsp+0xbc>)
    1f5e:	4810      	ldr	r0, [pc, #64]	; (1fa0 <spi_cmd_rsp+0xc0>)
    1f60:	4b10      	ldr	r3, [pc, #64]	; (1fa4 <spi_cmd_rsp+0xc4>)
    1f62:	4798      	blx	r3
    1f64:	4810      	ldr	r0, [pc, #64]	; (1fa8 <spi_cmd_rsp+0xc8>)
    1f66:	4b11      	ldr	r3, [pc, #68]	; (1fac <spi_cmd_rsp+0xcc>)
    1f68:	4798      	blx	r3
    1f6a:	200d      	movs	r0, #13
    1f6c:	4b10      	ldr	r3, [pc, #64]	; (1fb0 <spi_cmd_rsp+0xd0>)
    1f6e:	4798      	blx	r3
			result = N_FAIL;
    1f70:	2500      	movs	r5, #0
			goto _fail_;
    1f72:	e7e3      	b.n	1f3c <spi_cmd_rsp+0x5c>
    1f74:	240b      	movs	r4, #11
    1f76:	e7d1      	b.n	1f1c <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1f78:	22be      	movs	r2, #190	; 0xbe
    1f7a:	0052      	lsls	r2, r2, #1
    1f7c:	4907      	ldr	r1, [pc, #28]	; (1f9c <spi_cmd_rsp+0xbc>)
    1f7e:	4808      	ldr	r0, [pc, #32]	; (1fa0 <spi_cmd_rsp+0xc0>)
    1f80:	4b08      	ldr	r3, [pc, #32]	; (1fa4 <spi_cmd_rsp+0xc4>)
    1f82:	4798      	blx	r3
    1f84:	4808      	ldr	r0, [pc, #32]	; (1fa8 <spi_cmd_rsp+0xc8>)
    1f86:	4b09      	ldr	r3, [pc, #36]	; (1fac <spi_cmd_rsp+0xcc>)
    1f88:	4798      	blx	r3
    1f8a:	200d      	movs	r0, #13
    1f8c:	4b08      	ldr	r3, [pc, #32]	; (1fb0 <spi_cmd_rsp+0xd0>)
    1f8e:	4798      	blx	r3
			goto _fail_;
    1f90:	e7d4      	b.n	1f3c <spi_cmd_rsp+0x5c>
	sint8 result = N_OK;
    1f92:	2501      	movs	r5, #1
    1f94:	e7d2      	b.n	1f3c <spi_cmd_rsp+0x5c>
    1f96:	46c0      	nop			; (mov r8, r8)
    1f98:	00001ec1 	.word	0x00001ec1
    1f9c:	0000e400 	.word	0x0000e400
    1fa0:	0000dd24 	.word	0x0000dd24
    1fa4:	0000c7c1 	.word	0x0000c7c1
    1fa8:	0000e8a4 	.word	0x0000e8a4
    1fac:	0000c8dd 	.word	0x0000c8dd
    1fb0:	0000c7f5 	.word	0x0000c7f5

00001fb4 <spi_data_read>:
	return result;
}
#endif

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    1fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fb6:	46de      	mov	lr, fp
    1fb8:	4657      	mov	r7, sl
    1fba:	464e      	mov	r6, r9
    1fbc:	4645      	mov	r5, r8
    1fbe:	b5e0      	push	{r5, r6, r7, lr}
    1fc0:	b087      	sub	sp, #28
    1fc2:	9001      	str	r0, [sp, #4]
    1fc4:	4689      	mov	r9, r1
    1fc6:	9202      	str	r2, [sp, #8]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    1fc8:	2300      	movs	r3, #0
    1fca:	469a      	mov	sl, r3
    1fcc:	2380      	movs	r3, #128	; 0x80
    1fce:	019b      	lsls	r3, r3, #6
    1fd0:	469b      	mov	fp, r3
    1fd2:	466a      	mov	r2, sp
    1fd4:	81d3      	strh	r3, [r2, #14]
		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
		do{
			if(M2M_SUCCESS != nmi_spi_read(&rsp, 1)) 
    1fd6:	4b3b      	ldr	r3, [pc, #236]	; (20c4 <STACK_SIZE+0xc4>)
    1fd8:	4698      	mov	r8, r3
    1fda:	e02f      	b.n	203c <STACK_SIZE+0x3c>
			{
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    1fdc:	22c3      	movs	r2, #195	; 0xc3
    1fde:	0092      	lsls	r2, r2, #2
    1fe0:	4939      	ldr	r1, [pc, #228]	; (20c8 <STACK_SIZE+0xc8>)
    1fe2:	483a      	ldr	r0, [pc, #232]	; (20cc <STACK_SIZE+0xcc>)
    1fe4:	4b3a      	ldr	r3, [pc, #232]	; (20d0 <STACK_SIZE+0xd0>)
    1fe6:	4798      	blx	r3
    1fe8:	483a      	ldr	r0, [pc, #232]	; (20d4 <STACK_SIZE+0xd4>)
    1fea:	4b3b      	ldr	r3, [pc, #236]	; (20d8 <STACK_SIZE+0xd8>)
    1fec:	4798      	blx	r3
    1fee:	200d      	movs	r0, #13
    1ff0:	4b3a      	ldr	r3, [pc, #232]	; (20dc <STACK_SIZE+0xdc>)
    1ff2:	4798      	blx	r3
    1ff4:	2500      	movs	r5, #0
		sz -= nbytes;

	}while(sz);

	return result;
}
    1ff6:	0028      	movs	r0, r5
    1ff8:	b007      	add	sp, #28
    1ffa:	bc3c      	pop	{r2, r3, r4, r5}
    1ffc:	4690      	mov	r8, r2
    1ffe:	4699      	mov	r9, r3
    2000:	46a2      	mov	sl, r4
    2002:	46ab      	mov	fp, r5
    2004:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(retry <= 0) 
    2006:	2c00      	cmp	r4, #0
    2008:	dd2e      	ble.n	2068 <STACK_SIZE+0x68>
		if(M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) 
    200a:	9b01      	ldr	r3, [sp, #4]
    200c:	4453      	add	r3, sl
    200e:	0018      	movs	r0, r3
    2010:	0039      	movs	r1, r7
    2012:	4b2c      	ldr	r3, [pc, #176]	; (20c4 <STACK_SIZE+0xc4>)
    2014:	4798      	blx	r3
    2016:	1e04      	subs	r4, r0, #0
    2018:	d133      	bne.n	2082 <STACK_SIZE+0x82>
		if(!clockless)
    201a:	9b02      	ldr	r3, [sp, #8]
    201c:	2b00      	cmp	r3, #0
    201e:	d103      	bne.n	2028 <STACK_SIZE+0x28>
			if(!gu8Crc_off) 
    2020:	4b2f      	ldr	r3, [pc, #188]	; (20e0 <STACK_SIZE+0xe0>)
    2022:	781b      	ldrb	r3, [r3, #0]
    2024:	2b00      	cmp	r3, #0
    2026:	d038      	beq.n	209a <STACK_SIZE+0x9a>
		ix += nbytes;
    2028:	4653      	mov	r3, sl
    202a:	18fb      	adds	r3, r7, r3
    202c:	b21b      	sxth	r3, r3
    202e:	469a      	mov	sl, r3
		sz -= nbytes;
    2030:	464b      	mov	r3, r9
    2032:	1bdf      	subs	r7, r3, r7
    2034:	b2bb      	uxth	r3, r7
    2036:	4699      	mov	r9, r3
	}while(sz);
    2038:	2b00      	cmp	r3, #0
    203a:	d041      	beq.n	20c0 <STACK_SIZE+0xc0>
    203c:	464f      	mov	r7, r9
    203e:	45d9      	cmp	r9, fp
    2040:	d901      	bls.n	2046 <STACK_SIZE+0x46>
    2042:	466b      	mov	r3, sp
    2044:	89df      	ldrh	r7, [r3, #14]
    2046:	b2bf      	uxth	r7, r7
		retry = SPI_RESP_RETRY_COUNT;
    2048:	240a      	movs	r4, #10
			if(M2M_SUCCESS != nmi_spi_read(&rsp, 1)) 
    204a:	ab04      	add	r3, sp, #16
    204c:	1cde      	adds	r6, r3, #3
    204e:	2101      	movs	r1, #1
    2050:	0030      	movs	r0, r6
    2052:	47c0      	blx	r8
    2054:	1e05      	subs	r5, r0, #0
    2056:	d1c1      	bne.n	1fdc <spi_data_read+0x28>
			if(((rsp >> 4) & 0xf) == 0xf){break;}
    2058:	7833      	ldrb	r3, [r6, #0]
    205a:	091b      	lsrs	r3, r3, #4
    205c:	2b0f      	cmp	r3, #15
    205e:	d0d2      	beq.n	2006 <STACK_SIZE+0x6>
    2060:	3c01      	subs	r4, #1
    2062:	b224      	sxth	r4, r4
		} while (retry--);
    2064:	1c63      	adds	r3, r4, #1
    2066:	d1f2      	bne.n	204e <STACK_SIZE+0x4e>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    2068:	4a1e      	ldr	r2, [pc, #120]	; (20e4 <STACK_SIZE+0xe4>)
    206a:	4917      	ldr	r1, [pc, #92]	; (20c8 <STACK_SIZE+0xc8>)
    206c:	4817      	ldr	r0, [pc, #92]	; (20cc <STACK_SIZE+0xcc>)
    206e:	4c18      	ldr	r4, [pc, #96]	; (20d0 <STACK_SIZE+0xd0>)
    2070:	47a0      	blx	r4
    2072:	ab04      	add	r3, sp, #16
    2074:	78d9      	ldrb	r1, [r3, #3]
    2076:	481c      	ldr	r0, [pc, #112]	; (20e8 <STACK_SIZE+0xe8>)
    2078:	47a0      	blx	r4
    207a:	200d      	movs	r0, #13
    207c:	4b17      	ldr	r3, [pc, #92]	; (20dc <STACK_SIZE+0xdc>)
    207e:	4798      	blx	r3
			break;
    2080:	e7b9      	b.n	1ff6 <spi_data_read+0x42>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    2082:	4a1a      	ldr	r2, [pc, #104]	; (20ec <STACK_SIZE+0xec>)
    2084:	4910      	ldr	r1, [pc, #64]	; (20c8 <STACK_SIZE+0xc8>)
    2086:	4811      	ldr	r0, [pc, #68]	; (20cc <STACK_SIZE+0xcc>)
    2088:	4b11      	ldr	r3, [pc, #68]	; (20d0 <STACK_SIZE+0xd0>)
    208a:	4798      	blx	r3
    208c:	4818      	ldr	r0, [pc, #96]	; (20f0 <STACK_SIZE+0xf0>)
    208e:	4b12      	ldr	r3, [pc, #72]	; (20d8 <STACK_SIZE+0xd8>)
    2090:	4798      	blx	r3
    2092:	200d      	movs	r0, #13
    2094:	4b11      	ldr	r3, [pc, #68]	; (20dc <STACK_SIZE+0xdc>)
    2096:	4798      	blx	r3
			break;
    2098:	e7ad      	b.n	1ff6 <spi_data_read+0x42>
				if(M2M_SUCCESS != nmi_spi_read(crc, 2)) 
    209a:	2102      	movs	r1, #2
    209c:	a805      	add	r0, sp, #20
    209e:	4b09      	ldr	r3, [pc, #36]	; (20c4 <STACK_SIZE+0xc4>)
    20a0:	4798      	blx	r3
    20a2:	2800      	cmp	r0, #0
    20a4:	d0c0      	beq.n	2028 <STACK_SIZE+0x28>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    20a6:	4a13      	ldr	r2, [pc, #76]	; (20f4 <STACK_SIZE+0xf4>)
    20a8:	4907      	ldr	r1, [pc, #28]	; (20c8 <STACK_SIZE+0xc8>)
    20aa:	4808      	ldr	r0, [pc, #32]	; (20cc <STACK_SIZE+0xcc>)
    20ac:	4b08      	ldr	r3, [pc, #32]	; (20d0 <STACK_SIZE+0xd0>)
    20ae:	4798      	blx	r3
    20b0:	4811      	ldr	r0, [pc, #68]	; (20f8 <STACK_SIZE+0xf8>)
    20b2:	4b09      	ldr	r3, [pc, #36]	; (20d8 <STACK_SIZE+0xd8>)
    20b4:	4798      	blx	r3
    20b6:	200d      	movs	r0, #13
    20b8:	4b08      	ldr	r3, [pc, #32]	; (20dc <STACK_SIZE+0xdc>)
    20ba:	4798      	blx	r3
					result = N_FAIL;
    20bc:	0025      	movs	r5, r4
					break;
    20be:	e79a      	b.n	1ff6 <spi_data_read+0x42>
    20c0:	2501      	movs	r5, #1
    20c2:	e798      	b.n	1ff6 <spi_data_read+0x42>
    20c4:	00001ec1 	.word	0x00001ec1
    20c8:	0000e40c 	.word	0x0000e40c
    20cc:	0000dd24 	.word	0x0000dd24
    20d0:	0000c7c1 	.word	0x0000c7c1
    20d4:	0000e8d8 	.word	0x0000e8d8
    20d8:	0000c8dd 	.word	0x0000c8dd
    20dc:	0000c7f5 	.word	0x0000c7f5
    20e0:	2000016c 	.word	0x2000016c
    20e4:	00000317 	.word	0x00000317
    20e8:	0000e90c 	.word	0x0000e90c
    20ec:	00000321 	.word	0x00000321
    20f0:	0000e93c 	.word	0x0000e93c
    20f4:	0000032f 	.word	0x0000032f
    20f8:	0000e96c 	.word	0x0000e96c

000020fc <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    20fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    20fe:	46d6      	mov	lr, sl
    2100:	464f      	mov	r7, r9
    2102:	4646      	mov	r6, r8
    2104:	b5c0      	push	{r6, r7, lr}
    2106:	b086      	sub	sp, #24
    2108:	9003      	str	r0, [sp, #12]
    210a:	9104      	str	r1, [sp, #16]
    210c:	2830      	cmp	r0, #48	; 0x30
    210e:	d80f      	bhi.n	2130 <spi_write_reg+0x34>
    2110:	4b30      	ldr	r3, [pc, #192]	; (21d4 <spi_write_reg+0xd8>)
    2112:	781f      	ldrb	r7, [r3, #0]
    2114:	b2fb      	uxtb	r3, r7
    2116:	9305      	str	r3, [sp, #20]
    2118:	2300      	movs	r3, #0
    211a:	2230      	movs	r2, #48	; 0x30
    211c:	9903      	ldr	r1, [sp, #12]
    211e:	428a      	cmp	r2, r1
    2120:	415b      	adcs	r3, r3
    2122:	b2db      	uxtb	r3, r3
    2124:	469a      	mov	sl, r3
    2126:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    2128:	4b2b      	ldr	r3, [pc, #172]	; (21d8 <spi_write_reg+0xdc>)
    212a:	4698      	mov	r8, r3
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    212c:	46d1      	mov	r9, sl
    212e:	e033      	b.n	2198 <spi_write_reg+0x9c>
    2130:	4b2a      	ldr	r3, [pc, #168]	; (21dc <spi_write_reg+0xe0>)
    2132:	781f      	ldrb	r7, [r3, #0]
    2134:	e7ee      	b.n	2114 <spi_write_reg+0x18>
	result = spi_cmd_rsp(cmd);
    2136:	9805      	ldr	r0, [sp, #20]
    2138:	4b29      	ldr	r3, [pc, #164]	; (21e0 <spi_write_reg+0xe4>)
    213a:	4798      	blx	r3
    213c:	0004      	movs	r4, r0
	if (result != N_OK) {
    213e:	2801      	cmp	r0, #1
    2140:	d041      	beq.n	21c6 <spi_write_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    2142:	4a28      	ldr	r2, [pc, #160]	; (21e4 <spi_write_reg+0xe8>)
    2144:	4928      	ldr	r1, [pc, #160]	; (21e8 <spi_write_reg+0xec>)
    2146:	4829      	ldr	r0, [pc, #164]	; (21ec <spi_write_reg+0xf0>)
    2148:	4e29      	ldr	r6, [pc, #164]	; (21f0 <spi_write_reg+0xf4>)
    214a:	47b0      	blx	r6
    214c:	9903      	ldr	r1, [sp, #12]
    214e:	4829      	ldr	r0, [pc, #164]	; (21f4 <spi_write_reg+0xf8>)
    2150:	47b0      	blx	r6
    2152:	200d      	movs	r0, #13
    2154:	4b28      	ldr	r3, [pc, #160]	; (21f8 <spi_write_reg+0xfc>)
    2156:	4798      	blx	r3

#endif
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    2158:	2001      	movs	r0, #1
    215a:	4e28      	ldr	r6, [pc, #160]	; (21fc <spi_write_reg+0x100>)
    215c:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    215e:	2300      	movs	r3, #0
    2160:	9300      	str	r3, [sp, #0]
    2162:	2200      	movs	r2, #0
    2164:	2100      	movs	r1, #0
    2166:	20cf      	movs	r0, #207	; 0xcf
    2168:	4f1b      	ldr	r7, [pc, #108]	; (21d8 <spi_write_reg+0xdc>)
    216a:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    216c:	20cf      	movs	r0, #207	; 0xcf
    216e:	4b1c      	ldr	r3, [pc, #112]	; (21e0 <spi_write_reg+0xe4>)
    2170:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    2172:	22f0      	movs	r2, #240	; 0xf0
    2174:	0092      	lsls	r2, r2, #2
    2176:	491c      	ldr	r1, [pc, #112]	; (21e8 <spi_write_reg+0xec>)
    2178:	481c      	ldr	r0, [pc, #112]	; (21ec <spi_write_reg+0xf0>)
    217a:	4f1d      	ldr	r7, [pc, #116]	; (21f0 <spi_write_reg+0xf4>)
    217c:	47b8      	blx	r7
    217e:	9b04      	ldr	r3, [sp, #16]
    2180:	9a03      	ldr	r2, [sp, #12]
    2182:	0029      	movs	r1, r5
    2184:	481e      	ldr	r0, [pc, #120]	; (2200 <spi_write_reg+0x104>)
    2186:	47b8      	blx	r7
    2188:	200d      	movs	r0, #13
    218a:	4b1b      	ldr	r3, [pc, #108]	; (21f8 <spi_write_reg+0xfc>)
    218c:	4798      	blx	r3
		nm_bsp_sleep(1);
    218e:	2001      	movs	r0, #1
    2190:	47b0      	blx	r6
    2192:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    2194:	2d00      	cmp	r5, #0
    2196:	d016      	beq.n	21c6 <spi_write_reg+0xca>
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    2198:	464b      	mov	r3, r9
    219a:	9300      	str	r3, [sp, #0]
    219c:	2304      	movs	r3, #4
    219e:	9a04      	ldr	r2, [sp, #16]
    21a0:	9f03      	ldr	r7, [sp, #12]
    21a2:	0039      	movs	r1, r7
    21a4:	9805      	ldr	r0, [sp, #20]
    21a6:	47c0      	blx	r8
    21a8:	0004      	movs	r4, r0
	if (result != N_OK) {
    21aa:	2801      	cmp	r0, #1
    21ac:	d0c3      	beq.n	2136 <spi_write_reg+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    21ae:	4a15      	ldr	r2, [pc, #84]	; (2204 <spi_write_reg+0x108>)
    21b0:	490d      	ldr	r1, [pc, #52]	; (21e8 <spi_write_reg+0xec>)
    21b2:	480e      	ldr	r0, [pc, #56]	; (21ec <spi_write_reg+0xf0>)
    21b4:	4e0e      	ldr	r6, [pc, #56]	; (21f0 <spi_write_reg+0xf4>)
    21b6:	47b0      	blx	r6
    21b8:	0039      	movs	r1, r7
    21ba:	4813      	ldr	r0, [pc, #76]	; (2208 <spi_write_reg+0x10c>)
    21bc:	47b0      	blx	r6
    21be:	200d      	movs	r0, #13
    21c0:	4b0d      	ldr	r3, [pc, #52]	; (21f8 <spi_write_reg+0xfc>)
    21c2:	4798      	blx	r3
		goto _FAIL_;
    21c4:	e7c8      	b.n	2158 <spi_write_reg+0x5c>
	}

	return result;
}
    21c6:	0020      	movs	r0, r4
    21c8:	b006      	add	sp, #24
    21ca:	bc1c      	pop	{r2, r3, r4}
    21cc:	4690      	mov	r8, r2
    21ce:	4699      	mov	r9, r3
    21d0:	46a2      	mov	sl, r4
    21d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21d4:	0000e3e4 	.word	0x0000e3e4
    21d8:	00001d41 	.word	0x00001d41
    21dc:	0000e3e5 	.word	0x0000e3e5
    21e0:	00001ee1 	.word	0x00001ee1
    21e4:	000003ad 	.word	0x000003ad
    21e8:	0000e42c 	.word	0x0000e42c
    21ec:	0000dd24 	.word	0x0000dd24
    21f0:	0000c7c1 	.word	0x0000c7c1
    21f4:	0000ea64 	.word	0x0000ea64
    21f8:	0000c7f5 	.word	0x0000c7f5
    21fc:	000001c1 	.word	0x000001c1
    2200:	0000ea9c 	.word	0x0000ea9c
    2204:	000003a7 	.word	0x000003a7
    2208:	0000ea38 	.word	0x0000ea38

0000220c <spi_read_reg>:

	return result;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    220c:	b5f0      	push	{r4, r5, r6, r7, lr}
    220e:	46de      	mov	lr, fp
    2210:	4657      	mov	r7, sl
    2212:	464e      	mov	r6, r9
    2214:	4645      	mov	r5, r8
    2216:	b5e0      	push	{r5, r6, r7, lr}
    2218:	b087      	sub	sp, #28
    221a:	9002      	str	r0, [sp, #8]
    221c:	468b      	mov	fp, r1
    221e:	28ff      	cmp	r0, #255	; 0xff
    2220:	d80f      	bhi.n	2242 <spi_read_reg+0x36>
    2222:	4b42      	ldr	r3, [pc, #264]	; (232c <spi_read_reg+0x120>)
    2224:	781f      	ldrb	r7, [r3, #0]
    2226:	b2fb      	uxtb	r3, r7
    2228:	9303      	str	r3, [sp, #12]
    222a:	2300      	movs	r3, #0
    222c:	22ff      	movs	r2, #255	; 0xff
    222e:	9902      	ldr	r1, [sp, #8]
    2230:	428a      	cmp	r2, r1
    2232:	415b      	adcs	r3, r3
    2234:	b2db      	uxtb	r3, r3
    2236:	469a      	mov	sl, r3
    2238:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    223a:	4b3d      	ldr	r3, [pc, #244]	; (2330 <spi_read_reg+0x124>)
    223c:	4698      	mov	r8, r3
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    223e:	46d1      	mov	r9, sl
    2240:	e032      	b.n	22a8 <spi_read_reg+0x9c>
    2242:	4b3c      	ldr	r3, [pc, #240]	; (2334 <spi_read_reg+0x128>)
    2244:	781f      	ldrb	r7, [r3, #0]
    2246:	e7ee      	b.n	2226 <spi_read_reg+0x1a>
	result = spi_cmd_rsp(cmd);
    2248:	9803      	ldr	r0, [sp, #12]
    224a:	4b3b      	ldr	r3, [pc, #236]	; (2338 <spi_read_reg+0x12c>)
    224c:	4798      	blx	r3
    224e:	0004      	movs	r4, r0
	if(result != N_OK) 
    2250:	2801      	cmp	r0, #1
    2252:	d040      	beq.n	22d6 <spi_read_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    2254:	2286      	movs	r2, #134	; 0x86
    2256:	00d2      	lsls	r2, r2, #3
    2258:	4938      	ldr	r1, [pc, #224]	; (233c <spi_read_reg+0x130>)
    225a:	4839      	ldr	r0, [pc, #228]	; (2340 <spi_read_reg+0x134>)
    225c:	4e39      	ldr	r6, [pc, #228]	; (2344 <spi_read_reg+0x138>)
    225e:	47b0      	blx	r6
    2260:	9902      	ldr	r1, [sp, #8]
    2262:	4839      	ldr	r0, [pc, #228]	; (2348 <spi_read_reg+0x13c>)
    2264:	47b0      	blx	r6
    2266:	200d      	movs	r0, #13
    2268:	4b38      	ldr	r3, [pc, #224]	; (234c <spi_read_reg+0x140>)
    226a:	4798      	blx	r3
		
_FAIL_:
	if(result != N_OK)
	{
		
		nm_bsp_sleep(1);
    226c:	2001      	movs	r0, #1
    226e:	4e38      	ldr	r6, [pc, #224]	; (2350 <spi_read_reg+0x144>)
    2270:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2272:	2300      	movs	r3, #0
    2274:	9300      	str	r3, [sp, #0]
    2276:	2200      	movs	r2, #0
    2278:	2100      	movs	r1, #0
    227a:	20cf      	movs	r0, #207	; 0xcf
    227c:	4f2c      	ldr	r7, [pc, #176]	; (2330 <spi_read_reg+0x124>)
    227e:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    2280:	20cf      	movs	r0, #207	; 0xcf
    2282:	4b2d      	ldr	r3, [pc, #180]	; (2338 <spi_read_reg+0x12c>)
    2284:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    2286:	4a33      	ldr	r2, [pc, #204]	; (2354 <spi_read_reg+0x148>)
    2288:	492c      	ldr	r1, [pc, #176]	; (233c <spi_read_reg+0x130>)
    228a:	482d      	ldr	r0, [pc, #180]	; (2340 <spi_read_reg+0x134>)
    228c:	4f2d      	ldr	r7, [pc, #180]	; (2344 <spi_read_reg+0x138>)
    228e:	47b8      	blx	r7
    2290:	9a02      	ldr	r2, [sp, #8]
    2292:	0029      	movs	r1, r5
    2294:	4830      	ldr	r0, [pc, #192]	; (2358 <spi_read_reg+0x14c>)
    2296:	47b8      	blx	r7
    2298:	200d      	movs	r0, #13
    229a:	4b2c      	ldr	r3, [pc, #176]	; (234c <spi_read_reg+0x140>)
    229c:	4798      	blx	r3
		nm_bsp_sleep(1);
    229e:	2001      	movs	r0, #1
    22a0:	47b0      	blx	r6
    22a2:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    22a4:	2d00      	cmp	r5, #0
    22a6:	d038      	beq.n	231a <spi_read_reg+0x10e>
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    22a8:	464b      	mov	r3, r9
    22aa:	9300      	str	r3, [sp, #0]
    22ac:	2304      	movs	r3, #4
    22ae:	2200      	movs	r2, #0
    22b0:	9f02      	ldr	r7, [sp, #8]
    22b2:	0039      	movs	r1, r7
    22b4:	9803      	ldr	r0, [sp, #12]
    22b6:	47c0      	blx	r8
    22b8:	0004      	movs	r4, r0
	if(result != N_OK) 
    22ba:	2801      	cmp	r0, #1
    22bc:	d0c4      	beq.n	2248 <spi_read_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    22be:	4a27      	ldr	r2, [pc, #156]	; (235c <spi_read_reg+0x150>)
    22c0:	491e      	ldr	r1, [pc, #120]	; (233c <spi_read_reg+0x130>)
    22c2:	481f      	ldr	r0, [pc, #124]	; (2340 <spi_read_reg+0x134>)
    22c4:	4e1f      	ldr	r6, [pc, #124]	; (2344 <spi_read_reg+0x138>)
    22c6:	47b0      	blx	r6
    22c8:	0039      	movs	r1, r7
    22ca:	4825      	ldr	r0, [pc, #148]	; (2360 <spi_read_reg+0x154>)
    22cc:	47b0      	blx	r6
    22ce:	200d      	movs	r0, #13
    22d0:	4b1e      	ldr	r3, [pc, #120]	; (234c <spi_read_reg+0x140>)
    22d2:	4798      	blx	r3
		goto _FAIL_;
    22d4:	e7ca      	b.n	226c <spi_read_reg+0x60>
	result = spi_data_read(&tmp[0], 4, clockless);
    22d6:	464a      	mov	r2, r9
    22d8:	2104      	movs	r1, #4
    22da:	a805      	add	r0, sp, #20
    22dc:	4b21      	ldr	r3, [pc, #132]	; (2364 <spi_read_reg+0x158>)
    22de:	4798      	blx	r3
    22e0:	0004      	movs	r4, r0
	if(result != N_OK) 
    22e2:	2801      	cmp	r0, #1
    22e4:	d00c      	beq.n	2300 <spi_read_reg+0xf4>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    22e6:	2287      	movs	r2, #135	; 0x87
    22e8:	00d2      	lsls	r2, r2, #3
    22ea:	4914      	ldr	r1, [pc, #80]	; (233c <spi_read_reg+0x130>)
    22ec:	4814      	ldr	r0, [pc, #80]	; (2340 <spi_read_reg+0x134>)
    22ee:	4b15      	ldr	r3, [pc, #84]	; (2344 <spi_read_reg+0x138>)
    22f0:	4798      	blx	r3
    22f2:	481d      	ldr	r0, [pc, #116]	; (2368 <spi_read_reg+0x15c>)
    22f4:	4b1d      	ldr	r3, [pc, #116]	; (236c <spi_read_reg+0x160>)
    22f6:	4798      	blx	r3
    22f8:	200d      	movs	r0, #13
    22fa:	4b14      	ldr	r3, [pc, #80]	; (234c <spi_read_reg+0x140>)
    22fc:	4798      	blx	r3
		goto _FAIL_;
    22fe:	e7b5      	b.n	226c <spi_read_reg+0x60>
		((uint32)tmp[1] << 8) |
    2300:	aa05      	add	r2, sp, #20
    2302:	7853      	ldrb	r3, [r2, #1]
    2304:	021b      	lsls	r3, r3, #8
		((uint32)tmp[2] << 16) |
    2306:	7891      	ldrb	r1, [r2, #2]
    2308:	0409      	lsls	r1, r1, #16
		((uint32)tmp[1] << 8) |
    230a:	430b      	orrs	r3, r1
	*u32data = tmp[0] |
    230c:	7811      	ldrb	r1, [r2, #0]
		((uint32)tmp[1] << 8) |
    230e:	430b      	orrs	r3, r1
		((uint32)tmp[3] << 24);
    2310:	78d2      	ldrb	r2, [r2, #3]
    2312:	0612      	lsls	r2, r2, #24
		((uint32)tmp[2] << 16) |
    2314:	4313      	orrs	r3, r2
	*u32data = tmp[0] |
    2316:	465a      	mov	r2, fp
    2318:	6013      	str	r3, [r2, #0]
	}
		
	return result;
}
    231a:	0020      	movs	r0, r4
    231c:	b007      	add	sp, #28
    231e:	bc3c      	pop	{r2, r3, r4, r5}
    2320:	4690      	mov	r8, r2
    2322:	4699      	mov	r9, r3
    2324:	46a2      	mov	sl, r4
    2326:	46ab      	mov	fp, r5
    2328:	bdf0      	pop	{r4, r5, r6, r7, pc}
    232a:	46c0      	nop			; (mov r8, r8)
    232c:	0000e3e6 	.word	0x0000e3e6
    2330:	00001d41 	.word	0x00001d41
    2334:	0000e3e7 	.word	0x0000e3e7
    2338:	00001ee1 	.word	0x00001ee1
    233c:	0000e44c 	.word	0x0000e44c
    2340:	0000dd24 	.word	0x0000dd24
    2344:	0000c7c1 	.word	0x0000c7c1
    2348:	0000e9cc 	.word	0x0000e9cc
    234c:	0000c7f5 	.word	0x0000c7f5
    2350:	000001c1 	.word	0x000001c1
    2354:	00000451 	.word	0x00000451
    2358:	0000ea20 	.word	0x0000ea20
    235c:	00000429 	.word	0x00000429
    2360:	0000e9a0 	.word	0x0000e9a0
    2364:	00001fb5 	.word	0x00001fb5
    2368:	0000ea00 	.word	0x0000ea00
    236c:	0000c8dd 	.word	0x0000c8dd

00002370 <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
    2370:	b510      	push	{r4, lr}
    2372:	b082      	sub	sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2374:	2300      	movs	r3, #0
    2376:	9300      	str	r3, [sp, #0]
    2378:	2200      	movs	r2, #0
    237a:	2100      	movs	r1, #0
    237c:	20cf      	movs	r0, #207	; 0xcf
    237e:	4c04      	ldr	r4, [pc, #16]	; (2390 <nm_spi_reset+0x20>)
    2380:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    2382:	20cf      	movs	r0, #207	; 0xcf
    2384:	4b03      	ldr	r3, [pc, #12]	; (2394 <nm_spi_reset+0x24>)
    2386:	4798      	blx	r3
	return M2M_SUCCESS;
}
    2388:	2000      	movs	r0, #0
    238a:	b002      	add	sp, #8
    238c:	bd10      	pop	{r4, pc}
    238e:	46c0      	nop			; (mov r8, r8)
    2390:	00001d41 	.word	0x00001d41
    2394:	00001ee1 	.word	0x00001ee1

00002398 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    2398:	2200      	movs	r2, #0
    239a:	4b02      	ldr	r3, [pc, #8]	; (23a4 <nm_spi_deinit+0xc>)
    239c:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    239e:	2000      	movs	r0, #0
    23a0:	4770      	bx	lr
    23a2:	46c0      	nop			; (mov r8, r8)
    23a4:	2000016c 	.word	0x2000016c

000023a8 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    23a8:	b500      	push	{lr}
    23aa:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    23ac:	a901      	add	r1, sp, #4
    23ae:	4b02      	ldr	r3, [pc, #8]	; (23b8 <nm_spi_read_reg+0x10>)
    23b0:	4798      	blx	r3

	return u32Val;
}
    23b2:	9801      	ldr	r0, [sp, #4]
    23b4:	b003      	add	sp, #12
    23b6:	bd00      	pop	{pc}
    23b8:	0000220d 	.word	0x0000220d

000023bc <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    23bc:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    23be:	4b04      	ldr	r3, [pc, #16]	; (23d0 <nm_spi_read_reg_with_ret+0x14>)
    23c0:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    23c2:	2300      	movs	r3, #0
    23c4:	2801      	cmp	r0, #1
    23c6:	d101      	bne.n	23cc <nm_spi_read_reg_with_ret+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    23c8:	0018      	movs	r0, r3
    23ca:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    23cc:	3b06      	subs	r3, #6
    23ce:	e7fb      	b.n	23c8 <nm_spi_read_reg_with_ret+0xc>
    23d0:	0000220d 	.word	0x0000220d

000023d4 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    23d4:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    23d6:	4b04      	ldr	r3, [pc, #16]	; (23e8 <nm_spi_write_reg+0x14>)
    23d8:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    23da:	2300      	movs	r3, #0
    23dc:	2801      	cmp	r0, #1
    23de:	d101      	bne.n	23e4 <nm_spi_write_reg+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    23e0:	0018      	movs	r0, r3
    23e2:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    23e4:	3b06      	subs	r3, #6
    23e6:	e7fb      	b.n	23e0 <nm_spi_write_reg+0xc>
    23e8:	000020fd 	.word	0x000020fd

000023ec <nm_spi_init>:
{
    23ec:	b510      	push	{r4, lr}
    23ee:	b082      	sub	sp, #8
	uint32 reg = 0;
    23f0:	2300      	movs	r3, #0
    23f2:	9300      	str	r3, [sp, #0]
	gu8Crc_off = 0;
    23f4:	4a35      	ldr	r2, [pc, #212]	; (24cc <nm_spi_init+0xe0>)
    23f6:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    23f8:	4669      	mov	r1, sp
    23fa:	4835      	ldr	r0, [pc, #212]	; (24d0 <nm_spi_init+0xe4>)
    23fc:	4b35      	ldr	r3, [pc, #212]	; (24d4 <nm_spi_init+0xe8>)
    23fe:	4798      	blx	r3
    2400:	2800      	cmp	r0, #0
    2402:	d028      	beq.n	2456 <nm_spi_init+0x6a>
	if(gu8Crc_off == 0)
    2404:	4b31      	ldr	r3, [pc, #196]	; (24cc <nm_spi_init+0xe0>)
    2406:	781b      	ldrb	r3, [r3, #0]
    2408:	2b00      	cmp	r3, #0
    240a:	d10d      	bne.n	2428 <nm_spi_init+0x3c>
		reg &= ~0x70;
    240c:	337c      	adds	r3, #124	; 0x7c
    240e:	9900      	ldr	r1, [sp, #0]
    2410:	4399      	bics	r1, r3
		reg |= (0x5 << 4);
    2412:	3b2c      	subs	r3, #44	; 0x2c
    2414:	4319      	orrs	r1, r3
    2416:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    2418:	482d      	ldr	r0, [pc, #180]	; (24d0 <nm_spi_init+0xe4>)
    241a:	4b2f      	ldr	r3, [pc, #188]	; (24d8 <nm_spi_init+0xec>)
    241c:	4798      	blx	r3
    241e:	1e04      	subs	r4, r0, #0
    2420:	d039      	beq.n	2496 <nm_spi_init+0xaa>
		gu8Crc_off = 1;
    2422:	2201      	movs	r2, #1
    2424:	4b29      	ldr	r3, [pc, #164]	; (24cc <nm_spi_init+0xe0>)
    2426:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
    2428:	a901      	add	r1, sp, #4
    242a:	2080      	movs	r0, #128	; 0x80
    242c:	0140      	lsls	r0, r0, #5
    242e:	4b29      	ldr	r3, [pc, #164]	; (24d4 <nm_spi_init+0xe8>)
    2430:	4798      	blx	r3
    2432:	2800      	cmp	r0, #0
    2434:	d03b      	beq.n	24ae <nm_spi_init+0xc2>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    2436:	4c26      	ldr	r4, [pc, #152]	; (24d0 <nm_spi_init+0xe4>)
    2438:	0020      	movs	r0, r4
    243a:	4b28      	ldr	r3, [pc, #160]	; (24dc <nm_spi_init+0xf0>)
    243c:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    243e:	2370      	movs	r3, #112	; 0x70
    2440:	0001      	movs	r1, r0
    2442:	4399      	bics	r1, r3
	case 8192: val32 |= (5 << 4); break;
    2444:	2050      	movs	r0, #80	; 0x50
    2446:	4301      	orrs	r1, r0
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    2448:	0020      	movs	r0, r4
    244a:	4b25      	ldr	r3, [pc, #148]	; (24e0 <nm_spi_init+0xf4>)
    244c:	4798      	blx	r3
	return M2M_SUCCESS;
    244e:	2400      	movs	r4, #0
}
    2450:	0020      	movs	r0, r4
    2452:	b002      	add	sp, #8
    2454:	bd10      	pop	{r4, pc}
		gu8Crc_off = 1;
    2456:	2201      	movs	r2, #1
    2458:	4b1c      	ldr	r3, [pc, #112]	; (24cc <nm_spi_init+0xe0>)
    245a:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    245c:	4a21      	ldr	r2, [pc, #132]	; (24e4 <nm_spi_init+0xf8>)
    245e:	4922      	ldr	r1, [pc, #136]	; (24e8 <nm_spi_init+0xfc>)
    2460:	4822      	ldr	r0, [pc, #136]	; (24ec <nm_spi_init+0x100>)
    2462:	4b23      	ldr	r3, [pc, #140]	; (24f0 <nm_spi_init+0x104>)
    2464:	4798      	blx	r3
    2466:	4823      	ldr	r0, [pc, #140]	; (24f4 <nm_spi_init+0x108>)
    2468:	4b23      	ldr	r3, [pc, #140]	; (24f8 <nm_spi_init+0x10c>)
    246a:	4798      	blx	r3
    246c:	200d      	movs	r0, #13
    246e:	4b23      	ldr	r3, [pc, #140]	; (24fc <nm_spi_init+0x110>)
    2470:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    2472:	4669      	mov	r1, sp
    2474:	4816      	ldr	r0, [pc, #88]	; (24d0 <nm_spi_init+0xe4>)
    2476:	4b17      	ldr	r3, [pc, #92]	; (24d4 <nm_spi_init+0xe8>)
    2478:	4798      	blx	r3
    247a:	1e04      	subs	r4, r0, #0
    247c:	d1c2      	bne.n	2404 <nm_spi_init+0x18>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    247e:	4a20      	ldr	r2, [pc, #128]	; (2500 <nm_spi_init+0x114>)
    2480:	4919      	ldr	r1, [pc, #100]	; (24e8 <nm_spi_init+0xfc>)
    2482:	481a      	ldr	r0, [pc, #104]	; (24ec <nm_spi_init+0x100>)
    2484:	4b1a      	ldr	r3, [pc, #104]	; (24f0 <nm_spi_init+0x104>)
    2486:	4798      	blx	r3
    2488:	481e      	ldr	r0, [pc, #120]	; (2504 <nm_spi_init+0x118>)
    248a:	4b1b      	ldr	r3, [pc, #108]	; (24f8 <nm_spi_init+0x10c>)
    248c:	4798      	blx	r3
    248e:	200d      	movs	r0, #13
    2490:	4b1a      	ldr	r3, [pc, #104]	; (24fc <nm_spi_init+0x110>)
    2492:	4798      	blx	r3
			return 0;
    2494:	e7dc      	b.n	2450 <nm_spi_init+0x64>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    2496:	4a1c      	ldr	r2, [pc, #112]	; (2508 <nm_spi_init+0x11c>)
    2498:	4913      	ldr	r1, [pc, #76]	; (24e8 <nm_spi_init+0xfc>)
    249a:	4814      	ldr	r0, [pc, #80]	; (24ec <nm_spi_init+0x100>)
    249c:	4b14      	ldr	r3, [pc, #80]	; (24f0 <nm_spi_init+0x104>)
    249e:	4798      	blx	r3
    24a0:	481a      	ldr	r0, [pc, #104]	; (250c <nm_spi_init+0x120>)
    24a2:	4b15      	ldr	r3, [pc, #84]	; (24f8 <nm_spi_init+0x10c>)
    24a4:	4798      	blx	r3
    24a6:	200d      	movs	r0, #13
    24a8:	4b14      	ldr	r3, [pc, #80]	; (24fc <nm_spi_init+0x110>)
    24aa:	4798      	blx	r3
			return 0;
    24ac:	e7d0      	b.n	2450 <nm_spi_init+0x64>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    24ae:	4a18      	ldr	r2, [pc, #96]	; (2510 <nm_spi_init+0x124>)
    24b0:	490d      	ldr	r1, [pc, #52]	; (24e8 <nm_spi_init+0xfc>)
    24b2:	480e      	ldr	r0, [pc, #56]	; (24ec <nm_spi_init+0x100>)
    24b4:	4b0e      	ldr	r3, [pc, #56]	; (24f0 <nm_spi_init+0x104>)
    24b6:	4798      	blx	r3
    24b8:	4816      	ldr	r0, [pc, #88]	; (2514 <nm_spi_init+0x128>)
    24ba:	4b0f      	ldr	r3, [pc, #60]	; (24f8 <nm_spi_init+0x10c>)
    24bc:	4798      	blx	r3
    24be:	200d      	movs	r0, #13
    24c0:	4b0e      	ldr	r3, [pc, #56]	; (24fc <nm_spi_init+0x110>)
    24c2:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    24c4:	2406      	movs	r4, #6
    24c6:	4264      	negs	r4, r4
    24c8:	e7c2      	b.n	2450 <nm_spi_init+0x64>
    24ca:	46c0      	nop			; (mov r8, r8)
    24cc:	2000016c 	.word	0x2000016c
    24d0:	0000e824 	.word	0x0000e824
    24d4:	0000220d 	.word	0x0000220d
    24d8:	000020fd 	.word	0x000020fd
    24dc:	000023a9 	.word	0x000023a9
    24e0:	000023d5 	.word	0x000023d5
    24e4:	000004dc 	.word	0x000004dc
    24e8:	0000e468 	.word	0x0000e468
    24ec:	0000dd24 	.word	0x0000dd24
    24f0:	0000c7c1 	.word	0x0000c7c1
    24f4:	0000e574 	.word	0x0000e574
    24f8:	0000c8dd 	.word	0x0000c8dd
    24fc:	0000c7f5 	.word	0x0000c7f5
    2500:	000004df 	.word	0x000004df
    2504:	0000e5c4 	.word	0x0000e5c4
    2508:	000004e9 	.word	0x000004e9
    250c:	0000e5f0 	.word	0x0000e5f0
    2510:	000004f3 	.word	0x000004f3
    2514:	0000e624 	.word	0x0000e624

00002518 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2518:	b5f0      	push	{r4, r5, r6, r7, lr}
    251a:	46de      	mov	lr, fp
    251c:	4657      	mov	r7, sl
    251e:	464e      	mov	r6, r9
    2520:	4645      	mov	r5, r8
    2522:	b5e0      	push	{r5, r6, r7, lr}
    2524:	b087      	sub	sp, #28
    2526:	9002      	str	r0, [sp, #8]
    2528:	9103      	str	r1, [sp, #12]
    252a:	0016      	movs	r6, r2
    252c:	250a      	movs	r5, #10
	uint8 single_byte_workaround = 0;
    252e:	2300      	movs	r3, #0
    2530:	469b      	mov	fp, r3
	result = spi_cmd(cmd, addr, 0, size,0);
    2532:	2400      	movs	r4, #0
    2534:	4b3f      	ldr	r3, [pc, #252]	; (2634 <nm_spi_read_block+0x11c>)
    2536:	4698      	mov	r8, r3
	result = spi_cmd_rsp(cmd);
    2538:	46a9      	mov	r9, r5
    253a:	e038      	b.n	25ae <nm_spi_read_block+0x96>
		single_byte_workaround = 1;
    253c:	2301      	movs	r3, #1
    253e:	469b      	mov	fp, r3
		size = 2;
    2540:	3601      	adds	r6, #1
    2542:	e036      	b.n	25b2 <nm_spi_read_block+0x9a>
	result = spi_cmd_rsp(cmd);
    2544:	20c8      	movs	r0, #200	; 0xc8
    2546:	4b3c      	ldr	r3, [pc, #240]	; (2638 <nm_spi_read_block+0x120>)
    2548:	4798      	blx	r3
	if (result != N_OK) {
    254a:	2801      	cmp	r0, #1
    254c:	d046      	beq.n	25dc <nm_spi_read_block+0xc4>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    254e:	228f      	movs	r2, #143	; 0x8f
    2550:	00d2      	lsls	r2, r2, #3
    2552:	493a      	ldr	r1, [pc, #232]	; (263c <nm_spi_read_block+0x124>)
    2554:	483a      	ldr	r0, [pc, #232]	; (2640 <nm_spi_read_block+0x128>)
    2556:	4f3b      	ldr	r7, [pc, #236]	; (2644 <nm_spi_read_block+0x12c>)
    2558:	47b8      	blx	r7
    255a:	9902      	ldr	r1, [sp, #8]
    255c:	483a      	ldr	r0, [pc, #232]	; (2648 <nm_spi_read_block+0x130>)
    255e:	47b8      	blx	r7
    2560:	200d      	movs	r0, #13
    2562:	4b3a      	ldr	r3, [pc, #232]	; (264c <nm_spi_read_block+0x134>)
    2564:	4798      	blx	r3
		nm_bsp_sleep(1);
    2566:	2001      	movs	r0, #1
    2568:	4f39      	ldr	r7, [pc, #228]	; (2650 <nm_spi_read_block+0x138>)
    256a:	47b8      	blx	r7
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    256c:	9400      	str	r4, [sp, #0]
    256e:	0023      	movs	r3, r4
    2570:	0022      	movs	r2, r4
    2572:	0021      	movs	r1, r4
    2574:	20cf      	movs	r0, #207	; 0xcf
    2576:	4d2f      	ldr	r5, [pc, #188]	; (2634 <nm_spi_read_block+0x11c>)
    2578:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    257a:	20cf      	movs	r0, #207	; 0xcf
    257c:	4b2e      	ldr	r3, [pc, #184]	; (2638 <nm_spi_read_block+0x120>)
    257e:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    2580:	4a34      	ldr	r2, [pc, #208]	; (2654 <nm_spi_read_block+0x13c>)
    2582:	492e      	ldr	r1, [pc, #184]	; (263c <nm_spi_read_block+0x124>)
    2584:	482e      	ldr	r0, [pc, #184]	; (2640 <nm_spi_read_block+0x128>)
    2586:	4b2f      	ldr	r3, [pc, #188]	; (2644 <nm_spi_read_block+0x12c>)
    2588:	469a      	mov	sl, r3
    258a:	4798      	blx	r3
    258c:	0033      	movs	r3, r6
    258e:	9a02      	ldr	r2, [sp, #8]
    2590:	4649      	mov	r1, r9
    2592:	4831      	ldr	r0, [pc, #196]	; (2658 <nm_spi_read_block+0x140>)
    2594:	47d0      	blx	sl
    2596:	200d      	movs	r0, #13
    2598:	4b2c      	ldr	r3, [pc, #176]	; (264c <nm_spi_read_block+0x134>)
    259a:	4798      	blx	r3
		nm_bsp_sleep(1);
    259c:	2001      	movs	r0, #1
    259e:	47b8      	blx	r7
    25a0:	2301      	movs	r3, #1
    25a2:	425b      	negs	r3, r3
    25a4:	469c      	mov	ip, r3
    25a6:	44e1      	add	r9, ip
		if(retry) goto _RETRY_;
    25a8:	464b      	mov	r3, r9
    25aa:	2b00      	cmp	r3, #0
    25ac:	d039      	beq.n	2622 <nm_spi_read_block+0x10a>
	if (size == 1)
    25ae:	2e01      	cmp	r6, #1
    25b0:	d0c4      	beq.n	253c <nm_spi_read_block+0x24>
	result = spi_cmd(cmd, addr, 0, size,0);
    25b2:	9400      	str	r4, [sp, #0]
    25b4:	0033      	movs	r3, r6
    25b6:	0022      	movs	r2, r4
    25b8:	9d02      	ldr	r5, [sp, #8]
    25ba:	0029      	movs	r1, r5
    25bc:	20c8      	movs	r0, #200	; 0xc8
    25be:	47c0      	blx	r8
	if (result != N_OK) {
    25c0:	2801      	cmp	r0, #1
    25c2:	d0bf      	beq.n	2544 <nm_spi_read_block+0x2c>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    25c4:	4a25      	ldr	r2, [pc, #148]	; (265c <nm_spi_read_block+0x144>)
    25c6:	491d      	ldr	r1, [pc, #116]	; (263c <nm_spi_read_block+0x124>)
    25c8:	481d      	ldr	r0, [pc, #116]	; (2640 <nm_spi_read_block+0x128>)
    25ca:	4f1e      	ldr	r7, [pc, #120]	; (2644 <nm_spi_read_block+0x12c>)
    25cc:	47b8      	blx	r7
    25ce:	0029      	movs	r1, r5
    25d0:	4823      	ldr	r0, [pc, #140]	; (2660 <nm_spi_read_block+0x148>)
    25d2:	47b8      	blx	r7
    25d4:	200d      	movs	r0, #13
    25d6:	4b1d      	ldr	r3, [pc, #116]	; (264c <nm_spi_read_block+0x134>)
    25d8:	4798      	blx	r3
    25da:	e7c4      	b.n	2566 <nm_spi_read_block+0x4e>
	if (single_byte_workaround)
    25dc:	465b      	mov	r3, fp
    25de:	2b00      	cmp	r3, #0
    25e0:	d017      	beq.n	2612 <nm_spi_read_block+0xfa>
		result = spi_data_read(tmp, size,0);
    25e2:	af05      	add	r7, sp, #20
    25e4:	0022      	movs	r2, r4
    25e6:	0031      	movs	r1, r6
    25e8:	0038      	movs	r0, r7
    25ea:	4b1e      	ldr	r3, [pc, #120]	; (2664 <nm_spi_read_block+0x14c>)
    25ec:	4798      	blx	r3
		buf[0] = tmp[0];
    25ee:	783b      	ldrb	r3, [r7, #0]
    25f0:	9a03      	ldr	r2, [sp, #12]
    25f2:	7013      	strb	r3, [r2, #0]
	if (result != N_OK) {
    25f4:	2801      	cmp	r0, #1
    25f6:	d012      	beq.n	261e <nm_spi_read_block+0x106>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    25f8:	2291      	movs	r2, #145	; 0x91
    25fa:	00d2      	lsls	r2, r2, #3
    25fc:	490f      	ldr	r1, [pc, #60]	; (263c <nm_spi_read_block+0x124>)
    25fe:	4810      	ldr	r0, [pc, #64]	; (2640 <nm_spi_read_block+0x128>)
    2600:	4b10      	ldr	r3, [pc, #64]	; (2644 <nm_spi_read_block+0x12c>)
    2602:	4798      	blx	r3
    2604:	4818      	ldr	r0, [pc, #96]	; (2668 <nm_spi_read_block+0x150>)
    2606:	4b19      	ldr	r3, [pc, #100]	; (266c <nm_spi_read_block+0x154>)
    2608:	4798      	blx	r3
    260a:	200d      	movs	r0, #13
    260c:	4b0f      	ldr	r3, [pc, #60]	; (264c <nm_spi_read_block+0x134>)
    260e:	4798      	blx	r3
    2610:	e7a9      	b.n	2566 <nm_spi_read_block+0x4e>
		result = spi_data_read(buf, size,0);
    2612:	0022      	movs	r2, r4
    2614:	0031      	movs	r1, r6
    2616:	9803      	ldr	r0, [sp, #12]
    2618:	4b12      	ldr	r3, [pc, #72]	; (2664 <nm_spi_read_block+0x14c>)
    261a:	4798      	blx	r3
    261c:	e7ea      	b.n	25f4 <nm_spi_read_block+0xdc>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    261e:	2000      	movs	r0, #0
    2620:	e001      	b.n	2626 <nm_spi_read_block+0x10e>
	else s8Ret = M2M_ERR_BUS_FAIL;
    2622:	2006      	movs	r0, #6
    2624:	4240      	negs	r0, r0

	return s8Ret;
}
    2626:	b007      	add	sp, #28
    2628:	bc3c      	pop	{r2, r3, r4, r5}
    262a:	4690      	mov	r8, r2
    262c:	4699      	mov	r9, r3
    262e:	46a2      	mov	sl, r4
    2630:	46ab      	mov	fp, r5
    2632:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2634:	00001d41 	.word	0x00001d41
    2638:	00001ee1 	.word	0x00001ee1
    263c:	0000e45c 	.word	0x0000e45c
    2640:	0000dd24 	.word	0x0000dd24
    2644:	0000c7c1 	.word	0x0000c7c1
    2648:	0000e678 	.word	0x0000e678
    264c:	0000c7f5 	.word	0x0000c7f5
    2650:	000001c1 	.word	0x000001c1
    2654:	00000499 	.word	0x00000499
    2658:	0000e6d8 	.word	0x0000e6d8
    265c:	00000472 	.word	0x00000472
    2660:	0000e648 	.word	0x0000e648
    2664:	00001fb5 	.word	0x00001fb5
    2668:	0000e6b0 	.word	0x0000e6b0
    266c:	0000c8dd 	.word	0x0000c8dd

00002670 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2670:	b5f0      	push	{r4, r5, r6, r7, lr}
    2672:	46de      	mov	lr, fp
    2674:	4647      	mov	r7, r8
    2676:	b580      	push	{r7, lr}
    2678:	b089      	sub	sp, #36	; 0x24
    267a:	9004      	str	r0, [sp, #16]
    267c:	468b      	mov	fp, r1
    267e:	9203      	str	r2, [sp, #12]
    2680:	260a      	movs	r6, #10
    2682:	2780      	movs	r7, #128	; 0x80
    2684:	01bf      	lsls	r7, r7, #6
    2686:	466b      	mov	r3, sp
    2688:	82df      	strh	r7, [r3, #22]
    268a:	0035      	movs	r5, r6
    268c:	e02d      	b.n	26ea <nm_spi_write_block+0x7a>
		size = 2;
    268e:	3301      	adds	r3, #1
    2690:	9303      	str	r3, [sp, #12]
    2692:	e02d      	b.n	26f0 <nm_spi_write_block+0x80>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    2694:	4a82      	ldr	r2, [pc, #520]	; (28a0 <nm_spi_write_block+0x230>)
    2696:	4983      	ldr	r1, [pc, #524]	; (28a4 <nm_spi_write_block+0x234>)
    2698:	4883      	ldr	r0, [pc, #524]	; (28a8 <nm_spi_write_block+0x238>)
    269a:	4c84      	ldr	r4, [pc, #528]	; (28ac <nm_spi_write_block+0x23c>)
    269c:	47a0      	blx	r4
    269e:	0031      	movs	r1, r6
    26a0:	4883      	ldr	r0, [pc, #524]	; (28b0 <nm_spi_write_block+0x240>)
    26a2:	47a0      	blx	r4
    26a4:	200d      	movs	r0, #13
    26a6:	4b83      	ldr	r3, [pc, #524]	; (28b4 <nm_spi_write_block+0x244>)
    26a8:	4798      	blx	r3
		nm_bsp_sleep(1);
    26aa:	2001      	movs	r0, #1
    26ac:	4c82      	ldr	r4, [pc, #520]	; (28b8 <nm_spi_write_block+0x248>)
    26ae:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    26b0:	2300      	movs	r3, #0
    26b2:	9300      	str	r3, [sp, #0]
    26b4:	2200      	movs	r2, #0
    26b6:	2100      	movs	r1, #0
    26b8:	20cf      	movs	r0, #207	; 0xcf
    26ba:	4e80      	ldr	r6, [pc, #512]	; (28bc <nm_spi_write_block+0x24c>)
    26bc:	47b0      	blx	r6
		spi_cmd_rsp(CMD_RESET);
    26be:	20cf      	movs	r0, #207	; 0xcf
    26c0:	4b7f      	ldr	r3, [pc, #508]	; (28c0 <nm_spi_write_block+0x250>)
    26c2:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    26c4:	4a7f      	ldr	r2, [pc, #508]	; (28c4 <nm_spi_write_block+0x254>)
    26c6:	4977      	ldr	r1, [pc, #476]	; (28a4 <nm_spi_write_block+0x234>)
    26c8:	4877      	ldr	r0, [pc, #476]	; (28a8 <nm_spi_write_block+0x238>)
    26ca:	4e78      	ldr	r6, [pc, #480]	; (28ac <nm_spi_write_block+0x23c>)
    26cc:	47b0      	blx	r6
    26ce:	9b03      	ldr	r3, [sp, #12]
    26d0:	9a04      	ldr	r2, [sp, #16]
    26d2:	0029      	movs	r1, r5
    26d4:	487c      	ldr	r0, [pc, #496]	; (28c8 <nm_spi_write_block+0x258>)
    26d6:	47b0      	blx	r6
    26d8:	200d      	movs	r0, #13
    26da:	4b76      	ldr	r3, [pc, #472]	; (28b4 <nm_spi_write_block+0x244>)
    26dc:	4798      	blx	r3
		nm_bsp_sleep(1);
    26de:	2001      	movs	r0, #1
    26e0:	47a0      	blx	r4
    26e2:	3d01      	subs	r5, #1
		if(retry) goto _RETRY_;
    26e4:	2d00      	cmp	r5, #0
    26e6:	d100      	bne.n	26ea <nm_spi_write_block+0x7a>
    26e8:	e0d2      	b.n	2890 <nm_spi_write_block+0x220>
	if (size == 1)
    26ea:	9b03      	ldr	r3, [sp, #12]
    26ec:	2b01      	cmp	r3, #1
    26ee:	d0ce      	beq.n	268e <nm_spi_write_block+0x1e>
	result = spi_cmd(cmd, addr, 0, size,0);
    26f0:	2300      	movs	r3, #0
    26f2:	9300      	str	r3, [sp, #0]
    26f4:	9b03      	ldr	r3, [sp, #12]
    26f6:	2200      	movs	r2, #0
    26f8:	9e04      	ldr	r6, [sp, #16]
    26fa:	0031      	movs	r1, r6
    26fc:	20c7      	movs	r0, #199	; 0xc7
    26fe:	4c6f      	ldr	r4, [pc, #444]	; (28bc <nm_spi_write_block+0x24c>)
    2700:	47a0      	blx	r4
	if (result != N_OK) {
    2702:	2801      	cmp	r0, #1
    2704:	d1c6      	bne.n	2694 <nm_spi_write_block+0x24>
	result = spi_cmd_rsp(cmd);
    2706:	20c7      	movs	r0, #199	; 0xc7
    2708:	4b6d      	ldr	r3, [pc, #436]	; (28c0 <nm_spi_write_block+0x250>)
    270a:	4798      	blx	r3
	if (result != N_OK) {
    270c:	2801      	cmp	r0, #1
    270e:	d00b      	beq.n	2728 <nm_spi_write_block+0xb8>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    2710:	4a6e      	ldr	r2, [pc, #440]	; (28cc <nm_spi_write_block+0x25c>)
    2712:	4964      	ldr	r1, [pc, #400]	; (28a4 <nm_spi_write_block+0x234>)
    2714:	4864      	ldr	r0, [pc, #400]	; (28a8 <nm_spi_write_block+0x238>)
    2716:	4c65      	ldr	r4, [pc, #404]	; (28ac <nm_spi_write_block+0x23c>)
    2718:	47a0      	blx	r4
    271a:	9904      	ldr	r1, [sp, #16]
    271c:	486c      	ldr	r0, [pc, #432]	; (28d0 <nm_spi_write_block+0x260>)
    271e:	47a0      	blx	r4
    2720:	200d      	movs	r0, #13
    2722:	4b64      	ldr	r3, [pc, #400]	; (28b4 <nm_spi_write_block+0x244>)
    2724:	4798      	blx	r3
    2726:	e7c0      	b.n	26aa <nm_spi_write_block+0x3a>
	uint8 cmd, order, crc[2] = {0};
    2728:	2200      	movs	r2, #0
    272a:	ab07      	add	r3, sp, #28
    272c:	801a      	strh	r2, [r3, #0]
    272e:	9c03      	ldr	r4, [sp, #12]
	ix = 0;
    2730:	2600      	movs	r6, #0
				order = 0x1;
    2732:	46a8      	mov	r8, r5
    2734:	0035      	movs	r5, r6
    2736:	0026      	movs	r6, r4
    2738:	e021      	b.n	277e <nm_spi_write_block+0x10e>
				order = 0x2;
    273a:	2300      	movs	r3, #0
    273c:	42b7      	cmp	r7, r6
    273e:	415b      	adcs	r3, r3
    2740:	3302      	adds	r3, #2
		cmd |= order;
    2742:	200b      	movs	r0, #11
    2744:	aa04      	add	r2, sp, #16
    2746:	4694      	mov	ip, r2
    2748:	4460      	add	r0, ip
    274a:	2210      	movs	r2, #16
    274c:	4252      	negs	r2, r2
    274e:	4313      	orrs	r3, r2
    2750:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    2752:	2101      	movs	r1, #1
    2754:	4b5f      	ldr	r3, [pc, #380]	; (28d4 <nm_spi_write_block+0x264>)
    2756:	4798      	blx	r3
    2758:	2800      	cmp	r0, #0
    275a:	d11d      	bne.n	2798 <nm_spi_write_block+0x128>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    275c:	465b      	mov	r3, fp
    275e:	1958      	adds	r0, r3, r5
    2760:	0021      	movs	r1, r4
    2762:	4b5c      	ldr	r3, [pc, #368]	; (28d4 <nm_spi_write_block+0x264>)
    2764:	4798      	blx	r3
    2766:	2800      	cmp	r0, #0
    2768:	d12e      	bne.n	27c8 <nm_spi_write_block+0x158>
		if (!gu8Crc_off) {
    276a:	4b5b      	ldr	r3, [pc, #364]	; (28d8 <nm_spi_write_block+0x268>)
    276c:	781b      	ldrb	r3, [r3, #0]
    276e:	2b00      	cmp	r3, #0
    2770:	d037      	beq.n	27e2 <nm_spi_write_block+0x172>
		ix += nbytes;
    2772:	1965      	adds	r5, r4, r5
    2774:	b22d      	sxth	r5, r5
		sz -= nbytes;
    2776:	1b36      	subs	r6, r6, r4
    2778:	b2b6      	uxth	r6, r6
	} while (sz);
    277a:	2e00      	cmp	r6, #0
    277c:	d052      	beq.n	2824 <nm_spi_write_block+0x1b4>
    277e:	1c34      	adds	r4, r6, #0
    2780:	42be      	cmp	r6, r7
    2782:	d901      	bls.n	2788 <nm_spi_write_block+0x118>
    2784:	466b      	mov	r3, sp
    2786:	8adc      	ldrh	r4, [r3, #22]
    2788:	b2a4      	uxth	r4, r4
		if (ix == 0)  {
    278a:	2d00      	cmp	r5, #0
    278c:	d1d5      	bne.n	273a <nm_spi_write_block+0xca>
				order = 0x3;
    278e:	2303      	movs	r3, #3
			if (sz <= DATA_PKT_SZ)
    2790:	42be      	cmp	r6, r7
    2792:	d9d6      	bls.n	2742 <nm_spi_write_block+0xd2>
				order = 0x1;
    2794:	3b02      	subs	r3, #2
    2796:	e7d4      	b.n	2742 <nm_spi_write_block+0xd2>
    2798:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    279a:	4a50      	ldr	r2, [pc, #320]	; (28dc <nm_spi_write_block+0x26c>)
    279c:	4950      	ldr	r1, [pc, #320]	; (28e0 <nm_spi_write_block+0x270>)
    279e:	4842      	ldr	r0, [pc, #264]	; (28a8 <nm_spi_write_block+0x238>)
    27a0:	4b42      	ldr	r3, [pc, #264]	; (28ac <nm_spi_write_block+0x23c>)
    27a2:	4798      	blx	r3
    27a4:	484f      	ldr	r0, [pc, #316]	; (28e4 <nm_spi_write_block+0x274>)
    27a6:	4b50      	ldr	r3, [pc, #320]	; (28e8 <nm_spi_write_block+0x278>)
    27a8:	4798      	blx	r3
    27aa:	200d      	movs	r0, #13
    27ac:	4b41      	ldr	r3, [pc, #260]	; (28b4 <nm_spi_write_block+0x244>)
    27ae:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    27b0:	4a4e      	ldr	r2, [pc, #312]	; (28ec <nm_spi_write_block+0x27c>)
    27b2:	493c      	ldr	r1, [pc, #240]	; (28a4 <nm_spi_write_block+0x234>)
    27b4:	483c      	ldr	r0, [pc, #240]	; (28a8 <nm_spi_write_block+0x238>)
    27b6:	4b3d      	ldr	r3, [pc, #244]	; (28ac <nm_spi_write_block+0x23c>)
    27b8:	4798      	blx	r3
    27ba:	484d      	ldr	r0, [pc, #308]	; (28f0 <nm_spi_write_block+0x280>)
    27bc:	4b4a      	ldr	r3, [pc, #296]	; (28e8 <nm_spi_write_block+0x278>)
    27be:	4798      	blx	r3
    27c0:	200d      	movs	r0, #13
    27c2:	4b3c      	ldr	r3, [pc, #240]	; (28b4 <nm_spi_write_block+0x244>)
    27c4:	4798      	blx	r3
    27c6:	e770      	b.n	26aa <nm_spi_write_block+0x3a>
    27c8:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    27ca:	4a4a      	ldr	r2, [pc, #296]	; (28f4 <nm_spi_write_block+0x284>)
    27cc:	4944      	ldr	r1, [pc, #272]	; (28e0 <nm_spi_write_block+0x270>)
    27ce:	4836      	ldr	r0, [pc, #216]	; (28a8 <nm_spi_write_block+0x238>)
    27d0:	4b36      	ldr	r3, [pc, #216]	; (28ac <nm_spi_write_block+0x23c>)
    27d2:	4798      	blx	r3
    27d4:	4848      	ldr	r0, [pc, #288]	; (28f8 <nm_spi_write_block+0x288>)
    27d6:	4b44      	ldr	r3, [pc, #272]	; (28e8 <nm_spi_write_block+0x278>)
    27d8:	4798      	blx	r3
    27da:	200d      	movs	r0, #13
    27dc:	4b35      	ldr	r3, [pc, #212]	; (28b4 <nm_spi_write_block+0x244>)
    27de:	4798      	blx	r3
    27e0:	e7e6      	b.n	27b0 <nm_spi_write_block+0x140>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    27e2:	2102      	movs	r1, #2
    27e4:	a807      	add	r0, sp, #28
    27e6:	4b3b      	ldr	r3, [pc, #236]	; (28d4 <nm_spi_write_block+0x264>)
    27e8:	4798      	blx	r3
    27ea:	2800      	cmp	r0, #0
    27ec:	d0c1      	beq.n	2772 <nm_spi_write_block+0x102>
    27ee:	4645      	mov	r5, r8
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    27f0:	22dd      	movs	r2, #221	; 0xdd
    27f2:	0092      	lsls	r2, r2, #2
    27f4:	493a      	ldr	r1, [pc, #232]	; (28e0 <nm_spi_write_block+0x270>)
    27f6:	482c      	ldr	r0, [pc, #176]	; (28a8 <nm_spi_write_block+0x238>)
    27f8:	4b2c      	ldr	r3, [pc, #176]	; (28ac <nm_spi_write_block+0x23c>)
    27fa:	4798      	blx	r3
    27fc:	483f      	ldr	r0, [pc, #252]	; (28fc <nm_spi_write_block+0x28c>)
    27fe:	4b3a      	ldr	r3, [pc, #232]	; (28e8 <nm_spi_write_block+0x278>)
    2800:	4798      	blx	r3
    2802:	200d      	movs	r0, #13
    2804:	4b2b      	ldr	r3, [pc, #172]	; (28b4 <nm_spi_write_block+0x244>)
    2806:	4798      	blx	r3
    2808:	e7d2      	b.n	27b0 <nm_spi_write_block+0x140>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    280a:	2248      	movs	r2, #72	; 0x48
    280c:	32ff      	adds	r2, #255	; 0xff
    280e:	493c      	ldr	r1, [pc, #240]	; (2900 <nm_spi_write_block+0x290>)
    2810:	4825      	ldr	r0, [pc, #148]	; (28a8 <nm_spi_write_block+0x238>)
    2812:	4b26      	ldr	r3, [pc, #152]	; (28ac <nm_spi_write_block+0x23c>)
    2814:	4798      	blx	r3
    2816:	483b      	ldr	r0, [pc, #236]	; (2904 <nm_spi_write_block+0x294>)
    2818:	4b33      	ldr	r3, [pc, #204]	; (28e8 <nm_spi_write_block+0x278>)
    281a:	4798      	blx	r3
    281c:	200d      	movs	r0, #13
    281e:	4b25      	ldr	r3, [pc, #148]	; (28b4 <nm_spi_write_block+0x244>)
    2820:	4798      	blx	r3
    2822:	e027      	b.n	2874 <nm_spi_write_block+0x204>
    2824:	4645      	mov	r5, r8
    if (!gu8Crc_off)
    2826:	4b2c      	ldr	r3, [pc, #176]	; (28d8 <nm_spi_write_block+0x268>)
    2828:	781c      	ldrb	r4, [r3, #0]
		len = 3;
    282a:	1e63      	subs	r3, r4, #1
    282c:	419c      	sbcs	r4, r3
    282e:	3402      	adds	r4, #2
	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    2830:	b2a1      	uxth	r1, r4
    2832:	a807      	add	r0, sp, #28
    2834:	4b34      	ldr	r3, [pc, #208]	; (2908 <nm_spi_write_block+0x298>)
    2836:	4798      	blx	r3
    2838:	2800      	cmp	r0, #0
    283a:	d1e6      	bne.n	280a <nm_spi_write_block+0x19a>
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    283c:	ab08      	add	r3, sp, #32
    283e:	191b      	adds	r3, r3, r4
    2840:	3b05      	subs	r3, #5
    2842:	781b      	ldrb	r3, [r3, #0]
    2844:	2b00      	cmp	r3, #0
    2846:	d106      	bne.n	2856 <nm_spi_write_block+0x1e6>
    2848:	ab08      	add	r3, sp, #32
    284a:	469c      	mov	ip, r3
    284c:	4464      	add	r4, ip
    284e:	3c06      	subs	r4, #6
    2850:	7823      	ldrb	r3, [r4, #0]
    2852:	2bc3      	cmp	r3, #195	; 0xc3
    2854:	d01a      	beq.n	288c <nm_spi_write_block+0x21c>
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    2856:	22a7      	movs	r2, #167	; 0xa7
    2858:	0052      	lsls	r2, r2, #1
    285a:	4929      	ldr	r1, [pc, #164]	; (2900 <nm_spi_write_block+0x290>)
    285c:	4812      	ldr	r0, [pc, #72]	; (28a8 <nm_spi_write_block+0x238>)
    285e:	4c13      	ldr	r4, [pc, #76]	; (28ac <nm_spi_write_block+0x23c>)
    2860:	47a0      	blx	r4
    2862:	a907      	add	r1, sp, #28
    2864:	788b      	ldrb	r3, [r1, #2]
    2866:	784a      	ldrb	r2, [r1, #1]
    2868:	7809      	ldrb	r1, [r1, #0]
    286a:	4828      	ldr	r0, [pc, #160]	; (290c <nm_spi_write_block+0x29c>)
    286c:	47a0      	blx	r4
    286e:	200d      	movs	r0, #13
    2870:	4b10      	ldr	r3, [pc, #64]	; (28b4 <nm_spi_write_block+0x244>)
    2872:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    2874:	4a26      	ldr	r2, [pc, #152]	; (2910 <nm_spi_write_block+0x2a0>)
    2876:	490b      	ldr	r1, [pc, #44]	; (28a4 <nm_spi_write_block+0x234>)
    2878:	480b      	ldr	r0, [pc, #44]	; (28a8 <nm_spi_write_block+0x238>)
    287a:	4b0c      	ldr	r3, [pc, #48]	; (28ac <nm_spi_write_block+0x23c>)
    287c:	4798      	blx	r3
    287e:	481c      	ldr	r0, [pc, #112]	; (28f0 <nm_spi_write_block+0x280>)
    2880:	4b19      	ldr	r3, [pc, #100]	; (28e8 <nm_spi_write_block+0x278>)
    2882:	4798      	blx	r3
    2884:	200d      	movs	r0, #13
    2886:	4b0b      	ldr	r3, [pc, #44]	; (28b4 <nm_spi_write_block+0x244>)
    2888:	4798      	blx	r3
    288a:	e70e      	b.n	26aa <nm_spi_write_block+0x3a>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    288c:	2000      	movs	r0, #0
    288e:	e001      	b.n	2894 <nm_spi_write_block+0x224>
	else s8Ret = M2M_ERR_BUS_FAIL;
    2890:	2006      	movs	r0, #6
    2892:	4240      	negs	r0, r0

	return s8Ret;
}
    2894:	b009      	add	sp, #36	; 0x24
    2896:	bc0c      	pop	{r2, r3}
    2898:	4690      	mov	r8, r2
    289a:	469b      	mov	fp, r3
    289c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    289e:	46c0      	nop			; (mov r8, r8)
    28a0:	000003db 	.word	0x000003db
    28a4:	0000e43c 	.word	0x0000e43c
    28a8:	0000dd24 	.word	0x0000dd24
    28ac:	0000c7c1 	.word	0x0000c7c1
    28b0:	0000e6f4 	.word	0x0000e6f4
    28b4:	0000c7f5 	.word	0x0000c7f5
    28b8:	000001c1 	.word	0x000001c1
    28bc:	00001d41 	.word	0x00001d41
    28c0:	00001ee1 	.word	0x00001ee1
    28c4:	00000403 	.word	0x00000403
    28c8:	0000e6d8 	.word	0x0000e6d8
    28cc:	000003e1 	.word	0x000003e1
    28d0:	0000e724 	.word	0x0000e724
    28d4:	00001d21 	.word	0x00001d21
    28d8:	2000016c 	.word	0x2000016c
    28dc:	00000361 	.word	0x00000361
    28e0:	0000e41c 	.word	0x0000e41c
    28e4:	0000e75c 	.word	0x0000e75c
    28e8:	0000c8dd 	.word	0x0000c8dd
    28ec:	000003f1 	.word	0x000003f1
    28f0:	0000e850 	.word	0x0000e850
    28f4:	0000036a 	.word	0x0000036a
    28f8:	0000e794 	.word	0x0000e794
    28fc:	0000e7c8 	.word	0x0000e7c8
    2900:	0000e3f0 	.word	0x0000e3f0
    2904:	0000e800 	.word	0x0000e800
    2908:	00001ec1 	.word	0x00001ec1
    290c:	0000e820 	.word	0x0000e820
    2910:	000003f9 	.word	0x000003f9

00002914 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    2914:	b5f0      	push	{r4, r5, r6, r7, lr}
    2916:	46de      	mov	lr, fp
    2918:	4657      	mov	r7, sl
    291a:	464e      	mov	r6, r9
    291c:	4645      	mov	r5, r8
    291e:	b5e0      	push	{r5, r6, r7, lr}
    2920:	b085      	sub	sp, #20
    2922:	9001      	str	r0, [sp, #4]
    2924:	000e      	movs	r6, r1
    2926:	9202      	str	r2, [sp, #8]
    2928:	001d      	movs	r5, r3
    292a:	ab0e      	add	r3, sp, #56	; 0x38
    292c:	881c      	ldrh	r4, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    292e:	2c00      	cmp	r4, #0
    2930:	d064      	beq.n	29fc <Socket_ReadSocketData+0xe8>
    2932:	0103      	lsls	r3, r0, #4
    2934:	4935      	ldr	r1, [pc, #212]	; (2a0c <Socket_ReadSocketData+0xf8>)
    2936:	585b      	ldr	r3, [r3, r1]
    2938:	2b00      	cmp	r3, #0
    293a:	d05f      	beq.n	29fc <Socket_ReadSocketData+0xe8>
    293c:	0101      	lsls	r1, r0, #4
    293e:	4b33      	ldr	r3, [pc, #204]	; (2a0c <Socket_ReadSocketData+0xf8>)
    2940:	185b      	adds	r3, r3, r1
    2942:	889b      	ldrh	r3, [r3, #4]
    2944:	b29b      	uxth	r3, r3
    2946:	2b00      	cmp	r3, #0
    2948:	d058      	beq.n	29fc <Socket_ReadSocketData+0xe8>
    294a:	4b30      	ldr	r3, [pc, #192]	; (2a0c <Socket_ReadSocketData+0xf8>)
    294c:	185b      	adds	r3, r3, r1
    294e:	7a9b      	ldrb	r3, [r3, #10]
    2950:	2b01      	cmp	r3, #1
    2952:	d153      	bne.n	29fc <Socket_ReadSocketData+0xe8>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    2954:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    2956:	4b2d      	ldr	r3, [pc, #180]	; (2a0c <Socket_ReadSocketData+0xf8>)
    2958:	469b      	mov	fp, r3
    295a:	448b      	add	fp, r1
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
				u32Address += u16Read;

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    295c:	465b      	mov	r3, fp
    295e:	220a      	movs	r2, #10
    2960:	4690      	mov	r8, r2
    2962:	44d8      	add	r8, fp
    2964:	468a      	mov	sl, r1
    2966:	9500      	str	r5, [sp, #0]
    2968:	9303      	str	r3, [sp, #12]
    296a:	e015      	b.n	2998 <Socket_ReadSocketData+0x84>
    296c:	0025      	movs	r5, r4
			u8SetRxDone = 1;
    296e:	2301      	movs	r3, #1
    2970:	e01c      	b.n	29ac <Socket_ReadSocketData+0x98>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2972:	3301      	adds	r3, #1
    2974:	2200      	movs	r2, #0
    2976:	2100      	movs	r1, #0
    2978:	2000      	movs	r0, #0
    297a:	4c25      	ldr	r4, [pc, #148]	; (2a10 <Socket_ReadSocketData+0xfc>)
    297c:	47a0      	blx	r4
    297e:	e03d      	b.n	29fc <Socket_ReadSocketData+0xe8>
					break;
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    2980:	4824      	ldr	r0, [pc, #144]	; (2a14 <Socket_ReadSocketData+0x100>)
    2982:	4d25      	ldr	r5, [pc, #148]	; (2a18 <Socket_ReadSocketData+0x104>)
    2984:	47a8      	blx	r5
    2986:	0021      	movs	r1, r4
    2988:	4824      	ldr	r0, [pc, #144]	; (2a1c <Socket_ReadSocketData+0x108>)
    298a:	47a8      	blx	r5
    298c:	200d      	movs	r0, #13
    298e:	4b24      	ldr	r3, [pc, #144]	; (2a20 <Socket_ReadSocketData+0x10c>)
    2990:	4798      	blx	r3
				break;
    2992:	e033      	b.n	29fc <Socket_ReadSocketData+0xe8>
			}
		}while(u16ReadCount != 0);
    2994:	2c00      	cmp	r4, #0
    2996:	d031      	beq.n	29fc <Socket_ReadSocketData+0xe8>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    2998:	465b      	mov	r3, fp
    299a:	889b      	ldrh	r3, [r3, #4]
    299c:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
    299e:	b21b      	sxth	r3, r3
    29a0:	2b00      	cmp	r3, #0
    29a2:	dde3      	ble.n	296c <Socket_ReadSocketData+0x58>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    29a4:	9b03      	ldr	r3, [sp, #12]
    29a6:	889d      	ldrh	r5, [r3, #4]
    29a8:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
    29aa:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    29ac:	4a17      	ldr	r2, [pc, #92]	; (2a0c <Socket_ReadSocketData+0xf8>)
    29ae:	4651      	mov	r1, sl
    29b0:	5889      	ldr	r1, [r1, r2]
    29b2:	002a      	movs	r2, r5
    29b4:	9800      	ldr	r0, [sp, #0]
    29b6:	4f16      	ldr	r7, [pc, #88]	; (2a10 <Socket_ReadSocketData+0xfc>)
    29b8:	47b8      	blx	r7
    29ba:	2800      	cmp	r0, #0
    29bc:	d1e0      	bne.n	2980 <Socket_ReadSocketData+0x6c>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    29be:	4b13      	ldr	r3, [pc, #76]	; (2a0c <Socket_ReadSocketData+0xf8>)
    29c0:	4652      	mov	r2, sl
    29c2:	58d3      	ldr	r3, [r2, r3]
    29c4:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
    29c6:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    29c8:	88f3      	ldrh	r3, [r6, #6]
    29ca:	1b5b      	subs	r3, r3, r5
    29cc:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
    29ce:	4b15      	ldr	r3, [pc, #84]	; (2a24 <Socket_ReadSocketData+0x110>)
    29d0:	681b      	ldr	r3, [r3, #0]
    29d2:	2b00      	cmp	r3, #0
    29d4:	d005      	beq.n	29e2 <Socket_ReadSocketData+0xce>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    29d6:	4b13      	ldr	r3, [pc, #76]	; (2a24 <Socket_ReadSocketData+0x110>)
    29d8:	681b      	ldr	r3, [r3, #0]
    29da:	0032      	movs	r2, r6
    29dc:	9902      	ldr	r1, [sp, #8]
    29de:	9801      	ldr	r0, [sp, #4]
    29e0:	4798      	blx	r3
				u16ReadCount -= u16Read;
    29e2:	1b64      	subs	r4, r4, r5
    29e4:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
    29e6:	9b00      	ldr	r3, [sp, #0]
    29e8:	469c      	mov	ip, r3
    29ea:	44ac      	add	ip, r5
    29ec:	4663      	mov	r3, ip
    29ee:	9300      	str	r3, [sp, #0]
				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    29f0:	4643      	mov	r3, r8
    29f2:	781b      	ldrb	r3, [r3, #0]
    29f4:	2b00      	cmp	r3, #0
    29f6:	d1cd      	bne.n	2994 <Socket_ReadSocketData+0x80>
    29f8:	2c00      	cmp	r4, #0
    29fa:	d1ba      	bne.n	2972 <Socket_ReadSocketData+0x5e>
	}
}
    29fc:	b005      	add	sp, #20
    29fe:	bc3c      	pop	{r2, r3, r4, r5}
    2a00:	4690      	mov	r8, r2
    2a02:	4699      	mov	r9, r3
    2a04:	46a2      	mov	sl, r4
    2a06:	46ab      	mov	fp, r5
    2a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a0a:	46c0      	nop			; (mov r8, r8)
    2a0c:	20000a3c 	.word	0x20000a3c
    2a10:	00000cb1 	.word	0x00000cb1
    2a14:	0000e054 	.word	0x0000e054
    2a18:	0000c7c1 	.word	0x0000c7c1
    2a1c:	0000eab8 	.word	0x0000eab8
    2a20:	0000c7f5 	.word	0x0000c7f5
    2a24:	20000aec 	.word	0x20000aec

00002a28 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    2a28:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a2a:	46d6      	mov	lr, sl
    2a2c:	464f      	mov	r7, r9
    2a2e:	4646      	mov	r6, r8
    2a30:	b5c0      	push	{r6, r7, lr}
    2a32:	b09a      	sub	sp, #104	; 0x68
    2a34:	000d      	movs	r5, r1
    2a36:	0014      	movs	r4, r2
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    2a38:	2841      	cmp	r0, #65	; 0x41
    2a3a:	d039      	beq.n	2ab0 <m2m_ip_cb+0x88>
    2a3c:	2854      	cmp	r0, #84	; 0x54
    2a3e:	d037      	beq.n	2ab0 <m2m_ip_cb+0x88>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    2a40:	2842      	cmp	r0, #66	; 0x42
    2a42:	d053      	beq.n	2aec <m2m_ip_cb+0xc4>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    2a44:	2843      	cmp	r0, #67	; 0x43
    2a46:	d06a      	beq.n	2b1e <m2m_ip_cb+0xf6>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    2a48:	2844      	cmp	r0, #68	; 0x44
    2a4a:	d100      	bne.n	2a4e <m2m_ip_cb+0x26>
    2a4c:	e0af      	b.n	2bae <m2m_ip_cb+0x186>
    2a4e:	284b      	cmp	r0, #75	; 0x4b
    2a50:	d100      	bne.n	2a54 <m2m_ip_cb+0x2c>
    2a52:	e0ac      	b.n	2bae <m2m_ip_cb+0x186>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    2a54:	284a      	cmp	r0, #74	; 0x4a
    2a56:	d100      	bne.n	2a5a <m2m_ip_cb+0x32>
    2a58:	e0cf      	b.n	2bfa <m2m_ip_cb+0x1d2>
		{
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    2a5a:	2846      	cmp	r0, #70	; 0x46
    2a5c:	d100      	bne.n	2a60 <m2m_ip_cb+0x38>
    2a5e:	e0e5      	b.n	2c2c <m2m_ip_cb+0x204>
    2a60:	2848      	cmp	r0, #72	; 0x48
    2a62:	d100      	bne.n	2a66 <m2m_ip_cb+0x3e>
    2a64:	e10e      	b.n	2c84 <m2m_ip_cb+0x25c>
    2a66:	284d      	cmp	r0, #77	; 0x4d
    2a68:	d100      	bne.n	2a6c <m2m_ip_cb+0x44>
    2a6a:	e0dc      	b.n	2c26 <m2m_ip_cb+0x1fe>
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2a6c:	2845      	cmp	r0, #69	; 0x45
    2a6e:	d100      	bne.n	2a72 <m2m_ip_cb+0x4a>
    2a70:	e12c      	b.n	2ccc <m2m_ip_cb+0x2a4>
    2a72:	2847      	cmp	r0, #71	; 0x47
    2a74:	d100      	bne.n	2a78 <m2m_ip_cb+0x50>
    2a76:	e14d      	b.n	2d14 <m2m_ip_cb+0x2ec>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2a78:	2507      	movs	r5, #7
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2a7a:	284c      	cmp	r0, #76	; 0x4c
    2a7c:	d100      	bne.n	2a80 <m2m_ip_cb+0x58>
    2a7e:	e126      	b.n	2cce <m2m_ip_cb+0x2a6>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    2a80:	2852      	cmp	r0, #82	; 0x52
    2a82:	d12d      	bne.n	2ae0 <m2m_ip_cb+0xb8>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    2a84:	2301      	movs	r3, #1
    2a86:	2214      	movs	r2, #20
    2a88:	a909      	add	r1, sp, #36	; 0x24
    2a8a:	0020      	movs	r0, r4
    2a8c:	4ca2      	ldr	r4, [pc, #648]	; (2d18 <m2m_ip_cb+0x2f0>)
    2a8e:	47a0      	blx	r4
    2a90:	2800      	cmp	r0, #0
    2a92:	d125      	bne.n	2ae0 <m2m_ip_cb+0xb8>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    2a94:	4ba1      	ldr	r3, [pc, #644]	; (2d1c <m2m_ip_cb+0x2f4>)
    2a96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2a98:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    2a9a:	681b      	ldr	r3, [r3, #0]
    2a9c:	2b00      	cmp	r3, #0
    2a9e:	d01f      	beq.n	2ae0 <m2m_ip_cb+0xb8>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    2aa0:	4b9e      	ldr	r3, [pc, #632]	; (2d1c <m2m_ip_cb+0x2f4>)
    2aa2:	681c      	ldr	r4, [r3, #0]
    2aa4:	ab09      	add	r3, sp, #36	; 0x24
    2aa6:	7c1a      	ldrb	r2, [r3, #16]
    2aa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2aaa:	9809      	ldr	r0, [sp, #36]	; 0x24
    2aac:	47a0      	blx	r4
			}
		}
	}
}
    2aae:	e017      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    2ab0:	2300      	movs	r3, #0
    2ab2:	2204      	movs	r2, #4
    2ab4:	a909      	add	r1, sp, #36	; 0x24
    2ab6:	0020      	movs	r0, r4
    2ab8:	4c97      	ldr	r4, [pc, #604]	; (2d18 <m2m_ip_cb+0x2f0>)
    2aba:	47a0      	blx	r4
    2abc:	2800      	cmp	r0, #0
    2abe:	d10f      	bne.n	2ae0 <m2m_ip_cb+0xb8>
			strBind.status = strBindReply.s8Status;
    2ac0:	ab09      	add	r3, sp, #36	; 0x24
    2ac2:	785a      	ldrb	r2, [r3, #1]
    2ac4:	ab05      	add	r3, sp, #20
    2ac6:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2ac8:	4b95      	ldr	r3, [pc, #596]	; (2d20 <m2m_ip_cb+0x2f8>)
    2aca:	681b      	ldr	r3, [r3, #0]
    2acc:	2b00      	cmp	r3, #0
    2ace:	d007      	beq.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    2ad0:	4b93      	ldr	r3, [pc, #588]	; (2d20 <m2m_ip_cb+0x2f8>)
    2ad2:	681b      	ldr	r3, [r3, #0]
    2ad4:	aa09      	add	r2, sp, #36	; 0x24
    2ad6:	2000      	movs	r0, #0
    2ad8:	5610      	ldrsb	r0, [r2, r0]
    2ada:	aa05      	add	r2, sp, #20
    2adc:	2101      	movs	r1, #1
    2ade:	4798      	blx	r3
}
    2ae0:	b01a      	add	sp, #104	; 0x68
    2ae2:	bc1c      	pop	{r2, r3, r4}
    2ae4:	4690      	mov	r8, r2
    2ae6:	4699      	mov	r9, r3
    2ae8:	46a2      	mov	sl, r4
    2aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    2aec:	2300      	movs	r3, #0
    2aee:	2204      	movs	r2, #4
    2af0:	a909      	add	r1, sp, #36	; 0x24
    2af2:	0020      	movs	r0, r4
    2af4:	4c88      	ldr	r4, [pc, #544]	; (2d18 <m2m_ip_cb+0x2f0>)
    2af6:	47a0      	blx	r4
    2af8:	2800      	cmp	r0, #0
    2afa:	d1f1      	bne.n	2ae0 <m2m_ip_cb+0xb8>
			strListen.status = strListenReply.s8Status;
    2afc:	ab09      	add	r3, sp, #36	; 0x24
    2afe:	785a      	ldrb	r2, [r3, #1]
    2b00:	ab05      	add	r3, sp, #20
    2b02:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2b04:	4b86      	ldr	r3, [pc, #536]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b06:	681b      	ldr	r3, [r3, #0]
    2b08:	2b00      	cmp	r3, #0
    2b0a:	d0e9      	beq.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    2b0c:	4b84      	ldr	r3, [pc, #528]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b0e:	681b      	ldr	r3, [r3, #0]
    2b10:	aa09      	add	r2, sp, #36	; 0x24
    2b12:	2000      	movs	r0, #0
    2b14:	5610      	ldrsb	r0, [r2, r0]
    2b16:	aa05      	add	r2, sp, #20
    2b18:	2102      	movs	r1, #2
    2b1a:	4798      	blx	r3
    2b1c:	e7e0      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    2b1e:	2300      	movs	r3, #0
    2b20:	220c      	movs	r2, #12
    2b22:	a905      	add	r1, sp, #20
    2b24:	0020      	movs	r0, r4
    2b26:	4c7c      	ldr	r4, [pc, #496]	; (2d18 <m2m_ip_cb+0x2f0>)
    2b28:	47a0      	blx	r4
    2b2a:	2800      	cmp	r0, #0
    2b2c:	d1d8      	bne.n	2ae0 <m2m_ip_cb+0xb8>
			if(strAcceptReply.sConnectedSock >= 0)
    2b2e:	ab05      	add	r3, sp, #20
    2b30:	2209      	movs	r2, #9
    2b32:	569a      	ldrsb	r2, [r3, r2]
    2b34:	2a00      	cmp	r2, #0
    2b36:	db24      	blt.n	2b82 <m2m_ip_cb+0x15a>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    2b38:	0018      	movs	r0, r3
    2b3a:	2108      	movs	r1, #8
    2b3c:	5659      	ldrsb	r1, [r3, r1]
    2b3e:	4b79      	ldr	r3, [pc, #484]	; (2d24 <m2m_ip_cb+0x2fc>)
    2b40:	0109      	lsls	r1, r1, #4
    2b42:	1859      	adds	r1, r3, r1
    2b44:	7ac9      	ldrb	r1, [r1, #11]
    2b46:	b2c9      	uxtb	r1, r1
    2b48:	0114      	lsls	r4, r2, #4
    2b4a:	191b      	adds	r3, r3, r4
    2b4c:	72d9      	strb	r1, [r3, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    2b4e:	2101      	movs	r1, #1
    2b50:	7299      	strb	r1, [r3, #10]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2b52:	8941      	ldrh	r1, [r0, #10]
    2b54:	3908      	subs	r1, #8
    2b56:	b289      	uxth	r1, r1
    2b58:	8119      	strh	r1, [r3, #8]
				++gu16SessionID;
    2b5a:	4973      	ldr	r1, [pc, #460]	; (2d28 <m2m_ip_cb+0x300>)
    2b5c:	880b      	ldrh	r3, [r1, #0]
    2b5e:	3301      	adds	r3, #1
    2b60:	b29b      	uxth	r3, r3
    2b62:	800b      	strh	r3, [r1, #0]
				if(gu16SessionID == 0)
    2b64:	880b      	ldrh	r3, [r1, #0]
    2b66:	b29b      	uxth	r3, r3
    2b68:	2b00      	cmp	r3, #0
    2b6a:	d103      	bne.n	2b74 <m2m_ip_cb+0x14c>
					++gu16SessionID;
    2b6c:	880b      	ldrh	r3, [r1, #0]
    2b6e:	3301      	adds	r3, #1
    2b70:	b29b      	uxth	r3, r3
    2b72:	800b      	strh	r3, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    2b74:	4b6c      	ldr	r3, [pc, #432]	; (2d28 <m2m_ip_cb+0x300>)
    2b76:	8819      	ldrh	r1, [r3, #0]
    2b78:	b289      	uxth	r1, r1
    2b7a:	0110      	lsls	r0, r2, #4
    2b7c:	4b69      	ldr	r3, [pc, #420]	; (2d24 <m2m_ip_cb+0x2fc>)
    2b7e:	181b      	adds	r3, r3, r0
    2b80:	80d9      	strh	r1, [r3, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
    2b82:	ab09      	add	r3, sp, #36	; 0x24
    2b84:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    2b86:	2202      	movs	r2, #2
    2b88:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    2b8a:	aa05      	add	r2, sp, #20
    2b8c:	8851      	ldrh	r1, [r2, #2]
    2b8e:	80d9      	strh	r1, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    2b90:	9a06      	ldr	r2, [sp, #24]
    2b92:	920b      	str	r2, [sp, #44]	; 0x2c
			if(gpfAppSocketCb)
    2b94:	4b62      	ldr	r3, [pc, #392]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b96:	681b      	ldr	r3, [r3, #0]
    2b98:	2b00      	cmp	r3, #0
    2b9a:	d0a1      	beq.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    2b9c:	4b60      	ldr	r3, [pc, #384]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b9e:	681b      	ldr	r3, [r3, #0]
    2ba0:	aa05      	add	r2, sp, #20
    2ba2:	2008      	movs	r0, #8
    2ba4:	5610      	ldrsb	r0, [r2, r0]
    2ba6:	aa09      	add	r2, sp, #36	; 0x24
    2ba8:	2104      	movs	r1, #4
    2baa:	4798      	blx	r3
    2bac:	e798      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    2bae:	2300      	movs	r3, #0
    2bb0:	2204      	movs	r2, #4
    2bb2:	a909      	add	r1, sp, #36	; 0x24
    2bb4:	0020      	movs	r0, r4
    2bb6:	4c58      	ldr	r4, [pc, #352]	; (2d18 <m2m_ip_cb+0x2f0>)
    2bb8:	47a0      	blx	r4
    2bba:	2800      	cmp	r0, #0
    2bbc:	d000      	beq.n	2bc0 <m2m_ip_cb+0x198>
    2bbe:	e78f      	b.n	2ae0 <m2m_ip_cb+0xb8>
			strConnMsg.sock		= strConnectReply.sock;
    2bc0:	ab09      	add	r3, sp, #36	; 0x24
    2bc2:	2000      	movs	r0, #0
    2bc4:	5618      	ldrsb	r0, [r3, r0]
    2bc6:	aa05      	add	r2, sp, #20
    2bc8:	7010      	strb	r0, [r2, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    2bca:	785b      	ldrb	r3, [r3, #1]
    2bcc:	b25b      	sxtb	r3, r3
    2bce:	7053      	strb	r3, [r2, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    2bd0:	2b00      	cmp	r3, #0
    2bd2:	d107      	bne.n	2be4 <m2m_ip_cb+0x1bc>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2bd4:	ab09      	add	r3, sp, #36	; 0x24
    2bd6:	885b      	ldrh	r3, [r3, #2]
    2bd8:	3b08      	subs	r3, #8
    2bda:	b29b      	uxth	r3, r3
    2bdc:	0101      	lsls	r1, r0, #4
    2bde:	4a51      	ldr	r2, [pc, #324]	; (2d24 <m2m_ip_cb+0x2fc>)
    2be0:	1852      	adds	r2, r2, r1
    2be2:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
    2be4:	4b4e      	ldr	r3, [pc, #312]	; (2d20 <m2m_ip_cb+0x2f8>)
    2be6:	681b      	ldr	r3, [r3, #0]
    2be8:	2b00      	cmp	r3, #0
    2bea:	d100      	bne.n	2bee <m2m_ip_cb+0x1c6>
    2bec:	e778      	b.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    2bee:	4b4c      	ldr	r3, [pc, #304]	; (2d20 <m2m_ip_cb+0x2f8>)
    2bf0:	681b      	ldr	r3, [r3, #0]
    2bf2:	aa05      	add	r2, sp, #20
    2bf4:	2105      	movs	r1, #5
    2bf6:	4798      	blx	r3
	{
    2bf8:	e772      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    2bfa:	2300      	movs	r3, #0
    2bfc:	2244      	movs	r2, #68	; 0x44
    2bfe:	a909      	add	r1, sp, #36	; 0x24
    2c00:	0020      	movs	r0, r4
    2c02:	4c45      	ldr	r4, [pc, #276]	; (2d18 <m2m_ip_cb+0x2f0>)
    2c04:	47a0      	blx	r4
    2c06:	2800      	cmp	r0, #0
    2c08:	d000      	beq.n	2c0c <m2m_ip_cb+0x1e4>
    2c0a:	e769      	b.n	2ae0 <m2m_ip_cb+0xb8>
			if(gpfAppResolveCb)
    2c0c:	4b47      	ldr	r3, [pc, #284]	; (2d2c <m2m_ip_cb+0x304>)
    2c0e:	681b      	ldr	r3, [r3, #0]
    2c10:	2b00      	cmp	r3, #0
    2c12:	d100      	bne.n	2c16 <m2m_ip_cb+0x1ee>
    2c14:	e764      	b.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    2c16:	4b45      	ldr	r3, [pc, #276]	; (2d2c <m2m_ip_cb+0x304>)
    2c18:	681b      	ldr	r3, [r3, #0]
    2c1a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    2c1c:	9203      	str	r2, [sp, #12]
    2c1e:	0011      	movs	r1, r2
    2c20:	a809      	add	r0, sp, #36	; 0x24
    2c22:	4798      	blx	r3
    2c24:	e75c      	b.n	2ae0 <m2m_ip_cb+0xb8>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    2c26:	2306      	movs	r3, #6
    2c28:	469a      	mov	sl, r3
    2c2a:	e001      	b.n	2c30 <m2m_ip_cb+0x208>
    2c2c:	2306      	movs	r3, #6
    2c2e:	469a      	mov	sl, r3
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    2c30:	2300      	movs	r3, #0
    2c32:	2210      	movs	r2, #16
    2c34:	a905      	add	r1, sp, #20
    2c36:	0020      	movs	r0, r4
    2c38:	4f37      	ldr	r7, [pc, #220]	; (2d18 <m2m_ip_cb+0x2f0>)
    2c3a:	47b8      	blx	r7
    2c3c:	2800      	cmp	r0, #0
    2c3e:	d000      	beq.n	2c42 <m2m_ip_cb+0x21a>
    2c40:	e74e      	b.n	2ae0 <m2m_ip_cb+0xb8>
			sock			= strRecvReply.sock;
    2c42:	aa05      	add	r2, sp, #20
    2c44:	200c      	movs	r0, #12
    2c46:	5610      	ldrsb	r0, [r2, r0]
			u16SessionID = strRecvReply.u16SessionID;
    2c48:	89d3      	ldrh	r3, [r2, #14]
			gastrSockets[sock].bIsRecvPending = 0;
    2c4a:	0107      	lsls	r7, r0, #4
    2c4c:	4935      	ldr	r1, [pc, #212]	; (2d24 <m2m_ip_cb+0x2fc>)
    2c4e:	19c9      	adds	r1, r1, r7
    2c50:	2700      	movs	r7, #0
    2c52:	730f      	strb	r7, [r1, #12]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    2c54:	2608      	movs	r6, #8
    2c56:	5f97      	ldrsh	r7, [r2, r6]
    2c58:	46b8      	mov	r8, r7
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    2c5a:	8957      	ldrh	r7, [r2, #10]
    2c5c:	46b9      	mov	r9, r7
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    2c5e:	af09      	add	r7, sp, #36	; 0x24
    2c60:	8856      	ldrh	r6, [r2, #2]
    2c62:	817e      	strh	r6, [r7, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    2c64:	9a06      	ldr	r2, [sp, #24]
    2c66:	920c      	str	r2, [sp, #48]	; 0x30
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2c68:	88ca      	ldrh	r2, [r1, #6]
    2c6a:	b292      	uxth	r2, r2
    2c6c:	4293      	cmp	r3, r2
    2c6e:	d00c      	beq.n	2c8a <m2m_ip_cb+0x262>
				if(u16ReadSize < u16BufferSize)
    2c70:	2d10      	cmp	r5, #16
    2c72:	d800      	bhi.n	2c76 <m2m_ip_cb+0x24e>
    2c74:	e734      	b.n	2ae0 <m2m_ip_cb+0xb8>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2c76:	2301      	movs	r3, #1
    2c78:	2200      	movs	r2, #0
    2c7a:	2100      	movs	r1, #0
    2c7c:	2000      	movs	r0, #0
    2c7e:	4c26      	ldr	r4, [pc, #152]	; (2d18 <m2m_ip_cb+0x2f0>)
    2c80:	47a0      	blx	r4
	{
    2c82:	e72d      	b.n	2ae0 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    2c84:	2309      	movs	r3, #9
    2c86:	469a      	mov	sl, r3
    2c88:	e7d2      	b.n	2c30 <m2m_ip_cb+0x208>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    2c8a:	4643      	mov	r3, r8
    2c8c:	2b00      	cmp	r3, #0
    2c8e:	dd01      	ble.n	2c94 <m2m_ip_cb+0x26c>
    2c90:	45a8      	cmp	r8, r5
    2c92:	db0f      	blt.n	2cb4 <m2m_ip_cb+0x28c>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    2c94:	ab09      	add	r3, sp, #36	; 0x24
    2c96:	4642      	mov	r2, r8
    2c98:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    2c9a:	2300      	movs	r3, #0
    2c9c:	9309      	str	r3, [sp, #36]	; 0x24
					if(gpfAppSocketCb)
    2c9e:	4b20      	ldr	r3, [pc, #128]	; (2d20 <m2m_ip_cb+0x2f8>)
    2ca0:	681b      	ldr	r3, [r3, #0]
    2ca2:	2b00      	cmp	r3, #0
    2ca4:	d100      	bne.n	2ca8 <m2m_ip_cb+0x280>
    2ca6:	e71b      	b.n	2ae0 <m2m_ip_cb+0xb8>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    2ca8:	4b1d      	ldr	r3, [pc, #116]	; (2d20 <m2m_ip_cb+0x2f8>)
    2caa:	681b      	ldr	r3, [r3, #0]
    2cac:	aa09      	add	r2, sp, #36	; 0x24
    2cae:	4651      	mov	r1, sl
    2cb0:	4798      	blx	r3
    2cb2:	e715      	b.n	2ae0 <m2m_ip_cb+0xb8>
					u32Address += u16DataOffset;
    2cb4:	0023      	movs	r3, r4
    2cb6:	444b      	add	r3, r9
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    2cb8:	4642      	mov	r2, r8
    2cba:	4669      	mov	r1, sp
    2cbc:	818a      	strh	r2, [r1, #12]
    2cbe:	898a      	ldrh	r2, [r1, #12]
    2cc0:	9200      	str	r2, [sp, #0]
    2cc2:	4652      	mov	r2, sl
    2cc4:	0039      	movs	r1, r7
    2cc6:	4c1a      	ldr	r4, [pc, #104]	; (2d30 <m2m_ip_cb+0x308>)
    2cc8:	47a0      	blx	r4
    2cca:	e709      	b.n	2ae0 <m2m_ip_cb+0xb8>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2ccc:	2507      	movs	r5, #7
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    2cce:	2300      	movs	r3, #0
    2cd0:	2208      	movs	r2, #8
    2cd2:	a909      	add	r1, sp, #36	; 0x24
    2cd4:	0020      	movs	r0, r4
    2cd6:	4c10      	ldr	r4, [pc, #64]	; (2d18 <m2m_ip_cb+0x2f0>)
    2cd8:	47a0      	blx	r4
    2cda:	2800      	cmp	r0, #0
    2cdc:	d000      	beq.n	2ce0 <m2m_ip_cb+0x2b8>
    2cde:	e6ff      	b.n	2ae0 <m2m_ip_cb+0xb8>
			sock = strReply.sock;
    2ce0:	ab09      	add	r3, sp, #36	; 0x24
    2ce2:	2000      	movs	r0, #0
    2ce4:	5618      	ldrsb	r0, [r3, r0]
			u16SessionID = strReply.u16SessionID;
    2ce6:	889a      	ldrh	r2, [r3, #4]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    2ce8:	8859      	ldrh	r1, [r3, #2]
    2cea:	ab05      	add	r3, sp, #20
    2cec:	8019      	strh	r1, [r3, #0]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2cee:	0101      	lsls	r1, r0, #4
    2cf0:	4b0c      	ldr	r3, [pc, #48]	; (2d24 <m2m_ip_cb+0x2fc>)
    2cf2:	185b      	adds	r3, r3, r1
    2cf4:	88db      	ldrh	r3, [r3, #6]
    2cf6:	b29b      	uxth	r3, r3
    2cf8:	429a      	cmp	r2, r3
    2cfa:	d000      	beq.n	2cfe <m2m_ip_cb+0x2d6>
    2cfc:	e6f0      	b.n	2ae0 <m2m_ip_cb+0xb8>
				if(gpfAppSocketCb)
    2cfe:	4b08      	ldr	r3, [pc, #32]	; (2d20 <m2m_ip_cb+0x2f8>)
    2d00:	681b      	ldr	r3, [r3, #0]
    2d02:	2b00      	cmp	r3, #0
    2d04:	d100      	bne.n	2d08 <m2m_ip_cb+0x2e0>
    2d06:	e6eb      	b.n	2ae0 <m2m_ip_cb+0xb8>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    2d08:	4b05      	ldr	r3, [pc, #20]	; (2d20 <m2m_ip_cb+0x2f8>)
    2d0a:	681b      	ldr	r3, [r3, #0]
    2d0c:	aa05      	add	r2, sp, #20
    2d0e:	0029      	movs	r1, r5
    2d10:	4798      	blx	r3
	{
    2d12:	e6e5      	b.n	2ae0 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    2d14:	2508      	movs	r5, #8
    2d16:	e7da      	b.n	2cce <m2m_ip_cb+0x2a6>
    2d18:	00000cb1 	.word	0x00000cb1
    2d1c:	20000af0 	.word	0x20000af0
    2d20:	20000aec 	.word	0x20000aec
    2d24:	20000a3c 	.word	0x20000a3c
    2d28:	2000016e 	.word	0x2000016e
    2d2c:	20000af4 	.word	0x20000af4
    2d30:	00002915 	.word	0x00002915

00002d34 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    2d34:	b510      	push	{r4, lr}
	if(gbSocketInit == 0)
    2d36:	4b0a      	ldr	r3, [pc, #40]	; (2d60 <socketInit+0x2c>)
    2d38:	781b      	ldrb	r3, [r3, #0]
    2d3a:	2b00      	cmp	r3, #0
    2d3c:	d000      	beq.n	2d40 <socketInit+0xc>
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
		gbSocketInit	= 1;
		gu16SessionID	= 0;
	}
}
    2d3e:	bd10      	pop	{r4, pc}
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    2d40:	22b0      	movs	r2, #176	; 0xb0
    2d42:	2100      	movs	r1, #0
    2d44:	4807      	ldr	r0, [pc, #28]	; (2d64 <socketInit+0x30>)
    2d46:	4b08      	ldr	r3, [pc, #32]	; (2d68 <socketInit+0x34>)
    2d48:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    2d4a:	4908      	ldr	r1, [pc, #32]	; (2d6c <socketInit+0x38>)
    2d4c:	2002      	movs	r0, #2
    2d4e:	4b08      	ldr	r3, [pc, #32]	; (2d70 <socketInit+0x3c>)
    2d50:	4798      	blx	r3
		gbSocketInit	= 1;
    2d52:	2201      	movs	r2, #1
    2d54:	4b02      	ldr	r3, [pc, #8]	; (2d60 <socketInit+0x2c>)
    2d56:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    2d58:	2200      	movs	r2, #0
    2d5a:	4b06      	ldr	r3, [pc, #24]	; (2d74 <socketInit+0x40>)
    2d5c:	801a      	strh	r2, [r3, #0]
}
    2d5e:	e7ee      	b.n	2d3e <socketInit+0xa>
    2d60:	2000016d 	.word	0x2000016d
    2d64:	20000a3c 	.word	0x20000a3c
    2d68:	00000591 	.word	0x00000591
    2d6c:	00002a29 	.word	0x00002a29
    2d70:	00000d9d 	.word	0x00000d9d
    2d74:	2000016e 	.word	0x2000016e

00002d78 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
    2d78:	4b02      	ldr	r3, [pc, #8]	; (2d84 <registerSocketCallback+0xc>)
    2d7a:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    2d7c:	4b02      	ldr	r3, [pc, #8]	; (2d88 <registerSocketCallback+0x10>)
    2d7e:	6019      	str	r1, [r3, #0]
}
    2d80:	4770      	bx	lr
    2d82:	46c0      	nop			; (mov r8, r8)
    2d84:	20000aec 	.word	0x20000aec
    2d88:	20000af4 	.word	0x20000af4

00002d8c <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    2d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d8e:	46d6      	mov	lr, sl
    2d90:	464f      	mov	r7, r9
    2d92:	b580      	push	{r7, lr}
    2d94:	b089      	sub	sp, #36	; 0x24
    2d96:	9205      	str	r2, [sp, #20]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    2d98:	2802      	cmp	r0, #2
    2d9a:	d000      	beq.n	2d9e <socket+0x12>
    2d9c:	e090      	b.n	2ec0 <socket+0x134>
	{
		if(u8Type == SOCK_STREAM)
    2d9e:	2901      	cmp	r1, #1
    2da0:	d009      	beq.n	2db6 <socket+0x2a>
					sock = (SOCKET)u8SockID;
					break;
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    2da2:	2902      	cmp	r1, #2
    2da4:	d065      	beq.n	2e72 <socket+0xe6>
	SOCKET					sock = -1;
    2da6:	2501      	movs	r5, #1
    2da8:	426d      	negs	r5, r5
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
			}
		}
	}
	return sock;
}
    2daa:	0028      	movs	r0, r5
    2dac:	b009      	add	sp, #36	; 0x24
    2dae:	bc0c      	pop	{r2, r3}
    2db0:	4691      	mov	r9, r2
    2db2:	469a      	mov	sl, r3
    2db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
				u8SockID	= u8NextTcpSock;
    2db6:	4f44      	ldr	r7, [pc, #272]	; (2ec8 <socket+0x13c>)
    2db8:	783d      	ldrb	r5, [r7, #0]
    2dba:	b2ed      	uxtb	r5, r5
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2dbc:	783c      	ldrb	r4, [r7, #0]
    2dbe:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2dc0:	7838      	ldrb	r0, [r7, #0]
    2dc2:	3001      	adds	r0, #1
    2dc4:	3106      	adds	r1, #6
    2dc6:	4b41      	ldr	r3, [pc, #260]	; (2ecc <socket+0x140>)
    2dc8:	4798      	blx	r3
    2dca:	b2c9      	uxtb	r1, r1
    2dcc:	7039      	strb	r1, [r7, #0]
				if(!pstrSock->bIsUsed)
    2dce:	0122      	lsls	r2, r4, #4
    2dd0:	4b3f      	ldr	r3, [pc, #252]	; (2ed0 <socket+0x144>)
    2dd2:	189b      	adds	r3, r3, r2
    2dd4:	7a9b      	ldrb	r3, [r3, #10]
    2dd6:	2706      	movs	r7, #6
    2dd8:	2b00      	cmp	r3, #0
    2dda:	d018      	beq.n	2e0e <socket+0x82>
				u8SockID	= u8NextTcpSock;
    2ddc:	4e3a      	ldr	r6, [pc, #232]	; (2ec8 <socket+0x13c>)
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2dde:	4b3b      	ldr	r3, [pc, #236]	; (2ecc <socket+0x140>)
    2de0:	469a      	mov	sl, r3
				if(!pstrSock->bIsUsed)
    2de2:	4b3b      	ldr	r3, [pc, #236]	; (2ed0 <socket+0x144>)
    2de4:	4699      	mov	r9, r3
				u8SockID	= u8NextTcpSock;
    2de6:	7835      	ldrb	r5, [r6, #0]
    2de8:	b2ed      	uxtb	r5, r5
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2dea:	7834      	ldrb	r4, [r6, #0]
    2dec:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2dee:	7830      	ldrb	r0, [r6, #0]
    2df0:	3001      	adds	r0, #1
    2df2:	2107      	movs	r1, #7
    2df4:	47d0      	blx	sl
    2df6:	b2c9      	uxtb	r1, r1
    2df8:	7031      	strb	r1, [r6, #0]
				if(!pstrSock->bIsUsed)
    2dfa:	0123      	lsls	r3, r4, #4
    2dfc:	444b      	add	r3, r9
    2dfe:	7a9b      	ldrb	r3, [r3, #10]
    2e00:	2b00      	cmp	r3, #0
    2e02:	d007      	beq.n	2e14 <socket+0x88>
    2e04:	3f01      	subs	r7, #1
    2e06:	b2ff      	uxtb	r7, r7
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    2e08:	2f00      	cmp	r7, #0
    2e0a:	d1ec      	bne.n	2de6 <socket+0x5a>
    2e0c:	e7cb      	b.n	2da6 <socket+0x1a>
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2e0e:	4b30      	ldr	r3, [pc, #192]	; (2ed0 <socket+0x144>)
    2e10:	18d4      	adds	r4, r2, r3
    2e12:	e002      	b.n	2e1a <socket+0x8e>
    2e14:	0124      	lsls	r4, r4, #4
    2e16:	4b2e      	ldr	r3, [pc, #184]	; (2ed0 <socket+0x144>)
    2e18:	18e4      	adds	r4, r4, r3
					sock = (SOCKET)u8SockID;
    2e1a:	b26d      	sxtb	r5, r5
		if(sock >= 0)
    2e1c:	2d00      	cmp	r5, #0
    2e1e:	dbc4      	blt.n	2daa <socket+0x1e>
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    2e20:	2210      	movs	r2, #16
    2e22:	2100      	movs	r1, #0
    2e24:	0020      	movs	r0, r4
    2e26:	4b2b      	ldr	r3, [pc, #172]	; (2ed4 <socket+0x148>)
    2e28:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    2e2a:	2301      	movs	r3, #1
    2e2c:	72a3      	strb	r3, [r4, #10]
			++gu16SessionID;
    2e2e:	4a2a      	ldr	r2, [pc, #168]	; (2ed8 <socket+0x14c>)
    2e30:	8813      	ldrh	r3, [r2, #0]
    2e32:	3301      	adds	r3, #1
    2e34:	b29b      	uxth	r3, r3
    2e36:	8013      	strh	r3, [r2, #0]
			if(gu16SessionID == 0)
    2e38:	8813      	ldrh	r3, [r2, #0]
    2e3a:	b29b      	uxth	r3, r3
    2e3c:	2b00      	cmp	r3, #0
    2e3e:	d103      	bne.n	2e48 <socket+0xbc>
				++gu16SessionID;
    2e40:	8813      	ldrh	r3, [r2, #0]
    2e42:	3301      	adds	r3, #1
    2e44:	b29b      	uxth	r3, r3
    2e46:	8013      	strh	r3, [r2, #0]
			pstrSock->u16SessionID = gu16SessionID;
    2e48:	4b23      	ldr	r3, [pc, #140]	; (2ed8 <socket+0x14c>)
    2e4a:	881b      	ldrh	r3, [r3, #0]
    2e4c:	b29b      	uxth	r3, r3
    2e4e:	80e3      	strh	r3, [r4, #6]
			if(u8Flags & SOCKET_FLAGS_SSL)
    2e50:	9b05      	ldr	r3, [sp, #20]
    2e52:	07db      	lsls	r3, r3, #31
    2e54:	d5a9      	bpl.n	2daa <socket+0x1e>
				strSSLCreate.sslSock = sock;
    2e56:	aa07      	add	r2, sp, #28
    2e58:	7015      	strb	r5, [r2, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    2e5a:	2321      	movs	r3, #33	; 0x21
    2e5c:	72e3      	strb	r3, [r4, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    2e5e:	2300      	movs	r3, #0
    2e60:	9302      	str	r3, [sp, #8]
    2e62:	9301      	str	r3, [sp, #4]
    2e64:	9300      	str	r3, [sp, #0]
    2e66:	3304      	adds	r3, #4
    2e68:	2150      	movs	r1, #80	; 0x50
    2e6a:	2002      	movs	r0, #2
    2e6c:	4c1b      	ldr	r4, [pc, #108]	; (2edc <socket+0x150>)
    2e6e:	47a0      	blx	r4
    2e70:	e79b      	b.n	2daa <socket+0x1e>
				u8SockID		= u8NextUdpSock;
    2e72:	4b1b      	ldr	r3, [pc, #108]	; (2ee0 <socket+0x154>)
    2e74:	781d      	ldrb	r5, [r3, #0]
    2e76:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2e78:	781c      	ldrb	r4, [r3, #0]
    2e7a:	0124      	lsls	r4, r4, #4
    2e7c:	4a19      	ldr	r2, [pc, #100]	; (2ee4 <socket+0x158>)
    2e7e:	18a4      	adds	r4, r4, r2
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2e80:	7819      	ldrb	r1, [r3, #0]
    2e82:	3101      	adds	r1, #1
    2e84:	2203      	movs	r2, #3
    2e86:	400a      	ands	r2, r1
    2e88:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    2e8a:	7aa3      	ldrb	r3, [r4, #10]
    2e8c:	2b00      	cmp	r3, #0
    2e8e:	d014      	beq.n	2eba <socket+0x12e>
    2e90:	2203      	movs	r2, #3
				u8SockID		= u8NextUdpSock;
    2e92:	4913      	ldr	r1, [pc, #76]	; (2ee0 <socket+0x154>)
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2e94:	4f13      	ldr	r7, [pc, #76]	; (2ee4 <socket+0x158>)
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2e96:	2003      	movs	r0, #3
				u8SockID		= u8NextUdpSock;
    2e98:	780d      	ldrb	r5, [r1, #0]
    2e9a:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2e9c:	780c      	ldrb	r4, [r1, #0]
    2e9e:	0124      	lsls	r4, r4, #4
    2ea0:	19e4      	adds	r4, r4, r7
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2ea2:	780b      	ldrb	r3, [r1, #0]
    2ea4:	3301      	adds	r3, #1
    2ea6:	4003      	ands	r3, r0
    2ea8:	700b      	strb	r3, [r1, #0]
				if(!pstrSock->bIsUsed)
    2eaa:	7aa3      	ldrb	r3, [r4, #10]
    2eac:	2b00      	cmp	r3, #0
    2eae:	d004      	beq.n	2eba <socket+0x12e>
    2eb0:	3a01      	subs	r2, #1
    2eb2:	b2d2      	uxtb	r2, r2
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    2eb4:	2a00      	cmp	r2, #0
    2eb6:	d1ef      	bne.n	2e98 <socket+0x10c>
    2eb8:	e775      	b.n	2da6 <socket+0x1a>
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    2eba:	3507      	adds	r5, #7
    2ebc:	b26d      	sxtb	r5, r5
					break;
    2ebe:	e7ad      	b.n	2e1c <socket+0x90>
	SOCKET					sock = -1;
    2ec0:	2501      	movs	r5, #1
    2ec2:	426d      	negs	r5, r5
    2ec4:	e771      	b.n	2daa <socket+0x1e>
    2ec6:	46c0      	nop			; (mov r8, r8)
    2ec8:	20000170 	.word	0x20000170
    2ecc:	0000c6d9 	.word	0x0000c6d9
    2ed0:	20000a3c 	.word	0x20000a3c
    2ed4:	00000591 	.word	0x00000591
    2ed8:	2000016e 	.word	0x2000016e
    2edc:	000006a5 	.word	0x000006a5
    2ee0:	20000171 	.word	0x20000171
    2ee4:	20000aac 	.word	0x20000aac

00002ee8 <bind>:

Date
		5 June 2012
*********************************************************************/
sint8 bind(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2ee8:	b570      	push	{r4, r5, r6, lr}
    2eea:	b088      	sub	sp, #32
    2eec:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((pstrAddr != NULL) && (sock >= 0) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2eee:	2900      	cmp	r1, #0
    2ef0:	d02b      	beq.n	2f4a <bind+0x62>
    2ef2:	2800      	cmp	r0, #0
    2ef4:	db2c      	blt.n	2f50 <bind+0x68>
    2ef6:	0100      	lsls	r0, r0, #4
    2ef8:	4b1a      	ldr	r3, [pc, #104]	; (2f64 <bind+0x7c>)
    2efa:	181b      	adds	r3, r3, r0
    2efc:	7a9b      	ldrb	r3, [r3, #10]
    2efe:	2b01      	cmp	r3, #1
    2f00:	d129      	bne.n	2f56 <bind+0x6e>
    2f02:	2a00      	cmp	r2, #0
    2f04:	d02a      	beq.n	2f5c <bind+0x74>
	{
		tstrBindCmd			strBind;
		uint8				u8CMD = SOCKET_CMD_BIND;
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2f06:	4b17      	ldr	r3, [pc, #92]	; (2f64 <bind+0x7c>)
    2f08:	181b      	adds	r3, r3, r0
    2f0a:	7adb      	ldrb	r3, [r3, #11]
		uint8				u8CMD = SOCKET_CMD_BIND;
    2f0c:	2641      	movs	r6, #65	; 0x41
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2f0e:	07db      	lsls	r3, r3, #31
    2f10:	d500      	bpl.n	2f14 <bind+0x2c>
		{
			u8CMD = SOCKET_CMD_SSL_BIND;
    2f12:	3613      	adds	r6, #19
		}

		/* Build the bind request. */
		strBind.sock = sock;
    2f14:	ad05      	add	r5, sp, #20
    2f16:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strBind.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    2f18:	2208      	movs	r2, #8
    2f1a:	0028      	movs	r0, r5
    2f1c:	4b12      	ldr	r3, [pc, #72]	; (2f68 <bind+0x80>)
    2f1e:	4798      	blx	r3
		strBind.u16SessionID		= gastrSockets[sock].u16SessionID;
    2f20:	0124      	lsls	r4, r4, #4
    2f22:	4b10      	ldr	r3, [pc, #64]	; (2f64 <bind+0x7c>)
    2f24:	191c      	adds	r4, r3, r4
    2f26:	88e3      	ldrh	r3, [r4, #6]
    2f28:	816b      	strh	r3, [r5, #10]
		
		/* Send the request. */
		s8Ret = SOCKET_REQUEST(u8CMD, (uint8*)&strBind,sizeof(tstrBindCmd) , NULL , 0, 0);
    2f2a:	2300      	movs	r3, #0
    2f2c:	9302      	str	r3, [sp, #8]
    2f2e:	9301      	str	r3, [sp, #4]
    2f30:	9300      	str	r3, [sp, #0]
    2f32:	330c      	adds	r3, #12
    2f34:	002a      	movs	r2, r5
    2f36:	0031      	movs	r1, r6
    2f38:	2002      	movs	r0, #2
    2f3a:	4c0c      	ldr	r4, [pc, #48]	; (2f6c <bind+0x84>)
    2f3c:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2f3e:	2800      	cmp	r0, #0
    2f40:	d001      	beq.n	2f46 <bind+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    2f42:	2009      	movs	r0, #9
    2f44:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2f46:	b008      	add	sp, #32
    2f48:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2f4a:	2006      	movs	r0, #6
    2f4c:	4240      	negs	r0, r0
    2f4e:	e7fa      	b.n	2f46 <bind+0x5e>
    2f50:	2006      	movs	r0, #6
    2f52:	4240      	negs	r0, r0
    2f54:	e7f7      	b.n	2f46 <bind+0x5e>
    2f56:	2006      	movs	r0, #6
    2f58:	4240      	negs	r0, r0
    2f5a:	e7f4      	b.n	2f46 <bind+0x5e>
    2f5c:	2006      	movs	r0, #6
    2f5e:	4240      	negs	r0, r0
    2f60:	e7f1      	b.n	2f46 <bind+0x5e>
    2f62:	46c0      	nop			; (mov r8, r8)
    2f64:	20000a3c 	.word	0x20000a3c
    2f68:	0000057d 	.word	0x0000057d
    2f6c:	000006a5 	.word	0x000006a5

00002f70 <listen>:

Date
		5 June 2012
*********************************************************************/
sint8 listen(SOCKET sock, uint8 backlog)
{
    2f70:	b510      	push	{r4, lr}
    2f72:	b086      	sub	sp, #24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    2f74:	2800      	cmp	r0, #0
    2f76:	db1c      	blt.n	2fb2 <listen+0x42>
    2f78:	0102      	lsls	r2, r0, #4
    2f7a:	4b11      	ldr	r3, [pc, #68]	; (2fc0 <listen+0x50>)
    2f7c:	189b      	adds	r3, r3, r2
    2f7e:	7a9b      	ldrb	r3, [r3, #10]
    2f80:	2b01      	cmp	r3, #1
    2f82:	d119      	bne.n	2fb8 <listen+0x48>
	{
		tstrListenCmd		strListen;

		strListen.sock = sock;
    2f84:	aa05      	add	r2, sp, #20
    2f86:	7010      	strb	r0, [r2, #0]
		strListen.u8BackLog = backlog;
    2f88:	7051      	strb	r1, [r2, #1]
		strListen.u16SessionID		= gastrSockets[sock].u16SessionID;
    2f8a:	0100      	lsls	r0, r0, #4
    2f8c:	4b0c      	ldr	r3, [pc, #48]	; (2fc0 <listen+0x50>)
    2f8e:	1818      	adds	r0, r3, r0
    2f90:	88c3      	ldrh	r3, [r0, #6]
    2f92:	8053      	strh	r3, [r2, #2]

		s8Ret = SOCKET_REQUEST(SOCKET_CMD_LISTEN, (uint8*)&strListen, sizeof(tstrListenCmd), NULL, 0, 0);
    2f94:	2300      	movs	r3, #0
    2f96:	9302      	str	r3, [sp, #8]
    2f98:	9301      	str	r3, [sp, #4]
    2f9a:	9300      	str	r3, [sp, #0]
    2f9c:	3304      	adds	r3, #4
    2f9e:	2142      	movs	r1, #66	; 0x42
    2fa0:	2002      	movs	r0, #2
    2fa2:	4c08      	ldr	r4, [pc, #32]	; (2fc4 <listen+0x54>)
    2fa4:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2fa6:	2800      	cmp	r0, #0
    2fa8:	d001      	beq.n	2fae <listen+0x3e>
		{
			s8Ret = SOCK_ERR_INVALID;
    2faa:	2009      	movs	r0, #9
    2fac:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2fae:	b006      	add	sp, #24
    2fb0:	bd10      	pop	{r4, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2fb2:	2006      	movs	r0, #6
    2fb4:	4240      	negs	r0, r0
    2fb6:	e7fa      	b.n	2fae <listen+0x3e>
    2fb8:	2006      	movs	r0, #6
    2fba:	4240      	negs	r0, r0
    2fbc:	e7f7      	b.n	2fae <listen+0x3e>
    2fbe:	46c0      	nop			; (mov r8, r8)
    2fc0:	20000a3c 	.word	0x20000a3c
    2fc4:	000006a5 	.word	0x000006a5

00002fc8 <accept>:
*********************************************************************/
sint8 accept(SOCKET sock, struct sockaddr *addr, uint8 *addrlen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1) )
    2fc8:	2800      	cmp	r0, #0
    2fca:	db07      	blt.n	2fdc <accept+0x14>
    2fcc:	0100      	lsls	r0, r0, #4
    2fce:	4b06      	ldr	r3, [pc, #24]	; (2fe8 <accept+0x20>)
    2fd0:	1818      	adds	r0, r3, r0
    2fd2:	7a83      	ldrb	r3, [r0, #10]
    2fd4:	2b01      	cmp	r3, #1
    2fd6:	d104      	bne.n	2fe2 <accept+0x1a>
	{
		s8Ret = SOCK_ERR_NO_ERROR;
    2fd8:	2000      	movs	r0, #0
	}
	return s8Ret;
}
    2fda:	4770      	bx	lr
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2fdc:	2006      	movs	r0, #6
    2fde:	4240      	negs	r0, r0
    2fe0:	e7fb      	b.n	2fda <accept+0x12>
    2fe2:	2006      	movs	r0, #6
    2fe4:	4240      	negs	r0, r0
    2fe6:	e7f8      	b.n	2fda <accept+0x12>
    2fe8:	20000a3c 	.word	0x20000a3c

00002fec <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2fec:	b570      	push	{r4, r5, r6, lr}
    2fee:	b088      	sub	sp, #32
    2ff0:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2ff2:	db30      	blt.n	3056 <connect+0x6a>
    2ff4:	2900      	cmp	r1, #0
    2ff6:	d031      	beq.n	305c <connect+0x70>
    2ff8:	0100      	lsls	r0, r0, #4
    2ffa:	4b1d      	ldr	r3, [pc, #116]	; (3070 <connect+0x84>)
    2ffc:	181b      	adds	r3, r3, r0
    2ffe:	7a9b      	ldrb	r3, [r3, #10]
    3000:	2b01      	cmp	r3, #1
    3002:	d12e      	bne.n	3062 <connect+0x76>
    3004:	2a00      	cmp	r2, #0
    3006:	d02f      	beq.n	3068 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    3008:	4b19      	ldr	r3, [pc, #100]	; (3070 <connect+0x84>)
    300a:	181b      	adds	r3, r3, r0
    300c:	7adb      	ldrb	r3, [r3, #11]
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    300e:	2644      	movs	r6, #68	; 0x44
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    3010:	07db      	lsls	r3, r3, #31
    3012:	d505      	bpl.n	3020 <connect+0x34>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    3014:	4b16      	ldr	r3, [pc, #88]	; (3070 <connect+0x84>)
    3016:	181b      	adds	r3, r3, r0
    3018:	7ada      	ldrb	r2, [r3, #11]
    301a:	ab05      	add	r3, sp, #20
    301c:	725a      	strb	r2, [r3, #9]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    301e:	3607      	adds	r6, #7
		}
		strConnect.sock = sock;
    3020:	ad05      	add	r5, sp, #20
    3022:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    3024:	2208      	movs	r2, #8
    3026:	0028      	movs	r0, r5
    3028:	4b12      	ldr	r3, [pc, #72]	; (3074 <connect+0x88>)
    302a:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    302c:	0124      	lsls	r4, r4, #4
    302e:	4b10      	ldr	r3, [pc, #64]	; (3070 <connect+0x84>)
    3030:	191c      	adds	r4, r3, r4
    3032:	88e3      	ldrh	r3, [r4, #6]
    3034:	816b      	strh	r3, [r5, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    3036:	2300      	movs	r3, #0
    3038:	9302      	str	r3, [sp, #8]
    303a:	9301      	str	r3, [sp, #4]
    303c:	9300      	str	r3, [sp, #0]
    303e:	330c      	adds	r3, #12
    3040:	002a      	movs	r2, r5
    3042:	0031      	movs	r1, r6
    3044:	2002      	movs	r0, #2
    3046:	4c0c      	ldr	r4, [pc, #48]	; (3078 <connect+0x8c>)
    3048:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    304a:	2800      	cmp	r0, #0
    304c:	d001      	beq.n	3052 <connect+0x66>
		{
			s8Ret = SOCK_ERR_INVALID;
    304e:	2009      	movs	r0, #9
    3050:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    3052:	b008      	add	sp, #32
    3054:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    3056:	2006      	movs	r0, #6
    3058:	4240      	negs	r0, r0
    305a:	e7fa      	b.n	3052 <connect+0x66>
    305c:	2006      	movs	r0, #6
    305e:	4240      	negs	r0, r0
    3060:	e7f7      	b.n	3052 <connect+0x66>
    3062:	2006      	movs	r0, #6
    3064:	4240      	negs	r0, r0
    3066:	e7f4      	b.n	3052 <connect+0x66>
    3068:	2006      	movs	r0, #6
    306a:	4240      	negs	r0, r0
    306c:	e7f1      	b.n	3052 <connect+0x66>
    306e:	46c0      	nop			; (mov r8, r8)
    3070:	20000a3c 	.word	0x20000a3c
    3074:	0000057d 	.word	0x0000057d
    3078:	000006a5 	.word	0x000006a5

0000307c <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    307c:	b530      	push	{r4, r5, lr}
    307e:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    3080:	2800      	cmp	r0, #0
    3082:	db36      	blt.n	30f2 <send+0x76>
    3084:	2900      	cmp	r1, #0
    3086:	d037      	beq.n	30f8 <send+0x7c>
    3088:	23af      	movs	r3, #175	; 0xaf
    308a:	00db      	lsls	r3, r3, #3
    308c:	429a      	cmp	r2, r3
    308e:	d836      	bhi.n	30fe <send+0x82>
    3090:	0104      	lsls	r4, r0, #4
    3092:	4b1e      	ldr	r3, [pc, #120]	; (310c <send+0x90>)
    3094:	191b      	adds	r3, r3, r4
    3096:	7a9b      	ldrb	r3, [r3, #10]
    3098:	2b01      	cmp	r3, #1
    309a:	d133      	bne.n	3104 <send+0x88>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
    309c:	ab04      	add	r3, sp, #16
    309e:	7018      	strb	r0, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    30a0:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    30a2:	0025      	movs	r5, r4
    30a4:	4c19      	ldr	r4, [pc, #100]	; (310c <send+0x90>)
    30a6:	1964      	adds	r4, r4, r5
    30a8:	88e4      	ldrh	r4, [r4, #6]
    30aa:	819c      	strh	r4, [r3, #12]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    30ac:	2550      	movs	r5, #80	; 0x50

		if(sock >= TCP_SOCK_MAX)
    30ae:	2806      	cmp	r0, #6
    30b0:	dd00      	ble.n	30b4 <send+0x38>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    30b2:	3d0c      	subs	r5, #12
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    30b4:	0104      	lsls	r4, r0, #4
    30b6:	4b15      	ldr	r3, [pc, #84]	; (310c <send+0x90>)
    30b8:	191b      	adds	r3, r3, r4
    30ba:	7adc      	ldrb	r4, [r3, #11]
		u8Cmd			= SOCKET_CMD_SEND;
    30bc:	2345      	movs	r3, #69	; 0x45
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    30be:	07e4      	lsls	r4, r4, #31
    30c0:	d505      	bpl.n	30ce <send+0x52>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    30c2:	0100      	lsls	r0, r0, #4
    30c4:	4b11      	ldr	r3, [pc, #68]	; (310c <send+0x90>)
    30c6:	1818      	adds	r0, r3, r0
    30c8:	8905      	ldrh	r5, [r0, #8]
    30ca:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    30cc:	234c      	movs	r3, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    30ce:	2080      	movs	r0, #128	; 0x80
    30d0:	4318      	orrs	r0, r3
    30d2:	9502      	str	r5, [sp, #8]
    30d4:	9201      	str	r2, [sp, #4]
    30d6:	9100      	str	r1, [sp, #0]
    30d8:	2310      	movs	r3, #16
    30da:	aa04      	add	r2, sp, #16
    30dc:	0001      	movs	r1, r0
    30de:	2002      	movs	r0, #2
    30e0:	4c0b      	ldr	r4, [pc, #44]	; (3110 <send+0x94>)
    30e2:	47a0      	blx	r4
    30e4:	2300      	movs	r3, #0
		if(s16Ret != SOCK_ERR_NO_ERROR)
    30e6:	2800      	cmp	r0, #0
    30e8:	d000      	beq.n	30ec <send+0x70>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    30ea:	3b0e      	subs	r3, #14
		}
	}
	return s16Ret;
}
    30ec:	0018      	movs	r0, r3
    30ee:	b009      	add	sp, #36	; 0x24
    30f0:	bd30      	pop	{r4, r5, pc}
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    30f2:	2306      	movs	r3, #6
    30f4:	425b      	negs	r3, r3
    30f6:	e7f9      	b.n	30ec <send+0x70>
    30f8:	2306      	movs	r3, #6
    30fa:	425b      	negs	r3, r3
    30fc:	e7f6      	b.n	30ec <send+0x70>
    30fe:	2306      	movs	r3, #6
    3100:	425b      	negs	r3, r3
    3102:	e7f3      	b.n	30ec <send+0x70>
    3104:	2306      	movs	r3, #6
    3106:	425b      	negs	r3, r3
    3108:	e7f0      	b.n	30ec <send+0x70>
    310a:	46c0      	nop			; (mov r8, r8)
    310c:	20000a3c 	.word	0x20000a3c
    3110:	000006a5 	.word	0x000006a5

00003114 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    3114:	b530      	push	{r4, r5, lr}
    3116:	b087      	sub	sp, #28
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    3118:	2800      	cmp	r0, #0
    311a:	db34      	blt.n	3186 <recv+0x72>
    311c:	2900      	cmp	r1, #0
    311e:	d035      	beq.n	318c <recv+0x78>
    3120:	2a00      	cmp	r2, #0
    3122:	d036      	beq.n	3192 <recv+0x7e>
    3124:	0105      	lsls	r5, r0, #4
    3126:	4c1e      	ldr	r4, [pc, #120]	; (31a0 <recv+0x8c>)
    3128:	1964      	adds	r4, r4, r5
    312a:	7aa4      	ldrb	r4, [r4, #10]
    312c:	2c01      	cmp	r4, #1
    312e:	d133      	bne.n	3198 <recv+0x84>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    3130:	4c1b      	ldr	r4, [pc, #108]	; (31a0 <recv+0x8c>)
    3132:	5129      	str	r1, [r5, r4]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    3134:	1964      	adds	r4, r4, r5
    3136:	80a2      	strh	r2, [r4, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    3138:	7b21      	ldrb	r1, [r4, #12]
		s16Ret = SOCK_ERR_NO_ERROR;
    313a:	2200      	movs	r2, #0
		if(!gastrSockets[sock].bIsRecvPending)
    313c:	2900      	cmp	r1, #0
    313e:	d11d      	bne.n	317c <recv+0x68>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
    3140:	2101      	movs	r1, #1
    3142:	7321      	strb	r1, [r4, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3144:	7ae2      	ldrb	r2, [r4, #11]
			uint8		u8Cmd = SOCKET_CMD_RECV;
    3146:	3145      	adds	r1, #69	; 0x45
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3148:	07d2      	lsls	r2, r2, #31
    314a:	d500      	bpl.n	314e <recv+0x3a>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    314c:	3107      	adds	r1, #7
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    314e:	2b00      	cmp	r3, #0
    3150:	d117      	bne.n	3182 <recv+0x6e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    3152:	3b01      	subs	r3, #1
    3154:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
    3156:	aa04      	add	r2, sp, #16
    3158:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    315a:	0100      	lsls	r0, r0, #4
    315c:	4b10      	ldr	r3, [pc, #64]	; (31a0 <recv+0x8c>)
    315e:	1818      	adds	r0, r3, r0
    3160:	88c3      	ldrh	r3, [r0, #6]
    3162:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    3164:	2300      	movs	r3, #0
    3166:	9302      	str	r3, [sp, #8]
    3168:	9301      	str	r3, [sp, #4]
    316a:	9300      	str	r3, [sp, #0]
    316c:	3308      	adds	r3, #8
    316e:	2002      	movs	r0, #2
    3170:	4c0c      	ldr	r4, [pc, #48]	; (31a4 <recv+0x90>)
    3172:	47a0      	blx	r4
    3174:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    3176:	2800      	cmp	r0, #0
    3178:	d000      	beq.n	317c <recv+0x68>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    317a:	3a0e      	subs	r2, #14
			}
		}
	}
	return s16Ret;
}
    317c:	0010      	movs	r0, r2
    317e:	b007      	add	sp, #28
    3180:	bd30      	pop	{r4, r5, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    3182:	9304      	str	r3, [sp, #16]
    3184:	e7e7      	b.n	3156 <recv+0x42>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    3186:	2206      	movs	r2, #6
    3188:	4252      	negs	r2, r2
    318a:	e7f7      	b.n	317c <recv+0x68>
    318c:	2206      	movs	r2, #6
    318e:	4252      	negs	r2, r2
    3190:	e7f4      	b.n	317c <recv+0x68>
    3192:	2206      	movs	r2, #6
    3194:	4252      	negs	r2, r2
    3196:	e7f1      	b.n	317c <recv+0x68>
    3198:	2206      	movs	r2, #6
    319a:	4252      	negs	r2, r2
    319c:	e7ee      	b.n	317c <recv+0x68>
    319e:	46c0      	nop			; (mov r8, r8)
    31a0:	20000a3c 	.word	0x20000a3c
    31a4:	000006a5 	.word	0x000006a5

000031a8 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    31a8:	b530      	push	{r4, r5, lr}
    31aa:	b087      	sub	sp, #28
    31ac:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    //M2M_INFO("Sock to delete <%d>\n", sock);
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    31ae:	db2a      	blt.n	3206 <close+0x5e>
    31b0:	0102      	lsls	r2, r0, #4
    31b2:	4b18      	ldr	r3, [pc, #96]	; (3214 <close+0x6c>)
    31b4:	189b      	adds	r3, r3, r2
    31b6:	7a9b      	ldrb	r3, [r3, #10]
    31b8:	2b01      	cmp	r3, #1
    31ba:	d127      	bne.n	320c <close+0x64>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    31bc:	a905      	add	r1, sp, #20
    31be:	7008      	strb	r0, [r1, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    31c0:	4b14      	ldr	r3, [pc, #80]	; (3214 <close+0x6c>)
    31c2:	189b      	adds	r3, r3, r2
    31c4:	88da      	ldrh	r2, [r3, #6]
    31c6:	804a      	strh	r2, [r1, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    31c8:	2200      	movs	r2, #0
    31ca:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
    31cc:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    31ce:	7adb      	ldrb	r3, [r3, #11]
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    31d0:	2149      	movs	r1, #73	; 0x49
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    31d2:	07db      	lsls	r3, r3, #31
    31d4:	d500      	bpl.n	31d8 <close+0x30>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    31d6:	3105      	adds	r1, #5
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    31d8:	2300      	movs	r3, #0
    31da:	9302      	str	r3, [sp, #8]
    31dc:	9301      	str	r3, [sp, #4]
    31de:	9300      	str	r3, [sp, #0]
    31e0:	3304      	adds	r3, #4
    31e2:	aa05      	add	r2, sp, #20
    31e4:	2002      	movs	r0, #2
    31e6:	4d0c      	ldr	r5, [pc, #48]	; (3218 <close+0x70>)
    31e8:	47a8      	blx	r5
    31ea:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    31ec:	d001      	beq.n	31f2 <close+0x4a>
		{
			s8Ret = SOCK_ERR_INVALID;
    31ee:	2509      	movs	r5, #9
    31f0:	426d      	negs	r5, r5
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    31f2:	0124      	lsls	r4, r4, #4
    31f4:	4807      	ldr	r0, [pc, #28]	; (3214 <close+0x6c>)
    31f6:	1820      	adds	r0, r4, r0
    31f8:	2210      	movs	r2, #16
    31fa:	2100      	movs	r1, #0
    31fc:	4b07      	ldr	r3, [pc, #28]	; (321c <close+0x74>)
    31fe:	4798      	blx	r3
	}
	return s8Ret;
}
    3200:	0028      	movs	r0, r5
    3202:	b007      	add	sp, #28
    3204:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    3206:	2506      	movs	r5, #6
    3208:	426d      	negs	r5, r5
    320a:	e7f9      	b.n	3200 <close+0x58>
    320c:	2506      	movs	r5, #6
    320e:	426d      	negs	r5, r5
    3210:	e7f6      	b.n	3200 <close+0x58>
    3212:	46c0      	nop			; (mov r8, r8)
    3214:	20000a3c 	.word	0x20000a3c
    3218:	000006a5 	.word	0x000006a5
    321c:	00000591 	.word	0x00000591

00003220 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    3220:	b570      	push	{r4, r5, r6, lr}
    3222:	b082      	sub	sp, #8
    3224:	0004      	movs	r4, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    3226:	4b2a      	ldr	r3, [pc, #168]	; (32d0 <spi_flash_enable+0xb0>)
    3228:	4798      	blx	r3
    322a:	0500      	lsls	r0, r0, #20
    322c:	0d00      	lsrs	r0, r0, #20
    322e:	4b29      	ldr	r3, [pc, #164]	; (32d4 <spi_flash_enable+0xb4>)
	sint8 s8Ret = M2M_SUCCESS;
    3230:	2500      	movs	r5, #0
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    3232:	4298      	cmp	r0, r3
    3234:	d802      	bhi.n	323c <spi_flash_enable+0x1c>
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
    3236:	0028      	movs	r0, r5
    3238:	b002      	add	sp, #8
    323a:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    323c:	a901      	add	r1, sp, #4
    323e:	4826      	ldr	r0, [pc, #152]	; (32d8 <spi_flash_enable+0xb8>)
    3240:	4b26      	ldr	r3, [pc, #152]	; (32dc <spi_flash_enable+0xbc>)
    3242:	4798      	blx	r3
    3244:	1e05      	subs	r5, r0, #0
		if(s8Ret != M2M_SUCCESS) {
    3246:	d1f6      	bne.n	3236 <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
    3248:	4b25      	ldr	r3, [pc, #148]	; (32e0 <spi_flash_enable+0xc0>)
    324a:	9a01      	ldr	r2, [sp, #4]
    324c:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
    324e:	4925      	ldr	r1, [pc, #148]	; (32e4 <spi_flash_enable+0xc4>)
    3250:	4319      	orrs	r1, r3
    3252:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    3254:	4820      	ldr	r0, [pc, #128]	; (32d8 <spi_flash_enable+0xb8>)
    3256:	4b24      	ldr	r3, [pc, #144]	; (32e8 <spi_flash_enable+0xc8>)
    3258:	4798      	blx	r3
		if(enable) {
    325a:	2c00      	cmp	r4, #0
    325c:	d020      	beq.n	32a0 <spi_flash_enable+0x80>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    325e:	2100      	movs	r1, #0
    3260:	4822      	ldr	r0, [pc, #136]	; (32ec <spi_flash_enable+0xcc>)
    3262:	4c21      	ldr	r4, [pc, #132]	; (32e8 <spi_flash_enable+0xc8>)
    3264:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    3266:	21ab      	movs	r1, #171	; 0xab
    3268:	4821      	ldr	r0, [pc, #132]	; (32f0 <spi_flash_enable+0xd0>)
    326a:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    326c:	2101      	movs	r1, #1
    326e:	4821      	ldr	r0, [pc, #132]	; (32f4 <spi_flash_enable+0xd4>)
    3270:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    3272:	2100      	movs	r1, #0
    3274:	4820      	ldr	r0, [pc, #128]	; (32f8 <spi_flash_enable+0xd8>)
    3276:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    3278:	2181      	movs	r1, #129	; 0x81
    327a:	4820      	ldr	r0, [pc, #128]	; (32fc <spi_flash_enable+0xdc>)
    327c:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    327e:	4e20      	ldr	r6, [pc, #128]	; (3300 <spi_flash_enable+0xe0>)
    3280:	4c20      	ldr	r4, [pc, #128]	; (3304 <spi_flash_enable+0xe4>)
    3282:	0030      	movs	r0, r6
    3284:	47a0      	blx	r4
    3286:	2801      	cmp	r0, #1
    3288:	d1fb      	bne.n	3282 <spi_flash_enable+0x62>
		u32Val &= ~((0x7777ul) << 12);
    328a:	4b15      	ldr	r3, [pc, #84]	; (32e0 <spi_flash_enable+0xc0>)
    328c:	9a01      	ldr	r2, [sp, #4]
    328e:	4013      	ands	r3, r2
		u32Val |= ((0x0010ul) << 12);
    3290:	2180      	movs	r1, #128	; 0x80
    3292:	0249      	lsls	r1, r1, #9
    3294:	4319      	orrs	r1, r3
    3296:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    3298:	480f      	ldr	r0, [pc, #60]	; (32d8 <spi_flash_enable+0xb8>)
    329a:	4b13      	ldr	r3, [pc, #76]	; (32e8 <spi_flash_enable+0xc8>)
    329c:	4798      	blx	r3
    329e:	e7ca      	b.n	3236 <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    32a0:	2100      	movs	r1, #0
    32a2:	4812      	ldr	r0, [pc, #72]	; (32ec <spi_flash_enable+0xcc>)
    32a4:	4c10      	ldr	r4, [pc, #64]	; (32e8 <spi_flash_enable+0xc8>)
    32a6:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    32a8:	21b9      	movs	r1, #185	; 0xb9
    32aa:	4811      	ldr	r0, [pc, #68]	; (32f0 <spi_flash_enable+0xd0>)
    32ac:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    32ae:	2101      	movs	r1, #1
    32b0:	4810      	ldr	r0, [pc, #64]	; (32f4 <spi_flash_enable+0xd4>)
    32b2:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    32b4:	2100      	movs	r1, #0
    32b6:	4810      	ldr	r0, [pc, #64]	; (32f8 <spi_flash_enable+0xd8>)
    32b8:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    32ba:	2181      	movs	r1, #129	; 0x81
    32bc:	480f      	ldr	r0, [pc, #60]	; (32fc <spi_flash_enable+0xdc>)
    32be:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    32c0:	4e0f      	ldr	r6, [pc, #60]	; (3300 <spi_flash_enable+0xe0>)
    32c2:	4c10      	ldr	r4, [pc, #64]	; (3304 <spi_flash_enable+0xe4>)
    32c4:	0030      	movs	r0, r6
    32c6:	47a0      	blx	r4
    32c8:	2801      	cmp	r0, #1
    32ca:	d1fb      	bne.n	32c4 <spi_flash_enable+0xa4>
    32cc:	e7dd      	b.n	328a <spi_flash_enable+0x6a>
    32ce:	46c0      	nop			; (mov r8, r8)
    32d0:	0000158d 	.word	0x0000158d
    32d4:	0000039f 	.word	0x0000039f
    32d8:	00001410 	.word	0x00001410
    32dc:	000019dd 	.word	0x000019dd
    32e0:	f8888fff 	.word	0xf8888fff
    32e4:	01111000 	.word	0x01111000
    32e8:	000019e9 	.word	0x000019e9
    32ec:	00010208 	.word	0x00010208
    32f0:	0001020c 	.word	0x0001020c
    32f4:	00010214 	.word	0x00010214
    32f8:	0001021c 	.word	0x0001021c
    32fc:	00010204 	.word	0x00010204
    3300:	00010218 	.word	0x00010218
    3304:	000019d1 	.word	0x000019d1

00003308 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    3308:	4b0c      	ldr	r3, [pc, #48]	; (333c <cpu_irq_enter_critical+0x34>)
    330a:	681b      	ldr	r3, [r3, #0]
    330c:	2b00      	cmp	r3, #0
    330e:	d106      	bne.n	331e <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3310:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    3314:	2b00      	cmp	r3, #0
    3316:	d007      	beq.n	3328 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    3318:	2200      	movs	r2, #0
    331a:	4b09      	ldr	r3, [pc, #36]	; (3340 <cpu_irq_enter_critical+0x38>)
    331c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    331e:	4a07      	ldr	r2, [pc, #28]	; (333c <cpu_irq_enter_critical+0x34>)
    3320:	6813      	ldr	r3, [r2, #0]
    3322:	3301      	adds	r3, #1
    3324:	6013      	str	r3, [r2, #0]
}
    3326:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    3328:	b672      	cpsid	i
    332a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    332e:	2200      	movs	r2, #0
    3330:	4b04      	ldr	r3, [pc, #16]	; (3344 <cpu_irq_enter_critical+0x3c>)
    3332:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    3334:	3201      	adds	r2, #1
    3336:	4b02      	ldr	r3, [pc, #8]	; (3340 <cpu_irq_enter_critical+0x38>)
    3338:	701a      	strb	r2, [r3, #0]
    333a:	e7f0      	b.n	331e <cpu_irq_enter_critical+0x16>
    333c:	20000174 	.word	0x20000174
    3340:	20000178 	.word	0x20000178
    3344:	2000000a 	.word	0x2000000a

00003348 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    3348:	4b08      	ldr	r3, [pc, #32]	; (336c <cpu_irq_leave_critical+0x24>)
    334a:	681a      	ldr	r2, [r3, #0]
    334c:	3a01      	subs	r2, #1
    334e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    3350:	681b      	ldr	r3, [r3, #0]
    3352:	2b00      	cmp	r3, #0
    3354:	d109      	bne.n	336a <cpu_irq_leave_critical+0x22>
    3356:	4b06      	ldr	r3, [pc, #24]	; (3370 <cpu_irq_leave_critical+0x28>)
    3358:	781b      	ldrb	r3, [r3, #0]
    335a:	2b00      	cmp	r3, #0
    335c:	d005      	beq.n	336a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    335e:	2201      	movs	r2, #1
    3360:	4b04      	ldr	r3, [pc, #16]	; (3374 <cpu_irq_leave_critical+0x2c>)
    3362:	701a      	strb	r2, [r3, #0]
    3364:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3368:	b662      	cpsie	i
	}
}
    336a:	4770      	bx	lr
    336c:	20000174 	.word	0x20000174
    3370:	20000178 	.word	0x20000178
    3374:	2000000a 	.word	0x2000000a

00003378 <system_board_init>:




void system_board_init(void)
{
    3378:	b5f0      	push	{r4, r5, r6, r7, lr}
    337a:	46c6      	mov	lr, r8
    337c:	b500      	push	{lr}
    337e:	b082      	sub	sp, #8
	config->input_pull = PORT_PIN_PULL_UP;
    3380:	ac01      	add	r4, sp, #4
    3382:	2601      	movs	r6, #1
    3384:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    3386:	2700      	movs	r7, #0
    3388:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    338a:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    338c:	0021      	movs	r1, r4
    338e:	2013      	movs	r0, #19
    3390:	4d27      	ldr	r5, [pc, #156]	; (3430 <system_board_init+0xb8>)
    3392:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    3394:	4b27      	ldr	r3, [pc, #156]	; (3434 <system_board_init+0xbc>)
    3396:	4698      	mov	r8, r3
    3398:	2380      	movs	r3, #128	; 0x80
    339a:	031b      	lsls	r3, r3, #12
    339c:	4642      	mov	r2, r8
    339e:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    33a0:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    33a2:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    33a4:	0021      	movs	r1, r4
    33a6:	201c      	movs	r0, #28
    33a8:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
    33aa:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    33ac:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    33ae:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
    33b0:	0021      	movs	r1, r4
    33b2:	2052      	movs	r0, #82	; 0x52
    33b4:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
    33b6:	0021      	movs	r1, r4
    33b8:	203e      	movs	r0, #62	; 0x3e
    33ba:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
    33bc:	0021      	movs	r1, r4
    33be:	203f      	movs	r0, #63	; 0x3f
    33c0:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
    33c2:	0021      	movs	r1, r4
    33c4:	202f      	movs	r0, #47	; 0x2f
    33c6:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
    33c8:	0021      	movs	r1, r4
    33ca:	2014      	movs	r0, #20
    33cc:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    33ce:	2280      	movs	r2, #128	; 0x80
    33d0:	02d2      	lsls	r2, r2, #11
    33d2:	4b19      	ldr	r3, [pc, #100]	; (3438 <system_board_init+0xc0>)
    33d4:	619a      	str	r2, [r3, #24]
    33d6:	4b19      	ldr	r3, [pc, #100]	; (343c <system_board_init+0xc4>)
    33d8:	2280      	movs	r2, #128	; 0x80
    33da:	05d2      	lsls	r2, r2, #23
    33dc:	619a      	str	r2, [r3, #24]
    33de:	2280      	movs	r2, #128	; 0x80
    33e0:	0612      	lsls	r2, r2, #24
    33e2:	619a      	str	r2, [r3, #24]
    33e4:	2280      	movs	r2, #128	; 0x80
    33e6:	0212      	lsls	r2, r2, #8
    33e8:	619a      	str	r2, [r3, #24]
    33ea:	2380      	movs	r3, #128	; 0x80
    33ec:	035b      	lsls	r3, r3, #13
    33ee:	4642      	mov	r2, r8
    33f0:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    33f2:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
    33f4:	0021      	movs	r1, r4
    33f6:	2053      	movs	r0, #83	; 0x53
    33f8:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
    33fa:	4a11      	ldr	r2, [pc, #68]	; (3440 <system_board_init+0xc8>)
    33fc:	6a11      	ldr	r1, [r2, #32]
    33fe:	2380      	movs	r3, #128	; 0x80
    3400:	039b      	lsls	r3, r3, #14
    3402:	430b      	orrs	r3, r1
    3404:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
    3406:	2204      	movs	r2, #4
    3408:	4b0e      	ldr	r3, [pc, #56]	; (3444 <system_board_init+0xcc>)
    340a:	801a      	strh	r2, [r3, #0]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    340c:	466b      	mov	r3, sp
    340e:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
    3410:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
    3412:	2305      	movs	r3, #5
    3414:	466a      	mov	r2, sp
    3416:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
    3418:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
    341a:	4669      	mov	r1, sp
    341c:	2009      	movs	r0, #9
    341e:	4c0a      	ldr	r4, [pc, #40]	; (3448 <system_board_init+0xd0>)
    3420:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
    3422:	4669      	mov	r1, sp
    3424:	200c      	movs	r0, #12
    3426:	47a0      	blx	r4
#endif

}
    3428:	b002      	add	sp, #8
    342a:	bc04      	pop	{r2}
    342c:	4690      	mov	r8, r2
    342e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3430:	0000361d 	.word	0x0000361d
    3434:	41004400 	.word	0x41004400
    3438:	41004500 	.word	0x41004500
    343c:	41004480 	.word	0x41004480
    3440:	40000400 	.word	0x40000400
    3444:	42005400 	.word	0x42005400
    3448:	00004de5 	.word	0x00004de5

0000344c <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    344c:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    344e:	2a00      	cmp	r2, #0
    3450:	d001      	beq.n	3456 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    3452:	0018      	movs	r0, r3
    3454:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    3456:	008b      	lsls	r3, r1, #2
    3458:	4a06      	ldr	r2, [pc, #24]	; (3474 <extint_register_callback+0x28>)
    345a:	589b      	ldr	r3, [r3, r2]
    345c:	2b00      	cmp	r3, #0
    345e:	d003      	beq.n	3468 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    3460:	4283      	cmp	r3, r0
    3462:	d005      	beq.n	3470 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    3464:	231d      	movs	r3, #29
    3466:	e7f4      	b.n	3452 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    3468:	0089      	lsls	r1, r1, #2
    346a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    346c:	2300      	movs	r3, #0
    346e:	e7f0      	b.n	3452 <extint_register_callback+0x6>
		return STATUS_OK;
    3470:	2300      	movs	r3, #0
    3472:	e7ee      	b.n	3452 <extint_register_callback+0x6>
    3474:	20000afc 	.word	0x20000afc

00003478 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3478:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    347a:	2900      	cmp	r1, #0
    347c:	d001      	beq.n	3482 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    347e:	0018      	movs	r0, r3
    3480:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    3482:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    3484:	281f      	cmp	r0, #31
    3486:	d800      	bhi.n	348a <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    3488:	4a02      	ldr	r2, [pc, #8]	; (3494 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    348a:	2301      	movs	r3, #1
    348c:	4083      	lsls	r3, r0
    348e:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    3490:	2300      	movs	r3, #0
    3492:	e7f4      	b.n	347e <extint_chan_enable_callback+0x6>
    3494:	40001800 	.word	0x40001800

00003498 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3498:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    349a:	2900      	cmp	r1, #0
    349c:	d001      	beq.n	34a2 <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    349e:	0018      	movs	r0, r3
    34a0:	4770      	bx	lr
		return NULL;
    34a2:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    34a4:	281f      	cmp	r0, #31
    34a6:	d800      	bhi.n	34aa <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    34a8:	4a02      	ldr	r2, [pc, #8]	; (34b4 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    34aa:	2301      	movs	r3, #1
    34ac:	4083      	lsls	r3, r0
    34ae:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    34b0:	2300      	movs	r3, #0
    34b2:	e7f4      	b.n	349e <extint_chan_disable_callback+0x6>
    34b4:	40001800 	.word	0x40001800

000034b8 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    34b8:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    34ba:	2200      	movs	r2, #0
    34bc:	4b10      	ldr	r3, [pc, #64]	; (3500 <EIC_Handler+0x48>)
    34be:	701a      	strb	r2, [r3, #0]
    34c0:	2300      	movs	r3, #0
    34c2:	4910      	ldr	r1, [pc, #64]	; (3504 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    34c4:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    34c6:	4e10      	ldr	r6, [pc, #64]	; (3508 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    34c8:	4c0d      	ldr	r4, [pc, #52]	; (3500 <EIC_Handler+0x48>)
    34ca:	e00a      	b.n	34e2 <EIC_Handler+0x2a>
		return eics[eic_index];
    34cc:	490d      	ldr	r1, [pc, #52]	; (3504 <EIC_Handler+0x4c>)
    34ce:	e008      	b.n	34e2 <EIC_Handler+0x2a>
    34d0:	7823      	ldrb	r3, [r4, #0]
    34d2:	3301      	adds	r3, #1
    34d4:	b2db      	uxtb	r3, r3
    34d6:	7023      	strb	r3, [r4, #0]
    34d8:	2b0f      	cmp	r3, #15
    34da:	d810      	bhi.n	34fe <EIC_Handler+0x46>
		return NULL;
    34dc:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    34de:	2b1f      	cmp	r3, #31
    34e0:	d9f4      	bls.n	34cc <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    34e2:	0028      	movs	r0, r5
    34e4:	4018      	ands	r0, r3
    34e6:	2201      	movs	r2, #1
    34e8:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    34ea:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    34ec:	4210      	tst	r0, r2
    34ee:	d0ef      	beq.n	34d0 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    34f0:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    34f2:	009b      	lsls	r3, r3, #2
    34f4:	599b      	ldr	r3, [r3, r6]
    34f6:	2b00      	cmp	r3, #0
    34f8:	d0ea      	beq.n	34d0 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    34fa:	4798      	blx	r3
    34fc:	e7e8      	b.n	34d0 <EIC_Handler+0x18>
			}
		}
	}
}
    34fe:	bd70      	pop	{r4, r5, r6, pc}
    3500:	20000af8 	.word	0x20000af8
    3504:	40001800 	.word	0x40001800
    3508:	20000afc 	.word	0x20000afc

0000350c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    350c:	4a04      	ldr	r2, [pc, #16]	; (3520 <_extint_enable+0x14>)
    350e:	7813      	ldrb	r3, [r2, #0]
    3510:	2102      	movs	r1, #2
    3512:	430b      	orrs	r3, r1
    3514:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    3516:	7853      	ldrb	r3, [r2, #1]
    3518:	b25b      	sxtb	r3, r3
    351a:	2b00      	cmp	r3, #0
    351c:	dbfb      	blt.n	3516 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    351e:	4770      	bx	lr
    3520:	40001800 	.word	0x40001800

00003524 <_system_extint_init>:
{
    3524:	b500      	push	{lr}
    3526:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    3528:	4a12      	ldr	r2, [pc, #72]	; (3574 <_system_extint_init+0x50>)
    352a:	6993      	ldr	r3, [r2, #24]
    352c:	2140      	movs	r1, #64	; 0x40
    352e:	430b      	orrs	r3, r1
    3530:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    3532:	a901      	add	r1, sp, #4
    3534:	2300      	movs	r3, #0
    3536:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    3538:	2005      	movs	r0, #5
    353a:	4b0f      	ldr	r3, [pc, #60]	; (3578 <_system_extint_init+0x54>)
    353c:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    353e:	2005      	movs	r0, #5
    3540:	4b0e      	ldr	r3, [pc, #56]	; (357c <_system_extint_init+0x58>)
    3542:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    3544:	4a0e      	ldr	r2, [pc, #56]	; (3580 <_system_extint_init+0x5c>)
    3546:	7813      	ldrb	r3, [r2, #0]
    3548:	2101      	movs	r1, #1
    354a:	430b      	orrs	r3, r1
    354c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    354e:	7853      	ldrb	r3, [r2, #1]
    3550:	b25b      	sxtb	r3, r3
    3552:	2b00      	cmp	r3, #0
    3554:	dbfb      	blt.n	354e <_system_extint_init+0x2a>
    3556:	4b0b      	ldr	r3, [pc, #44]	; (3584 <_system_extint_init+0x60>)
    3558:	0019      	movs	r1, r3
    355a:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    355c:	2200      	movs	r2, #0
    355e:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    3560:	4299      	cmp	r1, r3
    3562:	d1fc      	bne.n	355e <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3564:	2210      	movs	r2, #16
    3566:	4b08      	ldr	r3, [pc, #32]	; (3588 <_system_extint_init+0x64>)
    3568:	601a      	str	r2, [r3, #0]
	_extint_enable();
    356a:	4b08      	ldr	r3, [pc, #32]	; (358c <_system_extint_init+0x68>)
    356c:	4798      	blx	r3
}
    356e:	b003      	add	sp, #12
    3570:	bd00      	pop	{pc}
    3572:	46c0      	nop			; (mov r8, r8)
    3574:	40000400 	.word	0x40000400
    3578:	00004ced 	.word	0x00004ced
    357c:	00004c61 	.word	0x00004c61
    3580:	40001800 	.word	0x40001800
    3584:	20000afc 	.word	0x20000afc
    3588:	e000e100 	.word	0xe000e100
    358c:	0000350d 	.word	0x0000350d

00003590 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    3590:	2300      	movs	r3, #0
    3592:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    3594:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    3596:	2201      	movs	r2, #1
    3598:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    359a:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    359c:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    359e:	3302      	adds	r3, #2
    35a0:	72c3      	strb	r3, [r0, #11]
}
    35a2:	4770      	bx	lr

000035a4 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    35a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    35a6:	b083      	sub	sp, #12
    35a8:	0005      	movs	r5, r0
    35aa:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    35ac:	a901      	add	r1, sp, #4
    35ae:	2300      	movs	r3, #0
    35b0:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    35b2:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    35b4:	7923      	ldrb	r3, [r4, #4]
    35b6:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    35b8:	7a23      	ldrb	r3, [r4, #8]
    35ba:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    35bc:	7820      	ldrb	r0, [r4, #0]
    35be:	4b15      	ldr	r3, [pc, #84]	; (3614 <extint_chan_set_config+0x70>)
    35c0:	4798      	blx	r3
		return NULL;
    35c2:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    35c4:	2d1f      	cmp	r5, #31
    35c6:	d800      	bhi.n	35ca <extint_chan_set_config+0x26>
		return eics[eic_index];
    35c8:	4813      	ldr	r0, [pc, #76]	; (3618 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    35ca:	2207      	movs	r2, #7
    35cc:	402a      	ands	r2, r5
    35ce:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    35d0:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    35d2:	7aa3      	ldrb	r3, [r4, #10]
    35d4:	2b00      	cmp	r3, #0
    35d6:	d001      	beq.n	35dc <extint_chan_set_config+0x38>
    35d8:	2308      	movs	r3, #8
    35da:	431f      	orrs	r7, r3
    35dc:	08eb      	lsrs	r3, r5, #3
    35de:	009b      	lsls	r3, r3, #2
    35e0:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    35e2:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    35e4:	260f      	movs	r6, #15
    35e6:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    35e8:	43b1      	bics	r1, r6
			(new_config << config_pos);
    35ea:	4097      	lsls	r7, r2
    35ec:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    35ee:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    35f0:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    35f2:	7a63      	ldrb	r3, [r4, #9]
    35f4:	2b00      	cmp	r3, #0
    35f6:	d106      	bne.n	3606 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    35f8:	6943      	ldr	r3, [r0, #20]
    35fa:	2201      	movs	r2, #1
    35fc:	40aa      	lsls	r2, r5
    35fe:	4393      	bics	r3, r2
    3600:	6143      	str	r3, [r0, #20]
	}
}
    3602:	b003      	add	sp, #12
    3604:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    3606:	6942      	ldr	r2, [r0, #20]
    3608:	2301      	movs	r3, #1
    360a:	40ab      	lsls	r3, r5
    360c:	4313      	orrs	r3, r2
    360e:	6143      	str	r3, [r0, #20]
    3610:	e7f7      	b.n	3602 <extint_chan_set_config+0x5e>
    3612:	46c0      	nop			; (mov r8, r8)
    3614:	00004de5 	.word	0x00004de5
    3618:	40001800 	.word	0x40001800

0000361c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    361c:	b500      	push	{lr}
    361e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3620:	ab01      	add	r3, sp, #4
    3622:	2280      	movs	r2, #128	; 0x80
    3624:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    3626:	780a      	ldrb	r2, [r1, #0]
    3628:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    362a:	784a      	ldrb	r2, [r1, #1]
    362c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    362e:	788a      	ldrb	r2, [r1, #2]
    3630:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    3632:	0019      	movs	r1, r3
    3634:	4b01      	ldr	r3, [pc, #4]	; (363c <port_pin_set_config+0x20>)
    3636:	4798      	blx	r3
}
    3638:	b003      	add	sp, #12
    363a:	bd00      	pop	{pc}
    363c:	00004de5 	.word	0x00004de5

00003640 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3640:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    3642:	7a98      	ldrb	r0, [r3, #10]
    3644:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
    3646:	4770      	bx	lr

00003648 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
    3648:	b570      	push	{r4, r5, r6, lr}
    364a:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    364c:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    364e:	4d05      	ldr	r5, [pc, #20]	; (3664 <rtc_count_enable+0x1c>)
    3650:	0020      	movs	r0, r4
    3652:	47a8      	blx	r5
    3654:	2800      	cmp	r0, #0
    3656:	d1fb      	bne.n	3650 <rtc_count_enable+0x8>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
    3658:	8833      	ldrh	r3, [r6, #0]
    365a:	2202      	movs	r2, #2
    365c:	4313      	orrs	r3, r2
    365e:	8033      	strh	r3, [r6, #0]
}
    3660:	bd70      	pop	{r4, r5, r6, pc}
    3662:	46c0      	nop			; (mov r8, r8)
    3664:	00003641 	.word	0x00003641

00003668 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
    3668:	b570      	push	{r4, r5, r6, lr}
    366a:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    366c:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    366e:	4d06      	ldr	r5, [pc, #24]	; (3688 <rtc_count_disable+0x20>)
    3670:	0020      	movs	r0, r4
    3672:	47a8      	blx	r5
    3674:	2800      	cmp	r0, #0
    3676:	d1fb      	bne.n	3670 <rtc_count_disable+0x8>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
    3678:	23c1      	movs	r3, #193	; 0xc1
    367a:	71b3      	strb	r3, [r6, #6]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
    367c:	7233      	strb	r3, [r6, #8]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
    367e:	8833      	ldrh	r3, [r6, #0]
    3680:	2202      	movs	r2, #2
    3682:	4393      	bics	r3, r2
    3684:	8033      	strh	r3, [r6, #0]
}
    3686:	bd70      	pop	{r4, r5, r6, pc}
    3688:	00003641 	.word	0x00003641

0000368c <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
    368c:	b570      	push	{r4, r5, r6, lr}
    368e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3690:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
    3692:	4b06      	ldr	r3, [pc, #24]	; (36ac <rtc_count_reset+0x20>)
    3694:	4798      	blx	r3
#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
	module->enabled_callback    = 0;
#endif

	while (rtc_count_is_syncing(module)) {
    3696:	4d06      	ldr	r5, [pc, #24]	; (36b0 <rtc_count_reset+0x24>)
    3698:	0020      	movs	r0, r4
    369a:	47a8      	blx	r5
    369c:	2800      	cmp	r0, #0
    369e:	d1fb      	bne.n	3698 <rtc_count_reset+0xc>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
    36a0:	8833      	ldrh	r3, [r6, #0]
    36a2:	2201      	movs	r2, #1
    36a4:	4313      	orrs	r3, r2
    36a6:	8033      	strh	r3, [r6, #0]
}
    36a8:	bd70      	pop	{r4, r5, r6, pc}
    36aa:	46c0      	nop			; (mov r8, r8)
    36ac:	00003669 	.word	0x00003669
    36b0:	00003641 	.word	0x00003641

000036b4 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
    36b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    36b6:	b083      	sub	sp, #12
    36b8:	0004      	movs	r4, r0
    36ba:	9101      	str	r1, [sp, #4]
    36bc:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    36be:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
    36c0:	4f11      	ldr	r7, [pc, #68]	; (3708 <rtc_count_set_compare+0x54>)
    36c2:	0020      	movs	r0, r4
    36c4:	47b8      	blx	r7
    36c6:	2800      	cmp	r0, #0
    36c8:	d1fb      	bne.n	36c2 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
    36ca:	7923      	ldrb	r3, [r4, #4]
    36cc:	2b00      	cmp	r3, #0
    36ce:	d00a      	beq.n	36e6 <rtc_count_set_compare+0x32>
    36d0:	2b01      	cmp	r3, #1
    36d2:	d116      	bne.n	3702 <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
    36d4:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
    36d6:	2d01      	cmp	r5, #1
    36d8:	d814      	bhi.n	3704 <rtc_count_set_compare+0x50>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
    36da:	3506      	adds	r5, #6
    36dc:	00ad      	lsls	r5, r5, #2
    36de:	9b01      	ldr	r3, [sp, #4]
    36e0:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
    36e2:	2000      	movs	r0, #0
			break;
    36e4:	e00e      	b.n	3704 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
    36e6:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
    36e8:	2d02      	cmp	r5, #2
    36ea:	d80b      	bhi.n	3704 <rtc_count_set_compare+0x50>
			if (comp_value > 0xffff) {
    36ec:	4b07      	ldr	r3, [pc, #28]	; (370c <rtc_count_set_compare+0x58>)
    36ee:	9a01      	ldr	r2, [sp, #4]
    36f0:	429a      	cmp	r2, r3
    36f2:	d807      	bhi.n	3704 <rtc_count_set_compare+0x50>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
    36f4:	466b      	mov	r3, sp
    36f6:	889b      	ldrh	r3, [r3, #4]
    36f8:	350c      	adds	r5, #12
    36fa:	006d      	lsls	r5, r5, #1
    36fc:	53ab      	strh	r3, [r5, r6]
	return STATUS_OK;
    36fe:	2000      	movs	r0, #0
			break;
    3700:	e000      	b.n	3704 <rtc_count_set_compare+0x50>
			return STATUS_ERR_BAD_FORMAT;
    3702:	201a      	movs	r0, #26
}
    3704:	b003      	add	sp, #12
    3706:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3708:	00003641 	.word	0x00003641
    370c:	0000ffff 	.word	0x0000ffff

00003710 <rtc_count_init>:
{
    3710:	b5f0      	push	{r4, r5, r6, r7, lr}
    3712:	b083      	sub	sp, #12
    3714:	0004      	movs	r4, r0
    3716:	0016      	movs	r6, r2
	module->hw = hw;
    3718:	6001      	str	r1, [r0, #0]
    371a:	4a2e      	ldr	r2, [pc, #184]	; (37d4 <rtc_count_init+0xc4>)
    371c:	6993      	ldr	r3, [r2, #24]
    371e:	2120      	movs	r1, #32
    3720:	430b      	orrs	r3, r1
    3722:	6193      	str	r3, [r2, #24]
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
    3724:	a901      	add	r1, sp, #4
    3726:	2302      	movs	r3, #2
    3728:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
    372a:	2004      	movs	r0, #4
    372c:	4b2a      	ldr	r3, [pc, #168]	; (37d8 <rtc_count_init+0xc8>)
    372e:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
    3730:	2004      	movs	r0, #4
    3732:	4b2a      	ldr	r3, [pc, #168]	; (37dc <rtc_count_init+0xcc>)
    3734:	4798      	blx	r3
	rtc_count_reset(module);
    3736:	0020      	movs	r0, r4
    3738:	4b29      	ldr	r3, [pc, #164]	; (37e0 <rtc_count_init+0xd0>)
    373a:	4798      	blx	r3
	module->mode                = config->mode;
    373c:	78b3      	ldrb	r3, [r6, #2]
    373e:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
    3740:	7933      	ldrb	r3, [r6, #4]
    3742:	7163      	strb	r3, [r4, #5]
	_rtc_instance[0] = module;
    3744:	4b27      	ldr	r3, [pc, #156]	; (37e4 <rtc_count_init+0xd4>)
    3746:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
    3748:	6827      	ldr	r7, [r4, #0]
	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
    374a:	8833      	ldrh	r3, [r6, #0]
    374c:	803b      	strh	r3, [r7, #0]
	switch (config->mode) {
    374e:	78b3      	ldrb	r3, [r6, #2]
    3750:	2b00      	cmp	r3, #0
    3752:	d021      	beq.n	3798 <rtc_count_init+0x88>
			return STATUS_ERR_INVALID_ARG;
    3754:	2017      	movs	r0, #23
	switch (config->mode) {
    3756:	2b01      	cmp	r3, #1
    3758:	d11c      	bne.n	3794 <rtc_count_init+0x84>
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
    375a:	883b      	ldrh	r3, [r7, #0]
    375c:	b29b      	uxth	r3, r3
    375e:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
    3760:	78f3      	ldrb	r3, [r6, #3]
    3762:	2b00      	cmp	r3, #0
    3764:	d003      	beq.n	376e <rtc_count_init+0x5e>
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
    3766:	883b      	ldrh	r3, [r7, #0]
    3768:	2280      	movs	r2, #128	; 0x80
    376a:	4313      	orrs	r3, r2
    376c:	803b      	strh	r3, [r7, #0]
				while (rtc_count_is_syncing(module)) {
    376e:	4d1e      	ldr	r5, [pc, #120]	; (37e8 <rtc_count_init+0xd8>)
    3770:	0020      	movs	r0, r4
    3772:	47a8      	blx	r5
    3774:	2800      	cmp	r0, #0
    3776:	d1fb      	bne.n	3770 <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
    3778:	2200      	movs	r2, #0
    377a:	68b1      	ldr	r1, [r6, #8]
    377c:	0020      	movs	r0, r4
    377e:	4b1b      	ldr	r3, [pc, #108]	; (37ec <rtc_count_init+0xdc>)
    3780:	4798      	blx	r3
	if (config->continuously_update) {
    3782:	7933      	ldrb	r3, [r6, #4]
	return STATUS_OK;
    3784:	2000      	movs	r0, #0
	if (config->continuously_update) {
    3786:	2b00      	cmp	r3, #0
    3788:	d004      	beq.n	3794 <rtc_count_init+0x84>
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
    378a:	887b      	ldrh	r3, [r7, #2]
    378c:	2280      	movs	r2, #128	; 0x80
    378e:	01d2      	lsls	r2, r2, #7
    3790:	4313      	orrs	r3, r2
    3792:	807b      	strh	r3, [r7, #2]
}
    3794:	b003      	add	sp, #12
    3796:	bdf0      	pop	{r4, r5, r6, r7, pc}
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
    3798:	883b      	ldrh	r3, [r7, #0]
    379a:	2204      	movs	r2, #4
    379c:	4313      	orrs	r3, r2
    379e:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
    37a0:	78f3      	ldrb	r3, [r6, #3]
				return STATUS_ERR_INVALID_ARG;
    37a2:	2017      	movs	r0, #23
			if (config->clear_on_match) {
    37a4:	2b00      	cmp	r3, #0
    37a6:	d1f5      	bne.n	3794 <rtc_count_init+0x84>
				while (rtc_count_is_syncing(module)) {
    37a8:	4d0f      	ldr	r5, [pc, #60]	; (37e8 <rtc_count_init+0xd8>)
    37aa:	0020      	movs	r0, r4
    37ac:	47a8      	blx	r5
    37ae:	2800      	cmp	r0, #0
    37b0:	d1fb      	bne.n	37aa <rtc_count_init+0x9a>
				rtc_count_set_compare(module, config->compare_values[i],
    37b2:	2200      	movs	r2, #0
    37b4:	68b1      	ldr	r1, [r6, #8]
    37b6:	0020      	movs	r0, r4
    37b8:	4b0c      	ldr	r3, [pc, #48]	; (37ec <rtc_count_init+0xdc>)
    37ba:	4798      	blx	r3
				while (rtc_count_is_syncing(module)) {
    37bc:	4d0a      	ldr	r5, [pc, #40]	; (37e8 <rtc_count_init+0xd8>)
    37be:	0020      	movs	r0, r4
    37c0:	47a8      	blx	r5
    37c2:	2800      	cmp	r0, #0
    37c4:	d1fb      	bne.n	37be <rtc_count_init+0xae>
				rtc_count_set_compare(module, config->compare_values[i],
    37c6:	2201      	movs	r2, #1
    37c8:	68f1      	ldr	r1, [r6, #12]
    37ca:	0020      	movs	r0, r4
    37cc:	4b07      	ldr	r3, [pc, #28]	; (37ec <rtc_count_init+0xdc>)
    37ce:	4798      	blx	r3
    37d0:	e7d7      	b.n	3782 <rtc_count_init+0x72>
    37d2:	46c0      	nop			; (mov r8, r8)
    37d4:	40000400 	.word	0x40000400
    37d8:	00004ced 	.word	0x00004ced
    37dc:	00004c61 	.word	0x00004c61
    37e0:	0000368d 	.word	0x0000368d
    37e4:	20000b3c 	.word	0x20000b3c
    37e8:	00003641 	.word	0x00003641
    37ec:	000036b5 	.word	0x000036b5

000037f0 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    37f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    37f2:	46de      	mov	lr, fp
    37f4:	4657      	mov	r7, sl
    37f6:	464e      	mov	r6, r9
    37f8:	4645      	mov	r5, r8
    37fa:	b5e0      	push	{r5, r6, r7, lr}
    37fc:	b087      	sub	sp, #28
    37fe:	4680      	mov	r8, r0
    3800:	9104      	str	r1, [sp, #16]
    3802:	0016      	movs	r6, r2
    3804:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    3806:	2200      	movs	r2, #0
    3808:	2300      	movs	r3, #0
    380a:	2100      	movs	r1, #0
    380c:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    380e:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    3810:	2001      	movs	r0, #1
    3812:	0021      	movs	r1, r4
    3814:	9600      	str	r6, [sp, #0]
    3816:	9701      	str	r7, [sp, #4]
    3818:	465c      	mov	r4, fp
    381a:	9403      	str	r4, [sp, #12]
    381c:	4644      	mov	r4, r8
    381e:	9405      	str	r4, [sp, #20]
    3820:	e013      	b.n	384a <long_division+0x5a>
    3822:	2420      	movs	r4, #32
    3824:	1a64      	subs	r4, r4, r1
    3826:	0005      	movs	r5, r0
    3828:	40e5      	lsrs	r5, r4
    382a:	46a8      	mov	r8, r5
    382c:	e014      	b.n	3858 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    382e:	9c00      	ldr	r4, [sp, #0]
    3830:	9d01      	ldr	r5, [sp, #4]
    3832:	1b12      	subs	r2, r2, r4
    3834:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    3836:	465c      	mov	r4, fp
    3838:	464d      	mov	r5, r9
    383a:	432c      	orrs	r4, r5
    383c:	46a3      	mov	fp, r4
    383e:	9c03      	ldr	r4, [sp, #12]
    3840:	4645      	mov	r5, r8
    3842:	432c      	orrs	r4, r5
    3844:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    3846:	3901      	subs	r1, #1
    3848:	d325      	bcc.n	3896 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    384a:	2420      	movs	r4, #32
    384c:	4264      	negs	r4, r4
    384e:	190c      	adds	r4, r1, r4
    3850:	d4e7      	bmi.n	3822 <long_division+0x32>
    3852:	0005      	movs	r5, r0
    3854:	40a5      	lsls	r5, r4
    3856:	46a8      	mov	r8, r5
    3858:	0004      	movs	r4, r0
    385a:	408c      	lsls	r4, r1
    385c:	46a1      	mov	r9, r4
		r = r << 1;
    385e:	1892      	adds	r2, r2, r2
    3860:	415b      	adcs	r3, r3
    3862:	0014      	movs	r4, r2
    3864:	001d      	movs	r5, r3
		if (n & bit_shift) {
    3866:	9e05      	ldr	r6, [sp, #20]
    3868:	464f      	mov	r7, r9
    386a:	403e      	ands	r6, r7
    386c:	46b4      	mov	ip, r6
    386e:	9e04      	ldr	r6, [sp, #16]
    3870:	4647      	mov	r7, r8
    3872:	403e      	ands	r6, r7
    3874:	46b2      	mov	sl, r6
    3876:	4666      	mov	r6, ip
    3878:	4657      	mov	r7, sl
    387a:	433e      	orrs	r6, r7
    387c:	d003      	beq.n	3886 <long_division+0x96>
			r |= 0x01;
    387e:	0006      	movs	r6, r0
    3880:	4326      	orrs	r6, r4
    3882:	0032      	movs	r2, r6
    3884:	002b      	movs	r3, r5
		if (r >= d) {
    3886:	9c00      	ldr	r4, [sp, #0]
    3888:	9d01      	ldr	r5, [sp, #4]
    388a:	429d      	cmp	r5, r3
    388c:	d8db      	bhi.n	3846 <long_division+0x56>
    388e:	d1ce      	bne.n	382e <long_division+0x3e>
    3890:	4294      	cmp	r4, r2
    3892:	d8d8      	bhi.n	3846 <long_division+0x56>
    3894:	e7cb      	b.n	382e <long_division+0x3e>
    3896:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    3898:	4658      	mov	r0, fp
    389a:	0019      	movs	r1, r3
    389c:	b007      	add	sp, #28
    389e:	bc3c      	pop	{r2, r3, r4, r5}
    38a0:	4690      	mov	r8, r2
    38a2:	4699      	mov	r9, r3
    38a4:	46a2      	mov	sl, r4
    38a6:	46ab      	mov	fp, r5
    38a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

000038aa <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    38aa:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    38ac:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    38ae:	2340      	movs	r3, #64	; 0x40
    38b0:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    38b2:	4281      	cmp	r1, r0
    38b4:	d202      	bcs.n	38bc <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    38b6:	0018      	movs	r0, r3
    38b8:	bd10      	pop	{r4, pc}
		baud_calculated++;
    38ba:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    38bc:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    38be:	1c63      	adds	r3, r4, #1
    38c0:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    38c2:	4288      	cmp	r0, r1
    38c4:	d9f9      	bls.n	38ba <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    38c6:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    38c8:	2cff      	cmp	r4, #255	; 0xff
    38ca:	d8f4      	bhi.n	38b6 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    38cc:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    38ce:	2300      	movs	r3, #0
    38d0:	e7f1      	b.n	38b6 <_sercom_get_sync_baud_val+0xc>
	...

000038d4 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    38d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    38d6:	b083      	sub	sp, #12
    38d8:	000f      	movs	r7, r1
    38da:	0016      	movs	r6, r2
    38dc:	aa08      	add	r2, sp, #32
    38de:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    38e0:	0004      	movs	r4, r0
    38e2:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    38e4:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    38e6:	42bc      	cmp	r4, r7
    38e8:	d902      	bls.n	38f0 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    38ea:	0010      	movs	r0, r2
    38ec:	b003      	add	sp, #12
    38ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    38f0:	2b00      	cmp	r3, #0
    38f2:	d114      	bne.n	391e <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    38f4:	0002      	movs	r2, r0
    38f6:	0008      	movs	r0, r1
    38f8:	2100      	movs	r1, #0
    38fa:	4c19      	ldr	r4, [pc, #100]	; (3960 <_sercom_get_async_baud_val+0x8c>)
    38fc:	47a0      	blx	r4
    38fe:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    3900:	003a      	movs	r2, r7
    3902:	2300      	movs	r3, #0
    3904:	2000      	movs	r0, #0
    3906:	4c17      	ldr	r4, [pc, #92]	; (3964 <_sercom_get_async_baud_val+0x90>)
    3908:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    390a:	2200      	movs	r2, #0
    390c:	2301      	movs	r3, #1
    390e:	1a12      	subs	r2, r2, r0
    3910:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    3912:	0c12      	lsrs	r2, r2, #16
    3914:	041b      	lsls	r3, r3, #16
    3916:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    3918:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    391a:	2200      	movs	r2, #0
    391c:	e7e5      	b.n	38ea <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    391e:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    3920:	2b01      	cmp	r3, #1
    3922:	d1f9      	bne.n	3918 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    3924:	000a      	movs	r2, r1
    3926:	2300      	movs	r3, #0
    3928:	2100      	movs	r1, #0
    392a:	4c0d      	ldr	r4, [pc, #52]	; (3960 <_sercom_get_async_baud_val+0x8c>)
    392c:	47a0      	blx	r4
    392e:	0002      	movs	r2, r0
    3930:	000b      	movs	r3, r1
    3932:	9200      	str	r2, [sp, #0]
    3934:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    3936:	0038      	movs	r0, r7
    3938:	2100      	movs	r1, #0
    393a:	4c0a      	ldr	r4, [pc, #40]	; (3964 <_sercom_get_async_baud_val+0x90>)
    393c:	47a0      	blx	r4
    393e:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    3940:	2380      	movs	r3, #128	; 0x80
    3942:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3944:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    3946:	4298      	cmp	r0, r3
    3948:	d8cf      	bhi.n	38ea <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    394a:	0f79      	lsrs	r1, r7, #29
    394c:	00f8      	lsls	r0, r7, #3
    394e:	9a00      	ldr	r2, [sp, #0]
    3950:	9b01      	ldr	r3, [sp, #4]
    3952:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    3954:	00ea      	lsls	r2, r5, #3
    3956:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    3958:	b2d2      	uxtb	r2, r2
    395a:	0352      	lsls	r2, r2, #13
    395c:	432a      	orrs	r2, r5
    395e:	e7db      	b.n	3918 <_sercom_get_async_baud_val+0x44>
    3960:	0000c6e5 	.word	0x0000c6e5
    3964:	000037f1 	.word	0x000037f1

00003968 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    3968:	b510      	push	{r4, lr}
    396a:	b082      	sub	sp, #8
    396c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    396e:	4b0e      	ldr	r3, [pc, #56]	; (39a8 <sercom_set_gclk_generator+0x40>)
    3970:	781b      	ldrb	r3, [r3, #0]
    3972:	2b00      	cmp	r3, #0
    3974:	d007      	beq.n	3986 <sercom_set_gclk_generator+0x1e>
    3976:	2900      	cmp	r1, #0
    3978:	d105      	bne.n	3986 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    397a:	4b0b      	ldr	r3, [pc, #44]	; (39a8 <sercom_set_gclk_generator+0x40>)
    397c:	785b      	ldrb	r3, [r3, #1]
    397e:	4283      	cmp	r3, r0
    3980:	d010      	beq.n	39a4 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    3982:	201d      	movs	r0, #29
    3984:	e00c      	b.n	39a0 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    3986:	a901      	add	r1, sp, #4
    3988:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    398a:	2013      	movs	r0, #19
    398c:	4b07      	ldr	r3, [pc, #28]	; (39ac <sercom_set_gclk_generator+0x44>)
    398e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    3990:	2013      	movs	r0, #19
    3992:	4b07      	ldr	r3, [pc, #28]	; (39b0 <sercom_set_gclk_generator+0x48>)
    3994:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    3996:	4b04      	ldr	r3, [pc, #16]	; (39a8 <sercom_set_gclk_generator+0x40>)
    3998:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    399a:	2201      	movs	r2, #1
    399c:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    399e:	2000      	movs	r0, #0
}
    39a0:	b002      	add	sp, #8
    39a2:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    39a4:	2000      	movs	r0, #0
    39a6:	e7fb      	b.n	39a0 <sercom_set_gclk_generator+0x38>
    39a8:	2000017c 	.word	0x2000017c
    39ac:	00004ced 	.word	0x00004ced
    39b0:	00004c61 	.word	0x00004c61

000039b4 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    39b4:	4b40      	ldr	r3, [pc, #256]	; (3ab8 <_sercom_get_default_pad+0x104>)
    39b6:	4298      	cmp	r0, r3
    39b8:	d031      	beq.n	3a1e <_sercom_get_default_pad+0x6a>
    39ba:	d90a      	bls.n	39d2 <_sercom_get_default_pad+0x1e>
    39bc:	4b3f      	ldr	r3, [pc, #252]	; (3abc <_sercom_get_default_pad+0x108>)
    39be:	4298      	cmp	r0, r3
    39c0:	d04d      	beq.n	3a5e <_sercom_get_default_pad+0xaa>
    39c2:	4b3f      	ldr	r3, [pc, #252]	; (3ac0 <_sercom_get_default_pad+0x10c>)
    39c4:	4298      	cmp	r0, r3
    39c6:	d05a      	beq.n	3a7e <_sercom_get_default_pad+0xca>
    39c8:	4b3e      	ldr	r3, [pc, #248]	; (3ac4 <_sercom_get_default_pad+0x110>)
    39ca:	4298      	cmp	r0, r3
    39cc:	d037      	beq.n	3a3e <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    39ce:	2000      	movs	r0, #0
}
    39d0:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    39d2:	4b3d      	ldr	r3, [pc, #244]	; (3ac8 <_sercom_get_default_pad+0x114>)
    39d4:	4298      	cmp	r0, r3
    39d6:	d00c      	beq.n	39f2 <_sercom_get_default_pad+0x3e>
    39d8:	4b3c      	ldr	r3, [pc, #240]	; (3acc <_sercom_get_default_pad+0x118>)
    39da:	4298      	cmp	r0, r3
    39dc:	d1f7      	bne.n	39ce <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    39de:	2901      	cmp	r1, #1
    39e0:	d017      	beq.n	3a12 <_sercom_get_default_pad+0x5e>
    39e2:	2900      	cmp	r1, #0
    39e4:	d05d      	beq.n	3aa2 <_sercom_get_default_pad+0xee>
    39e6:	2902      	cmp	r1, #2
    39e8:	d015      	beq.n	3a16 <_sercom_get_default_pad+0x62>
    39ea:	2903      	cmp	r1, #3
    39ec:	d015      	beq.n	3a1a <_sercom_get_default_pad+0x66>
	return 0;
    39ee:	2000      	movs	r0, #0
    39f0:	e7ee      	b.n	39d0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    39f2:	2901      	cmp	r1, #1
    39f4:	d007      	beq.n	3a06 <_sercom_get_default_pad+0x52>
    39f6:	2900      	cmp	r1, #0
    39f8:	d051      	beq.n	3a9e <_sercom_get_default_pad+0xea>
    39fa:	2902      	cmp	r1, #2
    39fc:	d005      	beq.n	3a0a <_sercom_get_default_pad+0x56>
    39fe:	2903      	cmp	r1, #3
    3a00:	d005      	beq.n	3a0e <_sercom_get_default_pad+0x5a>
	return 0;
    3a02:	2000      	movs	r0, #0
    3a04:	e7e4      	b.n	39d0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3a06:	4832      	ldr	r0, [pc, #200]	; (3ad0 <_sercom_get_default_pad+0x11c>)
    3a08:	e7e2      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a0a:	4832      	ldr	r0, [pc, #200]	; (3ad4 <_sercom_get_default_pad+0x120>)
    3a0c:	e7e0      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a0e:	4832      	ldr	r0, [pc, #200]	; (3ad8 <_sercom_get_default_pad+0x124>)
    3a10:	e7de      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a12:	4832      	ldr	r0, [pc, #200]	; (3adc <_sercom_get_default_pad+0x128>)
    3a14:	e7dc      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a16:	4832      	ldr	r0, [pc, #200]	; (3ae0 <_sercom_get_default_pad+0x12c>)
    3a18:	e7da      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a1a:	4832      	ldr	r0, [pc, #200]	; (3ae4 <_sercom_get_default_pad+0x130>)
    3a1c:	e7d8      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a1e:	2901      	cmp	r1, #1
    3a20:	d007      	beq.n	3a32 <_sercom_get_default_pad+0x7e>
    3a22:	2900      	cmp	r1, #0
    3a24:	d03f      	beq.n	3aa6 <_sercom_get_default_pad+0xf2>
    3a26:	2902      	cmp	r1, #2
    3a28:	d005      	beq.n	3a36 <_sercom_get_default_pad+0x82>
    3a2a:	2903      	cmp	r1, #3
    3a2c:	d005      	beq.n	3a3a <_sercom_get_default_pad+0x86>
	return 0;
    3a2e:	2000      	movs	r0, #0
    3a30:	e7ce      	b.n	39d0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3a32:	482d      	ldr	r0, [pc, #180]	; (3ae8 <_sercom_get_default_pad+0x134>)
    3a34:	e7cc      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a36:	482d      	ldr	r0, [pc, #180]	; (3aec <_sercom_get_default_pad+0x138>)
    3a38:	e7ca      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a3a:	482d      	ldr	r0, [pc, #180]	; (3af0 <_sercom_get_default_pad+0x13c>)
    3a3c:	e7c8      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a3e:	2901      	cmp	r1, #1
    3a40:	d007      	beq.n	3a52 <_sercom_get_default_pad+0x9e>
    3a42:	2900      	cmp	r1, #0
    3a44:	d031      	beq.n	3aaa <_sercom_get_default_pad+0xf6>
    3a46:	2902      	cmp	r1, #2
    3a48:	d005      	beq.n	3a56 <_sercom_get_default_pad+0xa2>
    3a4a:	2903      	cmp	r1, #3
    3a4c:	d005      	beq.n	3a5a <_sercom_get_default_pad+0xa6>
	return 0;
    3a4e:	2000      	movs	r0, #0
    3a50:	e7be      	b.n	39d0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3a52:	4828      	ldr	r0, [pc, #160]	; (3af4 <_sercom_get_default_pad+0x140>)
    3a54:	e7bc      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a56:	4828      	ldr	r0, [pc, #160]	; (3af8 <_sercom_get_default_pad+0x144>)
    3a58:	e7ba      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a5a:	4828      	ldr	r0, [pc, #160]	; (3afc <_sercom_get_default_pad+0x148>)
    3a5c:	e7b8      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a5e:	2901      	cmp	r1, #1
    3a60:	d007      	beq.n	3a72 <_sercom_get_default_pad+0xbe>
    3a62:	2900      	cmp	r1, #0
    3a64:	d023      	beq.n	3aae <_sercom_get_default_pad+0xfa>
    3a66:	2902      	cmp	r1, #2
    3a68:	d005      	beq.n	3a76 <_sercom_get_default_pad+0xc2>
    3a6a:	2903      	cmp	r1, #3
    3a6c:	d005      	beq.n	3a7a <_sercom_get_default_pad+0xc6>
	return 0;
    3a6e:	2000      	movs	r0, #0
    3a70:	e7ae      	b.n	39d0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3a72:	4823      	ldr	r0, [pc, #140]	; (3b00 <_sercom_get_default_pad+0x14c>)
    3a74:	e7ac      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a76:	4823      	ldr	r0, [pc, #140]	; (3b04 <_sercom_get_default_pad+0x150>)
    3a78:	e7aa      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a7a:	4823      	ldr	r0, [pc, #140]	; (3b08 <_sercom_get_default_pad+0x154>)
    3a7c:	e7a8      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a7e:	2901      	cmp	r1, #1
    3a80:	d007      	beq.n	3a92 <_sercom_get_default_pad+0xde>
    3a82:	2900      	cmp	r1, #0
    3a84:	d015      	beq.n	3ab2 <_sercom_get_default_pad+0xfe>
    3a86:	2902      	cmp	r1, #2
    3a88:	d005      	beq.n	3a96 <_sercom_get_default_pad+0xe2>
    3a8a:	2903      	cmp	r1, #3
    3a8c:	d005      	beq.n	3a9a <_sercom_get_default_pad+0xe6>
	return 0;
    3a8e:	2000      	movs	r0, #0
    3a90:	e79e      	b.n	39d0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3a92:	481e      	ldr	r0, [pc, #120]	; (3b0c <_sercom_get_default_pad+0x158>)
    3a94:	e79c      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a96:	481e      	ldr	r0, [pc, #120]	; (3b10 <_sercom_get_default_pad+0x15c>)
    3a98:	e79a      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a9a:	481e      	ldr	r0, [pc, #120]	; (3b14 <_sercom_get_default_pad+0x160>)
    3a9c:	e798      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3a9e:	481e      	ldr	r0, [pc, #120]	; (3b18 <_sercom_get_default_pad+0x164>)
    3aa0:	e796      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3aa2:	2003      	movs	r0, #3
    3aa4:	e794      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3aa6:	481d      	ldr	r0, [pc, #116]	; (3b1c <_sercom_get_default_pad+0x168>)
    3aa8:	e792      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3aaa:	481d      	ldr	r0, [pc, #116]	; (3b20 <_sercom_get_default_pad+0x16c>)
    3aac:	e790      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3aae:	481d      	ldr	r0, [pc, #116]	; (3b24 <_sercom_get_default_pad+0x170>)
    3ab0:	e78e      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3ab2:	481d      	ldr	r0, [pc, #116]	; (3b28 <_sercom_get_default_pad+0x174>)
    3ab4:	e78c      	b.n	39d0 <_sercom_get_default_pad+0x1c>
    3ab6:	46c0      	nop			; (mov r8, r8)
    3ab8:	42001000 	.word	0x42001000
    3abc:	42001800 	.word	0x42001800
    3ac0:	42001c00 	.word	0x42001c00
    3ac4:	42001400 	.word	0x42001400
    3ac8:	42000800 	.word	0x42000800
    3acc:	42000c00 	.word	0x42000c00
    3ad0:	00050003 	.word	0x00050003
    3ad4:	00060003 	.word	0x00060003
    3ad8:	00070003 	.word	0x00070003
    3adc:	00010003 	.word	0x00010003
    3ae0:	001e0003 	.word	0x001e0003
    3ae4:	001f0003 	.word	0x001f0003
    3ae8:	000d0002 	.word	0x000d0002
    3aec:	000e0002 	.word	0x000e0002
    3af0:	000f0002 	.word	0x000f0002
    3af4:	00110003 	.word	0x00110003
    3af8:	00120003 	.word	0x00120003
    3afc:	00130003 	.word	0x00130003
    3b00:	003f0005 	.word	0x003f0005
    3b04:	003e0005 	.word	0x003e0005
    3b08:	00520005 	.word	0x00520005
    3b0c:	00170003 	.word	0x00170003
    3b10:	00180003 	.word	0x00180003
    3b14:	00190003 	.word	0x00190003
    3b18:	00040003 	.word	0x00040003
    3b1c:	000c0002 	.word	0x000c0002
    3b20:	00100003 	.word	0x00100003
    3b24:	00530005 	.word	0x00530005
    3b28:	00160003 	.word	0x00160003

00003b2c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    3b2c:	b530      	push	{r4, r5, lr}
    3b2e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    3b30:	4b0b      	ldr	r3, [pc, #44]	; (3b60 <_sercom_get_sercom_inst_index+0x34>)
    3b32:	466a      	mov	r2, sp
    3b34:	cb32      	ldmia	r3!, {r1, r4, r5}
    3b36:	c232      	stmia	r2!, {r1, r4, r5}
    3b38:	cb32      	ldmia	r3!, {r1, r4, r5}
    3b3a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    3b3c:	9b00      	ldr	r3, [sp, #0]
    3b3e:	4283      	cmp	r3, r0
    3b40:	d00b      	beq.n	3b5a <_sercom_get_sercom_inst_index+0x2e>
    3b42:	2301      	movs	r3, #1
    3b44:	009a      	lsls	r2, r3, #2
    3b46:	4669      	mov	r1, sp
    3b48:	5852      	ldr	r2, [r2, r1]
    3b4a:	4282      	cmp	r2, r0
    3b4c:	d006      	beq.n	3b5c <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3b4e:	3301      	adds	r3, #1
    3b50:	2b06      	cmp	r3, #6
    3b52:	d1f7      	bne.n	3b44 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    3b54:	2000      	movs	r0, #0
}
    3b56:	b007      	add	sp, #28
    3b58:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3b5a:	2300      	movs	r3, #0
			return i;
    3b5c:	b2d8      	uxtb	r0, r3
    3b5e:	e7fa      	b.n	3b56 <_sercom_get_sercom_inst_index+0x2a>
    3b60:	0000eacc 	.word	0x0000eacc

00003b64 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    3b64:	4770      	bx	lr
	...

00003b68 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    3b68:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    3b6a:	4b0a      	ldr	r3, [pc, #40]	; (3b94 <_sercom_set_handler+0x2c>)
    3b6c:	781b      	ldrb	r3, [r3, #0]
    3b6e:	2b00      	cmp	r3, #0
    3b70:	d10c      	bne.n	3b8c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3b72:	4f09      	ldr	r7, [pc, #36]	; (3b98 <_sercom_set_handler+0x30>)
    3b74:	4e09      	ldr	r6, [pc, #36]	; (3b9c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    3b76:	4d0a      	ldr	r5, [pc, #40]	; (3ba0 <_sercom_set_handler+0x38>)
    3b78:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3b7a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    3b7c:	195a      	adds	r2, r3, r5
    3b7e:	6014      	str	r4, [r2, #0]
    3b80:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3b82:	2b18      	cmp	r3, #24
    3b84:	d1f9      	bne.n	3b7a <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    3b86:	2201      	movs	r2, #1
    3b88:	4b02      	ldr	r3, [pc, #8]	; (3b94 <_sercom_set_handler+0x2c>)
    3b8a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    3b8c:	0080      	lsls	r0, r0, #2
    3b8e:	4b02      	ldr	r3, [pc, #8]	; (3b98 <_sercom_set_handler+0x30>)
    3b90:	50c1      	str	r1, [r0, r3]
}
    3b92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b94:	2000017e 	.word	0x2000017e
    3b98:	20000180 	.word	0x20000180
    3b9c:	00003b65 	.word	0x00003b65
    3ba0:	20000b40 	.word	0x20000b40

00003ba4 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    3ba4:	b500      	push	{lr}
    3ba6:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    3ba8:	2309      	movs	r3, #9
    3baa:	466a      	mov	r2, sp
    3bac:	7013      	strb	r3, [r2, #0]
    3bae:	3301      	adds	r3, #1
    3bb0:	7053      	strb	r3, [r2, #1]
    3bb2:	3301      	adds	r3, #1
    3bb4:	7093      	strb	r3, [r2, #2]
    3bb6:	3301      	adds	r3, #1
    3bb8:	70d3      	strb	r3, [r2, #3]
    3bba:	3301      	adds	r3, #1
    3bbc:	7113      	strb	r3, [r2, #4]
    3bbe:	3301      	adds	r3, #1
    3bc0:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    3bc2:	4b03      	ldr	r3, [pc, #12]	; (3bd0 <_sercom_get_interrupt_vector+0x2c>)
    3bc4:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    3bc6:	466b      	mov	r3, sp
    3bc8:	5618      	ldrsb	r0, [r3, r0]
}
    3bca:	b003      	add	sp, #12
    3bcc:	bd00      	pop	{pc}
    3bce:	46c0      	nop			; (mov r8, r8)
    3bd0:	00003b2d 	.word	0x00003b2d

00003bd4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    3bd4:	b510      	push	{r4, lr}
    3bd6:	4b02      	ldr	r3, [pc, #8]	; (3be0 <SERCOM0_Handler+0xc>)
    3bd8:	681b      	ldr	r3, [r3, #0]
    3bda:	2000      	movs	r0, #0
    3bdc:	4798      	blx	r3
    3bde:	bd10      	pop	{r4, pc}
    3be0:	20000180 	.word	0x20000180

00003be4 <SERCOM1_Handler>:
    3be4:	b510      	push	{r4, lr}
    3be6:	4b02      	ldr	r3, [pc, #8]	; (3bf0 <SERCOM1_Handler+0xc>)
    3be8:	685b      	ldr	r3, [r3, #4]
    3bea:	2001      	movs	r0, #1
    3bec:	4798      	blx	r3
    3bee:	bd10      	pop	{r4, pc}
    3bf0:	20000180 	.word	0x20000180

00003bf4 <SERCOM2_Handler>:
    3bf4:	b510      	push	{r4, lr}
    3bf6:	4b02      	ldr	r3, [pc, #8]	; (3c00 <SERCOM2_Handler+0xc>)
    3bf8:	689b      	ldr	r3, [r3, #8]
    3bfa:	2002      	movs	r0, #2
    3bfc:	4798      	blx	r3
    3bfe:	bd10      	pop	{r4, pc}
    3c00:	20000180 	.word	0x20000180

00003c04 <SERCOM3_Handler>:
    3c04:	b510      	push	{r4, lr}
    3c06:	4b02      	ldr	r3, [pc, #8]	; (3c10 <SERCOM3_Handler+0xc>)
    3c08:	68db      	ldr	r3, [r3, #12]
    3c0a:	2003      	movs	r0, #3
    3c0c:	4798      	blx	r3
    3c0e:	bd10      	pop	{r4, pc}
    3c10:	20000180 	.word	0x20000180

00003c14 <SERCOM4_Handler>:
    3c14:	b510      	push	{r4, lr}
    3c16:	4b02      	ldr	r3, [pc, #8]	; (3c20 <SERCOM4_Handler+0xc>)
    3c18:	691b      	ldr	r3, [r3, #16]
    3c1a:	2004      	movs	r0, #4
    3c1c:	4798      	blx	r3
    3c1e:	bd10      	pop	{r4, pc}
    3c20:	20000180 	.word	0x20000180

00003c24 <SERCOM5_Handler>:
    3c24:	b510      	push	{r4, lr}
    3c26:	4b02      	ldr	r3, [pc, #8]	; (3c30 <SERCOM5_Handler+0xc>)
    3c28:	695b      	ldr	r3, [r3, #20]
    3c2a:	2005      	movs	r0, #5
    3c2c:	4798      	blx	r3
    3c2e:	bd10      	pop	{r4, pc}
    3c30:	20000180 	.word	0x20000180

00003c34 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    3c34:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c36:	46d6      	mov	lr, sl
    3c38:	464f      	mov	r7, r9
    3c3a:	b580      	push	{r7, lr}
    3c3c:	b08b      	sub	sp, #44	; 0x2c
    3c3e:	4681      	mov	r9, r0
    3c40:	000f      	movs	r7, r1
    3c42:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    3c44:	0003      	movs	r3, r0
    3c46:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    3c48:	680b      	ldr	r3, [r1, #0]
    3c4a:	079b      	lsls	r3, r3, #30
    3c4c:	d409      	bmi.n	3c62 <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3c4e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    3c50:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3c52:	07db      	lsls	r3, r3, #31
    3c54:	d400      	bmi.n	3c58 <spi_init+0x24>
    3c56:	e098      	b.n	3d8a <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    3c58:	b00b      	add	sp, #44	; 0x2c
    3c5a:	bc0c      	pop	{r2, r3}
    3c5c:	4691      	mov	r9, r2
    3c5e:	469a      	mov	sl, r3
    3c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    3c62:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3c64:	9305      	str	r3, [sp, #20]
    3c66:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    3c68:	9306      	str	r3, [sp, #24]
    3c6a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    3c6c:	9307      	str	r3, [sp, #28]
    3c6e:	6b53      	ldr	r3, [r2, #52]	; 0x34
    3c70:	9308      	str	r3, [sp, #32]
    3c72:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3c74:	ab05      	add	r3, sp, #20
    3c76:	9301      	str	r3, [sp, #4]
    3c78:	e00a      	b.n	3c90 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3c7a:	0038      	movs	r0, r7
    3c7c:	4b93      	ldr	r3, [pc, #588]	; (3ecc <spi_init+0x298>)
    3c7e:	4798      	blx	r3
    3c80:	e00c      	b.n	3c9c <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    3c82:	230f      	movs	r3, #15
    3c84:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    3c86:	4281      	cmp	r1, r0
    3c88:	d12d      	bne.n	3ce6 <spi_init+0xb2>
    3c8a:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    3c8c:	2e04      	cmp	r6, #4
    3c8e:	d02f      	beq.n	3cf0 <spi_init+0xbc>
    3c90:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3c92:	00b3      	lsls	r3, r6, #2
    3c94:	9a01      	ldr	r2, [sp, #4]
    3c96:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    3c98:	2800      	cmp	r0, #0
    3c9a:	d0ee      	beq.n	3c7a <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    3c9c:	1c43      	adds	r3, r0, #1
    3c9e:	d0f4      	beq.n	3c8a <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    3ca0:	0401      	lsls	r1, r0, #16
    3ca2:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    3ca4:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    3ca6:	b2c3      	uxtb	r3, r0
    3ca8:	469c      	mov	ip, r3
		return NULL;
    3caa:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3cac:	0602      	lsls	r2, r0, #24
    3cae:	d405      	bmi.n	3cbc <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    3cb0:	4663      	mov	r3, ip
    3cb2:	095b      	lsrs	r3, r3, #5
    3cb4:	01db      	lsls	r3, r3, #7
    3cb6:	4a86      	ldr	r2, [pc, #536]	; (3ed0 <spi_init+0x29c>)
    3cb8:	4692      	mov	sl, r2
    3cba:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    3cbc:	221f      	movs	r2, #31
    3cbe:	4660      	mov	r0, ip
    3cc0:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    3cc2:	1898      	adds	r0, r3, r2
    3cc4:	3040      	adds	r0, #64	; 0x40
    3cc6:	7800      	ldrb	r0, [r0, #0]
    3cc8:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    3cca:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    3ccc:	4655      	mov	r5, sl
    3cce:	07ed      	lsls	r5, r5, #31
    3cd0:	d5d9      	bpl.n	3c86 <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    3cd2:	0852      	lsrs	r2, r2, #1
    3cd4:	189b      	adds	r3, r3, r2
    3cd6:	3330      	adds	r3, #48	; 0x30
    3cd8:	7818      	ldrb	r0, [r3, #0]
    3cda:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    3cdc:	4663      	mov	r3, ip
    3cde:	07db      	lsls	r3, r3, #31
    3ce0:	d5cf      	bpl.n	3c82 <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    3ce2:	0900      	lsrs	r0, r0, #4
    3ce4:	e7cf      	b.n	3c86 <spi_init+0x52>
			module->hw = NULL;
    3ce6:	2300      	movs	r3, #0
    3ce8:	464a      	mov	r2, r9
    3cea:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    3cec:	201c      	movs	r0, #28
    3cee:	e7b3      	b.n	3c58 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    3cf0:	2013      	movs	r0, #19
    3cf2:	4b78      	ldr	r3, [pc, #480]	; (3ed4 <spi_init+0x2a0>)
    3cf4:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    3cf6:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    3cf8:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    3cfa:	2a01      	cmp	r2, #1
    3cfc:	d027      	beq.n	3d4e <spi_init+0x11a>
	ctrla |= config->mux_setting;
    3cfe:	6863      	ldr	r3, [r4, #4]
    3d00:	68a2      	ldr	r2, [r4, #8]
    3d02:	4313      	orrs	r3, r2
    3d04:	68e2      	ldr	r2, [r4, #12]
    3d06:	4313      	orrs	r3, r2
    3d08:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    3d0a:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    3d0c:	7c61      	ldrb	r1, [r4, #17]
    3d0e:	2900      	cmp	r1, #0
    3d10:	d001      	beq.n	3d16 <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3d12:	2180      	movs	r1, #128	; 0x80
    3d14:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    3d16:	7ca1      	ldrb	r1, [r4, #18]
    3d18:	2900      	cmp	r1, #0
    3d1a:	d002      	beq.n	3d22 <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3d1c:	2180      	movs	r1, #128	; 0x80
    3d1e:	0289      	lsls	r1, r1, #10
    3d20:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    3d22:	7ce1      	ldrb	r1, [r4, #19]
    3d24:	2900      	cmp	r1, #0
    3d26:	d002      	beq.n	3d2e <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3d28:	2180      	movs	r1, #128	; 0x80
    3d2a:	0089      	lsls	r1, r1, #2
    3d2c:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    3d2e:	7d21      	ldrb	r1, [r4, #20]
    3d30:	2900      	cmp	r1, #0
    3d32:	d002      	beq.n	3d3a <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3d34:	2180      	movs	r1, #128	; 0x80
    3d36:	0189      	lsls	r1, r1, #6
    3d38:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    3d3a:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    3d3c:	2002      	movs	r0, #2
    3d3e:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    3d40:	428b      	cmp	r3, r1
    3d42:	d018      	beq.n	3d76 <spi_init+0x142>
	module->hw = NULL;
    3d44:	2300      	movs	r3, #0
    3d46:	464a      	mov	r2, r9
    3d48:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    3d4a:	201c      	movs	r0, #28
    3d4c:	e784      	b.n	3c58 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    3d4e:	aa04      	add	r2, sp, #16
    3d50:	0001      	movs	r1, r0
    3d52:	69a0      	ldr	r0, [r4, #24]
    3d54:	4b60      	ldr	r3, [pc, #384]	; (3ed8 <spi_init+0x2a4>)
    3d56:	4798      	blx	r3
    3d58:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    3d5a:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    3d5c:	2b00      	cmp	r3, #0
    3d5e:	d000      	beq.n	3d62 <spi_init+0x12e>
    3d60:	e77a      	b.n	3c58 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    3d62:	7b3b      	ldrb	r3, [r7, #12]
    3d64:	b2db      	uxtb	r3, r3
    3d66:	aa04      	add	r2, sp, #16
    3d68:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    3d6a:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    3d6c:	429a      	cmp	r2, r3
    3d6e:	d000      	beq.n	3d72 <spi_init+0x13e>
    3d70:	e772      	b.n	3c58 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    3d72:	350c      	adds	r5, #12
    3d74:	e7c3      	b.n	3cfe <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    3d76:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    3d78:	4293      	cmp	r3, r2
    3d7a:	d1e3      	bne.n	3d44 <spi_init+0x110>
		module->mode           = config->mode;
    3d7c:	7823      	ldrb	r3, [r4, #0]
    3d7e:	464a      	mov	r2, r9
    3d80:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    3d82:	7c23      	ldrb	r3, [r4, #16]
    3d84:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    3d86:	2000      	movs	r0, #0
    3d88:	e766      	b.n	3c58 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3d8a:	0008      	movs	r0, r1
    3d8c:	4b53      	ldr	r3, [pc, #332]	; (3edc <spi_init+0x2a8>)
    3d8e:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3d90:	4a53      	ldr	r2, [pc, #332]	; (3ee0 <spi_init+0x2ac>)
    3d92:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3d94:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3d96:	2301      	movs	r3, #1
    3d98:	40ab      	lsls	r3, r5
    3d9a:	430b      	orrs	r3, r1
    3d9c:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    3d9e:	a909      	add	r1, sp, #36	; 0x24
    3da0:	2624      	movs	r6, #36	; 0x24
    3da2:	5da3      	ldrb	r3, [r4, r6]
    3da4:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3da6:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3da8:	b2c5      	uxtb	r5, r0
    3daa:	0028      	movs	r0, r5
    3dac:	4b4d      	ldr	r3, [pc, #308]	; (3ee4 <spi_init+0x2b0>)
    3dae:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3db0:	0028      	movs	r0, r5
    3db2:	4b4d      	ldr	r3, [pc, #308]	; (3ee8 <spi_init+0x2b4>)
    3db4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3db6:	5da0      	ldrb	r0, [r4, r6]
    3db8:	2100      	movs	r1, #0
    3dba:	4b4c      	ldr	r3, [pc, #304]	; (3eec <spi_init+0x2b8>)
    3dbc:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    3dbe:	7823      	ldrb	r3, [r4, #0]
    3dc0:	2b01      	cmp	r3, #1
    3dc2:	d019      	beq.n	3df8 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3dc4:	464b      	mov	r3, r9
    3dc6:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3dc8:	ab04      	add	r3, sp, #16
    3dca:	2280      	movs	r2, #128	; 0x80
    3dcc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3dce:	2200      	movs	r2, #0
    3dd0:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3dd2:	2101      	movs	r1, #1
    3dd4:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    3dd6:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    3dd8:	7823      	ldrb	r3, [r4, #0]
    3dda:	2b00      	cmp	r3, #0
    3ddc:	d101      	bne.n	3de2 <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3dde:	ab04      	add	r3, sp, #16
    3de0:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    3de2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3de4:	9305      	str	r3, [sp, #20]
    3de6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3de8:	9306      	str	r3, [sp, #24]
    3dea:	6b23      	ldr	r3, [r4, #48]	; 0x30
    3dec:	9307      	str	r3, [sp, #28]
    3dee:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3df0:	9308      	str	r3, [sp, #32]
    3df2:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3df4:	ad05      	add	r5, sp, #20
    3df6:	e011      	b.n	3e1c <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    3df8:	683b      	ldr	r3, [r7, #0]
    3dfa:	220c      	movs	r2, #12
    3dfc:	4313      	orrs	r3, r2
    3dfe:	603b      	str	r3, [r7, #0]
    3e00:	e7e0      	b.n	3dc4 <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3e02:	0030      	movs	r0, r6
    3e04:	4b31      	ldr	r3, [pc, #196]	; (3ecc <spi_init+0x298>)
    3e06:	4798      	blx	r3
    3e08:	e00d      	b.n	3e26 <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3e0a:	a904      	add	r1, sp, #16
    3e0c:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3e0e:	0c00      	lsrs	r0, r0, #16
    3e10:	b2c0      	uxtb	r0, r0
    3e12:	4b37      	ldr	r3, [pc, #220]	; (3ef0 <spi_init+0x2bc>)
    3e14:	4798      	blx	r3
    3e16:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    3e18:	2f04      	cmp	r7, #4
    3e1a:	d007      	beq.n	3e2c <spi_init+0x1f8>
    3e1c:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3e1e:	00bb      	lsls	r3, r7, #2
    3e20:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    3e22:	2800      	cmp	r0, #0
    3e24:	d0ed      	beq.n	3e02 <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    3e26:	1c43      	adds	r3, r0, #1
    3e28:	d1ef      	bne.n	3e0a <spi_init+0x1d6>
    3e2a:	e7f4      	b.n	3e16 <spi_init+0x1e2>
	module->mode             = config->mode;
    3e2c:	7823      	ldrb	r3, [r4, #0]
    3e2e:	464a      	mov	r2, r9
    3e30:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    3e32:	7c23      	ldrb	r3, [r4, #16]
    3e34:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    3e36:	7ca3      	ldrb	r3, [r4, #18]
    3e38:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    3e3a:	7d23      	ldrb	r3, [r4, #20]
    3e3c:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    3e3e:	2200      	movs	r2, #0
    3e40:	ab02      	add	r3, sp, #8
    3e42:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    3e44:	7823      	ldrb	r3, [r4, #0]
    3e46:	2b01      	cmp	r3, #1
    3e48:	d028      	beq.n	3e9c <spi_init+0x268>
	ctrla |= config->transfer_mode;
    3e4a:	6863      	ldr	r3, [r4, #4]
    3e4c:	68a2      	ldr	r2, [r4, #8]
    3e4e:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    3e50:	68e2      	ldr	r2, [r4, #12]
    3e52:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    3e54:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    3e56:	7c62      	ldrb	r2, [r4, #17]
    3e58:	2a00      	cmp	r2, #0
    3e5a:	d103      	bne.n	3e64 <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    3e5c:	4a25      	ldr	r2, [pc, #148]	; (3ef4 <spi_init+0x2c0>)
    3e5e:	7892      	ldrb	r2, [r2, #2]
    3e60:	0792      	lsls	r2, r2, #30
    3e62:	d501      	bpl.n	3e68 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3e64:	2280      	movs	r2, #128	; 0x80
    3e66:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    3e68:	7ca2      	ldrb	r2, [r4, #18]
    3e6a:	2a00      	cmp	r2, #0
    3e6c:	d002      	beq.n	3e74 <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3e6e:	2280      	movs	r2, #128	; 0x80
    3e70:	0292      	lsls	r2, r2, #10
    3e72:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    3e74:	7ce2      	ldrb	r2, [r4, #19]
    3e76:	2a00      	cmp	r2, #0
    3e78:	d002      	beq.n	3e80 <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3e7a:	2280      	movs	r2, #128	; 0x80
    3e7c:	0092      	lsls	r2, r2, #2
    3e7e:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    3e80:	7d22      	ldrb	r2, [r4, #20]
    3e82:	2a00      	cmp	r2, #0
    3e84:	d002      	beq.n	3e8c <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3e86:	2280      	movs	r2, #128	; 0x80
    3e88:	0192      	lsls	r2, r2, #6
    3e8a:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    3e8c:	6832      	ldr	r2, [r6, #0]
    3e8e:	4313      	orrs	r3, r2
    3e90:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    3e92:	6873      	ldr	r3, [r6, #4]
    3e94:	430b      	orrs	r3, r1
    3e96:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    3e98:	2000      	movs	r0, #0
    3e9a:	e6dd      	b.n	3c58 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3e9c:	464b      	mov	r3, r9
    3e9e:	6818      	ldr	r0, [r3, #0]
    3ea0:	4b0e      	ldr	r3, [pc, #56]	; (3edc <spi_init+0x2a8>)
    3ea2:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3ea4:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    3ea6:	b2c0      	uxtb	r0, r0
    3ea8:	4b0a      	ldr	r3, [pc, #40]	; (3ed4 <spi_init+0x2a0>)
    3eaa:	4798      	blx	r3
    3eac:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    3eae:	ab02      	add	r3, sp, #8
    3eb0:	1d9a      	adds	r2, r3, #6
    3eb2:	69a0      	ldr	r0, [r4, #24]
    3eb4:	4b08      	ldr	r3, [pc, #32]	; (3ed8 <spi_init+0x2a4>)
    3eb6:	4798      	blx	r3
    3eb8:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    3eba:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    3ebc:	2b00      	cmp	r3, #0
    3ebe:	d000      	beq.n	3ec2 <spi_init+0x28e>
    3ec0:	e6ca      	b.n	3c58 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    3ec2:	ab02      	add	r3, sp, #8
    3ec4:	3306      	adds	r3, #6
    3ec6:	781b      	ldrb	r3, [r3, #0]
    3ec8:	7333      	strb	r3, [r6, #12]
    3eca:	e7be      	b.n	3e4a <spi_init+0x216>
    3ecc:	000039b5 	.word	0x000039b5
    3ed0:	41004400 	.word	0x41004400
    3ed4:	00004d09 	.word	0x00004d09
    3ed8:	000038ab 	.word	0x000038ab
    3edc:	00003b2d 	.word	0x00003b2d
    3ee0:	40000400 	.word	0x40000400
    3ee4:	00004ced 	.word	0x00004ced
    3ee8:	00004c61 	.word	0x00004c61
    3eec:	00003969 	.word	0x00003969
    3ef0:	00004de5 	.word	0x00004de5
    3ef4:	41002000 	.word	0x41002000

00003ef8 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    3ef8:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    3efa:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    3efc:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    3efe:	2c01      	cmp	r4, #1
    3f00:	d001      	beq.n	3f06 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    3f02:	0018      	movs	r0, r3
    3f04:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    3f06:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    3f08:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    3f0a:	2c00      	cmp	r4, #0
    3f0c:	d1f9      	bne.n	3f02 <spi_select_slave+0xa>
		if (select) {
    3f0e:	2a00      	cmp	r2, #0
    3f10:	d058      	beq.n	3fc4 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    3f12:	784b      	ldrb	r3, [r1, #1]
    3f14:	2b00      	cmp	r3, #0
    3f16:	d044      	beq.n	3fa2 <spi_select_slave+0xaa>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3f18:	6803      	ldr	r3, [r0, #0]
    3f1a:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    3f1c:	07db      	lsls	r3, r3, #31
    3f1e:	d410      	bmi.n	3f42 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    3f20:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3f22:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3f24:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3f26:	2900      	cmp	r1, #0
    3f28:	d104      	bne.n	3f34 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    3f2a:	0953      	lsrs	r3, r2, #5
    3f2c:	01db      	lsls	r3, r3, #7
    3f2e:	492e      	ldr	r1, [pc, #184]	; (3fe8 <spi_select_slave+0xf0>)
    3f30:	468c      	mov	ip, r1
    3f32:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3f34:	211f      	movs	r1, #31
    3f36:	4011      	ands	r1, r2
    3f38:	2201      	movs	r2, #1
    3f3a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3f3c:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    3f3e:	2305      	movs	r3, #5
    3f40:	e7df      	b.n	3f02 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    3f42:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3f44:	09d4      	lsrs	r4, r2, #7
		return NULL;
    3f46:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3f48:	2c00      	cmp	r4, #0
    3f4a:	d104      	bne.n	3f56 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    3f4c:	0953      	lsrs	r3, r2, #5
    3f4e:	01db      	lsls	r3, r3, #7
    3f50:	4c25      	ldr	r4, [pc, #148]	; (3fe8 <spi_select_slave+0xf0>)
    3f52:	46a4      	mov	ip, r4
    3f54:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3f56:	241f      	movs	r4, #31
    3f58:	4014      	ands	r4, r2
    3f5a:	2201      	movs	r2, #1
    3f5c:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    3f5e:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    3f60:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3f62:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3f64:	07d2      	lsls	r2, r2, #31
    3f66:	d501      	bpl.n	3f6c <spi_select_slave+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3f68:	788a      	ldrb	r2, [r1, #2]
    3f6a:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    3f6c:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    3f6e:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    3f70:	2a00      	cmp	r2, #0
    3f72:	d1c6      	bne.n	3f02 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3f74:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    3f76:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3f78:	7e13      	ldrb	r3, [r2, #24]
    3f7a:	420b      	tst	r3, r1
    3f7c:	d0fc      	beq.n	3f78 <spi_select_slave+0x80>
    3f7e:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    3f80:	2300      	movs	r3, #0
	if (!spi_is_ready_to_read(module)) {
    3f82:	0749      	lsls	r1, r1, #29
    3f84:	d5bd      	bpl.n	3f02 <spi_select_slave+0xa>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3f86:	8b53      	ldrh	r3, [r2, #26]
    3f88:	075b      	lsls	r3, r3, #29
    3f8a:	d501      	bpl.n	3f90 <spi_select_slave+0x98>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3f8c:	2304      	movs	r3, #4
    3f8e:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f90:	7983      	ldrb	r3, [r0, #6]
    3f92:	2b01      	cmp	r3, #1
    3f94:	d002      	beq.n	3f9c <spi_select_slave+0xa4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3f96:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f98:	2300      	movs	r3, #0
    3f9a:	e7b2      	b.n	3f02 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3f9c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f9e:	2300      	movs	r3, #0
    3fa0:	e7af      	b.n	3f02 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    3fa2:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3fa4:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3fa6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3fa8:	2900      	cmp	r1, #0
    3faa:	d104      	bne.n	3fb6 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    3fac:	0953      	lsrs	r3, r2, #5
    3fae:	01db      	lsls	r3, r3, #7
    3fb0:	490d      	ldr	r1, [pc, #52]	; (3fe8 <spi_select_slave+0xf0>)
    3fb2:	468c      	mov	ip, r1
    3fb4:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3fb6:	211f      	movs	r1, #31
    3fb8:	4011      	ands	r1, r2
    3fba:	2201      	movs	r2, #1
    3fbc:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    3fbe:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    3fc0:	2300      	movs	r3, #0
    3fc2:	e79e      	b.n	3f02 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    3fc4:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3fc6:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3fc8:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3fca:	2900      	cmp	r1, #0
    3fcc:	d104      	bne.n	3fd8 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    3fce:	0953      	lsrs	r3, r2, #5
    3fd0:	01db      	lsls	r3, r3, #7
    3fd2:	4905      	ldr	r1, [pc, #20]	; (3fe8 <spi_select_slave+0xf0>)
    3fd4:	468c      	mov	ip, r1
    3fd6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3fd8:	211f      	movs	r1, #31
    3fda:	4011      	ands	r1, r2
    3fdc:	2201      	movs	r2, #1
    3fde:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3fe0:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    3fe2:	2300      	movs	r3, #0
    3fe4:	e78d      	b.n	3f02 <spi_select_slave+0xa>
    3fe6:	46c0      	nop			; (mov r8, r8)
    3fe8:	41004400 	.word	0x41004400

00003fec <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    3fec:	b5f0      	push	{r4, r5, r6, r7, lr}
    3fee:	46de      	mov	lr, fp
    3ff0:	4657      	mov	r7, sl
    3ff2:	464e      	mov	r6, r9
    3ff4:	4645      	mov	r5, r8
    3ff6:	b5e0      	push	{r5, r6, r7, lr}
    3ff8:	b091      	sub	sp, #68	; 0x44
    3ffa:	0005      	movs	r5, r0
    3ffc:	000c      	movs	r4, r1
    3ffe:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    4000:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4002:	0008      	movs	r0, r1
    4004:	4bbc      	ldr	r3, [pc, #752]	; (42f8 <usart_init+0x30c>)
    4006:	4798      	blx	r3
    4008:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    400a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    400c:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    400e:	07db      	lsls	r3, r3, #31
    4010:	d506      	bpl.n	4020 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    4012:	b011      	add	sp, #68	; 0x44
    4014:	bc3c      	pop	{r2, r3, r4, r5}
    4016:	4690      	mov	r8, r2
    4018:	4699      	mov	r9, r3
    401a:	46a2      	mov	sl, r4
    401c:	46ab      	mov	fp, r5
    401e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4020:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    4022:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4024:	079b      	lsls	r3, r3, #30
    4026:	d4f4      	bmi.n	4012 <usart_init+0x26>
    4028:	49b4      	ldr	r1, [pc, #720]	; (42fc <usart_init+0x310>)
    402a:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    402c:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    402e:	2301      	movs	r3, #1
    4030:	40bb      	lsls	r3, r7
    4032:	4303      	orrs	r3, r0
    4034:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    4036:	a90f      	add	r1, sp, #60	; 0x3c
    4038:	272d      	movs	r7, #45	; 0x2d
    403a:	5df3      	ldrb	r3, [r6, r7]
    403c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    403e:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4040:	b2d3      	uxtb	r3, r2
    4042:	9302      	str	r3, [sp, #8]
    4044:	0018      	movs	r0, r3
    4046:	4bae      	ldr	r3, [pc, #696]	; (4300 <usart_init+0x314>)
    4048:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    404a:	9802      	ldr	r0, [sp, #8]
    404c:	4bad      	ldr	r3, [pc, #692]	; (4304 <usart_init+0x318>)
    404e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4050:	5df0      	ldrb	r0, [r6, r7]
    4052:	2100      	movs	r1, #0
    4054:	4bac      	ldr	r3, [pc, #688]	; (4308 <usart_init+0x31c>)
    4056:	4798      	blx	r3
	module->character_size = config->character_size;
    4058:	7af3      	ldrb	r3, [r6, #11]
    405a:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    405c:	2324      	movs	r3, #36	; 0x24
    405e:	5cf3      	ldrb	r3, [r6, r3]
    4060:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    4062:	2325      	movs	r3, #37	; 0x25
    4064:	5cf3      	ldrb	r3, [r6, r3]
    4066:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    4068:	7ef3      	ldrb	r3, [r6, #27]
    406a:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    406c:	7f33      	ldrb	r3, [r6, #28]
    406e:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4070:	682b      	ldr	r3, [r5, #0]
    4072:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4074:	0018      	movs	r0, r3
    4076:	4ba0      	ldr	r3, [pc, #640]	; (42f8 <usart_init+0x30c>)
    4078:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    407a:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    407c:	2200      	movs	r2, #0
    407e:	230e      	movs	r3, #14
    4080:	a906      	add	r1, sp, #24
    4082:	468c      	mov	ip, r1
    4084:	4463      	add	r3, ip
    4086:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    4088:	8a32      	ldrh	r2, [r6, #16]
    408a:	9202      	str	r2, [sp, #8]
    408c:	2380      	movs	r3, #128	; 0x80
    408e:	01db      	lsls	r3, r3, #7
    4090:	429a      	cmp	r2, r3
    4092:	d100      	bne.n	4096 <usart_init+0xaa>
    4094:	e09e      	b.n	41d4 <usart_init+0x1e8>
    4096:	d90f      	bls.n	40b8 <usart_init+0xcc>
    4098:	23c0      	movs	r3, #192	; 0xc0
    409a:	01db      	lsls	r3, r3, #7
    409c:	9a02      	ldr	r2, [sp, #8]
    409e:	429a      	cmp	r2, r3
    40a0:	d100      	bne.n	40a4 <usart_init+0xb8>
    40a2:	e092      	b.n	41ca <usart_init+0x1de>
    40a4:	2380      	movs	r3, #128	; 0x80
    40a6:	021b      	lsls	r3, r3, #8
    40a8:	429a      	cmp	r2, r3
    40aa:	d000      	beq.n	40ae <usart_init+0xc2>
    40ac:	e11f      	b.n	42ee <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    40ae:	2303      	movs	r3, #3
    40b0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    40b2:	2300      	movs	r3, #0
    40b4:	9307      	str	r3, [sp, #28]
    40b6:	e008      	b.n	40ca <usart_init+0xde>
	switch (config->sample_rate) {
    40b8:	2380      	movs	r3, #128	; 0x80
    40ba:	019b      	lsls	r3, r3, #6
    40bc:	429a      	cmp	r2, r3
    40be:	d000      	beq.n	40c2 <usart_init+0xd6>
    40c0:	e115      	b.n	42ee <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    40c2:	2310      	movs	r3, #16
    40c4:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    40c6:	3b0f      	subs	r3, #15
    40c8:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    40ca:	6833      	ldr	r3, [r6, #0]
    40cc:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    40ce:	68f3      	ldr	r3, [r6, #12]
    40d0:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    40d2:	6973      	ldr	r3, [r6, #20]
    40d4:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    40d6:	7e33      	ldrb	r3, [r6, #24]
    40d8:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    40da:	2326      	movs	r3, #38	; 0x26
    40dc:	5cf3      	ldrb	r3, [r6, r3]
    40de:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    40e0:	6873      	ldr	r3, [r6, #4]
    40e2:	4699      	mov	r9, r3
	switch (transfer_mode)
    40e4:	2b00      	cmp	r3, #0
    40e6:	d100      	bne.n	40ea <usart_init+0xfe>
    40e8:	e0a0      	b.n	422c <usart_init+0x240>
    40ea:	2380      	movs	r3, #128	; 0x80
    40ec:	055b      	lsls	r3, r3, #21
    40ee:	4599      	cmp	r9, r3
    40f0:	d100      	bne.n	40f4 <usart_init+0x108>
    40f2:	e084      	b.n	41fe <usart_init+0x212>
	if(config->encoding_format_enable) {
    40f4:	7e73      	ldrb	r3, [r6, #25]
    40f6:	2b00      	cmp	r3, #0
    40f8:	d002      	beq.n	4100 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    40fa:	7eb3      	ldrb	r3, [r6, #26]
    40fc:	4642      	mov	r2, r8
    40fe:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4100:	682a      	ldr	r2, [r5, #0]
    4102:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4104:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4106:	2b00      	cmp	r3, #0
    4108:	d1fc      	bne.n	4104 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    410a:	330e      	adds	r3, #14
    410c:	aa06      	add	r2, sp, #24
    410e:	4694      	mov	ip, r2
    4110:	4463      	add	r3, ip
    4112:	881b      	ldrh	r3, [r3, #0]
    4114:	4642      	mov	r2, r8
    4116:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    4118:	9b05      	ldr	r3, [sp, #20]
    411a:	9a03      	ldr	r2, [sp, #12]
    411c:	4313      	orrs	r3, r2
    411e:	9a04      	ldr	r2, [sp, #16]
    4120:	4313      	orrs	r3, r2
    4122:	464a      	mov	r2, r9
    4124:	4313      	orrs	r3, r2
    4126:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    4128:	465b      	mov	r3, fp
    412a:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    412c:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    412e:	4653      	mov	r3, sl
    4130:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    4132:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    4134:	2327      	movs	r3, #39	; 0x27
    4136:	5cf3      	ldrb	r3, [r6, r3]
    4138:	2b00      	cmp	r3, #0
    413a:	d101      	bne.n	4140 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    413c:	3304      	adds	r3, #4
    413e:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    4140:	7e73      	ldrb	r3, [r6, #25]
    4142:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4144:	7f32      	ldrb	r2, [r6, #28]
    4146:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    4148:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    414a:	7f72      	ldrb	r2, [r6, #29]
    414c:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    414e:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4150:	2224      	movs	r2, #36	; 0x24
    4152:	5cb2      	ldrb	r2, [r6, r2]
    4154:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    4156:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    4158:	2225      	movs	r2, #37	; 0x25
    415a:	5cb2      	ldrb	r2, [r6, r2]
    415c:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    415e:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    4160:	7ab1      	ldrb	r1, [r6, #10]
    4162:	7af2      	ldrb	r2, [r6, #11]
    4164:	4311      	orrs	r1, r2
    4166:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    4168:	8933      	ldrh	r3, [r6, #8]
    416a:	2bff      	cmp	r3, #255	; 0xff
    416c:	d100      	bne.n	4170 <usart_init+0x184>
    416e:	e081      	b.n	4274 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    4170:	2280      	movs	r2, #128	; 0x80
    4172:	0452      	lsls	r2, r2, #17
    4174:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    4176:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    4178:	232c      	movs	r3, #44	; 0x2c
    417a:	5cf3      	ldrb	r3, [r6, r3]
    417c:	2b00      	cmp	r3, #0
    417e:	d103      	bne.n	4188 <usart_init+0x19c>
    4180:	4b62      	ldr	r3, [pc, #392]	; (430c <usart_init+0x320>)
    4182:	789b      	ldrb	r3, [r3, #2]
    4184:	079b      	lsls	r3, r3, #30
    4186:	d501      	bpl.n	418c <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    4188:	2380      	movs	r3, #128	; 0x80
    418a:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    418c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    418e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4190:	2b00      	cmp	r3, #0
    4192:	d1fc      	bne.n	418e <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    4194:	4643      	mov	r3, r8
    4196:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4198:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    419a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    419c:	2b00      	cmp	r3, #0
    419e:	d1fc      	bne.n	419a <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    41a0:	4643      	mov	r3, r8
    41a2:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    41a4:	ab0e      	add	r3, sp, #56	; 0x38
    41a6:	2280      	movs	r2, #128	; 0x80
    41a8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    41aa:	2200      	movs	r2, #0
    41ac:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    41ae:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    41b0:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    41b2:	6b33      	ldr	r3, [r6, #48]	; 0x30
    41b4:	930a      	str	r3, [sp, #40]	; 0x28
    41b6:	6b73      	ldr	r3, [r6, #52]	; 0x34
    41b8:	930b      	str	r3, [sp, #44]	; 0x2c
    41ba:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    41bc:	930c      	str	r3, [sp, #48]	; 0x30
    41be:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    41c0:	9302      	str	r3, [sp, #8]
    41c2:	930d      	str	r3, [sp, #52]	; 0x34
    41c4:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    41c6:	ae0a      	add	r6, sp, #40	; 0x28
    41c8:	e063      	b.n	4292 <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    41ca:	2308      	movs	r3, #8
    41cc:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    41ce:	3b07      	subs	r3, #7
    41d0:	9307      	str	r3, [sp, #28]
    41d2:	e77a      	b.n	40ca <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    41d4:	6833      	ldr	r3, [r6, #0]
    41d6:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    41d8:	68f3      	ldr	r3, [r6, #12]
    41da:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    41dc:	6973      	ldr	r3, [r6, #20]
    41de:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    41e0:	7e33      	ldrb	r3, [r6, #24]
    41e2:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    41e4:	2326      	movs	r3, #38	; 0x26
    41e6:	5cf3      	ldrb	r3, [r6, r3]
    41e8:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    41ea:	6873      	ldr	r3, [r6, #4]
    41ec:	4699      	mov	r9, r3
	switch (transfer_mode)
    41ee:	2b00      	cmp	r3, #0
    41f0:	d018      	beq.n	4224 <usart_init+0x238>
    41f2:	2380      	movs	r3, #128	; 0x80
    41f4:	055b      	lsls	r3, r3, #21
    41f6:	4599      	cmp	r9, r3
    41f8:	d001      	beq.n	41fe <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    41fa:	2000      	movs	r0, #0
    41fc:	e025      	b.n	424a <usart_init+0x25e>
			if (!config->use_external_clock) {
    41fe:	2327      	movs	r3, #39	; 0x27
    4200:	5cf3      	ldrb	r3, [r6, r3]
    4202:	2b00      	cmp	r3, #0
    4204:	d000      	beq.n	4208 <usart_init+0x21c>
    4206:	e775      	b.n	40f4 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    4208:	6a33      	ldr	r3, [r6, #32]
    420a:	001f      	movs	r7, r3
    420c:	b2c0      	uxtb	r0, r0
    420e:	4b40      	ldr	r3, [pc, #256]	; (4310 <usart_init+0x324>)
    4210:	4798      	blx	r3
    4212:	0001      	movs	r1, r0
    4214:	220e      	movs	r2, #14
    4216:	ab06      	add	r3, sp, #24
    4218:	469c      	mov	ip, r3
    421a:	4462      	add	r2, ip
    421c:	0038      	movs	r0, r7
    421e:	4b3d      	ldr	r3, [pc, #244]	; (4314 <usart_init+0x328>)
    4220:	4798      	blx	r3
    4222:	e012      	b.n	424a <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4224:	2308      	movs	r3, #8
    4226:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4228:	2300      	movs	r3, #0
    422a:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    422c:	2327      	movs	r3, #39	; 0x27
    422e:	5cf3      	ldrb	r3, [r6, r3]
    4230:	2b00      	cmp	r3, #0
    4232:	d00e      	beq.n	4252 <usart_init+0x266>
				status_code =
    4234:	9b06      	ldr	r3, [sp, #24]
    4236:	9300      	str	r3, [sp, #0]
    4238:	9b07      	ldr	r3, [sp, #28]
    423a:	220e      	movs	r2, #14
    423c:	a906      	add	r1, sp, #24
    423e:	468c      	mov	ip, r1
    4240:	4462      	add	r2, ip
    4242:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    4244:	6a30      	ldr	r0, [r6, #32]
    4246:	4f34      	ldr	r7, [pc, #208]	; (4318 <usart_init+0x32c>)
    4248:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    424a:	2800      	cmp	r0, #0
    424c:	d000      	beq.n	4250 <usart_init+0x264>
    424e:	e6e0      	b.n	4012 <usart_init+0x26>
    4250:	e750      	b.n	40f4 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    4252:	6a33      	ldr	r3, [r6, #32]
    4254:	001f      	movs	r7, r3
    4256:	b2c0      	uxtb	r0, r0
    4258:	4b2d      	ldr	r3, [pc, #180]	; (4310 <usart_init+0x324>)
    425a:	4798      	blx	r3
    425c:	0001      	movs	r1, r0
				status_code =
    425e:	9b06      	ldr	r3, [sp, #24]
    4260:	9300      	str	r3, [sp, #0]
    4262:	9b07      	ldr	r3, [sp, #28]
    4264:	220e      	movs	r2, #14
    4266:	a806      	add	r0, sp, #24
    4268:	4684      	mov	ip, r0
    426a:	4462      	add	r2, ip
    426c:	0038      	movs	r0, r7
    426e:	4f2a      	ldr	r7, [pc, #168]	; (4318 <usart_init+0x32c>)
    4270:	47b8      	blx	r7
    4272:	e7ea      	b.n	424a <usart_init+0x25e>
		if(config->lin_slave_enable) {
    4274:	7ef3      	ldrb	r3, [r6, #27]
    4276:	2b00      	cmp	r3, #0
    4278:	d100      	bne.n	427c <usart_init+0x290>
    427a:	e77d      	b.n	4178 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    427c:	2380      	movs	r3, #128	; 0x80
    427e:	04db      	lsls	r3, r3, #19
    4280:	431f      	orrs	r7, r3
    4282:	e779      	b.n	4178 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4284:	0020      	movs	r0, r4
    4286:	4b25      	ldr	r3, [pc, #148]	; (431c <usart_init+0x330>)
    4288:	4798      	blx	r3
    428a:	e007      	b.n	429c <usart_init+0x2b0>
    428c:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    428e:	2f04      	cmp	r7, #4
    4290:	d00d      	beq.n	42ae <usart_init+0x2c2>
    4292:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4294:	00bb      	lsls	r3, r7, #2
    4296:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    4298:	2800      	cmp	r0, #0
    429a:	d0f3      	beq.n	4284 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    429c:	1c43      	adds	r3, r0, #1
    429e:	d0f5      	beq.n	428c <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    42a0:	a90e      	add	r1, sp, #56	; 0x38
    42a2:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    42a4:	0c00      	lsrs	r0, r0, #16
    42a6:	b2c0      	uxtb	r0, r0
    42a8:	4b1d      	ldr	r3, [pc, #116]	; (4320 <usart_init+0x334>)
    42aa:	4798      	blx	r3
    42ac:	e7ee      	b.n	428c <usart_init+0x2a0>
		module->callback[i]            = NULL;
    42ae:	2300      	movs	r3, #0
    42b0:	60eb      	str	r3, [r5, #12]
    42b2:	612b      	str	r3, [r5, #16]
    42b4:	616b      	str	r3, [r5, #20]
    42b6:	61ab      	str	r3, [r5, #24]
    42b8:	61eb      	str	r3, [r5, #28]
    42ba:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    42bc:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    42be:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    42c0:	2200      	movs	r2, #0
    42c2:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    42c4:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    42c6:	3330      	adds	r3, #48	; 0x30
    42c8:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    42ca:	3301      	adds	r3, #1
    42cc:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    42ce:	3301      	adds	r3, #1
    42d0:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    42d2:	3301      	adds	r3, #1
    42d4:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    42d6:	6828      	ldr	r0, [r5, #0]
    42d8:	4b07      	ldr	r3, [pc, #28]	; (42f8 <usart_init+0x30c>)
    42da:	4798      	blx	r3
    42dc:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    42de:	4911      	ldr	r1, [pc, #68]	; (4324 <usart_init+0x338>)
    42e0:	4b11      	ldr	r3, [pc, #68]	; (4328 <usart_init+0x33c>)
    42e2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    42e4:	00a4      	lsls	r4, r4, #2
    42e6:	4b11      	ldr	r3, [pc, #68]	; (432c <usart_init+0x340>)
    42e8:	50e5      	str	r5, [r4, r3]
	return status_code;
    42ea:	2000      	movs	r0, #0
    42ec:	e691      	b.n	4012 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    42ee:	2310      	movs	r3, #16
    42f0:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    42f2:	2300      	movs	r3, #0
    42f4:	9307      	str	r3, [sp, #28]
    42f6:	e6e8      	b.n	40ca <usart_init+0xde>
    42f8:	00003b2d 	.word	0x00003b2d
    42fc:	40000400 	.word	0x40000400
    4300:	00004ced 	.word	0x00004ced
    4304:	00004c61 	.word	0x00004c61
    4308:	00003969 	.word	0x00003969
    430c:	41002000 	.word	0x41002000
    4310:	00004d09 	.word	0x00004d09
    4314:	000038ab 	.word	0x000038ab
    4318:	000038d5 	.word	0x000038d5
    431c:	000039b5 	.word	0x000039b5
    4320:	00004de5 	.word	0x00004de5
    4324:	00004525 	.word	0x00004525
    4328:	00003b69 	.word	0x00003b69
    432c:	20000b40 	.word	0x20000b40

00004330 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    4330:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    4332:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    4334:	2a00      	cmp	r2, #0
    4336:	d101      	bne.n	433c <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    4338:	0018      	movs	r0, r3
    433a:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    433c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    433e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4340:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    4342:	2a00      	cmp	r2, #0
    4344:	d1f8      	bne.n	4338 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    4346:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    4348:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    434a:	2a00      	cmp	r2, #0
    434c:	d1fc      	bne.n	4348 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    434e:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    4350:	2102      	movs	r1, #2
    4352:	7e1a      	ldrb	r2, [r3, #24]
    4354:	420a      	tst	r2, r1
    4356:	d0fc      	beq.n	4352 <usart_write_wait+0x22>
	return STATUS_OK;
    4358:	2300      	movs	r3, #0
    435a:	e7ed      	b.n	4338 <usart_write_wait+0x8>

0000435c <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    435c:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    435e:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    4360:	2a00      	cmp	r2, #0
    4362:	d101      	bne.n	4368 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    4364:	0018      	movs	r0, r3
    4366:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    4368:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    436a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    436c:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    436e:	2a00      	cmp	r2, #0
    4370:	d1f8      	bne.n	4364 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    4372:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    4374:	7e10      	ldrb	r0, [r2, #24]
    4376:	0740      	lsls	r0, r0, #29
    4378:	d5f4      	bpl.n	4364 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    437a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    437c:	2b00      	cmp	r3, #0
    437e:	d1fc      	bne.n	437a <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4380:	8b53      	ldrh	r3, [r2, #26]
    4382:	b2db      	uxtb	r3, r3
	if (error_code) {
    4384:	0698      	lsls	r0, r3, #26
    4386:	d01d      	beq.n	43c4 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    4388:	0798      	lsls	r0, r3, #30
    438a:	d503      	bpl.n	4394 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    438c:	2302      	movs	r3, #2
    438e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    4390:	3318      	adds	r3, #24
    4392:	e7e7      	b.n	4364 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4394:	0758      	lsls	r0, r3, #29
    4396:	d503      	bpl.n	43a0 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4398:	2304      	movs	r3, #4
    439a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    439c:	331a      	adds	r3, #26
    439e:	e7e1      	b.n	4364 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    43a0:	07d8      	lsls	r0, r3, #31
    43a2:	d503      	bpl.n	43ac <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    43a4:	2301      	movs	r3, #1
    43a6:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    43a8:	3312      	adds	r3, #18
    43aa:	e7db      	b.n	4364 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    43ac:	06d8      	lsls	r0, r3, #27
    43ae:	d503      	bpl.n	43b8 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    43b0:	2310      	movs	r3, #16
    43b2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    43b4:	3332      	adds	r3, #50	; 0x32
    43b6:	e7d5      	b.n	4364 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    43b8:	069b      	lsls	r3, r3, #26
    43ba:	d503      	bpl.n	43c4 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    43bc:	2320      	movs	r3, #32
    43be:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    43c0:	3321      	adds	r3, #33	; 0x21
    43c2:	e7cf      	b.n	4364 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    43c4:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    43c6:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    43c8:	2300      	movs	r3, #0
    43ca:	e7cb      	b.n	4364 <usart_read_wait+0x8>

000043cc <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    43cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    43ce:	46ce      	mov	lr, r9
    43d0:	4647      	mov	r7, r8
    43d2:	b580      	push	{r7, lr}
    43d4:	b083      	sub	sp, #12
    43d6:	0005      	movs	r5, r0
    43d8:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    43da:	2017      	movs	r0, #23
	if (length == 0) {
    43dc:	2a00      	cmp	r2, #0
    43de:	d104      	bne.n	43ea <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    43e0:	b003      	add	sp, #12
    43e2:	bc0c      	pop	{r2, r3}
    43e4:	4690      	mov	r8, r2
    43e6:	4699      	mov	r9, r3
    43e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    43ea:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    43ec:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    43ee:	2b00      	cmp	r3, #0
    43f0:	d0f6      	beq.n	43e0 <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    43f2:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    43f4:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    43f6:	2b00      	cmp	r3, #0
    43f8:	d1fc      	bne.n	43f4 <usart_write_buffer_wait+0x28>
	while (length--) {
    43fa:	3a01      	subs	r2, #1
    43fc:	b293      	uxth	r3, r2
    43fe:	4699      	mov	r9, r3
    4400:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    4402:	2701      	movs	r7, #1
	while (length--) {
    4404:	4b1f      	ldr	r3, [pc, #124]	; (4484 <usart_write_buffer_wait+0xb8>)
    4406:	4698      	mov	r8, r3
    4408:	e011      	b.n	442e <usart_write_buffer_wait+0x62>
		uint16_t data_to_send = tx_data[tx_pos++];
    440a:	1c73      	adds	r3, r6, #1
    440c:	b29b      	uxth	r3, r3
    440e:	9a01      	ldr	r2, [sp, #4]
    4410:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4412:	796a      	ldrb	r2, [r5, #5]
    4414:	2a01      	cmp	r2, #1
    4416:	d017      	beq.n	4448 <usart_write_buffer_wait+0x7c>
		uint16_t data_to_send = tx_data[tx_pos++];
    4418:	b289      	uxth	r1, r1
    441a:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    441c:	0028      	movs	r0, r5
    441e:	4b1a      	ldr	r3, [pc, #104]	; (4488 <usart_write_buffer_wait+0xbc>)
    4420:	4798      	blx	r3
	while (length--) {
    4422:	464b      	mov	r3, r9
    4424:	3b01      	subs	r3, #1
    4426:	b29b      	uxth	r3, r3
    4428:	4699      	mov	r9, r3
    442a:	4543      	cmp	r3, r8
    442c:	d013      	beq.n	4456 <usart_write_buffer_wait+0x8a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    442e:	7e23      	ldrb	r3, [r4, #24]
    4430:	423b      	tst	r3, r7
    4432:	d1ea      	bne.n	440a <usart_write_buffer_wait+0x3e>
    4434:	4b13      	ldr	r3, [pc, #76]	; (4484 <usart_write_buffer_wait+0xb8>)
    4436:	7e22      	ldrb	r2, [r4, #24]
    4438:	423a      	tst	r2, r7
    443a:	d1e6      	bne.n	440a <usart_write_buffer_wait+0x3e>
			} else if (i == USART_TIMEOUT) {
    443c:	2b01      	cmp	r3, #1
    443e:	d019      	beq.n	4474 <usart_write_buffer_wait+0xa8>
    4440:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    4442:	2b00      	cmp	r3, #0
    4444:	d1f7      	bne.n	4436 <usart_write_buffer_wait+0x6a>
    4446:	e7e0      	b.n	440a <usart_write_buffer_wait+0x3e>
			data_to_send |= (tx_data[tx_pos++] << 8);
    4448:	3602      	adds	r6, #2
    444a:	b2b6      	uxth	r6, r6
    444c:	9a01      	ldr	r2, [sp, #4]
    444e:	5cd3      	ldrb	r3, [r2, r3]
    4450:	021b      	lsls	r3, r3, #8
    4452:	4319      	orrs	r1, r3
    4454:	e7e2      	b.n	441c <usart_write_buffer_wait+0x50>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    4456:	7e23      	ldrb	r3, [r4, #24]
    4458:	079b      	lsls	r3, r3, #30
    445a:	d40d      	bmi.n	4478 <usart_write_buffer_wait+0xac>
    445c:	4b09      	ldr	r3, [pc, #36]	; (4484 <usart_write_buffer_wait+0xb8>)
    445e:	2102      	movs	r1, #2
    4460:	7e22      	ldrb	r2, [r4, #24]
    4462:	420a      	tst	r2, r1
    4464:	d10a      	bne.n	447c <usart_write_buffer_wait+0xb0>
		} else if (i == USART_TIMEOUT) {
    4466:	2b01      	cmp	r3, #1
    4468:	d00a      	beq.n	4480 <usart_write_buffer_wait+0xb4>
    446a:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    446c:	2b00      	cmp	r3, #0
    446e:	d1f7      	bne.n	4460 <usart_write_buffer_wait+0x94>
	return STATUS_OK;
    4470:	2000      	movs	r0, #0
    4472:	e7b5      	b.n	43e0 <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    4474:	2012      	movs	r0, #18
    4476:	e7b3      	b.n	43e0 <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    4478:	2000      	movs	r0, #0
    447a:	e7b1      	b.n	43e0 <usart_write_buffer_wait+0x14>
    447c:	2000      	movs	r0, #0
    447e:	e7af      	b.n	43e0 <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    4480:	2012      	movs	r0, #18
    4482:	e7ad      	b.n	43e0 <usart_write_buffer_wait+0x14>
    4484:	0000ffff 	.word	0x0000ffff
    4488:	00004331 	.word	0x00004331

0000448c <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    448c:	b5f0      	push	{r4, r5, r6, r7, lr}
    448e:	46d6      	mov	lr, sl
    4490:	b500      	push	{lr}
    4492:	b084      	sub	sp, #16
    4494:	0004      	movs	r4, r0
    4496:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4498:	2017      	movs	r0, #23
	if (length == 0) {
    449a:	2a00      	cmp	r2, #0
    449c:	d103      	bne.n	44a6 <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    449e:	b004      	add	sp, #16
    44a0:	bc04      	pop	{r2}
    44a2:	4692      	mov	sl, r2
    44a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    44a6:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    44a8:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    44aa:	2b00      	cmp	r3, #0
    44ac:	d0f7      	beq.n	449e <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    44ae:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    44b0:	3a01      	subs	r2, #1
    44b2:	b293      	uxth	r3, r2
    44b4:	469a      	mov	sl, r3
    44b6:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    44b8:	2704      	movs	r7, #4
    44ba:	e019      	b.n	44f0 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    44bc:	2300      	movs	r3, #0
    44be:	aa02      	add	r2, sp, #8
    44c0:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    44c2:	1d91      	adds	r1, r2, #6
    44c4:	0020      	movs	r0, r4
    44c6:	4b15      	ldr	r3, [pc, #84]	; (451c <usart_read_buffer_wait+0x90>)
    44c8:	4798      	blx	r3
		if (retval != STATUS_OK) {
    44ca:	2800      	cmp	r0, #0
    44cc:	d1e7      	bne.n	449e <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    44ce:	1c69      	adds	r1, r5, #1
    44d0:	b289      	uxth	r1, r1
    44d2:	ab02      	add	r3, sp, #8
    44d4:	88db      	ldrh	r3, [r3, #6]
    44d6:	9a01      	ldr	r2, [sp, #4]
    44d8:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    44da:	7962      	ldrb	r2, [r4, #5]
    44dc:	2a01      	cmp	r2, #1
    44de:	d014      	beq.n	450a <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    44e0:	000d      	movs	r5, r1
	while (length--) {
    44e2:	4653      	mov	r3, sl
    44e4:	3b01      	subs	r3, #1
    44e6:	b29b      	uxth	r3, r3
    44e8:	469a      	mov	sl, r3
    44ea:	4b0d      	ldr	r3, [pc, #52]	; (4520 <usart_read_buffer_wait+0x94>)
    44ec:	459a      	cmp	sl, r3
    44ee:	d0d6      	beq.n	449e <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    44f0:	7e33      	ldrb	r3, [r6, #24]
    44f2:	423b      	tst	r3, r7
    44f4:	d1e2      	bne.n	44bc <usart_read_buffer_wait+0x30>
    44f6:	4b0a      	ldr	r3, [pc, #40]	; (4520 <usart_read_buffer_wait+0x94>)
    44f8:	7e32      	ldrb	r2, [r6, #24]
    44fa:	423a      	tst	r2, r7
    44fc:	d1de      	bne.n	44bc <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    44fe:	2b01      	cmp	r3, #1
    4500:	d009      	beq.n	4516 <usart_read_buffer_wait+0x8a>
    4502:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    4504:	2b00      	cmp	r3, #0
    4506:	d1f7      	bne.n	44f8 <usart_read_buffer_wait+0x6c>
    4508:	e7d8      	b.n	44bc <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    450a:	3502      	adds	r5, #2
    450c:	b2ad      	uxth	r5, r5
    450e:	0a1b      	lsrs	r3, r3, #8
    4510:	9a01      	ldr	r2, [sp, #4]
    4512:	5453      	strb	r3, [r2, r1]
    4514:	e7e5      	b.n	44e2 <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    4516:	2012      	movs	r0, #18
    4518:	e7c1      	b.n	449e <usart_read_buffer_wait+0x12>
    451a:	46c0      	nop			; (mov r8, r8)
    451c:	0000435d 	.word	0x0000435d
    4520:	0000ffff 	.word	0x0000ffff

00004524 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    4524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    4526:	0080      	lsls	r0, r0, #2
    4528:	4b62      	ldr	r3, [pc, #392]	; (46b4 <_usart_interrupt_handler+0x190>)
    452a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    452c:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    452e:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    4530:	2b00      	cmp	r3, #0
    4532:	d1fc      	bne.n	452e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    4534:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    4536:	7da6      	ldrb	r6, [r4, #22]
    4538:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    453a:	2330      	movs	r3, #48	; 0x30
    453c:	5ceb      	ldrb	r3, [r5, r3]
    453e:	2231      	movs	r2, #49	; 0x31
    4540:	5caf      	ldrb	r7, [r5, r2]
    4542:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    4544:	07f3      	lsls	r3, r6, #31
    4546:	d522      	bpl.n	458e <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    4548:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    454a:	b29b      	uxth	r3, r3
    454c:	2b00      	cmp	r3, #0
    454e:	d01c      	beq.n	458a <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    4550:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    4552:	7813      	ldrb	r3, [r2, #0]
    4554:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    4556:	1c51      	adds	r1, r2, #1
    4558:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    455a:	7969      	ldrb	r1, [r5, #5]
    455c:	2901      	cmp	r1, #1
    455e:	d00e      	beq.n	457e <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    4560:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    4562:	05db      	lsls	r3, r3, #23
    4564:	0ddb      	lsrs	r3, r3, #23
    4566:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    4568:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    456a:	3b01      	subs	r3, #1
    456c:	b29b      	uxth	r3, r3
    456e:	85eb      	strh	r3, [r5, #46]	; 0x2e
    4570:	2b00      	cmp	r3, #0
    4572:	d10c      	bne.n	458e <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4574:	3301      	adds	r3, #1
    4576:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    4578:	3301      	adds	r3, #1
    457a:	75a3      	strb	r3, [r4, #22]
    457c:	e007      	b.n	458e <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    457e:	7851      	ldrb	r1, [r2, #1]
    4580:	0209      	lsls	r1, r1, #8
    4582:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    4584:	3202      	adds	r2, #2
    4586:	62aa      	str	r2, [r5, #40]	; 0x28
    4588:	e7eb      	b.n	4562 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    458a:	2301      	movs	r3, #1
    458c:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    458e:	07b3      	lsls	r3, r6, #30
    4590:	d506      	bpl.n	45a0 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    4592:	2302      	movs	r3, #2
    4594:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    4596:	2200      	movs	r2, #0
    4598:	3331      	adds	r3, #49	; 0x31
    459a:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    459c:	07fb      	lsls	r3, r7, #31
    459e:	d41a      	bmi.n	45d6 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    45a0:	0773      	lsls	r3, r6, #29
    45a2:	d565      	bpl.n	4670 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    45a4:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    45a6:	b29b      	uxth	r3, r3
    45a8:	2b00      	cmp	r3, #0
    45aa:	d05f      	beq.n	466c <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    45ac:	8b63      	ldrh	r3, [r4, #26]
    45ae:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    45b0:	071a      	lsls	r2, r3, #28
    45b2:	d414      	bmi.n	45de <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    45b4:	223f      	movs	r2, #63	; 0x3f
    45b6:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    45b8:	2b00      	cmp	r3, #0
    45ba:	d034      	beq.n	4626 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    45bc:	079a      	lsls	r2, r3, #30
    45be:	d511      	bpl.n	45e4 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    45c0:	221a      	movs	r2, #26
    45c2:	2332      	movs	r3, #50	; 0x32
    45c4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    45c6:	3b30      	subs	r3, #48	; 0x30
    45c8:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    45ca:	077b      	lsls	r3, r7, #29
    45cc:	d550      	bpl.n	4670 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    45ce:	0028      	movs	r0, r5
    45d0:	696b      	ldr	r3, [r5, #20]
    45d2:	4798      	blx	r3
    45d4:	e04c      	b.n	4670 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    45d6:	0028      	movs	r0, r5
    45d8:	68eb      	ldr	r3, [r5, #12]
    45da:	4798      	blx	r3
    45dc:	e7e0      	b.n	45a0 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    45de:	2237      	movs	r2, #55	; 0x37
    45e0:	4013      	ands	r3, r2
    45e2:	e7e9      	b.n	45b8 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    45e4:	075a      	lsls	r2, r3, #29
    45e6:	d505      	bpl.n	45f4 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    45e8:	221e      	movs	r2, #30
    45ea:	2332      	movs	r3, #50	; 0x32
    45ec:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    45ee:	3b2e      	subs	r3, #46	; 0x2e
    45f0:	8363      	strh	r3, [r4, #26]
    45f2:	e7ea      	b.n	45ca <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    45f4:	07da      	lsls	r2, r3, #31
    45f6:	d505      	bpl.n	4604 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    45f8:	2213      	movs	r2, #19
    45fa:	2332      	movs	r3, #50	; 0x32
    45fc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    45fe:	3b31      	subs	r3, #49	; 0x31
    4600:	8363      	strh	r3, [r4, #26]
    4602:	e7e2      	b.n	45ca <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    4604:	06da      	lsls	r2, r3, #27
    4606:	d505      	bpl.n	4614 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    4608:	2242      	movs	r2, #66	; 0x42
    460a:	2332      	movs	r3, #50	; 0x32
    460c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    460e:	3b22      	subs	r3, #34	; 0x22
    4610:	8363      	strh	r3, [r4, #26]
    4612:	e7da      	b.n	45ca <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    4614:	2220      	movs	r2, #32
    4616:	421a      	tst	r2, r3
    4618:	d0d7      	beq.n	45ca <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    461a:	3221      	adds	r2, #33	; 0x21
    461c:	2332      	movs	r3, #50	; 0x32
    461e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    4620:	3b12      	subs	r3, #18
    4622:	8363      	strh	r3, [r4, #26]
    4624:	e7d1      	b.n	45ca <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    4626:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    4628:	05db      	lsls	r3, r3, #23
    462a:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    462c:	b2da      	uxtb	r2, r3
    462e:	6a69      	ldr	r1, [r5, #36]	; 0x24
    4630:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    4632:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    4634:	1c51      	adds	r1, r2, #1
    4636:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4638:	7969      	ldrb	r1, [r5, #5]
    463a:	2901      	cmp	r1, #1
    463c:	d010      	beq.n	4660 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    463e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    4640:	3b01      	subs	r3, #1
    4642:	b29b      	uxth	r3, r3
    4644:	85ab      	strh	r3, [r5, #44]	; 0x2c
    4646:	2b00      	cmp	r3, #0
    4648:	d112      	bne.n	4670 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    464a:	3304      	adds	r3, #4
    464c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    464e:	2200      	movs	r2, #0
    4650:	332e      	adds	r3, #46	; 0x2e
    4652:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    4654:	07bb      	lsls	r3, r7, #30
    4656:	d50b      	bpl.n	4670 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    4658:	0028      	movs	r0, r5
    465a:	692b      	ldr	r3, [r5, #16]
    465c:	4798      	blx	r3
    465e:	e007      	b.n	4670 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    4660:	0a1b      	lsrs	r3, r3, #8
    4662:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    4664:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4666:	3301      	adds	r3, #1
    4668:	626b      	str	r3, [r5, #36]	; 0x24
    466a:	e7e8      	b.n	463e <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    466c:	2304      	movs	r3, #4
    466e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    4670:	06f3      	lsls	r3, r6, #27
    4672:	d504      	bpl.n	467e <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    4674:	2310      	movs	r3, #16
    4676:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    4678:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    467a:	06fb      	lsls	r3, r7, #27
    467c:	d40e      	bmi.n	469c <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    467e:	06b3      	lsls	r3, r6, #26
    4680:	d504      	bpl.n	468c <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    4682:	2320      	movs	r3, #32
    4684:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    4686:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    4688:	073b      	lsls	r3, r7, #28
    468a:	d40b      	bmi.n	46a4 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    468c:	0733      	lsls	r3, r6, #28
    468e:	d504      	bpl.n	469a <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    4690:	2308      	movs	r3, #8
    4692:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    4694:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    4696:	06bb      	lsls	r3, r7, #26
    4698:	d408      	bmi.n	46ac <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    469a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    469c:	0028      	movs	r0, r5
    469e:	69eb      	ldr	r3, [r5, #28]
    46a0:	4798      	blx	r3
    46a2:	e7ec      	b.n	467e <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    46a4:	0028      	movs	r0, r5
    46a6:	69ab      	ldr	r3, [r5, #24]
    46a8:	4798      	blx	r3
    46aa:	e7ef      	b.n	468c <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    46ac:	6a2b      	ldr	r3, [r5, #32]
    46ae:	0028      	movs	r0, r5
    46b0:	4798      	blx	r3
}
    46b2:	e7f2      	b.n	469a <_usart_interrupt_handler+0x176>
    46b4:	20000b40 	.word	0x20000b40

000046b8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    46b8:	b510      	push	{r4, lr}
	switch (clock_source) {
    46ba:	2808      	cmp	r0, #8
    46bc:	d803      	bhi.n	46c6 <system_clock_source_get_hz+0xe>
    46be:	0080      	lsls	r0, r0, #2
    46c0:	4b1c      	ldr	r3, [pc, #112]	; (4734 <system_clock_source_get_hz+0x7c>)
    46c2:	581b      	ldr	r3, [r3, r0]
    46c4:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    46c6:	2000      	movs	r0, #0
    46c8:	e032      	b.n	4730 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    46ca:	4b1b      	ldr	r3, [pc, #108]	; (4738 <system_clock_source_get_hz+0x80>)
    46cc:	6918      	ldr	r0, [r3, #16]
    46ce:	e02f      	b.n	4730 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    46d0:	4b1a      	ldr	r3, [pc, #104]	; (473c <system_clock_source_get_hz+0x84>)
    46d2:	6a1b      	ldr	r3, [r3, #32]
    46d4:	059b      	lsls	r3, r3, #22
    46d6:	0f9b      	lsrs	r3, r3, #30
    46d8:	4819      	ldr	r0, [pc, #100]	; (4740 <system_clock_source_get_hz+0x88>)
    46da:	40d8      	lsrs	r0, r3
    46dc:	e028      	b.n	4730 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    46de:	4b16      	ldr	r3, [pc, #88]	; (4738 <system_clock_source_get_hz+0x80>)
    46e0:	6958      	ldr	r0, [r3, #20]
    46e2:	e025      	b.n	4730 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    46e4:	4b14      	ldr	r3, [pc, #80]	; (4738 <system_clock_source_get_hz+0x80>)
    46e6:	681b      	ldr	r3, [r3, #0]
			return 0;
    46e8:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    46ea:	079b      	lsls	r3, r3, #30
    46ec:	d520      	bpl.n	4730 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    46ee:	4913      	ldr	r1, [pc, #76]	; (473c <system_clock_source_get_hz+0x84>)
    46f0:	2210      	movs	r2, #16
    46f2:	68cb      	ldr	r3, [r1, #12]
    46f4:	421a      	tst	r2, r3
    46f6:	d0fc      	beq.n	46f2 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    46f8:	4b0f      	ldr	r3, [pc, #60]	; (4738 <system_clock_source_get_hz+0x80>)
    46fa:	681a      	ldr	r2, [r3, #0]
    46fc:	2324      	movs	r3, #36	; 0x24
    46fe:	4013      	ands	r3, r2
    4700:	2b04      	cmp	r3, #4
    4702:	d001      	beq.n	4708 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    4704:	480f      	ldr	r0, [pc, #60]	; (4744 <system_clock_source_get_hz+0x8c>)
    4706:	e013      	b.n	4730 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4708:	2000      	movs	r0, #0
    470a:	4b0f      	ldr	r3, [pc, #60]	; (4748 <system_clock_source_get_hz+0x90>)
    470c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    470e:	4b0a      	ldr	r3, [pc, #40]	; (4738 <system_clock_source_get_hz+0x80>)
    4710:	689b      	ldr	r3, [r3, #8]
    4712:	041b      	lsls	r3, r3, #16
    4714:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4716:	4358      	muls	r0, r3
    4718:	e00a      	b.n	4730 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    471a:	2350      	movs	r3, #80	; 0x50
    471c:	4a07      	ldr	r2, [pc, #28]	; (473c <system_clock_source_get_hz+0x84>)
    471e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    4720:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4722:	075b      	lsls	r3, r3, #29
    4724:	d504      	bpl.n	4730 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    4726:	4b04      	ldr	r3, [pc, #16]	; (4738 <system_clock_source_get_hz+0x80>)
    4728:	68d8      	ldr	r0, [r3, #12]
    472a:	e001      	b.n	4730 <system_clock_source_get_hz+0x78>
		return 32768UL;
    472c:	2080      	movs	r0, #128	; 0x80
    472e:	0200      	lsls	r0, r0, #8
	}
}
    4730:	bd10      	pop	{r4, pc}
    4732:	46c0      	nop			; (mov r8, r8)
    4734:	0000eae4 	.word	0x0000eae4
    4738:	20000198 	.word	0x20000198
    473c:	40000800 	.word	0x40000800
    4740:	007a1200 	.word	0x007a1200
    4744:	02dc6c00 	.word	0x02dc6c00
    4748:	00004d09 	.word	0x00004d09

0000474c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    474c:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    474e:	490c      	ldr	r1, [pc, #48]	; (4780 <system_clock_source_osc8m_set_config+0x34>)
    4750:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    4752:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4754:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    4756:	7840      	ldrb	r0, [r0, #1]
    4758:	2201      	movs	r2, #1
    475a:	4010      	ands	r0, r2
    475c:	0180      	lsls	r0, r0, #6
    475e:	2640      	movs	r6, #64	; 0x40
    4760:	43b3      	bics	r3, r6
    4762:	4303      	orrs	r3, r0
    4764:	402a      	ands	r2, r5
    4766:	01d2      	lsls	r2, r2, #7
    4768:	2080      	movs	r0, #128	; 0x80
    476a:	4383      	bics	r3, r0
    476c:	4313      	orrs	r3, r2
    476e:	2203      	movs	r2, #3
    4770:	4022      	ands	r2, r4
    4772:	0212      	lsls	r2, r2, #8
    4774:	4803      	ldr	r0, [pc, #12]	; (4784 <system_clock_source_osc8m_set_config+0x38>)
    4776:	4003      	ands	r3, r0
    4778:	4313      	orrs	r3, r2
    477a:	620b      	str	r3, [r1, #32]
}
    477c:	bd70      	pop	{r4, r5, r6, pc}
    477e:	46c0      	nop			; (mov r8, r8)
    4780:	40000800 	.word	0x40000800
    4784:	fffffcff 	.word	0xfffffcff

00004788 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    4788:	b5f0      	push	{r4, r5, r6, r7, lr}
    478a:	46ce      	mov	lr, r9
    478c:	4647      	mov	r7, r8
    478e:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    4790:	4b19      	ldr	r3, [pc, #100]	; (47f8 <system_clock_source_osc32k_set_config+0x70>)
    4792:	4699      	mov	r9, r3
    4794:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    4796:	7841      	ldrb	r1, [r0, #1]
    4798:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    479a:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    479c:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    479e:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    47a0:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    47a2:	7880      	ldrb	r0, [r0, #2]
    47a4:	2101      	movs	r1, #1
    47a6:	4008      	ands	r0, r1
    47a8:	0080      	lsls	r0, r0, #2
    47aa:	2204      	movs	r2, #4
    47ac:	4393      	bics	r3, r2
    47ae:	4303      	orrs	r3, r0
    47b0:	4660      	mov	r0, ip
    47b2:	4008      	ands	r0, r1
    47b4:	00c0      	lsls	r0, r0, #3
    47b6:	3204      	adds	r2, #4
    47b8:	4393      	bics	r3, r2
    47ba:	4303      	orrs	r3, r0
    47bc:	0038      	movs	r0, r7
    47be:	4008      	ands	r0, r1
    47c0:	0180      	lsls	r0, r0, #6
    47c2:	2740      	movs	r7, #64	; 0x40
    47c4:	43bb      	bics	r3, r7
    47c6:	4303      	orrs	r3, r0
    47c8:	0030      	movs	r0, r6
    47ca:	4008      	ands	r0, r1
    47cc:	01c0      	lsls	r0, r0, #7
    47ce:	2680      	movs	r6, #128	; 0x80
    47d0:	43b3      	bics	r3, r6
    47d2:	4303      	orrs	r3, r0
    47d4:	2007      	movs	r0, #7
    47d6:	4005      	ands	r5, r0
    47d8:	022d      	lsls	r5, r5, #8
    47da:	4808      	ldr	r0, [pc, #32]	; (47fc <system_clock_source_osc32k_set_config+0x74>)
    47dc:	4003      	ands	r3, r0
    47de:	432b      	orrs	r3, r5
    47e0:	4021      	ands	r1, r4
    47e2:	0309      	lsls	r1, r1, #12
    47e4:	4806      	ldr	r0, [pc, #24]	; (4800 <system_clock_source_osc32k_set_config+0x78>)
    47e6:	4003      	ands	r3, r0
    47e8:	430b      	orrs	r3, r1
    47ea:	464a      	mov	r2, r9
    47ec:	6193      	str	r3, [r2, #24]
}
    47ee:	bc0c      	pop	{r2, r3}
    47f0:	4690      	mov	r8, r2
    47f2:	4699      	mov	r9, r3
    47f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47f6:	46c0      	nop			; (mov r8, r8)
    47f8:	40000800 	.word	0x40000800
    47fc:	fffff8ff 	.word	0xfffff8ff
    4800:	ffffefff 	.word	0xffffefff

00004804 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    4804:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    4806:	7a03      	ldrb	r3, [r0, #8]
    4808:	069b      	lsls	r3, r3, #26
    480a:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    480c:	8942      	ldrh	r2, [r0, #10]
    480e:	0592      	lsls	r2, r2, #22
    4810:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    4812:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    4814:	4918      	ldr	r1, [pc, #96]	; (4878 <system_clock_source_dfll_set_config+0x74>)
    4816:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    4818:	7983      	ldrb	r3, [r0, #6]
    481a:	79c2      	ldrb	r2, [r0, #7]
    481c:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    481e:	8842      	ldrh	r2, [r0, #2]
    4820:	8884      	ldrh	r4, [r0, #4]
    4822:	4322      	orrs	r2, r4
    4824:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    4826:	7842      	ldrb	r2, [r0, #1]
    4828:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    482a:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    482c:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    482e:	7803      	ldrb	r3, [r0, #0]
    4830:	2b04      	cmp	r3, #4
    4832:	d011      	beq.n	4858 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    4834:	2b20      	cmp	r3, #32
    4836:	d10e      	bne.n	4856 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    4838:	7b03      	ldrb	r3, [r0, #12]
    483a:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    483c:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    483e:	4313      	orrs	r3, r2
    4840:	89c2      	ldrh	r2, [r0, #14]
    4842:	0412      	lsls	r2, r2, #16
    4844:	490d      	ldr	r1, [pc, #52]	; (487c <system_clock_source_dfll_set_config+0x78>)
    4846:	400a      	ands	r2, r1
    4848:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    484a:	4a0b      	ldr	r2, [pc, #44]	; (4878 <system_clock_source_dfll_set_config+0x74>)
    484c:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    484e:	6811      	ldr	r1, [r2, #0]
    4850:	4b0b      	ldr	r3, [pc, #44]	; (4880 <system_clock_source_dfll_set_config+0x7c>)
    4852:	430b      	orrs	r3, r1
    4854:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    4856:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    4858:	7b03      	ldrb	r3, [r0, #12]
    485a:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    485c:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    485e:	4313      	orrs	r3, r2
    4860:	89c2      	ldrh	r2, [r0, #14]
    4862:	0412      	lsls	r2, r2, #16
    4864:	4905      	ldr	r1, [pc, #20]	; (487c <system_clock_source_dfll_set_config+0x78>)
    4866:	400a      	ands	r2, r1
    4868:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    486a:	4a03      	ldr	r2, [pc, #12]	; (4878 <system_clock_source_dfll_set_config+0x74>)
    486c:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    486e:	6813      	ldr	r3, [r2, #0]
    4870:	2104      	movs	r1, #4
    4872:	430b      	orrs	r3, r1
    4874:	6013      	str	r3, [r2, #0]
    4876:	e7ee      	b.n	4856 <system_clock_source_dfll_set_config+0x52>
    4878:	20000198 	.word	0x20000198
    487c:	03ff0000 	.word	0x03ff0000
    4880:	00000424 	.word	0x00000424

00004884 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    4884:	2808      	cmp	r0, #8
    4886:	d803      	bhi.n	4890 <system_clock_source_enable+0xc>
    4888:	0080      	lsls	r0, r0, #2
    488a:	4b25      	ldr	r3, [pc, #148]	; (4920 <system_clock_source_enable+0x9c>)
    488c:	581b      	ldr	r3, [r3, r0]
    488e:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4890:	2017      	movs	r0, #23
    4892:	e044      	b.n	491e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    4894:	4a23      	ldr	r2, [pc, #140]	; (4924 <system_clock_source_enable+0xa0>)
    4896:	6a13      	ldr	r3, [r2, #32]
    4898:	2102      	movs	r1, #2
    489a:	430b      	orrs	r3, r1
    489c:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    489e:	2000      	movs	r0, #0
    48a0:	e03d      	b.n	491e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    48a2:	4a20      	ldr	r2, [pc, #128]	; (4924 <system_clock_source_enable+0xa0>)
    48a4:	6993      	ldr	r3, [r2, #24]
    48a6:	2102      	movs	r1, #2
    48a8:	430b      	orrs	r3, r1
    48aa:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    48ac:	2000      	movs	r0, #0
		break;
    48ae:	e036      	b.n	491e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    48b0:	4a1c      	ldr	r2, [pc, #112]	; (4924 <system_clock_source_enable+0xa0>)
    48b2:	8a13      	ldrh	r3, [r2, #16]
    48b4:	2102      	movs	r1, #2
    48b6:	430b      	orrs	r3, r1
    48b8:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    48ba:	2000      	movs	r0, #0
		break;
    48bc:	e02f      	b.n	491e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    48be:	4a19      	ldr	r2, [pc, #100]	; (4924 <system_clock_source_enable+0xa0>)
    48c0:	8a93      	ldrh	r3, [r2, #20]
    48c2:	2102      	movs	r1, #2
    48c4:	430b      	orrs	r3, r1
    48c6:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    48c8:	2000      	movs	r0, #0
		break;
    48ca:	e028      	b.n	491e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    48cc:	4916      	ldr	r1, [pc, #88]	; (4928 <system_clock_source_enable+0xa4>)
    48ce:	680b      	ldr	r3, [r1, #0]
    48d0:	2202      	movs	r2, #2
    48d2:	4313      	orrs	r3, r2
    48d4:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    48d6:	4b13      	ldr	r3, [pc, #76]	; (4924 <system_clock_source_enable+0xa0>)
    48d8:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    48da:	0019      	movs	r1, r3
    48dc:	320e      	adds	r2, #14
    48de:	68cb      	ldr	r3, [r1, #12]
    48e0:	421a      	tst	r2, r3
    48e2:	d0fc      	beq.n	48de <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    48e4:	4a10      	ldr	r2, [pc, #64]	; (4928 <system_clock_source_enable+0xa4>)
    48e6:	6891      	ldr	r1, [r2, #8]
    48e8:	4b0e      	ldr	r3, [pc, #56]	; (4924 <system_clock_source_enable+0xa0>)
    48ea:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    48ec:	6852      	ldr	r2, [r2, #4]
    48ee:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    48f0:	2200      	movs	r2, #0
    48f2:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    48f4:	0019      	movs	r1, r3
    48f6:	3210      	adds	r2, #16
    48f8:	68cb      	ldr	r3, [r1, #12]
    48fa:	421a      	tst	r2, r3
    48fc:	d0fc      	beq.n	48f8 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    48fe:	4b0a      	ldr	r3, [pc, #40]	; (4928 <system_clock_source_enable+0xa4>)
    4900:	681b      	ldr	r3, [r3, #0]
    4902:	b29b      	uxth	r3, r3
    4904:	4a07      	ldr	r2, [pc, #28]	; (4924 <system_clock_source_enable+0xa0>)
    4906:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    4908:	2000      	movs	r0, #0
    490a:	e008      	b.n	491e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    490c:	4905      	ldr	r1, [pc, #20]	; (4924 <system_clock_source_enable+0xa0>)
    490e:	2244      	movs	r2, #68	; 0x44
    4910:	5c8b      	ldrb	r3, [r1, r2]
    4912:	2002      	movs	r0, #2
    4914:	4303      	orrs	r3, r0
    4916:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    4918:	2000      	movs	r0, #0
		break;
    491a:	e000      	b.n	491e <system_clock_source_enable+0x9a>
		return STATUS_OK;
    491c:	2000      	movs	r0, #0
}
    491e:	4770      	bx	lr
    4920:	0000eb08 	.word	0x0000eb08
    4924:	40000800 	.word	0x40000800
    4928:	20000198 	.word	0x20000198

0000492c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    492c:	b5f0      	push	{r4, r5, r6, r7, lr}
    492e:	46ce      	mov	lr, r9
    4930:	4647      	mov	r7, r8
    4932:	b580      	push	{r7, lr}
    4934:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    4936:	22c2      	movs	r2, #194	; 0xc2
    4938:	00d2      	lsls	r2, r2, #3
    493a:	4b50      	ldr	r3, [pc, #320]	; (4a7c <system_clock_init+0x150>)
    493c:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    493e:	4a50      	ldr	r2, [pc, #320]	; (4a80 <system_clock_init+0x154>)
    4940:	6853      	ldr	r3, [r2, #4]
    4942:	211e      	movs	r1, #30
    4944:	438b      	bics	r3, r1
    4946:	391a      	subs	r1, #26
    4948:	430b      	orrs	r3, r1
    494a:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    494c:	2203      	movs	r2, #3
    494e:	ab01      	add	r3, sp, #4
    4950:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4952:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    4954:	4d4b      	ldr	r5, [pc, #300]	; (4a84 <system_clock_init+0x158>)
    4956:	b2e0      	uxtb	r0, r4
    4958:	a901      	add	r1, sp, #4
    495a:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    495c:	3401      	adds	r4, #1
    495e:	2c25      	cmp	r4, #37	; 0x25
    4960:	d1f9      	bne.n	4956 <system_clock_init+0x2a>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >>
    4962:	4d49      	ldr	r5, [pc, #292]	; (4a88 <system_clock_init+0x15c>)
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    4964:	682b      	ldr	r3, [r5, #0]
    4966:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
    4968:	4944      	ldr	r1, [pc, #272]	; (4a7c <system_clock_init+0x150>)
    496a:	698a      	ldr	r2, [r1, #24]
    496c:	0e5b      	lsrs	r3, r3, #25
    496e:	041b      	lsls	r3, r3, #16
    4970:	4846      	ldr	r0, [pc, #280]	; (4a8c <system_clock_init+0x160>)
    4972:	4002      	ands	r2, r0
    4974:	4313      	orrs	r3, r2
    4976:	618b      	str	r3, [r1, #24]
	config->enable_32khz_output = true;
    4978:	a80a      	add	r0, sp, #40	; 0x28
    497a:	2301      	movs	r3, #1
    497c:	7083      	strb	r3, [r0, #2]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    497e:	2207      	movs	r2, #7
    4980:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    4982:	2400      	movs	r4, #0
    4984:	7144      	strb	r4, [r0, #5]

	struct system_clock_source_osc32k_config osc32k_conf;
	system_clock_source_osc32k_get_config_defaults(&osc32k_conf);

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
    4986:	7044      	strb	r4, [r0, #1]
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
    4988:	7104      	strb	r4, [r0, #4]
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    498a:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    498c:	4b40      	ldr	r3, [pc, #256]	; (4a90 <system_clock_init+0x164>)
    498e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    4990:	2004      	movs	r0, #4
    4992:	4b40      	ldr	r3, [pc, #256]	; (4a94 <system_clock_init+0x168>)
    4994:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    4996:	ab05      	add	r3, sp, #20
    4998:	2200      	movs	r2, #0
    499a:	805c      	strh	r4, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    499c:	809c      	strh	r4, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    499e:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    49a0:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    49a2:	213f      	movs	r1, #63	; 0x3f
    49a4:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    49a6:	393b      	subs	r1, #59	; 0x3b
    49a8:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    49aa:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    49ac:	682b      	ldr	r3, [r5, #0]
    49ae:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    49b0:	2b3f      	cmp	r3, #63	; 0x3f
    49b2:	d060      	beq.n	4a76 <system_clock_init+0x14a>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    49b4:	a805      	add	r0, sp, #20
    49b6:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    49b8:	2304      	movs	r3, #4
    49ba:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    49bc:	3303      	adds	r3, #3
    49be:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    49c0:	3338      	adds	r3, #56	; 0x38
    49c2:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    49c4:	4b34      	ldr	r3, [pc, #208]	; (4a98 <system_clock_init+0x16c>)
    49c6:	4798      	blx	r3
	config->run_in_standby  = false;
    49c8:	a804      	add	r0, sp, #16
    49ca:	2500      	movs	r5, #0
    49cc:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    49ce:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    49d0:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    49d2:	4b32      	ldr	r3, [pc, #200]	; (4a9c <system_clock_init+0x170>)
    49d4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    49d6:	2006      	movs	r0, #6
    49d8:	4f2e      	ldr	r7, [pc, #184]	; (4a94 <system_clock_init+0x168>)
    49da:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    49dc:	4b30      	ldr	r3, [pc, #192]	; (4aa0 <system_clock_init+0x174>)
    49de:	4798      	blx	r3
	config->division_factor    = 1;
    49e0:	ac01      	add	r4, sp, #4
    49e2:	2601      	movs	r6, #1
    49e4:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    49e6:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    49e8:	2306      	movs	r3, #6
    49ea:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    49ec:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    49ee:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    49f0:	0021      	movs	r1, r4
    49f2:	2001      	movs	r0, #1
    49f4:	4b2b      	ldr	r3, [pc, #172]	; (4aa4 <system_clock_init+0x178>)
    49f6:	4699      	mov	r9, r3
    49f8:	4798      	blx	r3
    49fa:	2001      	movs	r0, #1
    49fc:	4b2a      	ldr	r3, [pc, #168]	; (4aa8 <system_clock_init+0x17c>)
    49fe:	4698      	mov	r8, r3
    4a00:	4798      	blx	r3
	config->high_when_disabled = false;
    4a02:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    4a04:	7265      	strb	r5, [r4, #9]
    4a06:	2304      	movs	r3, #4
    4a08:	7023      	strb	r3, [r4, #0]
    4a0a:	2320      	movs	r3, #32
    4a0c:	6063      	str	r3, [r4, #4]
    4a0e:	7226      	strb	r6, [r4, #8]
    4a10:	0021      	movs	r1, r4
    4a12:	2002      	movs	r0, #2
    4a14:	47c8      	blx	r9
    4a16:	2002      	movs	r0, #2
    4a18:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    4a1a:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    4a1c:	0021      	movs	r1, r4
    4a1e:	2000      	movs	r0, #0
    4a20:	4b18      	ldr	r3, [pc, #96]	; (4a84 <system_clock_init+0x158>)
    4a22:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    4a24:	2000      	movs	r0, #0
    4a26:	4b21      	ldr	r3, [pc, #132]	; (4aac <system_clock_init+0x180>)
    4a28:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    4a2a:	2007      	movs	r0, #7
    4a2c:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    4a2e:	4913      	ldr	r1, [pc, #76]	; (4a7c <system_clock_init+0x150>)
    4a30:	22d0      	movs	r2, #208	; 0xd0
    4a32:	68cb      	ldr	r3, [r1, #12]
    4a34:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    4a36:	2bd0      	cmp	r3, #208	; 0xd0
    4a38:	d1fb      	bne.n	4a32 <system_clock_init+0x106>
	if (CONF_CLOCK_DFLL_ON_DEMAND) {
		SYSCTRL->DFLLCTRL.bit.ONDEMAND = 1;
    4a3a:	4a10      	ldr	r2, [pc, #64]	; (4a7c <system_clock_init+0x150>)
    4a3c:	8c93      	ldrh	r3, [r2, #36]	; 0x24
    4a3e:	2180      	movs	r1, #128	; 0x80
    4a40:	430b      	orrs	r3, r1
    4a42:	8493      	strh	r3, [r2, #36]	; 0x24
	PM->CPUSEL.reg = (uint32_t)divider;
    4a44:	4a1a      	ldr	r2, [pc, #104]	; (4ab0 <system_clock_init+0x184>)
    4a46:	2300      	movs	r3, #0
    4a48:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    4a4a:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    4a4c:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    4a4e:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    4a50:	a901      	add	r1, sp, #4
    4a52:	2201      	movs	r2, #1
    4a54:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    4a56:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    4a58:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    4a5a:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    4a5c:	3307      	adds	r3, #7
    4a5e:	700b      	strb	r3, [r1, #0]
    4a60:	2000      	movs	r0, #0
    4a62:	4b10      	ldr	r3, [pc, #64]	; (4aa4 <system_clock_init+0x178>)
    4a64:	4798      	blx	r3
    4a66:	2000      	movs	r0, #0
    4a68:	4b0f      	ldr	r3, [pc, #60]	; (4aa8 <system_clock_init+0x17c>)
    4a6a:	4798      	blx	r3
#endif
}
    4a6c:	b00d      	add	sp, #52	; 0x34
    4a6e:	bc0c      	pop	{r2, r3}
    4a70:	4690      	mov	r8, r2
    4a72:	4699      	mov	r9, r3
    4a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    4a76:	3b20      	subs	r3, #32
    4a78:	e79c      	b.n	49b4 <system_clock_init+0x88>
    4a7a:	46c0      	nop			; (mov r8, r8)
    4a7c:	40000800 	.word	0x40000800
    4a80:	41004000 	.word	0x41004000
    4a84:	00004ced 	.word	0x00004ced
    4a88:	00806024 	.word	0x00806024
    4a8c:	ff80ffff 	.word	0xff80ffff
    4a90:	00004789 	.word	0x00004789
    4a94:	00004885 	.word	0x00004885
    4a98:	00004805 	.word	0x00004805
    4a9c:	0000474d 	.word	0x0000474d
    4aa0:	00004ab5 	.word	0x00004ab5
    4aa4:	00004ad9 	.word	0x00004ad9
    4aa8:	00004b91 	.word	0x00004b91
    4aac:	00004c61 	.word	0x00004c61
    4ab0:	40000400 	.word	0x40000400

00004ab4 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    4ab4:	4a06      	ldr	r2, [pc, #24]	; (4ad0 <system_gclk_init+0x1c>)
    4ab6:	6993      	ldr	r3, [r2, #24]
    4ab8:	2108      	movs	r1, #8
    4aba:	430b      	orrs	r3, r1
    4abc:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    4abe:	2201      	movs	r2, #1
    4ac0:	4b04      	ldr	r3, [pc, #16]	; (4ad4 <system_gclk_init+0x20>)
    4ac2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    4ac4:	0019      	movs	r1, r3
    4ac6:	780b      	ldrb	r3, [r1, #0]
    4ac8:	4213      	tst	r3, r2
    4aca:	d1fc      	bne.n	4ac6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    4acc:	4770      	bx	lr
    4ace:	46c0      	nop			; (mov r8, r8)
    4ad0:	40000400 	.word	0x40000400
    4ad4:	40000c00 	.word	0x40000c00

00004ad8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4ad8:	b570      	push	{r4, r5, r6, lr}
    4ada:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    4adc:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    4ade:	780d      	ldrb	r5, [r1, #0]
    4ae0:	022d      	lsls	r5, r5, #8
    4ae2:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    4ae4:	784b      	ldrb	r3, [r1, #1]
    4ae6:	2b00      	cmp	r3, #0
    4ae8:	d002      	beq.n	4af0 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    4aea:	2380      	movs	r3, #128	; 0x80
    4aec:	02db      	lsls	r3, r3, #11
    4aee:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    4af0:	7a4b      	ldrb	r3, [r1, #9]
    4af2:	2b00      	cmp	r3, #0
    4af4:	d002      	beq.n	4afc <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    4af6:	2380      	movs	r3, #128	; 0x80
    4af8:	031b      	lsls	r3, r3, #12
    4afa:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    4afc:	6848      	ldr	r0, [r1, #4]
    4afe:	2801      	cmp	r0, #1
    4b00:	d910      	bls.n	4b24 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    4b02:	1e43      	subs	r3, r0, #1
    4b04:	4218      	tst	r0, r3
    4b06:	d134      	bne.n	4b72 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    4b08:	2802      	cmp	r0, #2
    4b0a:	d930      	bls.n	4b6e <system_gclk_gen_set_config+0x96>
    4b0c:	2302      	movs	r3, #2
    4b0e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    4b10:	3201      	adds	r2, #1
						mask <<= 1) {
    4b12:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    4b14:	4298      	cmp	r0, r3
    4b16:	d8fb      	bhi.n	4b10 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    4b18:	0212      	lsls	r2, r2, #8
    4b1a:	4332      	orrs	r2, r6
    4b1c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    4b1e:	2380      	movs	r3, #128	; 0x80
    4b20:	035b      	lsls	r3, r3, #13
    4b22:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    4b24:	7a0b      	ldrb	r3, [r1, #8]
    4b26:	2b00      	cmp	r3, #0
    4b28:	d002      	beq.n	4b30 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    4b2a:	2380      	movs	r3, #128	; 0x80
    4b2c:	039b      	lsls	r3, r3, #14
    4b2e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b30:	4a13      	ldr	r2, [pc, #76]	; (4b80 <system_gclk_gen_set_config+0xa8>)
    4b32:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    4b34:	b25b      	sxtb	r3, r3
    4b36:	2b00      	cmp	r3, #0
    4b38:	dbfb      	blt.n	4b32 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    4b3a:	4b12      	ldr	r3, [pc, #72]	; (4b84 <system_gclk_gen_set_config+0xac>)
    4b3c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4b3e:	4b12      	ldr	r3, [pc, #72]	; (4b88 <system_gclk_gen_set_config+0xb0>)
    4b40:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b42:	4a0f      	ldr	r2, [pc, #60]	; (4b80 <system_gclk_gen_set_config+0xa8>)
    4b44:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    4b46:	b25b      	sxtb	r3, r3
    4b48:	2b00      	cmp	r3, #0
    4b4a:	dbfb      	blt.n	4b44 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    4b4c:	4b0c      	ldr	r3, [pc, #48]	; (4b80 <system_gclk_gen_set_config+0xa8>)
    4b4e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b50:	001a      	movs	r2, r3
    4b52:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    4b54:	b25b      	sxtb	r3, r3
    4b56:	2b00      	cmp	r3, #0
    4b58:	dbfb      	blt.n	4b52 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    4b5a:	4a09      	ldr	r2, [pc, #36]	; (4b80 <system_gclk_gen_set_config+0xa8>)
    4b5c:	6853      	ldr	r3, [r2, #4]
    4b5e:	2180      	movs	r1, #128	; 0x80
    4b60:	0249      	lsls	r1, r1, #9
    4b62:	400b      	ands	r3, r1
    4b64:	431d      	orrs	r5, r3
    4b66:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    4b68:	4b08      	ldr	r3, [pc, #32]	; (4b8c <system_gclk_gen_set_config+0xb4>)
    4b6a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4b6c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    4b6e:	2200      	movs	r2, #0
    4b70:	e7d2      	b.n	4b18 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    4b72:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    4b74:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    4b76:	2380      	movs	r3, #128	; 0x80
    4b78:	029b      	lsls	r3, r3, #10
    4b7a:	431d      	orrs	r5, r3
    4b7c:	e7d2      	b.n	4b24 <system_gclk_gen_set_config+0x4c>
    4b7e:	46c0      	nop			; (mov r8, r8)
    4b80:	40000c00 	.word	0x40000c00
    4b84:	00003309 	.word	0x00003309
    4b88:	40000c08 	.word	0x40000c08
    4b8c:	00003349 	.word	0x00003349

00004b90 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    4b90:	b510      	push	{r4, lr}
    4b92:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b94:	4a0b      	ldr	r2, [pc, #44]	; (4bc4 <system_gclk_gen_enable+0x34>)
    4b96:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4b98:	b25b      	sxtb	r3, r3
    4b9a:	2b00      	cmp	r3, #0
    4b9c:	dbfb      	blt.n	4b96 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    4b9e:	4b0a      	ldr	r3, [pc, #40]	; (4bc8 <system_gclk_gen_enable+0x38>)
    4ba0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4ba2:	4b0a      	ldr	r3, [pc, #40]	; (4bcc <system_gclk_gen_enable+0x3c>)
    4ba4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4ba6:	4a07      	ldr	r2, [pc, #28]	; (4bc4 <system_gclk_gen_enable+0x34>)
    4ba8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4baa:	b25b      	sxtb	r3, r3
    4bac:	2b00      	cmp	r3, #0
    4bae:	dbfb      	blt.n	4ba8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    4bb0:	4a04      	ldr	r2, [pc, #16]	; (4bc4 <system_gclk_gen_enable+0x34>)
    4bb2:	6851      	ldr	r1, [r2, #4]
    4bb4:	2380      	movs	r3, #128	; 0x80
    4bb6:	025b      	lsls	r3, r3, #9
    4bb8:	430b      	orrs	r3, r1
    4bba:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    4bbc:	4b04      	ldr	r3, [pc, #16]	; (4bd0 <system_gclk_gen_enable+0x40>)
    4bbe:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4bc0:	bd10      	pop	{r4, pc}
    4bc2:	46c0      	nop			; (mov r8, r8)
    4bc4:	40000c00 	.word	0x40000c00
    4bc8:	00003309 	.word	0x00003309
    4bcc:	40000c04 	.word	0x40000c04
    4bd0:	00003349 	.word	0x00003349

00004bd4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    4bd4:	b570      	push	{r4, r5, r6, lr}
    4bd6:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4bd8:	4a1a      	ldr	r2, [pc, #104]	; (4c44 <system_gclk_gen_get_hz+0x70>)
    4bda:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4bdc:	b25b      	sxtb	r3, r3
    4bde:	2b00      	cmp	r3, #0
    4be0:	dbfb      	blt.n	4bda <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    4be2:	4b19      	ldr	r3, [pc, #100]	; (4c48 <system_gclk_gen_get_hz+0x74>)
    4be4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4be6:	4b19      	ldr	r3, [pc, #100]	; (4c4c <system_gclk_gen_get_hz+0x78>)
    4be8:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4bea:	4a16      	ldr	r2, [pc, #88]	; (4c44 <system_gclk_gen_get_hz+0x70>)
    4bec:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4bee:	b25b      	sxtb	r3, r3
    4bf0:	2b00      	cmp	r3, #0
    4bf2:	dbfb      	blt.n	4bec <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    4bf4:	4e13      	ldr	r6, [pc, #76]	; (4c44 <system_gclk_gen_get_hz+0x70>)
    4bf6:	6870      	ldr	r0, [r6, #4]
    4bf8:	04c0      	lsls	r0, r0, #19
    4bfa:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    4bfc:	4b14      	ldr	r3, [pc, #80]	; (4c50 <system_gclk_gen_get_hz+0x7c>)
    4bfe:	4798      	blx	r3
    4c00:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4c02:	4b12      	ldr	r3, [pc, #72]	; (4c4c <system_gclk_gen_get_hz+0x78>)
    4c04:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    4c06:	6876      	ldr	r6, [r6, #4]
    4c08:	02f6      	lsls	r6, r6, #11
    4c0a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4c0c:	4b11      	ldr	r3, [pc, #68]	; (4c54 <system_gclk_gen_get_hz+0x80>)
    4c0e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4c10:	4a0c      	ldr	r2, [pc, #48]	; (4c44 <system_gclk_gen_get_hz+0x70>)
    4c12:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4c14:	b25b      	sxtb	r3, r3
    4c16:	2b00      	cmp	r3, #0
    4c18:	dbfb      	blt.n	4c12 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    4c1a:	4b0a      	ldr	r3, [pc, #40]	; (4c44 <system_gclk_gen_get_hz+0x70>)
    4c1c:	689c      	ldr	r4, [r3, #8]
    4c1e:	0224      	lsls	r4, r4, #8
    4c20:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    4c22:	4b0d      	ldr	r3, [pc, #52]	; (4c58 <system_gclk_gen_get_hz+0x84>)
    4c24:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    4c26:	2e00      	cmp	r6, #0
    4c28:	d107      	bne.n	4c3a <system_gclk_gen_get_hz+0x66>
    4c2a:	2c01      	cmp	r4, #1
    4c2c:	d907      	bls.n	4c3e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    4c2e:	0021      	movs	r1, r4
    4c30:	0028      	movs	r0, r5
    4c32:	4b0a      	ldr	r3, [pc, #40]	; (4c5c <system_gclk_gen_get_hz+0x88>)
    4c34:	4798      	blx	r3
    4c36:	0005      	movs	r5, r0
    4c38:	e001      	b.n	4c3e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    4c3a:	3401      	adds	r4, #1
    4c3c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    4c3e:	0028      	movs	r0, r5
    4c40:	bd70      	pop	{r4, r5, r6, pc}
    4c42:	46c0      	nop			; (mov r8, r8)
    4c44:	40000c00 	.word	0x40000c00
    4c48:	00003309 	.word	0x00003309
    4c4c:	40000c04 	.word	0x40000c04
    4c50:	000046b9 	.word	0x000046b9
    4c54:	40000c08 	.word	0x40000c08
    4c58:	00003349 	.word	0x00003349
    4c5c:	0000c3f9 	.word	0x0000c3f9

00004c60 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    4c60:	b510      	push	{r4, lr}
    4c62:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4c64:	4b06      	ldr	r3, [pc, #24]	; (4c80 <system_gclk_chan_enable+0x20>)
    4c66:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4c68:	4b06      	ldr	r3, [pc, #24]	; (4c84 <system_gclk_chan_enable+0x24>)
    4c6a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    4c6c:	4a06      	ldr	r2, [pc, #24]	; (4c88 <system_gclk_chan_enable+0x28>)
    4c6e:	8853      	ldrh	r3, [r2, #2]
    4c70:	2180      	movs	r1, #128	; 0x80
    4c72:	01c9      	lsls	r1, r1, #7
    4c74:	430b      	orrs	r3, r1
    4c76:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    4c78:	4b04      	ldr	r3, [pc, #16]	; (4c8c <system_gclk_chan_enable+0x2c>)
    4c7a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4c7c:	bd10      	pop	{r4, pc}
    4c7e:	46c0      	nop			; (mov r8, r8)
    4c80:	00003309 	.word	0x00003309
    4c84:	40000c02 	.word	0x40000c02
    4c88:	40000c00 	.word	0x40000c00
    4c8c:	00003349 	.word	0x00003349

00004c90 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    4c90:	b510      	push	{r4, lr}
    4c92:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4c94:	4b0f      	ldr	r3, [pc, #60]	; (4cd4 <system_gclk_chan_disable+0x44>)
    4c96:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4c98:	4b0f      	ldr	r3, [pc, #60]	; (4cd8 <system_gclk_chan_disable+0x48>)
    4c9a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    4c9c:	4a0f      	ldr	r2, [pc, #60]	; (4cdc <system_gclk_chan_disable+0x4c>)
    4c9e:	8853      	ldrh	r3, [r2, #2]
    4ca0:	051b      	lsls	r3, r3, #20
    4ca2:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    4ca4:	8853      	ldrh	r3, [r2, #2]
    4ca6:	490e      	ldr	r1, [pc, #56]	; (4ce0 <system_gclk_chan_disable+0x50>)
    4ca8:	400b      	ands	r3, r1
    4caa:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    4cac:	8853      	ldrh	r3, [r2, #2]
    4cae:	490d      	ldr	r1, [pc, #52]	; (4ce4 <system_gclk_chan_disable+0x54>)
    4cb0:	400b      	ands	r3, r1
    4cb2:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    4cb4:	0011      	movs	r1, r2
    4cb6:	2280      	movs	r2, #128	; 0x80
    4cb8:	01d2      	lsls	r2, r2, #7
    4cba:	884b      	ldrh	r3, [r1, #2]
    4cbc:	4213      	tst	r3, r2
    4cbe:	d1fc      	bne.n	4cba <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    4cc0:	4906      	ldr	r1, [pc, #24]	; (4cdc <system_gclk_chan_disable+0x4c>)
    4cc2:	884a      	ldrh	r2, [r1, #2]
    4cc4:	0203      	lsls	r3, r0, #8
    4cc6:	4806      	ldr	r0, [pc, #24]	; (4ce0 <system_gclk_chan_disable+0x50>)
    4cc8:	4002      	ands	r2, r0
    4cca:	4313      	orrs	r3, r2
    4ccc:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    4cce:	4b06      	ldr	r3, [pc, #24]	; (4ce8 <system_gclk_chan_disable+0x58>)
    4cd0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4cd2:	bd10      	pop	{r4, pc}
    4cd4:	00003309 	.word	0x00003309
    4cd8:	40000c02 	.word	0x40000c02
    4cdc:	40000c00 	.word	0x40000c00
    4ce0:	fffff0ff 	.word	0xfffff0ff
    4ce4:	ffffbfff 	.word	0xffffbfff
    4ce8:	00003349 	.word	0x00003349

00004cec <system_gclk_chan_set_config>:
{
    4cec:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    4cee:	780c      	ldrb	r4, [r1, #0]
    4cf0:	0224      	lsls	r4, r4, #8
    4cf2:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    4cf4:	4b02      	ldr	r3, [pc, #8]	; (4d00 <system_gclk_chan_set_config+0x14>)
    4cf6:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    4cf8:	b2a4      	uxth	r4, r4
    4cfa:	4b02      	ldr	r3, [pc, #8]	; (4d04 <system_gclk_chan_set_config+0x18>)
    4cfc:	805c      	strh	r4, [r3, #2]
}
    4cfe:	bd10      	pop	{r4, pc}
    4d00:	00004c91 	.word	0x00004c91
    4d04:	40000c00 	.word	0x40000c00

00004d08 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    4d08:	b510      	push	{r4, lr}
    4d0a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4d0c:	4b06      	ldr	r3, [pc, #24]	; (4d28 <system_gclk_chan_get_hz+0x20>)
    4d0e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4d10:	4b06      	ldr	r3, [pc, #24]	; (4d2c <system_gclk_chan_get_hz+0x24>)
    4d12:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    4d14:	4b06      	ldr	r3, [pc, #24]	; (4d30 <system_gclk_chan_get_hz+0x28>)
    4d16:	885c      	ldrh	r4, [r3, #2]
    4d18:	0524      	lsls	r4, r4, #20
    4d1a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    4d1c:	4b05      	ldr	r3, [pc, #20]	; (4d34 <system_gclk_chan_get_hz+0x2c>)
    4d1e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    4d20:	0020      	movs	r0, r4
    4d22:	4b05      	ldr	r3, [pc, #20]	; (4d38 <system_gclk_chan_get_hz+0x30>)
    4d24:	4798      	blx	r3
}
    4d26:	bd10      	pop	{r4, pc}
    4d28:	00003309 	.word	0x00003309
    4d2c:	40000c02 	.word	0x40000c02
    4d30:	40000c00 	.word	0x40000c00
    4d34:	00003349 	.word	0x00003349
    4d38:	00004bd5 	.word	0x00004bd5

00004d3c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    4d3c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    4d3e:	78d3      	ldrb	r3, [r2, #3]
    4d40:	2b00      	cmp	r3, #0
    4d42:	d135      	bne.n	4db0 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    4d44:	7813      	ldrb	r3, [r2, #0]
    4d46:	2b80      	cmp	r3, #128	; 0x80
    4d48:	d029      	beq.n	4d9e <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    4d4a:	061b      	lsls	r3, r3, #24
    4d4c:	2480      	movs	r4, #128	; 0x80
    4d4e:	0264      	lsls	r4, r4, #9
    4d50:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    4d52:	7854      	ldrb	r4, [r2, #1]
    4d54:	2502      	movs	r5, #2
    4d56:	43ac      	bics	r4, r5
    4d58:	d106      	bne.n	4d68 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    4d5a:	7894      	ldrb	r4, [r2, #2]
    4d5c:	2c00      	cmp	r4, #0
    4d5e:	d120      	bne.n	4da2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    4d60:	2480      	movs	r4, #128	; 0x80
    4d62:	02a4      	lsls	r4, r4, #10
    4d64:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    4d66:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4d68:	7854      	ldrb	r4, [r2, #1]
    4d6a:	3c01      	subs	r4, #1
    4d6c:	2c01      	cmp	r4, #1
    4d6e:	d91c      	bls.n	4daa <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4d70:	040d      	lsls	r5, r1, #16
    4d72:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4d74:	24a0      	movs	r4, #160	; 0xa0
    4d76:	05e4      	lsls	r4, r4, #23
    4d78:	432c      	orrs	r4, r5
    4d7a:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4d7c:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4d7e:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4d80:	24d0      	movs	r4, #208	; 0xd0
    4d82:	0624      	lsls	r4, r4, #24
    4d84:	432c      	orrs	r4, r5
    4d86:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4d88:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    4d8a:	78d4      	ldrb	r4, [r2, #3]
    4d8c:	2c00      	cmp	r4, #0
    4d8e:	d122      	bne.n	4dd6 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    4d90:	035b      	lsls	r3, r3, #13
    4d92:	d51c      	bpl.n	4dce <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    4d94:	7893      	ldrb	r3, [r2, #2]
    4d96:	2b01      	cmp	r3, #1
    4d98:	d01e      	beq.n	4dd8 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    4d9a:	6141      	str	r1, [r0, #20]
    4d9c:	e017      	b.n	4dce <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    4d9e:	2300      	movs	r3, #0
    4da0:	e7d7      	b.n	4d52 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    4da2:	24c0      	movs	r4, #192	; 0xc0
    4da4:	02e4      	lsls	r4, r4, #11
    4da6:	4323      	orrs	r3, r4
    4da8:	e7dd      	b.n	4d66 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    4daa:	4c0d      	ldr	r4, [pc, #52]	; (4de0 <_system_pinmux_config+0xa4>)
    4dac:	4023      	ands	r3, r4
    4dae:	e7df      	b.n	4d70 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    4db0:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4db2:	040c      	lsls	r4, r1, #16
    4db4:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4db6:	23a0      	movs	r3, #160	; 0xa0
    4db8:	05db      	lsls	r3, r3, #23
    4dba:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4dbc:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4dbe:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4dc0:	23d0      	movs	r3, #208	; 0xd0
    4dc2:	061b      	lsls	r3, r3, #24
    4dc4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4dc6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    4dc8:	78d3      	ldrb	r3, [r2, #3]
    4dca:	2b00      	cmp	r3, #0
    4dcc:	d103      	bne.n	4dd6 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4dce:	7853      	ldrb	r3, [r2, #1]
    4dd0:	3b01      	subs	r3, #1
    4dd2:	2b01      	cmp	r3, #1
    4dd4:	d902      	bls.n	4ddc <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    4dd6:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    4dd8:	6181      	str	r1, [r0, #24]
    4dda:	e7f8      	b.n	4dce <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    4ddc:	6081      	str	r1, [r0, #8]
}
    4dde:	e7fa      	b.n	4dd6 <_system_pinmux_config+0x9a>
    4de0:	fffbffff 	.word	0xfffbffff

00004de4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    4de4:	b510      	push	{r4, lr}
    4de6:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    4de8:	09c1      	lsrs	r1, r0, #7
		return NULL;
    4dea:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4dec:	2900      	cmp	r1, #0
    4dee:	d104      	bne.n	4dfa <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    4df0:	0943      	lsrs	r3, r0, #5
    4df2:	01db      	lsls	r3, r3, #7
    4df4:	4905      	ldr	r1, [pc, #20]	; (4e0c <system_pinmux_pin_set_config+0x28>)
    4df6:	468c      	mov	ip, r1
    4df8:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    4dfa:	241f      	movs	r4, #31
    4dfc:	4020      	ands	r0, r4
    4dfe:	2101      	movs	r1, #1
    4e00:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    4e02:	0018      	movs	r0, r3
    4e04:	4b02      	ldr	r3, [pc, #8]	; (4e10 <system_pinmux_pin_set_config+0x2c>)
    4e06:	4798      	blx	r3
}
    4e08:	bd10      	pop	{r4, pc}
    4e0a:	46c0      	nop			; (mov r8, r8)
    4e0c:	41004400 	.word	0x41004400
    4e10:	00004d3d 	.word	0x00004d3d

00004e14 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    4e14:	4770      	bx	lr
	...

00004e18 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    4e18:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    4e1a:	4b05      	ldr	r3, [pc, #20]	; (4e30 <system_init+0x18>)
    4e1c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    4e1e:	4b05      	ldr	r3, [pc, #20]	; (4e34 <system_init+0x1c>)
    4e20:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    4e22:	4b05      	ldr	r3, [pc, #20]	; (4e38 <system_init+0x20>)
    4e24:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    4e26:	4b05      	ldr	r3, [pc, #20]	; (4e3c <system_init+0x24>)
    4e28:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    4e2a:	4b05      	ldr	r3, [pc, #20]	; (4e40 <system_init+0x28>)
    4e2c:	4798      	blx	r3
}
    4e2e:	bd10      	pop	{r4, pc}
    4e30:	0000492d 	.word	0x0000492d
    4e34:	00003379 	.word	0x00003379
    4e38:	00004e15 	.word	0x00004e15
    4e3c:	00003525 	.word	0x00003525
    4e40:	00004e15 	.word	0x00004e15

00004e44 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    4e44:	1c93      	adds	r3, r2, #2
    4e46:	009b      	lsls	r3, r3, #2
    4e48:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    4e4a:	2a02      	cmp	r2, #2
    4e4c:	d009      	beq.n	4e62 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    4e4e:	2a03      	cmp	r2, #3
    4e50:	d00c      	beq.n	4e6c <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    4e52:	2301      	movs	r3, #1
    4e54:	4093      	lsls	r3, r2
    4e56:	001a      	movs	r2, r3
    4e58:	7e03      	ldrb	r3, [r0, #24]
    4e5a:	4313      	orrs	r3, r2
    4e5c:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    4e5e:	2000      	movs	r0, #0
    4e60:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    4e62:	7e03      	ldrb	r3, [r0, #24]
    4e64:	2210      	movs	r2, #16
    4e66:	4313      	orrs	r3, r2
    4e68:	7603      	strb	r3, [r0, #24]
    4e6a:	e7f8      	b.n	4e5e <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    4e6c:	7e03      	ldrb	r3, [r0, #24]
    4e6e:	2220      	movs	r2, #32
    4e70:	4313      	orrs	r3, r2
    4e72:	7603      	strb	r3, [r0, #24]
    4e74:	e7f3      	b.n	4e5e <tc_register_callback+0x1a>
	...

00004e78 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    4e78:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    4e7a:	0080      	lsls	r0, r0, #2
    4e7c:	4b16      	ldr	r3, [pc, #88]	; (4ed8 <_tc_interrupt_handler+0x60>)
    4e7e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    4e80:	6823      	ldr	r3, [r4, #0]
    4e82:	7b9d      	ldrb	r5, [r3, #14]
    4e84:	7e22      	ldrb	r2, [r4, #24]
    4e86:	7e63      	ldrb	r3, [r4, #25]
    4e88:	4013      	ands	r3, r2
    4e8a:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    4e8c:	07eb      	lsls	r3, r5, #31
    4e8e:	d406      	bmi.n	4e9e <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    4e90:	07ab      	lsls	r3, r5, #30
    4e92:	d40b      	bmi.n	4eac <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    4e94:	06eb      	lsls	r3, r5, #27
    4e96:	d410      	bmi.n	4eba <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    4e98:	06ab      	lsls	r3, r5, #26
    4e9a:	d415      	bmi.n	4ec8 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    4e9c:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    4e9e:	0020      	movs	r0, r4
    4ea0:	68a3      	ldr	r3, [r4, #8]
    4ea2:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    4ea4:	2301      	movs	r3, #1
    4ea6:	6822      	ldr	r2, [r4, #0]
    4ea8:	7393      	strb	r3, [r2, #14]
    4eaa:	e7f1      	b.n	4e90 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    4eac:	0020      	movs	r0, r4
    4eae:	68e3      	ldr	r3, [r4, #12]
    4eb0:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    4eb2:	2302      	movs	r3, #2
    4eb4:	6822      	ldr	r2, [r4, #0]
    4eb6:	7393      	strb	r3, [r2, #14]
    4eb8:	e7ec      	b.n	4e94 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    4eba:	0020      	movs	r0, r4
    4ebc:	6923      	ldr	r3, [r4, #16]
    4ebe:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    4ec0:	2310      	movs	r3, #16
    4ec2:	6822      	ldr	r2, [r4, #0]
    4ec4:	7393      	strb	r3, [r2, #14]
    4ec6:	e7e7      	b.n	4e98 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    4ec8:	0020      	movs	r0, r4
    4eca:	6963      	ldr	r3, [r4, #20]
    4ecc:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    4ece:	6823      	ldr	r3, [r4, #0]
    4ed0:	2220      	movs	r2, #32
    4ed2:	739a      	strb	r2, [r3, #14]
}
    4ed4:	e7e2      	b.n	4e9c <_tc_interrupt_handler+0x24>
    4ed6:	46c0      	nop			; (mov r8, r8)
    4ed8:	20000b58 	.word	0x20000b58

00004edc <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    4edc:	b510      	push	{r4, lr}
    4ede:	2000      	movs	r0, #0
    4ee0:	4b01      	ldr	r3, [pc, #4]	; (4ee8 <TC3_Handler+0xc>)
    4ee2:	4798      	blx	r3
    4ee4:	bd10      	pop	{r4, pc}
    4ee6:	46c0      	nop			; (mov r8, r8)
    4ee8:	00004e79 	.word	0x00004e79

00004eec <TC4_Handler>:
    4eec:	b510      	push	{r4, lr}
    4eee:	2001      	movs	r0, #1
    4ef0:	4b01      	ldr	r3, [pc, #4]	; (4ef8 <TC4_Handler+0xc>)
    4ef2:	4798      	blx	r3
    4ef4:	bd10      	pop	{r4, pc}
    4ef6:	46c0      	nop			; (mov r8, r8)
    4ef8:	00004e79 	.word	0x00004e79

00004efc <TC5_Handler>:
    4efc:	b510      	push	{r4, lr}
    4efe:	2002      	movs	r0, #2
    4f00:	4b01      	ldr	r3, [pc, #4]	; (4f08 <TC5_Handler+0xc>)
    4f02:	4798      	blx	r3
    4f04:	bd10      	pop	{r4, pc}
    4f06:	46c0      	nop			; (mov r8, r8)
    4f08:	00004e79 	.word	0x00004e79

00004f0c <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    4f0c:	b530      	push	{r4, r5, lr}
    4f0e:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    4f10:	aa01      	add	r2, sp, #4
    4f12:	4b0b      	ldr	r3, [pc, #44]	; (4f40 <_tc_get_inst_index+0x34>)
    4f14:	cb32      	ldmia	r3!, {r1, r4, r5}
    4f16:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    4f18:	9b01      	ldr	r3, [sp, #4]
    4f1a:	4298      	cmp	r0, r3
    4f1c:	d00d      	beq.n	4f3a <_tc_get_inst_index+0x2e>
    4f1e:	9b02      	ldr	r3, [sp, #8]
    4f20:	4298      	cmp	r0, r3
    4f22:	d008      	beq.n	4f36 <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    4f24:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    4f26:	9a03      	ldr	r2, [sp, #12]
    4f28:	4282      	cmp	r2, r0
    4f2a:	d002      	beq.n	4f32 <_tc_get_inst_index+0x26>
}
    4f2c:	0018      	movs	r0, r3
    4f2e:	b005      	add	sp, #20
    4f30:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    4f32:	3302      	adds	r3, #2
    4f34:	e002      	b.n	4f3c <_tc_get_inst_index+0x30>
    4f36:	2301      	movs	r3, #1
    4f38:	e000      	b.n	4f3c <_tc_get_inst_index+0x30>
    4f3a:	2300      	movs	r3, #0
			return i;
    4f3c:	b2db      	uxtb	r3, r3
    4f3e:	e7f5      	b.n	4f2c <_tc_get_inst_index+0x20>
    4f40:	0000eb2c 	.word	0x0000eb2c

00004f44 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    4f44:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f46:	b087      	sub	sp, #28
    4f48:	0004      	movs	r4, r0
    4f4a:	000d      	movs	r5, r1
    4f4c:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    4f4e:	0008      	movs	r0, r1
    4f50:	4b85      	ldr	r3, [pc, #532]	; (5168 <tc_init+0x224>)
    4f52:	4798      	blx	r3
    4f54:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    4f56:	ab05      	add	r3, sp, #20
    4f58:	221b      	movs	r2, #27
    4f5a:	701a      	strb	r2, [r3, #0]
    4f5c:	3201      	adds	r2, #1
    4f5e:	705a      	strb	r2, [r3, #1]
    4f60:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    4f62:	ab03      	add	r3, sp, #12
    4f64:	2280      	movs	r2, #128	; 0x80
    4f66:	0112      	lsls	r2, r2, #4
    4f68:	801a      	strh	r2, [r3, #0]
    4f6a:	2280      	movs	r2, #128	; 0x80
    4f6c:	0152      	lsls	r2, r2, #5
    4f6e:	805a      	strh	r2, [r3, #2]
    4f70:	2280      	movs	r2, #128	; 0x80
    4f72:	0192      	lsls	r2, r2, #6
    4f74:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    4f76:	2300      	movs	r3, #0
    4f78:	60a3      	str	r3, [r4, #8]
    4f7a:	60e3      	str	r3, [r4, #12]
    4f7c:	6123      	str	r3, [r4, #16]
    4f7e:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    4f80:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    4f82:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    4f84:	0082      	lsls	r2, r0, #2
    4f86:	4b79      	ldr	r3, [pc, #484]	; (516c <tc_init+0x228>)
    4f88:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    4f8a:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    4f8c:	78b3      	ldrb	r3, [r6, #2]
    4f8e:	2b08      	cmp	r3, #8
    4f90:	d006      	beq.n	4fa0 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    4f92:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    4f94:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    4f96:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    4f98:	07db      	lsls	r3, r3, #31
    4f9a:	d505      	bpl.n	4fa8 <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    4f9c:	b007      	add	sp, #28
    4f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    4fa0:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    4fa2:	07fa      	lsls	r2, r7, #31
    4fa4:	d5fa      	bpl.n	4f9c <tc_init+0x58>
    4fa6:	e7f4      	b.n	4f92 <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    4fa8:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    4faa:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    4fac:	06db      	lsls	r3, r3, #27
    4fae:	d4f5      	bmi.n	4f9c <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    4fb0:	882b      	ldrh	r3, [r5, #0]
    4fb2:	079b      	lsls	r3, r3, #30
    4fb4:	d4f2      	bmi.n	4f9c <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    4fb6:	7c33      	ldrb	r3, [r6, #16]
    4fb8:	2b00      	cmp	r3, #0
    4fba:	d179      	bne.n	50b0 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    4fbc:	7f33      	ldrb	r3, [r6, #28]
    4fbe:	2b00      	cmp	r3, #0
    4fc0:	d000      	beq.n	4fc4 <tc_init+0x80>
    4fc2:	e081      	b.n	50c8 <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    4fc4:	496a      	ldr	r1, [pc, #424]	; (5170 <tc_init+0x22c>)
    4fc6:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    4fc8:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    4fca:	ab03      	add	r3, sp, #12
    4fcc:	5ad3      	ldrh	r3, [r2, r3]
    4fce:	4303      	orrs	r3, r0
    4fd0:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    4fd2:	78b3      	ldrb	r3, [r6, #2]
    4fd4:	2b08      	cmp	r3, #8
    4fd6:	d100      	bne.n	4fda <tc_init+0x96>
    4fd8:	e086      	b.n	50e8 <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    4fda:	a901      	add	r1, sp, #4
    4fdc:	7833      	ldrb	r3, [r6, #0]
    4fde:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    4fe0:	ab05      	add	r3, sp, #20
    4fe2:	5ddf      	ldrb	r7, [r3, r7]
    4fe4:	0038      	movs	r0, r7
    4fe6:	4b63      	ldr	r3, [pc, #396]	; (5174 <tc_init+0x230>)
    4fe8:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    4fea:	0038      	movs	r0, r7
    4fec:	4b62      	ldr	r3, [pc, #392]	; (5178 <tc_init+0x234>)
    4fee:	4798      	blx	r3
	ctrla_tmp =
    4ff0:	8931      	ldrh	r1, [r6, #8]
    4ff2:	88b3      	ldrh	r3, [r6, #4]
    4ff4:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    4ff6:	78b1      	ldrb	r1, [r6, #2]
    4ff8:	79b2      	ldrb	r2, [r6, #6]
    4ffa:	4311      	orrs	r1, r2
	ctrla_tmp =
    4ffc:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    4ffe:	7873      	ldrb	r3, [r6, #1]
    5000:	2b00      	cmp	r3, #0
    5002:	d002      	beq.n	500a <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    5004:	2380      	movs	r3, #128	; 0x80
    5006:	011b      	lsls	r3, r3, #4
    5008:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    500a:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    500c:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    500e:	b25b      	sxtb	r3, r3
    5010:	2b00      	cmp	r3, #0
    5012:	dbfb      	blt.n	500c <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    5014:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    5016:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    5018:	1e4b      	subs	r3, r1, #1
    501a:	4199      	sbcs	r1, r3
    501c:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    501e:	7bb3      	ldrb	r3, [r6, #14]
    5020:	2b00      	cmp	r3, #0
    5022:	d001      	beq.n	5028 <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    5024:	2301      	movs	r3, #1
    5026:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5028:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    502a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    502c:	b25b      	sxtb	r3, r3
    502e:	2b00      	cmp	r3, #0
    5030:	dbfb      	blt.n	502a <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    5032:	23ff      	movs	r3, #255	; 0xff
    5034:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    5036:	2900      	cmp	r1, #0
    5038:	d005      	beq.n	5046 <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    503a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    503c:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    503e:	b25b      	sxtb	r3, r3
    5040:	2b00      	cmp	r3, #0
    5042:	dbfb      	blt.n	503c <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    5044:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    5046:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    5048:	7af3      	ldrb	r3, [r6, #11]
    504a:	2b00      	cmp	r3, #0
    504c:	d001      	beq.n	5052 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    504e:	2310      	movs	r3, #16
    5050:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    5052:	7b33      	ldrb	r3, [r6, #12]
    5054:	2b00      	cmp	r3, #0
    5056:	d001      	beq.n	505c <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    5058:	2320      	movs	r3, #32
    505a:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    505c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    505e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5060:	b25b      	sxtb	r3, r3
    5062:	2b00      	cmp	r3, #0
    5064:	dbfb      	blt.n	505e <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    5066:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5068:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    506a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    506c:	b25b      	sxtb	r3, r3
    506e:	2b00      	cmp	r3, #0
    5070:	dbfb      	blt.n	506a <tc_init+0x126>
	switch (module_inst->counter_size) {
    5072:	7923      	ldrb	r3, [r4, #4]
    5074:	2b04      	cmp	r3, #4
    5076:	d03f      	beq.n	50f8 <tc_init+0x1b4>
    5078:	2b08      	cmp	r3, #8
    507a:	d05e      	beq.n	513a <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    507c:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    507e:	2b00      	cmp	r3, #0
    5080:	d000      	beq.n	5084 <tc_init+0x140>
    5082:	e78b      	b.n	4f9c <tc_init+0x58>
    5084:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5086:	b25b      	sxtb	r3, r3
    5088:	2b00      	cmp	r3, #0
    508a:	dbfb      	blt.n	5084 <tc_init+0x140>
				= config->counter_16_bit.value;
    508c:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    508e:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5090:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5092:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5094:	b25b      	sxtb	r3, r3
    5096:	2b00      	cmp	r3, #0
    5098:	dbfb      	blt.n	5092 <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    509a:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    509c:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    509e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    50a0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50a2:	b25b      	sxtb	r3, r3
    50a4:	2b00      	cmp	r3, #0
    50a6:	dbfb      	blt.n	50a0 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    50a8:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    50aa:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    50ac:	2000      	movs	r0, #0
    50ae:	e775      	b.n	4f9c <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    50b0:	a902      	add	r1, sp, #8
    50b2:	2301      	movs	r3, #1
    50b4:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    50b6:	2200      	movs	r2, #0
    50b8:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    50ba:	7e32      	ldrb	r2, [r6, #24]
    50bc:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    50be:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    50c0:	7d30      	ldrb	r0, [r6, #20]
    50c2:	4b2e      	ldr	r3, [pc, #184]	; (517c <tc_init+0x238>)
    50c4:	4798      	blx	r3
    50c6:	e779      	b.n	4fbc <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    50c8:	a902      	add	r1, sp, #8
    50ca:	2301      	movs	r3, #1
    50cc:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    50ce:	2200      	movs	r2, #0
    50d0:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    50d2:	3224      	adds	r2, #36	; 0x24
    50d4:	18b2      	adds	r2, r6, r2
    50d6:	7812      	ldrb	r2, [r2, #0]
    50d8:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    50da:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    50dc:	331f      	adds	r3, #31
    50de:	18f3      	adds	r3, r6, r3
    50e0:	7818      	ldrb	r0, [r3, #0]
    50e2:	4b26      	ldr	r3, [pc, #152]	; (517c <tc_init+0x238>)
    50e4:	4798      	blx	r3
    50e6:	e76d      	b.n	4fc4 <tc_init+0x80>
    50e8:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    50ea:	1c7a      	adds	r2, r7, #1
    50ec:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    50ee:	ab03      	add	r3, sp, #12
    50f0:	5ad3      	ldrh	r3, [r2, r3]
    50f2:	4303      	orrs	r3, r0
    50f4:	620b      	str	r3, [r1, #32]
    50f6:	e770      	b.n	4fda <tc_init+0x96>
    50f8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50fa:	b25b      	sxtb	r3, r3
    50fc:	2b00      	cmp	r3, #0
    50fe:	dbfb      	blt.n	50f8 <tc_init+0x1b4>
					config->counter_8_bit.value;
    5100:	2328      	movs	r3, #40	; 0x28
    5102:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    5104:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5106:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5108:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    510a:	b25b      	sxtb	r3, r3
    510c:	2b00      	cmp	r3, #0
    510e:	dbfb      	blt.n	5108 <tc_init+0x1c4>
					config->counter_8_bit.period;
    5110:	2329      	movs	r3, #41	; 0x29
    5112:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    5114:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5116:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5118:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    511a:	b25b      	sxtb	r3, r3
    511c:	2b00      	cmp	r3, #0
    511e:	dbfb      	blt.n	5118 <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    5120:	232a      	movs	r3, #42	; 0x2a
    5122:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    5124:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5126:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5128:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    512a:	b25b      	sxtb	r3, r3
    512c:	2b00      	cmp	r3, #0
    512e:	dbfb      	blt.n	5128 <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    5130:	232b      	movs	r3, #43	; 0x2b
    5132:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    5134:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    5136:	2000      	movs	r0, #0
    5138:	e730      	b.n	4f9c <tc_init+0x58>
    513a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    513c:	b25b      	sxtb	r3, r3
    513e:	2b00      	cmp	r3, #0
    5140:	dbfb      	blt.n	513a <tc_init+0x1f6>
				= config->counter_32_bit.value;
    5142:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    5144:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5146:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5148:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    514a:	b25b      	sxtb	r3, r3
    514c:	2b00      	cmp	r3, #0
    514e:	dbfb      	blt.n	5148 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    5150:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    5152:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5154:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5156:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5158:	b25b      	sxtb	r3, r3
    515a:	2b00      	cmp	r3, #0
    515c:	dbfb      	blt.n	5156 <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    515e:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    5160:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    5162:	2000      	movs	r0, #0
    5164:	e71a      	b.n	4f9c <tc_init+0x58>
    5166:	46c0      	nop			; (mov r8, r8)
    5168:	00004f0d 	.word	0x00004f0d
    516c:	20000b58 	.word	0x20000b58
    5170:	40000400 	.word	0x40000400
    5174:	00004ced 	.word	0x00004ced
    5178:	00004c61 	.word	0x00004c61
    517c:	00004de5 	.word	0x00004de5

00005180 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5180:	6802      	ldr	r2, [r0, #0]
    5182:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    5184:	b25b      	sxtb	r3, r3
    5186:	2b00      	cmp	r3, #0
    5188:	dbfb      	blt.n	5182 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    518a:	7903      	ldrb	r3, [r0, #4]
    518c:	2b04      	cmp	r3, #4
    518e:	d005      	beq.n	519c <tc_get_count_value+0x1c>
    5190:	2b08      	cmp	r3, #8
    5192:	d009      	beq.n	51a8 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    5194:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    5196:	2b00      	cmp	r3, #0
    5198:	d003      	beq.n	51a2 <tc_get_count_value+0x22>
}
    519a:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    519c:	7c10      	ldrb	r0, [r2, #16]
    519e:	b2c0      	uxtb	r0, r0
    51a0:	e7fb      	b.n	519a <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    51a2:	8a10      	ldrh	r0, [r2, #16]
    51a4:	b280      	uxth	r0, r0
    51a6:	e7f8      	b.n	519a <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    51a8:	6910      	ldr	r0, [r2, #16]
    51aa:	e7f6      	b.n	519a <tc_get_count_value+0x1a>

000051ac <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    51ac:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    51ae:	6804      	ldr	r4, [r0, #0]
    51b0:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    51b2:	b25b      	sxtb	r3, r3
    51b4:	2b00      	cmp	r3, #0
    51b6:	dbfb      	blt.n	51b0 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    51b8:	7903      	ldrb	r3, [r0, #4]
    51ba:	2b04      	cmp	r3, #4
    51bc:	d005      	beq.n	51ca <tc_set_compare_value+0x1e>
    51be:	2b08      	cmp	r3, #8
    51c0:	d014      	beq.n	51ec <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    51c2:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    51c4:	2b00      	cmp	r3, #0
    51c6:	d008      	beq.n	51da <tc_set_compare_value+0x2e>
}
    51c8:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    51ca:	2017      	movs	r0, #23
			if (channel_index <
    51cc:	2901      	cmp	r1, #1
    51ce:	d8fb      	bhi.n	51c8 <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    51d0:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    51d2:	1861      	adds	r1, r4, r1
    51d4:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    51d6:	2000      	movs	r0, #0
    51d8:	e7f6      	b.n	51c8 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    51da:	2017      	movs	r0, #23
			if (channel_index <
    51dc:	2901      	cmp	r1, #1
    51de:	d8f3      	bhi.n	51c8 <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    51e0:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    51e2:	310c      	adds	r1, #12
    51e4:	0049      	lsls	r1, r1, #1
    51e6:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    51e8:	2000      	movs	r0, #0
    51ea:	e7ed      	b.n	51c8 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    51ec:	2017      	movs	r0, #23
			if (channel_index <
    51ee:	2901      	cmp	r1, #1
    51f0:	d8ea      	bhi.n	51c8 <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    51f2:	3106      	adds	r1, #6
    51f4:	0089      	lsls	r1, r1, #2
    51f6:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    51f8:	2000      	movs	r0, #0
    51fa:	e7e5      	b.n	51c8 <tc_set_compare_value+0x1c>

000051fc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    51fc:	e7fe      	b.n	51fc <Dummy_Handler>
	...

00005200 <Reset_Handler>:
{
    5200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    5202:	4a2a      	ldr	r2, [pc, #168]	; (52ac <Reset_Handler+0xac>)
    5204:	4b2a      	ldr	r3, [pc, #168]	; (52b0 <Reset_Handler+0xb0>)
    5206:	429a      	cmp	r2, r3
    5208:	d011      	beq.n	522e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    520a:	001a      	movs	r2, r3
    520c:	4b29      	ldr	r3, [pc, #164]	; (52b4 <Reset_Handler+0xb4>)
    520e:	429a      	cmp	r2, r3
    5210:	d20d      	bcs.n	522e <Reset_Handler+0x2e>
    5212:	4a29      	ldr	r2, [pc, #164]	; (52b8 <Reset_Handler+0xb8>)
    5214:	3303      	adds	r3, #3
    5216:	1a9b      	subs	r3, r3, r2
    5218:	089b      	lsrs	r3, r3, #2
    521a:	3301      	adds	r3, #1
    521c:	009b      	lsls	r3, r3, #2
    521e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    5220:	4823      	ldr	r0, [pc, #140]	; (52b0 <Reset_Handler+0xb0>)
    5222:	4922      	ldr	r1, [pc, #136]	; (52ac <Reset_Handler+0xac>)
    5224:	588c      	ldr	r4, [r1, r2]
    5226:	5084      	str	r4, [r0, r2]
    5228:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    522a:	429a      	cmp	r2, r3
    522c:	d1fa      	bne.n	5224 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    522e:	4a23      	ldr	r2, [pc, #140]	; (52bc <Reset_Handler+0xbc>)
    5230:	4b23      	ldr	r3, [pc, #140]	; (52c0 <Reset_Handler+0xc0>)
    5232:	429a      	cmp	r2, r3
    5234:	d20a      	bcs.n	524c <Reset_Handler+0x4c>
    5236:	43d3      	mvns	r3, r2
    5238:	4921      	ldr	r1, [pc, #132]	; (52c0 <Reset_Handler+0xc0>)
    523a:	185b      	adds	r3, r3, r1
    523c:	2103      	movs	r1, #3
    523e:	438b      	bics	r3, r1
    5240:	3304      	adds	r3, #4
    5242:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    5244:	2100      	movs	r1, #0
    5246:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    5248:	4293      	cmp	r3, r2
    524a:	d1fc      	bne.n	5246 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    524c:	4a1d      	ldr	r2, [pc, #116]	; (52c4 <Reset_Handler+0xc4>)
    524e:	21ff      	movs	r1, #255	; 0xff
    5250:	4b1d      	ldr	r3, [pc, #116]	; (52c8 <Reset_Handler+0xc8>)
    5252:	438b      	bics	r3, r1
    5254:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    5256:	39fd      	subs	r1, #253	; 0xfd
    5258:	2390      	movs	r3, #144	; 0x90
    525a:	005b      	lsls	r3, r3, #1
    525c:	4a1b      	ldr	r2, [pc, #108]	; (52cc <Reset_Handler+0xcc>)
    525e:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    5260:	4a1b      	ldr	r2, [pc, #108]	; (52d0 <Reset_Handler+0xd0>)
    5262:	78d3      	ldrb	r3, [r2, #3]
    5264:	2503      	movs	r5, #3
    5266:	43ab      	bics	r3, r5
    5268:	2402      	movs	r4, #2
    526a:	4323      	orrs	r3, r4
    526c:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    526e:	78d3      	ldrb	r3, [r2, #3]
    5270:	270c      	movs	r7, #12
    5272:	43bb      	bics	r3, r7
    5274:	2608      	movs	r6, #8
    5276:	4333      	orrs	r3, r6
    5278:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    527a:	4b16      	ldr	r3, [pc, #88]	; (52d4 <Reset_Handler+0xd4>)
    527c:	7b98      	ldrb	r0, [r3, #14]
    527e:	2230      	movs	r2, #48	; 0x30
    5280:	4390      	bics	r0, r2
    5282:	2220      	movs	r2, #32
    5284:	4310      	orrs	r0, r2
    5286:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    5288:	7b99      	ldrb	r1, [r3, #14]
    528a:	43b9      	bics	r1, r7
    528c:	4331      	orrs	r1, r6
    528e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    5290:	7b9a      	ldrb	r2, [r3, #14]
    5292:	43aa      	bics	r2, r5
    5294:	4322      	orrs	r2, r4
    5296:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    5298:	4a0f      	ldr	r2, [pc, #60]	; (52d8 <Reset_Handler+0xd8>)
    529a:	6853      	ldr	r3, [r2, #4]
    529c:	2180      	movs	r1, #128	; 0x80
    529e:	430b      	orrs	r3, r1
    52a0:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    52a2:	4b0e      	ldr	r3, [pc, #56]	; (52dc <Reset_Handler+0xdc>)
    52a4:	4798      	blx	r3
        main();
    52a6:	4b0e      	ldr	r3, [pc, #56]	; (52e0 <Reset_Handler+0xe0>)
    52a8:	4798      	blx	r3
    52aa:	e7fe      	b.n	52aa <Reset_Handler+0xaa>
    52ac:	0000ec94 	.word	0x0000ec94
    52b0:	20000000 	.word	0x20000000
    52b4:	2000013c 	.word	0x2000013c
    52b8:	20000004 	.word	0x20000004
    52bc:	20000140 	.word	0x20000140
    52c0:	200037e8 	.word	0x200037e8
    52c4:	e000ed00 	.word	0xe000ed00
    52c8:	00000000 	.word	0x00000000
    52cc:	41007000 	.word	0x41007000
    52d0:	41005000 	.word	0x41005000
    52d4:	41004800 	.word	0x41004800
    52d8:	41004000 	.word	0x41004000
    52dc:	0000c739 	.word	0x0000c739
    52e0:	00007d0d 	.word	0x00007d0d

000052e4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    52e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    52e6:	46c6      	mov	lr, r8
    52e8:	b500      	push	{lr}
    52ea:	000c      	movs	r4, r1
    52ec:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    52ee:	2800      	cmp	r0, #0
    52f0:	d10f      	bne.n	5312 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    52f2:	2a00      	cmp	r2, #0
    52f4:	dd11      	ble.n	531a <_read+0x36>
    52f6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    52f8:	4e09      	ldr	r6, [pc, #36]	; (5320 <_read+0x3c>)
    52fa:	4d0a      	ldr	r5, [pc, #40]	; (5324 <_read+0x40>)
    52fc:	6830      	ldr	r0, [r6, #0]
    52fe:	0021      	movs	r1, r4
    5300:	682b      	ldr	r3, [r5, #0]
    5302:	4798      	blx	r3
		ptr++;
    5304:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    5306:	42bc      	cmp	r4, r7
    5308:	d1f8      	bne.n	52fc <_read+0x18>
		nChars++;
	}
	return nChars;
}
    530a:	4640      	mov	r0, r8
    530c:	bc04      	pop	{r2}
    530e:	4690      	mov	r8, r2
    5310:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    5312:	2301      	movs	r3, #1
    5314:	425b      	negs	r3, r3
    5316:	4698      	mov	r8, r3
    5318:	e7f7      	b.n	530a <_read+0x26>
	for (; len > 0; --len) {
    531a:	4680      	mov	r8, r0
    531c:	e7f5      	b.n	530a <_read+0x26>
    531e:	46c0      	nop			; (mov r8, r8)
    5320:	20000b6c 	.word	0x20000b6c
    5324:	20000b64 	.word	0x20000b64

00005328 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    5328:	b5f0      	push	{r4, r5, r6, r7, lr}
    532a:	46c6      	mov	lr, r8
    532c:	b500      	push	{lr}
    532e:	000e      	movs	r6, r1
    5330:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    5332:	3801      	subs	r0, #1
    5334:	2802      	cmp	r0, #2
    5336:	d810      	bhi.n	535a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    5338:	2a00      	cmp	r2, #0
    533a:	d011      	beq.n	5360 <_write+0x38>
    533c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    533e:	4b0c      	ldr	r3, [pc, #48]	; (5370 <_write+0x48>)
    5340:	4698      	mov	r8, r3
    5342:	4f0c      	ldr	r7, [pc, #48]	; (5374 <_write+0x4c>)
    5344:	4643      	mov	r3, r8
    5346:	6818      	ldr	r0, [r3, #0]
    5348:	5d31      	ldrb	r1, [r6, r4]
    534a:	683b      	ldr	r3, [r7, #0]
    534c:	4798      	blx	r3
    534e:	2800      	cmp	r0, #0
    5350:	db08      	blt.n	5364 <_write+0x3c>
			return -1;
		}
		++nChars;
    5352:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    5354:	42a5      	cmp	r5, r4
    5356:	d1f5      	bne.n	5344 <_write+0x1c>
    5358:	e006      	b.n	5368 <_write+0x40>
		return -1;
    535a:	2401      	movs	r4, #1
    535c:	4264      	negs	r4, r4
    535e:	e003      	b.n	5368 <_write+0x40>
	for (; len != 0; --len) {
    5360:	0014      	movs	r4, r2
    5362:	e001      	b.n	5368 <_write+0x40>
			return -1;
    5364:	2401      	movs	r4, #1
    5366:	4264      	negs	r4, r4
	}
	return nChars;
}
    5368:	0020      	movs	r0, r4
    536a:	bc04      	pop	{r2}
    536c:	4690      	mov	r8, r2
    536e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5370:	20000b6c 	.word	0x20000b6c
    5374:	20000b68 	.word	0x20000b68

00005378 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    5378:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    537a:	4a06      	ldr	r2, [pc, #24]	; (5394 <_sbrk+0x1c>)
    537c:	6812      	ldr	r2, [r2, #0]
    537e:	2a00      	cmp	r2, #0
    5380:	d004      	beq.n	538c <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    5382:	4a04      	ldr	r2, [pc, #16]	; (5394 <_sbrk+0x1c>)
    5384:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    5386:	18c3      	adds	r3, r0, r3
    5388:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    538a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    538c:	4902      	ldr	r1, [pc, #8]	; (5398 <_sbrk+0x20>)
    538e:	4a01      	ldr	r2, [pc, #4]	; (5394 <_sbrk+0x1c>)
    5390:	6011      	str	r1, [r2, #0]
    5392:	e7f6      	b.n	5382 <_sbrk+0xa>
    5394:	200001b0 	.word	0x200001b0
    5398:	200057e8 	.word	0x200057e8

0000539c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    539c:	2001      	movs	r0, #1
    539e:	4240      	negs	r0, r0
    53a0:	4770      	bx	lr

000053a2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    53a2:	2380      	movs	r3, #128	; 0x80
    53a4:	019b      	lsls	r3, r3, #6
    53a6:	604b      	str	r3, [r1, #4]

	return 0;
}
    53a8:	2000      	movs	r0, #0
    53aa:	4770      	bx	lr

000053ac <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    53ac:	2001      	movs	r0, #1
    53ae:	4770      	bx	lr

000053b0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    53b0:	2000      	movs	r0, #0
    53b2:	4770      	bx	lr

000053b4 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    53b4:	b570      	push	{r4, r5, r6, lr}
    53b6:	b082      	sub	sp, #8
    53b8:	0005      	movs	r5, r0
    53ba:	000e      	movs	r6, r1
	uint16_t temp = 0;
    53bc:	2200      	movs	r2, #0
    53be:	466b      	mov	r3, sp
    53c0:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    53c2:	4c06      	ldr	r4, [pc, #24]	; (53dc <usart_serial_getchar+0x28>)
    53c4:	466b      	mov	r3, sp
    53c6:	1d99      	adds	r1, r3, #6
    53c8:	0028      	movs	r0, r5
    53ca:	47a0      	blx	r4
    53cc:	2800      	cmp	r0, #0
    53ce:	d1f9      	bne.n	53c4 <usart_serial_getchar+0x10>

	*c = temp;
    53d0:	466b      	mov	r3, sp
    53d2:	3306      	adds	r3, #6
    53d4:	881b      	ldrh	r3, [r3, #0]
    53d6:	7033      	strb	r3, [r6, #0]
}
    53d8:	b002      	add	sp, #8
    53da:	bd70      	pop	{r4, r5, r6, pc}
    53dc:	0000435d 	.word	0x0000435d

000053e0 <usart_serial_putchar>:
{
    53e0:	b570      	push	{r4, r5, r6, lr}
    53e2:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    53e4:	b28c      	uxth	r4, r1
    53e6:	4e03      	ldr	r6, [pc, #12]	; (53f4 <usart_serial_putchar+0x14>)
    53e8:	0021      	movs	r1, r4
    53ea:	0028      	movs	r0, r5
    53ec:	47b0      	blx	r6
    53ee:	2800      	cmp	r0, #0
    53f0:	d1fa      	bne.n	53e8 <usart_serial_putchar+0x8>
}
    53f2:	bd70      	pop	{r4, r5, r6, pc}
    53f4:	00004331 	.word	0x00004331

000053f8 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    53f8:	b510      	push	{r4, lr}
    53fa:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    53fc:	466b      	mov	r3, sp
    53fe:	1ddc      	adds	r4, r3, #7
    5400:	2201      	movs	r2, #1
    5402:	0021      	movs	r1, r4
    5404:	480f      	ldr	r0, [pc, #60]	; (5444 <USART_HOST_ISR_VECT+0x4c>)
    5406:	4b10      	ldr	r3, [pc, #64]	; (5448 <USART_HOST_ISR_VECT+0x50>)
    5408:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    540a:	b672      	cpsid	i
    540c:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    5410:	2200      	movs	r2, #0
    5412:	4b0e      	ldr	r3, [pc, #56]	; (544c <USART_HOST_ISR_VECT+0x54>)
    5414:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    5416:	4b0e      	ldr	r3, [pc, #56]	; (5450 <USART_HOST_ISR_VECT+0x58>)
    5418:	781b      	ldrb	r3, [r3, #0]
    541a:	7821      	ldrb	r1, [r4, #0]
    541c:	4a0d      	ldr	r2, [pc, #52]	; (5454 <USART_HOST_ISR_VECT+0x5c>)
    541e:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    5420:	2b9b      	cmp	r3, #155	; 0x9b
    5422:	d00a      	beq.n	543a <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    5424:	3301      	adds	r3, #1
    5426:	4a0a      	ldr	r2, [pc, #40]	; (5450 <USART_HOST_ISR_VECT+0x58>)
    5428:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    542a:	2201      	movs	r2, #1
    542c:	4b07      	ldr	r3, [pc, #28]	; (544c <USART_HOST_ISR_VECT+0x54>)
    542e:	701a      	strb	r2, [r3, #0]
    5430:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    5434:	b662      	cpsie	i
}
    5436:	b002      	add	sp, #8
    5438:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    543a:	2200      	movs	r2, #0
    543c:	4b04      	ldr	r3, [pc, #16]	; (5450 <USART_HOST_ISR_VECT+0x58>)
    543e:	701a      	strb	r2, [r3, #0]
    5440:	e7f3      	b.n	542a <USART_HOST_ISR_VECT+0x32>
    5442:	46c0      	nop			; (mov r8, r8)
    5444:	200001b4 	.word	0x200001b4
    5448:	0000448d 	.word	0x0000448d
    544c:	2000000a 	.word	0x2000000a
    5450:	20000285 	.word	0x20000285
    5454:	200001e8 	.word	0x200001e8

00005458 <sio2host_init>:
{
    5458:	b5f0      	push	{r4, r5, r6, r7, lr}
    545a:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    545c:	2380      	movs	r3, #128	; 0x80
    545e:	05db      	lsls	r3, r3, #23
    5460:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    5462:	2300      	movs	r3, #0
    5464:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    5466:	22ff      	movs	r2, #255	; 0xff
    5468:	4669      	mov	r1, sp
    546a:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    546c:	2200      	movs	r2, #0
    546e:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    5470:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    5472:	2401      	movs	r4, #1
    5474:	2124      	movs	r1, #36	; 0x24
    5476:	4668      	mov	r0, sp
    5478:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    547a:	3101      	adds	r1, #1
    547c:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    547e:	3101      	adds	r1, #1
    5480:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    5482:	3101      	adds	r1, #1
    5484:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    5486:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    5488:	3105      	adds	r1, #5
    548a:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    548c:	3101      	adds	r1, #1
    548e:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    5490:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    5492:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    5494:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    5496:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    5498:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    549a:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    549c:	2313      	movs	r3, #19
    549e:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    54a0:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    54a2:	2380      	movs	r3, #128	; 0x80
    54a4:	035b      	lsls	r3, r3, #13
    54a6:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    54a8:	4b2f      	ldr	r3, [pc, #188]	; (5568 <sio2host_init+0x110>)
    54aa:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    54ac:	4b2f      	ldr	r3, [pc, #188]	; (556c <sio2host_init+0x114>)
    54ae:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    54b0:	2301      	movs	r3, #1
    54b2:	425b      	negs	r3, r3
    54b4:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    54b6:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    54b8:	23e1      	movs	r3, #225	; 0xe1
    54ba:	025b      	lsls	r3, r3, #9
    54bc:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    54be:	4d2c      	ldr	r5, [pc, #176]	; (5570 <sio2host_init+0x118>)
    54c0:	4b2c      	ldr	r3, [pc, #176]	; (5574 <sio2host_init+0x11c>)
    54c2:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    54c4:	4a2c      	ldr	r2, [pc, #176]	; (5578 <sio2host_init+0x120>)
    54c6:	4b2d      	ldr	r3, [pc, #180]	; (557c <sio2host_init+0x124>)
    54c8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    54ca:	4a2d      	ldr	r2, [pc, #180]	; (5580 <sio2host_init+0x128>)
    54cc:	4b2d      	ldr	r3, [pc, #180]	; (5584 <sio2host_init+0x12c>)
    54ce:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    54d0:	466a      	mov	r2, sp
    54d2:	492d      	ldr	r1, [pc, #180]	; (5588 <sio2host_init+0x130>)
    54d4:	0028      	movs	r0, r5
    54d6:	4b2d      	ldr	r3, [pc, #180]	; (558c <sio2host_init+0x134>)
    54d8:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    54da:	4f2d      	ldr	r7, [pc, #180]	; (5590 <sio2host_init+0x138>)
    54dc:	683b      	ldr	r3, [r7, #0]
    54de:	6898      	ldr	r0, [r3, #8]
    54e0:	2100      	movs	r1, #0
    54e2:	4e2c      	ldr	r6, [pc, #176]	; (5594 <sio2host_init+0x13c>)
    54e4:	47b0      	blx	r6
	setbuf(stdin, NULL);
    54e6:	683b      	ldr	r3, [r7, #0]
    54e8:	6858      	ldr	r0, [r3, #4]
    54ea:	2100      	movs	r1, #0
    54ec:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    54ee:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    54f0:	0030      	movs	r0, r6
    54f2:	4b29      	ldr	r3, [pc, #164]	; (5598 <sio2host_init+0x140>)
    54f4:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    54f6:	231f      	movs	r3, #31
    54f8:	4018      	ands	r0, r3
    54fa:	4084      	lsls	r4, r0
    54fc:	4b27      	ldr	r3, [pc, #156]	; (559c <sio2host_init+0x144>)
    54fe:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    5500:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    5502:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    5504:	2b00      	cmp	r3, #0
    5506:	d1fc      	bne.n	5502 <sio2host_init+0xaa>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    5508:	6833      	ldr	r3, [r6, #0]
    550a:	2202      	movs	r2, #2
    550c:	4313      	orrs	r3, r2
    550e:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    5510:	4b17      	ldr	r3, [pc, #92]	; (5570 <sio2host_init+0x118>)
    5512:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    5514:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    5516:	2a00      	cmp	r2, #0
    5518:	d1fc      	bne.n	5514 <sio2host_init+0xbc>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    551a:	6859      	ldr	r1, [r3, #4]
    551c:	2280      	movs	r2, #128	; 0x80
    551e:	0252      	lsls	r2, r2, #9
    5520:	430a      	orrs	r2, r1
    5522:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    5524:	2101      	movs	r1, #1
    5526:	4a12      	ldr	r2, [pc, #72]	; (5570 <sio2host_init+0x118>)
    5528:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    552a:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    552c:	2a00      	cmp	r2, #0
    552e:	d1fc      	bne.n	552a <sio2host_init+0xd2>
	return (usart_hw->SYNCBUSY.reg);
    5530:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    5532:	2a00      	cmp	r2, #0
    5534:	d1fc      	bne.n	5530 <sio2host_init+0xd8>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    5536:	6859      	ldr	r1, [r3, #4]
    5538:	2280      	movs	r2, #128	; 0x80
    553a:	0292      	lsls	r2, r2, #10
    553c:	430a      	orrs	r2, r1
    553e:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    5540:	2101      	movs	r1, #1
    5542:	4a0b      	ldr	r2, [pc, #44]	; (5570 <sio2host_init+0x118>)
    5544:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    5546:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    5548:	2a00      	cmp	r2, #0
    554a:	d1fc      	bne.n	5546 <sio2host_init+0xee>
	USART_HOST_RX_ISR_ENABLE();
    554c:	4914      	ldr	r1, [pc, #80]	; (55a0 <sio2host_init+0x148>)
    554e:	2000      	movs	r0, #0
    5550:	4b14      	ldr	r3, [pc, #80]	; (55a4 <sio2host_init+0x14c>)
    5552:	4798      	blx	r3
    5554:	2204      	movs	r2, #4
    5556:	4b0c      	ldr	r3, [pc, #48]	; (5588 <sio2host_init+0x130>)
    5558:	759a      	strb	r2, [r3, #22]
    555a:	32fd      	adds	r2, #253	; 0xfd
    555c:	32ff      	adds	r2, #255	; 0xff
    555e:	4b0f      	ldr	r3, [pc, #60]	; (559c <sio2host_init+0x144>)
    5560:	601a      	str	r2, [r3, #0]
}
    5562:	b011      	add	sp, #68	; 0x44
    5564:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5566:	46c0      	nop			; (mov r8, r8)
    5568:	00040003 	.word	0x00040003
    556c:	00050003 	.word	0x00050003
    5570:	200001b4 	.word	0x200001b4
    5574:	20000b6c 	.word	0x20000b6c
    5578:	000053e1 	.word	0x000053e1
    557c:	20000b68 	.word	0x20000b68
    5580:	000053b5 	.word	0x000053b5
    5584:	20000b64 	.word	0x20000b64
    5588:	42000800 	.word	0x42000800
    558c:	00003fed 	.word	0x00003fed
    5590:	200000d8 	.word	0x200000d8
    5594:	0000c969 	.word	0x0000c969
    5598:	00003ba5 	.word	0x00003ba5
    559c:	e000e100 	.word	0xe000e100
    55a0:	000053f9 	.word	0x000053f9
    55a4:	00003b69 	.word	0x00003b69

000055a8 <sio2host_rx>:
{
    55a8:	b570      	push	{r4, r5, r6, lr}
    55aa:	0002      	movs	r2, r0
	if(serial_rx_buf_tail >= serial_rx_buf_head)
    55ac:	4b1f      	ldr	r3, [pc, #124]	; (562c <sio2host_rx+0x84>)
    55ae:	781c      	ldrb	r4, [r3, #0]
    55b0:	4b1f      	ldr	r3, [pc, #124]	; (5630 <sio2host_rx+0x88>)
    55b2:	781b      	ldrb	r3, [r3, #0]
    55b4:	429c      	cmp	r4, r3
    55b6:	d31e      	bcc.n	55f6 <sio2host_rx+0x4e>
		serial_rx_count = serial_rx_buf_tail - serial_rx_buf_head;
    55b8:	1ae3      	subs	r3, r4, r3
    55ba:	481e      	ldr	r0, [pc, #120]	; (5634 <sio2host_rx+0x8c>)
    55bc:	7003      	strb	r3, [r0, #0]
	if (0 == serial_rx_count) {
    55be:	4b1d      	ldr	r3, [pc, #116]	; (5634 <sio2host_rx+0x8c>)
    55c0:	7818      	ldrb	r0, [r3, #0]
    55c2:	2800      	cmp	r0, #0
    55c4:	d030      	beq.n	5628 <sio2host_rx+0x80>
	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    55c6:	289b      	cmp	r0, #155	; 0x9b
    55c8:	d91b      	bls.n	5602 <sio2host_rx+0x5a>
		serial_rx_buf_head = serial_rx_buf_tail;
    55ca:	4b19      	ldr	r3, [pc, #100]	; (5630 <sio2host_rx+0x88>)
    55cc:	701c      	strb	r4, [r3, #0]
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    55ce:	209c      	movs	r0, #156	; 0x9c
    55d0:	4b18      	ldr	r3, [pc, #96]	; (5634 <sio2host_rx+0x8c>)
    55d2:	7018      	strb	r0, [r3, #0]
    55d4:	1c08      	adds	r0, r1, #0
    55d6:	299c      	cmp	r1, #156	; 0x9c
    55d8:	d901      	bls.n	55de <sio2host_rx+0x36>
    55da:	4b17      	ldr	r3, [pc, #92]	; (5638 <sio2host_rx+0x90>)
    55dc:	7818      	ldrb	r0, [r3, #0]
    55de:	b2c0      	uxtb	r0, r0
	while (max_length > 0) {
    55e0:	2800      	cmp	r0, #0
    55e2:	d021      	beq.n	5628 <sio2host_rx+0x80>
    55e4:	4b12      	ldr	r3, [pc, #72]	; (5630 <sio2host_rx+0x88>)
    55e6:	781b      	ldrb	r3, [r3, #0]
    55e8:	1e44      	subs	r4, r0, #1
    55ea:	b2e4      	uxtb	r4, r4
    55ec:	3401      	adds	r4, #1
    55ee:	1914      	adds	r4, r2, r4
		*data = serial_rx_buf[serial_rx_buf_head];
    55f0:	4d12      	ldr	r5, [pc, #72]	; (563c <sio2host_rx+0x94>)
			serial_rx_buf_head = 0;
    55f2:	2600      	movs	r6, #0
    55f4:	e00e      	b.n	5614 <sio2host_rx+0x6c>
		serial_rx_count = serial_rx_buf_tail + (SERIAL_RX_BUF_SIZE_HOST - serial_rx_buf_head);
    55f6:	0020      	movs	r0, r4
    55f8:	3864      	subs	r0, #100	; 0x64
    55fa:	1ac3      	subs	r3, r0, r3
    55fc:	480d      	ldr	r0, [pc, #52]	; (5634 <sio2host_rx+0x8c>)
    55fe:	7003      	strb	r3, [r0, #0]
    5600:	e7dd      	b.n	55be <sio2host_rx+0x16>
    5602:	1c03      	adds	r3, r0, #0
    5604:	4288      	cmp	r0, r1
    5606:	d900      	bls.n	560a <sio2host_rx+0x62>
    5608:	1c0b      	adds	r3, r1, #0
    560a:	b2d8      	uxtb	r0, r3
    560c:	e7e8      	b.n	55e0 <sio2host_rx+0x38>
			serial_rx_buf_head = 0;
    560e:	0033      	movs	r3, r6
	while (max_length > 0) {
    5610:	4294      	cmp	r4, r2
    5612:	d007      	beq.n	5624 <sio2host_rx+0x7c>
		*data = serial_rx_buf[serial_rx_buf_head];
    5614:	5ce9      	ldrb	r1, [r5, r3]
    5616:	7011      	strb	r1, [r2, #0]
		data++;
    5618:	3201      	adds	r2, #1
		if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_head) {
    561a:	2b9b      	cmp	r3, #155	; 0x9b
    561c:	d0f7      	beq.n	560e <sio2host_rx+0x66>
			serial_rx_buf_head++;
    561e:	3301      	adds	r3, #1
    5620:	b2db      	uxtb	r3, r3
    5622:	e7f5      	b.n	5610 <sio2host_rx+0x68>
    5624:	4a02      	ldr	r2, [pc, #8]	; (5630 <sio2host_rx+0x88>)
    5626:	7013      	strb	r3, [r2, #0]
}
    5628:	bd70      	pop	{r4, r5, r6, pc}
    562a:	46c0      	nop			; (mov r8, r8)
    562c:	20000285 	.word	0x20000285
    5630:	20000284 	.word	0x20000284
    5634:	20000286 	.word	0x20000286
    5638:	0000eb38 	.word	0x0000eb38
    563c:	200001e8 	.word	0x200001e8

00005640 <MiMAC_SetAltAddress>:
 *      None
 *
 *****************************************************************************************/

bool MiMAC_SetAltAddress( uint8_t *Address,  uint8_t *PanId)
{
    5640:	b510      	push	{r4, lr}
	myNetworkAddress.v[0] = Address[0];
    5642:	7802      	ldrb	r2, [r0, #0]
    5644:	4b08      	ldr	r3, [pc, #32]	; (5668 <MiMAC_SetAltAddress+0x28>)
    5646:	701a      	strb	r2, [r3, #0]
	myNetworkAddress.v[1] = Address[1];
    5648:	7842      	ldrb	r2, [r0, #1]
    564a:	705a      	strb	r2, [r3, #1]
	MAC_PANID.v[0] = PanId[0];
    564c:	780a      	ldrb	r2, [r1, #0]
    564e:	4c07      	ldr	r4, [pc, #28]	; (566c <MiMAC_SetAltAddress+0x2c>)
    5650:	7022      	strb	r2, [r4, #0]
	MAC_PANID.v[1] = PanId[1];
    5652:	784a      	ldrb	r2, [r1, #1]
    5654:	7062      	strb	r2, [r4, #1]
	PHY_SetShortAddr(myNetworkAddress.Val);
    5656:	8818      	ldrh	r0, [r3, #0]
    5658:	4b05      	ldr	r3, [pc, #20]	; (5670 <MiMAC_SetAltAddress+0x30>)
    565a:	4798      	blx	r3
	PHY_SetPanId(MAC_PANID.Val);
    565c:	8820      	ldrh	r0, [r4, #0]
    565e:	4b05      	ldr	r3, [pc, #20]	; (5674 <MiMAC_SetAltAddress+0x34>)
    5660:	4798      	blx	r3
	return true;
}
    5662:	2001      	movs	r0, #1
    5664:	bd10      	pop	{r4, pc}
    5666:	46c0      	nop			; (mov r8, r8)
    5668:	20000b74 	.word	0x20000b74
    566c:	20000b8c 	.word	0x20000b8c
    5670:	00005f61 	.word	0x00005f61
    5674:	00005f41 	.word	0x00005f41

00005678 <MiMAC_Set>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
bool MiMAC_Set(mac_set_params_t id, uint8_t *value)
{
    5678:	b510      	push	{r4, lr}
    switch(id)
    567a:	2800      	cmp	r0, #0
    567c:	d109      	bne.n	5692 <MiMAC_Set+0x1a>
    {
      case MAC_CHANNEL:
      {
         if(*value > 26) //TODO: this check is necessary here? as we may connect a sub-gig or a 2.4gig?
    567e:	780b      	ldrb	r3, [r1, #0]
    5680:	2b1a      	cmp	r3, #26
    5682:	d807      	bhi.n	5694 <MiMAC_Set+0x1c>
         {
           return false;
         }
          MACCurrentChannel = *value;
    5684:	4a04      	ldr	r2, [pc, #16]	; (5698 <MiMAC_Set+0x20>)
    5686:	7013      	strb	r3, [r2, #0]
          PHY_SetChannel(MACCurrentChannel);
    5688:	0018      	movs	r0, r3
    568a:	4b04      	ldr	r3, [pc, #16]	; (569c <MiMAC_Set+0x24>)
    568c:	4798      	blx	r3
          return true;
    568e:	2001      	movs	r0, #1
    5690:	e000      	b.n	5694 <MiMAC_Set+0x1c>
      break;

     default:
     break;
    }
    return false;
    5692:	2000      	movs	r0, #0
}
    5694:	bd10      	pop	{r4, pc}
    5696:	46c0      	nop			; (mov r8, r8)
    5698:	20000b8e 	.word	0x20000b8e
    569c:	00005f1d 	.word	0x00005f1d

000056a0 <MiMAC_Init>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_Init(MACINIT_PARAM initValue)
{
    56a0:	b530      	push	{r4, r5, lr}
    56a2:	b083      	sub	sp, #12
    56a4:	466c      	mov	r4, sp
    56a6:	9000      	str	r0, [sp, #0]
    56a8:	9101      	str	r1, [sp, #4]
	uint8_t i;

	PHY_Init();
    56aa:	4b10      	ldr	r3, [pc, #64]	; (56ec <MiMAC_Init+0x4c>)
    56ac:	4798      	blx	r3
	MACInitParams = initValue;
    56ae:	4d10      	ldr	r5, [pc, #64]	; (56f0 <MiMAC_Init+0x50>)
    56b0:	002b      	movs	r3, r5
    56b2:	cc06      	ldmia	r4!, {r1, r2}
    56b4:	c306      	stmia	r3!, {r1, r2}
	uint16_t x =  PHY_RandomReq();
    56b6:	4b0f      	ldr	r3, [pc, #60]	; (56f4 <MiMAC_Init+0x54>)
    56b8:	4798      	blx	r3
    56ba:	0004      	movs	r4, r0
	// Set RF mode
	PHY_SetRxState(true);
    56bc:	2001      	movs	r0, #1
    56be:	4b0e      	ldr	r3, [pc, #56]	; (56f8 <MiMAC_Init+0x58>)
    56c0:	4798      	blx	r3
	IEEESeqNum =   x & 0xff;
    56c2:	4b0e      	ldr	r3, [pc, #56]	; (56fc <MiMAC_Init+0x5c>)
    56c4:	701c      	strb	r4, [r3, #0]

	MACCurrentChannel = 11;
    56c6:	220b      	movs	r2, #11
    56c8:	4b0d      	ldr	r3, [pc, #52]	; (5700 <MiMAC_Init+0x60>)
    56ca:	701a      	strb	r2, [r3, #0]

	// Set Node Address
	PHY_SetIEEEAddr(MACInitParams.PAddress);
    56cc:	6868      	ldr	r0, [r5, #4]
    56ce:	4b0d      	ldr	r3, [pc, #52]	; (5704 <MiMAC_Init+0x64>)
    56d0:	4798      	blx	r3

	for (i = 0; i < BANK_SIZE; i++)
	{
		RxBuffer[i].PayloadLen = 0;
    56d2:	4b0d      	ldr	r3, [pc, #52]	; (5708 <MiMAC_Init+0x68>)
    56d4:	2200      	movs	r2, #0
    56d6:	701a      	strb	r2, [r3, #0]
    56d8:	217f      	movs	r1, #127	; 0x7f
    56da:	545a      	strb	r2, [r3, r1]
    56dc:	317f      	adds	r1, #127	; 0x7f
    56de:	545a      	strb	r2, [r3, r1]
    56e0:	217e      	movs	r1, #126	; 0x7e
    56e2:	31ff      	adds	r1, #255	; 0xff
    56e4:	545a      	strb	r2, [r3, r1]
			OutgoingFrameCounter.Val = 1;
		#endif
	#endif

	return true;
}
    56e6:	2001      	movs	r0, #1
    56e8:	b003      	add	sp, #12
    56ea:	bd30      	pop	{r4, r5, pc}
    56ec:	00005ebd 	.word	0x00005ebd
    56f0:	20000b7c 	.word	0x20000b7c
    56f4:	00005e6d 	.word	0x00005e6d
    56f8:	00005f09 	.word	0x00005f09
    56fc:	20000b70 	.word	0x20000b70
    5700:	20000b8e 	.word	0x20000b8e
    5704:	00006011 	.word	0x00006011
    5708:	20000b90 	.word	0x20000b90

0000570c <MiMAC_SendPacket>:

bool MiMAC_SendPacket( MAC_TRANS_PARAM transParam,
         uint8_t *MACPayload,
         uint8_t MACPayloadLen, uint8_t msghandle,
         DataConf_callback_t ConfCallback)
{
    570c:	b5f0      	push	{r4, r5, r6, r7, lr}
    570e:	46de      	mov	lr, fp
    5710:	4657      	mov	r7, sl
    5712:	464e      	mov	r6, r9
    5714:	4645      	mov	r5, r8
    5716:	b5e0      	push	{r5, r6, r7, lr}
    5718:	b0a5      	sub	sp, #148	; 0x94
    571a:	9001      	str	r0, [sp, #4]
    571c:	000e      	movs	r6, r1
    571e:	9102      	str	r1, [sp, #8]
    5720:	1c11      	adds	r1, r2, #0
    5722:	0014      	movs	r4, r2
    5724:	0a24      	lsrs	r4, r4, #8
    5726:	9203      	str	r2, [sp, #12]
    5728:	9300      	str	r3, [sp, #0]
    572a:	aa2e      	add	r2, sp, #184	; 0xb8
    572c:	7815      	ldrb	r5, [r2, #0]
    572e:	aa2f      	add	r2, sp, #188	; 0xbc
    5730:	7813      	ldrb	r3, [r2, #0]
    5732:	469b      	mov	fp, r3
    5734:	b2c7      	uxtb	r7, r0
    5736:	06b8      	lsls	r0, r7, #26
    5738:	0fc3      	lsrs	r3, r0, #31
    573a:	4699      	mov	r9, r3
    573c:	b2c9      	uxtb	r1, r1
    573e:	b2e2      	uxtb	r2, r4
	uint8_t frameControl = 0;
	#ifndef TARGET_SMALL
		bool IntraPAN;
	#endif

    if (transParam.flags.bits.broadcast)
    5740:	077b      	lsls	r3, r7, #29
    5742:	d500      	bpl.n	5746 <MiMAC_SendPacket+0x3a>
    {
        transParam.altDestAddr = true;
    5744:	2101      	movs	r1, #1
        transParam.altSrcAddr = false;
    }
   #endif

    // set the frame control in variable i
    if (transParam.flags.bits.packetType == PACKET_TYPE_COMMAND)
    5746:	2303      	movs	r3, #3
    5748:	403b      	ands	r3, r7
    574a:	2b01      	cmp	r3, #1
    574c:	d03b      	beq.n	57c6 <MiMAC_SendPacket+0xba>
    {
        frameControl = 0x03;
    } else if (transParam.flags.bits.packetType == PACKET_TYPE_DATA)
    574e:	425c      	negs	r4, r3
    5750:	415c      	adcs	r4, r3
        frameControl = 0x03;
    5752:	b2e0      	uxtb	r0, r4
    5754:	4682      	mov	sl, r0
        frameControl = 0x01;
    }

    // decide the header length for different addressing mode
#ifndef TARGET_SMALL
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    5756:	ac01      	add	r4, sp, #4
    5758:	8964      	ldrh	r4, [r4, #10]
    575a:	487b      	ldr	r0, [pc, #492]	; (5948 <MiMAC_SendPacket+0x23c>)
    575c:	8800      	ldrh	r0, [r0, #0]
    575e:	42a0      	cmp	r0, r4
    5760:	d034      	beq.n	57cc <MiMAC_SendPacket+0xc0>
    }
#ifndef TARGET_SMALL
    else
    {
        headerLength = 7;
        IntraPAN = false;
    5762:	2400      	movs	r4, #0
        headerLength = 7;
    5764:	2007      	movs	r0, #7
    5766:	4684      	mov	ip, r0
    }
#endif

    if (transParam.altDestAddr)
    5768:	4688      	mov	r8, r1
    {
        headerLength += 2;
    } else
    {
        headerLength += 8;
    576a:	4661      	mov	r1, ip
    576c:	3108      	adds	r1, #8
    if (transParam.altDestAddr)
    576e:	4640      	mov	r0, r8
    5770:	2800      	cmp	r0, #0
    5772:	d000      	beq.n	5776 <MiMAC_SendPacket+0x6a>
        headerLength += 2;
    5774:	3906      	subs	r1, #6
    }

    if (transParam.altSrcAddr)
    5776:	2a00      	cmp	r2, #0
    5778:	d037      	beq.n	57ea <MiMAC_SendPacket+0xde>
    {
        headerLength += 2;
    577a:	3102      	adds	r1, #2
    577c:	b2c9      	uxtb	r1, r1
    577e:	468c      	mov	ip, r1
    } else
    {
        headerLength += 8;
    }

    if (transParam.flags.bits.ackReq && transParam.flags.bits.broadcast == false)
    5780:	2124      	movs	r1, #36	; 0x24
    5782:	4039      	ands	r1, r7
    5784:	2920      	cmp	r1, #32
    5786:	d034      	beq.n	57f2 <MiMAC_SendPacket+0xe6>
    {
        frameControl |= 0x20;
    }

    // use PACKET_TYPE_RESERVE to represent beacon. Fixed format for beacon packet
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    5788:	2b03      	cmp	r3, #3
    578a:	d036      	beq.n	57fa <MiMAC_SendPacket+0xee>
		// 4 byte mic and 5 byte outgoing frame counter
		packet[loc++] = MACPayloadLen+headerLength+9;
    } else
#endif
    {
		packet[loc++] = MACPayloadLen+headerLength;
    578c:	a904      	add	r1, sp, #16
    578e:	44ac      	add	ip, r5
    5790:	4663      	mov	r3, ip
    5792:	700b      	strb	r3, [r1, #0]
    }

    // set frame control LSB
	packet[loc++] = frameControl;
    5794:	4653      	mov	r3, sl
    5796:	704b      	strb	r3, [r1, #1]

    // set frame control MSB
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    5798:	a901      	add	r1, sp, #4
    579a:	464b      	mov	r3, r9
    579c:	015b      	lsls	r3, r3, #5
    579e:	469c      	mov	ip, r3
    57a0:	7808      	ldrb	r0, [r1, #0]
    57a2:	2320      	movs	r3, #32
    57a4:	4398      	bics	r0, r3
    57a6:	4663      	mov	r3, ip
    57a8:	4318      	orrs	r0, r3
    57aa:	7008      	strb	r0, [r1, #0]
    57ac:	4684      	mov	ip, r0
    57ae:	43c1      	mvns	r1, r0
    57b0:	078b      	lsls	r3, r1, #30
    57b2:	d02a      	beq.n	580a <MiMAC_SendPacket+0xfe>
		packet[loc++] = 0x80;
        // sequence number
		packet[loc++] = IEEESeqNum++;
    } else
    {
        if (transParam.altDestAddr && transParam.altSrcAddr)
    57b4:	4643      	mov	r3, r8
    57b6:	2b00      	cmp	r3, #0
    57b8:	d049      	beq.n	584e <MiMAC_SendPacket+0x142>
    57ba:	2a00      	cmp	r2, #0
    57bc:	d02f      	beq.n	581e <MiMAC_SendPacket+0x112>
        {
			packet[loc++] = 0x88;
    57be:	2088      	movs	r0, #136	; 0x88
    57c0:	a904      	add	r1, sp, #16
    57c2:	7088      	strb	r0, [r1, #2]
    57c4:	e02e      	b.n	5824 <MiMAC_SendPacket+0x118>
        frameControl = 0x03;
    57c6:	2003      	movs	r0, #3
    57c8:	4682      	mov	sl, r0
    57ca:	e7c4      	b.n	5756 <MiMAC_SendPacket+0x4a>
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    57cc:	485f      	ldr	r0, [pc, #380]	; (594c <MiMAC_SendPacket+0x240>)
    57ce:	4284      	cmp	r4, r0
    57d0:	d007      	beq.n	57e2 <MiMAC_SendPacket+0xd6>
        frameControl |= 0x40;
    57d2:	2440      	movs	r4, #64	; 0x40
    57d4:	4650      	mov	r0, sl
    57d6:	4320      	orrs	r0, r4
    57d8:	4682      	mov	sl, r0
        IntraPAN = true;
    57da:	3c3f      	subs	r4, #63	; 0x3f
        headerLength = 5;
    57dc:	2005      	movs	r0, #5
    57de:	4684      	mov	ip, r0
        IntraPAN = true;
    57e0:	e7c2      	b.n	5768 <MiMAC_SendPacket+0x5c>
        IntraPAN = false;
    57e2:	2400      	movs	r4, #0
        headerLength = 7;
    57e4:	2007      	movs	r0, #7
    57e6:	4684      	mov	ip, r0
    57e8:	e7be      	b.n	5768 <MiMAC_SendPacket+0x5c>
        headerLength += 8;
    57ea:	3108      	adds	r1, #8
    57ec:	b2c9      	uxtb	r1, r1
    57ee:	468c      	mov	ip, r1
    57f0:	e7c6      	b.n	5780 <MiMAC_SendPacket+0x74>
        frameControl |= 0x20;
    57f2:	4650      	mov	r0, sl
    57f4:	4308      	orrs	r0, r1
    57f6:	4682      	mov	sl, r0
    57f8:	e7c6      	b.n	5788 <MiMAC_SendPacket+0x7c>
        transParam.altSrcAddr = true;
    57fa:	2201      	movs	r2, #1
        transParam.flags.bits.ackReq = false;
    57fc:	2300      	movs	r3, #0
    57fe:	4699      	mov	r9, r3
        IntraPAN = false;
    5800:	2400      	movs	r4, #0
        frameControl = 0x00;
    5802:	469a      	mov	sl, r3
        headerLength = 7;
    5804:	3307      	adds	r3, #7
    5806:	469c      	mov	ip, r3
    5808:	e7c0      	b.n	578c <MiMAC_SendPacket+0x80>
		packet[loc++] = 0x80;
    580a:	a904      	add	r1, sp, #16
    580c:	2080      	movs	r0, #128	; 0x80
    580e:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5810:	4e4f      	ldr	r6, [pc, #316]	; (5950 <MiMAC_SendPacket+0x244>)
    5812:	7830      	ldrb	r0, [r6, #0]
    5814:	1c43      	adds	r3, r0, #1
    5816:	7033      	strb	r3, [r6, #0]
    5818:	70c8      	strb	r0, [r1, #3]
    581a:	2104      	movs	r1, #4
    581c:	e02e      	b.n	587c <MiMAC_SendPacket+0x170>

        } else if (transParam.altDestAddr && transParam.altSrcAddr == 0)
        {
			packet[loc++] = 0xC8;
    581e:	20c8      	movs	r0, #200	; 0xc8
    5820:	a904      	add	r1, sp, #16
    5822:	7088      	strb	r0, [r1, #2]
        {
			packet[loc++] = 0xCC;
        }

        // sequence number
		packet[loc++] = IEEESeqNum++;
    5824:	494a      	ldr	r1, [pc, #296]	; (5950 <MiMAC_SendPacket+0x244>)
    5826:	7808      	ldrb	r0, [r1, #0]
    5828:	1c43      	adds	r3, r0, #1
    582a:	700b      	strb	r3, [r1, #0]
    582c:	a904      	add	r1, sp, #16
    582e:	70c8      	strb	r0, [r1, #3]

        // destination PANID
		packet[loc++] = transParam.DestPANID.v[0];
    5830:	a801      	add	r0, sp, #4
    5832:	7a83      	ldrb	r3, [r0, #10]
    5834:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5836:	7ac0      	ldrb	r0, [r0, #11]
    5838:	7148      	strb	r0, [r1, #5]

        // destination address
        if (transParam.flags.bits.broadcast)
    583a:	4663      	mov	r3, ip
    583c:	075b      	lsls	r3, r3, #29
    583e:	d418      	bmi.n	5872 <MiMAC_SendPacket+0x166>
			packet[loc++] = 0xFF;
        } else
        {
            if (transParam.altDestAddr)
            {
				packet[loc++] = transParam.DestAddress[0];
    5840:	a904      	add	r1, sp, #16
    5842:	7830      	ldrb	r0, [r6, #0]
    5844:	7188      	strb	r0, [r1, #6]
				packet[loc++] = transParam.DestAddress[1];
    5846:	7870      	ldrb	r0, [r6, #1]
    5848:	71c8      	strb	r0, [r1, #7]
    584a:	2108      	movs	r1, #8
    584c:	e016      	b.n	587c <MiMAC_SendPacket+0x170>
        } else if (transParam.altDestAddr == 0 && transParam.altSrcAddr == 1)
    584e:	2a00      	cmp	r2, #0
    5850:	d05c      	beq.n	590c <MiMAC_SendPacket+0x200>
			packet[loc++] = 0x8C;
    5852:	a904      	add	r1, sp, #16
    5854:	208c      	movs	r0, #140	; 0x8c
    5856:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5858:	4b3d      	ldr	r3, [pc, #244]	; (5950 <MiMAC_SendPacket+0x244>)
    585a:	7818      	ldrb	r0, [r3, #0]
    585c:	1c47      	adds	r7, r0, #1
    585e:	701f      	strb	r7, [r3, #0]
    5860:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    5862:	ab01      	add	r3, sp, #4
    5864:	7a98      	ldrb	r0, [r3, #10]
    5866:	7108      	strb	r0, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5868:	7ad8      	ldrb	r0, [r3, #11]
    586a:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    586c:	4663      	mov	r3, ip
    586e:	075b      	lsls	r3, r3, #29
    5870:	d560      	bpl.n	5934 <MiMAC_SendPacket+0x228>
			packet[loc++] = 0xFF;
    5872:	a904      	add	r1, sp, #16
    5874:	20ff      	movs	r0, #255	; 0xff
    5876:	7188      	strb	r0, [r1, #6]
			packet[loc++] = 0xFF;
    5878:	71c8      	strb	r0, [r1, #7]
    587a:	2108      	movs	r1, #8
        }
    }

#ifndef TARGET_SMALL
    // source PANID if necessary
    if (IntraPAN == false)
    587c:	2c00      	cmp	r4, #0
    587e:	d109      	bne.n	5894 <MiMAC_SendPacket+0x188>
    {
		packet[loc++] = MAC_PANID.v[0];
    5880:	1c48      	adds	r0, r1, #1
    5882:	b2c0      	uxtb	r0, r0
    5884:	ac04      	add	r4, sp, #16
    5886:	4e30      	ldr	r6, [pc, #192]	; (5948 <MiMAC_SendPacket+0x23c>)
    5888:	7833      	ldrb	r3, [r6, #0]
    588a:	5463      	strb	r3, [r4, r1]
		packet[loc++] = MAC_PANID.v[1];
    588c:	3102      	adds	r1, #2
    588e:	b2c9      	uxtb	r1, r1
    5890:	7876      	ldrb	r6, [r6, #1]
    5892:	5426      	strb	r6, [r4, r0]
    }
#endif

    // source address
    if (transParam.altSrcAddr)
    5894:	2a00      	cmp	r2, #0
    5896:	d02a      	beq.n	58ee <MiMAC_SendPacket+0x1e2>
    {
		packet[loc++] = myNetworkAddress.v[0];
    5898:	a804      	add	r0, sp, #16
    589a:	4c2e      	ldr	r4, [pc, #184]	; (5954 <MiMAC_SendPacket+0x248>)
    589c:	7822      	ldrb	r2, [r4, #0]
    589e:	5442      	strb	r2, [r0, r1]
		packet[loc++] = myNetworkAddress.v[1];
    58a0:	1c8a      	adds	r2, r1, #2
    58a2:	b2d2      	uxtb	r2, r2
		packet[loc++] = myNetworkAddress.v[0];
    58a4:	3101      	adds	r1, #1
		packet[loc++] = myNetworkAddress.v[1];
    58a6:	b2c9      	uxtb	r1, r1
    58a8:	7864      	ldrb	r4, [r4, #1]
    58aa:	5444      	strb	r4, [r0, r1]
#endif


#ifndef ENABLE_SECURITY
    // write the payload
    for (i = 0; i < MACPayloadLen; i++)
    58ac:	2d00      	cmp	r5, #0
    58ae:	d00a      	beq.n	58c6 <MiMAC_SendPacket+0x1ba>
    58b0:	9900      	ldr	r1, [sp, #0]
    58b2:	1955      	adds	r5, r2, r5
    58b4:	b2ed      	uxtb	r5, r5
    {
		packet[loc++] = MACPayload[i];
    58b6:	ae04      	add	r6, sp, #16
    58b8:	1c50      	adds	r0, r2, #1
    58ba:	780c      	ldrb	r4, [r1, #0]
    58bc:	54b4      	strb	r4, [r6, r2]
    58be:	3101      	adds	r1, #1
    58c0:	b2c2      	uxtb	r2, r0
    for (i = 0; i < MACPayloadLen; i++)
    58c2:	4295      	cmp	r5, r2
    58c4:	d1f8      	bne.n	58b8 <MiMAC_SendPacket+0x1ac>
    } else
    {
        i = 0x01;
    }

    dataPointer = MACPayload;
    58c6:	4a24      	ldr	r2, [pc, #144]	; (5958 <MiMAC_SendPacket+0x24c>)
    58c8:	9b00      	ldr	r3, [sp, #0]
    58ca:	6013      	str	r3, [r2, #0]
	dataConfCallback = ConfCallback;
    58cc:	4b23      	ldr	r3, [pc, #140]	; (595c <MiMAC_SendPacket+0x250>)
    58ce:	9a30      	ldr	r2, [sp, #192]	; 0xc0
    58d0:	601a      	str	r2, [r3, #0]
    dataHandle = msghandle;
    58d2:	4b23      	ldr	r3, [pc, #140]	; (5960 <MiMAC_SendPacket+0x254>)
    58d4:	465a      	mov	r2, fp
    58d6:	701a      	strb	r2, [r3, #0]

    // Now Trigger the Transmission of packet
    PHY_DataReq(packet);
    58d8:	a804      	add	r0, sp, #16
    58da:	4b22      	ldr	r3, [pc, #136]	; (5964 <MiMAC_SendPacket+0x258>)
    58dc:	4798      	blx	r3
    return true;
}
    58de:	2001      	movs	r0, #1
    58e0:	b025      	add	sp, #148	; 0x94
    58e2:	bc3c      	pop	{r2, r3, r4, r5}
    58e4:	4690      	mov	r8, r2
    58e6:	4699      	mov	r9, r3
    58e8:	46a2      	mov	sl, r4
    58ea:	46ab      	mov	fp, r5
    58ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
			packet[loc++] = MACInitParams.PAddress[i];
    58ee:	4a1e      	ldr	r2, [pc, #120]	; (5968 <MiMAC_SendPacket+0x25c>)
    58f0:	6850      	ldr	r0, [r2, #4]
    58f2:	000b      	movs	r3, r1
    58f4:	3308      	adds	r3, #8
    58f6:	b2db      	uxtb	r3, r3
    58f8:	ae04      	add	r6, sp, #16
    58fa:	1c4a      	adds	r2, r1, #1
    58fc:	b2d2      	uxtb	r2, r2
    58fe:	7804      	ldrb	r4, [r0, #0]
    5900:	5474      	strb	r4, [r6, r1]
    5902:	3001      	adds	r0, #1
    5904:	0011      	movs	r1, r2
        for (i = 0; i < 8; i++)
    5906:	429a      	cmp	r2, r3
    5908:	d1f7      	bne.n	58fa <MiMAC_SendPacket+0x1ee>
    590a:	e7cf      	b.n	58ac <MiMAC_SendPacket+0x1a0>
			packet[loc++] = 0xCC;
    590c:	a904      	add	r1, sp, #16
    590e:	20cc      	movs	r0, #204	; 0xcc
    5910:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5912:	4b0f      	ldr	r3, [pc, #60]	; (5950 <MiMAC_SendPacket+0x244>)
    5914:	4698      	mov	r8, r3
    5916:	7818      	ldrb	r0, [r3, #0]
    5918:	1c43      	adds	r3, r0, #1
    591a:	4699      	mov	r9, r3
    591c:	4643      	mov	r3, r8
    591e:	464f      	mov	r7, r9
    5920:	701f      	strb	r7, [r3, #0]
    5922:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    5924:	a801      	add	r0, sp, #4
    5926:	7a83      	ldrb	r3, [r0, #10]
    5928:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    592a:	7ac0      	ldrb	r0, [r0, #11]
    592c:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    592e:	4663      	mov	r3, ip
    5930:	075b      	lsls	r3, r3, #29
    5932:	d49e      	bmi.n	5872 <MiMAC_SendPacket+0x166>
        headerLength = 7;
    5934:	2000      	movs	r0, #0
					packet[loc++] = transParam.DestAddress[i];
    5936:	ab04      	add	r3, sp, #16
    5938:	1819      	adds	r1, r3, r0
    593a:	5c33      	ldrb	r3, [r6, r0]
    593c:	718b      	strb	r3, [r1, #6]
    593e:	3001      	adds	r0, #1
                for (i = 0; i < 8; i++)
    5940:	2808      	cmp	r0, #8
    5942:	d1f8      	bne.n	5936 <MiMAC_SendPacket+0x22a>
					packet[loc++] = transParam.DestAddress[i];
    5944:	210e      	movs	r1, #14
    5946:	e799      	b.n	587c <MiMAC_SendPacket+0x170>
    5948:	20000b8c 	.word	0x20000b8c
    594c:	0000ffff 	.word	0x0000ffff
    5950:	20000b70 	.word	0x20000b70
    5954:	20000b74 	.word	0x20000b74
    5958:	20000290 	.word	0x20000290
    595c:	20000288 	.word	0x20000288
    5960:	2000028c 	.word	0x2000028c
    5964:	00005e21 	.word	0x00005e21
    5968:	20000b7c 	.word	0x20000b7c

0000596c <MiMAC_DiscardPacket>:
 *
 *****************************************************************************************/
void MiMAC_DiscardPacket(void)
{
	//re-enable buffer for next packets
	if (BankIndex < BANK_SIZE)
    596c:	4b04      	ldr	r3, [pc, #16]	; (5980 <MiMAC_DiscardPacket+0x14>)
    596e:	781b      	ldrb	r3, [r3, #0]
    5970:	2b03      	cmp	r3, #3
    5972:	d804      	bhi.n	597e <MiMAC_DiscardPacket+0x12>
	{
		RxBuffer[BankIndex].PayloadLen = 0;
    5974:	01da      	lsls	r2, r3, #7
    5976:	1ad3      	subs	r3, r2, r3
    5978:	2100      	movs	r1, #0
    597a:	4a02      	ldr	r2, [pc, #8]	; (5984 <MiMAC_DiscardPacket+0x18>)
    597c:	5499      	strb	r1, [r3, r2]
	}
}
    597e:	4770      	bx	lr
    5980:	2000000b 	.word	0x2000000b
    5984:	20000b90 	.word	0x20000b90

00005988 <MiMAC_ReceivedPacket>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_ReceivedPacket(void)
{
    5988:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;

	BankIndex = 0xFF;
    598a:	22ff      	movs	r2, #255	; 0xff
    598c:	4bcd      	ldr	r3, [pc, #820]	; (5cc4 <MiMAC_ReceivedPacket+0x33c>)
    598e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < BANK_SIZE; i++)
	{
		if (RxBuffer[i].PayloadLen > 0)
    5990:	4bcd      	ldr	r3, [pc, #820]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5992:	781b      	ldrb	r3, [r3, #0]
    5994:	2b00      	cmp	r3, #0
    5996:	d000      	beq.n	599a <MiMAC_ReceivedPacket+0x12>
    5998:	e1bd      	b.n	5d16 <MiMAC_ReceivedPacket+0x38e>
    599a:	337f      	adds	r3, #127	; 0x7f
    599c:	4aca      	ldr	r2, [pc, #808]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    599e:	5cd3      	ldrb	r3, [r2, r3]
    59a0:	2b00      	cmp	r3, #0
    59a2:	d10b      	bne.n	59bc <MiMAC_ReceivedPacket+0x34>
    59a4:	33fe      	adds	r3, #254	; 0xfe
    59a6:	5cd3      	ldrb	r3, [r2, r3]
    59a8:	2b00      	cmp	r3, #0
    59aa:	d12e      	bne.n	5a0a <MiMAC_ReceivedPacket+0x82>
    59ac:	237e      	movs	r3, #126	; 0x7e
    59ae:	33ff      	adds	r3, #255	; 0xff
    59b0:	5cd3      	ldrb	r3, [r2, r3]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
		#endif

		return true;
	}
	return false;
    59b2:	2000      	movs	r0, #0
	for (i = 0; i < BANK_SIZE; i++)
    59b4:	2203      	movs	r2, #3
		if (RxBuffer[i].PayloadLen > 0)
    59b6:	2b00      	cmp	r3, #0
    59b8:	d101      	bne.n	59be <MiMAC_ReceivedPacket+0x36>
}
    59ba:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < BANK_SIZE; i++)
    59bc:	2201      	movs	r2, #1
			BankIndex = i;
    59be:	4bc1      	ldr	r3, [pc, #772]	; (5cc4 <MiMAC_ReceivedPacket+0x33c>)
    59c0:	701a      	strb	r2, [r3, #0]
	return false;
    59c2:	2000      	movs	r0, #0
	if (BankIndex < BANK_SIZE)
    59c4:	2a03      	cmp	r2, #3
    59c6:	d8f8      	bhi.n	59ba <MiMAC_ReceivedPacket+0x32>
		if ((RxBuffer[BankIndex].Payload[0] & 0x40) == 0)
    59c8:	0010      	movs	r0, r2
    59ca:	01d1      	lsls	r1, r2, #7
    59cc:	1a89      	subs	r1, r1, r2
    59ce:	4bbe      	ldr	r3, [pc, #760]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    59d0:	185b      	adds	r3, r3, r1
    59d2:	785d      	ldrb	r5, [r3, #1]
    59d4:	2440      	movs	r4, #64	; 0x40
    59d6:	4025      	ands	r5, r4
		MACRxPacket.flags.Val = 0;
    59d8:	49bc      	ldr	r1, [pc, #752]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    59da:	2400      	movs	r4, #0
    59dc:	700c      	strb	r4, [r1, #0]
		MACRxPacket.altSourceAddress = false;
    59de:	73cc      	strb	r4, [r1, #15]
		addrMode = RxBuffer[BankIndex].Payload[1] & 0xCC;
    59e0:	789b      	ldrb	r3, [r3, #2]
    59e2:	2133      	movs	r1, #51	; 0x33
    59e4:	438b      	bics	r3, r1
		switch (addrMode)
    59e6:	b2d9      	uxtb	r1, r3
    59e8:	2988      	cmp	r1, #136	; 0x88
    59ea:	d100      	bne.n	59ee <MiMAC_ReceivedPacket+0x66>
    59ec:	e0c4      	b.n	5b78 <MiMAC_ReceivedPacket+0x1f0>
    59ee:	d90e      	bls.n	5a0e <MiMAC_ReceivedPacket+0x86>
    59f0:	b2d9      	uxtb	r1, r3
    59f2:	29c8      	cmp	r1, #200	; 0xc8
    59f4:	d046      	beq.n	5a84 <MiMAC_ReceivedPacket+0xfc>
    59f6:	29cc      	cmp	r1, #204	; 0xcc
    59f8:	d100      	bne.n	59fc <MiMAC_ReceivedPacket+0x74>
    59fa:	e08a      	b.n	5b12 <MiMAC_ReceivedPacket+0x18a>
    59fc:	298c      	cmp	r1, #140	; 0x8c
    59fe:	d100      	bne.n	5a02 <MiMAC_ReceivedPacket+0x7a>
    5a00:	e104      	b.n	5c0c <MiMAC_ReceivedPacket+0x284>
			MiMAC_DiscardPacket();
    5a02:	4bb3      	ldr	r3, [pc, #716]	; (5cd0 <MiMAC_ReceivedPacket+0x348>)
    5a04:	4798      	blx	r3
			return false;
    5a06:	2000      	movs	r0, #0
    5a08:	e7d7      	b.n	59ba <MiMAC_ReceivedPacket+0x32>
	for (i = 0; i < BANK_SIZE; i++)
    5a0a:	2202      	movs	r2, #2
    5a0c:	e7d7      	b.n	59be <MiMAC_ReceivedPacket+0x36>
		switch (addrMode)
    5a0e:	2b08      	cmp	r3, #8
    5a10:	d100      	bne.n	5a14 <MiMAC_ReceivedPacket+0x8c>
    5a12:	e131      	b.n	5c78 <MiMAC_ReceivedPacket+0x2f0>
    5a14:	2980      	cmp	r1, #128	; 0x80
    5a16:	d1f4      	bne.n	5a02 <MiMAC_ReceivedPacket+0x7a>
				MACRxPacket.flags.bits.broadcast = 1;
    5a18:	4bac      	ldr	r3, [pc, #688]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5a1a:	7819      	ldrb	r1, [r3, #0]
    5a1c:	2404      	movs	r4, #4
    5a1e:	4321      	orrs	r1, r4
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5a20:	2480      	movs	r4, #128	; 0x80
    5a22:	4264      	negs	r4, r4
    5a24:	4321      	orrs	r1, r4
    5a26:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5a28:	2101      	movs	r1, #1
    5a2a:	73d9      	strb	r1, [r3, #15]
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5a2c:	4ca6      	ldr	r4, [pc, #664]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5a2e:	01d1      	lsls	r1, r2, #7
    5a30:	1a88      	subs	r0, r1, r2
    5a32:	1821      	adds	r1, r4, r0
    5a34:	790d      	ldrb	r5, [r1, #4]
    5a36:	741d      	strb	r5, [r3, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5a38:	7949      	ldrb	r1, [r1, #5]
    5a3a:	7459      	strb	r1, [r3, #17]
    5a3c:	01d1      	lsls	r1, r2, #7
    5a3e:	1a8a      	subs	r2, r1, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[5]);
    5a40:	1d91      	adds	r1, r2, #6
    5a42:	1909      	adds	r1, r1, r4
    5a44:	6059      	str	r1, [r3, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 11;
    5a46:	5d01      	ldrb	r1, [r0, r4]
    5a48:	390b      	subs	r1, #11
    5a4a:	7319      	strb	r1, [r3, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    5a4c:	3208      	adds	r2, #8
    5a4e:	1912      	adds	r2, r2, r4
    5a50:	609a      	str	r2, [r3, #8]
		if (RxBuffer[BankIndex].Payload[0] & 0x08)
    5a52:	4b9c      	ldr	r3, [pc, #624]	; (5cc4 <MiMAC_ReceivedPacket+0x33c>)
    5a54:	781b      	ldrb	r3, [r3, #0]
    5a56:	01d9      	lsls	r1, r3, #7
    5a58:	1ac9      	subs	r1, r1, r3
    5a5a:	4a9b      	ldr	r2, [pc, #620]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5a5c:	1852      	adds	r2, r2, r1
    5a5e:	7851      	ldrb	r1, [r2, #1]
    5a60:	070a      	lsls	r2, r1, #28
    5a62:	d500      	bpl.n	5a66 <MiMAC_ReceivedPacket+0xde>
    5a64:	e129      	b.n	5cba <MiMAC_ReceivedPacket+0x332>
		switch (RxBuffer[BankIndex].Payload[0] & 0x07) // check frame type
    5a66:	2207      	movs	r2, #7
    5a68:	400a      	ands	r2, r1
    5a6a:	2a01      	cmp	r2, #1
    5a6c:	d100      	bne.n	5a70 <MiMAC_ReceivedPacket+0xe8>
    5a6e:	e131      	b.n	5cd4 <MiMAC_ReceivedPacket+0x34c>
    5a70:	2a00      	cmp	r2, #0
    5a72:	d100      	bne.n	5a76 <MiMAC_ReceivedPacket+0xee>
    5a74:	e149      	b.n	5d0a <MiMAC_ReceivedPacket+0x382>
    5a76:	2a03      	cmp	r2, #3
    5a78:	d100      	bne.n	5a7c <MiMAC_ReceivedPacket+0xf4>
    5a7a:	e13e      	b.n	5cfa <MiMAC_ReceivedPacket+0x372>
			MiMAC_DiscardPacket();
    5a7c:	4b94      	ldr	r3, [pc, #592]	; (5cd0 <MiMAC_ReceivedPacket+0x348>)
    5a7e:	4798      	blx	r3
			return false;
    5a80:	2000      	movs	r0, #0
    5a82:	e79a      	b.n	59ba <MiMAC_ReceivedPacket+0x32>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5a84:	01d1      	lsls	r1, r2, #7
    5a86:	1a89      	subs	r1, r1, r2
    5a88:	4b8f      	ldr	r3, [pc, #572]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5a8a:	185b      	adds	r3, r3, r1
    5a8c:	799b      	ldrb	r3, [r3, #6]
    5a8e:	2bff      	cmp	r3, #255	; 0xff
    5a90:	d01c      	beq.n	5acc <MiMAC_ReceivedPacket+0x144>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    5a92:	498e      	ldr	r1, [pc, #568]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5a94:	780c      	ldrb	r4, [r1, #0]
    5a96:	2380      	movs	r3, #128	; 0x80
    5a98:	425b      	negs	r3, r3
    5a9a:	4323      	orrs	r3, r4
    5a9c:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    5a9e:	2d00      	cmp	r5, #0
    5aa0:	d021      	beq.n	5ae6 <MiMAC_ReceivedPacket+0x15e>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5aa2:	4c89      	ldr	r4, [pc, #548]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5aa4:	01c3      	lsls	r3, r0, #7
    5aa6:	1a18      	subs	r0, r3, r0
    5aa8:	1823      	adds	r3, r4, r0
    5aaa:	791d      	ldrb	r5, [r3, #4]
    5aac:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5aae:	795b      	ldrb	r3, [r3, #5]
    5ab0:	744b      	strb	r3, [r1, #17]
    5ab2:	01d3      	lsls	r3, r2, #7
    5ab4:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    5ab6:	0013      	movs	r3, r2
    5ab8:	3308      	adds	r3, #8
    5aba:	191b      	adds	r3, r3, r4
    5abc:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    5abe:	5d03      	ldrb	r3, [r0, r4]
    5ac0:	3b13      	subs	r3, #19
    5ac2:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    5ac4:	3210      	adds	r2, #16
    5ac6:	1912      	adds	r2, r2, r4
    5ac8:	608a      	str	r2, [r1, #8]
    5aca:	e7c2      	b.n	5a52 <MiMAC_ReceivedPacket+0xca>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5acc:	01d1      	lsls	r1, r2, #7
    5ace:	1a89      	subs	r1, r1, r2
    5ad0:	4b7d      	ldr	r3, [pc, #500]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5ad2:	185b      	adds	r3, r3, r1
    5ad4:	79db      	ldrb	r3, [r3, #7]
    5ad6:	2bff      	cmp	r3, #255	; 0xff
    5ad8:	d1db      	bne.n	5a92 <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.flags.bits.broadcast = 1;
    5ada:	497c      	ldr	r1, [pc, #496]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5adc:	780b      	ldrb	r3, [r1, #0]
    5ade:	2404      	movs	r4, #4
    5ae0:	4323      	orrs	r3, r4
    5ae2:	700b      	strb	r3, [r1, #0]
    5ae4:	e7d5      	b.n	5a92 <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    5ae6:	4979      	ldr	r1, [pc, #484]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5ae8:	4c77      	ldr	r4, [pc, #476]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5aea:	01c3      	lsls	r3, r0, #7
    5aec:	1a18      	subs	r0, r3, r0
    5aee:	1823      	adds	r3, r4, r0
    5af0:	7a1d      	ldrb	r5, [r3, #8]
    5af2:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    5af4:	7a5b      	ldrb	r3, [r3, #9]
    5af6:	744b      	strb	r3, [r1, #17]
    5af8:	01d3      	lsls	r3, r2, #7
    5afa:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    5afc:	0013      	movs	r3, r2
    5afe:	330a      	adds	r3, #10
    5b00:	191b      	adds	r3, r3, r4
    5b02:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    5b04:	5d03      	ldrb	r3, [r0, r4]
    5b06:	3b15      	subs	r3, #21
    5b08:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    5b0a:	3212      	adds	r2, #18
    5b0c:	1912      	adds	r2, r2, r4
    5b0e:	608a      	str	r2, [r1, #8]
    5b10:	e79f      	b.n	5a52 <MiMAC_ReceivedPacket+0xca>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    5b12:	496e      	ldr	r1, [pc, #440]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5b14:	780c      	ldrb	r4, [r1, #0]
    5b16:	2380      	movs	r3, #128	; 0x80
    5b18:	425b      	negs	r3, r3
    5b1a:	4323      	orrs	r3, r4
    5b1c:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    5b1e:	2d00      	cmp	r5, #0
    5b20:	d014      	beq.n	5b4c <MiMAC_ReceivedPacket+0x1c4>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5b22:	4c69      	ldr	r4, [pc, #420]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5b24:	01d3      	lsls	r3, r2, #7
    5b26:	1a98      	subs	r0, r3, r2
    5b28:	1823      	adds	r3, r4, r0
    5b2a:	791d      	ldrb	r5, [r3, #4]
    5b2c:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5b2e:	795b      	ldrb	r3, [r3, #5]
    5b30:	744b      	strb	r3, [r1, #17]
    5b32:	01d3      	lsls	r3, r2, #7
    5b34:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    5b36:	0013      	movs	r3, r2
    5b38:	330e      	adds	r3, #14
    5b3a:	191b      	adds	r3, r3, r4
    5b3c:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 25;
    5b3e:	5d03      	ldrb	r3, [r0, r4]
    5b40:	3b19      	subs	r3, #25
    5b42:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[21]);
    5b44:	3216      	adds	r2, #22
    5b46:	1912      	adds	r2, r2, r4
    5b48:	608a      	str	r2, [r1, #8]
    5b4a:	e782      	b.n	5a52 <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[13];
    5b4c:	495f      	ldr	r1, [pc, #380]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5b4e:	4c5e      	ldr	r4, [pc, #376]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5b50:	01d3      	lsls	r3, r2, #7
    5b52:	1a98      	subs	r0, r3, r2
    5b54:	1823      	adds	r3, r4, r0
    5b56:	7b9d      	ldrb	r5, [r3, #14]
    5b58:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[14];
    5b5a:	7bdb      	ldrb	r3, [r3, #15]
    5b5c:	744b      	strb	r3, [r1, #17]
    5b5e:	01d3      	lsls	r3, r2, #7
    5b60:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[15]);
    5b62:	0013      	movs	r3, r2
    5b64:	3310      	adds	r3, #16
    5b66:	191b      	adds	r3, r3, r4
    5b68:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 27;
    5b6a:	5d03      	ldrb	r3, [r0, r4]
    5b6c:	3b1b      	subs	r3, #27
    5b6e:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[23]);
    5b70:	3218      	adds	r2, #24
    5b72:	1912      	adds	r2, r2, r4
    5b74:	608a      	str	r2, [r1, #8]
    5b76:	e76c      	b.n	5a52 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5b78:	01d1      	lsls	r1, r2, #7
    5b7a:	1a89      	subs	r1, r1, r2
    5b7c:	4b52      	ldr	r3, [pc, #328]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5b7e:	185b      	adds	r3, r3, r1
    5b80:	799b      	ldrb	r3, [r3, #6]
    5b82:	2bff      	cmp	r3, #255	; 0xff
    5b84:	d01f      	beq.n	5bc6 <MiMAC_ReceivedPacket+0x23e>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5b86:	4b51      	ldr	r3, [pc, #324]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5b88:	781c      	ldrb	r4, [r3, #0]
    5b8a:	2180      	movs	r1, #128	; 0x80
    5b8c:	4249      	negs	r1, r1
    5b8e:	4321      	orrs	r1, r4
    5b90:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5b92:	2101      	movs	r1, #1
    5b94:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN == false)
    5b96:	2d00      	cmp	r5, #0
    5b98:	d122      	bne.n	5be0 <MiMAC_ReceivedPacket+0x258>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    5b9a:	0019      	movs	r1, r3
    5b9c:	4c4a      	ldr	r4, [pc, #296]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5b9e:	01c3      	lsls	r3, r0, #7
    5ba0:	1a18      	subs	r0, r3, r0
    5ba2:	1823      	adds	r3, r4, r0
    5ba4:	7a1d      	ldrb	r5, [r3, #8]
    5ba6:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    5ba8:	7a5b      	ldrb	r3, [r3, #9]
    5baa:	744b      	strb	r3, [r1, #17]
    5bac:	01d3      	lsls	r3, r2, #7
    5bae:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    5bb0:	0013      	movs	r3, r2
    5bb2:	330a      	adds	r3, #10
    5bb4:	191b      	adds	r3, r3, r4
    5bb6:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 15;
    5bb8:	5d03      	ldrb	r3, [r0, r4]
    5bba:	3b0f      	subs	r3, #15
    5bbc:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[11]);
    5bbe:	320c      	adds	r2, #12
    5bc0:	1912      	adds	r2, r2, r4
    5bc2:	608a      	str	r2, [r1, #8]
    5bc4:	e745      	b.n	5a52 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5bc6:	01d1      	lsls	r1, r2, #7
    5bc8:	1a89      	subs	r1, r1, r2
    5bca:	4b3f      	ldr	r3, [pc, #252]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5bcc:	185b      	adds	r3, r3, r1
    5bce:	79db      	ldrb	r3, [r3, #7]
    5bd0:	2bff      	cmp	r3, #255	; 0xff
    5bd2:	d1d8      	bne.n	5b86 <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.flags.bits.broadcast = 1;
    5bd4:	493d      	ldr	r1, [pc, #244]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5bd6:	780b      	ldrb	r3, [r1, #0]
    5bd8:	2404      	movs	r4, #4
    5bda:	4323      	orrs	r3, r4
    5bdc:	700b      	strb	r3, [r1, #0]
    5bde:	e7d2      	b.n	5b86 <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5be0:	493a      	ldr	r1, [pc, #232]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5be2:	4c39      	ldr	r4, [pc, #228]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5be4:	01c3      	lsls	r3, r0, #7
    5be6:	1a18      	subs	r0, r3, r0
    5be8:	1823      	adds	r3, r4, r0
    5bea:	791d      	ldrb	r5, [r3, #4]
    5bec:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5bee:	795b      	ldrb	r3, [r3, #5]
    5bf0:	744b      	strb	r3, [r1, #17]
    5bf2:	01d3      	lsls	r3, r2, #7
    5bf4:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    5bf6:	0013      	movs	r3, r2
    5bf8:	3308      	adds	r3, #8
    5bfa:	191b      	adds	r3, r3, r4
    5bfc:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 13;
    5bfe:	5d03      	ldrb	r3, [r0, r4]
    5c00:	3b0d      	subs	r3, #13
    5c02:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[9]);
    5c04:	320a      	adds	r2, #10
    5c06:	1912      	adds	r2, r2, r4
    5c08:	608a      	str	r2, [r1, #8]
    5c0a:	e722      	b.n	5a52 <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5c0c:	4b2f      	ldr	r3, [pc, #188]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5c0e:	781c      	ldrb	r4, [r3, #0]
    5c10:	2180      	movs	r1, #128	; 0x80
    5c12:	4249      	negs	r1, r1
    5c14:	4321      	orrs	r1, r4
    5c16:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5c18:	2101      	movs	r1, #1
    5c1a:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN) // check if it is intraPAN
    5c1c:	2d00      	cmp	r5, #0
    5c1e:	d015      	beq.n	5c4c <MiMAC_ReceivedPacket+0x2c4>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5c20:	0019      	movs	r1, r3
    5c22:	4c29      	ldr	r4, [pc, #164]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5c24:	01d3      	lsls	r3, r2, #7
    5c26:	1a98      	subs	r0, r3, r2
    5c28:	1823      	adds	r3, r4, r0
    5c2a:	791d      	ldrb	r5, [r3, #4]
    5c2c:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5c2e:	795b      	ldrb	r3, [r3, #5]
    5c30:	744b      	strb	r3, [r1, #17]
    5c32:	01d3      	lsls	r3, r2, #7
    5c34:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    5c36:	0013      	movs	r3, r2
    5c38:	330e      	adds	r3, #14
    5c3a:	191b      	adds	r3, r3, r4
    5c3c:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    5c3e:	5d03      	ldrb	r3, [r0, r4]
    5c40:	3b13      	subs	r3, #19
    5c42:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    5c44:	3210      	adds	r2, #16
    5c46:	1912      	adds	r2, r2, r4
    5c48:	608a      	str	r2, [r1, #8]
    5c4a:	e702      	b.n	5a52 <MiMAC_ReceivedPacket+0xca>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[12];
    5c4c:	491f      	ldr	r1, [pc, #124]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5c4e:	4c1e      	ldr	r4, [pc, #120]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5c50:	01d3      	lsls	r3, r2, #7
    5c52:	1a98      	subs	r0, r3, r2
    5c54:	1823      	adds	r3, r4, r0
    5c56:	7b5d      	ldrb	r5, [r3, #13]
    5c58:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[13];
    5c5a:	7b9b      	ldrb	r3, [r3, #14]
    5c5c:	744b      	strb	r3, [r1, #17]
    5c5e:	01d3      	lsls	r3, r2, #7
    5c60:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[14]);
    5c62:	0013      	movs	r3, r2
    5c64:	330f      	adds	r3, #15
    5c66:	191b      	adds	r3, r3, r4
    5c68:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    5c6a:	5d03      	ldrb	r3, [r0, r4]
    5c6c:	3b15      	subs	r3, #21
    5c6e:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    5c70:	3212      	adds	r2, #18
    5c72:	1912      	adds	r2, r2, r4
    5c74:	608a      	str	r2, [r1, #8]
    5c76:	e6ec      	b.n	5a52 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5c78:	01d1      	lsls	r1, r2, #7
    5c7a:	1a89      	subs	r1, r1, r2
    5c7c:	4b12      	ldr	r3, [pc, #72]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5c7e:	185b      	adds	r3, r3, r1
    5c80:	799b      	ldrb	r3, [r3, #6]
    5c82:	2bff      	cmp	r3, #255	; 0xff
    5c84:	d00c      	beq.n	5ca0 <MiMAC_ReceivedPacket+0x318>
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 10;
    5c86:	4911      	ldr	r1, [pc, #68]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5c88:	4c0f      	ldr	r4, [pc, #60]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5c8a:	01c3      	lsls	r3, r0, #7
    5c8c:	1a18      	subs	r0, r3, r0
    5c8e:	5d03      	ldrb	r3, [r0, r4]
    5c90:	3b0a      	subs	r3, #10
    5c92:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    5c94:	01d3      	lsls	r3, r2, #7
    5c96:	1a9a      	subs	r2, r3, r2
    5c98:	3208      	adds	r2, #8
    5c9a:	1912      	adds	r2, r2, r4
    5c9c:	608a      	str	r2, [r1, #8]
			break;
    5c9e:	e6d8      	b.n	5a52 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5ca0:	01d1      	lsls	r1, r2, #7
    5ca2:	1a89      	subs	r1, r1, r2
    5ca4:	4b08      	ldr	r3, [pc, #32]	; (5cc8 <MiMAC_ReceivedPacket+0x340>)
    5ca6:	185b      	adds	r3, r3, r1
    5ca8:	79db      	ldrb	r3, [r3, #7]
    5caa:	2bff      	cmp	r3, #255	; 0xff
    5cac:	d1eb      	bne.n	5c86 <MiMAC_ReceivedPacket+0x2fe>
					MACRxPacket.flags.bits.broadcast = 1;
    5cae:	4907      	ldr	r1, [pc, #28]	; (5ccc <MiMAC_ReceivedPacket+0x344>)
    5cb0:	780b      	ldrb	r3, [r1, #0]
    5cb2:	2404      	movs	r4, #4
    5cb4:	4323      	orrs	r3, r4
    5cb6:	700b      	strb	r3, [r1, #0]
    5cb8:	e7e5      	b.n	5c86 <MiMAC_ReceivedPacket+0x2fe>
			MiMAC_DiscardPacket();
    5cba:	4b05      	ldr	r3, [pc, #20]	; (5cd0 <MiMAC_ReceivedPacket+0x348>)
    5cbc:	4798      	blx	r3
			return false;
    5cbe:	2000      	movs	r0, #0
    5cc0:	e67b      	b.n	59ba <MiMAC_ReceivedPacket+0x32>
    5cc2:	46c0      	nop			; (mov r8, r8)
    5cc4:	2000000b 	.word	0x2000000b
    5cc8:	20000b90 	.word	0x20000b90
    5ccc:	20003770 	.word	0x20003770
    5cd0:	0000596d 	.word	0x0000596d
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_DATA;
    5cd4:	4912      	ldr	r1, [pc, #72]	; (5d20 <MiMAC_ReceivedPacket+0x398>)
    5cd6:	780a      	ldrb	r2, [r1, #0]
    5cd8:	2003      	movs	r0, #3
    5cda:	4382      	bics	r2, r0
    5cdc:	700a      	strb	r2, [r1, #0]
		MACRxPacket.LQIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 2];
    5cde:	4a11      	ldr	r2, [pc, #68]	; (5d24 <MiMAC_ReceivedPacket+0x39c>)
    5ce0:	01d9      	lsls	r1, r3, #7
    5ce2:	1acb      	subs	r3, r1, r3
    5ce4:	5c98      	ldrb	r0, [r3, r2]
    5ce6:	490e      	ldr	r1, [pc, #56]	; (5d20 <MiMAC_ReceivedPacket+0x398>)
    5ce8:	18d3      	adds	r3, r2, r3
    5cea:	181a      	adds	r2, r3, r0
    5cec:	3a01      	subs	r2, #1
    5cee:	7812      	ldrb	r2, [r2, #0]
    5cf0:	738a      	strb	r2, [r1, #14]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
    5cf2:	5c1b      	ldrb	r3, [r3, r0]
    5cf4:	734b      	strb	r3, [r1, #13]
		return true;
    5cf6:	2001      	movs	r0, #1
    5cf8:	e65f      	b.n	59ba <MiMAC_ReceivedPacket+0x32>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_COMMAND;
    5cfa:	4909      	ldr	r1, [pc, #36]	; (5d20 <MiMAC_ReceivedPacket+0x398>)
    5cfc:	780a      	ldrb	r2, [r1, #0]
    5cfe:	2003      	movs	r0, #3
    5d00:	4382      	bics	r2, r0
    5d02:	2001      	movs	r0, #1
    5d04:	4302      	orrs	r2, r0
    5d06:	700a      	strb	r2, [r1, #0]
			break;
    5d08:	e7e9      	b.n	5cde <MiMAC_ReceivedPacket+0x356>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_RESERVE;
    5d0a:	4905      	ldr	r1, [pc, #20]	; (5d20 <MiMAC_ReceivedPacket+0x398>)
    5d0c:	780a      	ldrb	r2, [r1, #0]
    5d0e:	2003      	movs	r0, #3
    5d10:	4302      	orrs	r2, r0
    5d12:	700a      	strb	r2, [r1, #0]
			break;
    5d14:	e7e3      	b.n	5cde <MiMAC_ReceivedPacket+0x356>
			BankIndex = i;
    5d16:	2200      	movs	r2, #0
    5d18:	4b03      	ldr	r3, [pc, #12]	; (5d28 <MiMAC_ReceivedPacket+0x3a0>)
    5d1a:	701a      	strb	r2, [r3, #0]
    5d1c:	e654      	b.n	59c8 <MiMAC_ReceivedPacket+0x40>
    5d1e:	46c0      	nop			; (mov r8, r8)
    5d20:	20003770 	.word	0x20003770
    5d24:	20000b90 	.word	0x20000b90
    5d28:	2000000b 	.word	0x2000000b

00005d2c <MiMAC_ChannelAssessment>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
uint8_t MiMAC_ChannelAssessment(uint8_t AssessmentMode)
{
    5d2c:	b510      	push	{r4, lr}
		uint8_t ed;
		ed = PHY_EdReq();
		//printf(" %u ", ed);
		return ed;
	}
	return 0;
    5d2e:	2300      	movs	r3, #0
	if( AssessmentMode == CHANNEL_ASSESSMENT_ENERGY_DETECT)
    5d30:	2801      	cmp	r0, #1
    5d32:	d001      	beq.n	5d38 <MiMAC_ChannelAssessment+0xc>
}
    5d34:	0018      	movs	r0, r3
    5d36:	bd10      	pop	{r4, pc}
		ed = PHY_EdReq();
    5d38:	4b01      	ldr	r3, [pc, #4]	; (5d40 <MiMAC_ChannelAssessment+0x14>)
    5d3a:	4798      	blx	r3
    5d3c:	0003      	movs	r3, r0
		return ed;
    5d3e:	e7f9      	b.n	5d34 <MiMAC_ChannelAssessment+0x8>
    5d40:	00005fb1 	.word	0x00005fb1

00005d44 <MiMAC_SymbolToTicks>:
* Returns:
*      converted value in uint32.
*****************************************************************************************/
uint32_t MiMAC_SymbolToTicks(uint32_t symbols)
{
	return SYMBOLS_TO_TICKS(symbols);
    5d44:	0100      	lsls	r0, r0, #4
}
    5d46:	4770      	bx	lr

00005d48 <MiMAC_GetPHYChannelInfo>:
*****************************************************************************************/
uint32_t MiMAC_GetPHYChannelInfo(void)
{
	uint32_t channelMap = FULL_CHANNEL_MAP;
	return channelMap;
}
    5d48:	4800      	ldr	r0, [pc, #0]	; (5d4c <MiMAC_GetPHYChannelInfo+0x4>)
    5d4a:	4770      	bx	lr
    5d4c:	07fff800 	.word	0x07fff800

00005d50 <PHY_DataConf>:
 *      None
 *
 *****************************************************************************************/
void PHY_DataConf(uint8_t status)
{
	dataStatus = (miwi_status_t)status;
    5d50:	4b02      	ldr	r3, [pc, #8]	; (5d5c <PHY_DataConf+0xc>)
    5d52:	7018      	strb	r0, [r3, #0]
	dataConfAvailable = true;
    5d54:	2201      	movs	r2, #1
    5d56:	4b02      	ldr	r3, [pc, #8]	; (5d60 <PHY_DataConf+0x10>)
    5d58:	701a      	strb	r2, [r3, #0]
}
    5d5a:	4770      	bx	lr
    5d5c:	20000b84 	.word	0x20000b84
    5d60:	20000287 	.word	0x20000287

00005d64 <MiMAC_Task>:

void MiMAC_Task(void)
{
    5d64:	b510      	push	{r4, lr}
  PHY_TaskHandler();
    5d66:	4b0b      	ldr	r3, [pc, #44]	; (5d94 <MiMAC_Task+0x30>)
    5d68:	4798      	blx	r3
  if(dataConfCallback && dataConfAvailable)
    5d6a:	4b0b      	ldr	r3, [pc, #44]	; (5d98 <MiMAC_Task+0x34>)
    5d6c:	681b      	ldr	r3, [r3, #0]
    5d6e:	2b00      	cmp	r3, #0
    5d70:	d003      	beq.n	5d7a <MiMAC_Task+0x16>
    5d72:	4a0a      	ldr	r2, [pc, #40]	; (5d9c <MiMAC_Task+0x38>)
    5d74:	7812      	ldrb	r2, [r2, #0]
    5d76:	2a00      	cmp	r2, #0
    5d78:	d100      	bne.n	5d7c <MiMAC_Task+0x18>
  {
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
	  dataConfAvailable = false;
  }
}
    5d7a:	bd10      	pop	{r4, pc}
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
    5d7c:	4a08      	ldr	r2, [pc, #32]	; (5da0 <MiMAC_Task+0x3c>)
    5d7e:	6812      	ldr	r2, [r2, #0]
    5d80:	4908      	ldr	r1, [pc, #32]	; (5da4 <MiMAC_Task+0x40>)
    5d82:	7809      	ldrb	r1, [r1, #0]
    5d84:	4808      	ldr	r0, [pc, #32]	; (5da8 <MiMAC_Task+0x44>)
    5d86:	7800      	ldrb	r0, [r0, #0]
    5d88:	4798      	blx	r3
	  dataConfAvailable = false;
    5d8a:	2200      	movs	r2, #0
    5d8c:	4b03      	ldr	r3, [pc, #12]	; (5d9c <MiMAC_Task+0x38>)
    5d8e:	701a      	strb	r2, [r3, #0]
}
    5d90:	e7f3      	b.n	5d7a <MiMAC_Task+0x16>
    5d92:	46c0      	nop			; (mov r8, r8)
    5d94:	00006031 	.word	0x00006031
    5d98:	20000288 	.word	0x20000288
    5d9c:	20000287 	.word	0x20000287
    5da0:	20000290 	.word	0x20000290
    5da4:	20000b84 	.word	0x20000b84
    5da8:	2000028c 	.word	0x2000028c

00005dac <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    5dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5dae:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    5db0:	4f0b      	ldr	r7, [pc, #44]	; (5de0 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    5db2:	4e0c      	ldr	r6, [pc, #48]	; (5de4 <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5db4:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    5db6:	2103      	movs	r1, #3
    5db8:	2002      	movs	r0, #2
    5dba:	47b8      	blx	r7
	value = trx_reg_read(reg);
    5dbc:	2001      	movs	r0, #1
    5dbe:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5dc0:	4028      	ands	r0, r5
    5dc2:	2808      	cmp	r0, #8
    5dc4:	d1f7      	bne.n	5db6 <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    5dc6:	4f06      	ldr	r7, [pc, #24]	; (5de0 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    5dc8:	4e06      	ldr	r6, [pc, #24]	; (5de4 <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5dca:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    5dcc:	0021      	movs	r1, r4
    5dce:	2002      	movs	r0, #2
    5dd0:	47b8      	blx	r7
	value = trx_reg_read(reg);
    5dd2:	2001      	movs	r0, #1
    5dd4:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5dd6:	4028      	ands	r0, r5
    5dd8:	4284      	cmp	r4, r0
    5dda:	d1f7      	bne.n	5dcc <phyTrxSetState+0x20>
}
    5ddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5dde:	46c0      	nop			; (mov r8, r8)
    5de0:	00006ec9 	.word	0x00006ec9
    5de4:	00006dcd 	.word	0x00006dcd

00005de8 <phySetRxState>:
{
    5de8:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    5dea:	2008      	movs	r0, #8
    5dec:	4b08      	ldr	r3, [pc, #32]	; (5e10 <phySetRxState+0x28>)
    5dee:	4798      	blx	r3
	value = trx_reg_read(reg);
    5df0:	200f      	movs	r0, #15
    5df2:	4b08      	ldr	r3, [pc, #32]	; (5e14 <phySetRxState+0x2c>)
    5df4:	4798      	blx	r3
	if (phyRxState) {
    5df6:	4b08      	ldr	r3, [pc, #32]	; (5e18 <phySetRxState+0x30>)
    5df8:	781b      	ldrb	r3, [r3, #0]
    5dfa:	2b00      	cmp	r3, #0
    5dfc:	d100      	bne.n	5e00 <phySetRxState+0x18>
}
    5dfe:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    5e00:	2016      	movs	r0, #22
    5e02:	4b03      	ldr	r3, [pc, #12]	; (5e10 <phySetRxState+0x28>)
    5e04:	4798      	blx	r3
		phyState = PHY_STATE_IDLE;
    5e06:	2201      	movs	r2, #1
    5e08:	4b04      	ldr	r3, [pc, #16]	; (5e1c <phySetRxState+0x34>)
    5e0a:	701a      	strb	r2, [r3, #0]
}
    5e0c:	e7f7      	b.n	5dfe <phySetRxState+0x16>
    5e0e:	46c0      	nop			; (mov r8, r8)
    5e10:	00005dad 	.word	0x00005dad
    5e14:	00006dcd 	.word	0x00006dcd
    5e18:	20000314 	.word	0x20000314
    5e1c:	20000315 	.word	0x20000315

00005e20 <PHY_DataReq>:
{
    5e20:	b510      	push	{r4, lr}
    5e22:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    5e24:	2019      	movs	r0, #25
    5e26:	4b0c      	ldr	r3, [pc, #48]	; (5e58 <PHY_DataReq+0x38>)
    5e28:	4798      	blx	r3
	value = trx_reg_read(reg);
    5e2a:	200f      	movs	r0, #15
    5e2c:	4b0b      	ldr	r3, [pc, #44]	; (5e5c <PHY_DataReq+0x3c>)
    5e2e:	4798      	blx	r3
	data[0] += 2;// 2
    5e30:	7821      	ldrb	r1, [r4, #0]
    5e32:	1c8b      	adds	r3, r1, #2
    5e34:	7023      	strb	r3, [r4, #0]
	trx_frame_write(&data[0], (data[0]-1 ) /* length value*/);
    5e36:	3101      	adds	r1, #1
    5e38:	b2c9      	uxtb	r1, r1
    5e3a:	0020      	movs	r0, r4
    5e3c:	4b08      	ldr	r3, [pc, #32]	; (5e60 <PHY_DataReq+0x40>)
    5e3e:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    5e40:	2203      	movs	r2, #3
    5e42:	4b08      	ldr	r3, [pc, #32]	; (5e64 <PHY_DataReq+0x44>)
    5e44:	701a      	strb	r2, [r3, #0]
    5e46:	4b08      	ldr	r3, [pc, #32]	; (5e68 <PHY_DataReq+0x48>)
    5e48:	2280      	movs	r2, #128	; 0x80
    5e4a:	0352      	lsls	r2, r2, #13
    5e4c:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    5e4e:	46c0      	nop			; (mov r8, r8)
    5e50:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    5e52:	615a      	str	r2, [r3, #20]
}
    5e54:	bd10      	pop	{r4, pc}
    5e56:	46c0      	nop			; (mov r8, r8)
    5e58:	00005dad 	.word	0x00005dad
    5e5c:	00006dcd 	.word	0x00006dcd
    5e60:	000070f9 	.word	0x000070f9
    5e64:	20000315 	.word	0x20000315
    5e68:	41004400 	.word	0x41004400

00005e6c <PHY_RandomReq>:
{
    5e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e6e:	46c6      	mov	lr, r8
    5e70:	b500      	push	{lr}
	phyTrxSetState(TRX_CMD_RX_ON);
    5e72:	2006      	movs	r0, #6
    5e74:	4b0d      	ldr	r3, [pc, #52]	; (5eac <PHY_RandomReq+0x40>)
    5e76:	4798      	blx	r3
    5e78:	2400      	movs	r4, #0
	uint16_t rnd = 0;
    5e7a:	2500      	movs	r5, #0
		delay_cycles_us(1);
    5e7c:	4f0c      	ldr	r7, [pc, #48]	; (5eb0 <PHY_RandomReq+0x44>)
	value = trx_reg_read(reg);
    5e7e:	4e0d      	ldr	r6, [pc, #52]	; (5eb4 <PHY_RandomReq+0x48>)
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    5e80:	2303      	movs	r3, #3
    5e82:	4698      	mov	r8, r3
		delay_cycles_us(1);
    5e84:	2001      	movs	r0, #1
    5e86:	47b8      	blx	r7
	value = trx_reg_read(reg);
    5e88:	2006      	movs	r0, #6
    5e8a:	47b0      	blx	r6
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    5e8c:	0940      	lsrs	r0, r0, #5
		rnd |= rndValue << i;
    5e8e:	4643      	mov	r3, r8
    5e90:	4018      	ands	r0, r3
    5e92:	40a0      	lsls	r0, r4
    5e94:	4305      	orrs	r5, r0
    5e96:	b2ad      	uxth	r5, r5
    5e98:	3402      	adds	r4, #2
	for (uint8_t i = 0; i < 16; i += 2) {
    5e9a:	2c10      	cmp	r4, #16
    5e9c:	d1f2      	bne.n	5e84 <PHY_RandomReq+0x18>
	phySetRxState();
    5e9e:	4b06      	ldr	r3, [pc, #24]	; (5eb8 <PHY_RandomReq+0x4c>)
    5ea0:	4798      	blx	r3
}
    5ea2:	0028      	movs	r0, r5
    5ea4:	bc04      	pop	{r2}
    5ea6:	4690      	mov	r8, r2
    5ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5eaa:	46c0      	nop			; (mov r8, r8)
    5eac:	00005dad 	.word	0x00005dad
    5eb0:	00000155 	.word	0x00000155
    5eb4:	00006dcd 	.word	0x00006dcd
    5eb8:	00005de9 	.word	0x00005de9

00005ebc <PHY_Init>:
{
    5ebc:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    5ebe:	4b0d      	ldr	r3, [pc, #52]	; (5ef4 <PHY_Init+0x38>)
    5ec0:	4798      	blx	r3
	PhyReset();
    5ec2:	4b0d      	ldr	r3, [pc, #52]	; (5ef8 <PHY_Init+0x3c>)
    5ec4:	4798      	blx	r3
	phyRxState = false;
    5ec6:	2200      	movs	r2, #0
    5ec8:	4b0c      	ldr	r3, [pc, #48]	; (5efc <PHY_Init+0x40>)
    5eca:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    5ecc:	4e0c      	ldr	r6, [pc, #48]	; (5f00 <PHY_Init+0x44>)
	value = trx_reg_read(reg);
    5ece:	4d0d      	ldr	r5, [pc, #52]	; (5f04 <PHY_Init+0x48>)
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5ed0:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    5ed2:	2108      	movs	r1, #8
    5ed4:	2002      	movs	r0, #2
    5ed6:	47b0      	blx	r6
	value = trx_reg_read(reg);
    5ed8:	2001      	movs	r0, #1
    5eda:	47a8      	blx	r5
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5edc:	4020      	ands	r0, r4
    5ede:	2808      	cmp	r0, #8
    5ee0:	d1f7      	bne.n	5ed2 <PHY_Init+0x16>
	trx_reg_write(reg, value);
    5ee2:	212e      	movs	r1, #46	; 0x2e
    5ee4:	3804      	subs	r0, #4
    5ee6:	4c06      	ldr	r4, [pc, #24]	; (5f00 <PHY_Init+0x44>)
    5ee8:	47a0      	blx	r4
    5eea:	21a0      	movs	r1, #160	; 0xa0
    5eec:	200c      	movs	r0, #12
    5eee:	47a0      	blx	r4
}
    5ef0:	bd70      	pop	{r4, r5, r6, pc}
    5ef2:	46c0      	nop			; (mov r8, r8)
    5ef4:	00006c81 	.word	0x00006c81
    5ef8:	00006d9d 	.word	0x00006d9d
    5efc:	20000314 	.word	0x20000314
    5f00:	00006ec9 	.word	0x00006ec9
    5f04:	00006dcd 	.word	0x00006dcd

00005f08 <PHY_SetRxState>:
{
    5f08:	b510      	push	{r4, lr}
	phyRxState = rx;
    5f0a:	4b02      	ldr	r3, [pc, #8]	; (5f14 <PHY_SetRxState+0xc>)
    5f0c:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    5f0e:	4b02      	ldr	r3, [pc, #8]	; (5f18 <PHY_SetRxState+0x10>)
    5f10:	4798      	blx	r3
}
    5f12:	bd10      	pop	{r4, pc}
    5f14:	20000314 	.word	0x20000314
    5f18:	00005de9 	.word	0x00005de9

00005f1c <PHY_SetChannel>:
{
    5f1c:	b510      	push	{r4, lr}
    5f1e:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    5f20:	2008      	movs	r0, #8
    5f22:	4b05      	ldr	r3, [pc, #20]	; (5f38 <PHY_SetChannel+0x1c>)
    5f24:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    5f26:	231f      	movs	r3, #31
    5f28:	0001      	movs	r1, r0
    5f2a:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    5f2c:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    5f2e:	b2c9      	uxtb	r1, r1
    5f30:	2008      	movs	r0, #8
    5f32:	4b02      	ldr	r3, [pc, #8]	; (5f3c <PHY_SetChannel+0x20>)
    5f34:	4798      	blx	r3
}
    5f36:	bd10      	pop	{r4, pc}
    5f38:	00006dcd 	.word	0x00006dcd
    5f3c:	00006ec9 	.word	0x00006ec9

00005f40 <PHY_SetPanId>:
{
    5f40:	b530      	push	{r4, r5, lr}
    5f42:	b083      	sub	sp, #12
    5f44:	466b      	mov	r3, sp
    5f46:	1d9d      	adds	r5, r3, #6
    5f48:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    5f4a:	b2c1      	uxtb	r1, r0
    5f4c:	2022      	movs	r0, #34	; 0x22
    5f4e:	4c03      	ldr	r4, [pc, #12]	; (5f5c <PHY_SetPanId+0x1c>)
    5f50:	47a0      	blx	r4
    5f52:	7869      	ldrb	r1, [r5, #1]
    5f54:	2023      	movs	r0, #35	; 0x23
    5f56:	47a0      	blx	r4
}
    5f58:	b003      	add	sp, #12
    5f5a:	bd30      	pop	{r4, r5, pc}
    5f5c:	00006ec9 	.word	0x00006ec9

00005f60 <PHY_SetShortAddr>:
{
    5f60:	b570      	push	{r4, r5, r6, lr}
    5f62:	b082      	sub	sp, #8
    5f64:	466b      	mov	r3, sp
    5f66:	1d9e      	adds	r6, r3, #6
    5f68:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    5f6a:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    5f6c:	0021      	movs	r1, r4
    5f6e:	2020      	movs	r0, #32
    5f70:	4d05      	ldr	r5, [pc, #20]	; (5f88 <PHY_SetShortAddr+0x28>)
    5f72:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    5f74:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    5f76:	0031      	movs	r1, r6
    5f78:	2021      	movs	r0, #33	; 0x21
    5f7a:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    5f7c:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    5f7e:	b2e1      	uxtb	r1, r4
    5f80:	202d      	movs	r0, #45	; 0x2d
    5f82:	47a8      	blx	r5
}
    5f84:	b002      	add	sp, #8
    5f86:	bd70      	pop	{r4, r5, r6, pc}
    5f88:	00006ec9 	.word	0x00006ec9

00005f8c <PHY_Sleep>:
{
    5f8c:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    5f8e:	2008      	movs	r0, #8
    5f90:	4b04      	ldr	r3, [pc, #16]	; (5fa4 <PHY_Sleep+0x18>)
    5f92:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    5f94:	2280      	movs	r2, #128	; 0x80
    5f96:	0352      	lsls	r2, r2, #13
    5f98:	4b03      	ldr	r3, [pc, #12]	; (5fa8 <PHY_Sleep+0x1c>)
    5f9a:	619a      	str	r2, [r3, #24]
	phyState = PHY_STATE_SLEEP;
    5f9c:	2202      	movs	r2, #2
    5f9e:	4b03      	ldr	r3, [pc, #12]	; (5fac <PHY_Sleep+0x20>)
    5fa0:	701a      	strb	r2, [r3, #0]
}
    5fa2:	bd10      	pop	{r4, pc}
    5fa4:	00005dad 	.word	0x00005dad
    5fa8:	41004400 	.word	0x41004400
    5fac:	20000315 	.word	0x20000315

00005fb0 <PHY_EdReq>:
{
    5fb0:	b570      	push	{r4, r5, r6, lr}
	phyTrxSetState(TRX_CMD_PLL_ON);
    5fb2:	2009      	movs	r0, #9
    5fb4:	4d12      	ldr	r5, [pc, #72]	; (6000 <PHY_EdReq+0x50>)
    5fb6:	47a8      	blx	r5
	value = trx_reg_read(reg);
    5fb8:	200f      	movs	r0, #15
    5fba:	4c12      	ldr	r4, [pc, #72]	; (6004 <PHY_EdReq+0x54>)
    5fbc:	47a0      	blx	r4
    5fbe:	2015      	movs	r0, #21
    5fc0:	47a0      	blx	r4
    5fc2:	0006      	movs	r6, r0
	phyWriteRegister(RX_SYN_REG, (prev_rx_pdt_dis | (1<<7)));
    5fc4:	2180      	movs	r1, #128	; 0x80
    5fc6:	4249      	negs	r1, r1
    5fc8:	4301      	orrs	r1, r0
	trx_reg_write(reg, value);
    5fca:	b2c9      	uxtb	r1, r1
    5fcc:	2015      	movs	r0, #21
    5fce:	4c0e      	ldr	r4, [pc, #56]	; (6008 <PHY_EdReq+0x58>)
    5fd0:	47a0      	blx	r4
	phyTrxSetState(TRX_CMD_RX_ON);
    5fd2:	2006      	movs	r0, #6
    5fd4:	47a8      	blx	r5
	trx_reg_write(reg, value);
    5fd6:	21ff      	movs	r1, #255	; 0xff
    5fd8:	2007      	movs	r0, #7
    5fda:	47a0      	blx	r4
	value = trx_reg_read(reg);
    5fdc:	4d09      	ldr	r5, [pc, #36]	; (6004 <PHY_EdReq+0x54>)
	while (0 == (phyReadRegister(IRQ_STATUS_REG) & (1 << CCA_ED_DONE))) {
    5fde:	2410      	movs	r4, #16
	value = trx_reg_read(reg);
    5fe0:	200f      	movs	r0, #15
    5fe2:	47a8      	blx	r5
	while (0 == (phyReadRegister(IRQ_STATUS_REG) & (1 << CCA_ED_DONE))) {
    5fe4:	4204      	tst	r4, r0
    5fe6:	d0fb      	beq.n	5fe0 <PHY_EdReq+0x30>
	value = trx_reg_read(reg);
    5fe8:	2007      	movs	r0, #7
    5fea:	4b06      	ldr	r3, [pc, #24]	; (6004 <PHY_EdReq+0x54>)
    5fec:	4798      	blx	r3
    5fee:	0004      	movs	r4, r0
	phySetRxState();
    5ff0:	4b06      	ldr	r3, [pc, #24]	; (600c <PHY_EdReq+0x5c>)
    5ff2:	4798      	blx	r3
	trx_reg_write(reg, value);
    5ff4:	0031      	movs	r1, r6
    5ff6:	2015      	movs	r0, #21
    5ff8:	4b03      	ldr	r3, [pc, #12]	; (6008 <PHY_EdReq+0x58>)
    5ffa:	4798      	blx	r3
}
    5ffc:	0020      	movs	r0, r4
    5ffe:	bd70      	pop	{r4, r5, r6, pc}
    6000:	00005dad 	.word	0x00005dad
    6004:	00006dcd 	.word	0x00006dcd
    6008:	00006ec9 	.word	0x00006ec9
    600c:	00005de9 	.word	0x00005de9

00006010 <PHY_SetIEEEAddr>:

/*************************************************************************//**
*****************************************************************************/
// Setting the IEEE address
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    6010:	b570      	push	{r4, r5, r6, lr}
    6012:	0005      	movs	r5, r0
    6014:	2424      	movs	r4, #36	; 0x24
	uint8_t *ptr_to_reg = ieee_addr;
	for (uint8_t i = 0; i < 8; i++) {
		trx_reg_write((IEEE_ADDR_0_REG + i), *ptr_to_reg);
    6016:	4e05      	ldr	r6, [pc, #20]	; (602c <PHY_SetIEEEAddr+0x1c>)
    6018:	7829      	ldrb	r1, [r5, #0]
    601a:	0020      	movs	r0, r4
    601c:	47b0      	blx	r6
		ptr_to_reg++;
    601e:	3501      	adds	r5, #1
    6020:	3401      	adds	r4, #1
    6022:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < 8; i++) {
    6024:	2c2c      	cmp	r4, #44	; 0x2c
    6026:	d1f7      	bne.n	6018 <PHY_SetIEEEAddr+0x8>
	}
}
    6028:	bd70      	pop	{r4, r5, r6, pc}
    602a:	46c0      	nop			; (mov r8, r8)
    602c:	00006ec9 	.word	0x00006ec9

00006030 <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
// Handle Packet Received
void PHY_TaskHandler(void)
{
    6030:	b570      	push	{r4, r5, r6, lr}
    6032:	b082      	sub	sp, #8
	if (PHY_STATE_SLEEP == phyState)
    6034:	4b36      	ldr	r3, [pc, #216]	; (6110 <PHY_TaskHandler+0xe0>)
    6036:	781b      	ldrb	r3, [r3, #0]
    6038:	2b02      	cmp	r3, #2
    603a:	d00a      	beq.n	6052 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    603c:	200f      	movs	r0, #15
    603e:	4b35      	ldr	r3, [pc, #212]	; (6114 <PHY_TaskHandler+0xe4>)
    6040:	4798      	blx	r3
	{
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END))
    6042:	0703      	lsls	r3, r0, #28
    6044:	d505      	bpl.n	6052 <PHY_TaskHandler+0x22>
	{
		if (PHY_STATE_IDLE == phyState)
    6046:	4b32      	ldr	r3, [pc, #200]	; (6110 <PHY_TaskHandler+0xe0>)
    6048:	781b      	ldrb	r3, [r3, #0]
    604a:	2b01      	cmp	r3, #1
    604c:	d003      	beq.n	6056 <PHY_TaskHandler+0x26>
					}
			    }
				phyWaitState(TRX_STATUS_RX_AACK_ON);
			}
		}
		else if (PHY_STATE_TX_WAIT_END == phyState)
    604e:	2b03      	cmp	r3, #3
    6050:	d045      	beq.n	60de <PHY_TaskHandler+0xae>
			phySetRxState();
			phyState = PHY_STATE_IDLE;
			PHY_DataConf(status);
		}
	}
}
    6052:	b002      	add	sp, #8
    6054:	bd70      	pop	{r4, r5, r6, pc}
				if (RxBuffer[i].PayloadLen == 0)
    6056:	4b30      	ldr	r3, [pc, #192]	; (6118 <PHY_TaskHandler+0xe8>)
    6058:	781c      	ldrb	r4, [r3, #0]
    605a:	2c00      	cmp	r4, #0
    605c:	d010      	beq.n	6080 <PHY_TaskHandler+0x50>
    605e:	237f      	movs	r3, #127	; 0x7f
    6060:	4a2d      	ldr	r2, [pc, #180]	; (6118 <PHY_TaskHandler+0xe8>)
    6062:	5cd3      	ldrb	r3, [r2, r3]
    6064:	2b00      	cmp	r3, #0
    6066:	d00a      	beq.n	607e <PHY_TaskHandler+0x4e>
    6068:	23fe      	movs	r3, #254	; 0xfe
    606a:	5cd3      	ldrb	r3, [r2, r3]
    606c:	2b00      	cmp	r3, #0
    606e:	d024      	beq.n	60ba <PHY_TaskHandler+0x8a>
    6070:	237e      	movs	r3, #126	; 0x7e
    6072:	33ff      	adds	r3, #255	; 0xff
    6074:	5cd3      	ldrb	r3, [r2, r3]
			for (i = 0; i < BANK_SIZE; i++)
    6076:	2403      	movs	r4, #3
				if (RxBuffer[i].PayloadLen == 0)
    6078:	2b00      	cmp	r3, #0
    607a:	d1ea      	bne.n	6052 <PHY_TaskHandler+0x22>
    607c:	e000      	b.n	6080 <PHY_TaskHandler+0x50>
			for (i = 0; i < BANK_SIZE; i++)
    607e:	2401      	movs	r4, #1
				trx_frame_read(&size, 1);
    6080:	466b      	mov	r3, sp
    6082:	1ddd      	adds	r5, r3, #7
    6084:	2101      	movs	r1, #1
    6086:	0028      	movs	r0, r5
    6088:	4e24      	ldr	r6, [pc, #144]	; (611c <PHY_TaskHandler+0xec>)
    608a:	47b0      	blx	r6
			 	trx_frame_read(phyRxBuffer, size + 2);
    608c:	7829      	ldrb	r1, [r5, #0]
    608e:	3102      	adds	r1, #2
    6090:	b2c9      	uxtb	r1, r1
    6092:	4823      	ldr	r0, [pc, #140]	; (6120 <PHY_TaskHandler+0xf0>)
    6094:	47b0      	blx	r6
				RxBuffer[RxBank].PayloadLen = size+2;
    6096:	0021      	movs	r1, r4
    6098:	7828      	ldrb	r0, [r5, #0]
    609a:	1c83      	adds	r3, r0, #2
    609c:	b2db      	uxtb	r3, r3
    609e:	01e2      	lsls	r2, r4, #7
    60a0:	1b14      	subs	r4, r2, r4
    60a2:	4a1d      	ldr	r2, [pc, #116]	; (6118 <PHY_TaskHandler+0xe8>)
    60a4:	54a3      	strb	r3, [r4, r2]
				if (RxBuffer[RxBank].PayloadLen < RX_PACKET_SIZE)
    60a6:	2b7d      	cmp	r3, #125	; 0x7d
    60a8:	d909      	bls.n	60be <PHY_TaskHandler+0x8e>
	value = trx_reg_read(reg);
    60aa:	4d1a      	ldr	r5, [pc, #104]	; (6114 <PHY_TaskHandler+0xe4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    60ac:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    60ae:	2001      	movs	r0, #1
    60b0:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    60b2:	4020      	ands	r0, r4
    60b4:	2816      	cmp	r0, #22
    60b6:	d1fa      	bne.n	60ae <PHY_TaskHandler+0x7e>
    60b8:	e7cb      	b.n	6052 <PHY_TaskHandler+0x22>
			for (i = 0; i < BANK_SIZE; i++)
    60ba:	2402      	movs	r4, #2
    60bc:	e7e0      	b.n	6080 <PHY_TaskHandler+0x50>
					for (i = 1; i <= size+2; i++)
    60be:	3002      	adds	r0, #2
    60c0:	2201      	movs	r2, #1
    60c2:	2301      	movs	r3, #1
						RxBuffer[RxBank].Payload[i-1] = phyRxBuffer[i];
    60c4:	01cc      	lsls	r4, r1, #7
    60c6:	1a61      	subs	r1, r4, r1
    60c8:	4c13      	ldr	r4, [pc, #76]	; (6118 <PHY_TaskHandler+0xe8>)
    60ca:	1864      	adds	r4, r4, r1
    60cc:	4d14      	ldr	r5, [pc, #80]	; (6120 <PHY_TaskHandler+0xf0>)
    60ce:	5ca9      	ldrb	r1, [r5, r2]
    60d0:	54a1      	strb	r1, [r4, r2]
					for (i = 1; i <= size+2; i++)
    60d2:	3301      	adds	r3, #1
    60d4:	b2db      	uxtb	r3, r3
    60d6:	001a      	movs	r2, r3
    60d8:	4283      	cmp	r3, r0
    60da:	ddf8      	ble.n	60ce <PHY_TaskHandler+0x9e>
    60dc:	e7e5      	b.n	60aa <PHY_TaskHandler+0x7a>
	value = trx_reg_read(reg);
    60de:	2002      	movs	r0, #2
    60e0:	4b0c      	ldr	r3, [pc, #48]	; (6114 <PHY_TaskHandler+0xe4>)
    60e2:	4798      	blx	r3
			uint8_t status = (phyReadRegister(TRX_STATE_REG) >>  TRAC_STATUS) & 7;
    60e4:	0940      	lsrs	r0, r0, #5
    60e6:	b2c4      	uxtb	r4, r0
   			if (TRAC_STATUS_SUCCESS == status)
    60e8:	2c00      	cmp	r4, #0
    60ea:	d004      	beq.n	60f6 <PHY_TaskHandler+0xc6>
			else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    60ec:	2c03      	cmp	r4, #3
    60ee:	d00b      	beq.n	6108 <PHY_TaskHandler+0xd8>
			else if (TRAC_STATUS_NO_ACK == status)
    60f0:	2c05      	cmp	r4, #5
    60f2:	d00b      	beq.n	610c <PHY_TaskHandler+0xdc>
				status = PHY_STATUS_ERROR;
    60f4:	2401      	movs	r4, #1
			phySetRxState();
    60f6:	4b0b      	ldr	r3, [pc, #44]	; (6124 <PHY_TaskHandler+0xf4>)
    60f8:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    60fa:	2201      	movs	r2, #1
    60fc:	4b04      	ldr	r3, [pc, #16]	; (6110 <PHY_TaskHandler+0xe0>)
    60fe:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    6100:	0020      	movs	r0, r4
    6102:	4b09      	ldr	r3, [pc, #36]	; (6128 <PHY_TaskHandler+0xf8>)
    6104:	4798      	blx	r3
    6106:	e7a4      	b.n	6052 <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    6108:	2402      	movs	r4, #2
    610a:	e7f4      	b.n	60f6 <PHY_TaskHandler+0xc6>
				status = PHY_STATUS_NO_ACK;
    610c:	2403      	movs	r4, #3
    610e:	e7f2      	b.n	60f6 <PHY_TaskHandler+0xc6>
    6110:	20000315 	.word	0x20000315
    6114:	00006dcd 	.word	0x00006dcd
    6118:	20000b90 	.word	0x20000b90
    611c:	00006fc9 	.word	0x00006fc9
    6120:	20000294 	.word	0x20000294
    6124:	00005de9 	.word	0x00005de9
    6128:	00005d51 	.word	0x00005d51

0000612c <stb_init>:
 * @brief STB Initialization
 *
 * This function initializes the STB.
 */
void stb_init(void)
{
    612c:	b510      	push	{r4, lr}
	sal_init();
    612e:	4b01      	ldr	r3, [pc, #4]	; (6134 <stb_init+0x8>)
    6130:	4798      	blx	r3
}
    6132:	bd10      	pop	{r4, pc}
    6134:	00006a55 	.word	0x00006a55

00006138 <stb_ccm_secure>:
		uint8_t *key,
		uint8_t hdr_len,
		uint8_t pld_len,
		uint8_t sec_level,
		uint8_t aes_dir)
{
    6138:	b5f0      	push	{r4, r5, r6, r7, lr}
    613a:	46de      	mov	lr, fp
    613c:	4657      	mov	r7, sl
    613e:	464e      	mov	r6, r9
    6140:	4645      	mov	r5, r8
    6142:	b5e0      	push	{r5, r6, r7, lr}
    6144:	b08b      	sub	sp, #44	; 0x2c
    6146:	9003      	str	r0, [sp, #12]
    6148:	000d      	movs	r5, r1
    614a:	0014      	movs	r4, r2
    614c:	9304      	str	r3, [sp, #16]
    614e:	ab14      	add	r3, sp, #80	; 0x50
    6150:	781e      	ldrb	r6, [r3, #0]
    6152:	ab15      	add	r3, sp, #84	; 0x54
    6154:	781f      	ldrb	r7, [r3, #0]
    6156:	ab16      	add	r3, sp, #88	; 0x58
    6158:	781b      	ldrb	r3, [r3, #0]
    615a:	469a      	mov	sl, r3
	uint8_t nonce_0; /* nonce[0] for MIC computation. */
	uint8_t mic_len = 0;
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;

	if (stb_restart_required) {
    615c:	4b77      	ldr	r3, [pc, #476]	; (633c <stb_ccm_secure+0x204>)
    615e:	781b      	ldrb	r3, [r3, #0]
    6160:	2b00      	cmp	r3, #0
    6162:	d007      	beq.n	6174 <stb_ccm_secure+0x3c>
#if (SAL_TYPE != ATXMEGA_SAL)
		prev_trx_status = tal_trx_status;
    6164:	2202      	movs	r2, #2
    6166:	4b76      	ldr	r3, [pc, #472]	; (6340 <stb_ccm_secure+0x208>)
    6168:	701a      	strb	r2, [r3, #0]
		if (tal_trx_status == TRX_SLEEP) {
			PHY_Wakeup();
		}
#endif
		sal_aes_restart();
    616a:	4b76      	ldr	r3, [pc, #472]	; (6344 <stb_ccm_secure+0x20c>)
    616c:	4798      	blx	r3
		stb_restart_required = false;
    616e:	2200      	movs	r2, #0
    6170:	4b72      	ldr	r3, [pc, #456]	; (633c <stb_ccm_secure+0x204>)
    6172:	701a      	strb	r2, [r3, #0]
	}

	switch (sec_level) {
    6174:	2f07      	cmp	r7, #7
    6176:	d817      	bhi.n	61a8 <stb_ccm_secure+0x70>
    6178:	00bb      	lsls	r3, r7, #2
    617a:	4a73      	ldr	r2, [pc, #460]	; (6348 <stb_ccm_secure+0x210>)
    617c:	58d3      	ldr	r3, [r2, r3]
    617e:	469f      	mov	pc, r3
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    6180:	2300      	movs	r3, #0
    6182:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
		break;

	case SECURITY_02_LEVEL:
		/* MIC-64 & No Encryption at Security Level -2 */
		mic_len = LEN_MIC_64;
    6184:	2708      	movs	r7, #8
    6186:	e0bb      	b.n	6300 <stb_ccm_secure+0x1c8>
		break;

	case SECURITY_04_LEVEL:
		/* No MIC & Encryption at Security Level -4 */
		mic_len = LEN_MIC_00;
		enc_flag = ENCRYPTION_REQD;
    6188:	2301      	movs	r3, #1
    618a:	4698      	mov	r8, r3
		mic_len = LEN_MIC_00;
    618c:	2700      	movs	r7, #0
		break;
    618e:	e0b7      	b.n	6300 <stb_ccm_secure+0x1c8>

	case SECURITY_05_LEVEL:
		/* MIC-32 & Encryption at Security Level -5 */
		mic_len = LEN_MIC_32;
		enc_flag = ENCRYPTION_REQD;
    6190:	2301      	movs	r3, #1
    6192:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    6194:	2704      	movs	r7, #4
		break;
    6196:	e0b3      	b.n	6300 <stb_ccm_secure+0x1c8>

	case SECURITY_06_LEVEL:
		/* MIC-64 & Encryption at Security Level -6 */
		mic_len = LEN_MIC_64;
		enc_flag = ENCRYPTION_REQD;
    6198:	2301      	movs	r3, #1
    619a:	4698      	mov	r8, r3
		mic_len = LEN_MIC_64;
    619c:	2708      	movs	r7, #8
		break;
    619e:	e0af      	b.n	6300 <stb_ccm_secure+0x1c8>

	case SECURITY_07_LEVEL:
		/* MIC-128 & Encryption at Security Level -7 */
		mic_len = LEN_MIC_128;
		enc_flag = ENCRYPTION_REQD;
    61a0:	2301      	movs	r3, #1
    61a2:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    61a4:	2710      	movs	r7, #16
		break;
    61a6:	e0ab      	b.n	6300 <stb_ccm_secure+0x1c8>
		break;
	}

	/* Test on correct parameters. */

	if ((sec_level & ~0x7) ||
    61a8:	2307      	movs	r3, #7
    61aa:	439f      	bics	r7, r3
    61ac:	d000      	beq.n	61b0 <stb_ccm_secure+0x78>
    61ae:	e0b5      	b.n	631c <stb_ccm_secure+0x1e4>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    61b0:	46b8      	mov	r8, r7
    61b2:	e0a5      	b.n	6300 <stb_ccm_secure+0x1c8>
			(nonce == NULL) ||
			((uint16_t)pld_len + (uint16_t)hdr_len +
			(uint16_t)mic_len > 127)
			) {
#if (SAL_TYPE != ATXMEGA_SAL)
		TRX_SLEEP();
    61b4:	4b65      	ldr	r3, [pc, #404]	; (634c <stb_ccm_secure+0x214>)
    61b6:	4798      	blx	r3
    61b8:	e0b5      	b.n	6326 <stb_ccm_secure+0x1ee>
		sal_aes_clean_up();
#endif
		return (STB_CCM_ILLPARM);
	}

	if (key_change && (key == NULL)) {
    61ba:	4b65      	ldr	r3, [pc, #404]	; (6350 <stb_ccm_secure+0x218>)
    61bc:	781b      	ldrb	r3, [r3, #0]
    61be:	2b00      	cmp	r3, #0
    61c0:	d01a      	beq.n	61f8 <stb_ccm_secure+0xc0>
    61c2:	2c00      	cmp	r4, #0
    61c4:	d00d      	beq.n	61e2 <stb_ccm_secure+0xaa>
	if (key_change) {
		/*
		 * Key must be non-NULL because of test above, and
		 * ECB encryption is always the initial encryption mode.
		 */
		sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    61c6:	2200      	movs	r2, #0
    61c8:	2100      	movs	r1, #0
    61ca:	0020      	movs	r0, r4
    61cc:	4b61      	ldr	r3, [pc, #388]	; (6354 <stb_ccm_secure+0x21c>)
    61ce:	4798      	blx	r3
		memcpy(last_key, key, AES_KEYSIZE);
    61d0:	2210      	movs	r2, #16
    61d2:	0021      	movs	r1, r4
    61d4:	4860      	ldr	r0, [pc, #384]	; (6358 <stb_ccm_secure+0x220>)
    61d6:	4b61      	ldr	r3, [pc, #388]	; (635c <stb_ccm_secure+0x224>)
    61d8:	4798      	blx	r3
		key_change = false;
    61da:	2200      	movs	r2, #0
    61dc:	4b5c      	ldr	r3, [pc, #368]	; (6350 <stb_ccm_secure+0x218>)
    61de:	701a      	strb	r2, [r3, #0]
    61e0:	e01e      	b.n	6220 <stb_ccm_secure+0xe8>
		TRX_SLEEP();
    61e2:	4b57      	ldr	r3, [pc, #348]	; (6340 <stb_ccm_secure+0x208>)
    61e4:	781b      	ldrb	r3, [r3, #0]
    61e6:	2b01      	cmp	r3, #1
    61e8:	d003      	beq.n	61f2 <stb_ccm_secure+0xba>
		sal_aes_clean_up();
    61ea:	4b5d      	ldr	r3, [pc, #372]	; (6360 <stb_ccm_secure+0x228>)
    61ec:	4798      	blx	r3
		return (STB_CCM_KEYMISS);
    61ee:	2002      	movs	r0, #2
    61f0:	e09c      	b.n	632c <stb_ccm_secure+0x1f4>
		TRX_SLEEP();
    61f2:	4b56      	ldr	r3, [pc, #344]	; (634c <stb_ccm_secure+0x214>)
    61f4:	4798      	blx	r3
    61f6:	e7f8      	b.n	61ea <stb_ccm_secure+0xb2>
	if (!key_change && key != NULL) { /* There was some previous key. */
    61f8:	2c00      	cmp	r4, #0
    61fa:	d011      	beq.n	6220 <stb_ccm_secure+0xe8>
    61fc:	220f      	movs	r2, #15
			key_change |= (last_key[i] ^ key[i]);
    61fe:	4956      	ldr	r1, [pc, #344]	; (6358 <stb_ccm_secure+0x220>)
    6200:	0018      	movs	r0, r3
    6202:	46ac      	mov	ip, r5
    6204:	5c53      	ldrb	r3, [r2, r1]
    6206:	5ca5      	ldrb	r5, [r4, r2]
    6208:	406b      	eors	r3, r5
    620a:	4303      	orrs	r3, r0
    620c:	1e58      	subs	r0, r3, #1
    620e:	4183      	sbcs	r3, r0
    6210:	b2d8      	uxtb	r0, r3
		for (i = AES_BLOCKSIZE; i--; /* */) {
    6212:	3a01      	subs	r2, #1
    6214:	d2f6      	bcs.n	6204 <stb_ccm_secure+0xcc>
    6216:	4665      	mov	r5, ip
    6218:	4a4d      	ldr	r2, [pc, #308]	; (6350 <stb_ccm_secure+0x218>)
    621a:	7010      	strb	r0, [r2, #0]
	if (key_change) {
    621c:	2800      	cmp	r0, #0
    621e:	d1d2      	bne.n	61c6 <stb_ccm_secure+0x8e>
	}

	/* Prepare nonce. */
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */

	if (mic_len > 0) {
    6220:	2f00      	cmp	r7, #0
    6222:	d129      	bne.n	6278 <stb_ccm_secure+0x140>
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */
    6224:	2301      	movs	r3, #1
    6226:	702b      	strb	r3, [r5, #0]
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
	}

	if (hdr_len) {
    6228:	9b04      	ldr	r3, [sp, #16]
    622a:	2b00      	cmp	r3, #0
    622c:	d003      	beq.n	6236 <stb_ccm_secure+0xfe>
		nonce[0] |= ADATA;
    622e:	782b      	ldrb	r3, [r5, #0]
    6230:	2240      	movs	r2, #64	; 0x40
    6232:	4313      	orrs	r3, r2
    6234:	702b      	strb	r3, [r5, #0]
	}

	nonce_0 = nonce[0];
    6236:	782b      	ldrb	r3, [r5, #0]
    6238:	4699      	mov	r9, r3
	nonce[AES_BLOCKSIZE - 2] = 0;
    623a:	2300      	movs	r3, #0
    623c:	73ab      	strb	r3, [r5, #14]

	if (aes_dir == AES_DIR_ENCRYPT) {
    623e:	4653      	mov	r3, sl
    6240:	2b00      	cmp	r3, #0
    6242:	d12a      	bne.n	629a <stb_ccm_secure+0x162>
		/* Authenticate. */
		if (mic_len > 0) {
    6244:	2f00      	cmp	r7, #0
    6246:	d003      	beq.n	6250 <stb_ccm_secure+0x118>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    6248:	73ee      	strb	r6, [r5, #15]

			if (ENCRYPTION_REQD == enc_flag) {
    624a:	4643      	mov	r3, r8
    624c:	2b01      	cmp	r3, #1
    624e:	d01a      	beq.n	6286 <stb_ccm_secure+0x14e>
						hdr_len,
						pld_len);
			}
		}

		nonce[0] = PLAINTEXT_FLAG;
    6250:	2301      	movs	r3, #1
    6252:	702b      	strb	r3, [r5, #0]
		encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    6254:	9b03      	ldr	r3, [sp, #12]
    6256:	9a04      	ldr	r2, [sp, #16]
    6258:	4694      	mov	ip, r2
    625a:	4463      	add	r3, ip
    625c:	0018      	movs	r0, r3
    625e:	0033      	movs	r3, r6
    6260:	003a      	movs	r2, r7
    6262:	0029      	movs	r1, r5
    6264:	4c3f      	ldr	r4, [pc, #252]	; (6364 <stb_ccm_secure+0x22c>)
    6266:	47a0      	blx	r4
			}
		}
	}

#if (SAL_TYPE != ATXMEGA_SAL)
	TRX_SLEEP();
    6268:	4b35      	ldr	r3, [pc, #212]	; (6340 <stb_ccm_secure+0x208>)
    626a:	781b      	ldrb	r3, [r3, #0]
    626c:	2b01      	cmp	r3, #1
    626e:	d03d      	beq.n	62ec <stb_ccm_secure+0x1b4>
	sal_aes_clean_up();
    6270:	4b3b      	ldr	r3, [pc, #236]	; (6360 <stb_ccm_secure+0x228>)
    6272:	4798      	blx	r3
#endif
	return (STB_CCM_OK);
    6274:	2000      	movs	r0, #0
    6276:	e059      	b.n	632c <stb_ccm_secure+0x1f4>
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
    6278:	9b05      	ldr	r3, [sp, #20]
    627a:	3b02      	subs	r3, #2
    627c:	009b      	lsls	r3, r3, #2
    627e:	2201      	movs	r2, #1
    6280:	4313      	orrs	r3, r2
    6282:	702b      	strb	r3, [r5, #0]
    6284:	e7d0      	b.n	6228 <stb_ccm_secure+0xf0>
						buffer + hdr_len + pld_len,
    6286:	9b04      	ldr	r3, [sp, #16]
    6288:	1999      	adds	r1, r3, r6
				compute_mic(buffer,
    628a:	9803      	ldr	r0, [sp, #12]
    628c:	4684      	mov	ip, r0
    628e:	4461      	add	r1, ip
    6290:	9600      	str	r6, [sp, #0]
    6292:	002a      	movs	r2, r5
    6294:	4c34      	ldr	r4, [pc, #208]	; (6368 <stb_ccm_secure+0x230>)
    6296:	47a0      	blx	r4
    6298:	e7da      	b.n	6250 <stb_ccm_secure+0x118>
		if (enc_flag == ENCRYPTION_REQD) {
    629a:	4643      	mov	r3, r8
    629c:	2b01      	cmp	r3, #1
    629e:	d00d      	beq.n	62bc <stb_ccm_secure+0x184>
		if (mic_len > 0) {
    62a0:	2f00      	cmp	r7, #0
    62a2:	d0e1      	beq.n	6268 <stb_ccm_secure+0x130>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    62a4:	73ee      	strb	r6, [r5, #15]
			buffer += hdr_len + pld_len;
    62a6:	9b03      	ldr	r3, [sp, #12]
    62a8:	445b      	add	r3, fp
    62aa:	0018      	movs	r0, r3
			if (memcmp(buffer, rcvd_mic, mic_len)) {
    62ac:	003a      	movs	r2, r7
    62ae:	a906      	add	r1, sp, #24
    62b0:	4b2e      	ldr	r3, [pc, #184]	; (636c <stb_ccm_secure+0x234>)
    62b2:	4798      	blx	r3
    62b4:	2800      	cmp	r0, #0
    62b6:	d0d7      	beq.n	6268 <stb_ccm_secure+0x130>
				return STB_CCM_MICERR;
    62b8:	2003      	movs	r0, #3
    62ba:	e037      	b.n	632c <stb_ccm_secure+0x1f4>
			nonce[0] = PLAINTEXT_FLAG;
    62bc:	702b      	strb	r3, [r5, #0]
			encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    62be:	9b03      	ldr	r3, [sp, #12]
    62c0:	9a04      	ldr	r2, [sp, #16]
    62c2:	4694      	mov	ip, r2
    62c4:	4463      	add	r3, ip
    62c6:	0018      	movs	r0, r3
    62c8:	0033      	movs	r3, r6
    62ca:	003a      	movs	r2, r7
    62cc:	0029      	movs	r1, r5
    62ce:	4c25      	ldr	r4, [pc, #148]	; (6364 <stb_ccm_secure+0x22c>)
    62d0:	47a0      	blx	r4
		if (mic_len > 0) {
    62d2:	2f00      	cmp	r7, #0
    62d4:	d0c8      	beq.n	6268 <stb_ccm_secure+0x130>
			nonce[0] = nonce_0;
    62d6:	464b      	mov	r3, r9
    62d8:	702b      	strb	r3, [r5, #0]
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    62da:	73ee      	strb	r6, [r5, #15]
				compute_mic(buffer,
    62dc:	9600      	str	r6, [sp, #0]
    62de:	9b04      	ldr	r3, [sp, #16]
    62e0:	002a      	movs	r2, r5
    62e2:	a906      	add	r1, sp, #24
    62e4:	9803      	ldr	r0, [sp, #12]
    62e6:	4c20      	ldr	r4, [pc, #128]	; (6368 <stb_ccm_secure+0x230>)
    62e8:	47a0      	blx	r4
    62ea:	e7dc      	b.n	62a6 <stb_ccm_secure+0x16e>
	TRX_SLEEP();
    62ec:	4b17      	ldr	r3, [pc, #92]	; (634c <stb_ccm_secure+0x214>)
    62ee:	4798      	blx	r3
    62f0:	e7be      	b.n	6270 <stb_ccm_secure+0x138>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    62f2:	2300      	movs	r3, #0
    62f4:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    62f6:	2704      	movs	r7, #4
    62f8:	e002      	b.n	6300 <stb_ccm_secure+0x1c8>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    62fa:	2300      	movs	r3, #0
    62fc:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    62fe:	2710      	movs	r7, #16
	if ((sec_level & ~0x7) ||
    6300:	9b03      	ldr	r3, [sp, #12]
    6302:	2b00      	cmp	r3, #0
    6304:	d00a      	beq.n	631c <stb_ccm_secure+0x1e4>
			(buffer == NULL) ||
    6306:	2d00      	cmp	r5, #0
    6308:	d008      	beq.n	631c <stb_ccm_secure+0x1e4>
			((uint16_t)pld_len + (uint16_t)hdr_len +
    630a:	9b04      	ldr	r3, [sp, #16]
    630c:	469b      	mov	fp, r3
    630e:	44b3      	add	fp, r6
			(uint16_t)mic_len > 127)
    6310:	9705      	str	r7, [sp, #20]
			((uint16_t)pld_len + (uint16_t)hdr_len +
    6312:	465b      	mov	r3, fp
    6314:	19db      	adds	r3, r3, r7
			(nonce == NULL) ||
    6316:	2b7f      	cmp	r3, #127	; 0x7f
    6318:	dc00      	bgt.n	631c <stb_ccm_secure+0x1e4>
    631a:	e74e      	b.n	61ba <stb_ccm_secure+0x82>
		TRX_SLEEP();
    631c:	4b08      	ldr	r3, [pc, #32]	; (6340 <stb_ccm_secure+0x208>)
    631e:	781b      	ldrb	r3, [r3, #0]
    6320:	2b01      	cmp	r3, #1
    6322:	d100      	bne.n	6326 <stb_ccm_secure+0x1ee>
    6324:	e746      	b.n	61b4 <stb_ccm_secure+0x7c>
		sal_aes_clean_up();
    6326:	4b0e      	ldr	r3, [pc, #56]	; (6360 <stb_ccm_secure+0x228>)
    6328:	4798      	blx	r3
		return (STB_CCM_ILLPARM);
    632a:	2001      	movs	r0, #1
}
    632c:	b00b      	add	sp, #44	; 0x2c
    632e:	bc3c      	pop	{r2, r3, r4, r5}
    6330:	4690      	mov	r8, r2
    6332:	4699      	mov	r9, r3
    6334:	46a2      	mov	sl, r4
    6336:	46ab      	mov	fp, r5
    6338:	bdf0      	pop	{r4, r5, r6, r7, pc}
    633a:	46c0      	nop			; (mov r8, r8)
    633c:	20000329 	.word	0x20000329
    6340:	20000328 	.word	0x20000328
    6344:	00006a59 	.word	0x00006a59
    6348:	0000eb3c 	.word	0x0000eb3c
    634c:	00005f8d 	.word	0x00005f8d
    6350:	2000006c 	.word	0x2000006c
    6354:	00006b19 	.word	0x00006b19
    6358:	20000318 	.word	0x20000318
    635c:	0000c79f 	.word	0x0000c79f
    6360:	00006aa9 	.word	0x00006aa9
    6364:	00006461 	.word	0x00006461
    6368:	000063d5 	.word	0x000063d5
    636c:	0000c781 	.word	0x0000c781

00006370 <encrypt_with_padding>:
 *
 * @param start Pointer to start address
 * @param buflen Number of bytes to be encrypted; if 0, nothing happens
 */
void encrypt_with_padding(uint8_t *start, uint8_t buflen)
{
    6370:	b5f0      	push	{r4, r5, r6, r7, lr}
    6372:	b085      	sub	sp, #20
    6374:	0004      	movs	r4, r0
    6376:	000e      	movs	r6, r1
	/* Encrypt the "full blocks". */
	while (buflen >= AES_BLOCKSIZE) {
    6378:	290f      	cmp	r1, #15
    637a:	d90f      	bls.n	639c <encrypt_with_padding+0x2c>
    637c:	000d      	movs	r5, r1
    637e:	3d10      	subs	r5, #16
    6380:	b2ed      	uxtb	r5, r5
    6382:	092d      	lsrs	r5, r5, #4
    6384:	3501      	adds	r5, #1
    6386:	012d      	lsls	r5, r5, #4
    6388:	1945      	adds	r5, r0, r5
#if (SAL_TYPE == AT86RF2xx)
		sal_aes_wrrd(start, NULL);
    638a:	4f0f      	ldr	r7, [pc, #60]	; (63c8 <encrypt_with_padding+0x58>)
    638c:	2100      	movs	r1, #0
    638e:	0020      	movs	r0, r4
    6390:	47b8      	blx	r7
#else
		sal_aes_exec(start);
#endif
		start += AES_BLOCKSIZE;
    6392:	3410      	adds	r4, #16
	while (buflen >= AES_BLOCKSIZE) {
    6394:	42ac      	cmp	r4, r5
    6396:	d1f9      	bne.n	638c <encrypt_with_padding+0x1c>
    6398:	230f      	movs	r3, #15
    639a:	401e      	ands	r6, r3
		buflen -= AES_BLOCKSIZE;
	}

	/* Pad the possible rest and encrypt it. */
	if (buflen) {
    639c:	2e00      	cmp	r6, #0
    639e:	d101      	bne.n	63a4 <encrypt_with_padding+0x34>
		sal_aes_wrrd(locbuf, NULL);
#else
		sal_aes_exec(locbuf);
#endif
	}
}
    63a0:	b005      	add	sp, #20
    63a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memcpy(locbuf, start, buflen);
    63a4:	0032      	movs	r2, r6
    63a6:	0021      	movs	r1, r4
    63a8:	4668      	mov	r0, sp
    63aa:	4b08      	ldr	r3, [pc, #32]	; (63cc <encrypt_with_padding+0x5c>)
    63ac:	4798      	blx	r3
		memset(locbuf + buflen, 0, AES_BLOCKSIZE - buflen);
    63ae:	2210      	movs	r2, #16
    63b0:	1b92      	subs	r2, r2, r6
    63b2:	0030      	movs	r0, r6
    63b4:	4468      	add	r0, sp
    63b6:	2100      	movs	r1, #0
    63b8:	4b05      	ldr	r3, [pc, #20]	; (63d0 <encrypt_with_padding+0x60>)
    63ba:	4798      	blx	r3
		sal_aes_wrrd(locbuf, NULL);
    63bc:	2100      	movs	r1, #0
    63be:	4668      	mov	r0, sp
    63c0:	4b01      	ldr	r3, [pc, #4]	; (63c8 <encrypt_with_padding+0x58>)
    63c2:	4798      	blx	r3
}
    63c4:	e7ec      	b.n	63a0 <encrypt_with_padding+0x30>
    63c6:	46c0      	nop			; (mov r8, r8)
    63c8:	00006aad 	.word	0x00006aad
    63cc:	0000c79f 	.word	0x0000c79f
    63d0:	0000c7b1 	.word	0x0000c7b1

000063d4 <compute_mic>:
void compute_mic(uint8_t *buffer,
		uint8_t *mic,
		uint8_t *nonce,
		uint8_t hdr_len,
		uint8_t pld_len)
{
    63d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    63d6:	b087      	sub	sp, #28
    63d8:	0005      	movs	r5, r0
    63da:	9100      	str	r1, [sp, #0]
    63dc:	9201      	str	r2, [sp, #4]
    63de:	001c      	movs	r4, r3
    63e0:	ab0c      	add	r3, sp, #48	; 0x30
    63e2:	781e      	ldrb	r6, [r3, #0]
	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    63e4:	2200      	movs	r2, #0
    63e6:	2100      	movs	r1, #0
    63e8:	2000      	movs	r0, #0
    63ea:	4f18      	ldr	r7, [pc, #96]	; (644c <compute_mic+0x78>)
    63ec:	47b8      	blx	r7
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(nonce, NULL);
    63ee:	2100      	movs	r1, #0
    63f0:	9801      	ldr	r0, [sp, #4]
    63f2:	4b17      	ldr	r3, [pc, #92]	; (6450 <compute_mic+0x7c>)
    63f4:	4798      	blx	r3
#else
	sal_aes_exec(nonce);
#endif
	sal_aes_setup(NULL, AES_MODE_CBC, AES_DIR_ENCRYPT);
    63f6:	2200      	movs	r2, #0
    63f8:	2102      	movs	r1, #2
    63fa:	2000      	movs	r0, #0
    63fc:	47b8      	blx	r7

	if (hdr_len) {
    63fe:	2c00      	cmp	r4, #0
    6400:	d108      	bne.n	6414 <compute_mic+0x40>
			encrypt_with_padding(buffer + firstlen,
					hdr_len - firstlen);
		}
	}

	encrypt_with_padding(buffer + hdr_len, pld_len);
    6402:	1928      	adds	r0, r5, r4
    6404:	0031      	movs	r1, r6
    6406:	4b13      	ldr	r3, [pc, #76]	; (6454 <compute_mic+0x80>)
    6408:	4798      	blx	r3

	sal_aes_read(mic);
    640a:	9800      	ldr	r0, [sp, #0]
    640c:	4b12      	ldr	r3, [pc, #72]	; (6458 <compute_mic+0x84>)
    640e:	4798      	blx	r3
}
    6410:	b007      	add	sp, #28
    6412:	bdf0      	pop	{r4, r5, r6, r7, pc}
		firstlen = MIN(AES_BLOCKSIZE - 2, hdr_len);
    6414:	1c27      	adds	r7, r4, #0
    6416:	2c0e      	cmp	r4, #14
    6418:	d900      	bls.n	641c <compute_mic+0x48>
    641a:	270e      	movs	r7, #14
    641c:	b2ff      	uxtb	r7, r7
		locbuf[0] = 0;
    641e:	2300      	movs	r3, #0
    6420:	aa02      	add	r2, sp, #8
    6422:	7013      	strb	r3, [r2, #0]
		locbuf[1] = hdr_len;
    6424:	0013      	movs	r3, r2
    6426:	7054      	strb	r4, [r2, #1]
		memcpy(locbuf + 2, buffer, firstlen);
    6428:	003a      	movs	r2, r7
    642a:	0029      	movs	r1, r5
    642c:	1c98      	adds	r0, r3, #2
    642e:	4b0b      	ldr	r3, [pc, #44]	; (645c <compute_mic+0x88>)
    6430:	4798      	blx	r3
		encrypt_with_padding(locbuf, firstlen + 2);
    6432:	1cb9      	adds	r1, r7, #2
    6434:	b2c9      	uxtb	r1, r1
    6436:	a802      	add	r0, sp, #8
    6438:	4b06      	ldr	r3, [pc, #24]	; (6454 <compute_mic+0x80>)
    643a:	4798      	blx	r3
		if (firstlen < hdr_len) {
    643c:	42bc      	cmp	r4, r7
    643e:	d9e0      	bls.n	6402 <compute_mic+0x2e>
			encrypt_with_padding(buffer + firstlen,
    6440:	1be1      	subs	r1, r4, r7
    6442:	b2c9      	uxtb	r1, r1
    6444:	19e8      	adds	r0, r5, r7
    6446:	4b03      	ldr	r3, [pc, #12]	; (6454 <compute_mic+0x80>)
    6448:	4798      	blx	r3
    644a:	e7da      	b.n	6402 <compute_mic+0x2e>
    644c:	00006b19 	.word	0x00006b19
    6450:	00006aad 	.word	0x00006aad
    6454:	00006371 	.word	0x00006371
    6458:	00006c51 	.word	0x00006c51
    645c:	0000c79f 	.word	0x0000c79f

00006460 <encrypt_pldmic>:
 */
void encrypt_pldmic(uint8_t *buffer,
		uint8_t *nonce,
		uint8_t mic_len,
		uint8_t pld_len)
{
    6460:	b5f0      	push	{r4, r5, r6, r7, lr}
    6462:	46d6      	mov	lr, sl
    6464:	464f      	mov	r7, r9
    6466:	4646      	mov	r6, r8
    6468:	b5c0      	push	{r6, r7, lr}
    646a:	b084      	sub	sp, #16
    646c:	0004      	movs	r4, r0
    646e:	000f      	movs	r7, r1
    6470:	0016      	movs	r6, r2
    6472:	001d      	movs	r5, r3
	uint8_t ctr;
	uint8_t i;
	uint8_t keystream[AES_BLOCKSIZE];
	uint8_t *keystreamptr;

	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    6474:	2200      	movs	r2, #0
    6476:	2100      	movs	r1, #0
    6478:	2000      	movs	r0, #0
    647a:	4b31      	ldr	r3, [pc, #196]	; (6540 <encrypt_pldmic+0xe0>)
    647c:	4798      	blx	r3

	/* Init first keystream block. */
	nonce[AES_BLOCKSIZE - 1] = ctr = 1;
    647e:	2301      	movs	r3, #1
    6480:	73fb      	strb	r3, [r7, #15]

	if (pld_len > 0) {
    6482:	2d00      	cmp	r5, #0
    6484:	d106      	bne.n	6494 <encrypt_pldmic+0x34>
{
    6486:	2301      	movs	r3, #1
    6488:	469a      	mov	sl, r3
				/* Prepare the keystream for MIC. */
				nonce[AES_BLOCKSIZE - 1] = 0;

				sal_aes_wrrd(nonce, keystream);
			} else {
				sal_aes_read(keystream);
    648a:	4b2e      	ldr	r3, [pc, #184]	; (6544 <encrypt_pldmic+0xe4>)
    648c:	4699      	mov	r9, r3
				sal_aes_wrrd(nonce, keystream);
    648e:	4b2e      	ldr	r3, [pc, #184]	; (6548 <encrypt_pldmic+0xe8>)
    6490:	4698      	mov	r8, r3
    6492:	e02e      	b.n	64f2 <encrypt_pldmic+0x92>
		sal_aes_wrrd(nonce, NULL);
    6494:	2100      	movs	r1, #0
    6496:	0038      	movs	r0, r7
    6498:	4b2b      	ldr	r3, [pc, #172]	; (6548 <encrypt_pldmic+0xe8>)
    649a:	4798      	blx	r3
    649c:	e7f3      	b.n	6486 <encrypt_pldmic+0x26>
				sal_aes_read(keystream);
    649e:	4668      	mov	r0, sp
    64a0:	47c8      	blx	r9
    64a2:	e02f      	b.n	6504 <encrypt_pldmic+0xa4>
			}
		} else {
			/* Prepare the next keystream block. */
			nonce[AES_BLOCKSIZE - 1] = ++ctr;
    64a4:	4653      	mov	r3, sl
    64a6:	3301      	adds	r3, #1
    64a8:	b2db      	uxtb	r3, r3
    64aa:	469a      	mov	sl, r3
    64ac:	73fb      	strb	r3, [r7, #15]

			sal_aes_wrrd(nonce, keystream);
    64ae:	4669      	mov	r1, sp
    64b0:	0038      	movs	r0, r7
    64b2:	4b25      	ldr	r3, [pc, #148]	; (6548 <encrypt_pldmic+0xe8>)
    64b4:	4798      	blx	r3
		}

		/* En/decrypt payload. */

		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64b6:	1c2b      	adds	r3, r5, #0
    64b8:	2d10      	cmp	r5, #16
    64ba:	d900      	bls.n	64be <encrypt_pldmic+0x5e>
    64bc:	2310      	movs	r3, #16
    64be:	b2db      	uxtb	r3, r3
				i--;
    64c0:	1e58      	subs	r0, r3, #1
    64c2:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64c4:	2b00      	cmp	r3, #0
    64c6:	d105      	bne.n	64d4 <encrypt_pldmic+0x74>
    64c8:	e011      	b.n	64ee <encrypt_pldmic+0x8e>
    64ca:	b2db      	uxtb	r3, r3
				i--;
    64cc:	1e58      	subs	r0, r3, #1
    64ce:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64d0:	2b00      	cmp	r3, #0
    64d2:	d01c      	beq.n	650e <encrypt_pldmic+0xae>
    64d4:	3001      	adds	r0, #1
{
    64d6:	2300      	movs	r3, #0
		                /* */) {
			*buffer++ ^= *keystreamptr++;
    64d8:	466a      	mov	r2, sp
    64da:	5c9a      	ldrb	r2, [r3, r2]
    64dc:	5ce1      	ldrb	r1, [r4, r3]
    64de:	404a      	eors	r2, r1
    64e0:	54e2      	strb	r2, [r4, r3]
    64e2:	3301      	adds	r3, #1
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64e4:	4298      	cmp	r0, r3
    64e6:	d1f7      	bne.n	64d8 <encrypt_pldmic+0x78>
    64e8:	18e4      	adds	r4, r4, r3
		}

		if (pld_len <= AES_BLOCKSIZE) {
    64ea:	2d10      	cmp	r5, #16
    64ec:	d90f      	bls.n	650e <encrypt_pldmic+0xae>
			break;
		}

		pld_len -= AES_BLOCKSIZE;
    64ee:	3d10      	subs	r5, #16
    64f0:	b2ed      	uxtb	r5, r5
		if (pld_len <= AES_BLOCKSIZE) { /* Last block */
    64f2:	2d10      	cmp	r5, #16
    64f4:	d8d6      	bhi.n	64a4 <encrypt_pldmic+0x44>
			if (mic_len) {
    64f6:	2e00      	cmp	r6, #0
    64f8:	d0d1      	beq.n	649e <encrypt_pldmic+0x3e>
				nonce[AES_BLOCKSIZE - 1] = 0;
    64fa:	2300      	movs	r3, #0
    64fc:	73fb      	strb	r3, [r7, #15]
				sal_aes_wrrd(nonce, keystream);
    64fe:	4669      	mov	r1, sp
    6500:	0038      	movs	r0, r7
    6502:	47c0      	blx	r8
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    6504:	1c2b      	adds	r3, r5, #0
    6506:	2d10      	cmp	r5, #16
    6508:	d9df      	bls.n	64ca <encrypt_pldmic+0x6a>
    650a:	2310      	movs	r3, #16
    650c:	e7dd      	b.n	64ca <encrypt_pldmic+0x6a>
	}

	/* En/decrypt MIC. */

	if (mic_len) {
    650e:	2e00      	cmp	r6, #0
    6510:	d105      	bne.n	651e <encrypt_pldmic+0xbe>

		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
			*buffer++ ^= *keystreamptr++;
		}
	}
}
    6512:	b004      	add	sp, #16
    6514:	bc1c      	pop	{r2, r3, r4}
    6516:	4690      	mov	r8, r2
    6518:	4699      	mov	r9, r3
    651a:	46a2      	mov	sl, r4
    651c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sal_aes_read(keystream);
    651e:	4668      	mov	r0, sp
    6520:	4b08      	ldr	r3, [pc, #32]	; (6544 <encrypt_pldmic+0xe4>)
    6522:	4798      	blx	r3
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    6524:	3e01      	subs	r6, #1
    6526:	b2f2      	uxtb	r2, r6
    6528:	3201      	adds	r2, #1
    652a:	2300      	movs	r3, #0
			*buffer++ ^= *keystreamptr++;
    652c:	4669      	mov	r1, sp
    652e:	5c59      	ldrb	r1, [r3, r1]
    6530:	5ce0      	ldrb	r0, [r4, r3]
    6532:	4041      	eors	r1, r0
    6534:	54e1      	strb	r1, [r4, r3]
    6536:	3301      	adds	r3, #1
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    6538:	4293      	cmp	r3, r2
    653a:	d1f7      	bne.n	652c <encrypt_pldmic+0xcc>
    653c:	e7e9      	b.n	6512 <encrypt_pldmic+0xb2>
    653e:	46c0      	nop			; (mov r8, r8)
    6540:	00006b19 	.word	0x00006b19
    6544:	00006c51 	.word	0x00006c51
    6548:	00006aad 	.word	0x00006aad

0000654c <MiMem_Alloc>:
*  or returns NULL if no memory available
*
* Note:			    none
********************************************************************/
uint8_t* MiMem_Alloc(uint8_t size)
{
    654c:	b510      	push	{r4, lr}
    uint8_t loopIndex = 0;

    if (size <= MIMEM_BUFFER_SIZE)
    654e:	28a0      	cmp	r0, #160	; 0xa0
    6550:	d81c      	bhi.n	658c <MiMem_Alloc+0x40>
    {
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
        {
            if (mimemBuffers[loopIndex].bufferFlag == false)
    6552:	23a4      	movs	r3, #164	; 0xa4
    6554:	4a0e      	ldr	r2, [pc, #56]	; (6590 <MiMem_Alloc+0x44>)
    6556:	5cd3      	ldrb	r3, [r2, r3]
    6558:	2b00      	cmp	r3, #0
    655a:	d00d      	beq.n	6578 <MiMem_Alloc+0x2c>
    655c:	4b0d      	ldr	r3, [pc, #52]	; (6594 <MiMem_Alloc+0x48>)
    655e:	4a0e      	ldr	r2, [pc, #56]	; (6598 <MiMem_Alloc+0x4c>)
    6560:	189c      	adds	r4, r3, r2
    6562:	2201      	movs	r2, #1
    6564:	0010      	movs	r0, r2
    6566:	7819      	ldrb	r1, [r3, #0]
    6568:	2900      	cmp	r1, #0
    656a:	d006      	beq.n	657a <MiMem_Alloc+0x2e>
    656c:	3201      	adds	r2, #1
    656e:	33a8      	adds	r3, #168	; 0xa8
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    6570:	42a3      	cmp	r3, r4
    6572:	d1f7      	bne.n	6564 <MiMem_Alloc+0x18>
                return ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer);
            }
        }
    }
    //printf("\r\n MiMem Buffer Full/unavailable for given size");
    return NULL;
    6574:	2000      	movs	r0, #0
    6576:	e008      	b.n	658a <MiMem_Alloc+0x3e>
            if (mimemBuffers[loopIndex].bufferFlag == false)
    6578:	2000      	movs	r0, #0
                mimemBuffers[loopIndex].bufferFlag = true;
    657a:	23a8      	movs	r3, #168	; 0xa8
    657c:	4343      	muls	r3, r0
    657e:	4804      	ldr	r0, [pc, #16]	; (6590 <MiMem_Alloc+0x44>)
    6580:	18c0      	adds	r0, r0, r3
    6582:	0003      	movs	r3, r0
    6584:	33a4      	adds	r3, #164	; 0xa4
    6586:	2201      	movs	r2, #1
    6588:	701a      	strb	r2, [r3, #0]
}
    658a:	bd10      	pop	{r4, pc}
    return NULL;
    658c:	2000      	movs	r0, #0
    658e:	e7fc      	b.n	658a <MiMem_Alloc+0x3e>
    6590:	20001eb8 	.word	0x20001eb8
    6594:	20002004 	.word	0x20002004
    6598:	00001308 	.word	0x00001308

0000659c <MiMem_Free>:
* the given memory else returns error
*
* Note:			    none
********************************************************************/
uint8_t MiMem_Free(uint8_t* buffPtr)
{
    659c:	b530      	push	{r4, r5, lr}
    659e:	4b0d      	ldr	r3, [pc, #52]	; (65d4 <MiMem_Free+0x38>)
    65a0:	2200      	movs	r2, #0
    65a2:	e003      	b.n	65ac <MiMem_Free+0x10>
    65a4:	3201      	adds	r2, #1
    65a6:	33a8      	adds	r3, #168	; 0xa8
	uint8_t loopIndex = 0;
	for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    65a8:	2a1e      	cmp	r2, #30
    65aa:	d010      	beq.n	65ce <MiMem_Free+0x32>
	{
		if ((mimemBuffers[loopIndex].bufferFlag == true) &&
    65ac:	0015      	movs	r5, r2
    65ae:	0019      	movs	r1, r3
    65b0:	31a4      	adds	r1, #164	; 0xa4
    65b2:	7809      	ldrb	r1, [r1, #0]
    65b4:	2900      	cmp	r1, #0
    65b6:	d0f5      	beq.n	65a4 <MiMem_Free+0x8>
    65b8:	4298      	cmp	r0, r3
    65ba:	d1f3      	bne.n	65a4 <MiMem_Free+0x8>
		   ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer == buffPtr))
		{
			//printf("\r\n MiMem Buffer Free: %d", loopIndex);
			mimemBuffers[loopIndex].bufferFlag = false;
    65bc:	23a8      	movs	r3, #168	; 0xa8
    65be:	435d      	muls	r5, r3
    65c0:	4b04      	ldr	r3, [pc, #16]	; (65d4 <MiMem_Free+0x38>)
    65c2:	195d      	adds	r5, r3, r5
    65c4:	35a4      	adds	r5, #164	; 0xa4
    65c6:	2200      	movs	r2, #0
    65c8:	702a      	strb	r2, [r5, #0]
			return 0;
    65ca:	2000      	movs	r0, #0
    65cc:	e000      	b.n	65d0 <MiMem_Free+0x34>
		}
	}
	//printf("\r\n MiMem Buffer Already Free");
	return 0xff;
    65ce:	20ff      	movs	r0, #255	; 0xff
}
    65d0:	bd30      	pop	{r4, r5, pc}
    65d2:	46c0      	nop			; (mov r8, r8)
    65d4:	20001eb8 	.word	0x20001eb8

000065d8 <MiMem_PercentageOfFreeBuffers>:


uint8_t MiMem_PercentageOfFreeBuffers(void)
{
    65d8:	b510      	push	{r4, lr}
    65da:	4b0b      	ldr	r3, [pc, #44]	; (6608 <MiMem_PercentageOfFreeBuffers+0x30>)
    65dc:	4a0b      	ldr	r2, [pc, #44]	; (660c <MiMem_PercentageOfFreeBuffers+0x34>)
    65de:	1899      	adds	r1, r3, r2
	uint8_t loopIndex = 0;
	uint8_t numUsedBuffers = 0;
    65e0:	2000      	movs	r0, #0
    65e2:	e002      	b.n	65ea <MiMem_PercentageOfFreeBuffers+0x12>
    65e4:	33a8      	adds	r3, #168	; 0xa8
	for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    65e6:	428b      	cmp	r3, r1
    65e8:	d005      	beq.n	65f6 <MiMem_PercentageOfFreeBuffers+0x1e>
	{
		if (mimemBuffers[loopIndex].bufferFlag == true)
    65ea:	781a      	ldrb	r2, [r3, #0]
    65ec:	2a00      	cmp	r2, #0
    65ee:	d0f9      	beq.n	65e4 <MiMem_PercentageOfFreeBuffers+0xc>
		{
			numUsedBuffers++;
    65f0:	3001      	adds	r0, #1
    65f2:	b2c0      	uxtb	r0, r0
    65f4:	e7f6      	b.n	65e4 <MiMem_PercentageOfFreeBuffers+0xc>
		}
	}
	return ((NUMBER_OF_MIMEM_BUFFERS - numUsedBuffers) * 100) / NUMBER_OF_MIMEM_BUFFERS;
    65f6:	231e      	movs	r3, #30
    65f8:	1a1b      	subs	r3, r3, r0
    65fa:	2064      	movs	r0, #100	; 0x64
    65fc:	4358      	muls	r0, r3
    65fe:	211e      	movs	r1, #30
    6600:	4b03      	ldr	r3, [pc, #12]	; (6610 <MiMem_PercentageOfFreeBuffers+0x38>)
    6602:	4798      	blx	r3
    6604:	b2c0      	uxtb	r0, r0
    6606:	bd10      	pop	{r4, pc}
    6608:	20001f5c 	.word	0x20001f5c
    660c:	000013b0 	.word	0x000013b0
    6610:	0000c50d 	.word	0x0000c50d

00006614 <miQueueReadOrRemove>:
 *         removed or read, otherwise NULL is returned.
 * \ingroup group_qmm
 */
static miQueueBuffer_t *miQueueReadOrRemove(MiQueue_t *q,
						buffer_mode_t mode,search_t *search)
{
    6614:	b5f0      	push	{r4, r5, r6, r7, lr}
    6616:	46c6      	mov	lr, r8
    6618:	b500      	push	{lr}
    661a:	0007      	movs	r7, r0
    661c:	4688      	mov	r8, r1
    661e:	0015      	movs	r5, r2
  __ASM volatile ("cpsid i" : : : "memory");
    6620:	b672      	cpsid	i
  __ASM volatile ("dmb");
    6622:	f3bf 8f5f 	dmb	sy
	miQueueBuffer_t *buffer_current = NULL;
	miQueueBuffer_t *buffer_previous;

	cpu_irq_disable();
    6626:	2200      	movs	r2, #0
    6628:	4b1f      	ldr	r3, [pc, #124]	; (66a8 <miQueueReadOrRemove+0x94>)
    662a:	701a      	strb	r2, [r3, #0]
	/* Check whether queue is empty */
	if (q->size != 0) {
    662c:	7a03      	ldrb	r3, [r0, #8]
    662e:	2b00      	cmp	r3, #0
    6630:	d037      	beq.n	66a2 <miQueueReadOrRemove+0x8e>
		buffer_current = q->head;
    6632:	6804      	ldr	r4, [r0, #0]
		buffer_previous = q->head;

		/* First get buffer matching with criteria */
		if (NULL != search) {
    6634:	2d00      	cmp	r5, #0
    6636:	d019      	beq.n	666c <miQueueReadOrRemove+0x58>
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    6638:	2c00      	cmp	r4, #0
    663a:	d00c      	beq.n	6656 <miQueueReadOrRemove+0x42>
    663c:	0026      	movs	r6, r4
    663e:	e000      	b.n	6642 <miQueueReadOrRemove+0x2e>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->nextItem;
    6640:	001c      	movs	r4, r3
				match = search->criteria_func(
    6642:	6869      	ldr	r1, [r5, #4]
    6644:	6860      	ldr	r0, [r4, #4]
    6646:	682b      	ldr	r3, [r5, #0]
    6648:	4798      	blx	r3
				if (match) {
    664a:	2800      	cmp	r0, #0
    664c:	d10f      	bne.n	666e <miQueueReadOrRemove+0x5a>
				buffer_current = buffer_current->nextItem;
    664e:	6823      	ldr	r3, [r4, #0]
    6650:	0026      	movs	r6, r4
			while (NULL != buffer_current) {
    6652:	2b00      	cmp	r3, #0
    6654:	d1f4      	bne.n	6640 <miQueueReadOrRemove+0x2c>
	miQueueBuffer_t *buffer_current = NULL;
    6656:	2400      	movs	r4, #0
				**/
			}
		}
	} /* q->size != 0 */

	cpu_irq_enable();
    6658:	2201      	movs	r2, #1
    665a:	4b13      	ldr	r3, [pc, #76]	; (66a8 <miQueueReadOrRemove+0x94>)
    665c:	701a      	strb	r2, [r3, #0]
    665e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6662:	b662      	cpsie	i

	/* Return the buffer. note that pointer to header of buffer is returned
	**/
	return (buffer_current);
} /* queue_read_or_remove */
    6664:	0020      	movs	r0, r4
    6666:	bc04      	pop	{r2}
    6668:	4690      	mov	r8, r2
    666a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		buffer_previous = q->head;
    666c:	0026      	movs	r6, r4
		if (NULL != buffer_current) {
    666e:	2c00      	cmp	r4, #0
    6670:	d0f2      	beq.n	6658 <miQueueReadOrRemove+0x44>
			if (REMOVE_MODE == mode) {
    6672:	4643      	mov	r3, r8
    6674:	2b00      	cmp	r3, #0
    6676:	d1ef      	bne.n	6658 <miQueueReadOrRemove+0x44>
				if (buffer_current == q->head) {
    6678:	683b      	ldr	r3, [r7, #0]
    667a:	429c      	cmp	r4, r3
    667c:	d00c      	beq.n	6698 <miQueueReadOrRemove+0x84>
						= buffer_current->nextItem;
    667e:	6823      	ldr	r3, [r4, #0]
    6680:	6033      	str	r3, [r6, #0]
				if (buffer_current == q->tail) {
    6682:	687b      	ldr	r3, [r7, #4]
    6684:	429c      	cmp	r4, r3
    6686:	d00a      	beq.n	669e <miQueueReadOrRemove+0x8a>
				q->size--;
    6688:	7a3b      	ldrb	r3, [r7, #8]
    668a:	3b01      	subs	r3, #1
    668c:	723b      	strb	r3, [r7, #8]
				if (NULL == q->head) {
    668e:	683b      	ldr	r3, [r7, #0]
    6690:	2b00      	cmp	r3, #0
    6692:	d1e1      	bne.n	6658 <miQueueReadOrRemove+0x44>
					q->tail = NULL;
    6694:	607b      	str	r3, [r7, #4]
    6696:	e7df      	b.n	6658 <miQueueReadOrRemove+0x44>
					q->head = buffer_current->nextItem;
    6698:	6823      	ldr	r3, [r4, #0]
    669a:	603b      	str	r3, [r7, #0]
    669c:	e7f1      	b.n	6682 <miQueueReadOrRemove+0x6e>
					q->tail = buffer_previous;
    669e:	607e      	str	r6, [r7, #4]
    66a0:	e7f2      	b.n	6688 <miQueueReadOrRemove+0x74>
	miQueueBuffer_t *buffer_current = NULL;
    66a2:	2400      	movs	r4, #0
    66a4:	e7d8      	b.n	6658 <miQueueReadOrRemove+0x44>
    66a6:	46c0      	nop			; (mov r8, r8)
    66a8:	2000000a 	.word	0x2000000a

000066ac <miQueueInit>:
	q->head = NULL;
    66ac:	2300      	movs	r3, #0
    66ae:	6003      	str	r3, [r0, #0]
	q->tail = NULL;
    66b0:	6043      	str	r3, [r0, #4]
	q->size = 0;
    66b2:	7203      	strb	r3, [r0, #8]
}
    66b4:	4770      	bx	lr
	...

000066b8 <miQueueAppend>:
  __ASM volatile ("cpsid i" : : : "memory");
    66b8:	b672      	cpsid	i
    66ba:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    66be:	2200      	movs	r2, #0
    66c0:	4b0a      	ldr	r3, [pc, #40]	; (66ec <miQueueAppend+0x34>)
    66c2:	701a      	strb	r2, [r3, #0]
		if (q->size == 0) {
    66c4:	7a03      	ldrb	r3, [r0, #8]
    66c6:	2b00      	cmp	r3, #0
    66c8:	d00e      	beq.n	66e8 <miQueueAppend+0x30>
			q->tail->nextItem = buf;
    66ca:	6843      	ldr	r3, [r0, #4]
    66cc:	6019      	str	r1, [r3, #0]
		q->tail = buf;
    66ce:	6041      	str	r1, [r0, #4]
		buf->nextItem = NULL;
    66d0:	2300      	movs	r3, #0
    66d2:	600b      	str	r3, [r1, #0]
		q->size++;
    66d4:	7a03      	ldrb	r3, [r0, #8]
    66d6:	3301      	adds	r3, #1
    66d8:	7203      	strb	r3, [r0, #8]
	cpu_irq_enable();
    66da:	2201      	movs	r2, #1
    66dc:	4b03      	ldr	r3, [pc, #12]	; (66ec <miQueueAppend+0x34>)
    66de:	701a      	strb	r2, [r3, #0]
    66e0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    66e4:	b662      	cpsie	i
} /* miQueueAppend */
    66e6:	4770      	bx	lr
			q->head = buf;
    66e8:	6001      	str	r1, [r0, #0]
    66ea:	e7f0      	b.n	66ce <miQueueAppend+0x16>
    66ec:	2000000a 	.word	0x2000000a

000066f0 <miQueueRemove>:
 *
 * @return Pointer to the buffer header, if the buffer is
 * successfully removed, NULL otherwise.
 */
miQueueBuffer_t *miQueueRemove(MiQueue_t *q, search_t *search)
{
    66f0:	b510      	push	{r4, lr}
    66f2:	000a      	movs	r2, r1
	return (miQueueReadOrRemove(q, REMOVE_MODE, search));
    66f4:	2100      	movs	r1, #0
    66f6:	4b01      	ldr	r3, [pc, #4]	; (66fc <miQueueRemove+0xc>)
    66f8:	4798      	blx	r3
}
    66fa:	bd10      	pop	{r4, pc}
    66fc:	00006615 	.word	0x00006615

00006700 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    6700:	b530      	push	{r4, r5, lr}
	if (timers) {
    6702:	4b14      	ldr	r3, [pc, #80]	; (6754 <placeTimer+0x54>)
    6704:	681d      	ldr	r5, [r3, #0]
    6706:	2d00      	cmp	r5, #0
    6708:	d01c      	beq.n	6744 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    670a:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    670c:	6869      	ldr	r1, [r5, #4]
    670e:	428a      	cmp	r2, r1
    6710:	d309      	bcc.n	6726 <placeTimer+0x26>
    6712:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    6714:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    6716:	6823      	ldr	r3, [r4, #0]
    6718:	2b00      	cmp	r3, #0
    671a:	d008      	beq.n	672e <placeTimer+0x2e>
			if (timeout < t->timeout) {
    671c:	6859      	ldr	r1, [r3, #4]
    671e:	4291      	cmp	r1, r2
    6720:	d803      	bhi.n	672a <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    6722:	001c      	movs	r4, r3
    6724:	e7f6      	b.n	6714 <placeTimer+0x14>
    6726:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    6728:	2400      	movs	r4, #0
				t->timeout -= timeout;
    672a:	1a89      	subs	r1, r1, r2
    672c:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    672e:	6042      	str	r2, [r0, #4]

		if (prev) {
    6730:	2c00      	cmp	r4, #0
    6732:	d003      	beq.n	673c <placeTimer+0x3c>
			timer->next = prev->next;
    6734:	6823      	ldr	r3, [r4, #0]
    6736:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    6738:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    673a:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    673c:	6005      	str	r5, [r0, #0]
			timers = timer;
    673e:	4b05      	ldr	r3, [pc, #20]	; (6754 <placeTimer+0x54>)
    6740:	6018      	str	r0, [r3, #0]
    6742:	e7fa      	b.n	673a <placeTimer+0x3a>
		timer->next = NULL;
    6744:	2300      	movs	r3, #0
    6746:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    6748:	6883      	ldr	r3, [r0, #8]
    674a:	6043      	str	r3, [r0, #4]
		timers = timer;
    674c:	4b01      	ldr	r3, [pc, #4]	; (6754 <placeTimer+0x54>)
    674e:	6018      	str	r0, [r3, #0]
}
    6750:	e7f3      	b.n	673a <placeTimer+0x3a>
    6752:	46c0      	nop			; (mov r8, r8)
    6754:	2000032c 	.word	0x2000032c

00006758 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    6758:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    675a:	4a04      	ldr	r2, [pc, #16]	; (676c <SYS_HwExpiry_Cb+0x14>)
    675c:	7813      	ldrb	r3, [r2, #0]
    675e:	3301      	adds	r3, #1
    6760:	b2db      	uxtb	r3, r3
    6762:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    6764:	4802      	ldr	r0, [pc, #8]	; (6770 <SYS_HwExpiry_Cb+0x18>)
    6766:	4b03      	ldr	r3, [pc, #12]	; (6774 <SYS_HwExpiry_Cb+0x1c>)
    6768:	4798      	blx	r3
}
    676a:	bd10      	pop	{r4, pc}
    676c:	20003268 	.word	0x20003268
    6770:	00002710 	.word	0x00002710
    6774:	000081e5 	.word	0x000081e5

00006778 <SYS_TimerInit>:
{
    6778:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    677a:	2400      	movs	r4, #0
    677c:	4b06      	ldr	r3, [pc, #24]	; (6798 <SYS_TimerInit+0x20>)
    677e:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    6780:	4806      	ldr	r0, [pc, #24]	; (679c <SYS_TimerInit+0x24>)
    6782:	4b07      	ldr	r3, [pc, #28]	; (67a0 <SYS_TimerInit+0x28>)
    6784:	4798      	blx	r3
	common_tc_init();
    6786:	4b07      	ldr	r3, [pc, #28]	; (67a4 <SYS_TimerInit+0x2c>)
    6788:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    678a:	4807      	ldr	r0, [pc, #28]	; (67a8 <SYS_TimerInit+0x30>)
    678c:	4b07      	ldr	r3, [pc, #28]	; (67ac <SYS_TimerInit+0x34>)
    678e:	4798      	blx	r3
	timers = NULL;
    6790:	4b07      	ldr	r3, [pc, #28]	; (67b0 <SYS_TimerInit+0x38>)
    6792:	601c      	str	r4, [r3, #0]
}
    6794:	bd10      	pop	{r4, pc}
    6796:	46c0      	nop			; (mov r8, r8)
    6798:	20003268 	.word	0x20003268
    679c:	00006759 	.word	0x00006759
    67a0:	000082d5 	.word	0x000082d5
    67a4:	00008251 	.word	0x00008251
    67a8:	00002710 	.word	0x00002710
    67ac:	000081e5 	.word	0x000081e5
    67b0:	2000032c 	.word	0x2000032c

000067b4 <SYS_TimerStop>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67b4:	4b0e      	ldr	r3, [pc, #56]	; (67f0 <SYS_TimerStop+0x3c>)
    67b6:	681a      	ldr	r2, [r3, #0]
    67b8:	2a00      	cmp	r2, #0
    67ba:	d014      	beq.n	67e6 <SYS_TimerStop+0x32>
		if (t == timer) {
    67bc:	4282      	cmp	r2, r0
    67be:	d013      	beq.n	67e8 <SYS_TimerStop+0x34>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67c0:	6813      	ldr	r3, [r2, #0]
    67c2:	2b00      	cmp	r3, #0
    67c4:	d00f      	beq.n	67e6 <SYS_TimerStop+0x32>
		if (t == timer) {
    67c6:	4298      	cmp	r0, r3
    67c8:	d001      	beq.n	67ce <SYS_TimerStop+0x1a>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67ca:	001a      	movs	r2, r3
    67cc:	e7f8      	b.n	67c0 <SYS_TimerStop+0xc>
			if (prev) {
    67ce:	2a00      	cmp	r2, #0
    67d0:	d00a      	beq.n	67e8 <SYS_TimerStop+0x34>
				prev->next = t->next;
    67d2:	6803      	ldr	r3, [r0, #0]
    67d4:	6013      	str	r3, [r2, #0]
			if (t->next) {
    67d6:	6803      	ldr	r3, [r0, #0]
    67d8:	2b00      	cmp	r3, #0
    67da:	d004      	beq.n	67e6 <SYS_TimerStop+0x32>
				t->next->timeout += timer->timeout;
    67dc:	6842      	ldr	r2, [r0, #4]
    67de:	6859      	ldr	r1, [r3, #4]
    67e0:	468c      	mov	ip, r1
    67e2:	4462      	add	r2, ip
    67e4:	605a      	str	r2, [r3, #4]
}
    67e6:	4770      	bx	lr
				timers = t->next;
    67e8:	4b01      	ldr	r3, [pc, #4]	; (67f0 <SYS_TimerStop+0x3c>)
    67ea:	6802      	ldr	r2, [r0, #0]
    67ec:	601a      	str	r2, [r3, #0]
    67ee:	e7f2      	b.n	67d6 <SYS_TimerStop+0x22>
    67f0:	2000032c 	.word	0x2000032c

000067f4 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67f4:	4b09      	ldr	r3, [pc, #36]	; (681c <SYS_TimerStarted+0x28>)
    67f6:	681b      	ldr	r3, [r3, #0]
    67f8:	2b00      	cmp	r3, #0
    67fa:	d00a      	beq.n	6812 <SYS_TimerStarted+0x1e>
		if (t == timer) {
    67fc:	4283      	cmp	r3, r0
    67fe:	d00a      	beq.n	6816 <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    6800:	681b      	ldr	r3, [r3, #0]
    6802:	2b00      	cmp	r3, #0
    6804:	d003      	beq.n	680e <SYS_TimerStarted+0x1a>
		if (t == timer) {
    6806:	4298      	cmp	r0, r3
    6808:	d1fa      	bne.n	6800 <SYS_TimerStarted+0xc>
			return true;
    680a:	2001      	movs	r0, #1
    680c:	e000      	b.n	6810 <SYS_TimerStarted+0x1c>
	return false;
    680e:	2000      	movs	r0, #0
}
    6810:	4770      	bx	lr
	return false;
    6812:	2000      	movs	r0, #0
    6814:	e7fc      	b.n	6810 <SYS_TimerStarted+0x1c>
			return true;
    6816:	2001      	movs	r0, #1
    6818:	e7fa      	b.n	6810 <SYS_TimerStarted+0x1c>
    681a:	46c0      	nop			; (mov r8, r8)
    681c:	2000032c 	.word	0x2000032c

00006820 <SYS_TimerStart>:
{
    6820:	b510      	push	{r4, lr}
    6822:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    6824:	4b04      	ldr	r3, [pc, #16]	; (6838 <SYS_TimerStart+0x18>)
    6826:	4798      	blx	r3
    6828:	2800      	cmp	r0, #0
    682a:	d000      	beq.n	682e <SYS_TimerStart+0xe>
}
    682c:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    682e:	0020      	movs	r0, r4
    6830:	4b02      	ldr	r3, [pc, #8]	; (683c <SYS_TimerStart+0x1c>)
    6832:	4798      	blx	r3
}
    6834:	e7fa      	b.n	682c <SYS_TimerStart+0xc>
    6836:	46c0      	nop			; (mov r8, r8)
    6838:	000067f5 	.word	0x000067f5
    683c:	00006701 	.word	0x00006701

00006840 <SYS_TimerTaskHandler>:
{
    6840:	b5f0      	push	{r4, r5, r6, r7, lr}
    6842:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    6844:	4b1d      	ldr	r3, [pc, #116]	; (68bc <SYS_TimerTaskHandler+0x7c>)
    6846:	781b      	ldrb	r3, [r3, #0]
    6848:	2b00      	cmp	r3, #0
    684a:	d035      	beq.n	68b8 <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    684c:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6850:	4253      	negs	r3, r2
    6852:	4153      	adcs	r3, r2
    6854:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6856:	b672      	cpsid	i
    6858:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    685c:	2100      	movs	r1, #0
    685e:	4b18      	ldr	r3, [pc, #96]	; (68c0 <SYS_TimerTaskHandler+0x80>)
    6860:	7019      	strb	r1, [r3, #0]
	return flags;
    6862:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    6864:	4a15      	ldr	r2, [pc, #84]	; (68bc <SYS_TimerTaskHandler+0x7c>)
    6866:	7813      	ldrb	r3, [r2, #0]
    6868:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    686a:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    686c:	2800      	cmp	r0, #0
    686e:	d005      	beq.n	687c <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    6870:	3101      	adds	r1, #1
    6872:	4a13      	ldr	r2, [pc, #76]	; (68c0 <SYS_TimerTaskHandler+0x80>)
    6874:	7011      	strb	r1, [r2, #0]
    6876:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    687a:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    687c:	009d      	lsls	r5, r3, #2
    687e:	18ed      	adds	r5, r5, r3
    6880:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    6882:	4e10      	ldr	r6, [pc, #64]	; (68c4 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    6884:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    6886:	e005      	b.n	6894 <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    6888:	0020      	movs	r0, r4
    688a:	4b0f      	ldr	r3, [pc, #60]	; (68c8 <SYS_TimerTaskHandler+0x88>)
    688c:	4798      	blx	r3
    688e:	e00d      	b.n	68ac <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    6890:	0020      	movs	r0, r4
    6892:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    6894:	6834      	ldr	r4, [r6, #0]
    6896:	2c00      	cmp	r4, #0
    6898:	d00e      	beq.n	68b8 <SYS_TimerTaskHandler+0x78>
    689a:	6863      	ldr	r3, [r4, #4]
    689c:	429d      	cmp	r5, r3
    689e:	d309      	bcc.n	68b4 <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    68a0:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    68a2:	6823      	ldr	r3, [r4, #0]
    68a4:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    68a6:	7b23      	ldrb	r3, [r4, #12]
    68a8:	2b01      	cmp	r3, #1
    68aa:	d0ed      	beq.n	6888 <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    68ac:	6923      	ldr	r3, [r4, #16]
    68ae:	2b00      	cmp	r3, #0
    68b0:	d1ee      	bne.n	6890 <SYS_TimerTaskHandler+0x50>
    68b2:	e7ef      	b.n	6894 <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    68b4:	1b5d      	subs	r5, r3, r5
    68b6:	6065      	str	r5, [r4, #4]
}
    68b8:	b003      	add	sp, #12
    68ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    68bc:	20003268 	.word	0x20003268
    68c0:	2000000a 	.word	0x2000000a
    68c4:	2000032c 	.word	0x2000032c
    68c8:	00006701 	.word	0x00006701

000068cc <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    68cc:	b510      	push	{r4, lr}
	tmr_cca_callback();
    68ce:	4b01      	ldr	r3, [pc, #4]	; (68d4 <tc_cca_callback+0x8>)
    68d0:	4798      	blx	r3
}
    68d2:	bd10      	pop	{r4, pc}
    68d4:	000082b9 	.word	0x000082b9

000068d8 <tc_ovf_callback>:
{
    68d8:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    68da:	4b01      	ldr	r3, [pc, #4]	; (68e0 <tc_ovf_callback+0x8>)
    68dc:	4798      	blx	r3
}
    68de:	bd10      	pop	{r4, pc}
    68e0:	00008271 	.word	0x00008271

000068e4 <tmr_read_count>:
{
    68e4:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    68e6:	4802      	ldr	r0, [pc, #8]	; (68f0 <tmr_read_count+0xc>)
    68e8:	4b02      	ldr	r3, [pc, #8]	; (68f4 <tmr_read_count+0x10>)
    68ea:	4798      	blx	r3
    68ec:	b280      	uxth	r0, r0
}
    68ee:	bd10      	pop	{r4, pc}
    68f0:	200032a0 	.word	0x200032a0
    68f4:	00005181 	.word	0x00005181

000068f8 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    68f8:	4b03      	ldr	r3, [pc, #12]	; (6908 <tmr_disable_cc_interrupt+0x10>)
    68fa:	2110      	movs	r1, #16
    68fc:	681a      	ldr	r2, [r3, #0]
    68fe:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    6900:	7e5a      	ldrb	r2, [r3, #25]
    6902:	438a      	bics	r2, r1
    6904:	765a      	strb	r2, [r3, #25]
}
    6906:	4770      	bx	lr
    6908:	200032a0 	.word	0x200032a0

0000690c <tmr_enable_cc_interrupt>:
{
    690c:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    690e:	4c0a      	ldr	r4, [pc, #40]	; (6938 <tmr_enable_cc_interrupt+0x2c>)
    6910:	6820      	ldr	r0, [r4, #0]
    6912:	4b0a      	ldr	r3, [pc, #40]	; (693c <tmr_enable_cc_interrupt+0x30>)
    6914:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    6916:	4b0a      	ldr	r3, [pc, #40]	; (6940 <tmr_enable_cc_interrupt+0x34>)
    6918:	5c1b      	ldrb	r3, [r3, r0]
    691a:	221f      	movs	r2, #31
    691c:	401a      	ands	r2, r3
    691e:	2301      	movs	r3, #1
    6920:	4093      	lsls	r3, r2
    6922:	4a08      	ldr	r2, [pc, #32]	; (6944 <tmr_enable_cc_interrupt+0x38>)
    6924:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    6926:	7e63      	ldrb	r3, [r4, #25]
    6928:	2210      	movs	r2, #16
    692a:	4313      	orrs	r3, r2
    692c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    692e:	6823      	ldr	r3, [r4, #0]
    6930:	2210      	movs	r2, #16
    6932:	735a      	strb	r2, [r3, #13]
}
    6934:	bd10      	pop	{r4, pc}
    6936:	46c0      	nop			; (mov r8, r8)
    6938:	200032a0 	.word	0x200032a0
    693c:	00004f0d 	.word	0x00004f0d
    6940:	0000eb5c 	.word	0x0000eb5c
    6944:	e000e100 	.word	0xe000e100

00006948 <tmr_write_cmpreg>:
{
    6948:	b510      	push	{r4, lr}
    694a:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    694c:	2100      	movs	r1, #0
    694e:	4802      	ldr	r0, [pc, #8]	; (6958 <tmr_write_cmpreg+0x10>)
    6950:	4b02      	ldr	r3, [pc, #8]	; (695c <tmr_write_cmpreg+0x14>)
    6952:	4798      	blx	r3
}
    6954:	bd10      	pop	{r4, pc}
    6956:	46c0      	nop			; (mov r8, r8)
    6958:	200032a0 	.word	0x200032a0
    695c:	000051ad 	.word	0x000051ad

00006960 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    6960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6962:	46ce      	mov	lr, r9
    6964:	4647      	mov	r7, r8
    6966:	b580      	push	{r7, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    6968:	4a2d      	ldr	r2, [pc, #180]	; (6a20 <tmr_init+0xc0>)
    696a:	2300      	movs	r3, #0
    696c:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    696e:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    6970:	2100      	movs	r1, #0
    6972:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    6974:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    6976:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    6978:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    697a:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    697c:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    697e:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    6980:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    6982:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    6984:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    6986:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    6988:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    698a:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    698c:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    698e:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    6990:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    6992:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    6994:	3b01      	subs	r3, #1
    6996:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    6998:	4c22      	ldr	r4, [pc, #136]	; (6a24 <tmr_init+0xc4>)
    699a:	4923      	ldr	r1, [pc, #140]	; (6a28 <tmr_init+0xc8>)
    699c:	0020      	movs	r0, r4
    699e:	4b23      	ldr	r3, [pc, #140]	; (6a2c <tmr_init+0xcc>)
    69a0:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    69a2:	2200      	movs	r2, #0
    69a4:	4922      	ldr	r1, [pc, #136]	; (6a30 <tmr_init+0xd0>)
    69a6:	0020      	movs	r0, r4
    69a8:	4d22      	ldr	r5, [pc, #136]	; (6a34 <tmr_init+0xd4>)
    69aa:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    69ac:	2202      	movs	r2, #2
    69ae:	4922      	ldr	r1, [pc, #136]	; (6a38 <tmr_init+0xd8>)
    69b0:	0020      	movs	r0, r4
    69b2:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    69b4:	6820      	ldr	r0, [r4, #0]
    69b6:	4b21      	ldr	r3, [pc, #132]	; (6a3c <tmr_init+0xdc>)
    69b8:	4699      	mov	r9, r3
    69ba:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    69bc:	4b20      	ldr	r3, [pc, #128]	; (6a40 <tmr_init+0xe0>)
    69be:	4698      	mov	r8, r3
    69c0:	5c1b      	ldrb	r3, [r3, r0]
    69c2:	261f      	movs	r6, #31
    69c4:	4033      	ands	r3, r6
    69c6:	2501      	movs	r5, #1
    69c8:	002a      	movs	r2, r5
    69ca:	409a      	lsls	r2, r3
    69cc:	4f1d      	ldr	r7, [pc, #116]	; (6a44 <tmr_init+0xe4>)
    69ce:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    69d0:	7e63      	ldrb	r3, [r4, #25]
    69d2:	2201      	movs	r2, #1
    69d4:	4313      	orrs	r3, r2
    69d6:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    69d8:	6823      	ldr	r3, [r4, #0]
    69da:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    69dc:	0018      	movs	r0, r3
    69de:	47c8      	blx	r9
    69e0:	4643      	mov	r3, r8
    69e2:	5c1b      	ldrb	r3, [r3, r0]
    69e4:	401e      	ands	r6, r3
    69e6:	40b5      	lsls	r5, r6
    69e8:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    69ea:	7e63      	ldrb	r3, [r4, #25]
    69ec:	2210      	movs	r2, #16
    69ee:	4313      	orrs	r3, r2
    69f0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    69f2:	6822      	ldr	r2, [r4, #0]
    69f4:	2310      	movs	r3, #16
    69f6:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    69f8:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    69fa:	b25b      	sxtb	r3, r3
    69fc:	2b00      	cmp	r3, #0
    69fe:	dbfb      	blt.n	69f8 <tmr_init+0x98>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    6a00:	8813      	ldrh	r3, [r2, #0]
    6a02:	2102      	movs	r1, #2
    6a04:	430b      	orrs	r3, r1
    6a06:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    6a08:	2000      	movs	r0, #0
    6a0a:	4b0f      	ldr	r3, [pc, #60]	; (6a48 <tmr_init+0xe8>)
    6a0c:	4798      	blx	r3
    6a0e:	490f      	ldr	r1, [pc, #60]	; (6a4c <tmr_init+0xec>)
    6a10:	4b0f      	ldr	r3, [pc, #60]	; (6a50 <tmr_init+0xf0>)
    6a12:	4798      	blx	r3
	#endif
	return timer_multiplier;
    6a14:	b2c0      	uxtb	r0, r0
}
    6a16:	bc0c      	pop	{r2, r3}
    6a18:	4690      	mov	r8, r2
    6a1a:	4699      	mov	r9, r3
    6a1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6a1e:	46c0      	nop			; (mov r8, r8)
    6a20:	2000326c 	.word	0x2000326c
    6a24:	200032a0 	.word	0x200032a0
    6a28:	42002c00 	.word	0x42002c00
    6a2c:	00004f45 	.word	0x00004f45
    6a30:	000068d9 	.word	0x000068d9
    6a34:	00004e45 	.word	0x00004e45
    6a38:	000068cd 	.word	0x000068cd
    6a3c:	00004f0d 	.word	0x00004f0d
    6a40:	0000eb5c 	.word	0x0000eb5c
    6a44:	e000e100 	.word	0xe000e100
    6a48:	00004bd5 	.word	0x00004bd5
    6a4c:	000f4240 	.word	0x000f4240
    6a50:	0000c3f9 	.word	0x0000c3f9

00006a54 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    6a54:	4770      	bx	lr
	...

00006a58 <sal_aes_restart>:
 * When using sal_aes_wrrd(), call sal_aes_read() to get the result
 * of the last AES operation BEFORE you put the transceiver unit to
 * sleep state!
 */
void sal_aes_restart(void)
{
    6a58:	b570      	push	{r4, r5, r6, lr}
	 * This is not required anymore for SPI transceivers beyond
	 * these two mentioned transceivers.
	 */
	uint8_t *keyp;
	uint8_t save_cmd;
	if (last_dir == AES_DIR_ENCRYPT) {
    6a5a:	4b0c      	ldr	r3, [pc, #48]	; (6a8c <sal_aes_restart+0x34>)
    6a5c:	781b      	ldrb	r3, [r3, #0]
    6a5e:	2b00      	cmp	r3, #0
    6a60:	d012      	beq.n	6a88 <sal_aes_restart+0x30>
		keyp = enc_key;
	} else {
		keyp = dec_key;
    6a62:	490b      	ldr	r1, [pc, #44]	; (6a90 <sal_aes_restart+0x38>)
	}

	save_cmd = aes_buf[0];
    6a64:	4c0b      	ldr	r4, [pc, #44]	; (6a94 <sal_aes_restart+0x3c>)
    6a66:	7825      	ldrb	r5, [r4, #0]
	aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6a68:	2310      	movs	r3, #16
    6a6a:	7023      	strb	r3, [r4, #0]

	/* Fill in key. */
	memcpy(aes_buf + 1, keyp, AES_KEYSIZE);
    6a6c:	1c60      	adds	r0, r4, #1
    6a6e:	2210      	movs	r2, #16
    6a70:	4b09      	ldr	r3, [pc, #36]	; (6a98 <sal_aes_restart+0x40>)
    6a72:	4798      	blx	r3

	/* Write to SRAM in one step. */
	trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6a74:	2211      	movs	r2, #17
    6a76:	0021      	movs	r1, r4
    6a78:	2083      	movs	r0, #131	; 0x83
    6a7a:	4b08      	ldr	r3, [pc, #32]	; (6a9c <sal_aes_restart+0x44>)
    6a7c:	4798      	blx	r3
			AES_BLOCKSIZE + 1);

	aes_buf[0] = save_cmd;
    6a7e:	7025      	strb	r5, [r4, #0]
	setup_flag = true;
    6a80:	2201      	movs	r2, #1
    6a82:	4b07      	ldr	r3, [pc, #28]	; (6aa0 <sal_aes_restart+0x48>)
    6a84:	701a      	strb	r2, [r3, #0]
}
    6a86:	bd70      	pop	{r4, r5, r6, pc}
		keyp = enc_key;
    6a88:	4906      	ldr	r1, [pc, #24]	; (6aa4 <sal_aes_restart+0x4c>)
    6a8a:	e7eb      	b.n	6a64 <sal_aes_restart+0xc>
    6a8c:	2000006d 	.word	0x2000006d
    6a90:	20000344 	.word	0x20000344
    6a94:	20000330 	.word	0x20000330
    6a98:	0000c79f 	.word	0x0000c79f
    6a9c:	00007215 	.word	0x00007215
    6aa0:	20000364 	.word	0x20000364
    6aa4:	20000354 	.word	0x20000354

00006aa8 <_sal_aes_clean_up>:
/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
}
    6aa8:	4770      	bx	lr
	...

00006aac <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    6aac:	b570      	push	{r4, r5, r6, lr}
    6aae:	0003      	movs	r3, r0
    6ab0:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    6ab2:	4c14      	ldr	r4, [pc, #80]	; (6b04 <sal_aes_wrrd+0x58>)
    6ab4:	1c60      	adds	r0, r4, #1
    6ab6:	2210      	movs	r2, #16
    6ab8:	0019      	movs	r1, r3
    6aba:	4b13      	ldr	r3, [pc, #76]	; (6b08 <sal_aes_wrrd+0x5c>)
    6abc:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    6abe:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    6ac0:	4b12      	ldr	r3, [pc, #72]	; (6b0c <sal_aes_wrrd+0x60>)
    6ac2:	781b      	ldrb	r3, [r3, #0]
    6ac4:	2b00      	cmp	r3, #0
    6ac6:	d015      	beq.n	6af4 <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6ac8:	2212      	movs	r2, #18
    6aca:	490e      	ldr	r1, [pc, #56]	; (6b04 <sal_aes_wrrd+0x58>)
    6acc:	2083      	movs	r0, #131	; 0x83
    6ace:	4b10      	ldr	r3, [pc, #64]	; (6b10 <sal_aes_wrrd+0x64>)
    6ad0:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    6ad2:	2200      	movs	r2, #0
    6ad4:	4b0d      	ldr	r3, [pc, #52]	; (6b0c <sal_aes_wrrd+0x60>)
    6ad6:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    6ad8:	2d00      	cmp	r5, #0
    6ada:	d005      	beq.n	6ae8 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    6adc:	2210      	movs	r2, #16
    6ade:	4909      	ldr	r1, [pc, #36]	; (6b04 <sal_aes_wrrd+0x58>)
    6ae0:	3101      	adds	r1, #1
    6ae2:	0028      	movs	r0, r5
    6ae4:	4b08      	ldr	r3, [pc, #32]	; (6b08 <sal_aes_wrrd+0x5c>)
    6ae6:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    6ae8:	4b06      	ldr	r3, [pc, #24]	; (6b04 <sal_aes_wrrd+0x58>)
    6aea:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    6aec:	2018      	movs	r0, #24
    6aee:	4b09      	ldr	r3, [pc, #36]	; (6b14 <sal_aes_wrrd+0x68>)
    6af0:	4798      	blx	r3
}
    6af2:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    6af4:	2211      	movs	r2, #17
    6af6:	4903      	ldr	r1, [pc, #12]	; (6b04 <sal_aes_wrrd+0x58>)
    6af8:	3101      	adds	r1, #1
    6afa:	2084      	movs	r0, #132	; 0x84
    6afc:	4b04      	ldr	r3, [pc, #16]	; (6b10 <sal_aes_wrrd+0x64>)
    6afe:	4798      	blx	r3
    6b00:	e7ea      	b.n	6ad8 <sal_aes_wrrd+0x2c>
    6b02:	46c0      	nop			; (mov r8, r8)
    6b04:	20000330 	.word	0x20000330
    6b08:	0000c79f 	.word	0x0000c79f
    6b0c:	20000364 	.word	0x20000364
    6b10:	00007509 	.word	0x00007509
    6b14:	00000155 	.word	0x00000155

00006b18 <sal_aes_setup>:
{
    6b18:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b1a:	46c6      	mov	lr, r8
    6b1c:	b500      	push	{lr}
    6b1e:	b084      	sub	sp, #16
    6b20:	0005      	movs	r5, r0
    6b22:	000e      	movs	r6, r1
    6b24:	0014      	movs	r4, r2
	if (key != NULL) {
    6b26:	2800      	cmp	r0, #0
    6b28:	d017      	beq.n	6b5a <sal_aes_setup+0x42>
		dec_initialized = false;
    6b2a:	2200      	movs	r2, #0
    6b2c:	4b3e      	ldr	r3, [pc, #248]	; (6c28 <sal_aes_setup+0x110>)
    6b2e:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    6b30:	3202      	adds	r2, #2
    6b32:	4b3e      	ldr	r3, [pc, #248]	; (6c2c <sal_aes_setup+0x114>)
    6b34:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    6b36:	320e      	adds	r2, #14
    6b38:	0001      	movs	r1, r0
    6b3a:	483d      	ldr	r0, [pc, #244]	; (6c30 <sal_aes_setup+0x118>)
    6b3c:	4b3d      	ldr	r3, [pc, #244]	; (6c34 <sal_aes_setup+0x11c>)
    6b3e:	4698      	mov	r8, r3
    6b40:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6b42:	4f3d      	ldr	r7, [pc, #244]	; (6c38 <sal_aes_setup+0x120>)
    6b44:	2310      	movs	r3, #16
    6b46:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    6b48:	1c78      	adds	r0, r7, #1
    6b4a:	2210      	movs	r2, #16
    6b4c:	0029      	movs	r1, r5
    6b4e:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6b50:	2211      	movs	r2, #17
    6b52:	0039      	movs	r1, r7
    6b54:	2083      	movs	r0, #131	; 0x83
    6b56:	4b39      	ldr	r3, [pc, #228]	; (6c3c <sal_aes_setup+0x124>)
    6b58:	4798      	blx	r3
	switch (dir) {
    6b5a:	2c00      	cmp	r4, #0
    6b5c:	d003      	beq.n	6b66 <sal_aes_setup+0x4e>
    6b5e:	2c01      	cmp	r4, #1
    6b60:	d02f      	beq.n	6bc2 <sal_aes_setup+0xaa>
		return false;
    6b62:	2000      	movs	r0, #0
    6b64:	e01b      	b.n	6b9e <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    6b66:	4b31      	ldr	r3, [pc, #196]	; (6c2c <sal_aes_setup+0x114>)
    6b68:	781b      	ldrb	r3, [r3, #0]
    6b6a:	2b01      	cmp	r3, #1
    6b6c:	d01b      	beq.n	6ba6 <sal_aes_setup+0x8e>
	last_dir = dir;
    6b6e:	4b2f      	ldr	r3, [pc, #188]	; (6c2c <sal_aes_setup+0x114>)
    6b70:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    6b72:	2e00      	cmp	r6, #0
    6b74:	d002      	beq.n	6b7c <sal_aes_setup+0x64>
		return (false);
    6b76:	2000      	movs	r0, #0
	switch (enc_mode) {
    6b78:	2e02      	cmp	r6, #2
    6b7a:	d110      	bne.n	6b9e <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    6b7c:	0136      	lsls	r6, r6, #4
    6b7e:	2370      	movs	r3, #112	; 0x70
    6b80:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    6b82:	00e4      	lsls	r4, r4, #3
    6b84:	3b68      	subs	r3, #104	; 0x68
    6b86:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    6b88:	4334      	orrs	r4, r6
    6b8a:	4b2b      	ldr	r3, [pc, #172]	; (6c38 <sal_aes_setup+0x120>)
    6b8c:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    6b8e:	2680      	movs	r6, #128	; 0x80
    6b90:	4276      	negs	r6, r6
    6b92:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    6b94:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    6b96:	2201      	movs	r2, #1
    6b98:	4b29      	ldr	r3, [pc, #164]	; (6c40 <sal_aes_setup+0x128>)
    6b9a:	701a      	strb	r2, [r3, #0]
	return (true);
    6b9c:	2001      	movs	r0, #1
}
    6b9e:	b004      	add	sp, #16
    6ba0:	bc04      	pop	{r2}
    6ba2:	4690      	mov	r8, r2
    6ba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6ba6:	4d24      	ldr	r5, [pc, #144]	; (6c38 <sal_aes_setup+0x120>)
    6ba8:	330f      	adds	r3, #15
    6baa:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    6bac:	1c68      	adds	r0, r5, #1
    6bae:	2210      	movs	r2, #16
    6bb0:	491f      	ldr	r1, [pc, #124]	; (6c30 <sal_aes_setup+0x118>)
    6bb2:	4b20      	ldr	r3, [pc, #128]	; (6c34 <sal_aes_setup+0x11c>)
    6bb4:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    6bb6:	2211      	movs	r2, #17
    6bb8:	0029      	movs	r1, r5
    6bba:	2083      	movs	r0, #131	; 0x83
    6bbc:	4b1f      	ldr	r3, [pc, #124]	; (6c3c <sal_aes_setup+0x124>)
    6bbe:	4798      	blx	r3
    6bc0:	e7d5      	b.n	6b6e <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    6bc2:	4b1a      	ldr	r3, [pc, #104]	; (6c2c <sal_aes_setup+0x114>)
    6bc4:	781b      	ldrb	r3, [r3, #0]
    6bc6:	2b01      	cmp	r3, #1
    6bc8:	d0d1      	beq.n	6b6e <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6bca:	2210      	movs	r2, #16
    6bcc:	4b1a      	ldr	r3, [pc, #104]	; (6c38 <sal_aes_setup+0x120>)
    6bce:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    6bd0:	4b15      	ldr	r3, [pc, #84]	; (6c28 <sal_aes_setup+0x110>)
    6bd2:	781b      	ldrb	r3, [r3, #0]
    6bd4:	2b00      	cmp	r3, #0
    6bd6:	d00e      	beq.n	6bf6 <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    6bd8:	4d17      	ldr	r5, [pc, #92]	; (6c38 <sal_aes_setup+0x120>)
    6bda:	1c68      	adds	r0, r5, #1
    6bdc:	2210      	movs	r2, #16
    6bde:	4919      	ldr	r1, [pc, #100]	; (6c44 <sal_aes_setup+0x12c>)
    6be0:	4b14      	ldr	r3, [pc, #80]	; (6c34 <sal_aes_setup+0x11c>)
    6be2:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    6be4:	2211      	movs	r2, #17
    6be6:	0029      	movs	r1, r5
    6be8:	2083      	movs	r0, #131	; 0x83
    6bea:	4b14      	ldr	r3, [pc, #80]	; (6c3c <sal_aes_setup+0x124>)
    6bec:	4798      	blx	r3
			dec_initialized = true;
    6bee:	4b0e      	ldr	r3, [pc, #56]	; (6c28 <sal_aes_setup+0x110>)
    6bf0:	2201      	movs	r2, #1
    6bf2:	701a      	strb	r2, [r3, #0]
    6bf4:	e7bb      	b.n	6b6e <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    6bf6:	4d10      	ldr	r5, [pc, #64]	; (6c38 <sal_aes_setup+0x120>)
    6bf8:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    6bfa:	3380      	adds	r3, #128	; 0x80
    6bfc:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    6bfe:	3a0f      	subs	r2, #15
    6c00:	4b0f      	ldr	r3, [pc, #60]	; (6c40 <sal_aes_setup+0x128>)
    6c02:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    6c04:	2100      	movs	r1, #0
    6c06:	4668      	mov	r0, sp
    6c08:	4b0f      	ldr	r3, [pc, #60]	; (6c48 <sal_aes_setup+0x130>)
    6c0a:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6c0c:	2310      	movs	r3, #16
    6c0e:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    6c10:	2201      	movs	r2, #1
    6c12:	0029      	movs	r1, r5
    6c14:	2083      	movs	r0, #131	; 0x83
    6c16:	4b09      	ldr	r3, [pc, #36]	; (6c3c <sal_aes_setup+0x124>)
    6c18:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    6c1a:	2210      	movs	r2, #16
    6c1c:	4909      	ldr	r1, [pc, #36]	; (6c44 <sal_aes_setup+0x12c>)
    6c1e:	2084      	movs	r0, #132	; 0x84
    6c20:	4b0a      	ldr	r3, [pc, #40]	; (6c4c <sal_aes_setup+0x134>)
    6c22:	4798      	blx	r3
    6c24:	e7d8      	b.n	6bd8 <sal_aes_setup+0xc0>
    6c26:	46c0      	nop			; (mov r8, r8)
    6c28:	20000342 	.word	0x20000342
    6c2c:	2000006d 	.word	0x2000006d
    6c30:	20000354 	.word	0x20000354
    6c34:	0000c79f 	.word	0x0000c79f
    6c38:	20000330 	.word	0x20000330
    6c3c:	00007215 	.word	0x00007215
    6c40:	20000364 	.word	0x20000364
    6c44:	20000344 	.word	0x20000344
    6c48:	00006aad 	.word	0x00006aad
    6c4c:	00007381 	.word	0x00007381

00006c50 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    6c50:	b510      	push	{r4, lr}
    6c52:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    6c54:	2210      	movs	r2, #16
    6c56:	2084      	movs	r0, #132	; 0x84
    6c58:	4b01      	ldr	r3, [pc, #4]	; (6c60 <sal_aes_read+0x10>)
    6c5a:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    6c5c:	bd10      	pop	{r4, pc}
    6c5e:	46c0      	nop			; (mov r8, r8)
    6c60:	00007381 	.word	0x00007381

00006c64 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    6c64:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    6c66:	2201      	movs	r2, #1
    6c68:	4b03      	ldr	r3, [pc, #12]	; (6c78 <AT86RFX_ISR+0x14>)
    6c6a:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    6c6c:	4b03      	ldr	r3, [pc, #12]	; (6c7c <AT86RFX_ISR+0x18>)
    6c6e:	681b      	ldr	r3, [r3, #0]
    6c70:	2b00      	cmp	r3, #0
    6c72:	d000      	beq.n	6c76 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    6c74:	4798      	blx	r3
	}
}
    6c76:	bd10      	pop	{r4, pc}
    6c78:	40001800 	.word	0x40001800
    6c7c:	20000368 	.word	0x20000368

00006c80 <trx_spi_init>:

void trx_spi_init(void)
{
    6c80:	b530      	push	{r4, r5, lr}
    6c82:	b085      	sub	sp, #20
	config->address_enabled = false;
    6c84:	4a34      	ldr	r2, [pc, #208]	; (6d58 <trx_spi_init+0xd8>)
    6c86:	2300      	movs	r3, #0
    6c88:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    6c8a:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    6c8c:	213f      	movs	r1, #63	; 0x3f
    6c8e:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    6c90:	4c32      	ldr	r4, [pc, #200]	; (6d5c <trx_spi_init+0xdc>)
    6c92:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    6c94:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    6c96:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    6c98:	2201      	movs	r2, #1
    6c9a:	4669      	mov	r1, sp
    6c9c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    6c9e:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    6ca0:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    6ca2:	203f      	movs	r0, #63	; 0x3f
    6ca4:	4b2e      	ldr	r3, [pc, #184]	; (6d60 <trx_spi_init+0xe0>)
    6ca6:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    6ca8:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    6caa:	09d1      	lsrs	r1, r2, #7
		return NULL;
    6cac:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    6cae:	2900      	cmp	r1, #0
    6cb0:	d104      	bne.n	6cbc <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    6cb2:	0953      	lsrs	r3, r2, #5
    6cb4:	01db      	lsls	r3, r3, #7
    6cb6:	492b      	ldr	r1, [pc, #172]	; (6d64 <trx_spi_init+0xe4>)
    6cb8:	468c      	mov	ip, r1
    6cba:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    6cbc:	211f      	movs	r1, #31
    6cbe:	4011      	ands	r1, r2
    6cc0:	2201      	movs	r2, #1
    6cc2:	0010      	movs	r0, r2
    6cc4:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    6cc6:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    6cc8:	4c27      	ldr	r4, [pc, #156]	; (6d68 <trx_spi_init+0xe8>)
    6cca:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    6ccc:	2300      	movs	r3, #0
    6cce:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    6cd0:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    6cd2:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    6cd4:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    6cd6:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    6cd8:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    6cda:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    6cdc:	3223      	adds	r2, #35	; 0x23
    6cde:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    6ce0:	0020      	movs	r0, r4
    6ce2:	3018      	adds	r0, #24
    6ce4:	3a18      	subs	r2, #24
    6ce6:	2100      	movs	r1, #0
    6ce8:	4b20      	ldr	r3, [pc, #128]	; (6d6c <trx_spi_init+0xec>)
    6cea:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    6cec:	2380      	movs	r3, #128	; 0x80
    6cee:	025b      	lsls	r3, r3, #9
    6cf0:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    6cf2:	4b1f      	ldr	r3, [pc, #124]	; (6d70 <trx_spi_init+0xf0>)
    6cf4:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    6cf6:	4b1f      	ldr	r3, [pc, #124]	; (6d74 <trx_spi_init+0xf4>)
    6cf8:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    6cfa:	2301      	movs	r3, #1
    6cfc:	425b      	negs	r3, r3
    6cfe:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    6d00:	4b1d      	ldr	r3, [pc, #116]	; (6d78 <trx_spi_init+0xf8>)
    6d02:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    6d04:	4b1d      	ldr	r3, [pc, #116]	; (6d7c <trx_spi_init+0xfc>)
    6d06:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    6d08:	4d1d      	ldr	r5, [pc, #116]	; (6d80 <trx_spi_init+0x100>)
    6d0a:	0022      	movs	r2, r4
    6d0c:	491d      	ldr	r1, [pc, #116]	; (6d84 <trx_spi_init+0x104>)
    6d0e:	0028      	movs	r0, r5
    6d10:	4b1d      	ldr	r3, [pc, #116]	; (6d88 <trx_spi_init+0x108>)
    6d12:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6d14:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    6d16:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    6d18:	2b00      	cmp	r3, #0
    6d1a:	d1fc      	bne.n	6d16 <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    6d1c:	6813      	ldr	r3, [r2, #0]
    6d1e:	2502      	movs	r5, #2
    6d20:	432b      	orrs	r3, r5
    6d22:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    6d24:	ac01      	add	r4, sp, #4
    6d26:	0020      	movs	r0, r4
    6d28:	4b18      	ldr	r3, [pc, #96]	; (6d8c <trx_spi_init+0x10c>)
    6d2a:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    6d2c:	2320      	movs	r3, #32
    6d2e:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    6d30:	2380      	movs	r3, #128	; 0x80
    6d32:	039b      	lsls	r3, r3, #14
    6d34:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    6d36:	7225      	strb	r5, [r4, #8]
	#if (SAML21 || SAMR30)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    6d38:	2301      	movs	r3, #1
    6d3a:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    6d3c:	2200      	movs	r2, #0
    6d3e:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    6d40:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    6d42:	0021      	movs	r1, r4
    6d44:	2000      	movs	r0, #0
    6d46:	4b12      	ldr	r3, [pc, #72]	; (6d90 <trx_spi_init+0x110>)
    6d48:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    6d4a:	2200      	movs	r2, #0
    6d4c:	2100      	movs	r1, #0
    6d4e:	4811      	ldr	r0, [pc, #68]	; (6d94 <trx_spi_init+0x114>)
    6d50:	4b11      	ldr	r3, [pc, #68]	; (6d98 <trx_spi_init+0x118>)
    6d52:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    6d54:	b005      	add	sp, #20
    6d56:	bd30      	pop	{r4, r5, pc}
    6d58:	200032c0 	.word	0x200032c0
    6d5c:	200032c4 	.word	0x200032c4
    6d60:	0000361d 	.word	0x0000361d
    6d64:	41004400 	.word	0x41004400
    6d68:	200032c8 	.word	0x200032c8
    6d6c:	0000c7b1 	.word	0x0000c7b1
    6d70:	003d0900 	.word	0x003d0900
    6d74:	00530005 	.word	0x00530005
    6d78:	003e0005 	.word	0x003e0005
    6d7c:	00520005 	.word	0x00520005
    6d80:	20003300 	.word	0x20003300
    6d84:	42001800 	.word	0x42001800
    6d88:	00003c35 	.word	0x00003c35
    6d8c:	00003591 	.word	0x00003591
    6d90:	000035a5 	.word	0x000035a5
    6d94:	00006c65 	.word	0x00006c65
    6d98:	0000344d 	.word	0x0000344d

00006d9c <PhyReset>:

void PhyReset(void)
{
    6d9c:	b570      	push	{r4, r5, r6, lr}
    6d9e:	4c08      	ldr	r4, [pc, #32]	; (6dc0 <PhyReset+0x24>)
    6da0:	2580      	movs	r5, #128	; 0x80
    6da2:	022d      	lsls	r5, r5, #8
    6da4:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    6da6:	2280      	movs	r2, #128	; 0x80
    6da8:	0352      	lsls	r2, r2, #13
    6daa:	4b06      	ldr	r3, [pc, #24]	; (6dc4 <PhyReset+0x28>)
    6dac:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    6dae:	20a5      	movs	r0, #165	; 0xa5
    6db0:	0040      	lsls	r0, r0, #1
    6db2:	4e05      	ldr	r6, [pc, #20]	; (6dc8 <PhyReset+0x2c>)
    6db4:	47b0      	blx	r6
    6db6:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    6db8:	200a      	movs	r0, #10
    6dba:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    6dbc:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    6dbe:	bd70      	pop	{r4, r5, r6, pc}
    6dc0:	41004480 	.word	0x41004480
    6dc4:	41004400 	.word	0x41004400
    6dc8:	00000155 	.word	0x00000155

00006dcc <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    6dcc:	b570      	push	{r4, r5, r6, lr}
    6dce:	b082      	sub	sp, #8
    6dd0:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6dd2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6dd6:	425a      	negs	r2, r3
    6dd8:	4153      	adcs	r3, r2
    6dda:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6ddc:	b672      	cpsid	i
    6dde:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6de2:	2200      	movs	r2, #0
    6de4:	4b33      	ldr	r3, [pc, #204]	; (6eb4 <trx_reg_read+0xe8>)
    6de6:	701a      	strb	r2, [r3, #0]
	return flags;
    6de8:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6dea:	4e33      	ldr	r6, [pc, #204]	; (6eb8 <trx_reg_read+0xec>)
    6dec:	3201      	adds	r2, #1
    6dee:	4933      	ldr	r1, [pc, #204]	; (6ebc <trx_reg_read+0xf0>)
    6df0:	0030      	movs	r0, r6
    6df2:	4b33      	ldr	r3, [pc, #204]	; (6ec0 <trx_reg_read+0xf4>)
    6df4:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6df6:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    6df8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6dfa:	7e1a      	ldrb	r2, [r3, #24]
    6dfc:	420a      	tst	r2, r1
    6dfe:	d0fc      	beq.n	6dfa <trx_reg_read+0x2e>
    6e00:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6e02:	07d2      	lsls	r2, r2, #31
    6e04:	d502      	bpl.n	6e0c <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6e06:	2280      	movs	r2, #128	; 0x80
    6e08:	4315      	orrs	r5, r2
    6e0a:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6e0c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6e0e:	7e1a      	ldrb	r2, [r3, #24]
    6e10:	420a      	tst	r2, r1
    6e12:	d0fc      	beq.n	6e0e <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6e14:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6e16:	7e1a      	ldrb	r2, [r3, #24]
    6e18:	420a      	tst	r2, r1
    6e1a:	d0fc      	beq.n	6e16 <trx_reg_read+0x4a>
    6e1c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6e1e:	0752      	lsls	r2, r2, #29
    6e20:	d50c      	bpl.n	6e3c <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6e22:	8b5a      	ldrh	r2, [r3, #26]
    6e24:	0752      	lsls	r2, r2, #29
    6e26:	d501      	bpl.n	6e2c <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6e28:	2204      	movs	r2, #4
    6e2a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6e2c:	4a22      	ldr	r2, [pc, #136]	; (6eb8 <trx_reg_read+0xec>)
    6e2e:	7992      	ldrb	r2, [r2, #6]
    6e30:	2a01      	cmp	r2, #1
    6e32:	d034      	beq.n	6e9e <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6e34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6e36:	b2d2      	uxtb	r2, r2
    6e38:	4922      	ldr	r1, [pc, #136]	; (6ec4 <trx_reg_read+0xf8>)
    6e3a:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    6e3c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6e3e:	7e1a      	ldrb	r2, [r3, #24]
    6e40:	420a      	tst	r2, r1
    6e42:	d0fc      	beq.n	6e3e <trx_reg_read+0x72>
    6e44:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6e46:	07d2      	lsls	r2, r2, #31
    6e48:	d501      	bpl.n	6e4e <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6e4a:	2200      	movs	r2, #0
    6e4c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    6e4e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6e50:	7e1a      	ldrb	r2, [r3, #24]
    6e52:	420a      	tst	r2, r1
    6e54:	d0fc      	beq.n	6e50 <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    6e56:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6e58:	7e1a      	ldrb	r2, [r3, #24]
    6e5a:	420a      	tst	r2, r1
    6e5c:	d0fc      	beq.n	6e58 <trx_reg_read+0x8c>
    6e5e:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    6e60:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    6e62:	0752      	lsls	r2, r2, #29
    6e64:	d50a      	bpl.n	6e7c <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6e66:	8b5a      	ldrh	r2, [r3, #26]
    6e68:	0752      	lsls	r2, r2, #29
    6e6a:	d501      	bpl.n	6e70 <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6e6c:	2204      	movs	r2, #4
    6e6e:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6e70:	4a11      	ldr	r2, [pc, #68]	; (6eb8 <trx_reg_read+0xec>)
    6e72:	7992      	ldrb	r2, [r2, #6]
    6e74:	2a01      	cmp	r2, #1
    6e76:	d018      	beq.n	6eaa <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6e78:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    6e7a:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6e7c:	2200      	movs	r2, #0
    6e7e:	490f      	ldr	r1, [pc, #60]	; (6ebc <trx_reg_read+0xf0>)
    6e80:	480d      	ldr	r0, [pc, #52]	; (6eb8 <trx_reg_read+0xec>)
    6e82:	4b0f      	ldr	r3, [pc, #60]	; (6ec0 <trx_reg_read+0xf4>)
    6e84:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    6e86:	23ff      	movs	r3, #255	; 0xff
    6e88:	4223      	tst	r3, r4
    6e8a:	d005      	beq.n	6e98 <trx_reg_read+0xcc>
		cpu_irq_enable();
    6e8c:	2201      	movs	r2, #1
    6e8e:	4b09      	ldr	r3, [pc, #36]	; (6eb4 <trx_reg_read+0xe8>)
    6e90:	701a      	strb	r2, [r3, #0]
    6e92:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6e96:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    6e98:	b2e8      	uxtb	r0, r5
}
    6e9a:	b002      	add	sp, #8
    6e9c:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6e9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6ea0:	05d2      	lsls	r2, r2, #23
    6ea2:	0dd2      	lsrs	r2, r2, #23
    6ea4:	4907      	ldr	r1, [pc, #28]	; (6ec4 <trx_reg_read+0xf8>)
    6ea6:	800a      	strh	r2, [r1, #0]
    6ea8:	e7c8      	b.n	6e3c <trx_reg_read+0x70>
    6eaa:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    6eac:	05ed      	lsls	r5, r5, #23
    6eae:	0ded      	lsrs	r5, r5, #23
    6eb0:	e7e4      	b.n	6e7c <trx_reg_read+0xb0>
    6eb2:	46c0      	nop			; (mov r8, r8)
    6eb4:	2000000a 	.word	0x2000000a
    6eb8:	20003300 	.word	0x20003300
    6ebc:	200032c4 	.word	0x200032c4
    6ec0:	00003ef9 	.word	0x00003ef9
    6ec4:	200032bc 	.word	0x200032bc

00006ec8 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    6ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
    6eca:	b083      	sub	sp, #12
    6ecc:	0006      	movs	r6, r0
    6ece:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6ed0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6ed4:	425a      	negs	r2, r3
    6ed6:	4153      	adcs	r3, r2
    6ed8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6eda:	b672      	cpsid	i
    6edc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6ee0:	2200      	movs	r2, #0
    6ee2:	4b34      	ldr	r3, [pc, #208]	; (6fb4 <trx_reg_write+0xec>)
    6ee4:	701a      	strb	r2, [r3, #0]
	return flags;
    6ee6:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6ee8:	4f33      	ldr	r7, [pc, #204]	; (6fb8 <trx_reg_write+0xf0>)
    6eea:	3201      	adds	r2, #1
    6eec:	4933      	ldr	r1, [pc, #204]	; (6fbc <trx_reg_write+0xf4>)
    6eee:	0038      	movs	r0, r7
    6ef0:	4b33      	ldr	r3, [pc, #204]	; (6fc0 <trx_reg_write+0xf8>)
    6ef2:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6ef4:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    6ef6:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6ef8:	7e1a      	ldrb	r2, [r3, #24]
    6efa:	420a      	tst	r2, r1
    6efc:	d0fc      	beq.n	6ef8 <trx_reg_write+0x30>
    6efe:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6f00:	07d2      	lsls	r2, r2, #31
    6f02:	d502      	bpl.n	6f0a <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6f04:	22c0      	movs	r2, #192	; 0xc0
    6f06:	4316      	orrs	r6, r2
    6f08:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6f0a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6f0c:	7e1a      	ldrb	r2, [r3, #24]
    6f0e:	420a      	tst	r2, r1
    6f10:	d0fc      	beq.n	6f0c <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6f12:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6f14:	7e1a      	ldrb	r2, [r3, #24]
    6f16:	420a      	tst	r2, r1
    6f18:	d0fc      	beq.n	6f14 <trx_reg_write+0x4c>
    6f1a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6f1c:	0752      	lsls	r2, r2, #29
    6f1e:	d50c      	bpl.n	6f3a <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6f20:	8b5a      	ldrh	r2, [r3, #26]
    6f22:	0752      	lsls	r2, r2, #29
    6f24:	d501      	bpl.n	6f2a <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6f26:	2204      	movs	r2, #4
    6f28:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6f2a:	4a23      	ldr	r2, [pc, #140]	; (6fb8 <trx_reg_write+0xf0>)
    6f2c:	7992      	ldrb	r2, [r2, #6]
    6f2e:	2a01      	cmp	r2, #1
    6f30:	d033      	beq.n	6f9a <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6f32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6f34:	b2d2      	uxtb	r2, r2
    6f36:	4923      	ldr	r1, [pc, #140]	; (6fc4 <trx_reg_write+0xfc>)
    6f38:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    6f3a:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6f3c:	7e1a      	ldrb	r2, [r3, #24]
    6f3e:	420a      	tst	r2, r1
    6f40:	d0fc      	beq.n	6f3c <trx_reg_write+0x74>
    6f42:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6f44:	07d2      	lsls	r2, r2, #31
    6f46:	d500      	bpl.n	6f4a <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6f48:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    6f4a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6f4c:	7e1a      	ldrb	r2, [r3, #24]
    6f4e:	420a      	tst	r2, r1
    6f50:	d0fc      	beq.n	6f4c <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6f52:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6f54:	7e1a      	ldrb	r2, [r3, #24]
    6f56:	420a      	tst	r2, r1
    6f58:	d0fc      	beq.n	6f54 <trx_reg_write+0x8c>
    6f5a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6f5c:	0752      	lsls	r2, r2, #29
    6f5e:	d50c      	bpl.n	6f7a <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6f60:	8b5a      	ldrh	r2, [r3, #26]
    6f62:	0752      	lsls	r2, r2, #29
    6f64:	d501      	bpl.n	6f6a <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6f66:	2204      	movs	r2, #4
    6f68:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6f6a:	4a13      	ldr	r2, [pc, #76]	; (6fb8 <trx_reg_write+0xf0>)
    6f6c:	7992      	ldrb	r2, [r2, #6]
    6f6e:	2a01      	cmp	r2, #1
    6f70:	d019      	beq.n	6fa6 <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6f74:	b2db      	uxtb	r3, r3
    6f76:	4a13      	ldr	r2, [pc, #76]	; (6fc4 <trx_reg_write+0xfc>)
    6f78:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6f7a:	2200      	movs	r2, #0
    6f7c:	490f      	ldr	r1, [pc, #60]	; (6fbc <trx_reg_write+0xf4>)
    6f7e:	480e      	ldr	r0, [pc, #56]	; (6fb8 <trx_reg_write+0xf0>)
    6f80:	4b0f      	ldr	r3, [pc, #60]	; (6fc0 <trx_reg_write+0xf8>)
    6f82:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    6f84:	23ff      	movs	r3, #255	; 0xff
    6f86:	422b      	tst	r3, r5
    6f88:	d005      	beq.n	6f96 <trx_reg_write+0xce>
		cpu_irq_enable();
    6f8a:	2201      	movs	r2, #1
    6f8c:	4b09      	ldr	r3, [pc, #36]	; (6fb4 <trx_reg_write+0xec>)
    6f8e:	701a      	strb	r2, [r3, #0]
    6f90:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6f94:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    6f96:	b003      	add	sp, #12
    6f98:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6f9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6f9c:	05d2      	lsls	r2, r2, #23
    6f9e:	0dd2      	lsrs	r2, r2, #23
    6fa0:	4908      	ldr	r1, [pc, #32]	; (6fc4 <trx_reg_write+0xfc>)
    6fa2:	800a      	strh	r2, [r1, #0]
    6fa4:	e7c9      	b.n	6f3a <trx_reg_write+0x72>
    6fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6fa8:	05db      	lsls	r3, r3, #23
    6faa:	0ddb      	lsrs	r3, r3, #23
    6fac:	4a05      	ldr	r2, [pc, #20]	; (6fc4 <trx_reg_write+0xfc>)
    6fae:	8013      	strh	r3, [r2, #0]
    6fb0:	e7e3      	b.n	6f7a <trx_reg_write+0xb2>
    6fb2:	46c0      	nop			; (mov r8, r8)
    6fb4:	2000000a 	.word	0x2000000a
    6fb8:	20003300 	.word	0x20003300
    6fbc:	200032c4 	.word	0x200032c4
    6fc0:	00003ef9 	.word	0x00003ef9
    6fc4:	200032bc 	.word	0x200032bc

00006fc8 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    6fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    6fca:	46d6      	mov	lr, sl
    6fcc:	464f      	mov	r7, r9
    6fce:	4646      	mov	r6, r8
    6fd0:	b5c0      	push	{r6, r7, lr}
    6fd2:	b082      	sub	sp, #8
    6fd4:	0005      	movs	r5, r0
    6fd6:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6fd8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6fdc:	425a      	negs	r2, r3
    6fde:	4153      	adcs	r3, r2
    6fe0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6fe2:	b672      	cpsid	i
    6fe4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6fe8:	2200      	movs	r2, #0
    6fea:	4b3e      	ldr	r3, [pc, #248]	; (70e4 <trx_frame_read+0x11c>)
    6fec:	701a      	strb	r2, [r3, #0]
	return flags;
    6fee:	9b01      	ldr	r3, [sp, #4]
    6ff0:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6ff2:	4f3d      	ldr	r7, [pc, #244]	; (70e8 <trx_frame_read+0x120>)
    6ff4:	3201      	adds	r2, #1
    6ff6:	493d      	ldr	r1, [pc, #244]	; (70ec <trx_frame_read+0x124>)
    6ff8:	0038      	movs	r0, r7
    6ffa:	4b3d      	ldr	r3, [pc, #244]	; (70f0 <trx_frame_read+0x128>)
    6ffc:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6ffe:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    7000:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7002:	7e1a      	ldrb	r2, [r3, #24]
    7004:	420a      	tst	r2, r1
    7006:	d0fc      	beq.n	7002 <trx_frame_read+0x3a>
    7008:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    700a:	07d2      	lsls	r2, r2, #31
    700c:	d501      	bpl.n	7012 <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    700e:	2220      	movs	r2, #32
    7010:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    7012:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7014:	7e1a      	ldrb	r2, [r3, #24]
    7016:	420a      	tst	r2, r1
    7018:	d0fc      	beq.n	7014 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    701a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    701c:	7e1a      	ldrb	r2, [r3, #24]
    701e:	420a      	tst	r2, r1
    7020:	d0fc      	beq.n	701c <trx_frame_read+0x54>
    7022:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7024:	0752      	lsls	r2, r2, #29
    7026:	d50c      	bpl.n	7042 <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7028:	8b5a      	ldrh	r2, [r3, #26]
    702a:	0752      	lsls	r2, r2, #29
    702c:	d501      	bpl.n	7032 <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    702e:	2204      	movs	r2, #4
    7030:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7032:	4a2d      	ldr	r2, [pc, #180]	; (70e8 <trx_frame_read+0x120>)
    7034:	7992      	ldrb	r2, [r2, #6]
    7036:	2a01      	cmp	r2, #1
    7038:	d013      	beq.n	7062 <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    703a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    703c:	b2db      	uxtb	r3, r3
    703e:	4a2d      	ldr	r2, [pc, #180]	; (70f4 <trx_frame_read+0x12c>)
    7040:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    7042:	1e63      	subs	r3, r4, #1
    7044:	b2db      	uxtb	r3, r3
    7046:	2c00      	cmp	r4, #0
    7048:	d036      	beq.n	70b8 <trx_frame_read+0xf0>
    704a:	3301      	adds	r3, #1
    704c:	469c      	mov	ip, r3
    704e:	44ac      	add	ip, r5
    7050:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    7052:	4e25      	ldr	r6, [pc, #148]	; (70e8 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    7054:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7056:	2300      	movs	r3, #0
    7058:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    705a:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    705c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    705e:	46b1      	mov	r9, r6
    7060:	e00f      	b.n	7082 <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7064:	05db      	lsls	r3, r3, #23
    7066:	0ddb      	lsrs	r3, r3, #23
    7068:	4a22      	ldr	r2, [pc, #136]	; (70f4 <trx_frame_read+0x12c>)
    706a:	8013      	strh	r3, [r2, #0]
    706c:	e7e9      	b.n	7042 <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    706e:	464a      	mov	r2, r9
    7070:	7992      	ldrb	r2, [r2, #6]
    7072:	2a01      	cmp	r2, #1
    7074:	d01c      	beq.n	70b0 <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7076:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7078:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    707a:	702f      	strb	r7, [r5, #0]
		data++;
    707c:	3501      	adds	r5, #1
	while (length--) {
    707e:	4565      	cmp	r5, ip
    7080:	d01a      	beq.n	70b8 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    7082:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7084:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    7086:	4202      	tst	r2, r0
    7088:	d0fc      	beq.n	7084 <trx_frame_read+0xbc>
    708a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    708c:	4202      	tst	r2, r0
    708e:	d001      	beq.n	7094 <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7090:	4652      	mov	r2, sl
    7092:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7094:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    7096:	4222      	tst	r2, r4
    7098:	d0fc      	beq.n	7094 <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    709a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    709c:	420a      	tst	r2, r1
    709e:	d0fc      	beq.n	709a <trx_frame_read+0xd2>
    70a0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    70a2:	420a      	tst	r2, r1
    70a4:	d0e9      	beq.n	707a <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    70a6:	8b5a      	ldrh	r2, [r3, #26]
    70a8:	420a      	tst	r2, r1
    70aa:	d0e0      	beq.n	706e <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    70ac:	8359      	strh	r1, [r3, #26]
    70ae:	e7de      	b.n	706e <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    70b0:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    70b2:	05ff      	lsls	r7, r7, #23
    70b4:	0dff      	lsrs	r7, r7, #23
    70b6:	e7e0      	b.n	707a <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    70b8:	2200      	movs	r2, #0
    70ba:	490c      	ldr	r1, [pc, #48]	; (70ec <trx_frame_read+0x124>)
    70bc:	480a      	ldr	r0, [pc, #40]	; (70e8 <trx_frame_read+0x120>)
    70be:	4b0c      	ldr	r3, [pc, #48]	; (70f0 <trx_frame_read+0x128>)
    70c0:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    70c2:	23ff      	movs	r3, #255	; 0xff
    70c4:	4642      	mov	r2, r8
    70c6:	4213      	tst	r3, r2
    70c8:	d005      	beq.n	70d6 <trx_frame_read+0x10e>
		cpu_irq_enable();
    70ca:	2201      	movs	r2, #1
    70cc:	4b05      	ldr	r3, [pc, #20]	; (70e4 <trx_frame_read+0x11c>)
    70ce:	701a      	strb	r2, [r3, #0]
    70d0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    70d4:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    70d6:	b002      	add	sp, #8
    70d8:	bc1c      	pop	{r2, r3, r4}
    70da:	4690      	mov	r8, r2
    70dc:	4699      	mov	r9, r3
    70de:	46a2      	mov	sl, r4
    70e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    70e2:	46c0      	nop			; (mov r8, r8)
    70e4:	2000000a 	.word	0x2000000a
    70e8:	20003300 	.word	0x20003300
    70ec:	200032c4 	.word	0x200032c4
    70f0:	00003ef9 	.word	0x00003ef9
    70f4:	200032bc 	.word	0x200032bc

000070f8 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    70f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    70fa:	46c6      	mov	lr, r8
    70fc:	b500      	push	{lr}
    70fe:	b082      	sub	sp, #8
    7100:	0004      	movs	r4, r0
    7102:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7104:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7108:	425a      	negs	r2, r3
    710a:	4153      	adcs	r3, r2
    710c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    710e:	b672      	cpsid	i
    7110:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7114:	2200      	movs	r2, #0
    7116:	4b3a      	ldr	r3, [pc, #232]	; (7200 <trx_frame_write+0x108>)
    7118:	701a      	strb	r2, [r3, #0]
	return flags;
    711a:	9b01      	ldr	r3, [sp, #4]
    711c:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    711e:	4f39      	ldr	r7, [pc, #228]	; (7204 <trx_frame_write+0x10c>)
    7120:	3201      	adds	r2, #1
    7122:	4939      	ldr	r1, [pc, #228]	; (7208 <trx_frame_write+0x110>)
    7124:	0038      	movs	r0, r7
    7126:	4b39      	ldr	r3, [pc, #228]	; (720c <trx_frame_write+0x114>)
    7128:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    712a:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    712c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    712e:	7e1a      	ldrb	r2, [r3, #24]
    7130:	420a      	tst	r2, r1
    7132:	d0fc      	beq.n	712e <trx_frame_write+0x36>
    7134:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7136:	07d2      	lsls	r2, r2, #31
    7138:	d501      	bpl.n	713e <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    713a:	2260      	movs	r2, #96	; 0x60
    713c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    713e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7140:	7e1a      	ldrb	r2, [r3, #24]
    7142:	420a      	tst	r2, r1
    7144:	d0fc      	beq.n	7140 <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7146:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7148:	7e1a      	ldrb	r2, [r3, #24]
    714a:	420a      	tst	r2, r1
    714c:	d0fc      	beq.n	7148 <trx_frame_write+0x50>
    714e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7150:	0752      	lsls	r2, r2, #29
    7152:	d50c      	bpl.n	716e <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7154:	8b5a      	ldrh	r2, [r3, #26]
    7156:	0752      	lsls	r2, r2, #29
    7158:	d501      	bpl.n	715e <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    715a:	2204      	movs	r2, #4
    715c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    715e:	4a29      	ldr	r2, [pc, #164]	; (7204 <trx_frame_write+0x10c>)
    7160:	7992      	ldrb	r2, [r2, #6]
    7162:	2a01      	cmp	r2, #1
    7164:	d00b      	beq.n	717e <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7166:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7168:	b2d2      	uxtb	r2, r2
    716a:	4929      	ldr	r1, [pc, #164]	; (7210 <trx_frame_write+0x118>)
    716c:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    716e:	4a25      	ldr	r2, [pc, #148]	; (7204 <trx_frame_write+0x10c>)
    7170:	7992      	ldrb	r2, [r2, #6]
    7172:	4694      	mov	ip, r2
    7174:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    7176:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    7178:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    717a:	2404      	movs	r4, #4
    717c:	e00d      	b.n	719a <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    717e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7180:	05d2      	lsls	r2, r2, #23
    7182:	0dd2      	lsrs	r2, r2, #23
    7184:	4922      	ldr	r1, [pc, #136]	; (7210 <trx_frame_write+0x118>)
    7186:	800a      	strh	r2, [r1, #0]
    7188:	e7f1      	b.n	716e <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    718a:	4662      	mov	r2, ip
    718c:	2a01      	cmp	r2, #1
    718e:	d01e      	beq.n	71ce <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7190:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7192:	b2d2      	uxtb	r2, r2
    7194:	4e1e      	ldr	r6, [pc, #120]	; (7210 <trx_frame_write+0x118>)
    7196:	8032      	strh	r2, [r6, #0]
    7198:	3101      	adds	r1, #1
	while (length--) {
    719a:	3d01      	subs	r5, #1
    719c:	b2ed      	uxtb	r5, r5
    719e:	2dff      	cmp	r5, #255	; 0xff
    71a0:	d01b      	beq.n	71da <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    71a2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    71a4:	423a      	tst	r2, r7
    71a6:	d0fc      	beq.n	71a2 <trx_frame_write+0xaa>
    71a8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    71aa:	423a      	tst	r2, r7
    71ac:	d001      	beq.n	71b2 <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    71ae:	780a      	ldrb	r2, [r1, #0]
    71b0:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    71b2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    71b4:	4202      	tst	r2, r0
    71b6:	d0fc      	beq.n	71b2 <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    71b8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    71ba:	4222      	tst	r2, r4
    71bc:	d0fc      	beq.n	71b8 <trx_frame_write+0xc0>
    71be:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    71c0:	4222      	tst	r2, r4
    71c2:	d0e9      	beq.n	7198 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    71c4:	8b5a      	ldrh	r2, [r3, #26]
    71c6:	4222      	tst	r2, r4
    71c8:	d0df      	beq.n	718a <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    71ca:	835c      	strh	r4, [r3, #26]
    71cc:	e7dd      	b.n	718a <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    71ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    71d0:	05d2      	lsls	r2, r2, #23
    71d2:	0dd2      	lsrs	r2, r2, #23
    71d4:	4e0e      	ldr	r6, [pc, #56]	; (7210 <trx_frame_write+0x118>)
    71d6:	8032      	strh	r2, [r6, #0]
    71d8:	e7de      	b.n	7198 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    71da:	2200      	movs	r2, #0
    71dc:	490a      	ldr	r1, [pc, #40]	; (7208 <trx_frame_write+0x110>)
    71de:	4809      	ldr	r0, [pc, #36]	; (7204 <trx_frame_write+0x10c>)
    71e0:	4b0a      	ldr	r3, [pc, #40]	; (720c <trx_frame_write+0x114>)
    71e2:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    71e4:	23ff      	movs	r3, #255	; 0xff
    71e6:	4642      	mov	r2, r8
    71e8:	4213      	tst	r3, r2
    71ea:	d005      	beq.n	71f8 <trx_frame_write+0x100>
		cpu_irq_enable();
    71ec:	2201      	movs	r2, #1
    71ee:	4b04      	ldr	r3, [pc, #16]	; (7200 <trx_frame_write+0x108>)
    71f0:	701a      	strb	r2, [r3, #0]
    71f2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    71f6:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    71f8:	b002      	add	sp, #8
    71fa:	bc04      	pop	{r2}
    71fc:	4690      	mov	r8, r2
    71fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7200:	2000000a 	.word	0x2000000a
    7204:	20003300 	.word	0x20003300
    7208:	200032c4 	.word	0x200032c4
    720c:	00003ef9 	.word	0x00003ef9
    7210:	200032bc 	.word	0x200032bc

00007214 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    7214:	b5f0      	push	{r4, r5, r6, r7, lr}
    7216:	46c6      	mov	lr, r8
    7218:	b500      	push	{lr}
    721a:	b082      	sub	sp, #8
    721c:	0006      	movs	r6, r0
    721e:	000d      	movs	r5, r1
    7220:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7222:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7226:	425a      	negs	r2, r3
    7228:	4153      	adcs	r3, r2
    722a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    722c:	b672      	cpsid	i
    722e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7232:	2200      	movs	r2, #0
    7234:	4b4d      	ldr	r3, [pc, #308]	; (736c <trx_sram_write+0x158>)
    7236:	701a      	strb	r2, [r3, #0]
	return flags;
    7238:	9b01      	ldr	r3, [sp, #4]
    723a:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    723c:	4f4c      	ldr	r7, [pc, #304]	; (7370 <trx_sram_write+0x15c>)
    723e:	3201      	adds	r2, #1
    7240:	494c      	ldr	r1, [pc, #304]	; (7374 <trx_sram_write+0x160>)
    7242:	0038      	movs	r0, r7
    7244:	4b4c      	ldr	r3, [pc, #304]	; (7378 <trx_sram_write+0x164>)
    7246:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7248:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    724a:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    724c:	7e1a      	ldrb	r2, [r3, #24]
    724e:	420a      	tst	r2, r1
    7250:	d0fc      	beq.n	724c <trx_sram_write+0x38>
    7252:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7254:	07d2      	lsls	r2, r2, #31
    7256:	d501      	bpl.n	725c <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7258:	2240      	movs	r2, #64	; 0x40
    725a:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    725c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    725e:	7e1a      	ldrb	r2, [r3, #24]
    7260:	420a      	tst	r2, r1
    7262:	d0fc      	beq.n	725e <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7264:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7266:	7e1a      	ldrb	r2, [r3, #24]
    7268:	420a      	tst	r2, r1
    726a:	d0fc      	beq.n	7266 <trx_sram_write+0x52>
    726c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    726e:	0752      	lsls	r2, r2, #29
    7270:	d50c      	bpl.n	728c <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7272:	8b5a      	ldrh	r2, [r3, #26]
    7274:	0752      	lsls	r2, r2, #29
    7276:	d501      	bpl.n	727c <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7278:	2204      	movs	r2, #4
    727a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    727c:	4a3c      	ldr	r2, [pc, #240]	; (7370 <trx_sram_write+0x15c>)
    727e:	7992      	ldrb	r2, [r2, #6]
    7280:	2a01      	cmp	r2, #1
    7282:	d02b      	beq.n	72dc <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7284:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7286:	b2d2      	uxtb	r2, r2
    7288:	493c      	ldr	r1, [pc, #240]	; (737c <trx_sram_write+0x168>)
    728a:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    728c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    728e:	7e1a      	ldrb	r2, [r3, #24]
    7290:	420a      	tst	r2, r1
    7292:	d0fc      	beq.n	728e <trx_sram_write+0x7a>
    7294:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7296:	07d2      	lsls	r2, r2, #31
    7298:	d500      	bpl.n	729c <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    729a:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    729c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    729e:	7e1a      	ldrb	r2, [r3, #24]
    72a0:	420a      	tst	r2, r1
    72a2:	d0fc      	beq.n	729e <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    72a4:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    72a6:	7e1a      	ldrb	r2, [r3, #24]
    72a8:	420a      	tst	r2, r1
    72aa:	d0fc      	beq.n	72a6 <trx_sram_write+0x92>
    72ac:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    72ae:	0752      	lsls	r2, r2, #29
    72b0:	d50c      	bpl.n	72cc <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    72b2:	8b5a      	ldrh	r2, [r3, #26]
    72b4:	0752      	lsls	r2, r2, #29
    72b6:	d501      	bpl.n	72bc <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    72b8:	2204      	movs	r2, #4
    72ba:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    72bc:	4a2c      	ldr	r2, [pc, #176]	; (7370 <trx_sram_write+0x15c>)
    72be:	7992      	ldrb	r2, [r2, #6]
    72c0:	2a01      	cmp	r2, #1
    72c2:	d011      	beq.n	72e8 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    72c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72c6:	b2d2      	uxtb	r2, r2
    72c8:	492c      	ldr	r1, [pc, #176]	; (737c <trx_sram_write+0x168>)
    72ca:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    72cc:	4a28      	ldr	r2, [pc, #160]	; (7370 <trx_sram_write+0x15c>)
    72ce:	7992      	ldrb	r2, [r2, #6]
    72d0:	4694      	mov	ip, r2
    72d2:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    72d4:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    72d6:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    72d8:	2104      	movs	r1, #4
    72da:	e013      	b.n	7304 <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    72dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72de:	05d2      	lsls	r2, r2, #23
    72e0:	0dd2      	lsrs	r2, r2, #23
    72e2:	4926      	ldr	r1, [pc, #152]	; (737c <trx_sram_write+0x168>)
    72e4:	800a      	strh	r2, [r1, #0]
    72e6:	e7d1      	b.n	728c <trx_sram_write+0x78>
    72e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72ea:	05d2      	lsls	r2, r2, #23
    72ec:	0dd2      	lsrs	r2, r2, #23
    72ee:	4923      	ldr	r1, [pc, #140]	; (737c <trx_sram_write+0x168>)
    72f0:	800a      	strh	r2, [r1, #0]
    72f2:	e7eb      	b.n	72cc <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    72f4:	4662      	mov	r2, ip
    72f6:	2a01      	cmp	r2, #1
    72f8:	d01e      	beq.n	7338 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    72fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72fc:	b2d2      	uxtb	r2, r2
    72fe:	4f1f      	ldr	r7, [pc, #124]	; (737c <trx_sram_write+0x168>)
    7300:	803a      	strh	r2, [r7, #0]
    7302:	3001      	adds	r0, #1
	while (length--) {
    7304:	3c01      	subs	r4, #1
    7306:	b2e4      	uxtb	r4, r4
    7308:	2cff      	cmp	r4, #255	; 0xff
    730a:	d01b      	beq.n	7344 <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    730c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    730e:	4232      	tst	r2, r6
    7310:	d0fc      	beq.n	730c <trx_sram_write+0xf8>
    7312:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7314:	4232      	tst	r2, r6
    7316:	d001      	beq.n	731c <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7318:	7802      	ldrb	r2, [r0, #0]
    731a:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    731c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    731e:	422a      	tst	r2, r5
    7320:	d0fc      	beq.n	731c <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7322:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    7324:	420a      	tst	r2, r1
    7326:	d0fc      	beq.n	7322 <trx_sram_write+0x10e>
    7328:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    732a:	420a      	tst	r2, r1
    732c:	d0e9      	beq.n	7302 <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    732e:	8b5a      	ldrh	r2, [r3, #26]
    7330:	420a      	tst	r2, r1
    7332:	d0df      	beq.n	72f4 <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7334:	8359      	strh	r1, [r3, #26]
    7336:	e7dd      	b.n	72f4 <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7338:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    733a:	05d2      	lsls	r2, r2, #23
    733c:	0dd2      	lsrs	r2, r2, #23
    733e:	4f0f      	ldr	r7, [pc, #60]	; (737c <trx_sram_write+0x168>)
    7340:	803a      	strh	r2, [r7, #0]
    7342:	e7de      	b.n	7302 <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    7344:	2200      	movs	r2, #0
    7346:	490b      	ldr	r1, [pc, #44]	; (7374 <trx_sram_write+0x160>)
    7348:	4809      	ldr	r0, [pc, #36]	; (7370 <trx_sram_write+0x15c>)
    734a:	4b0b      	ldr	r3, [pc, #44]	; (7378 <trx_sram_write+0x164>)
    734c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    734e:	23ff      	movs	r3, #255	; 0xff
    7350:	4642      	mov	r2, r8
    7352:	4213      	tst	r3, r2
    7354:	d005      	beq.n	7362 <trx_sram_write+0x14e>
		cpu_irq_enable();
    7356:	2201      	movs	r2, #1
    7358:	4b04      	ldr	r3, [pc, #16]	; (736c <trx_sram_write+0x158>)
    735a:	701a      	strb	r2, [r3, #0]
    735c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    7360:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    7362:	b002      	add	sp, #8
    7364:	bc04      	pop	{r2}
    7366:	4690      	mov	r8, r2
    7368:	bdf0      	pop	{r4, r5, r6, r7, pc}
    736a:	46c0      	nop			; (mov r8, r8)
    736c:	2000000a 	.word	0x2000000a
    7370:	20003300 	.word	0x20003300
    7374:	200032c4 	.word	0x200032c4
    7378:	00003ef9 	.word	0x00003ef9
    737c:	200032bc 	.word	0x200032bc

00007380 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    7380:	b5f0      	push	{r4, r5, r6, r7, lr}
    7382:	46d6      	mov	lr, sl
    7384:	464f      	mov	r7, r9
    7386:	4646      	mov	r6, r8
    7388:	b5c0      	push	{r6, r7, lr}
    738a:	b082      	sub	sp, #8
    738c:	0004      	movs	r4, r0
    738e:	000d      	movs	r5, r1
    7390:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    7392:	2001      	movs	r0, #1
    7394:	4b56      	ldr	r3, [pc, #344]	; (74f0 <trx_sram_read+0x170>)
    7396:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7398:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    739c:	425a      	negs	r2, r3
    739e:	4153      	adcs	r3, r2
    73a0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    73a2:	b672      	cpsid	i
    73a4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    73a8:	2200      	movs	r2, #0
    73aa:	4b52      	ldr	r3, [pc, #328]	; (74f4 <trx_sram_read+0x174>)
    73ac:	701a      	strb	r2, [r3, #0]
	return flags;
    73ae:	9b01      	ldr	r3, [sp, #4]
    73b0:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    73b2:	4e51      	ldr	r6, [pc, #324]	; (74f8 <trx_sram_read+0x178>)
    73b4:	3201      	adds	r2, #1
    73b6:	4951      	ldr	r1, [pc, #324]	; (74fc <trx_sram_read+0x17c>)
    73b8:	0030      	movs	r0, r6
    73ba:	4b51      	ldr	r3, [pc, #324]	; (7500 <trx_sram_read+0x180>)
    73bc:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    73be:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    73c0:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    73c2:	7e1a      	ldrb	r2, [r3, #24]
    73c4:	420a      	tst	r2, r1
    73c6:	d0fc      	beq.n	73c2 <trx_sram_read+0x42>
    73c8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    73ca:	07d2      	lsls	r2, r2, #31
    73cc:	d501      	bpl.n	73d2 <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    73ce:	2200      	movs	r2, #0
    73d0:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    73d2:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    73d4:	7e1a      	ldrb	r2, [r3, #24]
    73d6:	420a      	tst	r2, r1
    73d8:	d0fc      	beq.n	73d4 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    73da:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    73dc:	7e1a      	ldrb	r2, [r3, #24]
    73de:	420a      	tst	r2, r1
    73e0:	d0fc      	beq.n	73dc <trx_sram_read+0x5c>
    73e2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    73e4:	0752      	lsls	r2, r2, #29
    73e6:	d50c      	bpl.n	7402 <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    73e8:	8b5a      	ldrh	r2, [r3, #26]
    73ea:	0752      	lsls	r2, r2, #29
    73ec:	d501      	bpl.n	73f2 <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    73ee:	2204      	movs	r2, #4
    73f0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    73f2:	4a41      	ldr	r2, [pc, #260]	; (74f8 <trx_sram_read+0x178>)
    73f4:	7992      	ldrb	r2, [r2, #6]
    73f6:	2a01      	cmp	r2, #1
    73f8:	d033      	beq.n	7462 <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    73fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    73fc:	b2d2      	uxtb	r2, r2
    73fe:	4941      	ldr	r1, [pc, #260]	; (7504 <trx_sram_read+0x184>)
    7400:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    7402:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7404:	7e1a      	ldrb	r2, [r3, #24]
    7406:	420a      	tst	r2, r1
    7408:	d0fc      	beq.n	7404 <trx_sram_read+0x84>
    740a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    740c:	07d2      	lsls	r2, r2, #31
    740e:	d500      	bpl.n	7412 <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7410:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    7412:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7414:	7e1a      	ldrb	r2, [r3, #24]
    7416:	420a      	tst	r2, r1
    7418:	d0fc      	beq.n	7414 <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    741a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    741c:	7e1a      	ldrb	r2, [r3, #24]
    741e:	420a      	tst	r2, r1
    7420:	d0fc      	beq.n	741c <trx_sram_read+0x9c>
    7422:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7424:	0752      	lsls	r2, r2, #29
    7426:	d50c      	bpl.n	7442 <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7428:	8b5a      	ldrh	r2, [r3, #26]
    742a:	0752      	lsls	r2, r2, #29
    742c:	d501      	bpl.n	7432 <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    742e:	2204      	movs	r2, #4
    7430:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7432:	4a31      	ldr	r2, [pc, #196]	; (74f8 <trx_sram_read+0x178>)
    7434:	7992      	ldrb	r2, [r2, #6]
    7436:	2a01      	cmp	r2, #1
    7438:	d019      	beq.n	746e <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    743a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    743c:	b2db      	uxtb	r3, r3
    743e:	4a31      	ldr	r2, [pc, #196]	; (7504 <trx_sram_read+0x184>)
    7440:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    7442:	1e7b      	subs	r3, r7, #1
    7444:	b2db      	uxtb	r3, r3
    7446:	2f00      	cmp	r7, #0
    7448:	d03c      	beq.n	74c4 <trx_sram_read+0x144>
    744a:	3301      	adds	r3, #1
    744c:	469c      	mov	ip, r3
    744e:	44ac      	add	ip, r5
    7450:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    7452:	4e29      	ldr	r6, [pc, #164]	; (74f8 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    7454:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7456:	2300      	movs	r3, #0
    7458:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    745a:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    745c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    745e:	46b1      	mov	r9, r6
    7460:	e015      	b.n	748e <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7462:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7464:	05d2      	lsls	r2, r2, #23
    7466:	0dd2      	lsrs	r2, r2, #23
    7468:	4926      	ldr	r1, [pc, #152]	; (7504 <trx_sram_read+0x184>)
    746a:	800a      	strh	r2, [r1, #0]
    746c:	e7c9      	b.n	7402 <trx_sram_read+0x82>
    746e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7470:	05db      	lsls	r3, r3, #23
    7472:	0ddb      	lsrs	r3, r3, #23
    7474:	4a23      	ldr	r2, [pc, #140]	; (7504 <trx_sram_read+0x184>)
    7476:	8013      	strh	r3, [r2, #0]
    7478:	e7e3      	b.n	7442 <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    747a:	464a      	mov	r2, r9
    747c:	7992      	ldrb	r2, [r2, #6]
    747e:	2a01      	cmp	r2, #1
    7480:	d01c      	beq.n	74bc <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7482:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7484:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    7486:	702f      	strb	r7, [r5, #0]
		data++;
    7488:	3501      	adds	r5, #1
	while (length--) {
    748a:	4565      	cmp	r5, ip
    748c:	d01a      	beq.n	74c4 <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    748e:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7490:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    7492:	4202      	tst	r2, r0
    7494:	d0fc      	beq.n	7490 <trx_sram_read+0x110>
    7496:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7498:	4202      	tst	r2, r0
    749a:	d001      	beq.n	74a0 <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    749c:	4652      	mov	r2, sl
    749e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    74a0:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    74a2:	4222      	tst	r2, r4
    74a4:	d0fc      	beq.n	74a0 <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    74a6:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    74a8:	420a      	tst	r2, r1
    74aa:	d0fc      	beq.n	74a6 <trx_sram_read+0x126>
    74ac:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    74ae:	420a      	tst	r2, r1
    74b0:	d0e9      	beq.n	7486 <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    74b2:	8b5a      	ldrh	r2, [r3, #26]
    74b4:	420a      	tst	r2, r1
    74b6:	d0e0      	beq.n	747a <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    74b8:	8359      	strh	r1, [r3, #26]
    74ba:	e7de      	b.n	747a <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    74bc:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    74be:	05ff      	lsls	r7, r7, #23
    74c0:	0dff      	lsrs	r7, r7, #23
    74c2:	e7e0      	b.n	7486 <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    74c4:	2200      	movs	r2, #0
    74c6:	490d      	ldr	r1, [pc, #52]	; (74fc <trx_sram_read+0x17c>)
    74c8:	480b      	ldr	r0, [pc, #44]	; (74f8 <trx_sram_read+0x178>)
    74ca:	4b0d      	ldr	r3, [pc, #52]	; (7500 <trx_sram_read+0x180>)
    74cc:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    74ce:	23ff      	movs	r3, #255	; 0xff
    74d0:	4642      	mov	r2, r8
    74d2:	4213      	tst	r3, r2
    74d4:	d005      	beq.n	74e2 <trx_sram_read+0x162>
		cpu_irq_enable();
    74d6:	2201      	movs	r2, #1
    74d8:	4b06      	ldr	r3, [pc, #24]	; (74f4 <trx_sram_read+0x174>)
    74da:	701a      	strb	r2, [r3, #0]
    74dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    74e0:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    74e2:	b002      	add	sp, #8
    74e4:	bc1c      	pop	{r2, r3, r4}
    74e6:	4690      	mov	r8, r2
    74e8:	4699      	mov	r9, r3
    74ea:	46a2      	mov	sl, r4
    74ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    74ee:	46c0      	nop			; (mov r8, r8)
    74f0:	00000155 	.word	0x00000155
    74f4:	2000000a 	.word	0x2000000a
    74f8:	20003300 	.word	0x20003300
    74fc:	200032c4 	.word	0x200032c4
    7500:	00003ef9 	.word	0x00003ef9
    7504:	200032bc 	.word	0x200032bc

00007508 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    7508:	b5f0      	push	{r4, r5, r6, r7, lr}
    750a:	46d6      	mov	lr, sl
    750c:	464f      	mov	r7, r9
    750e:	4646      	mov	r6, r8
    7510:	b5c0      	push	{r6, r7, lr}
    7512:	0006      	movs	r6, r0
    7514:	468a      	mov	sl, r1
    7516:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    7518:	2001      	movs	r0, #1
    751a:	4b76      	ldr	r3, [pc, #472]	; (76f4 <trx_aes_wrrd+0x1ec>)
    751c:	4798      	blx	r3

	ENTER_TRX_REGION();
    751e:	2100      	movs	r1, #0
    7520:	2000      	movs	r0, #0
    7522:	4b75      	ldr	r3, [pc, #468]	; (76f8 <trx_aes_wrrd+0x1f0>)
    7524:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    7526:	4f75      	ldr	r7, [pc, #468]	; (76fc <trx_aes_wrrd+0x1f4>)
    7528:	2201      	movs	r2, #1
    752a:	4975      	ldr	r1, [pc, #468]	; (7700 <trx_aes_wrrd+0x1f8>)
    752c:	0038      	movs	r0, r7
    752e:	4b75      	ldr	r3, [pc, #468]	; (7704 <trx_aes_wrrd+0x1fc>)
    7530:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7532:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    7534:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7536:	7e1a      	ldrb	r2, [r3, #24]
    7538:	420a      	tst	r2, r1
    753a:	d0fc      	beq.n	7536 <trx_aes_wrrd+0x2e>
    753c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    753e:	07d2      	lsls	r2, r2, #31
    7540:	d501      	bpl.n	7546 <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7542:	2240      	movs	r2, #64	; 0x40
    7544:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    7546:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7548:	7e1a      	ldrb	r2, [r3, #24]
    754a:	420a      	tst	r2, r1
    754c:	d0fc      	beq.n	7548 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    754e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7550:	7e1a      	ldrb	r2, [r3, #24]
    7552:	420a      	tst	r2, r1
    7554:	d0fc      	beq.n	7550 <trx_aes_wrrd+0x48>
    7556:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7558:	0752      	lsls	r2, r2, #29
    755a:	d50c      	bpl.n	7576 <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    755c:	8b5a      	ldrh	r2, [r3, #26]
    755e:	0752      	lsls	r2, r2, #29
    7560:	d501      	bpl.n	7566 <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7562:	2204      	movs	r2, #4
    7564:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7566:	4a65      	ldr	r2, [pc, #404]	; (76fc <trx_aes_wrrd+0x1f4>)
    7568:	7992      	ldrb	r2, [r2, #6]
    756a:	2a01      	cmp	r2, #1
    756c:	d055      	beq.n	761a <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    756e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7570:	b2d2      	uxtb	r2, r2
    7572:	4965      	ldr	r1, [pc, #404]	; (7708 <trx_aes_wrrd+0x200>)
    7574:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    7576:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7578:	7e1a      	ldrb	r2, [r3, #24]
    757a:	420a      	tst	r2, r1
    757c:	d0fc      	beq.n	7578 <trx_aes_wrrd+0x70>
    757e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7580:	07d2      	lsls	r2, r2, #31
    7582:	d500      	bpl.n	7586 <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7584:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    7586:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7588:	7e1a      	ldrb	r2, [r3, #24]
    758a:	420a      	tst	r2, r1
    758c:	d0fc      	beq.n	7588 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    758e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7590:	7e1a      	ldrb	r2, [r3, #24]
    7592:	420a      	tst	r2, r1
    7594:	d0fc      	beq.n	7590 <trx_aes_wrrd+0x88>
    7596:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7598:	0752      	lsls	r2, r2, #29
    759a:	d50c      	bpl.n	75b6 <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    759c:	8b5a      	ldrh	r2, [r3, #26]
    759e:	0752      	lsls	r2, r2, #29
    75a0:	d501      	bpl.n	75a6 <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    75a2:	2204      	movs	r2, #4
    75a4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    75a6:	4a55      	ldr	r2, [pc, #340]	; (76fc <trx_aes_wrrd+0x1f4>)
    75a8:	7992      	ldrb	r2, [r2, #6]
    75aa:	2a01      	cmp	r2, #1
    75ac:	d03b      	beq.n	7626 <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    75ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    75b0:	b2d2      	uxtb	r2, r2
    75b2:	4955      	ldr	r1, [pc, #340]	; (7708 <trx_aes_wrrd+0x200>)
    75b4:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    75b6:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    75b8:	7e1a      	ldrb	r2, [r3, #24]
    75ba:	420a      	tst	r2, r1
    75bc:	d0fc      	beq.n	75b8 <trx_aes_wrrd+0xb0>
    75be:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    75c0:	07d2      	lsls	r2, r2, #31
    75c2:	d502      	bpl.n	75ca <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    75c4:	4652      	mov	r2, sl
    75c6:	7812      	ldrb	r2, [r2, #0]
    75c8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    75ca:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    75cc:	7e1a      	ldrb	r2, [r3, #24]
    75ce:	420a      	tst	r2, r1
    75d0:	d0fc      	beq.n	75cc <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    75d2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    75d4:	7e1a      	ldrb	r2, [r3, #24]
    75d6:	420a      	tst	r2, r1
    75d8:	d0fc      	beq.n	75d4 <trx_aes_wrrd+0xcc>
    75da:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    75dc:	0752      	lsls	r2, r2, #29
    75de:	d50c      	bpl.n	75fa <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    75e0:	8b5a      	ldrh	r2, [r3, #26]
    75e2:	0752      	lsls	r2, r2, #29
    75e4:	d501      	bpl.n	75ea <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    75e6:	2204      	movs	r2, #4
    75e8:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    75ea:	4a44      	ldr	r2, [pc, #272]	; (76fc <trx_aes_wrrd+0x1f4>)
    75ec:	7992      	ldrb	r2, [r2, #6]
    75ee:	2a01      	cmp	r2, #1
    75f0:	d01f      	beq.n	7632 <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    75f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    75f4:	b2db      	uxtb	r3, r3
    75f6:	4a44      	ldr	r2, [pc, #272]	; (7708 <trx_aes_wrrd+0x200>)
    75f8:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    75fa:	2700      	movs	r7, #0
    75fc:	2c00      	cmp	r4, #0
    75fe:	d043      	beq.n	7688 <trx_aes_wrrd+0x180>
    7600:	4656      	mov	r6, sl
    7602:	3c01      	subs	r4, #1
    7604:	b2e4      	uxtb	r4, r4
    7606:	3401      	adds	r4, #1
    7608:	44a2      	add	sl, r4
    760a:	46d0      	mov	r8, sl
    760c:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    760e:	4d3b      	ldr	r5, [pc, #236]	; (76fc <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    7610:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    7612:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    7614:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7616:	46a9      	mov	r9, r5
    7618:	e01b      	b.n	7652 <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    761a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    761c:	05d2      	lsls	r2, r2, #23
    761e:	0dd2      	lsrs	r2, r2, #23
    7620:	4939      	ldr	r1, [pc, #228]	; (7708 <trx_aes_wrrd+0x200>)
    7622:	800a      	strh	r2, [r1, #0]
    7624:	e7a7      	b.n	7576 <trx_aes_wrrd+0x6e>
    7626:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7628:	05d2      	lsls	r2, r2, #23
    762a:	0dd2      	lsrs	r2, r2, #23
    762c:	4936      	ldr	r1, [pc, #216]	; (7708 <trx_aes_wrrd+0x200>)
    762e:	800a      	strh	r2, [r1, #0]
    7630:	e7c1      	b.n	75b6 <trx_aes_wrrd+0xae>
    7632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7634:	05db      	lsls	r3, r3, #23
    7636:	0ddb      	lsrs	r3, r3, #23
    7638:	4a33      	ldr	r2, [pc, #204]	; (7708 <trx_aes_wrrd+0x200>)
    763a:	8013      	strh	r3, [r2, #0]
    763c:	e7dd      	b.n	75fa <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    763e:	464a      	mov	r2, r9
    7640:	7992      	ldrb	r2, [r2, #6]
    7642:	2a01      	cmp	r2, #1
    7644:	d01c      	beq.n	7680 <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7646:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7648:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21 || SAMR30
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    764a:	7037      	strb	r7, [r6, #0]
    764c:	3601      	adds	r6, #1
	while (length > 0) {
    764e:	45b0      	cmp	r8, r6
    7650:	d01a      	beq.n	7688 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    7652:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7654:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    7656:	4202      	tst	r2, r0
    7658:	d0fc      	beq.n	7654 <trx_aes_wrrd+0x14c>
    765a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    765c:	4202      	tst	r2, r0
    765e:	d001      	beq.n	7664 <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7660:	7872      	ldrb	r2, [r6, #1]
    7662:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7664:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    7666:	4222      	tst	r2, r4
    7668:	d0fc      	beq.n	7664 <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    766a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    766c:	420a      	tst	r2, r1
    766e:	d0fc      	beq.n	766a <trx_aes_wrrd+0x162>
    7670:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7672:	420a      	tst	r2, r1
    7674:	d0e9      	beq.n	764a <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7676:	8b5a      	ldrh	r2, [r3, #26]
    7678:	420a      	tst	r2, r1
    767a:	d0e0      	beq.n	763e <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    767c:	8359      	strh	r1, [r3, #26]
    767e:	e7de      	b.n	763e <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7680:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7682:	05ff      	lsls	r7, r7, #23
    7684:	0dff      	lsrs	r7, r7, #23
    7686:	e7e0      	b.n	764a <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    7688:	4b1c      	ldr	r3, [pc, #112]	; (76fc <trx_aes_wrrd+0x1f4>)
    768a:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    768c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    768e:	7e1a      	ldrb	r2, [r3, #24]
    7690:	420a      	tst	r2, r1
    7692:	d0fc      	beq.n	768e <trx_aes_wrrd+0x186>
    7694:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7696:	07d2      	lsls	r2, r2, #31
    7698:	d501      	bpl.n	769e <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    769a:	2200      	movs	r2, #0
    769c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    769e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    76a0:	7e1a      	ldrb	r2, [r3, #24]
    76a2:	420a      	tst	r2, r1
    76a4:	d0fc      	beq.n	76a0 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    76a6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    76a8:	7e1a      	ldrb	r2, [r3, #24]
    76aa:	420a      	tst	r2, r1
    76ac:	d0fc      	beq.n	76a8 <trx_aes_wrrd+0x1a0>
    76ae:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    76b0:	0752      	lsls	r2, r2, #29
    76b2:	d50a      	bpl.n	76ca <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    76b4:	8b5a      	ldrh	r2, [r3, #26]
    76b6:	0752      	lsls	r2, r2, #29
    76b8:	d501      	bpl.n	76be <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    76ba:	2204      	movs	r2, #4
    76bc:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    76be:	4a0f      	ldr	r2, [pc, #60]	; (76fc <trx_aes_wrrd+0x1f4>)
    76c0:	7992      	ldrb	r2, [r2, #6]
    76c2:	2a01      	cmp	r2, #1
    76c4:	d011      	beq.n	76ea <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    76c6:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    76c8:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    76ca:	4653      	mov	r3, sl
    76cc:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    76ce:	2200      	movs	r2, #0
    76d0:	490b      	ldr	r1, [pc, #44]	; (7700 <trx_aes_wrrd+0x1f8>)
    76d2:	480a      	ldr	r0, [pc, #40]	; (76fc <trx_aes_wrrd+0x1f4>)
    76d4:	4b0b      	ldr	r3, [pc, #44]	; (7704 <trx_aes_wrrd+0x1fc>)
    76d6:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    76d8:	2100      	movs	r1, #0
    76da:	2000      	movs	r0, #0
    76dc:	4b0b      	ldr	r3, [pc, #44]	; (770c <trx_aes_wrrd+0x204>)
    76de:	4798      	blx	r3
}
    76e0:	bc1c      	pop	{r2, r3, r4}
    76e2:	4690      	mov	r8, r2
    76e4:	4699      	mov	r9, r3
    76e6:	46a2      	mov	sl, r4
    76e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    76ea:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    76ec:	05ff      	lsls	r7, r7, #23
    76ee:	0dff      	lsrs	r7, r7, #23
    76f0:	e7eb      	b.n	76ca <trx_aes_wrrd+0x1c2>
    76f2:	46c0      	nop			; (mov r8, r8)
    76f4:	00000155 	.word	0x00000155
    76f8:	00003499 	.word	0x00003499
    76fc:	20003300 	.word	0x20003300
    7700:	200032c4 	.word	0x200032c4
    7704:	00003ef9 	.word	0x00003ef9
    7708:	200032bc 	.word	0x200032bc
    770c:	00003479 	.word	0x00003479

00007710 <appCmdDataConf>:

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataConf(uint8_t msgConfHandle, miwi_status_t status, uint8_t* msgPointer)
{
}
    7710:	4770      	bx	lr
	...

00007714 <appCmdIdentifyPeriodTimerHandler>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    7714:	2280      	movs	r2, #128	; 0x80
    7716:	0312      	lsls	r2, r2, #12
    7718:	4b01      	ldr	r3, [pc, #4]	; (7720 <appCmdIdentifyPeriodTimerHandler+0xc>)
    771a:	61da      	str	r2, [r3, #28]
{
#if (LED_COUNT > 0)
	LED_Toggle(LED_IDENTIFY);
#endif
	(void)timer;
}
    771c:	4770      	bx	lr
    771e:	46c0      	nop			; (mov r8, r8)
    7720:	41004400 	.word	0x41004400

00007724 <appCmdIdentifyDurationTimerHandler>:
{
    7724:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    7726:	2280      	movs	r2, #128	; 0x80
    7728:	0312      	lsls	r2, r2, #12
    772a:	4b03      	ldr	r3, [pc, #12]	; (7738 <appCmdIdentifyDurationTimerHandler+0x14>)
    772c:	619a      	str	r2, [r3, #24]
	SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    772e:	4803      	ldr	r0, [pc, #12]	; (773c <appCmdIdentifyDurationTimerHandler+0x18>)
    7730:	4b03      	ldr	r3, [pc, #12]	; (7740 <appCmdIdentifyDurationTimerHandler+0x1c>)
    7732:	4798      	blx	r3
}
    7734:	bd10      	pop	{r4, pc}
    7736:	46c0      	nop			; (mov r8, r8)
    7738:	41004400 	.word	0x41004400
    773c:	20000380 	.word	0x20000380
    7740:	000067b5 	.word	0x000067b5

00007744 <appCmdHandle>:
{
    7744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7746:	0004      	movs	r4, r0
		return false;
    7748:	2000      	movs	r0, #0
	if (size < sizeof(AppCmdHeader_t)) {
    774a:	2900      	cmp	r1, #0
    774c:	d002      	beq.n	7754 <appCmdHandle+0x10>
	if (APP_COMMAND_ID_IDENTIFY == header->id) {
    774e:	7823      	ldrb	r3, [r4, #0]
    7750:	2b10      	cmp	r3, #16
    7752:	d000      	beq.n	7756 <appCmdHandle+0x12>
}
    7754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (sizeof(AppCmdIdentify_t) != size) {
    7756:	2905      	cmp	r1, #5
    7758:	d1fc      	bne.n	7754 <appCmdHandle+0x10>
		SYS_TimerStop(&appCmdIdentifyDurationTimer);
    775a:	4e12      	ldr	r6, [pc, #72]	; (77a4 <appCmdHandle+0x60>)
    775c:	0030      	movs	r0, r6
    775e:	4f12      	ldr	r7, [pc, #72]	; (77a8 <appCmdHandle+0x64>)
    7760:	47b8      	blx	r7
		SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    7762:	4d12      	ldr	r5, [pc, #72]	; (77ac <appCmdHandle+0x68>)
    7764:	0028      	movs	r0, r5
    7766:	47b8      	blx	r7
		appCmdIdentifyDurationTimer.interval = req->duration;
    7768:	7862      	ldrb	r2, [r4, #1]
    776a:	78a3      	ldrb	r3, [r4, #2]
    776c:	021b      	lsls	r3, r3, #8
    776e:	4313      	orrs	r3, r2
    7770:	60b3      	str	r3, [r6, #8]
		appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    7772:	2300      	movs	r3, #0
    7774:	7333      	strb	r3, [r6, #12]
			= appCmdIdentifyDurationTimerHandler;
    7776:	4b0e      	ldr	r3, [pc, #56]	; (77b0 <appCmdHandle+0x6c>)
    7778:	6133      	str	r3, [r6, #16]
		SYS_TimerStart(&appCmdIdentifyDurationTimer);
    777a:	0030      	movs	r0, r6
    777c:	4e0d      	ldr	r6, [pc, #52]	; (77b4 <appCmdHandle+0x70>)
    777e:	47b0      	blx	r6
		appCmdIdentifyPeriodTimer.interval = req->period;
    7780:	78e2      	ldrb	r2, [r4, #3]
    7782:	7923      	ldrb	r3, [r4, #4]
    7784:	021b      	lsls	r3, r3, #8
    7786:	4313      	orrs	r3, r2
    7788:	60ab      	str	r3, [r5, #8]
		appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    778a:	2301      	movs	r3, #1
    778c:	732b      	strb	r3, [r5, #12]
			= appCmdIdentifyPeriodTimerHandler;
    778e:	4b0a      	ldr	r3, [pc, #40]	; (77b8 <appCmdHandle+0x74>)
    7790:	612b      	str	r3, [r5, #16]
		SYS_TimerStart(&appCmdIdentifyPeriodTimer);
    7792:	0028      	movs	r0, r5
    7794:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
    7796:	2280      	movs	r2, #128	; 0x80
    7798:	0312      	lsls	r2, r2, #12
    779a:	4b08      	ldr	r3, [pc, #32]	; (77bc <appCmdHandle+0x78>)
    779c:	615a      	str	r2, [r3, #20]
		return true;
    779e:	2001      	movs	r0, #1
    77a0:	e7d8      	b.n	7754 <appCmdHandle+0x10>
    77a2:	46c0      	nop			; (mov r8, r8)
    77a4:	2000036c 	.word	0x2000036c
    77a8:	000067b5 	.word	0x000067b5
    77ac:	20000380 	.word	0x20000380
    77b0:	00007725 	.word	0x00007725
    77b4:	00006821 	.word	0x00006821
    77b8:	00007715 	.word	0x00007715
    77bc:	41004400 	.word	0x41004400

000077c0 <APP_CommandsInit>:
	appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    77c0:	4b05      	ldr	r3, [pc, #20]	; (77d8 <APP_CommandsInit+0x18>)
    77c2:	2200      	movs	r2, #0
    77c4:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyDurationTimer.handler = appCmdIdentifyDurationTimerHandler;
    77c6:	4a05      	ldr	r2, [pc, #20]	; (77dc <APP_CommandsInit+0x1c>)
    77c8:	611a      	str	r2, [r3, #16]
	appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    77ca:	4b05      	ldr	r3, [pc, #20]	; (77e0 <APP_CommandsInit+0x20>)
    77cc:	2201      	movs	r2, #1
    77ce:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyPeriodTimer.handler = appCmdIdentifyPeriodTimerHandler;
    77d0:	4a04      	ldr	r2, [pc, #16]	; (77e4 <APP_CommandsInit+0x24>)
    77d2:	611a      	str	r2, [r3, #16]
}
    77d4:	4770      	bx	lr
    77d6:	46c0      	nop			; (mov r8, r8)
    77d8:	2000036c 	.word	0x2000036c
    77dc:	00007725 	.word	0x00007725
    77e0:	20000380 	.word	0x20000380
    77e4:	00007715 	.word	0x00007715

000077e8 <APP_CommandsByteReceived>:
{
    77e8:	b510      	push	{r4, lr}
    77ea:	b088      	sub	sp, #32
	switch (appCmdUartState) {
    77ec:	4b4b      	ldr	r3, [pc, #300]	; (791c <APP_CommandsByteReceived+0x134>)
    77ee:	781a      	ldrb	r2, [r3, #0]
    77f0:	2a04      	cmp	r2, #4
    77f2:	d85d      	bhi.n	78b0 <APP_CommandsByteReceived+0xc8>
    77f4:	0093      	lsls	r3, r2, #2
    77f6:	4a4a      	ldr	r2, [pc, #296]	; (7920 <APP_CommandsByteReceived+0x138>)
    77f8:	58d3      	ldr	r3, [r2, r3]
    77fa:	469f      	mov	pc, r3
		if (0x10 == byte) {
    77fc:	2810      	cmp	r0, #16
    77fe:	d157      	bne.n	78b0 <APP_CommandsByteReceived+0xc8>
			appCmdUartPtr = 0;
    7800:	2200      	movs	r2, #0
    7802:	4b48      	ldr	r3, [pc, #288]	; (7924 <APP_CommandsByteReceived+0x13c>)
    7804:	701a      	strb	r2, [r3, #0]
			appCmdUartCsum = byte;
    7806:	3210      	adds	r2, #16
    7808:	4b47      	ldr	r3, [pc, #284]	; (7928 <APP_CommandsByteReceived+0x140>)
    780a:	701a      	strb	r2, [r3, #0]
			appCmdUartState = APP_CMD_UART_STATE_SYNC;
    780c:	3a0f      	subs	r2, #15
    780e:	4b43      	ldr	r3, [pc, #268]	; (791c <APP_CommandsByteReceived+0x134>)
    7810:	701a      	strb	r2, [r3, #0]
    7812:	e04d      	b.n	78b0 <APP_CommandsByteReceived+0xc8>
		appCmdUartCsum += byte;
    7814:	4a44      	ldr	r2, [pc, #272]	; (7928 <APP_CommandsByteReceived+0x140>)
    7816:	7813      	ldrb	r3, [r2, #0]
    7818:	18c3      	adds	r3, r0, r3
    781a:	7013      	strb	r3, [r2, #0]
		if (0x02 == byte) {
    781c:	2802      	cmp	r0, #2
    781e:	d003      	beq.n	7828 <APP_CommandsByteReceived+0x40>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7820:	2200      	movs	r2, #0
    7822:	4b3e      	ldr	r3, [pc, #248]	; (791c <APP_CommandsByteReceived+0x134>)
    7824:	701a      	strb	r2, [r3, #0]
    7826:	e043      	b.n	78b0 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_DATA;
    7828:	2202      	movs	r2, #2
    782a:	4b3c      	ldr	r3, [pc, #240]	; (791c <APP_CommandsByteReceived+0x134>)
    782c:	701a      	strb	r2, [r3, #0]
    782e:	e03f      	b.n	78b0 <APP_CommandsByteReceived+0xc8>
		appCmdUartCsum += byte;
    7830:	4a3d      	ldr	r2, [pc, #244]	; (7928 <APP_CommandsByteReceived+0x140>)
    7832:	7813      	ldrb	r3, [r2, #0]
    7834:	18c3      	adds	r3, r0, r3
    7836:	7013      	strb	r3, [r2, #0]
		if (0x10 == byte) {
    7838:	2810      	cmp	r0, #16
    783a:	d00d      	beq.n	7858 <APP_CommandsByteReceived+0x70>
			appCmdUartBuf[appCmdUartPtr++] = byte;
    783c:	4a39      	ldr	r2, [pc, #228]	; (7924 <APP_CommandsByteReceived+0x13c>)
    783e:	7813      	ldrb	r3, [r2, #0]
    7840:	1c59      	adds	r1, r3, #1
    7842:	7011      	strb	r1, [r2, #0]
    7844:	4a39      	ldr	r2, [pc, #228]	; (792c <APP_CommandsByteReceived+0x144>)
    7846:	54d0      	strb	r0, [r2, r3]
		if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    7848:	4b36      	ldr	r3, [pc, #216]	; (7924 <APP_CommandsByteReceived+0x13c>)
    784a:	781b      	ldrb	r3, [r3, #0]
    784c:	2b10      	cmp	r3, #16
    784e:	d12f      	bne.n	78b0 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7850:	2200      	movs	r2, #0
    7852:	4b32      	ldr	r3, [pc, #200]	; (791c <APP_CommandsByteReceived+0x134>)
    7854:	701a      	strb	r2, [r3, #0]
    7856:	e02b      	b.n	78b0 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_MARK;
    7858:	2203      	movs	r2, #3
    785a:	4b30      	ldr	r3, [pc, #192]	; (791c <APP_CommandsByteReceived+0x134>)
    785c:	701a      	strb	r2, [r3, #0]
    785e:	e7f3      	b.n	7848 <APP_CommandsByteReceived+0x60>
		appCmdUartCsum += byte;
    7860:	4a31      	ldr	r2, [pc, #196]	; (7928 <APP_CommandsByteReceived+0x140>)
    7862:	7813      	ldrb	r3, [r2, #0]
    7864:	18c3      	adds	r3, r0, r3
    7866:	7013      	strb	r3, [r2, #0]
		if (0x10 == byte) {
    7868:	2810      	cmp	r0, #16
    786a:	d005      	beq.n	7878 <APP_CommandsByteReceived+0x90>
		} else if (0x03 == byte) {
    786c:	2803      	cmp	r0, #3
    786e:	d014      	beq.n	789a <APP_CommandsByteReceived+0xb2>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7870:	2200      	movs	r2, #0
    7872:	4b2a      	ldr	r3, [pc, #168]	; (791c <APP_CommandsByteReceived+0x134>)
    7874:	701a      	strb	r2, [r3, #0]
    7876:	e01b      	b.n	78b0 <APP_CommandsByteReceived+0xc8>
			appCmdUartBuf[appCmdUartPtr++] = byte;
    7878:	492a      	ldr	r1, [pc, #168]	; (7924 <APP_CommandsByteReceived+0x13c>)
    787a:	780a      	ldrb	r2, [r1, #0]
    787c:	1c53      	adds	r3, r2, #1
    787e:	b2db      	uxtb	r3, r3
    7880:	700b      	strb	r3, [r1, #0]
    7882:	492a      	ldr	r1, [pc, #168]	; (792c <APP_CommandsByteReceived+0x144>)
    7884:	5488      	strb	r0, [r1, r2]
			if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    7886:	2b10      	cmp	r3, #16
    7888:	d003      	beq.n	7892 <APP_CommandsByteReceived+0xaa>
				appCmdUartState = APP_CMD_UART_STATE_DATA;
    788a:	2202      	movs	r2, #2
    788c:	4b23      	ldr	r3, [pc, #140]	; (791c <APP_CommandsByteReceived+0x134>)
    788e:	701a      	strb	r2, [r3, #0]
    7890:	e00e      	b.n	78b0 <APP_CommandsByteReceived+0xc8>
				appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7892:	2200      	movs	r2, #0
    7894:	4b21      	ldr	r3, [pc, #132]	; (791c <APP_CommandsByteReceived+0x134>)
    7896:	701a      	strb	r2, [r3, #0]
    7898:	e00a      	b.n	78b0 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_CSUM;
    789a:	2204      	movs	r2, #4
    789c:	4b1f      	ldr	r3, [pc, #124]	; (791c <APP_CommandsByteReceived+0x134>)
    789e:	701a      	strb	r2, [r3, #0]
    78a0:	e006      	b.n	78b0 <APP_CommandsByteReceived+0xc8>
		if (byte == appCmdUartCsum) {
    78a2:	4b21      	ldr	r3, [pc, #132]	; (7928 <APP_CommandsByteReceived+0x140>)
    78a4:	781b      	ldrb	r3, [r3, #0]
    78a6:	4283      	cmp	r3, r0
    78a8:	d004      	beq.n	78b4 <APP_CommandsByteReceived+0xcc>
		appCmdUartState = APP_CMD_UART_STATE_IDLE;
    78aa:	2200      	movs	r2, #0
    78ac:	4b1b      	ldr	r3, [pc, #108]	; (791c <APP_CommandsByteReceived+0x134>)
    78ae:	701a      	strb	r2, [r3, #0]
}
    78b0:	b008      	add	sp, #32
    78b2:	bd10      	pop	{r4, pc}
			appCmdUartProcess(appCmdUartBuf, appCmdUartPtr);
    78b4:	4b1b      	ldr	r3, [pc, #108]	; (7924 <APP_CommandsByteReceived+0x13c>)
	if (size < sizeof(AppCmdUartHeader_t)) {
    78b6:	781b      	ldrb	r3, [r3, #0]
    78b8:	2b08      	cmp	r3, #8
    78ba:	d9f6      	bls.n	78aa <APP_CommandsByteReceived+0xc2>
	if (APP_COMMAND_ID_IDENTIFY == header->commandId) {
    78bc:	4b1b      	ldr	r3, [pc, #108]	; (792c <APP_CommandsByteReceived+0x144>)
    78be:	781b      	ldrb	r3, [r3, #0]
    78c0:	2b10      	cmp	r3, #16
    78c2:	d1f2      	bne.n	78aa <APP_CommandsByteReceived+0xc2>
		cmd.id = APP_COMMAND_ID_IDENTIFY;
    78c4:	2210      	movs	r2, #16
    78c6:	ab06      	add	r3, sp, #24
    78c8:	701a      	strb	r2, [r3, #0]
		cmd.duration = uartCmd->duration;
    78ca:	4a18      	ldr	r2, [pc, #96]	; (792c <APP_CommandsByteReceived+0x144>)
    78cc:	6893      	ldr	r3, [r2, #8]
    78ce:	021b      	lsls	r3, r3, #8
    78d0:	2119      	movs	r1, #25
    78d2:	4469      	add	r1, sp
    78d4:	0c1b      	lsrs	r3, r3, #16
    78d6:	700b      	strb	r3, [r1, #0]
    78d8:	0a1b      	lsrs	r3, r3, #8
    78da:	704b      	strb	r3, [r1, #1]
		cmd.period = uartCmd->period;
    78dc:	7ad0      	ldrb	r0, [r2, #11]
    78de:	7b11      	ldrb	r1, [r2, #12]
    78e0:	231b      	movs	r3, #27
    78e2:	446b      	add	r3, sp
    78e4:	7018      	strb	r0, [r3, #0]
    78e6:	7059      	strb	r1, [r3, #1]
		appCmdBuffer(header->dstAddr, (uint8_t *)&cmd,
    78e8:	6813      	ldr	r3, [r2, #0]
    78ea:	0a1b      	lsrs	r3, r3, #8
    78ec:	b29b      	uxth	r3, r3
	if (0 == addr)
    78ee:	2b00      	cmp	r3, #0
    78f0:	d00f      	beq.n	7912 <APP_CommandsByteReceived+0x12a>
    78f2:	2116      	movs	r1, #22
    78f4:	4469      	add	r1, sp
    78f6:	800b      	strh	r3, [r1, #0]
	MiApp_SendData(SHORT_ADDR_LEN, (uint8_t*)&addr, size, payload, wsnmsghandle, true, appCmdDataConf);
    78f8:	4b0d      	ldr	r3, [pc, #52]	; (7930 <APP_CommandsByteReceived+0x148>)
    78fa:	9302      	str	r3, [sp, #8]
    78fc:	2301      	movs	r3, #1
    78fe:	9301      	str	r3, [sp, #4]
    7900:	4b0c      	ldr	r3, [pc, #48]	; (7934 <APP_CommandsByteReceived+0x14c>)
    7902:	781b      	ldrb	r3, [r3, #0]
    7904:	9300      	str	r3, [sp, #0]
    7906:	ab06      	add	r3, sp, #24
    7908:	2205      	movs	r2, #5
    790a:	2002      	movs	r0, #2
    790c:	4c0a      	ldr	r4, [pc, #40]	; (7938 <APP_CommandsByteReceived+0x150>)
    790e:	47a0      	blx	r4
    7910:	e7cb      	b.n	78aa <APP_CommandsByteReceived+0xc2>
		appCmdHandle(data, size);
    7912:	2105      	movs	r1, #5
    7914:	a806      	add	r0, sp, #24
    7916:	4b09      	ldr	r3, [pc, #36]	; (793c <APP_CommandsByteReceived+0x154>)
    7918:	4798      	blx	r3
    791a:	e7c6      	b.n	78aa <APP_CommandsByteReceived+0xc2>
    791c:	200003a6 	.word	0x200003a6
    7920:	0000eb60 	.word	0x0000eb60
    7924:	200003a5 	.word	0x200003a5
    7928:	200003a4 	.word	0x200003a4
    792c:	20000394 	.word	0x20000394
    7930:	00007711 	.word	0x00007711
    7934:	2000330c 	.word	0x2000330c
    7938:	00008809 	.word	0x00008809
    793c:	00007745 	.word	0x00007745

00007940 <socket_cb>:
	return state;
}

	
void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
    7940:	b570      	push	{r4, r5, r6, lr}
    7942:	0014      	movs	r4, r2
	int i;
	switch(u8Msg) 
    7944:	2907      	cmp	r1, #7
    7946:	d85e      	bhi.n	7a06 <socket_cb+0xc6>
    7948:	0089      	lsls	r1, r1, #2
    794a:	4b6a      	ldr	r3, [pc, #424]	; (7af4 <socket_cb+0x1b4>)
    794c:	585b      	ldr	r3, [r3, r1]
    794e:	469f      	mov	pc, r3
	{
		case SOCKET_MSG_BIND:
		{
			tstrSocketBindMsg *pstrBind = (tstrSocketBindMsg *)pvMsg;			
			if(pstrBind && pstrBind->status == 0) {
    7950:	2a00      	cmp	r2, #0
    7952:	d003      	beq.n	795c <socket_cb+0x1c>
    7954:	2300      	movs	r3, #0
    7956:	56d3      	ldrsb	r3, [r2, r3]
    7958:	2b00      	cmp	r3, #0
    795a:	d007      	beq.n	796c <socket_cb+0x2c>
				listen(tcp_server_socket, 0);				
			} else {
				close(tcp_server_socket);
    795c:	4c66      	ldr	r4, [pc, #408]	; (7af8 <socket_cb+0x1b8>)
    795e:	2000      	movs	r0, #0
    7960:	5620      	ldrsb	r0, [r4, r0]
    7962:	4b66      	ldr	r3, [pc, #408]	; (7afc <socket_cb+0x1bc>)
    7964:	4798      	blx	r3
				tcp_server_socket = -1;
    7966:	23ff      	movs	r3, #255	; 0xff
    7968:	7023      	strb	r3, [r4, #0]
    796a:	e04c      	b.n	7a06 <socket_cb+0xc6>
				listen(tcp_server_socket, 0);				
    796c:	4b62      	ldr	r3, [pc, #392]	; (7af8 <socket_cb+0x1b8>)
    796e:	2000      	movs	r0, #0
    7970:	5618      	ldrsb	r0, [r3, r0]
    7972:	2100      	movs	r1, #0
    7974:	4b62      	ldr	r3, [pc, #392]	; (7b00 <socket_cb+0x1c0>)
    7976:	4798      	blx	r3
    7978:	e045      	b.n	7a06 <socket_cb+0xc6>
		break;	

		case SOCKET_MSG_LISTEN:
		{
			tstrSocketListenMsg *pstrListen = (tstrSocketListenMsg *)pvMsg;
			if(pstrListen && pstrListen->status == 0){
    797a:	2a00      	cmp	r2, #0
    797c:	d003      	beq.n	7986 <socket_cb+0x46>
    797e:	2300      	movs	r3, #0
    7980:	56d3      	ldrsb	r3, [r2, r3]
    7982:	2b00      	cmp	r3, #0
    7984:	d007      	beq.n	7996 <socket_cb+0x56>
				accept(tcp_server_socket, NULL, NULL);
			} else {
				close(tcp_server_socket);
    7986:	4c5c      	ldr	r4, [pc, #368]	; (7af8 <socket_cb+0x1b8>)
    7988:	2000      	movs	r0, #0
    798a:	5620      	ldrsb	r0, [r4, r0]
    798c:	4b5b      	ldr	r3, [pc, #364]	; (7afc <socket_cb+0x1bc>)
    798e:	4798      	blx	r3
				tcp_server_socket = -1;
    7990:	23ff      	movs	r3, #255	; 0xff
    7992:	7023      	strb	r3, [r4, #0]
    7994:	e037      	b.n	7a06 <socket_cb+0xc6>
				accept(tcp_server_socket, NULL, NULL);
    7996:	4b58      	ldr	r3, [pc, #352]	; (7af8 <socket_cb+0x1b8>)
    7998:	2000      	movs	r0, #0
    799a:	5618      	ldrsb	r0, [r3, r0]
    799c:	2200      	movs	r2, #0
    799e:	2100      	movs	r1, #0
    79a0:	4b58      	ldr	r3, [pc, #352]	; (7b04 <socket_cb+0x1c4>)
    79a2:	4798      	blx	r3
    79a4:	e02f      	b.n	7a06 <socket_cb+0xc6>
		
		case SOCKET_MSG_ACCEPT:
		{				
			tstrSocketAcceptMsg *pstrAccept = (tstrSocketAcceptMsg *)pvMsg;
			
			if(pstrAccept) {
    79a6:	2a00      	cmp	r2, #0
    79a8:	d011      	beq.n	79ce <socket_cb+0x8e>
				accept(tcp_server_socket, NULL, NULL);
    79aa:	4b53      	ldr	r3, [pc, #332]	; (7af8 <socket_cb+0x1b8>)
    79ac:	2000      	movs	r0, #0
    79ae:	5618      	ldrsb	r0, [r3, r0]
    79b0:	2200      	movs	r2, #0
    79b2:	2100      	movs	r1, #0
    79b4:	4b53      	ldr	r3, [pc, #332]	; (7b04 <socket_cb+0x1c4>)
    79b6:	4798      	blx	r3
				tcp_client_socket = pstrAccept->sock;
    79b8:	2000      	movs	r0, #0
    79ba:	5620      	ldrsb	r0, [r4, r0]
    79bc:	4b52      	ldr	r3, [pc, #328]	; (7b08 <socket_cb+0x1c8>)
    79be:	7018      	strb	r0, [r3, #0]
				recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 1000);		
    79c0:	23fa      	movs	r3, #250	; 0xfa
    79c2:	009b      	lsls	r3, r3, #2
    79c4:	4a51      	ldr	r2, [pc, #324]	; (7b0c <socket_cb+0x1cc>)
    79c6:	4952      	ldr	r1, [pc, #328]	; (7b10 <socket_cb+0x1d0>)
    79c8:	4d52      	ldr	r5, [pc, #328]	; (7b14 <socket_cb+0x1d4>)
    79ca:	47a8      	blx	r5
    79cc:	e010      	b.n	79f0 <socket_cb+0xb0>
			} else {
				close(tcp_server_socket);
    79ce:	4c4a      	ldr	r4, [pc, #296]	; (7af8 <socket_cb+0x1b8>)
    79d0:	2000      	movs	r0, #0
    79d2:	5620      	ldrsb	r0, [r4, r0]
    79d4:	4b49      	ldr	r3, [pc, #292]	; (7afc <socket_cb+0x1bc>)
    79d6:	4798      	blx	r3
				tcp_server_socket = -1;				
    79d8:	23ff      	movs	r3, #255	; 0xff
    79da:	7023      	strb	r3, [r4, #0]
			
			if(pstrConnect && pstrConnect->s8Error >= 0){
				// slaveDef[]
				send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);
			} else {
				close(tcp_client_socket);
    79dc:	4c4a      	ldr	r4, [pc, #296]	; (7b08 <socket_cb+0x1c8>)
    79de:	2000      	movs	r0, #0
    79e0:	5620      	ldrsb	r0, [r4, r0]
    79e2:	4b46      	ldr	r3, [pc, #280]	; (7afc <socket_cb+0x1bc>)
    79e4:	4798      	blx	r3
				tcp_client_socket = -1;
    79e6:	23ff      	movs	r3, #255	; 0xff
    79e8:	7023      	strb	r3, [r4, #0]
    79ea:	e00c      	b.n	7a06 <socket_cb+0xc6>
			if(pstrConnect && pstrConnect->s8Error >= 0){
    79ec:	2a00      	cmp	r2, #0
    79ee:	d0f5      	beq.n	79dc <socket_cb+0x9c>
    79f0:	7863      	ldrb	r3, [r4, #1]
    79f2:	2b7f      	cmp	r3, #127	; 0x7f
    79f4:	d8f2      	bhi.n	79dc <socket_cb+0x9c>
				send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);
    79f6:	4b44      	ldr	r3, [pc, #272]	; (7b08 <socket_cb+0x1c8>)
    79f8:	2000      	movs	r0, #0
    79fa:	5618      	ldrsb	r0, [r3, r0]
    79fc:	2300      	movs	r3, #0
    79fe:	220c      	movs	r2, #12
    7a00:	4945      	ldr	r1, [pc, #276]	; (7b18 <socket_cb+0x1d8>)
    7a02:	4c46      	ldr	r4, [pc, #280]	; (7b1c <socket_cb+0x1dc>)
    7a04:	47a0      	blx	r4
			}
		}
		break;			
		default:break;	
	}	
}
    7a06:	bd70      	pop	{r4, r5, r6, pc}
			recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 0);
    7a08:	4b3f      	ldr	r3, [pc, #252]	; (7b08 <socket_cb+0x1c8>)
    7a0a:	2000      	movs	r0, #0
    7a0c:	5618      	ldrsb	r0, [r3, r0]
    7a0e:	2300      	movs	r3, #0
    7a10:	4a3e      	ldr	r2, [pc, #248]	; (7b0c <socket_cb+0x1cc>)
    7a12:	493f      	ldr	r1, [pc, #252]	; (7b10 <socket_cb+0x1d0>)
    7a14:	4c3f      	ldr	r4, [pc, #252]	; (7b14 <socket_cb+0x1d4>)
    7a16:	47a0      	blx	r4
			break;
    7a18:	e7f5      	b.n	7a06 <socket_cb+0xc6>
			if(pstrRecv && pstrRecv->s16BufferSize > 0)
    7a1a:	2a00      	cmp	r2, #0
    7a1c:	d062      	beq.n	7ae4 <socket_cb+0x1a4>
    7a1e:	2204      	movs	r2, #4
    7a20:	5ea3      	ldrsh	r3, [r4, r2]
    7a22:	2b00      	cmp	r3, #0
    7a24:	dd5e      	ble.n	7ae4 <socket_cb+0x1a4>
				switch(pstrRecv->pu8Buffer[7]) { // read coil
    7a26:	6823      	ldr	r3, [r4, #0]
    7a28:	79db      	ldrb	r3, [r3, #7]
    7a2a:	2b01      	cmp	r3, #1
    7a2c:	d022      	beq.n	7a74 <socket_cb+0x134>
					if(test_flag){
    7a2e:	4b3c      	ldr	r3, [pc, #240]	; (7b20 <socket_cb+0x1e0>)
    7a30:	781b      	ldrb	r3, [r3, #0]
    7a32:	2b00      	cmp	r3, #0
    7a34:	d140      	bne.n	7ab8 <socket_cb+0x178>
						for( i = 0 ; i < 4 ; i++ )	write_plc[13 + i] = sensStateTable[i];
    7a36:	493b      	ldr	r1, [pc, #236]	; (7b24 <socket_cb+0x1e4>)
    7a38:	4b3b      	ldr	r3, [pc, #236]	; (7b28 <socket_cb+0x1e8>)
    7a3a:	781a      	ldrb	r2, [r3, #0]
    7a3c:	734a      	strb	r2, [r1, #13]
    7a3e:	785a      	ldrb	r2, [r3, #1]
    7a40:	738a      	strb	r2, [r1, #14]
    7a42:	789a      	ldrb	r2, [r3, #2]
    7a44:	73ca      	strb	r2, [r1, #15]
    7a46:	78db      	ldrb	r3, [r3, #3]
    7a48:	740b      	strb	r3, [r1, #16]
						send(tcp_client_socket, &write_plc, sizeof(write_plc), 0);
    7a4a:	4b2f      	ldr	r3, [pc, #188]	; (7b08 <socket_cb+0x1c8>)
    7a4c:	2000      	movs	r0, #0
    7a4e:	5618      	ldrsb	r0, [r3, r0]
    7a50:	2300      	movs	r3, #0
    7a52:	2211      	movs	r2, #17
    7a54:	4c31      	ldr	r4, [pc, #196]	; (7b1c <socket_cb+0x1dc>)
    7a56:	47a0      	blx	r4
						test_flag=true;					
    7a58:	2201      	movs	r2, #1
    7a5a:	4b31      	ldr	r3, [pc, #196]	; (7b20 <socket_cb+0x1e0>)
    7a5c:	701a      	strb	r2, [r3, #0]
						txd_en;	usart_write_buffer_wait(&usart_instance, bufTest2, sizeof(bufTest2));	rxd_en;
    7a5e:	4c33      	ldr	r4, [pc, #204]	; (7b2c <socket_cb+0x1ec>)
    7a60:	2580      	movs	r5, #128	; 0x80
    7a62:	052d      	lsls	r5, r5, #20
    7a64:	61a5      	str	r5, [r4, #24]
    7a66:	320c      	adds	r2, #12
    7a68:	4931      	ldr	r1, [pc, #196]	; (7b30 <socket_cb+0x1f0>)
    7a6a:	4832      	ldr	r0, [pc, #200]	; (7b34 <socket_cb+0x1f4>)
    7a6c:	4b32      	ldr	r3, [pc, #200]	; (7b38 <socket_cb+0x1f8>)
    7a6e:	4798      	blx	r3
    7a70:	6165      	str	r5, [r4, #20]
    7a72:	e7c8      	b.n	7a06 <socket_cb+0xc6>
					delay_us(10);			
    7a74:	200a      	movs	r0, #10
    7a76:	4b31      	ldr	r3, [pc, #196]	; (7b3c <socket_cb+0x1fc>)
    7a78:	4798      	blx	r3
    7a7a:	4931      	ldr	r1, [pc, #196]	; (7b40 <socket_cb+0x200>)
    7a7c:	2209      	movs	r2, #9
						bufDout[ 3+i*2+1 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    7a7e:	250f      	movs	r5, #15
    7a80:	e008      	b.n	7a94 <socket_cb+0x154>
						(bufDout[3+i*2] > 9) ? ( bufDout[3+i*2] += 'A') : (bufDout[3+i*2] += '0');
    7a82:	3330      	adds	r3, #48	; 0x30
    7a84:	70cb      	strb	r3, [r1, #3]
    7a86:	e00e      	b.n	7aa6 <socket_cb+0x166>
						(bufDout[3+i*2+1 ] > 9) ? ( bufDout[3+i*2 + 1 ] += 'A') : (bufDout[3+i*2 + 1] += '0');
    7a88:	3330      	adds	r3, #48	; 0x30
    7a8a:	7103      	strb	r3, [r0, #4]
    7a8c:	3201      	adds	r2, #1
    7a8e:	3102      	adds	r1, #2
					for( i = 0 ; i < 4 ; i++){	
    7a90:	2a0d      	cmp	r2, #13
    7a92:	d0cc      	beq.n	7a2e <socket_cb+0xee>
						bufDout[3+i*2] = (( pstrRecv->pu8Buffer[9+i] >> 4 ) & 0x0F );
    7a94:	6823      	ldr	r3, [r4, #0]
    7a96:	5c9b      	ldrb	r3, [r3, r2]
    7a98:	091b      	lsrs	r3, r3, #4
    7a9a:	0008      	movs	r0, r1
    7a9c:	70cb      	strb	r3, [r1, #3]
						(bufDout[3+i*2] > 9) ? ( bufDout[3+i*2] += 'A') : (bufDout[3+i*2] += '0');
    7a9e:	2b09      	cmp	r3, #9
    7aa0:	d9ef      	bls.n	7a82 <socket_cb+0x142>
    7aa2:	3341      	adds	r3, #65	; 0x41
    7aa4:	70cb      	strb	r3, [r1, #3]
						bufDout[ 3+i*2+1 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    7aa6:	6823      	ldr	r3, [r4, #0]
    7aa8:	5c9b      	ldrb	r3, [r3, r2]
    7aaa:	402b      	ands	r3, r5
    7aac:	7103      	strb	r3, [r0, #4]
						(bufDout[3+i*2+1 ] > 9) ? ( bufDout[3+i*2 + 1 ] += 'A') : (bufDout[3+i*2 + 1] += '0');
    7aae:	2b09      	cmp	r3, #9
    7ab0:	d9ea      	bls.n	7a88 <socket_cb+0x148>
    7ab2:	3341      	adds	r3, #65	; 0x41
    7ab4:	7103      	strb	r3, [r0, #4]
    7ab6:	e7e9      	b.n	7a8c <socket_cb+0x14c>
						send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);	// origin
    7ab8:	4b13      	ldr	r3, [pc, #76]	; (7b08 <socket_cb+0x1c8>)
    7aba:	2000      	movs	r0, #0
    7abc:	5618      	ldrsb	r0, [r3, r0]
    7abe:	2300      	movs	r3, #0
    7ac0:	220c      	movs	r2, #12
    7ac2:	4915      	ldr	r1, [pc, #84]	; (7b18 <socket_cb+0x1d8>)
    7ac4:	4c15      	ldr	r4, [pc, #84]	; (7b1c <socket_cb+0x1dc>)
    7ac6:	47a0      	blx	r4
						test_flag=false;
    7ac8:	2200      	movs	r2, #0
    7aca:	4b15      	ldr	r3, [pc, #84]	; (7b20 <socket_cb+0x1e0>)
    7acc:	701a      	strb	r2, [r3, #0]
						txd_en;	usart_write_buffer_wait(&usart_instance, bufTest1, sizeof(bufTest1));	rxd_en;
    7ace:	4c17      	ldr	r4, [pc, #92]	; (7b2c <socket_cb+0x1ec>)
    7ad0:	2580      	movs	r5, #128	; 0x80
    7ad2:	052d      	lsls	r5, r5, #20
    7ad4:	61a5      	str	r5, [r4, #24]
    7ad6:	320d      	adds	r2, #13
    7ad8:	491a      	ldr	r1, [pc, #104]	; (7b44 <socket_cb+0x204>)
    7ada:	4816      	ldr	r0, [pc, #88]	; (7b34 <socket_cb+0x1f4>)
    7adc:	4b16      	ldr	r3, [pc, #88]	; (7b38 <socket_cb+0x1f8>)
    7ade:	4798      	blx	r3
    7ae0:	6165      	str	r5, [r4, #20]
    7ae2:	e790      	b.n	7a06 <socket_cb+0xc6>
				close(tcp_client_socket);
    7ae4:	4c08      	ldr	r4, [pc, #32]	; (7b08 <socket_cb+0x1c8>)
    7ae6:	2000      	movs	r0, #0
    7ae8:	5620      	ldrsb	r0, [r4, r0]
    7aea:	4b04      	ldr	r3, [pc, #16]	; (7afc <socket_cb+0x1bc>)
    7aec:	4798      	blx	r3
				tcp_client_socket = -1;
    7aee:	23ff      	movs	r3, #255	; 0xff
    7af0:	7023      	strb	r3, [r4, #0]
}
    7af2:	e788      	b.n	7a06 <socket_cb+0xc6>
    7af4:	0000eb74 	.word	0x0000eb74
    7af8:	200000ad 	.word	0x200000ad
    7afc:	000031a9 	.word	0x000031a9
    7b00:	00002f71 	.word	0x00002f71
    7b04:	00002fc9 	.word	0x00002fc9
    7b08:	200000ac 	.word	0x200000ac
    7b0c:	000005b4 	.word	0x000005b4
    7b10:	200003a8 	.word	0x200003a8
    7b14:	00003115 	.word	0x00003115
    7b18:	200000a0 	.word	0x200000a0
    7b1c:	0000307d 	.word	0x0000307d
    7b20:	200000ae 	.word	0x200000ae
    7b24:	200000b0 	.word	0x200000b0
    7b28:	2000095c 	.word	0x2000095c
    7b2c:	41004400 	.word	0x41004400
    7b30:	20000090 	.word	0x20000090
    7b34:	2000338c 	.word	0x2000338c
    7b38:	000043cd 	.word	0x000043cd
    7b3c:	00000155 	.word	0x00000155
    7b40:	20000070 	.word	0x20000070
    7b44:	20000080 	.word	0x20000080

00007b48 <wifi_cb>:

void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
    7b48:	b510      	push	{r4, lr}
    7b4a:	b082      	sub	sp, #8
	switch(u8MsgType){
    7b4c:	282c      	cmp	r0, #44	; 0x2c
    7b4e:	d003      	beq.n	7b58 <wifi_cb+0x10>
    7b50:	2832      	cmp	r0, #50	; 0x32
    7b52:	d015      	beq.n	7b80 <wifi_cb+0x38>
		wifi_connected = 1;
		break;
	default:
		break;
	}
}
    7b54:	b002      	add	sp, #8
    7b56:	bd10      	pop	{r4, pc}
		if(pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
    7b58:	780b      	ldrb	r3, [r1, #0]
    7b5a:	2b01      	cmp	r3, #1
    7b5c:	d00d      	beq.n	7b7a <wifi_cb+0x32>
		} else if(pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
    7b5e:	2b00      	cmp	r3, #0
    7b60:	d1f8      	bne.n	7b54 <wifi_cb+0xc>
			wifi_connected = 0;
    7b62:	2200      	movs	r2, #0
    7b64:	4b08      	ldr	r3, [pc, #32]	; (7b88 <wifi_cb+0x40>)
    7b66:	701a      	strb	r2, [r3, #0]
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), 
    7b68:	23ff      	movs	r3, #255	; 0xff
    7b6a:	9300      	str	r3, [sp, #0]
    7b6c:	4b07      	ldr	r3, [pc, #28]	; (7b8c <wifi_cb+0x44>)
    7b6e:	3202      	adds	r2, #2
    7b70:	210e      	movs	r1, #14
    7b72:	4807      	ldr	r0, [pc, #28]	; (7b90 <wifi_cb+0x48>)
    7b74:	4c07      	ldr	r4, [pc, #28]	; (7b94 <wifi_cb+0x4c>)
    7b76:	47a0      	blx	r4
    7b78:	e7ec      	b.n	7b54 <wifi_cb+0xc>
			m2m_wifi_request_dhcp_client();
    7b7a:	4b07      	ldr	r3, [pc, #28]	; (7b98 <wifi_cb+0x50>)
    7b7c:	4798      	blx	r3
    7b7e:	e7e9      	b.n	7b54 <wifi_cb+0xc>
		wifi_connected = 1;
    7b80:	2201      	movs	r2, #1
    7b82:	4b01      	ldr	r3, [pc, #4]	; (7b88 <wifi_cb+0x40>)
    7b84:	701a      	strb	r2, [r3, #0]
}
    7b86:	e7e5      	b.n	7b54 <wifi_cb+0xc>
    7b88:	20000966 	.word	0x20000966
    7b8c:	0000eba8 	.word	0x0000eba8
    7b90:	0000ebb4 	.word	0x0000ebb4
    7b94:	000014d9 	.word	0x000014d9
    7b98:	000014f5 	.word	0x000014f5

00007b9c <configure_rtc_count>:
{
    7b9c:	b510      	push	{r4, lr}
    7b9e:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
    7ba0:	2201      	movs	r2, #1
    7ba2:	466b      	mov	r3, sp
    7ba4:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    7ba6:	2300      	movs	r3, #0
    7ba8:	4669      	mov	r1, sp
    7baa:	70cb      	strb	r3, [r1, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
    7bac:	9302      	str	r3, [sp, #8]
    7bae:	9303      	str	r3, [sp, #12]
	config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_1;
    7bb0:	800b      	strh	r3, [r1, #0]
	config_rtc_count.continuously_update = true;
    7bb2:	710a      	strb	r2, [r1, #4]
	rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
    7bb4:	4c05      	ldr	r4, [pc, #20]	; (7bcc <configure_rtc_count+0x30>)
    7bb6:	466a      	mov	r2, sp
    7bb8:	4905      	ldr	r1, [pc, #20]	; (7bd0 <configure_rtc_count+0x34>)
    7bba:	0020      	movs	r0, r4
    7bbc:	4b05      	ldr	r3, [pc, #20]	; (7bd4 <configure_rtc_count+0x38>)
    7bbe:	4798      	blx	r3
	rtc_count_enable(&rtc_instance);
    7bc0:	0020      	movs	r0, r4
    7bc2:	4b05      	ldr	r3, [pc, #20]	; (7bd8 <configure_rtc_count+0x3c>)
    7bc4:	4798      	blx	r3
}
    7bc6:	b004      	add	sp, #16
    7bc8:	bd10      	pop	{r4, pc}
    7bca:	46c0      	nop			; (mov r8, r8)
    7bcc:	20003320 	.word	0x20003320
    7bd0:	40001400 	.word	0x40001400
    7bd4:	00003711 	.word	0x00003711
    7bd8:	00003649 	.word	0x00003649

00007bdc <configure_usart>:
{
    7bdc:	b530      	push	{r4, r5, lr}
    7bde:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    7be0:	2380      	movs	r3, #128	; 0x80
    7be2:	05db      	lsls	r3, r3, #23
    7be4:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    7be6:	2300      	movs	r3, #0
    7be8:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    7bea:	22ff      	movs	r2, #255	; 0xff
    7bec:	4669      	mov	r1, sp
    7bee:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    7bf0:	2200      	movs	r2, #0
    7bf2:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    7bf4:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    7bf6:	2196      	movs	r1, #150	; 0x96
    7bf8:	0189      	lsls	r1, r1, #6
    7bfa:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    7bfc:	2101      	movs	r1, #1
    7bfe:	2024      	movs	r0, #36	; 0x24
    7c00:	466c      	mov	r4, sp
    7c02:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    7c04:	3001      	adds	r0, #1
    7c06:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    7c08:	3125      	adds	r1, #37	; 0x25
    7c0a:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    7c0c:	3101      	adds	r1, #1
    7c0e:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    7c10:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    7c12:	3105      	adds	r1, #5
    7c14:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    7c16:	3101      	adds	r1, #1
    7c18:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    7c1a:	930c      	str	r3, [sp, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    7c1c:	930d      	str	r3, [sp, #52]	; 0x34
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    7c1e:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    7c20:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    7c22:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    7c24:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    7c26:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    7c28:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    7c2a:	2313      	movs	r3, #19
    7c2c:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    7c2e:	7762      	strb	r2, [r4, #29]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    7c30:	23c4      	movs	r3, #196	; 0xc4
    7c32:	039b      	lsls	r3, r3, #14
    7c34:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad2 = PINMUX_PB22D_SERCOM5_PAD2;		// Tx
    7c36:	4b10      	ldr	r3, [pc, #64]	; (7c78 <configure_usart+0x9c>)
    7c38:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_PB23D_SERCOM5_PAD3;		// Rx
    7c3a:	4b10      	ldr	r3, [pc, #64]	; (7c7c <configure_usart+0xa0>)
    7c3c:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(&usart_instance, SERCOM5, &config_usart) != STATUS_OK) {
    7c3e:	4d10      	ldr	r5, [pc, #64]	; (7c80 <configure_usart+0xa4>)
    7c40:	4c10      	ldr	r4, [pc, #64]	; (7c84 <configure_usart+0xa8>)
    7c42:	466a      	mov	r2, sp
    7c44:	4910      	ldr	r1, [pc, #64]	; (7c88 <configure_usart+0xac>)
    7c46:	0028      	movs	r0, r5
    7c48:	47a0      	blx	r4
    7c4a:	2800      	cmp	r0, #0
    7c4c:	d1f9      	bne.n	7c42 <configure_usart+0x66>
	SercomUsart *const usart_hw = &(module->hw->USART);
    7c4e:	4d0c      	ldr	r5, [pc, #48]	; (7c80 <configure_usart+0xa4>)
    7c50:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    7c52:	0020      	movs	r0, r4
    7c54:	4b0d      	ldr	r3, [pc, #52]	; (7c8c <configure_usart+0xb0>)
    7c56:	4798      	blx	r3
    7c58:	231f      	movs	r3, #31
    7c5a:	4018      	ands	r0, r3
    7c5c:	3b1e      	subs	r3, #30
    7c5e:	4083      	lsls	r3, r0
    7c60:	4a0b      	ldr	r2, [pc, #44]	; (7c90 <configure_usart+0xb4>)
    7c62:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    7c64:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    7c66:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    7c68:	2b00      	cmp	r3, #0
    7c6a:	d1fc      	bne.n	7c66 <configure_usart+0x8a>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    7c6c:	6823      	ldr	r3, [r4, #0]
    7c6e:	2202      	movs	r2, #2
    7c70:	4313      	orrs	r3, r2
    7c72:	6023      	str	r3, [r4, #0]
}
    7c74:	b011      	add	sp, #68	; 0x44
    7c76:	bd30      	pop	{r4, r5, pc}
    7c78:	00360003 	.word	0x00360003
    7c7c:	00370003 	.word	0x00370003
    7c80:	2000338c 	.word	0x2000338c
    7c84:	00003fed 	.word	0x00003fed
    7c88:	42001c00 	.word	0x42001c00
    7c8c:	00003ba5 	.word	0x00003ba5
    7c90:	e000e100 	.word	0xe000e100

00007c94 <readMacAddress>:
	myLongAddress[0] = 16;
    7c94:	4b08      	ldr	r3, [pc, #32]	; (7cb8 <readMacAddress+0x24>)
    7c96:	2210      	movs	r2, #16
    7c98:	701a      	strb	r2, [r3, #0]
	myLongAddress[1] = 53;
    7c9a:	3225      	adds	r2, #37	; 0x25
    7c9c:	705a      	strb	r2, [r3, #1]
	myLongAddress[2] = 0;
    7c9e:	2200      	movs	r2, #0
    7ca0:	709a      	strb	r2, [r3, #2]
	myLongAddress[3] = 32;
    7ca2:	3220      	adds	r2, #32
    7ca4:	70da      	strb	r2, [r3, #3]
	myLongAddress[4] = 89;
    7ca6:	3239      	adds	r2, #57	; 0x39
    7ca8:	711a      	strb	r2, [r3, #4]
	myLongAddress[5] = 37;
    7caa:	3a34      	subs	r2, #52	; 0x34
    7cac:	715a      	strb	r2, [r3, #5]
	myLongAddress[6] = 128;
    7cae:	325b      	adds	r2, #91	; 0x5b
    7cb0:	719a      	strb	r2, [r3, #6]
	myLongAddress[7] = 127;
    7cb2:	3a01      	subs	r2, #1
    7cb4:	71da      	strb	r2, [r3, #7]
}
    7cb6:	4770      	bx	lr
    7cb8:	200000d0 	.word	0x200000d0

00007cbc <configure_tc>:
	config->clock_source               = GCLK_GENERATOR_0;
    7cbc:	4b11      	ldr	r3, [pc, #68]	; (7d04 <configure_tc+0x48>)
    7cbe:	2200      	movs	r2, #0
    7cc0:	701a      	strb	r2, [r3, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    7cc2:	709a      	strb	r2, [r3, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    7cc4:	2100      	movs	r1, #0
    7cc6:	809a      	strh	r2, [r3, #4]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    7cc8:	811a      	strh	r2, [r3, #8]
	config->run_in_standby             = false;
    7cca:	7059      	strb	r1, [r3, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    7ccc:	7299      	strb	r1, [r3, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    7cce:	72d9      	strb	r1, [r3, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    7cd0:	7319      	strb	r1, [r3, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    7cd2:	7399      	strb	r1, [r3, #14]
	config->oneshot                    = false;
    7cd4:	7359      	strb	r1, [r3, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    7cd6:	7419      	strb	r1, [r3, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    7cd8:	615a      	str	r2, [r3, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    7cda:	619a      	str	r2, [r3, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    7cdc:	7719      	strb	r1, [r3, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    7cde:	621a      	str	r2, [r3, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    7ce0:	625a      	str	r2, [r3, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    7ce2:	851a      	strh	r2, [r3, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    7ce4:	859a      	strh	r2, [r3, #44]	; 0x2c

void configure_tc(void)
{	
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size    = TC_COUNTER_SIZE_16BIT;
	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
    7ce6:	3240      	adds	r2, #64	; 0x40
    7ce8:	719a      	strb	r2, [r3, #6]
	config_tc.counter_16_bit.compare_capture_channel[0] = 0xFFFF;
    7cea:	3a41      	subs	r2, #65	; 0x41
    7cec:	855a      	strh	r2, [r3, #42]	; 0x2a
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    7cee:	4b06      	ldr	r3, [pc, #24]	; (7d08 <configure_tc+0x4c>)
    7cf0:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    7cf2:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    7cf4:	b25b      	sxtb	r3, r3
    7cf6:	2b00      	cmp	r3, #0
    7cf8:	dbfb      	blt.n	7cf2 <configure_tc+0x36>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    7cfa:	8813      	ldrh	r3, [r2, #0]
    7cfc:	2102      	movs	r1, #2
    7cfe:	430b      	orrs	r3, r1
    7d00:	8013      	strh	r3, [r2, #0]
	// tc_init(&tc_instance, PWM_MODULE, &config_tc);
	tc_enable(&tc_instance);	
}
    7d02:	4770      	bx	lr
    7d04:	200036c4 	.word	0x200036c4
    7d08:	20003704 	.word	0x20003704

00007d0c <main>:
{	
    7d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7d0e:	b08d      	sub	sp, #52	; 0x34
	system_init();
    7d10:	4b3e      	ldr	r3, [pc, #248]	; (7e0c <main+0x100>)
    7d12:	4798      	blx	r3
	delay_init();
    7d14:	4b3e      	ldr	r3, [pc, #248]	; (7e10 <main+0x104>)
    7d16:	4798      	blx	r3
	cpu_irq_enable();	
    7d18:	2201      	movs	r2, #1
    7d1a:	4b3e      	ldr	r3, [pc, #248]	; (7e14 <main+0x108>)
    7d1c:	701a      	strb	r2, [r3, #0]
    7d1e:	f3bf 8f5f 	dmb	sy
    7d22:	b662      	cpsie	i
	PORT->Group[0].DIRSET.bit.DIRSET=PORT_PA27;	// RS3485 ENABLE PIN CONTROL PORT
    7d24:	2280      	movs	r2, #128	; 0x80
    7d26:	0512      	lsls	r2, r2, #20
    7d28:	4b3b      	ldr	r3, [pc, #236]	; (7e18 <main+0x10c>)
    7d2a:	609a      	str	r2, [r3, #8]
	configure_tc();
    7d2c:	4b3b      	ldr	r3, [pc, #236]	; (7e1c <main+0x110>)
    7d2e:	4798      	blx	r3
	configure_rtc_count( );
    7d30:	4b3b      	ldr	r3, [pc, #236]	; (7e20 <main+0x114>)
    7d32:	4798      	blx	r3
	sio2host_init();
    7d34:	4b3b      	ldr	r3, [pc, #236]	; (7e24 <main+0x118>)
    7d36:	4798      	blx	r3
	printf("sio2host_init Ok");
    7d38:	483b      	ldr	r0, [pc, #236]	; (7e28 <main+0x11c>)
    7d3a:	4b3c      	ldr	r3, [pc, #240]	; (7e2c <main+0x120>)
    7d3c:	4798      	blx	r3
	nm_bsp_init();		// WINC1500    
    7d3e:	4b3c      	ldr	r3, [pc, #240]	; (7e30 <main+0x124>)
    7d40:	4798      	blx	r3
	addr.sin_family = AF_INET;
    7d42:	ab02      	add	r3, sp, #8
    7d44:	2202      	movs	r2, #2
    7d46:	801a      	strh	r2, [r3, #0]
	addr.sin_port = _htons(MAIN_WIFI_M2M_SERVER_PORT);
    7d48:	4a3a      	ldr	r2, [pc, #232]	; (7e34 <main+0x128>)
    7d4a:	805a      	strh	r2, [r3, #2]
	addr.sin_addr.s_addr = _htonl(MAIN_WIFI_M2M_SERVER_IP); // IP
    7d4c:	4a3a      	ldr	r2, [pc, #232]	; (7e38 <main+0x12c>)
    7d4e:	9203      	str	r2, [sp, #12]
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));	// param 
    7d50:	2218      	movs	r2, #24
    7d52:	2100      	movs	r1, #0
    7d54:	a806      	add	r0, sp, #24
    7d56:	4b39      	ldr	r3, [pc, #228]	; (7e3c <main+0x130>)
    7d58:	4798      	blx	r3
	param.pfAppWifiCb = wifi_cb;	
    7d5a:	4b39      	ldr	r3, [pc, #228]	; (7e40 <main+0x134>)
    7d5c:	9306      	str	r3, [sp, #24]
	ret = m2m_wifi_init(&param);	
    7d5e:	a806      	add	r0, sp, #24
    7d60:	4b38      	ldr	r3, [pc, #224]	; (7e44 <main+0x138>)
    7d62:	4798      	blx	r3
	if(M2M_SUCCESS != ret){
    7d64:	2800      	cmp	r0, #0
    7d66:	d000      	beq.n	7d6a <main+0x5e>
    7d68:	e7fe      	b.n	7d68 <main+0x5c>
	socketInit();
    7d6a:	4b37      	ldr	r3, [pc, #220]	; (7e48 <main+0x13c>)
    7d6c:	4798      	blx	r3
	registerSocketCallback(socket_cb, NULL);
    7d6e:	2100      	movs	r1, #0
    7d70:	4836      	ldr	r0, [pc, #216]	; (7e4c <main+0x140>)
    7d72:	4b37      	ldr	r3, [pc, #220]	; (7e50 <main+0x144>)
    7d74:	4798      	blx	r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID,sizeof(MAIN_WLAN_SSID),
    7d76:	23ff      	movs	r3, #255	; 0xff
    7d78:	9300      	str	r3, [sp, #0]
    7d7a:	4b36      	ldr	r3, [pc, #216]	; (7e54 <main+0x148>)
    7d7c:	2202      	movs	r2, #2
    7d7e:	210e      	movs	r1, #14
    7d80:	4835      	ldr	r0, [pc, #212]	; (7e58 <main+0x14c>)
    7d82:	4c36      	ldr	r4, [pc, #216]	; (7e5c <main+0x150>)
    7d84:	47a0      	blx	r4
	cpu_irq_enable();
    7d86:	2201      	movs	r2, #1
    7d88:	4b22      	ldr	r3, [pc, #136]	; (7e14 <main+0x108>)
    7d8a:	701a      	strb	r2, [r3, #0]
    7d8c:	f3bf 8f5f 	dmb	sy
    7d90:	b662      	cpsie	i
	readMacAddress();
    7d92:	4b33      	ldr	r3, [pc, #204]	; (7e60 <main+0x154>)
    7d94:	4798      	blx	r3
	wsndemo_init();
    7d96:	4b33      	ldr	r3, [pc, #204]	; (7e64 <main+0x158>)
    7d98:	4798      	blx	r3
	configure_usart();
    7d9a:	4b33      	ldr	r3, [pc, #204]	; (7e68 <main+0x15c>)
    7d9c:	4798      	blx	r3
		wsndemo_task();
    7d9e:	4e33      	ldr	r6, [pc, #204]	; (7e6c <main+0x160>)
		m2m_wifi_handle_events(NULL);	// Handle pending events from network controller. //
    7da0:	4d33      	ldr	r5, [pc, #204]	; (7e70 <main+0x164>)
		if(wifi_connected == M2M_WIFI_CONNECTED){
    7da2:	4c34      	ldr	r4, [pc, #208]	; (7e74 <main+0x168>)
		wsndemo_task();
    7da4:	47b0      	blx	r6
		m2m_wifi_handle_events(NULL);	// Handle pending events from network controller. //
    7da6:	2000      	movs	r0, #0
    7da8:	47a8      	blx	r5
		if(wifi_connected == M2M_WIFI_CONNECTED){
    7daa:	7823      	ldrb	r3, [r4, #0]
    7dac:	2b01      	cmp	r3, #1
    7dae:	d1f9      	bne.n	7da4 <main+0x98>
			if(tcp_client_socket < 0){
    7db0:	4b31      	ldr	r3, [pc, #196]	; (7e78 <main+0x16c>)
    7db2:	781b      	ldrb	r3, [r3, #0]
    7db4:	2b7f      	cmp	r3, #127	; 0x7f
    7db6:	d811      	bhi.n	7ddc <main+0xd0>
			if(tcp_server_socket < 0) {
    7db8:	4b30      	ldr	r3, [pc, #192]	; (7e7c <main+0x170>)
    7dba:	781b      	ldrb	r3, [r3, #0]
    7dbc:	2b7f      	cmp	r3, #127	; 0x7f
    7dbe:	d9f1      	bls.n	7da4 <main+0x98>
				if((tcp_server_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0){
    7dc0:	2200      	movs	r2, #0
    7dc2:	2101      	movs	r1, #1
    7dc4:	2002      	movs	r0, #2
    7dc6:	4b2e      	ldr	r3, [pc, #184]	; (7e80 <main+0x174>)
    7dc8:	4798      	blx	r3
    7dca:	4b2c      	ldr	r3, [pc, #176]	; (7e7c <main+0x170>)
    7dcc:	7018      	strb	r0, [r3, #0]
    7dce:	2800      	cmp	r0, #0
    7dd0:	dbe8      	blt.n	7da4 <main+0x98>
				bind(tcp_server_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in));
    7dd2:	2210      	movs	r2, #16
    7dd4:	a902      	add	r1, sp, #8
    7dd6:	4b2b      	ldr	r3, [pc, #172]	; (7e84 <main+0x178>)
    7dd8:	4798      	blx	r3
    7dda:	e7e3      	b.n	7da4 <main+0x98>
				if((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0){
    7ddc:	2200      	movs	r2, #0
    7dde:	2101      	movs	r1, #1
    7de0:	2002      	movs	r0, #2
    7de2:	4b27      	ldr	r3, [pc, #156]	; (7e80 <main+0x174>)
    7de4:	4798      	blx	r3
    7de6:	4b24      	ldr	r3, [pc, #144]	; (7e78 <main+0x16c>)
    7de8:	7018      	strb	r0, [r3, #0]
    7dea:	2800      	cmp	r0, #0
    7dec:	dbda      	blt.n	7da4 <main+0x98>
				ret = connect(tcp_client_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in));
    7dee:	2210      	movs	r2, #16
    7df0:	a902      	add	r1, sp, #8
    7df2:	4b25      	ldr	r3, [pc, #148]	; (7e88 <main+0x17c>)
    7df4:	4798      	blx	r3
				if(ret < 0) {
    7df6:	2800      	cmp	r0, #0
    7df8:	dade      	bge.n	7db8 <main+0xac>
					close(tcp_client_socket); tcp_client_socket = -1;
    7dfa:	4f1f      	ldr	r7, [pc, #124]	; (7e78 <main+0x16c>)
    7dfc:	2000      	movs	r0, #0
    7dfe:	5638      	ldrsb	r0, [r7, r0]
    7e00:	4b22      	ldr	r3, [pc, #136]	; (7e8c <main+0x180>)
    7e02:	4798      	blx	r3
    7e04:	23ff      	movs	r3, #255	; 0xff
    7e06:	703b      	strb	r3, [r7, #0]
    7e08:	e7d6      	b.n	7db8 <main+0xac>
    7e0a:	46c0      	nop			; (mov r8, r8)
    7e0c:	00004e19 	.word	0x00004e19
    7e10:	00000115 	.word	0x00000115
    7e14:	2000000a 	.word	0x2000000a
    7e18:	41004400 	.word	0x41004400
    7e1c:	00007cbd 	.word	0x00007cbd
    7e20:	00007b9d 	.word	0x00007b9d
    7e24:	00005459 	.word	0x00005459
    7e28:	0000eb94 	.word	0x0000eb94
    7e2c:	0000c7c1 	.word	0x0000c7c1
    7e30:	00000201 	.word	0x00000201
    7e34:	fffff601 	.word	0xfffff601
    7e38:	3200a8c0 	.word	0x3200a8c0
    7e3c:	0000c7b1 	.word	0x0000c7b1
    7e40:	00007b49 	.word	0x00007b49
    7e44:	00001105 	.word	0x00001105
    7e48:	00002d35 	.word	0x00002d35
    7e4c:	00007941 	.word	0x00007941
    7e50:	00002d79 	.word	0x00002d79
    7e54:	0000eba8 	.word	0x0000eba8
    7e58:	0000ebb4 	.word	0x0000ebb4
    7e5c:	000014d9 	.word	0x000014d9
    7e60:	00007c95 	.word	0x00007c95
    7e64:	00007f61 	.word	0x00007f61
    7e68:	00007bdd 	.word	0x00007bdd
    7e6c:	00007f81 	.word	0x00007f81
    7e70:	00001239 	.word	0x00001239
    7e74:	20000966 	.word	0x20000966
    7e78:	200000ac 	.word	0x200000ac
    7e7c:	200000ad 	.word	0x200000ad
    7e80:	00002d8d 	.word	0x00002d8d
    7e84:	00002ee9 	.word	0x00002ee9
    7e88:	00002fed 	.word	0x00002fed
    7e8c:	000031a9 	.word	0x000031a9

00007e90 <appDataInd>:
void appDataInd(RECEIVED_MESH_MESSAGE *ind);

uint8_t bitFlag[] = {0x01,0x02,0x04,0x08,0x10,0x20,0x40,0x80};

void appDataInd(RECEIVED_MESH_MESSAGE *ind)
{	
    7e90:	b510      	push	{r4, lr}
	int addrId, byteNo, bitNo, setValue;
	char * zbeeId;
	char * chTemp;
	
	AppMessage_t *msg = (AppMessage_t *)ind->payload;
    7e92:	6843      	ldr	r3, [r0, #4]
	port_base->OUTTGL.reg = pin_mask;
    7e94:	2180      	movs	r1, #128	; 0x80
    7e96:	0309      	lsls	r1, r1, #12
    7e98:	4a14      	ldr	r2, [pc, #80]	; (7eec <appDataInd+0x5c>)
    7e9a:	61d1      	str	r1, [r2, #28]
	chTemp = (char *)ind->payload;

#if (LED_COUNT > 0)
	LED_Toggle(LED_DATA);
#endif
	msg->lqi = ind->packetLQI;
    7e9c:	7a82      	ldrb	r2, [r0, #10]
    7e9e:	765a      	strb	r2, [r3, #25]
	msg->rssi = ind->packetRSSI;
    7ea0:	7a42      	ldrb	r2, [r0, #9]
    7ea2:	769a      	strb	r2, [r3, #26]
	//sprintf(chTemp,"caption.text = %s, SensValue = %d \r\n",zbeeId,setValue);
	//snprintf(chTemp,40,"caption.text = %s,\r\n",zbeeId);
	// snprintf(chTemp,100,"%s \r\n",);
	//usart_write_buffer_wait(&usart_instance, chTemp, sizeof(chTemp));

	if(*(chTemp +43) =='S'){
    7ea4:	222b      	movs	r2, #43	; 0x2b
    7ea6:	5c9a      	ldrb	r2, [r3, r2]
    7ea8:	2a53      	cmp	r2, #83	; 0x53
    7eaa:	d000      	beq.n	7eae <appDataInd+0x1e>
		}
	}

//	appUartSendMessage(ind->payload, ind->payloadSize); //jsk

}
    7eac:	bd10      	pop	{r4, pc}
		addrId = (*(chTemp+47)-'0') * 10 + (*(chTemp+48)-'0');
    7eae:	3a24      	subs	r2, #36	; 0x24
    7eb0:	5c99      	ldrb	r1, [r3, r2]
    7eb2:	3930      	subs	r1, #48	; 0x30
    7eb4:	008a      	lsls	r2, r1, #2
    7eb6:	1852      	adds	r2, r2, r1
    7eb8:	0052      	lsls	r2, r2, #1
    7eba:	2130      	movs	r1, #48	; 0x30
    7ebc:	5c5b      	ldrb	r3, [r3, r1]
    7ebe:	3b30      	subs	r3, #48	; 0x30
    7ec0:	18d3      	adds	r3, r2, r3
		if( (addrId > 0) && (addrId < 81)){ 
    7ec2:	1e5a      	subs	r2, r3, #1
    7ec4:	2a4f      	cmp	r2, #79	; 0x4f
    7ec6:	d8f1      	bhi.n	7eac <appDataInd+0x1c>
			byteNo = (addrId-1) / 8;
    7ec8:	0010      	movs	r0, r2
    7eca:	17d2      	asrs	r2, r2, #31
    7ecc:	3929      	subs	r1, #41	; 0x29
    7ece:	400a      	ands	r2, r1
    7ed0:	1812      	adds	r2, r2, r0
    7ed2:	10d2      	asrs	r2, r2, #3
			sensStateTable[byteNo] += setValue;
    7ed4:	4c06      	ldr	r4, [pc, #24]	; (7ef0 <appDataInd+0x60>)
			bitNo = addrId % 8;
    7ed6:	17d8      	asrs	r0, r3, #31
    7ed8:	0f40      	lsrs	r0, r0, #29
    7eda:	181b      	adds	r3, r3, r0
    7edc:	400b      	ands	r3, r1
    7ede:	1a1b      	subs	r3, r3, r0
			sensStateTable[byteNo] += setValue;
    7ee0:	4904      	ldr	r1, [pc, #16]	; (7ef4 <appDataInd+0x64>)
    7ee2:	5ccb      	ldrb	r3, [r1, r3]
    7ee4:	5ca1      	ldrb	r1, [r4, r2]
    7ee6:	185b      	adds	r3, r3, r1
    7ee8:	54a3      	strb	r3, [r4, r2]
}
    7eea:	e7df      	b.n	7eac <appDataInd+0x1c>
    7eec:	41004400 	.word	0x41004400
    7ef0:	2000095c 	.word	0x2000095c
    7ef4:	200000c4 	.word	0x200000c4

00007ef8 <Connection_Confirm>:
/**
 * Connection confirmation
 */
static void Connection_Confirm(miwi_status_t status)
{
	if (SUCCESS == status)
    7ef8:	2800      	cmp	r0, #0
    7efa:	d003      	beq.n	7f04 <Connection_Confirm+0xc>
        appState = APP_STATE_SEND;
	}
	else
	{
#if defined(PAN_COORDINATOR)
		appState = APP_STATE_START_NETWORK;
    7efc:	2201      	movs	r2, #1
    7efe:	4b03      	ldr	r3, [pc, #12]	; (7f0c <Connection_Confirm+0x14>)
    7f00:	701a      	strb	r2, [r3, #0]
#else
        appState = APP_STATE_CONNECT_NETWORK;
#endif
	}
}
    7f02:	4770      	bx	lr
        appState = APP_STATE_SEND;
    7f04:	2205      	movs	r2, #5
    7f06:	4b01      	ldr	r3, [pc, #4]	; (7f0c <Connection_Confirm+0x14>)
    7f08:	701a      	strb	r2, [r3, #0]
    7f0a:	e7fa      	b.n	7f02 <Connection_Confirm+0xa>
    7f0c:	200009a9 	.word	0x200009a9

00007f10 <appBroadcastDataConf>:

#if defined(PAN_COORDINATOR) && defined(MIWI_MESH_TOPOLOGY_SIMULATION_MODE)
static void appBroadcastDataConf(uint8_t msgConfHandle, miwi_status_t status, uint8_t* msgPointer)
{
		
}
    7f10:	4770      	bx	lr
	...

00007f14 <appDataSendingTimerHandler>:
{
    7f14:	b510      	push	{r4, lr}
	if (APP_STATE_WAIT_SEND_TIMER == appState) {
    7f16:	4b06      	ldr	r3, [pc, #24]	; (7f30 <appDataSendingTimerHandler+0x1c>)
    7f18:	781b      	ldrb	r3, [r3, #0]
    7f1a:	2b08      	cmp	r3, #8
    7f1c:	d003      	beq.n	7f26 <appDataSendingTimerHandler+0x12>
		SYS_TimerStart(&appDataSendingTimer);
    7f1e:	4805      	ldr	r0, [pc, #20]	; (7f34 <appDataSendingTimerHandler+0x20>)
    7f20:	4b05      	ldr	r3, [pc, #20]	; (7f38 <appDataSendingTimerHandler+0x24>)
    7f22:	4798      	blx	r3
}
    7f24:	bd10      	pop	{r4, pc}
		appState = APP_STATE_SEND;
    7f26:	2205      	movs	r2, #5
    7f28:	4b01      	ldr	r3, [pc, #4]	; (7f30 <appDataSendingTimerHandler+0x1c>)
    7f2a:	701a      	strb	r2, [r3, #0]
    7f2c:	e7fa      	b.n	7f24 <appDataSendingTimerHandler+0x10>
    7f2e:	46c0      	nop			; (mov r8, r8)
    7f30:	200009a9 	.word	0x200009a9
    7f34:	20003720 	.word	0x20003720
    7f38:	00006821 	.word	0x00006821

00007f3c <UartBytesReceived>:
{
    7f3c:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < bytes; i++) {
    7f3e:	2800      	cmp	r0, #0
    7f40:	d00a      	beq.n	7f58 <UartBytesReceived+0x1c>
    7f42:	000c      	movs	r4, r1
    7f44:	3801      	subs	r0, #1
    7f46:	b285      	uxth	r5, r0
    7f48:	3501      	adds	r5, #1
    7f4a:	194d      	adds	r5, r1, r5
		APP_CommandsByteReceived(byte[i]);
    7f4c:	4e03      	ldr	r6, [pc, #12]	; (7f5c <UartBytesReceived+0x20>)
    7f4e:	7820      	ldrb	r0, [r4, #0]
    7f50:	47b0      	blx	r6
    7f52:	3401      	adds	r4, #1
	for (uint16_t i = 0; i < bytes; i++) {
    7f54:	42ac      	cmp	r4, r5
    7f56:	d1fa      	bne.n	7f4e <UartBytesReceived+0x12>
}
    7f58:	bd70      	pop	{r4, r5, r6, pc}
    7f5a:	46c0      	nop			; (mov r8, r8)
    7f5c:	000077e9 	.word	0x000077e9

00007f60 <wsndemo_init>:
{
    7f60:	b510      	push	{r4, lr}
	MiApp_ProtocolInit(&defaultParamsRomOrRam, &defaultParamsRamOnly);
    7f62:	4903      	ldr	r1, [pc, #12]	; (7f70 <wsndemo_init+0x10>)
    7f64:	4803      	ldr	r0, [pc, #12]	; (7f74 <wsndemo_init+0x14>)
    7f66:	4b04      	ldr	r3, [pc, #16]	; (7f78 <wsndemo_init+0x18>)
    7f68:	4798      	blx	r3
	sio2host_init();
    7f6a:	4b04      	ldr	r3, [pc, #16]	; (7f7c <wsndemo_init+0x1c>)
    7f6c:	4798      	blx	r3
}
    7f6e:	bd10      	pop	{r4, pc}
    7f70:	2000000c 	.word	0x2000000c
    7f74:	20000030 	.word	0x20000030
    7f78:	000085f1 	.word	0x000085f1
    7f7c:	00005459 	.word	0x00005459

00007f80 <wsndemo_task>:
{
    7f80:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f82:	b087      	sub	sp, #28
	MeshTasks();
    7f84:	4b7e      	ldr	r3, [pc, #504]	; (8180 <wsndemo_task+0x200>)
    7f86:	4798      	blx	r3
	switch (appState) {
    7f88:	4b7e      	ldr	r3, [pc, #504]	; (8184 <wsndemo_task+0x204>)
    7f8a:	781b      	ldrb	r3, [r3, #0]
    7f8c:	2b01      	cmp	r3, #1
    7f8e:	d05c      	beq.n	804a <wsndemo_task+0xca>
    7f90:	2b00      	cmp	r3, #0
    7f92:	d013      	beq.n	7fbc <wsndemo_task+0x3c>
    7f94:	2b05      	cmp	r3, #5
    7f96:	d063      	beq.n	8060 <wsndemo_task+0xe0>
    7f98:	2b07      	cmp	r3, #7
    7f9a:	d100      	bne.n	7f9e <wsndemo_task+0x1e>
    7f9c:	e0ab      	b.n	80f6 <wsndemo_task+0x176>
	if ((bytes = sio2host_rx(rx_data, APP_RX_BUF_SIZE)) > 0) {
    7f9e:	2114      	movs	r1, #20
    7fa0:	4879      	ldr	r0, [pc, #484]	; (8188 <wsndemo_task+0x208>)
    7fa2:	4b7a      	ldr	r3, [pc, #488]	; (818c <wsndemo_task+0x20c>)
    7fa4:	4798      	blx	r3
    7fa6:	b280      	uxth	r0, r0
    7fa8:	2800      	cmp	r0, #0
    7faa:	d000      	beq.n	7fae <wsndemo_task+0x2e>
    7fac:	e0aa      	b.n	8104 <wsndemo_task+0x184>
	return (port_base->IN.reg & pin_mask);
    7fae:	4b78      	ldr	r3, [pc, #480]	; (8190 <wsndemo_task+0x210>)
    7fb0:	6a1b      	ldr	r3, [r3, #32]
	if (port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    7fb2:	00db      	lsls	r3, r3, #3
    7fb4:	d400      	bmi.n	7fb8 <wsndemo_task+0x38>
    7fb6:	e0a9      	b.n	810c <wsndemo_task+0x18c>
}
    7fb8:	b007      	add	sp, #28
    7fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
	appMsg.commandId            = APP_COMMAND_ID_NETWORK_INFO;
    7fbc:	4875      	ldr	r0, [pc, #468]	; (8194 <wsndemo_task+0x214>)
    7fbe:	2401      	movs	r4, #1
    7fc0:	7004      	strb	r4, [r0, #0]
	appMsg.nodeType             = APP_NODE_TYPE;
    7fc2:	2200      	movs	r2, #0
    7fc4:	7042      	strb	r2, [r0, #1]
	appMsg.extAddr              = 0;
    7fc6:	2500      	movs	r5, #0
    7fc8:	2100      	movs	r1, #0
    7fca:	8041      	strh	r1, [r0, #2]
    7fcc:	8081      	strh	r1, [r0, #4]
    7fce:	80c1      	strh	r1, [r0, #6]
    7fd0:	8101      	strh	r1, [r0, #8]
	appMsg.shortAddr            = 0;
    7fd2:	8142      	strh	r2, [r0, #10]
	appMsg.softVersion          = 0x01100000;
    7fd4:	2388      	movs	r3, #136	; 0x88
    7fd6:	045b      	lsls	r3, r3, #17
    7fd8:	60c3      	str	r3, [r0, #12]
	appMsg.channelMask          = CHANNEL_MAP;
    7fda:	2380      	movs	r3, #128	; 0x80
    7fdc:	049b      	lsls	r3, r3, #18
    7fde:	6103      	str	r3, [r0, #16]
	appMsg.nextHopAddr          = 0;
    7fe0:	75c2      	strb	r2, [r0, #23]
    7fe2:	7602      	strb	r2, [r0, #24]
	appMsg.lqi                  = 0;
    7fe4:	7645      	strb	r5, [r0, #25]
	appMsg.rssi                 = 0;
    7fe6:	7685      	strb	r5, [r0, #26]
	appMsg.sensors.type        = 1;
    7fe8:	76c4      	strb	r4, [r0, #27]
	appMsg.sensors.size        = sizeof(int32_t) * 3;
    7fea:	230c      	movs	r3, #12
    7fec:	7703      	strb	r3, [r0, #28]
	appMsg.sensors.battery     = 0;
    7fee:	0003      	movs	r3, r0
    7ff0:	7742      	strb	r2, [r0, #29]
    7ff2:	7782      	strb	r2, [r0, #30]
    7ff4:	77c2      	strb	r2, [r0, #31]
    7ff6:	331d      	adds	r3, #29
    7ff8:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = 0;
    7ffa:	0003      	movs	r3, r0
    7ffc:	3321      	adds	r3, #33	; 0x21
    7ffe:	701a      	strb	r2, [r3, #0]
    8000:	705a      	strb	r2, [r3, #1]
    8002:	709a      	strb	r2, [r3, #2]
    8004:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.light       = 0;
    8006:	0003      	movs	r3, r0
    8008:	3325      	adds	r3, #37	; 0x25
    800a:	701a      	strb	r2, [r3, #0]
    800c:	705a      	strb	r2, [r3, #1]
    800e:	709a      	strb	r2, [r3, #2]
    8010:	70da      	strb	r2, [r3, #3]
	appMsg.caption.type         = 32;
    8012:	3220      	adds	r2, #32
    8014:	2329      	movs	r3, #41	; 0x29
    8016:	54c2      	strb	r2, [r0, r3]
	appMsg.caption.size         = APP_CAPTION_SIZE;
    8018:	3a0a      	subs	r2, #10
    801a:	3301      	adds	r3, #1
    801c:	54c2      	strb	r2, [r0, r3]
	memcpy(appMsg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    801e:	302b      	adds	r0, #43	; 0x2b
    8020:	495d      	ldr	r1, [pc, #372]	; (8198 <wsndemo_task+0x218>)
    8022:	4b5e      	ldr	r3, [pc, #376]	; (819c <wsndemo_task+0x21c>)
    8024:	4798      	blx	r3
	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    8026:	4b5e      	ldr	r3, [pc, #376]	; (81a0 <wsndemo_task+0x220>)
    8028:	4a5e      	ldr	r2, [pc, #376]	; (81a4 <wsndemo_task+0x224>)
    802a:	609a      	str	r2, [r3, #8]
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    802c:	731d      	strb	r5, [r3, #12]
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    802e:	4a5e      	ldr	r2, [pc, #376]	; (81a8 <wsndemo_task+0x228>)
    8030:	611a      	str	r2, [r3, #16]
		port_base->OUTCLR.reg = pin_mask;
    8032:	2280      	movs	r2, #128	; 0x80
    8034:	0312      	lsls	r2, r2, #12
    8036:	4b56      	ldr	r3, [pc, #344]	; (8190 <wsndemo_task+0x210>)
    8038:	615a      	str	r2, [r3, #20]
	APP_CommandsInit();
    803a:	4b5c      	ldr	r3, [pc, #368]	; (81ac <wsndemo_task+0x22c>)
    803c:	4798      	blx	r3
	MiApp_SubscribeDataIndicationCallback(appDataInd);
    803e:	485c      	ldr	r0, [pc, #368]	; (81b0 <wsndemo_task+0x230>)
    8040:	4b5c      	ldr	r3, [pc, #368]	; (81b4 <wsndemo_task+0x234>)
    8042:	4798      	blx	r3
    appState = APP_STATE_START_NETWORK;
    8044:	4b4f      	ldr	r3, [pc, #316]	; (8184 <wsndemo_task+0x204>)
    8046:	701c      	strb	r4, [r3, #0]
    8048:	e7a9      	b.n	7f9e <wsndemo_task+0x1e>
		MiApp_StartConnection(START_CONN_DIRECT, APP_SCAN_DURATION, CHANNEL_MAP, Connection_Confirm);
    804a:	4b5b      	ldr	r3, [pc, #364]	; (81b8 <wsndemo_task+0x238>)
    804c:	2280      	movs	r2, #128	; 0x80
    804e:	0492      	lsls	r2, r2, #18
    8050:	210a      	movs	r1, #10
    8052:	2000      	movs	r0, #0
    8054:	4c59      	ldr	r4, [pc, #356]	; (81bc <wsndemo_task+0x23c>)
    8056:	47a0      	blx	r4
		appState = APP_STATE_SEND;
    8058:	2205      	movs	r2, #5
    805a:	4b4a      	ldr	r3, [pc, #296]	; (8184 <wsndemo_task+0x204>)
    805c:	701a      	strb	r2, [r3, #0]
    805e:	e79e      	b.n	7f9e <wsndemo_task+0x1e>
    uint16_t shortAddressLocal = 0xFFFF;
    8060:	ad05      	add	r5, sp, #20
    8062:	2301      	movs	r3, #1
    8064:	425b      	negs	r3, r3
    8066:	802b      	strh	r3, [r5, #0]
    uint16_t shortAddressPanId = 0xFFFF;
    8068:	2616      	movs	r6, #22
    806a:	446e      	add	r6, sp
    806c:	8033      	strh	r3, [r6, #0]
	appMsg.sensors.battery     = rand() & 0xffff;
    806e:	4f54      	ldr	r7, [pc, #336]	; (81c0 <wsndemo_task+0x240>)
    8070:	47b8      	blx	r7
    8072:	4c48      	ldr	r4, [pc, #288]	; (8194 <wsndemo_task+0x214>)
    8074:	0023      	movs	r3, r4
    8076:	7760      	strb	r0, [r4, #29]
    8078:	0a00      	lsrs	r0, r0, #8
    807a:	77a0      	strb	r0, [r4, #30]
    807c:	2200      	movs	r2, #0
    807e:	77e2      	strb	r2, [r4, #31]
    8080:	331d      	adds	r3, #29
    8082:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = rand() & 0x7f;
    8084:	47b8      	blx	r7
    8086:	237f      	movs	r3, #127	; 0x7f
    8088:	4018      	ands	r0, r3
    808a:	0023      	movs	r3, r4
    808c:	3321      	adds	r3, #33	; 0x21
    808e:	7018      	strb	r0, [r3, #0]
    8090:	2200      	movs	r2, #0
    8092:	705a      	strb	r2, [r3, #1]
    8094:	709a      	strb	r2, [r3, #2]
    8096:	0e00      	lsrs	r0, r0, #24
    8098:	70d8      	strb	r0, [r3, #3]
	appMsg.sensors.light       = rand() & 0xff;
    809a:	47b8      	blx	r7
    809c:	23ff      	movs	r3, #255	; 0xff
    809e:	4018      	ands	r0, r3
    80a0:	0023      	movs	r3, r4
    80a2:	3325      	adds	r3, #37	; 0x25
    80a4:	7018      	strb	r0, [r3, #0]
    80a6:	0a02      	lsrs	r2, r0, #8
    80a8:	705a      	strb	r2, [r3, #1]
    80aa:	0c02      	lsrs	r2, r0, #16
    80ac:	709a      	strb	r2, [r3, #2]
    80ae:	0e00      	lsrs	r0, r0, #24
    80b0:	70d8      	strb	r0, [r3, #3]
	MiApp_Get(SHORT_ADDRESS, (uint8_t *)&shortAddressLocal);
    80b2:	0029      	movs	r1, r5
    80b4:	2002      	movs	r0, #2
    80b6:	4f43      	ldr	r7, [pc, #268]	; (81c4 <wsndemo_task+0x244>)
    80b8:	47b8      	blx	r7
        appMsg.shortAddr = shortAddressLocal;
    80ba:	882b      	ldrh	r3, [r5, #0]
    80bc:	8163      	strh	r3, [r4, #10]
	appMsg.extAddr   = appMsg.shortAddr;
    80be:	8063      	strh	r3, [r4, #2]
    80c0:	0c1b      	lsrs	r3, r3, #16
    80c2:	80a3      	strh	r3, [r4, #4]
    80c4:	2300      	movs	r3, #0
    80c6:	80e3      	strh	r3, [r4, #6]
    80c8:	8123      	strh	r3, [r4, #8]
	MiApp_Get(CHANNEL, (uint8_t *)&appMsg.workingChannel);
    80ca:	0021      	movs	r1, r4
    80cc:	3116      	adds	r1, #22
    80ce:	2000      	movs	r0, #0
    80d0:	47b8      	blx	r7
	MiApp_Get(PANID, (uint8_t *)&shortAddressPanId);
    80d2:	0031      	movs	r1, r6
    80d4:	2001      	movs	r0, #1
    80d6:	47b8      	blx	r7
        appMsg.panId = shortAddressPanId;
    80d8:	8833      	ldrh	r3, [r6, #0]
    80da:	82a3      	strh	r3, [r4, #20]
	sprintf(&(appMsg.caption.text[APP_CAPTION_SIZE - SHORT_ADDRESS_CAPTION_SIZE]), "-0x%04X", shortAddressLocal);
    80dc:	882a      	ldrh	r2, [r5, #0]
    80de:	0020      	movs	r0, r4
    80e0:	303a      	adds	r0, #58	; 0x3a
    80e2:	4939      	ldr	r1, [pc, #228]	; (81c8 <wsndemo_task+0x248>)
    80e4:	4b39      	ldr	r3, [pc, #228]	; (81cc <wsndemo_task+0x24c>)
    80e6:	4798      	blx	r3
	SYS_TimerStart(&appDataSendingTimer);
    80e8:	482d      	ldr	r0, [pc, #180]	; (81a0 <wsndemo_task+0x220>)
    80ea:	4b39      	ldr	r3, [pc, #228]	; (81d0 <wsndemo_task+0x250>)
    80ec:	4798      	blx	r3
	appState = APP_STATE_WAIT_SEND_TIMER;
    80ee:	2208      	movs	r2, #8
    80f0:	4b24      	ldr	r3, [pc, #144]	; (8184 <wsndemo_task+0x204>)
    80f2:	701a      	strb	r2, [r3, #0]
    80f4:	e753      	b.n	7f9e <wsndemo_task+0x1e>
		SYS_TimerStart(&appDataSendingTimer);
    80f6:	482a      	ldr	r0, [pc, #168]	; (81a0 <wsndemo_task+0x220>)
    80f8:	4b35      	ldr	r3, [pc, #212]	; (81d0 <wsndemo_task+0x250>)
    80fa:	4798      	blx	r3
		appState = APP_STATE_WAIT_SEND_TIMER;
    80fc:	2208      	movs	r2, #8
    80fe:	4b21      	ldr	r3, [pc, #132]	; (8184 <wsndemo_task+0x204>)
    8100:	701a      	strb	r2, [r3, #0]
    8102:	e74c      	b.n	7f9e <wsndemo_task+0x1e>
		UartBytesReceived(bytes, (uint8_t *)&rx_data);
    8104:	4920      	ldr	r1, [pc, #128]	; (8188 <wsndemo_task+0x208>)
    8106:	4b33      	ldr	r3, [pc, #204]	; (81d4 <wsndemo_task+0x254>)
    8108:	4798      	blx	r3
    810a:	e750      	b.n	7fae <wsndemo_task+0x2e>
		uint16_t dstAddr = MESH_BROADCAST_TO_COORDINATORS;
    810c:	2203      	movs	r2, #3
    810e:	4252      	negs	r2, r2
    8110:	2316      	movs	r3, #22
    8112:	446b      	add	r3, sp
    8114:	801a      	strh	r2, [r3, #0]
		delay_ms(50);
    8116:	2032      	movs	r0, #50	; 0x32
    8118:	4b2f      	ldr	r3, [pc, #188]	; (81d8 <wsndemo_task+0x258>)
    811a:	4798      	blx	r3
	return (port_base->IN.reg & pin_mask);
    811c:	4b1c      	ldr	r3, [pc, #112]	; (8190 <wsndemo_task+0x210>)
    811e:	6a1b      	ldr	r3, [r3, #32]
		while(port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    8120:	00db      	lsls	r3, r3, #3
    8122:	d41c      	bmi.n	815e <wsndemo_task+0x1de>
    8124:	2400      	movs	r4, #0
			delay_ms(500);
    8126:	25fa      	movs	r5, #250	; 0xfa
    8128:	006d      	lsls	r5, r5, #1
    812a:	4f2b      	ldr	r7, [pc, #172]	; (81d8 <wsndemo_task+0x258>)
    812c:	4e18      	ldr	r6, [pc, #96]	; (8190 <wsndemo_task+0x210>)
    812e:	0028      	movs	r0, r5
    8130:	47b8      	blx	r7
			count += 1;
    8132:	3401      	adds	r4, #1
    8134:	b2e4      	uxtb	r4, r4
    8136:	6a33      	ldr	r3, [r6, #32]
		while(port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    8138:	00db      	lsls	r3, r3, #3
    813a:	d5f8      	bpl.n	812e <wsndemo_task+0x1ae>
		if (count > 5)
    813c:	2c05      	cmp	r4, #5
    813e:	d90e      	bls.n	815e <wsndemo_task+0x1de>
			commandId = APP_COMMAND_ID_TOPOLOGY_SIMULATION_RESET;
    8140:	ab05      	add	r3, sp, #20
    8142:	2220      	movs	r2, #32
    8144:	701a      	strb	r2, [r3, #0]
			MiApp_SendData(2, (uint8_t *)&dstAddr, 1, &commandId, 1, false, appBroadcastDataConf);
    8146:	4a25      	ldr	r2, [pc, #148]	; (81dc <wsndemo_task+0x25c>)
    8148:	9202      	str	r2, [sp, #8]
    814a:	2200      	movs	r2, #0
    814c:	9201      	str	r2, [sp, #4]
    814e:	3201      	adds	r2, #1
    8150:	9200      	str	r2, [sp, #0]
    8152:	2116      	movs	r1, #22
    8154:	4469      	add	r1, sp
    8156:	2002      	movs	r0, #2
    8158:	4c21      	ldr	r4, [pc, #132]	; (81e0 <wsndemo_task+0x260>)
    815a:	47a0      	blx	r4
    815c:	e72c      	b.n	7fb8 <wsndemo_task+0x38>
			commandId = APP_COMMAND_ID_SIMULATE_LINE_TOPOLOGY;
    815e:	ab05      	add	r3, sp, #20
    8160:	2221      	movs	r2, #33	; 0x21
    8162:	701a      	strb	r2, [r3, #0]
			MiApp_SendData(2, (uint8_t *)&dstAddr, 1, &commandId, 2, false, appBroadcastDataConf);
    8164:	4a1d      	ldr	r2, [pc, #116]	; (81dc <wsndemo_task+0x25c>)
    8166:	9202      	str	r2, [sp, #8]
    8168:	2200      	movs	r2, #0
    816a:	9201      	str	r2, [sp, #4]
    816c:	3202      	adds	r2, #2
    816e:	9200      	str	r2, [sp, #0]
    8170:	3a01      	subs	r2, #1
    8172:	2116      	movs	r1, #22
    8174:	4469      	add	r1, sp
    8176:	2002      	movs	r0, #2
    8178:	4c19      	ldr	r4, [pc, #100]	; (81e0 <wsndemo_task+0x260>)
    817a:	47a0      	blx	r4
}
    817c:	e71c      	b.n	7fb8 <wsndemo_task+0x38>
    817e:	46c0      	nop			; (mov r8, r8)
    8180:	00008775 	.word	0x00008775
    8184:	200009a9 	.word	0x200009a9
    8188:	200009ac 	.word	0x200009ac
    818c:	000055a9 	.word	0x000055a9
    8190:	41004400 	.word	0x41004400
    8194:	20000968 	.word	0x20000968
    8198:	0000ebc4 	.word	0x0000ebc4
    819c:	0000c79f 	.word	0x0000c79f
    81a0:	20003720 	.word	0x20003720
    81a4:	00002710 	.word	0x00002710
    81a8:	00007f15 	.word	0x00007f15
    81ac:	000077c1 	.word	0x000077c1
    81b0:	00007e91 	.word	0x00007e91
    81b4:	00009af1 	.word	0x00009af1
    81b8:	00007ef9 	.word	0x00007ef9
    81bc:	0000affd 	.word	0x0000affd
    81c0:	0000c8f1 	.word	0x0000c8f1
    81c4:	00008a1d 	.word	0x00008a1d
    81c8:	0000ebd4 	.word	0x0000ebd4
    81cc:	0000cad5 	.word	0x0000cad5
    81d0:	00006821 	.word	0x00006821
    81d4:	00007f3d 	.word	0x00007f3d
    81d8:	00000181 	.word	0x00000181
    81dc:	00007f11 	.word	0x00007f11
    81e0:	00008809 	.word	0x00008809

000081e4 <common_tc_delay>:
    81e4:	b510      	push	{r4, lr}
    81e6:	1c04      	adds	r4, r0, #0
    81e8:	4b13      	ldr	r3, [pc, #76]	; (8238 <common_tc_delay+0x54>)
    81ea:	4798      	blx	r3
    81ec:	4b13      	ldr	r3, [pc, #76]	; (823c <common_tc_delay+0x58>)
    81ee:	781a      	ldrb	r2, [r3, #0]
    81f0:	4362      	muls	r2, r4
    81f2:	1881      	adds	r1, r0, r2
    81f4:	4b12      	ldr	r3, [pc, #72]	; (8240 <common_tc_delay+0x5c>)
    81f6:	6059      	str	r1, [r3, #4]
    81f8:	6859      	ldr	r1, [r3, #4]
    81fa:	0c09      	lsrs	r1, r1, #16
    81fc:	6059      	str	r1, [r3, #4]
    81fe:	685b      	ldr	r3, [r3, #4]
    8200:	2b00      	cmp	r3, #0
    8202:	d007      	beq.n	8214 <common_tc_delay+0x30>
    8204:	4b0e      	ldr	r3, [pc, #56]	; (8240 <common_tc_delay+0x5c>)
    8206:	6859      	ldr	r1, [r3, #4]
    8208:	3201      	adds	r2, #1
    820a:	1880      	adds	r0, r0, r2
    820c:	8118      	strh	r0, [r3, #8]
    820e:	4b0d      	ldr	r3, [pc, #52]	; (8244 <common_tc_delay+0x60>)
    8210:	4798      	blx	r3
    8212:	e004      	b.n	821e <common_tc_delay+0x3a>
    8214:	1882      	adds	r2, r0, r2
    8216:	4b0a      	ldr	r3, [pc, #40]	; (8240 <common_tc_delay+0x5c>)
    8218:	811a      	strh	r2, [r3, #8]
    821a:	4b0b      	ldr	r3, [pc, #44]	; (8248 <common_tc_delay+0x64>)
    821c:	4798      	blx	r3
    821e:	4b08      	ldr	r3, [pc, #32]	; (8240 <common_tc_delay+0x5c>)
    8220:	891b      	ldrh	r3, [r3, #8]
    8222:	2b63      	cmp	r3, #99	; 0x63
    8224:	d802      	bhi.n	822c <common_tc_delay+0x48>
    8226:	3364      	adds	r3, #100	; 0x64
    8228:	4a05      	ldr	r2, [pc, #20]	; (8240 <common_tc_delay+0x5c>)
    822a:	8113      	strh	r3, [r2, #8]
    822c:	4b04      	ldr	r3, [pc, #16]	; (8240 <common_tc_delay+0x5c>)
    822e:	8918      	ldrh	r0, [r3, #8]
    8230:	4b06      	ldr	r3, [pc, #24]	; (824c <common_tc_delay+0x68>)
    8232:	4798      	blx	r3
    8234:	bd10      	pop	{r4, pc}
    8236:	46c0      	nop			; (mov r8, r8)
    8238:	000068e5 	.word	0x000068e5
    823c:	20003734 	.word	0x20003734
    8240:	200009c0 	.word	0x200009c0
    8244:	000068f9 	.word	0x000068f9
    8248:	0000690d 	.word	0x0000690d
    824c:	00006949 	.word	0x00006949

00008250 <common_tc_init>:
    8250:	b508      	push	{r3, lr}
    8252:	2200      	movs	r2, #0
    8254:	4b03      	ldr	r3, [pc, #12]	; (8264 <common_tc_init+0x14>)
    8256:	701a      	strb	r2, [r3, #0]
    8258:	4b03      	ldr	r3, [pc, #12]	; (8268 <common_tc_init+0x18>)
    825a:	4798      	blx	r3
    825c:	4b03      	ldr	r3, [pc, #12]	; (826c <common_tc_init+0x1c>)
    825e:	7018      	strb	r0, [r3, #0]
    8260:	bd08      	pop	{r3, pc}
    8262:	46c0      	nop			; (mov r8, r8)
    8264:	200009c0 	.word	0x200009c0
    8268:	00006961 	.word	0x00006961
    826c:	20003734 	.word	0x20003734

00008270 <tmr_ovf_callback>:
    8270:	b508      	push	{r3, lr}
    8272:	4b0e      	ldr	r3, [pc, #56]	; (82ac <tmr_ovf_callback+0x3c>)
    8274:	685b      	ldr	r3, [r3, #4]
    8276:	2b00      	cmp	r3, #0
    8278:	d007      	beq.n	828a <tmr_ovf_callback+0x1a>
    827a:	4a0c      	ldr	r2, [pc, #48]	; (82ac <tmr_ovf_callback+0x3c>)
    827c:	6853      	ldr	r3, [r2, #4]
    827e:	3b01      	subs	r3, #1
    8280:	6053      	str	r3, [r2, #4]
    8282:	2b00      	cmp	r3, #0
    8284:	d101      	bne.n	828a <tmr_ovf_callback+0x1a>
    8286:	4b0a      	ldr	r3, [pc, #40]	; (82b0 <tmr_ovf_callback+0x40>)
    8288:	4798      	blx	r3
    828a:	4a08      	ldr	r2, [pc, #32]	; (82ac <tmr_ovf_callback+0x3c>)
    828c:	7813      	ldrb	r3, [r2, #0]
    828e:	3301      	adds	r3, #1
    8290:	b2db      	uxtb	r3, r3
    8292:	7013      	strb	r3, [r2, #0]
    8294:	4a07      	ldr	r2, [pc, #28]	; (82b4 <tmr_ovf_callback+0x44>)
    8296:	7812      	ldrb	r2, [r2, #0]
    8298:	429a      	cmp	r2, r3
    829a:	d806      	bhi.n	82aa <tmr_ovf_callback+0x3a>
    829c:	4b03      	ldr	r3, [pc, #12]	; (82ac <tmr_ovf_callback+0x3c>)
    829e:	2200      	movs	r2, #0
    82a0:	701a      	strb	r2, [r3, #0]
    82a2:	68db      	ldr	r3, [r3, #12]
    82a4:	2b00      	cmp	r3, #0
    82a6:	d000      	beq.n	82aa <tmr_ovf_callback+0x3a>
    82a8:	4798      	blx	r3
    82aa:	bd08      	pop	{r3, pc}
    82ac:	200009c0 	.word	0x200009c0
    82b0:	0000690d 	.word	0x0000690d
    82b4:	20003734 	.word	0x20003734

000082b8 <tmr_cca_callback>:
    82b8:	b508      	push	{r3, lr}
    82ba:	4b04      	ldr	r3, [pc, #16]	; (82cc <tmr_cca_callback+0x14>)
    82bc:	4798      	blx	r3
    82be:	4b04      	ldr	r3, [pc, #16]	; (82d0 <tmr_cca_callback+0x18>)
    82c0:	691b      	ldr	r3, [r3, #16]
    82c2:	2b00      	cmp	r3, #0
    82c4:	d000      	beq.n	82c8 <tmr_cca_callback+0x10>
    82c6:	4798      	blx	r3
    82c8:	bd08      	pop	{r3, pc}
    82ca:	46c0      	nop			; (mov r8, r8)
    82cc:	000068f9 	.word	0x000068f9
    82d0:	200009c0 	.word	0x200009c0

000082d4 <set_common_tc_expiry_callback>:
    82d4:	4b01      	ldr	r3, [pc, #4]	; (82dc <set_common_tc_expiry_callback+0x8>)
    82d6:	6118      	str	r0, [r3, #16]
    82d8:	4770      	bx	lr
    82da:	46c0      	nop			; (mov r8, r8)
    82dc:	200009c0 	.word	0x200009c0

000082e0 <frameTxCallback>:
    82e0:	b570      	push	{r4, r5, r6, lr}
    82e2:	2401      	movs	r4, #1
    82e4:	4b07      	ldr	r3, [pc, #28]	; (8304 <frameTxCallback+0x24>)
    82e6:	701c      	strb	r4, [r3, #0]
    82e8:	4c07      	ldr	r4, [pc, #28]	; (8308 <frameTxCallback+0x28>)
    82ea:	6823      	ldr	r3, [r4, #0]
    82ec:	691b      	ldr	r3, [r3, #16]
    82ee:	2b00      	cmp	r3, #0
    82f0:	d004      	beq.n	82fc <frameTxCallback+0x1c>
    82f2:	4798      	blx	r3
    82f4:	4d05      	ldr	r5, [pc, #20]	; (830c <frameTxCallback+0x2c>)
    82f6:	6820      	ldr	r0, [r4, #0]
    82f8:	47a8      	blx	r5
    82fa:	bd70      	pop	{r4, r5, r6, pc}
    82fc:	0010      	movs	r0, r2
    82fe:	4d03      	ldr	r5, [pc, #12]	; (830c <frameTxCallback+0x2c>)
    8300:	47a8      	blx	r5
    8302:	e7f8      	b.n	82f6 <frameTxCallback+0x16>
    8304:	200000cc 	.word	0x200000cc
    8308:	20003768 	.word	0x20003768
    830c:	0000659d 	.word	0x0000659d

00008310 <nonAckDataCallback>:
    8310:	b5f0      	push	{r4, r5, r6, r7, lr}
    8312:	46c6      	mov	lr, r8
    8314:	0007      	movs	r7, r0
    8316:	b500      	push	{lr}
    8318:	0010      	movs	r0, r2
    831a:	4e0f      	ldr	r6, [pc, #60]	; (8358 <nonAckDataCallback+0x48>)
    831c:	4688      	mov	r8, r1
    831e:	0015      	movs	r5, r2
    8320:	47b0      	blx	r6
    8322:	2100      	movs	r1, #0
    8324:	480d      	ldr	r0, [pc, #52]	; (835c <nonAckDataCallback+0x4c>)
    8326:	4b0e      	ldr	r3, [pc, #56]	; (8360 <nonAckDataCallback+0x50>)
    8328:	4798      	blx	r3
    832a:	1e04      	subs	r4, r0, #0
    832c:	d00e      	beq.n	834c <nonAckDataCallback+0x3c>
    832e:	68a3      	ldr	r3, [r4, #8]
    8330:	2b00      	cmp	r3, #0
    8332:	d003      	beq.n	833c <nonAckDataCallback+0x2c>
    8334:	002a      	movs	r2, r5
    8336:	4641      	mov	r1, r8
    8338:	0038      	movs	r0, r7
    833a:	4798      	blx	r3
    833c:	7d23      	ldrb	r3, [r4, #20]
    833e:	2b00      	cmp	r3, #0
    8340:	d101      	bne.n	8346 <nonAckDataCallback+0x36>
    8342:	0020      	movs	r0, r4
    8344:	47b0      	blx	r6
    8346:	bc04      	pop	{r2}
    8348:	4690      	mov	r8, r2
    834a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    834c:	4b05      	ldr	r3, [pc, #20]	; (8364 <nonAckDataCallback+0x54>)
    834e:	781b      	ldrb	r3, [r3, #0]
    8350:	2b08      	cmp	r3, #8
    8352:	d1f8      	bne.n	8346 <nonAckDataCallback+0x36>
    8354:	e7eb      	b.n	832e <nonAckDataCallback+0x1e>
    8356:	46c0      	nop			; (mov r8, r8)
    8358:	0000659d 	.word	0x0000659d
    835c:	20003738 	.word	0x20003738
    8360:	000066f1 	.word	0x000066f1
    8364:	200009d4 	.word	0x200009d4

00008368 <dataTimerHandler>:
    8368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    836a:	464e      	mov	r6, r9
    836c:	46de      	mov	lr, fp
    836e:	4657      	mov	r7, sl
    8370:	4645      	mov	r5, r8
    8372:	b5e0      	push	{r5, r6, r7, lr}
    8374:	4e40      	ldr	r6, [pc, #256]	; (8478 <dataTimerHandler+0x110>)
    8376:	7a33      	ldrb	r3, [r6, #8]
    8378:	2b00      	cmp	r3, #0
    837a:	d049      	beq.n	8410 <dataTimerHandler+0xa8>
    837c:	4b3f      	ldr	r3, [pc, #252]	; (847c <dataTimerHandler+0x114>)
    837e:	2500      	movs	r5, #0
    8380:	4698      	mov	r8, r3
    8382:	4b3f      	ldr	r3, [pc, #252]	; (8480 <dataTimerHandler+0x118>)
    8384:	46c1      	mov	r9, r8
    8386:	469a      	mov	sl, r3
    8388:	4f3e      	ldr	r7, [pc, #248]	; (8484 <dataTimerHandler+0x11c>)
    838a:	2100      	movs	r1, #0
    838c:	0030      	movs	r0, r6
    838e:	47b8      	blx	r7
    8390:	1e04      	subs	r4, r0, #0
    8392:	d03d      	beq.n	8410 <dataTimerHandler+0xa8>
    8394:	7c03      	ldrb	r3, [r0, #16]
    8396:	2b00      	cmp	r3, #0
    8398:	d046      	beq.n	8428 <dataTimerHandler+0xc0>
    839a:	3b01      	subs	r3, #1
    839c:	b2db      	uxtb	r3, r3
    839e:	7403      	strb	r3, [r0, #16]
    83a0:	2b00      	cmp	r3, #0
    83a2:	d141      	bne.n	8428 <dataTimerHandler+0xc0>
    83a4:	7c43      	ldrb	r3, [r0, #17]
    83a6:	2b00      	cmp	r3, #0
    83a8:	d047      	beq.n	843a <dataTimerHandler+0xd2>
    83aa:	3b01      	subs	r3, #1
    83ac:	b2db      	uxtb	r3, r3
    83ae:	7443      	strb	r3, [r0, #17]
    83b0:	2b00      	cmp	r3, #0
    83b2:	d142      	bne.n	843a <dataTimerHandler+0xd2>
    83b4:	6883      	ldr	r3, [r0, #8]
    83b6:	2b00      	cmp	r3, #0
    83b8:	d003      	beq.n	83c2 <dataTimerHandler+0x5a>
    83ba:	7c80      	ldrb	r0, [r0, #18]
    83bc:	0022      	movs	r2, r4
    83be:	2103      	movs	r1, #3
    83c0:	4798      	blx	r3
    83c2:	4b31      	ldr	r3, [pc, #196]	; (8488 <dataTimerHandler+0x120>)
    83c4:	0020      	movs	r0, r4
    83c6:	4798      	blx	r3
    83c8:	23ff      	movs	r3, #255	; 0xff
    83ca:	8ba0      	ldrh	r0, [r4, #28]
    83cc:	4398      	bics	r0, r3
    83ce:	4b2f      	ldr	r3, [pc, #188]	; (848c <dataTimerHandler+0x124>)
    83d0:	881b      	ldrh	r3, [r3, #0]
    83d2:	4298      	cmp	r0, r3
    83d4:	d017      	beq.n	8406 <dataTimerHandler+0x9e>
    83d6:	4b2a      	ldr	r3, [pc, #168]	; (8480 <dataTimerHandler+0x118>)
    83d8:	0a02      	lsrs	r2, r0, #8
    83da:	681b      	ldr	r3, [r3, #0]
    83dc:	0052      	lsls	r2, r2, #1
    83de:	691b      	ldr	r3, [r3, #16]
    83e0:	189a      	adds	r2, r3, r2
    83e2:	7854      	ldrb	r4, [r2, #1]
    83e4:	230f      	movs	r3, #15
    83e6:	0021      	movs	r1, r4
    83e8:	469b      	mov	fp, r3
    83ea:	4399      	bics	r1, r3
    83ec:	d00b      	beq.n	8406 <dataTimerHandler+0x9e>
    83ee:	0921      	lsrs	r1, r4, #4
    83f0:	310f      	adds	r1, #15
    83f2:	4019      	ands	r1, r3
    83f4:	010b      	lsls	r3, r1, #4
    83f6:	469c      	mov	ip, r3
    83f8:	465b      	mov	r3, fp
    83fa:	4023      	ands	r3, r4
    83fc:	4664      	mov	r4, ip
    83fe:	4323      	orrs	r3, r4
    8400:	7053      	strb	r3, [r2, #1]
    8402:	2900      	cmp	r1, #0
    8404:	d028      	beq.n	8458 <dataTimerHandler+0xf0>
    8406:	3501      	adds	r5, #1
    8408:	7a33      	ldrb	r3, [r6, #8]
    840a:	b2ed      	uxtb	r5, r5
    840c:	42ab      	cmp	r3, r5
    840e:	d8bc      	bhi.n	838a <dataTimerHandler+0x22>
    8410:	4b1f      	ldr	r3, [pc, #124]	; (8490 <dataTimerHandler+0x128>)
    8412:	781b      	ldrb	r3, [r3, #0]
    8414:	2b06      	cmp	r3, #6
    8416:	d028      	beq.n	846a <dataTimerHandler+0x102>
    8418:	4b1e      	ldr	r3, [pc, #120]	; (8494 <dataTimerHandler+0x12c>)
    841a:	4798      	blx	r3
    841c:	bc3c      	pop	{r2, r3, r4, r5}
    841e:	4690      	mov	r8, r2
    8420:	4699      	mov	r9, r3
    8422:	46a2      	mov	sl, r4
    8424:	46ab      	mov	fp, r5
    8426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8428:	0021      	movs	r1, r4
    842a:	0030      	movs	r0, r6
    842c:	47c0      	blx	r8
    842e:	3501      	adds	r5, #1
    8430:	7a33      	ldrb	r3, [r6, #8]
    8432:	b2ed      	uxtb	r5, r5
    8434:	42ab      	cmp	r3, r5
    8436:	d8a8      	bhi.n	838a <dataTimerHandler+0x22>
    8438:	e7ea      	b.n	8410 <dataTimerHandler+0xa8>
    843a:	4652      	mov	r2, sl
    843c:	2337      	movs	r3, #55	; 0x37
    843e:	6812      	ldr	r2, [r2, #0]
    8440:	0021      	movs	r1, r4
    8442:	5cd3      	ldrb	r3, [r2, r3]
    8444:	0030      	movs	r0, r6
    8446:	3301      	adds	r3, #1
    8448:	7423      	strb	r3, [r4, #16]
    844a:	47c8      	blx	r9
    844c:	3501      	adds	r5, #1
    844e:	7a33      	ldrb	r3, [r6, #8]
    8450:	b2ed      	uxtb	r5, r5
    8452:	42ab      	cmp	r3, r5
    8454:	d899      	bhi.n	838a <dataTimerHandler+0x22>
    8456:	e7db      	b.n	8410 <dataTimerHandler+0xa8>
    8458:	4b0f      	ldr	r3, [pc, #60]	; (8498 <dataTimerHandler+0x130>)
    845a:	4798      	blx	r3
    845c:	3501      	adds	r5, #1
    845e:	7a33      	ldrb	r3, [r6, #8]
    8460:	b2ed      	uxtb	r5, r5
    8462:	42ab      	cmp	r3, r5
    8464:	d900      	bls.n	8468 <dataTimerHandler+0x100>
    8466:	e790      	b.n	838a <dataTimerHandler+0x22>
    8468:	e7d2      	b.n	8410 <dataTimerHandler+0xa8>
    846a:	4b0c      	ldr	r3, [pc, #48]	; (849c <dataTimerHandler+0x134>)
    846c:	4798      	blx	r3
    846e:	4b0c      	ldr	r3, [pc, #48]	; (84a0 <dataTimerHandler+0x138>)
    8470:	4798      	blx	r3
    8472:	4b0c      	ldr	r3, [pc, #48]	; (84a4 <dataTimerHandler+0x13c>)
    8474:	4798      	blx	r3
    8476:	e7cf      	b.n	8418 <dataTimerHandler+0xb0>
    8478:	20003758 	.word	0x20003758
    847c:	000066b9 	.word	0x000066b9
    8480:	20003750 	.word	0x20003750
    8484:	000066f1 	.word	0x000066f1
    8488:	0000659d 	.word	0x0000659d
    848c:	20003798 	.word	0x20003798
    8490:	200009d4 	.word	0x200009d4
    8494:	0000b865 	.word	0x0000b865
    8498:	0000bf05 	.word	0x0000bf05
    849c:	0000bf89 	.word	0x0000bf89
    84a0:	0000a121 	.word	0x0000a121
    84a4:	0000abcd 	.word	0x0000abcd

000084a8 <ackReqDataConfcb>:
    84a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    84aa:	46de      	mov	lr, fp
    84ac:	464e      	mov	r6, r9
    84ae:	4645      	mov	r5, r8
    84b0:	4657      	mov	r7, sl
    84b2:	0013      	movs	r3, r2
    84b4:	b5e0      	push	{r5, r6, r7, lr}
    84b6:	b085      	sub	sp, #20
    84b8:	9202      	str	r2, [sp, #8]
    84ba:	7892      	ldrb	r2, [r2, #2]
    84bc:	4683      	mov	fp, r0
    84be:	0018      	movs	r0, r3
    84c0:	4b41      	ldr	r3, [pc, #260]	; (85c8 <ackReqDataConfcb+0x120>)
    84c2:	9101      	str	r1, [sp, #4]
    84c4:	4690      	mov	r8, r2
    84c6:	4798      	blx	r3
    84c8:	4e40      	ldr	r6, [pc, #256]	; (85cc <ackReqDataConfcb+0x124>)
    84ca:	7a33      	ldrb	r3, [r6, #8]
    84cc:	2b00      	cmp	r3, #0
    84ce:	d035      	beq.n	853c <ackReqDataConfcb+0x94>
    84d0:	4b3f      	ldr	r3, [pc, #252]	; (85d0 <ackReqDataConfcb+0x128>)
    84d2:	2400      	movs	r4, #0
    84d4:	4f3f      	ldr	r7, [pc, #252]	; (85d4 <ackReqDataConfcb+0x12c>)
    84d6:	4699      	mov	r9, r3
    84d8:	e007      	b.n	84ea <ackReqDataConfcb+0x42>
    84da:	0029      	movs	r1, r5
    84dc:	0030      	movs	r0, r6
    84de:	47c8      	blx	r9
    84e0:	3401      	adds	r4, #1
    84e2:	7a33      	ldrb	r3, [r6, #8]
    84e4:	b2e4      	uxtb	r4, r4
    84e6:	42a3      	cmp	r3, r4
    84e8:	d928      	bls.n	853c <ackReqDataConfcb+0x94>
    84ea:	2100      	movs	r1, #0
    84ec:	0030      	movs	r0, r6
    84ee:	47b8      	blx	r7
    84f0:	1e05      	subs	r5, r0, #0
    84f2:	d023      	beq.n	853c <ackReqDataConfcb+0x94>
    84f4:	2320      	movs	r3, #32
    84f6:	5cc3      	ldrb	r3, [r0, r3]
    84f8:	4543      	cmp	r3, r8
    84fa:	d1ee      	bne.n	84da <ackReqDataConfcb+0x32>
    84fc:	7c83      	ldrb	r3, [r0, #18]
    84fe:	469a      	mov	sl, r3
    8500:	455b      	cmp	r3, fp
    8502:	d1ea      	bne.n	84da <ackReqDataConfcb+0x32>
    8504:	9b01      	ldr	r3, [sp, #4]
    8506:	2b00      	cmp	r3, #0
    8508:	d02d      	beq.n	8566 <ackReqDataConfcb+0xbe>
    850a:	2b03      	cmp	r3, #3
    850c:	d039      	beq.n	8582 <ackReqDataConfcb+0xda>
    850e:	7c6b      	ldrb	r3, [r5, #17]
    8510:	2b00      	cmp	r3, #0
    8512:	d01a      	beq.n	854a <ackReqDataConfcb+0xa2>
    8514:	3b01      	subs	r3, #1
    8516:	b2db      	uxtb	r3, r3
    8518:	746b      	strb	r3, [r5, #17]
    851a:	2b00      	cmp	r3, #0
    851c:	d115      	bne.n	854a <ackReqDataConfcb+0xa2>
    851e:	68ab      	ldr	r3, [r5, #8]
    8520:	2b00      	cmp	r3, #0
    8522:	d003      	beq.n	852c <ackReqDataConfcb+0x84>
    8524:	9a02      	ldr	r2, [sp, #8]
    8526:	9901      	ldr	r1, [sp, #4]
    8528:	4650      	mov	r0, sl
    852a:	4798      	blx	r3
    852c:	4b26      	ldr	r3, [pc, #152]	; (85c8 <ackReqDataConfcb+0x120>)
    852e:	0028      	movs	r0, r5
    8530:	4798      	blx	r3
    8532:	3401      	adds	r4, #1
    8534:	7a33      	ldrb	r3, [r6, #8]
    8536:	b2e4      	uxtb	r4, r4
    8538:	42a3      	cmp	r3, r4
    853a:	d8d6      	bhi.n	84ea <ackReqDataConfcb+0x42>
    853c:	b005      	add	sp, #20
    853e:	bc3c      	pop	{r2, r3, r4, r5}
    8540:	4690      	mov	r8, r2
    8542:	4699      	mov	r9, r3
    8544:	46a2      	mov	sl, r4
    8546:	46ab      	mov	fp, r5
    8548:	bdf0      	pop	{r4, r5, r6, r7, pc}
    854a:	4b23      	ldr	r3, [pc, #140]	; (85d8 <ackReqDataConfcb+0x130>)
    854c:	781b      	ldrb	r3, [r3, #0]
    854e:	2b08      	cmp	r3, #8
    8550:	d0e5      	beq.n	851e <ackReqDataConfcb+0x76>
    8552:	0029      	movs	r1, r5
    8554:	0030      	movs	r0, r6
    8556:	4b1e      	ldr	r3, [pc, #120]	; (85d0 <ackReqDataConfcb+0x128>)
    8558:	4798      	blx	r3
    855a:	89a9      	ldrh	r1, [r5, #12]
    855c:	4a1f      	ldr	r2, [pc, #124]	; (85dc <ackReqDataConfcb+0x134>)
    855e:	0028      	movs	r0, r5
    8560:	4b1f      	ldr	r3, [pc, #124]	; (85e0 <ackReqDataConfcb+0x138>)
    8562:	4798      	blx	r3
    8564:	e7bc      	b.n	84e0 <ackReqDataConfcb+0x38>
    8566:	4b1f      	ldr	r3, [pc, #124]	; (85e4 <ackReqDataConfcb+0x13c>)
    8568:	0001      	movs	r1, r0
    856a:	681a      	ldr	r2, [r3, #0]
    856c:	2337      	movs	r3, #55	; 0x37
    856e:	5cd3      	ldrb	r3, [r2, r3]
    8570:	3301      	adds	r3, #1
    8572:	7403      	strb	r3, [r0, #16]
    8574:	2338      	movs	r3, #56	; 0x38
    8576:	5cd3      	ldrb	r3, [r2, r3]
    8578:	7443      	strb	r3, [r0, #17]
    857a:	0030      	movs	r0, r6
    857c:	4b14      	ldr	r3, [pc, #80]	; (85d0 <ackReqDataConfcb+0x128>)
    857e:	4798      	blx	r3
    8580:	e7ae      	b.n	84e0 <ackReqDataConfcb+0x38>
    8582:	8b80      	ldrh	r0, [r0, #28]
    8584:	33fc      	adds	r3, #252	; 0xfc
    8586:	4398      	bics	r0, r3
    8588:	4b17      	ldr	r3, [pc, #92]	; (85e8 <ackReqDataConfcb+0x140>)
    858a:	4684      	mov	ip, r0
    858c:	881b      	ldrh	r3, [r3, #0]
    858e:	4298      	cmp	r0, r3
    8590:	d0bd      	beq.n	850e <ackReqDataConfcb+0x66>
    8592:	4b14      	ldr	r3, [pc, #80]	; (85e4 <ackReqDataConfcb+0x13c>)
    8594:	0a02      	lsrs	r2, r0, #8
    8596:	681b      	ldr	r3, [r3, #0]
    8598:	0052      	lsls	r2, r2, #1
    859a:	691b      	ldr	r3, [r3, #16]
    859c:	189a      	adds	r2, r3, r2
    859e:	7850      	ldrb	r0, [r2, #1]
    85a0:	230f      	movs	r3, #15
    85a2:	0001      	movs	r1, r0
    85a4:	9203      	str	r2, [sp, #12]
    85a6:	4399      	bics	r1, r3
    85a8:	d0b1      	beq.n	850e <ackReqDataConfcb+0x66>
    85aa:	0901      	lsrs	r1, r0, #4
    85ac:	310f      	adds	r1, #15
    85ae:	4019      	ands	r1, r3
    85b0:	010a      	lsls	r2, r1, #4
    85b2:	4003      	ands	r3, r0
    85b4:	4313      	orrs	r3, r2
    85b6:	9a03      	ldr	r2, [sp, #12]
    85b8:	7053      	strb	r3, [r2, #1]
    85ba:	2900      	cmp	r1, #0
    85bc:	d1a7      	bne.n	850e <ackReqDataConfcb+0x66>
    85be:	4660      	mov	r0, ip
    85c0:	4b0a      	ldr	r3, [pc, #40]	; (85ec <ackReqDataConfcb+0x144>)
    85c2:	4798      	blx	r3
    85c4:	e7a3      	b.n	850e <ackReqDataConfcb+0x66>
    85c6:	46c0      	nop			; (mov r8, r8)
    85c8:	0000659d 	.word	0x0000659d
    85cc:	20003758 	.word	0x20003758
    85d0:	000066b9 	.word	0x000066b9
    85d4:	000066f1 	.word	0x000066f1
    85d8:	200009d4 	.word	0x200009d4
    85dc:	000084a9 	.word	0x000084a9
    85e0:	00009d21 	.word	0x00009d21
    85e4:	20003750 	.word	0x20003750
    85e8:	20003798 	.word	0x20003798
    85ec:	0000bf05 	.word	0x0000bf05

000085f0 <MiApp_ProtocolInit>:
    85f0:	b570      	push	{r4, r5, r6, lr}
    85f2:	4b25      	ldr	r3, [pc, #148]	; (8688 <MiApp_ProtocolInit+0x98>)
    85f4:	b084      	sub	sp, #16
    85f6:	6018      	str	r0, [r3, #0]
    85f8:	4b24      	ldr	r3, [pc, #144]	; (868c <MiApp_ProtocolInit+0x9c>)
    85fa:	2501      	movs	r5, #1
    85fc:	6019      	str	r1, [r3, #0]
    85fe:	4b24      	ldr	r3, [pc, #144]	; (8690 <MiApp_ProtocolInit+0xa0>)
    8600:	4798      	blx	r3
    8602:	2102      	movs	r1, #2
    8604:	4c23      	ldr	r4, [pc, #140]	; (8694 <MiApp_ProtocolInit+0xa4>)
    8606:	4b24      	ldr	r3, [pc, #144]	; (8698 <MiApp_ProtocolInit+0xa8>)
    8608:	aa02      	add	r2, sp, #8
    860a:	8023      	strh	r3, [r4, #0]
    860c:	7813      	ldrb	r3, [r2, #0]
    860e:	2601      	movs	r6, #1
    8610:	430b      	orrs	r3, r1
    8612:	2187      	movs	r1, #135	; 0x87
    8614:	400b      	ands	r3, r1
    8616:	2140      	movs	r1, #64	; 0x40
    8618:	430b      	orrs	r3, r1
    861a:	21c3      	movs	r1, #195	; 0xc3
    861c:	400b      	ands	r3, r1
    861e:	43ab      	bics	r3, r5
    8620:	7013      	strb	r3, [r2, #0]
    8622:	491e      	ldr	r1, [pc, #120]	; (869c <MiApp_ProtocolInit+0xac>)
    8624:	9802      	ldr	r0, [sp, #8]
    8626:	4b1e      	ldr	r3, [pc, #120]	; (86a0 <MiApp_ProtocolInit+0xb0>)
    8628:	4798      	blx	r3
    862a:	4b1e      	ldr	r3, [pc, #120]	; (86a4 <MiApp_ProtocolInit+0xb4>)
    862c:	4798      	blx	r3
    862e:	466b      	mov	r3, sp
    8630:	4276      	negs	r6, r6
    8632:	1d98      	adds	r0, r3, #6
    8634:	0021      	movs	r1, r4
    8636:	4b1c      	ldr	r3, [pc, #112]	; (86a8 <MiApp_ProtocolInit+0xb8>)
    8638:	8006      	strh	r6, [r0, #0]
    863a:	4798      	blx	r3
    863c:	491b      	ldr	r1, [pc, #108]	; (86ac <MiApp_ProtocolInit+0xbc>)
    863e:	4b1c      	ldr	r3, [pc, #112]	; (86b0 <MiApp_ProtocolInit+0xc0>)
    8640:	2000      	movs	r0, #0
    8642:	4798      	blx	r3
    8644:	4b1b      	ldr	r3, [pc, #108]	; (86b4 <MiApp_ProtocolInit+0xc4>)
    8646:	4798      	blx	r3
    8648:	4b1b      	ldr	r3, [pc, #108]	; (86b8 <MiApp_ProtocolInit+0xc8>)
    864a:	4798      	blx	r3
    864c:	4b1b      	ldr	r3, [pc, #108]	; (86bc <MiApp_ProtocolInit+0xcc>)
    864e:	4798      	blx	r3
    8650:	4b1b      	ldr	r3, [pc, #108]	; (86c0 <MiApp_ProtocolInit+0xd0>)
    8652:	4798      	blx	r3
    8654:	4b1b      	ldr	r3, [pc, #108]	; (86c4 <MiApp_ProtocolInit+0xd4>)
    8656:	4c1c      	ldr	r4, [pc, #112]	; (86c8 <MiApp_ProtocolInit+0xd8>)
    8658:	701d      	strb	r5, [r3, #0]
    865a:	4b1c      	ldr	r3, [pc, #112]	; (86cc <MiApp_ProtocolInit+0xdc>)
    865c:	481c      	ldr	r0, [pc, #112]	; (86d0 <MiApp_ProtocolInit+0xe0>)
    865e:	801e      	strh	r6, [r3, #0]
    8660:	47a0      	blx	r4
    8662:	481c      	ldr	r0, [pc, #112]	; (86d4 <MiApp_ProtocolInit+0xe4>)
    8664:	47a0      	blx	r4
    8666:	481c      	ldr	r0, [pc, #112]	; (86d8 <MiApp_ProtocolInit+0xe8>)
    8668:	47a0      	blx	r4
    866a:	481c      	ldr	r0, [pc, #112]	; (86dc <MiApp_ProtocolInit+0xec>)
    866c:	47a0      	blx	r4
    866e:	23fa      	movs	r3, #250	; 0xfa
    8670:	481b      	ldr	r0, [pc, #108]	; (86e0 <MiApp_ProtocolInit+0xf0>)
    8672:	009b      	lsls	r3, r3, #2
    8674:	6083      	str	r3, [r0, #8]
    8676:	4b1b      	ldr	r3, [pc, #108]	; (86e4 <MiApp_ProtocolInit+0xf4>)
    8678:	7305      	strb	r5, [r0, #12]
    867a:	6103      	str	r3, [r0, #16]
    867c:	4b1a      	ldr	r3, [pc, #104]	; (86e8 <MiApp_ProtocolInit+0xf8>)
    867e:	4798      	blx	r3
    8680:	2001      	movs	r0, #1
    8682:	b004      	add	sp, #16
    8684:	bd70      	pop	{r4, r5, r6, pc}
    8686:	46c0      	nop			; (mov r8, r8)
    8688:	20003750 	.word	0x20003750
    868c:	20003754 	.word	0x20003754
    8690:	00006779 	.word	0x00006779
    8694:	20003784 	.word	0x20003784
    8698:	00001234 	.word	0x00001234
    869c:	200000d0 	.word	0x200000d0
    86a0:	000056a1 	.word	0x000056a1
    86a4:	0000612d 	.word	0x0000612d
    86a8:	00005641 	.word	0x00005641
    86ac:	20003764 	.word	0x20003764
    86b0:	00005679 	.word	0x00005679
    86b4:	0000b6b1 	.word	0x0000b6b1
    86b8:	0000ba85 	.word	0x0000ba85
    86bc:	0000b711 	.word	0x0000b711
    86c0:	0000a0f1 	.word	0x0000a0f1
    86c4:	200009d4 	.word	0x200009d4
    86c8:	000066ad 	.word	0x000066ad
    86cc:	20003798 	.word	0x20003798
    86d0:	20003758 	.word	0x20003758
    86d4:	20003738 	.word	0x20003738
    86d8:	20003744 	.word	0x20003744
    86dc:	2000378c 	.word	0x2000378c
    86e0:	200009d8 	.word	0x200009d8
    86e4:	00008369 	.word	0x00008369
    86e8:	00006821 	.word	0x00006821

000086ec <MiApp_Set>:
    86ec:	b530      	push	{r4, r5, lr}
    86ee:	000c      	movs	r4, r1
    86f0:	b083      	sub	sp, #12
    86f2:	2802      	cmp	r0, #2
    86f4:	d020      	beq.n	8738 <MiApp_Set+0x4c>
    86f6:	d912      	bls.n	871e <MiApp_Set+0x32>
    86f8:	2880      	cmp	r0, #128	; 0x80
    86fa:	d009      	beq.n	8710 <MiApp_Set+0x24>
    86fc:	2881      	cmp	r0, #129	; 0x81
    86fe:	d119      	bne.n	8734 <MiApp_Set+0x48>
    8700:	780b      	ldrb	r3, [r1, #0]
    8702:	2001      	movs	r0, #1
    8704:	1e5a      	subs	r2, r3, #1
    8706:	4193      	sbcs	r3, r2
    8708:	4a13      	ldr	r2, [pc, #76]	; (8758 <MiApp_Set+0x6c>)
    870a:	7013      	strb	r3, [r2, #0]
    870c:	b003      	add	sp, #12
    870e:	bd30      	pop	{r4, r5, pc}
    8710:	780b      	ldrb	r3, [r1, #0]
    8712:	2001      	movs	r0, #1
    8714:	1e5a      	subs	r2, r3, #1
    8716:	4193      	sbcs	r3, r2
    8718:	4a10      	ldr	r2, [pc, #64]	; (875c <MiApp_Set+0x70>)
    871a:	7013      	strb	r3, [r2, #0]
    871c:	e7f6      	b.n	870c <MiApp_Set+0x20>
    871e:	2800      	cmp	r0, #0
    8720:	d108      	bne.n	8734 <MiApp_Set+0x48>
    8722:	2000      	movs	r0, #0
    8724:	4b0e      	ldr	r3, [pc, #56]	; (8760 <MiApp_Set+0x74>)
    8726:	4798      	blx	r3
    8728:	2800      	cmp	r0, #0
    872a:	d0ef      	beq.n	870c <MiApp_Set+0x20>
    872c:	7822      	ldrb	r2, [r4, #0]
    872e:	4b0d      	ldr	r3, [pc, #52]	; (8764 <MiApp_Set+0x78>)
    8730:	701a      	strb	r2, [r3, #0]
    8732:	e7eb      	b.n	870c <MiApp_Set+0x20>
    8734:	2000      	movs	r0, #0
    8736:	e7e9      	b.n	870c <MiApp_Set+0x20>
    8738:	780b      	ldrb	r3, [r1, #0]
    873a:	ad01      	add	r5, sp, #4
    873c:	702b      	strb	r3, [r5, #0]
    873e:	784b      	ldrb	r3, [r1, #1]
    8740:	0028      	movs	r0, r5
    8742:	706b      	strb	r3, [r5, #1]
    8744:	4908      	ldr	r1, [pc, #32]	; (8768 <MiApp_Set+0x7c>)
    8746:	4b09      	ldr	r3, [pc, #36]	; (876c <MiApp_Set+0x80>)
    8748:	4798      	blx	r3
    874a:	2800      	cmp	r0, #0
    874c:	d0de      	beq.n	870c <MiApp_Set+0x20>
    874e:	882a      	ldrh	r2, [r5, #0]
    8750:	4b07      	ldr	r3, [pc, #28]	; (8770 <MiApp_Set+0x84>)
    8752:	801a      	strh	r2, [r3, #0]
    8754:	e7da      	b.n	870c <MiApp_Set+0x20>
    8756:	46c0      	nop			; (mov r8, r8)
    8758:	200009f4 	.word	0x200009f4
    875c:	200000cd 	.word	0x200000cd
    8760:	00005679 	.word	0x00005679
    8764:	20003764 	.word	0x20003764
    8768:	20003784 	.word	0x20003784
    876c:	00005641 	.word	0x00005641
    8770:	20003798 	.word	0x20003798

00008774 <MeshTasks>:
    8774:	b530      	push	{r4, r5, lr}
    8776:	4b18      	ldr	r3, [pc, #96]	; (87d8 <MeshTasks+0x64>)
    8778:	b085      	sub	sp, #20
    877a:	4798      	blx	r3
    877c:	4817      	ldr	r0, [pc, #92]	; (87dc <MeshTasks+0x68>)
    877e:	7a03      	ldrb	r3, [r0, #8]
    8780:	2b00      	cmp	r3, #0
    8782:	d003      	beq.n	878c <MeshTasks+0x18>
    8784:	4c16      	ldr	r4, [pc, #88]	; (87e0 <MeshTasks+0x6c>)
    8786:	7823      	ldrb	r3, [r4, #0]
    8788:	2b00      	cmp	r3, #0
    878a:	d10c      	bne.n	87a6 <MeshTasks+0x32>
    878c:	4b15      	ldr	r3, [pc, #84]	; (87e4 <MeshTasks+0x70>)
    878e:	4798      	blx	r3
    8790:	2800      	cmp	r0, #0
    8792:	d004      	beq.n	879e <MeshTasks+0x2a>
    8794:	4b14      	ldr	r3, [pc, #80]	; (87e8 <MeshTasks+0x74>)
    8796:	4815      	ldr	r0, [pc, #84]	; (87ec <MeshTasks+0x78>)
    8798:	4798      	blx	r3
    879a:	4b15      	ldr	r3, [pc, #84]	; (87f0 <MeshTasks+0x7c>)
    879c:	4798      	blx	r3
    879e:	4b15      	ldr	r3, [pc, #84]	; (87f4 <MeshTasks+0x80>)
    87a0:	4798      	blx	r3
    87a2:	b005      	add	sp, #20
    87a4:	bd30      	pop	{r4, r5, pc}
    87a6:	2100      	movs	r1, #0
    87a8:	4b13      	ldr	r3, [pc, #76]	; (87f8 <MeshTasks+0x84>)
    87aa:	4798      	blx	r3
    87ac:	1e02      	subs	r2, r0, #0
    87ae:	d0ed      	beq.n	878c <MeshTasks+0x18>
    87b0:	4b12      	ldr	r3, [pc, #72]	; (87fc <MeshTasks+0x88>)
    87b2:	4913      	ldr	r1, [pc, #76]	; (8800 <MeshTasks+0x8c>)
    87b4:	6018      	str	r0, [r3, #0]
    87b6:	6943      	ldr	r3, [r0, #20]
    87b8:	9102      	str	r1, [sp, #8]
    87ba:	2125      	movs	r1, #37	; 0x25
    87bc:	5c41      	ldrb	r1, [r0, r1]
    87be:	4d11      	ldr	r5, [pc, #68]	; (8804 <MeshTasks+0x90>)
    87c0:	9101      	str	r1, [sp, #4]
    87c2:	2124      	movs	r1, #36	; 0x24
    87c4:	5c41      	ldrb	r1, [r0, r1]
    87c6:	9100      	str	r1, [sp, #0]
    87c8:	69d1      	ldr	r1, [r2, #28]
    87ca:	6980      	ldr	r0, [r0, #24]
    87cc:	6a12      	ldr	r2, [r2, #32]
    87ce:	47a8      	blx	r5
    87d0:	2300      	movs	r3, #0
    87d2:	7023      	strb	r3, [r4, #0]
    87d4:	e7da      	b.n	878c <MeshTasks+0x18>
    87d6:	46c0      	nop			; (mov r8, r8)
    87d8:	00005d65 	.word	0x00005d65
    87dc:	2000378c 	.word	0x2000378c
    87e0:	200000cc 	.word	0x200000cc
    87e4:	00005989 	.word	0x00005989
    87e8:	0000a359 	.word	0x0000a359
    87ec:	20003770 	.word	0x20003770
    87f0:	0000596d 	.word	0x0000596d
    87f4:	00006841 	.word	0x00006841
    87f8:	000066f1 	.word	0x000066f1
    87fc:	20003768 	.word	0x20003768
    8800:	000082e1 	.word	0x000082e1
    8804:	0000570d 	.word	0x0000570d

00008808 <MiApp_SendData>:
    8808:	b5f0      	push	{r4, r5, r6, r7, lr}
    880a:	4657      	mov	r7, sl
    880c:	464e      	mov	r6, r9
    880e:	4645      	mov	r5, r8
    8810:	46de      	mov	lr, fp
    8812:	b5e0      	push	{r5, r6, r7, lr}
    8814:	b083      	sub	sp, #12
    8816:	001e      	movs	r6, r3
    8818:	ab0c      	add	r3, sp, #48	; 0x30
    881a:	781f      	ldrb	r7, [r3, #0]
    881c:	ab0d      	add	r3, sp, #52	; 0x34
    881e:	781c      	ldrb	r4, [r3, #0]
    8820:	4b6b      	ldr	r3, [pc, #428]	; (89d0 <MiApp_SendData+0x1c8>)
    8822:	0015      	movs	r5, r2
    8824:	781b      	ldrb	r3, [r3, #0]
    8826:	3b06      	subs	r3, #6
    8828:	2b01      	cmp	r3, #1
    882a:	d907      	bls.n	883c <MiApp_SendData+0x34>
    882c:	2000      	movs	r0, #0
    882e:	b003      	add	sp, #12
    8830:	bc3c      	pop	{r2, r3, r4, r5}
    8832:	4690      	mov	r8, r2
    8834:	4699      	mov	r9, r3
    8836:	46a2      	mov	sl, r4
    8838:	46ab      	mov	fp, r5
    883a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    883c:	2802      	cmp	r0, #2
    883e:	d1f5      	bne.n	882c <MiApp_SendData+0x24>
    8840:	23ff      	movs	r3, #255	; 0xff
    8842:	469a      	mov	sl, r3
    8844:	784b      	ldrb	r3, [r1, #1]
    8846:	780a      	ldrb	r2, [r1, #0]
    8848:	021b      	lsls	r3, r3, #8
    884a:	431a      	orrs	r2, r3
    884c:	4b61      	ldr	r3, [pc, #388]	; (89d4 <MiApp_SendData+0x1cc>)
    884e:	308e      	adds	r0, #142	; 0x8e
    8850:	4691      	mov	r9, r2
    8852:	469b      	mov	fp, r3
    8854:	4798      	blx	r3
    8856:	4680      	mov	r8, r0
    8858:	2800      	cmp	r0, #0
    885a:	d0e7      	beq.n	882c <MiApp_SendData+0x24>
    885c:	2203      	movs	r2, #3
    885e:	7e43      	ldrb	r3, [r0, #25]
    8860:	2110      	movs	r1, #16
    8862:	4393      	bics	r3, r2
    8864:	7643      	strb	r3, [r0, #25]
    8866:	466a      	mov	r2, sp
    8868:	464b      	mov	r3, r9
    886a:	80d3      	strh	r3, [r2, #6]
    886c:	88d3      	ldrh	r3, [r2, #6]
    886e:	4699      	mov	r9, r3
    8870:	464a      	mov	r2, r9
    8872:	8382      	strh	r2, [r0, #28]
    8874:	2201      	movs	r2, #1
    8876:	4b58      	ldr	r3, [pc, #352]	; (89d8 <MiApp_SendData+0x1d0>)
    8878:	4022      	ands	r2, r4
    887a:	881b      	ldrh	r3, [r3, #0]
    887c:	0112      	lsls	r2, r2, #4
    887e:	83c3      	strh	r3, [r0, #30]
    8880:	7e43      	ldrb	r3, [r0, #25]
    8882:	438b      	bics	r3, r1
    8884:	4313      	orrs	r3, r2
    8886:	2238      	movs	r2, #56	; 0x38
    8888:	7643      	strb	r3, [r0, #25]
    888a:	5485      	strb	r5, [r0, r2]
    888c:	7487      	strb	r7, [r0, #18]
    888e:	2700      	movs	r7, #0
    8890:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8892:	74c7      	strb	r7, [r0, #19]
    8894:	6082      	str	r2, [r0, #8]
    8896:	7507      	strb	r7, [r0, #20]
    8898:	002a      	movs	r2, r5
    889a:	0031      	movs	r1, r6
    889c:	3039      	adds	r0, #57	; 0x39
    889e:	4d4f      	ldr	r5, [pc, #316]	; (89dc <MiApp_SendData+0x1d4>)
    88a0:	47a8      	blx	r5
    88a2:	4b4f      	ldr	r3, [pc, #316]	; (89e0 <MiApp_SendData+0x1d8>)
    88a4:	4599      	cmp	r9, r3
    88a6:	d821      	bhi.n	88ec <MiApp_SendData+0xe4>
    88a8:	4653      	mov	r3, sl
    88aa:	464a      	mov	r2, r9
    88ac:	4213      	tst	r3, r2
    88ae:	d031      	beq.n	8914 <MiApp_SendData+0x10c>
    88b0:	4648      	mov	r0, r9
    88b2:	4652      	mov	r2, sl
    88b4:	4b48      	ldr	r3, [pc, #288]	; (89d8 <MiApp_SendData+0x1d0>)
    88b6:	4390      	bics	r0, r2
    88b8:	881b      	ldrh	r3, [r3, #0]
    88ba:	4298      	cmp	r0, r3
    88bc:	d043      	beq.n	8946 <MiApp_SendData+0x13e>
    88be:	4b49      	ldr	r3, [pc, #292]	; (89e4 <MiApp_SendData+0x1dc>)
    88c0:	4798      	blx	r3
    88c2:	4643      	mov	r3, r8
    88c4:	8198      	strh	r0, [r3, #12]
    88c6:	4b48      	ldr	r3, [pc, #288]	; (89e8 <MiApp_SendData+0x1e0>)
    88c8:	4298      	cmp	r0, r3
    88ca:	d070      	beq.n	89ae <MiApp_SendData+0x1a6>
    88cc:	2c00      	cmp	r4, #0
    88ce:	d125      	bne.n	891c <MiApp_SendData+0x114>
    88d0:	4643      	mov	r3, r8
    88d2:	4641      	mov	r1, r8
    88d4:	745c      	strb	r4, [r3, #17]
    88d6:	4845      	ldr	r0, [pc, #276]	; (89ec <MiApp_SendData+0x1e4>)
    88d8:	4b45      	ldr	r3, [pc, #276]	; (89f0 <MiApp_SendData+0x1e8>)
    88da:	4798      	blx	r3
    88dc:	4643      	mov	r3, r8
    88de:	4a45      	ldr	r2, [pc, #276]	; (89f4 <MiApp_SendData+0x1ec>)
    88e0:	8999      	ldrh	r1, [r3, #12]
    88e2:	4640      	mov	r0, r8
    88e4:	4b44      	ldr	r3, [pc, #272]	; (89f8 <MiApp_SendData+0x1f0>)
    88e6:	4798      	blx	r3
    88e8:	2001      	movs	r0, #1
    88ea:	e7a0      	b.n	882e <MiApp_SendData+0x26>
    88ec:	4643      	mov	r3, r8
    88ee:	2210      	movs	r2, #16
    88f0:	7e5b      	ldrb	r3, [r3, #25]
    88f2:	4641      	mov	r1, r8
    88f4:	4393      	bics	r3, r2
    88f6:	4642      	mov	r2, r8
    88f8:	483c      	ldr	r0, [pc, #240]	; (89ec <MiApp_SendData+0x1e4>)
    88fa:	7653      	strb	r3, [r2, #25]
    88fc:	4c3c      	ldr	r4, [pc, #240]	; (89f0 <MiApp_SendData+0x1e8>)
    88fe:	47a0      	blx	r4
    8900:	4b39      	ldr	r3, [pc, #228]	; (89e8 <MiApp_SendData+0x1e0>)
    8902:	4599      	cmp	r9, r3
    8904:	d034      	beq.n	8970 <MiApp_SendData+0x168>
    8906:	4a3b      	ldr	r2, [pc, #236]	; (89f4 <MiApp_SendData+0x1ec>)
    8908:	4937      	ldr	r1, [pc, #220]	; (89e8 <MiApp_SendData+0x1e0>)
    890a:	4640      	mov	r0, r8
    890c:	4b3a      	ldr	r3, [pc, #232]	; (89f8 <MiApp_SendData+0x1f0>)
    890e:	4798      	blx	r3
    8910:	2001      	movs	r0, #1
    8912:	e78c      	b.n	882e <MiApp_SendData+0x26>
    8914:	4648      	mov	r0, r9
    8916:	4653      	mov	r3, sl
    8918:	4398      	bics	r0, r3
    891a:	e7d0      	b.n	88be <MiApp_SendData+0xb6>
    891c:	4b37      	ldr	r3, [pc, #220]	; (89fc <MiApp_SendData+0x1f4>)
    891e:	4641      	mov	r1, r8
    8920:	681a      	ldr	r2, [r3, #0]
    8922:	2337      	movs	r3, #55	; 0x37
    8924:	5cd3      	ldrb	r3, [r2, r3]
    8926:	4836      	ldr	r0, [pc, #216]	; (8a00 <MiApp_SendData+0x1f8>)
    8928:	3301      	adds	r3, #1
    892a:	740b      	strb	r3, [r1, #16]
    892c:	2338      	movs	r3, #56	; 0x38
    892e:	5cd3      	ldrb	r3, [r2, r3]
    8930:	744b      	strb	r3, [r1, #17]
    8932:	4b2f      	ldr	r3, [pc, #188]	; (89f0 <MiApp_SendData+0x1e8>)
    8934:	4798      	blx	r3
    8936:	4643      	mov	r3, r8
    8938:	4a32      	ldr	r2, [pc, #200]	; (8a04 <MiApp_SendData+0x1fc>)
    893a:	8999      	ldrh	r1, [r3, #12]
    893c:	4640      	mov	r0, r8
    893e:	4b2e      	ldr	r3, [pc, #184]	; (89f8 <MiApp_SendData+0x1f0>)
    8940:	4798      	blx	r3
    8942:	0020      	movs	r0, r4
    8944:	e773      	b.n	882e <MiApp_SendData+0x26>
    8946:	4643      	mov	r3, r8
    8948:	464a      	mov	r2, r9
    894a:	819a      	strh	r2, [r3, #12]
    894c:	464b      	mov	r3, r9
    894e:	061b      	lsls	r3, r3, #24
    8950:	d4bc      	bmi.n	88cc <MiApp_SendData+0xc4>
    8952:	4b2a      	ldr	r3, [pc, #168]	; (89fc <MiApp_SendData+0x1f4>)
    8954:	4641      	mov	r1, r8
    8956:	681a      	ldr	r2, [r3, #0]
    8958:	2327      	movs	r3, #39	; 0x27
    895a:	5cd3      	ldrb	r3, [r2, r3]
    895c:	482a      	ldr	r0, [pc, #168]	; (8a08 <MiApp_SendData+0x200>)
    895e:	3301      	adds	r3, #1
    8960:	740b      	strb	r3, [r1, #16]
    8962:	2338      	movs	r3, #56	; 0x38
    8964:	5cd3      	ldrb	r3, [r2, r3]
    8966:	744b      	strb	r3, [r1, #17]
    8968:	4b21      	ldr	r3, [pc, #132]	; (89f0 <MiApp_SendData+0x1e8>)
    896a:	4798      	blx	r3
    896c:	2001      	movs	r0, #1
    896e:	e75e      	b.n	882e <MiApp_SendData+0x26>
    8970:	4b26      	ldr	r3, [pc, #152]	; (8a0c <MiApp_SendData+0x204>)
    8972:	4798      	blx	r3
    8974:	2800      	cmp	r0, #0
    8976:	d0c6      	beq.n	8906 <MiApp_SendData+0xfe>
    8978:	4b25      	ldr	r3, [pc, #148]	; (8a10 <MiApp_SendData+0x208>)
    897a:	4798      	blx	r3
    897c:	2832      	cmp	r0, #50	; 0x32
    897e:	d9c2      	bls.n	8906 <MiApp_SendData+0xfe>
    8980:	2090      	movs	r0, #144	; 0x90
    8982:	47d8      	blx	fp
    8984:	0006      	movs	r6, r0
    8986:	42b8      	cmp	r0, r7
    8988:	d0bd      	beq.n	8906 <MiApp_SendData+0xfe>
    898a:	4641      	mov	r1, r8
    898c:	2290      	movs	r2, #144	; 0x90
    898e:	47a8      	blx	r5
    8990:	4b1a      	ldr	r3, [pc, #104]	; (89fc <MiApp_SendData+0x1f4>)
    8992:	0031      	movs	r1, r6
    8994:	681a      	ldr	r2, [r3, #0]
    8996:	2327      	movs	r3, #39	; 0x27
    8998:	5cd3      	ldrb	r3, [r2, r3]
    899a:	2201      	movs	r2, #1
    899c:	3301      	adds	r3, #1
    899e:	7433      	strb	r3, [r6, #16]
    89a0:	4643      	mov	r3, r8
    89a2:	7477      	strb	r7, [r6, #17]
    89a4:	4818      	ldr	r0, [pc, #96]	; (8a08 <MiApp_SendData+0x200>)
    89a6:	751a      	strb	r2, [r3, #20]
    89a8:	60b7      	str	r7, [r6, #8]
    89aa:	47a0      	blx	r4
    89ac:	e7ab      	b.n	8906 <MiApp_SendData+0xfe>
    89ae:	4b19      	ldr	r3, [pc, #100]	; (8a14 <MiApp_SendData+0x20c>)
    89b0:	4648      	mov	r0, r9
    89b2:	4798      	blx	r3
    89b4:	4b11      	ldr	r3, [pc, #68]	; (89fc <MiApp_SendData+0x1f4>)
    89b6:	4818      	ldr	r0, [pc, #96]	; (8a18 <MiApp_SendData+0x210>)
    89b8:	681a      	ldr	r2, [r3, #0]
    89ba:	2326      	movs	r3, #38	; 0x26
    89bc:	5cd3      	ldrb	r3, [r2, r3]
    89be:	4642      	mov	r2, r8
    89c0:	3301      	adds	r3, #1
    89c2:	7413      	strb	r3, [r2, #16]
    89c4:	4641      	mov	r1, r8
    89c6:	4b0a      	ldr	r3, [pc, #40]	; (89f0 <MiApp_SendData+0x1e8>)
    89c8:	4798      	blx	r3
    89ca:	2001      	movs	r0, #1
    89cc:	e72f      	b.n	882e <MiApp_SendData+0x26>
    89ce:	46c0      	nop			; (mov r8, r8)
    89d0:	200009d4 	.word	0x200009d4
    89d4:	0000654d 	.word	0x0000654d
    89d8:	20003798 	.word	0x20003798
    89dc:	0000c79f 	.word	0x0000c79f
    89e0:	0000fffc 	.word	0x0000fffc
    89e4:	0000bf61 	.word	0x0000bf61
    89e8:	0000ffff 	.word	0x0000ffff
    89ec:	20003738 	.word	0x20003738
    89f0:	000066b9 	.word	0x000066b9
    89f4:	00008311 	.word	0x00008311
    89f8:	00009d21 	.word	0x00009d21
    89fc:	20003750 	.word	0x20003750
    8a00:	20003758 	.word	0x20003758
    8a04:	000084a9 	.word	0x000084a9
    8a08:	20003744 	.word	0x20003744
    8a0c:	0000b9d5 	.word	0x0000b9d5
    8a10:	000065d9 	.word	0x000065d9
    8a14:	0000c169 	.word	0x0000c169
    8a18:	200037d4 	.word	0x200037d4

00008a1c <MiApp_Get>:
    8a1c:	2801      	cmp	r0, #1
    8a1e:	d012      	beq.n	8a46 <MiApp_Get+0x2a>
    8a20:	2800      	cmp	r0, #0
    8a22:	d00b      	beq.n	8a3c <MiApp_Get+0x20>
    8a24:	2802      	cmp	r0, #2
    8a26:	d107      	bne.n	8a38 <MiApp_Get+0x1c>
    8a28:	4b08      	ldr	r3, [pc, #32]	; (8a4c <MiApp_Get+0x30>)
    8a2a:	881a      	ldrh	r2, [r3, #0]
    8a2c:	2001      	movs	r0, #1
    8a2e:	700a      	strb	r2, [r1, #0]
    8a30:	881b      	ldrh	r3, [r3, #0]
    8a32:	0a1b      	lsrs	r3, r3, #8
    8a34:	704b      	strb	r3, [r1, #1]
    8a36:	e000      	b.n	8a3a <MiApp_Get+0x1e>
    8a38:	2000      	movs	r0, #0
    8a3a:	4770      	bx	lr
    8a3c:	4b04      	ldr	r3, [pc, #16]	; (8a50 <MiApp_Get+0x34>)
    8a3e:	2001      	movs	r0, #1
    8a40:	781b      	ldrb	r3, [r3, #0]
    8a42:	700b      	strb	r3, [r1, #0]
    8a44:	e7f9      	b.n	8a3a <MiApp_Get+0x1e>
    8a46:	4b03      	ldr	r3, [pc, #12]	; (8a54 <MiApp_Get+0x38>)
    8a48:	e7ef      	b.n	8a2a <MiApp_Get+0xe>
    8a4a:	46c0      	nop			; (mov r8, r8)
    8a4c:	20003798 	.word	0x20003798
    8a50:	20003764 	.word	0x20003764
    8a54:	20003784 	.word	0x20003784

00008a58 <bloomFilterAddressCheck>:
    8a58:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a5a:	464e      	mov	r6, r9
    8a5c:	46de      	mov	lr, fp
    8a5e:	4657      	mov	r7, sl
    8a60:	4645      	mov	r5, r8
    8a62:	b5e0      	push	{r5, r6, r7, lr}
    8a64:	4bf5      	ldr	r3, [pc, #980]	; (8e3c <bloomFilterAddressCheck+0x3e4>)
    8a66:	b087      	sub	sp, #28
    8a68:	781b      	ldrb	r3, [r3, #0]
    8a6a:	9003      	str	r0, [sp, #12]
    8a6c:	000e      	movs	r6, r1
    8a6e:	9300      	str	r3, [sp, #0]
    8a70:	2b00      	cmp	r3, #0
    8a72:	d001      	beq.n	8a78 <bloomFilterAddressCheck+0x20>
    8a74:	f000 fe65 	bl	9742 <bloomFilterAddressCheck+0xcea>
    8a78:	7811      	ldrb	r1, [r2, #0]
    8a7a:	020b      	lsls	r3, r1, #8
    8a7c:	0249      	lsls	r1, r1, #9
    8a7e:	b209      	sxth	r1, r1
    8a80:	b218      	sxth	r0, r3
    8a82:	468c      	mov	ip, r1
    8a84:	4680      	mov	r8, r0
    8a86:	4660      	mov	r0, ip
    8a88:	4644      	mov	r4, r8
    8a8a:	49ed      	ldr	r1, [pc, #948]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8a8c:	005b      	lsls	r3, r3, #1
    8a8e:	4041      	eors	r1, r0
    8a90:	b29b      	uxth	r3, r3
    8a92:	b289      	uxth	r1, r1
    8a94:	9304      	str	r3, [sp, #16]
    8a96:	1c18      	adds	r0, r3, #0
    8a98:	2c00      	cmp	r4, #0
    8a9a:	da01      	bge.n	8aa0 <bloomFilterAddressCheck+0x48>
    8a9c:	f000 fe5b 	bl	9756 <bloomFilterAddressCheck+0xcfe>
    8aa0:	b284      	uxth	r4, r0
    8aa2:	49e7      	ldr	r1, [pc, #924]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8aa4:	0064      	lsls	r4, r4, #1
    8aa6:	4061      	eors	r1, r4
    8aa8:	b209      	sxth	r1, r1
    8aaa:	b289      	uxth	r1, r1
    8aac:	0044      	lsls	r4, r0, #1
    8aae:	0403      	lsls	r3, r0, #16
    8ab0:	d501      	bpl.n	8ab6 <bloomFilterAddressCheck+0x5e>
    8ab2:	f000 fe53 	bl	975c <bloomFilterAddressCheck+0xd04>
    8ab6:	b2a0      	uxth	r0, r4
    8ab8:	49e1      	ldr	r1, [pc, #900]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8aba:	0040      	lsls	r0, r0, #1
    8abc:	4041      	eors	r1, r0
    8abe:	b289      	uxth	r1, r1
    8ac0:	0060      	lsls	r0, r4, #1
    8ac2:	0423      	lsls	r3, r4, #16
    8ac4:	d501      	bpl.n	8aca <bloomFilterAddressCheck+0x72>
    8ac6:	f000 fe54 	bl	9772 <bloomFilterAddressCheck+0xd1a>
    8aca:	b284      	uxth	r4, r0
    8acc:	49dc      	ldr	r1, [pc, #880]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8ace:	0064      	lsls	r4, r4, #1
    8ad0:	4061      	eors	r1, r4
    8ad2:	b289      	uxth	r1, r1
    8ad4:	0044      	lsls	r4, r0, #1
    8ad6:	0403      	lsls	r3, r0, #16
    8ad8:	d501      	bpl.n	8ade <bloomFilterAddressCheck+0x86>
    8ada:	f000 fe55 	bl	9788 <bloomFilterAddressCheck+0xd30>
    8ade:	b2a0      	uxth	r0, r4
    8ae0:	49d7      	ldr	r1, [pc, #860]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8ae2:	0040      	lsls	r0, r0, #1
    8ae4:	4041      	eors	r1, r0
    8ae6:	b289      	uxth	r1, r1
    8ae8:	0060      	lsls	r0, r4, #1
    8aea:	0423      	lsls	r3, r4, #16
    8aec:	d501      	bpl.n	8af2 <bloomFilterAddressCheck+0x9a>
    8aee:	f000 fe56 	bl	979e <bloomFilterAddressCheck+0xd46>
    8af2:	b284      	uxth	r4, r0
    8af4:	49d2      	ldr	r1, [pc, #840]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8af6:	0064      	lsls	r4, r4, #1
    8af8:	4061      	eors	r1, r4
    8afa:	b289      	uxth	r1, r1
    8afc:	0044      	lsls	r4, r0, #1
    8afe:	0403      	lsls	r3, r0, #16
    8b00:	d501      	bpl.n	8b06 <bloomFilterAddressCheck+0xae>
    8b02:	f000 fe57 	bl	97b4 <bloomFilterAddressCheck+0xd5c>
    8b06:	b2a0      	uxth	r0, r4
    8b08:	49cd      	ldr	r1, [pc, #820]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8b0a:	0040      	lsls	r0, r0, #1
    8b0c:	4041      	eors	r1, r0
    8b0e:	b289      	uxth	r1, r1
    8b10:	0060      	lsls	r0, r4, #1
    8b12:	0423      	lsls	r3, r4, #16
    8b14:	d501      	bpl.n	8b1a <bloomFilterAddressCheck+0xc2>
    8b16:	f000 fe58 	bl	97ca <bloomFilterAddressCheck+0xd72>
    8b1a:	b284      	uxth	r4, r0
    8b1c:	49c8      	ldr	r1, [pc, #800]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8b1e:	0064      	lsls	r4, r4, #1
    8b20:	4061      	eors	r1, r4
    8b22:	2401      	movs	r4, #1
    8b24:	5714      	ldrsb	r4, [r2, r4]
    8b26:	b289      	uxth	r1, r1
    8b28:	0224      	lsls	r4, r4, #8
    8b2a:	0045      	lsls	r5, r0, #1
    8b2c:	0403      	lsls	r3, r0, #16
    8b2e:	d501      	bpl.n	8b34 <bloomFilterAddressCheck+0xdc>
    8b30:	f000 fe4e 	bl	97d0 <bloomFilterAddressCheck+0xd78>
    8b34:	4065      	eors	r5, r4
    8b36:	b22d      	sxth	r5, r5
    8b38:	b2a9      	uxth	r1, r5
    8b3a:	48c1      	ldr	r0, [pc, #772]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8b3c:	0049      	lsls	r1, r1, #1
    8b3e:	4048      	eors	r0, r1
    8b40:	b280      	uxth	r0, r0
    8b42:	2d00      	cmp	r5, #0
    8b44:	da01      	bge.n	8b4a <bloomFilterAddressCheck+0xf2>
    8b46:	f000 fe46 	bl	97d6 <bloomFilterAddressCheck+0xd7e>
    8b4a:	48bd      	ldr	r0, [pc, #756]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8b4c:	b28d      	uxth	r5, r1
    8b4e:	006d      	lsls	r5, r5, #1
    8b50:	4045      	eors	r5, r0
    8b52:	b2ad      	uxth	r5, r5
    8b54:	0048      	lsls	r0, r1, #1
    8b56:	040b      	lsls	r3, r1, #16
    8b58:	d501      	bpl.n	8b5e <bloomFilterAddressCheck+0x106>
    8b5a:	f000 fe47 	bl	97ec <bloomFilterAddressCheck+0xd94>
    8b5e:	b285      	uxth	r5, r0
    8b60:	49b7      	ldr	r1, [pc, #732]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8b62:	006d      	lsls	r5, r5, #1
    8b64:	4069      	eors	r1, r5
    8b66:	b289      	uxth	r1, r1
    8b68:	0045      	lsls	r5, r0, #1
    8b6a:	0403      	lsls	r3, r0, #16
    8b6c:	d501      	bpl.n	8b72 <bloomFilterAddressCheck+0x11a>
    8b6e:	f000 fe48 	bl	9802 <bloomFilterAddressCheck+0xdaa>
    8b72:	b2a8      	uxth	r0, r5
    8b74:	49b2      	ldr	r1, [pc, #712]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8b76:	0040      	lsls	r0, r0, #1
    8b78:	4041      	eors	r1, r0
    8b7a:	b289      	uxth	r1, r1
    8b7c:	0068      	lsls	r0, r5, #1
    8b7e:	042b      	lsls	r3, r5, #16
    8b80:	d501      	bpl.n	8b86 <bloomFilterAddressCheck+0x12e>
    8b82:	f000 fe49 	bl	9818 <bloomFilterAddressCheck+0xdc0>
    8b86:	b285      	uxth	r5, r0
    8b88:	49ad      	ldr	r1, [pc, #692]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8b8a:	006d      	lsls	r5, r5, #1
    8b8c:	4069      	eors	r1, r5
    8b8e:	b289      	uxth	r1, r1
    8b90:	0045      	lsls	r5, r0, #1
    8b92:	0403      	lsls	r3, r0, #16
    8b94:	d501      	bpl.n	8b9a <bloomFilterAddressCheck+0x142>
    8b96:	f000 fe4a 	bl	982e <bloomFilterAddressCheck+0xdd6>
    8b9a:	b2a8      	uxth	r0, r5
    8b9c:	49a8      	ldr	r1, [pc, #672]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8b9e:	0040      	lsls	r0, r0, #1
    8ba0:	4041      	eors	r1, r0
    8ba2:	b289      	uxth	r1, r1
    8ba4:	0068      	lsls	r0, r5, #1
    8ba6:	042b      	lsls	r3, r5, #16
    8ba8:	d501      	bpl.n	8bae <bloomFilterAddressCheck+0x156>
    8baa:	f000 fe4b 	bl	9844 <bloomFilterAddressCheck+0xdec>
    8bae:	b285      	uxth	r5, r0
    8bb0:	49a3      	ldr	r1, [pc, #652]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8bb2:	006d      	lsls	r5, r5, #1
    8bb4:	4069      	eors	r1, r5
    8bb6:	b289      	uxth	r1, r1
    8bb8:	0045      	lsls	r5, r0, #1
    8bba:	0403      	lsls	r3, r0, #16
    8bbc:	d501      	bpl.n	8bc2 <bloomFilterAddressCheck+0x16a>
    8bbe:	f000 fe4c 	bl	985a <bloomFilterAddressCheck+0xe02>
    8bc2:	b2a8      	uxth	r0, r5
    8bc4:	499e      	ldr	r1, [pc, #632]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8bc6:	0040      	lsls	r0, r0, #1
    8bc8:	4041      	eors	r1, r0
    8bca:	2002      	movs	r0, #2
    8bcc:	5610      	ldrsb	r0, [r2, r0]
    8bce:	006f      	lsls	r7, r5, #1
    8bd0:	b289      	uxth	r1, r1
    8bd2:	0200      	lsls	r0, r0, #8
    8bd4:	46b9      	mov	r9, r7
    8bd6:	042b      	lsls	r3, r5, #16
    8bd8:	d501      	bpl.n	8bde <bloomFilterAddressCheck+0x186>
    8bda:	f000 fe41 	bl	9860 <bloomFilterAddressCheck+0xe08>
    8bde:	464d      	mov	r5, r9
    8be0:	4045      	eors	r5, r0
    8be2:	b22d      	sxth	r5, r5
    8be4:	b2a9      	uxth	r1, r5
    8be6:	0049      	lsls	r1, r1, #1
    8be8:	4689      	mov	r9, r1
    8bea:	464f      	mov	r7, r9
    8bec:	4994      	ldr	r1, [pc, #592]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8bee:	4079      	eors	r1, r7
    8bf0:	b289      	uxth	r1, r1
    8bf2:	468a      	mov	sl, r1
    8bf4:	4649      	mov	r1, r9
    8bf6:	2d00      	cmp	r5, #0
    8bf8:	da01      	bge.n	8bfe <bloomFilterAddressCheck+0x1a6>
    8bfa:	f000 fe34 	bl	9866 <bloomFilterAddressCheck+0xe0e>
    8bfe:	b28d      	uxth	r5, r1
    8c00:	006d      	lsls	r5, r5, #1
    8c02:	46a9      	mov	r9, r5
    8c04:	464f      	mov	r7, r9
    8c06:	4d8e      	ldr	r5, [pc, #568]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8c08:	407d      	eors	r5, r7
    8c0a:	b2ad      	uxth	r5, r5
    8c0c:	46a9      	mov	r9, r5
    8c0e:	004d      	lsls	r5, r1, #1
    8c10:	040b      	lsls	r3, r1, #16
    8c12:	d501      	bpl.n	8c18 <bloomFilterAddressCheck+0x1c0>
    8c14:	f000 fe2a 	bl	986c <bloomFilterAddressCheck+0xe14>
    8c18:	b2a9      	uxth	r1, r5
    8c1a:	0049      	lsls	r1, r1, #1
    8c1c:	4689      	mov	r9, r1
    8c1e:	464f      	mov	r7, r9
    8c20:	4987      	ldr	r1, [pc, #540]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8c22:	4079      	eors	r1, r7
    8c24:	006f      	lsls	r7, r5, #1
    8c26:	b289      	uxth	r1, r1
    8c28:	46b9      	mov	r9, r7
    8c2a:	042b      	lsls	r3, r5, #16
    8c2c:	d501      	bpl.n	8c32 <bloomFilterAddressCheck+0x1da>
    8c2e:	f000 fe20 	bl	9872 <bloomFilterAddressCheck+0xe1a>
    8c32:	4649      	mov	r1, r9
    8c34:	466b      	mov	r3, sp
    8c36:	b28d      	uxth	r5, r1
    8c38:	8099      	strh	r1, [r3, #4]
    8c3a:	4981      	ldr	r1, [pc, #516]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8c3c:	006d      	lsls	r5, r5, #1
    8c3e:	4069      	eors	r1, r5
    8c40:	464f      	mov	r7, r9
    8c42:	464d      	mov	r5, r9
    8c44:	b289      	uxth	r1, r1
    8c46:	006d      	lsls	r5, r5, #1
    8c48:	043b      	lsls	r3, r7, #16
    8c4a:	d501      	bpl.n	8c50 <bloomFilterAddressCheck+0x1f8>
    8c4c:	f000 fe14 	bl	9878 <bloomFilterAddressCheck+0xe20>
    8c50:	b2a9      	uxth	r1, r5
    8c52:	0049      	lsls	r1, r1, #1
    8c54:	4689      	mov	r9, r1
    8c56:	464f      	mov	r7, r9
    8c58:	4979      	ldr	r1, [pc, #484]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8c5a:	4079      	eors	r1, r7
    8c5c:	006f      	lsls	r7, r5, #1
    8c5e:	b289      	uxth	r1, r1
    8c60:	46b9      	mov	r9, r7
    8c62:	042b      	lsls	r3, r5, #16
    8c64:	d501      	bpl.n	8c6a <bloomFilterAddressCheck+0x212>
    8c66:	f000 fe0a 	bl	987e <bloomFilterAddressCheck+0xe26>
    8c6a:	4649      	mov	r1, r9
    8c6c:	466b      	mov	r3, sp
    8c6e:	b28d      	uxth	r5, r1
    8c70:	8099      	strh	r1, [r3, #4]
    8c72:	4973      	ldr	r1, [pc, #460]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8c74:	006d      	lsls	r5, r5, #1
    8c76:	4069      	eors	r1, r5
    8c78:	464f      	mov	r7, r9
    8c7a:	464d      	mov	r5, r9
    8c7c:	b289      	uxth	r1, r1
    8c7e:	006d      	lsls	r5, r5, #1
    8c80:	043b      	lsls	r3, r7, #16
    8c82:	d501      	bpl.n	8c88 <bloomFilterAddressCheck+0x230>
    8c84:	f000 fdfe 	bl	9884 <bloomFilterAddressCheck+0xe2c>
    8c88:	b2a9      	uxth	r1, r5
    8c8a:	0049      	lsls	r1, r1, #1
    8c8c:	4689      	mov	r9, r1
    8c8e:	464f      	mov	r7, r9
    8c90:	496b      	ldr	r1, [pc, #428]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8c92:	4079      	eors	r1, r7
    8c94:	006f      	lsls	r7, r5, #1
    8c96:	b289      	uxth	r1, r1
    8c98:	46ba      	mov	sl, r7
    8c9a:	042b      	lsls	r3, r5, #16
    8c9c:	d501      	bpl.n	8ca2 <bloomFilterAddressCheck+0x24a>
    8c9e:	f000 fdf4 	bl	988a <bloomFilterAddressCheck+0xe32>
    8ca2:	4651      	mov	r1, sl
    8ca4:	466b      	mov	r3, sp
    8ca6:	b28d      	uxth	r5, r1
    8ca8:	8099      	strh	r1, [r3, #4]
    8caa:	4965      	ldr	r1, [pc, #404]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8cac:	006d      	lsls	r5, r5, #1
    8cae:	4069      	eors	r1, r5
    8cb0:	b289      	uxth	r1, r1
    8cb2:	4689      	mov	r9, r1
    8cb4:	2103      	movs	r1, #3
    8cb6:	4655      	mov	r5, sl
    8cb8:	4657      	mov	r7, sl
    8cba:	5651      	ldrsb	r1, [r2, r1]
    8cbc:	006d      	lsls	r5, r5, #1
    8cbe:	0209      	lsls	r1, r1, #8
    8cc0:	043b      	lsls	r3, r7, #16
    8cc2:	d501      	bpl.n	8cc8 <bloomFilterAddressCheck+0x270>
    8cc4:	f000 fde4 	bl	9890 <bloomFilterAddressCheck+0xe38>
    8cc8:	404d      	eors	r5, r1
    8cca:	b22d      	sxth	r5, r5
    8ccc:	466b      	mov	r3, sp
    8cce:	46a9      	mov	r9, r5
    8cd0:	4f5b      	ldr	r7, [pc, #364]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8cd2:	b2ad      	uxth	r5, r5
    8cd4:	006d      	lsls	r5, r5, #1
    8cd6:	406f      	eors	r7, r5
    8cd8:	809f      	strh	r7, [r3, #4]
    8cda:	b2bf      	uxth	r7, r7
    8cdc:	46ba      	mov	sl, r7
    8cde:	464f      	mov	r7, r9
    8ce0:	2f00      	cmp	r7, #0
    8ce2:	da01      	bge.n	8ce8 <bloomFilterAddressCheck+0x290>
    8ce4:	f000 fdd7 	bl	9896 <bloomFilterAddressCheck+0xe3e>
    8ce8:	b2af      	uxth	r7, r5
    8cea:	007f      	lsls	r7, r7, #1
    8cec:	46ba      	mov	sl, r7
    8cee:	4f54      	ldr	r7, [pc, #336]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8cf0:	46b9      	mov	r9, r7
    8cf2:	4657      	mov	r7, sl
    8cf4:	464b      	mov	r3, r9
    8cf6:	405f      	eors	r7, r3
    8cf8:	1c3b      	adds	r3, r7, #0
    8cfa:	466f      	mov	r7, sp
    8cfc:	80bb      	strh	r3, [r7, #4]
    8cfe:	88bb      	ldrh	r3, [r7, #4]
    8d00:	469a      	mov	sl, r3
    8d02:	006b      	lsls	r3, r5, #1
    8d04:	4699      	mov	r9, r3
    8d06:	042b      	lsls	r3, r5, #16
    8d08:	d501      	bpl.n	8d0e <bloomFilterAddressCheck+0x2b6>
    8d0a:	f000 fdc7 	bl	989c <bloomFilterAddressCheck+0xe44>
    8d0e:	464b      	mov	r3, r9
    8d10:	466d      	mov	r5, sp
    8d12:	80ab      	strh	r3, [r5, #4]
    8d14:	88ad      	ldrh	r5, [r5, #4]
    8d16:	006b      	lsls	r3, r5, #1
    8d18:	4d49      	ldr	r5, [pc, #292]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8d1a:	405d      	eors	r5, r3
    8d1c:	464b      	mov	r3, r9
    8d1e:	005b      	lsls	r3, r3, #1
    8d20:	469a      	mov	sl, r3
    8d22:	464b      	mov	r3, r9
    8d24:	b2ad      	uxth	r5, r5
    8d26:	041b      	lsls	r3, r3, #16
    8d28:	d501      	bpl.n	8d2e <bloomFilterAddressCheck+0x2d6>
    8d2a:	f000 fdba 	bl	98a2 <bloomFilterAddressCheck+0xe4a>
    8d2e:	4653      	mov	r3, sl
    8d30:	466d      	mov	r5, sp
    8d32:	80ab      	strh	r3, [r5, #4]
    8d34:	88ad      	ldrh	r5, [r5, #4]
    8d36:	006b      	lsls	r3, r5, #1
    8d38:	4d41      	ldr	r5, [pc, #260]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8d3a:	405d      	eors	r5, r3
    8d3c:	4653      	mov	r3, sl
    8d3e:	005b      	lsls	r3, r3, #1
    8d40:	4699      	mov	r9, r3
    8d42:	4653      	mov	r3, sl
    8d44:	b2ad      	uxth	r5, r5
    8d46:	041b      	lsls	r3, r3, #16
    8d48:	d501      	bpl.n	8d4e <bloomFilterAddressCheck+0x2f6>
    8d4a:	f000 fdad 	bl	98a8 <bloomFilterAddressCheck+0xe50>
    8d4e:	464b      	mov	r3, r9
    8d50:	466d      	mov	r5, sp
    8d52:	80ab      	strh	r3, [r5, #4]
    8d54:	88ad      	ldrh	r5, [r5, #4]
    8d56:	006b      	lsls	r3, r5, #1
    8d58:	4d39      	ldr	r5, [pc, #228]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8d5a:	405d      	eors	r5, r3
    8d5c:	464b      	mov	r3, r9
    8d5e:	005b      	lsls	r3, r3, #1
    8d60:	469a      	mov	sl, r3
    8d62:	464b      	mov	r3, r9
    8d64:	b2ad      	uxth	r5, r5
    8d66:	041b      	lsls	r3, r3, #16
    8d68:	d501      	bpl.n	8d6e <bloomFilterAddressCheck+0x316>
    8d6a:	f000 fda0 	bl	98ae <bloomFilterAddressCheck+0xe56>
    8d6e:	4653      	mov	r3, sl
    8d70:	466d      	mov	r5, sp
    8d72:	80ab      	strh	r3, [r5, #4]
    8d74:	88ad      	ldrh	r5, [r5, #4]
    8d76:	006b      	lsls	r3, r5, #1
    8d78:	4d31      	ldr	r5, [pc, #196]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8d7a:	405d      	eors	r5, r3
    8d7c:	4653      	mov	r3, sl
    8d7e:	005b      	lsls	r3, r3, #1
    8d80:	4699      	mov	r9, r3
    8d82:	4653      	mov	r3, sl
    8d84:	b2ad      	uxth	r5, r5
    8d86:	041b      	lsls	r3, r3, #16
    8d88:	d501      	bpl.n	8d8e <bloomFilterAddressCheck+0x336>
    8d8a:	f000 fd93 	bl	98b4 <bloomFilterAddressCheck+0xe5c>
    8d8e:	464b      	mov	r3, r9
    8d90:	466d      	mov	r5, sp
    8d92:	80ab      	strh	r3, [r5, #4]
    8d94:	88ad      	ldrh	r5, [r5, #4]
    8d96:	006b      	lsls	r3, r5, #1
    8d98:	4d29      	ldr	r5, [pc, #164]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8d9a:	405d      	eors	r5, r3
    8d9c:	464b      	mov	r3, r9
    8d9e:	005b      	lsls	r3, r3, #1
    8da0:	469a      	mov	sl, r3
    8da2:	464b      	mov	r3, r9
    8da4:	b2ad      	uxth	r5, r5
    8da6:	041b      	lsls	r3, r3, #16
    8da8:	d501      	bpl.n	8dae <bloomFilterAddressCheck+0x356>
    8daa:	f000 fd86 	bl	98ba <bloomFilterAddressCheck+0xe62>
    8dae:	4653      	mov	r3, sl
    8db0:	466d      	mov	r5, sp
    8db2:	80ab      	strh	r3, [r5, #4]
    8db4:	88ad      	ldrh	r5, [r5, #4]
    8db6:	006b      	lsls	r3, r5, #1
    8db8:	4d21      	ldr	r5, [pc, #132]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8dba:	405d      	eors	r5, r3
    8dbc:	b2ab      	uxth	r3, r5
    8dbe:	2504      	movs	r5, #4
    8dc0:	5755      	ldrsb	r5, [r2, r5]
    8dc2:	4699      	mov	r9, r3
    8dc4:	022b      	lsls	r3, r5, #8
    8dc6:	469b      	mov	fp, r3
    8dc8:	4653      	mov	r3, sl
    8dca:	005d      	lsls	r5, r3, #1
    8dcc:	041b      	lsls	r3, r3, #16
    8dce:	d501      	bpl.n	8dd4 <bloomFilterAddressCheck+0x37c>
    8dd0:	f000 fd76 	bl	98c0 <bloomFilterAddressCheck+0xe68>
    8dd4:	465b      	mov	r3, fp
    8dd6:	405d      	eors	r5, r3
    8dd8:	b22b      	sxth	r3, r5
    8dda:	466d      	mov	r5, sp
    8ddc:	4699      	mov	r9, r3
    8dde:	80ab      	strh	r3, [r5, #4]
    8de0:	4b17      	ldr	r3, [pc, #92]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8de2:	88ad      	ldrh	r5, [r5, #4]
    8de4:	001f      	movs	r7, r3
    8de6:	006d      	lsls	r5, r5, #1
    8de8:	406f      	eors	r7, r5
    8dea:	1c3b      	adds	r3, r7, #0
    8dec:	466f      	mov	r7, sp
    8dee:	80bb      	strh	r3, [r7, #4]
    8df0:	88bb      	ldrh	r3, [r7, #4]
    8df2:	469a      	mov	sl, r3
    8df4:	464b      	mov	r3, r9
    8df6:	2b00      	cmp	r3, #0
    8df8:	da01      	bge.n	8dfe <bloomFilterAddressCheck+0x3a6>
    8dfa:	f000 fd64 	bl	98c6 <bloomFilterAddressCheck+0xe6e>
    8dfe:	b2ab      	uxth	r3, r5
    8e00:	005b      	lsls	r3, r3, #1
    8e02:	469a      	mov	sl, r3
    8e04:	4657      	mov	r7, sl
    8e06:	4b0e      	ldr	r3, [pc, #56]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8e08:	405f      	eors	r7, r3
    8e0a:	1c3b      	adds	r3, r7, #0
    8e0c:	466f      	mov	r7, sp
    8e0e:	80bb      	strh	r3, [r7, #4]
    8e10:	88bb      	ldrh	r3, [r7, #4]
    8e12:	469a      	mov	sl, r3
    8e14:	006b      	lsls	r3, r5, #1
    8e16:	4699      	mov	r9, r3
    8e18:	042b      	lsls	r3, r5, #16
    8e1a:	d501      	bpl.n	8e20 <bloomFilterAddressCheck+0x3c8>
    8e1c:	f000 fd56 	bl	98cc <bloomFilterAddressCheck+0xe74>
    8e20:	464b      	mov	r3, r9
    8e22:	466d      	mov	r5, sp
    8e24:	80ab      	strh	r3, [r5, #4]
    8e26:	88ad      	ldrh	r5, [r5, #4]
    8e28:	006b      	lsls	r3, r5, #1
    8e2a:	4d05      	ldr	r5, [pc, #20]	; (8e40 <bloomFilterAddressCheck+0x3e8>)
    8e2c:	405d      	eors	r5, r3
    8e2e:	464b      	mov	r3, r9
    8e30:	005b      	lsls	r3, r3, #1
    8e32:	469a      	mov	sl, r3
    8e34:	464b      	mov	r3, r9
    8e36:	b2ad      	uxth	r5, r5
    8e38:	e004      	b.n	8e44 <bloomFilterAddressCheck+0x3ec>
    8e3a:	46c0      	nop			; (mov r8, r8)
    8e3c:	200000cd 	.word	0x200000cd
    8e40:	00001021 	.word	0x00001021
    8e44:	041b      	lsls	r3, r3, #16
    8e46:	d501      	bpl.n	8e4c <bloomFilterAddressCheck+0x3f4>
    8e48:	f000 fd43 	bl	98d2 <bloomFilterAddressCheck+0xe7a>
    8e4c:	4653      	mov	r3, sl
    8e4e:	466d      	mov	r5, sp
    8e50:	80ab      	strh	r3, [r5, #4]
    8e52:	88ad      	ldrh	r5, [r5, #4]
    8e54:	006b      	lsls	r3, r5, #1
    8e56:	4de9      	ldr	r5, [pc, #932]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8e58:	405d      	eors	r5, r3
    8e5a:	4653      	mov	r3, sl
    8e5c:	005b      	lsls	r3, r3, #1
    8e5e:	4699      	mov	r9, r3
    8e60:	4653      	mov	r3, sl
    8e62:	b2ad      	uxth	r5, r5
    8e64:	041b      	lsls	r3, r3, #16
    8e66:	d501      	bpl.n	8e6c <bloomFilterAddressCheck+0x414>
    8e68:	f000 fd36 	bl	98d8 <bloomFilterAddressCheck+0xe80>
    8e6c:	464b      	mov	r3, r9
    8e6e:	466d      	mov	r5, sp
    8e70:	80ab      	strh	r3, [r5, #4]
    8e72:	88ad      	ldrh	r5, [r5, #4]
    8e74:	006b      	lsls	r3, r5, #1
    8e76:	4de1      	ldr	r5, [pc, #900]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8e78:	405d      	eors	r5, r3
    8e7a:	464b      	mov	r3, r9
    8e7c:	005b      	lsls	r3, r3, #1
    8e7e:	469a      	mov	sl, r3
    8e80:	464b      	mov	r3, r9
    8e82:	b2ad      	uxth	r5, r5
    8e84:	041b      	lsls	r3, r3, #16
    8e86:	d501      	bpl.n	8e8c <bloomFilterAddressCheck+0x434>
    8e88:	f000 fd29 	bl	98de <bloomFilterAddressCheck+0xe86>
    8e8c:	4653      	mov	r3, sl
    8e8e:	466d      	mov	r5, sp
    8e90:	80ab      	strh	r3, [r5, #4]
    8e92:	88ad      	ldrh	r5, [r5, #4]
    8e94:	006b      	lsls	r3, r5, #1
    8e96:	4dd9      	ldr	r5, [pc, #868]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8e98:	405d      	eors	r5, r3
    8e9a:	4653      	mov	r3, sl
    8e9c:	005b      	lsls	r3, r3, #1
    8e9e:	4699      	mov	r9, r3
    8ea0:	4653      	mov	r3, sl
    8ea2:	b2ad      	uxth	r5, r5
    8ea4:	041b      	lsls	r3, r3, #16
    8ea6:	d501      	bpl.n	8eac <bloomFilterAddressCheck+0x454>
    8ea8:	f000 fd1c 	bl	98e4 <bloomFilterAddressCheck+0xe8c>
    8eac:	464b      	mov	r3, r9
    8eae:	466d      	mov	r5, sp
    8eb0:	80ab      	strh	r3, [r5, #4]
    8eb2:	88ad      	ldrh	r5, [r5, #4]
    8eb4:	006b      	lsls	r3, r5, #1
    8eb6:	4dd1      	ldr	r5, [pc, #836]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8eb8:	405d      	eors	r5, r3
    8eba:	464b      	mov	r3, r9
    8ebc:	005b      	lsls	r3, r3, #1
    8ebe:	469a      	mov	sl, r3
    8ec0:	464b      	mov	r3, r9
    8ec2:	b2ad      	uxth	r5, r5
    8ec4:	041b      	lsls	r3, r3, #16
    8ec6:	d501      	bpl.n	8ecc <bloomFilterAddressCheck+0x474>
    8ec8:	f000 fd0f 	bl	98ea <bloomFilterAddressCheck+0xe92>
    8ecc:	4653      	mov	r3, sl
    8ece:	466d      	mov	r5, sp
    8ed0:	80ab      	strh	r3, [r5, #4]
    8ed2:	88ad      	ldrh	r5, [r5, #4]
    8ed4:	006b      	lsls	r3, r5, #1
    8ed6:	4dc9      	ldr	r5, [pc, #804]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8ed8:	405d      	eors	r5, r3
    8eda:	b2ab      	uxth	r3, r5
    8edc:	2505      	movs	r5, #5
    8ede:	5755      	ldrsb	r5, [r2, r5]
    8ee0:	4699      	mov	r9, r3
    8ee2:	022b      	lsls	r3, r5, #8
    8ee4:	9301      	str	r3, [sp, #4]
    8ee6:	4653      	mov	r3, sl
    8ee8:	005d      	lsls	r5, r3, #1
    8eea:	041b      	lsls	r3, r3, #16
    8eec:	d501      	bpl.n	8ef2 <bloomFilterAddressCheck+0x49a>
    8eee:	f000 fcff 	bl	98f0 <bloomFilterAddressCheck+0xe98>
    8ef2:	9b01      	ldr	r3, [sp, #4]
    8ef4:	405d      	eors	r5, r3
    8ef6:	b22b      	sxth	r3, r5
    8ef8:	466d      	mov	r5, sp
    8efa:	4699      	mov	r9, r3
    8efc:	812b      	strh	r3, [r5, #8]
    8efe:	4bbf      	ldr	r3, [pc, #764]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8f00:	892d      	ldrh	r5, [r5, #8]
    8f02:	001f      	movs	r7, r3
    8f04:	006d      	lsls	r5, r5, #1
    8f06:	406f      	eors	r7, r5
    8f08:	1c3b      	adds	r3, r7, #0
    8f0a:	466f      	mov	r7, sp
    8f0c:	813b      	strh	r3, [r7, #8]
    8f0e:	893b      	ldrh	r3, [r7, #8]
    8f10:	469a      	mov	sl, r3
    8f12:	464b      	mov	r3, r9
    8f14:	2b00      	cmp	r3, #0
    8f16:	da01      	bge.n	8f1c <bloomFilterAddressCheck+0x4c4>
    8f18:	f000 fced 	bl	98f6 <bloomFilterAddressCheck+0xe9e>
    8f1c:	b2ab      	uxth	r3, r5
    8f1e:	005b      	lsls	r3, r3, #1
    8f20:	469a      	mov	sl, r3
    8f22:	4657      	mov	r7, sl
    8f24:	4bb5      	ldr	r3, [pc, #724]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8f26:	405f      	eors	r7, r3
    8f28:	1c3b      	adds	r3, r7, #0
    8f2a:	466f      	mov	r7, sp
    8f2c:	813b      	strh	r3, [r7, #8]
    8f2e:	893b      	ldrh	r3, [r7, #8]
    8f30:	469a      	mov	sl, r3
    8f32:	006b      	lsls	r3, r5, #1
    8f34:	4699      	mov	r9, r3
    8f36:	042b      	lsls	r3, r5, #16
    8f38:	d501      	bpl.n	8f3e <bloomFilterAddressCheck+0x4e6>
    8f3a:	f000 fcdf 	bl	98fc <bloomFilterAddressCheck+0xea4>
    8f3e:	464b      	mov	r3, r9
    8f40:	466d      	mov	r5, sp
    8f42:	812b      	strh	r3, [r5, #8]
    8f44:	892d      	ldrh	r5, [r5, #8]
    8f46:	006b      	lsls	r3, r5, #1
    8f48:	4dac      	ldr	r5, [pc, #688]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8f4a:	405d      	eors	r5, r3
    8f4c:	464b      	mov	r3, r9
    8f4e:	005b      	lsls	r3, r3, #1
    8f50:	469a      	mov	sl, r3
    8f52:	464b      	mov	r3, r9
    8f54:	b2ad      	uxth	r5, r5
    8f56:	041b      	lsls	r3, r3, #16
    8f58:	d501      	bpl.n	8f5e <bloomFilterAddressCheck+0x506>
    8f5a:	f000 fcd2 	bl	9902 <bloomFilterAddressCheck+0xeaa>
    8f5e:	4653      	mov	r3, sl
    8f60:	466d      	mov	r5, sp
    8f62:	812b      	strh	r3, [r5, #8]
    8f64:	892d      	ldrh	r5, [r5, #8]
    8f66:	006b      	lsls	r3, r5, #1
    8f68:	4da4      	ldr	r5, [pc, #656]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8f6a:	405d      	eors	r5, r3
    8f6c:	4653      	mov	r3, sl
    8f6e:	005b      	lsls	r3, r3, #1
    8f70:	4699      	mov	r9, r3
    8f72:	4653      	mov	r3, sl
    8f74:	b2ad      	uxth	r5, r5
    8f76:	041b      	lsls	r3, r3, #16
    8f78:	d501      	bpl.n	8f7e <bloomFilterAddressCheck+0x526>
    8f7a:	f000 fcc5 	bl	9908 <bloomFilterAddressCheck+0xeb0>
    8f7e:	464b      	mov	r3, r9
    8f80:	466d      	mov	r5, sp
    8f82:	812b      	strh	r3, [r5, #8]
    8f84:	892d      	ldrh	r5, [r5, #8]
    8f86:	006b      	lsls	r3, r5, #1
    8f88:	4d9c      	ldr	r5, [pc, #624]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8f8a:	405d      	eors	r5, r3
    8f8c:	464b      	mov	r3, r9
    8f8e:	005b      	lsls	r3, r3, #1
    8f90:	469a      	mov	sl, r3
    8f92:	464b      	mov	r3, r9
    8f94:	b2ad      	uxth	r5, r5
    8f96:	041b      	lsls	r3, r3, #16
    8f98:	d501      	bpl.n	8f9e <bloomFilterAddressCheck+0x546>
    8f9a:	f000 fcb8 	bl	990e <bloomFilterAddressCheck+0xeb6>
    8f9e:	4653      	mov	r3, sl
    8fa0:	466d      	mov	r5, sp
    8fa2:	812b      	strh	r3, [r5, #8]
    8fa4:	892d      	ldrh	r5, [r5, #8]
    8fa6:	006b      	lsls	r3, r5, #1
    8fa8:	4d94      	ldr	r5, [pc, #592]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8faa:	405d      	eors	r5, r3
    8fac:	4653      	mov	r3, sl
    8fae:	005b      	lsls	r3, r3, #1
    8fb0:	4699      	mov	r9, r3
    8fb2:	4653      	mov	r3, sl
    8fb4:	b2ad      	uxth	r5, r5
    8fb6:	041b      	lsls	r3, r3, #16
    8fb8:	d501      	bpl.n	8fbe <bloomFilterAddressCheck+0x566>
    8fba:	f000 fcab 	bl	9914 <bloomFilterAddressCheck+0xebc>
    8fbe:	464b      	mov	r3, r9
    8fc0:	466d      	mov	r5, sp
    8fc2:	812b      	strh	r3, [r5, #8]
    8fc4:	892d      	ldrh	r5, [r5, #8]
    8fc6:	006b      	lsls	r3, r5, #1
    8fc8:	4d8c      	ldr	r5, [pc, #560]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8fca:	405d      	eors	r5, r3
    8fcc:	464b      	mov	r3, r9
    8fce:	005b      	lsls	r3, r3, #1
    8fd0:	469a      	mov	sl, r3
    8fd2:	464b      	mov	r3, r9
    8fd4:	b2ad      	uxth	r5, r5
    8fd6:	041b      	lsls	r3, r3, #16
    8fd8:	d501      	bpl.n	8fde <bloomFilterAddressCheck+0x586>
    8fda:	f000 fc9e 	bl	991a <bloomFilterAddressCheck+0xec2>
    8fde:	4653      	mov	r3, sl
    8fe0:	466d      	mov	r5, sp
    8fe2:	812b      	strh	r3, [r5, #8]
    8fe4:	892d      	ldrh	r5, [r5, #8]
    8fe6:	006b      	lsls	r3, r5, #1
    8fe8:	4d84      	ldr	r5, [pc, #528]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    8fea:	405d      	eors	r5, r3
    8fec:	b2ab      	uxth	r3, r5
    8fee:	2506      	movs	r5, #6
    8ff0:	5755      	ldrsb	r5, [r2, r5]
    8ff2:	4699      	mov	r9, r3
    8ff4:	022b      	lsls	r3, r5, #8
    8ff6:	9302      	str	r3, [sp, #8]
    8ff8:	4653      	mov	r3, sl
    8ffa:	005d      	lsls	r5, r3, #1
    8ffc:	041b      	lsls	r3, r3, #16
    8ffe:	d501      	bpl.n	9004 <bloomFilterAddressCheck+0x5ac>
    9000:	f000 fc8e 	bl	9920 <bloomFilterAddressCheck+0xec8>
    9004:	9b02      	ldr	r3, [sp, #8]
    9006:	405d      	eors	r5, r3
    9008:	b22b      	sxth	r3, r5
    900a:	466d      	mov	r5, sp
    900c:	4699      	mov	r9, r3
    900e:	82ab      	strh	r3, [r5, #20]
    9010:	4b7a      	ldr	r3, [pc, #488]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    9012:	8aad      	ldrh	r5, [r5, #20]
    9014:	001f      	movs	r7, r3
    9016:	006d      	lsls	r5, r5, #1
    9018:	406f      	eors	r7, r5
    901a:	1c3b      	adds	r3, r7, #0
    901c:	466f      	mov	r7, sp
    901e:	82bb      	strh	r3, [r7, #20]
    9020:	8abb      	ldrh	r3, [r7, #20]
    9022:	469a      	mov	sl, r3
    9024:	464b      	mov	r3, r9
    9026:	2b00      	cmp	r3, #0
    9028:	da01      	bge.n	902e <bloomFilterAddressCheck+0x5d6>
    902a:	f000 fc7c 	bl	9926 <bloomFilterAddressCheck+0xece>
    902e:	b2ab      	uxth	r3, r5
    9030:	005b      	lsls	r3, r3, #1
    9032:	469a      	mov	sl, r3
    9034:	4657      	mov	r7, sl
    9036:	4b71      	ldr	r3, [pc, #452]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    9038:	405f      	eors	r7, r3
    903a:	1c3b      	adds	r3, r7, #0
    903c:	466f      	mov	r7, sp
    903e:	82bb      	strh	r3, [r7, #20]
    9040:	8abb      	ldrh	r3, [r7, #20]
    9042:	4699      	mov	r9, r3
    9044:	006b      	lsls	r3, r5, #1
    9046:	469a      	mov	sl, r3
    9048:	042b      	lsls	r3, r5, #16
    904a:	d501      	bpl.n	9050 <bloomFilterAddressCheck+0x5f8>
    904c:	f000 fc6e 	bl	992c <bloomFilterAddressCheck+0xed4>
    9050:	4653      	mov	r3, sl
    9052:	466d      	mov	r5, sp
    9054:	82ab      	strh	r3, [r5, #20]
    9056:	8aad      	ldrh	r5, [r5, #20]
    9058:	006b      	lsls	r3, r5, #1
    905a:	4d68      	ldr	r5, [pc, #416]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    905c:	405d      	eors	r5, r3
    905e:	4653      	mov	r3, sl
    9060:	005b      	lsls	r3, r3, #1
    9062:	4699      	mov	r9, r3
    9064:	4653      	mov	r3, sl
    9066:	b2ad      	uxth	r5, r5
    9068:	041b      	lsls	r3, r3, #16
    906a:	d501      	bpl.n	9070 <bloomFilterAddressCheck+0x618>
    906c:	f000 fc61 	bl	9932 <bloomFilterAddressCheck+0xeda>
    9070:	464b      	mov	r3, r9
    9072:	466d      	mov	r5, sp
    9074:	82ab      	strh	r3, [r5, #20]
    9076:	8aad      	ldrh	r5, [r5, #20]
    9078:	006b      	lsls	r3, r5, #1
    907a:	4d60      	ldr	r5, [pc, #384]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    907c:	405d      	eors	r5, r3
    907e:	464b      	mov	r3, r9
    9080:	005b      	lsls	r3, r3, #1
    9082:	469a      	mov	sl, r3
    9084:	464b      	mov	r3, r9
    9086:	b2ad      	uxth	r5, r5
    9088:	041b      	lsls	r3, r3, #16
    908a:	d501      	bpl.n	9090 <bloomFilterAddressCheck+0x638>
    908c:	f000 fc54 	bl	9938 <bloomFilterAddressCheck+0xee0>
    9090:	4653      	mov	r3, sl
    9092:	466d      	mov	r5, sp
    9094:	82ab      	strh	r3, [r5, #20]
    9096:	8aad      	ldrh	r5, [r5, #20]
    9098:	006b      	lsls	r3, r5, #1
    909a:	4d58      	ldr	r5, [pc, #352]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    909c:	405d      	eors	r5, r3
    909e:	4653      	mov	r3, sl
    90a0:	005b      	lsls	r3, r3, #1
    90a2:	4699      	mov	r9, r3
    90a4:	4653      	mov	r3, sl
    90a6:	b2ad      	uxth	r5, r5
    90a8:	041b      	lsls	r3, r3, #16
    90aa:	d501      	bpl.n	90b0 <bloomFilterAddressCheck+0x658>
    90ac:	f000 fc47 	bl	993e <bloomFilterAddressCheck+0xee6>
    90b0:	464b      	mov	r3, r9
    90b2:	466d      	mov	r5, sp
    90b4:	82ab      	strh	r3, [r5, #20]
    90b6:	8aad      	ldrh	r5, [r5, #20]
    90b8:	006b      	lsls	r3, r5, #1
    90ba:	4d50      	ldr	r5, [pc, #320]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    90bc:	405d      	eors	r5, r3
    90be:	464b      	mov	r3, r9
    90c0:	005b      	lsls	r3, r3, #1
    90c2:	469a      	mov	sl, r3
    90c4:	464b      	mov	r3, r9
    90c6:	b2ad      	uxth	r5, r5
    90c8:	041b      	lsls	r3, r3, #16
    90ca:	d501      	bpl.n	90d0 <bloomFilterAddressCheck+0x678>
    90cc:	f000 fc3a 	bl	9944 <bloomFilterAddressCheck+0xeec>
    90d0:	4653      	mov	r3, sl
    90d2:	466d      	mov	r5, sp
    90d4:	82ab      	strh	r3, [r5, #20]
    90d6:	8aad      	ldrh	r5, [r5, #20]
    90d8:	006b      	lsls	r3, r5, #1
    90da:	4d48      	ldr	r5, [pc, #288]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    90dc:	405d      	eors	r5, r3
    90de:	4653      	mov	r3, sl
    90e0:	005b      	lsls	r3, r3, #1
    90e2:	4699      	mov	r9, r3
    90e4:	4653      	mov	r3, sl
    90e6:	b2ad      	uxth	r5, r5
    90e8:	041b      	lsls	r3, r3, #16
    90ea:	d501      	bpl.n	90f0 <bloomFilterAddressCheck+0x698>
    90ec:	f000 fc2d 	bl	994a <bloomFilterAddressCheck+0xef2>
    90f0:	464b      	mov	r3, r9
    90f2:	466d      	mov	r5, sp
    90f4:	82ab      	strh	r3, [r5, #20]
    90f6:	8aad      	ldrh	r5, [r5, #20]
    90f8:	79d2      	ldrb	r2, [r2, #7]
    90fa:	006b      	lsls	r3, r5, #1
    90fc:	4d3f      	ldr	r5, [pc, #252]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    90fe:	b252      	sxtb	r2, r2
    9100:	405d      	eors	r5, r3
    9102:	0213      	lsls	r3, r2, #8
    9104:	469a      	mov	sl, r3
    9106:	464b      	mov	r3, r9
    9108:	b2ad      	uxth	r5, r5
    910a:	005a      	lsls	r2, r3, #1
    910c:	041b      	lsls	r3, r3, #16
    910e:	d501      	bpl.n	9114 <bloomFilterAddressCheck+0x6bc>
    9110:	f000 fc1e 	bl	9950 <bloomFilterAddressCheck+0xef8>
    9114:	4653      	mov	r3, sl
    9116:	405a      	eors	r2, r3
    9118:	4b38      	ldr	r3, [pc, #224]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    911a:	b212      	sxth	r2, r2
    911c:	001f      	movs	r7, r3
    911e:	b295      	uxth	r5, r2
    9120:	006d      	lsls	r5, r5, #1
    9122:	406f      	eors	r7, r5
    9124:	1c3b      	adds	r3, r7, #0
    9126:	466f      	mov	r7, sp
    9128:	82bb      	strh	r3, [r7, #20]
    912a:	8abb      	ldrh	r3, [r7, #20]
    912c:	b2ad      	uxth	r5, r5
    912e:	2a00      	cmp	r2, #0
    9130:	da00      	bge.n	9134 <bloomFilterAddressCheck+0x6dc>
    9132:	e30e      	b.n	9752 <bloomFilterAddressCheck+0xcfa>
    9134:	1c2a      	adds	r2, r5, #0
    9136:	466f      	mov	r7, sp
    9138:	b295      	uxth	r5, r2
    913a:	006b      	lsls	r3, r5, #1
    913c:	4d2f      	ldr	r5, [pc, #188]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    913e:	405d      	eors	r5, r3
    9140:	0053      	lsls	r3, r2, #1
    9142:	82bb      	strh	r3, [r7, #20]
    9144:	8abb      	ldrh	r3, [r7, #20]
    9146:	b2ad      	uxth	r5, r5
    9148:	4699      	mov	r9, r3
    914a:	0413      	lsls	r3, r2, #16
    914c:	d501      	bpl.n	9152 <bloomFilterAddressCheck+0x6fa>
    914e:	f000 fcb4 	bl	9aba <bloomFilterAddressCheck+0x1062>
    9152:	464a      	mov	r2, r9
    9154:	466f      	mov	r7, sp
    9156:	b295      	uxth	r5, r2
    9158:	006b      	lsls	r3, r5, #1
    915a:	4d28      	ldr	r5, [pc, #160]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    915c:	405d      	eors	r5, r3
    915e:	0053      	lsls	r3, r2, #1
    9160:	82bb      	strh	r3, [r7, #20]
    9162:	8abb      	ldrh	r3, [r7, #20]
    9164:	b2ad      	uxth	r5, r5
    9166:	4699      	mov	r9, r3
    9168:	0413      	lsls	r3, r2, #16
    916a:	d400      	bmi.n	916e <bloomFilterAddressCheck+0x716>
    916c:	464d      	mov	r5, r9
    916e:	466f      	mov	r7, sp
    9170:	b2aa      	uxth	r2, r5
    9172:	0053      	lsls	r3, r2, #1
    9174:	4a21      	ldr	r2, [pc, #132]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    9176:	405a      	eors	r2, r3
    9178:	006b      	lsls	r3, r5, #1
    917a:	82bb      	strh	r3, [r7, #20]
    917c:	8abb      	ldrh	r3, [r7, #20]
    917e:	b292      	uxth	r2, r2
    9180:	4699      	mov	r9, r3
    9182:	042b      	lsls	r3, r5, #16
    9184:	d400      	bmi.n	9188 <bloomFilterAddressCheck+0x730>
    9186:	464a      	mov	r2, r9
    9188:	466f      	mov	r7, sp
    918a:	b295      	uxth	r5, r2
    918c:	006b      	lsls	r3, r5, #1
    918e:	4d1b      	ldr	r5, [pc, #108]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    9190:	405d      	eors	r5, r3
    9192:	0053      	lsls	r3, r2, #1
    9194:	82bb      	strh	r3, [r7, #20]
    9196:	8abb      	ldrh	r3, [r7, #20]
    9198:	b2ad      	uxth	r5, r5
    919a:	4699      	mov	r9, r3
    919c:	0413      	lsls	r3, r2, #16
    919e:	d400      	bmi.n	91a2 <bloomFilterAddressCheck+0x74a>
    91a0:	464d      	mov	r5, r9
    91a2:	466f      	mov	r7, sp
    91a4:	b2aa      	uxth	r2, r5
    91a6:	0053      	lsls	r3, r2, #1
    91a8:	4a14      	ldr	r2, [pc, #80]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    91aa:	405a      	eors	r2, r3
    91ac:	006b      	lsls	r3, r5, #1
    91ae:	82bb      	strh	r3, [r7, #20]
    91b0:	8abb      	ldrh	r3, [r7, #20]
    91b2:	b292      	uxth	r2, r2
    91b4:	4699      	mov	r9, r3
    91b6:	042b      	lsls	r3, r5, #16
    91b8:	d400      	bmi.n	91bc <bloomFilterAddressCheck+0x764>
    91ba:	464a      	mov	r2, r9
    91bc:	b295      	uxth	r5, r2
    91be:	006b      	lsls	r3, r5, #1
    91c0:	4d0e      	ldr	r5, [pc, #56]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    91c2:	405d      	eors	r5, r3
    91c4:	b2ab      	uxth	r3, r5
    91c6:	0055      	lsls	r5, r2, #1
    91c8:	4699      	mov	r9, r3
    91ca:	b2ad      	uxth	r5, r5
    91cc:	0413      	lsls	r3, r2, #16
    91ce:	d501      	bpl.n	91d4 <bloomFilterAddressCheck+0x77c>
    91d0:	f000 fc70 	bl	9ab4 <bloomFilterAddressCheck+0x105c>
    91d4:	1c2a      	adds	r2, r5, #0
    91d6:	b295      	uxth	r5, r2
    91d8:	b213      	sxth	r3, r2
    91da:	001f      	movs	r7, r3
    91dc:	006b      	lsls	r3, r5, #1
    91de:	4d07      	ldr	r5, [pc, #28]	; (91fc <bloomFilterAddressCheck+0x7a4>)
    91e0:	0052      	lsls	r2, r2, #1
    91e2:	405d      	eors	r5, r3
    91e4:	b2ab      	uxth	r3, r5
    91e6:	9305      	str	r3, [sp, #20]
    91e8:	b293      	uxth	r3, r2
    91ea:	4699      	mov	r9, r3
    91ec:	4663      	mov	r3, ip
    91ee:	4a04      	ldr	r2, [pc, #16]	; (9200 <bloomFilterAddressCheck+0x7a8>)
    91f0:	4645      	mov	r5, r8
    91f2:	405a      	eors	r2, r3
    91f4:	466b      	mov	r3, sp
    91f6:	b292      	uxth	r2, r2
    91f8:	8a1b      	ldrh	r3, [r3, #16]
    91fa:	e003      	b.n	9204 <bloomFilterAddressCheck+0x7ac>
    91fc:	00001021 	.word	0x00001021
    9200:	ffff8005 	.word	0xffff8005
    9204:	2d00      	cmp	r5, #0
    9206:	da01      	bge.n	920c <bloomFilterAddressCheck+0x7b4>
    9208:	f000 fc51 	bl	9aae <bloomFilterAddressCheck+0x1056>
    920c:	b29d      	uxth	r5, r3
    920e:	4ae9      	ldr	r2, [pc, #932]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9210:	006d      	lsls	r5, r5, #1
    9212:	406a      	eors	r2, r5
    9214:	b212      	sxth	r2, r2
    9216:	b295      	uxth	r5, r2
    9218:	005a      	lsls	r2, r3, #1
    921a:	b292      	uxth	r2, r2
    921c:	041b      	lsls	r3, r3, #16
    921e:	d501      	bpl.n	9224 <bloomFilterAddressCheck+0x7cc>
    9220:	f000 fc42 	bl	9aa8 <bloomFilterAddressCheck+0x1050>
    9224:	4be3      	ldr	r3, [pc, #908]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9226:	b295      	uxth	r5, r2
    9228:	006d      	lsls	r5, r5, #1
    922a:	405d      	eors	r5, r3
    922c:	0053      	lsls	r3, r2, #1
    922e:	b2ad      	uxth	r5, r5
    9230:	b29b      	uxth	r3, r3
    9232:	0412      	lsls	r2, r2, #16
    9234:	d501      	bpl.n	923a <bloomFilterAddressCheck+0x7e2>
    9236:	f000 fc34 	bl	9aa2 <bloomFilterAddressCheck+0x104a>
    923a:	4ade      	ldr	r2, [pc, #888]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    923c:	b29d      	uxth	r5, r3
    923e:	006d      	lsls	r5, r5, #1
    9240:	4055      	eors	r5, r2
    9242:	005a      	lsls	r2, r3, #1
    9244:	b2ad      	uxth	r5, r5
    9246:	b292      	uxth	r2, r2
    9248:	041b      	lsls	r3, r3, #16
    924a:	d501      	bpl.n	9250 <bloomFilterAddressCheck+0x7f8>
    924c:	f000 fc26 	bl	9a9c <bloomFilterAddressCheck+0x1044>
    9250:	4bd8      	ldr	r3, [pc, #864]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9252:	b295      	uxth	r5, r2
    9254:	006d      	lsls	r5, r5, #1
    9256:	405d      	eors	r5, r3
    9258:	0053      	lsls	r3, r2, #1
    925a:	b2ad      	uxth	r5, r5
    925c:	b29b      	uxth	r3, r3
    925e:	0412      	lsls	r2, r2, #16
    9260:	d501      	bpl.n	9266 <bloomFilterAddressCheck+0x80e>
    9262:	f000 fc18 	bl	9a96 <bloomFilterAddressCheck+0x103e>
    9266:	4ad3      	ldr	r2, [pc, #844]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9268:	b29d      	uxth	r5, r3
    926a:	006d      	lsls	r5, r5, #1
    926c:	4055      	eors	r5, r2
    926e:	005a      	lsls	r2, r3, #1
    9270:	b2ad      	uxth	r5, r5
    9272:	b292      	uxth	r2, r2
    9274:	041b      	lsls	r3, r3, #16
    9276:	d501      	bpl.n	927c <bloomFilterAddressCheck+0x824>
    9278:	f000 fc0a 	bl	9a90 <bloomFilterAddressCheck+0x1038>
    927c:	4bcd      	ldr	r3, [pc, #820]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    927e:	b295      	uxth	r5, r2
    9280:	006d      	lsls	r5, r5, #1
    9282:	405d      	eors	r5, r3
    9284:	0053      	lsls	r3, r2, #1
    9286:	b2ad      	uxth	r5, r5
    9288:	b29b      	uxth	r3, r3
    928a:	0412      	lsls	r2, r2, #16
    928c:	d500      	bpl.n	9290 <bloomFilterAddressCheck+0x838>
    928e:	e3c1      	b.n	9a14 <bloomFilterAddressCheck+0xfbc>
    9290:	b29a      	uxth	r2, r3
    9292:	4dc8      	ldr	r5, [pc, #800]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9294:	0052      	lsls	r2, r2, #1
    9296:	4055      	eors	r5, r2
    9298:	005a      	lsls	r2, r3, #1
    929a:	b2ad      	uxth	r5, r5
    929c:	b292      	uxth	r2, r2
    929e:	041b      	lsls	r3, r3, #16
    92a0:	d500      	bpl.n	92a4 <bloomFilterAddressCheck+0x84c>
    92a2:	e3b5      	b.n	9a10 <bloomFilterAddressCheck+0xfb8>
    92a4:	4054      	eors	r4, r2
    92a6:	b224      	sxth	r4, r4
    92a8:	b2a2      	uxth	r2, r4
    92aa:	4bc2      	ldr	r3, [pc, #776]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    92ac:	0052      	lsls	r2, r2, #1
    92ae:	4053      	eors	r3, r2
    92b0:	b29d      	uxth	r5, r3
    92b2:	b293      	uxth	r3, r2
    92b4:	2c00      	cmp	r4, #0
    92b6:	da00      	bge.n	92ba <bloomFilterAddressCheck+0x862>
    92b8:	e3a8      	b.n	9a0c <bloomFilterAddressCheck+0xfb4>
    92ba:	4abe      	ldr	r2, [pc, #760]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    92bc:	b29c      	uxth	r4, r3
    92be:	0064      	lsls	r4, r4, #1
    92c0:	4054      	eors	r4, r2
    92c2:	005a      	lsls	r2, r3, #1
    92c4:	b2a4      	uxth	r4, r4
    92c6:	b292      	uxth	r2, r2
    92c8:	041b      	lsls	r3, r3, #16
    92ca:	d500      	bpl.n	92ce <bloomFilterAddressCheck+0x876>
    92cc:	e39c      	b.n	9a08 <bloomFilterAddressCheck+0xfb0>
    92ce:	4bb9      	ldr	r3, [pc, #740]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    92d0:	b294      	uxth	r4, r2
    92d2:	0064      	lsls	r4, r4, #1
    92d4:	405c      	eors	r4, r3
    92d6:	0053      	lsls	r3, r2, #1
    92d8:	b2a4      	uxth	r4, r4
    92da:	b29b      	uxth	r3, r3
    92dc:	0412      	lsls	r2, r2, #16
    92de:	d500      	bpl.n	92e2 <bloomFilterAddressCheck+0x88a>
    92e0:	e390      	b.n	9a04 <bloomFilterAddressCheck+0xfac>
    92e2:	4ab4      	ldr	r2, [pc, #720]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    92e4:	b29c      	uxth	r4, r3
    92e6:	0064      	lsls	r4, r4, #1
    92e8:	4054      	eors	r4, r2
    92ea:	005a      	lsls	r2, r3, #1
    92ec:	b2a4      	uxth	r4, r4
    92ee:	b292      	uxth	r2, r2
    92f0:	041b      	lsls	r3, r3, #16
    92f2:	d500      	bpl.n	92f6 <bloomFilterAddressCheck+0x89e>
    92f4:	e384      	b.n	9a00 <bloomFilterAddressCheck+0xfa8>
    92f6:	4baf      	ldr	r3, [pc, #700]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    92f8:	b294      	uxth	r4, r2
    92fa:	0064      	lsls	r4, r4, #1
    92fc:	405c      	eors	r4, r3
    92fe:	0053      	lsls	r3, r2, #1
    9300:	b2a4      	uxth	r4, r4
    9302:	b29b      	uxth	r3, r3
    9304:	0412      	lsls	r2, r2, #16
    9306:	d500      	bpl.n	930a <bloomFilterAddressCheck+0x8b2>
    9308:	e378      	b.n	99fc <bloomFilterAddressCheck+0xfa4>
    930a:	4aaa      	ldr	r2, [pc, #680]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    930c:	b29c      	uxth	r4, r3
    930e:	0064      	lsls	r4, r4, #1
    9310:	4054      	eors	r4, r2
    9312:	005a      	lsls	r2, r3, #1
    9314:	b2a4      	uxth	r4, r4
    9316:	b292      	uxth	r2, r2
    9318:	041b      	lsls	r3, r3, #16
    931a:	d500      	bpl.n	931e <bloomFilterAddressCheck+0x8c6>
    931c:	e36c      	b.n	99f8 <bloomFilterAddressCheck+0xfa0>
    931e:	4ba5      	ldr	r3, [pc, #660]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9320:	b294      	uxth	r4, r2
    9322:	0064      	lsls	r4, r4, #1
    9324:	405c      	eors	r4, r3
    9326:	0053      	lsls	r3, r2, #1
    9328:	b2a4      	uxth	r4, r4
    932a:	b29b      	uxth	r3, r3
    932c:	0412      	lsls	r2, r2, #16
    932e:	d500      	bpl.n	9332 <bloomFilterAddressCheck+0x8da>
    9330:	e360      	b.n	99f4 <bloomFilterAddressCheck+0xf9c>
    9332:	b29a      	uxth	r2, r3
    9334:	4c9f      	ldr	r4, [pc, #636]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9336:	0052      	lsls	r2, r2, #1
    9338:	4054      	eors	r4, r2
    933a:	005a      	lsls	r2, r3, #1
    933c:	b2a4      	uxth	r4, r4
    933e:	b292      	uxth	r2, r2
    9340:	041b      	lsls	r3, r3, #16
    9342:	d500      	bpl.n	9346 <bloomFilterAddressCheck+0x8ee>
    9344:	e354      	b.n	99f0 <bloomFilterAddressCheck+0xf98>
    9346:	4050      	eors	r0, r2
    9348:	b200      	sxth	r0, r0
    934a:	b282      	uxth	r2, r0
    934c:	4b99      	ldr	r3, [pc, #612]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    934e:	0052      	lsls	r2, r2, #1
    9350:	4053      	eors	r3, r2
    9352:	b29c      	uxth	r4, r3
    9354:	b293      	uxth	r3, r2
    9356:	2800      	cmp	r0, #0
    9358:	da00      	bge.n	935c <bloomFilterAddressCheck+0x904>
    935a:	e347      	b.n	99ec <bloomFilterAddressCheck+0xf94>
    935c:	4a95      	ldr	r2, [pc, #596]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    935e:	b298      	uxth	r0, r3
    9360:	0040      	lsls	r0, r0, #1
    9362:	4050      	eors	r0, r2
    9364:	005a      	lsls	r2, r3, #1
    9366:	b280      	uxth	r0, r0
    9368:	b292      	uxth	r2, r2
    936a:	041b      	lsls	r3, r3, #16
    936c:	d500      	bpl.n	9370 <bloomFilterAddressCheck+0x918>
    936e:	e33b      	b.n	99e8 <bloomFilterAddressCheck+0xf90>
    9370:	4b90      	ldr	r3, [pc, #576]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9372:	b290      	uxth	r0, r2
    9374:	0040      	lsls	r0, r0, #1
    9376:	4058      	eors	r0, r3
    9378:	0053      	lsls	r3, r2, #1
    937a:	b280      	uxth	r0, r0
    937c:	b29b      	uxth	r3, r3
    937e:	0412      	lsls	r2, r2, #16
    9380:	d500      	bpl.n	9384 <bloomFilterAddressCheck+0x92c>
    9382:	e32f      	b.n	99e4 <bloomFilterAddressCheck+0xf8c>
    9384:	4a8b      	ldr	r2, [pc, #556]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9386:	b298      	uxth	r0, r3
    9388:	0040      	lsls	r0, r0, #1
    938a:	4050      	eors	r0, r2
    938c:	005a      	lsls	r2, r3, #1
    938e:	b280      	uxth	r0, r0
    9390:	b292      	uxth	r2, r2
    9392:	041b      	lsls	r3, r3, #16
    9394:	d500      	bpl.n	9398 <bloomFilterAddressCheck+0x940>
    9396:	e323      	b.n	99e0 <bloomFilterAddressCheck+0xf88>
    9398:	4b86      	ldr	r3, [pc, #536]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    939a:	b290      	uxth	r0, r2
    939c:	0040      	lsls	r0, r0, #1
    939e:	4058      	eors	r0, r3
    93a0:	0053      	lsls	r3, r2, #1
    93a2:	b280      	uxth	r0, r0
    93a4:	b29b      	uxth	r3, r3
    93a6:	0412      	lsls	r2, r2, #16
    93a8:	d500      	bpl.n	93ac <bloomFilterAddressCheck+0x954>
    93aa:	e317      	b.n	99dc <bloomFilterAddressCheck+0xf84>
    93ac:	4a81      	ldr	r2, [pc, #516]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    93ae:	b298      	uxth	r0, r3
    93b0:	0040      	lsls	r0, r0, #1
    93b2:	4050      	eors	r0, r2
    93b4:	005a      	lsls	r2, r3, #1
    93b6:	b280      	uxth	r0, r0
    93b8:	b292      	uxth	r2, r2
    93ba:	041b      	lsls	r3, r3, #16
    93bc:	d500      	bpl.n	93c0 <bloomFilterAddressCheck+0x968>
    93be:	e30b      	b.n	99d8 <bloomFilterAddressCheck+0xf80>
    93c0:	4b7c      	ldr	r3, [pc, #496]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    93c2:	b290      	uxth	r0, r2
    93c4:	0040      	lsls	r0, r0, #1
    93c6:	4058      	eors	r0, r3
    93c8:	0053      	lsls	r3, r2, #1
    93ca:	b280      	uxth	r0, r0
    93cc:	b29b      	uxth	r3, r3
    93ce:	0412      	lsls	r2, r2, #16
    93d0:	d500      	bpl.n	93d4 <bloomFilterAddressCheck+0x97c>
    93d2:	e2ff      	b.n	99d4 <bloomFilterAddressCheck+0xf7c>
    93d4:	b29a      	uxth	r2, r3
    93d6:	4877      	ldr	r0, [pc, #476]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    93d8:	0052      	lsls	r2, r2, #1
    93da:	4050      	eors	r0, r2
    93dc:	005a      	lsls	r2, r3, #1
    93de:	b280      	uxth	r0, r0
    93e0:	b292      	uxth	r2, r2
    93e2:	041b      	lsls	r3, r3, #16
    93e4:	d500      	bpl.n	93e8 <bloomFilterAddressCheck+0x990>
    93e6:	e2f3      	b.n	99d0 <bloomFilterAddressCheck+0xf78>
    93e8:	4051      	eors	r1, r2
    93ea:	b209      	sxth	r1, r1
    93ec:	b28b      	uxth	r3, r1
    93ee:	4a71      	ldr	r2, [pc, #452]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    93f0:	005b      	lsls	r3, r3, #1
    93f2:	405a      	eors	r2, r3
    93f4:	b292      	uxth	r2, r2
    93f6:	2900      	cmp	r1, #0
    93f8:	da00      	bge.n	93fc <bloomFilterAddressCheck+0x9a4>
    93fa:	e2e7      	b.n	99cc <bloomFilterAddressCheck+0xf74>
    93fc:	4a6d      	ldr	r2, [pc, #436]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    93fe:	b299      	uxth	r1, r3
    9400:	0049      	lsls	r1, r1, #1
    9402:	4051      	eors	r1, r2
    9404:	b289      	uxth	r1, r1
    9406:	005a      	lsls	r2, r3, #1
    9408:	041b      	lsls	r3, r3, #16
    940a:	d500      	bpl.n	940e <bloomFilterAddressCheck+0x9b6>
    940c:	e2dc      	b.n	99c8 <bloomFilterAddressCheck+0xf70>
    940e:	b291      	uxth	r1, r2
    9410:	4b68      	ldr	r3, [pc, #416]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9412:	0049      	lsls	r1, r1, #1
    9414:	404b      	eors	r3, r1
    9416:	b29b      	uxth	r3, r3
    9418:	0051      	lsls	r1, r2, #1
    941a:	0412      	lsls	r2, r2, #16
    941c:	d500      	bpl.n	9420 <bloomFilterAddressCheck+0x9c8>
    941e:	e2d1      	b.n	99c4 <bloomFilterAddressCheck+0xf6c>
    9420:	b28a      	uxth	r2, r1
    9422:	4b64      	ldr	r3, [pc, #400]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9424:	0052      	lsls	r2, r2, #1
    9426:	4053      	eors	r3, r2
    9428:	b29b      	uxth	r3, r3
    942a:	004a      	lsls	r2, r1, #1
    942c:	0409      	lsls	r1, r1, #16
    942e:	d500      	bpl.n	9432 <bloomFilterAddressCheck+0x9da>
    9430:	e2c6      	b.n	99c0 <bloomFilterAddressCheck+0xf68>
    9432:	b291      	uxth	r1, r2
    9434:	4b5f      	ldr	r3, [pc, #380]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9436:	0049      	lsls	r1, r1, #1
    9438:	404b      	eors	r3, r1
    943a:	b29b      	uxth	r3, r3
    943c:	0051      	lsls	r1, r2, #1
    943e:	0412      	lsls	r2, r2, #16
    9440:	d500      	bpl.n	9444 <bloomFilterAddressCheck+0x9ec>
    9442:	e2bb      	b.n	99bc <bloomFilterAddressCheck+0xf64>
    9444:	b28a      	uxth	r2, r1
    9446:	4b5b      	ldr	r3, [pc, #364]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9448:	0052      	lsls	r2, r2, #1
    944a:	4053      	eors	r3, r2
    944c:	b29b      	uxth	r3, r3
    944e:	004a      	lsls	r2, r1, #1
    9450:	0409      	lsls	r1, r1, #16
    9452:	d500      	bpl.n	9456 <bloomFilterAddressCheck+0x9fe>
    9454:	e2b0      	b.n	99b8 <bloomFilterAddressCheck+0xf60>
    9456:	b291      	uxth	r1, r2
    9458:	4b56      	ldr	r3, [pc, #344]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    945a:	0049      	lsls	r1, r1, #1
    945c:	404b      	eors	r3, r1
    945e:	b29b      	uxth	r3, r3
    9460:	0051      	lsls	r1, r2, #1
    9462:	0412      	lsls	r2, r2, #16
    9464:	d500      	bpl.n	9468 <bloomFilterAddressCheck+0xa10>
    9466:	e2a5      	b.n	99b4 <bloomFilterAddressCheck+0xf5c>
    9468:	b28a      	uxth	r2, r1
    946a:	4b52      	ldr	r3, [pc, #328]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    946c:	0052      	lsls	r2, r2, #1
    946e:	4053      	eors	r3, r2
    9470:	b29b      	uxth	r3, r3
    9472:	004a      	lsls	r2, r1, #1
    9474:	0409      	lsls	r1, r1, #16
    9476:	d500      	bpl.n	947a <bloomFilterAddressCheck+0xa22>
    9478:	e29a      	b.n	99b0 <bloomFilterAddressCheck+0xf58>
    947a:	465b      	mov	r3, fp
    947c:	4053      	eors	r3, r2
    947e:	b21a      	sxth	r2, r3
    9480:	b293      	uxth	r3, r2
    9482:	494c      	ldr	r1, [pc, #304]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9484:	005b      	lsls	r3, r3, #1
    9486:	4059      	eors	r1, r3
    9488:	b289      	uxth	r1, r1
    948a:	2a00      	cmp	r2, #0
    948c:	da00      	bge.n	9490 <bloomFilterAddressCheck+0xa38>
    948e:	e28d      	b.n	99ac <bloomFilterAddressCheck+0xf54>
    9490:	b299      	uxth	r1, r3
    9492:	4a48      	ldr	r2, [pc, #288]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9494:	0049      	lsls	r1, r1, #1
    9496:	404a      	eors	r2, r1
    9498:	b292      	uxth	r2, r2
    949a:	0059      	lsls	r1, r3, #1
    949c:	041b      	lsls	r3, r3, #16
    949e:	d500      	bpl.n	94a2 <bloomFilterAddressCheck+0xa4a>
    94a0:	e282      	b.n	99a8 <bloomFilterAddressCheck+0xf50>
    94a2:	b28a      	uxth	r2, r1
    94a4:	4b43      	ldr	r3, [pc, #268]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    94a6:	0052      	lsls	r2, r2, #1
    94a8:	4053      	eors	r3, r2
    94aa:	b29b      	uxth	r3, r3
    94ac:	004a      	lsls	r2, r1, #1
    94ae:	0409      	lsls	r1, r1, #16
    94b0:	d500      	bpl.n	94b4 <bloomFilterAddressCheck+0xa5c>
    94b2:	e277      	b.n	99a4 <bloomFilterAddressCheck+0xf4c>
    94b4:	b291      	uxth	r1, r2
    94b6:	4b3f      	ldr	r3, [pc, #252]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    94b8:	0049      	lsls	r1, r1, #1
    94ba:	404b      	eors	r3, r1
    94bc:	b29b      	uxth	r3, r3
    94be:	0051      	lsls	r1, r2, #1
    94c0:	0412      	lsls	r2, r2, #16
    94c2:	d500      	bpl.n	94c6 <bloomFilterAddressCheck+0xa6e>
    94c4:	e26c      	b.n	99a0 <bloomFilterAddressCheck+0xf48>
    94c6:	b28a      	uxth	r2, r1
    94c8:	4b3a      	ldr	r3, [pc, #232]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    94ca:	0052      	lsls	r2, r2, #1
    94cc:	4053      	eors	r3, r2
    94ce:	b29b      	uxth	r3, r3
    94d0:	004a      	lsls	r2, r1, #1
    94d2:	0409      	lsls	r1, r1, #16
    94d4:	d500      	bpl.n	94d8 <bloomFilterAddressCheck+0xa80>
    94d6:	e261      	b.n	999c <bloomFilterAddressCheck+0xf44>
    94d8:	b291      	uxth	r1, r2
    94da:	4b36      	ldr	r3, [pc, #216]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    94dc:	0049      	lsls	r1, r1, #1
    94de:	404b      	eors	r3, r1
    94e0:	b29b      	uxth	r3, r3
    94e2:	0051      	lsls	r1, r2, #1
    94e4:	0412      	lsls	r2, r2, #16
    94e6:	d500      	bpl.n	94ea <bloomFilterAddressCheck+0xa92>
    94e8:	e242      	b.n	9970 <bloomFilterAddressCheck+0xf18>
    94ea:	b28a      	uxth	r2, r1
    94ec:	4b31      	ldr	r3, [pc, #196]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    94ee:	0052      	lsls	r2, r2, #1
    94f0:	4053      	eors	r3, r2
    94f2:	b29b      	uxth	r3, r3
    94f4:	004a      	lsls	r2, r1, #1
    94f6:	0409      	lsls	r1, r1, #16
    94f8:	d500      	bpl.n	94fc <bloomFilterAddressCheck+0xaa4>
    94fa:	e243      	b.n	9984 <bloomFilterAddressCheck+0xf2c>
    94fc:	b291      	uxth	r1, r2
    94fe:	4b2d      	ldr	r3, [pc, #180]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9500:	0049      	lsls	r1, r1, #1
    9502:	404b      	eors	r3, r1
    9504:	b29b      	uxth	r3, r3
    9506:	0055      	lsls	r5, r2, #1
    9508:	0412      	lsls	r2, r2, #16
    950a:	d500      	bpl.n	950e <bloomFilterAddressCheck+0xab6>
    950c:	e244      	b.n	9998 <bloomFilterAddressCheck+0xf40>
    950e:	9b01      	ldr	r3, [sp, #4]
    9510:	4a28      	ldr	r2, [pc, #160]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9512:	406b      	eors	r3, r5
    9514:	b21d      	sxth	r5, r3
    9516:	b2ab      	uxth	r3, r5
    9518:	005b      	lsls	r3, r3, #1
    951a:	405a      	eors	r2, r3
    951c:	b292      	uxth	r2, r2
    951e:	2d00      	cmp	r5, #0
    9520:	da00      	bge.n	9524 <bloomFilterAddressCheck+0xacc>
    9522:	e2a7      	b.n	9a74 <bloomFilterAddressCheck+0x101c>
    9524:	b299      	uxth	r1, r3
    9526:	4a23      	ldr	r2, [pc, #140]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9528:	0049      	lsls	r1, r1, #1
    952a:	404a      	eors	r2, r1
    952c:	b292      	uxth	r2, r2
    952e:	0059      	lsls	r1, r3, #1
    9530:	041b      	lsls	r3, r3, #16
    9532:	d500      	bpl.n	9536 <bloomFilterAddressCheck+0xade>
    9534:	e29c      	b.n	9a70 <bloomFilterAddressCheck+0x1018>
    9536:	b28a      	uxth	r2, r1
    9538:	4b1e      	ldr	r3, [pc, #120]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    953a:	0052      	lsls	r2, r2, #1
    953c:	4053      	eors	r3, r2
    953e:	b29b      	uxth	r3, r3
    9540:	004a      	lsls	r2, r1, #1
    9542:	0409      	lsls	r1, r1, #16
    9544:	d500      	bpl.n	9548 <bloomFilterAddressCheck+0xaf0>
    9546:	e291      	b.n	9a6c <bloomFilterAddressCheck+0x1014>
    9548:	b291      	uxth	r1, r2
    954a:	4b1a      	ldr	r3, [pc, #104]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    954c:	0049      	lsls	r1, r1, #1
    954e:	404b      	eors	r3, r1
    9550:	b29b      	uxth	r3, r3
    9552:	0051      	lsls	r1, r2, #1
    9554:	0412      	lsls	r2, r2, #16
    9556:	d500      	bpl.n	955a <bloomFilterAddressCheck+0xb02>
    9558:	e286      	b.n	9a68 <bloomFilterAddressCheck+0x1010>
    955a:	b28a      	uxth	r2, r1
    955c:	4b15      	ldr	r3, [pc, #84]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    955e:	0052      	lsls	r2, r2, #1
    9560:	4053      	eors	r3, r2
    9562:	b29b      	uxth	r3, r3
    9564:	004a      	lsls	r2, r1, #1
    9566:	0409      	lsls	r1, r1, #16
    9568:	d500      	bpl.n	956c <bloomFilterAddressCheck+0xb14>
    956a:	e27b      	b.n	9a64 <bloomFilterAddressCheck+0x100c>
    956c:	b291      	uxth	r1, r2
    956e:	4b11      	ldr	r3, [pc, #68]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9570:	0049      	lsls	r1, r1, #1
    9572:	404b      	eors	r3, r1
    9574:	b29b      	uxth	r3, r3
    9576:	0051      	lsls	r1, r2, #1
    9578:	0412      	lsls	r2, r2, #16
    957a:	d500      	bpl.n	957e <bloomFilterAddressCheck+0xb26>
    957c:	e270      	b.n	9a60 <bloomFilterAddressCheck+0x1008>
    957e:	b28a      	uxth	r2, r1
    9580:	4b0c      	ldr	r3, [pc, #48]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9582:	0052      	lsls	r2, r2, #1
    9584:	4053      	eors	r3, r2
    9586:	b29b      	uxth	r3, r3
    9588:	004a      	lsls	r2, r1, #1
    958a:	0409      	lsls	r1, r1, #16
    958c:	d500      	bpl.n	9590 <bloomFilterAddressCheck+0xb38>
    958e:	e265      	b.n	9a5c <bloomFilterAddressCheck+0x1004>
    9590:	b291      	uxth	r1, r2
    9592:	4b08      	ldr	r3, [pc, #32]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    9594:	0049      	lsls	r1, r1, #1
    9596:	404b      	eors	r3, r1
    9598:	b29b      	uxth	r3, r3
    959a:	0055      	lsls	r5, r2, #1
    959c:	0412      	lsls	r2, r2, #16
    959e:	d500      	bpl.n	95a2 <bloomFilterAddressCheck+0xb4a>
    95a0:	e25a      	b.n	9a58 <bloomFilterAddressCheck+0x1000>
    95a2:	9b02      	ldr	r3, [sp, #8]
    95a4:	4a03      	ldr	r2, [pc, #12]	; (95b4 <bloomFilterAddressCheck+0xb5c>)
    95a6:	406b      	eors	r3, r5
    95a8:	b21d      	sxth	r5, r3
    95aa:	b2ab      	uxth	r3, r5
    95ac:	005b      	lsls	r3, r3, #1
    95ae:	405a      	eors	r2, r3
    95b0:	b292      	uxth	r2, r2
    95b2:	e001      	b.n	95b8 <bloomFilterAddressCheck+0xb60>
    95b4:	ffff8005 	.word	0xffff8005
    95b8:	2d00      	cmp	r5, #0
    95ba:	da00      	bge.n	95be <bloomFilterAddressCheck+0xb66>
    95bc:	e24a      	b.n	9a54 <bloomFilterAddressCheck+0xffc>
    95be:	b299      	uxth	r1, r3
    95c0:	4ae8      	ldr	r2, [pc, #928]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    95c2:	0049      	lsls	r1, r1, #1
    95c4:	404a      	eors	r2, r1
    95c6:	b292      	uxth	r2, r2
    95c8:	0059      	lsls	r1, r3, #1
    95ca:	041b      	lsls	r3, r3, #16
    95cc:	d500      	bpl.n	95d0 <bloomFilterAddressCheck+0xb78>
    95ce:	e23f      	b.n	9a50 <bloomFilterAddressCheck+0xff8>
    95d0:	b28a      	uxth	r2, r1
    95d2:	4be4      	ldr	r3, [pc, #912]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    95d4:	0052      	lsls	r2, r2, #1
    95d6:	4053      	eors	r3, r2
    95d8:	b29b      	uxth	r3, r3
    95da:	004a      	lsls	r2, r1, #1
    95dc:	0409      	lsls	r1, r1, #16
    95de:	d500      	bpl.n	95e2 <bloomFilterAddressCheck+0xb8a>
    95e0:	e234      	b.n	9a4c <bloomFilterAddressCheck+0xff4>
    95e2:	b291      	uxth	r1, r2
    95e4:	4bdf      	ldr	r3, [pc, #892]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    95e6:	0049      	lsls	r1, r1, #1
    95e8:	404b      	eors	r3, r1
    95ea:	b29b      	uxth	r3, r3
    95ec:	0051      	lsls	r1, r2, #1
    95ee:	0412      	lsls	r2, r2, #16
    95f0:	d500      	bpl.n	95f4 <bloomFilterAddressCheck+0xb9c>
    95f2:	e229      	b.n	9a48 <bloomFilterAddressCheck+0xff0>
    95f4:	b28a      	uxth	r2, r1
    95f6:	4bdb      	ldr	r3, [pc, #876]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    95f8:	0052      	lsls	r2, r2, #1
    95fa:	4053      	eors	r3, r2
    95fc:	b29b      	uxth	r3, r3
    95fe:	004a      	lsls	r2, r1, #1
    9600:	0409      	lsls	r1, r1, #16
    9602:	d500      	bpl.n	9606 <bloomFilterAddressCheck+0xbae>
    9604:	e21e      	b.n	9a44 <bloomFilterAddressCheck+0xfec>
    9606:	b291      	uxth	r1, r2
    9608:	4bd6      	ldr	r3, [pc, #856]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    960a:	0049      	lsls	r1, r1, #1
    960c:	404b      	eors	r3, r1
    960e:	b29b      	uxth	r3, r3
    9610:	0051      	lsls	r1, r2, #1
    9612:	0412      	lsls	r2, r2, #16
    9614:	d500      	bpl.n	9618 <bloomFilterAddressCheck+0xbc0>
    9616:	e1ff      	b.n	9a18 <bloomFilterAddressCheck+0xfc0>
    9618:	b28a      	uxth	r2, r1
    961a:	4bd2      	ldr	r3, [pc, #840]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    961c:	0052      	lsls	r2, r2, #1
    961e:	4053      	eors	r3, r2
    9620:	b29b      	uxth	r3, r3
    9622:	0048      	lsls	r0, r1, #1
    9624:	040a      	lsls	r2, r1, #16
    9626:	d500      	bpl.n	962a <bloomFilterAddressCheck+0xbd2>
    9628:	e200      	b.n	9a2c <bloomFilterAddressCheck+0xfd4>
    962a:	b282      	uxth	r2, r0
    962c:	4bcd      	ldr	r3, [pc, #820]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    962e:	0052      	lsls	r2, r2, #1
    9630:	4053      	eors	r3, r2
    9632:	b29b      	uxth	r3, r3
    9634:	0042      	lsls	r2, r0, #1
    9636:	0401      	lsls	r1, r0, #16
    9638:	d500      	bpl.n	963c <bloomFilterAddressCheck+0xbe4>
    963a:	e201      	b.n	9a40 <bloomFilterAddressCheck+0xfe8>
    963c:	4653      	mov	r3, sl
    963e:	4053      	eors	r3, r2
    9640:	b21a      	sxth	r2, r3
    9642:	b291      	uxth	r1, r2
    9644:	4bc7      	ldr	r3, [pc, #796]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    9646:	0049      	lsls	r1, r1, #1
    9648:	404b      	eors	r3, r1
    964a:	b298      	uxth	r0, r3
    964c:	b28b      	uxth	r3, r1
    964e:	2a00      	cmp	r2, #0
    9650:	da00      	bge.n	9654 <bloomFilterAddressCheck+0xbfc>
    9652:	e21b      	b.n	9a8c <bloomFilterAddressCheck+0x1034>
    9654:	4ac3      	ldr	r2, [pc, #780]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    9656:	b299      	uxth	r1, r3
    9658:	0049      	lsls	r1, r1, #1
    965a:	4051      	eors	r1, r2
    965c:	005a      	lsls	r2, r3, #1
    965e:	b289      	uxth	r1, r1
    9660:	b292      	uxth	r2, r2
    9662:	041b      	lsls	r3, r3, #16
    9664:	d500      	bpl.n	9668 <bloomFilterAddressCheck+0xc10>
    9666:	e20f      	b.n	9a88 <bloomFilterAddressCheck+0x1030>
    9668:	4bbe      	ldr	r3, [pc, #760]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    966a:	b291      	uxth	r1, r2
    966c:	0049      	lsls	r1, r1, #1
    966e:	4059      	eors	r1, r3
    9670:	0053      	lsls	r3, r2, #1
    9672:	b289      	uxth	r1, r1
    9674:	b29b      	uxth	r3, r3
    9676:	0412      	lsls	r2, r2, #16
    9678:	d500      	bpl.n	967c <bloomFilterAddressCheck+0xc24>
    967a:	e203      	b.n	9a84 <bloomFilterAddressCheck+0x102c>
    967c:	4ab9      	ldr	r2, [pc, #740]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    967e:	b299      	uxth	r1, r3
    9680:	0049      	lsls	r1, r1, #1
    9682:	4051      	eors	r1, r2
    9684:	005a      	lsls	r2, r3, #1
    9686:	b289      	uxth	r1, r1
    9688:	b292      	uxth	r2, r2
    968a:	041b      	lsls	r3, r3, #16
    968c:	d500      	bpl.n	9690 <bloomFilterAddressCheck+0xc38>
    968e:	e1f7      	b.n	9a80 <bloomFilterAddressCheck+0x1028>
    9690:	4bb4      	ldr	r3, [pc, #720]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    9692:	b291      	uxth	r1, r2
    9694:	0049      	lsls	r1, r1, #1
    9696:	4059      	eors	r1, r3
    9698:	0053      	lsls	r3, r2, #1
    969a:	b289      	uxth	r1, r1
    969c:	b29b      	uxth	r3, r3
    969e:	0412      	lsls	r2, r2, #16
    96a0:	d500      	bpl.n	96a4 <bloomFilterAddressCheck+0xc4c>
    96a2:	e1eb      	b.n	9a7c <bloomFilterAddressCheck+0x1024>
    96a4:	4aaf      	ldr	r2, [pc, #700]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    96a6:	b299      	uxth	r1, r3
    96a8:	0049      	lsls	r1, r1, #1
    96aa:	4051      	eors	r1, r2
    96ac:	005a      	lsls	r2, r3, #1
    96ae:	b289      	uxth	r1, r1
    96b0:	b292      	uxth	r2, r2
    96b2:	041b      	lsls	r3, r3, #16
    96b4:	d500      	bpl.n	96b8 <bloomFilterAddressCheck+0xc60>
    96b6:	e1df      	b.n	9a78 <bloomFilterAddressCheck+0x1020>
    96b8:	b293      	uxth	r3, r2
    96ba:	4caa      	ldr	r4, [pc, #680]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    96bc:	005b      	lsls	r3, r3, #1
    96be:	405c      	eors	r4, r3
    96c0:	b2a1      	uxth	r1, r4
    96c2:	0054      	lsls	r4, r2, #1
    96c4:	b2a4      	uxth	r4, r4
    96c6:	0413      	lsls	r3, r2, #16
    96c8:	d500      	bpl.n	96cc <bloomFilterAddressCheck+0xc74>
    96ca:	e149      	b.n	9960 <bloomFilterAddressCheck+0xf08>
    96cc:	b223      	sxth	r3, r4
    96ce:	b2a2      	uxth	r2, r4
    96d0:	469b      	mov	fp, r3
    96d2:	4ba4      	ldr	r3, [pc, #656]	; (9964 <bloomFilterAddressCheck+0xf0c>)
    96d4:	0052      	lsls	r2, r2, #1
    96d6:	4053      	eors	r3, r2
    96d8:	00f5      	lsls	r5, r6, #3
    96da:	b29b      	uxth	r3, r3
    96dc:	0064      	lsls	r4, r4, #1
    96de:	3d01      	subs	r5, #1
    96e0:	4698      	mov	r8, r3
    96e2:	b2a4      	uxth	r4, r4
    96e4:	b2ed      	uxtb	r5, r5
    96e6:	2f00      	cmp	r7, #0
    96e8:	da00      	bge.n	96ec <bloomFilterAddressCheck+0xc94>
    96ea:	e136      	b.n	995a <bloomFilterAddressCheck+0xf02>
    96ec:	4648      	mov	r0, r9
    96ee:	4b9e      	ldr	r3, [pc, #632]	; (9968 <bloomFilterAddressCheck+0xf10>)
    96f0:	b280      	uxth	r0, r0
    96f2:	0029      	movs	r1, r5
    96f4:	469a      	mov	sl, r3
    96f6:	4798      	blx	r3
    96f8:	465b      	mov	r3, fp
    96fa:	4689      	mov	r9, r1
    96fc:	2b00      	cmp	r3, #0
    96fe:	da00      	bge.n	9702 <bloomFilterAddressCheck+0xcaa>
    9700:	e129      	b.n	9956 <bloomFilterAddressCheck+0xefe>
    9702:	b2a0      	uxth	r0, r4
    9704:	0029      	movs	r1, r5
    9706:	47d0      	blx	sl
    9708:	b2cb      	uxtb	r3, r1
    970a:	08db      	lsrs	r3, r3, #3
    970c:	9f03      	ldr	r7, [sp, #12]
    970e:	3301      	adds	r3, #1
    9710:	1af3      	subs	r3, r6, r3
    9712:	466a      	mov	r2, sp
    9714:	5cf8      	ldrb	r0, [r7, r3]
    9716:	464b      	mov	r3, r9
    9718:	7113      	strb	r3, [r2, #4]
    971a:	7913      	ldrb	r3, [r2, #4]
    971c:	2201      	movs	r2, #1
    971e:	08db      	lsrs	r3, r3, #3
    9720:	3301      	adds	r3, #1
    9722:	1af6      	subs	r6, r6, r3
    9724:	2407      	movs	r4, #7
    9726:	464b      	mov	r3, r9
    9728:	0015      	movs	r5, r2
    972a:	4023      	ands	r3, r4
    972c:	409d      	lsls	r5, r3
    972e:	5dbb      	ldrb	r3, [r7, r6]
    9730:	421d      	tst	r5, r3
    9732:	d006      	beq.n	9742 <bloomFilterAddressCheck+0xcea>
    9734:	4021      	ands	r1, r4
    9736:	408a      	lsls	r2, r1
    9738:	4002      	ands	r2, r0
    973a:	1e50      	subs	r0, r2, #1
    973c:	4182      	sbcs	r2, r0
    973e:	b2d3      	uxtb	r3, r2
    9740:	9300      	str	r3, [sp, #0]
    9742:	9800      	ldr	r0, [sp, #0]
    9744:	b007      	add	sp, #28
    9746:	bc3c      	pop	{r2, r3, r4, r5}
    9748:	4690      	mov	r8, r2
    974a:	4699      	mov	r9, r3
    974c:	46a2      	mov	sl, r4
    974e:	46ab      	mov	fp, r5
    9750:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9752:	1c1a      	adds	r2, r3, #0
    9754:	e4ef      	b.n	9136 <bloomFilterAddressCheck+0x6de>
    9756:	1c08      	adds	r0, r1, #0
    9758:	f7ff f9a2 	bl	8aa0 <bloomFilterAddressCheck+0x48>
    975c:	1c0c      	adds	r4, r1, #0
    975e:	b2a0      	uxth	r0, r4
    9760:	4982      	ldr	r1, [pc, #520]	; (996c <bloomFilterAddressCheck+0xf14>)
    9762:	0040      	lsls	r0, r0, #1
    9764:	4041      	eors	r1, r0
    9766:	b289      	uxth	r1, r1
    9768:	0060      	lsls	r0, r4, #1
    976a:	0423      	lsls	r3, r4, #16
    976c:	d401      	bmi.n	9772 <bloomFilterAddressCheck+0xd1a>
    976e:	f7ff f9ac 	bl	8aca <bloomFilterAddressCheck+0x72>
    9772:	1c08      	adds	r0, r1, #0
    9774:	b284      	uxth	r4, r0
    9776:	497d      	ldr	r1, [pc, #500]	; (996c <bloomFilterAddressCheck+0xf14>)
    9778:	0064      	lsls	r4, r4, #1
    977a:	4061      	eors	r1, r4
    977c:	b289      	uxth	r1, r1
    977e:	0044      	lsls	r4, r0, #1
    9780:	0403      	lsls	r3, r0, #16
    9782:	d401      	bmi.n	9788 <bloomFilterAddressCheck+0xd30>
    9784:	f7ff f9ab 	bl	8ade <bloomFilterAddressCheck+0x86>
    9788:	1c0c      	adds	r4, r1, #0
    978a:	b2a0      	uxth	r0, r4
    978c:	4977      	ldr	r1, [pc, #476]	; (996c <bloomFilterAddressCheck+0xf14>)
    978e:	0040      	lsls	r0, r0, #1
    9790:	4041      	eors	r1, r0
    9792:	b289      	uxth	r1, r1
    9794:	0060      	lsls	r0, r4, #1
    9796:	0423      	lsls	r3, r4, #16
    9798:	d401      	bmi.n	979e <bloomFilterAddressCheck+0xd46>
    979a:	f7ff f9aa 	bl	8af2 <bloomFilterAddressCheck+0x9a>
    979e:	1c08      	adds	r0, r1, #0
    97a0:	b284      	uxth	r4, r0
    97a2:	4972      	ldr	r1, [pc, #456]	; (996c <bloomFilterAddressCheck+0xf14>)
    97a4:	0064      	lsls	r4, r4, #1
    97a6:	4061      	eors	r1, r4
    97a8:	b289      	uxth	r1, r1
    97aa:	0044      	lsls	r4, r0, #1
    97ac:	0403      	lsls	r3, r0, #16
    97ae:	d401      	bmi.n	97b4 <bloomFilterAddressCheck+0xd5c>
    97b0:	f7ff f9a9 	bl	8b06 <bloomFilterAddressCheck+0xae>
    97b4:	1c0c      	adds	r4, r1, #0
    97b6:	b2a0      	uxth	r0, r4
    97b8:	496c      	ldr	r1, [pc, #432]	; (996c <bloomFilterAddressCheck+0xf14>)
    97ba:	0040      	lsls	r0, r0, #1
    97bc:	4041      	eors	r1, r0
    97be:	b289      	uxth	r1, r1
    97c0:	0060      	lsls	r0, r4, #1
    97c2:	0423      	lsls	r3, r4, #16
    97c4:	d401      	bmi.n	97ca <bloomFilterAddressCheck+0xd72>
    97c6:	f7ff f9a8 	bl	8b1a <bloomFilterAddressCheck+0xc2>
    97ca:	1c08      	adds	r0, r1, #0
    97cc:	f7ff f9a5 	bl	8b1a <bloomFilterAddressCheck+0xc2>
    97d0:	1c0d      	adds	r5, r1, #0
    97d2:	f7ff f9af 	bl	8b34 <bloomFilterAddressCheck+0xdc>
    97d6:	1c01      	adds	r1, r0, #0
    97d8:	b28d      	uxth	r5, r1
    97da:	4864      	ldr	r0, [pc, #400]	; (996c <bloomFilterAddressCheck+0xf14>)
    97dc:	006d      	lsls	r5, r5, #1
    97de:	4045      	eors	r5, r0
    97e0:	b2ad      	uxth	r5, r5
    97e2:	0048      	lsls	r0, r1, #1
    97e4:	040b      	lsls	r3, r1, #16
    97e6:	d401      	bmi.n	97ec <bloomFilterAddressCheck+0xd94>
    97e8:	f7ff f9b9 	bl	8b5e <bloomFilterAddressCheck+0x106>
    97ec:	1c28      	adds	r0, r5, #0
    97ee:	b285      	uxth	r5, r0
    97f0:	495e      	ldr	r1, [pc, #376]	; (996c <bloomFilterAddressCheck+0xf14>)
    97f2:	006d      	lsls	r5, r5, #1
    97f4:	4069      	eors	r1, r5
    97f6:	b289      	uxth	r1, r1
    97f8:	0045      	lsls	r5, r0, #1
    97fa:	0403      	lsls	r3, r0, #16
    97fc:	d401      	bmi.n	9802 <bloomFilterAddressCheck+0xdaa>
    97fe:	f7ff f9b8 	bl	8b72 <bloomFilterAddressCheck+0x11a>
    9802:	1c0d      	adds	r5, r1, #0
    9804:	b2a8      	uxth	r0, r5
    9806:	4959      	ldr	r1, [pc, #356]	; (996c <bloomFilterAddressCheck+0xf14>)
    9808:	0040      	lsls	r0, r0, #1
    980a:	4041      	eors	r1, r0
    980c:	b289      	uxth	r1, r1
    980e:	0068      	lsls	r0, r5, #1
    9810:	042b      	lsls	r3, r5, #16
    9812:	d401      	bmi.n	9818 <bloomFilterAddressCheck+0xdc0>
    9814:	f7ff f9b7 	bl	8b86 <bloomFilterAddressCheck+0x12e>
    9818:	1c08      	adds	r0, r1, #0
    981a:	b285      	uxth	r5, r0
    981c:	4953      	ldr	r1, [pc, #332]	; (996c <bloomFilterAddressCheck+0xf14>)
    981e:	006d      	lsls	r5, r5, #1
    9820:	4069      	eors	r1, r5
    9822:	b289      	uxth	r1, r1
    9824:	0045      	lsls	r5, r0, #1
    9826:	0403      	lsls	r3, r0, #16
    9828:	d401      	bmi.n	982e <bloomFilterAddressCheck+0xdd6>
    982a:	f7ff f9b6 	bl	8b9a <bloomFilterAddressCheck+0x142>
    982e:	1c0d      	adds	r5, r1, #0
    9830:	b2a8      	uxth	r0, r5
    9832:	494e      	ldr	r1, [pc, #312]	; (996c <bloomFilterAddressCheck+0xf14>)
    9834:	0040      	lsls	r0, r0, #1
    9836:	4041      	eors	r1, r0
    9838:	b289      	uxth	r1, r1
    983a:	0068      	lsls	r0, r5, #1
    983c:	042b      	lsls	r3, r5, #16
    983e:	d401      	bmi.n	9844 <bloomFilterAddressCheck+0xdec>
    9840:	f7ff f9b5 	bl	8bae <bloomFilterAddressCheck+0x156>
    9844:	1c08      	adds	r0, r1, #0
    9846:	b285      	uxth	r5, r0
    9848:	4948      	ldr	r1, [pc, #288]	; (996c <bloomFilterAddressCheck+0xf14>)
    984a:	006d      	lsls	r5, r5, #1
    984c:	4069      	eors	r1, r5
    984e:	b289      	uxth	r1, r1
    9850:	0045      	lsls	r5, r0, #1
    9852:	0403      	lsls	r3, r0, #16
    9854:	d401      	bmi.n	985a <bloomFilterAddressCheck+0xe02>
    9856:	f7ff f9b4 	bl	8bc2 <bloomFilterAddressCheck+0x16a>
    985a:	1c0d      	adds	r5, r1, #0
    985c:	f7ff f9b1 	bl	8bc2 <bloomFilterAddressCheck+0x16a>
    9860:	4689      	mov	r9, r1
    9862:	f7ff f9bc 	bl	8bde <bloomFilterAddressCheck+0x186>
    9866:	4651      	mov	r1, sl
    9868:	f7ff f9c9 	bl	8bfe <bloomFilterAddressCheck+0x1a6>
    986c:	464d      	mov	r5, r9
    986e:	f7ff f9d3 	bl	8c18 <bloomFilterAddressCheck+0x1c0>
    9872:	4689      	mov	r9, r1
    9874:	f7ff f9dd 	bl	8c32 <bloomFilterAddressCheck+0x1da>
    9878:	1c0d      	adds	r5, r1, #0
    987a:	f7ff f9e9 	bl	8c50 <bloomFilterAddressCheck+0x1f8>
    987e:	4689      	mov	r9, r1
    9880:	f7ff f9f3 	bl	8c6a <bloomFilterAddressCheck+0x212>
    9884:	1c0d      	adds	r5, r1, #0
    9886:	f7ff f9ff 	bl	8c88 <bloomFilterAddressCheck+0x230>
    988a:	468a      	mov	sl, r1
    988c:	f7ff fa09 	bl	8ca2 <bloomFilterAddressCheck+0x24a>
    9890:	464d      	mov	r5, r9
    9892:	f7ff fa19 	bl	8cc8 <bloomFilterAddressCheck+0x270>
    9896:	4655      	mov	r5, sl
    9898:	f7ff fa26 	bl	8ce8 <bloomFilterAddressCheck+0x290>
    989c:	46d1      	mov	r9, sl
    989e:	f7ff fa36 	bl	8d0e <bloomFilterAddressCheck+0x2b6>
    98a2:	46aa      	mov	sl, r5
    98a4:	f7ff fa43 	bl	8d2e <bloomFilterAddressCheck+0x2d6>
    98a8:	46a9      	mov	r9, r5
    98aa:	f7ff fa50 	bl	8d4e <bloomFilterAddressCheck+0x2f6>
    98ae:	46aa      	mov	sl, r5
    98b0:	f7ff fa5d 	bl	8d6e <bloomFilterAddressCheck+0x316>
    98b4:	46a9      	mov	r9, r5
    98b6:	f7ff fa6a 	bl	8d8e <bloomFilterAddressCheck+0x336>
    98ba:	46aa      	mov	sl, r5
    98bc:	f7ff fa77 	bl	8dae <bloomFilterAddressCheck+0x356>
    98c0:	464d      	mov	r5, r9
    98c2:	f7ff fa87 	bl	8dd4 <bloomFilterAddressCheck+0x37c>
    98c6:	4655      	mov	r5, sl
    98c8:	f7ff fa99 	bl	8dfe <bloomFilterAddressCheck+0x3a6>
    98cc:	46d1      	mov	r9, sl
    98ce:	f7ff faa7 	bl	8e20 <bloomFilterAddressCheck+0x3c8>
    98d2:	46aa      	mov	sl, r5
    98d4:	f7ff faba 	bl	8e4c <bloomFilterAddressCheck+0x3f4>
    98d8:	46a9      	mov	r9, r5
    98da:	f7ff fac7 	bl	8e6c <bloomFilterAddressCheck+0x414>
    98de:	46aa      	mov	sl, r5
    98e0:	f7ff fad4 	bl	8e8c <bloomFilterAddressCheck+0x434>
    98e4:	46a9      	mov	r9, r5
    98e6:	f7ff fae1 	bl	8eac <bloomFilterAddressCheck+0x454>
    98ea:	46aa      	mov	sl, r5
    98ec:	f7ff faee 	bl	8ecc <bloomFilterAddressCheck+0x474>
    98f0:	464d      	mov	r5, r9
    98f2:	f7ff fafe 	bl	8ef2 <bloomFilterAddressCheck+0x49a>
    98f6:	4655      	mov	r5, sl
    98f8:	f7ff fb10 	bl	8f1c <bloomFilterAddressCheck+0x4c4>
    98fc:	46d1      	mov	r9, sl
    98fe:	f7ff fb1e 	bl	8f3e <bloomFilterAddressCheck+0x4e6>
    9902:	46aa      	mov	sl, r5
    9904:	f7ff fb2b 	bl	8f5e <bloomFilterAddressCheck+0x506>
    9908:	46a9      	mov	r9, r5
    990a:	f7ff fb38 	bl	8f7e <bloomFilterAddressCheck+0x526>
    990e:	46aa      	mov	sl, r5
    9910:	f7ff fb45 	bl	8f9e <bloomFilterAddressCheck+0x546>
    9914:	46a9      	mov	r9, r5
    9916:	f7ff fb52 	bl	8fbe <bloomFilterAddressCheck+0x566>
    991a:	46aa      	mov	sl, r5
    991c:	f7ff fb5f 	bl	8fde <bloomFilterAddressCheck+0x586>
    9920:	464d      	mov	r5, r9
    9922:	f7ff fb6f 	bl	9004 <bloomFilterAddressCheck+0x5ac>
    9926:	4655      	mov	r5, sl
    9928:	f7ff fb81 	bl	902e <bloomFilterAddressCheck+0x5d6>
    992c:	46ca      	mov	sl, r9
    992e:	f7ff fb8f 	bl	9050 <bloomFilterAddressCheck+0x5f8>
    9932:	46a9      	mov	r9, r5
    9934:	f7ff fb9c 	bl	9070 <bloomFilterAddressCheck+0x618>
    9938:	46aa      	mov	sl, r5
    993a:	f7ff fba9 	bl	9090 <bloomFilterAddressCheck+0x638>
    993e:	46a9      	mov	r9, r5
    9940:	f7ff fbb6 	bl	90b0 <bloomFilterAddressCheck+0x658>
    9944:	46aa      	mov	sl, r5
    9946:	f7ff fbc3 	bl	90d0 <bloomFilterAddressCheck+0x678>
    994a:	46a9      	mov	r9, r5
    994c:	f7ff fbd0 	bl	90f0 <bloomFilterAddressCheck+0x698>
    9950:	1c2a      	adds	r2, r5, #0
    9952:	f7ff fbdf 	bl	9114 <bloomFilterAddressCheck+0x6bc>
    9956:	4644      	mov	r4, r8
    9958:	e6d3      	b.n	9702 <bloomFilterAddressCheck+0xcaa>
    995a:	466b      	mov	r3, sp
    995c:	8a98      	ldrh	r0, [r3, #20]
    995e:	e6c6      	b.n	96ee <bloomFilterAddressCheck+0xc96>
    9960:	1c0c      	adds	r4, r1, #0
    9962:	e6b3      	b.n	96cc <bloomFilterAddressCheck+0xc74>
    9964:	ffff8005 	.word	0xffff8005
    9968:	0000c6d9 	.word	0x0000c6d9
    996c:	00001021 	.word	0x00001021
    9970:	1c19      	adds	r1, r3, #0
    9972:	b28a      	uxth	r2, r1
    9974:	4b52      	ldr	r3, [pc, #328]	; (9ac0 <bloomFilterAddressCheck+0x1068>)
    9976:	0052      	lsls	r2, r2, #1
    9978:	4053      	eors	r3, r2
    997a:	b29b      	uxth	r3, r3
    997c:	004a      	lsls	r2, r1, #1
    997e:	0409      	lsls	r1, r1, #16
    9980:	d400      	bmi.n	9984 <bloomFilterAddressCheck+0xf2c>
    9982:	e5bb      	b.n	94fc <bloomFilterAddressCheck+0xaa4>
    9984:	1c1a      	adds	r2, r3, #0
    9986:	b291      	uxth	r1, r2
    9988:	4b4d      	ldr	r3, [pc, #308]	; (9ac0 <bloomFilterAddressCheck+0x1068>)
    998a:	0049      	lsls	r1, r1, #1
    998c:	404b      	eors	r3, r1
    998e:	b29b      	uxth	r3, r3
    9990:	0055      	lsls	r5, r2, #1
    9992:	0412      	lsls	r2, r2, #16
    9994:	d400      	bmi.n	9998 <bloomFilterAddressCheck+0xf40>
    9996:	e5ba      	b.n	950e <bloomFilterAddressCheck+0xab6>
    9998:	1c1d      	adds	r5, r3, #0
    999a:	e5b8      	b.n	950e <bloomFilterAddressCheck+0xab6>
    999c:	1c1a      	adds	r2, r3, #0
    999e:	e59b      	b.n	94d8 <bloomFilterAddressCheck+0xa80>
    99a0:	1c19      	adds	r1, r3, #0
    99a2:	e590      	b.n	94c6 <bloomFilterAddressCheck+0xa6e>
    99a4:	1c1a      	adds	r2, r3, #0
    99a6:	e585      	b.n	94b4 <bloomFilterAddressCheck+0xa5c>
    99a8:	1c11      	adds	r1, r2, #0
    99aa:	e57a      	b.n	94a2 <bloomFilterAddressCheck+0xa4a>
    99ac:	1c0b      	adds	r3, r1, #0
    99ae:	e56f      	b.n	9490 <bloomFilterAddressCheck+0xa38>
    99b0:	1c1a      	adds	r2, r3, #0
    99b2:	e562      	b.n	947a <bloomFilterAddressCheck+0xa22>
    99b4:	1c19      	adds	r1, r3, #0
    99b6:	e557      	b.n	9468 <bloomFilterAddressCheck+0xa10>
    99b8:	1c1a      	adds	r2, r3, #0
    99ba:	e54c      	b.n	9456 <bloomFilterAddressCheck+0x9fe>
    99bc:	1c19      	adds	r1, r3, #0
    99be:	e541      	b.n	9444 <bloomFilterAddressCheck+0x9ec>
    99c0:	1c1a      	adds	r2, r3, #0
    99c2:	e536      	b.n	9432 <bloomFilterAddressCheck+0x9da>
    99c4:	1c19      	adds	r1, r3, #0
    99c6:	e52b      	b.n	9420 <bloomFilterAddressCheck+0x9c8>
    99c8:	1c0a      	adds	r2, r1, #0
    99ca:	e520      	b.n	940e <bloomFilterAddressCheck+0x9b6>
    99cc:	1c13      	adds	r3, r2, #0
    99ce:	e515      	b.n	93fc <bloomFilterAddressCheck+0x9a4>
    99d0:	1c02      	adds	r2, r0, #0
    99d2:	e509      	b.n	93e8 <bloomFilterAddressCheck+0x990>
    99d4:	1c03      	adds	r3, r0, #0
    99d6:	e4fd      	b.n	93d4 <bloomFilterAddressCheck+0x97c>
    99d8:	1c02      	adds	r2, r0, #0
    99da:	e4f1      	b.n	93c0 <bloomFilterAddressCheck+0x968>
    99dc:	1c03      	adds	r3, r0, #0
    99de:	e4e5      	b.n	93ac <bloomFilterAddressCheck+0x954>
    99e0:	1c02      	adds	r2, r0, #0
    99e2:	e4d9      	b.n	9398 <bloomFilterAddressCheck+0x940>
    99e4:	1c03      	adds	r3, r0, #0
    99e6:	e4cd      	b.n	9384 <bloomFilterAddressCheck+0x92c>
    99e8:	1c02      	adds	r2, r0, #0
    99ea:	e4c1      	b.n	9370 <bloomFilterAddressCheck+0x918>
    99ec:	1c23      	adds	r3, r4, #0
    99ee:	e4b5      	b.n	935c <bloomFilterAddressCheck+0x904>
    99f0:	1c22      	adds	r2, r4, #0
    99f2:	e4a8      	b.n	9346 <bloomFilterAddressCheck+0x8ee>
    99f4:	1c23      	adds	r3, r4, #0
    99f6:	e49c      	b.n	9332 <bloomFilterAddressCheck+0x8da>
    99f8:	1c22      	adds	r2, r4, #0
    99fa:	e490      	b.n	931e <bloomFilterAddressCheck+0x8c6>
    99fc:	1c23      	adds	r3, r4, #0
    99fe:	e484      	b.n	930a <bloomFilterAddressCheck+0x8b2>
    9a00:	1c22      	adds	r2, r4, #0
    9a02:	e478      	b.n	92f6 <bloomFilterAddressCheck+0x89e>
    9a04:	1c23      	adds	r3, r4, #0
    9a06:	e46c      	b.n	92e2 <bloomFilterAddressCheck+0x88a>
    9a08:	1c22      	adds	r2, r4, #0
    9a0a:	e460      	b.n	92ce <bloomFilterAddressCheck+0x876>
    9a0c:	1c2b      	adds	r3, r5, #0
    9a0e:	e454      	b.n	92ba <bloomFilterAddressCheck+0x862>
    9a10:	1c2a      	adds	r2, r5, #0
    9a12:	e447      	b.n	92a4 <bloomFilterAddressCheck+0x84c>
    9a14:	1c2b      	adds	r3, r5, #0
    9a16:	e43b      	b.n	9290 <bloomFilterAddressCheck+0x838>
    9a18:	1c19      	adds	r1, r3, #0
    9a1a:	b28a      	uxth	r2, r1
    9a1c:	4b28      	ldr	r3, [pc, #160]	; (9ac0 <bloomFilterAddressCheck+0x1068>)
    9a1e:	0052      	lsls	r2, r2, #1
    9a20:	4053      	eors	r3, r2
    9a22:	b29b      	uxth	r3, r3
    9a24:	0048      	lsls	r0, r1, #1
    9a26:	040a      	lsls	r2, r1, #16
    9a28:	d400      	bmi.n	9a2c <bloomFilterAddressCheck+0xfd4>
    9a2a:	e5fe      	b.n	962a <bloomFilterAddressCheck+0xbd2>
    9a2c:	1c18      	adds	r0, r3, #0
    9a2e:	b282      	uxth	r2, r0
    9a30:	4b23      	ldr	r3, [pc, #140]	; (9ac0 <bloomFilterAddressCheck+0x1068>)
    9a32:	0052      	lsls	r2, r2, #1
    9a34:	4053      	eors	r3, r2
    9a36:	b29b      	uxth	r3, r3
    9a38:	0042      	lsls	r2, r0, #1
    9a3a:	0401      	lsls	r1, r0, #16
    9a3c:	d400      	bmi.n	9a40 <bloomFilterAddressCheck+0xfe8>
    9a3e:	e5fd      	b.n	963c <bloomFilterAddressCheck+0xbe4>
    9a40:	1c1a      	adds	r2, r3, #0
    9a42:	e5fb      	b.n	963c <bloomFilterAddressCheck+0xbe4>
    9a44:	1c1a      	adds	r2, r3, #0
    9a46:	e5de      	b.n	9606 <bloomFilterAddressCheck+0xbae>
    9a48:	1c19      	adds	r1, r3, #0
    9a4a:	e5d3      	b.n	95f4 <bloomFilterAddressCheck+0xb9c>
    9a4c:	1c1a      	adds	r2, r3, #0
    9a4e:	e5c8      	b.n	95e2 <bloomFilterAddressCheck+0xb8a>
    9a50:	1c11      	adds	r1, r2, #0
    9a52:	e5bd      	b.n	95d0 <bloomFilterAddressCheck+0xb78>
    9a54:	1c13      	adds	r3, r2, #0
    9a56:	e5b2      	b.n	95be <bloomFilterAddressCheck+0xb66>
    9a58:	1c1d      	adds	r5, r3, #0
    9a5a:	e5a2      	b.n	95a2 <bloomFilterAddressCheck+0xb4a>
    9a5c:	1c1a      	adds	r2, r3, #0
    9a5e:	e597      	b.n	9590 <bloomFilterAddressCheck+0xb38>
    9a60:	1c19      	adds	r1, r3, #0
    9a62:	e58c      	b.n	957e <bloomFilterAddressCheck+0xb26>
    9a64:	1c1a      	adds	r2, r3, #0
    9a66:	e581      	b.n	956c <bloomFilterAddressCheck+0xb14>
    9a68:	1c19      	adds	r1, r3, #0
    9a6a:	e576      	b.n	955a <bloomFilterAddressCheck+0xb02>
    9a6c:	1c1a      	adds	r2, r3, #0
    9a6e:	e56b      	b.n	9548 <bloomFilterAddressCheck+0xaf0>
    9a70:	1c11      	adds	r1, r2, #0
    9a72:	e560      	b.n	9536 <bloomFilterAddressCheck+0xade>
    9a74:	1c13      	adds	r3, r2, #0
    9a76:	e555      	b.n	9524 <bloomFilterAddressCheck+0xacc>
    9a78:	1c0a      	adds	r2, r1, #0
    9a7a:	e61d      	b.n	96b8 <bloomFilterAddressCheck+0xc60>
    9a7c:	1c0b      	adds	r3, r1, #0
    9a7e:	e611      	b.n	96a4 <bloomFilterAddressCheck+0xc4c>
    9a80:	1c0a      	adds	r2, r1, #0
    9a82:	e605      	b.n	9690 <bloomFilterAddressCheck+0xc38>
    9a84:	1c0b      	adds	r3, r1, #0
    9a86:	e5f9      	b.n	967c <bloomFilterAddressCheck+0xc24>
    9a88:	1c0a      	adds	r2, r1, #0
    9a8a:	e5ed      	b.n	9668 <bloomFilterAddressCheck+0xc10>
    9a8c:	1c03      	adds	r3, r0, #0
    9a8e:	e5e1      	b.n	9654 <bloomFilterAddressCheck+0xbfc>
    9a90:	1c2a      	adds	r2, r5, #0
    9a92:	f7ff fbf3 	bl	927c <bloomFilterAddressCheck+0x824>
    9a96:	1c2b      	adds	r3, r5, #0
    9a98:	f7ff fbe5 	bl	9266 <bloomFilterAddressCheck+0x80e>
    9a9c:	1c2a      	adds	r2, r5, #0
    9a9e:	f7ff fbd7 	bl	9250 <bloomFilterAddressCheck+0x7f8>
    9aa2:	1c2b      	adds	r3, r5, #0
    9aa4:	f7ff fbc9 	bl	923a <bloomFilterAddressCheck+0x7e2>
    9aa8:	1c2a      	adds	r2, r5, #0
    9aaa:	f7ff fbbb 	bl	9224 <bloomFilterAddressCheck+0x7cc>
    9aae:	1c13      	adds	r3, r2, #0
    9ab0:	f7ff fbac 	bl	920c <bloomFilterAddressCheck+0x7b4>
    9ab4:	464a      	mov	r2, r9
    9ab6:	f7ff fb8e 	bl	91d6 <bloomFilterAddressCheck+0x77e>
    9aba:	1c2a      	adds	r2, r5, #0
    9abc:	f7ff fb4a 	bl	9154 <bloomFilterAddressCheck+0x6fc>
    9ac0:	ffff8005 	.word	0xffff8005

00009ac4 <handleCommissiongMessage>:
    9ac4:	b510      	push	{r4, lr}
    9ac6:	780b      	ldrb	r3, [r1, #0]
    9ac8:	2b21      	cmp	r3, #33	; 0x21
    9aca:	d105      	bne.n	9ad8 <handleCommissiongMessage+0x14>
    9acc:	88c3      	ldrh	r3, [r0, #6]
    9ace:	2b00      	cmp	r3, #0
    9ad0:	d102      	bne.n	9ad8 <handleCommissiongMessage+0x14>
    9ad2:	784b      	ldrb	r3, [r1, #1]
    9ad4:	2b08      	cmp	r3, #8
    9ad6:	d000      	beq.n	9ada <handleCommissiongMessage+0x16>
    9ad8:	bd10      	pop	{r4, pc}
    9ada:	3102      	adds	r1, #2
    9adc:	2208      	movs	r2, #8
    9ade:	4b02      	ldr	r3, [pc, #8]	; (9ae8 <handleCommissiongMessage+0x24>)
    9ae0:	4802      	ldr	r0, [pc, #8]	; (9aec <handleCommissiongMessage+0x28>)
    9ae2:	4798      	blx	r3
    9ae4:	e7f8      	b.n	9ad8 <handleCommissiongMessage+0x14>
    9ae6:	46c0      	nop			; (mov r8, r8)
    9ae8:	0000c79f 	.word	0x0000c79f
    9aec:	200037c8 	.word	0x200037c8

00009af0 <MiApp_SubscribeDataIndicationCallback>:
    9af0:	2800      	cmp	r0, #0
    9af2:	d003      	beq.n	9afc <MiApp_SubscribeDataIndicationCallback+0xc>
    9af4:	4b02      	ldr	r3, [pc, #8]	; (9b00 <MiApp_SubscribeDataIndicationCallback+0x10>)
    9af6:	6018      	str	r0, [r3, #0]
    9af8:	2001      	movs	r0, #1
    9afa:	4770      	bx	lr
    9afc:	2000      	movs	r0, #0
    9afe:	e7fc      	b.n	9afa <MiApp_SubscribeDataIndicationCallback+0xa>
    9b00:	200009ec 	.word	0x200009ec

00009b04 <prepareGenericHeader>:
    9b04:	b510      	push	{r4, lr}
    9b06:	2403      	movs	r4, #3
    9b08:	7018      	strb	r0, [r3, #0]
    9b0a:	7858      	ldrb	r0, [r3, #1]
    9b0c:	809a      	strh	r2, [r3, #4]
    9b0e:	43a0      	bics	r0, r4
    9b10:	2401      	movs	r4, #1
    9b12:	4304      	orrs	r4, r0
    9b14:	20f7      	movs	r0, #247	; 0xf7
    9b16:	4020      	ands	r0, r4
    9b18:	2404      	movs	r4, #4
    9b1a:	4320      	orrs	r0, r4
    9b1c:	2447      	movs	r4, #71	; 0x47
    9b1e:	4020      	ands	r0, r4
    9b20:	7058      	strb	r0, [r3, #1]
    9b22:	4802      	ldr	r0, [pc, #8]	; (9b2c <prepareGenericHeader+0x28>)
    9b24:	80d9      	strh	r1, [r3, #6]
    9b26:	8800      	ldrh	r0, [r0, #0]
    9b28:	8058      	strh	r0, [r3, #2]
    9b2a:	bd10      	pop	{r4, pc}
    9b2c:	20003784 	.word	0x20003784

00009b30 <generalFrameConstruct>:
    9b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9b32:	000c      	movs	r4, r1
    9b34:	7802      	ldrb	r2, [r0, #0]
    9b36:	0003      	movs	r3, r0
    9b38:	700a      	strb	r2, [r1, #0]
    9b3a:	7842      	ldrb	r2, [r0, #1]
    9b3c:	704a      	strb	r2, [r1, #1]
    9b3e:	491d      	ldr	r1, [pc, #116]	; (9bb4 <generalFrameConstruct+0x84>)
    9b40:	780a      	ldrb	r2, [r1, #0]
    9b42:	3201      	adds	r2, #1
    9b44:	b2d2      	uxtb	r2, r2
    9b46:	70a2      	strb	r2, [r4, #2]
    9b48:	700a      	strb	r2, [r1, #0]
    9b4a:	7842      	ldrb	r2, [r0, #1]
    9b4c:	0691      	lsls	r1, r2, #26
    9b4e:	d42b      	bmi.n	9ba8 <generalFrameConstruct+0x78>
    9b50:	8842      	ldrh	r2, [r0, #2]
    9b52:	2516      	movs	r5, #22
    9b54:	70e2      	strb	r2, [r4, #3]
    9b56:	8842      	ldrh	r2, [r0, #2]
    9b58:	260e      	movs	r6, #14
    9b5a:	0a12      	lsrs	r2, r2, #8
    9b5c:	7122      	strb	r2, [r4, #4]
    9b5e:	8882      	ldrh	r2, [r0, #4]
    9b60:	210a      	movs	r1, #10
    9b62:	7162      	strb	r2, [r4, #5]
    9b64:	8882      	ldrh	r2, [r0, #4]
    9b66:	2709      	movs	r7, #9
    9b68:	0a12      	lsrs	r2, r2, #8
    9b6a:	71a2      	strb	r2, [r4, #6]
    9b6c:	88c2      	ldrh	r2, [r0, #6]
    9b6e:	71e2      	strb	r2, [r4, #7]
    9b70:	88c2      	ldrh	r2, [r0, #6]
    9b72:	0a12      	lsrs	r2, r2, #8
    9b74:	7222      	strb	r2, [r4, #8]
    9b76:	7842      	ldrb	r2, [r0, #1]
    9b78:	2009      	movs	r0, #9
    9b7a:	0752      	lsls	r2, r2, #29
    9b7c:	d513      	bpl.n	9ba6 <generalFrameConstruct+0x76>
    9b7e:	4a0e      	ldr	r2, [pc, #56]	; (9bb8 <generalFrameConstruct+0x88>)
    9b80:	6810      	ldr	r0, [r2, #0]
    9b82:	2220      	movs	r2, #32
    9b84:	5c82      	ldrb	r2, [r0, r2]
    9b86:	480d      	ldr	r0, [pc, #52]	; (9bbc <generalFrameConstruct+0x8c>)
    9b88:	741a      	strb	r2, [r3, #16]
    9b8a:	6800      	ldr	r0, [r0, #0]
    9b8c:	3314      	adds	r3, #20
    9b8e:	6018      	str	r0, [r3, #0]
    9b90:	55e2      	strb	r2, [r4, r7]
    9b92:	1860      	adds	r0, r4, r1
    9b94:	2204      	movs	r2, #4
    9b96:	0019      	movs	r1, r3
    9b98:	4f09      	ldr	r7, [pc, #36]	; (9bc0 <generalFrameConstruct+0x90>)
    9b9a:	47b8      	blx	r7
    9b9c:	19a0      	adds	r0, r4, r6
    9b9e:	2208      	movs	r2, #8
    9ba0:	4908      	ldr	r1, [pc, #32]	; (9bc4 <generalFrameConstruct+0x94>)
    9ba2:	47b8      	blx	r7
    9ba4:	0028      	movs	r0, r5
    9ba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9ba8:	2510      	movs	r5, #16
    9baa:	2608      	movs	r6, #8
    9bac:	2104      	movs	r1, #4
    9bae:	2703      	movs	r7, #3
    9bb0:	2003      	movs	r0, #3
    9bb2:	e7e2      	b.n	9b7a <generalFrameConstruct+0x4a>
    9bb4:	2000376c 	.word	0x2000376c
    9bb8:	20003754 	.word	0x20003754
    9bbc:	200037e0 	.word	0x200037e0
    9bc0:	0000c79f 	.word	0x0000c79f
    9bc4:	200000d0 	.word	0x200000d0

00009bc8 <frameTransmit>:
    9bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    9bca:	4657      	mov	r7, sl
    9bcc:	464e      	mov	r6, r9
    9bce:	46de      	mov	lr, fp
    9bd0:	4645      	mov	r5, r8
    9bd2:	b5e0      	push	{r5, r6, r7, lr}
    9bd4:	b085      	sub	sp, #20
    9bd6:	4699      	mov	r9, r3
    9bd8:	ab0e      	add	r3, sp, #56	; 0x38
    9bda:	781e      	ldrb	r6, [r3, #0]
    9bdc:	ab10      	add	r3, sp, #64	; 0x40
    9bde:	781b      	ldrb	r3, [r3, #0]
    9be0:	0007      	movs	r7, r0
    9be2:	469a      	mov	sl, r3
    9be4:	2028      	movs	r0, #40	; 0x28
    9be6:	4b45      	ldr	r3, [pc, #276]	; (9cfc <frameTransmit+0x134>)
    9be8:	4688      	mov	r8, r1
    9bea:	9203      	str	r2, [sp, #12]
    9bec:	4798      	blx	r3
    9bee:	1e04      	subs	r4, r0, #0
    9bf0:	d100      	bne.n	9bf4 <frameTransmit+0x2c>
    9bf2:	e081      	b.n	9cf8 <frameTransmit+0x130>
    9bf4:	2300      	movs	r3, #0
    9bf6:	7603      	strb	r3, [r0, #24]
    9bf8:	787b      	ldrb	r3, [r7, #1]
    9bfa:	075b      	lsls	r3, r3, #29
    9bfc:	d45b      	bmi.n	9cb6 <frameTransmit+0xee>
    9bfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9c00:	781a      	ldrb	r2, [r3, #0]
    9c02:	785b      	ldrb	r3, [r3, #1]
    9c04:	2e02      	cmp	r6, #2
    9c06:	d06b      	beq.n	9ce0 <frameTransmit+0x118>
    9c08:	2101      	movs	r1, #1
    9c0a:	2200      	movs	r2, #0
    9c0c:	2020      	movs	r0, #32
    9c0e:	7e23      	ldrb	r3, [r4, #24]
    9c10:	0149      	lsls	r1, r1, #5
    9c12:	4383      	bics	r3, r0
    9c14:	430b      	orrs	r3, r1
    9c16:	2104      	movs	r1, #4
    9c18:	0092      	lsls	r2, r2, #2
    9c1a:	438b      	bics	r3, r1
    9c1c:	4313      	orrs	r3, r2
    9c1e:	2208      	movs	r2, #8
    9c20:	4393      	bics	r3, r2
    9c22:	7623      	strb	r3, [r4, #24]
    9c24:	4b36      	ldr	r3, [pc, #216]	; (9d00 <frameTransmit+0x138>)
    9c26:	881a      	ldrh	r2, [r3, #0]
    9c28:	4b36      	ldr	r3, [pc, #216]	; (9d04 <frameTransmit+0x13c>)
    9c2a:	429a      	cmp	r2, r3
    9c2c:	d062      	beq.n	9cf4 <frameTransmit+0x12c>
    9c2e:	787a      	ldrb	r2, [r7, #1]
    9c30:	2301      	movs	r3, #1
    9c32:	4211      	tst	r1, r2
    9c34:	d136      	bne.n	9ca4 <frameTransmit+0xdc>
    9c36:	2221      	movs	r2, #33	; 0x21
    9c38:	54a3      	strb	r3, [r4, r2]
    9c3a:	1eb3      	subs	r3, r6, #2
    9c3c:	425a      	negs	r2, r3
    9c3e:	4153      	adcs	r3, r2
    9c40:	2220      	movs	r2, #32
    9c42:	2101      	movs	r1, #1
    9c44:	54a3      	strb	r3, [r4, r2]
    9c46:	7e23      	ldrb	r3, [r4, #24]
    9c48:	089a      	lsrs	r2, r3, #2
    9c4a:	4051      	eors	r1, r2
    9c4c:	2201      	movs	r2, #1
    9c4e:	400a      	ands	r2, r1
    9c50:	2140      	movs	r1, #64	; 0x40
    9c52:	0192      	lsls	r2, r2, #6
    9c54:	438b      	bics	r3, r1
    9c56:	4313      	orrs	r3, r2
    9c58:	2280      	movs	r2, #128	; 0x80
    9c5a:	4252      	negs	r2, r2
    9c5c:	4313      	orrs	r3, r2
    9c5e:	7623      	strb	r3, [r4, #24]
    9c60:	887b      	ldrh	r3, [r7, #2]
    9c62:	0027      	movs	r7, r4
    9c64:	8463      	strh	r3, [r4, #34]	; 0x22
    9c66:	464b      	mov	r3, r9
    9c68:	3708      	adds	r7, #8
    9c6a:	6163      	str	r3, [r4, #20]
    9c6c:	0032      	movs	r2, r6
    9c6e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9c70:	4b25      	ldr	r3, [pc, #148]	; (9d08 <frameTransmit+0x140>)
    9c72:	0038      	movs	r0, r7
    9c74:	4798      	blx	r3
    9c76:	9b11      	ldr	r3, [sp, #68]	; 0x44
    9c78:	4652      	mov	r2, sl
    9c7a:	6123      	str	r3, [r4, #16]
    9c7c:	2325      	movs	r3, #37	; 0x25
    9c7e:	61e7      	str	r7, [r4, #28]
    9c80:	54e2      	strb	r2, [r4, r3]
    9c82:	9b03      	ldr	r3, [sp, #12]
    9c84:	4821      	ldr	r0, [pc, #132]	; (9d0c <frameTransmit+0x144>)
    9c86:	4443      	add	r3, r8
    9c88:	001d      	movs	r5, r3
    9c8a:	2324      	movs	r3, #36	; 0x24
    9c8c:	0021      	movs	r1, r4
    9c8e:	54e5      	strb	r5, [r4, r3]
    9c90:	4b1f      	ldr	r3, [pc, #124]	; (9d10 <frameTransmit+0x148>)
    9c92:	4798      	blx	r3
    9c94:	2001      	movs	r0, #1
    9c96:	b005      	add	sp, #20
    9c98:	bc3c      	pop	{r2, r3, r4, r5}
    9c9a:	4690      	mov	r8, r2
    9c9c:	4699      	mov	r9, r3
    9c9e:	46a2      	mov	sl, r4
    9ca0:	46ab      	mov	fp, r5
    9ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9ca4:	2100      	movs	r1, #0
    9ca6:	4a1b      	ldr	r2, [pc, #108]	; (9d14 <frameTransmit+0x14c>)
    9ca8:	7812      	ldrb	r2, [r2, #0]
    9caa:	3a06      	subs	r2, #6
    9cac:	b2d2      	uxtb	r2, r2
    9cae:	4293      	cmp	r3, r2
    9cb0:	4149      	adcs	r1, r1
    9cb2:	b2cb      	uxtb	r3, r1
    9cb4:	e7bf      	b.n	9c36 <frameTransmit+0x6e>
    9cb6:	4b18      	ldr	r3, [pc, #96]	; (9d18 <frameTransmit+0x150>)
    9cb8:	0030      	movs	r0, r6
    9cba:	4798      	blx	r3
    9cbc:	464b      	mov	r3, r9
    9cbe:	9000      	str	r0, [sp, #0]
    9cc0:	9a03      	ldr	r2, [sp, #12]
    9cc2:	4641      	mov	r1, r8
    9cc4:	0038      	movs	r0, r7
    9cc6:	4d15      	ldr	r5, [pc, #84]	; (9d1c <frameTransmit+0x154>)
    9cc8:	47a8      	blx	r5
    9cca:	28ff      	cmp	r0, #255	; 0xff
    9ccc:	d014      	beq.n	9cf8 <frameTransmit+0x130>
    9cce:	9b03      	ldr	r3, [sp, #12]
    9cd0:	181d      	adds	r5, r3, r0
    9cd2:	b2eb      	uxtb	r3, r5
    9cd4:	9303      	str	r3, [sp, #12]
    9cd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9cd8:	781a      	ldrb	r2, [r3, #0]
    9cda:	785b      	ldrb	r3, [r3, #1]
    9cdc:	2e02      	cmp	r6, #2
    9cde:	d193      	bne.n	9c08 <frameTransmit+0x40>
    9ce0:	021b      	lsls	r3, r3, #8
    9ce2:	189b      	adds	r3, r3, r2
    9ce4:	4a07      	ldr	r2, [pc, #28]	; (9d04 <frameTransmit+0x13c>)
    9ce6:	b29b      	uxth	r3, r3
    9ce8:	4293      	cmp	r3, r2
    9cea:	d000      	beq.n	9cee <frameTransmit+0x126>
    9cec:	e78c      	b.n	9c08 <frameTransmit+0x40>
    9cee:	2100      	movs	r1, #0
    9cf0:	2201      	movs	r2, #1
    9cf2:	e78b      	b.n	9c0c <frameTransmit+0x44>
    9cf4:	2300      	movs	r3, #0
    9cf6:	e79e      	b.n	9c36 <frameTransmit+0x6e>
    9cf8:	2000      	movs	r0, #0
    9cfa:	e7cc      	b.n	9c96 <frameTransmit+0xce>
    9cfc:	0000654d 	.word	0x0000654d
    9d00:	20003798 	.word	0x20003798
    9d04:	0000ffff 	.word	0x0000ffff
    9d08:	0000c79f 	.word	0x0000c79f
    9d0c:	2000378c 	.word	0x2000378c
    9d10:	000066b9 	.word	0x000066b9
    9d14:	200009d4 	.word	0x200009d4
    9d18:	0000c215 	.word	0x0000c215
    9d1c:	0000c239 	.word	0x0000c239

00009d20 <sendDataFrame>:
    9d20:	b5f0      	push	{r4, r5, r6, r7, lr}
    9d22:	464e      	mov	r6, r9
    9d24:	4657      	mov	r7, sl
    9d26:	4645      	mov	r5, r8
    9d28:	46de      	mov	lr, fp
    9d2a:	b5e0      	push	{r5, r6, r7, lr}
    9d2c:	b091      	sub	sp, #68	; 0x44
    9d2e:	ab04      	add	r3, sp, #16
    9d30:	469c      	mov	ip, r3
    9d32:	270e      	movs	r7, #14
    9d34:	4bc3      	ldr	r3, [pc, #780]	; (a044 <sendDataFrame+0x324>)
    9d36:	4467      	add	r7, ip
    9d38:	4699      	mov	r9, r3
    9d3a:	881b      	ldrh	r3, [r3, #0]
    9d3c:	b28d      	uxth	r5, r1
    9d3e:	0006      	movs	r6, r0
    9d40:	9202      	str	r2, [sp, #8]
    9d42:	9703      	str	r7, [sp, #12]
    9d44:	8039      	strh	r1, [r7, #0]
    9d46:	42ab      	cmp	r3, r5
    9d48:	d100      	bne.n	9d4c <sendDataFrame+0x2c>
    9d4a:	e119      	b.n	9f80 <sendDataFrame+0x260>
    9d4c:	2800      	cmp	r0, #0
    9d4e:	d100      	bne.n	9d52 <sendDataFrame+0x32>
    9d50:	e114      	b.n	9f7c <sendDataFrame+0x25c>
    9d52:	2078      	movs	r0, #120	; 0x78
    9d54:	4bbc      	ldr	r3, [pc, #752]	; (a048 <sendDataFrame+0x328>)
    9d56:	4798      	blx	r3
    9d58:	4680      	mov	r8, r0
    9d5a:	2800      	cmp	r0, #0
    9d5c:	d100      	bne.n	9d60 <sendDataFrame+0x40>
    9d5e:	e108      	b.n	9f72 <sendDataFrame+0x252>
    9d60:	2108      	movs	r1, #8
    9d62:	8bb2      	ldrh	r2, [r6, #28]
    9d64:	ac08      	add	r4, sp, #32
    9d66:	4694      	mov	ip, r2
    9d68:	7862      	ldrb	r2, [r4, #1]
    9d6a:	8bf3      	ldrh	r3, [r6, #30]
    9d6c:	438a      	bics	r2, r1
    9d6e:	2104      	movs	r1, #4
    9d70:	430a      	orrs	r2, r1
    9d72:	49b6      	ldr	r1, [pc, #728]	; (a04c <sendDataFrame+0x32c>)
    9d74:	80e3      	strh	r3, [r4, #6]
    9d76:	8809      	ldrh	r1, [r1, #0]
    9d78:	7e73      	ldrb	r3, [r6, #25]
    9d7a:	8061      	strh	r1, [r4, #2]
    9d7c:	4661      	mov	r1, ip
    9d7e:	469c      	mov	ip, r3
    9d80:	2303      	movs	r3, #3
    9d82:	469a      	mov	sl, r3
    9d84:	80a1      	strh	r1, [r4, #4]
    9d86:	4663      	mov	r3, ip
    9d88:	4651      	mov	r1, sl
    9d8a:	2720      	movs	r7, #32
    9d8c:	400b      	ands	r3, r1
    9d8e:	469b      	mov	fp, r3
    9d90:	237f      	movs	r3, #127	; 0x7f
    9d92:	b2d2      	uxtb	r2, r2
    9d94:	43ba      	bics	r2, r7
    9d96:	4013      	ands	r3, r2
    9d98:	4652      	mov	r2, sl
    9d9a:	438b      	bics	r3, r1
    9d9c:	4661      	mov	r1, ip
    9d9e:	320d      	adds	r2, #13
    9da0:	400a      	ands	r2, r1
    9da2:	4659      	mov	r1, fp
    9da4:	430b      	orrs	r3, r1
    9da6:	2110      	movs	r1, #16
    9da8:	438b      	bics	r3, r1
    9daa:	431a      	orrs	r2, r3
    9dac:	20ff      	movs	r0, #255	; 0xff
    9dae:	4643      	mov	r3, r8
    9db0:	7062      	strb	r2, [r4, #1]
    9db2:	4642      	mov	r2, r8
    9db4:	7020      	strb	r0, [r4, #0]
    9db6:	7018      	strb	r0, [r3, #0]
    9db8:	7863      	ldrb	r3, [r4, #1]
    9dba:	7053      	strb	r3, [r2, #1]
    9dbc:	4ba4      	ldr	r3, [pc, #656]	; (a050 <sendDataFrame+0x330>)
    9dbe:	469a      	mov	sl, r3
    9dc0:	4652      	mov	r2, sl
    9dc2:	781b      	ldrb	r3, [r3, #0]
    9dc4:	3301      	adds	r3, #1
    9dc6:	b2db      	uxtb	r3, r3
    9dc8:	7013      	strb	r3, [r2, #0]
    9dca:	4642      	mov	r2, r8
    9dcc:	7093      	strb	r3, [r2, #2]
    9dce:	7863      	ldrb	r3, [r4, #1]
    9dd0:	421f      	tst	r7, r3
    9dd2:	d100      	bne.n	9dd6 <sendDataFrame+0xb6>
    9dd4:	e08e      	b.n	9ef4 <sendDataFrame+0x1d4>
    9dd6:	2210      	movs	r2, #16
    9dd8:	2103      	movs	r1, #3
    9dda:	0017      	movs	r7, r2
    9ddc:	9206      	str	r2, [sp, #24]
    9dde:	3a08      	subs	r2, #8
    9de0:	4693      	mov	fp, r2
    9de2:	2003      	movs	r0, #3
    9de4:	3a04      	subs	r2, #4
    9de6:	9105      	str	r1, [sp, #20]
    9de8:	075b      	lsls	r3, r3, #29
    9dea:	d500      	bpl.n	9dee <sendDataFrame+0xce>
    9dec:	e09e      	b.n	9f2c <sendDataFrame+0x20c>
    9dee:	4b99      	ldr	r3, [pc, #612]	; (a054 <sendDataFrame+0x334>)
    9df0:	9304      	str	r3, [sp, #16]
    9df2:	7cf3      	ldrb	r3, [r6, #19]
    9df4:	2b00      	cmp	r3, #0
    9df6:	d100      	bne.n	9dfa <sendDataFrame+0xda>
    9df8:	e0b6      	b.n	9f68 <sendDataFrame+0x248>
    9dfa:	2320      	movs	r3, #32
    9dfc:	4642      	mov	r2, r8
    9dfe:	5cf3      	ldrb	r3, [r6, r3]
    9e00:	7093      	strb	r3, [r2, #2]
    9e02:	4653      	mov	r3, sl
    9e04:	4652      	mov	r2, sl
    9e06:	781b      	ldrb	r3, [r3, #0]
    9e08:	3b01      	subs	r3, #1
    9e0a:	7013      	strb	r3, [r2, #0]
    9e0c:	2338      	movs	r3, #56	; 0x38
    9e0e:	0031      	movs	r1, r6
    9e10:	469a      	mov	sl, r3
    9e12:	5cf2      	ldrb	r2, [r6, r3]
    9e14:	4440      	add	r0, r8
    9e16:	9b04      	ldr	r3, [sp, #16]
    9e18:	3139      	adds	r1, #57	; 0x39
    9e1a:	4798      	blx	r3
    9e1c:	4653      	mov	r3, sl
    9e1e:	5cf3      	ldrb	r3, [r6, r3]
    9e20:	469b      	mov	fp, r3
    9e22:	4b8d      	ldr	r3, [pc, #564]	; (a058 <sendDataFrame+0x338>)
    9e24:	429d      	cmp	r5, r3
    9e26:	d100      	bne.n	9e2a <sendDataFrame+0x10a>
    9e28:	e0d1      	b.n	9fce <sendDataFrame+0x2ae>
    9e2a:	7cb3      	ldrb	r3, [r6, #18]
    9e2c:	2028      	movs	r0, #40	; 0x28
    9e2e:	469a      	mov	sl, r3
    9e30:	4b85      	ldr	r3, [pc, #532]	; (a048 <sendDataFrame+0x328>)
    9e32:	4798      	blx	r3
    9e34:	1e05      	subs	r5, r0, #0
    9e36:	d100      	bne.n	9e3a <sendDataFrame+0x11a>
    9e38:	e09b      	b.n	9f72 <sendDataFrame+0x252>
    9e3a:	2300      	movs	r3, #0
    9e3c:	7603      	strb	r3, [r0, #24]
    9e3e:	7863      	ldrb	r3, [r4, #1]
    9e40:	075b      	lsls	r3, r3, #29
    9e42:	d500      	bpl.n	9e46 <sendDataFrame+0x126>
    9e44:	e0ae      	b.n	9fa4 <sendDataFrame+0x284>
    9e46:	9b03      	ldr	r3, [sp, #12]
    9e48:	785a      	ldrb	r2, [r3, #1]
    9e4a:	781b      	ldrb	r3, [r3, #0]
    9e4c:	0212      	lsls	r2, r2, #8
    9e4e:	189b      	adds	r3, r3, r2
    9e50:	4a81      	ldr	r2, [pc, #516]	; (a058 <sendDataFrame+0x338>)
    9e52:	b29b      	uxth	r3, r3
    9e54:	4293      	cmp	r3, r2
    9e56:	d100      	bne.n	9e5a <sendDataFrame+0x13a>
    9e58:	e0b4      	b.n	9fc4 <sendDataFrame+0x2a4>
    9e5a:	2201      	movs	r2, #1
    9e5c:	2100      	movs	r1, #0
    9e5e:	2020      	movs	r0, #32
    9e60:	7e2b      	ldrb	r3, [r5, #24]
    9e62:	0152      	lsls	r2, r2, #5
    9e64:	4383      	bics	r3, r0
    9e66:	4313      	orrs	r3, r2
    9e68:	2204      	movs	r2, #4
    9e6a:	0089      	lsls	r1, r1, #2
    9e6c:	4393      	bics	r3, r2
    9e6e:	430b      	orrs	r3, r1
    9e70:	2108      	movs	r1, #8
    9e72:	438b      	bics	r3, r1
    9e74:	762b      	strb	r3, [r5, #24]
    9e76:	464b      	mov	r3, r9
    9e78:	8819      	ldrh	r1, [r3, #0]
    9e7a:	4b77      	ldr	r3, [pc, #476]	; (a058 <sendDataFrame+0x338>)
    9e7c:	4299      	cmp	r1, r3
    9e7e:	d100      	bne.n	9e82 <sendDataFrame+0x162>
    9e80:	e0a3      	b.n	9fca <sendDataFrame+0x2aa>
    9e82:	7861      	ldrb	r1, [r4, #1]
    9e84:	2301      	movs	r3, #1
    9e86:	420a      	tst	r2, r1
    9e88:	d000      	beq.n	9e8c <sendDataFrame+0x16c>
    9e8a:	e082      	b.n	9f92 <sendDataFrame+0x272>
    9e8c:	2221      	movs	r2, #33	; 0x21
    9e8e:	54ab      	strb	r3, [r5, r2]
    9e90:	2320      	movs	r3, #32
    9e92:	2001      	movs	r0, #1
    9e94:	3a20      	subs	r2, #32
    9e96:	54ea      	strb	r2, [r5, r3]
    9e98:	7e2b      	ldrb	r3, [r5, #24]
    9e9a:	0899      	lsrs	r1, r3, #2
    9e9c:	4041      	eors	r1, r0
    9e9e:	400a      	ands	r2, r1
    9ea0:	2140      	movs	r1, #64	; 0x40
    9ea2:	0192      	lsls	r2, r2, #6
    9ea4:	438b      	bics	r3, r1
    9ea6:	4313      	orrs	r3, r2
    9ea8:	2280      	movs	r2, #128	; 0x80
    9eaa:	4252      	negs	r2, r2
    9eac:	4313      	orrs	r3, r2
    9eae:	762b      	strb	r3, [r5, #24]
    9eb0:	8863      	ldrh	r3, [r4, #2]
    9eb2:	002c      	movs	r4, r5
    9eb4:	846b      	strh	r3, [r5, #34]	; 0x22
    9eb6:	4643      	mov	r3, r8
    9eb8:	3408      	adds	r4, #8
    9eba:	616b      	str	r3, [r5, #20]
    9ebc:	3282      	adds	r2, #130	; 0x82
    9ebe:	9903      	ldr	r1, [sp, #12]
    9ec0:	9b04      	ldr	r3, [sp, #16]
    9ec2:	0020      	movs	r0, r4
    9ec4:	4798      	blx	r3
    9ec6:	9b02      	ldr	r3, [sp, #8]
    9ec8:	4652      	mov	r2, sl
    9eca:	612b      	str	r3, [r5, #16]
    9ecc:	2325      	movs	r3, #37	; 0x25
    9ece:	61ec      	str	r4, [r5, #28]
    9ed0:	54ea      	strb	r2, [r5, r3]
    9ed2:	9b05      	ldr	r3, [sp, #20]
    9ed4:	0029      	movs	r1, r5
    9ed6:	445b      	add	r3, fp
    9ed8:	0018      	movs	r0, r3
    9eda:	2324      	movs	r3, #36	; 0x24
    9edc:	54e8      	strb	r0, [r5, r3]
    9ede:	485f      	ldr	r0, [pc, #380]	; (a05c <sendDataFrame+0x33c>)
    9ee0:	4b5f      	ldr	r3, [pc, #380]	; (a060 <sendDataFrame+0x340>)
    9ee2:	4798      	blx	r3
    9ee4:	2001      	movs	r0, #1
    9ee6:	b011      	add	sp, #68	; 0x44
    9ee8:	bc3c      	pop	{r2, r3, r4, r5}
    9eea:	4690      	mov	r8, r2
    9eec:	4699      	mov	r9, r3
    9eee:	46a2      	mov	sl, r4
    9ef0:	46ab      	mov	fp, r5
    9ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9ef4:	4641      	mov	r1, r8
    9ef6:	8862      	ldrh	r2, [r4, #2]
    9ef8:	38f6      	subs	r0, #246	; 0xf6
    9efa:	70ca      	strb	r2, [r1, #3]
    9efc:	8862      	ldrh	r2, [r4, #2]
    9efe:	0a12      	lsrs	r2, r2, #8
    9f00:	710a      	strb	r2, [r1, #4]
    9f02:	88a2      	ldrh	r2, [r4, #4]
    9f04:	714a      	strb	r2, [r1, #5]
    9f06:	88a2      	ldrh	r2, [r4, #4]
    9f08:	0a12      	lsrs	r2, r2, #8
    9f0a:	718a      	strb	r2, [r1, #6]
    9f0c:	88e2      	ldrh	r2, [r4, #6]
    9f0e:	71ca      	strb	r2, [r1, #7]
    9f10:	88e2      	ldrh	r2, [r4, #6]
    9f12:	0a12      	lsrs	r2, r2, #8
    9f14:	720a      	strb	r2, [r1, #8]
    9f16:	2216      	movs	r2, #22
    9f18:	2109      	movs	r1, #9
    9f1a:	0017      	movs	r7, r2
    9f1c:	9206      	str	r2, [sp, #24]
    9f1e:	3a08      	subs	r2, #8
    9f20:	4693      	mov	fp, r2
    9f22:	9105      	str	r1, [sp, #20]
    9f24:	3a04      	subs	r2, #4
    9f26:	075b      	lsls	r3, r3, #29
    9f28:	d400      	bmi.n	9f2c <sendDataFrame+0x20c>
    9f2a:	e760      	b.n	9dee <sendDataFrame+0xce>
    9f2c:	4b4d      	ldr	r3, [pc, #308]	; (a064 <sendDataFrame+0x344>)
    9f2e:	4442      	add	r2, r8
    9f30:	6819      	ldr	r1, [r3, #0]
    9f32:	2320      	movs	r3, #32
    9f34:	5ccb      	ldrb	r3, [r1, r3]
    9f36:	494c      	ldr	r1, [pc, #304]	; (a068 <sendDataFrame+0x348>)
    9f38:	7423      	strb	r3, [r4, #16]
    9f3a:	6809      	ldr	r1, [r1, #0]
    9f3c:	6161      	str	r1, [r4, #20]
    9f3e:	4641      	mov	r1, r8
    9f40:	540b      	strb	r3, [r1, r0]
    9f42:	4b44      	ldr	r3, [pc, #272]	; (a054 <sendDataFrame+0x334>)
    9f44:	0010      	movs	r0, r2
    9f46:	a90d      	add	r1, sp, #52	; 0x34
    9f48:	2204      	movs	r2, #4
    9f4a:	9304      	str	r3, [sp, #16]
    9f4c:	4798      	blx	r3
    9f4e:	4658      	mov	r0, fp
    9f50:	9b04      	ldr	r3, [sp, #16]
    9f52:	4440      	add	r0, r8
    9f54:	2208      	movs	r2, #8
    9f56:	4945      	ldr	r1, [pc, #276]	; (a06c <sendDataFrame+0x34c>)
    9f58:	4798      	blx	r3
    9f5a:	9b06      	ldr	r3, [sp, #24]
    9f5c:	0038      	movs	r0, r7
    9f5e:	9305      	str	r3, [sp, #20]
    9f60:	7cf3      	ldrb	r3, [r6, #19]
    9f62:	2b00      	cmp	r3, #0
    9f64:	d000      	beq.n	9f68 <sendDataFrame+0x248>
    9f66:	e748      	b.n	9dfa <sendDataFrame+0xda>
    9f68:	4643      	mov	r3, r8
    9f6a:	789a      	ldrb	r2, [r3, #2]
    9f6c:	2320      	movs	r3, #32
    9f6e:	54f2      	strb	r2, [r6, r3]
    9f70:	e74c      	b.n	9e0c <sendDataFrame+0xec>
    9f72:	7cb0      	ldrb	r0, [r6, #18]
    9f74:	0032      	movs	r2, r6
    9f76:	2101      	movs	r1, #1
    9f78:	9b02      	ldr	r3, [sp, #8]
    9f7a:	4798      	blx	r3
    9f7c:	2000      	movs	r0, #0
    9f7e:	e7b2      	b.n	9ee6 <sendDataFrame+0x1c6>
    9f80:	9b02      	ldr	r3, [sp, #8]
    9f82:	2b00      	cmp	r3, #0
    9f84:	d0fa      	beq.n	9f7c <sendDataFrame+0x25c>
    9f86:	7c80      	ldrb	r0, [r0, #18]
    9f88:	0032      	movs	r2, r6
    9f8a:	2101      	movs	r1, #1
    9f8c:	4798      	blx	r3
    9f8e:	2000      	movs	r0, #0
    9f90:	e7a9      	b.n	9ee6 <sendDataFrame+0x1c6>
    9f92:	2100      	movs	r1, #0
    9f94:	4a36      	ldr	r2, [pc, #216]	; (a070 <sendDataFrame+0x350>)
    9f96:	7812      	ldrb	r2, [r2, #0]
    9f98:	3a06      	subs	r2, #6
    9f9a:	b2d2      	uxtb	r2, r2
    9f9c:	4293      	cmp	r3, r2
    9f9e:	4149      	adcs	r1, r1
    9fa0:	b2cb      	uxtb	r3, r1
    9fa2:	e773      	b.n	9e8c <sendDataFrame+0x16c>
    9fa4:	4b33      	ldr	r3, [pc, #204]	; (a074 <sendDataFrame+0x354>)
    9fa6:	2002      	movs	r0, #2
    9fa8:	4798      	blx	r3
    9faa:	4643      	mov	r3, r8
    9fac:	9000      	str	r0, [sp, #0]
    9fae:	465a      	mov	r2, fp
    9fb0:	9905      	ldr	r1, [sp, #20]
    9fb2:	0020      	movs	r0, r4
    9fb4:	4f30      	ldr	r7, [pc, #192]	; (a078 <sendDataFrame+0x358>)
    9fb6:	47b8      	blx	r7
    9fb8:	28ff      	cmp	r0, #255	; 0xff
    9fba:	d0da      	beq.n	9f72 <sendDataFrame+0x252>
    9fbc:	4458      	add	r0, fp
    9fbe:	b2c3      	uxtb	r3, r0
    9fc0:	469b      	mov	fp, r3
    9fc2:	e740      	b.n	9e46 <sendDataFrame+0x126>
    9fc4:	2200      	movs	r2, #0
    9fc6:	2101      	movs	r1, #1
    9fc8:	e749      	b.n	9e5e <sendDataFrame+0x13e>
    9fca:	2300      	movs	r3, #0
    9fcc:	e75e      	b.n	9e8c <sendDataFrame+0x16c>
    9fce:	464b      	mov	r3, r9
    9fd0:	2228      	movs	r2, #40	; 0x28
    9fd2:	881b      	ldrh	r3, [r3, #0]
    9fd4:	b29b      	uxth	r3, r3
    9fd6:	001f      	movs	r7, r3
    9fd8:	4b28      	ldr	r3, [pc, #160]	; (a07c <sendDataFrame+0x35c>)
    9fda:	681b      	ldr	r3, [r3, #0]
    9fdc:	5c9a      	ldrb	r2, [r3, r2]
    9fde:	2a00      	cmp	r2, #0
    9fe0:	d100      	bne.n	9fe4 <sendDataFrame+0x2c4>
    9fe2:	e722      	b.n	9e2a <sendDataFrame+0x10a>
    9fe4:	6998      	ldr	r0, [r3, #24]
    9fe6:	8803      	ldrh	r3, [r0, #0]
    9fe8:	42ab      	cmp	r3, r5
    9fea:	d028      	beq.n	a03e <sendDataFrame+0x31e>
    9fec:	3a01      	subs	r2, #1
    9fee:	b2d2      	uxtb	r2, r2
    9ff0:	3201      	adds	r2, #1
    9ff2:	0092      	lsls	r2, r2, #2
    9ff4:	1d03      	adds	r3, r0, #4
    9ff6:	1882      	adds	r2, r0, r2
    9ff8:	46ac      	mov	ip, r5
    9ffa:	46b2      	mov	sl, r6
    9ffc:	e006      	b.n	a00c <sendDataFrame+0x2ec>
    9ffe:	1a1e      	subs	r6, r3, r0
    a000:	001d      	movs	r5, r3
    a002:	3304      	adds	r3, #4
    a004:	1f19      	subs	r1, r3, #4
    a006:	8809      	ldrh	r1, [r1, #0]
    a008:	4561      	cmp	r1, ip
    a00a:	d003      	beq.n	a014 <sendDataFrame+0x2f4>
    a00c:	429a      	cmp	r2, r3
    a00e:	d1f6      	bne.n	9ffe <sendDataFrame+0x2de>
    a010:	4656      	mov	r6, sl
    a012:	e70a      	b.n	9e2a <sendDataFrame+0x10a>
    a014:	4653      	mov	r3, sl
    a016:	46aa      	mov	sl, r5
    a018:	0035      	movs	r5, r6
    a01a:	001e      	movs	r6, r3
    a01c:	4652      	mov	r2, sl
    a01e:	4643      	mov	r3, r8
    a020:	789b      	ldrb	r3, [r3, #2]
    a022:	8017      	strh	r7, [r2, #0]
    a024:	4a15      	ldr	r2, [pc, #84]	; (a07c <sendDataFrame+0x35c>)
    a026:	6812      	ldr	r2, [r2, #0]
    a028:	6992      	ldr	r2, [r2, #24]
    a02a:	1952      	adds	r2, r2, r5
    a02c:	7093      	strb	r3, [r2, #2]
    a02e:	2229      	movs	r2, #41	; 0x29
    a030:	4b12      	ldr	r3, [pc, #72]	; (a07c <sendDataFrame+0x35c>)
    a032:	681b      	ldr	r3, [r3, #0]
    a034:	5c9a      	ldrb	r2, [r3, r2]
    a036:	699b      	ldr	r3, [r3, #24]
    a038:	195d      	adds	r5, r3, r5
    a03a:	70ea      	strb	r2, [r5, #3]
    a03c:	e6f5      	b.n	9e2a <sendDataFrame+0x10a>
    a03e:	4682      	mov	sl, r0
    a040:	2500      	movs	r5, #0
    a042:	e7eb      	b.n	a01c <sendDataFrame+0x2fc>
    a044:	20003798 	.word	0x20003798
    a048:	0000654d 	.word	0x0000654d
    a04c:	20003784 	.word	0x20003784
    a050:	2000376c 	.word	0x2000376c
    a054:	0000c79f 	.word	0x0000c79f
    a058:	0000ffff 	.word	0x0000ffff
    a05c:	2000378c 	.word	0x2000378c
    a060:	000066b9 	.word	0x000066b9
    a064:	20003754 	.word	0x20003754
    a068:	200037e0 	.word	0x200037e0
    a06c:	200000d0 	.word	0x200000d0
    a070:	200009d4 	.word	0x200009d4
    a074:	0000c215 	.word	0x0000c215
    a078:	0000c239 	.word	0x0000c239
    a07c:	20003750 	.word	0x20003750

0000a080 <addRebroadcastTableEntry>:
    a080:	b5f0      	push	{r4, r5, r6, r7, lr}
    a082:	46c6      	mov	lr, r8
    a084:	2228      	movs	r2, #40	; 0x28
    a086:	b500      	push	{lr}
    a088:	4e17      	ldr	r6, [pc, #92]	; (a0e8 <addRebroadcastTableEntry+0x68>)
    a08a:	4684      	mov	ip, r0
    a08c:	6833      	ldr	r3, [r6, #0]
    a08e:	4688      	mov	r8, r1
    a090:	5c9a      	ldrb	r2, [r3, r2]
    a092:	2a00      	cmp	r2, #0
    a094:	d014      	beq.n	a0c0 <addRebroadcastTableEntry+0x40>
    a096:	699d      	ldr	r5, [r3, #24]
    a098:	4f14      	ldr	r7, [pc, #80]	; (a0ec <addRebroadcastTableEntry+0x6c>)
    a09a:	882b      	ldrh	r3, [r5, #0]
    a09c:	42bb      	cmp	r3, r7
    a09e:	d012      	beq.n	a0c6 <addRebroadcastTableEntry+0x46>
    a0a0:	3a01      	subs	r2, #1
    a0a2:	b2d2      	uxtb	r2, r2
    a0a4:	3201      	adds	r2, #1
    a0a6:	0092      	lsls	r2, r2, #2
    a0a8:	1d2b      	adds	r3, r5, #4
    a0aa:	18aa      	adds	r2, r5, r2
    a0ac:	e006      	b.n	a0bc <addRebroadcastTableEntry+0x3c>
    a0ae:	1b59      	subs	r1, r3, r5
    a0b0:	0018      	movs	r0, r3
    a0b2:	3304      	adds	r3, #4
    a0b4:	1f1c      	subs	r4, r3, #4
    a0b6:	8824      	ldrh	r4, [r4, #0]
    a0b8:	42bc      	cmp	r4, r7
    a0ba:	d006      	beq.n	a0ca <addRebroadcastTableEntry+0x4a>
    a0bc:	4293      	cmp	r3, r2
    a0be:	d1f6      	bne.n	a0ae <addRebroadcastTableEntry+0x2e>
    a0c0:	bc04      	pop	{r2}
    a0c2:	4690      	mov	r8, r2
    a0c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a0c6:	0028      	movs	r0, r5
    a0c8:	2100      	movs	r1, #0
    a0ca:	4663      	mov	r3, ip
    a0cc:	4642      	mov	r2, r8
    a0ce:	8003      	strh	r3, [r0, #0]
    a0d0:	6833      	ldr	r3, [r6, #0]
    a0d2:	699b      	ldr	r3, [r3, #24]
    a0d4:	185b      	adds	r3, r3, r1
    a0d6:	709a      	strb	r2, [r3, #2]
    a0d8:	2229      	movs	r2, #41	; 0x29
    a0da:	6833      	ldr	r3, [r6, #0]
    a0dc:	5c9a      	ldrb	r2, [r3, r2]
    a0de:	699b      	ldr	r3, [r3, #24]
    a0e0:	185b      	adds	r3, r3, r1
    a0e2:	70da      	strb	r2, [r3, #3]
    a0e4:	e7ec      	b.n	a0c0 <addRebroadcastTableEntry+0x40>
    a0e6:	46c0      	nop			; (mov r8, r8)
    a0e8:	20003750 	.word	0x20003750
    a0ec:	0000ffff 	.word	0x0000ffff

0000a0f0 <initRebroadcastTable>:
    a0f0:	2328      	movs	r3, #40	; 0x28
    a0f2:	b530      	push	{r4, r5, lr}
    a0f4:	4809      	ldr	r0, [pc, #36]	; (a11c <initRebroadcastTable+0x2c>)
    a0f6:	6802      	ldr	r2, [r0, #0]
    a0f8:	5cd1      	ldrb	r1, [r2, r3]
    a0fa:	2300      	movs	r3, #0
    a0fc:	2900      	cmp	r1, #0
    a0fe:	d00b      	beq.n	a118 <initRebroadcastTable+0x28>
    a100:	2501      	movs	r5, #1
    a102:	2428      	movs	r4, #40	; 0x28
    a104:	426d      	negs	r5, r5
    a106:	6992      	ldr	r2, [r2, #24]
    a108:	0099      	lsls	r1, r3, #2
    a10a:	528d      	strh	r5, [r1, r2]
    a10c:	6802      	ldr	r2, [r0, #0]
    a10e:	3301      	adds	r3, #1
    a110:	5d11      	ldrb	r1, [r2, r4]
    a112:	b2db      	uxtb	r3, r3
    a114:	4299      	cmp	r1, r3
    a116:	d8f6      	bhi.n	a106 <initRebroadcastTable+0x16>
    a118:	bd30      	pop	{r4, r5, pc}
    a11a:	46c0      	nop			; (mov r8, r8)
    a11c:	20003750 	.word	0x20003750

0000a120 <rebroadcastTimerHandler>:
    a120:	b5f0      	push	{r4, r5, r6, r7, lr}
    a122:	46c6      	mov	lr, r8
    a124:	2328      	movs	r3, #40	; 0x28
    a126:	b500      	push	{lr}
    a128:	4e13      	ldr	r6, [pc, #76]	; (a178 <rebroadcastTimerHandler+0x58>)
    a12a:	6834      	ldr	r4, [r6, #0]
    a12c:	5ce7      	ldrb	r7, [r4, r3]
    a12e:	2300      	movs	r3, #0
    a130:	2f00      	cmp	r7, #0
    a132:	d01e      	beq.n	a172 <rebroadcastTimerHandler+0x52>
    a134:	2201      	movs	r2, #1
    a136:	4252      	negs	r2, r2
    a138:	4694      	mov	ip, r2
    a13a:	3229      	adds	r2, #41	; 0x29
    a13c:	4690      	mov	r8, r2
    a13e:	4d0f      	ldr	r5, [pc, #60]	; (a17c <rebroadcastTimerHandler+0x5c>)
    a140:	69a2      	ldr	r2, [r4, #24]
    a142:	0098      	lsls	r0, r3, #2
    a144:	1812      	adds	r2, r2, r0
    a146:	8811      	ldrh	r1, [r2, #0]
    a148:	42a9      	cmp	r1, r5
    a14a:	d00e      	beq.n	a16a <rebroadcastTimerHandler+0x4a>
    a14c:	78d1      	ldrb	r1, [r2, #3]
    a14e:	2900      	cmp	r1, #0
    a150:	d00b      	beq.n	a16a <rebroadcastTimerHandler+0x4a>
    a152:	3901      	subs	r1, #1
    a154:	b2c9      	uxtb	r1, r1
    a156:	70d1      	strb	r1, [r2, #3]
    a158:	2900      	cmp	r1, #0
    a15a:	d103      	bne.n	a164 <rebroadcastTimerHandler+0x44>
    a15c:	4661      	mov	r1, ip
    a15e:	6832      	ldr	r2, [r6, #0]
    a160:	6992      	ldr	r2, [r2, #24]
    a162:	5211      	strh	r1, [r2, r0]
    a164:	4642      	mov	r2, r8
    a166:	6834      	ldr	r4, [r6, #0]
    a168:	5ca7      	ldrb	r7, [r4, r2]
    a16a:	3301      	adds	r3, #1
    a16c:	b2db      	uxtb	r3, r3
    a16e:	42bb      	cmp	r3, r7
    a170:	d3e6      	bcc.n	a140 <rebroadcastTimerHandler+0x20>
    a172:	bc04      	pop	{r2}
    a174:	4690      	mov	r8, r2
    a176:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a178:	20003750 	.word	0x20003750
    a17c:	0000ffff 	.word	0x0000ffff

0000a180 <handleDataMessage>:
    a180:	b5f0      	push	{r4, r5, r6, r7, lr}
    a182:	46de      	mov	lr, fp
    a184:	4657      	mov	r7, sl
    a186:	464e      	mov	r6, r9
    a188:	4645      	mov	r5, r8
    a18a:	b5e0      	push	{r5, r6, r7, lr}
    a18c:	780b      	ldrb	r3, [r1, #0]
    a18e:	b083      	sub	sp, #12
    a190:	0004      	movs	r4, r0
    a192:	2b31      	cmp	r3, #49	; 0x31
    a194:	d04d      	beq.n	a232 <handleDataMessage+0xb2>
    a196:	2b32      	cmp	r3, #50	; 0x32
    a198:	d144      	bne.n	a224 <handleDataMessage+0xa4>
    a19a:	4d61      	ldr	r5, [pc, #388]	; (a320 <handleDataMessage+0x1a0>)
    a19c:	7a2b      	ldrb	r3, [r5, #8]
    a19e:	2b00      	cmp	r3, #0
    a1a0:	d040      	beq.n	a224 <handleDataMessage+0xa4>
    a1a2:	4a60      	ldr	r2, [pc, #384]	; (a324 <handleDataMessage+0x1a4>)
    a1a4:	4b60      	ldr	r3, [pc, #384]	; (a328 <handleDataMessage+0x1a8>)
    a1a6:	4691      	mov	r9, r2
    a1a8:	4a60      	ldr	r2, [pc, #384]	; (a32c <handleDataMessage+0x1ac>)
    a1aa:	2600      	movs	r6, #0
    a1ac:	4693      	mov	fp, r2
    a1ae:	4a60      	ldr	r2, [pc, #384]	; (a330 <handleDataMessage+0x1b0>)
    a1b0:	4698      	mov	r8, r3
    a1b2:	4692      	mov	sl, r2
    a1b4:	e007      	b.n	a1c6 <handleDataMessage+0x46>
    a1b6:	0039      	movs	r1, r7
    a1b8:	0028      	movs	r0, r5
    a1ba:	47c8      	blx	r9
    a1bc:	3601      	adds	r6, #1
    a1be:	7a2b      	ldrb	r3, [r5, #8]
    a1c0:	b2f6      	uxtb	r6, r6
    a1c2:	42b3      	cmp	r3, r6
    a1c4:	d92e      	bls.n	a224 <handleDataMessage+0xa4>
    a1c6:	2100      	movs	r1, #0
    a1c8:	0028      	movs	r0, r5
    a1ca:	47c0      	blx	r8
    a1cc:	1e07      	subs	r7, r0, #0
    a1ce:	d029      	beq.n	a224 <handleDataMessage+0xa4>
    a1d0:	2320      	movs	r3, #32
    a1d2:	7a22      	ldrb	r2, [r4, #8]
    a1d4:	5cc3      	ldrb	r3, [r0, r3]
    a1d6:	429a      	cmp	r2, r3
    a1d8:	d1ed      	bne.n	a1b6 <handleDataMessage+0x36>
    a1da:	88e2      	ldrh	r2, [r4, #6]
    a1dc:	8b83      	ldrh	r3, [r0, #28]
    a1de:	429a      	cmp	r2, r3
    a1e0:	d1e9      	bne.n	a1b6 <handleDataMessage+0x36>
    a1e2:	6883      	ldr	r3, [r0, #8]
    a1e4:	2b00      	cmp	r3, #0
    a1e6:	d003      	beq.n	a1f0 <handleDataMessage+0x70>
    a1e8:	7c80      	ldrb	r0, [r0, #18]
    a1ea:	003a      	movs	r2, r7
    a1ec:	2100      	movs	r1, #0
    a1ee:	4798      	blx	r3
    a1f0:	0038      	movs	r0, r7
    a1f2:	47d8      	blx	fp
    a1f4:	22ff      	movs	r2, #255	; 0xff
    a1f6:	8bbb      	ldrh	r3, [r7, #28]
    a1f8:	4393      	bics	r3, r2
    a1fa:	4652      	mov	r2, sl
    a1fc:	8812      	ldrh	r2, [r2, #0]
    a1fe:	4293      	cmp	r3, r2
    a200:	d0dc      	beq.n	a1bc <handleDataMessage+0x3c>
    a202:	4a4c      	ldr	r2, [pc, #304]	; (a334 <handleDataMessage+0x1b4>)
    a204:	0a1b      	lsrs	r3, r3, #8
    a206:	6812      	ldr	r2, [r2, #0]
    a208:	005b      	lsls	r3, r3, #1
    a20a:	6912      	ldr	r2, [r2, #16]
    a20c:	3601      	adds	r6, #1
    a20e:	18d3      	adds	r3, r2, r3
    a210:	220f      	movs	r2, #15
    a212:	7859      	ldrb	r1, [r3, #1]
    a214:	b2f6      	uxtb	r6, r6
    a216:	400a      	ands	r2, r1
    a218:	2130      	movs	r1, #48	; 0x30
    a21a:	430a      	orrs	r2, r1
    a21c:	705a      	strb	r2, [r3, #1]
    a21e:	7a2b      	ldrb	r3, [r5, #8]
    a220:	42b3      	cmp	r3, r6
    a222:	d8d0      	bhi.n	a1c6 <handleDataMessage+0x46>
    a224:	b003      	add	sp, #12
    a226:	bc3c      	pop	{r2, r3, r4, r5}
    a228:	4690      	mov	r8, r2
    a22a:	4699      	mov	r9, r3
    a22c:	46a2      	mov	sl, r4
    a22e:	46ab      	mov	fp, r5
    a230:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a232:	7983      	ldrb	r3, [r0, #6]
    a234:	009d      	lsls	r5, r3, #2
    a236:	18ed      	adds	r5, r5, r3
    a238:	4b3e      	ldr	r3, [pc, #248]	; (a334 <handleDataMessage+0x1b4>)
    a23a:	00ad      	lsls	r5, r5, #2
    a23c:	4699      	mov	r9, r3
    a23e:	681b      	ldr	r3, [r3, #0]
    a240:	68d8      	ldr	r0, [r3, #12]
    a242:	4b3d      	ldr	r3, [pc, #244]	; (a338 <handleDataMessage+0x1b8>)
    a244:	1940      	adds	r0, r0, r5
    a246:	4798      	blx	r3
    a248:	2800      	cmp	r0, #0
    a24a:	d065      	beq.n	a318 <handleDataMessage+0x198>
    a24c:	464b      	mov	r3, r9
    a24e:	681b      	ldr	r3, [r3, #0]
    a250:	68db      	ldr	r3, [r3, #12]
    a252:	195d      	adds	r5, r3, r5
    a254:	68ab      	ldr	r3, [r5, #8]
    a256:	60eb      	str	r3, [r5, #12]
    a258:	4d38      	ldr	r5, [pc, #224]	; (a33c <handleDataMessage+0x1bc>)
    a25a:	7a2b      	ldrb	r3, [r5, #8]
    a25c:	2b00      	cmp	r3, #0
    a25e:	d0e1      	beq.n	a224 <handleDataMessage+0xa4>
    a260:	21ff      	movs	r1, #255	; 0xff
    a262:	4b33      	ldr	r3, [pc, #204]	; (a330 <handleDataMessage+0x1b0>)
    a264:	881a      	ldrh	r2, [r3, #0]
    a266:	88e3      	ldrh	r3, [r4, #6]
    a268:	438b      	bics	r3, r1
    a26a:	429a      	cmp	r2, r3
    a26c:	d1da      	bne.n	a224 <handleDataMessage+0xa4>
    a26e:	4b2e      	ldr	r3, [pc, #184]	; (a328 <handleDataMessage+0x1a8>)
    a270:	2700      	movs	r7, #0
    a272:	9301      	str	r3, [sp, #4]
    a274:	4b2b      	ldr	r3, [pc, #172]	; (a324 <handleDataMessage+0x1a4>)
    a276:	469a      	mov	sl, r3
    a278:	4b31      	ldr	r3, [pc, #196]	; (a340 <handleDataMessage+0x1c0>)
    a27a:	46d0      	mov	r8, sl
    a27c:	469b      	mov	fp, r3
    a27e:	e00a      	b.n	a296 <handleDataMessage+0x116>
    a280:	4a30      	ldr	r2, [pc, #192]	; (a344 <handleDataMessage+0x1c4>)
    a282:	4293      	cmp	r3, r2
    a284:	d02a      	beq.n	a2dc <handleDataMessage+0x15c>
    a286:	0001      	movs	r1, r0
    a288:	0028      	movs	r0, r5
    a28a:	47d0      	blx	sl
    a28c:	3701      	adds	r7, #1
    a28e:	7a2b      	ldrb	r3, [r5, #8]
    a290:	b2ff      	uxtb	r7, r7
    a292:	42bb      	cmp	r3, r7
    a294:	d9c6      	bls.n	a224 <handleDataMessage+0xa4>
    a296:	2100      	movs	r1, #0
    a298:	0028      	movs	r0, r5
    a29a:	9b01      	ldr	r3, [sp, #4]
    a29c:	4798      	blx	r3
    a29e:	1e06      	subs	r6, r0, #0
    a2a0:	d0c0      	beq.n	a224 <handleDataMessage+0xa4>
    a2a2:	8b83      	ldrh	r3, [r0, #28]
    a2a4:	88e2      	ldrh	r2, [r4, #6]
    a2a6:	429a      	cmp	r2, r3
    a2a8:	d1ea      	bne.n	a280 <handleDataMessage+0x100>
    a2aa:	2310      	movs	r3, #16
    a2ac:	7e42      	ldrb	r2, [r0, #25]
    a2ae:	4013      	ands	r3, r2
    a2b0:	d025      	beq.n	a2fe <handleDataMessage+0x17e>
    a2b2:	464b      	mov	r3, r9
    a2b4:	681a      	ldr	r2, [r3, #0]
    a2b6:	2337      	movs	r3, #55	; 0x37
    a2b8:	5cd3      	ldrb	r3, [r2, r3]
    a2ba:	0001      	movs	r1, r0
    a2bc:	3301      	adds	r3, #1
    a2be:	7403      	strb	r3, [r0, #16]
    a2c0:	2338      	movs	r3, #56	; 0x38
    a2c2:	5cd3      	ldrb	r3, [r2, r3]
    a2c4:	7443      	strb	r3, [r0, #17]
    a2c6:	2300      	movs	r3, #0
    a2c8:	6083      	str	r3, [r0, #8]
    a2ca:	4815      	ldr	r0, [pc, #84]	; (a320 <handleDataMessage+0x1a0>)
    a2cc:	4b15      	ldr	r3, [pc, #84]	; (a324 <handleDataMessage+0x1a4>)
    a2ce:	4798      	blx	r3
    a2d0:	8bb1      	ldrh	r1, [r6, #28]
    a2d2:	4a1d      	ldr	r2, [pc, #116]	; (a348 <handleDataMessage+0x1c8>)
    a2d4:	0030      	movs	r0, r6
    a2d6:	4b1d      	ldr	r3, [pc, #116]	; (a34c <handleDataMessage+0x1cc>)
    a2d8:	4798      	blx	r3
    a2da:	e7d7      	b.n	a28c <handleDataMessage+0x10c>
    a2dc:	2300      	movs	r3, #0
    a2de:	2201      	movs	r2, #1
    a2e0:	7443      	strb	r3, [r0, #17]
    a2e2:	7502      	strb	r2, [r0, #20]
    a2e4:	6083      	str	r3, [r0, #8]
    a2e6:	0001      	movs	r1, r0
    a2e8:	4658      	mov	r0, fp
    a2ea:	47c0      	blx	r8
    a2ec:	88e1      	ldrh	r1, [r4, #6]
    a2ee:	4a18      	ldr	r2, [pc, #96]	; (a350 <handleDataMessage+0x1d0>)
    a2f0:	0030      	movs	r0, r6
    a2f2:	4b16      	ldr	r3, [pc, #88]	; (a34c <handleDataMessage+0x1cc>)
    a2f4:	4798      	blx	r3
    a2f6:	0031      	movs	r1, r6
    a2f8:	0028      	movs	r0, r5
    a2fa:	47c0      	blx	r8
    a2fc:	e7c6      	b.n	a28c <handleDataMessage+0x10c>
    a2fe:	7443      	strb	r3, [r0, #17]
    a300:	7503      	strb	r3, [r0, #20]
    a302:	6083      	str	r3, [r0, #8]
    a304:	0001      	movs	r1, r0
    a306:	4b07      	ldr	r3, [pc, #28]	; (a324 <handleDataMessage+0x1a4>)
    a308:	480d      	ldr	r0, [pc, #52]	; (a340 <handleDataMessage+0x1c0>)
    a30a:	4798      	blx	r3
    a30c:	8bb1      	ldrh	r1, [r6, #28]
    a30e:	4a10      	ldr	r2, [pc, #64]	; (a350 <handleDataMessage+0x1d0>)
    a310:	0030      	movs	r0, r6
    a312:	4b0e      	ldr	r3, [pc, #56]	; (a34c <handleDataMessage+0x1cc>)
    a314:	4798      	blx	r3
    a316:	e7b9      	b.n	a28c <handleDataMessage+0x10c>
    a318:	88e0      	ldrh	r0, [r4, #6]
    a31a:	4b0e      	ldr	r3, [pc, #56]	; (a354 <handleDataMessage+0x1d4>)
    a31c:	4798      	blx	r3
    a31e:	e781      	b.n	a224 <handleDataMessage+0xa4>
    a320:	20003758 	.word	0x20003758
    a324:	000066b9 	.word	0x000066b9
    a328:	000066f1 	.word	0x000066f1
    a32c:	0000659d 	.word	0x0000659d
    a330:	20003798 	.word	0x20003798
    a334:	20003750 	.word	0x20003750
    a338:	0000b829 	.word	0x0000b829
    a33c:	20003744 	.word	0x20003744
    a340:	20003738 	.word	0x20003738
    a344:	0000ffff 	.word	0x0000ffff
    a348:	000084a9 	.word	0x000084a9
    a34c:	00009d21 	.word	0x00009d21
    a350:	00008311 	.word	0x00008311
    a354:	0000b7c1 	.word	0x0000b7c1

0000a358 <frameParse>:
    a358:	b5f0      	push	{r4, r5, r6, r7, lr}
    a35a:	464e      	mov	r6, r9
    a35c:	4645      	mov	r5, r8
    a35e:	46de      	mov	lr, fp
    a360:	4657      	mov	r7, sl
    a362:	b5e0      	push	{r5, r6, r7, lr}
    a364:	6885      	ldr	r5, [r0, #8]
    a366:	b09f      	sub	sp, #124	; 0x7c
    a368:	782b      	ldrb	r3, [r5, #0]
    a36a:	ac0e      	add	r4, sp, #56	; 0x38
    a36c:	7023      	strb	r3, [r4, #0]
    a36e:	786b      	ldrb	r3, [r5, #1]
    a370:	0006      	movs	r6, r0
    a372:	7063      	strb	r3, [r4, #1]
    a374:	78ab      	ldrb	r3, [r5, #2]
    a376:	7223      	strb	r3, [r4, #8]
    a378:	7bc3      	ldrb	r3, [r0, #15]
    a37a:	2b00      	cmp	r3, #0
    a37c:	d015      	beq.n	a3aa <frameParse+0x52>
    a37e:	7863      	ldrb	r3, [r4, #1]
    a380:	069a      	lsls	r2, r3, #26
    a382:	d400      	bmi.n	a386 <frameParse+0x2e>
    a384:	e094      	b.n	a4b0 <frameParse+0x158>
    a386:	6873      	ldr	r3, [r6, #4]
    a388:	4698      	mov	r8, r3
    a38a:	8a33      	ldrh	r3, [r6, #16]
    a38c:	8063      	strh	r3, [r4, #2]
    a38e:	4643      	mov	r3, r8
    a390:	785a      	ldrb	r2, [r3, #1]
    a392:	781b      	ldrb	r3, [r3, #0]
    a394:	0212      	lsls	r2, r2, #8
    a396:	4313      	orrs	r3, r2
    a398:	80e3      	strh	r3, [r4, #6]
    a39a:	2302      	movs	r3, #2
    a39c:	4699      	mov	r9, r3
    a39e:	7833      	ldrb	r3, [r6, #0]
    a3a0:	075b      	lsls	r3, r3, #29
    a3a2:	d40e      	bmi.n	a3c2 <frameParse+0x6a>
    a3a4:	4bcb      	ldr	r3, [pc, #812]	; (a6d4 <frameParse+0x37c>)
    a3a6:	881b      	ldrh	r3, [r3, #0]
    a3a8:	e00d      	b.n	a3c6 <frameParse+0x6e>
    a3aa:	7863      	ldrb	r3, [r4, #1]
    a3ac:	069a      	lsls	r2, r3, #26
    a3ae:	d55c      	bpl.n	a46a <frameParse+0x112>
    a3b0:	6873      	ldr	r3, [r6, #4]
    a3b2:	4698      	mov	r8, r3
    a3b4:	8a33      	ldrh	r3, [r6, #16]
    a3b6:	8063      	strh	r3, [r4, #2]
    a3b8:	2308      	movs	r3, #8
    a3ba:	4699      	mov	r9, r3
    a3bc:	7833      	ldrb	r3, [r6, #0]
    a3be:	075b      	lsls	r3, r3, #29
    a3c0:	d5f0      	bpl.n	a3a4 <frameParse+0x4c>
    a3c2:	2301      	movs	r3, #1
    a3c4:	425b      	negs	r3, r3
    a3c6:	2210      	movs	r2, #16
    a3c8:	80a3      	strh	r3, [r4, #4]
    a3ca:	7863      	ldrb	r3, [r4, #1]
    a3cc:	9205      	str	r2, [sp, #20]
    a3ce:	4692      	mov	sl, r2
    a3d0:	4693      	mov	fp, r2
    a3d2:	2708      	movs	r7, #8
    a3d4:	2104      	movs	r1, #4
    a3d6:	3a0d      	subs	r2, #13
    a3d8:	075b      	lsls	r3, r3, #29
    a3da:	d562      	bpl.n	a4a2 <frameParse+0x14a>
    a3dc:	5cab      	ldrb	r3, [r5, r2]
    a3de:	1869      	adds	r1, r5, r1
    a3e0:	7423      	strb	r3, [r4, #16]
    a3e2:	2204      	movs	r2, #4
    a3e4:	4bbc      	ldr	r3, [pc, #752]	; (a6d8 <frameParse+0x380>)
    a3e6:	a813      	add	r0, sp, #76	; 0x4c
    a3e8:	4798      	blx	r3
    a3ea:	19e9      	adds	r1, r5, r7
    a3ec:	2208      	movs	r2, #8
    a3ee:	4bba      	ldr	r3, [pc, #744]	; (a6d8 <frameParse+0x380>)
    a3f0:	a814      	add	r0, sp, #80	; 0x50
    a3f2:	4798      	blx	r3
    a3f4:	465b      	mov	r3, fp
    a3f6:	7b37      	ldrb	r7, [r6, #12]
    a3f8:	4648      	mov	r0, r9
    a3fa:	1aff      	subs	r7, r7, r3
    a3fc:	b2fb      	uxtb	r3, r7
    a3fe:	001f      	movs	r7, r3
    a400:	4bb6      	ldr	r3, [pc, #728]	; (a6dc <frameParse+0x384>)
    a402:	4798      	blx	r3
    a404:	9001      	str	r0, [sp, #4]
    a406:	68b3      	ldr	r3, [r6, #8]
    a408:	9706      	str	r7, [sp, #24]
    a40a:	9300      	str	r3, [sp, #0]
    a40c:	465a      	mov	r2, fp
    a40e:	003b      	movs	r3, r7
    a410:	a914      	add	r1, sp, #80	; 0x50
    a412:	0020      	movs	r0, r4
    a414:	4fb2      	ldr	r7, [pc, #712]	; (a6e0 <frameParse+0x388>)
    a416:	47b8      	blx	r7
    a418:	28ff      	cmp	r0, #255	; 0xff
    a41a:	d042      	beq.n	a4a2 <frameParse+0x14a>
    a41c:	002b      	movs	r3, r5
    a41e:	9f06      	ldr	r7, [sp, #24]
    a420:	4453      	add	r3, sl
    a422:	1a3f      	subs	r7, r7, r0
    a424:	9307      	str	r3, [sp, #28]
    a426:	b2fb      	uxtb	r3, r7
    a428:	9306      	str	r3, [sp, #24]
    a42a:	88a0      	ldrh	r0, [r4, #4]
    a42c:	4bad      	ldr	r3, [pc, #692]	; (a6e4 <frameParse+0x38c>)
    a42e:	4298      	cmp	r0, r3
    a430:	d941      	bls.n	a4b6 <frameParse+0x15e>
    a432:	2228      	movs	r2, #40	; 0x28
    a434:	4bac      	ldr	r3, [pc, #688]	; (a6e8 <frameParse+0x390>)
    a436:	88e5      	ldrh	r5, [r4, #6]
    a438:	469a      	mov	sl, r3
    a43a:	681b      	ldr	r3, [r3, #0]
    a43c:	7a27      	ldrb	r7, [r4, #8]
    a43e:	5c9a      	ldrb	r2, [r3, r2]
    a440:	2a00      	cmp	r2, #0
    a442:	d100      	bne.n	a446 <frameParse+0xee>
    a444:	e07c      	b.n	a540 <frameParse+0x1e8>
    a446:	3a01      	subs	r2, #1
    a448:	b2d1      	uxtb	r1, r2
    a44a:	699b      	ldr	r3, [r3, #24]
    a44c:	3101      	adds	r1, #1
    a44e:	0089      	lsls	r1, r1, #2
    a450:	1859      	adds	r1, r3, r1
    a452:	e003      	b.n	a45c <frameParse+0x104>
    a454:	3304      	adds	r3, #4
    a456:	4299      	cmp	r1, r3
    a458:	d100      	bne.n	a45c <frameParse+0x104>
    a45a:	e071      	b.n	a540 <frameParse+0x1e8>
    a45c:	881a      	ldrh	r2, [r3, #0]
    a45e:	42aa      	cmp	r2, r5
    a460:	d1f8      	bne.n	a454 <frameParse+0xfc>
    a462:	789a      	ldrb	r2, [r3, #2]
    a464:	42ba      	cmp	r2, r7
    a466:	d1f5      	bne.n	a454 <frameParse+0xfc>
    a468:	e01b      	b.n	a4a2 <frameParse+0x14a>
    a46a:	2208      	movs	r2, #8
    a46c:	4691      	mov	r9, r2
    a46e:	6872      	ldr	r2, [r6, #4]
    a470:	7929      	ldrb	r1, [r5, #4]
    a472:	4690      	mov	r8, r2
    a474:	78ea      	ldrb	r2, [r5, #3]
    a476:	0209      	lsls	r1, r1, #8
    a478:	430a      	orrs	r2, r1
    a47a:	79a9      	ldrb	r1, [r5, #6]
    a47c:	8062      	strh	r2, [r4, #2]
    a47e:	796a      	ldrb	r2, [r5, #5]
    a480:	0209      	lsls	r1, r1, #8
    a482:	430a      	orrs	r2, r1
    a484:	7a29      	ldrb	r1, [r5, #8]
    a486:	80a2      	strh	r2, [r4, #4]
    a488:	79ea      	ldrb	r2, [r5, #7]
    a48a:	0209      	lsls	r1, r1, #8
    a48c:	430a      	orrs	r2, r1
    a48e:	80e2      	strh	r2, [r4, #6]
    a490:	2216      	movs	r2, #22
    a492:	270e      	movs	r7, #14
    a494:	9205      	str	r2, [sp, #20]
    a496:	4692      	mov	sl, r2
    a498:	4693      	mov	fp, r2
    a49a:	210a      	movs	r1, #10
    a49c:	3a0d      	subs	r2, #13
    a49e:	075b      	lsls	r3, r3, #29
    a4a0:	d49c      	bmi.n	a3dc <frameParse+0x84>
    a4a2:	b01f      	add	sp, #124	; 0x7c
    a4a4:	bc3c      	pop	{r2, r3, r4, r5}
    a4a6:	4690      	mov	r8, r2
    a4a8:	4699      	mov	r9, r3
    a4aa:	46a2      	mov	sl, r4
    a4ac:	46ab      	mov	fp, r5
    a4ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a4b0:	2202      	movs	r2, #2
    a4b2:	4691      	mov	r9, r2
    a4b4:	e7db      	b.n	a46e <frameParse+0x116>
    a4b6:	4b87      	ldr	r3, [pc, #540]	; (a6d4 <frameParse+0x37c>)
    a4b8:	881a      	ldrh	r2, [r3, #0]
    a4ba:	4290      	cmp	r0, r2
    a4bc:	d100      	bne.n	a4c0 <frameParse+0x168>
    a4be:	e12d      	b.n	a71c <frameParse+0x3c4>
    a4c0:	21ff      	movs	r1, #255	; 0xff
    a4c2:	0005      	movs	r5, r0
    a4c4:	881a      	ldrh	r2, [r3, #0]
    a4c6:	438d      	bics	r5, r1
    a4c8:	4295      	cmp	r5, r2
    a4ca:	d100      	bne.n	a4ce <frameParse+0x176>
    a4cc:	e129      	b.n	a722 <frameParse+0x3ca>
    a4ce:	881b      	ldrh	r3, [r3, #0]
    a4d0:	4298      	cmp	r0, r3
    a4d2:	d0e6      	beq.n	a4a2 <frameParse+0x14a>
    a4d4:	7823      	ldrb	r3, [r4, #0]
    a4d6:	2b00      	cmp	r3, #0
    a4d8:	d0e3      	beq.n	a4a2 <frameParse+0x14a>
    a4da:	4a84      	ldr	r2, [pc, #528]	; (a6ec <frameParse+0x394>)
    a4dc:	7812      	ldrb	r2, [r2, #0]
    a4de:	2a06      	cmp	r2, #6
    a4e0:	d1df      	bne.n	a4a2 <frameParse+0x14a>
    a4e2:	3b01      	subs	r3, #1
    a4e4:	7023      	strb	r3, [r4, #0]
    a4e6:	4b82      	ldr	r3, [pc, #520]	; (a6f0 <frameParse+0x398>)
    a4e8:	4798      	blx	r3
    a4ea:	ab0a      	add	r3, sp, #40	; 0x28
    a4ec:	8618      	strh	r0, [r3, #48]	; 0x30
    a4ee:	4b81      	ldr	r3, [pc, #516]	; (a6f4 <frameParse+0x39c>)
    a4f0:	4298      	cmp	r0, r3
    a4f2:	d100      	bne.n	a4f6 <frameParse+0x19e>
    a4f4:	e32e      	b.n	ab54 <frameParse+0x7fc>
    a4f6:	2078      	movs	r0, #120	; 0x78
    a4f8:	4b7f      	ldr	r3, [pc, #508]	; (a6f8 <frameParse+0x3a0>)
    a4fa:	4798      	blx	r3
    a4fc:	1e05      	subs	r5, r0, #0
    a4fe:	d0d0      	beq.n	a4a2 <frameParse+0x14a>
    a500:	0001      	movs	r1, r0
    a502:	4b7e      	ldr	r3, [pc, #504]	; (a6fc <frameParse+0x3a4>)
    a504:	0020      	movs	r0, r4
    a506:	4798      	blx	r3
    a508:	7a23      	ldrb	r3, [r4, #8]
    a50a:	9f06      	ldr	r7, [sp, #24]
    a50c:	0006      	movs	r6, r0
    a50e:	70ab      	strb	r3, [r5, #2]
    a510:	003a      	movs	r2, r7
    a512:	9907      	ldr	r1, [sp, #28]
    a514:	4b70      	ldr	r3, [pc, #448]	; (a6d8 <frameParse+0x380>)
    a516:	1828      	adds	r0, r5, r0
    a518:	4798      	blx	r3
    a51a:	2300      	movs	r3, #0
    a51c:	9303      	str	r3, [sp, #12]
    a51e:	9302      	str	r3, [sp, #8]
    a520:	ab16      	add	r3, sp, #88	; 0x58
    a522:	9301      	str	r3, [sp, #4]
    a524:	2302      	movs	r3, #2
    a526:	0020      	movs	r0, r4
    a528:	9300      	str	r3, [sp, #0]
    a52a:	003a      	movs	r2, r7
    a52c:	002b      	movs	r3, r5
    a52e:	0031      	movs	r1, r6
    a530:	4c73      	ldr	r4, [pc, #460]	; (a700 <frameParse+0x3a8>)
    a532:	47a0      	blx	r4
    a534:	2800      	cmp	r0, #0
    a536:	d1b4      	bne.n	a4a2 <frameParse+0x14a>
    a538:	0028      	movs	r0, r5
    a53a:	4b72      	ldr	r3, [pc, #456]	; (a704 <frameParse+0x3ac>)
    a53c:	4798      	blx	r3
    a53e:	e7b0      	b.n	a4a2 <frameParse+0x14a>
    a540:	4b6c      	ldr	r3, [pc, #432]	; (a6f4 <frameParse+0x39c>)
    a542:	4298      	cmp	r0, r3
    a544:	d100      	bne.n	a548 <frameParse+0x1f0>
    a546:	e0b6      	b.n	a6b6 <frameParse+0x35e>
    a548:	2701      	movs	r7, #1
    a54a:	7863      	ldrb	r3, [r4, #1]
    a54c:	2510      	movs	r5, #16
    a54e:	421d      	tst	r5, r3
    a550:	d006      	beq.n	a560 <frameParse+0x208>
    a552:	4a60      	ldr	r2, [pc, #384]	; (a6d4 <frameParse+0x37c>)
    a554:	88a1      	ldrh	r1, [r4, #4]
    a556:	4692      	mov	sl, r2
    a558:	8812      	ldrh	r2, [r2, #0]
    a55a:	4291      	cmp	r1, r2
    a55c:	d100      	bne.n	a560 <frameParse+0x208>
    a55e:	e1c7      	b.n	a8f0 <frameParse+0x598>
    a560:	2503      	movs	r5, #3
    a562:	402b      	ands	r3, r5
    a564:	2b01      	cmp	r3, #1
    a566:	d100      	bne.n	a56a <frameParse+0x212>
    a568:	e160      	b.n	a82c <frameParse+0x4d4>
    a56a:	2b00      	cmp	r3, #0
    a56c:	d105      	bne.n	a57a <frameParse+0x222>
    a56e:	4b5f      	ldr	r3, [pc, #380]	; (a6ec <frameParse+0x394>)
    a570:	781b      	ldrb	r3, [r3, #0]
    a572:	3b06      	subs	r3, #6
    a574:	2b01      	cmp	r3, #1
    a576:	d800      	bhi.n	a57a <frameParse+0x222>
    a578:	e16d      	b.n	a856 <frameParse+0x4fe>
    a57a:	2f00      	cmp	r7, #0
    a57c:	d100      	bne.n	a580 <frameParse+0x228>
    a57e:	e790      	b.n	a4a2 <frameParse+0x14a>
    a580:	7823      	ldrb	r3, [r4, #0]
    a582:	2b00      	cmp	r3, #0
    a584:	d100      	bne.n	a588 <frameParse+0x230>
    a586:	e78c      	b.n	a4a2 <frameParse+0x14a>
    a588:	4b58      	ldr	r3, [pc, #352]	; (a6ec <frameParse+0x394>)
    a58a:	781b      	ldrb	r3, [r3, #0]
    a58c:	2b06      	cmp	r3, #6
    a58e:	d000      	beq.n	a592 <frameParse+0x23a>
    a590:	e787      	b.n	a4a2 <frameParse+0x14a>
    a592:	ab16      	add	r3, sp, #88	; 0x58
    a594:	001a      	movs	r2, r3
    a596:	9308      	str	r3, [sp, #32]
    a598:	2301      	movs	r3, #1
    a59a:	425b      	negs	r3, r3
    a59c:	8013      	strh	r3, [r2, #0]
    a59e:	2078      	movs	r0, #120	; 0x78
    a5a0:	4b55      	ldr	r3, [pc, #340]	; (a6f8 <frameParse+0x3a0>)
    a5a2:	4798      	blx	r3
    a5a4:	4680      	mov	r8, r0
    a5a6:	2800      	cmp	r0, #0
    a5a8:	d100      	bne.n	a5ac <frameParse+0x254>
    a5aa:	e77a      	b.n	a4a2 <frameParse+0x14a>
    a5ac:	7823      	ldrb	r3, [r4, #0]
    a5ae:	4a56      	ldr	r2, [pc, #344]	; (a708 <frameParse+0x3b0>)
    a5b0:	3b01      	subs	r3, #1
    a5b2:	b2db      	uxtb	r3, r3
    a5b4:	7023      	strb	r3, [r4, #0]
    a5b6:	7003      	strb	r3, [r0, #0]
    a5b8:	7863      	ldrb	r3, [r4, #1]
    a5ba:	7043      	strb	r3, [r0, #1]
    a5bc:	7813      	ldrb	r3, [r2, #0]
    a5be:	3301      	adds	r3, #1
    a5c0:	b2db      	uxtb	r3, r3
    a5c2:	7083      	strb	r3, [r0, #2]
    a5c4:	7013      	strb	r3, [r2, #0]
    a5c6:	7863      	ldrb	r3, [r4, #1]
    a5c8:	069a      	lsls	r2, r3, #26
    a5ca:	d500      	bpl.n	a5ce <frameParse+0x276>
    a5cc:	e172      	b.n	a8b4 <frameParse+0x55c>
    a5ce:	8862      	ldrh	r2, [r4, #2]
    a5d0:	2716      	movs	r7, #22
    a5d2:	70c2      	strb	r2, [r0, #3]
    a5d4:	8862      	ldrh	r2, [r4, #2]
    a5d6:	250e      	movs	r5, #14
    a5d8:	0a12      	lsrs	r2, r2, #8
    a5da:	7102      	strb	r2, [r0, #4]
    a5dc:	88a2      	ldrh	r2, [r4, #4]
    a5de:	7142      	strb	r2, [r0, #5]
    a5e0:	88a2      	ldrh	r2, [r4, #4]
    a5e2:	0a12      	lsrs	r2, r2, #8
    a5e4:	7182      	strb	r2, [r0, #6]
    a5e6:	88e2      	ldrh	r2, [r4, #6]
    a5e8:	71c2      	strb	r2, [r0, #7]
    a5ea:	88e2      	ldrh	r2, [r4, #6]
    a5ec:	0a12      	lsrs	r2, r2, #8
    a5ee:	7202      	strb	r2, [r0, #8]
    a5f0:	2216      	movs	r2, #22
    a5f2:	4692      	mov	sl, r2
    a5f4:	3a0d      	subs	r2, #13
    a5f6:	200a      	movs	r0, #10
    a5f8:	4691      	mov	r9, r2
    a5fa:	9206      	str	r2, [sp, #24]
    a5fc:	075b      	lsls	r3, r3, #29
    a5fe:	d518      	bpl.n	a632 <frameParse+0x2da>
    a600:	4b42      	ldr	r3, [pc, #264]	; (a70c <frameParse+0x3b4>)
    a602:	4649      	mov	r1, r9
    a604:	681a      	ldr	r2, [r3, #0]
    a606:	2320      	movs	r3, #32
    a608:	5cd3      	ldrb	r3, [r2, r3]
    a60a:	4a41      	ldr	r2, [pc, #260]	; (a710 <frameParse+0x3b8>)
    a60c:	7423      	strb	r3, [r4, #16]
    a60e:	6812      	ldr	r2, [r2, #0]
    a610:	4440      	add	r0, r8
    a612:	6162      	str	r2, [r4, #20]
    a614:	4642      	mov	r2, r8
    a616:	5453      	strb	r3, [r2, r1]
    a618:	2204      	movs	r2, #4
    a61a:	a913      	add	r1, sp, #76	; 0x4c
    a61c:	4b2e      	ldr	r3, [pc, #184]	; (a6d8 <frameParse+0x380>)
    a61e:	4798      	blx	r3
    a620:	0028      	movs	r0, r5
    a622:	4b2d      	ldr	r3, [pc, #180]	; (a6d8 <frameParse+0x380>)
    a624:	4440      	add	r0, r8
    a626:	2208      	movs	r2, #8
    a628:	493a      	ldr	r1, [pc, #232]	; (a714 <frameParse+0x3bc>)
    a62a:	4798      	blx	r3
    a62c:	4653      	mov	r3, sl
    a62e:	46b9      	mov	r9, r7
    a630:	9306      	str	r3, [sp, #24]
    a632:	4642      	mov	r2, r8
    a634:	7a23      	ldrb	r3, [r4, #8]
    a636:	7093      	strb	r3, [r2, #2]
    a638:	2228      	movs	r2, #40	; 0x28
    a63a:	4b2b      	ldr	r3, [pc, #172]	; (a6e8 <frameParse+0x390>)
    a63c:	469a      	mov	sl, r3
    a63e:	681b      	ldr	r3, [r3, #0]
    a640:	5c9a      	ldrb	r2, [r3, r2]
    a642:	2a00      	cmp	r2, #0
    a644:	d018      	beq.n	a678 <frameParse+0x320>
    a646:	6998      	ldr	r0, [r3, #24]
    a648:	4d2a      	ldr	r5, [pc, #168]	; (a6f4 <frameParse+0x39c>)
    a64a:	8803      	ldrh	r3, [r0, #0]
    a64c:	42ab      	cmp	r3, r5
    a64e:	d100      	bne.n	a652 <frameParse+0x2fa>
    a650:	e2a8      	b.n	aba4 <frameParse+0x84c>
    a652:	3a01      	subs	r2, #1
    a654:	b2d2      	uxtb	r2, r2
    a656:	3201      	adds	r2, #1
    a658:	0092      	lsls	r2, r2, #2
    a65a:	1d03      	adds	r3, r0, #4
    a65c:	1882      	adds	r2, r0, r2
    a65e:	46b4      	mov	ip, r6
    a660:	e007      	b.n	a672 <frameParse+0x31a>
    a662:	1a1e      	subs	r6, r3, r0
    a664:	001f      	movs	r7, r3
    a666:	3304      	adds	r3, #4
    a668:	1f19      	subs	r1, r3, #4
    a66a:	8809      	ldrh	r1, [r1, #0]
    a66c:	42a9      	cmp	r1, r5
    a66e:	d100      	bne.n	a672 <frameParse+0x31a>
    a670:	e129      	b.n	a8c6 <frameParse+0x56e>
    a672:	429a      	cmp	r2, r3
    a674:	d1f5      	bne.n	a662 <frameParse+0x30a>
    a676:	4666      	mov	r6, ip
    a678:	4648      	mov	r0, r9
    a67a:	9b05      	ldr	r3, [sp, #20]
    a67c:	7b32      	ldrb	r2, [r6, #12]
    a67e:	9907      	ldr	r1, [sp, #28]
    a680:	1ad2      	subs	r2, r2, r3
    a682:	4440      	add	r0, r8
    a684:	4b14      	ldr	r3, [pc, #80]	; (a6d8 <frameParse+0x380>)
    a686:	4798      	blx	r3
    a688:	465b      	mov	r3, fp
    a68a:	7b32      	ldrb	r2, [r6, #12]
    a68c:	0020      	movs	r0, r4
    a68e:	1ad2      	subs	r2, r2, r3
    a690:	2300      	movs	r3, #0
    a692:	9303      	str	r3, [sp, #12]
    a694:	9302      	str	r3, [sp, #8]
    a696:	9b08      	ldr	r3, [sp, #32]
    a698:	b2d2      	uxtb	r2, r2
    a69a:	9301      	str	r3, [sp, #4]
    a69c:	2302      	movs	r3, #2
    a69e:	9906      	ldr	r1, [sp, #24]
    a6a0:	9300      	str	r3, [sp, #0]
    a6a2:	4c17      	ldr	r4, [pc, #92]	; (a700 <frameParse+0x3a8>)
    a6a4:	4643      	mov	r3, r8
    a6a6:	47a0      	blx	r4
    a6a8:	2800      	cmp	r0, #0
    a6aa:	d000      	beq.n	a6ae <frameParse+0x356>
    a6ac:	e6f9      	b.n	a4a2 <frameParse+0x14a>
    a6ae:	4640      	mov	r0, r8
    a6b0:	4b14      	ldr	r3, [pc, #80]	; (a704 <frameParse+0x3ac>)
    a6b2:	4798      	blx	r3
    a6b4:	e6f5      	b.n	a4a2 <frameParse+0x14a>
    a6b6:	2503      	movs	r5, #3
    a6b8:	7863      	ldrb	r3, [r4, #1]
    a6ba:	2701      	movs	r7, #1
    a6bc:	401d      	ands	r5, r3
    a6be:	d000      	beq.n	a6c2 <frameParse+0x36a>
    a6c0:	e744      	b.n	a54c <frameParse+0x1f4>
    a6c2:	4b15      	ldr	r3, [pc, #84]	; (a718 <frameParse+0x3c0>)
    a6c4:	4798      	blx	r3
    a6c6:	1e07      	subs	r7, r0, #0
    a6c8:	d000      	beq.n	a6cc <frameParse+0x374>
    a6ca:	e214      	b.n	aaf6 <frameParse+0x79e>
    a6cc:	7863      	ldrb	r3, [r4, #1]
    a6ce:	3701      	adds	r7, #1
    a6d0:	e73c      	b.n	a54c <frameParse+0x1f4>
    a6d2:	46c0      	nop			; (mov r8, r8)
    a6d4:	20003798 	.word	0x20003798
    a6d8:	0000c79f 	.word	0x0000c79f
    a6dc:	0000c215 	.word	0x0000c215
    a6e0:	0000c341 	.word	0x0000c341
    a6e4:	0000fffc 	.word	0x0000fffc
    a6e8:	20003750 	.word	0x20003750
    a6ec:	200009d4 	.word	0x200009d4
    a6f0:	0000bf61 	.word	0x0000bf61
    a6f4:	0000ffff 	.word	0x0000ffff
    a6f8:	0000654d 	.word	0x0000654d
    a6fc:	00009b31 	.word	0x00009b31
    a700:	00009bc9 	.word	0x00009bc9
    a704:	0000659d 	.word	0x0000659d
    a708:	2000376c 	.word	0x2000376c
    a70c:	20003754 	.word	0x20003754
    a710:	200037e0 	.word	0x200037e0
    a714:	200000d0 	.word	0x200000d0
    a718:	0000b9d5 	.word	0x0000b9d5
    a71c:	7863      	ldrb	r3, [r4, #1]
    a71e:	2700      	movs	r7, #0
    a720:	e714      	b.n	a54c <frameParse+0x1f4>
    a722:	4ada      	ldr	r2, [pc, #872]	; (aa8c <frameParse+0x734>)
    a724:	7812      	ldrb	r2, [r2, #0]
    a726:	2a06      	cmp	r2, #6
    a728:	d000      	beq.n	a72c <frameParse+0x3d4>
    a72a:	e6d0      	b.n	a4ce <frameParse+0x176>
    a72c:	2580      	movs	r5, #128	; 0x80
    a72e:	4005      	ands	r5, r0
    a730:	d100      	bne.n	a734 <frameParse+0x3dc>
    a732:	e18a      	b.n	aa4a <frameParse+0x6f2>
    a734:	2078      	movs	r0, #120	; 0x78
    a736:	4bd6      	ldr	r3, [pc, #856]	; (aa90 <frameParse+0x738>)
    a738:	4798      	blx	r3
    a73a:	1e05      	subs	r5, r0, #0
    a73c:	d100      	bne.n	a740 <frameParse+0x3e8>
    a73e:	e6b0      	b.n	a4a2 <frameParse+0x14a>
    a740:	2203      	movs	r2, #3
    a742:	7821      	ldrb	r1, [r4, #0]
    a744:	ab16      	add	r3, sp, #88	; 0x58
    a746:	88e0      	ldrh	r0, [r4, #6]
    a748:	88a7      	ldrh	r7, [r4, #4]
    a74a:	7019      	strb	r1, [r3, #0]
    a74c:	9308      	str	r3, [sp, #32]
    a74e:	785b      	ldrb	r3, [r3, #1]
    a750:	4393      	bics	r3, r2
    a752:	2201      	movs	r2, #1
    a754:	4313      	orrs	r3, r2
    a756:	2208      	movs	r2, #8
    a758:	b2db      	uxtb	r3, r3
    a75a:	4393      	bics	r3, r2
    a75c:	2204      	movs	r2, #4
    a75e:	4313      	orrs	r3, r2
    a760:	2220      	movs	r2, #32
    a762:	4690      	mov	r8, r2
    a764:	b2db      	uxtb	r3, r3
    a766:	4393      	bics	r3, r2
    a768:	324f      	adds	r2, #79	; 0x4f
    a76a:	4013      	ands	r3, r2
    a76c:	9a08      	ldr	r2, [sp, #32]
    a76e:	7053      	strb	r3, [r2, #1]
    a770:	4bc8      	ldr	r3, [pc, #800]	; (aa94 <frameParse+0x73c>)
    a772:	8097      	strh	r7, [r2, #4]
    a774:	881b      	ldrh	r3, [r3, #0]
    a776:	80d0      	strh	r0, [r2, #6]
    a778:	8053      	strh	r3, [r2, #2]
    a77a:	7029      	strb	r1, [r5, #0]
    a77c:	7853      	ldrb	r3, [r2, #1]
    a77e:	49c6      	ldr	r1, [pc, #792]	; (aa98 <frameParse+0x740>)
    a780:	706b      	strb	r3, [r5, #1]
    a782:	780b      	ldrb	r3, [r1, #0]
    a784:	3301      	adds	r3, #1
    a786:	b2db      	uxtb	r3, r3
    a788:	700b      	strb	r3, [r1, #0]
    a78a:	70ab      	strb	r3, [r5, #2]
    a78c:	4643      	mov	r3, r8
    a78e:	7851      	ldrb	r1, [r2, #1]
    a790:	420b      	tst	r3, r1
    a792:	d000      	beq.n	a796 <frameParse+0x43e>
    a794:	e1db      	b.n	ab4e <frameParse+0x7f6>
    a796:	2009      	movs	r0, #9
    a798:	2709      	movs	r7, #9
    a79a:	8853      	ldrh	r3, [r2, #2]
    a79c:	70eb      	strb	r3, [r5, #3]
    a79e:	8853      	ldrh	r3, [r2, #2]
    a7a0:	0a1b      	lsrs	r3, r3, #8
    a7a2:	712b      	strb	r3, [r5, #4]
    a7a4:	8893      	ldrh	r3, [r2, #4]
    a7a6:	716b      	strb	r3, [r5, #5]
    a7a8:	8893      	ldrh	r3, [r2, #4]
    a7aa:	0a1b      	lsrs	r3, r3, #8
    a7ac:	71ab      	strb	r3, [r5, #6]
    a7ae:	88d3      	ldrh	r3, [r2, #6]
    a7b0:	71eb      	strb	r3, [r5, #7]
    a7b2:	88d3      	ldrh	r3, [r2, #6]
    a7b4:	0a1b      	lsrs	r3, r3, #8
    a7b6:	722b      	strb	r3, [r5, #8]
    a7b8:	074b      	lsls	r3, r1, #29
    a7ba:	d51d      	bpl.n	a7f8 <frameParse+0x4a0>
    a7bc:	4bb7      	ldr	r3, [pc, #732]	; (aa9c <frameParse+0x744>)
    a7be:	9908      	ldr	r1, [sp, #32]
    a7c0:	681a      	ldr	r2, [r3, #0]
    a7c2:	2320      	movs	r3, #32
    a7c4:	5cd3      	ldrb	r3, [r2, r3]
    a7c6:	4ab6      	ldr	r2, [pc, #728]	; (aaa0 <frameParse+0x748>)
    a7c8:	740b      	strb	r3, [r1, #16]
    a7ca:	6812      	ldr	r2, [r2, #0]
    a7cc:	9206      	str	r2, [sp, #24]
    a7ce:	000a      	movs	r2, r1
    a7d0:	9906      	ldr	r1, [sp, #24]
    a7d2:	6151      	str	r1, [r2, #20]
    a7d4:	542b      	strb	r3, [r5, r0]
    a7d6:	1c78      	adds	r0, r7, #1
    a7d8:	b2c0      	uxtb	r0, r0
    a7da:	2204      	movs	r2, #4
    a7dc:	a91b      	add	r1, sp, #108	; 0x6c
    a7de:	4bb1      	ldr	r3, [pc, #708]	; (aaa4 <frameParse+0x74c>)
    a7e0:	1828      	adds	r0, r5, r0
    a7e2:	4798      	blx	r3
    a7e4:	1d78      	adds	r0, r7, #5
    a7e6:	b2c0      	uxtb	r0, r0
    a7e8:	370d      	adds	r7, #13
    a7ea:	1828      	adds	r0, r5, r0
    a7ec:	2208      	movs	r2, #8
    a7ee:	49ae      	ldr	r1, [pc, #696]	; (aaa8 <frameParse+0x750>)
    a7f0:	4bac      	ldr	r3, [pc, #688]	; (aaa4 <frameParse+0x74c>)
    a7f2:	b2ff      	uxtb	r7, r7
    a7f4:	4798      	blx	r3
    a7f6:	0038      	movs	r0, r7
    a7f8:	7a23      	ldrb	r3, [r4, #8]
    a7fa:	9907      	ldr	r1, [sp, #28]
    a7fc:	70ab      	strb	r3, [r5, #2]
    a7fe:	7b32      	ldrb	r2, [r6, #12]
    a800:	9b05      	ldr	r3, [sp, #20]
    a802:	1828      	adds	r0, r5, r0
    a804:	1ad2      	subs	r2, r2, r3
    a806:	4ba7      	ldr	r3, [pc, #668]	; (aaa4 <frameParse+0x74c>)
    a808:	4798      	blx	r3
    a80a:	465b      	mov	r3, fp
    a80c:	7b32      	ldrb	r2, [r6, #12]
    a80e:	0039      	movs	r1, r7
    a810:	1ad2      	subs	r2, r2, r3
    a812:	2300      	movs	r3, #0
    a814:	9303      	str	r3, [sp, #12]
    a816:	9302      	str	r3, [sp, #8]
    a818:	ab0f      	add	r3, sp, #60	; 0x3c
    a81a:	9301      	str	r3, [sp, #4]
    a81c:	2302      	movs	r3, #2
    a81e:	b2d2      	uxtb	r2, r2
    a820:	9300      	str	r3, [sp, #0]
    a822:	9808      	ldr	r0, [sp, #32]
    a824:	002b      	movs	r3, r5
    a826:	4ca1      	ldr	r4, [pc, #644]	; (aaac <frameParse+0x754>)
    a828:	47a0      	blx	r4
    a82a:	e63a      	b.n	a4a2 <frameParse+0x14a>
    a82c:	220f      	movs	r2, #15
    a82e:	9b07      	ldr	r3, [sp, #28]
    a830:	781b      	ldrb	r3, [r3, #0]
    a832:	4393      	bics	r3, r2
    a834:	2b10      	cmp	r3, #16
    a836:	d100      	bne.n	a83a <frameParse+0x4e2>
    a838:	e0ed      	b.n	aa16 <frameParse+0x6be>
    a83a:	d92f      	bls.n	a89c <frameParse+0x544>
    a83c:	2b20      	cmp	r3, #32
    a83e:	d100      	bne.n	a842 <frameParse+0x4ea>
    a840:	e0e2      	b.n	aa08 <frameParse+0x6b0>
    a842:	2b30      	cmp	r3, #48	; 0x30
    a844:	d000      	beq.n	a848 <frameParse+0x4f0>
    a846:	e698      	b.n	a57a <frameParse+0x222>
    a848:	4b99      	ldr	r3, [pc, #612]	; (aab0 <frameParse+0x758>)
    a84a:	9907      	ldr	r1, [sp, #28]
    a84c:	0020      	movs	r0, r4
    a84e:	4798      	blx	r3
    a850:	7863      	ldrb	r3, [r4, #1]
    a852:	402b      	ands	r3, r5
    a854:	e689      	b.n	a56a <frameParse+0x212>
    a856:	88a2      	ldrh	r2, [r4, #4]
    a858:	4b96      	ldr	r3, [pc, #600]	; (aab4 <frameParse+0x75c>)
    a85a:	429a      	cmp	r2, r3
    a85c:	d90e      	bls.n	a87c <frameParse+0x524>
    a85e:	20ff      	movs	r0, #255	; 0xff
    a860:	4b95      	ldr	r3, [pc, #596]	; (aab8 <frameParse+0x760>)
    a862:	8819      	ldrh	r1, [r3, #0]
    a864:	4208      	tst	r0, r1
    a866:	d100      	bne.n	a86a <frameParse+0x512>
    a868:	e0e6      	b.n	aa38 <frameParse+0x6e0>
    a86a:	8819      	ldrh	r1, [r3, #0]
    a86c:	0609      	lsls	r1, r1, #24
    a86e:	d500      	bpl.n	a872 <frameParse+0x51a>
    a870:	e0e2      	b.n	aa38 <frameParse+0x6e0>
    a872:	4992      	ldr	r1, [pc, #584]	; (aabc <frameParse+0x764>)
    a874:	428a      	cmp	r2, r1
    a876:	d000      	beq.n	a87a <frameParse+0x522>
    a878:	e67f      	b.n	a57a <frameParse+0x222>
    a87a:	881b      	ldrh	r3, [r3, #0]
    a87c:	88e3      	ldrh	r3, [r4, #6]
    a87e:	a816      	add	r0, sp, #88	; 0x58
    a880:	8003      	strh	r3, [r0, #0]
    a882:	466b      	mov	r3, sp
    a884:	7e1b      	ldrb	r3, [r3, #24]
    a886:	7203      	strb	r3, [r0, #8]
    a888:	9b07      	ldr	r3, [sp, #28]
    a88a:	6043      	str	r3, [r0, #4]
    a88c:	7bb3      	ldrb	r3, [r6, #14]
    a88e:	7283      	strb	r3, [r0, #10]
    a890:	7b73      	ldrb	r3, [r6, #13]
    a892:	7243      	strb	r3, [r0, #9]
    a894:	4b8a      	ldr	r3, [pc, #552]	; (aac0 <frameParse+0x768>)
    a896:	681b      	ldr	r3, [r3, #0]
    a898:	4798      	blx	r3
    a89a:	e66e      	b.n	a57a <frameParse+0x222>
    a89c:	2b00      	cmp	r3, #0
    a89e:	d000      	beq.n	a8a2 <frameParse+0x54a>
    a8a0:	e66b      	b.n	a57a <frameParse+0x222>
    a8a2:	7bb3      	ldrb	r3, [r6, #14]
    a8a4:	0020      	movs	r0, r4
    a8a6:	9300      	str	r3, [sp, #0]
    a8a8:	4642      	mov	r2, r8
    a8aa:	9b07      	ldr	r3, [sp, #28]
    a8ac:	4649      	mov	r1, r9
    a8ae:	4c85      	ldr	r4, [pc, #532]	; (aac4 <frameParse+0x76c>)
    a8b0:	47a0      	blx	r4
    a8b2:	e5f6      	b.n	a4a2 <frameParse+0x14a>
    a8b4:	2210      	movs	r2, #16
    a8b6:	4692      	mov	sl, r2
    a8b8:	3a0d      	subs	r2, #13
    a8ba:	2710      	movs	r7, #16
    a8bc:	2508      	movs	r5, #8
    a8be:	2004      	movs	r0, #4
    a8c0:	4691      	mov	r9, r2
    a8c2:	9206      	str	r2, [sp, #24]
    a8c4:	e69a      	b.n	a5fc <frameParse+0x2a4>
    a8c6:	4663      	mov	r3, ip
    a8c8:	46bc      	mov	ip, r7
    a8ca:	0037      	movs	r7, r6
    a8cc:	001e      	movs	r6, r3
    a8ce:	4661      	mov	r1, ip
    a8d0:	88e3      	ldrh	r3, [r4, #6]
    a8d2:	7a22      	ldrb	r2, [r4, #8]
    a8d4:	800b      	strh	r3, [r1, #0]
    a8d6:	4653      	mov	r3, sl
    a8d8:	681b      	ldr	r3, [r3, #0]
    a8da:	699b      	ldr	r3, [r3, #24]
    a8dc:	19db      	adds	r3, r3, r7
    a8de:	709a      	strb	r2, [r3, #2]
    a8e0:	4653      	mov	r3, sl
    a8e2:	2229      	movs	r2, #41	; 0x29
    a8e4:	681b      	ldr	r3, [r3, #0]
    a8e6:	5c9a      	ldrb	r2, [r3, r2]
    a8e8:	699b      	ldr	r3, [r3, #24]
    a8ea:	19df      	adds	r7, r3, r7
    a8ec:	70fa      	strb	r2, [r7, #3]
    a8ee:	e6c3      	b.n	a678 <frameParse+0x320>
    a8f0:	88e3      	ldrh	r3, [r4, #6]
    a8f2:	2078      	movs	r0, #120	; 0x78
    a8f4:	930a      	str	r3, [sp, #40]	; 0x28
    a8f6:	7a23      	ldrb	r3, [r4, #8]
    a8f8:	930b      	str	r3, [sp, #44]	; 0x2c
    a8fa:	4b65      	ldr	r3, [pc, #404]	; (aa90 <frameParse+0x738>)
    a8fc:	4798      	blx	r3
    a8fe:	9009      	str	r0, [sp, #36]	; 0x24
    a900:	2800      	cmp	r0, #0
    a902:	d100      	bne.n	a906 <frameParse+0x5ae>
    a904:	e079      	b.n	a9fa <frameParse+0x6a2>
    a906:	4652      	mov	r2, sl
    a908:	8811      	ldrh	r1, [r2, #0]
    a90a:	22ff      	movs	r2, #255	; 0xff
    a90c:	2003      	movs	r0, #3
    a90e:	ab16      	add	r3, sp, #88	; 0x58
    a910:	701a      	strb	r2, [r3, #0]
    a912:	9308      	str	r3, [sp, #32]
    a914:	785b      	ldrb	r3, [r3, #1]
    a916:	4692      	mov	sl, r2
    a918:	4383      	bics	r3, r0
    a91a:	2001      	movs	r0, #1
    a91c:	4318      	orrs	r0, r3
    a91e:	23f7      	movs	r3, #247	; 0xf7
    a920:	4003      	ands	r3, r0
    a922:	2004      	movs	r0, #4
    a924:	4303      	orrs	r3, r0
    a926:	2020      	movs	r0, #32
    a928:	227f      	movs	r2, #127	; 0x7f
    a92a:	b2db      	uxtb	r3, r3
    a92c:	4383      	bics	r3, r0
    a92e:	4013      	ands	r3, r2
    a930:	43ab      	bics	r3, r5
    a932:	9d08      	ldr	r5, [sp, #32]
    a934:	466a      	mov	r2, sp
    a936:	706b      	strb	r3, [r5, #1]
    a938:	4b56      	ldr	r3, [pc, #344]	; (aa94 <frameParse+0x73c>)
    a93a:	80e9      	strh	r1, [r5, #6]
    a93c:	881b      	ldrh	r3, [r3, #0]
    a93e:	9909      	ldr	r1, [sp, #36]	; 0x24
    a940:	806b      	strh	r3, [r5, #2]
    a942:	4653      	mov	r3, sl
    a944:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    a946:	80aa      	strh	r2, [r5, #4]
    a948:	700b      	strb	r3, [r1, #0]
    a94a:	786b      	ldrb	r3, [r5, #1]
    a94c:	4a52      	ldr	r2, [pc, #328]	; (aa98 <frameParse+0x740>)
    a94e:	704b      	strb	r3, [r1, #1]
    a950:	7813      	ldrb	r3, [r2, #0]
    a952:	3301      	adds	r3, #1
    a954:	b2db      	uxtb	r3, r3
    a956:	708b      	strb	r3, [r1, #2]
    a958:	7013      	strb	r3, [r2, #0]
    a95a:	786a      	ldrb	r2, [r5, #1]
    a95c:	4210      	tst	r0, r2
    a95e:	d000      	beq.n	a962 <frameParse+0x60a>
    a960:	e0c0      	b.n	aae4 <frameParse+0x78c>
    a962:	0008      	movs	r0, r1
    a964:	886b      	ldrh	r3, [r5, #2]
    a966:	70cb      	strb	r3, [r1, #3]
    a968:	886b      	ldrh	r3, [r5, #2]
    a96a:	0a1b      	lsrs	r3, r3, #8
    a96c:	710b      	strb	r3, [r1, #4]
    a96e:	88ab      	ldrh	r3, [r5, #4]
    a970:	714b      	strb	r3, [r1, #5]
    a972:	88ab      	ldrh	r3, [r5, #4]
    a974:	2109      	movs	r1, #9
    a976:	0a1b      	lsrs	r3, r3, #8
    a978:	7183      	strb	r3, [r0, #6]
    a97a:	88eb      	ldrh	r3, [r5, #6]
    a97c:	71c3      	strb	r3, [r0, #7]
    a97e:	88eb      	ldrh	r3, [r5, #6]
    a980:	0a1b      	lsrs	r3, r3, #8
    a982:	7203      	strb	r3, [r0, #8]
    a984:	2316      	movs	r3, #22
    a986:	200a      	movs	r0, #10
    a988:	469a      	mov	sl, r3
    a98a:	930c      	str	r3, [sp, #48]	; 0x30
    a98c:	3b08      	subs	r3, #8
    a98e:	930a      	str	r3, [sp, #40]	; 0x28
    a990:	3b05      	subs	r3, #5
    a992:	0752      	lsls	r2, r2, #29
    a994:	d51b      	bpl.n	a9ce <frameParse+0x676>
    a996:	4a41      	ldr	r2, [pc, #260]	; (aa9c <frameParse+0x744>)
    a998:	9d08      	ldr	r5, [sp, #32]
    a99a:	6811      	ldr	r1, [r2, #0]
    a99c:	2220      	movs	r2, #32
    a99e:	5c8a      	ldrb	r2, [r1, r2]
    a9a0:	493f      	ldr	r1, [pc, #252]	; (aaa0 <frameParse+0x748>)
    a9a2:	742a      	strb	r2, [r5, #16]
    a9a4:	6809      	ldr	r1, [r1, #0]
    a9a6:	910d      	str	r1, [sp, #52]	; 0x34
    a9a8:	0029      	movs	r1, r5
    a9aa:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    a9ac:	614d      	str	r5, [r1, #20]
    a9ae:	9d09      	ldr	r5, [sp, #36]	; 0x24
    a9b0:	a91b      	add	r1, sp, #108	; 0x6c
    a9b2:	46ac      	mov	ip, r5
    a9b4:	54ea      	strb	r2, [r5, r3]
    a9b6:	4460      	add	r0, ip
    a9b8:	2204      	movs	r2, #4
    a9ba:	4b3a      	ldr	r3, [pc, #232]	; (aaa4 <frameParse+0x74c>)
    a9bc:	4798      	blx	r3
    a9be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a9c0:	4939      	ldr	r1, [pc, #228]	; (aaa8 <frameParse+0x750>)
    a9c2:	18e8      	adds	r0, r5, r3
    a9c4:	2208      	movs	r2, #8
    a9c6:	4b37      	ldr	r3, [pc, #220]	; (aaa4 <frameParse+0x74c>)
    a9c8:	4798      	blx	r3
    a9ca:	4653      	mov	r3, sl
    a9cc:	990c      	ldr	r1, [sp, #48]	; 0x30
    a9ce:	222c      	movs	r2, #44	; 0x2c
    a9d0:	466d      	mov	r5, sp
    a9d2:	18ad      	adds	r5, r5, r2
    a9d4:	782d      	ldrb	r5, [r5, #0]
    a9d6:	9809      	ldr	r0, [sp, #36]	; 0x24
    a9d8:	3206      	adds	r2, #6
    a9da:	7085      	strb	r5, [r0, #2]
    a9dc:	54c2      	strb	r2, [r0, r3]
    a9de:	2300      	movs	r3, #0
    a9e0:	9303      	str	r3, [sp, #12]
    a9e2:	9302      	str	r3, [sp, #8]
    a9e4:	4643      	mov	r3, r8
    a9e6:	9301      	str	r3, [sp, #4]
    a9e8:	464b      	mov	r3, r9
    a9ea:	3a31      	subs	r2, #49	; 0x31
    a9ec:	9300      	str	r3, [sp, #0]
    a9ee:	4d2f      	ldr	r5, [pc, #188]	; (aaac <frameParse+0x754>)
    a9f0:	0003      	movs	r3, r0
    a9f2:	9808      	ldr	r0, [sp, #32]
    a9f4:	47a8      	blx	r5
    a9f6:	2800      	cmp	r0, #0
    a9f8:	d001      	beq.n	a9fe <frameParse+0x6a6>
    a9fa:	7863      	ldrb	r3, [r4, #1]
    a9fc:	e5b0      	b.n	a560 <frameParse+0x208>
    a9fe:	4b32      	ldr	r3, [pc, #200]	; (aac8 <frameParse+0x770>)
    aa00:	9809      	ldr	r0, [sp, #36]	; 0x24
    aa02:	4798      	blx	r3
    aa04:	7863      	ldrb	r3, [r4, #1]
    aa06:	e5ab      	b.n	a560 <frameParse+0x208>
    aa08:	4b30      	ldr	r3, [pc, #192]	; (aacc <frameParse+0x774>)
    aa0a:	9907      	ldr	r1, [sp, #28]
    aa0c:	0020      	movs	r0, r4
    aa0e:	4798      	blx	r3
    aa10:	7863      	ldrb	r3, [r4, #1]
    aa12:	402b      	ands	r3, r5
    aa14:	e5a9      	b.n	a56a <frameParse+0x212>
    aa16:	4b1d      	ldr	r3, [pc, #116]	; (aa8c <frameParse+0x734>)
    aa18:	781b      	ldrb	r3, [r3, #0]
    aa1a:	2b06      	cmp	r3, #6
    aa1c:	d000      	beq.n	aa20 <frameParse+0x6c8>
    aa1e:	e5ac      	b.n	a57a <frameParse+0x222>
    aa20:	7bb3      	ldrb	r3, [r6, #14]
    aa22:	4f2b      	ldr	r7, [pc, #172]	; (aad0 <frameParse+0x778>)
    aa24:	9300      	str	r3, [sp, #0]
    aa26:	4642      	mov	r2, r8
    aa28:	9b07      	ldr	r3, [sp, #28]
    aa2a:	4649      	mov	r1, r9
    aa2c:	0020      	movs	r0, r4
    aa2e:	47b8      	blx	r7
    aa30:	7863      	ldrb	r3, [r4, #1]
    aa32:	0007      	movs	r7, r0
    aa34:	402b      	ands	r3, r5
    aa36:	e598      	b.n	a56a <frameParse+0x212>
    aa38:	881b      	ldrh	r3, [r3, #0]
    aa3a:	061b      	lsls	r3, r3, #24
    aa3c:	d400      	bmi.n	aa40 <frameParse+0x6e8>
    aa3e:	e71d      	b.n	a87c <frameParse+0x524>
    aa40:	4b24      	ldr	r3, [pc, #144]	; (aad4 <frameParse+0x77c>)
    aa42:	429a      	cmp	r2, r3
    aa44:	d000      	beq.n	aa48 <frameParse+0x6f0>
    aa46:	e719      	b.n	a87c <frameParse+0x524>
    aa48:	e597      	b.n	a57a <frameParse+0x222>
    aa4a:	2090      	movs	r0, #144	; 0x90
    aa4c:	4b10      	ldr	r3, [pc, #64]	; (aa90 <frameParse+0x738>)
    aa4e:	4798      	blx	r3
    aa50:	1e06      	subs	r6, r0, #0
    aa52:	d100      	bne.n	aa56 <frameParse+0x6fe>
    aa54:	e525      	b.n	a4a2 <frameParse+0x14a>
    aa56:	0021      	movs	r1, r4
    aa58:	2220      	movs	r2, #32
    aa5a:	4b12      	ldr	r3, [pc, #72]	; (aaa4 <frameParse+0x74c>)
    aa5c:	3018      	adds	r0, #24
    aa5e:	4798      	blx	r3
    aa60:	2338      	movs	r3, #56	; 0x38
    aa62:	0030      	movs	r0, r6
    aa64:	9a06      	ldr	r2, [sp, #24]
    aa66:	9907      	ldr	r1, [sp, #28]
    aa68:	54f2      	strb	r2, [r6, r3]
    aa6a:	3039      	adds	r0, #57	; 0x39
    aa6c:	60b5      	str	r5, [r6, #8]
    aa6e:	4b0d      	ldr	r3, [pc, #52]	; (aaa4 <frameParse+0x74c>)
    aa70:	4798      	blx	r3
    aa72:	2301      	movs	r3, #1
    aa74:	74f3      	strb	r3, [r6, #19]
    aa76:	4b18      	ldr	r3, [pc, #96]	; (aad8 <frameParse+0x780>)
    aa78:	0031      	movs	r1, r6
    aa7a:	681a      	ldr	r2, [r3, #0]
    aa7c:	2327      	movs	r3, #39	; 0x27
    aa7e:	5cd3      	ldrb	r3, [r2, r3]
    aa80:	4816      	ldr	r0, [pc, #88]	; (aadc <frameParse+0x784>)
    aa82:	3301      	adds	r3, #1
    aa84:	7433      	strb	r3, [r6, #16]
    aa86:	4b16      	ldr	r3, [pc, #88]	; (aae0 <frameParse+0x788>)
    aa88:	4798      	blx	r3
    aa8a:	e50a      	b.n	a4a2 <frameParse+0x14a>
    aa8c:	200009d4 	.word	0x200009d4
    aa90:	0000654d 	.word	0x0000654d
    aa94:	20003784 	.word	0x20003784
    aa98:	2000376c 	.word	0x2000376c
    aa9c:	20003754 	.word	0x20003754
    aaa0:	200037e0 	.word	0x200037e0
    aaa4:	0000c79f 	.word	0x0000c79f
    aaa8:	200000d0 	.word	0x200000d0
    aaac:	00009bc9 	.word	0x00009bc9
    aab0:	0000a181 	.word	0x0000a181
    aab4:	0000fffc 	.word	0x0000fffc
    aab8:	20003798 	.word	0x20003798
    aabc:	0000ffff 	.word	0x0000ffff
    aac0:	200009ec 	.word	0x200009ec
    aac4:	0000b255 	.word	0x0000b255
    aac8:	0000659d 	.word	0x0000659d
    aacc:	00009ac5 	.word	0x00009ac5
    aad0:	0000bbb9 	.word	0x0000bbb9
    aad4:	0000fffd 	.word	0x0000fffd
    aad8:	20003750 	.word	0x20003750
    aadc:	20003744 	.word	0x20003744
    aae0:	000066b9 	.word	0x000066b9
    aae4:	2310      	movs	r3, #16
    aae6:	469a      	mov	sl, r3
    aae8:	930c      	str	r3, [sp, #48]	; 0x30
    aaea:	3b08      	subs	r3, #8
    aaec:	930a      	str	r3, [sp, #40]	; 0x28
    aaee:	2004      	movs	r0, #4
    aaf0:	3b05      	subs	r3, #5
    aaf2:	2103      	movs	r1, #3
    aaf4:	e74d      	b.n	a992 <frameParse+0x63a>
    aaf6:	4b2d      	ldr	r3, [pc, #180]	; (abac <frameParse+0x854>)
    aaf8:	4798      	blx	r3
    aafa:	2832      	cmp	r0, #50	; 0x32
    aafc:	d801      	bhi.n	ab02 <frameParse+0x7aa>
    aafe:	7863      	ldrb	r3, [r4, #1]
    ab00:	e524      	b.n	a54c <frameParse+0x1f4>
    ab02:	2090      	movs	r0, #144	; 0x90
    ab04:	4b2a      	ldr	r3, [pc, #168]	; (abb0 <frameParse+0x858>)
    ab06:	4798      	blx	r3
    ab08:	2800      	cmp	r0, #0
    ab0a:	d100      	bne.n	ab0e <frameParse+0x7b6>
    ab0c:	e4c9      	b.n	a4a2 <frameParse+0x14a>
    ab0e:	9008      	str	r0, [sp, #32]
    ab10:	2220      	movs	r2, #32
    ab12:	0021      	movs	r1, r4
    ab14:	4b27      	ldr	r3, [pc, #156]	; (abb4 <frameParse+0x85c>)
    ab16:	3018      	adds	r0, #24
    ab18:	4798      	blx	r3
    ab1a:	2338      	movs	r3, #56	; 0x38
    ab1c:	9808      	ldr	r0, [sp, #32]
    ab1e:	9a06      	ldr	r2, [sp, #24]
    ab20:	9907      	ldr	r1, [sp, #28]
    ab22:	54c2      	strb	r2, [r0, r3]
    ab24:	6085      	str	r5, [r0, #8]
    ab26:	4b23      	ldr	r3, [pc, #140]	; (abb4 <frameParse+0x85c>)
    ab28:	3039      	adds	r0, #57	; 0x39
    ab2a:	4798      	blx	r3
    ab2c:	4653      	mov	r3, sl
    ab2e:	2201      	movs	r2, #1
    ab30:	6819      	ldr	r1, [r3, #0]
    ab32:	2327      	movs	r3, #39	; 0x27
    ab34:	9808      	ldr	r0, [sp, #32]
    ab36:	74c2      	strb	r2, [r0, #19]
    ab38:	5ccb      	ldrb	r3, [r1, r3]
    ab3a:	7445      	strb	r5, [r0, #17]
    ab3c:	189b      	adds	r3, r3, r2
    ab3e:	7403      	strb	r3, [r0, #16]
    ab40:	7502      	strb	r2, [r0, #20]
    ab42:	0001      	movs	r1, r0
    ab44:	4b1c      	ldr	r3, [pc, #112]	; (abb8 <frameParse+0x860>)
    ab46:	481d      	ldr	r0, [pc, #116]	; (abbc <frameParse+0x864>)
    ab48:	4798      	blx	r3
    ab4a:	7863      	ldrb	r3, [r4, #1]
    ab4c:	e4fe      	b.n	a54c <frameParse+0x1f4>
    ab4e:	2003      	movs	r0, #3
    ab50:	2703      	movs	r7, #3
    ab52:	e631      	b.n	a7b8 <frameParse+0x460>
    ab54:	2090      	movs	r0, #144	; 0x90
    ab56:	4b16      	ldr	r3, [pc, #88]	; (abb0 <frameParse+0x858>)
    ab58:	4798      	blx	r3
    ab5a:	1e05      	subs	r5, r0, #0
    ab5c:	d100      	bne.n	ab60 <frameParse+0x808>
    ab5e:	e4a0      	b.n	a4a2 <frameParse+0x14a>
    ab60:	2220      	movs	r2, #32
    ab62:	0021      	movs	r1, r4
    ab64:	4b13      	ldr	r3, [pc, #76]	; (abb4 <frameParse+0x85c>)
    ab66:	3018      	adds	r0, #24
    ab68:	4798      	blx	r3
    ab6a:	2338      	movs	r3, #56	; 0x38
    ab6c:	9a06      	ldr	r2, [sp, #24]
    ab6e:	0028      	movs	r0, r5
    ab70:	54ea      	strb	r2, [r5, r3]
    ab72:	2300      	movs	r3, #0
    ab74:	9907      	ldr	r1, [sp, #28]
    ab76:	60ab      	str	r3, [r5, #8]
    ab78:	3039      	adds	r0, #57	; 0x39
    ab7a:	4b0e      	ldr	r3, [pc, #56]	; (abb4 <frameParse+0x85c>)
    ab7c:	4798      	blx	r3
    ab7e:	2301      	movs	r3, #1
    ab80:	74eb      	strb	r3, [r5, #19]
    ab82:	88a0      	ldrh	r0, [r4, #4]
    ab84:	4b0e      	ldr	r3, [pc, #56]	; (abc0 <frameParse+0x868>)
    ab86:	4798      	blx	r3
    ab88:	2800      	cmp	r0, #0
    ab8a:	d100      	bne.n	ab8e <frameParse+0x836>
    ab8c:	e4d4      	b.n	a538 <frameParse+0x1e0>
    ab8e:	4b0d      	ldr	r3, [pc, #52]	; (abc4 <frameParse+0x86c>)
    ab90:	0029      	movs	r1, r5
    ab92:	681a      	ldr	r2, [r3, #0]
    ab94:	2326      	movs	r3, #38	; 0x26
    ab96:	5cd3      	ldrb	r3, [r2, r3]
    ab98:	480b      	ldr	r0, [pc, #44]	; (abc8 <frameParse+0x870>)
    ab9a:	3301      	adds	r3, #1
    ab9c:	742b      	strb	r3, [r5, #16]
    ab9e:	4b06      	ldr	r3, [pc, #24]	; (abb8 <frameParse+0x860>)
    aba0:	4798      	blx	r3
    aba2:	e47e      	b.n	a4a2 <frameParse+0x14a>
    aba4:	4684      	mov	ip, r0
    aba6:	2700      	movs	r7, #0
    aba8:	e691      	b.n	a8ce <frameParse+0x576>
    abaa:	46c0      	nop			; (mov r8, r8)
    abac:	000065d9 	.word	0x000065d9
    abb0:	0000654d 	.word	0x0000654d
    abb4:	0000c79f 	.word	0x0000c79f
    abb8:	000066b9 	.word	0x000066b9
    abbc:	20003744 	.word	0x20003744
    abc0:	0000c169 	.word	0x0000c169
    abc4:	20003750 	.word	0x20003750
    abc8:	200037d4 	.word	0x200037d4

0000abcc <indirectDataTimerHandler>:
    abcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    abce:	46ce      	mov	lr, r9
    abd0:	4647      	mov	r7, r8
    abd2:	b580      	push	{r7, lr}
    abd4:	4e18      	ldr	r6, [pc, #96]	; (ac38 <indirectDataTimerHandler+0x6c>)
    abd6:	7a33      	ldrb	r3, [r6, #8]
    abd8:	2b00      	cmp	r3, #0
    abda:	d029      	beq.n	ac30 <indirectDataTimerHandler+0x64>
    abdc:	4b17      	ldr	r3, [pc, #92]	; (ac3c <indirectDataTimerHandler+0x70>)
    abde:	2500      	movs	r5, #0
    abe0:	4698      	mov	r8, r3
    abe2:	4b17      	ldr	r3, [pc, #92]	; (ac40 <indirectDataTimerHandler+0x74>)
    abe4:	4f17      	ldr	r7, [pc, #92]	; (ac44 <indirectDataTimerHandler+0x78>)
    abe6:	4699      	mov	r9, r3
    abe8:	e00d      	b.n	ac06 <indirectDataTimerHandler+0x3a>
    abea:	6883      	ldr	r3, [r0, #8]
    abec:	2b00      	cmp	r3, #0
    abee:	d003      	beq.n	abf8 <indirectDataTimerHandler+0x2c>
    abf0:	7c80      	ldrb	r0, [r0, #18]
    abf2:	0022      	movs	r2, r4
    abf4:	2105      	movs	r1, #5
    abf6:	4798      	blx	r3
    abf8:	0020      	movs	r0, r4
    abfa:	47c8      	blx	r9
    abfc:	3501      	adds	r5, #1
    abfe:	7a33      	ldrb	r3, [r6, #8]
    ac00:	b2ed      	uxtb	r5, r5
    ac02:	42ab      	cmp	r3, r5
    ac04:	d914      	bls.n	ac30 <indirectDataTimerHandler+0x64>
    ac06:	2100      	movs	r1, #0
    ac08:	0030      	movs	r0, r6
    ac0a:	47b8      	blx	r7
    ac0c:	1e04      	subs	r4, r0, #0
    ac0e:	d00f      	beq.n	ac30 <indirectDataTimerHandler+0x64>
    ac10:	7c03      	ldrb	r3, [r0, #16]
    ac12:	2b00      	cmp	r3, #0
    ac14:	d004      	beq.n	ac20 <indirectDataTimerHandler+0x54>
    ac16:	3b01      	subs	r3, #1
    ac18:	b2db      	uxtb	r3, r3
    ac1a:	7403      	strb	r3, [r0, #16]
    ac1c:	2b00      	cmp	r3, #0
    ac1e:	d0e4      	beq.n	abea <indirectDataTimerHandler+0x1e>
    ac20:	0021      	movs	r1, r4
    ac22:	0030      	movs	r0, r6
    ac24:	47c0      	blx	r8
    ac26:	3501      	adds	r5, #1
    ac28:	7a33      	ldrb	r3, [r6, #8]
    ac2a:	b2ed      	uxtb	r5, r5
    ac2c:	42ab      	cmp	r3, r5
    ac2e:	d8ea      	bhi.n	ac06 <indirectDataTimerHandler+0x3a>
    ac30:	bc0c      	pop	{r2, r3}
    ac32:	4690      	mov	r8, r2
    ac34:	4699      	mov	r9, r3
    ac36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ac38:	20003744 	.word	0x20003744
    ac3c:	000066b9 	.word	0x000066b9
    ac40:	0000659d 	.word	0x0000659d
    ac44:	000066f1 	.word	0x000066f1

0000ac48 <edScanDurationExpired>:
    ac48:	2200      	movs	r2, #0
    ac4a:	4b01      	ldr	r3, [pc, #4]	; (ac50 <edScanDurationExpired+0x8>)
    ac4c:	701a      	strb	r2, [r3, #0]
    ac4e:	4770      	bx	lr
    ac50:	200009f3 	.word	0x200009f3

0000ac54 <assignAddress>:
    ac54:	b5f0      	push	{r4, r5, r6, r7, lr}
    ac56:	4645      	mov	r5, r8
    ac58:	46de      	mov	lr, fp
    ac5a:	4657      	mov	r7, sl
    ac5c:	464e      	mov	r6, r9
    ac5e:	b5e0      	push	{r5, r6, r7, lr}
    ac60:	b087      	sub	sp, #28
    ac62:	9303      	str	r3, [sp, #12]
    ac64:	b2cb      	uxtb	r3, r1
    ac66:	4698      	mov	r8, r3
    ac68:	0005      	movs	r5, r0
    ac6a:	2306      	movs	r3, #6
    ac6c:	4668      	mov	r0, sp
    ac6e:	4641      	mov	r1, r8
    ac70:	7002      	strb	r2, [r0, #0]
    ac72:	420b      	tst	r3, r1
    ac74:	d003      	beq.n	ac7e <assignAddress+0x2a>
    ac76:	4013      	ands	r3, r2
    ac78:	2b04      	cmp	r3, #4
    ac7a:	d100      	bne.n	ac7e <assignAddress+0x2a>
    ac7c:	e0ae      	b.n	addc <assignAddress+0x188>
    ac7e:	4643      	mov	r3, r8
    ac80:	079b      	lsls	r3, r3, #30
    ac82:	d107      	bne.n	ac94 <assignAddress+0x40>
    ac84:	488e      	ldr	r0, [pc, #568]	; (aec0 <assignAddress+0x26c>)
    ac86:	b007      	add	sp, #28
    ac88:	bc3c      	pop	{r2, r3, r4, r5}
    ac8a:	4690      	mov	r8, r2
    ac8c:	4699      	mov	r9, r3
    ac8e:	46a2      	mov	sl, r4
    ac90:	46ab      	mov	fp, r5
    ac92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ac94:	9b00      	ldr	r3, [sp, #0]
    ac96:	07db      	lsls	r3, r3, #31
    ac98:	d550      	bpl.n	ad3c <assignAddress+0xe8>
    ac9a:	4b8a      	ldr	r3, [pc, #552]	; (aec4 <assignAddress+0x270>)
    ac9c:	4699      	mov	r9, r3
    ac9e:	681b      	ldr	r3, [r3, #0]
    aca0:	001a      	movs	r2, r3
    aca2:	9303      	str	r3, [sp, #12]
    aca4:	2323      	movs	r3, #35	; 0x23
    aca6:	5cd3      	ldrb	r3, [r2, r3]
    aca8:	469b      	mov	fp, r3
    acaa:	2b00      	cmp	r3, #0
    acac:	d0ea      	beq.n	ac84 <assignAddress+0x30>
    acae:	6893      	ldr	r3, [r2, #8]
    acb0:	4f85      	ldr	r7, [pc, #532]	; (aec8 <assignAddress+0x274>)
    acb2:	469a      	mov	sl, r3
    acb4:	001c      	movs	r4, r3
    acb6:	003b      	movs	r3, r7
    acb8:	2600      	movs	r6, #0
    acba:	4657      	mov	r7, sl
    acbc:	469a      	mov	sl, r3
    acbe:	1be3      	subs	r3, r4, r7
    acc0:	2208      	movs	r2, #8
    acc2:	0029      	movs	r1, r5
    acc4:	0020      	movs	r0, r4
    acc6:	4698      	mov	r8, r3
    acc8:	47d0      	blx	sl
    acca:	2800      	cmp	r0, #0
    accc:	d100      	bne.n	acd0 <assignAddress+0x7c>
    acce:	e0e9      	b.n	aea4 <assignAddress+0x250>
    acd0:	7823      	ldrb	r3, [r4, #0]
    acd2:	2bff      	cmp	r3, #255	; 0xff
    acd4:	d000      	beq.n	acd8 <assignAddress+0x84>
    acd6:	e0c2      	b.n	ae5e <assignAddress+0x20a>
    acd8:	7863      	ldrb	r3, [r4, #1]
    acda:	2bff      	cmp	r3, #255	; 0xff
    acdc:	d000      	beq.n	ace0 <assignAddress+0x8c>
    acde:	e0be      	b.n	ae5e <assignAddress+0x20a>
    ace0:	78a3      	ldrb	r3, [r4, #2]
    ace2:	2bff      	cmp	r3, #255	; 0xff
    ace4:	d000      	beq.n	ace8 <assignAddress+0x94>
    ace6:	e0ba      	b.n	ae5e <assignAddress+0x20a>
    ace8:	78e3      	ldrb	r3, [r4, #3]
    acea:	2bff      	cmp	r3, #255	; 0xff
    acec:	d000      	beq.n	acf0 <assignAddress+0x9c>
    acee:	e0b6      	b.n	ae5e <assignAddress+0x20a>
    acf0:	7923      	ldrb	r3, [r4, #4]
    acf2:	2bff      	cmp	r3, #255	; 0xff
    acf4:	d000      	beq.n	acf8 <assignAddress+0xa4>
    acf6:	e0b2      	b.n	ae5e <assignAddress+0x20a>
    acf8:	7963      	ldrb	r3, [r4, #5]
    acfa:	2bff      	cmp	r3, #255	; 0xff
    acfc:	d000      	beq.n	ad00 <assignAddress+0xac>
    acfe:	e0ae      	b.n	ae5e <assignAddress+0x20a>
    ad00:	79a3      	ldrb	r3, [r4, #6]
    ad02:	2bff      	cmp	r3, #255	; 0xff
    ad04:	d000      	beq.n	ad08 <assignAddress+0xb4>
    ad06:	e0aa      	b.n	ae5e <assignAddress+0x20a>
    ad08:	79e3      	ldrb	r3, [r4, #7]
    ad0a:	2bff      	cmp	r3, #255	; 0xff
    ad0c:	d000      	beq.n	ad10 <assignAddress+0xbc>
    ad0e:	e0a6      	b.n	ae5e <assignAddress+0x20a>
    ad10:	2208      	movs	r2, #8
    ad12:	0029      	movs	r1, r5
    ad14:	4b6d      	ldr	r3, [pc, #436]	; (aecc <assignAddress+0x278>)
    ad16:	0020      	movs	r0, r4
    ad18:	4798      	blx	r3
    ad1a:	464b      	mov	r3, r9
    ad1c:	4669      	mov	r1, sp
    ad1e:	681a      	ldr	r2, [r3, #0]
    ad20:	7809      	ldrb	r1, [r1, #0]
    ad22:	6893      	ldr	r3, [r2, #8]
    ad24:	4443      	add	r3, r8
    ad26:	7319      	strb	r1, [r3, #12]
    ad28:	6893      	ldr	r3, [r2, #8]
    ad2a:	4443      	add	r3, r8
    ad2c:	8e52      	ldrh	r2, [r2, #50]	; 0x32
    ad2e:	609a      	str	r2, [r3, #8]
    ad30:	4b67      	ldr	r3, [pc, #412]	; (aed0 <assignAddress+0x27c>)
    ad32:	8818      	ldrh	r0, [r3, #0]
    ad34:	3080      	adds	r0, #128	; 0x80
    ad36:	1980      	adds	r0, r0, r6
    ad38:	b280      	uxth	r0, r0
    ad3a:	e7a4      	b.n	ac86 <assignAddress+0x32>
    ad3c:	4b61      	ldr	r3, [pc, #388]	; (aec4 <assignAddress+0x270>)
    ad3e:	4699      	mov	r9, r3
    ad40:	681b      	ldr	r3, [r3, #0]
    ad42:	001a      	movs	r2, r3
    ad44:	9304      	str	r3, [sp, #16]
    ad46:	2324      	movs	r3, #36	; 0x24
    ad48:	5cd3      	ldrb	r3, [r2, r3]
    ad4a:	469b      	mov	fp, r3
    ad4c:	2b01      	cmp	r3, #1
    ad4e:	d999      	bls.n	ac84 <assignAddress+0x30>
    ad50:	68d3      	ldr	r3, [r2, #12]
    ad52:	4f5d      	ldr	r7, [pc, #372]	; (aec8 <assignAddress+0x274>)
    ad54:	469a      	mov	sl, r3
    ad56:	001c      	movs	r4, r3
    ad58:	003b      	movs	r3, r7
    ad5a:	2601      	movs	r6, #1
    ad5c:	4657      	mov	r7, sl
    ad5e:	469a      	mov	sl, r3
    ad60:	3414      	adds	r4, #20
    ad62:	1be3      	subs	r3, r4, r7
    ad64:	2208      	movs	r2, #8
    ad66:	0029      	movs	r1, r5
    ad68:	0020      	movs	r0, r4
    ad6a:	4698      	mov	r8, r3
    ad6c:	47d0      	blx	sl
    ad6e:	2800      	cmp	r0, #0
    ad70:	d100      	bne.n	ad74 <assignAddress+0x120>
    ad72:	e08a      	b.n	ae8a <assignAddress+0x236>
    ad74:	7823      	ldrb	r3, [r4, #0]
    ad76:	2bff      	cmp	r3, #255	; 0xff
    ad78:	d178      	bne.n	ae6c <assignAddress+0x218>
    ad7a:	7863      	ldrb	r3, [r4, #1]
    ad7c:	2bff      	cmp	r3, #255	; 0xff
    ad7e:	d175      	bne.n	ae6c <assignAddress+0x218>
    ad80:	78a3      	ldrb	r3, [r4, #2]
    ad82:	2bff      	cmp	r3, #255	; 0xff
    ad84:	d172      	bne.n	ae6c <assignAddress+0x218>
    ad86:	78e3      	ldrb	r3, [r4, #3]
    ad88:	2bff      	cmp	r3, #255	; 0xff
    ad8a:	d16f      	bne.n	ae6c <assignAddress+0x218>
    ad8c:	7923      	ldrb	r3, [r4, #4]
    ad8e:	2bff      	cmp	r3, #255	; 0xff
    ad90:	d16c      	bne.n	ae6c <assignAddress+0x218>
    ad92:	7963      	ldrb	r3, [r4, #5]
    ad94:	2bff      	cmp	r3, #255	; 0xff
    ad96:	d169      	bne.n	ae6c <assignAddress+0x218>
    ad98:	79a3      	ldrb	r3, [r4, #6]
    ad9a:	2bff      	cmp	r3, #255	; 0xff
    ad9c:	d166      	bne.n	ae6c <assignAddress+0x218>
    ad9e:	79e3      	ldrb	r3, [r4, #7]
    ada0:	2bff      	cmp	r3, #255	; 0xff
    ada2:	d163      	bne.n	ae6c <assignAddress+0x218>
    ada4:	0029      	movs	r1, r5
    ada6:	2208      	movs	r2, #8
    ada8:	0020      	movs	r0, r4
    adaa:	4c48      	ldr	r4, [pc, #288]	; (aecc <assignAddress+0x278>)
    adac:	47a0      	blx	r4
    adae:	464b      	mov	r3, r9
    adb0:	466a      	mov	r2, sp
    adb2:	681d      	ldr	r5, [r3, #0]
    adb4:	7812      	ldrb	r2, [r2, #0]
    adb6:	68eb      	ldr	r3, [r5, #12]
    adb8:	9903      	ldr	r1, [sp, #12]
    adba:	4443      	add	r3, r8
    adbc:	741a      	strb	r2, [r3, #16]
    adbe:	68eb      	ldr	r3, [r5, #12]
    adc0:	2204      	movs	r2, #4
    adc2:	4443      	add	r3, r8
    adc4:	0018      	movs	r0, r3
    adc6:	3008      	adds	r0, #8
    adc8:	47a0      	blx	r4
    adca:	68eb      	ldr	r3, [r5, #12]
    adcc:	4443      	add	r3, r8
    adce:	689a      	ldr	r2, [r3, #8]
    add0:	60da      	str	r2, [r3, #12]
    add2:	4b3f      	ldr	r3, [pc, #252]	; (aed0 <assignAddress+0x27c>)
    add4:	8818      	ldrh	r0, [r3, #0]
    add6:	1980      	adds	r0, r0, r6
    add8:	b280      	uxth	r0, r0
    adda:	e754      	b.n	ac86 <assignAddress+0x32>
    addc:	4b39      	ldr	r3, [pc, #228]	; (aec4 <assignAddress+0x270>)
    adde:	4699      	mov	r9, r3
    ade0:	681b      	ldr	r3, [r3, #0]
    ade2:	001a      	movs	r2, r3
    ade4:	9304      	str	r3, [sp, #16]
    ade6:	2320      	movs	r3, #32
    ade8:	5cd3      	ldrb	r3, [r2, r3]
    adea:	2b01      	cmp	r3, #1
    adec:	d800      	bhi.n	adf0 <assignAddress+0x19c>
    adee:	e746      	b.n	ac7e <assignAddress+0x2a>
    adf0:	6812      	ldr	r2, [r2, #0]
    adf2:	4f35      	ldr	r7, [pc, #212]	; (aec8 <assignAddress+0x274>)
    adf4:	4693      	mov	fp, r2
    adf6:	0014      	movs	r4, r2
    adf8:	46b8      	mov	r8, r7
    adfa:	2601      	movs	r6, #1
    adfc:	465f      	mov	r7, fp
    adfe:	469b      	mov	fp, r3
    ae00:	340c      	adds	r4, #12
    ae02:	9105      	str	r1, [sp, #20]
    ae04:	1be3      	subs	r3, r4, r7
    ae06:	2208      	movs	r2, #8
    ae08:	0029      	movs	r1, r5
    ae0a:	0020      	movs	r0, r4
    ae0c:	469a      	mov	sl, r3
    ae0e:	47c0      	blx	r8
    ae10:	2800      	cmp	r0, #0
    ae12:	d04d      	beq.n	aeb0 <assignAddress+0x25c>
    ae14:	7823      	ldrb	r3, [r4, #0]
    ae16:	2bff      	cmp	r3, #255	; 0xff
    ae18:	d12f      	bne.n	ae7a <assignAddress+0x226>
    ae1a:	7863      	ldrb	r3, [r4, #1]
    ae1c:	2bff      	cmp	r3, #255	; 0xff
    ae1e:	d12c      	bne.n	ae7a <assignAddress+0x226>
    ae20:	78a3      	ldrb	r3, [r4, #2]
    ae22:	2bff      	cmp	r3, #255	; 0xff
    ae24:	d129      	bne.n	ae7a <assignAddress+0x226>
    ae26:	78e3      	ldrb	r3, [r4, #3]
    ae28:	2bff      	cmp	r3, #255	; 0xff
    ae2a:	d126      	bne.n	ae7a <assignAddress+0x226>
    ae2c:	7923      	ldrb	r3, [r4, #4]
    ae2e:	2bff      	cmp	r3, #255	; 0xff
    ae30:	d123      	bne.n	ae7a <assignAddress+0x226>
    ae32:	7963      	ldrb	r3, [r4, #5]
    ae34:	2bff      	cmp	r3, #255	; 0xff
    ae36:	d120      	bne.n	ae7a <assignAddress+0x226>
    ae38:	79a3      	ldrb	r3, [r4, #6]
    ae3a:	2bff      	cmp	r3, #255	; 0xff
    ae3c:	d11d      	bne.n	ae7a <assignAddress+0x226>
    ae3e:	79e3      	ldrb	r3, [r4, #7]
    ae40:	2bff      	cmp	r3, #255	; 0xff
    ae42:	d11a      	bne.n	ae7a <assignAddress+0x226>
    ae44:	2208      	movs	r2, #8
    ae46:	4b21      	ldr	r3, [pc, #132]	; (aecc <assignAddress+0x278>)
    ae48:	0029      	movs	r1, r5
    ae4a:	0020      	movs	r0, r4
    ae4c:	4798      	blx	r3
    ae4e:	464b      	mov	r3, r9
    ae50:	681a      	ldr	r2, [r3, #0]
    ae52:	0230      	lsls	r0, r6, #8
    ae54:	6813      	ldr	r3, [r2, #0]
    ae56:	8bd2      	ldrh	r2, [r2, #30]
    ae58:	4453      	add	r3, sl
    ae5a:	609a      	str	r2, [r3, #8]
    ae5c:	e713      	b.n	ac86 <assignAddress+0x32>
    ae5e:	3601      	adds	r6, #1
    ae60:	b2f6      	uxtb	r6, r6
    ae62:	3410      	adds	r4, #16
    ae64:	455e      	cmp	r6, fp
    ae66:	d000      	beq.n	ae6a <assignAddress+0x216>
    ae68:	e729      	b.n	acbe <assignAddress+0x6a>
    ae6a:	e70b      	b.n	ac84 <assignAddress+0x30>
    ae6c:	3601      	adds	r6, #1
    ae6e:	b2f6      	uxtb	r6, r6
    ae70:	3414      	adds	r4, #20
    ae72:	455e      	cmp	r6, fp
    ae74:	d000      	beq.n	ae78 <assignAddress+0x224>
    ae76:	e774      	b.n	ad62 <assignAddress+0x10e>
    ae78:	e704      	b.n	ac84 <assignAddress+0x30>
    ae7a:	3601      	adds	r6, #1
    ae7c:	b2f6      	uxtb	r6, r6
    ae7e:	340c      	adds	r4, #12
    ae80:	455e      	cmp	r6, fp
    ae82:	d1bf      	bne.n	ae04 <assignAddress+0x1b0>
    ae84:	9b05      	ldr	r3, [sp, #20]
    ae86:	4698      	mov	r8, r3
    ae88:	e6f9      	b.n	ac7e <assignAddress+0x2a>
    ae8a:	46ba      	mov	sl, r7
    ae8c:	4811      	ldr	r0, [pc, #68]	; (aed4 <assignAddress+0x280>)
    ae8e:	2204      	movs	r2, #4
    ae90:	4b0e      	ldr	r3, [pc, #56]	; (aecc <assignAddress+0x278>)
    ae92:	4450      	add	r0, sl
    ae94:	9903      	ldr	r1, [sp, #12]
    ae96:	4798      	blx	r3
    ae98:	4a0f      	ldr	r2, [pc, #60]	; (aed8 <assignAddress+0x284>)
    ae9a:	9b04      	ldr	r3, [sp, #16]
    ae9c:	4694      	mov	ip, r2
    ae9e:	68db      	ldr	r3, [r3, #12]
    aea0:	4463      	add	r3, ip
    aea2:	e794      	b.n	adce <assignAddress+0x17a>
    aea4:	23ff      	movs	r3, #255	; 0xff
    aea6:	46ba      	mov	sl, r7
    aea8:	011b      	lsls	r3, r3, #4
    aeaa:	4453      	add	r3, sl
    aeac:	9a03      	ldr	r2, [sp, #12]
    aeae:	e73d      	b.n	ad2c <assignAddress+0xd8>
    aeb0:	46bb      	mov	fp, r7
    aeb2:	9a04      	ldr	r2, [sp, #16]
    aeb4:	4b09      	ldr	r3, [pc, #36]	; (aedc <assignAddress+0x288>)
    aeb6:	8bd2      	ldrh	r2, [r2, #30]
    aeb8:	445b      	add	r3, fp
    aeba:	609a      	str	r2, [r3, #8]
    aebc:	0230      	lsls	r0, r6, #8
    aebe:	e6e2      	b.n	ac86 <assignAddress+0x32>
    aec0:	0000ffff 	.word	0x0000ffff
    aec4:	20003750 	.word	0x20003750
    aec8:	0000c781 	.word	0x0000c781
    aecc:	0000c79f 	.word	0x0000c79f
    aed0:	20003798 	.word	0x20003798
    aed4:	000013f4 	.word	0x000013f4
    aed8:	000013ec 	.word	0x000013ec
    aedc:	00000bf4 	.word	0x00000bf4

0000aee0 <commandConfcb>:
    aee0:	b510      	push	{r4, lr}
    aee2:	0010      	movs	r0, r2
    aee4:	4b01      	ldr	r3, [pc, #4]	; (aeec <commandConfcb+0xc>)
    aee6:	4798      	blx	r3
    aee8:	bd10      	pop	{r4, pc}
    aeea:	46c0      	nop			; (mov r8, r8)
    aeec:	0000659d 	.word	0x0000659d

0000aef0 <MiApp_NoiseDetection.part.0>:
    aef0:	b5f0      	push	{r4, r5, r6, r7, lr}
    aef2:	4645      	mov	r5, r8
    aef4:	464e      	mov	r6, r9
    aef6:	46de      	mov	lr, fp
    aef8:	4657      	mov	r7, sl
    aefa:	b5e0      	push	{r5, r6, r7, lr}
    aefc:	b087      	sub	sp, #28
    aefe:	ab04      	add	r3, sp, #16
    af00:	1ddd      	adds	r5, r3, #7
    af02:	2300      	movs	r3, #0
    af04:	702b      	strb	r3, [r5, #0]
    af06:	3301      	adds	r3, #1
    af08:	408b      	lsls	r3, r1
    af0a:	3301      	adds	r3, #1
    af0c:	9203      	str	r2, [sp, #12]
    af0e:	011a      	lsls	r2, r3, #4
    af10:	1ad3      	subs	r3, r2, r3
    af12:	019b      	lsls	r3, r3, #6
    af14:	9300      	str	r3, [sp, #0]
    af16:	23ff      	movs	r3, #255	; 0xff
    af18:	9302      	str	r3, [sp, #8]
    af1a:	9301      	str	r3, [sp, #4]
    af1c:	4b2d      	ldr	r3, [pc, #180]	; (afd4 <MiApp_NoiseDetection.part.0+0xe4>)
    af1e:	4681      	mov	r9, r0
    af20:	4698      	mov	r8, r3
    af22:	4c2d      	ldr	r4, [pc, #180]	; (afd8 <MiApp_NoiseDetection.part.0+0xe8>)
    af24:	e004      	b.n	af30 <MiApp_NoiseDetection.part.0+0x40>
    af26:	3301      	adds	r3, #1
    af28:	b2db      	uxtb	r3, r3
    af2a:	702b      	strb	r3, [r5, #0]
    af2c:	2b1f      	cmp	r3, #31
    af2e:	d83e      	bhi.n	afae <MiApp_NoiseDetection.part.0+0xbe>
    af30:	2601      	movs	r6, #1
    af32:	47c0      	blx	r8
    af34:	0032      	movs	r2, r6
    af36:	782b      	ldrb	r3, [r5, #0]
    af38:	4649      	mov	r1, r9
    af3a:	409a      	lsls	r2, r3
    af3c:	400a      	ands	r2, r1
    af3e:	4210      	tst	r0, r2
    af40:	d0f1      	beq.n	af26 <MiApp_NoiseDetection.part.0+0x36>
    af42:	0029      	movs	r1, r5
    af44:	4b25      	ldr	r3, [pc, #148]	; (afdc <MiApp_NoiseDetection.part.0+0xec>)
    af46:	2000      	movs	r0, #0
    af48:	4798      	blx	r3
    af4a:	4f25      	ldr	r7, [pc, #148]	; (afe0 <MiApp_NoiseDetection.part.0+0xf0>)
    af4c:	4b25      	ldr	r3, [pc, #148]	; (afe4 <MiApp_NoiseDetection.part.0+0xf4>)
    af4e:	9800      	ldr	r0, [sp, #0]
    af50:	613b      	str	r3, [r7, #16]
    af52:	4b25      	ldr	r3, [pc, #148]	; (afe8 <MiApp_NoiseDetection.part.0+0xf8>)
    af54:	469b      	mov	fp, r3
    af56:	4798      	blx	r3
    af58:	21fa      	movs	r1, #250	; 0xfa
    af5a:	4b24      	ldr	r3, [pc, #144]	; (afec <MiApp_NoiseDetection.part.0+0xfc>)
    af5c:	0089      	lsls	r1, r1, #2
    af5e:	469a      	mov	sl, r3
    af60:	4798      	blx	r3
    af62:	6078      	str	r0, [r7, #4]
    af64:	9800      	ldr	r0, [sp, #0]
    af66:	47d8      	blx	fp
    af68:	21fa      	movs	r1, #250	; 0xfa
    af6a:	0089      	lsls	r1, r1, #2
    af6c:	47d0      	blx	sl
    af6e:	2300      	movs	r3, #0
    af70:	60b8      	str	r0, [r7, #8]
    af72:	733b      	strb	r3, [r7, #12]
    af74:	0038      	movs	r0, r7
    af76:	4b1e      	ldr	r3, [pc, #120]	; (aff0 <MiApp_NoiseDetection.part.0+0x100>)
    af78:	4798      	blx	r3
    af7a:	4f1e      	ldr	r7, [pc, #120]	; (aff4 <MiApp_NoiseDetection.part.0+0x104>)
    af7c:	4b1e      	ldr	r3, [pc, #120]	; (aff8 <MiApp_NoiseDetection.part.0+0x108>)
    af7e:	703e      	strb	r6, [r7, #0]
    af80:	469a      	mov	sl, r3
    af82:	2600      	movs	r6, #0
    af84:	e000      	b.n	af88 <MiApp_NoiseDetection.part.0+0x98>
    af86:	47a0      	blx	r4
    af88:	2001      	movs	r0, #1
    af8a:	47d0      	blx	sl
    af8c:	1c03      	adds	r3, r0, #0
    af8e:	42b0      	cmp	r0, r6
    af90:	d200      	bcs.n	af94 <MiApp_NoiseDetection.part.0+0xa4>
    af92:	1c33      	adds	r3, r6, #0
    af94:	b2de      	uxtb	r6, r3
    af96:	783b      	ldrb	r3, [r7, #0]
    af98:	2b00      	cmp	r3, #0
    af9a:	d1f4      	bne.n	af86 <MiApp_NoiseDetection.part.0+0x96>
    af9c:	9b01      	ldr	r3, [sp, #4]
    af9e:	429e      	cmp	r6, r3
    afa0:	d30d      	bcc.n	afbe <MiApp_NoiseDetection.part.0+0xce>
    afa2:	782b      	ldrb	r3, [r5, #0]
    afa4:	3301      	adds	r3, #1
    afa6:	b2db      	uxtb	r3, r3
    afa8:	702b      	strb	r3, [r5, #0]
    afaa:	2b1f      	cmp	r3, #31
    afac:	d9c0      	bls.n	af30 <MiApp_NoiseDetection.part.0+0x40>
    afae:	9802      	ldr	r0, [sp, #8]
    afb0:	b007      	add	sp, #28
    afb2:	bc3c      	pop	{r2, r3, r4, r5}
    afb4:	4690      	mov	r8, r2
    afb6:	4699      	mov	r9, r3
    afb8:	46a2      	mov	sl, r4
    afba:	46ab      	mov	fp, r5
    afbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    afbe:	782b      	ldrb	r3, [r5, #0]
    afc0:	9a03      	ldr	r2, [sp, #12]
    afc2:	9302      	str	r3, [sp, #8]
    afc4:	2a00      	cmp	r2, #0
    afc6:	d002      	beq.n	afce <MiApp_NoiseDetection.part.0+0xde>
    afc8:	7016      	strb	r6, [r2, #0]
    afca:	9601      	str	r6, [sp, #4]
    afcc:	e7ab      	b.n	af26 <MiApp_NoiseDetection.part.0+0x36>
    afce:	9601      	str	r6, [sp, #4]
    afd0:	e7a9      	b.n	af26 <MiApp_NoiseDetection.part.0+0x36>
    afd2:	46c0      	nop			; (mov r8, r8)
    afd4:	00005d49 	.word	0x00005d49
    afd8:	00006841 	.word	0x00006841
    afdc:	000086ed 	.word	0x000086ed
    afe0:	200037b4 	.word	0x200037b4
    afe4:	0000ac49 	.word	0x0000ac49
    afe8:	00005d45 	.word	0x00005d45
    afec:	0000c3f9 	.word	0x0000c3f9
    aff0:	00006821 	.word	0x00006821
    aff4:	200009f3 	.word	0x200009f3
    aff8:	00005d2d 	.word	0x00005d2d

0000affc <MiApp_StartConnection>:
    affc:	b5f0      	push	{r4, r5, r6, r7, lr}
    affe:	4647      	mov	r7, r8
    b000:	46ce      	mov	lr, r9
    b002:	b580      	push	{r7, lr}
    b004:	000d      	movs	r5, r1
    b006:	b083      	sub	sp, #12
    b008:	0017      	movs	r7, r2
    b00a:	001e      	movs	r6, r3
    b00c:	2400      	movs	r4, #0
    b00e:	290e      	cmp	r1, #14
    b010:	d807      	bhi.n	b022 <MiApp_StartConnection+0x26>
    b012:	2b00      	cmp	r3, #0
    b014:	d005      	beq.n	b022 <MiApp_StartConnection+0x26>
    b016:	4b2a      	ldr	r3, [pc, #168]	; (b0c0 <MiApp_StartConnection+0xc4>)
    b018:	4698      	mov	r8, r3
    b01a:	781b      	ldrb	r3, [r3, #0]
    b01c:	4699      	mov	r9, r3
    b01e:	2b01      	cmp	r3, #1
    b020:	d005      	beq.n	b02e <MiApp_StartConnection+0x32>
    b022:	0020      	movs	r0, r4
    b024:	b003      	add	sp, #12
    b026:	bc0c      	pop	{r2, r3}
    b028:	4690      	mov	r8, r2
    b02a:	4699      	mov	r9, r3
    b02c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b02e:	4642      	mov	r2, r8
    b030:	3301      	adds	r3, #1
    b032:	7013      	strb	r3, [r2, #0]
    b034:	2801      	cmp	r0, #1
    b036:	d007      	beq.n	b048 <MiApp_StartConnection+0x4c>
    b038:	2800      	cmp	r0, #0
    b03a:	d022      	beq.n	b082 <MiApp_StartConnection+0x86>
    b03c:	2001      	movs	r0, #1
    b03e:	47b0      	blx	r6
    b040:	4643      	mov	r3, r8
    b042:	464a      	mov	r2, r9
    b044:	701a      	strb	r2, [r3, #0]
    b046:	e7ec      	b.n	b022 <MiApp_StartConnection+0x26>
    b048:	491e      	ldr	r1, [pc, #120]	; (b0c4 <MiApp_StartConnection+0xc8>)
    b04a:	4b1f      	ldr	r3, [pc, #124]	; (b0c8 <MiApp_StartConnection+0xcc>)
    b04c:	481f      	ldr	r0, [pc, #124]	; (b0cc <MiApp_StartConnection+0xd0>)
    b04e:	800b      	strh	r3, [r1, #0]
    b050:	4b1f      	ldr	r3, [pc, #124]	; (b0d0 <MiApp_StartConnection+0xd4>)
    b052:	8004      	strh	r4, [r0, #0]
    b054:	4798      	blx	r3
    b056:	2200      	movs	r2, #0
    b058:	4b1e      	ldr	r3, [pc, #120]	; (b0d4 <MiApp_StartConnection+0xd8>)
    b05a:	0029      	movs	r1, r5
    b05c:	701a      	strb	r2, [r3, #0]
    b05e:	466b      	mov	r3, sp
    b060:	0038      	movs	r0, r7
    b062:	1dda      	adds	r2, r3, #7
    b064:	4b1c      	ldr	r3, [pc, #112]	; (b0d8 <MiApp_StartConnection+0xdc>)
    b066:	4798      	blx	r3
    b068:	466b      	mov	r3, sp
    b06a:	1d99      	adds	r1, r3, #6
    b06c:	7008      	strb	r0, [r1, #0]
    b06e:	4b1b      	ldr	r3, [pc, #108]	; (b0dc <MiApp_StartConnection+0xe0>)
    b070:	2000      	movs	r0, #0
    b072:	4798      	blx	r3
    b074:	2000      	movs	r0, #0
    b076:	47b0      	blx	r6
    b078:	2306      	movs	r3, #6
    b07a:	4642      	mov	r2, r8
    b07c:	2401      	movs	r4, #1
    b07e:	7013      	strb	r3, [r2, #0]
    b080:	e7cf      	b.n	b022 <MiApp_StartConnection+0x26>
    b082:	466b      	mov	r3, sp
    b084:	4c0f      	ldr	r4, [pc, #60]	; (b0c4 <MiApp_StartConnection+0xc8>)
    b086:	71d8      	strb	r0, [r3, #7]
    b088:	4b0f      	ldr	r3, [pc, #60]	; (b0c8 <MiApp_StartConnection+0xcc>)
    b08a:	2101      	movs	r1, #1
    b08c:	8023      	strh	r3, [r4, #0]
    b08e:	464b      	mov	r3, r9
    b090:	2201      	movs	r2, #1
    b092:	423b      	tst	r3, r7
    b094:	d00c      	beq.n	b0b0 <MiApp_StartConnection+0xb4>
    b096:	466b      	mov	r3, sp
    b098:	2000      	movs	r0, #0
    b09a:	1dd9      	adds	r1, r3, #7
    b09c:	4b0f      	ldr	r3, [pc, #60]	; (b0dc <MiApp_StartConnection+0xe0>)
    b09e:	4798      	blx	r3
    b0a0:	2300      	movs	r3, #0
    b0a2:	480a      	ldr	r0, [pc, #40]	; (b0cc <MiApp_StartConnection+0xd0>)
    b0a4:	0021      	movs	r1, r4
    b0a6:	8003      	strh	r3, [r0, #0]
    b0a8:	4b09      	ldr	r3, [pc, #36]	; (b0d0 <MiApp_StartConnection+0xd4>)
    b0aa:	4798      	blx	r3
    b0ac:	e7e2      	b.n	b074 <MiApp_StartConnection+0x78>
    b0ae:	0019      	movs	r1, r3
    b0b0:	1c4b      	adds	r3, r1, #1
    b0b2:	0052      	lsls	r2, r2, #1
    b0b4:	b2db      	uxtb	r3, r3
    b0b6:	423a      	tst	r2, r7
    b0b8:	d0f9      	beq.n	b0ae <MiApp_StartConnection+0xb2>
    b0ba:	466b      	mov	r3, sp
    b0bc:	71d9      	strb	r1, [r3, #7]
    b0be:	e7ea      	b.n	b096 <MiApp_StartConnection+0x9a>
    b0c0:	200009d4 	.word	0x200009d4
    b0c4:	20003784 	.word	0x20003784
    b0c8:	00001234 	.word	0x00001234
    b0cc:	20003798 	.word	0x20003798
    b0d0:	00005641 	.word	0x00005641
    b0d4:	200009f3 	.word	0x200009f3
    b0d8:	0000aef1 	.word	0x0000aef1
    b0dc:	000086ed 	.word	0x000086ed

0000b0e0 <calculatePermitCapacity>:
    b0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b0e2:	46de      	mov	lr, fp
    b0e4:	4657      	mov	r7, sl
    b0e6:	4645      	mov	r5, r8
    b0e8:	464e      	mov	r6, r9
    b0ea:	2320      	movs	r3, #32
    b0ec:	b5e0      	push	{r5, r6, r7, lr}
    b0ee:	4d57      	ldr	r5, [pc, #348]	; (b24c <calculatePermitCapacity+0x16c>)
    b0f0:	468a      	mov	sl, r1
    b0f2:	6829      	ldr	r1, [r5, #0]
    b0f4:	4683      	mov	fp, r0
    b0f6:	5cca      	ldrb	r2, [r1, r3]
    b0f8:	2a01      	cmp	r2, #1
    b0fa:	d800      	bhi.n	b0fe <calculatePermitCapacity+0x1e>
    b0fc:	e09d      	b.n	b23a <calculatePermitCapacity+0x15a>
    b0fe:	6808      	ldr	r0, [r1, #0]
    b100:	3a02      	subs	r2, #2
    b102:	b2d2      	uxtb	r2, r2
    b104:	0003      	movs	r3, r0
    b106:	0054      	lsls	r4, r2, #1
    b108:	18a2      	adds	r2, r4, r2
    b10a:	2400      	movs	r4, #0
    b10c:	0092      	lsls	r2, r2, #2
    b10e:	3218      	adds	r2, #24
    b110:	330c      	adds	r3, #12
    b112:	1880      	adds	r0, r0, r2
    b114:	781a      	ldrb	r2, [r3, #0]
    b116:	2aff      	cmp	r2, #255	; 0xff
    b118:	d115      	bne.n	b146 <calculatePermitCapacity+0x66>
    b11a:	785a      	ldrb	r2, [r3, #1]
    b11c:	2aff      	cmp	r2, #255	; 0xff
    b11e:	d112      	bne.n	b146 <calculatePermitCapacity+0x66>
    b120:	789a      	ldrb	r2, [r3, #2]
    b122:	2aff      	cmp	r2, #255	; 0xff
    b124:	d10f      	bne.n	b146 <calculatePermitCapacity+0x66>
    b126:	78da      	ldrb	r2, [r3, #3]
    b128:	2aff      	cmp	r2, #255	; 0xff
    b12a:	d10c      	bne.n	b146 <calculatePermitCapacity+0x66>
    b12c:	791a      	ldrb	r2, [r3, #4]
    b12e:	2aff      	cmp	r2, #255	; 0xff
    b130:	d109      	bne.n	b146 <calculatePermitCapacity+0x66>
    b132:	795a      	ldrb	r2, [r3, #5]
    b134:	2aff      	cmp	r2, #255	; 0xff
    b136:	d106      	bne.n	b146 <calculatePermitCapacity+0x66>
    b138:	799a      	ldrb	r2, [r3, #6]
    b13a:	2aff      	cmp	r2, #255	; 0xff
    b13c:	d103      	bne.n	b146 <calculatePermitCapacity+0x66>
    b13e:	79da      	ldrb	r2, [r3, #7]
    b140:	2aff      	cmp	r2, #255	; 0xff
    b142:	d100      	bne.n	b146 <calculatePermitCapacity+0x66>
    b144:	2401      	movs	r4, #1
    b146:	330c      	adds	r3, #12
    b148:	4298      	cmp	r0, r3
    b14a:	d1e3      	bne.n	b114 <calculatePermitCapacity+0x34>
    b14c:	2323      	movs	r3, #35	; 0x23
    b14e:	5cce      	ldrb	r6, [r1, r3]
    b150:	2e00      	cmp	r6, #0
    b152:	d100      	bne.n	b156 <calculatePermitCapacity+0x76>
    b154:	e073      	b.n	b23e <calculatePermitCapacity+0x15e>
    b156:	1e72      	subs	r2, r6, #1
    b158:	b2d2      	uxtb	r2, r2
    b15a:	688b      	ldr	r3, [r1, #8]
    b15c:	3201      	adds	r2, #1
    b15e:	0112      	lsls	r2, r2, #4
    b160:	189f      	adds	r7, r3, r2
    b162:	2200      	movs	r2, #0
    b164:	7818      	ldrb	r0, [r3, #0]
    b166:	28ff      	cmp	r0, #255	; 0xff
    b168:	d164      	bne.n	b234 <calculatePermitCapacity+0x154>
    b16a:	7858      	ldrb	r0, [r3, #1]
    b16c:	28ff      	cmp	r0, #255	; 0xff
    b16e:	d161      	bne.n	b234 <calculatePermitCapacity+0x154>
    b170:	7898      	ldrb	r0, [r3, #2]
    b172:	28ff      	cmp	r0, #255	; 0xff
    b174:	d15e      	bne.n	b234 <calculatePermitCapacity+0x154>
    b176:	78d8      	ldrb	r0, [r3, #3]
    b178:	28ff      	cmp	r0, #255	; 0xff
    b17a:	d15b      	bne.n	b234 <calculatePermitCapacity+0x154>
    b17c:	7918      	ldrb	r0, [r3, #4]
    b17e:	28ff      	cmp	r0, #255	; 0xff
    b180:	d158      	bne.n	b234 <calculatePermitCapacity+0x154>
    b182:	7958      	ldrb	r0, [r3, #5]
    b184:	28ff      	cmp	r0, #255	; 0xff
    b186:	d155      	bne.n	b234 <calculatePermitCapacity+0x154>
    b188:	7998      	ldrb	r0, [r3, #6]
    b18a:	28ff      	cmp	r0, #255	; 0xff
    b18c:	d152      	bne.n	b234 <calculatePermitCapacity+0x154>
    b18e:	79d8      	ldrb	r0, [r3, #7]
    b190:	28ff      	cmp	r0, #255	; 0xff
    b192:	d14f      	bne.n	b234 <calculatePermitCapacity+0x154>
    b194:	2401      	movs	r4, #1
    b196:	3310      	adds	r3, #16
    b198:	42bb      	cmp	r3, r7
    b19a:	d1e3      	bne.n	b164 <calculatePermitCapacity+0x84>
    b19c:	2364      	movs	r3, #100	; 0x64
    b19e:	1ab2      	subs	r2, r6, r2
    b1a0:	4353      	muls	r3, r2
    b1a2:	0030      	movs	r0, r6
    b1a4:	469c      	mov	ip, r3
    b1a6:	2324      	movs	r3, #36	; 0x24
    b1a8:	5cca      	ldrb	r2, [r1, r3]
    b1aa:	2a01      	cmp	r2, #1
    b1ac:	d94b      	bls.n	b246 <calculatePermitCapacity+0x166>
    b1ae:	3a02      	subs	r2, #2
    b1b0:	b2d2      	uxtb	r2, r2
    b1b2:	0096      	lsls	r6, r2, #2
    b1b4:	68c9      	ldr	r1, [r1, #12]
    b1b6:	18b2      	adds	r2, r6, r2
    b1b8:	0092      	lsls	r2, r2, #2
    b1ba:	3228      	adds	r2, #40	; 0x28
    b1bc:	000b      	movs	r3, r1
    b1be:	188e      	adds	r6, r1, r2
    b1c0:	2200      	movs	r2, #0
    b1c2:	3314      	adds	r3, #20
    b1c4:	7819      	ldrb	r1, [r3, #0]
    b1c6:	29ff      	cmp	r1, #255	; 0xff
    b1c8:	d131      	bne.n	b22e <calculatePermitCapacity+0x14e>
    b1ca:	7859      	ldrb	r1, [r3, #1]
    b1cc:	29ff      	cmp	r1, #255	; 0xff
    b1ce:	d12e      	bne.n	b22e <calculatePermitCapacity+0x14e>
    b1d0:	7899      	ldrb	r1, [r3, #2]
    b1d2:	29ff      	cmp	r1, #255	; 0xff
    b1d4:	d12b      	bne.n	b22e <calculatePermitCapacity+0x14e>
    b1d6:	78d9      	ldrb	r1, [r3, #3]
    b1d8:	29ff      	cmp	r1, #255	; 0xff
    b1da:	d128      	bne.n	b22e <calculatePermitCapacity+0x14e>
    b1dc:	7919      	ldrb	r1, [r3, #4]
    b1de:	29ff      	cmp	r1, #255	; 0xff
    b1e0:	d125      	bne.n	b22e <calculatePermitCapacity+0x14e>
    b1e2:	7959      	ldrb	r1, [r3, #5]
    b1e4:	29ff      	cmp	r1, #255	; 0xff
    b1e6:	d122      	bne.n	b22e <calculatePermitCapacity+0x14e>
    b1e8:	7999      	ldrb	r1, [r3, #6]
    b1ea:	29ff      	cmp	r1, #255	; 0xff
    b1ec:	d11f      	bne.n	b22e <calculatePermitCapacity+0x14e>
    b1ee:	79d9      	ldrb	r1, [r3, #7]
    b1f0:	29ff      	cmp	r1, #255	; 0xff
    b1f2:	d11c      	bne.n	b22e <calculatePermitCapacity+0x14e>
    b1f4:	2401      	movs	r4, #1
    b1f6:	3314      	adds	r3, #20
    b1f8:	429e      	cmp	r6, r3
    b1fa:	d1e3      	bne.n	b1c4 <calculatePermitCapacity+0xe4>
    b1fc:	4691      	mov	r9, r2
    b1fe:	4b14      	ldr	r3, [pc, #80]	; (b250 <calculatePermitCapacity+0x170>)
    b200:	0001      	movs	r1, r0
    b202:	4660      	mov	r0, ip
    b204:	4698      	mov	r8, r3
    b206:	4798      	blx	r3
    b208:	465b      	mov	r3, fp
    b20a:	7018      	strb	r0, [r3, #0]
    b20c:	2324      	movs	r3, #36	; 0x24
    b20e:	682a      	ldr	r2, [r5, #0]
    b210:	2064      	movs	r0, #100	; 0x64
    b212:	5cd1      	ldrb	r1, [r2, r3]
    b214:	464b      	mov	r3, r9
    b216:	1aca      	subs	r2, r1, r3
    b218:	4350      	muls	r0, r2
    b21a:	47c0      	blx	r8
    b21c:	4653      	mov	r3, sl
    b21e:	7018      	strb	r0, [r3, #0]
    b220:	0020      	movs	r0, r4
    b222:	bc3c      	pop	{r2, r3, r4, r5}
    b224:	4690      	mov	r8, r2
    b226:	4699      	mov	r9, r3
    b228:	46a2      	mov	sl, r4
    b22a:	46ab      	mov	fp, r5
    b22c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b22e:	3201      	adds	r2, #1
    b230:	b2d2      	uxtb	r2, r2
    b232:	e7e0      	b.n	b1f6 <calculatePermitCapacity+0x116>
    b234:	3201      	adds	r2, #1
    b236:	b2d2      	uxtb	r2, r2
    b238:	e7ad      	b.n	b196 <calculatePermitCapacity+0xb6>
    b23a:	2400      	movs	r4, #0
    b23c:	e786      	b.n	b14c <calculatePermitCapacity+0x6c>
    b23e:	2300      	movs	r3, #0
    b240:	2000      	movs	r0, #0
    b242:	469c      	mov	ip, r3
    b244:	e7af      	b.n	b1a6 <calculatePermitCapacity+0xc6>
    b246:	2300      	movs	r3, #0
    b248:	4699      	mov	r9, r3
    b24a:	e7d8      	b.n	b1fe <calculatePermitCapacity+0x11e>
    b24c:	20003750 	.word	0x20003750
    b250:	0000c50d 	.word	0x0000c50d

0000b254 <handleJoinMessage>:
    b254:	b5f0      	push	{r4, r5, r6, r7, lr}
    b256:	4645      	mov	r5, r8
    b258:	4657      	mov	r7, sl
    b25a:	464e      	mov	r6, r9
    b25c:	46de      	mov	lr, fp
    b25e:	b5e0      	push	{r5, r6, r7, lr}
    b260:	001d      	movs	r5, r3
    b262:	b091      	sub	sp, #68	; 0x44
    b264:	ab1a      	add	r3, sp, #104	; 0x68
    b266:	781b      	ldrb	r3, [r3, #0]
    b268:	0006      	movs	r6, r0
    b26a:	4698      	mov	r8, r3
    b26c:	782b      	ldrb	r3, [r5, #0]
    b26e:	000f      	movs	r7, r1
    b270:	0014      	movs	r4, r2
    b272:	2b03      	cmp	r3, #3
    b274:	d100      	bne.n	b278 <handleJoinMessage+0x24>
    b276:	e0b6      	b.n	b3e6 <handleJoinMessage+0x192>
    b278:	d957      	bls.n	b32a <handleJoinMessage+0xd6>
    b27a:	2b05      	cmp	r3, #5
    b27c:	d00d      	beq.n	b29a <handleJoinMessage+0x46>
    b27e:	2b07      	cmp	r3, #7
    b280:	d104      	bne.n	b28c <handleJoinMessage+0x38>
    b282:	4bd4      	ldr	r3, [pc, #848]	; (b5d4 <handleJoinMessage+0x380>)
    b284:	781b      	ldrb	r3, [r3, #0]
    b286:	2b06      	cmp	r3, #6
    b288:	d100      	bne.n	b28c <handleJoinMessage+0x38>
    b28a:	e10d      	b.n	b4a8 <handleJoinMessage+0x254>
    b28c:	b011      	add	sp, #68	; 0x44
    b28e:	bc3c      	pop	{r2, r3, r4, r5}
    b290:	4690      	mov	r8, r2
    b292:	4699      	mov	r9, r3
    b294:	46a2      	mov	sl, r4
    b296:	46ab      	mov	fp, r5
    b298:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b29a:	2400      	movs	r4, #0
    b29c:	ab02      	add	r3, sp, #8
    b29e:	82dc      	strh	r4, [r3, #22]
    b2a0:	4bcc      	ldr	r3, [pc, #816]	; (b5d4 <handleJoinMessage+0x380>)
    b2a2:	781f      	ldrb	r7, [r3, #0]
    b2a4:	2f06      	cmp	r7, #6
    b2a6:	d1f1      	bne.n	b28c <handleJoinMessage+0x38>
    b2a8:	1c68      	adds	r0, r5, #1
    b2aa:	2300      	movs	r3, #0
    b2ac:	4dca      	ldr	r5, [pc, #808]	; (b5d8 <handleJoinMessage+0x384>)
    b2ae:	2205      	movs	r2, #5
    b2b0:	2102      	movs	r1, #2
    b2b2:	47a8      	blx	r5
    b2b4:	4bc9      	ldr	r3, [pc, #804]	; (b5dc <handleJoinMessage+0x388>)
    b2b6:	0005      	movs	r5, r0
    b2b8:	4298      	cmp	r0, r3
    b2ba:	d0e7      	beq.n	b28c <handleJoinMessage+0x38>
    b2bc:	2078      	movs	r0, #120	; 0x78
    b2be:	4bc8      	ldr	r3, [pc, #800]	; (b5e0 <handleJoinMessage+0x38c>)
    b2c0:	4798      	blx	r3
    b2c2:	4680      	mov	r8, r0
    b2c4:	2800      	cmp	r0, #0
    b2c6:	d0e1      	beq.n	b28c <handleJoinMessage+0x38>
    b2c8:	4bc6      	ldr	r3, [pc, #792]	; (b5e4 <handleJoinMessage+0x390>)
    b2ca:	88f2      	ldrh	r2, [r6, #6]
    b2cc:	8819      	ldrh	r1, [r3, #0]
    b2ce:	ab08      	add	r3, sp, #32
    b2d0:	4699      	mov	r9, r3
    b2d2:	b289      	uxth	r1, r1
    b2d4:	20ff      	movs	r0, #255	; 0xff
    b2d6:	4ec4      	ldr	r6, [pc, #784]	; (b5e8 <handleJoinMessage+0x394>)
    b2d8:	47b0      	blx	r6
    b2da:	4641      	mov	r1, r8
    b2dc:	4648      	mov	r0, r9
    b2de:	4bc3      	ldr	r3, [pc, #780]	; (b5ec <handleJoinMessage+0x398>)
    b2e0:	4798      	blx	r3
    b2e2:	4643      	mov	r3, r8
    b2e4:	4642      	mov	r2, r8
    b2e6:	541f      	strb	r7, [r3, r0]
    b2e8:	1c43      	adds	r3, r0, #1
    b2ea:	b2db      	uxtb	r3, r3
    b2ec:	54d5      	strb	r5, [r2, r3]
    b2ee:	1c83      	adds	r3, r0, #2
    b2f0:	b2db      	uxtb	r3, r3
    b2f2:	0a2d      	lsrs	r5, r5, #8
    b2f4:	54d5      	strb	r5, [r2, r3]
    b2f6:	464b      	mov	r3, r9
    b2f8:	0006      	movs	r6, r0
    b2fa:	8898      	ldrh	r0, [r3, #4]
    b2fc:	23ff      	movs	r3, #255	; 0xff
    b2fe:	4398      	bics	r0, r3
    b300:	4bbb      	ldr	r3, [pc, #748]	; (b5f0 <handleJoinMessage+0x39c>)
    b302:	4798      	blx	r3
    b304:	ab02      	add	r3, sp, #8
    b306:	82d8      	strh	r0, [r3, #22]
    b308:	4bba      	ldr	r3, [pc, #744]	; (b5f4 <handleJoinMessage+0x3a0>)
    b30a:	aa02      	add	r2, sp, #8
    b30c:	4694      	mov	ip, r2
    b30e:	9303      	str	r3, [sp, #12]
    b310:	2316      	movs	r3, #22
    b312:	4463      	add	r3, ip
    b314:	9301      	str	r3, [sp, #4]
    b316:	2302      	movs	r3, #2
    b318:	9402      	str	r4, [sp, #8]
    b31a:	9300      	str	r3, [sp, #0]
    b31c:	2203      	movs	r2, #3
    b31e:	4643      	mov	r3, r8
    b320:	0031      	movs	r1, r6
    b322:	4648      	mov	r0, r9
    b324:	4cb4      	ldr	r4, [pc, #720]	; (b5f8 <handleJoinMessage+0x3a4>)
    b326:	47a0      	blx	r4
    b328:	e7b0      	b.n	b28c <handleJoinMessage+0x38>
    b32a:	2b01      	cmp	r3, #1
    b32c:	d1ae      	bne.n	b28c <handleJoinMessage+0x38>
    b32e:	4ba9      	ldr	r3, [pc, #676]	; (b5d4 <handleJoinMessage+0x380>)
    b330:	781b      	ldrb	r3, [r3, #0]
    b332:	2b06      	cmp	r3, #6
    b334:	d1aa      	bne.n	b28c <handleJoinMessage+0x38>
    b336:	4bb1      	ldr	r3, [pc, #708]	; (b5fc <handleJoinMessage+0x3a8>)
    b338:	2108      	movs	r1, #8
    b33a:	4699      	mov	r9, r3
    b33c:	0018      	movs	r0, r3
    b33e:	4bb0      	ldr	r3, [pc, #704]	; (b600 <handleJoinMessage+0x3ac>)
    b340:	4798      	blx	r3
    b342:	2800      	cmp	r0, #0
    b344:	d0a2      	beq.n	b28c <handleJoinMessage+0x38>
    b346:	2078      	movs	r0, #120	; 0x78
    b348:	4ba5      	ldr	r3, [pc, #660]	; (b5e0 <handleJoinMessage+0x38c>)
    b34a:	4798      	blx	r3
    b34c:	1e05      	subs	r5, r0, #0
    b34e:	d09d      	beq.n	b28c <handleJoinMessage+0x38>
    b350:	4ba4      	ldr	r3, [pc, #656]	; (b5e4 <handleJoinMessage+0x390>)
    b352:	aa08      	add	r2, sp, #32
    b354:	8819      	ldrh	r1, [r3, #0]
    b356:	9205      	str	r2, [sp, #20]
    b358:	0013      	movs	r3, r2
    b35a:	b289      	uxth	r1, r1
    b35c:	2200      	movs	r2, #0
    b35e:	2001      	movs	r0, #1
    b360:	4ea1      	ldr	r6, [pc, #644]	; (b5e8 <handleJoinMessage+0x394>)
    b362:	47b0      	blx	r6
    b364:	2220      	movs	r2, #32
    b366:	9e05      	ldr	r6, [sp, #20]
    b368:	0029      	movs	r1, r5
    b36a:	7873      	ldrb	r3, [r6, #1]
    b36c:	0030      	movs	r0, r6
    b36e:	4313      	orrs	r3, r2
    b370:	7073      	strb	r3, [r6, #1]
    b372:	4b9e      	ldr	r3, [pc, #632]	; (b5ec <handleJoinMessage+0x398>)
    b374:	4798      	blx	r3
    b376:	2302      	movs	r3, #2
    b378:	542b      	strb	r3, [r5, r0]
    b37a:	4ba2      	ldr	r3, [pc, #648]	; (b604 <handleJoinMessage+0x3b0>)
    b37c:	4680      	mov	r8, r0
    b37e:	781a      	ldrb	r2, [r3, #0]
    b380:	0003      	movs	r3, r0
    b382:	3301      	adds	r3, #1
    b384:	b2db      	uxtb	r3, r3
    b386:	54ea      	strb	r2, [r5, r3]
    b388:	4b9f      	ldr	r3, [pc, #636]	; (b608 <handleJoinMessage+0x3b4>)
    b38a:	469a      	mov	sl, r3
    b38c:	4b9f      	ldr	r3, [pc, #636]	; (b60c <handleJoinMessage+0x3b8>)
    b38e:	4651      	mov	r1, sl
    b390:	469b      	mov	fp, r3
    b392:	0018      	movs	r0, r3
    b394:	4b9e      	ldr	r3, [pc, #632]	; (b610 <handleJoinMessage+0x3bc>)
    b396:	4798      	blx	r3
    b398:	4b9e      	ldr	r3, [pc, #632]	; (b614 <handleJoinMessage+0x3c0>)
    b39a:	4649      	mov	r1, r9
    b39c:	7018      	strb	r0, [r3, #0]
    b39e:	4643      	mov	r3, r8
    b3a0:	3302      	adds	r3, #2
    b3a2:	b2db      	uxtb	r3, r3
    b3a4:	54e8      	strb	r0, [r5, r3]
    b3a6:	465b      	mov	r3, fp
    b3a8:	781a      	ldrb	r2, [r3, #0]
    b3aa:	4643      	mov	r3, r8
    b3ac:	3303      	adds	r3, #3
    b3ae:	b2db      	uxtb	r3, r3
    b3b0:	54ea      	strb	r2, [r5, r3]
    b3b2:	4653      	mov	r3, sl
    b3b4:	781a      	ldrb	r2, [r3, #0]
    b3b6:	4643      	mov	r3, r8
    b3b8:	3304      	adds	r3, #4
    b3ba:	b2db      	uxtb	r3, r3
    b3bc:	54ea      	strb	r2, [r5, r3]
    b3be:	4643      	mov	r3, r8
    b3c0:	1d58      	adds	r0, r3, #5
    b3c2:	b2c0      	uxtb	r0, r0
    b3c4:	1828      	adds	r0, r5, r0
    b3c6:	2208      	movs	r2, #8
    b3c8:	4b93      	ldr	r3, [pc, #588]	; (b618 <handleJoinMessage+0x3c4>)
    b3ca:	4798      	blx	r3
    b3cc:	4b89      	ldr	r3, [pc, #548]	; (b5f4 <handleJoinMessage+0x3a0>)
    b3ce:	9401      	str	r4, [sp, #4]
    b3d0:	9303      	str	r3, [sp, #12]
    b3d2:	2300      	movs	r3, #0
    b3d4:	9700      	str	r7, [sp, #0]
    b3d6:	9302      	str	r3, [sp, #8]
    b3d8:	220d      	movs	r2, #13
    b3da:	002b      	movs	r3, r5
    b3dc:	4641      	mov	r1, r8
    b3de:	0030      	movs	r0, r6
    b3e0:	4c85      	ldr	r4, [pc, #532]	; (b5f8 <handleJoinMessage+0x3a4>)
    b3e2:	47a0      	blx	r4
    b3e4:	e752      	b.n	b28c <handleJoinMessage+0x38>
    b3e6:	78ab      	ldrb	r3, [r5, #2]
    b3e8:	786e      	ldrb	r6, [r5, #1]
    b3ea:	469a      	mov	sl, r3
    b3ec:	4b79      	ldr	r3, [pc, #484]	; (b5d4 <handleJoinMessage+0x380>)
    b3ee:	781b      	ldrb	r3, [r3, #0]
    b3f0:	2b06      	cmp	r3, #6
    b3f2:	d000      	beq.n	b3f6 <handleJoinMessage+0x1a2>
    b3f4:	e74a      	b.n	b28c <handleJoinMessage+0x38>
    b3f6:	2078      	movs	r0, #120	; 0x78
    b3f8:	4b79      	ldr	r3, [pc, #484]	; (b5e0 <handleJoinMessage+0x38c>)
    b3fa:	4798      	blx	r3
    b3fc:	4681      	mov	r9, r0
    b3fe:	2800      	cmp	r0, #0
    b400:	d100      	bne.n	b404 <handleJoinMessage+0x1b0>
    b402:	e743      	b.n	b28c <handleJoinMessage+0x38>
    b404:	1ceb      	adds	r3, r5, #3
    b406:	4652      	mov	r2, sl
    b408:	1c31      	adds	r1, r6, #0
    b40a:	4d73      	ldr	r5, [pc, #460]	; (b5d8 <handleJoinMessage+0x384>)
    b40c:	0020      	movs	r0, r4
    b40e:	47a8      	blx	r5
    b410:	4b74      	ldr	r3, [pc, #464]	; (b5e4 <handleJoinMessage+0x390>)
    b412:	ad08      	add	r5, sp, #32
    b414:	8819      	ldrh	r1, [r3, #0]
    b416:	2201      	movs	r2, #1
    b418:	b289      	uxth	r1, r1
    b41a:	002b      	movs	r3, r5
    b41c:	4683      	mov	fp, r0
    b41e:	4e72      	ldr	r6, [pc, #456]	; (b5e8 <handleJoinMessage+0x394>)
    b420:	2001      	movs	r0, #1
    b422:	47b0      	blx	r6
    b424:	2220      	movs	r2, #32
    b426:	786b      	ldrb	r3, [r5, #1]
    b428:	4649      	mov	r1, r9
    b42a:	4313      	orrs	r3, r2
    b42c:	706b      	strb	r3, [r5, #1]
    b42e:	0028      	movs	r0, r5
    b430:	4b6e      	ldr	r3, [pc, #440]	; (b5ec <handleJoinMessage+0x398>)
    b432:	4798      	blx	r3
    b434:	2204      	movs	r2, #4
    b436:	4649      	mov	r1, r9
    b438:	0003      	movs	r3, r0
    b43a:	540a      	strb	r2, [r1, r0]
    b43c:	4a67      	ldr	r2, [pc, #412]	; (b5dc <handleJoinMessage+0x388>)
    b43e:	3301      	adds	r3, #1
    b440:	4682      	mov	sl, r0
    b442:	b2db      	uxtb	r3, r3
    b444:	4593      	cmp	fp, r2
    b446:	d100      	bne.n	b44a <handleJoinMessage+0x1f6>
    b448:	e11e      	b.n	b688 <handleJoinMessage+0x434>
    b44a:	1c86      	adds	r6, r0, #2
    b44c:	b2f2      	uxtb	r2, r6
    b44e:	9205      	str	r2, [sp, #20]
    b450:	2200      	movs	r2, #0
    b452:	4658      	mov	r0, fp
    b454:	54ca      	strb	r2, [r1, r3]
    b456:	4e71      	ldr	r6, [pc, #452]	; (b61c <handleJoinMessage+0x3c8>)
    b458:	4643      	mov	r3, r8
    b45a:	3201      	adds	r2, #1
    b45c:	4659      	mov	r1, fp
    b45e:	47b0      	blx	r6
    b460:	464b      	mov	r3, r9
    b462:	465a      	mov	r2, fp
    b464:	9e05      	ldr	r6, [sp, #20]
    b466:	4649      	mov	r1, r9
    b468:	559a      	strb	r2, [r3, r6]
    b46a:	0032      	movs	r2, r6
    b46c:	465b      	mov	r3, fp
    b46e:	3201      	adds	r2, #1
    b470:	b2d2      	uxtb	r2, r2
    b472:	0a1b      	lsrs	r3, r3, #8
    b474:	548b      	strb	r3, [r1, r2]
    b476:	4b6a      	ldr	r3, [pc, #424]	; (b620 <handleJoinMessage+0x3cc>)
    b478:	1cb0      	adds	r0, r6, #2
    b47a:	6819      	ldr	r1, [r3, #0]
    b47c:	b2c0      	uxtb	r0, r0
    b47e:	4448      	add	r0, r9
    b480:	3110      	adds	r1, #16
    b482:	2210      	movs	r2, #16
    b484:	4b64      	ldr	r3, [pc, #400]	; (b618 <handleJoinMessage+0x3c4>)
    b486:	4798      	blx	r3
    b488:	4653      	mov	r3, sl
    b48a:	1af2      	subs	r2, r6, r3
    b48c:	4b59      	ldr	r3, [pc, #356]	; (b5f4 <handleJoinMessage+0x3a0>)
    b48e:	3212      	adds	r2, #18
    b490:	9303      	str	r3, [sp, #12]
    b492:	2300      	movs	r3, #0
    b494:	9401      	str	r4, [sp, #4]
    b496:	9302      	str	r3, [sp, #8]
    b498:	b2d2      	uxtb	r2, r2
    b49a:	9700      	str	r7, [sp, #0]
    b49c:	464b      	mov	r3, r9
    b49e:	4651      	mov	r1, sl
    b4a0:	0028      	movs	r0, r5
    b4a2:	4c55      	ldr	r4, [pc, #340]	; (b5f8 <handleJoinMessage+0x3a4>)
    b4a4:	47a0      	blx	r4
    b4a6:	e6f1      	b.n	b28c <handleJoinMessage+0x38>
    b4a8:	88c3      	ldrh	r3, [r0, #6]
    b4aa:	4698      	mov	r8, r3
    b4ac:	23ff      	movs	r3, #255	; 0xff
    b4ae:	4642      	mov	r2, r8
    b4b0:	4213      	tst	r3, r2
    b4b2:	d131      	bne.n	b518 <handleJoinMessage+0x2c4>
    b4b4:	439a      	bics	r2, r3
    b4b6:	d02f      	beq.n	b518 <handleJoinMessage+0x2c4>
    b4b8:	4b5a      	ldr	r3, [pc, #360]	; (b624 <handleJoinMessage+0x3d0>)
    b4ba:	4699      	mov	r9, r3
    b4bc:	681b      	ldr	r3, [r3, #0]
    b4be:	469b      	mov	fp, r3
    b4c0:	2320      	movs	r3, #32
    b4c2:	465a      	mov	r2, fp
    b4c4:	5cd2      	ldrb	r2, [r2, r3]
    b4c6:	2a01      	cmp	r2, #1
    b4c8:	d926      	bls.n	b518 <handleJoinMessage+0x2c4>
    b4ca:	4b57      	ldr	r3, [pc, #348]	; (b628 <handleJoinMessage+0x3d4>)
    b4cc:	4644      	mov	r4, r8
    b4ce:	2701      	movs	r7, #1
    b4d0:	46a8      	mov	r8, r5
    b4d2:	469a      	mov	sl, r3
    b4d4:	465d      	mov	r5, fp
    b4d6:	e003      	b.n	b4e0 <handleJoinMessage+0x28c>
    b4d8:	3701      	adds	r7, #1
    b4da:	b2ff      	uxtb	r7, r7
    b4dc:	4297      	cmp	r7, r2
    b4de:	d219      	bcs.n	b514 <handleJoinMessage+0x2c0>
    b4e0:	0a23      	lsrs	r3, r4, #8
    b4e2:	429f      	cmp	r7, r3
    b4e4:	d1f8      	bne.n	b4d8 <handleJoinMessage+0x284>
    b4e6:	682b      	ldr	r3, [r5, #0]
    b4e8:	0078      	lsls	r0, r7, #1
    b4ea:	469b      	mov	fp, r3
    b4ec:	4643      	mov	r3, r8
    b4ee:	19c0      	adds	r0, r0, r7
    b4f0:	0080      	lsls	r0, r0, #2
    b4f2:	4483      	add	fp, r0
    b4f4:	1c59      	adds	r1, r3, #1
    b4f6:	2208      	movs	r2, #8
    b4f8:	4658      	mov	r0, fp
    b4fa:	47d0      	blx	sl
    b4fc:	2800      	cmp	r0, #0
    b4fe:	d000      	beq.n	b502 <handleJoinMessage+0x2ae>
    b500:	e094      	b.n	b62c <handleJoinMessage+0x3d8>
    b502:	465a      	mov	r2, fp
    b504:	8beb      	ldrh	r3, [r5, #30]
    b506:	6093      	str	r3, [r2, #8]
    b508:	464b      	mov	r3, r9
    b50a:	681d      	ldr	r5, [r3, #0]
    b50c:	2320      	movs	r3, #32
    b50e:	88f4      	ldrh	r4, [r6, #6]
    b510:	5cea      	ldrb	r2, [r5, r3]
    b512:	e7e1      	b.n	b4d8 <handleJoinMessage+0x284>
    b514:	4645      	mov	r5, r8
    b516:	46a0      	mov	r8, r4
    b518:	4643      	mov	r3, r8
    b51a:	061b      	lsls	r3, r3, #24
    b51c:	d400      	bmi.n	b520 <handleJoinMessage+0x2cc>
    b51e:	e6b5      	b.n	b28c <handleJoinMessage+0x38>
    b520:	4b40      	ldr	r3, [pc, #256]	; (b624 <handleJoinMessage+0x3d0>)
    b522:	4699      	mov	r9, r3
    b524:	681b      	ldr	r3, [r3, #0]
    b526:	469b      	mov	fp, r3
    b528:	2323      	movs	r3, #35	; 0x23
    b52a:	465a      	mov	r2, fp
    b52c:	5cd2      	ldrb	r2, [r2, r3]
    b52e:	2a00      	cmp	r2, #0
    b530:	d100      	bne.n	b534 <handleJoinMessage+0x2e0>
    b532:	e6ab      	b.n	b28c <handleJoinMessage+0x38>
    b534:	4b3c      	ldr	r3, [pc, #240]	; (b628 <handleJoinMessage+0x3d4>)
    b536:	4647      	mov	r7, r8
    b538:	2400      	movs	r4, #0
    b53a:	46a8      	mov	r8, r5
    b53c:	469a      	mov	sl, r3
    b53e:	465d      	mov	r5, fp
    b540:	e005      	b.n	b54e <handleJoinMessage+0x2fa>
    b542:	3401      	adds	r4, #1
    b544:	b2e4      	uxtb	r4, r4
    b546:	4294      	cmp	r4, r2
    b548:	d300      	bcc.n	b54c <handleJoinMessage+0x2f8>
    b54a:	e69f      	b.n	b28c <handleJoinMessage+0x38>
    b54c:	88f7      	ldrh	r7, [r6, #6]
    b54e:	2380      	movs	r3, #128	; 0x80
    b550:	403b      	ands	r3, r7
    b552:	429c      	cmp	r4, r3
    b554:	d1f5      	bne.n	b542 <handleJoinMessage+0x2ee>
    b556:	68aa      	ldr	r2, [r5, #8]
    b558:	0123      	lsls	r3, r4, #4
    b55a:	4693      	mov	fp, r2
    b55c:	449b      	add	fp, r3
    b55e:	4643      	mov	r3, r8
    b560:	2208      	movs	r2, #8
    b562:	1c59      	adds	r1, r3, #1
    b564:	4658      	mov	r0, fp
    b566:	47d0      	blx	sl
    b568:	2800      	cmp	r0, #0
    b56a:	d107      	bne.n	b57c <handleJoinMessage+0x328>
    b56c:	465a      	mov	r2, fp
    b56e:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
    b570:	6093      	str	r3, [r2, #8]
    b572:	464b      	mov	r3, r9
    b574:	681d      	ldr	r5, [r3, #0]
    b576:	2323      	movs	r3, #35	; 0x23
    b578:	5cea      	ldrb	r2, [r5, r3]
    b57a:	e7e2      	b.n	b542 <handleJoinMessage+0x2ee>
    b57c:	ab02      	add	r3, sp, #8
    b57e:	469c      	mov	ip, r3
    b580:	2516      	movs	r5, #22
    b582:	2078      	movs	r0, #120	; 0x78
    b584:	4465      	add	r5, ip
    b586:	4b16      	ldr	r3, [pc, #88]	; (b5e0 <handleJoinMessage+0x38c>)
    b588:	802f      	strh	r7, [r5, #0]
    b58a:	4798      	blx	r3
    b58c:	1e07      	subs	r7, r0, #0
    b58e:	d076      	beq.n	b67e <handleJoinMessage+0x42a>
    b590:	4b14      	ldr	r3, [pc, #80]	; (b5e4 <handleJoinMessage+0x390>)
    b592:	882a      	ldrh	r2, [r5, #0]
    b594:	8819      	ldrh	r1, [r3, #0]
    b596:	9505      	str	r5, [sp, #20]
    b598:	b289      	uxth	r1, r1
    b59a:	ab08      	add	r3, sp, #32
    b59c:	20ff      	movs	r0, #255	; 0xff
    b59e:	4d12      	ldr	r5, [pc, #72]	; (b5e8 <handleJoinMessage+0x394>)
    b5a0:	47a8      	blx	r5
    b5a2:	0039      	movs	r1, r7
    b5a4:	4b11      	ldr	r3, [pc, #68]	; (b5ec <handleJoinMessage+0x398>)
    b5a6:	a808      	add	r0, sp, #32
    b5a8:	4798      	blx	r3
    b5aa:	2308      	movs	r3, #8
    b5ac:	543b      	strb	r3, [r7, r0]
    b5ae:	4b11      	ldr	r3, [pc, #68]	; (b5f4 <handleJoinMessage+0x3a0>)
    b5b0:	0001      	movs	r1, r0
    b5b2:	9303      	str	r3, [sp, #12]
    b5b4:	2300      	movs	r3, #0
    b5b6:	9302      	str	r3, [sp, #8]
    b5b8:	9b05      	ldr	r3, [sp, #20]
    b5ba:	2201      	movs	r2, #1
    b5bc:	9301      	str	r3, [sp, #4]
    b5be:	2302      	movs	r3, #2
    b5c0:	4d0d      	ldr	r5, [pc, #52]	; (b5f8 <handleJoinMessage+0x3a4>)
    b5c2:	9300      	str	r3, [sp, #0]
    b5c4:	a808      	add	r0, sp, #32
    b5c6:	003b      	movs	r3, r7
    b5c8:	47a8      	blx	r5
    b5ca:	464b      	mov	r3, r9
    b5cc:	681d      	ldr	r5, [r3, #0]
    b5ce:	2323      	movs	r3, #35	; 0x23
    b5d0:	5cea      	ldrb	r2, [r5, r3]
    b5d2:	e7b6      	b.n	b542 <handleJoinMessage+0x2ee>
    b5d4:	200009d4 	.word	0x200009d4
    b5d8:	0000ac55 	.word	0x0000ac55
    b5dc:	0000ffff 	.word	0x0000ffff
    b5e0:	0000654d 	.word	0x0000654d
    b5e4:	20003798 	.word	0x20003798
    b5e8:	00009b05 	.word	0x00009b05
    b5ec:	00009b31 	.word	0x00009b31
    b5f0:	0000bf61 	.word	0x0000bf61
    b5f4:	0000aee1 	.word	0x0000aee1
    b5f8:	00009bc9 	.word	0x00009bc9
    b5fc:	200037c8 	.word	0x200037c8
    b600:	00008a59 	.word	0x00008a59
    b604:	2000379a 	.word	0x2000379a
    b608:	200009f0 	.word	0x200009f0
    b60c:	200009f2 	.word	0x200009f2
    b610:	0000b0e1 	.word	0x0000b0e1
    b614:	200009f1 	.word	0x200009f1
    b618:	0000c79f 	.word	0x0000c79f
    b61c:	0000baf5 	.word	0x0000baf5
    b620:	20003754 	.word	0x20003754
    b624:	20003750 	.word	0x20003750
    b628:	0000c781 	.word	0x0000c781
    b62c:	ab02      	add	r3, sp, #8
    b62e:	469c      	mov	ip, r3
    b630:	2516      	movs	r5, #22
    b632:	2078      	movs	r0, #120	; 0x78
    b634:	4465      	add	r5, ip
    b636:	4b18      	ldr	r3, [pc, #96]	; (b698 <handleJoinMessage+0x444>)
    b638:	802c      	strh	r4, [r5, #0]
    b63a:	4798      	blx	r3
    b63c:	1e04      	subs	r4, r0, #0
    b63e:	d100      	bne.n	b642 <handleJoinMessage+0x3ee>
    b640:	e762      	b.n	b508 <handleJoinMessage+0x2b4>
    b642:	4b16      	ldr	r3, [pc, #88]	; (b69c <handleJoinMessage+0x448>)
    b644:	882a      	ldrh	r2, [r5, #0]
    b646:	8819      	ldrh	r1, [r3, #0]
    b648:	9505      	str	r5, [sp, #20]
    b64a:	ab08      	add	r3, sp, #32
    b64c:	b289      	uxth	r1, r1
    b64e:	20ff      	movs	r0, #255	; 0xff
    b650:	4d13      	ldr	r5, [pc, #76]	; (b6a0 <handleJoinMessage+0x44c>)
    b652:	47a8      	blx	r5
    b654:	0021      	movs	r1, r4
    b656:	a808      	add	r0, sp, #32
    b658:	4b12      	ldr	r3, [pc, #72]	; (b6a4 <handleJoinMessage+0x450>)
    b65a:	4798      	blx	r3
    b65c:	2308      	movs	r3, #8
    b65e:	5423      	strb	r3, [r4, r0]
    b660:	4b11      	ldr	r3, [pc, #68]	; (b6a8 <handleJoinMessage+0x454>)
    b662:	0001      	movs	r1, r0
    b664:	9303      	str	r3, [sp, #12]
    b666:	2300      	movs	r3, #0
    b668:	9302      	str	r3, [sp, #8]
    b66a:	9b05      	ldr	r3, [sp, #20]
    b66c:	2201      	movs	r2, #1
    b66e:	9301      	str	r3, [sp, #4]
    b670:	2302      	movs	r3, #2
    b672:	a808      	add	r0, sp, #32
    b674:	9300      	str	r3, [sp, #0]
    b676:	0023      	movs	r3, r4
    b678:	4c0c      	ldr	r4, [pc, #48]	; (b6ac <handleJoinMessage+0x458>)
    b67a:	47a0      	blx	r4
    b67c:	e744      	b.n	b508 <handleJoinMessage+0x2b4>
    b67e:	464b      	mov	r3, r9
    b680:	681d      	ldr	r5, [r3, #0]
    b682:	2323      	movs	r3, #35	; 0x23
    b684:	5cea      	ldrb	r2, [r5, r3]
    b686:	e75c      	b.n	b542 <handleJoinMessage+0x2ee>
    b688:	1c86      	adds	r6, r0, #2
    b68a:	b2f2      	uxtb	r2, r6
    b68c:	9205      	str	r2, [sp, #20]
    b68e:	4649      	mov	r1, r9
    b690:	2201      	movs	r2, #1
    b692:	54ca      	strb	r2, [r1, r3]
    b694:	e6e4      	b.n	b460 <handleJoinMessage+0x20c>
    b696:	46c0      	nop			; (mov r8, r8)
    b698:	0000654d 	.word	0x0000654d
    b69c:	20003798 	.word	0x20003798
    b6a0:	00009b05 	.word	0x00009b05
    b6a4:	00009b31 	.word	0x00009b31
    b6a8:	0000aee1 	.word	0x0000aee1
    b6ac:	00009bc9 	.word	0x00009bc9

0000b6b0 <coordinatorTableInit>:
    b6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b6b2:	4647      	mov	r7, r8
    b6b4:	46ce      	mov	lr, r9
    b6b6:	b580      	push	{r7, lr}
    b6b8:	4b13      	ldr	r3, [pc, #76]	; (b708 <coordinatorTableInit+0x58>)
    b6ba:	681e      	ldr	r6, [r3, #0]
    b6bc:	4698      	mov	r8, r3
    b6be:	2320      	movs	r3, #32
    b6c0:	5cf3      	ldrb	r3, [r6, r3]
    b6c2:	2b00      	cmp	r3, #0
    b6c4:	d01b      	beq.n	b6fe <coordinatorTableInit+0x4e>
    b6c6:	2320      	movs	r3, #32
    b6c8:	2400      	movs	r4, #0
    b6ca:	4699      	mov	r9, r3
    b6cc:	4f0f      	ldr	r7, [pc, #60]	; (b70c <coordinatorTableInit+0x5c>)
    b6ce:	0065      	lsls	r5, r4, #1
    b6d0:	6830      	ldr	r0, [r6, #0]
    b6d2:	192d      	adds	r5, r5, r4
    b6d4:	00ad      	lsls	r5, r5, #2
    b6d6:	1940      	adds	r0, r0, r5
    b6d8:	2208      	movs	r2, #8
    b6da:	21ff      	movs	r1, #255	; 0xff
    b6dc:	47b8      	blx	r7
    b6de:	4643      	mov	r3, r8
    b6e0:	681e      	ldr	r6, [r3, #0]
    b6e2:	2204      	movs	r2, #4
    b6e4:	6833      	ldr	r3, [r6, #0]
    b6e6:	21ff      	movs	r1, #255	; 0xff
    b6e8:	469c      	mov	ip, r3
    b6ea:	4465      	add	r5, ip
    b6ec:	0028      	movs	r0, r5
    b6ee:	3008      	adds	r0, #8
    b6f0:	47b8      	blx	r7
    b6f2:	464b      	mov	r3, r9
    b6f4:	3401      	adds	r4, #1
    b6f6:	5cf3      	ldrb	r3, [r6, r3]
    b6f8:	b2e4      	uxtb	r4, r4
    b6fa:	42a3      	cmp	r3, r4
    b6fc:	d8e7      	bhi.n	b6ce <coordinatorTableInit+0x1e>
    b6fe:	bc0c      	pop	{r2, r3}
    b700:	4690      	mov	r8, r2
    b702:	4699      	mov	r9, r3
    b704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b706:	46c0      	nop			; (mov r8, r8)
    b708:	20003750 	.word	0x20003750
    b70c:	0000c7b1 	.word	0x0000c7b1

0000b710 <deviceTableInit>:
    b710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b712:	4647      	mov	r7, r8
    b714:	46ce      	mov	lr, r9
    b716:	b580      	push	{r7, lr}
    b718:	4b27      	ldr	r3, [pc, #156]	; (b7b8 <deviceTableInit+0xa8>)
    b71a:	681c      	ldr	r4, [r3, #0]
    b71c:	4698      	mov	r8, r3
    b71e:	2323      	movs	r3, #35	; 0x23
    b720:	5ce3      	ldrb	r3, [r4, r3]
    b722:	2b00      	cmp	r3, #0
    b724:	d01b      	beq.n	b75e <deviceTableInit+0x4e>
    b726:	2323      	movs	r3, #35	; 0x23
    b728:	2500      	movs	r5, #0
    b72a:	4699      	mov	r9, r3
    b72c:	4f23      	ldr	r7, [pc, #140]	; (b7bc <deviceTableInit+0xac>)
    b72e:	68a0      	ldr	r0, [r4, #8]
    b730:	012e      	lsls	r6, r5, #4
    b732:	2208      	movs	r2, #8
    b734:	21ff      	movs	r1, #255	; 0xff
    b736:	1980      	adds	r0, r0, r6
    b738:	47b8      	blx	r7
    b73a:	4643      	mov	r3, r8
    b73c:	681c      	ldr	r4, [r3, #0]
    b73e:	2204      	movs	r2, #4
    b740:	68a3      	ldr	r3, [r4, #8]
    b742:	21ff      	movs	r1, #255	; 0xff
    b744:	1998      	adds	r0, r3, r6
    b746:	3008      	adds	r0, #8
    b748:	47b8      	blx	r7
    b74a:	22ff      	movs	r2, #255	; 0xff
    b74c:	68a3      	ldr	r3, [r4, #8]
    b74e:	3501      	adds	r5, #1
    b750:	199b      	adds	r3, r3, r6
    b752:	731a      	strb	r2, [r3, #12]
    b754:	464b      	mov	r3, r9
    b756:	5ce3      	ldrb	r3, [r4, r3]
    b758:	b2ed      	uxtb	r5, r5
    b75a:	42ab      	cmp	r3, r5
    b75c:	d8e7      	bhi.n	b72e <deviceTableInit+0x1e>
    b75e:	2324      	movs	r3, #36	; 0x24
    b760:	5ce3      	ldrb	r3, [r4, r3]
    b762:	2b00      	cmp	r3, #0
    b764:	d024      	beq.n	b7b0 <deviceTableInit+0xa0>
    b766:	2324      	movs	r3, #36	; 0x24
    b768:	2600      	movs	r6, #0
    b76a:	4699      	mov	r9, r3
    b76c:	4f13      	ldr	r7, [pc, #76]	; (b7bc <deviceTableInit+0xac>)
    b76e:	00b5      	lsls	r5, r6, #2
    b770:	68e0      	ldr	r0, [r4, #12]
    b772:	19ad      	adds	r5, r5, r6
    b774:	00ad      	lsls	r5, r5, #2
    b776:	1940      	adds	r0, r0, r5
    b778:	2208      	movs	r2, #8
    b77a:	21ff      	movs	r1, #255	; 0xff
    b77c:	47b8      	blx	r7
    b77e:	4643      	mov	r3, r8
    b780:	681c      	ldr	r4, [r3, #0]
    b782:	2204      	movs	r2, #4
    b784:	68e3      	ldr	r3, [r4, #12]
    b786:	21ff      	movs	r1, #255	; 0xff
    b788:	1958      	adds	r0, r3, r5
    b78a:	3008      	adds	r0, #8
    b78c:	47b8      	blx	r7
    b78e:	68e3      	ldr	r3, [r4, #12]
    b790:	2204      	movs	r2, #4
    b792:	1958      	adds	r0, r3, r5
    b794:	300c      	adds	r0, #12
    b796:	21ff      	movs	r1, #255	; 0xff
    b798:	47b8      	blx	r7
    b79a:	68e3      	ldr	r3, [r4, #12]
    b79c:	3601      	adds	r6, #1
    b79e:	469c      	mov	ip, r3
    b7a0:	23ff      	movs	r3, #255	; 0xff
    b7a2:	4465      	add	r5, ip
    b7a4:	742b      	strb	r3, [r5, #16]
    b7a6:	464b      	mov	r3, r9
    b7a8:	5ce3      	ldrb	r3, [r4, r3]
    b7aa:	b2f6      	uxtb	r6, r6
    b7ac:	42b3      	cmp	r3, r6
    b7ae:	d8de      	bhi.n	b76e <deviceTableInit+0x5e>
    b7b0:	bc0c      	pop	{r2, r3}
    b7b2:	4690      	mov	r8, r2
    b7b4:	4699      	mov	r9, r3
    b7b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b7b8:	20003750 	.word	0x20003750
    b7bc:	0000c7b1 	.word	0x0000c7b1

0000b7c0 <sendForceLeaveNetwork>:
    b7c0:	b570      	push	{r4, r5, r6, lr}
    b7c2:	2516      	movs	r5, #22
    b7c4:	b08e      	sub	sp, #56	; 0x38
    b7c6:	446d      	add	r5, sp
    b7c8:	8028      	strh	r0, [r5, #0]
    b7ca:	4b11      	ldr	r3, [pc, #68]	; (b810 <sendForceLeaveNetwork+0x50>)
    b7cc:	2078      	movs	r0, #120	; 0x78
    b7ce:	4798      	blx	r3
    b7d0:	1e04      	subs	r4, r0, #0
    b7d2:	d01a      	beq.n	b80a <sendForceLeaveNetwork+0x4a>
    b7d4:	4b0f      	ldr	r3, [pc, #60]	; (b814 <sendForceLeaveNetwork+0x54>)
    b7d6:	882a      	ldrh	r2, [r5, #0]
    b7d8:	8819      	ldrh	r1, [r3, #0]
    b7da:	20ff      	movs	r0, #255	; 0xff
    b7dc:	b289      	uxth	r1, r1
    b7de:	ab06      	add	r3, sp, #24
    b7e0:	4e0d      	ldr	r6, [pc, #52]	; (b818 <sendForceLeaveNetwork+0x58>)
    b7e2:	47b0      	blx	r6
    b7e4:	0021      	movs	r1, r4
    b7e6:	4b0d      	ldr	r3, [pc, #52]	; (b81c <sendForceLeaveNetwork+0x5c>)
    b7e8:	a806      	add	r0, sp, #24
    b7ea:	4798      	blx	r3
    b7ec:	2308      	movs	r3, #8
    b7ee:	5423      	strb	r3, [r4, r0]
    b7f0:	4b0b      	ldr	r3, [pc, #44]	; (b820 <sendForceLeaveNetwork+0x60>)
    b7f2:	0001      	movs	r1, r0
    b7f4:	9303      	str	r3, [sp, #12]
    b7f6:	2300      	movs	r3, #0
    b7f8:	9302      	str	r3, [sp, #8]
    b7fa:	3302      	adds	r3, #2
    b7fc:	9300      	str	r3, [sp, #0]
    b7fe:	9501      	str	r5, [sp, #4]
    b800:	0023      	movs	r3, r4
    b802:	2201      	movs	r2, #1
    b804:	a806      	add	r0, sp, #24
    b806:	4c07      	ldr	r4, [pc, #28]	; (b824 <sendForceLeaveNetwork+0x64>)
    b808:	47a0      	blx	r4
    b80a:	b00e      	add	sp, #56	; 0x38
    b80c:	bd70      	pop	{r4, r5, r6, pc}
    b80e:	46c0      	nop			; (mov r8, r8)
    b810:	0000654d 	.word	0x0000654d
    b814:	20003798 	.word	0x20003798
    b818:	00009b05 	.word	0x00009b05
    b81c:	00009b31 	.word	0x00009b31
    b820:	0000aee1 	.word	0x0000aee1
    b824:	00009bc9 	.word	0x00009bc9

0000b828 <isCorrectIeeeAddr>:
    b828:	7803      	ldrb	r3, [r0, #0]
    b82a:	2bff      	cmp	r3, #255	; 0xff
    b82c:	d117      	bne.n	b85e <isCorrectIeeeAddr+0x36>
    b82e:	7843      	ldrb	r3, [r0, #1]
    b830:	2bff      	cmp	r3, #255	; 0xff
    b832:	d114      	bne.n	b85e <isCorrectIeeeAddr+0x36>
    b834:	7883      	ldrb	r3, [r0, #2]
    b836:	2bff      	cmp	r3, #255	; 0xff
    b838:	d111      	bne.n	b85e <isCorrectIeeeAddr+0x36>
    b83a:	78c3      	ldrb	r3, [r0, #3]
    b83c:	2bff      	cmp	r3, #255	; 0xff
    b83e:	d10e      	bne.n	b85e <isCorrectIeeeAddr+0x36>
    b840:	7903      	ldrb	r3, [r0, #4]
    b842:	2bff      	cmp	r3, #255	; 0xff
    b844:	d10b      	bne.n	b85e <isCorrectIeeeAddr+0x36>
    b846:	7943      	ldrb	r3, [r0, #5]
    b848:	2bff      	cmp	r3, #255	; 0xff
    b84a:	d108      	bne.n	b85e <isCorrectIeeeAddr+0x36>
    b84c:	7983      	ldrb	r3, [r0, #6]
    b84e:	2bff      	cmp	r3, #255	; 0xff
    b850:	d105      	bne.n	b85e <isCorrectIeeeAddr+0x36>
    b852:	79c0      	ldrb	r0, [r0, #7]
    b854:	38ff      	subs	r0, #255	; 0xff
    b856:	1e43      	subs	r3, r0, #1
    b858:	4198      	sbcs	r0, r3
    b85a:	b2c0      	uxtb	r0, r0
    b85c:	4770      	bx	lr
    b85e:	2001      	movs	r0, #1
    b860:	e7fc      	b.n	b85c <isCorrectIeeeAddr+0x34>
    b862:	46c0      	nop			; (mov r8, r8)

0000b864 <keepAliveTimerHandler>:
    b864:	b5f0      	push	{r4, r5, r6, r7, lr}
    b866:	46c6      	mov	lr, r8
    b868:	2320      	movs	r3, #32
    b86a:	b500      	push	{lr}
    b86c:	4d57      	ldr	r5, [pc, #348]	; (b9cc <keepAliveTimerHandler+0x168>)
    b86e:	682a      	ldr	r2, [r5, #0]
    b870:	5cd7      	ldrb	r7, [r2, r3]
    b872:	2f00      	cmp	r7, #0
    b874:	d027      	beq.n	b8c6 <keepAliveTimerHandler+0x62>
    b876:	4b56      	ldr	r3, [pc, #344]	; (b9d0 <keepAliveTimerHandler+0x16c>)
    b878:	2400      	movs	r4, #0
    b87a:	4698      	mov	r8, r3
    b87c:	2620      	movs	r6, #32
    b87e:	0060      	lsls	r0, r4, #1
    b880:	1900      	adds	r0, r0, r4
    b882:	6813      	ldr	r3, [r2, #0]
    b884:	0080      	lsls	r0, r0, #2
    b886:	181b      	adds	r3, r3, r0
    b888:	7819      	ldrb	r1, [r3, #0]
    b88a:	29ff      	cmp	r1, #255	; 0xff
    b88c:	d000      	beq.n	b890 <keepAliveTimerHandler+0x2c>
    b88e:	e077      	b.n	b980 <keepAliveTimerHandler+0x11c>
    b890:	7859      	ldrb	r1, [r3, #1]
    b892:	29ff      	cmp	r1, #255	; 0xff
    b894:	d000      	beq.n	b898 <keepAliveTimerHandler+0x34>
    b896:	e073      	b.n	b980 <keepAliveTimerHandler+0x11c>
    b898:	7899      	ldrb	r1, [r3, #2]
    b89a:	29ff      	cmp	r1, #255	; 0xff
    b89c:	d000      	beq.n	b8a0 <keepAliveTimerHandler+0x3c>
    b89e:	e06f      	b.n	b980 <keepAliveTimerHandler+0x11c>
    b8a0:	78d9      	ldrb	r1, [r3, #3]
    b8a2:	29ff      	cmp	r1, #255	; 0xff
    b8a4:	d16c      	bne.n	b980 <keepAliveTimerHandler+0x11c>
    b8a6:	7919      	ldrb	r1, [r3, #4]
    b8a8:	29ff      	cmp	r1, #255	; 0xff
    b8aa:	d169      	bne.n	b980 <keepAliveTimerHandler+0x11c>
    b8ac:	7959      	ldrb	r1, [r3, #5]
    b8ae:	29ff      	cmp	r1, #255	; 0xff
    b8b0:	d166      	bne.n	b980 <keepAliveTimerHandler+0x11c>
    b8b2:	7999      	ldrb	r1, [r3, #6]
    b8b4:	29ff      	cmp	r1, #255	; 0xff
    b8b6:	d163      	bne.n	b980 <keepAliveTimerHandler+0x11c>
    b8b8:	79d9      	ldrb	r1, [r3, #7]
    b8ba:	29ff      	cmp	r1, #255	; 0xff
    b8bc:	d160      	bne.n	b980 <keepAliveTimerHandler+0x11c>
    b8be:	3401      	adds	r4, #1
    b8c0:	b2e4      	uxtb	r4, r4
    b8c2:	42bc      	cmp	r4, r7
    b8c4:	d3db      	bcc.n	b87e <keepAliveTimerHandler+0x1a>
    b8c6:	2323      	movs	r3, #35	; 0x23
    b8c8:	5cd7      	ldrb	r7, [r2, r3]
    b8ca:	2f00      	cmp	r7, #0
    b8cc:	d022      	beq.n	b914 <keepAliveTimerHandler+0xb0>
    b8ce:	4b40      	ldr	r3, [pc, #256]	; (b9d0 <keepAliveTimerHandler+0x16c>)
    b8d0:	2400      	movs	r4, #0
    b8d2:	4698      	mov	r8, r3
    b8d4:	2623      	movs	r6, #35	; 0x23
    b8d6:	6893      	ldr	r3, [r2, #8]
    b8d8:	0120      	lsls	r0, r4, #4
    b8da:	181b      	adds	r3, r3, r0
    b8dc:	7819      	ldrb	r1, [r3, #0]
    b8de:	29ff      	cmp	r1, #255	; 0xff
    b8e0:	d158      	bne.n	b994 <keepAliveTimerHandler+0x130>
    b8e2:	7859      	ldrb	r1, [r3, #1]
    b8e4:	29ff      	cmp	r1, #255	; 0xff
    b8e6:	d155      	bne.n	b994 <keepAliveTimerHandler+0x130>
    b8e8:	7899      	ldrb	r1, [r3, #2]
    b8ea:	29ff      	cmp	r1, #255	; 0xff
    b8ec:	d152      	bne.n	b994 <keepAliveTimerHandler+0x130>
    b8ee:	78d9      	ldrb	r1, [r3, #3]
    b8f0:	29ff      	cmp	r1, #255	; 0xff
    b8f2:	d14f      	bne.n	b994 <keepAliveTimerHandler+0x130>
    b8f4:	7919      	ldrb	r1, [r3, #4]
    b8f6:	29ff      	cmp	r1, #255	; 0xff
    b8f8:	d14c      	bne.n	b994 <keepAliveTimerHandler+0x130>
    b8fa:	7959      	ldrb	r1, [r3, #5]
    b8fc:	29ff      	cmp	r1, #255	; 0xff
    b8fe:	d149      	bne.n	b994 <keepAliveTimerHandler+0x130>
    b900:	7999      	ldrb	r1, [r3, #6]
    b902:	29ff      	cmp	r1, #255	; 0xff
    b904:	d146      	bne.n	b994 <keepAliveTimerHandler+0x130>
    b906:	79d9      	ldrb	r1, [r3, #7]
    b908:	29ff      	cmp	r1, #255	; 0xff
    b90a:	d143      	bne.n	b994 <keepAliveTimerHandler+0x130>
    b90c:	3401      	adds	r4, #1
    b90e:	b2e4      	uxtb	r4, r4
    b910:	42bc      	cmp	r4, r7
    b912:	d3e0      	bcc.n	b8d6 <keepAliveTimerHandler+0x72>
    b914:	2324      	movs	r3, #36	; 0x24
    b916:	5cd7      	ldrb	r7, [r2, r3]
    b918:	2401      	movs	r4, #1
    b91a:	2f01      	cmp	r7, #1
    b91c:	d923      	bls.n	b966 <keepAliveTimerHandler+0x102>
    b91e:	4b2c      	ldr	r3, [pc, #176]	; (b9d0 <keepAliveTimerHandler+0x16c>)
    b920:	2624      	movs	r6, #36	; 0x24
    b922:	4698      	mov	r8, r3
    b924:	00a0      	lsls	r0, r4, #2
    b926:	1900      	adds	r0, r0, r4
    b928:	68d3      	ldr	r3, [r2, #12]
    b92a:	0080      	lsls	r0, r0, #2
    b92c:	181b      	adds	r3, r3, r0
    b92e:	7819      	ldrb	r1, [r3, #0]
    b930:	29ff      	cmp	r1, #255	; 0xff
    b932:	d11b      	bne.n	b96c <keepAliveTimerHandler+0x108>
    b934:	7859      	ldrb	r1, [r3, #1]
    b936:	29ff      	cmp	r1, #255	; 0xff
    b938:	d118      	bne.n	b96c <keepAliveTimerHandler+0x108>
    b93a:	7899      	ldrb	r1, [r3, #2]
    b93c:	29ff      	cmp	r1, #255	; 0xff
    b93e:	d115      	bne.n	b96c <keepAliveTimerHandler+0x108>
    b940:	78d9      	ldrb	r1, [r3, #3]
    b942:	29ff      	cmp	r1, #255	; 0xff
    b944:	d112      	bne.n	b96c <keepAliveTimerHandler+0x108>
    b946:	7919      	ldrb	r1, [r3, #4]
    b948:	29ff      	cmp	r1, #255	; 0xff
    b94a:	d10f      	bne.n	b96c <keepAliveTimerHandler+0x108>
    b94c:	7959      	ldrb	r1, [r3, #5]
    b94e:	29ff      	cmp	r1, #255	; 0xff
    b950:	d10c      	bne.n	b96c <keepAliveTimerHandler+0x108>
    b952:	7999      	ldrb	r1, [r3, #6]
    b954:	29ff      	cmp	r1, #255	; 0xff
    b956:	d109      	bne.n	b96c <keepAliveTimerHandler+0x108>
    b958:	79d9      	ldrb	r1, [r3, #7]
    b95a:	29ff      	cmp	r1, #255	; 0xff
    b95c:	d106      	bne.n	b96c <keepAliveTimerHandler+0x108>
    b95e:	3401      	adds	r4, #1
    b960:	b2e4      	uxtb	r4, r4
    b962:	42bc      	cmp	r4, r7
    b964:	d3de      	bcc.n	b924 <keepAliveTimerHandler+0xc0>
    b966:	bc04      	pop	{r2}
    b968:	4690      	mov	r8, r2
    b96a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b96c:	68d9      	ldr	r1, [r3, #12]
    b96e:	2900      	cmp	r1, #0
    b970:	d0f5      	beq.n	b95e <keepAliveTimerHandler+0xfa>
    b972:	3901      	subs	r1, #1
    b974:	60d9      	str	r1, [r3, #12]
    b976:	2900      	cmp	r1, #0
    b978:	d016      	beq.n	b9a8 <keepAliveTimerHandler+0x144>
    b97a:	682a      	ldr	r2, [r5, #0]
    b97c:	5d97      	ldrb	r7, [r2, r6]
    b97e:	e7ee      	b.n	b95e <keepAliveTimerHandler+0xfa>
    b980:	6899      	ldr	r1, [r3, #8]
    b982:	2900      	cmp	r1, #0
    b984:	d09b      	beq.n	b8be <keepAliveTimerHandler+0x5a>
    b986:	3901      	subs	r1, #1
    b988:	6099      	str	r1, [r3, #8]
    b98a:	2900      	cmp	r1, #0
    b98c:	d012      	beq.n	b9b4 <keepAliveTimerHandler+0x150>
    b98e:	682a      	ldr	r2, [r5, #0]
    b990:	5d97      	ldrb	r7, [r2, r6]
    b992:	e794      	b.n	b8be <keepAliveTimerHandler+0x5a>
    b994:	6899      	ldr	r1, [r3, #8]
    b996:	2900      	cmp	r1, #0
    b998:	d0b8      	beq.n	b90c <keepAliveTimerHandler+0xa8>
    b99a:	3901      	subs	r1, #1
    b99c:	6099      	str	r1, [r3, #8]
    b99e:	2900      	cmp	r1, #0
    b9a0:	d00e      	beq.n	b9c0 <keepAliveTimerHandler+0x15c>
    b9a2:	682a      	ldr	r2, [r5, #0]
    b9a4:	5d97      	ldrb	r7, [r2, r6]
    b9a6:	e7b1      	b.n	b90c <keepAliveTimerHandler+0xa8>
    b9a8:	68d3      	ldr	r3, [r2, #12]
    b9aa:	21ff      	movs	r1, #255	; 0xff
    b9ac:	1818      	adds	r0, r3, r0
    b9ae:	2208      	movs	r2, #8
    b9b0:	47c0      	blx	r8
    b9b2:	e7e2      	b.n	b97a <keepAliveTimerHandler+0x116>
    b9b4:	6813      	ldr	r3, [r2, #0]
    b9b6:	21ff      	movs	r1, #255	; 0xff
    b9b8:	1818      	adds	r0, r3, r0
    b9ba:	2208      	movs	r2, #8
    b9bc:	47c0      	blx	r8
    b9be:	e7e6      	b.n	b98e <keepAliveTimerHandler+0x12a>
    b9c0:	6893      	ldr	r3, [r2, #8]
    b9c2:	21ff      	movs	r1, #255	; 0xff
    b9c4:	1818      	adds	r0, r3, r0
    b9c6:	2208      	movs	r2, #8
    b9c8:	47c0      	blx	r8
    b9ca:	e7ea      	b.n	b9a2 <keepAliveTimerHandler+0x13e>
    b9cc:	20003750 	.word	0x20003750
    b9d0:	0000c7b1 	.word	0x0000c7b1

0000b9d4 <isRxOffEdAvailable>:
    b9d4:	2224      	movs	r2, #36	; 0x24
    b9d6:	4b1e      	ldr	r3, [pc, #120]	; (ba50 <isRxOffEdAvailable+0x7c>)
    b9d8:	681b      	ldr	r3, [r3, #0]
    b9da:	5c9a      	ldrb	r2, [r3, r2]
    b9dc:	2a01      	cmp	r2, #1
    b9de:	d932      	bls.n	ba46 <isRxOffEdAvailable+0x72>
    b9e0:	68d9      	ldr	r1, [r3, #12]
    b9e2:	7d0b      	ldrb	r3, [r1, #20]
    b9e4:	2bff      	cmp	r3, #255	; 0xff
    b9e6:	d130      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    b9e8:	7d4b      	ldrb	r3, [r1, #21]
    b9ea:	2bff      	cmp	r3, #255	; 0xff
    b9ec:	d12d      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    b9ee:	7d8b      	ldrb	r3, [r1, #22]
    b9f0:	2bff      	cmp	r3, #255	; 0xff
    b9f2:	d12a      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    b9f4:	7dcb      	ldrb	r3, [r1, #23]
    b9f6:	2bff      	cmp	r3, #255	; 0xff
    b9f8:	d127      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    b9fa:	000b      	movs	r3, r1
    b9fc:	3a02      	subs	r2, #2
    b9fe:	b2d2      	uxtb	r2, r2
    ba00:	0090      	lsls	r0, r2, #2
    ba02:	1882      	adds	r2, r0, r2
    ba04:	0092      	lsls	r2, r2, #2
    ba06:	3218      	adds	r2, #24
    ba08:	3318      	adds	r3, #24
    ba0a:	1889      	adds	r1, r1, r2
    ba0c:	e00d      	b.n	ba2a <isRxOffEdAvailable+0x56>
    ba0e:	7c1a      	ldrb	r2, [r3, #16]
    ba10:	2aff      	cmp	r2, #255	; 0xff
    ba12:	d11a      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    ba14:	7c5a      	ldrb	r2, [r3, #17]
    ba16:	2aff      	cmp	r2, #255	; 0xff
    ba18:	d117      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    ba1a:	7c9a      	ldrb	r2, [r3, #18]
    ba1c:	2aff      	cmp	r2, #255	; 0xff
    ba1e:	d114      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    ba20:	3314      	adds	r3, #20
    ba22:	1e5a      	subs	r2, r3, #1
    ba24:	7812      	ldrb	r2, [r2, #0]
    ba26:	2aff      	cmp	r2, #255	; 0xff
    ba28:	d10f      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    ba2a:	781a      	ldrb	r2, [r3, #0]
    ba2c:	2aff      	cmp	r2, #255	; 0xff
    ba2e:	d10c      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    ba30:	785a      	ldrb	r2, [r3, #1]
    ba32:	2aff      	cmp	r2, #255	; 0xff
    ba34:	d109      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    ba36:	789a      	ldrb	r2, [r3, #2]
    ba38:	2aff      	cmp	r2, #255	; 0xff
    ba3a:	d106      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    ba3c:	78da      	ldrb	r2, [r3, #3]
    ba3e:	2aff      	cmp	r2, #255	; 0xff
    ba40:	d103      	bne.n	ba4a <isRxOffEdAvailable+0x76>
    ba42:	4299      	cmp	r1, r3
    ba44:	d1e3      	bne.n	ba0e <isRxOffEdAvailable+0x3a>
    ba46:	2000      	movs	r0, #0
    ba48:	4770      	bx	lr
    ba4a:	2001      	movs	r0, #1
    ba4c:	e7fc      	b.n	ba48 <isRxOffEdAvailable+0x74>
    ba4e:	46c0      	nop			; (mov r8, r8)
    ba50:	20003750 	.word	0x20003750

0000ba54 <routeReplyConfcb>:
    ba54:	b510      	push	{r4, lr}
    ba56:	0010      	movs	r0, r2
    ba58:	4b01      	ldr	r3, [pc, #4]	; (ba60 <routeReplyConfcb+0xc>)
    ba5a:	4798      	blx	r3
    ba5c:	bd10      	pop	{r4, pc}
    ba5e:	46c0      	nop			; (mov r8, r8)
    ba60:	0000659d 	.word	0x0000659d

0000ba64 <routeUpdateConfcb>:
    ba64:	b510      	push	{r4, lr}
    ba66:	0010      	movs	r0, r2
    ba68:	4b01      	ldr	r3, [pc, #4]	; (ba70 <routeUpdateConfcb+0xc>)
    ba6a:	4798      	blx	r3
    ba6c:	bd10      	pop	{r4, pc}
    ba6e:	46c0      	nop			; (mov r8, r8)
    ba70:	0000659d 	.word	0x0000659d

0000ba74 <routeReqConfcb>:
    ba74:	b510      	push	{r4, lr}
    ba76:	0010      	movs	r0, r2
    ba78:	4b01      	ldr	r3, [pc, #4]	; (ba80 <routeReqConfcb+0xc>)
    ba7a:	4798      	blx	r3
    ba7c:	bd10      	pop	{r4, pc}
    ba7e:	46c0      	nop			; (mov r8, r8)
    ba80:	0000659d 	.word	0x0000659d

0000ba84 <initRouteTable>:
    ba84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ba86:	2320      	movs	r3, #32
    ba88:	4c15      	ldr	r4, [pc, #84]	; (bae0 <initRouteTable+0x5c>)
    ba8a:	6822      	ldr	r2, [r4, #0]
    ba8c:	5cd3      	ldrb	r3, [r2, r3]
    ba8e:	2b00      	cmp	r3, #0
    ba90:	d018      	beq.n	bac4 <initRouteTable+0x40>
    ba92:	2300      	movs	r3, #0
    ba94:	27ff      	movs	r7, #255	; 0xff
    ba96:	250f      	movs	r5, #15
    ba98:	2620      	movs	r6, #32
    ba9a:	6912      	ldr	r2, [r2, #16]
    ba9c:	0058      	lsls	r0, r3, #1
    ba9e:	5417      	strb	r7, [r2, r0]
    baa0:	6822      	ldr	r2, [r4, #0]
    baa2:	3301      	adds	r3, #1
    baa4:	6911      	ldr	r1, [r2, #16]
    baa6:	b2db      	uxtb	r3, r3
    baa8:	1809      	adds	r1, r1, r0
    baaa:	784a      	ldrb	r2, [r1, #1]
    baac:	43aa      	bics	r2, r5
    baae:	704a      	strb	r2, [r1, #1]
    bab0:	6822      	ldr	r2, [r4, #0]
    bab2:	6912      	ldr	r2, [r2, #16]
    bab4:	1812      	adds	r2, r2, r0
    bab6:	7851      	ldrb	r1, [r2, #1]
    bab8:	4029      	ands	r1, r5
    baba:	7051      	strb	r1, [r2, #1]
    babc:	6822      	ldr	r2, [r4, #0]
    babe:	5d91      	ldrb	r1, [r2, r6]
    bac0:	4299      	cmp	r1, r3
    bac2:	d8ea      	bhi.n	ba9a <initRouteTable+0x16>
    bac4:	2100      	movs	r1, #0
    bac6:	6950      	ldr	r0, [r2, #20]
    bac8:	4b06      	ldr	r3, [pc, #24]	; (bae4 <initRouteTable+0x60>)
    baca:	2220      	movs	r2, #32
    bacc:	4798      	blx	r3
    bace:	4806      	ldr	r0, [pc, #24]	; (bae8 <initRouteTable+0x64>)
    bad0:	4b06      	ldr	r3, [pc, #24]	; (baec <initRouteTable+0x68>)
    bad2:	4798      	blx	r3
    bad4:	2325      	movs	r3, #37	; 0x25
    bad6:	6822      	ldr	r2, [r4, #0]
    bad8:	5cd2      	ldrb	r2, [r2, r3]
    bada:	4b05      	ldr	r3, [pc, #20]	; (baf0 <initRouteTable+0x6c>)
    badc:	701a      	strb	r2, [r3, #0]
    bade:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bae0:	20003750 	.word	0x20003750
    bae4:	0000c7b1 	.word	0x0000c7b1
    bae8:	200037d4 	.word	0x200037d4
    baec:	000066ad 	.word	0x000066ad
    baf0:	200037d0 	.word	0x200037d0

0000baf4 <addRoute>:
    baf4:	b5f0      	push	{r4, r5, r6, r7, lr}
    baf6:	46c6      	mov	lr, r8
    baf8:	0a04      	lsrs	r4, r0, #8
    bafa:	2020      	movs	r0, #32
    bafc:	b500      	push	{lr}
    bafe:	4f2d      	ldr	r7, [pc, #180]	; (bbb4 <addRoute+0xc0>)
    bb00:	683d      	ldr	r5, [r7, #0]
    bb02:	5c2e      	ldrb	r6, [r5, r0]
    bb04:	2000      	movs	r0, #0
    bb06:	42b4      	cmp	r4, r6
    bb08:	d237      	bcs.n	bb7a <addRoute+0x86>
    bb0a:	0a09      	lsrs	r1, r1, #8
    bb0c:	42b1      	cmp	r1, r6
    bb0e:	d234      	bcs.n	bb7a <addRoute+0x86>
    bb10:	1c10      	adds	r0, r2, #0
    bb12:	2a0f      	cmp	r2, #15
    bb14:	d834      	bhi.n	bb80 <addRoute+0x8c>
    bb16:	b2c2      	uxtb	r2, r0
    bb18:	2001      	movs	r0, #1
    bb1a:	4020      	ands	r0, r4
    bb1c:	4684      	mov	ip, r0
    bb1e:	d135      	bne.n	bb8c <addRoute+0x98>
    bb20:	0860      	lsrs	r0, r4, #1
    bb22:	4680      	mov	r8, r0
    bb24:	4646      	mov	r6, r8
    bb26:	6968      	ldr	r0, [r5, #20]
    bb28:	5d86      	ldrb	r6, [r0, r6]
    bb2a:	0936      	lsrs	r6, r6, #4
    bb2c:	2e00      	cmp	r6, #0
    bb2e:	d002      	beq.n	bb36 <addRoute+0x42>
    bb30:	2000      	movs	r0, #0
    bb32:	42b2      	cmp	r2, r6
    bb34:	d221      	bcs.n	bb7a <addRoute+0x86>
    bb36:	0060      	lsls	r0, r4, #1
    bb38:	692c      	ldr	r4, [r5, #16]
    bb3a:	5421      	strb	r1, [r4, r0]
    bb3c:	4661      	mov	r1, ip
    bb3e:	2900      	cmp	r1, #0
    bb40:	d12c      	bne.n	bb9c <addRoute+0xa8>
    bb42:	0114      	lsls	r4, r2, #4
    bb44:	4642      	mov	r2, r8
    bb46:	6839      	ldr	r1, [r7, #0]
    bb48:	6949      	ldr	r1, [r1, #20]
    bb4a:	5c8d      	ldrb	r5, [r1, r2]
    bb4c:	220f      	movs	r2, #15
    bb4e:	402a      	ands	r2, r5
    bb50:	4322      	orrs	r2, r4
    bb52:	4644      	mov	r4, r8
    bb54:	550a      	strb	r2, [r1, r4]
    bb56:	683a      	ldr	r2, [r7, #0]
    bb58:	091c      	lsrs	r4, r3, #4
    bb5a:	6911      	ldr	r1, [r2, #16]
    bb5c:	220f      	movs	r2, #15
    bb5e:	1809      	adds	r1, r1, r0
    bb60:	784b      	ldrb	r3, [r1, #1]
    bb62:	4393      	bics	r3, r2
    bb64:	4323      	orrs	r3, r4
    bb66:	704b      	strb	r3, [r1, #1]
    bb68:	683b      	ldr	r3, [r7, #0]
    bb6a:	691c      	ldr	r4, [r3, #16]
    bb6c:	1824      	adds	r4, r4, r0
    bb6e:	7863      	ldrb	r3, [r4, #1]
    bb70:	2001      	movs	r0, #1
    bb72:	401a      	ands	r2, r3
    bb74:	2330      	movs	r3, #48	; 0x30
    bb76:	431a      	orrs	r2, r3
    bb78:	7062      	strb	r2, [r4, #1]
    bb7a:	bc04      	pop	{r2}
    bb7c:	4690      	mov	r8, r2
    bb7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bb80:	200f      	movs	r0, #15
    bb82:	b2c2      	uxtb	r2, r0
    bb84:	2001      	movs	r0, #1
    bb86:	4020      	ands	r0, r4
    bb88:	4684      	mov	ip, r0
    bb8a:	d0c9      	beq.n	bb20 <addRoute+0x2c>
    bb8c:	0860      	lsrs	r0, r4, #1
    bb8e:	4680      	mov	r8, r0
    bb90:	4646      	mov	r6, r8
    bb92:	6968      	ldr	r0, [r5, #20]
    bb94:	5d86      	ldrb	r6, [r0, r6]
    bb96:	0736      	lsls	r6, r6, #28
    bb98:	0f36      	lsrs	r6, r6, #28
    bb9a:	e7c7      	b.n	bb2c <addRoute+0x38>
    bb9c:	240f      	movs	r4, #15
    bb9e:	4022      	ands	r2, r4
    bba0:	0015      	movs	r5, r2
    bba2:	4642      	mov	r2, r8
    bba4:	6839      	ldr	r1, [r7, #0]
    bba6:	6949      	ldr	r1, [r1, #20]
    bba8:	5c8a      	ldrb	r2, [r1, r2]
    bbaa:	43a2      	bics	r2, r4
    bbac:	4644      	mov	r4, r8
    bbae:	432a      	orrs	r2, r5
    bbb0:	550a      	strb	r2, [r1, r4]
    bbb2:	e7d0      	b.n	bb56 <addRoute+0x62>
    bbb4:	20003750 	.word	0x20003750

0000bbb8 <handleRouteMessage>:
    bbb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    bbba:	4657      	mov	r7, sl
    bbbc:	46de      	mov	lr, fp
    bbbe:	464e      	mov	r6, r9
    bbc0:	4645      	mov	r5, r8
    bbc2:	b5e0      	push	{r5, r6, r7, lr}
    bbc4:	0004      	movs	r4, r0
    bbc6:	b093      	sub	sp, #76	; 0x4c
    bbc8:	7850      	ldrb	r0, [r2, #1]
    bbca:	a91c      	add	r1, sp, #112	; 0x70
    bbcc:	7812      	ldrb	r2, [r2, #0]
    bbce:	780f      	ldrb	r7, [r1, #0]
    bbd0:	0201      	lsls	r1, r0, #8
    bbd2:	4311      	orrs	r1, r2
    bbd4:	781a      	ldrb	r2, [r3, #0]
    bbd6:	2a12      	cmp	r2, #18
    bbd8:	d100      	bne.n	bbdc <handleRouteMessage+0x24>
    bbda:	e150      	b.n	be7e <handleRouteMessage+0x2c6>
    bbdc:	2a13      	cmp	r2, #19
    bbde:	d100      	bne.n	bbe2 <handleRouteMessage+0x2a>
    bbe0:	e07f      	b.n	bce2 <handleRouteMessage+0x12a>
    bbe2:	2a11      	cmp	r2, #17
    bbe4:	d009      	beq.n	bbfa <handleRouteMessage+0x42>
    bbe6:	2300      	movs	r3, #0
    bbe8:	4698      	mov	r8, r3
    bbea:	4640      	mov	r0, r8
    bbec:	b013      	add	sp, #76	; 0x4c
    bbee:	bc3c      	pop	{r2, r3, r4, r5}
    bbf0:	4690      	mov	r8, r2
    bbf2:	4699      	mov	r9, r3
    bbf4:	46a2      	mov	sl, r4
    bbf6:	46ab      	mov	fp, r5
    bbf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bbfa:	789d      	ldrb	r5, [r3, #2]
    bbfc:	785a      	ldrb	r2, [r3, #1]
    bbfe:	022b      	lsls	r3, r5, #8
    bc00:	431a      	orrs	r2, r3
    bc02:	4691      	mov	r9, r2
    bc04:	7822      	ldrb	r2, [r4, #0]
    bc06:	b289      	uxth	r1, r1
    bc08:	4252      	negs	r2, r2
    bc0a:	b2d2      	uxtb	r2, r2
    bc0c:	003b      	movs	r3, r7
    bc0e:	4eb3      	ldr	r6, [pc, #716]	; (bedc <handleRouteMessage+0x324>)
    bc10:	88e0      	ldrh	r0, [r4, #6]
    bc12:	47b0      	blx	r6
    bc14:	2220      	movs	r2, #32
    bc16:	2101      	movs	r1, #1
    bc18:	4eb1      	ldr	r6, [pc, #708]	; (bee0 <handleRouteMessage+0x328>)
    bc1a:	4688      	mov	r8, r1
    bc1c:	6833      	ldr	r3, [r6, #0]
    bc1e:	5c9a      	ldrb	r2, [r3, r2]
    bc20:	42aa      	cmp	r2, r5
    bc22:	d9e2      	bls.n	bbea <handleRouteMessage+0x32>
    bc24:	4229      	tst	r1, r5
    bc26:	d000      	beq.n	bc2a <handleRouteMessage+0x72>
    bc28:	e147      	b.n	beba <handleRouteMessage+0x302>
    bc2a:	695b      	ldr	r3, [r3, #20]
    bc2c:	086a      	lsrs	r2, r5, #1
    bc2e:	5c9f      	ldrb	r7, [r3, r2]
    bc30:	093b      	lsrs	r3, r7, #4
    bc32:	469b      	mov	fp, r3
    bc34:	4bab      	ldr	r3, [pc, #684]	; (bee4 <handleRouteMessage+0x32c>)
    bc36:	469a      	mov	sl, r3
    bc38:	881b      	ldrh	r3, [r3, #0]
    bc3a:	4599      	cmp	r9, r3
    bc3c:	d004      	beq.n	bc48 <handleRouteMessage+0x90>
    bc3e:	2301      	movs	r3, #1
    bc40:	4698      	mov	r8, r3
    bc42:	465b      	mov	r3, fp
    bc44:	2b00      	cmp	r3, #0
    bc46:	d0d0      	beq.n	bbea <handleRouteMessage+0x32>
    bc48:	88e3      	ldrh	r3, [r4, #6]
    bc4a:	2078      	movs	r0, #120	; 0x78
    bc4c:	4699      	mov	r9, r3
    bc4e:	4ba6      	ldr	r3, [pc, #664]	; (bee8 <handleRouteMessage+0x330>)
    bc50:	4798      	blx	r3
    bc52:	4680      	mov	r8, r0
    bc54:	2800      	cmp	r0, #0
    bc56:	d0c6      	beq.n	bbe6 <handleRouteMessage+0x2e>
    bc58:	4653      	mov	r3, sl
    bc5a:	8819      	ldrh	r1, [r3, #0]
    bc5c:	ac0a      	add	r4, sp, #40	; 0x28
    bc5e:	b289      	uxth	r1, r1
    bc60:	0023      	movs	r3, r4
    bc62:	464a      	mov	r2, r9
    bc64:	20ff      	movs	r0, #255	; 0xff
    bc66:	4fa1      	ldr	r7, [pc, #644]	; (beec <handleRouteMessage+0x334>)
    bc68:	47b8      	blx	r7
    bc6a:	2210      	movs	r2, #16
    bc6c:	7863      	ldrb	r3, [r4, #1]
    bc6e:	4641      	mov	r1, r8
    bc70:	4393      	bics	r3, r2
    bc72:	7063      	strb	r3, [r4, #1]
    bc74:	0020      	movs	r0, r4
    bc76:	4b9e      	ldr	r3, [pc, #632]	; (bef0 <handleRouteMessage+0x338>)
    bc78:	4798      	blx	r3
    bc7a:	2312      	movs	r3, #18
    bc7c:	4642      	mov	r2, r8
    bc7e:	0001      	movs	r1, r0
    bc80:	5413      	strb	r3, [r2, r0]
    bc82:	1c43      	adds	r3, r0, #1
    bc84:	2200      	movs	r2, #0
    bc86:	4640      	mov	r0, r8
    bc88:	b2db      	uxtb	r3, r3
    bc8a:	54c2      	strb	r2, [r0, r3]
    bc8c:	1c8b      	adds	r3, r1, #2
    bc8e:	b2db      	uxtb	r3, r3
    bc90:	54c5      	strb	r5, [r0, r3]
    bc92:	4642      	mov	r2, r8
    bc94:	4658      	mov	r0, fp
    bc96:	1ccb      	adds	r3, r1, #3
    bc98:	b2db      	uxtb	r3, r3
    bc9a:	54d0      	strb	r0, [r2, r3]
    bc9c:	2020      	movs	r0, #32
    bc9e:	464b      	mov	r3, r9
    bca0:	6832      	ldr	r2, [r6, #0]
    bca2:	0a1b      	lsrs	r3, r3, #8
    bca4:	5c10      	ldrb	r0, [r2, r0]
    bca6:	4298      	cmp	r0, r3
    bca8:	d800      	bhi.n	bcac <handleRouteMessage+0xf4>
    bcaa:	e10d      	b.n	bec8 <handleRouteMessage+0x310>
    bcac:	6912      	ldr	r2, [r2, #16]
    bcae:	005b      	lsls	r3, r3, #1
    bcb0:	5c9b      	ldrb	r3, [r3, r2]
    bcb2:	2bff      	cmp	r3, #255	; 0xff
    bcb4:	d100      	bne.n	bcb8 <handleRouteMessage+0x100>
    bcb6:	e107      	b.n	bec8 <handleRouteMessage+0x310>
    bcb8:	021b      	lsls	r3, r3, #8
    bcba:	a804      	add	r0, sp, #16
    bcbc:	4684      	mov	ip, r0
    bcbe:	2216      	movs	r2, #22
    bcc0:	4462      	add	r2, ip
    bcc2:	8013      	strh	r3, [r2, #0]
    bcc4:	4b8b      	ldr	r3, [pc, #556]	; (bef4 <handleRouteMessage+0x33c>)
    bcc6:	9201      	str	r2, [sp, #4]
    bcc8:	9303      	str	r3, [sp, #12]
    bcca:	2300      	movs	r3, #0
    bccc:	9302      	str	r3, [sp, #8]
    bcce:	3302      	adds	r3, #2
    bcd0:	9300      	str	r3, [sp, #0]
    bcd2:	0020      	movs	r0, r4
    bcd4:	4643      	mov	r3, r8
    bcd6:	2204      	movs	r2, #4
    bcd8:	4c87      	ldr	r4, [pc, #540]	; (bef8 <handleRouteMessage+0x340>)
    bcda:	47a0      	blx	r4
    bcdc:	2300      	movs	r3, #0
    bcde:	4698      	mov	r8, r3
    bce0:	e783      	b.n	bbea <handleRouteMessage+0x32>
    bce2:	4a86      	ldr	r2, [pc, #536]	; (befc <handleRouteMessage+0x344>)
    bce4:	7812      	ldrb	r2, [r2, #0]
    bce6:	4690      	mov	r8, r2
    bce8:	2a00      	cmp	r2, #0
    bcea:	d000      	beq.n	bcee <handleRouteMessage+0x136>
    bcec:	e77b      	b.n	bbe6 <handleRouteMessage+0x2e>
    bcee:	785a      	ldrb	r2, [r3, #1]
    bcf0:	1c9d      	adds	r5, r3, #2
    bcf2:	4693      	mov	fp, r2
    bcf4:	2a00      	cmp	r2, #0
    bcf6:	d100      	bne.n	bcfa <handleRouteMessage+0x142>
    bcf8:	e0e8      	b.n	becc <handleRouteMessage+0x314>
    bcfa:	4e79      	ldr	r6, [pc, #484]	; (bee0 <handleRouteMessage+0x328>)
    bcfc:	240f      	movs	r4, #15
    bcfe:	6833      	ldr	r3, [r6, #0]
    bd00:	4641      	mov	r1, r8
    bd02:	695b      	ldr	r3, [r3, #20]
    bd04:	9107      	str	r1, [sp, #28]
    bd06:	469c      	mov	ip, r3
    bd08:	093b      	lsrs	r3, r7, #4
    bd0a:	001a      	movs	r2, r3
    bd0c:	4022      	ands	r2, r4
    bd0e:	9205      	str	r2, [sp, #20]
    bd10:	4662      	mov	r2, ip
    bd12:	2702      	movs	r7, #2
    bd14:	9306      	str	r3, [sp, #24]
    bd16:	4684      	mov	ip, r0
    bd18:	2300      	movs	r3, #0
    bd1a:	0010      	movs	r0, r2
    bd1c:	9704      	str	r7, [sp, #16]
    bd1e:	782a      	ldrb	r2, [r5, #0]
    bd20:	0011      	movs	r1, r2
    bd22:	43a1      	bics	r1, r4
    bd24:	d02d      	beq.n	bd82 <handleRouteMessage+0x1ca>
    bd26:	0911      	lsrs	r1, r2, #4
    bd28:	3101      	adds	r1, #1
    bd2a:	2910      	cmp	r1, #16
    bd2c:	d100      	bne.n	bd30 <handleRouteMessage+0x178>
    bd2e:	3901      	subs	r1, #1
    bd30:	18c7      	adds	r7, r0, r3
    bd32:	46b8      	mov	r8, r7
    bd34:	783f      	ldrb	r7, [r7, #0]
    bd36:	46b9      	mov	r9, r7
    bd38:	43a7      	bics	r7, r4
    bd3a:	d003      	beq.n	bd44 <handleRouteMessage+0x18c>
    bd3c:	464f      	mov	r7, r9
    bd3e:	093f      	lsrs	r7, r7, #4
    bd40:	42b9      	cmp	r1, r7
    bd42:	da1e      	bge.n	bd82 <handleRouteMessage+0x1ca>
    bd44:	4642      	mov	r2, r8
    bd46:	7812      	ldrb	r2, [r2, #0]
    bd48:	0109      	lsls	r1, r1, #4
    bd4a:	4022      	ands	r2, r4
    bd4c:	4311      	orrs	r1, r2
    bd4e:	4642      	mov	r2, r8
    bd50:	4660      	mov	r0, ip
    bd52:	7011      	strb	r1, [r2, #0]
    bd54:	6831      	ldr	r1, [r6, #0]
    bd56:	009a      	lsls	r2, r3, #2
    bd58:	6909      	ldr	r1, [r1, #16]
    bd5a:	9f05      	ldr	r7, [sp, #20]
    bd5c:	5488      	strb	r0, [r1, r2]
    bd5e:	6831      	ldr	r1, [r6, #0]
    bd60:	6908      	ldr	r0, [r1, #16]
    bd62:	1880      	adds	r0, r0, r2
    bd64:	7841      	ldrb	r1, [r0, #1]
    bd66:	43a1      	bics	r1, r4
    bd68:	4339      	orrs	r1, r7
    bd6a:	7041      	strb	r1, [r0, #1]
    bd6c:	2030      	movs	r0, #48	; 0x30
    bd6e:	6831      	ldr	r1, [r6, #0]
    bd70:	6909      	ldr	r1, [r1, #16]
    bd72:	188a      	adds	r2, r1, r2
    bd74:	7851      	ldrb	r1, [r2, #1]
    bd76:	4021      	ands	r1, r4
    bd78:	4301      	orrs	r1, r0
    bd7a:	7051      	strb	r1, [r2, #1]
    bd7c:	6831      	ldr	r1, [r6, #0]
    bd7e:	782a      	ldrb	r2, [r5, #0]
    bd80:	6948      	ldr	r0, [r1, #20]
    bd82:	4214      	tst	r4, r2
    bd84:	d02a      	beq.n	bddc <handleRouteMessage+0x224>
    bd86:	0712      	lsls	r2, r2, #28
    bd88:	0f12      	lsrs	r2, r2, #28
    bd8a:	3201      	adds	r2, #1
    bd8c:	2a10      	cmp	r2, #16
    bd8e:	d100      	bne.n	bd92 <handleRouteMessage+0x1da>
    bd90:	3a01      	subs	r2, #1
    bd92:	18c1      	adds	r1, r0, r3
    bd94:	780f      	ldrb	r7, [r1, #0]
    bd96:	423c      	tst	r4, r7
    bd98:	d003      	beq.n	bda2 <handleRouteMessage+0x1ea>
    bd9a:	073f      	lsls	r7, r7, #28
    bd9c:	0f3f      	lsrs	r7, r7, #28
    bd9e:	42ba      	cmp	r2, r7
    bda0:	da1c      	bge.n	bddc <handleRouteMessage+0x224>
    bda2:	7808      	ldrb	r0, [r1, #0]
    bda4:	4022      	ands	r2, r4
    bda6:	43a0      	bics	r0, r4
    bda8:	4302      	orrs	r2, r0
    bdaa:	700a      	strb	r2, [r1, #0]
    bdac:	4661      	mov	r1, ip
    bdae:	9f04      	ldr	r7, [sp, #16]
    bdb0:	6832      	ldr	r2, [r6, #0]
    bdb2:	46b8      	mov	r8, r7
    bdb4:	6912      	ldr	r2, [r2, #16]
    bdb6:	9805      	ldr	r0, [sp, #20]
    bdb8:	55d1      	strb	r1, [r2, r7]
    bdba:	6832      	ldr	r2, [r6, #0]
    bdbc:	6911      	ldr	r1, [r2, #16]
    bdbe:	4441      	add	r1, r8
    bdc0:	784a      	ldrb	r2, [r1, #1]
    bdc2:	43a2      	bics	r2, r4
    bdc4:	4302      	orrs	r2, r0
    bdc6:	2030      	movs	r0, #48	; 0x30
    bdc8:	704a      	strb	r2, [r1, #1]
    bdca:	6832      	ldr	r2, [r6, #0]
    bdcc:	6911      	ldr	r1, [r2, #16]
    bdce:	4441      	add	r1, r8
    bdd0:	784a      	ldrb	r2, [r1, #1]
    bdd2:	4022      	ands	r2, r4
    bdd4:	4302      	orrs	r2, r0
    bdd6:	704a      	strb	r2, [r1, #1]
    bdd8:	6832      	ldr	r2, [r6, #0]
    bdda:	6950      	ldr	r0, [r2, #20]
    bddc:	9a04      	ldr	r2, [sp, #16]
    bdde:	3301      	adds	r3, #1
    bde0:	3204      	adds	r2, #4
    bde2:	9204      	str	r2, [sp, #16]
    bde4:	b2da      	uxtb	r2, r3
    bde6:	3501      	adds	r5, #1
    bde8:	4593      	cmp	fp, r2
    bdea:	d898      	bhi.n	bd1e <handleRouteMessage+0x166>
    bdec:	0002      	movs	r2, r0
    bdee:	9b07      	ldr	r3, [sp, #28]
    bdf0:	4660      	mov	r0, ip
    bdf2:	4698      	mov	r8, r3
    bdf4:	4694      	mov	ip, r2
    bdf6:	0842      	lsrs	r2, r0, #1
    bdf8:	07c3      	lsls	r3, r0, #31
    bdfa:	d54f      	bpl.n	be9c <handleRouteMessage+0x2e4>
    bdfc:	4663      	mov	r3, ip
    bdfe:	210f      	movs	r1, #15
    be00:	5c9b      	ldrb	r3, [r3, r2]
    be02:	438b      	bics	r3, r1
    be04:	2101      	movs	r1, #1
    be06:	430b      	orrs	r3, r1
    be08:	4661      	mov	r1, ip
    be0a:	548b      	strb	r3, [r1, r2]
    be0c:	210f      	movs	r1, #15
    be0e:	6833      	ldr	r3, [r6, #0]
    be10:	0044      	lsls	r4, r0, #1
    be12:	691b      	ldr	r3, [r3, #16]
    be14:	9a06      	ldr	r2, [sp, #24]
    be16:	5518      	strb	r0, [r3, r4]
    be18:	6833      	ldr	r3, [r6, #0]
    be1a:	6918      	ldr	r0, [r3, #16]
    be1c:	1900      	adds	r0, r0, r4
    be1e:	7843      	ldrb	r3, [r0, #1]
    be20:	438b      	bics	r3, r1
    be22:	4313      	orrs	r3, r2
    be24:	7043      	strb	r3, [r0, #1]
    be26:	2030      	movs	r0, #48	; 0x30
    be28:	6833      	ldr	r3, [r6, #0]
    be2a:	691a      	ldr	r2, [r3, #16]
    be2c:	1912      	adds	r2, r2, r4
    be2e:	7853      	ldrb	r3, [r2, #1]
    be30:	400b      	ands	r3, r1
    be32:	4303      	orrs	r3, r0
    be34:	7053      	strb	r3, [r2, #1]
    be36:	4b2b      	ldr	r3, [pc, #172]	; (bee4 <handleRouteMessage+0x32c>)
    be38:	6830      	ldr	r0, [r6, #0]
    be3a:	881b      	ldrh	r3, [r3, #0]
    be3c:	6904      	ldr	r4, [r0, #16]
    be3e:	0a1b      	lsrs	r3, r3, #8
    be40:	b2da      	uxtb	r2, r3
    be42:	005b      	lsls	r3, r3, #1
    be44:	5ce4      	ldrb	r4, [r4, r3]
    be46:	2cff      	cmp	r4, #255	; 0xff
    be48:	d100      	bne.n	be4c <handleRouteMessage+0x294>
    be4a:	e6cc      	b.n	bbe6 <handleRouteMessage+0x2e>
    be4c:	07d4      	lsls	r4, r2, #31
    be4e:	d52e      	bpl.n	beae <handleRouteMessage+0x2f6>
    be50:	6944      	ldr	r4, [r0, #20]
    be52:	0852      	lsrs	r2, r2, #1
    be54:	5ca0      	ldrb	r0, [r4, r2]
    be56:	4388      	bics	r0, r1
    be58:	54a0      	strb	r0, [r4, r2]
    be5a:	21ff      	movs	r1, #255	; 0xff
    be5c:	6832      	ldr	r2, [r6, #0]
    be5e:	6912      	ldr	r2, [r2, #16]
    be60:	54d1      	strb	r1, [r2, r3]
    be62:	6832      	ldr	r2, [r6, #0]
    be64:	39f0      	subs	r1, #240	; 0xf0
    be66:	6912      	ldr	r2, [r2, #16]
    be68:	18d2      	adds	r2, r2, r3
    be6a:	7850      	ldrb	r0, [r2, #1]
    be6c:	4388      	bics	r0, r1
    be6e:	7050      	strb	r0, [r2, #1]
    be70:	6832      	ldr	r2, [r6, #0]
    be72:	6912      	ldr	r2, [r2, #16]
    be74:	18d3      	adds	r3, r2, r3
    be76:	785a      	ldrb	r2, [r3, #1]
    be78:	4011      	ands	r1, r2
    be7a:	7059      	strb	r1, [r3, #1]
    be7c:	e6b5      	b.n	bbea <handleRouteMessage+0x32>
    be7e:	7858      	ldrb	r0, [r3, #1]
    be80:	789d      	ldrb	r5, [r3, #2]
    be82:	78da      	ldrb	r2, [r3, #3]
    be84:	7823      	ldrb	r3, [r4, #0]
    be86:	022d      	lsls	r5, r5, #8
    be88:	1ad2      	subs	r2, r2, r3
    be8a:	b2d2      	uxtb	r2, r2
    be8c:	003b      	movs	r3, r7
    be8e:	b289      	uxth	r1, r1
    be90:	4328      	orrs	r0, r5
    be92:	4c12      	ldr	r4, [pc, #72]	; (bedc <handleRouteMessage+0x324>)
    be94:	47a0      	blx	r4
    be96:	2300      	movs	r3, #0
    be98:	4698      	mov	r8, r3
    be9a:	e6a6      	b.n	bbea <handleRouteMessage+0x32>
    be9c:	4663      	mov	r3, ip
    be9e:	5c99      	ldrb	r1, [r3, r2]
    bea0:	230f      	movs	r3, #15
    bea2:	400b      	ands	r3, r1
    bea4:	2110      	movs	r1, #16
    bea6:	430b      	orrs	r3, r1
    bea8:	4661      	mov	r1, ip
    beaa:	548b      	strb	r3, [r1, r2]
    beac:	e7ae      	b.n	be0c <handleRouteMessage+0x254>
    beae:	6940      	ldr	r0, [r0, #20]
    beb0:	0852      	lsrs	r2, r2, #1
    beb2:	5c84      	ldrb	r4, [r0, r2]
    beb4:	4021      	ands	r1, r4
    beb6:	5481      	strb	r1, [r0, r2]
    beb8:	e7cf      	b.n	be5a <handleRouteMessage+0x2a2>
    beba:	695b      	ldr	r3, [r3, #20]
    bebc:	086a      	lsrs	r2, r5, #1
    bebe:	5c9f      	ldrb	r7, [r3, r2]
    bec0:	073f      	lsls	r7, r7, #28
    bec2:	0f3b      	lsrs	r3, r7, #28
    bec4:	469b      	mov	fp, r3
    bec6:	e6b5      	b.n	bc34 <handleRouteMessage+0x7c>
    bec8:	4b0d      	ldr	r3, [pc, #52]	; (bf00 <handleRouteMessage+0x348>)
    beca:	e6f6      	b.n	bcba <handleRouteMessage+0x102>
    becc:	4e04      	ldr	r6, [pc, #16]	; (bee0 <handleRouteMessage+0x328>)
    bece:	093b      	lsrs	r3, r7, #4
    bed0:	9306      	str	r3, [sp, #24]
    bed2:	6833      	ldr	r3, [r6, #0]
    bed4:	695b      	ldr	r3, [r3, #20]
    bed6:	469c      	mov	ip, r3
    bed8:	e78d      	b.n	bdf6 <handleRouteMessage+0x23e>
    beda:	46c0      	nop			; (mov r8, r8)
    bedc:	0000baf5 	.word	0x0000baf5
    bee0:	20003750 	.word	0x20003750
    bee4:	20003798 	.word	0x20003798
    bee8:	0000654d 	.word	0x0000654d
    beec:	00009b05 	.word	0x00009b05
    bef0:	00009b31 	.word	0x00009b31
    bef4:	0000ba55 	.word	0x0000ba55
    bef8:	00009bc9 	.word	0x00009bc9
    befc:	200009f4 	.word	0x200009f4
    bf00:	0000ffff 	.word	0x0000ffff

0000bf04 <removeRoute>:
    bf04:	2120      	movs	r1, #32
    bf06:	b530      	push	{r4, r5, lr}
    bf08:	4a14      	ldr	r2, [pc, #80]	; (bf5c <removeRoute+0x58>)
    bf0a:	0a03      	lsrs	r3, r0, #8
    bf0c:	6814      	ldr	r4, [r2, #0]
    bf0e:	2000      	movs	r0, #0
    bf10:	5c61      	ldrb	r1, [r4, r1]
    bf12:	4299      	cmp	r1, r3
    bf14:	d919      	bls.n	bf4a <removeRoute+0x46>
    bf16:	6920      	ldr	r0, [r4, #16]
    bf18:	24ff      	movs	r4, #255	; 0xff
    bf1a:	0059      	lsls	r1, r3, #1
    bf1c:	5444      	strb	r4, [r0, r1]
    bf1e:	6810      	ldr	r0, [r2, #0]
    bf20:	3cf0      	subs	r4, #240	; 0xf0
    bf22:	6900      	ldr	r0, [r0, #16]
    bf24:	1840      	adds	r0, r0, r1
    bf26:	7845      	ldrb	r5, [r0, #1]
    bf28:	43a5      	bics	r5, r4
    bf2a:	7045      	strb	r5, [r0, #1]
    bf2c:	6810      	ldr	r0, [r2, #0]
    bf2e:	6900      	ldr	r0, [r0, #16]
    bf30:	1841      	adds	r1, r0, r1
    bf32:	7848      	ldrb	r0, [r1, #1]
    bf34:	4020      	ands	r0, r4
    bf36:	7048      	strb	r0, [r1, #1]
    bf38:	6812      	ldr	r2, [r2, #0]
    bf3a:	07d9      	lsls	r1, r3, #31
    bf3c:	d406      	bmi.n	bf4c <removeRoute+0x48>
    bf3e:	2001      	movs	r0, #1
    bf40:	6952      	ldr	r2, [r2, #20]
    bf42:	085b      	lsrs	r3, r3, #1
    bf44:	5cd1      	ldrb	r1, [r2, r3]
    bf46:	400c      	ands	r4, r1
    bf48:	54d4      	strb	r4, [r2, r3]
    bf4a:	bd30      	pop	{r4, r5, pc}
    bf4c:	6951      	ldr	r1, [r2, #20]
    bf4e:	085b      	lsrs	r3, r3, #1
    bf50:	5cca      	ldrb	r2, [r1, r3]
    bf52:	2001      	movs	r0, #1
    bf54:	43a2      	bics	r2, r4
    bf56:	54ca      	strb	r2, [r1, r3]
    bf58:	e7f7      	b.n	bf4a <removeRoute+0x46>
    bf5a:	46c0      	nop			; (mov r8, r8)
    bf5c:	20003750 	.word	0x20003750

0000bf60 <getNextHopAddr>:
    bf60:	2220      	movs	r2, #32
    bf62:	4b07      	ldr	r3, [pc, #28]	; (bf80 <getNextHopAddr+0x20>)
    bf64:	0a00      	lsrs	r0, r0, #8
    bf66:	681b      	ldr	r3, [r3, #0]
    bf68:	5c9a      	ldrb	r2, [r3, r2]
    bf6a:	4282      	cmp	r2, r0
    bf6c:	d801      	bhi.n	bf72 <getNextHopAddr+0x12>
    bf6e:	4805      	ldr	r0, [pc, #20]	; (bf84 <getNextHopAddr+0x24>)
    bf70:	4770      	bx	lr
    bf72:	691b      	ldr	r3, [r3, #16]
    bf74:	0040      	lsls	r0, r0, #1
    bf76:	5cc0      	ldrb	r0, [r0, r3]
    bf78:	28ff      	cmp	r0, #255	; 0xff
    bf7a:	d0f8      	beq.n	bf6e <getNextHopAddr+0xe>
    bf7c:	0200      	lsls	r0, r0, #8
    bf7e:	e7f7      	b.n	bf70 <getNextHopAddr+0x10>
    bf80:	20003750 	.word	0x20003750
    bf84:	0000ffff 	.word	0x0000ffff

0000bf88 <routeTimerHandler>:
    bf88:	b5f0      	push	{r4, r5, r6, r7, lr}
    bf8a:	464e      	mov	r6, r9
    bf8c:	46de      	mov	lr, fp
    bf8e:	4657      	mov	r7, sl
    bf90:	4645      	mov	r5, r8
    bf92:	b5e0      	push	{r5, r6, r7, lr}
    bf94:	4e64      	ldr	r6, [pc, #400]	; (c128 <routeTimerHandler+0x1a0>)
    bf96:	b08f      	sub	sp, #60	; 0x3c
    bf98:	7a33      	ldrb	r3, [r6, #8]
    bf9a:	2b00      	cmp	r3, #0
    bf9c:	d045      	beq.n	c02a <routeTimerHandler+0xa2>
    bf9e:	4b63      	ldr	r3, [pc, #396]	; (c12c <routeTimerHandler+0x1a4>)
    bfa0:	2500      	movs	r5, #0
    bfa2:	4698      	mov	r8, r3
    bfa4:	4b62      	ldr	r3, [pc, #392]	; (c130 <routeTimerHandler+0x1a8>)
    bfa6:	4f63      	ldr	r7, [pc, #396]	; (c134 <routeTimerHandler+0x1ac>)
    bfa8:	4699      	mov	r9, r3
    bfaa:	4b63      	ldr	r3, [pc, #396]	; (c138 <routeTimerHandler+0x1b0>)
    bfac:	469a      	mov	sl, r3
    bfae:	e027      	b.n	c000 <routeTimerHandler+0x78>
    bfb0:	464b      	mov	r3, r9
    bfb2:	2120      	movs	r1, #32
    bfb4:	681a      	ldr	r2, [r3, #0]
    bfb6:	8b83      	ldrh	r3, [r0, #28]
    bfb8:	5c51      	ldrb	r1, [r2, r1]
    bfba:	0a1b      	lsrs	r3, r3, #8
    bfbc:	4299      	cmp	r1, r3
    bfbe:	d944      	bls.n	c04a <routeTimerHandler+0xc2>
    bfc0:	6911      	ldr	r1, [r2, #16]
    bfc2:	005b      	lsls	r3, r3, #1
    bfc4:	5c5b      	ldrb	r3, [r3, r1]
    bfc6:	2bff      	cmp	r3, #255	; 0xff
    bfc8:	d03f      	beq.n	c04a <routeTimerHandler+0xc2>
    bfca:	021b      	lsls	r3, r3, #8
    bfcc:	469b      	mov	fp, r3
    bfce:	2310      	movs	r3, #16
    bfd0:	7e41      	ldrb	r1, [r0, #25]
    bfd2:	400b      	ands	r3, r1
    bfd4:	d041      	beq.n	c05a <routeTimerHandler+0xd2>
    bfd6:	2337      	movs	r3, #55	; 0x37
    bfd8:	5cd3      	ldrb	r3, [r2, r3]
    bfda:	0001      	movs	r1, r0
    bfdc:	3301      	adds	r3, #1
    bfde:	7403      	strb	r3, [r0, #16]
    bfe0:	2338      	movs	r3, #56	; 0x38
    bfe2:	5cd3      	ldrb	r3, [r2, r3]
    bfe4:	7443      	strb	r3, [r0, #17]
    bfe6:	4855      	ldr	r0, [pc, #340]	; (c13c <routeTimerHandler+0x1b4>)
    bfe8:	4b50      	ldr	r3, [pc, #320]	; (c12c <routeTimerHandler+0x1a4>)
    bfea:	4798      	blx	r3
    bfec:	4a54      	ldr	r2, [pc, #336]	; (c140 <routeTimerHandler+0x1b8>)
    bfee:	4659      	mov	r1, fp
    bff0:	0020      	movs	r0, r4
    bff2:	4b51      	ldr	r3, [pc, #324]	; (c138 <routeTimerHandler+0x1b0>)
    bff4:	4798      	blx	r3
    bff6:	3501      	adds	r5, #1
    bff8:	7a33      	ldrb	r3, [r6, #8]
    bffa:	b2ed      	uxtb	r5, r5
    bffc:	42ab      	cmp	r3, r5
    bffe:	d914      	bls.n	c02a <routeTimerHandler+0xa2>
    c000:	2100      	movs	r1, #0
    c002:	0030      	movs	r0, r6
    c004:	47b8      	blx	r7
    c006:	1e04      	subs	r4, r0, #0
    c008:	d018      	beq.n	c03c <routeTimerHandler+0xb4>
    c00a:	7c03      	ldrb	r3, [r0, #16]
    c00c:	2b00      	cmp	r3, #0
    c00e:	d004      	beq.n	c01a <routeTimerHandler+0x92>
    c010:	3b01      	subs	r3, #1
    c012:	b2db      	uxtb	r3, r3
    c014:	7403      	strb	r3, [r0, #16]
    c016:	2b00      	cmp	r3, #0
    c018:	d0ca      	beq.n	bfb0 <routeTimerHandler+0x28>
    c01a:	0021      	movs	r1, r4
    c01c:	0030      	movs	r0, r6
    c01e:	47c0      	blx	r8
    c020:	3501      	adds	r5, #1
    c022:	7a33      	ldrb	r3, [r6, #8]
    c024:	b2ed      	uxtb	r5, r5
    c026:	42ab      	cmp	r3, r5
    c028:	d8ea      	bhi.n	c000 <routeTimerHandler+0x78>
    c02a:	4b46      	ldr	r3, [pc, #280]	; (c144 <routeTimerHandler+0x1bc>)
    c02c:	781a      	ldrb	r2, [r3, #0]
    c02e:	2a00      	cmp	r2, #0
    c030:	d004      	beq.n	c03c <routeTimerHandler+0xb4>
    c032:	3a01      	subs	r2, #1
    c034:	b2d2      	uxtb	r2, r2
    c036:	701a      	strb	r2, [r3, #0]
    c038:	2a00      	cmp	r2, #0
    c03a:	d016      	beq.n	c06a <routeTimerHandler+0xe2>
    c03c:	b00f      	add	sp, #60	; 0x3c
    c03e:	bc3c      	pop	{r2, r3, r4, r5}
    c040:	4690      	mov	r8, r2
    c042:	4699      	mov	r9, r3
    c044:	46a2      	mov	sl, r4
    c046:	46ab      	mov	fp, r5
    c048:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c04a:	68a3      	ldr	r3, [r4, #8]
    c04c:	2b00      	cmp	r3, #0
    c04e:	d0d2      	beq.n	bff6 <routeTimerHandler+0x6e>
    c050:	7ca0      	ldrb	r0, [r4, #18]
    c052:	0022      	movs	r2, r4
    c054:	2107      	movs	r1, #7
    c056:	4798      	blx	r3
    c058:	e7cd      	b.n	bff6 <routeTimerHandler+0x6e>
    c05a:	7443      	strb	r3, [r0, #17]
    c05c:	6882      	ldr	r2, [r0, #8]
    c05e:	4659      	mov	r1, fp
    c060:	47d0      	blx	sl
    c062:	0020      	movs	r0, r4
    c064:	4b38      	ldr	r3, [pc, #224]	; (c148 <routeTimerHandler+0x1c0>)
    c066:	4798      	blx	r3
    c068:	e7c5      	b.n	bff6 <routeTimerHandler+0x6e>
    c06a:	2025      	movs	r0, #37	; 0x25
    c06c:	4930      	ldr	r1, [pc, #192]	; (c130 <routeTimerHandler+0x1a8>)
    c06e:	4689      	mov	r9, r1
    c070:	6809      	ldr	r1, [r1, #0]
    c072:	5c08      	ldrb	r0, [r1, r0]
    c074:	7018      	strb	r0, [r3, #0]
    c076:	2320      	movs	r3, #32
    c078:	5cce      	ldrb	r6, [r1, r3]
    c07a:	2e00      	cmp	r6, #0
    c07c:	d0de      	beq.n	c03c <routeTimerHandler+0xb4>
    c07e:	3601      	adds	r6, #1
    c080:	6909      	ldr	r1, [r1, #16]
    c082:	b2f6      	uxtb	r6, r6
    c084:	3b1f      	subs	r3, #31
    c086:	e005      	b.n	c094 <routeTimerHandler+0x10c>
    c088:	3301      	adds	r3, #1
    c08a:	b2db      	uxtb	r3, r3
    c08c:	b2c2      	uxtb	r2, r0
    c08e:	3102      	adds	r1, #2
    c090:	429e      	cmp	r6, r3
    c092:	d00a      	beq.n	c0aa <routeTimerHandler+0x122>
    c094:	780c      	ldrb	r4, [r1, #0]
    c096:	1c18      	adds	r0, r3, #0
    c098:	2cff      	cmp	r4, #255	; 0xff
    c09a:	d1f5      	bne.n	c088 <routeTimerHandler+0x100>
    c09c:	3301      	adds	r3, #1
    c09e:	1c10      	adds	r0, r2, #0
    c0a0:	b2db      	uxtb	r3, r3
    c0a2:	b2c2      	uxtb	r2, r0
    c0a4:	3102      	adds	r1, #2
    c0a6:	429e      	cmp	r6, r3
    c0a8:	d1f4      	bne.n	c094 <routeTimerHandler+0x10c>
    c0aa:	2a00      	cmp	r2, #0
    c0ac:	d0c6      	beq.n	c03c <routeTimerHandler+0xb4>
    c0ae:	0854      	lsrs	r4, r2, #1
    c0b0:	07d3      	lsls	r3, r2, #31
    c0b2:	d501      	bpl.n	c0b8 <routeTimerHandler+0x130>
    c0b4:	0852      	lsrs	r2, r2, #1
    c0b6:	1c54      	adds	r4, r2, #1
    c0b8:	2616      	movs	r6, #22
    c0ba:	2303      	movs	r3, #3
    c0bc:	446e      	add	r6, sp
    c0be:	425b      	negs	r3, r3
    c0c0:	8033      	strh	r3, [r6, #0]
    c0c2:	2078      	movs	r0, #120	; 0x78
    c0c4:	4b21      	ldr	r3, [pc, #132]	; (c14c <routeTimerHandler+0x1c4>)
    c0c6:	4798      	blx	r3
    c0c8:	1e07      	subs	r7, r0, #0
    c0ca:	d0b7      	beq.n	c03c <routeTimerHandler+0xb4>
    c0cc:	4b20      	ldr	r3, [pc, #128]	; (c150 <routeTimerHandler+0x1c8>)
    c0ce:	8832      	ldrh	r2, [r6, #0]
    c0d0:	8819      	ldrh	r1, [r3, #0]
    c0d2:	2001      	movs	r0, #1
    c0d4:	ab06      	add	r3, sp, #24
    c0d6:	b289      	uxth	r1, r1
    c0d8:	4d1e      	ldr	r5, [pc, #120]	; (c154 <routeTimerHandler+0x1cc>)
    c0da:	47a8      	blx	r5
    c0dc:	0039      	movs	r1, r7
    c0de:	a806      	add	r0, sp, #24
    c0e0:	4b1d      	ldr	r3, [pc, #116]	; (c158 <routeTimerHandler+0x1d0>)
    c0e2:	4798      	blx	r3
    c0e4:	2313      	movs	r3, #19
    c0e6:	543b      	strb	r3, [r7, r0]
    c0e8:	0003      	movs	r3, r0
    c0ea:	3301      	adds	r3, #1
    c0ec:	b2db      	uxtb	r3, r3
    c0ee:	54fc      	strb	r4, [r7, r3]
    c0f0:	464b      	mov	r3, r9
    c0f2:	4680      	mov	r8, r0
    c0f4:	681b      	ldr	r3, [r3, #0]
    c0f6:	3002      	adds	r0, #2
    c0f8:	b2c0      	uxtb	r0, r0
    c0fa:	6959      	ldr	r1, [r3, #20]
    c0fc:	0022      	movs	r2, r4
    c0fe:	1838      	adds	r0, r7, r0
    c100:	4b16      	ldr	r3, [pc, #88]	; (c15c <routeTimerHandler+0x1d4>)
    c102:	4798      	blx	r3
    c104:	2301      	movs	r3, #1
    c106:	425b      	negs	r3, r3
    c108:	8033      	strh	r3, [r6, #0]
    c10a:	4b15      	ldr	r3, [pc, #84]	; (c160 <routeTimerHandler+0x1d8>)
    c10c:	3402      	adds	r4, #2
    c10e:	9303      	str	r3, [sp, #12]
    c110:	2300      	movs	r3, #0
    c112:	9302      	str	r3, [sp, #8]
    c114:	3302      	adds	r3, #2
    c116:	b2e2      	uxtb	r2, r4
    c118:	9300      	str	r3, [sp, #0]
    c11a:	9601      	str	r6, [sp, #4]
    c11c:	003b      	movs	r3, r7
    c11e:	4641      	mov	r1, r8
    c120:	a806      	add	r0, sp, #24
    c122:	4c10      	ldr	r4, [pc, #64]	; (c164 <routeTimerHandler+0x1dc>)
    c124:	47a0      	blx	r4
    c126:	e789      	b.n	c03c <routeTimerHandler+0xb4>
    c128:	200037d4 	.word	0x200037d4
    c12c:	000066b9 	.word	0x000066b9
    c130:	20003750 	.word	0x20003750
    c134:	000066f1 	.word	0x000066f1
    c138:	00009d21 	.word	0x00009d21
    c13c:	20003758 	.word	0x20003758
    c140:	000084a9 	.word	0x000084a9
    c144:	200037d0 	.word	0x200037d0
    c148:	0000659d 	.word	0x0000659d
    c14c:	0000654d 	.word	0x0000654d
    c150:	20003798 	.word	0x20003798
    c154:	00009b05 	.word	0x00009b05
    c158:	00009b31 	.word	0x00009b31
    c15c:	0000c79f 	.word	0x0000c79f
    c160:	0000ba65 	.word	0x0000ba65
    c164:	00009bc9 	.word	0x00009bc9

0000c168 <initiateRouteReq>:
    c168:	b5f0      	push	{r4, r5, r6, r7, lr}
    c16a:	4647      	mov	r7, r8
    c16c:	46ce      	mov	lr, r9
    c16e:	2301      	movs	r3, #1
    c170:	b580      	push	{r7, lr}
    c172:	2716      	movs	r7, #22
    c174:	b08f      	sub	sp, #60	; 0x3c
    c176:	425b      	negs	r3, r3
    c178:	446f      	add	r7, sp
    c17a:	803b      	strh	r3, [r7, #0]
    c17c:	4680      	mov	r8, r0
    c17e:	4b1e      	ldr	r3, [pc, #120]	; (c1f8 <initiateRouteReq+0x90>)
    c180:	2078      	movs	r0, #120	; 0x78
    c182:	4798      	blx	r3
    c184:	1e04      	subs	r4, r0, #0
    c186:	d034      	beq.n	c1f2 <initiateRouteReq+0x8a>
    c188:	4b1c      	ldr	r3, [pc, #112]	; (c1fc <initiateRouteReq+0x94>)
    c18a:	ad06      	add	r5, sp, #24
    c18c:	8819      	ldrh	r1, [r3, #0]
    c18e:	4699      	mov	r9, r3
    c190:	b289      	uxth	r1, r1
    c192:	883a      	ldrh	r2, [r7, #0]
    c194:	002b      	movs	r3, r5
    c196:	20ff      	movs	r0, #255	; 0xff
    c198:	4e19      	ldr	r6, [pc, #100]	; (c200 <initiateRouteReq+0x98>)
    c19a:	47b0      	blx	r6
    c19c:	2220      	movs	r2, #32
    c19e:	786b      	ldrb	r3, [r5, #1]
    c1a0:	0021      	movs	r1, r4
    c1a2:	4313      	orrs	r3, r2
    c1a4:	706b      	strb	r3, [r5, #1]
    c1a6:	0028      	movs	r0, r5
    c1a8:	4b16      	ldr	r3, [pc, #88]	; (c204 <initiateRouteReq+0x9c>)
    c1aa:	4798      	blx	r3
    c1ac:	464b      	mov	r3, r9
    c1ae:	0006      	movs	r6, r0
    c1b0:	8818      	ldrh	r0, [r3, #0]
    c1b2:	78a1      	ldrb	r1, [r4, #2]
    c1b4:	b280      	uxth	r0, r0
    c1b6:	4b14      	ldr	r3, [pc, #80]	; (c208 <initiateRouteReq+0xa0>)
    c1b8:	4798      	blx	r3
    c1ba:	2311      	movs	r3, #17
    c1bc:	2100      	movs	r1, #0
    c1be:	55a3      	strb	r3, [r4, r6]
    c1c0:	1c73      	adds	r3, r6, #1
    c1c2:	b2db      	uxtb	r3, r3
    c1c4:	54e1      	strb	r1, [r4, r3]
    c1c6:	4643      	mov	r3, r8
    c1c8:	1cb2      	adds	r2, r6, #2
    c1ca:	b2d2      	uxtb	r2, r2
    c1cc:	0a1b      	lsrs	r3, r3, #8
    c1ce:	54a3      	strb	r3, [r4, r2]
    c1d0:	4b0e      	ldr	r3, [pc, #56]	; (c20c <initiateRouteReq+0xa4>)
    c1d2:	9102      	str	r1, [sp, #8]
    c1d4:	9303      	str	r3, [sp, #12]
    c1d6:	2302      	movs	r3, #2
    c1d8:	9701      	str	r7, [sp, #4]
    c1da:	9300      	str	r3, [sp, #0]
    c1dc:	2203      	movs	r2, #3
    c1de:	0023      	movs	r3, r4
    c1e0:	0031      	movs	r1, r6
    c1e2:	0028      	movs	r0, r5
    c1e4:	4c0a      	ldr	r4, [pc, #40]	; (c210 <initiateRouteReq+0xa8>)
    c1e6:	47a0      	blx	r4
    c1e8:	b00f      	add	sp, #60	; 0x3c
    c1ea:	bc0c      	pop	{r2, r3}
    c1ec:	4690      	mov	r8, r2
    c1ee:	4699      	mov	r9, r3
    c1f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c1f2:	2000      	movs	r0, #0
    c1f4:	e7f8      	b.n	c1e8 <initiateRouteReq+0x80>
    c1f6:	46c0      	nop			; (mov r8, r8)
    c1f8:	0000654d 	.word	0x0000654d
    c1fc:	20003798 	.word	0x20003798
    c200:	00009b05 	.word	0x00009b05
    c204:	00009b31 	.word	0x00009b31
    c208:	0000a081 	.word	0x0000a081
    c20c:	0000ba75 	.word	0x0000ba75
    c210:	00009bc9 	.word	0x00009bc9

0000c214 <keyDetermineProcedure>:
    c214:	4b06      	ldr	r3, [pc, #24]	; (c230 <keyDetermineProcedure+0x1c>)
    c216:	781b      	ldrb	r3, [r3, #0]
    c218:	3b06      	subs	r3, #6
    c21a:	2b01      	cmp	r3, #1
    c21c:	d902      	bls.n	c224 <keyDetermineProcedure+0x10>
    c21e:	4b05      	ldr	r3, [pc, #20]	; (c234 <keyDetermineProcedure+0x20>)
    c220:	6818      	ldr	r0, [r3, #0]
    c222:	4770      	bx	lr
    c224:	2808      	cmp	r0, #8
    c226:	d0fa      	beq.n	c21e <keyDetermineProcedure+0xa>
    c228:	4b02      	ldr	r3, [pc, #8]	; (c234 <keyDetermineProcedure+0x20>)
    c22a:	6818      	ldr	r0, [r3, #0]
    c22c:	3010      	adds	r0, #16
    c22e:	e7f8      	b.n	c222 <keyDetermineProcedure+0xe>
    c230:	200009d4 	.word	0x200009d4
    c234:	20003754 	.word	0x20003754

0000c238 <secureFrame>:
    c238:	b5f0      	push	{r4, r5, r6, r7, lr}
    c23a:	4657      	mov	r7, sl
    c23c:	4645      	mov	r5, r8
    c23e:	46de      	mov	lr, fp
    c240:	464e      	mov	r6, r9
    c242:	b5e0      	push	{r5, r6, r7, lr}
    c244:	0005      	movs	r5, r0
    c246:	b0af      	sub	sp, #188	; 0xbc
    c248:	ac06      	add	r4, sp, #24
    c24a:	000e      	movs	r6, r1
    c24c:	4690      	mov	r8, r2
    c24e:	469a      	mov	sl, r3
    c250:	2210      	movs	r2, #16
    c252:	2100      	movs	r1, #0
    c254:	0020      	movs	r0, r4
    c256:	4b35      	ldr	r3, [pc, #212]	; (c32c <secureFrame+0xf4>)
    c258:	4798      	blx	r3
    c25a:	7c2f      	ldrb	r7, [r5, #16]
    c25c:	2f07      	cmp	r7, #7
    c25e:	d80e      	bhi.n	c27e <secureFrame+0x46>
    c260:	2301      	movs	r3, #1
    c262:	2288      	movs	r2, #136	; 0x88
    c264:	40bb      	lsls	r3, r7
    c266:	421a      	tst	r2, r3
    c268:	d14e      	bne.n	c308 <secureFrame+0xd0>
    c26a:	3a44      	subs	r2, #68	; 0x44
    c26c:	421a      	tst	r2, r3
    c26e:	d14f      	bne.n	c310 <secureFrame+0xd8>
    c270:	3a22      	subs	r2, #34	; 0x22
    c272:	421a      	tst	r2, r3
    c274:	d003      	beq.n	c27e <secureFrame+0x46>
    c276:	2304      	movs	r3, #4
    c278:	9305      	str	r3, [sp, #20]
    c27a:	469b      	mov	fp, r3
    c27c:	e002      	b.n	c284 <secureFrame+0x4c>
    c27e:	2300      	movs	r3, #0
    c280:	469b      	mov	fp, r3
    c282:	9305      	str	r3, [sp, #20]
    c284:	4b2a      	ldr	r3, [pc, #168]	; (c330 <secureFrame+0xf8>)
    c286:	4d2b      	ldr	r5, [pc, #172]	; (c334 <secureFrame+0xfc>)
    c288:	79da      	ldrb	r2, [r3, #7]
    c28a:	4651      	mov	r1, sl
    c28c:	7062      	strb	r2, [r4, #1]
    c28e:	799a      	ldrb	r2, [r3, #6]
    c290:	7367      	strb	r7, [r4, #13]
    c292:	70a2      	strb	r2, [r4, #2]
    c294:	795a      	ldrb	r2, [r3, #5]
    c296:	a80a      	add	r0, sp, #40	; 0x28
    c298:	70e2      	strb	r2, [r4, #3]
    c29a:	791a      	ldrb	r2, [r3, #4]
    c29c:	44b2      	add	sl, r6
    c29e:	7122      	strb	r2, [r4, #4]
    c2a0:	78da      	ldrb	r2, [r3, #3]
    c2a2:	7162      	strb	r2, [r4, #5]
    c2a4:	789a      	ldrb	r2, [r3, #2]
    c2a6:	71a2      	strb	r2, [r4, #6]
    c2a8:	785a      	ldrb	r2, [r3, #1]
    c2aa:	781b      	ldrb	r3, [r3, #0]
    c2ac:	71e2      	strb	r2, [r4, #7]
    c2ae:	7223      	strb	r3, [r4, #8]
    c2b0:	78eb      	ldrb	r3, [r5, #3]
    c2b2:	0032      	movs	r2, r6
    c2b4:	7263      	strb	r3, [r4, #9]
    c2b6:	78ab      	ldrb	r3, [r5, #2]
    c2b8:	72a3      	strb	r3, [r4, #10]
    c2ba:	786b      	ldrb	r3, [r5, #1]
    c2bc:	72e3      	strb	r3, [r4, #11]
    c2be:	782b      	ldrb	r3, [r5, #0]
    c2c0:	7323      	strb	r3, [r4, #12]
    c2c2:	4b1d      	ldr	r3, [pc, #116]	; (c338 <secureFrame+0x100>)
    c2c4:	4699      	mov	r9, r3
    c2c6:	4798      	blx	r3
    c2c8:	ab0a      	add	r3, sp, #40	; 0x28
    c2ca:	469c      	mov	ip, r3
    c2cc:	44b4      	add	ip, r6
    c2ce:	4663      	mov	r3, ip
    c2d0:	4642      	mov	r2, r8
    c2d2:	4651      	mov	r1, sl
    c2d4:	4660      	mov	r0, ip
    c2d6:	9304      	str	r3, [sp, #16]
    c2d8:	47c8      	blx	r9
    c2da:	2300      	movs	r3, #0
    c2dc:	9302      	str	r3, [sp, #8]
    c2de:	4643      	mov	r3, r8
    c2e0:	0021      	movs	r1, r4
    c2e2:	9300      	str	r3, [sp, #0]
    c2e4:	9701      	str	r7, [sp, #4]
    c2e6:	0033      	movs	r3, r6
    c2e8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    c2ea:	a80a      	add	r0, sp, #40	; 0x28
    c2ec:	4c13      	ldr	r4, [pc, #76]	; (c33c <secureFrame+0x104>)
    c2ee:	47a0      	blx	r4
    c2f0:	2800      	cmp	r0, #0
    c2f2:	d011      	beq.n	c318 <secureFrame+0xe0>
    c2f4:	23ff      	movs	r3, #255	; 0xff
    c2f6:	469b      	mov	fp, r3
    c2f8:	4658      	mov	r0, fp
    c2fa:	b02f      	add	sp, #188	; 0xbc
    c2fc:	bc3c      	pop	{r2, r3, r4, r5}
    c2fe:	4690      	mov	r8, r2
    c300:	4699      	mov	r9, r3
    c302:	46a2      	mov	sl, r4
    c304:	46ab      	mov	fp, r5
    c306:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c308:	2310      	movs	r3, #16
    c30a:	9305      	str	r3, [sp, #20]
    c30c:	469b      	mov	fp, r3
    c30e:	e7b9      	b.n	c284 <secureFrame+0x4c>
    c310:	2308      	movs	r3, #8
    c312:	9305      	str	r3, [sp, #20]
    c314:	469b      	mov	fp, r3
    c316:	e7b5      	b.n	c284 <secureFrame+0x4c>
    c318:	682b      	ldr	r3, [r5, #0]
    c31a:	9904      	ldr	r1, [sp, #16]
    c31c:	3301      	adds	r3, #1
    c31e:	602b      	str	r3, [r5, #0]
    c320:	9b05      	ldr	r3, [sp, #20]
    c322:	4650      	mov	r0, sl
    c324:	4443      	add	r3, r8
    c326:	001a      	movs	r2, r3
    c328:	47c8      	blx	r9
    c32a:	e7e5      	b.n	c2f8 <secureFrame+0xc0>
    c32c:	0000c7b1 	.word	0x0000c7b1
    c330:	200000d0 	.word	0x200000d0
    c334:	200037e0 	.word	0x200037e0
    c338:	0000c79f 	.word	0x0000c79f
    c33c:	00006139 	.word	0x00006139

0000c340 <unsecureFrame>:
    c340:	b5f0      	push	{r4, r5, r6, r7, lr}
    c342:	46ce      	mov	lr, r9
    c344:	4647      	mov	r7, r8
    c346:	b580      	push	{r7, lr}
    c348:	b089      	sub	sp, #36	; 0x24
    c34a:	0007      	movs	r7, r0
    c34c:	ac04      	add	r4, sp, #16
    c34e:	000d      	movs	r5, r1
    c350:	4691      	mov	r9, r2
    c352:	001e      	movs	r6, r3
    c354:	2210      	movs	r2, #16
    c356:	4b26      	ldr	r3, [pc, #152]	; (c3f0 <unsecureFrame+0xb0>)
    c358:	2100      	movs	r1, #0
    c35a:	0020      	movs	r0, r4
    c35c:	4798      	blx	r3
    c35e:	2200      	movs	r2, #0
    c360:	7c3b      	ldrb	r3, [r7, #16]
    c362:	4690      	mov	r8, r2
    c364:	2b07      	cmp	r3, #7
    c366:	d806      	bhi.n	c376 <unsecureFrame+0x36>
    c368:	3201      	adds	r2, #1
    c36a:	2010      	movs	r0, #16
    c36c:	409a      	lsls	r2, r3
    c36e:	2188      	movs	r1, #136	; 0x88
    c370:	4680      	mov	r8, r0
    c372:	4211      	tst	r1, r2
    c374:	d02f      	beq.n	c3d6 <unsecureFrame+0x96>
    c376:	79ea      	ldrb	r2, [r5, #7]
    c378:	7363      	strb	r3, [r4, #13]
    c37a:	7062      	strb	r2, [r4, #1]
    c37c:	79aa      	ldrb	r2, [r5, #6]
    c37e:	0021      	movs	r1, r4
    c380:	70a2      	strb	r2, [r4, #2]
    c382:	796a      	ldrb	r2, [r5, #5]
    c384:	9810      	ldr	r0, [sp, #64]	; 0x40
    c386:	70e2      	strb	r2, [r4, #3]
    c388:	792a      	ldrb	r2, [r5, #4]
    c38a:	7122      	strb	r2, [r4, #4]
    c38c:	78ea      	ldrb	r2, [r5, #3]
    c38e:	7162      	strb	r2, [r4, #5]
    c390:	78aa      	ldrb	r2, [r5, #2]
    c392:	71a2      	strb	r2, [r4, #6]
    c394:	786a      	ldrb	r2, [r5, #1]
    c396:	71e2      	strb	r2, [r4, #7]
    c398:	782a      	ldrb	r2, [r5, #0]
    c39a:	7222      	strb	r2, [r4, #8]
    c39c:	7dfa      	ldrb	r2, [r7, #23]
    c39e:	7262      	strb	r2, [r4, #9]
    c3a0:	7dba      	ldrb	r2, [r7, #22]
    c3a2:	72a2      	strb	r2, [r4, #10]
    c3a4:	7d7a      	ldrb	r2, [r7, #21]
    c3a6:	72e2      	strb	r2, [r4, #11]
    c3a8:	7d3a      	ldrb	r2, [r7, #20]
    c3aa:	7322      	strb	r2, [r4, #12]
    c3ac:	9301      	str	r3, [sp, #4]
    c3ae:	4643      	mov	r3, r8
    c3b0:	2201      	movs	r2, #1
    c3b2:	1af6      	subs	r6, r6, r3
    c3b4:	b2f6      	uxtb	r6, r6
    c3b6:	9202      	str	r2, [sp, #8]
    c3b8:	9600      	str	r6, [sp, #0]
    c3ba:	464b      	mov	r3, r9
    c3bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    c3be:	4c0d      	ldr	r4, [pc, #52]	; (c3f4 <unsecureFrame+0xb4>)
    c3c0:	47a0      	blx	r4
    c3c2:	2800      	cmp	r0, #0
    c3c4:	d001      	beq.n	c3ca <unsecureFrame+0x8a>
    c3c6:	23ff      	movs	r3, #255	; 0xff
    c3c8:	4698      	mov	r8, r3
    c3ca:	4640      	mov	r0, r8
    c3cc:	b009      	add	sp, #36	; 0x24
    c3ce:	bc0c      	pop	{r2, r3}
    c3d0:	4690      	mov	r8, r2
    c3d2:	4699      	mov	r9, r3
    c3d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c3d6:	3808      	subs	r0, #8
    c3d8:	3944      	subs	r1, #68	; 0x44
    c3da:	4680      	mov	r8, r0
    c3dc:	4211      	tst	r1, r2
    c3de:	d1ca      	bne.n	c376 <unsecureFrame+0x36>
    c3e0:	3922      	subs	r1, #34	; 0x22
    c3e2:	400a      	ands	r2, r1
    c3e4:	1e51      	subs	r1, r2, #1
    c3e6:	418a      	sbcs	r2, r1
    c3e8:	0092      	lsls	r2, r2, #2
    c3ea:	4690      	mov	r8, r2
    c3ec:	e7c3      	b.n	c376 <unsecureFrame+0x36>
    c3ee:	46c0      	nop			; (mov r8, r8)
    c3f0:	0000c7b1 	.word	0x0000c7b1
    c3f4:	00006139 	.word	0x00006139

0000c3f8 <__udivsi3>:
    c3f8:	2200      	movs	r2, #0
    c3fa:	0843      	lsrs	r3, r0, #1
    c3fc:	428b      	cmp	r3, r1
    c3fe:	d374      	bcc.n	c4ea <__udivsi3+0xf2>
    c400:	0903      	lsrs	r3, r0, #4
    c402:	428b      	cmp	r3, r1
    c404:	d35f      	bcc.n	c4c6 <__udivsi3+0xce>
    c406:	0a03      	lsrs	r3, r0, #8
    c408:	428b      	cmp	r3, r1
    c40a:	d344      	bcc.n	c496 <__udivsi3+0x9e>
    c40c:	0b03      	lsrs	r3, r0, #12
    c40e:	428b      	cmp	r3, r1
    c410:	d328      	bcc.n	c464 <__udivsi3+0x6c>
    c412:	0c03      	lsrs	r3, r0, #16
    c414:	428b      	cmp	r3, r1
    c416:	d30d      	bcc.n	c434 <__udivsi3+0x3c>
    c418:	22ff      	movs	r2, #255	; 0xff
    c41a:	0209      	lsls	r1, r1, #8
    c41c:	ba12      	rev	r2, r2
    c41e:	0c03      	lsrs	r3, r0, #16
    c420:	428b      	cmp	r3, r1
    c422:	d302      	bcc.n	c42a <__udivsi3+0x32>
    c424:	1212      	asrs	r2, r2, #8
    c426:	0209      	lsls	r1, r1, #8
    c428:	d065      	beq.n	c4f6 <__udivsi3+0xfe>
    c42a:	0b03      	lsrs	r3, r0, #12
    c42c:	428b      	cmp	r3, r1
    c42e:	d319      	bcc.n	c464 <__udivsi3+0x6c>
    c430:	e000      	b.n	c434 <__udivsi3+0x3c>
    c432:	0a09      	lsrs	r1, r1, #8
    c434:	0bc3      	lsrs	r3, r0, #15
    c436:	428b      	cmp	r3, r1
    c438:	d301      	bcc.n	c43e <__udivsi3+0x46>
    c43a:	03cb      	lsls	r3, r1, #15
    c43c:	1ac0      	subs	r0, r0, r3
    c43e:	4152      	adcs	r2, r2
    c440:	0b83      	lsrs	r3, r0, #14
    c442:	428b      	cmp	r3, r1
    c444:	d301      	bcc.n	c44a <__udivsi3+0x52>
    c446:	038b      	lsls	r3, r1, #14
    c448:	1ac0      	subs	r0, r0, r3
    c44a:	4152      	adcs	r2, r2
    c44c:	0b43      	lsrs	r3, r0, #13
    c44e:	428b      	cmp	r3, r1
    c450:	d301      	bcc.n	c456 <__udivsi3+0x5e>
    c452:	034b      	lsls	r3, r1, #13
    c454:	1ac0      	subs	r0, r0, r3
    c456:	4152      	adcs	r2, r2
    c458:	0b03      	lsrs	r3, r0, #12
    c45a:	428b      	cmp	r3, r1
    c45c:	d301      	bcc.n	c462 <__udivsi3+0x6a>
    c45e:	030b      	lsls	r3, r1, #12
    c460:	1ac0      	subs	r0, r0, r3
    c462:	4152      	adcs	r2, r2
    c464:	0ac3      	lsrs	r3, r0, #11
    c466:	428b      	cmp	r3, r1
    c468:	d301      	bcc.n	c46e <__udivsi3+0x76>
    c46a:	02cb      	lsls	r3, r1, #11
    c46c:	1ac0      	subs	r0, r0, r3
    c46e:	4152      	adcs	r2, r2
    c470:	0a83      	lsrs	r3, r0, #10
    c472:	428b      	cmp	r3, r1
    c474:	d301      	bcc.n	c47a <__udivsi3+0x82>
    c476:	028b      	lsls	r3, r1, #10
    c478:	1ac0      	subs	r0, r0, r3
    c47a:	4152      	adcs	r2, r2
    c47c:	0a43      	lsrs	r3, r0, #9
    c47e:	428b      	cmp	r3, r1
    c480:	d301      	bcc.n	c486 <__udivsi3+0x8e>
    c482:	024b      	lsls	r3, r1, #9
    c484:	1ac0      	subs	r0, r0, r3
    c486:	4152      	adcs	r2, r2
    c488:	0a03      	lsrs	r3, r0, #8
    c48a:	428b      	cmp	r3, r1
    c48c:	d301      	bcc.n	c492 <__udivsi3+0x9a>
    c48e:	020b      	lsls	r3, r1, #8
    c490:	1ac0      	subs	r0, r0, r3
    c492:	4152      	adcs	r2, r2
    c494:	d2cd      	bcs.n	c432 <__udivsi3+0x3a>
    c496:	09c3      	lsrs	r3, r0, #7
    c498:	428b      	cmp	r3, r1
    c49a:	d301      	bcc.n	c4a0 <__udivsi3+0xa8>
    c49c:	01cb      	lsls	r3, r1, #7
    c49e:	1ac0      	subs	r0, r0, r3
    c4a0:	4152      	adcs	r2, r2
    c4a2:	0983      	lsrs	r3, r0, #6
    c4a4:	428b      	cmp	r3, r1
    c4a6:	d301      	bcc.n	c4ac <__udivsi3+0xb4>
    c4a8:	018b      	lsls	r3, r1, #6
    c4aa:	1ac0      	subs	r0, r0, r3
    c4ac:	4152      	adcs	r2, r2
    c4ae:	0943      	lsrs	r3, r0, #5
    c4b0:	428b      	cmp	r3, r1
    c4b2:	d301      	bcc.n	c4b8 <__udivsi3+0xc0>
    c4b4:	014b      	lsls	r3, r1, #5
    c4b6:	1ac0      	subs	r0, r0, r3
    c4b8:	4152      	adcs	r2, r2
    c4ba:	0903      	lsrs	r3, r0, #4
    c4bc:	428b      	cmp	r3, r1
    c4be:	d301      	bcc.n	c4c4 <__udivsi3+0xcc>
    c4c0:	010b      	lsls	r3, r1, #4
    c4c2:	1ac0      	subs	r0, r0, r3
    c4c4:	4152      	adcs	r2, r2
    c4c6:	08c3      	lsrs	r3, r0, #3
    c4c8:	428b      	cmp	r3, r1
    c4ca:	d301      	bcc.n	c4d0 <__udivsi3+0xd8>
    c4cc:	00cb      	lsls	r3, r1, #3
    c4ce:	1ac0      	subs	r0, r0, r3
    c4d0:	4152      	adcs	r2, r2
    c4d2:	0883      	lsrs	r3, r0, #2
    c4d4:	428b      	cmp	r3, r1
    c4d6:	d301      	bcc.n	c4dc <__udivsi3+0xe4>
    c4d8:	008b      	lsls	r3, r1, #2
    c4da:	1ac0      	subs	r0, r0, r3
    c4dc:	4152      	adcs	r2, r2
    c4de:	0843      	lsrs	r3, r0, #1
    c4e0:	428b      	cmp	r3, r1
    c4e2:	d301      	bcc.n	c4e8 <__udivsi3+0xf0>
    c4e4:	004b      	lsls	r3, r1, #1
    c4e6:	1ac0      	subs	r0, r0, r3
    c4e8:	4152      	adcs	r2, r2
    c4ea:	1a41      	subs	r1, r0, r1
    c4ec:	d200      	bcs.n	c4f0 <__udivsi3+0xf8>
    c4ee:	4601      	mov	r1, r0
    c4f0:	4152      	adcs	r2, r2
    c4f2:	4610      	mov	r0, r2
    c4f4:	4770      	bx	lr
    c4f6:	e7ff      	b.n	c4f8 <__udivsi3+0x100>
    c4f8:	b501      	push	{r0, lr}
    c4fa:	2000      	movs	r0, #0
    c4fc:	f000 f8f0 	bl	c6e0 <__aeabi_idiv0>
    c500:	bd02      	pop	{r1, pc}
    c502:	46c0      	nop			; (mov r8, r8)

0000c504 <__aeabi_uidivmod>:
    c504:	2900      	cmp	r1, #0
    c506:	d0f7      	beq.n	c4f8 <__udivsi3+0x100>
    c508:	e776      	b.n	c3f8 <__udivsi3>
    c50a:	4770      	bx	lr

0000c50c <__divsi3>:
    c50c:	4603      	mov	r3, r0
    c50e:	430b      	orrs	r3, r1
    c510:	d47f      	bmi.n	c612 <__divsi3+0x106>
    c512:	2200      	movs	r2, #0
    c514:	0843      	lsrs	r3, r0, #1
    c516:	428b      	cmp	r3, r1
    c518:	d374      	bcc.n	c604 <__divsi3+0xf8>
    c51a:	0903      	lsrs	r3, r0, #4
    c51c:	428b      	cmp	r3, r1
    c51e:	d35f      	bcc.n	c5e0 <__divsi3+0xd4>
    c520:	0a03      	lsrs	r3, r0, #8
    c522:	428b      	cmp	r3, r1
    c524:	d344      	bcc.n	c5b0 <__divsi3+0xa4>
    c526:	0b03      	lsrs	r3, r0, #12
    c528:	428b      	cmp	r3, r1
    c52a:	d328      	bcc.n	c57e <__divsi3+0x72>
    c52c:	0c03      	lsrs	r3, r0, #16
    c52e:	428b      	cmp	r3, r1
    c530:	d30d      	bcc.n	c54e <__divsi3+0x42>
    c532:	22ff      	movs	r2, #255	; 0xff
    c534:	0209      	lsls	r1, r1, #8
    c536:	ba12      	rev	r2, r2
    c538:	0c03      	lsrs	r3, r0, #16
    c53a:	428b      	cmp	r3, r1
    c53c:	d302      	bcc.n	c544 <__divsi3+0x38>
    c53e:	1212      	asrs	r2, r2, #8
    c540:	0209      	lsls	r1, r1, #8
    c542:	d065      	beq.n	c610 <__divsi3+0x104>
    c544:	0b03      	lsrs	r3, r0, #12
    c546:	428b      	cmp	r3, r1
    c548:	d319      	bcc.n	c57e <__divsi3+0x72>
    c54a:	e000      	b.n	c54e <__divsi3+0x42>
    c54c:	0a09      	lsrs	r1, r1, #8
    c54e:	0bc3      	lsrs	r3, r0, #15
    c550:	428b      	cmp	r3, r1
    c552:	d301      	bcc.n	c558 <__divsi3+0x4c>
    c554:	03cb      	lsls	r3, r1, #15
    c556:	1ac0      	subs	r0, r0, r3
    c558:	4152      	adcs	r2, r2
    c55a:	0b83      	lsrs	r3, r0, #14
    c55c:	428b      	cmp	r3, r1
    c55e:	d301      	bcc.n	c564 <__divsi3+0x58>
    c560:	038b      	lsls	r3, r1, #14
    c562:	1ac0      	subs	r0, r0, r3
    c564:	4152      	adcs	r2, r2
    c566:	0b43      	lsrs	r3, r0, #13
    c568:	428b      	cmp	r3, r1
    c56a:	d301      	bcc.n	c570 <__divsi3+0x64>
    c56c:	034b      	lsls	r3, r1, #13
    c56e:	1ac0      	subs	r0, r0, r3
    c570:	4152      	adcs	r2, r2
    c572:	0b03      	lsrs	r3, r0, #12
    c574:	428b      	cmp	r3, r1
    c576:	d301      	bcc.n	c57c <__divsi3+0x70>
    c578:	030b      	lsls	r3, r1, #12
    c57a:	1ac0      	subs	r0, r0, r3
    c57c:	4152      	adcs	r2, r2
    c57e:	0ac3      	lsrs	r3, r0, #11
    c580:	428b      	cmp	r3, r1
    c582:	d301      	bcc.n	c588 <__divsi3+0x7c>
    c584:	02cb      	lsls	r3, r1, #11
    c586:	1ac0      	subs	r0, r0, r3
    c588:	4152      	adcs	r2, r2
    c58a:	0a83      	lsrs	r3, r0, #10
    c58c:	428b      	cmp	r3, r1
    c58e:	d301      	bcc.n	c594 <__divsi3+0x88>
    c590:	028b      	lsls	r3, r1, #10
    c592:	1ac0      	subs	r0, r0, r3
    c594:	4152      	adcs	r2, r2
    c596:	0a43      	lsrs	r3, r0, #9
    c598:	428b      	cmp	r3, r1
    c59a:	d301      	bcc.n	c5a0 <__divsi3+0x94>
    c59c:	024b      	lsls	r3, r1, #9
    c59e:	1ac0      	subs	r0, r0, r3
    c5a0:	4152      	adcs	r2, r2
    c5a2:	0a03      	lsrs	r3, r0, #8
    c5a4:	428b      	cmp	r3, r1
    c5a6:	d301      	bcc.n	c5ac <__divsi3+0xa0>
    c5a8:	020b      	lsls	r3, r1, #8
    c5aa:	1ac0      	subs	r0, r0, r3
    c5ac:	4152      	adcs	r2, r2
    c5ae:	d2cd      	bcs.n	c54c <__divsi3+0x40>
    c5b0:	09c3      	lsrs	r3, r0, #7
    c5b2:	428b      	cmp	r3, r1
    c5b4:	d301      	bcc.n	c5ba <__divsi3+0xae>
    c5b6:	01cb      	lsls	r3, r1, #7
    c5b8:	1ac0      	subs	r0, r0, r3
    c5ba:	4152      	adcs	r2, r2
    c5bc:	0983      	lsrs	r3, r0, #6
    c5be:	428b      	cmp	r3, r1
    c5c0:	d301      	bcc.n	c5c6 <__divsi3+0xba>
    c5c2:	018b      	lsls	r3, r1, #6
    c5c4:	1ac0      	subs	r0, r0, r3
    c5c6:	4152      	adcs	r2, r2
    c5c8:	0943      	lsrs	r3, r0, #5
    c5ca:	428b      	cmp	r3, r1
    c5cc:	d301      	bcc.n	c5d2 <__divsi3+0xc6>
    c5ce:	014b      	lsls	r3, r1, #5
    c5d0:	1ac0      	subs	r0, r0, r3
    c5d2:	4152      	adcs	r2, r2
    c5d4:	0903      	lsrs	r3, r0, #4
    c5d6:	428b      	cmp	r3, r1
    c5d8:	d301      	bcc.n	c5de <__divsi3+0xd2>
    c5da:	010b      	lsls	r3, r1, #4
    c5dc:	1ac0      	subs	r0, r0, r3
    c5de:	4152      	adcs	r2, r2
    c5e0:	08c3      	lsrs	r3, r0, #3
    c5e2:	428b      	cmp	r3, r1
    c5e4:	d301      	bcc.n	c5ea <__divsi3+0xde>
    c5e6:	00cb      	lsls	r3, r1, #3
    c5e8:	1ac0      	subs	r0, r0, r3
    c5ea:	4152      	adcs	r2, r2
    c5ec:	0883      	lsrs	r3, r0, #2
    c5ee:	428b      	cmp	r3, r1
    c5f0:	d301      	bcc.n	c5f6 <__divsi3+0xea>
    c5f2:	008b      	lsls	r3, r1, #2
    c5f4:	1ac0      	subs	r0, r0, r3
    c5f6:	4152      	adcs	r2, r2
    c5f8:	0843      	lsrs	r3, r0, #1
    c5fa:	428b      	cmp	r3, r1
    c5fc:	d301      	bcc.n	c602 <__divsi3+0xf6>
    c5fe:	004b      	lsls	r3, r1, #1
    c600:	1ac0      	subs	r0, r0, r3
    c602:	4152      	adcs	r2, r2
    c604:	1a41      	subs	r1, r0, r1
    c606:	d200      	bcs.n	c60a <__divsi3+0xfe>
    c608:	4601      	mov	r1, r0
    c60a:	4152      	adcs	r2, r2
    c60c:	4610      	mov	r0, r2
    c60e:	4770      	bx	lr
    c610:	e05d      	b.n	c6ce <__divsi3+0x1c2>
    c612:	0fca      	lsrs	r2, r1, #31
    c614:	d000      	beq.n	c618 <__divsi3+0x10c>
    c616:	4249      	negs	r1, r1
    c618:	1003      	asrs	r3, r0, #32
    c61a:	d300      	bcc.n	c61e <__divsi3+0x112>
    c61c:	4240      	negs	r0, r0
    c61e:	4053      	eors	r3, r2
    c620:	2200      	movs	r2, #0
    c622:	469c      	mov	ip, r3
    c624:	0903      	lsrs	r3, r0, #4
    c626:	428b      	cmp	r3, r1
    c628:	d32d      	bcc.n	c686 <__divsi3+0x17a>
    c62a:	0a03      	lsrs	r3, r0, #8
    c62c:	428b      	cmp	r3, r1
    c62e:	d312      	bcc.n	c656 <__divsi3+0x14a>
    c630:	22fc      	movs	r2, #252	; 0xfc
    c632:	0189      	lsls	r1, r1, #6
    c634:	ba12      	rev	r2, r2
    c636:	0a03      	lsrs	r3, r0, #8
    c638:	428b      	cmp	r3, r1
    c63a:	d30c      	bcc.n	c656 <__divsi3+0x14a>
    c63c:	0189      	lsls	r1, r1, #6
    c63e:	1192      	asrs	r2, r2, #6
    c640:	428b      	cmp	r3, r1
    c642:	d308      	bcc.n	c656 <__divsi3+0x14a>
    c644:	0189      	lsls	r1, r1, #6
    c646:	1192      	asrs	r2, r2, #6
    c648:	428b      	cmp	r3, r1
    c64a:	d304      	bcc.n	c656 <__divsi3+0x14a>
    c64c:	0189      	lsls	r1, r1, #6
    c64e:	d03a      	beq.n	c6c6 <__divsi3+0x1ba>
    c650:	1192      	asrs	r2, r2, #6
    c652:	e000      	b.n	c656 <__divsi3+0x14a>
    c654:	0989      	lsrs	r1, r1, #6
    c656:	09c3      	lsrs	r3, r0, #7
    c658:	428b      	cmp	r3, r1
    c65a:	d301      	bcc.n	c660 <__divsi3+0x154>
    c65c:	01cb      	lsls	r3, r1, #7
    c65e:	1ac0      	subs	r0, r0, r3
    c660:	4152      	adcs	r2, r2
    c662:	0983      	lsrs	r3, r0, #6
    c664:	428b      	cmp	r3, r1
    c666:	d301      	bcc.n	c66c <__divsi3+0x160>
    c668:	018b      	lsls	r3, r1, #6
    c66a:	1ac0      	subs	r0, r0, r3
    c66c:	4152      	adcs	r2, r2
    c66e:	0943      	lsrs	r3, r0, #5
    c670:	428b      	cmp	r3, r1
    c672:	d301      	bcc.n	c678 <__divsi3+0x16c>
    c674:	014b      	lsls	r3, r1, #5
    c676:	1ac0      	subs	r0, r0, r3
    c678:	4152      	adcs	r2, r2
    c67a:	0903      	lsrs	r3, r0, #4
    c67c:	428b      	cmp	r3, r1
    c67e:	d301      	bcc.n	c684 <__divsi3+0x178>
    c680:	010b      	lsls	r3, r1, #4
    c682:	1ac0      	subs	r0, r0, r3
    c684:	4152      	adcs	r2, r2
    c686:	08c3      	lsrs	r3, r0, #3
    c688:	428b      	cmp	r3, r1
    c68a:	d301      	bcc.n	c690 <__divsi3+0x184>
    c68c:	00cb      	lsls	r3, r1, #3
    c68e:	1ac0      	subs	r0, r0, r3
    c690:	4152      	adcs	r2, r2
    c692:	0883      	lsrs	r3, r0, #2
    c694:	428b      	cmp	r3, r1
    c696:	d301      	bcc.n	c69c <__divsi3+0x190>
    c698:	008b      	lsls	r3, r1, #2
    c69a:	1ac0      	subs	r0, r0, r3
    c69c:	4152      	adcs	r2, r2
    c69e:	d2d9      	bcs.n	c654 <__divsi3+0x148>
    c6a0:	0843      	lsrs	r3, r0, #1
    c6a2:	428b      	cmp	r3, r1
    c6a4:	d301      	bcc.n	c6aa <__divsi3+0x19e>
    c6a6:	004b      	lsls	r3, r1, #1
    c6a8:	1ac0      	subs	r0, r0, r3
    c6aa:	4152      	adcs	r2, r2
    c6ac:	1a41      	subs	r1, r0, r1
    c6ae:	d200      	bcs.n	c6b2 <__divsi3+0x1a6>
    c6b0:	4601      	mov	r1, r0
    c6b2:	4663      	mov	r3, ip
    c6b4:	4152      	adcs	r2, r2
    c6b6:	105b      	asrs	r3, r3, #1
    c6b8:	4610      	mov	r0, r2
    c6ba:	d301      	bcc.n	c6c0 <__divsi3+0x1b4>
    c6bc:	4240      	negs	r0, r0
    c6be:	2b00      	cmp	r3, #0
    c6c0:	d500      	bpl.n	c6c4 <__divsi3+0x1b8>
    c6c2:	4249      	negs	r1, r1
    c6c4:	4770      	bx	lr
    c6c6:	4663      	mov	r3, ip
    c6c8:	105b      	asrs	r3, r3, #1
    c6ca:	d300      	bcc.n	c6ce <__divsi3+0x1c2>
    c6cc:	4240      	negs	r0, r0
    c6ce:	b501      	push	{r0, lr}
    c6d0:	2000      	movs	r0, #0
    c6d2:	f000 f805 	bl	c6e0 <__aeabi_idiv0>
    c6d6:	bd02      	pop	{r1, pc}

0000c6d8 <__aeabi_idivmod>:
    c6d8:	2900      	cmp	r1, #0
    c6da:	d0f8      	beq.n	c6ce <__divsi3+0x1c2>
    c6dc:	e716      	b.n	c50c <__divsi3>
    c6de:	4770      	bx	lr

0000c6e0 <__aeabi_idiv0>:
    c6e0:	4770      	bx	lr
    c6e2:	46c0      	nop			; (mov r8, r8)

0000c6e4 <__aeabi_lmul>:
    c6e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    c6e6:	46ce      	mov	lr, r9
    c6e8:	4647      	mov	r7, r8
    c6ea:	0415      	lsls	r5, r2, #16
    c6ec:	0c2d      	lsrs	r5, r5, #16
    c6ee:	002e      	movs	r6, r5
    c6f0:	b580      	push	{r7, lr}
    c6f2:	0407      	lsls	r7, r0, #16
    c6f4:	0c14      	lsrs	r4, r2, #16
    c6f6:	0c3f      	lsrs	r7, r7, #16
    c6f8:	4699      	mov	r9, r3
    c6fa:	0c03      	lsrs	r3, r0, #16
    c6fc:	437e      	muls	r6, r7
    c6fe:	435d      	muls	r5, r3
    c700:	4367      	muls	r7, r4
    c702:	4363      	muls	r3, r4
    c704:	197f      	adds	r7, r7, r5
    c706:	0c34      	lsrs	r4, r6, #16
    c708:	19e4      	adds	r4, r4, r7
    c70a:	469c      	mov	ip, r3
    c70c:	42a5      	cmp	r5, r4
    c70e:	d903      	bls.n	c718 <__aeabi_lmul+0x34>
    c710:	2380      	movs	r3, #128	; 0x80
    c712:	025b      	lsls	r3, r3, #9
    c714:	4698      	mov	r8, r3
    c716:	44c4      	add	ip, r8
    c718:	464b      	mov	r3, r9
    c71a:	4351      	muls	r1, r2
    c71c:	4343      	muls	r3, r0
    c71e:	0436      	lsls	r6, r6, #16
    c720:	0c36      	lsrs	r6, r6, #16
    c722:	0c25      	lsrs	r5, r4, #16
    c724:	0424      	lsls	r4, r4, #16
    c726:	4465      	add	r5, ip
    c728:	19a4      	adds	r4, r4, r6
    c72a:	1859      	adds	r1, r3, r1
    c72c:	1949      	adds	r1, r1, r5
    c72e:	0020      	movs	r0, r4
    c730:	bc0c      	pop	{r2, r3}
    c732:	4690      	mov	r8, r2
    c734:	4699      	mov	r9, r3
    c736:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000c738 <__libc_init_array>:
    c738:	b570      	push	{r4, r5, r6, lr}
    c73a:	2600      	movs	r6, #0
    c73c:	4d0c      	ldr	r5, [pc, #48]	; (c770 <__libc_init_array+0x38>)
    c73e:	4c0d      	ldr	r4, [pc, #52]	; (c774 <__libc_init_array+0x3c>)
    c740:	1b64      	subs	r4, r4, r5
    c742:	10a4      	asrs	r4, r4, #2
    c744:	42a6      	cmp	r6, r4
    c746:	d109      	bne.n	c75c <__libc_init_array+0x24>
    c748:	2600      	movs	r6, #0
    c74a:	f002 fa93 	bl	ec74 <_init>
    c74e:	4d0a      	ldr	r5, [pc, #40]	; (c778 <__libc_init_array+0x40>)
    c750:	4c0a      	ldr	r4, [pc, #40]	; (c77c <__libc_init_array+0x44>)
    c752:	1b64      	subs	r4, r4, r5
    c754:	10a4      	asrs	r4, r4, #2
    c756:	42a6      	cmp	r6, r4
    c758:	d105      	bne.n	c766 <__libc_init_array+0x2e>
    c75a:	bd70      	pop	{r4, r5, r6, pc}
    c75c:	00b3      	lsls	r3, r6, #2
    c75e:	58eb      	ldr	r3, [r5, r3]
    c760:	4798      	blx	r3
    c762:	3601      	adds	r6, #1
    c764:	e7ee      	b.n	c744 <__libc_init_array+0xc>
    c766:	00b3      	lsls	r3, r6, #2
    c768:	58eb      	ldr	r3, [r5, r3]
    c76a:	4798      	blx	r3
    c76c:	3601      	adds	r6, #1
    c76e:	e7f2      	b.n	c756 <__libc_init_array+0x1e>
    c770:	0000ec80 	.word	0x0000ec80
    c774:	0000ec80 	.word	0x0000ec80
    c778:	0000ec80 	.word	0x0000ec80
    c77c:	0000ec84 	.word	0x0000ec84

0000c780 <memcmp>:
    c780:	b530      	push	{r4, r5, lr}
    c782:	2400      	movs	r4, #0
    c784:	42a2      	cmp	r2, r4
    c786:	d101      	bne.n	c78c <memcmp+0xc>
    c788:	2000      	movs	r0, #0
    c78a:	e005      	b.n	c798 <memcmp+0x18>
    c78c:	5d03      	ldrb	r3, [r0, r4]
    c78e:	1c65      	adds	r5, r4, #1
    c790:	5d0c      	ldrb	r4, [r1, r4]
    c792:	42a3      	cmp	r3, r4
    c794:	d001      	beq.n	c79a <memcmp+0x1a>
    c796:	1b18      	subs	r0, r3, r4
    c798:	bd30      	pop	{r4, r5, pc}
    c79a:	002c      	movs	r4, r5
    c79c:	e7f2      	b.n	c784 <memcmp+0x4>

0000c79e <memcpy>:
    c79e:	2300      	movs	r3, #0
    c7a0:	b510      	push	{r4, lr}
    c7a2:	429a      	cmp	r2, r3
    c7a4:	d100      	bne.n	c7a8 <memcpy+0xa>
    c7a6:	bd10      	pop	{r4, pc}
    c7a8:	5ccc      	ldrb	r4, [r1, r3]
    c7aa:	54c4      	strb	r4, [r0, r3]
    c7ac:	3301      	adds	r3, #1
    c7ae:	e7f8      	b.n	c7a2 <memcpy+0x4>

0000c7b0 <memset>:
    c7b0:	0003      	movs	r3, r0
    c7b2:	1882      	adds	r2, r0, r2
    c7b4:	4293      	cmp	r3, r2
    c7b6:	d100      	bne.n	c7ba <memset+0xa>
    c7b8:	4770      	bx	lr
    c7ba:	7019      	strb	r1, [r3, #0]
    c7bc:	3301      	adds	r3, #1
    c7be:	e7f9      	b.n	c7b4 <memset+0x4>

0000c7c0 <iprintf>:
    c7c0:	b40f      	push	{r0, r1, r2, r3}
    c7c2:	4b0b      	ldr	r3, [pc, #44]	; (c7f0 <iprintf+0x30>)
    c7c4:	b513      	push	{r0, r1, r4, lr}
    c7c6:	681c      	ldr	r4, [r3, #0]
    c7c8:	2c00      	cmp	r4, #0
    c7ca:	d005      	beq.n	c7d8 <iprintf+0x18>
    c7cc:	69a3      	ldr	r3, [r4, #24]
    c7ce:	2b00      	cmp	r3, #0
    c7d0:	d102      	bne.n	c7d8 <iprintf+0x18>
    c7d2:	0020      	movs	r0, r4
    c7d4:	f000 fb64 	bl	cea0 <__sinit>
    c7d8:	ab05      	add	r3, sp, #20
    c7da:	9a04      	ldr	r2, [sp, #16]
    c7dc:	68a1      	ldr	r1, [r4, #8]
    c7de:	0020      	movs	r0, r4
    c7e0:	9301      	str	r3, [sp, #4]
    c7e2:	f000 fe9f 	bl	d524 <_vfiprintf_r>
    c7e6:	bc16      	pop	{r1, r2, r4}
    c7e8:	bc08      	pop	{r3}
    c7ea:	b004      	add	sp, #16
    c7ec:	4718      	bx	r3
    c7ee:	46c0      	nop			; (mov r8, r8)
    c7f0:	200000d8 	.word	0x200000d8

0000c7f4 <putchar>:
    c7f4:	4b08      	ldr	r3, [pc, #32]	; (c818 <putchar+0x24>)
    c7f6:	b570      	push	{r4, r5, r6, lr}
    c7f8:	681c      	ldr	r4, [r3, #0]
    c7fa:	0005      	movs	r5, r0
    c7fc:	2c00      	cmp	r4, #0
    c7fe:	d005      	beq.n	c80c <putchar+0x18>
    c800:	69a3      	ldr	r3, [r4, #24]
    c802:	2b00      	cmp	r3, #0
    c804:	d102      	bne.n	c80c <putchar+0x18>
    c806:	0020      	movs	r0, r4
    c808:	f000 fb4a 	bl	cea0 <__sinit>
    c80c:	0029      	movs	r1, r5
    c80e:	68a2      	ldr	r2, [r4, #8]
    c810:	0020      	movs	r0, r4
    c812:	f001 f92b 	bl	da6c <_putc_r>
    c816:	bd70      	pop	{r4, r5, r6, pc}
    c818:	200000d8 	.word	0x200000d8

0000c81c <_puts_r>:
    c81c:	b570      	push	{r4, r5, r6, lr}
    c81e:	0005      	movs	r5, r0
    c820:	000e      	movs	r6, r1
    c822:	2800      	cmp	r0, #0
    c824:	d004      	beq.n	c830 <_puts_r+0x14>
    c826:	6983      	ldr	r3, [r0, #24]
    c828:	2b00      	cmp	r3, #0
    c82a:	d101      	bne.n	c830 <_puts_r+0x14>
    c82c:	f000 fb38 	bl	cea0 <__sinit>
    c830:	69ab      	ldr	r3, [r5, #24]
    c832:	68ac      	ldr	r4, [r5, #8]
    c834:	2b00      	cmp	r3, #0
    c836:	d102      	bne.n	c83e <_puts_r+0x22>
    c838:	0028      	movs	r0, r5
    c83a:	f000 fb31 	bl	cea0 <__sinit>
    c83e:	4b24      	ldr	r3, [pc, #144]	; (c8d0 <_puts_r+0xb4>)
    c840:	429c      	cmp	r4, r3
    c842:	d10f      	bne.n	c864 <_puts_r+0x48>
    c844:	686c      	ldr	r4, [r5, #4]
    c846:	89a3      	ldrh	r3, [r4, #12]
    c848:	071b      	lsls	r3, r3, #28
    c84a:	d502      	bpl.n	c852 <_puts_r+0x36>
    c84c:	6923      	ldr	r3, [r4, #16]
    c84e:	2b00      	cmp	r3, #0
    c850:	d120      	bne.n	c894 <_puts_r+0x78>
    c852:	0021      	movs	r1, r4
    c854:	0028      	movs	r0, r5
    c856:	f000 f9b5 	bl	cbc4 <__swsetup_r>
    c85a:	2800      	cmp	r0, #0
    c85c:	d01a      	beq.n	c894 <_puts_r+0x78>
    c85e:	2001      	movs	r0, #1
    c860:	4240      	negs	r0, r0
    c862:	bd70      	pop	{r4, r5, r6, pc}
    c864:	4b1b      	ldr	r3, [pc, #108]	; (c8d4 <_puts_r+0xb8>)
    c866:	429c      	cmp	r4, r3
    c868:	d101      	bne.n	c86e <_puts_r+0x52>
    c86a:	68ac      	ldr	r4, [r5, #8]
    c86c:	e7eb      	b.n	c846 <_puts_r+0x2a>
    c86e:	4b1a      	ldr	r3, [pc, #104]	; (c8d8 <_puts_r+0xbc>)
    c870:	429c      	cmp	r4, r3
    c872:	d1e8      	bne.n	c846 <_puts_r+0x2a>
    c874:	68ec      	ldr	r4, [r5, #12]
    c876:	e7e6      	b.n	c846 <_puts_r+0x2a>
    c878:	3b01      	subs	r3, #1
    c87a:	3601      	adds	r6, #1
    c87c:	60a3      	str	r3, [r4, #8]
    c87e:	2b00      	cmp	r3, #0
    c880:	da04      	bge.n	c88c <_puts_r+0x70>
    c882:	69a2      	ldr	r2, [r4, #24]
    c884:	4293      	cmp	r3, r2
    c886:	db16      	blt.n	c8b6 <_puts_r+0x9a>
    c888:	290a      	cmp	r1, #10
    c88a:	d014      	beq.n	c8b6 <_puts_r+0x9a>
    c88c:	6823      	ldr	r3, [r4, #0]
    c88e:	1c5a      	adds	r2, r3, #1
    c890:	6022      	str	r2, [r4, #0]
    c892:	7019      	strb	r1, [r3, #0]
    c894:	7831      	ldrb	r1, [r6, #0]
    c896:	68a3      	ldr	r3, [r4, #8]
    c898:	2900      	cmp	r1, #0
    c89a:	d1ed      	bne.n	c878 <_puts_r+0x5c>
    c89c:	3b01      	subs	r3, #1
    c89e:	60a3      	str	r3, [r4, #8]
    c8a0:	2b00      	cmp	r3, #0
    c8a2:	da0f      	bge.n	c8c4 <_puts_r+0xa8>
    c8a4:	0022      	movs	r2, r4
    c8a6:	310a      	adds	r1, #10
    c8a8:	0028      	movs	r0, r5
    c8aa:	f000 f935 	bl	cb18 <__swbuf_r>
    c8ae:	1c43      	adds	r3, r0, #1
    c8b0:	d0d5      	beq.n	c85e <_puts_r+0x42>
    c8b2:	200a      	movs	r0, #10
    c8b4:	e7d5      	b.n	c862 <_puts_r+0x46>
    c8b6:	0022      	movs	r2, r4
    c8b8:	0028      	movs	r0, r5
    c8ba:	f000 f92d 	bl	cb18 <__swbuf_r>
    c8be:	1c43      	adds	r3, r0, #1
    c8c0:	d1e8      	bne.n	c894 <_puts_r+0x78>
    c8c2:	e7cc      	b.n	c85e <_puts_r+0x42>
    c8c4:	200a      	movs	r0, #10
    c8c6:	6823      	ldr	r3, [r4, #0]
    c8c8:	1c5a      	adds	r2, r3, #1
    c8ca:	6022      	str	r2, [r4, #0]
    c8cc:	7018      	strb	r0, [r3, #0]
    c8ce:	e7c8      	b.n	c862 <_puts_r+0x46>
    c8d0:	0000ec00 	.word	0x0000ec00
    c8d4:	0000ec20 	.word	0x0000ec20
    c8d8:	0000ebe0 	.word	0x0000ebe0

0000c8dc <puts>:
    c8dc:	b510      	push	{r4, lr}
    c8de:	4b03      	ldr	r3, [pc, #12]	; (c8ec <puts+0x10>)
    c8e0:	0001      	movs	r1, r0
    c8e2:	6818      	ldr	r0, [r3, #0]
    c8e4:	f7ff ff9a 	bl	c81c <_puts_r>
    c8e8:	bd10      	pop	{r4, pc}
    c8ea:	46c0      	nop			; (mov r8, r8)
    c8ec:	200000d8 	.word	0x200000d8

0000c8f0 <rand>:
    c8f0:	4b15      	ldr	r3, [pc, #84]	; (c948 <rand+0x58>)
    c8f2:	b510      	push	{r4, lr}
    c8f4:	681c      	ldr	r4, [r3, #0]
    c8f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    c8f8:	2b00      	cmp	r3, #0
    c8fa:	d115      	bne.n	c928 <rand+0x38>
    c8fc:	2018      	movs	r0, #24
    c8fe:	f000 fbd1 	bl	d0a4 <malloc>
    c902:	4b12      	ldr	r3, [pc, #72]	; (c94c <rand+0x5c>)
    c904:	63a0      	str	r0, [r4, #56]	; 0x38
    c906:	8003      	strh	r3, [r0, #0]
    c908:	4b11      	ldr	r3, [pc, #68]	; (c950 <rand+0x60>)
    c90a:	2201      	movs	r2, #1
    c90c:	8043      	strh	r3, [r0, #2]
    c90e:	4b11      	ldr	r3, [pc, #68]	; (c954 <rand+0x64>)
    c910:	8083      	strh	r3, [r0, #4]
    c912:	4b11      	ldr	r3, [pc, #68]	; (c958 <rand+0x68>)
    c914:	80c3      	strh	r3, [r0, #6]
    c916:	4b11      	ldr	r3, [pc, #68]	; (c95c <rand+0x6c>)
    c918:	8103      	strh	r3, [r0, #8]
    c91a:	2305      	movs	r3, #5
    c91c:	8143      	strh	r3, [r0, #10]
    c91e:	3306      	adds	r3, #6
    c920:	8183      	strh	r3, [r0, #12]
    c922:	2300      	movs	r3, #0
    c924:	6102      	str	r2, [r0, #16]
    c926:	6143      	str	r3, [r0, #20]
    c928:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    c92a:	4a0d      	ldr	r2, [pc, #52]	; (c960 <rand+0x70>)
    c92c:	6920      	ldr	r0, [r4, #16]
    c92e:	6961      	ldr	r1, [r4, #20]
    c930:	4b0c      	ldr	r3, [pc, #48]	; (c964 <rand+0x74>)
    c932:	f7ff fed7 	bl	c6e4 <__aeabi_lmul>
    c936:	2201      	movs	r2, #1
    c938:	2300      	movs	r3, #0
    c93a:	1880      	adds	r0, r0, r2
    c93c:	4159      	adcs	r1, r3
    c93e:	6120      	str	r0, [r4, #16]
    c940:	6161      	str	r1, [r4, #20]
    c942:	0048      	lsls	r0, r1, #1
    c944:	0840      	lsrs	r0, r0, #1
    c946:	bd10      	pop	{r4, pc}
    c948:	200000d8 	.word	0x200000d8
    c94c:	0000330e 	.word	0x0000330e
    c950:	ffffabcd 	.word	0xffffabcd
    c954:	00001234 	.word	0x00001234
    c958:	ffffe66d 	.word	0xffffe66d
    c95c:	ffffdeec 	.word	0xffffdeec
    c960:	4c957f2d 	.word	0x4c957f2d
    c964:	5851f42d 	.word	0x5851f42d

0000c968 <setbuf>:
    c968:	424a      	negs	r2, r1
    c96a:	414a      	adcs	r2, r1
    c96c:	2380      	movs	r3, #128	; 0x80
    c96e:	b510      	push	{r4, lr}
    c970:	0052      	lsls	r2, r2, #1
    c972:	00db      	lsls	r3, r3, #3
    c974:	f000 f802 	bl	c97c <setvbuf>
    c978:	bd10      	pop	{r4, pc}
	...

0000c97c <setvbuf>:
    c97c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c97e:	001d      	movs	r5, r3
    c980:	4b4f      	ldr	r3, [pc, #316]	; (cac0 <setvbuf+0x144>)
    c982:	b085      	sub	sp, #20
    c984:	681e      	ldr	r6, [r3, #0]
    c986:	0004      	movs	r4, r0
    c988:	000f      	movs	r7, r1
    c98a:	9200      	str	r2, [sp, #0]
    c98c:	2e00      	cmp	r6, #0
    c98e:	d005      	beq.n	c99c <setvbuf+0x20>
    c990:	69b3      	ldr	r3, [r6, #24]
    c992:	2b00      	cmp	r3, #0
    c994:	d102      	bne.n	c99c <setvbuf+0x20>
    c996:	0030      	movs	r0, r6
    c998:	f000 fa82 	bl	cea0 <__sinit>
    c99c:	4b49      	ldr	r3, [pc, #292]	; (cac4 <setvbuf+0x148>)
    c99e:	429c      	cmp	r4, r3
    c9a0:	d150      	bne.n	ca44 <setvbuf+0xc8>
    c9a2:	6874      	ldr	r4, [r6, #4]
    c9a4:	9b00      	ldr	r3, [sp, #0]
    c9a6:	2b02      	cmp	r3, #2
    c9a8:	d005      	beq.n	c9b6 <setvbuf+0x3a>
    c9aa:	2b01      	cmp	r3, #1
    c9ac:	d900      	bls.n	c9b0 <setvbuf+0x34>
    c9ae:	e084      	b.n	caba <setvbuf+0x13e>
    c9b0:	2d00      	cmp	r5, #0
    c9b2:	da00      	bge.n	c9b6 <setvbuf+0x3a>
    c9b4:	e081      	b.n	caba <setvbuf+0x13e>
    c9b6:	0021      	movs	r1, r4
    c9b8:	0030      	movs	r0, r6
    c9ba:	f000 fa03 	bl	cdc4 <_fflush_r>
    c9be:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c9c0:	2900      	cmp	r1, #0
    c9c2:	d008      	beq.n	c9d6 <setvbuf+0x5a>
    c9c4:	0023      	movs	r3, r4
    c9c6:	3344      	adds	r3, #68	; 0x44
    c9c8:	4299      	cmp	r1, r3
    c9ca:	d002      	beq.n	c9d2 <setvbuf+0x56>
    c9cc:	0030      	movs	r0, r6
    c9ce:	f000 fb73 	bl	d0b8 <_free_r>
    c9d2:	2300      	movs	r3, #0
    c9d4:	6363      	str	r3, [r4, #52]	; 0x34
    c9d6:	2300      	movs	r3, #0
    c9d8:	61a3      	str	r3, [r4, #24]
    c9da:	6063      	str	r3, [r4, #4]
    c9dc:	89a3      	ldrh	r3, [r4, #12]
    c9de:	061b      	lsls	r3, r3, #24
    c9e0:	d503      	bpl.n	c9ea <setvbuf+0x6e>
    c9e2:	6921      	ldr	r1, [r4, #16]
    c9e4:	0030      	movs	r0, r6
    c9e6:	f000 fb67 	bl	d0b8 <_free_r>
    c9ea:	89a3      	ldrh	r3, [r4, #12]
    c9ec:	4a36      	ldr	r2, [pc, #216]	; (cac8 <setvbuf+0x14c>)
    c9ee:	4013      	ands	r3, r2
    c9f0:	81a3      	strh	r3, [r4, #12]
    c9f2:	9b00      	ldr	r3, [sp, #0]
    c9f4:	2b02      	cmp	r3, #2
    c9f6:	d05a      	beq.n	caae <setvbuf+0x132>
    c9f8:	ab03      	add	r3, sp, #12
    c9fa:	aa02      	add	r2, sp, #8
    c9fc:	0021      	movs	r1, r4
    c9fe:	0030      	movs	r0, r6
    ca00:	f000 fae4 	bl	cfcc <__swhatbuf_r>
    ca04:	89a3      	ldrh	r3, [r4, #12]
    ca06:	4318      	orrs	r0, r3
    ca08:	81a0      	strh	r0, [r4, #12]
    ca0a:	2d00      	cmp	r5, #0
    ca0c:	d124      	bne.n	ca58 <setvbuf+0xdc>
    ca0e:	9d02      	ldr	r5, [sp, #8]
    ca10:	0028      	movs	r0, r5
    ca12:	f000 fb47 	bl	d0a4 <malloc>
    ca16:	9501      	str	r5, [sp, #4]
    ca18:	1e07      	subs	r7, r0, #0
    ca1a:	d142      	bne.n	caa2 <setvbuf+0x126>
    ca1c:	9b02      	ldr	r3, [sp, #8]
    ca1e:	9301      	str	r3, [sp, #4]
    ca20:	42ab      	cmp	r3, r5
    ca22:	d139      	bne.n	ca98 <setvbuf+0x11c>
    ca24:	2001      	movs	r0, #1
    ca26:	4240      	negs	r0, r0
    ca28:	2302      	movs	r3, #2
    ca2a:	89a2      	ldrh	r2, [r4, #12]
    ca2c:	4313      	orrs	r3, r2
    ca2e:	81a3      	strh	r3, [r4, #12]
    ca30:	2300      	movs	r3, #0
    ca32:	60a3      	str	r3, [r4, #8]
    ca34:	0023      	movs	r3, r4
    ca36:	3347      	adds	r3, #71	; 0x47
    ca38:	6023      	str	r3, [r4, #0]
    ca3a:	6123      	str	r3, [r4, #16]
    ca3c:	2301      	movs	r3, #1
    ca3e:	6163      	str	r3, [r4, #20]
    ca40:	b005      	add	sp, #20
    ca42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ca44:	4b21      	ldr	r3, [pc, #132]	; (cacc <setvbuf+0x150>)
    ca46:	429c      	cmp	r4, r3
    ca48:	d101      	bne.n	ca4e <setvbuf+0xd2>
    ca4a:	68b4      	ldr	r4, [r6, #8]
    ca4c:	e7aa      	b.n	c9a4 <setvbuf+0x28>
    ca4e:	4b20      	ldr	r3, [pc, #128]	; (cad0 <setvbuf+0x154>)
    ca50:	429c      	cmp	r4, r3
    ca52:	d1a7      	bne.n	c9a4 <setvbuf+0x28>
    ca54:	68f4      	ldr	r4, [r6, #12]
    ca56:	e7a5      	b.n	c9a4 <setvbuf+0x28>
    ca58:	2f00      	cmp	r7, #0
    ca5a:	d0d9      	beq.n	ca10 <setvbuf+0x94>
    ca5c:	69b3      	ldr	r3, [r6, #24]
    ca5e:	2b00      	cmp	r3, #0
    ca60:	d102      	bne.n	ca68 <setvbuf+0xec>
    ca62:	0030      	movs	r0, r6
    ca64:	f000 fa1c 	bl	cea0 <__sinit>
    ca68:	9b00      	ldr	r3, [sp, #0]
    ca6a:	2b01      	cmp	r3, #1
    ca6c:	d103      	bne.n	ca76 <setvbuf+0xfa>
    ca6e:	89a3      	ldrh	r3, [r4, #12]
    ca70:	9a00      	ldr	r2, [sp, #0]
    ca72:	431a      	orrs	r2, r3
    ca74:	81a2      	strh	r2, [r4, #12]
    ca76:	2008      	movs	r0, #8
    ca78:	89a3      	ldrh	r3, [r4, #12]
    ca7a:	6027      	str	r7, [r4, #0]
    ca7c:	6127      	str	r7, [r4, #16]
    ca7e:	6165      	str	r5, [r4, #20]
    ca80:	4018      	ands	r0, r3
    ca82:	d018      	beq.n	cab6 <setvbuf+0x13a>
    ca84:	2001      	movs	r0, #1
    ca86:	4018      	ands	r0, r3
    ca88:	2300      	movs	r3, #0
    ca8a:	4298      	cmp	r0, r3
    ca8c:	d011      	beq.n	cab2 <setvbuf+0x136>
    ca8e:	426d      	negs	r5, r5
    ca90:	60a3      	str	r3, [r4, #8]
    ca92:	61a5      	str	r5, [r4, #24]
    ca94:	0018      	movs	r0, r3
    ca96:	e7d3      	b.n	ca40 <setvbuf+0xc4>
    ca98:	9801      	ldr	r0, [sp, #4]
    ca9a:	f000 fb03 	bl	d0a4 <malloc>
    ca9e:	1e07      	subs	r7, r0, #0
    caa0:	d0c0      	beq.n	ca24 <setvbuf+0xa8>
    caa2:	2380      	movs	r3, #128	; 0x80
    caa4:	89a2      	ldrh	r2, [r4, #12]
    caa6:	9d01      	ldr	r5, [sp, #4]
    caa8:	4313      	orrs	r3, r2
    caaa:	81a3      	strh	r3, [r4, #12]
    caac:	e7d6      	b.n	ca5c <setvbuf+0xe0>
    caae:	2000      	movs	r0, #0
    cab0:	e7ba      	b.n	ca28 <setvbuf+0xac>
    cab2:	60a5      	str	r5, [r4, #8]
    cab4:	e7c4      	b.n	ca40 <setvbuf+0xc4>
    cab6:	60a0      	str	r0, [r4, #8]
    cab8:	e7c2      	b.n	ca40 <setvbuf+0xc4>
    caba:	2001      	movs	r0, #1
    cabc:	4240      	negs	r0, r0
    cabe:	e7bf      	b.n	ca40 <setvbuf+0xc4>
    cac0:	200000d8 	.word	0x200000d8
    cac4:	0000ec00 	.word	0x0000ec00
    cac8:	fffff35c 	.word	0xfffff35c
    cacc:	0000ec20 	.word	0x0000ec20
    cad0:	0000ebe0 	.word	0x0000ebe0

0000cad4 <siprintf>:
    cad4:	b40e      	push	{r1, r2, r3}
    cad6:	b510      	push	{r4, lr}
    cad8:	b09d      	sub	sp, #116	; 0x74
    cada:	a902      	add	r1, sp, #8
    cadc:	9002      	str	r0, [sp, #8]
    cade:	6108      	str	r0, [r1, #16]
    cae0:	480b      	ldr	r0, [pc, #44]	; (cb10 <siprintf+0x3c>)
    cae2:	2482      	movs	r4, #130	; 0x82
    cae4:	6088      	str	r0, [r1, #8]
    cae6:	6148      	str	r0, [r1, #20]
    cae8:	2001      	movs	r0, #1
    caea:	4240      	negs	r0, r0
    caec:	ab1f      	add	r3, sp, #124	; 0x7c
    caee:	81c8      	strh	r0, [r1, #14]
    caf0:	4808      	ldr	r0, [pc, #32]	; (cb14 <siprintf+0x40>)
    caf2:	cb04      	ldmia	r3!, {r2}
    caf4:	00a4      	lsls	r4, r4, #2
    caf6:	6800      	ldr	r0, [r0, #0]
    caf8:	9301      	str	r3, [sp, #4]
    cafa:	818c      	strh	r4, [r1, #12]
    cafc:	f000 fbe6 	bl	d2cc <_svfiprintf_r>
    cb00:	2300      	movs	r3, #0
    cb02:	9a02      	ldr	r2, [sp, #8]
    cb04:	7013      	strb	r3, [r2, #0]
    cb06:	b01d      	add	sp, #116	; 0x74
    cb08:	bc10      	pop	{r4}
    cb0a:	bc08      	pop	{r3}
    cb0c:	b003      	add	sp, #12
    cb0e:	4718      	bx	r3
    cb10:	7fffffff 	.word	0x7fffffff
    cb14:	200000d8 	.word	0x200000d8

0000cb18 <__swbuf_r>:
    cb18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cb1a:	0005      	movs	r5, r0
    cb1c:	000e      	movs	r6, r1
    cb1e:	0014      	movs	r4, r2
    cb20:	2800      	cmp	r0, #0
    cb22:	d004      	beq.n	cb2e <__swbuf_r+0x16>
    cb24:	6983      	ldr	r3, [r0, #24]
    cb26:	2b00      	cmp	r3, #0
    cb28:	d101      	bne.n	cb2e <__swbuf_r+0x16>
    cb2a:	f000 f9b9 	bl	cea0 <__sinit>
    cb2e:	4b22      	ldr	r3, [pc, #136]	; (cbb8 <__swbuf_r+0xa0>)
    cb30:	429c      	cmp	r4, r3
    cb32:	d12d      	bne.n	cb90 <__swbuf_r+0x78>
    cb34:	686c      	ldr	r4, [r5, #4]
    cb36:	69a3      	ldr	r3, [r4, #24]
    cb38:	60a3      	str	r3, [r4, #8]
    cb3a:	89a3      	ldrh	r3, [r4, #12]
    cb3c:	071b      	lsls	r3, r3, #28
    cb3e:	d531      	bpl.n	cba4 <__swbuf_r+0x8c>
    cb40:	6923      	ldr	r3, [r4, #16]
    cb42:	2b00      	cmp	r3, #0
    cb44:	d02e      	beq.n	cba4 <__swbuf_r+0x8c>
    cb46:	6823      	ldr	r3, [r4, #0]
    cb48:	6922      	ldr	r2, [r4, #16]
    cb4a:	b2f7      	uxtb	r7, r6
    cb4c:	1a98      	subs	r0, r3, r2
    cb4e:	6963      	ldr	r3, [r4, #20]
    cb50:	b2f6      	uxtb	r6, r6
    cb52:	4298      	cmp	r0, r3
    cb54:	db05      	blt.n	cb62 <__swbuf_r+0x4a>
    cb56:	0021      	movs	r1, r4
    cb58:	0028      	movs	r0, r5
    cb5a:	f000 f933 	bl	cdc4 <_fflush_r>
    cb5e:	2800      	cmp	r0, #0
    cb60:	d126      	bne.n	cbb0 <__swbuf_r+0x98>
    cb62:	68a3      	ldr	r3, [r4, #8]
    cb64:	3001      	adds	r0, #1
    cb66:	3b01      	subs	r3, #1
    cb68:	60a3      	str	r3, [r4, #8]
    cb6a:	6823      	ldr	r3, [r4, #0]
    cb6c:	1c5a      	adds	r2, r3, #1
    cb6e:	6022      	str	r2, [r4, #0]
    cb70:	701f      	strb	r7, [r3, #0]
    cb72:	6963      	ldr	r3, [r4, #20]
    cb74:	4298      	cmp	r0, r3
    cb76:	d004      	beq.n	cb82 <__swbuf_r+0x6a>
    cb78:	89a3      	ldrh	r3, [r4, #12]
    cb7a:	07db      	lsls	r3, r3, #31
    cb7c:	d51a      	bpl.n	cbb4 <__swbuf_r+0x9c>
    cb7e:	2e0a      	cmp	r6, #10
    cb80:	d118      	bne.n	cbb4 <__swbuf_r+0x9c>
    cb82:	0021      	movs	r1, r4
    cb84:	0028      	movs	r0, r5
    cb86:	f000 f91d 	bl	cdc4 <_fflush_r>
    cb8a:	2800      	cmp	r0, #0
    cb8c:	d012      	beq.n	cbb4 <__swbuf_r+0x9c>
    cb8e:	e00f      	b.n	cbb0 <__swbuf_r+0x98>
    cb90:	4b0a      	ldr	r3, [pc, #40]	; (cbbc <__swbuf_r+0xa4>)
    cb92:	429c      	cmp	r4, r3
    cb94:	d101      	bne.n	cb9a <__swbuf_r+0x82>
    cb96:	68ac      	ldr	r4, [r5, #8]
    cb98:	e7cd      	b.n	cb36 <__swbuf_r+0x1e>
    cb9a:	4b09      	ldr	r3, [pc, #36]	; (cbc0 <__swbuf_r+0xa8>)
    cb9c:	429c      	cmp	r4, r3
    cb9e:	d1ca      	bne.n	cb36 <__swbuf_r+0x1e>
    cba0:	68ec      	ldr	r4, [r5, #12]
    cba2:	e7c8      	b.n	cb36 <__swbuf_r+0x1e>
    cba4:	0021      	movs	r1, r4
    cba6:	0028      	movs	r0, r5
    cba8:	f000 f80c 	bl	cbc4 <__swsetup_r>
    cbac:	2800      	cmp	r0, #0
    cbae:	d0ca      	beq.n	cb46 <__swbuf_r+0x2e>
    cbb0:	2601      	movs	r6, #1
    cbb2:	4276      	negs	r6, r6
    cbb4:	0030      	movs	r0, r6
    cbb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cbb8:	0000ec00 	.word	0x0000ec00
    cbbc:	0000ec20 	.word	0x0000ec20
    cbc0:	0000ebe0 	.word	0x0000ebe0

0000cbc4 <__swsetup_r>:
    cbc4:	4b36      	ldr	r3, [pc, #216]	; (cca0 <__swsetup_r+0xdc>)
    cbc6:	b570      	push	{r4, r5, r6, lr}
    cbc8:	681d      	ldr	r5, [r3, #0]
    cbca:	0006      	movs	r6, r0
    cbcc:	000c      	movs	r4, r1
    cbce:	2d00      	cmp	r5, #0
    cbd0:	d005      	beq.n	cbde <__swsetup_r+0x1a>
    cbd2:	69ab      	ldr	r3, [r5, #24]
    cbd4:	2b00      	cmp	r3, #0
    cbd6:	d102      	bne.n	cbde <__swsetup_r+0x1a>
    cbd8:	0028      	movs	r0, r5
    cbda:	f000 f961 	bl	cea0 <__sinit>
    cbde:	4b31      	ldr	r3, [pc, #196]	; (cca4 <__swsetup_r+0xe0>)
    cbe0:	429c      	cmp	r4, r3
    cbe2:	d10f      	bne.n	cc04 <__swsetup_r+0x40>
    cbe4:	686c      	ldr	r4, [r5, #4]
    cbe6:	230c      	movs	r3, #12
    cbe8:	5ee2      	ldrsh	r2, [r4, r3]
    cbea:	b293      	uxth	r3, r2
    cbec:	0719      	lsls	r1, r3, #28
    cbee:	d42d      	bmi.n	cc4c <__swsetup_r+0x88>
    cbf0:	06d9      	lsls	r1, r3, #27
    cbf2:	d411      	bmi.n	cc18 <__swsetup_r+0x54>
    cbf4:	2309      	movs	r3, #9
    cbf6:	2001      	movs	r0, #1
    cbf8:	6033      	str	r3, [r6, #0]
    cbfa:	3337      	adds	r3, #55	; 0x37
    cbfc:	4313      	orrs	r3, r2
    cbfe:	81a3      	strh	r3, [r4, #12]
    cc00:	4240      	negs	r0, r0
    cc02:	bd70      	pop	{r4, r5, r6, pc}
    cc04:	4b28      	ldr	r3, [pc, #160]	; (cca8 <__swsetup_r+0xe4>)
    cc06:	429c      	cmp	r4, r3
    cc08:	d101      	bne.n	cc0e <__swsetup_r+0x4a>
    cc0a:	68ac      	ldr	r4, [r5, #8]
    cc0c:	e7eb      	b.n	cbe6 <__swsetup_r+0x22>
    cc0e:	4b27      	ldr	r3, [pc, #156]	; (ccac <__swsetup_r+0xe8>)
    cc10:	429c      	cmp	r4, r3
    cc12:	d1e8      	bne.n	cbe6 <__swsetup_r+0x22>
    cc14:	68ec      	ldr	r4, [r5, #12]
    cc16:	e7e6      	b.n	cbe6 <__swsetup_r+0x22>
    cc18:	075b      	lsls	r3, r3, #29
    cc1a:	d513      	bpl.n	cc44 <__swsetup_r+0x80>
    cc1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    cc1e:	2900      	cmp	r1, #0
    cc20:	d008      	beq.n	cc34 <__swsetup_r+0x70>
    cc22:	0023      	movs	r3, r4
    cc24:	3344      	adds	r3, #68	; 0x44
    cc26:	4299      	cmp	r1, r3
    cc28:	d002      	beq.n	cc30 <__swsetup_r+0x6c>
    cc2a:	0030      	movs	r0, r6
    cc2c:	f000 fa44 	bl	d0b8 <_free_r>
    cc30:	2300      	movs	r3, #0
    cc32:	6363      	str	r3, [r4, #52]	; 0x34
    cc34:	2224      	movs	r2, #36	; 0x24
    cc36:	89a3      	ldrh	r3, [r4, #12]
    cc38:	4393      	bics	r3, r2
    cc3a:	81a3      	strh	r3, [r4, #12]
    cc3c:	2300      	movs	r3, #0
    cc3e:	6063      	str	r3, [r4, #4]
    cc40:	6923      	ldr	r3, [r4, #16]
    cc42:	6023      	str	r3, [r4, #0]
    cc44:	2308      	movs	r3, #8
    cc46:	89a2      	ldrh	r2, [r4, #12]
    cc48:	4313      	orrs	r3, r2
    cc4a:	81a3      	strh	r3, [r4, #12]
    cc4c:	6923      	ldr	r3, [r4, #16]
    cc4e:	2b00      	cmp	r3, #0
    cc50:	d10b      	bne.n	cc6a <__swsetup_r+0xa6>
    cc52:	21a0      	movs	r1, #160	; 0xa0
    cc54:	2280      	movs	r2, #128	; 0x80
    cc56:	89a3      	ldrh	r3, [r4, #12]
    cc58:	0089      	lsls	r1, r1, #2
    cc5a:	0092      	lsls	r2, r2, #2
    cc5c:	400b      	ands	r3, r1
    cc5e:	4293      	cmp	r3, r2
    cc60:	d003      	beq.n	cc6a <__swsetup_r+0xa6>
    cc62:	0021      	movs	r1, r4
    cc64:	0030      	movs	r0, r6
    cc66:	f000 f9d9 	bl	d01c <__smakebuf_r>
    cc6a:	2301      	movs	r3, #1
    cc6c:	89a2      	ldrh	r2, [r4, #12]
    cc6e:	4013      	ands	r3, r2
    cc70:	d011      	beq.n	cc96 <__swsetup_r+0xd2>
    cc72:	2300      	movs	r3, #0
    cc74:	60a3      	str	r3, [r4, #8]
    cc76:	6963      	ldr	r3, [r4, #20]
    cc78:	425b      	negs	r3, r3
    cc7a:	61a3      	str	r3, [r4, #24]
    cc7c:	2000      	movs	r0, #0
    cc7e:	6923      	ldr	r3, [r4, #16]
    cc80:	4283      	cmp	r3, r0
    cc82:	d1be      	bne.n	cc02 <__swsetup_r+0x3e>
    cc84:	230c      	movs	r3, #12
    cc86:	5ee2      	ldrsh	r2, [r4, r3]
    cc88:	0613      	lsls	r3, r2, #24
    cc8a:	d5ba      	bpl.n	cc02 <__swsetup_r+0x3e>
    cc8c:	2340      	movs	r3, #64	; 0x40
    cc8e:	4313      	orrs	r3, r2
    cc90:	81a3      	strh	r3, [r4, #12]
    cc92:	3801      	subs	r0, #1
    cc94:	e7b5      	b.n	cc02 <__swsetup_r+0x3e>
    cc96:	0792      	lsls	r2, r2, #30
    cc98:	d400      	bmi.n	cc9c <__swsetup_r+0xd8>
    cc9a:	6963      	ldr	r3, [r4, #20]
    cc9c:	60a3      	str	r3, [r4, #8]
    cc9e:	e7ed      	b.n	cc7c <__swsetup_r+0xb8>
    cca0:	200000d8 	.word	0x200000d8
    cca4:	0000ec00 	.word	0x0000ec00
    cca8:	0000ec20 	.word	0x0000ec20
    ccac:	0000ebe0 	.word	0x0000ebe0

0000ccb0 <__sflush_r>:
    ccb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    ccb2:	898a      	ldrh	r2, [r1, #12]
    ccb4:	0005      	movs	r5, r0
    ccb6:	000c      	movs	r4, r1
    ccb8:	0713      	lsls	r3, r2, #28
    ccba:	d460      	bmi.n	cd7e <__sflush_r+0xce>
    ccbc:	684b      	ldr	r3, [r1, #4]
    ccbe:	2b00      	cmp	r3, #0
    ccc0:	dc04      	bgt.n	cccc <__sflush_r+0x1c>
    ccc2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    ccc4:	2b00      	cmp	r3, #0
    ccc6:	dc01      	bgt.n	cccc <__sflush_r+0x1c>
    ccc8:	2000      	movs	r0, #0
    ccca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    cccc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    ccce:	2f00      	cmp	r7, #0
    ccd0:	d0fa      	beq.n	ccc8 <__sflush_r+0x18>
    ccd2:	2300      	movs	r3, #0
    ccd4:	682e      	ldr	r6, [r5, #0]
    ccd6:	602b      	str	r3, [r5, #0]
    ccd8:	2380      	movs	r3, #128	; 0x80
    ccda:	015b      	lsls	r3, r3, #5
    ccdc:	401a      	ands	r2, r3
    ccde:	d034      	beq.n	cd4a <__sflush_r+0x9a>
    cce0:	6d60      	ldr	r0, [r4, #84]	; 0x54
    cce2:	89a3      	ldrh	r3, [r4, #12]
    cce4:	075b      	lsls	r3, r3, #29
    cce6:	d506      	bpl.n	ccf6 <__sflush_r+0x46>
    cce8:	6863      	ldr	r3, [r4, #4]
    ccea:	1ac0      	subs	r0, r0, r3
    ccec:	6b63      	ldr	r3, [r4, #52]	; 0x34
    ccee:	2b00      	cmp	r3, #0
    ccf0:	d001      	beq.n	ccf6 <__sflush_r+0x46>
    ccf2:	6c23      	ldr	r3, [r4, #64]	; 0x40
    ccf4:	1ac0      	subs	r0, r0, r3
    ccf6:	0002      	movs	r2, r0
    ccf8:	6a21      	ldr	r1, [r4, #32]
    ccfa:	2300      	movs	r3, #0
    ccfc:	0028      	movs	r0, r5
    ccfe:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    cd00:	47b8      	blx	r7
    cd02:	89a1      	ldrh	r1, [r4, #12]
    cd04:	1c43      	adds	r3, r0, #1
    cd06:	d106      	bne.n	cd16 <__sflush_r+0x66>
    cd08:	682b      	ldr	r3, [r5, #0]
    cd0a:	2b1d      	cmp	r3, #29
    cd0c:	d831      	bhi.n	cd72 <__sflush_r+0xc2>
    cd0e:	4a2c      	ldr	r2, [pc, #176]	; (cdc0 <__sflush_r+0x110>)
    cd10:	40da      	lsrs	r2, r3
    cd12:	07d3      	lsls	r3, r2, #31
    cd14:	d52d      	bpl.n	cd72 <__sflush_r+0xc2>
    cd16:	2300      	movs	r3, #0
    cd18:	6063      	str	r3, [r4, #4]
    cd1a:	6923      	ldr	r3, [r4, #16]
    cd1c:	6023      	str	r3, [r4, #0]
    cd1e:	04cb      	lsls	r3, r1, #19
    cd20:	d505      	bpl.n	cd2e <__sflush_r+0x7e>
    cd22:	1c43      	adds	r3, r0, #1
    cd24:	d102      	bne.n	cd2c <__sflush_r+0x7c>
    cd26:	682b      	ldr	r3, [r5, #0]
    cd28:	2b00      	cmp	r3, #0
    cd2a:	d100      	bne.n	cd2e <__sflush_r+0x7e>
    cd2c:	6560      	str	r0, [r4, #84]	; 0x54
    cd2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    cd30:	602e      	str	r6, [r5, #0]
    cd32:	2900      	cmp	r1, #0
    cd34:	d0c8      	beq.n	ccc8 <__sflush_r+0x18>
    cd36:	0023      	movs	r3, r4
    cd38:	3344      	adds	r3, #68	; 0x44
    cd3a:	4299      	cmp	r1, r3
    cd3c:	d002      	beq.n	cd44 <__sflush_r+0x94>
    cd3e:	0028      	movs	r0, r5
    cd40:	f000 f9ba 	bl	d0b8 <_free_r>
    cd44:	2000      	movs	r0, #0
    cd46:	6360      	str	r0, [r4, #52]	; 0x34
    cd48:	e7bf      	b.n	ccca <__sflush_r+0x1a>
    cd4a:	2301      	movs	r3, #1
    cd4c:	6a21      	ldr	r1, [r4, #32]
    cd4e:	0028      	movs	r0, r5
    cd50:	47b8      	blx	r7
    cd52:	1c43      	adds	r3, r0, #1
    cd54:	d1c5      	bne.n	cce2 <__sflush_r+0x32>
    cd56:	682b      	ldr	r3, [r5, #0]
    cd58:	2b00      	cmp	r3, #0
    cd5a:	d0c2      	beq.n	cce2 <__sflush_r+0x32>
    cd5c:	2b1d      	cmp	r3, #29
    cd5e:	d001      	beq.n	cd64 <__sflush_r+0xb4>
    cd60:	2b16      	cmp	r3, #22
    cd62:	d101      	bne.n	cd68 <__sflush_r+0xb8>
    cd64:	602e      	str	r6, [r5, #0]
    cd66:	e7af      	b.n	ccc8 <__sflush_r+0x18>
    cd68:	2340      	movs	r3, #64	; 0x40
    cd6a:	89a2      	ldrh	r2, [r4, #12]
    cd6c:	4313      	orrs	r3, r2
    cd6e:	81a3      	strh	r3, [r4, #12]
    cd70:	e7ab      	b.n	ccca <__sflush_r+0x1a>
    cd72:	2340      	movs	r3, #64	; 0x40
    cd74:	430b      	orrs	r3, r1
    cd76:	2001      	movs	r0, #1
    cd78:	81a3      	strh	r3, [r4, #12]
    cd7a:	4240      	negs	r0, r0
    cd7c:	e7a5      	b.n	ccca <__sflush_r+0x1a>
    cd7e:	690f      	ldr	r7, [r1, #16]
    cd80:	2f00      	cmp	r7, #0
    cd82:	d0a1      	beq.n	ccc8 <__sflush_r+0x18>
    cd84:	680b      	ldr	r3, [r1, #0]
    cd86:	600f      	str	r7, [r1, #0]
    cd88:	1bdb      	subs	r3, r3, r7
    cd8a:	9301      	str	r3, [sp, #4]
    cd8c:	2300      	movs	r3, #0
    cd8e:	0792      	lsls	r2, r2, #30
    cd90:	d100      	bne.n	cd94 <__sflush_r+0xe4>
    cd92:	694b      	ldr	r3, [r1, #20]
    cd94:	60a3      	str	r3, [r4, #8]
    cd96:	9b01      	ldr	r3, [sp, #4]
    cd98:	2b00      	cmp	r3, #0
    cd9a:	dc00      	bgt.n	cd9e <__sflush_r+0xee>
    cd9c:	e794      	b.n	ccc8 <__sflush_r+0x18>
    cd9e:	9b01      	ldr	r3, [sp, #4]
    cda0:	003a      	movs	r2, r7
    cda2:	6a21      	ldr	r1, [r4, #32]
    cda4:	0028      	movs	r0, r5
    cda6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    cda8:	47b0      	blx	r6
    cdaa:	2800      	cmp	r0, #0
    cdac:	dc03      	bgt.n	cdb6 <__sflush_r+0x106>
    cdae:	2340      	movs	r3, #64	; 0x40
    cdb0:	89a2      	ldrh	r2, [r4, #12]
    cdb2:	4313      	orrs	r3, r2
    cdb4:	e7df      	b.n	cd76 <__sflush_r+0xc6>
    cdb6:	9b01      	ldr	r3, [sp, #4]
    cdb8:	183f      	adds	r7, r7, r0
    cdba:	1a1b      	subs	r3, r3, r0
    cdbc:	9301      	str	r3, [sp, #4]
    cdbe:	e7ea      	b.n	cd96 <__sflush_r+0xe6>
    cdc0:	20400001 	.word	0x20400001

0000cdc4 <_fflush_r>:
    cdc4:	690b      	ldr	r3, [r1, #16]
    cdc6:	b570      	push	{r4, r5, r6, lr}
    cdc8:	0005      	movs	r5, r0
    cdca:	000c      	movs	r4, r1
    cdcc:	2b00      	cmp	r3, #0
    cdce:	d101      	bne.n	cdd4 <_fflush_r+0x10>
    cdd0:	2000      	movs	r0, #0
    cdd2:	bd70      	pop	{r4, r5, r6, pc}
    cdd4:	2800      	cmp	r0, #0
    cdd6:	d004      	beq.n	cde2 <_fflush_r+0x1e>
    cdd8:	6983      	ldr	r3, [r0, #24]
    cdda:	2b00      	cmp	r3, #0
    cddc:	d101      	bne.n	cde2 <_fflush_r+0x1e>
    cdde:	f000 f85f 	bl	cea0 <__sinit>
    cde2:	4b0b      	ldr	r3, [pc, #44]	; (ce10 <_fflush_r+0x4c>)
    cde4:	429c      	cmp	r4, r3
    cde6:	d109      	bne.n	cdfc <_fflush_r+0x38>
    cde8:	686c      	ldr	r4, [r5, #4]
    cdea:	220c      	movs	r2, #12
    cdec:	5ea3      	ldrsh	r3, [r4, r2]
    cdee:	2b00      	cmp	r3, #0
    cdf0:	d0ee      	beq.n	cdd0 <_fflush_r+0xc>
    cdf2:	0021      	movs	r1, r4
    cdf4:	0028      	movs	r0, r5
    cdf6:	f7ff ff5b 	bl	ccb0 <__sflush_r>
    cdfa:	e7ea      	b.n	cdd2 <_fflush_r+0xe>
    cdfc:	4b05      	ldr	r3, [pc, #20]	; (ce14 <_fflush_r+0x50>)
    cdfe:	429c      	cmp	r4, r3
    ce00:	d101      	bne.n	ce06 <_fflush_r+0x42>
    ce02:	68ac      	ldr	r4, [r5, #8]
    ce04:	e7f1      	b.n	cdea <_fflush_r+0x26>
    ce06:	4b04      	ldr	r3, [pc, #16]	; (ce18 <_fflush_r+0x54>)
    ce08:	429c      	cmp	r4, r3
    ce0a:	d1ee      	bne.n	cdea <_fflush_r+0x26>
    ce0c:	68ec      	ldr	r4, [r5, #12]
    ce0e:	e7ec      	b.n	cdea <_fflush_r+0x26>
    ce10:	0000ec00 	.word	0x0000ec00
    ce14:	0000ec20 	.word	0x0000ec20
    ce18:	0000ebe0 	.word	0x0000ebe0

0000ce1c <_cleanup_r>:
    ce1c:	b510      	push	{r4, lr}
    ce1e:	4902      	ldr	r1, [pc, #8]	; (ce28 <_cleanup_r+0xc>)
    ce20:	f000 f8b2 	bl	cf88 <_fwalk_reent>
    ce24:	bd10      	pop	{r4, pc}
    ce26:	46c0      	nop			; (mov r8, r8)
    ce28:	0000cdc5 	.word	0x0000cdc5

0000ce2c <std.isra.0>:
    ce2c:	2300      	movs	r3, #0
    ce2e:	b510      	push	{r4, lr}
    ce30:	0004      	movs	r4, r0
    ce32:	6003      	str	r3, [r0, #0]
    ce34:	6043      	str	r3, [r0, #4]
    ce36:	6083      	str	r3, [r0, #8]
    ce38:	8181      	strh	r1, [r0, #12]
    ce3a:	6643      	str	r3, [r0, #100]	; 0x64
    ce3c:	81c2      	strh	r2, [r0, #14]
    ce3e:	6103      	str	r3, [r0, #16]
    ce40:	6143      	str	r3, [r0, #20]
    ce42:	6183      	str	r3, [r0, #24]
    ce44:	0019      	movs	r1, r3
    ce46:	2208      	movs	r2, #8
    ce48:	305c      	adds	r0, #92	; 0x5c
    ce4a:	f7ff fcb1 	bl	c7b0 <memset>
    ce4e:	4b05      	ldr	r3, [pc, #20]	; (ce64 <std.isra.0+0x38>)
    ce50:	6224      	str	r4, [r4, #32]
    ce52:	6263      	str	r3, [r4, #36]	; 0x24
    ce54:	4b04      	ldr	r3, [pc, #16]	; (ce68 <std.isra.0+0x3c>)
    ce56:	62a3      	str	r3, [r4, #40]	; 0x28
    ce58:	4b04      	ldr	r3, [pc, #16]	; (ce6c <std.isra.0+0x40>)
    ce5a:	62e3      	str	r3, [r4, #44]	; 0x2c
    ce5c:	4b04      	ldr	r3, [pc, #16]	; (ce70 <std.isra.0+0x44>)
    ce5e:	6323      	str	r3, [r4, #48]	; 0x30
    ce60:	bd10      	pop	{r4, pc}
    ce62:	46c0      	nop			; (mov r8, r8)
    ce64:	0000dafd 	.word	0x0000dafd
    ce68:	0000db25 	.word	0x0000db25
    ce6c:	0000db5d 	.word	0x0000db5d
    ce70:	0000db89 	.word	0x0000db89

0000ce74 <__sfmoreglue>:
    ce74:	b570      	push	{r4, r5, r6, lr}
    ce76:	2568      	movs	r5, #104	; 0x68
    ce78:	1e4a      	subs	r2, r1, #1
    ce7a:	4355      	muls	r5, r2
    ce7c:	000e      	movs	r6, r1
    ce7e:	0029      	movs	r1, r5
    ce80:	3174      	adds	r1, #116	; 0x74
    ce82:	f000 f963 	bl	d14c <_malloc_r>
    ce86:	1e04      	subs	r4, r0, #0
    ce88:	d008      	beq.n	ce9c <__sfmoreglue+0x28>
    ce8a:	2100      	movs	r1, #0
    ce8c:	002a      	movs	r2, r5
    ce8e:	6001      	str	r1, [r0, #0]
    ce90:	6046      	str	r6, [r0, #4]
    ce92:	300c      	adds	r0, #12
    ce94:	60a0      	str	r0, [r4, #8]
    ce96:	3268      	adds	r2, #104	; 0x68
    ce98:	f7ff fc8a 	bl	c7b0 <memset>
    ce9c:	0020      	movs	r0, r4
    ce9e:	bd70      	pop	{r4, r5, r6, pc}

0000cea0 <__sinit>:
    cea0:	6983      	ldr	r3, [r0, #24]
    cea2:	b513      	push	{r0, r1, r4, lr}
    cea4:	0004      	movs	r4, r0
    cea6:	2b00      	cmp	r3, #0
    cea8:	d128      	bne.n	cefc <__sinit+0x5c>
    ceaa:	6483      	str	r3, [r0, #72]	; 0x48
    ceac:	64c3      	str	r3, [r0, #76]	; 0x4c
    ceae:	6503      	str	r3, [r0, #80]	; 0x50
    ceb0:	4b13      	ldr	r3, [pc, #76]	; (cf00 <__sinit+0x60>)
    ceb2:	4a14      	ldr	r2, [pc, #80]	; (cf04 <__sinit+0x64>)
    ceb4:	681b      	ldr	r3, [r3, #0]
    ceb6:	6282      	str	r2, [r0, #40]	; 0x28
    ceb8:	9301      	str	r3, [sp, #4]
    ceba:	4298      	cmp	r0, r3
    cebc:	d101      	bne.n	cec2 <__sinit+0x22>
    cebe:	2301      	movs	r3, #1
    cec0:	6183      	str	r3, [r0, #24]
    cec2:	0020      	movs	r0, r4
    cec4:	f000 f820 	bl	cf08 <__sfp>
    cec8:	6060      	str	r0, [r4, #4]
    ceca:	0020      	movs	r0, r4
    cecc:	f000 f81c 	bl	cf08 <__sfp>
    ced0:	60a0      	str	r0, [r4, #8]
    ced2:	0020      	movs	r0, r4
    ced4:	f000 f818 	bl	cf08 <__sfp>
    ced8:	2200      	movs	r2, #0
    ceda:	60e0      	str	r0, [r4, #12]
    cedc:	2104      	movs	r1, #4
    cede:	6860      	ldr	r0, [r4, #4]
    cee0:	f7ff ffa4 	bl	ce2c <std.isra.0>
    cee4:	2201      	movs	r2, #1
    cee6:	2109      	movs	r1, #9
    cee8:	68a0      	ldr	r0, [r4, #8]
    ceea:	f7ff ff9f 	bl	ce2c <std.isra.0>
    ceee:	2202      	movs	r2, #2
    cef0:	2112      	movs	r1, #18
    cef2:	68e0      	ldr	r0, [r4, #12]
    cef4:	f7ff ff9a 	bl	ce2c <std.isra.0>
    cef8:	2301      	movs	r3, #1
    cefa:	61a3      	str	r3, [r4, #24]
    cefc:	bd13      	pop	{r0, r1, r4, pc}
    cefe:	46c0      	nop			; (mov r8, r8)
    cf00:	0000ebdc 	.word	0x0000ebdc
    cf04:	0000ce1d 	.word	0x0000ce1d

0000cf08 <__sfp>:
    cf08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cf0a:	4b1e      	ldr	r3, [pc, #120]	; (cf84 <__sfp+0x7c>)
    cf0c:	0007      	movs	r7, r0
    cf0e:	681e      	ldr	r6, [r3, #0]
    cf10:	69b3      	ldr	r3, [r6, #24]
    cf12:	2b00      	cmp	r3, #0
    cf14:	d102      	bne.n	cf1c <__sfp+0x14>
    cf16:	0030      	movs	r0, r6
    cf18:	f7ff ffc2 	bl	cea0 <__sinit>
    cf1c:	3648      	adds	r6, #72	; 0x48
    cf1e:	68b4      	ldr	r4, [r6, #8]
    cf20:	6873      	ldr	r3, [r6, #4]
    cf22:	3b01      	subs	r3, #1
    cf24:	d504      	bpl.n	cf30 <__sfp+0x28>
    cf26:	6833      	ldr	r3, [r6, #0]
    cf28:	2b00      	cmp	r3, #0
    cf2a:	d007      	beq.n	cf3c <__sfp+0x34>
    cf2c:	6836      	ldr	r6, [r6, #0]
    cf2e:	e7f6      	b.n	cf1e <__sfp+0x16>
    cf30:	220c      	movs	r2, #12
    cf32:	5ea5      	ldrsh	r5, [r4, r2]
    cf34:	2d00      	cmp	r5, #0
    cf36:	d00d      	beq.n	cf54 <__sfp+0x4c>
    cf38:	3468      	adds	r4, #104	; 0x68
    cf3a:	e7f2      	b.n	cf22 <__sfp+0x1a>
    cf3c:	2104      	movs	r1, #4
    cf3e:	0038      	movs	r0, r7
    cf40:	f7ff ff98 	bl	ce74 <__sfmoreglue>
    cf44:	6030      	str	r0, [r6, #0]
    cf46:	2800      	cmp	r0, #0
    cf48:	d1f0      	bne.n	cf2c <__sfp+0x24>
    cf4a:	230c      	movs	r3, #12
    cf4c:	0004      	movs	r4, r0
    cf4e:	603b      	str	r3, [r7, #0]
    cf50:	0020      	movs	r0, r4
    cf52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cf54:	2301      	movs	r3, #1
    cf56:	0020      	movs	r0, r4
    cf58:	425b      	negs	r3, r3
    cf5a:	81e3      	strh	r3, [r4, #14]
    cf5c:	3302      	adds	r3, #2
    cf5e:	81a3      	strh	r3, [r4, #12]
    cf60:	6665      	str	r5, [r4, #100]	; 0x64
    cf62:	6025      	str	r5, [r4, #0]
    cf64:	60a5      	str	r5, [r4, #8]
    cf66:	6065      	str	r5, [r4, #4]
    cf68:	6125      	str	r5, [r4, #16]
    cf6a:	6165      	str	r5, [r4, #20]
    cf6c:	61a5      	str	r5, [r4, #24]
    cf6e:	2208      	movs	r2, #8
    cf70:	0029      	movs	r1, r5
    cf72:	305c      	adds	r0, #92	; 0x5c
    cf74:	f7ff fc1c 	bl	c7b0 <memset>
    cf78:	6365      	str	r5, [r4, #52]	; 0x34
    cf7a:	63a5      	str	r5, [r4, #56]	; 0x38
    cf7c:	64a5      	str	r5, [r4, #72]	; 0x48
    cf7e:	64e5      	str	r5, [r4, #76]	; 0x4c
    cf80:	e7e6      	b.n	cf50 <__sfp+0x48>
    cf82:	46c0      	nop			; (mov r8, r8)
    cf84:	0000ebdc 	.word	0x0000ebdc

0000cf88 <_fwalk_reent>:
    cf88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    cf8a:	0004      	movs	r4, r0
    cf8c:	0007      	movs	r7, r0
    cf8e:	2600      	movs	r6, #0
    cf90:	9101      	str	r1, [sp, #4]
    cf92:	3448      	adds	r4, #72	; 0x48
    cf94:	2c00      	cmp	r4, #0
    cf96:	d101      	bne.n	cf9c <_fwalk_reent+0x14>
    cf98:	0030      	movs	r0, r6
    cf9a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    cf9c:	6863      	ldr	r3, [r4, #4]
    cf9e:	68a5      	ldr	r5, [r4, #8]
    cfa0:	9300      	str	r3, [sp, #0]
    cfa2:	9b00      	ldr	r3, [sp, #0]
    cfa4:	3b01      	subs	r3, #1
    cfa6:	9300      	str	r3, [sp, #0]
    cfa8:	d501      	bpl.n	cfae <_fwalk_reent+0x26>
    cfaa:	6824      	ldr	r4, [r4, #0]
    cfac:	e7f2      	b.n	cf94 <_fwalk_reent+0xc>
    cfae:	89ab      	ldrh	r3, [r5, #12]
    cfb0:	2b01      	cmp	r3, #1
    cfb2:	d908      	bls.n	cfc6 <_fwalk_reent+0x3e>
    cfb4:	220e      	movs	r2, #14
    cfb6:	5eab      	ldrsh	r3, [r5, r2]
    cfb8:	3301      	adds	r3, #1
    cfba:	d004      	beq.n	cfc6 <_fwalk_reent+0x3e>
    cfbc:	0029      	movs	r1, r5
    cfbe:	0038      	movs	r0, r7
    cfc0:	9b01      	ldr	r3, [sp, #4]
    cfc2:	4798      	blx	r3
    cfc4:	4306      	orrs	r6, r0
    cfc6:	3568      	adds	r5, #104	; 0x68
    cfc8:	e7eb      	b.n	cfa2 <_fwalk_reent+0x1a>
	...

0000cfcc <__swhatbuf_r>:
    cfcc:	b570      	push	{r4, r5, r6, lr}
    cfce:	000e      	movs	r6, r1
    cfd0:	001d      	movs	r5, r3
    cfd2:	230e      	movs	r3, #14
    cfd4:	5ec9      	ldrsh	r1, [r1, r3]
    cfd6:	b090      	sub	sp, #64	; 0x40
    cfd8:	0014      	movs	r4, r2
    cfda:	2900      	cmp	r1, #0
    cfdc:	da07      	bge.n	cfee <__swhatbuf_r+0x22>
    cfde:	2300      	movs	r3, #0
    cfe0:	602b      	str	r3, [r5, #0]
    cfe2:	89b3      	ldrh	r3, [r6, #12]
    cfe4:	061b      	lsls	r3, r3, #24
    cfe6:	d411      	bmi.n	d00c <__swhatbuf_r+0x40>
    cfe8:	2380      	movs	r3, #128	; 0x80
    cfea:	00db      	lsls	r3, r3, #3
    cfec:	e00f      	b.n	d00e <__swhatbuf_r+0x42>
    cfee:	aa01      	add	r2, sp, #4
    cff0:	f000 fdf6 	bl	dbe0 <_fstat_r>
    cff4:	2800      	cmp	r0, #0
    cff6:	dbf2      	blt.n	cfde <__swhatbuf_r+0x12>
    cff8:	22f0      	movs	r2, #240	; 0xf0
    cffa:	9b02      	ldr	r3, [sp, #8]
    cffc:	0212      	lsls	r2, r2, #8
    cffe:	4013      	ands	r3, r2
    d000:	4a05      	ldr	r2, [pc, #20]	; (d018 <__swhatbuf_r+0x4c>)
    d002:	189b      	adds	r3, r3, r2
    d004:	425a      	negs	r2, r3
    d006:	4153      	adcs	r3, r2
    d008:	602b      	str	r3, [r5, #0]
    d00a:	e7ed      	b.n	cfe8 <__swhatbuf_r+0x1c>
    d00c:	2340      	movs	r3, #64	; 0x40
    d00e:	2000      	movs	r0, #0
    d010:	6023      	str	r3, [r4, #0]
    d012:	b010      	add	sp, #64	; 0x40
    d014:	bd70      	pop	{r4, r5, r6, pc}
    d016:	46c0      	nop			; (mov r8, r8)
    d018:	ffffe000 	.word	0xffffe000

0000d01c <__smakebuf_r>:
    d01c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d01e:	2602      	movs	r6, #2
    d020:	898b      	ldrh	r3, [r1, #12]
    d022:	0005      	movs	r5, r0
    d024:	000c      	movs	r4, r1
    d026:	4233      	tst	r3, r6
    d028:	d006      	beq.n	d038 <__smakebuf_r+0x1c>
    d02a:	0023      	movs	r3, r4
    d02c:	3347      	adds	r3, #71	; 0x47
    d02e:	6023      	str	r3, [r4, #0]
    d030:	6123      	str	r3, [r4, #16]
    d032:	2301      	movs	r3, #1
    d034:	6163      	str	r3, [r4, #20]
    d036:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    d038:	ab01      	add	r3, sp, #4
    d03a:	466a      	mov	r2, sp
    d03c:	f7ff ffc6 	bl	cfcc <__swhatbuf_r>
    d040:	9900      	ldr	r1, [sp, #0]
    d042:	0007      	movs	r7, r0
    d044:	0028      	movs	r0, r5
    d046:	f000 f881 	bl	d14c <_malloc_r>
    d04a:	2800      	cmp	r0, #0
    d04c:	d108      	bne.n	d060 <__smakebuf_r+0x44>
    d04e:	220c      	movs	r2, #12
    d050:	5ea3      	ldrsh	r3, [r4, r2]
    d052:	059a      	lsls	r2, r3, #22
    d054:	d4ef      	bmi.n	d036 <__smakebuf_r+0x1a>
    d056:	2203      	movs	r2, #3
    d058:	4393      	bics	r3, r2
    d05a:	431e      	orrs	r6, r3
    d05c:	81a6      	strh	r6, [r4, #12]
    d05e:	e7e4      	b.n	d02a <__smakebuf_r+0xe>
    d060:	4b0f      	ldr	r3, [pc, #60]	; (d0a0 <__smakebuf_r+0x84>)
    d062:	62ab      	str	r3, [r5, #40]	; 0x28
    d064:	2380      	movs	r3, #128	; 0x80
    d066:	89a2      	ldrh	r2, [r4, #12]
    d068:	6020      	str	r0, [r4, #0]
    d06a:	4313      	orrs	r3, r2
    d06c:	81a3      	strh	r3, [r4, #12]
    d06e:	9b00      	ldr	r3, [sp, #0]
    d070:	6120      	str	r0, [r4, #16]
    d072:	6163      	str	r3, [r4, #20]
    d074:	9b01      	ldr	r3, [sp, #4]
    d076:	2b00      	cmp	r3, #0
    d078:	d00d      	beq.n	d096 <__smakebuf_r+0x7a>
    d07a:	230e      	movs	r3, #14
    d07c:	5ee1      	ldrsh	r1, [r4, r3]
    d07e:	0028      	movs	r0, r5
    d080:	f000 fdc0 	bl	dc04 <_isatty_r>
    d084:	2800      	cmp	r0, #0
    d086:	d006      	beq.n	d096 <__smakebuf_r+0x7a>
    d088:	2203      	movs	r2, #3
    d08a:	89a3      	ldrh	r3, [r4, #12]
    d08c:	4393      	bics	r3, r2
    d08e:	001a      	movs	r2, r3
    d090:	2301      	movs	r3, #1
    d092:	4313      	orrs	r3, r2
    d094:	81a3      	strh	r3, [r4, #12]
    d096:	89a0      	ldrh	r0, [r4, #12]
    d098:	4338      	orrs	r0, r7
    d09a:	81a0      	strh	r0, [r4, #12]
    d09c:	e7cb      	b.n	d036 <__smakebuf_r+0x1a>
    d09e:	46c0      	nop			; (mov r8, r8)
    d0a0:	0000ce1d 	.word	0x0000ce1d

0000d0a4 <malloc>:
    d0a4:	b510      	push	{r4, lr}
    d0a6:	4b03      	ldr	r3, [pc, #12]	; (d0b4 <malloc+0x10>)
    d0a8:	0001      	movs	r1, r0
    d0aa:	6818      	ldr	r0, [r3, #0]
    d0ac:	f000 f84e 	bl	d14c <_malloc_r>
    d0b0:	bd10      	pop	{r4, pc}
    d0b2:	46c0      	nop			; (mov r8, r8)
    d0b4:	200000d8 	.word	0x200000d8

0000d0b8 <_free_r>:
    d0b8:	b570      	push	{r4, r5, r6, lr}
    d0ba:	0005      	movs	r5, r0
    d0bc:	2900      	cmp	r1, #0
    d0be:	d010      	beq.n	d0e2 <_free_r+0x2a>
    d0c0:	1f0c      	subs	r4, r1, #4
    d0c2:	6823      	ldr	r3, [r4, #0]
    d0c4:	2b00      	cmp	r3, #0
    d0c6:	da00      	bge.n	d0ca <_free_r+0x12>
    d0c8:	18e4      	adds	r4, r4, r3
    d0ca:	0028      	movs	r0, r5
    d0cc:	f000 fddd 	bl	dc8a <__malloc_lock>
    d0d0:	4a1d      	ldr	r2, [pc, #116]	; (d148 <_free_r+0x90>)
    d0d2:	6813      	ldr	r3, [r2, #0]
    d0d4:	2b00      	cmp	r3, #0
    d0d6:	d105      	bne.n	d0e4 <_free_r+0x2c>
    d0d8:	6063      	str	r3, [r4, #4]
    d0da:	6014      	str	r4, [r2, #0]
    d0dc:	0028      	movs	r0, r5
    d0de:	f000 fdd5 	bl	dc8c <__malloc_unlock>
    d0e2:	bd70      	pop	{r4, r5, r6, pc}
    d0e4:	42a3      	cmp	r3, r4
    d0e6:	d909      	bls.n	d0fc <_free_r+0x44>
    d0e8:	6821      	ldr	r1, [r4, #0]
    d0ea:	1860      	adds	r0, r4, r1
    d0ec:	4283      	cmp	r3, r0
    d0ee:	d1f3      	bne.n	d0d8 <_free_r+0x20>
    d0f0:	6818      	ldr	r0, [r3, #0]
    d0f2:	685b      	ldr	r3, [r3, #4]
    d0f4:	1841      	adds	r1, r0, r1
    d0f6:	6021      	str	r1, [r4, #0]
    d0f8:	e7ee      	b.n	d0d8 <_free_r+0x20>
    d0fa:	0013      	movs	r3, r2
    d0fc:	685a      	ldr	r2, [r3, #4]
    d0fe:	2a00      	cmp	r2, #0
    d100:	d001      	beq.n	d106 <_free_r+0x4e>
    d102:	42a2      	cmp	r2, r4
    d104:	d9f9      	bls.n	d0fa <_free_r+0x42>
    d106:	6819      	ldr	r1, [r3, #0]
    d108:	1858      	adds	r0, r3, r1
    d10a:	42a0      	cmp	r0, r4
    d10c:	d10b      	bne.n	d126 <_free_r+0x6e>
    d10e:	6820      	ldr	r0, [r4, #0]
    d110:	1809      	adds	r1, r1, r0
    d112:	1858      	adds	r0, r3, r1
    d114:	6019      	str	r1, [r3, #0]
    d116:	4282      	cmp	r2, r0
    d118:	d1e0      	bne.n	d0dc <_free_r+0x24>
    d11a:	6810      	ldr	r0, [r2, #0]
    d11c:	6852      	ldr	r2, [r2, #4]
    d11e:	1841      	adds	r1, r0, r1
    d120:	6019      	str	r1, [r3, #0]
    d122:	605a      	str	r2, [r3, #4]
    d124:	e7da      	b.n	d0dc <_free_r+0x24>
    d126:	42a0      	cmp	r0, r4
    d128:	d902      	bls.n	d130 <_free_r+0x78>
    d12a:	230c      	movs	r3, #12
    d12c:	602b      	str	r3, [r5, #0]
    d12e:	e7d5      	b.n	d0dc <_free_r+0x24>
    d130:	6821      	ldr	r1, [r4, #0]
    d132:	1860      	adds	r0, r4, r1
    d134:	4282      	cmp	r2, r0
    d136:	d103      	bne.n	d140 <_free_r+0x88>
    d138:	6810      	ldr	r0, [r2, #0]
    d13a:	6852      	ldr	r2, [r2, #4]
    d13c:	1841      	adds	r1, r0, r1
    d13e:	6021      	str	r1, [r4, #0]
    d140:	6062      	str	r2, [r4, #4]
    d142:	605c      	str	r4, [r3, #4]
    d144:	e7ca      	b.n	d0dc <_free_r+0x24>
    d146:	46c0      	nop			; (mov r8, r8)
    d148:	200009f8 	.word	0x200009f8

0000d14c <_malloc_r>:
    d14c:	2303      	movs	r3, #3
    d14e:	b570      	push	{r4, r5, r6, lr}
    d150:	1ccd      	adds	r5, r1, #3
    d152:	439d      	bics	r5, r3
    d154:	3508      	adds	r5, #8
    d156:	0006      	movs	r6, r0
    d158:	2d0c      	cmp	r5, #12
    d15a:	d21e      	bcs.n	d19a <_malloc_r+0x4e>
    d15c:	250c      	movs	r5, #12
    d15e:	42a9      	cmp	r1, r5
    d160:	d81d      	bhi.n	d19e <_malloc_r+0x52>
    d162:	0030      	movs	r0, r6
    d164:	f000 fd91 	bl	dc8a <__malloc_lock>
    d168:	4a25      	ldr	r2, [pc, #148]	; (d200 <_malloc_r+0xb4>)
    d16a:	6814      	ldr	r4, [r2, #0]
    d16c:	0021      	movs	r1, r4
    d16e:	2900      	cmp	r1, #0
    d170:	d119      	bne.n	d1a6 <_malloc_r+0x5a>
    d172:	4c24      	ldr	r4, [pc, #144]	; (d204 <_malloc_r+0xb8>)
    d174:	6823      	ldr	r3, [r4, #0]
    d176:	2b00      	cmp	r3, #0
    d178:	d103      	bne.n	d182 <_malloc_r+0x36>
    d17a:	0030      	movs	r0, r6
    d17c:	f000 fcac 	bl	dad8 <_sbrk_r>
    d180:	6020      	str	r0, [r4, #0]
    d182:	0029      	movs	r1, r5
    d184:	0030      	movs	r0, r6
    d186:	f000 fca7 	bl	dad8 <_sbrk_r>
    d18a:	1c43      	adds	r3, r0, #1
    d18c:	d12c      	bne.n	d1e8 <_malloc_r+0x9c>
    d18e:	230c      	movs	r3, #12
    d190:	0030      	movs	r0, r6
    d192:	6033      	str	r3, [r6, #0]
    d194:	f000 fd7a 	bl	dc8c <__malloc_unlock>
    d198:	e003      	b.n	d1a2 <_malloc_r+0x56>
    d19a:	2d00      	cmp	r5, #0
    d19c:	dadf      	bge.n	d15e <_malloc_r+0x12>
    d19e:	230c      	movs	r3, #12
    d1a0:	6033      	str	r3, [r6, #0]
    d1a2:	2000      	movs	r0, #0
    d1a4:	bd70      	pop	{r4, r5, r6, pc}
    d1a6:	680b      	ldr	r3, [r1, #0]
    d1a8:	1b5b      	subs	r3, r3, r5
    d1aa:	d41a      	bmi.n	d1e2 <_malloc_r+0x96>
    d1ac:	2b0b      	cmp	r3, #11
    d1ae:	d903      	bls.n	d1b8 <_malloc_r+0x6c>
    d1b0:	600b      	str	r3, [r1, #0]
    d1b2:	18cc      	adds	r4, r1, r3
    d1b4:	6025      	str	r5, [r4, #0]
    d1b6:	e003      	b.n	d1c0 <_malloc_r+0x74>
    d1b8:	428c      	cmp	r4, r1
    d1ba:	d10e      	bne.n	d1da <_malloc_r+0x8e>
    d1bc:	6863      	ldr	r3, [r4, #4]
    d1be:	6013      	str	r3, [r2, #0]
    d1c0:	0030      	movs	r0, r6
    d1c2:	f000 fd63 	bl	dc8c <__malloc_unlock>
    d1c6:	0020      	movs	r0, r4
    d1c8:	2207      	movs	r2, #7
    d1ca:	300b      	adds	r0, #11
    d1cc:	1d23      	adds	r3, r4, #4
    d1ce:	4390      	bics	r0, r2
    d1d0:	1ac3      	subs	r3, r0, r3
    d1d2:	d0e7      	beq.n	d1a4 <_malloc_r+0x58>
    d1d4:	425a      	negs	r2, r3
    d1d6:	50e2      	str	r2, [r4, r3]
    d1d8:	e7e4      	b.n	d1a4 <_malloc_r+0x58>
    d1da:	684b      	ldr	r3, [r1, #4]
    d1dc:	6063      	str	r3, [r4, #4]
    d1de:	000c      	movs	r4, r1
    d1e0:	e7ee      	b.n	d1c0 <_malloc_r+0x74>
    d1e2:	000c      	movs	r4, r1
    d1e4:	6849      	ldr	r1, [r1, #4]
    d1e6:	e7c2      	b.n	d16e <_malloc_r+0x22>
    d1e8:	2303      	movs	r3, #3
    d1ea:	1cc4      	adds	r4, r0, #3
    d1ec:	439c      	bics	r4, r3
    d1ee:	42a0      	cmp	r0, r4
    d1f0:	d0e0      	beq.n	d1b4 <_malloc_r+0x68>
    d1f2:	1a21      	subs	r1, r4, r0
    d1f4:	0030      	movs	r0, r6
    d1f6:	f000 fc6f 	bl	dad8 <_sbrk_r>
    d1fa:	1c43      	adds	r3, r0, #1
    d1fc:	d1da      	bne.n	d1b4 <_malloc_r+0x68>
    d1fe:	e7c6      	b.n	d18e <_malloc_r+0x42>
    d200:	200009f8 	.word	0x200009f8
    d204:	200009fc 	.word	0x200009fc

0000d208 <__ssputs_r>:
    d208:	b5f0      	push	{r4, r5, r6, r7, lr}
    d20a:	688e      	ldr	r6, [r1, #8]
    d20c:	b085      	sub	sp, #20
    d20e:	0007      	movs	r7, r0
    d210:	000c      	movs	r4, r1
    d212:	9203      	str	r2, [sp, #12]
    d214:	9301      	str	r3, [sp, #4]
    d216:	429e      	cmp	r6, r3
    d218:	d839      	bhi.n	d28e <__ssputs_r+0x86>
    d21a:	2390      	movs	r3, #144	; 0x90
    d21c:	898a      	ldrh	r2, [r1, #12]
    d21e:	00db      	lsls	r3, r3, #3
    d220:	421a      	tst	r2, r3
    d222:	d034      	beq.n	d28e <__ssputs_r+0x86>
    d224:	2503      	movs	r5, #3
    d226:	6909      	ldr	r1, [r1, #16]
    d228:	6823      	ldr	r3, [r4, #0]
    d22a:	1a5b      	subs	r3, r3, r1
    d22c:	9302      	str	r3, [sp, #8]
    d22e:	6963      	ldr	r3, [r4, #20]
    d230:	9802      	ldr	r0, [sp, #8]
    d232:	435d      	muls	r5, r3
    d234:	0feb      	lsrs	r3, r5, #31
    d236:	195d      	adds	r5, r3, r5
    d238:	9b01      	ldr	r3, [sp, #4]
    d23a:	106d      	asrs	r5, r5, #1
    d23c:	3301      	adds	r3, #1
    d23e:	181b      	adds	r3, r3, r0
    d240:	42ab      	cmp	r3, r5
    d242:	d900      	bls.n	d246 <__ssputs_r+0x3e>
    d244:	001d      	movs	r5, r3
    d246:	0553      	lsls	r3, r2, #21
    d248:	d532      	bpl.n	d2b0 <__ssputs_r+0xa8>
    d24a:	0029      	movs	r1, r5
    d24c:	0038      	movs	r0, r7
    d24e:	f7ff ff7d 	bl	d14c <_malloc_r>
    d252:	1e06      	subs	r6, r0, #0
    d254:	d109      	bne.n	d26a <__ssputs_r+0x62>
    d256:	230c      	movs	r3, #12
    d258:	603b      	str	r3, [r7, #0]
    d25a:	2340      	movs	r3, #64	; 0x40
    d25c:	2001      	movs	r0, #1
    d25e:	89a2      	ldrh	r2, [r4, #12]
    d260:	4240      	negs	r0, r0
    d262:	4313      	orrs	r3, r2
    d264:	81a3      	strh	r3, [r4, #12]
    d266:	b005      	add	sp, #20
    d268:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d26a:	9a02      	ldr	r2, [sp, #8]
    d26c:	6921      	ldr	r1, [r4, #16]
    d26e:	f7ff fa96 	bl	c79e <memcpy>
    d272:	89a3      	ldrh	r3, [r4, #12]
    d274:	4a14      	ldr	r2, [pc, #80]	; (d2c8 <__ssputs_r+0xc0>)
    d276:	401a      	ands	r2, r3
    d278:	2380      	movs	r3, #128	; 0x80
    d27a:	4313      	orrs	r3, r2
    d27c:	81a3      	strh	r3, [r4, #12]
    d27e:	9b02      	ldr	r3, [sp, #8]
    d280:	6126      	str	r6, [r4, #16]
    d282:	18f6      	adds	r6, r6, r3
    d284:	6026      	str	r6, [r4, #0]
    d286:	6165      	str	r5, [r4, #20]
    d288:	9e01      	ldr	r6, [sp, #4]
    d28a:	1aed      	subs	r5, r5, r3
    d28c:	60a5      	str	r5, [r4, #8]
    d28e:	9b01      	ldr	r3, [sp, #4]
    d290:	42b3      	cmp	r3, r6
    d292:	d200      	bcs.n	d296 <__ssputs_r+0x8e>
    d294:	001e      	movs	r6, r3
    d296:	0032      	movs	r2, r6
    d298:	9903      	ldr	r1, [sp, #12]
    d29a:	6820      	ldr	r0, [r4, #0]
    d29c:	f000 fce3 	bl	dc66 <memmove>
    d2a0:	68a3      	ldr	r3, [r4, #8]
    d2a2:	2000      	movs	r0, #0
    d2a4:	1b9b      	subs	r3, r3, r6
    d2a6:	60a3      	str	r3, [r4, #8]
    d2a8:	6823      	ldr	r3, [r4, #0]
    d2aa:	199e      	adds	r6, r3, r6
    d2ac:	6026      	str	r6, [r4, #0]
    d2ae:	e7da      	b.n	d266 <__ssputs_r+0x5e>
    d2b0:	002a      	movs	r2, r5
    d2b2:	0038      	movs	r0, r7
    d2b4:	f000 fceb 	bl	dc8e <_realloc_r>
    d2b8:	1e06      	subs	r6, r0, #0
    d2ba:	d1e0      	bne.n	d27e <__ssputs_r+0x76>
    d2bc:	6921      	ldr	r1, [r4, #16]
    d2be:	0038      	movs	r0, r7
    d2c0:	f7ff fefa 	bl	d0b8 <_free_r>
    d2c4:	e7c7      	b.n	d256 <__ssputs_r+0x4e>
    d2c6:	46c0      	nop			; (mov r8, r8)
    d2c8:	fffffb7f 	.word	0xfffffb7f

0000d2cc <_svfiprintf_r>:
    d2cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    d2ce:	b09f      	sub	sp, #124	; 0x7c
    d2d0:	9002      	str	r0, [sp, #8]
    d2d2:	9305      	str	r3, [sp, #20]
    d2d4:	898b      	ldrh	r3, [r1, #12]
    d2d6:	000f      	movs	r7, r1
    d2d8:	0016      	movs	r6, r2
    d2da:	061b      	lsls	r3, r3, #24
    d2dc:	d511      	bpl.n	d302 <_svfiprintf_r+0x36>
    d2de:	690b      	ldr	r3, [r1, #16]
    d2e0:	2b00      	cmp	r3, #0
    d2e2:	d10e      	bne.n	d302 <_svfiprintf_r+0x36>
    d2e4:	2140      	movs	r1, #64	; 0x40
    d2e6:	f7ff ff31 	bl	d14c <_malloc_r>
    d2ea:	6038      	str	r0, [r7, #0]
    d2ec:	6138      	str	r0, [r7, #16]
    d2ee:	2800      	cmp	r0, #0
    d2f0:	d105      	bne.n	d2fe <_svfiprintf_r+0x32>
    d2f2:	230c      	movs	r3, #12
    d2f4:	9a02      	ldr	r2, [sp, #8]
    d2f6:	3801      	subs	r0, #1
    d2f8:	6013      	str	r3, [r2, #0]
    d2fa:	b01f      	add	sp, #124	; 0x7c
    d2fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d2fe:	2340      	movs	r3, #64	; 0x40
    d300:	617b      	str	r3, [r7, #20]
    d302:	2300      	movs	r3, #0
    d304:	ad06      	add	r5, sp, #24
    d306:	616b      	str	r3, [r5, #20]
    d308:	3320      	adds	r3, #32
    d30a:	766b      	strb	r3, [r5, #25]
    d30c:	3310      	adds	r3, #16
    d30e:	76ab      	strb	r3, [r5, #26]
    d310:	0034      	movs	r4, r6
    d312:	7823      	ldrb	r3, [r4, #0]
    d314:	2b00      	cmp	r3, #0
    d316:	d147      	bne.n	d3a8 <_svfiprintf_r+0xdc>
    d318:	1ba3      	subs	r3, r4, r6
    d31a:	9304      	str	r3, [sp, #16]
    d31c:	d00d      	beq.n	d33a <_svfiprintf_r+0x6e>
    d31e:	1ba3      	subs	r3, r4, r6
    d320:	0032      	movs	r2, r6
    d322:	0039      	movs	r1, r7
    d324:	9802      	ldr	r0, [sp, #8]
    d326:	f7ff ff6f 	bl	d208 <__ssputs_r>
    d32a:	1c43      	adds	r3, r0, #1
    d32c:	d100      	bne.n	d330 <_svfiprintf_r+0x64>
    d32e:	e0b5      	b.n	d49c <_svfiprintf_r+0x1d0>
    d330:	696a      	ldr	r2, [r5, #20]
    d332:	9b04      	ldr	r3, [sp, #16]
    d334:	4694      	mov	ip, r2
    d336:	4463      	add	r3, ip
    d338:	616b      	str	r3, [r5, #20]
    d33a:	7823      	ldrb	r3, [r4, #0]
    d33c:	2b00      	cmp	r3, #0
    d33e:	d100      	bne.n	d342 <_svfiprintf_r+0x76>
    d340:	e0ac      	b.n	d49c <_svfiprintf_r+0x1d0>
    d342:	2201      	movs	r2, #1
    d344:	2300      	movs	r3, #0
    d346:	4252      	negs	r2, r2
    d348:	606a      	str	r2, [r5, #4]
    d34a:	a902      	add	r1, sp, #8
    d34c:	3254      	adds	r2, #84	; 0x54
    d34e:	1852      	adds	r2, r2, r1
    d350:	3401      	adds	r4, #1
    d352:	602b      	str	r3, [r5, #0]
    d354:	60eb      	str	r3, [r5, #12]
    d356:	60ab      	str	r3, [r5, #8]
    d358:	7013      	strb	r3, [r2, #0]
    d35a:	65ab      	str	r3, [r5, #88]	; 0x58
    d35c:	4e58      	ldr	r6, [pc, #352]	; (d4c0 <_svfiprintf_r+0x1f4>)
    d35e:	2205      	movs	r2, #5
    d360:	7821      	ldrb	r1, [r4, #0]
    d362:	0030      	movs	r0, r6
    d364:	f000 fc74 	bl	dc50 <memchr>
    d368:	1c62      	adds	r2, r4, #1
    d36a:	2800      	cmp	r0, #0
    d36c:	d120      	bne.n	d3b0 <_svfiprintf_r+0xe4>
    d36e:	6829      	ldr	r1, [r5, #0]
    d370:	06cb      	lsls	r3, r1, #27
    d372:	d504      	bpl.n	d37e <_svfiprintf_r+0xb2>
    d374:	2353      	movs	r3, #83	; 0x53
    d376:	ae02      	add	r6, sp, #8
    d378:	3020      	adds	r0, #32
    d37a:	199b      	adds	r3, r3, r6
    d37c:	7018      	strb	r0, [r3, #0]
    d37e:	070b      	lsls	r3, r1, #28
    d380:	d504      	bpl.n	d38c <_svfiprintf_r+0xc0>
    d382:	2353      	movs	r3, #83	; 0x53
    d384:	202b      	movs	r0, #43	; 0x2b
    d386:	ae02      	add	r6, sp, #8
    d388:	199b      	adds	r3, r3, r6
    d38a:	7018      	strb	r0, [r3, #0]
    d38c:	7823      	ldrb	r3, [r4, #0]
    d38e:	2b2a      	cmp	r3, #42	; 0x2a
    d390:	d016      	beq.n	d3c0 <_svfiprintf_r+0xf4>
    d392:	2000      	movs	r0, #0
    d394:	210a      	movs	r1, #10
    d396:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d398:	7822      	ldrb	r2, [r4, #0]
    d39a:	3a30      	subs	r2, #48	; 0x30
    d39c:	2a09      	cmp	r2, #9
    d39e:	d955      	bls.n	d44c <_svfiprintf_r+0x180>
    d3a0:	2800      	cmp	r0, #0
    d3a2:	d015      	beq.n	d3d0 <_svfiprintf_r+0x104>
    d3a4:	9309      	str	r3, [sp, #36]	; 0x24
    d3a6:	e013      	b.n	d3d0 <_svfiprintf_r+0x104>
    d3a8:	2b25      	cmp	r3, #37	; 0x25
    d3aa:	d0b5      	beq.n	d318 <_svfiprintf_r+0x4c>
    d3ac:	3401      	adds	r4, #1
    d3ae:	e7b0      	b.n	d312 <_svfiprintf_r+0x46>
    d3b0:	2301      	movs	r3, #1
    d3b2:	1b80      	subs	r0, r0, r6
    d3b4:	4083      	lsls	r3, r0
    d3b6:	6829      	ldr	r1, [r5, #0]
    d3b8:	0014      	movs	r4, r2
    d3ba:	430b      	orrs	r3, r1
    d3bc:	602b      	str	r3, [r5, #0]
    d3be:	e7cd      	b.n	d35c <_svfiprintf_r+0x90>
    d3c0:	9b05      	ldr	r3, [sp, #20]
    d3c2:	1d18      	adds	r0, r3, #4
    d3c4:	681b      	ldr	r3, [r3, #0]
    d3c6:	9005      	str	r0, [sp, #20]
    d3c8:	2b00      	cmp	r3, #0
    d3ca:	db39      	blt.n	d440 <_svfiprintf_r+0x174>
    d3cc:	9309      	str	r3, [sp, #36]	; 0x24
    d3ce:	0014      	movs	r4, r2
    d3d0:	7823      	ldrb	r3, [r4, #0]
    d3d2:	2b2e      	cmp	r3, #46	; 0x2e
    d3d4:	d10b      	bne.n	d3ee <_svfiprintf_r+0x122>
    d3d6:	7863      	ldrb	r3, [r4, #1]
    d3d8:	1c62      	adds	r2, r4, #1
    d3da:	2b2a      	cmp	r3, #42	; 0x2a
    d3dc:	d13e      	bne.n	d45c <_svfiprintf_r+0x190>
    d3de:	9b05      	ldr	r3, [sp, #20]
    d3e0:	3402      	adds	r4, #2
    d3e2:	1d1a      	adds	r2, r3, #4
    d3e4:	681b      	ldr	r3, [r3, #0]
    d3e6:	9205      	str	r2, [sp, #20]
    d3e8:	2b00      	cmp	r3, #0
    d3ea:	db34      	blt.n	d456 <_svfiprintf_r+0x18a>
    d3ec:	9307      	str	r3, [sp, #28]
    d3ee:	4e35      	ldr	r6, [pc, #212]	; (d4c4 <_svfiprintf_r+0x1f8>)
    d3f0:	7821      	ldrb	r1, [r4, #0]
    d3f2:	2203      	movs	r2, #3
    d3f4:	0030      	movs	r0, r6
    d3f6:	f000 fc2b 	bl	dc50 <memchr>
    d3fa:	2800      	cmp	r0, #0
    d3fc:	d006      	beq.n	d40c <_svfiprintf_r+0x140>
    d3fe:	2340      	movs	r3, #64	; 0x40
    d400:	1b80      	subs	r0, r0, r6
    d402:	4083      	lsls	r3, r0
    d404:	682a      	ldr	r2, [r5, #0]
    d406:	3401      	adds	r4, #1
    d408:	4313      	orrs	r3, r2
    d40a:	602b      	str	r3, [r5, #0]
    d40c:	7821      	ldrb	r1, [r4, #0]
    d40e:	2206      	movs	r2, #6
    d410:	482d      	ldr	r0, [pc, #180]	; (d4c8 <_svfiprintf_r+0x1fc>)
    d412:	1c66      	adds	r6, r4, #1
    d414:	7629      	strb	r1, [r5, #24]
    d416:	f000 fc1b 	bl	dc50 <memchr>
    d41a:	2800      	cmp	r0, #0
    d41c:	d046      	beq.n	d4ac <_svfiprintf_r+0x1e0>
    d41e:	4b2b      	ldr	r3, [pc, #172]	; (d4cc <_svfiprintf_r+0x200>)
    d420:	2b00      	cmp	r3, #0
    d422:	d12f      	bne.n	d484 <_svfiprintf_r+0x1b8>
    d424:	6829      	ldr	r1, [r5, #0]
    d426:	9b05      	ldr	r3, [sp, #20]
    d428:	2207      	movs	r2, #7
    d42a:	05c9      	lsls	r1, r1, #23
    d42c:	d528      	bpl.n	d480 <_svfiprintf_r+0x1b4>
    d42e:	189b      	adds	r3, r3, r2
    d430:	4393      	bics	r3, r2
    d432:	3308      	adds	r3, #8
    d434:	9305      	str	r3, [sp, #20]
    d436:	696b      	ldr	r3, [r5, #20]
    d438:	9a03      	ldr	r2, [sp, #12]
    d43a:	189b      	adds	r3, r3, r2
    d43c:	616b      	str	r3, [r5, #20]
    d43e:	e767      	b.n	d310 <_svfiprintf_r+0x44>
    d440:	425b      	negs	r3, r3
    d442:	60eb      	str	r3, [r5, #12]
    d444:	2302      	movs	r3, #2
    d446:	430b      	orrs	r3, r1
    d448:	602b      	str	r3, [r5, #0]
    d44a:	e7c0      	b.n	d3ce <_svfiprintf_r+0x102>
    d44c:	434b      	muls	r3, r1
    d44e:	3401      	adds	r4, #1
    d450:	189b      	adds	r3, r3, r2
    d452:	2001      	movs	r0, #1
    d454:	e7a0      	b.n	d398 <_svfiprintf_r+0xcc>
    d456:	2301      	movs	r3, #1
    d458:	425b      	negs	r3, r3
    d45a:	e7c7      	b.n	d3ec <_svfiprintf_r+0x120>
    d45c:	2300      	movs	r3, #0
    d45e:	0014      	movs	r4, r2
    d460:	200a      	movs	r0, #10
    d462:	001a      	movs	r2, r3
    d464:	606b      	str	r3, [r5, #4]
    d466:	7821      	ldrb	r1, [r4, #0]
    d468:	3930      	subs	r1, #48	; 0x30
    d46a:	2909      	cmp	r1, #9
    d46c:	d903      	bls.n	d476 <_svfiprintf_r+0x1aa>
    d46e:	2b00      	cmp	r3, #0
    d470:	d0bd      	beq.n	d3ee <_svfiprintf_r+0x122>
    d472:	9207      	str	r2, [sp, #28]
    d474:	e7bb      	b.n	d3ee <_svfiprintf_r+0x122>
    d476:	4342      	muls	r2, r0
    d478:	3401      	adds	r4, #1
    d47a:	1852      	adds	r2, r2, r1
    d47c:	2301      	movs	r3, #1
    d47e:	e7f2      	b.n	d466 <_svfiprintf_r+0x19a>
    d480:	3307      	adds	r3, #7
    d482:	e7d5      	b.n	d430 <_svfiprintf_r+0x164>
    d484:	ab05      	add	r3, sp, #20
    d486:	9300      	str	r3, [sp, #0]
    d488:	003a      	movs	r2, r7
    d48a:	4b11      	ldr	r3, [pc, #68]	; (d4d0 <_svfiprintf_r+0x204>)
    d48c:	0029      	movs	r1, r5
    d48e:	9802      	ldr	r0, [sp, #8]
    d490:	e000      	b.n	d494 <_svfiprintf_r+0x1c8>
    d492:	bf00      	nop
    d494:	9003      	str	r0, [sp, #12]
    d496:	9b03      	ldr	r3, [sp, #12]
    d498:	3301      	adds	r3, #1
    d49a:	d1cc      	bne.n	d436 <_svfiprintf_r+0x16a>
    d49c:	89bb      	ldrh	r3, [r7, #12]
    d49e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d4a0:	065b      	lsls	r3, r3, #25
    d4a2:	d400      	bmi.n	d4a6 <_svfiprintf_r+0x1da>
    d4a4:	e729      	b.n	d2fa <_svfiprintf_r+0x2e>
    d4a6:	2001      	movs	r0, #1
    d4a8:	4240      	negs	r0, r0
    d4aa:	e726      	b.n	d2fa <_svfiprintf_r+0x2e>
    d4ac:	ab05      	add	r3, sp, #20
    d4ae:	9300      	str	r3, [sp, #0]
    d4b0:	003a      	movs	r2, r7
    d4b2:	4b07      	ldr	r3, [pc, #28]	; (d4d0 <_svfiprintf_r+0x204>)
    d4b4:	0029      	movs	r1, r5
    d4b6:	9802      	ldr	r0, [sp, #8]
    d4b8:	f000 f9be 	bl	d838 <_printf_i>
    d4bc:	e7ea      	b.n	d494 <_svfiprintf_r+0x1c8>
    d4be:	46c0      	nop			; (mov r8, r8)
    d4c0:	0000ec40 	.word	0x0000ec40
    d4c4:	0000ec46 	.word	0x0000ec46
    d4c8:	0000ec4a 	.word	0x0000ec4a
    d4cc:	00000000 	.word	0x00000000
    d4d0:	0000d209 	.word	0x0000d209

0000d4d4 <__sfputc_r>:
    d4d4:	6893      	ldr	r3, [r2, #8]
    d4d6:	b510      	push	{r4, lr}
    d4d8:	3b01      	subs	r3, #1
    d4da:	6093      	str	r3, [r2, #8]
    d4dc:	2b00      	cmp	r3, #0
    d4de:	da05      	bge.n	d4ec <__sfputc_r+0x18>
    d4e0:	6994      	ldr	r4, [r2, #24]
    d4e2:	42a3      	cmp	r3, r4
    d4e4:	db08      	blt.n	d4f8 <__sfputc_r+0x24>
    d4e6:	b2cb      	uxtb	r3, r1
    d4e8:	2b0a      	cmp	r3, #10
    d4ea:	d005      	beq.n	d4f8 <__sfputc_r+0x24>
    d4ec:	6813      	ldr	r3, [r2, #0]
    d4ee:	1c58      	adds	r0, r3, #1
    d4f0:	6010      	str	r0, [r2, #0]
    d4f2:	7019      	strb	r1, [r3, #0]
    d4f4:	b2c8      	uxtb	r0, r1
    d4f6:	bd10      	pop	{r4, pc}
    d4f8:	f7ff fb0e 	bl	cb18 <__swbuf_r>
    d4fc:	e7fb      	b.n	d4f6 <__sfputc_r+0x22>

0000d4fe <__sfputs_r>:
    d4fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d500:	0006      	movs	r6, r0
    d502:	000f      	movs	r7, r1
    d504:	0014      	movs	r4, r2
    d506:	18d5      	adds	r5, r2, r3
    d508:	42ac      	cmp	r4, r5
    d50a:	d101      	bne.n	d510 <__sfputs_r+0x12>
    d50c:	2000      	movs	r0, #0
    d50e:	e007      	b.n	d520 <__sfputs_r+0x22>
    d510:	7821      	ldrb	r1, [r4, #0]
    d512:	003a      	movs	r2, r7
    d514:	0030      	movs	r0, r6
    d516:	f7ff ffdd 	bl	d4d4 <__sfputc_r>
    d51a:	3401      	adds	r4, #1
    d51c:	1c43      	adds	r3, r0, #1
    d51e:	d1f3      	bne.n	d508 <__sfputs_r+0xa>
    d520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000d524 <_vfiprintf_r>:
    d524:	b5f0      	push	{r4, r5, r6, r7, lr}
    d526:	b09f      	sub	sp, #124	; 0x7c
    d528:	0006      	movs	r6, r0
    d52a:	000f      	movs	r7, r1
    d52c:	0014      	movs	r4, r2
    d52e:	9305      	str	r3, [sp, #20]
    d530:	2800      	cmp	r0, #0
    d532:	d004      	beq.n	d53e <_vfiprintf_r+0x1a>
    d534:	6983      	ldr	r3, [r0, #24]
    d536:	2b00      	cmp	r3, #0
    d538:	d101      	bne.n	d53e <_vfiprintf_r+0x1a>
    d53a:	f7ff fcb1 	bl	cea0 <__sinit>
    d53e:	4b7f      	ldr	r3, [pc, #508]	; (d73c <_vfiprintf_r+0x218>)
    d540:	429f      	cmp	r7, r3
    d542:	d15c      	bne.n	d5fe <_vfiprintf_r+0xda>
    d544:	6877      	ldr	r7, [r6, #4]
    d546:	89bb      	ldrh	r3, [r7, #12]
    d548:	071b      	lsls	r3, r3, #28
    d54a:	d562      	bpl.n	d612 <_vfiprintf_r+0xee>
    d54c:	693b      	ldr	r3, [r7, #16]
    d54e:	2b00      	cmp	r3, #0
    d550:	d05f      	beq.n	d612 <_vfiprintf_r+0xee>
    d552:	2300      	movs	r3, #0
    d554:	ad06      	add	r5, sp, #24
    d556:	616b      	str	r3, [r5, #20]
    d558:	3320      	adds	r3, #32
    d55a:	766b      	strb	r3, [r5, #25]
    d55c:	3310      	adds	r3, #16
    d55e:	76ab      	strb	r3, [r5, #26]
    d560:	9402      	str	r4, [sp, #8]
    d562:	9c02      	ldr	r4, [sp, #8]
    d564:	7823      	ldrb	r3, [r4, #0]
    d566:	2b00      	cmp	r3, #0
    d568:	d15d      	bne.n	d626 <_vfiprintf_r+0x102>
    d56a:	9b02      	ldr	r3, [sp, #8]
    d56c:	1ae3      	subs	r3, r4, r3
    d56e:	9304      	str	r3, [sp, #16]
    d570:	d00d      	beq.n	d58e <_vfiprintf_r+0x6a>
    d572:	9b04      	ldr	r3, [sp, #16]
    d574:	9a02      	ldr	r2, [sp, #8]
    d576:	0039      	movs	r1, r7
    d578:	0030      	movs	r0, r6
    d57a:	f7ff ffc0 	bl	d4fe <__sfputs_r>
    d57e:	1c43      	adds	r3, r0, #1
    d580:	d100      	bne.n	d584 <_vfiprintf_r+0x60>
    d582:	e0cc      	b.n	d71e <_vfiprintf_r+0x1fa>
    d584:	696a      	ldr	r2, [r5, #20]
    d586:	9b04      	ldr	r3, [sp, #16]
    d588:	4694      	mov	ip, r2
    d58a:	4463      	add	r3, ip
    d58c:	616b      	str	r3, [r5, #20]
    d58e:	7823      	ldrb	r3, [r4, #0]
    d590:	2b00      	cmp	r3, #0
    d592:	d100      	bne.n	d596 <_vfiprintf_r+0x72>
    d594:	e0c3      	b.n	d71e <_vfiprintf_r+0x1fa>
    d596:	2201      	movs	r2, #1
    d598:	2300      	movs	r3, #0
    d59a:	4252      	negs	r2, r2
    d59c:	606a      	str	r2, [r5, #4]
    d59e:	a902      	add	r1, sp, #8
    d5a0:	3254      	adds	r2, #84	; 0x54
    d5a2:	1852      	adds	r2, r2, r1
    d5a4:	3401      	adds	r4, #1
    d5a6:	602b      	str	r3, [r5, #0]
    d5a8:	60eb      	str	r3, [r5, #12]
    d5aa:	60ab      	str	r3, [r5, #8]
    d5ac:	7013      	strb	r3, [r2, #0]
    d5ae:	65ab      	str	r3, [r5, #88]	; 0x58
    d5b0:	7821      	ldrb	r1, [r4, #0]
    d5b2:	2205      	movs	r2, #5
    d5b4:	4862      	ldr	r0, [pc, #392]	; (d740 <_vfiprintf_r+0x21c>)
    d5b6:	f000 fb4b 	bl	dc50 <memchr>
    d5ba:	1c63      	adds	r3, r4, #1
    d5bc:	469c      	mov	ip, r3
    d5be:	2800      	cmp	r0, #0
    d5c0:	d135      	bne.n	d62e <_vfiprintf_r+0x10a>
    d5c2:	6829      	ldr	r1, [r5, #0]
    d5c4:	06cb      	lsls	r3, r1, #27
    d5c6:	d504      	bpl.n	d5d2 <_vfiprintf_r+0xae>
    d5c8:	2353      	movs	r3, #83	; 0x53
    d5ca:	aa02      	add	r2, sp, #8
    d5cc:	3020      	adds	r0, #32
    d5ce:	189b      	adds	r3, r3, r2
    d5d0:	7018      	strb	r0, [r3, #0]
    d5d2:	070b      	lsls	r3, r1, #28
    d5d4:	d504      	bpl.n	d5e0 <_vfiprintf_r+0xbc>
    d5d6:	2353      	movs	r3, #83	; 0x53
    d5d8:	202b      	movs	r0, #43	; 0x2b
    d5da:	aa02      	add	r2, sp, #8
    d5dc:	189b      	adds	r3, r3, r2
    d5de:	7018      	strb	r0, [r3, #0]
    d5e0:	7823      	ldrb	r3, [r4, #0]
    d5e2:	2b2a      	cmp	r3, #42	; 0x2a
    d5e4:	d02c      	beq.n	d640 <_vfiprintf_r+0x11c>
    d5e6:	2000      	movs	r0, #0
    d5e8:	210a      	movs	r1, #10
    d5ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d5ec:	7822      	ldrb	r2, [r4, #0]
    d5ee:	3a30      	subs	r2, #48	; 0x30
    d5f0:	2a09      	cmp	r2, #9
    d5f2:	d800      	bhi.n	d5f6 <_vfiprintf_r+0xd2>
    d5f4:	e06b      	b.n	d6ce <_vfiprintf_r+0x1aa>
    d5f6:	2800      	cmp	r0, #0
    d5f8:	d02a      	beq.n	d650 <_vfiprintf_r+0x12c>
    d5fa:	9309      	str	r3, [sp, #36]	; 0x24
    d5fc:	e028      	b.n	d650 <_vfiprintf_r+0x12c>
    d5fe:	4b51      	ldr	r3, [pc, #324]	; (d744 <_vfiprintf_r+0x220>)
    d600:	429f      	cmp	r7, r3
    d602:	d101      	bne.n	d608 <_vfiprintf_r+0xe4>
    d604:	68b7      	ldr	r7, [r6, #8]
    d606:	e79e      	b.n	d546 <_vfiprintf_r+0x22>
    d608:	4b4f      	ldr	r3, [pc, #316]	; (d748 <_vfiprintf_r+0x224>)
    d60a:	429f      	cmp	r7, r3
    d60c:	d19b      	bne.n	d546 <_vfiprintf_r+0x22>
    d60e:	68f7      	ldr	r7, [r6, #12]
    d610:	e799      	b.n	d546 <_vfiprintf_r+0x22>
    d612:	0039      	movs	r1, r7
    d614:	0030      	movs	r0, r6
    d616:	f7ff fad5 	bl	cbc4 <__swsetup_r>
    d61a:	2800      	cmp	r0, #0
    d61c:	d099      	beq.n	d552 <_vfiprintf_r+0x2e>
    d61e:	2001      	movs	r0, #1
    d620:	4240      	negs	r0, r0
    d622:	b01f      	add	sp, #124	; 0x7c
    d624:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d626:	2b25      	cmp	r3, #37	; 0x25
    d628:	d09f      	beq.n	d56a <_vfiprintf_r+0x46>
    d62a:	3401      	adds	r4, #1
    d62c:	e79a      	b.n	d564 <_vfiprintf_r+0x40>
    d62e:	4b44      	ldr	r3, [pc, #272]	; (d740 <_vfiprintf_r+0x21c>)
    d630:	6829      	ldr	r1, [r5, #0]
    d632:	1ac0      	subs	r0, r0, r3
    d634:	2301      	movs	r3, #1
    d636:	4083      	lsls	r3, r0
    d638:	430b      	orrs	r3, r1
    d63a:	602b      	str	r3, [r5, #0]
    d63c:	4664      	mov	r4, ip
    d63e:	e7b7      	b.n	d5b0 <_vfiprintf_r+0x8c>
    d640:	9b05      	ldr	r3, [sp, #20]
    d642:	1d18      	adds	r0, r3, #4
    d644:	681b      	ldr	r3, [r3, #0]
    d646:	9005      	str	r0, [sp, #20]
    d648:	2b00      	cmp	r3, #0
    d64a:	db3a      	blt.n	d6c2 <_vfiprintf_r+0x19e>
    d64c:	9309      	str	r3, [sp, #36]	; 0x24
    d64e:	4664      	mov	r4, ip
    d650:	7823      	ldrb	r3, [r4, #0]
    d652:	2b2e      	cmp	r3, #46	; 0x2e
    d654:	d10b      	bne.n	d66e <_vfiprintf_r+0x14a>
    d656:	7863      	ldrb	r3, [r4, #1]
    d658:	1c62      	adds	r2, r4, #1
    d65a:	2b2a      	cmp	r3, #42	; 0x2a
    d65c:	d13f      	bne.n	d6de <_vfiprintf_r+0x1ba>
    d65e:	9b05      	ldr	r3, [sp, #20]
    d660:	3402      	adds	r4, #2
    d662:	1d1a      	adds	r2, r3, #4
    d664:	681b      	ldr	r3, [r3, #0]
    d666:	9205      	str	r2, [sp, #20]
    d668:	2b00      	cmp	r3, #0
    d66a:	db35      	blt.n	d6d8 <_vfiprintf_r+0x1b4>
    d66c:	9307      	str	r3, [sp, #28]
    d66e:	7821      	ldrb	r1, [r4, #0]
    d670:	2203      	movs	r2, #3
    d672:	4836      	ldr	r0, [pc, #216]	; (d74c <_vfiprintf_r+0x228>)
    d674:	f000 faec 	bl	dc50 <memchr>
    d678:	2800      	cmp	r0, #0
    d67a:	d007      	beq.n	d68c <_vfiprintf_r+0x168>
    d67c:	4b33      	ldr	r3, [pc, #204]	; (d74c <_vfiprintf_r+0x228>)
    d67e:	682a      	ldr	r2, [r5, #0]
    d680:	1ac0      	subs	r0, r0, r3
    d682:	2340      	movs	r3, #64	; 0x40
    d684:	4083      	lsls	r3, r0
    d686:	4313      	orrs	r3, r2
    d688:	602b      	str	r3, [r5, #0]
    d68a:	3401      	adds	r4, #1
    d68c:	7821      	ldrb	r1, [r4, #0]
    d68e:	1c63      	adds	r3, r4, #1
    d690:	2206      	movs	r2, #6
    d692:	482f      	ldr	r0, [pc, #188]	; (d750 <_vfiprintf_r+0x22c>)
    d694:	9302      	str	r3, [sp, #8]
    d696:	7629      	strb	r1, [r5, #24]
    d698:	f000 fada 	bl	dc50 <memchr>
    d69c:	2800      	cmp	r0, #0
    d69e:	d044      	beq.n	d72a <_vfiprintf_r+0x206>
    d6a0:	4b2c      	ldr	r3, [pc, #176]	; (d754 <_vfiprintf_r+0x230>)
    d6a2:	2b00      	cmp	r3, #0
    d6a4:	d12f      	bne.n	d706 <_vfiprintf_r+0x1e2>
    d6a6:	6829      	ldr	r1, [r5, #0]
    d6a8:	9b05      	ldr	r3, [sp, #20]
    d6aa:	2207      	movs	r2, #7
    d6ac:	05c9      	lsls	r1, r1, #23
    d6ae:	d528      	bpl.n	d702 <_vfiprintf_r+0x1de>
    d6b0:	189b      	adds	r3, r3, r2
    d6b2:	4393      	bics	r3, r2
    d6b4:	3308      	adds	r3, #8
    d6b6:	9305      	str	r3, [sp, #20]
    d6b8:	696b      	ldr	r3, [r5, #20]
    d6ba:	9a03      	ldr	r2, [sp, #12]
    d6bc:	189b      	adds	r3, r3, r2
    d6be:	616b      	str	r3, [r5, #20]
    d6c0:	e74f      	b.n	d562 <_vfiprintf_r+0x3e>
    d6c2:	425b      	negs	r3, r3
    d6c4:	60eb      	str	r3, [r5, #12]
    d6c6:	2302      	movs	r3, #2
    d6c8:	430b      	orrs	r3, r1
    d6ca:	602b      	str	r3, [r5, #0]
    d6cc:	e7bf      	b.n	d64e <_vfiprintf_r+0x12a>
    d6ce:	434b      	muls	r3, r1
    d6d0:	3401      	adds	r4, #1
    d6d2:	189b      	adds	r3, r3, r2
    d6d4:	2001      	movs	r0, #1
    d6d6:	e789      	b.n	d5ec <_vfiprintf_r+0xc8>
    d6d8:	2301      	movs	r3, #1
    d6da:	425b      	negs	r3, r3
    d6dc:	e7c6      	b.n	d66c <_vfiprintf_r+0x148>
    d6de:	2300      	movs	r3, #0
    d6e0:	0014      	movs	r4, r2
    d6e2:	200a      	movs	r0, #10
    d6e4:	001a      	movs	r2, r3
    d6e6:	606b      	str	r3, [r5, #4]
    d6e8:	7821      	ldrb	r1, [r4, #0]
    d6ea:	3930      	subs	r1, #48	; 0x30
    d6ec:	2909      	cmp	r1, #9
    d6ee:	d903      	bls.n	d6f8 <_vfiprintf_r+0x1d4>
    d6f0:	2b00      	cmp	r3, #0
    d6f2:	d0bc      	beq.n	d66e <_vfiprintf_r+0x14a>
    d6f4:	9207      	str	r2, [sp, #28]
    d6f6:	e7ba      	b.n	d66e <_vfiprintf_r+0x14a>
    d6f8:	4342      	muls	r2, r0
    d6fa:	3401      	adds	r4, #1
    d6fc:	1852      	adds	r2, r2, r1
    d6fe:	2301      	movs	r3, #1
    d700:	e7f2      	b.n	d6e8 <_vfiprintf_r+0x1c4>
    d702:	3307      	adds	r3, #7
    d704:	e7d5      	b.n	d6b2 <_vfiprintf_r+0x18e>
    d706:	ab05      	add	r3, sp, #20
    d708:	9300      	str	r3, [sp, #0]
    d70a:	003a      	movs	r2, r7
    d70c:	4b12      	ldr	r3, [pc, #72]	; (d758 <_vfiprintf_r+0x234>)
    d70e:	0029      	movs	r1, r5
    d710:	0030      	movs	r0, r6
    d712:	e000      	b.n	d716 <_vfiprintf_r+0x1f2>
    d714:	bf00      	nop
    d716:	9003      	str	r0, [sp, #12]
    d718:	9b03      	ldr	r3, [sp, #12]
    d71a:	3301      	adds	r3, #1
    d71c:	d1cc      	bne.n	d6b8 <_vfiprintf_r+0x194>
    d71e:	89bb      	ldrh	r3, [r7, #12]
    d720:	065b      	lsls	r3, r3, #25
    d722:	d500      	bpl.n	d726 <_vfiprintf_r+0x202>
    d724:	e77b      	b.n	d61e <_vfiprintf_r+0xfa>
    d726:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d728:	e77b      	b.n	d622 <_vfiprintf_r+0xfe>
    d72a:	ab05      	add	r3, sp, #20
    d72c:	9300      	str	r3, [sp, #0]
    d72e:	003a      	movs	r2, r7
    d730:	4b09      	ldr	r3, [pc, #36]	; (d758 <_vfiprintf_r+0x234>)
    d732:	0029      	movs	r1, r5
    d734:	0030      	movs	r0, r6
    d736:	f000 f87f 	bl	d838 <_printf_i>
    d73a:	e7ec      	b.n	d716 <_vfiprintf_r+0x1f2>
    d73c:	0000ec00 	.word	0x0000ec00
    d740:	0000ec40 	.word	0x0000ec40
    d744:	0000ec20 	.word	0x0000ec20
    d748:	0000ebe0 	.word	0x0000ebe0
    d74c:	0000ec46 	.word	0x0000ec46
    d750:	0000ec4a 	.word	0x0000ec4a
    d754:	00000000 	.word	0x00000000
    d758:	0000d4ff 	.word	0x0000d4ff

0000d75c <_printf_common>:
    d75c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d75e:	0015      	movs	r5, r2
    d760:	9301      	str	r3, [sp, #4]
    d762:	688a      	ldr	r2, [r1, #8]
    d764:	690b      	ldr	r3, [r1, #16]
    d766:	9000      	str	r0, [sp, #0]
    d768:	000c      	movs	r4, r1
    d76a:	4293      	cmp	r3, r2
    d76c:	da00      	bge.n	d770 <_printf_common+0x14>
    d76e:	0013      	movs	r3, r2
    d770:	0022      	movs	r2, r4
    d772:	602b      	str	r3, [r5, #0]
    d774:	3243      	adds	r2, #67	; 0x43
    d776:	7812      	ldrb	r2, [r2, #0]
    d778:	2a00      	cmp	r2, #0
    d77a:	d001      	beq.n	d780 <_printf_common+0x24>
    d77c:	3301      	adds	r3, #1
    d77e:	602b      	str	r3, [r5, #0]
    d780:	6823      	ldr	r3, [r4, #0]
    d782:	069b      	lsls	r3, r3, #26
    d784:	d502      	bpl.n	d78c <_printf_common+0x30>
    d786:	682b      	ldr	r3, [r5, #0]
    d788:	3302      	adds	r3, #2
    d78a:	602b      	str	r3, [r5, #0]
    d78c:	2706      	movs	r7, #6
    d78e:	6823      	ldr	r3, [r4, #0]
    d790:	401f      	ands	r7, r3
    d792:	d027      	beq.n	d7e4 <_printf_common+0x88>
    d794:	0023      	movs	r3, r4
    d796:	3343      	adds	r3, #67	; 0x43
    d798:	781b      	ldrb	r3, [r3, #0]
    d79a:	1e5a      	subs	r2, r3, #1
    d79c:	4193      	sbcs	r3, r2
    d79e:	6822      	ldr	r2, [r4, #0]
    d7a0:	0692      	lsls	r2, r2, #26
    d7a2:	d430      	bmi.n	d806 <_printf_common+0xaa>
    d7a4:	0022      	movs	r2, r4
    d7a6:	9901      	ldr	r1, [sp, #4]
    d7a8:	3243      	adds	r2, #67	; 0x43
    d7aa:	9800      	ldr	r0, [sp, #0]
    d7ac:	9e08      	ldr	r6, [sp, #32]
    d7ae:	47b0      	blx	r6
    d7b0:	1c43      	adds	r3, r0, #1
    d7b2:	d025      	beq.n	d800 <_printf_common+0xa4>
    d7b4:	2306      	movs	r3, #6
    d7b6:	6820      	ldr	r0, [r4, #0]
    d7b8:	682a      	ldr	r2, [r5, #0]
    d7ba:	68e1      	ldr	r1, [r4, #12]
    d7bc:	4003      	ands	r3, r0
    d7be:	2500      	movs	r5, #0
    d7c0:	2b04      	cmp	r3, #4
    d7c2:	d103      	bne.n	d7cc <_printf_common+0x70>
    d7c4:	1a8d      	subs	r5, r1, r2
    d7c6:	43eb      	mvns	r3, r5
    d7c8:	17db      	asrs	r3, r3, #31
    d7ca:	401d      	ands	r5, r3
    d7cc:	68a3      	ldr	r3, [r4, #8]
    d7ce:	6922      	ldr	r2, [r4, #16]
    d7d0:	4293      	cmp	r3, r2
    d7d2:	dd01      	ble.n	d7d8 <_printf_common+0x7c>
    d7d4:	1a9b      	subs	r3, r3, r2
    d7d6:	18ed      	adds	r5, r5, r3
    d7d8:	2700      	movs	r7, #0
    d7da:	42bd      	cmp	r5, r7
    d7dc:	d120      	bne.n	d820 <_printf_common+0xc4>
    d7de:	2000      	movs	r0, #0
    d7e0:	e010      	b.n	d804 <_printf_common+0xa8>
    d7e2:	3701      	adds	r7, #1
    d7e4:	68e3      	ldr	r3, [r4, #12]
    d7e6:	682a      	ldr	r2, [r5, #0]
    d7e8:	1a9b      	subs	r3, r3, r2
    d7ea:	429f      	cmp	r7, r3
    d7ec:	dad2      	bge.n	d794 <_printf_common+0x38>
    d7ee:	0022      	movs	r2, r4
    d7f0:	2301      	movs	r3, #1
    d7f2:	3219      	adds	r2, #25
    d7f4:	9901      	ldr	r1, [sp, #4]
    d7f6:	9800      	ldr	r0, [sp, #0]
    d7f8:	9e08      	ldr	r6, [sp, #32]
    d7fa:	47b0      	blx	r6
    d7fc:	1c43      	adds	r3, r0, #1
    d7fe:	d1f0      	bne.n	d7e2 <_printf_common+0x86>
    d800:	2001      	movs	r0, #1
    d802:	4240      	negs	r0, r0
    d804:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    d806:	2030      	movs	r0, #48	; 0x30
    d808:	18e1      	adds	r1, r4, r3
    d80a:	3143      	adds	r1, #67	; 0x43
    d80c:	7008      	strb	r0, [r1, #0]
    d80e:	0021      	movs	r1, r4
    d810:	1c5a      	adds	r2, r3, #1
    d812:	3145      	adds	r1, #69	; 0x45
    d814:	7809      	ldrb	r1, [r1, #0]
    d816:	18a2      	adds	r2, r4, r2
    d818:	3243      	adds	r2, #67	; 0x43
    d81a:	3302      	adds	r3, #2
    d81c:	7011      	strb	r1, [r2, #0]
    d81e:	e7c1      	b.n	d7a4 <_printf_common+0x48>
    d820:	0022      	movs	r2, r4
    d822:	2301      	movs	r3, #1
    d824:	321a      	adds	r2, #26
    d826:	9901      	ldr	r1, [sp, #4]
    d828:	9800      	ldr	r0, [sp, #0]
    d82a:	9e08      	ldr	r6, [sp, #32]
    d82c:	47b0      	blx	r6
    d82e:	1c43      	adds	r3, r0, #1
    d830:	d0e6      	beq.n	d800 <_printf_common+0xa4>
    d832:	3701      	adds	r7, #1
    d834:	e7d1      	b.n	d7da <_printf_common+0x7e>
	...

0000d838 <_printf_i>:
    d838:	b5f0      	push	{r4, r5, r6, r7, lr}
    d83a:	b08b      	sub	sp, #44	; 0x2c
    d83c:	9206      	str	r2, [sp, #24]
    d83e:	000a      	movs	r2, r1
    d840:	3243      	adds	r2, #67	; 0x43
    d842:	9307      	str	r3, [sp, #28]
    d844:	9005      	str	r0, [sp, #20]
    d846:	9204      	str	r2, [sp, #16]
    d848:	7e0a      	ldrb	r2, [r1, #24]
    d84a:	000c      	movs	r4, r1
    d84c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    d84e:	2a6e      	cmp	r2, #110	; 0x6e
    d850:	d100      	bne.n	d854 <_printf_i+0x1c>
    d852:	e08f      	b.n	d974 <_printf_i+0x13c>
    d854:	d817      	bhi.n	d886 <_printf_i+0x4e>
    d856:	2a63      	cmp	r2, #99	; 0x63
    d858:	d02c      	beq.n	d8b4 <_printf_i+0x7c>
    d85a:	d808      	bhi.n	d86e <_printf_i+0x36>
    d85c:	2a00      	cmp	r2, #0
    d85e:	d100      	bne.n	d862 <_printf_i+0x2a>
    d860:	e099      	b.n	d996 <_printf_i+0x15e>
    d862:	2a58      	cmp	r2, #88	; 0x58
    d864:	d054      	beq.n	d910 <_printf_i+0xd8>
    d866:	0026      	movs	r6, r4
    d868:	3642      	adds	r6, #66	; 0x42
    d86a:	7032      	strb	r2, [r6, #0]
    d86c:	e029      	b.n	d8c2 <_printf_i+0x8a>
    d86e:	2a64      	cmp	r2, #100	; 0x64
    d870:	d001      	beq.n	d876 <_printf_i+0x3e>
    d872:	2a69      	cmp	r2, #105	; 0x69
    d874:	d1f7      	bne.n	d866 <_printf_i+0x2e>
    d876:	6821      	ldr	r1, [r4, #0]
    d878:	681a      	ldr	r2, [r3, #0]
    d87a:	0608      	lsls	r0, r1, #24
    d87c:	d523      	bpl.n	d8c6 <_printf_i+0x8e>
    d87e:	1d11      	adds	r1, r2, #4
    d880:	6019      	str	r1, [r3, #0]
    d882:	6815      	ldr	r5, [r2, #0]
    d884:	e025      	b.n	d8d2 <_printf_i+0x9a>
    d886:	2a73      	cmp	r2, #115	; 0x73
    d888:	d100      	bne.n	d88c <_printf_i+0x54>
    d88a:	e088      	b.n	d99e <_printf_i+0x166>
    d88c:	d808      	bhi.n	d8a0 <_printf_i+0x68>
    d88e:	2a6f      	cmp	r2, #111	; 0x6f
    d890:	d029      	beq.n	d8e6 <_printf_i+0xae>
    d892:	2a70      	cmp	r2, #112	; 0x70
    d894:	d1e7      	bne.n	d866 <_printf_i+0x2e>
    d896:	2220      	movs	r2, #32
    d898:	6809      	ldr	r1, [r1, #0]
    d89a:	430a      	orrs	r2, r1
    d89c:	6022      	str	r2, [r4, #0]
    d89e:	e003      	b.n	d8a8 <_printf_i+0x70>
    d8a0:	2a75      	cmp	r2, #117	; 0x75
    d8a2:	d020      	beq.n	d8e6 <_printf_i+0xae>
    d8a4:	2a78      	cmp	r2, #120	; 0x78
    d8a6:	d1de      	bne.n	d866 <_printf_i+0x2e>
    d8a8:	0022      	movs	r2, r4
    d8aa:	2178      	movs	r1, #120	; 0x78
    d8ac:	3245      	adds	r2, #69	; 0x45
    d8ae:	7011      	strb	r1, [r2, #0]
    d8b0:	4a6c      	ldr	r2, [pc, #432]	; (da64 <_printf_i+0x22c>)
    d8b2:	e030      	b.n	d916 <_printf_i+0xde>
    d8b4:	000e      	movs	r6, r1
    d8b6:	681a      	ldr	r2, [r3, #0]
    d8b8:	3642      	adds	r6, #66	; 0x42
    d8ba:	1d11      	adds	r1, r2, #4
    d8bc:	6019      	str	r1, [r3, #0]
    d8be:	6813      	ldr	r3, [r2, #0]
    d8c0:	7033      	strb	r3, [r6, #0]
    d8c2:	2301      	movs	r3, #1
    d8c4:	e079      	b.n	d9ba <_printf_i+0x182>
    d8c6:	0649      	lsls	r1, r1, #25
    d8c8:	d5d9      	bpl.n	d87e <_printf_i+0x46>
    d8ca:	1d11      	adds	r1, r2, #4
    d8cc:	6019      	str	r1, [r3, #0]
    d8ce:	2300      	movs	r3, #0
    d8d0:	5ed5      	ldrsh	r5, [r2, r3]
    d8d2:	2d00      	cmp	r5, #0
    d8d4:	da03      	bge.n	d8de <_printf_i+0xa6>
    d8d6:	232d      	movs	r3, #45	; 0x2d
    d8d8:	9a04      	ldr	r2, [sp, #16]
    d8da:	426d      	negs	r5, r5
    d8dc:	7013      	strb	r3, [r2, #0]
    d8de:	4b62      	ldr	r3, [pc, #392]	; (da68 <_printf_i+0x230>)
    d8e0:	270a      	movs	r7, #10
    d8e2:	9303      	str	r3, [sp, #12]
    d8e4:	e02f      	b.n	d946 <_printf_i+0x10e>
    d8e6:	6820      	ldr	r0, [r4, #0]
    d8e8:	6819      	ldr	r1, [r3, #0]
    d8ea:	0605      	lsls	r5, r0, #24
    d8ec:	d503      	bpl.n	d8f6 <_printf_i+0xbe>
    d8ee:	1d08      	adds	r0, r1, #4
    d8f0:	6018      	str	r0, [r3, #0]
    d8f2:	680d      	ldr	r5, [r1, #0]
    d8f4:	e005      	b.n	d902 <_printf_i+0xca>
    d8f6:	0640      	lsls	r0, r0, #25
    d8f8:	d5f9      	bpl.n	d8ee <_printf_i+0xb6>
    d8fa:	680d      	ldr	r5, [r1, #0]
    d8fc:	1d08      	adds	r0, r1, #4
    d8fe:	6018      	str	r0, [r3, #0]
    d900:	b2ad      	uxth	r5, r5
    d902:	4b59      	ldr	r3, [pc, #356]	; (da68 <_printf_i+0x230>)
    d904:	2708      	movs	r7, #8
    d906:	9303      	str	r3, [sp, #12]
    d908:	2a6f      	cmp	r2, #111	; 0x6f
    d90a:	d018      	beq.n	d93e <_printf_i+0x106>
    d90c:	270a      	movs	r7, #10
    d90e:	e016      	b.n	d93e <_printf_i+0x106>
    d910:	3145      	adds	r1, #69	; 0x45
    d912:	700a      	strb	r2, [r1, #0]
    d914:	4a54      	ldr	r2, [pc, #336]	; (da68 <_printf_i+0x230>)
    d916:	9203      	str	r2, [sp, #12]
    d918:	681a      	ldr	r2, [r3, #0]
    d91a:	6821      	ldr	r1, [r4, #0]
    d91c:	1d10      	adds	r0, r2, #4
    d91e:	6018      	str	r0, [r3, #0]
    d920:	6815      	ldr	r5, [r2, #0]
    d922:	0608      	lsls	r0, r1, #24
    d924:	d522      	bpl.n	d96c <_printf_i+0x134>
    d926:	07cb      	lsls	r3, r1, #31
    d928:	d502      	bpl.n	d930 <_printf_i+0xf8>
    d92a:	2320      	movs	r3, #32
    d92c:	4319      	orrs	r1, r3
    d92e:	6021      	str	r1, [r4, #0]
    d930:	2710      	movs	r7, #16
    d932:	2d00      	cmp	r5, #0
    d934:	d103      	bne.n	d93e <_printf_i+0x106>
    d936:	2320      	movs	r3, #32
    d938:	6822      	ldr	r2, [r4, #0]
    d93a:	439a      	bics	r2, r3
    d93c:	6022      	str	r2, [r4, #0]
    d93e:	0023      	movs	r3, r4
    d940:	2200      	movs	r2, #0
    d942:	3343      	adds	r3, #67	; 0x43
    d944:	701a      	strb	r2, [r3, #0]
    d946:	6863      	ldr	r3, [r4, #4]
    d948:	60a3      	str	r3, [r4, #8]
    d94a:	2b00      	cmp	r3, #0
    d94c:	db5c      	blt.n	da08 <_printf_i+0x1d0>
    d94e:	2204      	movs	r2, #4
    d950:	6821      	ldr	r1, [r4, #0]
    d952:	4391      	bics	r1, r2
    d954:	6021      	str	r1, [r4, #0]
    d956:	2d00      	cmp	r5, #0
    d958:	d158      	bne.n	da0c <_printf_i+0x1d4>
    d95a:	9e04      	ldr	r6, [sp, #16]
    d95c:	2b00      	cmp	r3, #0
    d95e:	d064      	beq.n	da2a <_printf_i+0x1f2>
    d960:	0026      	movs	r6, r4
    d962:	9b03      	ldr	r3, [sp, #12]
    d964:	3642      	adds	r6, #66	; 0x42
    d966:	781b      	ldrb	r3, [r3, #0]
    d968:	7033      	strb	r3, [r6, #0]
    d96a:	e05e      	b.n	da2a <_printf_i+0x1f2>
    d96c:	0648      	lsls	r0, r1, #25
    d96e:	d5da      	bpl.n	d926 <_printf_i+0xee>
    d970:	b2ad      	uxth	r5, r5
    d972:	e7d8      	b.n	d926 <_printf_i+0xee>
    d974:	6809      	ldr	r1, [r1, #0]
    d976:	681a      	ldr	r2, [r3, #0]
    d978:	0608      	lsls	r0, r1, #24
    d97a:	d505      	bpl.n	d988 <_printf_i+0x150>
    d97c:	1d11      	adds	r1, r2, #4
    d97e:	6019      	str	r1, [r3, #0]
    d980:	6813      	ldr	r3, [r2, #0]
    d982:	6962      	ldr	r2, [r4, #20]
    d984:	601a      	str	r2, [r3, #0]
    d986:	e006      	b.n	d996 <_printf_i+0x15e>
    d988:	0649      	lsls	r1, r1, #25
    d98a:	d5f7      	bpl.n	d97c <_printf_i+0x144>
    d98c:	1d11      	adds	r1, r2, #4
    d98e:	6019      	str	r1, [r3, #0]
    d990:	6813      	ldr	r3, [r2, #0]
    d992:	8aa2      	ldrh	r2, [r4, #20]
    d994:	801a      	strh	r2, [r3, #0]
    d996:	2300      	movs	r3, #0
    d998:	9e04      	ldr	r6, [sp, #16]
    d99a:	6123      	str	r3, [r4, #16]
    d99c:	e054      	b.n	da48 <_printf_i+0x210>
    d99e:	681a      	ldr	r2, [r3, #0]
    d9a0:	1d11      	adds	r1, r2, #4
    d9a2:	6019      	str	r1, [r3, #0]
    d9a4:	6816      	ldr	r6, [r2, #0]
    d9a6:	2100      	movs	r1, #0
    d9a8:	6862      	ldr	r2, [r4, #4]
    d9aa:	0030      	movs	r0, r6
    d9ac:	f000 f950 	bl	dc50 <memchr>
    d9b0:	2800      	cmp	r0, #0
    d9b2:	d001      	beq.n	d9b8 <_printf_i+0x180>
    d9b4:	1b80      	subs	r0, r0, r6
    d9b6:	6060      	str	r0, [r4, #4]
    d9b8:	6863      	ldr	r3, [r4, #4]
    d9ba:	6123      	str	r3, [r4, #16]
    d9bc:	2300      	movs	r3, #0
    d9be:	9a04      	ldr	r2, [sp, #16]
    d9c0:	7013      	strb	r3, [r2, #0]
    d9c2:	e041      	b.n	da48 <_printf_i+0x210>
    d9c4:	6923      	ldr	r3, [r4, #16]
    d9c6:	0032      	movs	r2, r6
    d9c8:	9906      	ldr	r1, [sp, #24]
    d9ca:	9805      	ldr	r0, [sp, #20]
    d9cc:	9d07      	ldr	r5, [sp, #28]
    d9ce:	47a8      	blx	r5
    d9d0:	1c43      	adds	r3, r0, #1
    d9d2:	d043      	beq.n	da5c <_printf_i+0x224>
    d9d4:	6823      	ldr	r3, [r4, #0]
    d9d6:	2500      	movs	r5, #0
    d9d8:	079b      	lsls	r3, r3, #30
    d9da:	d40f      	bmi.n	d9fc <_printf_i+0x1c4>
    d9dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d9de:	68e0      	ldr	r0, [r4, #12]
    d9e0:	4298      	cmp	r0, r3
    d9e2:	da3d      	bge.n	da60 <_printf_i+0x228>
    d9e4:	0018      	movs	r0, r3
    d9e6:	e03b      	b.n	da60 <_printf_i+0x228>
    d9e8:	0022      	movs	r2, r4
    d9ea:	2301      	movs	r3, #1
    d9ec:	3219      	adds	r2, #25
    d9ee:	9906      	ldr	r1, [sp, #24]
    d9f0:	9805      	ldr	r0, [sp, #20]
    d9f2:	9e07      	ldr	r6, [sp, #28]
    d9f4:	47b0      	blx	r6
    d9f6:	1c43      	adds	r3, r0, #1
    d9f8:	d030      	beq.n	da5c <_printf_i+0x224>
    d9fa:	3501      	adds	r5, #1
    d9fc:	68e3      	ldr	r3, [r4, #12]
    d9fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
    da00:	1a9b      	subs	r3, r3, r2
    da02:	429d      	cmp	r5, r3
    da04:	dbf0      	blt.n	d9e8 <_printf_i+0x1b0>
    da06:	e7e9      	b.n	d9dc <_printf_i+0x1a4>
    da08:	2d00      	cmp	r5, #0
    da0a:	d0a9      	beq.n	d960 <_printf_i+0x128>
    da0c:	9e04      	ldr	r6, [sp, #16]
    da0e:	0028      	movs	r0, r5
    da10:	0039      	movs	r1, r7
    da12:	f7fe fd77 	bl	c504 <__aeabi_uidivmod>
    da16:	9b03      	ldr	r3, [sp, #12]
    da18:	3e01      	subs	r6, #1
    da1a:	5c5b      	ldrb	r3, [r3, r1]
    da1c:	0028      	movs	r0, r5
    da1e:	7033      	strb	r3, [r6, #0]
    da20:	0039      	movs	r1, r7
    da22:	f7fe fce9 	bl	c3f8 <__udivsi3>
    da26:	1e05      	subs	r5, r0, #0
    da28:	d1f1      	bne.n	da0e <_printf_i+0x1d6>
    da2a:	2f08      	cmp	r7, #8
    da2c:	d109      	bne.n	da42 <_printf_i+0x20a>
    da2e:	6823      	ldr	r3, [r4, #0]
    da30:	07db      	lsls	r3, r3, #31
    da32:	d506      	bpl.n	da42 <_printf_i+0x20a>
    da34:	6863      	ldr	r3, [r4, #4]
    da36:	6922      	ldr	r2, [r4, #16]
    da38:	4293      	cmp	r3, r2
    da3a:	dc02      	bgt.n	da42 <_printf_i+0x20a>
    da3c:	2330      	movs	r3, #48	; 0x30
    da3e:	3e01      	subs	r6, #1
    da40:	7033      	strb	r3, [r6, #0]
    da42:	9b04      	ldr	r3, [sp, #16]
    da44:	1b9b      	subs	r3, r3, r6
    da46:	6123      	str	r3, [r4, #16]
    da48:	9b07      	ldr	r3, [sp, #28]
    da4a:	aa09      	add	r2, sp, #36	; 0x24
    da4c:	9300      	str	r3, [sp, #0]
    da4e:	0021      	movs	r1, r4
    da50:	9b06      	ldr	r3, [sp, #24]
    da52:	9805      	ldr	r0, [sp, #20]
    da54:	f7ff fe82 	bl	d75c <_printf_common>
    da58:	1c43      	adds	r3, r0, #1
    da5a:	d1b3      	bne.n	d9c4 <_printf_i+0x18c>
    da5c:	2001      	movs	r0, #1
    da5e:	4240      	negs	r0, r0
    da60:	b00b      	add	sp, #44	; 0x2c
    da62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    da64:	0000ec62 	.word	0x0000ec62
    da68:	0000ec51 	.word	0x0000ec51

0000da6c <_putc_r>:
    da6c:	b570      	push	{r4, r5, r6, lr}
    da6e:	0006      	movs	r6, r0
    da70:	000d      	movs	r5, r1
    da72:	0014      	movs	r4, r2
    da74:	2800      	cmp	r0, #0
    da76:	d004      	beq.n	da82 <_putc_r+0x16>
    da78:	6983      	ldr	r3, [r0, #24]
    da7a:	2b00      	cmp	r3, #0
    da7c:	d101      	bne.n	da82 <_putc_r+0x16>
    da7e:	f7ff fa0f 	bl	cea0 <__sinit>
    da82:	4b12      	ldr	r3, [pc, #72]	; (dacc <_putc_r+0x60>)
    da84:	429c      	cmp	r4, r3
    da86:	d111      	bne.n	daac <_putc_r+0x40>
    da88:	6874      	ldr	r4, [r6, #4]
    da8a:	68a3      	ldr	r3, [r4, #8]
    da8c:	3b01      	subs	r3, #1
    da8e:	60a3      	str	r3, [r4, #8]
    da90:	2b00      	cmp	r3, #0
    da92:	da05      	bge.n	daa0 <_putc_r+0x34>
    da94:	69a2      	ldr	r2, [r4, #24]
    da96:	4293      	cmp	r3, r2
    da98:	db12      	blt.n	dac0 <_putc_r+0x54>
    da9a:	b2eb      	uxtb	r3, r5
    da9c:	2b0a      	cmp	r3, #10
    da9e:	d00f      	beq.n	dac0 <_putc_r+0x54>
    daa0:	6823      	ldr	r3, [r4, #0]
    daa2:	b2e8      	uxtb	r0, r5
    daa4:	1c5a      	adds	r2, r3, #1
    daa6:	6022      	str	r2, [r4, #0]
    daa8:	701d      	strb	r5, [r3, #0]
    daaa:	bd70      	pop	{r4, r5, r6, pc}
    daac:	4b08      	ldr	r3, [pc, #32]	; (dad0 <_putc_r+0x64>)
    daae:	429c      	cmp	r4, r3
    dab0:	d101      	bne.n	dab6 <_putc_r+0x4a>
    dab2:	68b4      	ldr	r4, [r6, #8]
    dab4:	e7e9      	b.n	da8a <_putc_r+0x1e>
    dab6:	4b07      	ldr	r3, [pc, #28]	; (dad4 <_putc_r+0x68>)
    dab8:	429c      	cmp	r4, r3
    daba:	d1e6      	bne.n	da8a <_putc_r+0x1e>
    dabc:	68f4      	ldr	r4, [r6, #12]
    dabe:	e7e4      	b.n	da8a <_putc_r+0x1e>
    dac0:	0022      	movs	r2, r4
    dac2:	0029      	movs	r1, r5
    dac4:	0030      	movs	r0, r6
    dac6:	f7ff f827 	bl	cb18 <__swbuf_r>
    daca:	e7ee      	b.n	daaa <_putc_r+0x3e>
    dacc:	0000ec00 	.word	0x0000ec00
    dad0:	0000ec20 	.word	0x0000ec20
    dad4:	0000ebe0 	.word	0x0000ebe0

0000dad8 <_sbrk_r>:
    dad8:	2300      	movs	r3, #0
    dada:	b570      	push	{r4, r5, r6, lr}
    dadc:	4c06      	ldr	r4, [pc, #24]	; (daf8 <_sbrk_r+0x20>)
    dade:	0005      	movs	r5, r0
    dae0:	0008      	movs	r0, r1
    dae2:	6023      	str	r3, [r4, #0]
    dae4:	f7f7 fc48 	bl	5378 <_sbrk>
    dae8:	1c43      	adds	r3, r0, #1
    daea:	d103      	bne.n	daf4 <_sbrk_r+0x1c>
    daec:	6823      	ldr	r3, [r4, #0]
    daee:	2b00      	cmp	r3, #0
    daf0:	d000      	beq.n	daf4 <_sbrk_r+0x1c>
    daf2:	602b      	str	r3, [r5, #0]
    daf4:	bd70      	pop	{r4, r5, r6, pc}
    daf6:	46c0      	nop			; (mov r8, r8)
    daf8:	200037e4 	.word	0x200037e4

0000dafc <__sread>:
    dafc:	b570      	push	{r4, r5, r6, lr}
    dafe:	000c      	movs	r4, r1
    db00:	250e      	movs	r5, #14
    db02:	5f49      	ldrsh	r1, [r1, r5]
    db04:	f000 f8ea 	bl	dcdc <_read_r>
    db08:	2800      	cmp	r0, #0
    db0a:	db03      	blt.n	db14 <__sread+0x18>
    db0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    db0e:	181b      	adds	r3, r3, r0
    db10:	6563      	str	r3, [r4, #84]	; 0x54
    db12:	bd70      	pop	{r4, r5, r6, pc}
    db14:	89a3      	ldrh	r3, [r4, #12]
    db16:	4a02      	ldr	r2, [pc, #8]	; (db20 <__sread+0x24>)
    db18:	4013      	ands	r3, r2
    db1a:	81a3      	strh	r3, [r4, #12]
    db1c:	e7f9      	b.n	db12 <__sread+0x16>
    db1e:	46c0      	nop			; (mov r8, r8)
    db20:	ffffefff 	.word	0xffffefff

0000db24 <__swrite>:
    db24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    db26:	001f      	movs	r7, r3
    db28:	898b      	ldrh	r3, [r1, #12]
    db2a:	0005      	movs	r5, r0
    db2c:	000c      	movs	r4, r1
    db2e:	0016      	movs	r6, r2
    db30:	05db      	lsls	r3, r3, #23
    db32:	d505      	bpl.n	db40 <__swrite+0x1c>
    db34:	230e      	movs	r3, #14
    db36:	5ec9      	ldrsh	r1, [r1, r3]
    db38:	2200      	movs	r2, #0
    db3a:	2302      	movs	r3, #2
    db3c:	f000 f874 	bl	dc28 <_lseek_r>
    db40:	89a3      	ldrh	r3, [r4, #12]
    db42:	4a05      	ldr	r2, [pc, #20]	; (db58 <__swrite+0x34>)
    db44:	0028      	movs	r0, r5
    db46:	4013      	ands	r3, r2
    db48:	81a3      	strh	r3, [r4, #12]
    db4a:	0032      	movs	r2, r6
    db4c:	230e      	movs	r3, #14
    db4e:	5ee1      	ldrsh	r1, [r4, r3]
    db50:	003b      	movs	r3, r7
    db52:	f000 f81f 	bl	db94 <_write_r>
    db56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    db58:	ffffefff 	.word	0xffffefff

0000db5c <__sseek>:
    db5c:	b570      	push	{r4, r5, r6, lr}
    db5e:	000c      	movs	r4, r1
    db60:	250e      	movs	r5, #14
    db62:	5f49      	ldrsh	r1, [r1, r5]
    db64:	f000 f860 	bl	dc28 <_lseek_r>
    db68:	89a3      	ldrh	r3, [r4, #12]
    db6a:	1c42      	adds	r2, r0, #1
    db6c:	d103      	bne.n	db76 <__sseek+0x1a>
    db6e:	4a05      	ldr	r2, [pc, #20]	; (db84 <__sseek+0x28>)
    db70:	4013      	ands	r3, r2
    db72:	81a3      	strh	r3, [r4, #12]
    db74:	bd70      	pop	{r4, r5, r6, pc}
    db76:	2280      	movs	r2, #128	; 0x80
    db78:	0152      	lsls	r2, r2, #5
    db7a:	4313      	orrs	r3, r2
    db7c:	81a3      	strh	r3, [r4, #12]
    db7e:	6560      	str	r0, [r4, #84]	; 0x54
    db80:	e7f8      	b.n	db74 <__sseek+0x18>
    db82:	46c0      	nop			; (mov r8, r8)
    db84:	ffffefff 	.word	0xffffefff

0000db88 <__sclose>:
    db88:	b510      	push	{r4, lr}
    db8a:	230e      	movs	r3, #14
    db8c:	5ec9      	ldrsh	r1, [r1, r3]
    db8e:	f000 f815 	bl	dbbc <_close_r>
    db92:	bd10      	pop	{r4, pc}

0000db94 <_write_r>:
    db94:	b570      	push	{r4, r5, r6, lr}
    db96:	0005      	movs	r5, r0
    db98:	0008      	movs	r0, r1
    db9a:	0011      	movs	r1, r2
    db9c:	2200      	movs	r2, #0
    db9e:	4c06      	ldr	r4, [pc, #24]	; (dbb8 <_write_r+0x24>)
    dba0:	6022      	str	r2, [r4, #0]
    dba2:	001a      	movs	r2, r3
    dba4:	f7f7 fbc0 	bl	5328 <_write>
    dba8:	1c43      	adds	r3, r0, #1
    dbaa:	d103      	bne.n	dbb4 <_write_r+0x20>
    dbac:	6823      	ldr	r3, [r4, #0]
    dbae:	2b00      	cmp	r3, #0
    dbb0:	d000      	beq.n	dbb4 <_write_r+0x20>
    dbb2:	602b      	str	r3, [r5, #0]
    dbb4:	bd70      	pop	{r4, r5, r6, pc}
    dbb6:	46c0      	nop			; (mov r8, r8)
    dbb8:	200037e4 	.word	0x200037e4

0000dbbc <_close_r>:
    dbbc:	2300      	movs	r3, #0
    dbbe:	b570      	push	{r4, r5, r6, lr}
    dbc0:	4c06      	ldr	r4, [pc, #24]	; (dbdc <_close_r+0x20>)
    dbc2:	0005      	movs	r5, r0
    dbc4:	0008      	movs	r0, r1
    dbc6:	6023      	str	r3, [r4, #0]
    dbc8:	f7f7 fbe8 	bl	539c <_close>
    dbcc:	1c43      	adds	r3, r0, #1
    dbce:	d103      	bne.n	dbd8 <_close_r+0x1c>
    dbd0:	6823      	ldr	r3, [r4, #0]
    dbd2:	2b00      	cmp	r3, #0
    dbd4:	d000      	beq.n	dbd8 <_close_r+0x1c>
    dbd6:	602b      	str	r3, [r5, #0]
    dbd8:	bd70      	pop	{r4, r5, r6, pc}
    dbda:	46c0      	nop			; (mov r8, r8)
    dbdc:	200037e4 	.word	0x200037e4

0000dbe0 <_fstat_r>:
    dbe0:	2300      	movs	r3, #0
    dbe2:	b570      	push	{r4, r5, r6, lr}
    dbe4:	4c06      	ldr	r4, [pc, #24]	; (dc00 <_fstat_r+0x20>)
    dbe6:	0005      	movs	r5, r0
    dbe8:	0008      	movs	r0, r1
    dbea:	0011      	movs	r1, r2
    dbec:	6023      	str	r3, [r4, #0]
    dbee:	f7f7 fbd8 	bl	53a2 <_fstat>
    dbf2:	1c43      	adds	r3, r0, #1
    dbf4:	d103      	bne.n	dbfe <_fstat_r+0x1e>
    dbf6:	6823      	ldr	r3, [r4, #0]
    dbf8:	2b00      	cmp	r3, #0
    dbfa:	d000      	beq.n	dbfe <_fstat_r+0x1e>
    dbfc:	602b      	str	r3, [r5, #0]
    dbfe:	bd70      	pop	{r4, r5, r6, pc}
    dc00:	200037e4 	.word	0x200037e4

0000dc04 <_isatty_r>:
    dc04:	2300      	movs	r3, #0
    dc06:	b570      	push	{r4, r5, r6, lr}
    dc08:	4c06      	ldr	r4, [pc, #24]	; (dc24 <_isatty_r+0x20>)
    dc0a:	0005      	movs	r5, r0
    dc0c:	0008      	movs	r0, r1
    dc0e:	6023      	str	r3, [r4, #0]
    dc10:	f7f7 fbcc 	bl	53ac <_isatty>
    dc14:	1c43      	adds	r3, r0, #1
    dc16:	d103      	bne.n	dc20 <_isatty_r+0x1c>
    dc18:	6823      	ldr	r3, [r4, #0]
    dc1a:	2b00      	cmp	r3, #0
    dc1c:	d000      	beq.n	dc20 <_isatty_r+0x1c>
    dc1e:	602b      	str	r3, [r5, #0]
    dc20:	bd70      	pop	{r4, r5, r6, pc}
    dc22:	46c0      	nop			; (mov r8, r8)
    dc24:	200037e4 	.word	0x200037e4

0000dc28 <_lseek_r>:
    dc28:	b570      	push	{r4, r5, r6, lr}
    dc2a:	0005      	movs	r5, r0
    dc2c:	0008      	movs	r0, r1
    dc2e:	0011      	movs	r1, r2
    dc30:	2200      	movs	r2, #0
    dc32:	4c06      	ldr	r4, [pc, #24]	; (dc4c <_lseek_r+0x24>)
    dc34:	6022      	str	r2, [r4, #0]
    dc36:	001a      	movs	r2, r3
    dc38:	f7f7 fbba 	bl	53b0 <_lseek>
    dc3c:	1c43      	adds	r3, r0, #1
    dc3e:	d103      	bne.n	dc48 <_lseek_r+0x20>
    dc40:	6823      	ldr	r3, [r4, #0]
    dc42:	2b00      	cmp	r3, #0
    dc44:	d000      	beq.n	dc48 <_lseek_r+0x20>
    dc46:	602b      	str	r3, [r5, #0]
    dc48:	bd70      	pop	{r4, r5, r6, pc}
    dc4a:	46c0      	nop			; (mov r8, r8)
    dc4c:	200037e4 	.word	0x200037e4

0000dc50 <memchr>:
    dc50:	b2c9      	uxtb	r1, r1
    dc52:	1882      	adds	r2, r0, r2
    dc54:	4290      	cmp	r0, r2
    dc56:	d101      	bne.n	dc5c <memchr+0xc>
    dc58:	2000      	movs	r0, #0
    dc5a:	4770      	bx	lr
    dc5c:	7803      	ldrb	r3, [r0, #0]
    dc5e:	428b      	cmp	r3, r1
    dc60:	d0fb      	beq.n	dc5a <memchr+0xa>
    dc62:	3001      	adds	r0, #1
    dc64:	e7f6      	b.n	dc54 <memchr+0x4>

0000dc66 <memmove>:
    dc66:	b510      	push	{r4, lr}
    dc68:	4288      	cmp	r0, r1
    dc6a:	d902      	bls.n	dc72 <memmove+0xc>
    dc6c:	188b      	adds	r3, r1, r2
    dc6e:	4298      	cmp	r0, r3
    dc70:	d308      	bcc.n	dc84 <memmove+0x1e>
    dc72:	2300      	movs	r3, #0
    dc74:	429a      	cmp	r2, r3
    dc76:	d007      	beq.n	dc88 <memmove+0x22>
    dc78:	5ccc      	ldrb	r4, [r1, r3]
    dc7a:	54c4      	strb	r4, [r0, r3]
    dc7c:	3301      	adds	r3, #1
    dc7e:	e7f9      	b.n	dc74 <memmove+0xe>
    dc80:	5c8b      	ldrb	r3, [r1, r2]
    dc82:	5483      	strb	r3, [r0, r2]
    dc84:	3a01      	subs	r2, #1
    dc86:	d2fb      	bcs.n	dc80 <memmove+0x1a>
    dc88:	bd10      	pop	{r4, pc}

0000dc8a <__malloc_lock>:
    dc8a:	4770      	bx	lr

0000dc8c <__malloc_unlock>:
    dc8c:	4770      	bx	lr

0000dc8e <_realloc_r>:
    dc8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dc90:	0007      	movs	r7, r0
    dc92:	000d      	movs	r5, r1
    dc94:	0016      	movs	r6, r2
    dc96:	2900      	cmp	r1, #0
    dc98:	d105      	bne.n	dca6 <_realloc_r+0x18>
    dc9a:	0011      	movs	r1, r2
    dc9c:	f7ff fa56 	bl	d14c <_malloc_r>
    dca0:	0004      	movs	r4, r0
    dca2:	0020      	movs	r0, r4
    dca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    dca6:	2a00      	cmp	r2, #0
    dca8:	d103      	bne.n	dcb2 <_realloc_r+0x24>
    dcaa:	f7ff fa05 	bl	d0b8 <_free_r>
    dcae:	0034      	movs	r4, r6
    dcb0:	e7f7      	b.n	dca2 <_realloc_r+0x14>
    dcb2:	f000 f827 	bl	dd04 <_malloc_usable_size_r>
    dcb6:	002c      	movs	r4, r5
    dcb8:	4286      	cmp	r6, r0
    dcba:	d9f2      	bls.n	dca2 <_realloc_r+0x14>
    dcbc:	0031      	movs	r1, r6
    dcbe:	0038      	movs	r0, r7
    dcc0:	f7ff fa44 	bl	d14c <_malloc_r>
    dcc4:	1e04      	subs	r4, r0, #0
    dcc6:	d0ec      	beq.n	dca2 <_realloc_r+0x14>
    dcc8:	0029      	movs	r1, r5
    dcca:	0032      	movs	r2, r6
    dccc:	f7fe fd67 	bl	c79e <memcpy>
    dcd0:	0029      	movs	r1, r5
    dcd2:	0038      	movs	r0, r7
    dcd4:	f7ff f9f0 	bl	d0b8 <_free_r>
    dcd8:	e7e3      	b.n	dca2 <_realloc_r+0x14>
	...

0000dcdc <_read_r>:
    dcdc:	b570      	push	{r4, r5, r6, lr}
    dcde:	0005      	movs	r5, r0
    dce0:	0008      	movs	r0, r1
    dce2:	0011      	movs	r1, r2
    dce4:	2200      	movs	r2, #0
    dce6:	4c06      	ldr	r4, [pc, #24]	; (dd00 <_read_r+0x24>)
    dce8:	6022      	str	r2, [r4, #0]
    dcea:	001a      	movs	r2, r3
    dcec:	f7f7 fafa 	bl	52e4 <_read>
    dcf0:	1c43      	adds	r3, r0, #1
    dcf2:	d103      	bne.n	dcfc <_read_r+0x20>
    dcf4:	6823      	ldr	r3, [r4, #0]
    dcf6:	2b00      	cmp	r3, #0
    dcf8:	d000      	beq.n	dcfc <_read_r+0x20>
    dcfa:	602b      	str	r3, [r5, #0]
    dcfc:	bd70      	pop	{r4, r5, r6, pc}
    dcfe:	46c0      	nop			; (mov r8, r8)
    dd00:	200037e4 	.word	0x200037e4

0000dd04 <_malloc_usable_size_r>:
    dd04:	1f0b      	subs	r3, r1, #4
    dd06:	681b      	ldr	r3, [r3, #0]
    dd08:	1f18      	subs	r0, r3, #4
    dd0a:	2b00      	cmp	r3, #0
    dd0c:	da01      	bge.n	dd12 <_malloc_usable_size_r+0xe>
    dd0e:	580b      	ldr	r3, [r1, r0]
    dd10:	18c0      	adds	r0, r0, r3
    dd12:	4770      	bx	lr

0000dd14 <__FUNCTION__.13159>:
    dd14:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....
    dd24:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
    dd34:	5d64 0000 6e69 6176 696c 6564 6920 636f     d]..invalide ioc
    dd44:	746c 6320 646d 0000 0de4 0000 0db4 0000     lt cmd..........
    dd54:	0dac 0000 0dc4 0000 0dbc 0000 0ddc 0000     ................
    dd64:	0dcc 0000 0dd4 0000                         ........

0000dd6c <__FUNCTION__.12254>:
    dd6c:	6968 5f66 6573 646e 0000 0000               hif_send....

0000dd78 <__FUNCTION__.12264>:
    dd78:	6968 5f66 7369 0072                         hif_isr.

0000dd80 <__FUNCTION__.12270>:
    dd80:	6968 5f66 6168 646e 656c 695f 7273 0000     hif_handle_isr..

0000dd90 <__FUNCTION__.12282>:
    dd90:	6968 5f66 6572 6563 7669 0065               hif_receive.

0000dd9c <__FUNCTION__.12298>:
    dd9c:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.
    ddac:	6828 6669 2029 4957 4946 485f 534f 5f54     (hif) WIFI_HOST_
    ddbc:	4352 5f56 5443 4c52 315f 6220 7375 6620     RCV_CTRL_1 bus f
    ddcc:	6961 006c 6828 6669 2029 6461 7264 7365     ail.(hif) addres
    dddc:	2073 7562 2073 6166 6c69 0000 6828 6669     s bus fail..(hif
    ddec:	2029 6f43 7272 7075 6574 2064 6170 6b63     ) Corrupted pack
    ddfc:	7465 5320 7a69 2065 203d 7525 3c20 204c     et Size = %u <L 
    de0c:	203d 7525 202c 2047 203d 7525 202c 504f     = %u, G = %u, OP
    de1c:	3d20 2520 3230 3e58 000a 0000 4957 4946      = %02X>....WIFI
    de2c:	6320 6c61 626c 6361 206b 7369 6e20 746f      callback is not
    de3c:	7220 6765 7369 6574 6572 0064 6353 6b6f      registered.Scok
    de4c:	7465 6320 6c61 626c 6361 206b 7369 6e20     et callback is n
    de5c:	746f 7220 6765 7369 6574 6572 0064 0000     ot registered...
    de6c:	744f 2061 6163 6c6c 6162 6b63 6920 2073     Ota callback is 
    de7c:	6f6e 2074 6572 6967 7473 7265 6465 0000     not registered..
    de8c:	7243 7079 6f74 6320 6c61 626c 6361 206b     Crypto callback 
    de9c:	7369 6e20 746f 7220 6765 7369 6574 6572     is not registere
    deac:	0064 0000 6953 6d67 2061 6163 6c6c 6162     d...Sigma callba
    debc:	6b63 6920 2073 6f6e 2074 6572 6967 7473     ck is not regist
    decc:	7265 6465 0000 0000 6828 6669 2029 6e69     ered....(hif) in
    dedc:	6176 696c 2064 7267 756f 2070 4449 0000     valid group ID..
    deec:	6828 6669 2029 6f68 7473 6120 7070 6420     (hif) host app d
    defc:	6469 276e 2074 6573 2074 5852 4420 6e6f     idn't set RX Don
    df0c:	2065 253c 3e75 253c 3e58 000a 6828 6669     e <%u><%X>..(hif
    df1c:	2029 7257 6e6f 2067 6953 657a 0000 0000     ) Wrong Size....
    df2c:	6828 6669 2029 6146 736c 2065 6e69 6574     (hif) False inte
    df3c:	7272 7075 2074 6c25 0078 0000 6828 6669     rrupt %lx...(hif
    df4c:	2029 6146 6c69 7420 206f 6552 6461 6920     ) Fail to Read i
    df5c:	746e 7265 7572 7470 7220 6765 0000 0000     nterrupt reg....
    df6c:	4828 4649 2029 6146 6c69 7420 206f 6168     (HIF) Fail to ha
    df7c:	646e 656c 6920 746e 7265 7572 7470 2520     ndle interrupt %
    df8c:	2064 7274 2079 6741 6961 2e6e 0a2e 0000     d try Again.....
    df9c:	6820 6669 725f 6365 6965 6576 203a 6e49      hif_receive: In
    dfac:	6176 696c 2064 7261 7567 656d 746e 0000     valid argument..
    dfbc:	5041 2050 6552 7571 7365 6574 2064 6953     APP Requested Si
    dfcc:	657a 6920 2073 616c 6772 7265 7420 6168     ze is larger tha
    dfdc:	206e 6874 2065 6572 6963 6576 2064 7562     n the recived bu
    dfec:	6666 7265 7320 7a69 2065 253c 3e75 253c     ffer size <%u><%
    dffc:	756c 0a3e 0000 0000 5041 2050 6552 7571     lu>.....APP Requ
    e00c:	7365 6574 2064 6441 7264 7365 2073 6562     ested Address be
    e01c:	6f79 646e 7420 6568 7220 6365 7669 6465     yond the recived
    e02c:	6220 6675 6566 2072 6461 7264 7365 2073      buffer address 
    e03c:	6e61 2064 656c 676e 6874 0000 5247 2070     and length..GRp 
    e04c:	203f 6425 000a 0000 4128 5050 2829 4e49     ? %d....(APP)(IN
    e05c:	4f46 0029 6c53 776f 6e69 2067 6f64 6e77     FO).Slowing down
    e06c:	2e2e 002e 4828 4649 4629 6961 206c 6f74     ....(HIF)Fail to
    e07c:	7720 6b61 7075 7420 6568 6320 6968 0070      wakup the chip.

0000e08c <__FUNCTION__.12233>:
    e08c:	326d 5f6d 6977 6966 635f 0062               m2m_wifi_cb.

0000e098 <__FUNCTION__.12262>:
    e098:	326d 5f6d 6977 6966 695f 696e 0074 0000     m2m_wifi_init...

0000e0a8 <__FUNCTION__.12290>:
    e0a8:	326d 5f6d 6977 6966 635f 6e6f 656e 7463     m2m_wifi_connect
    e0b8:	735f 0063 6f43 666e 696c 7463 6465 4920     _sc.Conflicted I
    e0c8:	2050 2022 7525 252e 2e75 7525 252e 2075     P " %u.%u.%u.%u 
    e0d8:	2022 000a 4552 2051 6f4e 2074 6564 6966     " ..REQ Not defi
    e0e8:	656e 2064 6425 000a 654b 2079 7369 6e20     ned %d..Key is n
    e0f8:	746f 7620 6c61 6469 0000 0000 6e49 6176     ot valid....Inva
    e108:	696c 2064 654b 0079 5353 4449 4c20 4e45     lid Key.SSID LEN
    e118:	4920 564e 4c41 4449 0000 0000 4843 4920      INVALID....CH I
    e128:	564e 4c41 4449 0000 6e49 6176 696c 2064     NVALID..Invalid 
    e138:	6557 2070 656b 2079 6e69 6564 2078 6425     Wep key index %d
    e148:	000a 0000 6e49 6176 696c 2064 6557 2070     ....Invalid Wep 
    e158:	656b 2079 656c 676e 6874 2520 0a64 0000     key length %d...
    e168:	6e49 6f63 7272 6365 2074 5350 204b 656b     Incorrect PSK ke
    e178:	2079 656c 676e 6874 0000 0000 6e75 6564     y length....unde
    e188:	6966 656e 2064 6573 2063 7974 6570 0000     fined sec type..
    e198:	6946 6d72 6177 6572 7620 7265 2020 3a20     Firmware ver   :
    e1a8:	2520 2e75 7525 252e 2075 7653 726e 7665      %u.%u.%u Svnrev
    e1b8:	2520 0a75 0000 0000 6946 6d72 6177 6572      %u.....Firmware
    e1c8:	4220 6975 646c 2520 2073 6954 656d 2520      Build %s Time %
    e1d8:	0a73 0000 6946 6d72 6177 6572 4d20 6e69     s...Firmware Min
    e1e8:	6420 6972 6576 2072 6576 2072 203a 7525      driver ver : %u
    e1f8:	252e 2e75 7525 000a 7244 7669 7265 7620     .%u.%u..Driver v
    e208:	7265 203a 7525 252e 2e75 7525 000a 0000     er: %u.%u.%u....
    e218:	3930 333a 3a37 3735 0000 0000 7041 2072     09:37:57....Apr 
    e228:	3432 3220 3130 0039 7244 7669 7265 6220     24 2019.Driver b
    e238:	6975 746c 6120 2074 7325 2509 0a73 0000     uilt at %s.%s...
    e248:	694d 6d73 7461 6863 4620 7269 616d 7277     Mismatch Firmawr
    e258:	2065 6556 7372 6f69 006e 0000               e Version...

0000e264 <__FUNCTION__.12096>:
    e264:	6863 7069 775f 6b61 0065 0000               chip_wake...

0000e270 <__FUNCTION__.12145>:
    e270:	6863 7069 645f 6965 696e 0074 6166 6c69     chip_deinit.fail
    e280:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
    e290:	7a69 0065 7542 2073 7265 6f72 2072 3528     ize.Bus error (5
    e2a0:	2e29 6425 2520 786c 000a 0000 6146 6c69     ).%d %lx....Fail
    e2b0:	6465 7420 206f 6177 756b 2070 6874 2065     ed to wakup the 
    e2c0:	6863 7069 0000 0000 7244 7669 7265 6556     chip....DriverVe
    e2d0:	4972 666e 3a6f 3020 2578 3830 786c 000a     rInfo: 0x%08lx..

0000e2e0 <__FUNCTION__.12143>:
    e2e0:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

0000e2ec <__FUNCTION__.12150>:
    e2ec:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...
    e2fc:	6e5b 696d 7320 6f74 5d70 203a 6863 7069     [nmi stop]: chip
    e30c:	645f 6965 696e 2074 6166 6c69 0000 0000     _deinit fail....
    e31c:	6e5b 696d 7320 6f74 5d70 203a 5053 2049     [nmi stop]: SPI 
    e32c:	6c66 7361 2068 6964 6173 6c62 2065 6166     flash disable fa
    e33c:	6c69 0000 6e5b 696d 7320 6f74 5d70 203a     il..[nmi stop]: 
    e34c:	6166 6c69 6920 696e 2074 7562 0073 0000     fail init bus...
    e35c:	6166 6c69 6465 7420 206f 6e65 6261 656c     failed to enable
    e36c:	6920 746e 7265 7572 7470 2e73 002e 0000      interrupts.....
    e37c:	6e5b 696d 7320 6174 7472 3a5d 6620 6961     [nmi start]: fai
    e38c:	206c 6e69 7469 6220 7375 0000 6843 7069     l init bus..Chip
    e39c:	4920 2044 6c25 0a78 0000 0000 1dc8 0000      ID %lx.........
    e3ac:	1dc8 0000 1df8 0000 1d7a 0000 1d9e 0000     ........z.......
    e3bc:	1dac 0000 1dde 0000 1dde 0000 1e26 0000     ............&...
    e3cc:	1d5e 0000 1e60 0000 1e60 0000 1e60 0000     ^...`...`...`...
    e3dc:	1e60 0000 1dba 0000 c9c3 cac4               `...........

0000e3e8 <__FUNCTION__.11449>:
    e3e8:	7073 5f69 6d63 0064                         spi_cmd.

0000e3f0 <__FUNCTION__.11456>:
    e3f0:	7073 5f69 6164 6174 725f 7073 0000 0000     spi_data_rsp....

0000e400 <__FUNCTION__.11465>:
    e400:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

0000e40c <__FUNCTION__.11481>:
    e40c:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...

0000e41c <__FUNCTION__.11496>:
    e41c:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

0000e42c <__FUNCTION__.11508>:
    e42c:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

0000e43c <__FUNCTION__.11519>:
    e43c:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....

0000e44c <__FUNCTION__.11531>:
    e44c:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....

0000e45c <__FUNCTION__.11544>:
    e45c:	6d6e 735f 6970 725f 6165 0064               nm_spi_read.

0000e468 <__FUNCTION__.11565>:
    e468:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

0000e474 <crc7_syndrome_table>:
    e474:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
    e484:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
    e494:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
    e4a4:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
    e4b4:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
    e4c4:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
    e4d4:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
    e4e4:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
    e4f4:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
    e504:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
    e514:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
    e524:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
    e534:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
    e544:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
    e554:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
    e564:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy
    e574:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e584:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
    e594:	7270 746f 636f 6c6f 7720 7469 2068 5243     protocol with CR
    e5a4:	2043 6e6f 202c 6572 7974 6972 676e 7720     C on, retyring w
    e5b4:	7469 2068 5243 2043 666f 2e66 2e2e 0000     ith CRC off.....
    e5c4:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e5d4:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
    e5e4:	7270 746f 636f 6c6f 2e2e 002e 6e5b 696d     protocol....[nmi
    e5f4:	7320 6970 3a5d 4620 6961 656c 2064 6e69      spi]: Failed in
    e604:	6574 6e72 6c61 7720 6972 6574 7020 6f72     ternal write pro
    e614:	6f74 6f63 206c 6572 2e67 2e2e 0000 0000     tocol reg.......
    e624:	6e5b 696d 7320 6970 3a5d 4620 6961 206c     [nmi spi]: Fail 
    e634:	6d63 2064 6572 6461 6320 6968 2070 6469     cmd read chip id
    e644:	2e2e 002e 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e654:	6961 656c 2064 6d63 2c64 7220 6165 2064     ailed cmd, read 
    e664:	6c62 636f 206b 2528 3830 2978 2e2e 0a2e     block (%08x)....
    e674:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e684:	6961 656c 2064 6d63 2064 6572 7073 6e6f     ailed cmd respon
    e694:	6573 202c 6572 6461 6220 6f6c 6b63 2820     se, read block (
    e6a4:	3025 7838 2e29 2e2e 000a 0000 6e5b 696d     %08x).......[nmi
    e6b4:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    e6c4:	636f 206b 6164 6174 7220 6165 2e64 2e2e     ock data read...
    e6d4:	0000 0000 6552 6573 2074 6e61 2064 6572     ....Reset and re
    e6e4:	7274 2079 6425 2520 786c 2520 0a64 0000     try %d %lx %d...
    e6f4:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e704:	2064 6d63 2c64 7720 6972 6574 6220 6f6c     d cmd, write blo
    e714:	6b63 2820 3025 7838 2e29 2e2e 000a 0000     ck (%08x).......
    e724:	6e5b 696d 7320 6970 5d20 203a 6146 6c69     [nmi spi ]: Fail
    e734:	6465 6320 646d 7220 7365 6f70 736e 2c65     ed cmd response,
    e744:	7720 6972 6574 6220 6f6c 6b63 2820 3025      write block (%0
    e754:	7838 2e29 2e2e 000a 6e5b 696d 7320 6970     8x).....[nmi spi
    e764:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    e774:	6f6c 6b63 6320 646d 7720 6972 6574 202c     lock cmd write, 
    e784:	7562 2073 7265 6f72 2e72 2e2e 0000 0000     bus error.......
    e794:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e7a4:	2064 6164 6174 6220 6f6c 6b63 7720 6972     d data block wri
    e7b4:	6574 202c 7562 2073 7265 6f72 2e72 2e2e     te, bus error...
    e7c4:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e7d4:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
    e7e4:	6320 6372 7720 6972 6574 202c 7562 2073      crc write, bus 
    e7f4:	7265 6f72 2e72 2e2e 0000 0000 6e5b 696d     error.......[nmi
    e804:	7320 6970 3a5d 4620 6961 656c 2064 7562      spi]: Failed bu
    e814:	2073 7265 6f72 2e72 2e2e 0000 6e5b 696d     s error.....[nmi
    e824:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    e834:	6174 7220 7365 6f70 736e 2065 6572 6461     ta response read
    e844:	202c 7825 2520 2078 7825 000a 6e5b 696d     , %x %x %x..[nmi
    e854:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    e864:	636f 206b 6164 6174 7720 6972 6574 2e2e     ock data write..
    e874:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e884:	6961 656c 2064 6d63 2064 7277 7469 2c65     ailed cmd write,
    e894:	6220 7375 6520 7272 726f 2e2e 002e 0000      bus error......
    e8a4:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e8b4:	2064 6d63 2064 6572 7073 6e6f 6573 7220     d cmd response r
    e8c4:	6165 2c64 6220 7375 6520 7272 726f 2e2e     ead, bus error..
    e8d4:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e8e4:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
    e8f4:	736e 2065 6572 6461 202c 7562 2073 7265     nse read, bus er
    e904:	6f72 2e72 2e2e 0000 6e5b 696d 7320 6970     ror.....[nmi spi
    e914:	3a5d 4620 6961 656c 2064 6164 6174 7220     ]: Failed data r
    e924:	7365 6f70 736e 2065 6572 6461 2e2e 282e     esponse read...(
    e934:	3025 7832 0a29 0000 6e5b 696d 7320 6970     %02x)...[nmi spi
    e944:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    e954:	6f6c 6b63 7220 6165 2c64 6220 7375 6520     lock read, bus e
    e964:	7272 726f 2e2e 002e 6e5b 696d 7320 6970     rror....[nmi spi
    e974:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    e984:	6f6c 6b63 6320 6372 7220 6165 2c64 6220     lock crc read, b
    e994:	7375 6520 7272 726f 2e2e 002e 6e5b 696d     us error....[nmi
    e9a4:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
    e9b4:	2c64 7220 6165 2064 6572 2067 2528 3830     d, read reg (%08
    e9c4:	2978 2e2e 0a2e 0000 6e5b 696d 7320 6970     x)......[nmi spi
    e9d4:	3a5d 4620 6961 656c 2064 6d63 2064 6572     ]: Failed cmd re
    e9e4:	7073 6e6f 6573 202c 6572 6461 7220 6765     sponse, read reg
    e9f4:	2820 3025 7838 2e29 2e2e 000a 6e5b 696d      (%08x).....[nmi
    ea04:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    ea14:	6174 7220 6165 2e64 2e2e 0000 6552 6573     ta read.....Rese
    ea24:	2074 6e61 2064 6572 7274 2079 6425 2520     t and retry %d %
    ea34:	786c 000a 6e5b 696d 7320 6970 3a5d 4620     lx..[nmi spi]: F
    ea44:	6961 656c 2064 6d63 2c64 7720 6972 6574     ailed cmd, write
    ea54:	7220 6765 2820 3025 7838 2e29 2e2e 000a      reg (%08x).....
    ea64:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    ea74:	2064 6d63 2064 6572 7073 6e6f 6573 202c     d cmd response, 
    ea84:	7277 7469 2065 6572 2067 2528 3830 2978     write reg (%08x)
    ea94:	2e2e 0a2e 0000 0000 6552 6573 2074 6e61     ........Reset an
    eaa4:	2064 6572 7274 2079 6425 2520 786c 2520     d retry %d %lx %
    eab4:	786c 000a 4528 5252 2952 7543 7272 6e65     lx..(ERRR)Curren
    eac4:	2074 253c 3e64 000a 0800 4200 0c00 4200     t <%d>.....B...B
    ead4:	1000 4200 1400 4200 1800 4200 1c00 4200     ...B...B...B...B
    eae4:	46ca 0000 46c6 0000 46c6 0000 472c 0000     .F...F...F..,G..
    eaf4:	472c 0000 46de 0000 46d0 0000 46e4 0000     ,G...F...F...F..
    eb04:	471a 0000 48b0 0000 4890 0000 4890 0000     .G...H...H...H..
    eb14:	491c 0000 48a2 0000 48be 0000 4894 0000     .I...H...H...H..
    eb24:	48cc 0000 490c 0000 2c00 4200 3000 4200     .H...I...,.B.0.B
    eb34:	3400 4200 009c 0000 61a8 0000 62f2 0000     .4.B.....a...b..
    eb44:	6180 0000 62fa 0000 6188 0000 6190 0000     .a...b...a...a..
    eb54:	6198 0000 61a0 0000                         .a...a..

0000eb5c <tc_interrupt_vectors.11908>:
    eb5c:	1312 0014 77fc 0000 7814 0000 7830 0000     .....w...x..0x..
    eb6c:	7860 0000 78a2 0000 7a06 0000 7950 0000     `x...x...z..Py..
    eb7c:	797a 0000 7a06 0000 79a6 0000 79ec 0000     zy...z...y...y..
    eb8c:	7a1a 0000 7a08 0000 6973 326f 6f68 7473     .z...z..sio2host
    eb9c:	695f 696e 2074 6b4f 0000 0000 3231 3433     _init Ok....1234
    ebac:	3635 3837 0000 0000 7573 686e 7473 325f     5678....sunhst_2
    ebbc:	342e 4847 007a 0000 4150 204e 6f43 726f     .4GHz...PAN Coor
    ebcc:	6964 616e 6f74 0072 302d 2578 3430 0058     dinator.-0x%04X.

0000ebdc <_global_impure_ptr>:
    ebdc:	00dc 2000                                   ... 

0000ebe0 <__sf_fake_stderr>:
	...

0000ec00 <__sf_fake_stdin>:
	...

0000ec20 <__sf_fake_stdout>:
	...
    ec40:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
    ec50:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
    ec60:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
    ec70:	6665 0000                                   ef..

0000ec74 <_init>:
    ec74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ec76:	46c0      	nop			; (mov r8, r8)
    ec78:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ec7a:	bc08      	pop	{r3}
    ec7c:	469e      	mov	lr, r3
    ec7e:	4770      	bx	lr

0000ec80 <__init_array_start>:
    ec80:	000000dd 	.word	0x000000dd

0000ec84 <_fini>:
    ec84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ec86:	46c0      	nop			; (mov r8, r8)
    ec88:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ec8a:	bc08      	pop	{r3}
    ec8c:	469e      	mov	lr, r3
    ec8e:	4770      	bx	lr

0000ec90 <__fini_array_start>:
    ec90:	000000b5 	.word	0x000000b5
