
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035986                       # Number of seconds simulated
sim_ticks                                 35986033314                       # Number of ticks simulated
final_tick                               563902289973                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 257037                       # Simulator instruction rate (inst/s)
host_op_rate                                   324861                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2805018                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906776                       # Number of bytes of host memory used
host_seconds                                 12829.16                       # Real time elapsed on the host
sim_insts                                  3297565764                       # Number of instructions simulated
sim_ops                                    4167698466                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2131072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       514432                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3780992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1680128                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1680128                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8834                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16649                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4019                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29539                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13126                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13126                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31421968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        35569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59219419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14295324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               105068318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46240                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        35569                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49797                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             131607                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46688336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46688336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46688336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31421968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        35569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59219419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14295324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151756654                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86297443                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31073304                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25274164                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075341                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13058158                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12237391                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3188896                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91167                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34346511                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169685670                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31073304                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15426287                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35636487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10654521                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5760401                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16783138                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       823020                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84287171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48650684     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1911999      2.27%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2486994      2.95%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3780594      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3665918      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2791803      3.31%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1655072      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2493837      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16850270     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84287171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360072                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966289                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35491663                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5645093                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34337962                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268916                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8543531                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5270172                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          309                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202955141                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8543531                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37361066                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1025920                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1878482                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32693681                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2784486                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197064017                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          902                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1200825                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       877546                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274570534                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917735303                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917735303                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103821425                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41929                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23665                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7889175                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18258536                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9683521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       188038                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2927671                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183185732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39790                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147587243                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       276044                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59571482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181013536                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84287171                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751005                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898502                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29542650     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18428552     21.86%     56.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11840534     14.05%     70.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8148994      9.67%     80.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7632435      9.06%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4056196      4.81%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2993110      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896339      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       748361      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84287171                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725659     68.99%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149844     14.25%     83.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176324     16.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122798486     83.20%     83.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084796      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14559634      9.87%     94.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8127658      5.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147587243                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710216                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1051831                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007127                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380789524                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242797843                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143427715                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148639074                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500895                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6990602                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2140                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          878                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2461072                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          200                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8543531                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         604150                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97838                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183225522                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1187096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18258536                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9683521                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23122                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          878                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269439                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1171106                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440545                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144738102                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13704870                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2849133                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21641655                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20269391                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7936785                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677200                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143465710                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143427715                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92150727                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258783672                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662016                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356092                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60321242                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109692                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75743640                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622637                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.152539                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29414981     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21653055     28.59%     67.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7994194     10.55%     77.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4573393      6.04%     84.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3806760      5.03%     89.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1840806      2.43%     91.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1886187      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799503      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3774761      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75743640                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3774761                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255194544                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374999393                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2010272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862974                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862974                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158783                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158783                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651338433                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198082883                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187508961                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86297443                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30667474                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25160546                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1995557                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13030673                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11978124                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3125993                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86262                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31703656                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168554784                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30667474                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15104117                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36231574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10704973                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7302687                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15508456                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       795440                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83914758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.468096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47683184     56.82%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3614463      4.31%     61.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3171749      3.78%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3412247      4.07%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2991798      3.57%     72.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1555823      1.85%     74.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1019651      1.22%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2675946      3.19%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17789897     21.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83914758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355369                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.953184                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33345244                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6892395                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34470592                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       536089                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8670436                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5021014                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6436                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199877969                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50683                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8670436                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34997100                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3269151                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       958961                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33320586                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2698522                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193120231                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        14074                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1678636                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       743981                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          258                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    268244148                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    900632073                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    900632073                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166524243                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101719870                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33656                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17788                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7185041                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19026066                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9916028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       237960                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3085865                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         182050780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146296045                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       281978                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60388248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    184563469                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1911                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83914758                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743389                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907736                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30233120     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17700589     21.09%     57.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11835218     14.10%     71.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7550144      9.00%     80.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7472800      8.91%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4389203      5.23%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3346521      3.99%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       739057      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       648106      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83914758                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1072615     70.13%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            41      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        200278     13.10%     83.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       256434     16.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120352313     82.27%     82.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1999365      1.37%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15862      0.01%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15584137     10.65%     94.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8344368      5.70%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146296045                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695254                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1529368                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010454                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378318191                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    242473692                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142200748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147825413                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       259839                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6955867                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          539                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1054                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2265550                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          560                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8670436                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2491086                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       160149                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    182084415                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       315294                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19026066                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9916028                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17773                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        115300                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6631                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1054                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1221970                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1114244                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2336214                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143755592                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14644247                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2540450                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22751274                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20375326                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8107027                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665815                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142345348                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142200748                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92784232                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259134373                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.647798                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358055                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98948742                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121139574                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60948249                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2020996                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75244322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166771                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30391582     40.39%     40.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20250184     26.91%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8305437     11.04%     78.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4244559      5.64%     83.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3644066      4.84%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1785583      2.37%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1974290      2.62%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       994048      1.32%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3654573      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75244322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98948742                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121139574                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19720673                       # Number of memory references committed
system.switch_cpus1.commit.loads             12070195                       # Number of loads committed
system.switch_cpus1.commit.membars              15862                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17391460                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108993019                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2389161                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3654573                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253677572                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          372854234                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2382685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98948742                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121139574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98948742                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.872143                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.872143                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146601                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146601                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649075319                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195061652                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187473299                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31724                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86297443                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31790278                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25919299                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2125365                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13251416                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12404476                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3426071                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94023                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31797059                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174622617                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31790278                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15830547                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38773050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11292666                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5215322                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15695932                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1031378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84926593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46153543     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2562162      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4778828      5.63%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4781682      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2961180      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2364864      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1477510      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1386067      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18460757     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84926593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368380                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.023497                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33154481                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5154929                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37248600                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       229020                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9139552                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5376472                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1623                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209499854                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         8177                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9139552                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35561566                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1007231                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       851263                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35024569                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3342402                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202029094                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1391590                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1021363                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283765062                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    942459738                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    942459738                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175315861                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108449184                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35953                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17262                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9292947                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18683096                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9539085                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119235                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3286428                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190432324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151651970                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298908                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64470048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    197140001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84926593                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785683                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897542                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28945383     34.08%     34.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18507103     21.79%     55.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12228359     14.40%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8020589      9.44%     79.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8445609      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4064583      4.79%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3233541      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       731623      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       749803      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84926593                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         944986     72.50%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        179938     13.81%     86.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       178440     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126854191     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2036330      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17263      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14668394      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8075792      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151651970                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757317                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1303364                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008594                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389832803                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254937235                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148179983                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152955334                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       471230                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7253938                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1978                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2298711                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9139552                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         515453                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90277                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190466849                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       378561                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18683096                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9539085                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17262                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70643                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          339                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1328395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1180988                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2509383                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149644245                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13997588                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2007723                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21882171                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21218234                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7884583                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734052                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148226846                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148179983                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94427704                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        271005667                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717084                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348434                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102103744                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125720228                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64747054                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34524                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2149661                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75787041                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658862                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150486                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28604418     37.74%     37.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21300691     28.11%     65.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8851021     11.68%     77.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4412426      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4400700      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1778364      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1786607      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       956557      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3696257      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75787041                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102103744                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125720228                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18669528                       # Number of memory references committed
system.switch_cpus2.commit.loads             11429154                       # Number of loads committed
system.switch_cpus2.commit.membars              17262                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18146383                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113264391                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2593055                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3696257                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262558066                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          390080087                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31956                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1370850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102103744                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125720228                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102103744                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845194                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845194                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183161                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183161                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672208522                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205865406                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192450759                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34524                       # number of misc regfile writes
system.l20.replacements                          8847                       # number of replacements
system.l20.tagsinuse                     10239.965321                       # Cycle average of tags in use
system.l20.total_refs                          554305                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19087                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.040970                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          567.247470                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.896755                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3785.011977                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5879.809119                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055395                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.369630                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574200                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43441                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43441                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25390                       # number of Writeback hits
system.l20.Writeback_hits::total                25390                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43441                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43441                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43441                       # number of overall hits
system.l20.overall_hits::total                  43441                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8826                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8839                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8834                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8847                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8834                       # number of overall misses
system.l20.overall_misses::total                 8847                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1135358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1100288253                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1101423611                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       699253                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       699253                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1135358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1100987506                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1102122864                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1135358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1100987506                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1102122864                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52267                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52280                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25390                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25390                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52275                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52288                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52275                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52288                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168864                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169070                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168991                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169198                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168991                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169198                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 124664.429300                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 124609.527209                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 87406.625000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 87406.625000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 124630.688929                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 124575.886063                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 124630.688929                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 124575.886063                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5924                       # number of writebacks
system.l20.writebacks::total                     5924                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8826                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8839                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            8                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8834                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8847                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8834                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8847                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1017095268                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1018107543                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       623878                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       623878                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1017719146                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1018731421                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1017719146                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1018731421                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168864                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169070                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168991                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169198                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168991                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169198                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115238.530252                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 115183.566354                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 77984.750000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 77984.750000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 115204.793525                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 115149.928902                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 115204.793525                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 115149.928902                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16659                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          673616                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26899                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.042418                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.823119                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.075993                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5789.956651                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4432.144238                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001350                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000398                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.565425                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.432827                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        78332                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  78332                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17615                       # number of Writeback hits
system.l21.Writeback_hits::total                17615                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        78332                       # number of demand (read+write) hits
system.l21.demand_hits::total                   78332                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        78332                       # number of overall hits
system.l21.overall_hits::total                  78332                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16649                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16659                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16649                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16659                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16649                       # number of overall misses
system.l21.overall_misses::total                16659                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       985224                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2146868512                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2147853736                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       985224                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2146868512                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2147853736                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       985224                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2146868512                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2147853736                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        94981                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              94991                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17615                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17615                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        94981                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               94991                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        94981                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              94991                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175288                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175375                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175288                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175375                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175288                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175375                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128948.796444                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128930.532205                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128948.796444                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128930.532205                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128948.796444                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128930.532205                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4152                       # number of writebacks
system.l21.writebacks::total                     4152                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16649                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16659                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16649                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16659                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16649                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16659                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       890900                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1990141907                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1991032807                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       890900                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1990141907                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1991032807                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       890900                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1990141907                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1991032807                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175288                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175375                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175288                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175375                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175288                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175375                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        89090                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 119535.221755                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 119516.946215                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst        89090                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 119535.221755                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 119516.946215                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst        89090                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 119535.221755                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 119516.946215                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4033                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          394494                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16321                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.170945                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          492.098126                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.344036                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1961.995018                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9820.562820                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040047                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001086                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.159668                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799199                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35655                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35655                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10753                       # number of Writeback hits
system.l22.Writeback_hits::total                10753                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35655                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35655                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35655                       # number of overall hits
system.l22.overall_hits::total                  35655                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4019                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4033                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4019                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4033                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4019                       # number of overall misses
system.l22.overall_misses::total                 4033                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1456193                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    516908964                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      518365157                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1456193                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    516908964                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       518365157                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1456193                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    516908964                       # number of overall miss cycles
system.l22.overall_miss_latency::total      518365157                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39674                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39688                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10753                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10753                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39674                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39688                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39674                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39688                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101301                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101618                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101301                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101618                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101301                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101618                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 104013.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128616.313511                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128530.909249                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 104013.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128616.313511                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128530.909249                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 104013.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128616.313511                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128530.909249                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3050                       # number of writebacks
system.l22.writebacks::total                     3050                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4019                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4033                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4019                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4033                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4019                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4033                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1325573                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    479052821                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    480378394                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1325573                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    479052821                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    480378394                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1325573                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    479052821                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    480378394                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101301                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101618                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101301                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101618                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101301                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101618                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94683.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119197.019408                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119111.925118                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 94683.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119197.019408                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119111.925118                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 94683.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119197.019408                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119111.925118                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016790736                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049981.322581                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16783119                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16783119                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16783119                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16783119                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16783119                       # number of overall hits
system.cpu0.icache.overall_hits::total       16783119                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1556029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1556029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16783138                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16783138                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16783138                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16783138                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16783138                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16783138                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52275                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173616086                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52531                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3305.021530                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.267301                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.732699                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911200                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088800                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10425305                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10425305                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183285                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183285                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17658                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17658                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17608590                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17608590                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17608590                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17608590                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       132039                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132039                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4817                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4817                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136856                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136856                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136856                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136856                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6477894077                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6477894077                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    488573612                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    488573612                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6966467689                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6966467689                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6966467689                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6966467689                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10557344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10557344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17745446                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17745446                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17745446                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17745446                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012507                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012507                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000670                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000670                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007712                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007712                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007712                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007712                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49060.459993                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49060.459993                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 101426.948723                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 101426.948723                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50903.633666                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50903.633666                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50903.633666                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50903.633666                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       869082                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 66852.461538                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25390                       # number of writebacks
system.cpu0.dcache.writebacks::total            25390                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79772                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79772                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4809                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4809                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84581                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84581                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52267                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52267                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            8                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52275                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52275                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1464834918                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1464834918                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       707253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       707253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1465542171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1465542171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1465542171                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1465542171                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002946                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002946                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28025.999541                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28025.999541                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 88406.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88406.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28035.240000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28035.240000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28035.240000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28035.240000                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.996612                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012286771                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1840521.401818                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996612                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016020                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15508446                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15508446                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15508446                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15508446                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15508446                       # number of overall hits
system.cpu1.icache.overall_hits::total       15508446                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1031924                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1031924                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1031924                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1031924                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1031924                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1031924                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15508456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15508456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15508456                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15508456                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15508456                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15508456                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 103192.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 103192.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 103192.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       995224                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       995224                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       995224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       995224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       995224                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       995224                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 99522.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94981                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191170096                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95237                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2007.309092                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.571073                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.428927                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916293                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083707                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11512151                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11512151                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7618555                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7618555                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17006                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17006                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15862                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15862                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19130706                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19130706                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19130706                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19130706                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       353381                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       353381                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       353481                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        353481                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       353481                       # number of overall misses
system.cpu1.dcache.overall_misses::total       353481                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14364182608                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14364182608                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8565356                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8565356                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14372747964                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14372747964                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14372747964                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14372747964                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11865532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11865532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7618655                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7618655                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19484187                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19484187                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19484187                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19484187                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029782                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029782                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018142                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40647.863377                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40647.863377                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85653.560000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85653.560000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40660.595517                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40660.595517                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40660.595517                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40660.595517                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17615                       # number of writebacks
system.cpu1.dcache.writebacks::total            17615                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       258400                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       258400                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       258500                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       258500                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       258500                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       258500                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94981                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94981                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94981                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94981                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94981                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94981                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2808501525                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2808501525                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2808501525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2808501525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2808501525                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2808501525                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004875                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004875                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004875                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004875                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29569.087765                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29569.087765                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29569.087765                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29569.087765                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29569.087765                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29569.087765                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996525                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015446176                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2193188.285097                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996525                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15695915                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15695915                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15695915                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15695915                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15695915                       # number of overall hits
system.cpu2.icache.overall_hits::total       15695915                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1820793                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1820793                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1820793                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1820793                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1820793                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1820793                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15695932                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15695932                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15695932                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15695932                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15695932                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15695932                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 107105.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 107105.470588                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 107105.470588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 107105.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 107105.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 107105.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1470193                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1470193                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1470193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1470193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1470193                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1470193                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 105013.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 105013.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39674                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169535877                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39930                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4245.827122                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.549673                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.450327                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904491                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095509                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10684146                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10684146                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7206404                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7206404                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17262                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17262                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17262                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17262                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17890550                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17890550                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17890550                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17890550                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102550                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102550                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102550                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102550                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102550                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102550                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4361067942                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4361067942                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4361067942                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4361067942                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4361067942                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4361067942                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10786696                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10786696                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7206404                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7206404                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17262                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17262                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17993100                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17993100                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17993100                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17993100                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009507                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009507                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005699                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005699                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005699                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005699                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42526.259795                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42526.259795                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42526.259795                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42526.259795                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42526.259795                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42526.259795                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10753                       # number of writebacks
system.cpu2.dcache.writebacks::total            10753                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        62876                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62876                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62876                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62876                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62876                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62876                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39674                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39674                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39674                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39674                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39674                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39674                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    752713119                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    752713119                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    752713119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    752713119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    752713119                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    752713119                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003678                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003678                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002205                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002205                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002205                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002205                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18972.453471                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18972.453471                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18972.453471                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18972.453471                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18972.453471                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18972.453471                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
