From 3e55d347ee0ec96388bedc200347e43e397e7e0d Mon Sep 17 00:00:00 2001
From: Scott McCoy <smccoy@hp.com>
Date: Mon, 17 Mar 2014 21:08:44 +0530
Subject: [PATCH 109/509] SPI: zynq-qspi: Update config register value in
 init_hw in spi-zynq-qspi.c

https://github.com/analogdevicesinc/linux.git xcomm_zynq
commit 531659cdc999115cbaae7c15cc00c513700fe015

The 2-bit qspi.Config_reg[FIFO_WIDTH] register field must always
be 2'b11 (Xilinx UG585 v1.6 p1437).

Signed-off-by: Scott McCoy <smccoy@hp.com>
Reviewed-by: Harini Katakam <harinik@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 drivers/spi/spi-zynq-qspi.c |    2 ++
 1 files changed, 2 insertions(+), 0 deletions(-)

diff --git a/drivers/spi/spi-zynq-qspi.c b/drivers/spi/spi-zynq-qspi.c
index 14c83f1..22da3e2 100644
--- a/drivers/spi/spi-zynq-qspi.c
+++ b/drivers/spi/spi-zynq-qspi.c
@@ -68,6 +68,7 @@
 #define ZYNQ_QSPI_CONFIG_CPHA_MASK	0x00000004 /* Clock Phase Control */
 #define ZYNQ_QSPI_CONFIG_CPOL_MASK	0x00000002 /* Clock Polarity Control */
 #define ZYNQ_QSPI_CONFIG_SSCTRL_MASK	0x00003C00 /* Slave Select Mask */
+#define ZYNQ_QSPI_CONFIG_FWIDTH_MASK	0x000000C0 /* FIFO width */
 #define ZYNQ_QSPI_CONFIG_MSTREN_MASK	0x00000001 /* Master Mode */
 
 /*
@@ -306,6 +307,7 @@ static void zynq_qspi_init_hw(struct zynq_qspi *xqspi)
 			ZYNQ_QSPI_CONFIG_MANSRT_MASK);
 	config_reg |= (ZYNQ_QSPI_CONFIG_MSTREN_MASK |
 			ZYNQ_QSPI_CONFIG_SSFORCE_MASK |
+			ZYNQ_QSPI_CONFIG_FWIDTH_MASK |
 			ZYNQ_QSPI_CONFIG_IFMODE_MASK);
 	zynq_qspi_write(xqspi->regs + ZYNQ_QSPI_CONFIG_OFFSET, config_reg);
 
-- 
1.7.5.4

