<stg><name>Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1072_6</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1">
<![CDATA[
newFuncRoot:1 %muxLogicCE_to_cmp224_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_cmp224_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:2 %cmp224_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp224

]]></Node>
<StgValue><ssdm name="cmp224_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12">
<![CDATA[
newFuncRoot:3 %muxLogicCE_to_sub220_cast_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_sub220_cast_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="1">
<![CDATA[
newFuncRoot:4 %sub220_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub220_cast

]]></Node>
<StgValue><ssdm name="sub220_cast_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1">
<![CDATA[
newFuncRoot:5 %muxLogicCE_to_icmp19_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_icmp19_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:6 %icmp19_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp19

]]></Node>
<StgValue><ssdm name="icmp19_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1">
<![CDATA[
newFuncRoot:7 %muxLogicCE_to_cmp224_2_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_cmp224_2_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:8 %cmp224_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp224_2

]]></Node>
<StgValue><ssdm name="cmp224_2_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1">
<![CDATA[
newFuncRoot:9 %muxLogicCE_to_icmp_ln1062_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_icmp_ln1062_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:10 %icmp_ln1062_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1062

]]></Node>
<StgValue><ssdm name="icmp_ln1062_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12">
<![CDATA[
newFuncRoot:11 %muxLogicCE_to_trunc_ln1059_2_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_trunc_ln1059_2_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="1">
<![CDATA[
newFuncRoot:12 %trunc_ln1059_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln1059_2

]]></Node>
<StgValue><ssdm name="trunc_ln1059_2_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="12">
<![CDATA[
newFuncRoot:13 %sub220_cast_cast = sext i12 %sub220_cast_read

]]></Node>
<StgValue><ssdm name="sub220_cast_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane0, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="12">
<![CDATA[
newFuncRoot:17 %muxLogicData_to_store_ln1072 = muxlogic i12 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln1072"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="12">
<![CDATA[
newFuncRoot:18 %muxLogicAddr_to_store_ln1072 = muxlogic i12 %x_1

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln1072"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:19 %store_ln1072 = store i12 0, i12 %x_1

]]></Node>
<StgValue><ssdm name="store_ln1072"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:20 %br_ln0 = br void %VITIS_LOOP_1079_7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_1079_7:0 %MuxLogicAddr_to_x = muxlogic i12 %x_1

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_x"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1079_7:1 %x = load i12 %x_1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_1079_7:2 %x_6 = add i12 %x, i12 1

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_1079_7:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 2047

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_1079_7:4 %icmp_ln1072 = icmp_eq  i12 %x, i12 %trunc_ln1059_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln1072"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1079_7:5 %br_ln1072 = br i1 %icmp_ln1072, void %VITIS_LOOP_1079_7.split, void %for.inc233.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1072"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_1079_7.split:0 %zext_ln1072 = zext i12 %x

]]></Node>
<StgValue><ssdm name="zext_ln1072"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1079_7.split:5 %cmp221 = icmp_slt  i13 %zext_ln1072, i13 %sub220_cast_cast

]]></Node>
<StgValue><ssdm name="cmp221"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_1079_7.split:14 %or_ln1088 = or i1 %cmp221, i1 %cmp224_read

]]></Node>
<StgValue><ssdm name="or_ln1088"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1079_7.split:15 %br_ln1088 = br i1 %or_ln1088, void %for.inc217.1, void %if.then225

]]></Node>
<StgValue><ssdm name="br_ln1088"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc217.1:8 %or_ln1088_1 = or i1 %cmp221, i1 %icmp19_read

]]></Node>
<StgValue><ssdm name="or_ln1088_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc217.1:9 %br_ln1088 = br i1 %or_ln1088_1, void %for.inc217.2, void %if.then225.1

]]></Node>
<StgValue><ssdm name="br_ln1088"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc217.2:8 %or_ln1088_2 = or i1 %cmp221, i1 %cmp224_2_read

]]></Node>
<StgValue><ssdm name="or_ln1088_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc217.2:9 %br_ln1088 = br i1 %or_ln1088_2, void %for.inc217.3, void %if.then225.2

]]></Node>
<StgValue><ssdm name="br_ln1088"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc217.3:8 %or_ln1088_3 = or i1 %cmp221, i1 %icmp_ln1062_read

]]></Node>
<StgValue><ssdm name="or_ln1088_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc217.3:9 %br_ln1088 = br i1 %or_ln1088_3, void %for.inc227.3, void %if.then225.3

]]></Node>
<StgValue><ssdm name="br_ln1088"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="12">
<![CDATA[
for.inc227.3:0 %muxLogicData_to_store_ln1072 = muxlogic i12 %x_6

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln1072"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="12">
<![CDATA[
for.inc227.3:1 %muxLogicAddr_to_store_ln1072 = muxlogic i12 %x_1

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln1072"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc227.3:2 %store_ln1072 = store i12 %x_6, i12 %x_1

]]></Node>
<StgValue><ssdm name="store_ln1072"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
for.inc227.3:3 %br_ln1072 = br void %VITIS_LOOP_1079_7

]]></Node>
<StgValue><ssdm name="br_ln1072"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0">
<![CDATA[
for.inc233.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_1079_7.split:1 %specpipeline_ln1074 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln1074"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1079_7.split:2 %specloopname_ln1072 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln1072"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="256">
<![CDATA[
VITIS_LOOP_1079_7.split:3 %muxLogicCE_to_rd = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_rd"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="1">
<![CDATA[
VITIS_LOOP_1079_7.split:4 %rd = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bytePlanes_plane0

]]></Node>
<StgValue><ssdm name="rd"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="256">
<![CDATA[
VITIS_LOOP_1079_7.split:6 %trunc_ln1083 = trunc i256 %rd

]]></Node>
<StgValue><ssdm name="trunc_ln1083"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1079_7.split:7 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1079_7.split:8 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1079_7.split:9 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1079_7.split:10 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1079_7.split:11 %tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1079_7.split:12 %tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1079_7.split:13 %tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="110" op_0_bw="110" op_1_bw="8" op_2_bw="2" op_3_bw="8" op_4_bw="12" op_5_bw="8" op_6_bw="2" op_7_bw="8" op_8_bw="12" op_9_bw="8" op_10_bw="2" op_11_bw="8" op_12_bw="12" op_13_bw="8" op_14_bw="2" op_15_bw="8" op_16_bw="2">
<![CDATA[
if.then225:0 %tmp_1 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i2, i8 %tmp_31, i2 0, i8 %tmp_30, i12 0, i8 %tmp_29, i2 0, i8 %tmp_28, i12 0, i8 %tmp_19, i2 0, i8 %tmp_18, i12 0, i8 %tmp_17, i2 0, i8 %trunc_ln1083, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="120" op_0_bw="110">
<![CDATA[
if.then225:1 %zext_ln1089 = zext i110 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln1089"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="120">
<![CDATA[
if.then225:2 %muxLogicData_to_write_ln1089 = muxlogic i120 %zext_ln1089

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln1089"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="120">
<![CDATA[
if.then225:3 %write_ln1089 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %zext_ln1089

]]></Node>
<StgValue><ssdm name="write_ln1089"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
if.then225:4 %br_ln1089 = br void %for.inc217.1

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.1:0 %tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.1:1 %tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.1:2 %tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.1:3 %tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.1:4 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.1:5 %tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.1:6 %tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.1:7 %tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.2:0 %tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.2:1 %tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.2:2 %tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.2:3 %tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.2:4 %tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.2:5 %tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.2:6 %tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.2:7 %tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.3:0 %tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.3:1 %tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.3:2 %tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.3:3 %tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.3:4 %tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.3:5 %tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.3:6 %tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc217.3:7 %tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="110" op_0_bw="110" op_1_bw="8" op_2_bw="2" op_3_bw="8" op_4_bw="12" op_5_bw="8" op_6_bw="2" op_7_bw="8" op_8_bw="12" op_9_bw="8" op_10_bw="2" op_11_bw="8" op_12_bw="12" op_13_bw="8" op_14_bw="2" op_15_bw="8" op_16_bw="2">
<![CDATA[
if.then225.1:0 %tmp_6 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i2, i8 %tmp_40, i2 0, i8 %tmp_39, i12 0, i8 %tmp_38, i2 0, i8 %tmp_37, i12 0, i8 %tmp_35, i2 0, i8 %tmp_34, i12 0, i8 %tmp_33, i2 0, i8 %tmp_32, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="120" op_0_bw="110">
<![CDATA[
if.then225.1:1 %zext_ln1089_1 = zext i110 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln1089_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="120">
<![CDATA[
if.then225.1:2 %muxLogicData_to_write_ln1089 = muxlogic i120 %zext_ln1089_1

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln1089"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="120" op_3_bw="0">
<![CDATA[
if.then225.1:3 %write_ln1089 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %zext_ln1089_1

]]></Node>
<StgValue><ssdm name="write_ln1089"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.then225.1:4 %br_ln1089 = br void %for.inc217.2

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="110" op_0_bw="110" op_1_bw="8" op_2_bw="2" op_3_bw="8" op_4_bw="12" op_5_bw="8" op_6_bw="2" op_7_bw="8" op_8_bw="12" op_9_bw="8" op_10_bw="2" op_11_bw="8" op_12_bw="12" op_13_bw="8" op_14_bw="2" op_15_bw="8" op_16_bw="2">
<![CDATA[
if.then225.2:0 %tmp_62 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i2, i8 %tmp_48, i2 0, i8 %tmp_47, i12 0, i8 %tmp_46, i2 0, i8 %tmp_45, i12 0, i8 %tmp_44, i2 0, i8 %tmp_43, i12 0, i8 %tmp_42, i2 0, i8 %tmp_41, i2 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="120" op_0_bw="110">
<![CDATA[
if.then225.2:1 %zext_ln1089_2 = zext i110 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln1089_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="120">
<![CDATA[
if.then225.2:2 %muxLogicData_to_write_ln1089 = muxlogic i120 %zext_ln1089_2

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln1089"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="120" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then225.2:3 %write_ln1089 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %zext_ln1089_2

]]></Node>
<StgValue><ssdm name="write_ln1089"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="or_ln1088_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
if.then225.2:4 %br_ln1089 = br void %for.inc217.3

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1088_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="110" op_0_bw="110" op_1_bw="8" op_2_bw="2" op_3_bw="8" op_4_bw="12" op_5_bw="8" op_6_bw="2" op_7_bw="8" op_8_bw="12" op_9_bw="8" op_10_bw="2" op_11_bw="8" op_12_bw="12" op_13_bw="8" op_14_bw="2" op_15_bw="8" op_16_bw="2">
<![CDATA[
if.then225.3:0 %tmp_92 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i2, i8 %tmp_76, i2 0, i8 %tmp_75, i12 0, i8 %tmp_74, i2 0, i8 %tmp_73, i12 0, i8 %tmp_72, i2 0, i8 %tmp_71, i12 0, i8 %tmp_70, i2 0, i8 %tmp_69, i2 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1088_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="120" op_0_bw="110">
<![CDATA[
if.then225.3:1 %zext_ln1089_3 = zext i110 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln1089_3"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1088_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="120">
<![CDATA[
if.then225.3:2 %muxLogicData_to_write_ln1089 = muxlogic i120 %zext_ln1089_3

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln1089"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1088_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="120" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then225.3:3 %write_ln1089 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %zext_ln1089_3

]]></Node>
<StgValue><ssdm name="write_ln1089"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1088_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
if.then225.3:4 %br_ln1089 = br void %for.inc227.3

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
