Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jun 18 05:19:36 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RS232dmaramtop_timing_summary_routed.rpt -rpx RS232dmaramtop_timing_summary_routed.rpx
| Design       : RS232dmaramtop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: DMA_ACK (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_sequential_estado_a_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_sequential_estado_a_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_sequential_estado_a_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_sequential_estado_a_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bloqueRS232/ACK_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bloqueRS232/StartTX_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bloqueRS232/Transmitter/estado_a_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bloqueRS232/Transmitter/estado_a_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     44.585        0.000                      0                  139        0.072        0.000                      0                  139        3.000        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                     ------------       ----------      --------------
bloqueRS232/Clock_generator/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen                        {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen                        {0.000 5.000}      10.000          100.000         
sys_clk_pin                               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bloqueRS232/Clock_generator/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Clk_Gen                             44.585        0.000                      0                  139        0.072        0.000                      0                  139       24.500        0.000                       0                    78  
  clkfbout_Clk_Gen                                                                                                                                                                          7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bloqueRS232/Clock_generator/inst/clk_in1
  To Clock:  bloqueRS232/Clock_generator/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bloqueRS232/Clock_generator/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bloqueRS232/Clock_generator/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       44.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.585ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.084ns (22.315%)  route 3.774ns (77.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 51.583 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.705     1.707    bloqueRS232/Receiver/CLK
    SLICE_X81Y77         FDCE                                         r  bloqueRS232/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.456     2.163 r  bloqueRS232/Receiver/contador_reg[0]/Q
                         net (fo=7, routed)           1.767     3.930    bloqueRS232/Receiver/contador[0]
    SLICE_X81Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.082 f  bloqueRS232/Receiver/data_count[3]_i_5/O
                         net (fo=3, routed)           0.973     5.055    bloqueRS232/Receiver/data_count[3]_i_5_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.381 r  bloqueRS232/Receiver/shift_reg[7]_i_3/O
                         net (fo=2, routed)           0.692     6.073    bloqueRS232/Receiver/shift_reg[7]_i_3_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.150     6.223 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.342     6.565    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.580    51.583    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
                         clock pessimism              0.079    51.662    
                         clock uncertainty           -0.103    51.560    
    SLICE_X79Y75         FDCE (Setup_fdce_C_CE)      -0.409    51.151    bloqueRS232/Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         51.151    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 44.585    

Slack (MET) :             44.585ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.084ns (22.315%)  route 3.774ns (77.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 51.583 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.705     1.707    bloqueRS232/Receiver/CLK
    SLICE_X81Y77         FDCE                                         r  bloqueRS232/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.456     2.163 r  bloqueRS232/Receiver/contador_reg[0]/Q
                         net (fo=7, routed)           1.767     3.930    bloqueRS232/Receiver/contador[0]
    SLICE_X81Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.082 f  bloqueRS232/Receiver/data_count[3]_i_5/O
                         net (fo=3, routed)           0.973     5.055    bloqueRS232/Receiver/data_count[3]_i_5_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.381 r  bloqueRS232/Receiver/shift_reg[7]_i_3/O
                         net (fo=2, routed)           0.692     6.073    bloqueRS232/Receiver/shift_reg[7]_i_3_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.150     6.223 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.342     6.565    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.580    51.583    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[1]/C
                         clock pessimism              0.079    51.662    
                         clock uncertainty           -0.103    51.560    
    SLICE_X79Y75         FDCE (Setup_fdce_C_CE)      -0.409    51.151    bloqueRS232/Shift/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         51.151    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 44.585    

Slack (MET) :             44.585ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.084ns (22.315%)  route 3.774ns (77.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 51.583 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.705     1.707    bloqueRS232/Receiver/CLK
    SLICE_X81Y77         FDCE                                         r  bloqueRS232/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.456     2.163 r  bloqueRS232/Receiver/contador_reg[0]/Q
                         net (fo=7, routed)           1.767     3.930    bloqueRS232/Receiver/contador[0]
    SLICE_X81Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.082 f  bloqueRS232/Receiver/data_count[3]_i_5/O
                         net (fo=3, routed)           0.973     5.055    bloqueRS232/Receiver/data_count[3]_i_5_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.381 r  bloqueRS232/Receiver/shift_reg[7]_i_3/O
                         net (fo=2, routed)           0.692     6.073    bloqueRS232/Receiver/shift_reg[7]_i_3_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.150     6.223 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.342     6.565    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.580    51.583    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[2]/C
                         clock pessimism              0.079    51.662    
                         clock uncertainty           -0.103    51.560    
    SLICE_X79Y75         FDCE (Setup_fdce_C_CE)      -0.409    51.151    bloqueRS232/Shift/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         51.151    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 44.585    

Slack (MET) :             44.585ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.084ns (22.315%)  route 3.774ns (77.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 51.583 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.705     1.707    bloqueRS232/Receiver/CLK
    SLICE_X81Y77         FDCE                                         r  bloqueRS232/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.456     2.163 r  bloqueRS232/Receiver/contador_reg[0]/Q
                         net (fo=7, routed)           1.767     3.930    bloqueRS232/Receiver/contador[0]
    SLICE_X81Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.082 f  bloqueRS232/Receiver/data_count[3]_i_5/O
                         net (fo=3, routed)           0.973     5.055    bloqueRS232/Receiver/data_count[3]_i_5_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.381 r  bloqueRS232/Receiver/shift_reg[7]_i_3/O
                         net (fo=2, routed)           0.692     6.073    bloqueRS232/Receiver/shift_reg[7]_i_3_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.150     6.223 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.342     6.565    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.580    51.583    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.079    51.662    
                         clock uncertainty           -0.103    51.560    
    SLICE_X79Y75         FDCE (Setup_fdce_C_CE)      -0.409    51.151    bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         51.151    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 44.585    

Slack (MET) :             44.585ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.084ns (22.315%)  route 3.774ns (77.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 51.583 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.705     1.707    bloqueRS232/Receiver/CLK
    SLICE_X81Y77         FDCE                                         r  bloqueRS232/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.456     2.163 r  bloqueRS232/Receiver/contador_reg[0]/Q
                         net (fo=7, routed)           1.767     3.930    bloqueRS232/Receiver/contador[0]
    SLICE_X81Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.082 f  bloqueRS232/Receiver/data_count[3]_i_5/O
                         net (fo=3, routed)           0.973     5.055    bloqueRS232/Receiver/data_count[3]_i_5_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.381 r  bloqueRS232/Receiver/shift_reg[7]_i_3/O
                         net (fo=2, routed)           0.692     6.073    bloqueRS232/Receiver/shift_reg[7]_i_3_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.150     6.223 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.342     6.565    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.580    51.583    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/C
                         clock pessimism              0.079    51.662    
                         clock uncertainty           -0.103    51.560    
    SLICE_X79Y75         FDCE (Setup_fdce_C_CE)      -0.409    51.151    bloqueRS232/Shift/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         51.151    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 44.585    

Slack (MET) :             44.585ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.084ns (22.315%)  route 3.774ns (77.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 51.583 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.705     1.707    bloqueRS232/Receiver/CLK
    SLICE_X81Y77         FDCE                                         r  bloqueRS232/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.456     2.163 r  bloqueRS232/Receiver/contador_reg[0]/Q
                         net (fo=7, routed)           1.767     3.930    bloqueRS232/Receiver/contador[0]
    SLICE_X81Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.082 f  bloqueRS232/Receiver/data_count[3]_i_5/O
                         net (fo=3, routed)           0.973     5.055    bloqueRS232/Receiver/data_count[3]_i_5_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.381 r  bloqueRS232/Receiver/shift_reg[7]_i_3/O
                         net (fo=2, routed)           0.692     6.073    bloqueRS232/Receiver/shift_reg[7]_i_3_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.150     6.223 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.342     6.565    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.580    51.583    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[5]/C
                         clock pessimism              0.079    51.662    
                         clock uncertainty           -0.103    51.560    
    SLICE_X79Y75         FDCE (Setup_fdce_C_CE)      -0.409    51.151    bloqueRS232/Shift/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         51.151    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 44.585    

Slack (MET) :             44.585ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.084ns (22.315%)  route 3.774ns (77.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 51.583 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.705     1.707    bloqueRS232/Receiver/CLK
    SLICE_X81Y77         FDCE                                         r  bloqueRS232/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.456     2.163 r  bloqueRS232/Receiver/contador_reg[0]/Q
                         net (fo=7, routed)           1.767     3.930    bloqueRS232/Receiver/contador[0]
    SLICE_X81Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.082 f  bloqueRS232/Receiver/data_count[3]_i_5/O
                         net (fo=3, routed)           0.973     5.055    bloqueRS232/Receiver/data_count[3]_i_5_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.381 r  bloqueRS232/Receiver/shift_reg[7]_i_3/O
                         net (fo=2, routed)           0.692     6.073    bloqueRS232/Receiver/shift_reg[7]_i_3_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.150     6.223 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.342     6.565    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.580    51.583    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/C
                         clock pessimism              0.079    51.662    
                         clock uncertainty           -0.103    51.560    
    SLICE_X79Y75         FDCE (Setup_fdce_C_CE)      -0.409    51.151    bloqueRS232/Shift/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         51.151    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 44.585    

Slack (MET) :             44.585ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.084ns (22.315%)  route 3.774ns (77.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 51.583 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.705     1.707    bloqueRS232/Receiver/CLK
    SLICE_X81Y77         FDCE                                         r  bloqueRS232/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.456     2.163 r  bloqueRS232/Receiver/contador_reg[0]/Q
                         net (fo=7, routed)           1.767     3.930    bloqueRS232/Receiver/contador[0]
    SLICE_X81Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.082 f  bloqueRS232/Receiver/data_count[3]_i_5/O
                         net (fo=3, routed)           0.973     5.055    bloqueRS232/Receiver/data_count[3]_i_5_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.381 r  bloqueRS232/Receiver/shift_reg[7]_i_3/O
                         net (fo=2, routed)           0.692     6.073    bloqueRS232/Receiver/shift_reg[7]_i_3_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.150     6.223 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.342     6.565    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.580    51.583    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/C
                         clock pessimism              0.079    51.662    
                         clock uncertainty           -0.103    51.560    
    SLICE_X79Y75         FDCE (Setup_fdce_C_CE)      -0.409    51.151    bloqueRS232/Shift/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         51.151    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 44.585    

Slack (MET) :             44.801ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.058ns (21.673%)  route 3.824ns (78.327%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 51.583 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.705     1.707    bloqueRS232/Receiver/CLK
    SLICE_X81Y77         FDCE                                         r  bloqueRS232/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.456     2.163 r  bloqueRS232/Receiver/contador_reg[0]/Q
                         net (fo=7, routed)           1.767     3.930    bloqueRS232/Receiver/contador[0]
    SLICE_X81Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.082 f  bloqueRS232/Receiver/data_count[3]_i_5/O
                         net (fo=3, routed)           0.973     5.055    bloqueRS232/Receiver/data_count[3]_i_5_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.381 r  bloqueRS232/Receiver/shift_reg[7]_i_3/O
                         net (fo=2, routed)           0.697     6.078    bloqueRS232/Receiver/shift_reg[7]_i_3_n_0
    SLICE_X80Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.202 r  bloqueRS232/Receiver/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.387     6.589    bloqueRS232/Shift/E[0]
    SLICE_X78Y75         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.580    51.583    bloqueRS232/Shift/CLK
    SLICE_X78Y75         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[0]/C
                         clock pessimism              0.079    51.662    
                         clock uncertainty           -0.103    51.560    
    SLICE_X78Y75         FDRE (Setup_fdre_C_CE)      -0.169    51.391    bloqueRS232/Shift/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         51.391    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                 44.801    

Slack (MET) :             44.801ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.058ns (21.673%)  route 3.824ns (78.327%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 51.583 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.705     1.707    bloqueRS232/Receiver/CLK
    SLICE_X81Y77         FDCE                                         r  bloqueRS232/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.456     2.163 r  bloqueRS232/Receiver/contador_reg[0]/Q
                         net (fo=7, routed)           1.767     3.930    bloqueRS232/Receiver/contador[0]
    SLICE_X81Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.082 f  bloqueRS232/Receiver/data_count[3]_i_5/O
                         net (fo=3, routed)           0.973     5.055    bloqueRS232/Receiver/data_count[3]_i_5_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.381 r  bloqueRS232/Receiver/shift_reg[7]_i_3/O
                         net (fo=2, routed)           0.697     6.078    bloqueRS232/Receiver/shift_reg[7]_i_3_n_0
    SLICE_X80Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.202 r  bloqueRS232/Receiver/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.387     6.589    bloqueRS232/Shift/E[0]
    SLICE_X78Y75         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.580    51.583    bloqueRS232/Shift/CLK
    SLICE_X78Y75         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[1]/C
                         clock pessimism              0.079    51.662    
                         clock uncertainty           -0.103    51.560    
    SLICE_X78Y75         FDRE (Setup_fdre_C_CE)      -0.169    51.391    bloqueRS232/Shift/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         51.391    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                 44.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.302%)  route 0.126ns (49.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.585     0.587    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDCE (Prop_fdce_C_Q)         0.128     0.715 r  bloqueRS232/Shift/Q_reg[6]/Q
                         net (fo=1, routed)           0.126     0.841    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.899     0.901    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.667    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.102     0.769    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.302%)  route 0.126ns (49.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.585     0.587    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDCE (Prop_fdce_C_Q)         0.128     0.715 r  bloqueRS232/Shift/Q_reg[7]/Q
                         net (fo=1, routed)           0.126     0.841    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.899     0.901    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.667    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.102     0.769    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.469%)  route 0.183ns (56.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.585     0.587    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  bloqueRS232/Shift/Q_reg[3]/Q
                         net (fo=1, routed)           0.183     0.911    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.899     0.901    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.667    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     0.822    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.177%)  route 0.168ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.585     0.587    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDCE (Prop_fdce_C_Q)         0.128     0.715 r  bloqueRS232/Shift/Q_reg[5]/Q
                         net (fo=1, routed)           0.168     0.883    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.899     0.901    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.667    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.102     0.769    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.020%)  route 0.200ns (60.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.585     0.587    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDCE (Prop_fdce_C_Q)         0.128     0.715 r  bloqueRS232/Shift/Q_reg[4]/Q
                         net (fo=1, routed)           0.200     0.915    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.899     0.901    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.667    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.101     0.768    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.536%)  route 0.245ns (63.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.585     0.587    bloqueRS232/Shift/CLK
    SLICE_X79Y75         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  bloqueRS232/Shift/Q_reg[0]/Q
                         net (fo=1, routed)           0.245     0.973    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.899     0.901    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.667    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     0.822    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.587%)  route 0.230ns (58.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.590     0.592    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X80Y77         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.230     0.986    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][3]
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.902     0.904    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.256     0.648    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.831    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.381%)  route 0.281ns (66.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.586     0.588    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X79Y76         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.281     1.010    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.899     0.901    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.667    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.850    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.260%)  route 0.283ns (66.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.586     0.588    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X79Y76         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.283     1.012    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.899     0.901    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.667    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.850    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.067%)  route 0.285ns (66.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.586     0.588    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X79Y76         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.285     1.014    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.899     0.901    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y30         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.667    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.850    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X3Y30     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X3Y30     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    bloqueRS232/Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X89Y74     bloqueRS232/ACK_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X89Y72     bloqueRS232/Data_FF_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X89Y72     bloqueRS232/Data_FF_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X89Y72     bloqueRS232/Data_FF_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X89Y72     bloqueRS232/Data_FF_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X89Y72     bloqueRS232/Data_FF_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X78Y76     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X78Y76     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X89Y72     bloqueRS232/Data_FF_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X78Y76     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X78Y76     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen
  To Clock:  clkfbout_Clk_Gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    bloqueRS232/Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y74    bloqueDMA/FSM_sequential_estado_a_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y74    bloqueDMA/FSM_sequential_estado_a_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y74    bloqueDMA/FSM_sequential_estado_a_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y74    bloqueDMA/FSM_sequential_estado_a_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y77    bloqueRAM/contents_ram_reg[0][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y77    bloqueRAM/contents_ram_reg[0][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y78    bloqueRAM/contents_ram_reg[0][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y78    bloqueRAM/contents_ram_reg[0][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y76    bloqueRAM/contents_ram_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    bloqueRAM/contents_ram_reg[0][4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    bloqueRAM/contents_ram_reg[0][5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    bloqueRAM/contents_ram_reg[0][7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    bloqueRAM/contents_ram_reg[1][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    bloqueRAM/contents_ram_reg[1][4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    bloqueRAM/contents_ram_reg[1][6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    bloqueRAM/contents_ram_reg[1][7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    bloqueRAM/contents_ram_reg[2][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    bloqueRAM/contents_ram_reg[2][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    bloqueRAM/contents_ram_reg[2][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    bloqueRAM/contents_ram_reg[0][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    bloqueRAM/contents_ram_reg[1][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    bloqueRAM/contents_ram_reg[1][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    bloqueRAM/contents_ram_reg[1][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    bloqueRAM/contents_ram_reg[1][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    bloqueRAM/contents_ram_reg[6][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    bloqueRAM/contents_ram_reg[6][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    bloqueRAM/contents_ram_reg[7][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y74    bloqueDMA/FSM_sequential_estado_a_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y74    bloqueDMA/FSM_sequential_estado_a_reg[0]/C



