============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 20 2020  05:15:01 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Pin                    Type         Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clock_name)       launch                                         0 R 
in_reg_reg[5][0]/CP                                       0             0 R 
in_reg_reg[5][0]/Q       HS65_LS_DFPRQX27       7 60.5  106  +225     225 F 
S0[4].U0/e5[0] 
  U_S20_add_90_9/B[1] 
    g298/A                                                     +0     225   
    g298/Z               HS65_LS_NOR2AX13       2  9.8   31  +103     328 F 
    g324/A                                                     +0     328   
    g324/Z               HS65_LS_AO12X9         1  4.8   29   +85     413 F 
    g323/A                                                     +0     414   
    g323/Z               HS65_LS_AO12X18        5 46.8   69  +114     527 F 
    g245/A                                                     +0     527   
    g245/Z               HS65_LS_IVX53          2 10.0   22   +30     558 R 
    g3/B                                                       +0     558   
    g3/Z                 HS65_LS_OA12X9         1  6.3   37   +70     628 R 
    g322/D1                                                    +0     628   
    g322/Z               HS65_LS_MUX21X27       4 54.4   70  +103     732 R 
  U_S20_add_90_9/Z[6] 
  g576/A                                                       +0     732   
  g576/Z                 HS65_LS_IVX106        14 80.2   31   +46     778 F 
  csa_tree_U_S43_add_90_9_groupi/in_0[6] 
    g462/CI                                                    +0     778   
    g462/S0              HS65_LS_FA1X27         2 18.2   37  +163     940 R 
    g710/B                                                     +0     941   
    g710/Z               HS65_LS_OR2X35         2 18.7   23   +55     996 R 
    fopt707/A                                                  +0     996   
    fopt707/Z            HS65_LS_IVX18          3 17.0   27   +30    1026 F 
    g713/A                                                     +0    1026   
    g713/Z               HS65_LS_CBI4I6X5       1  8.8  122  +103    1128 R 
    g634/A                                                     +0    1129   
    g634/Z               HS65_LS_NOR2X19        3 24.0   54   +80    1209 F 
    g630/A                                                     +0    1209   
    g630/Z               HS65_LS_XNOR2X18       1  9.3   30  +108    1317 F 
  csa_tree_U_S43_add_90_9_groupi/out_0[8] 
  csa_tree_U_S45_add_90_9_groupi/in_0[8] 
    g959/CI                                                    +0    1317   
    g959/S0              HS65_LS_FA1X18         1  9.3   34  +164    1481 R 
    g955/CI                                                    +0    1481   
    g955/S0              HS65_LS_FA1X18         1  9.3   36  +139    1621 F 
    g292/CI                                                    +0    1621   
    g292/CO              HS65_LS_FA1X18         1 15.6   43  +109    1730 F 
    g291/A0                                                    +0    1730   
    g291/CO              HS65_LS_FA1X27         1 15.6   34  +105    1836 F 
    g290/A0                                                    +0    1836   
    g290/CO              HS65_LS_FA1X27         1 12.8   31   +99    1934 F 
    g289/CI                                                    +0    1935   
    g289/CO              HS65_LS_FA1X27         1 15.6   34   +97    2031 F 
    g288/A0                                                    +0    2032   
    g288/CO              HS65_LS_FA1X27         1 12.8   31   +99    2130 F 
    g287/CI                                                    +0    2130   
    g287/CO              HS65_LS_FA1X27         1 15.9   34   +97    2227 F 
    g286/CI                                                    +0    2228   
    g286/CO              HS65_LS_FA1X35         2 16.3   32   +97    2325 F 
    g284/B                                                     +0    2325   
    g284/Z               HS65_LS_AOI12X23       1  6.3   38   +31    2356 R 
    g979/A                                                     +0    2356   
    g979/Z               HS65_LSS_XNOR2X6       1  4.1   40   +74    2430 F 
  csa_tree_U_S45_add_90_9_groupi/out_0[16] 
S0[4].U0/f5[10] 
reg_f5_reg[4][9]/D  <<<  HS65_LS_SDFPQX9                       +0    2430   
reg_f5_reg[4][9]/CP      setup                            0  +126    2556 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)       capture                                     2657 R 
                         adjustments                         -100    2557   
----------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       2ps 
Start-point  : in_reg_reg[5][0]/CP
End-point    : reg_f5_reg[4][9]/D
