# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name data_in_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_0_read \
    op interface \
    ports { data_in_0_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name data_in_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_1_read \
    op interface \
    ports { data_in_1_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name data_in_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_2_read \
    op interface \
    ports { data_in_2_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name data_in_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_3_read \
    op interface \
    ports { data_in_3_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name data_in_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_4_read \
    op interface \
    ports { data_in_4_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name data_in_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_5_read \
    op interface \
    ports { data_in_5_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name data_in_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_6_read \
    op interface \
    ports { data_in_6_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name data_in_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_7_read \
    op interface \
    ports { data_in_7_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name data_in_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_8_read \
    op interface \
    ports { data_in_8_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name data_in_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_9_read \
    op interface \
    ports { data_in_9_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name data_in_10_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_10_read \
    op interface \
    ports { data_in_10_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name data_in_11_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_11_read \
    op interface \
    ports { data_in_11_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name data_in_1213_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_1213_read \
    op interface \
    ports { data_in_1213_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name data_in_13_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_13_read \
    op interface \
    ports { data_in_13_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name data_in_14_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_14_read \
    op interface \
    ports { data_in_14_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name data_in_15_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_15_read \
    op interface \
    ports { data_in_15_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


