Classic Timing Analyzer report for Divider
Wed Apr 20 01:56:11 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.910 ns                                       ; S                  ; STORE:inst2|TMP[4] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.561 ns                                       ; DIVIDER:inst|Y.S3  ; DONE               ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.909 ns                                       ; S                  ; CLR                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.335 ns                                      ; DIVISOR[3]         ; STORE:inst3|TMP[3] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                    ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.753 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.712 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; STORE:inst2|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; STORE:inst2|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S1  ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S1  ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S1  ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S1  ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S1  ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.618 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst2|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst2|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst2|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.591 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst2|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst2|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst2|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.576 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S1  ; STORE:inst2|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; STORE:inst2|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.543 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst3|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst3|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst3|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; STORE:inst3|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[0] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S1  ; STORE:inst2|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S1  ; STORE:inst2|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; STORE:inst2|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[0] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.507 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; STORE:inst2|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[0] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; STORE:inst2|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; COUNT:inst4|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[1] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.472 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[0] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[1] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[0] ; STORE:inst2|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[2] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; COUNT:inst4|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[1] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[2] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.426 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[2] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[1] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[0] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[2] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.411 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[0] ; STORE:inst2|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; COUNT:inst4|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[1] ; STORE:inst2|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.403 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[0] ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.386 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[0] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[3] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.371 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; COUNT:inst4|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.379 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[1] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.366 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[1] ; STORE:inst2|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[3] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[3] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[2] ; STORE:inst2|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[3] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[0] ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.344 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[0] ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[1] ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[2] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; COUNT:inst4|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.344 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[1] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[2] ; STORE:inst2|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.328 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[2] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.319 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[0] ; STORE:inst2|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[2] ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.305 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[1] ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.302 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[0] ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; COUNT:inst4|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.309 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[1] ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.295 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[2] ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.290 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[4] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[0] ; STORE:inst2|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; COUNT:inst4|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[3] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[2] ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[1] ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.260 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[4] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; COUNT:inst4|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[3] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.254 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[0] ; STORE:inst2|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[2] ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst3|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst3|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst3|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; STORE:inst3|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[1] ; STORE:inst2|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[5] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; COUNT:inst4|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[5] ; STORE:inst2|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.214 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[3] ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.214 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[0] ; STORE:inst2|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[3] ; STORE:inst2|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[1] ; STORE:inst2|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; COUNT:inst4|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[3] ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[6] ; STORE:inst2|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; COUNT:inst4|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.195 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst3|TMP[3] ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; COUNT:inst4|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; COUNT:inst4|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; COUNT:inst4|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; COUNT:inst4|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; COUNT:inst4|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; COUNT:inst4|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; COUNT:inst4|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; COUNT:inst4|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[4] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; COUNT:inst4|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.160 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[5] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; COUNT:inst4|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[6] ; STORE:inst2|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.101 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; COUNT:inst4|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[4] ; STORE:inst2|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.070 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; COUNT:inst4|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; COUNT:inst4|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[0] ; COUNT:inst4|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; DIVIDER:inst|Y.S3  ; CLK        ; CLK      ; None                        ; None                      ; 0.891 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[1] ; COUNT:inst4|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[0] ; COUNT:inst4|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[2] ; COUNT:inst4|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[1] ; COUNT:inst4|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[0] ; COUNT:inst4|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[3] ; COUNT:inst4|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[2] ; COUNT:inst4|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[1] ; COUNT:inst4|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[0] ; COUNT:inst4|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; DIVIDER:inst|Y.S3  ; CLK        ; CLK      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[4] ; COUNT:inst4|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[3] ; COUNT:inst4|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[2] ; COUNT:inst4|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[1] ; COUNT:inst4|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[0] ; COUNT:inst4|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[5] ; COUNT:inst4|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[4] ; COUNT:inst4|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[3] ; COUNT:inst4|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[2] ; COUNT:inst4|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[1] ; COUNT:inst4|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[0] ; COUNT:inst4|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S1  ; DIVIDER:inst|Y.S0  ; CLK        ; CLK      ; None                        ; None                      ; 0.712 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; STORE:inst2|TMP[7] ; DIVIDER:inst|Y.S2  ; CLK        ; CLK      ; None                        ; None                      ; 0.696 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[6] ; COUNT:inst4|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[5] ; COUNT:inst4|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[4] ; COUNT:inst4|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[3] ; COUNT:inst4|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[2] ; COUNT:inst4|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[1] ; COUNT:inst4|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[0] ; COUNT:inst4|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[7] ; COUNT:inst4|TMP[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[6] ; COUNT:inst4|TMP[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[5] ; COUNT:inst4|TMP[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[4] ; COUNT:inst4|TMP[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[3] ; COUNT:inst4|TMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[2] ; COUNT:inst4|TMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[1] ; COUNT:inst4|TMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT:inst4|TMP[0] ; COUNT:inst4|TMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; DIVIDER:inst|Y.S0  ; CLK        ; CLK      ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S1  ; DIVIDER:inst|Y.S2  ; CLK        ; CLK      ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S0  ; DIVIDER:inst|Y.S1  ; CLK        ; CLK      ; None                        ; None                      ; 0.513 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S3  ; DIVIDER:inst|Y.S3  ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst|Y.S2  ; DIVIDER:inst|Y.S2  ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+-------------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                 ; To Clock ;
+-------+--------------+------------+-------------+--------------------+----------+
; N/A   ; None         ; 3.910 ns   ; S           ; STORE:inst2|TMP[4] ; CLK      ;
; N/A   ; None         ; 3.789 ns   ; S           ; STORE:inst2|TMP[1] ; CLK      ;
; N/A   ; None         ; 3.781 ns   ; S           ; STORE:inst2|TMP[0] ; CLK      ;
; N/A   ; None         ; 3.762 ns   ; S           ; STORE:inst2|TMP[3] ; CLK      ;
; N/A   ; None         ; 3.754 ns   ; S           ; STORE:inst2|TMP[7] ; CLK      ;
; N/A   ; None         ; 3.754 ns   ; S           ; STORE:inst2|TMP[6] ; CLK      ;
; N/A   ; None         ; 3.754 ns   ; S           ; STORE:inst2|TMP[5] ; CLK      ;
; N/A   ; None         ; 3.729 ns   ; S           ; COUNT:inst4|TMP[7] ; CLK      ;
; N/A   ; None         ; 3.729 ns   ; S           ; COUNT:inst4|TMP[6] ; CLK      ;
; N/A   ; None         ; 3.729 ns   ; S           ; COUNT:inst4|TMP[5] ; CLK      ;
; N/A   ; None         ; 3.729 ns   ; S           ; COUNT:inst4|TMP[4] ; CLK      ;
; N/A   ; None         ; 3.729 ns   ; S           ; COUNT:inst4|TMP[3] ; CLK      ;
; N/A   ; None         ; 3.729 ns   ; S           ; COUNT:inst4|TMP[2] ; CLK      ;
; N/A   ; None         ; 3.729 ns   ; S           ; COUNT:inst4|TMP[1] ; CLK      ;
; N/A   ; None         ; 3.729 ns   ; S           ; COUNT:inst4|TMP[0] ; CLK      ;
; N/A   ; None         ; 3.654 ns   ; S           ; STORE:inst2|TMP[2] ; CLK      ;
; N/A   ; None         ; 3.653 ns   ; S           ; STORE:inst3|TMP[3] ; CLK      ;
; N/A   ; None         ; 3.653 ns   ; S           ; STORE:inst3|TMP[2] ; CLK      ;
; N/A   ; None         ; 3.653 ns   ; S           ; STORE:inst3|TMP[1] ; CLK      ;
; N/A   ; None         ; 3.653 ns   ; S           ; STORE:inst3|TMP[0] ; CLK      ;
; N/A   ; None         ; 3.178 ns   ; DIVISOR[2]  ; STORE:inst3|TMP[2] ; CLK      ;
; N/A   ; None         ; 3.154 ns   ; DIVIDEND[1] ; STORE:inst2|TMP[1] ; CLK      ;
; N/A   ; None         ; 3.130 ns   ; DIVISOR[1]  ; STORE:inst3|TMP[1] ; CLK      ;
; N/A   ; None         ; 3.003 ns   ; S           ; DIVIDER:inst|Y.S1  ; CLK      ;
; N/A   ; None         ; 3.002 ns   ; S           ; DIVIDER:inst|Y.S3  ; CLK      ;
; N/A   ; None         ; 2.997 ns   ; S           ; DIVIDER:inst|Y.S0  ; CLK      ;
; N/A   ; None         ; 2.924 ns   ; DIVIDEND[3] ; STORE:inst2|TMP[3] ; CLK      ;
; N/A   ; None         ; 2.919 ns   ; DIVIDEND[0] ; STORE:inst2|TMP[0] ; CLK      ;
; N/A   ; None         ; 2.831 ns   ; DIVIDEND[2] ; STORE:inst2|TMP[2] ; CLK      ;
; N/A   ; None         ; 2.777 ns   ; DIVISOR[0]  ; STORE:inst3|TMP[0] ; CLK      ;
; N/A   ; None         ; 2.722 ns   ; DIVIDEND[4] ; STORE:inst2|TMP[4] ; CLK      ;
; N/A   ; None         ; 2.574 ns   ; DIVISOR[3]  ; STORE:inst3|TMP[3] ; CLK      ;
+-------+--------------+------------+-------------+--------------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+--------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To           ; From Clock ;
+-------+--------------+------------+--------------------+--------------+------------+
; N/A   ; None         ; 8.561 ns   ; DIVIDER:inst|Y.S3  ; DONE         ; CLK        ;
; N/A   ; None         ; 7.139 ns   ; STORE:inst2|TMP[0] ; REMAINDER[0] ; CLK        ;
; N/A   ; None         ; 6.539 ns   ; DIVIDER:inst|Y.S3  ; CLR          ; CLK        ;
; N/A   ; None         ; 6.471 ns   ; DIVIDER:inst|Y.S2  ; DVD          ; CLK        ;
; N/A   ; None         ; 6.401 ns   ; STORE:inst2|TMP[3] ; REMAINDER[3] ; CLK        ;
; N/A   ; None         ; 6.184 ns   ; STORE:inst2|TMP[7] ; SUB          ; CLK        ;
; N/A   ; None         ; 6.068 ns   ; DIVIDER:inst|Y.S1  ; DVD          ; CLK        ;
; N/A   ; None         ; 6.027 ns   ; DIVIDER:inst|Y.S1  ; SUB          ; CLK        ;
; N/A   ; None         ; 5.976 ns   ; DIVIDER:inst|Y.S2  ; SUB          ; CLK        ;
; N/A   ; None         ; 5.788 ns   ; DIVIDER:inst|Y.S0  ; DVD          ; CLK        ;
; N/A   ; None         ; 5.690 ns   ; STORE:inst2|TMP[7] ; ENCNT        ; CLK        ;
; N/A   ; None         ; 5.682 ns   ; DIVIDER:inst|Y.S2  ; ENCNT        ; CLK        ;
; N/A   ; None         ; 5.663 ns   ; DIVIDER:inst|Y.S0  ; SEL          ; CLK        ;
; N/A   ; None         ; 5.663 ns   ; DIVIDER:inst|Y.S0  ; DSR          ; CLK        ;
; N/A   ; None         ; 5.637 ns   ; STORE:inst2|TMP[5] ; REMAINDER[5] ; CLK        ;
; N/A   ; None         ; 5.462 ns   ; STORE:inst2|TMP[4] ; REMAINDER[4] ; CLK        ;
; N/A   ; None         ; 5.434 ns   ; STORE:inst2|TMP[1] ; REMAINDER[1] ; CLK        ;
; N/A   ; None         ; 5.416 ns   ; COUNT:inst4|TMP[6] ; QUOTIENT[6]  ; CLK        ;
; N/A   ; None         ; 5.397 ns   ; STORE:inst2|TMP[7] ; MSB          ; CLK        ;
; N/A   ; None         ; 5.348 ns   ; COUNT:inst4|TMP[0] ; QUOTIENT[0]  ; CLK        ;
; N/A   ; None         ; 5.310 ns   ; COUNT:inst4|TMP[2] ; QUOTIENT[2]  ; CLK        ;
; N/A   ; None         ; 5.309 ns   ; STORE:inst2|TMP[7] ; REMAINDER[7] ; CLK        ;
; N/A   ; None         ; 5.296 ns   ; COUNT:inst4|TMP[3] ; QUOTIENT[3]  ; CLK        ;
; N/A   ; None         ; 5.291 ns   ; COUNT:inst4|TMP[4] ; QUOTIENT[4]  ; CLK        ;
; N/A   ; None         ; 5.287 ns   ; STORE:inst2|TMP[6] ; REMAINDER[6] ; CLK        ;
; N/A   ; None         ; 5.270 ns   ; COUNT:inst4|TMP[7] ; QUOTIENT[7]  ; CLK        ;
; N/A   ; None         ; 5.235 ns   ; COUNT:inst4|TMP[1] ; QUOTIENT[1]  ; CLK        ;
; N/A   ; None         ; 5.210 ns   ; COUNT:inst4|TMP[5] ; QUOTIENT[5]  ; CLK        ;
; N/A   ; None         ; 5.084 ns   ; STORE:inst2|TMP[2] ; REMAINDER[2] ; CLK        ;
+-------+--------------+------------+--------------------+--------------+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 8.909 ns        ; S    ; CLR ;
; N/A   ; None              ; 8.150 ns        ; S    ; DVD ;
; N/A   ; None              ; 7.967 ns        ; S    ; SEL ;
; N/A   ; None              ; 7.967 ns        ; S    ; DSR ;
+-------+-------------------+-----------------+------+-----+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+-------------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                 ; To Clock ;
+---------------+-------------+-----------+-------------+--------------------+----------+
; N/A           ; None        ; -2.335 ns ; DIVISOR[3]  ; STORE:inst3|TMP[3] ; CLK      ;
; N/A           ; None        ; -2.483 ns ; DIVIDEND[4] ; STORE:inst2|TMP[4] ; CLK      ;
; N/A           ; None        ; -2.495 ns ; S           ; STORE:inst3|TMP[2] ; CLK      ;
; N/A           ; None        ; -2.538 ns ; DIVISOR[0]  ; STORE:inst3|TMP[0] ; CLK      ;
; N/A           ; None        ; -2.566 ns ; S           ; STORE:inst3|TMP[1] ; CLK      ;
; N/A           ; None        ; -2.592 ns ; DIVIDEND[2] ; STORE:inst2|TMP[2] ; CLK      ;
; N/A           ; None        ; -2.680 ns ; DIVIDEND[0] ; STORE:inst2|TMP[0] ; CLK      ;
; N/A           ; None        ; -2.685 ns ; DIVIDEND[3] ; STORE:inst2|TMP[3] ; CLK      ;
; N/A           ; None        ; -2.758 ns ; S           ; DIVIDER:inst|Y.S0  ; CLK      ;
; N/A           ; None        ; -2.758 ns ; S           ; STORE:inst3|TMP[0] ; CLK      ;
; N/A           ; None        ; -2.763 ns ; S           ; DIVIDER:inst|Y.S3  ; CLK      ;
; N/A           ; None        ; -2.763 ns ; S           ; STORE:inst3|TMP[3] ; CLK      ;
; N/A           ; None        ; -2.764 ns ; S           ; DIVIDER:inst|Y.S1  ; CLK      ;
; N/A           ; None        ; -2.891 ns ; DIVISOR[1]  ; STORE:inst3|TMP[1] ; CLK      ;
; N/A           ; None        ; -2.915 ns ; DIVIDEND[1] ; STORE:inst2|TMP[1] ; CLK      ;
; N/A           ; None        ; -2.939 ns ; DIVISOR[2]  ; STORE:inst3|TMP[2] ; CLK      ;
; N/A           ; None        ; -3.155 ns ; S           ; STORE:inst2|TMP[5] ; CLK      ;
; N/A           ; None        ; -3.156 ns ; S           ; STORE:inst2|TMP[6] ; CLK      ;
; N/A           ; None        ; -3.190 ns ; S           ; STORE:inst2|TMP[7] ; CLK      ;
; N/A           ; None        ; -3.295 ns ; S           ; STORE:inst2|TMP[1] ; CLK      ;
; N/A           ; None        ; -3.333 ns ; S           ; STORE:inst2|TMP[2] ; CLK      ;
; N/A           ; None        ; -3.393 ns ; S           ; STORE:inst2|TMP[0] ; CLK      ;
; N/A           ; None        ; -3.480 ns ; S           ; STORE:inst2|TMP[3] ; CLK      ;
; N/A           ; None        ; -3.490 ns ; S           ; COUNT:inst4|TMP[7] ; CLK      ;
; N/A           ; None        ; -3.490 ns ; S           ; COUNT:inst4|TMP[6] ; CLK      ;
; N/A           ; None        ; -3.490 ns ; S           ; COUNT:inst4|TMP[5] ; CLK      ;
; N/A           ; None        ; -3.490 ns ; S           ; COUNT:inst4|TMP[4] ; CLK      ;
; N/A           ; None        ; -3.490 ns ; S           ; COUNT:inst4|TMP[3] ; CLK      ;
; N/A           ; None        ; -3.490 ns ; S           ; COUNT:inst4|TMP[2] ; CLK      ;
; N/A           ; None        ; -3.490 ns ; S           ; COUNT:inst4|TMP[1] ; CLK      ;
; N/A           ; None        ; -3.490 ns ; S           ; COUNT:inst4|TMP[0] ; CLK      ;
; N/A           ; None        ; -3.515 ns ; S           ; STORE:inst2|TMP[4] ; CLK      ;
+---------------+-------------+-----------+-------------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Apr 20 01:56:11 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Divider -c Divider --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "STORE:inst2|TMP[7]" and destination register "STORE:inst2|TMP[5]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.753 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y2_N21; Fanout = 23; REG Node = 'STORE:inst2|TMP[7]'
            Info: 2: + IC(0.343 ns) + CELL(0.545 ns) = 0.888 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 2; COMB Node = 'ADDSUB:inst5|Add0~7'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.923 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 2; COMB Node = 'ADDSUB:inst5|Add0~11'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.958 ns; Loc. = LCCOMB_X30_Y2_N6; Fanout = 2; COMB Node = 'ADDSUB:inst5|Add0~15'
            Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.993 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 2; COMB Node = 'ADDSUB:inst5|Add0~19'
            Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.028 ns; Loc. = LCCOMB_X30_Y2_N10; Fanout = 2; COMB Node = 'ADDSUB:inst5|Add0~23'
            Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 1.153 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 1; COMB Node = 'ADDSUB:inst5|Add0~26'
            Info: 8: + IC(0.392 ns) + CELL(0.053 ns) = 1.598 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = 'STORE:inst2|TMP~4'
            Info: 9: + IC(0.000 ns) + CELL(0.155 ns) = 1.753 ns; Loc. = LCFF_X30_Y2_N27; Fanout = 3; REG Node = 'STORE:inst2|TMP[5]'
            Info: Total cell delay = 1.018 ns ( 58.07 % )
            Info: Total interconnect delay = 0.735 ns ( 41.93 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.487 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N27; Fanout = 3; REG Node = 'STORE:inst2|TMP[5]'
                Info: Total cell delay = 1.472 ns ( 59.19 % )
                Info: Total interconnect delay = 1.015 ns ( 40.81 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.487 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N21; Fanout = 23; REG Node = 'STORE:inst2|TMP[7]'
                Info: Total cell delay = 1.472 ns ( 59.19 % )
                Info: Total interconnect delay = 1.015 ns ( 40.81 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "STORE:inst2|TMP[4]" (data pin = "S", clock pin = "CLK") is 3.910 ns
    Info: + Longest pin to register delay is 6.307 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 11; PIN Node = 'S'
        Info: 2: + IC(4.179 ns) + CELL(0.228 ns) = 5.224 ns; Loc. = LCCOMB_X31_Y2_N26; Fanout = 14; COMB Node = 'DIVIDER:inst|CLR~0'
        Info: 3: + IC(0.562 ns) + CELL(0.366 ns) = 6.152 ns; Loc. = LCCOMB_X30_Y2_N30; Fanout = 1; COMB Node = 'STORE:inst2|TMP~5'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.307 ns; Loc. = LCFF_X30_Y2_N31; Fanout = 3; REG Node = 'STORE:inst2|TMP[4]'
        Info: Total cell delay = 1.566 ns ( 24.83 % )
        Info: Total interconnect delay = 4.741 ns ( 75.17 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N31; Fanout = 3; REG Node = 'STORE:inst2|TMP[4]'
        Info: Total cell delay = 1.472 ns ( 59.19 % )
        Info: Total interconnect delay = 1.015 ns ( 40.81 % )
Info: tco from clock "CLK" to destination pin "DONE" through register "DIVIDER:inst|Y.S3" is 8.561 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 9; REG Node = 'DIVIDER:inst|Y.S3'
        Info: Total cell delay = 1.472 ns ( 59.14 % )
        Info: Total interconnect delay = 1.017 ns ( 40.86 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.978 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 9; REG Node = 'DIVIDER:inst|Y.S3'
        Info: 2: + IC(4.036 ns) + CELL(1.942 ns) = 5.978 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'DONE'
        Info: Total cell delay = 1.942 ns ( 32.49 % )
        Info: Total interconnect delay = 4.036 ns ( 67.51 % )
Info: Longest tpd from source pin "S" to destination pin "CLR" is 8.909 ns
    Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 11; PIN Node = 'S'
    Info: 2: + IC(4.179 ns) + CELL(0.228 ns) = 5.224 ns; Loc. = LCCOMB_X31_Y2_N26; Fanout = 14; COMB Node = 'DIVIDER:inst|CLR~0'
    Info: 3: + IC(1.561 ns) + CELL(2.124 ns) = 8.909 ns; Loc. = PIN_T18; Fanout = 0; PIN Node = 'CLR'
    Info: Total cell delay = 3.169 ns ( 35.57 % )
    Info: Total interconnect delay = 5.740 ns ( 64.43 % )
Info: th for register "STORE:inst3|TMP[3]" (data pin = "DIVISOR[3]", clock pin = "CLK") is -2.335 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X31_Y2_N19; Fanout = 2; REG Node = 'STORE:inst3|TMP[3]'
        Info: Total cell delay = 1.472 ns ( 59.14 % )
        Info: Total interconnect delay = 1.017 ns ( 40.86 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 1; PIN Node = 'DIVISOR[3]'
        Info: 2: + IC(3.783 ns) + CELL(0.228 ns) = 4.818 ns; Loc. = LCCOMB_X31_Y2_N18; Fanout = 1; COMB Node = 'STORE:inst3|TMP~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.973 ns; Loc. = LCFF_X31_Y2_N19; Fanout = 2; REG Node = 'STORE:inst3|TMP[3]'
        Info: Total cell delay = 1.190 ns ( 23.93 % )
        Info: Total interconnect delay = 3.783 ns ( 76.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Wed Apr 20 01:56:11 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


