// Seed: 1517029405
module module_0 (
    output wire  id_0,
    input  tri   id_1,
    input  tri1  id_2,
    output uwire id_3
    , id_6,
    output tri0  id_4
);
  assign id_0 = id_2;
  localparam id_7 = -1;
  assign id_3 = id_7;
endmodule
module module_1 (
    inout  logic id_0,
    output tri   id_1,
    input  wand  id_2,
    input  uwire id_3
);
  wire id_5;
  supply0 id_6;
  logic id_7;
  assign id_0 = 1'd0;
  assign id_6 = {-1 == -1'h0, id_7};
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_1,
      id_1
  );
  always @(negedge id_7["" : 1'b0]) id_0 = id_5;
endmodule
