`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Write-back Data seg reg
// Tool Versions: Vivado 2017.4.1
// Description: Write-back data seg reg for MEM\WB
// 
//////////////////////////////////////////////////////////////////////////////////


//  åŠŸèƒ½è¯´æ˜
    // MEM\WBçš„å†™å›å¯„å­˜å™¨å†…å®¹
    // ä¸ºäº†æ•°æ®åŒæ­¥ï¼ŒData Extensionå’ŒData Cacheé›†æˆåœ¨å…¶ï¿??
// è¾“å…¥
    // clk               æ—¶é’Ÿä¿¡å·
    // wb_select         é€‰æ‹©å†™å›å¯„å­˜å™¨çš„æ•°æ®ï¼šå¦‚æœä¸º0ï¼Œå†™å›ALUè®¡ç®—ç»“æœï¼Œå¦‚æœä¸º1ï¼Œå†™å›Memoryè¯»å–çš„å†…ï¿??
    // load_type         loadæŒ‡ä»¤ç±»å‹
    // write_en          Data Cacheå†™ä½¿ï¿??
    // debug_write_en    Data Cache debugå†™ä½¿ï¿??
    // addr              Data Cacheçš„å†™åœ°å€ï¼Œä¹Ÿæ˜¯ALUçš„è®¡ç®—ç»“ï¿??
    // debug_addr        Data Cacheçš„debugå†™åœ°ï¿??
    // in_data           Data Cacheçš„å†™å…¥æ•°ï¿??
    // debug_in_data     Data Cacheçš„debugå†™å…¥æ•°æ®
    // bubbleW           WBé˜¶æ®µçš„bubbleä¿¡å·
    // flushW            WBé˜¶æ®µçš„flushä¿¡å·
// è¾“å‡º
    // debug_out_data    Data Cacheçš„debugè¯»å‡ºæ•°æ®
    // data_WB           ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„å†™å›å¯„å­˜å™¨å†…ï¿??
// å®éªŒè¦æ±‚  
    // æ— éœ€ä¿®æ”¹

module WB_Data_WB(
    input wire clk, bubbleW, flushW,
    input wire rst,
    input wire wb_select, csrwb_select,
    input wire [2:0] load_type,
    input  [3:0] write_en, debug_write_en,
    input  [31:0] addr,
    input  [31:0] debug_addr,
    input  [31:0] in_data, debug_in_data,
    input [31:0] csrRegmem1,
    output wire [31:0] debug_out_data,
    output wire [31:0] data_WB,
    output wire Cachemiss
    );

    wire [31:0] data_raw;
    wire [31:0] data_WB_raw;

/*    DataCache DataCache1(
        .clk(clk),
        .write_en(write_en << addr[1:0]),
        .debug_write_en(debug_write_en),
        .addr(addr[31:2]),
        .debug_addr(debug_addr[31:2]),
        .in_data(in_data << (8 * addr[1:0])),
        .debug_in_data(debug_in_data),
        .out_data(data_raw),
        .debug_out_data(debug_out_data)
    );*/

    reg [31:0] hit_count = 0; 
    reg [31:0] miss_count = 0;
    reg [31:0] last_addr = 0;
    wire cache_rd_wr = wb_select | (|write_en); 

    always @ (posedge clk or posedge rst) begin
        if(rst) begin
            last_addr <= 0;
        end else begin
            if(cache_rd_wr) begin
                last_addr <= addr;
            end
        end
    end

    always @ (posedge clk or posedge rst) begin
        if(rst) begin
            hit_count <= 0;
            miss_count <= 0;
        end
        else begin
            if(cache_rd_wr & (last_addr != addr)) begin
                if (Cachemiss) begin
                    miss_count <= miss_count +1;
                end
                else hit_count <= hit_count + 1;
            end
        end
    end


    // Add flush and bubble support
    // if chip not enabled, output output last read result
    // else if chip clear, output 0
    // else output values from cache

    reg bubble_ff = 1'b0;
    reg flush_ff = 1'b0;
    reg wb_select_old = 0;
    reg csrwb_select_old = 0;
    reg [31:0] data_WB_old = 32'b0;
    reg [31:0] csrRegmem1_old = 32'b0;
    reg [31:0] addr_old;
    reg [2:0] load_type_old;

    DataExtend DataExtend1(
        .data(data_raw),
        .addr(addr_old[1:0]),
        .load_type(load_type_old),
        .dealt_data(data_WB_raw)
    );

    always@(posedge clk)
    begin
        bubble_ff <= bubbleW;
        flush_ff <= flushW;
        data_WB_old <= data_WB;
        addr_old <= addr;
        wb_select_old <= wb_select;
        csrwb_select_old <= csrwb_select;
        load_type_old <= load_type;
        csrRegmem1_old <= csrRegmem1;
    end

    wire [31:0] data_WB_first;
    assign data_WB_first = bubble_ff ? data_WB_old :
                                 (flush_ff ? 32'b0 : 
                                             (wb_select_old ? data_WB_raw :
                                                          addr_old));
    assign data_WB = csrwb_select_old ? csrRegmem1_old : data_WB_first;

    cache #(
   .LINE_ADDR_LEN  ( 3             ),
   .SET_ADDR_LEN   ( 3             ),
   .TAG_ADDR_LEN   ( 6            ),
   .WAY_CNT        ( 3             )
   ) cache_test_instance (
   .clk            ( clk           ),
   .rst            ( rst        ),
   .miss           ( Cachemiss          ),
   .addr           ( addr          ),
   .rd_req         ( wb_select        ),
   .rd_data        ( data_raw       ),
   .wr_req         ( |write_en        ),
   .wr_data        ( in_data << (8 * addr[1:0])  )
);
endmodule