INFO:sim:172 - Generating IP...
Resolving generics for 'dcm_10'...
Applying external generics to 'dcm_10'...
Delivering associated files for 'dcm_10'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'dcm_10'...
Delivered 3 files into directory M:/ECE3829/lab2/ipcore_dir/tmp/_cg/dcm_10
Delivered 1 file into directory M:/ECE3829/lab2/ipcore_dir/tmp/_cg/dcm_10
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.5\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'dcm_10'...
Generating ISE project...
XCO file found: dcm_10.xco
XMDF file found: dcm_10_xmdf.tcl
Adding dcm_10/example_design/dcm_10_exdes.ucf -view all -origin_type created
Adding dcm_10/example_design/dcm_10_exdes.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "M:/ECE3829/lab2/ipcore_dir/tmp/_cg/dcm_10/example_design/dcm_10_exdes.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding dcm_10.asy -view all -origin_type imported
Adding dcm_10.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "M:/ECE3829/lab2/ipcore_dir/tmp/_cg/dcm_10.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding dcm_10.veo -view all -origin_type imported
WARNING:coreutil - WARNING: This core does not have a top level called "/dcm_10"
WARNING:coreutil - WARNING: Top level has been set to "/dcm_10_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'dcm_10'.
