--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_user_logic_emu.twx glib_user_logic_emu.ncd -o
glib_user_logic_emu.twr glib_user_logic_emu.pcf

Design file:              glib_user_logic_emu.ncd
Physical constraint file: glib_user_logic_emu.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9658 paths analyzed, 1486 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.797ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_TDO_reg (SLICE_X58Y72.A2), 294 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.762ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADO6   Trcko_DO              2.073   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    SLICE_X22Y33.B2      net (fanout=1)        1.028   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<42>
    SLICE_X22Y33.B       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
    SLICE_X18Y33.B2      net (fanout=1)        0.853   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
    SLICE_X18Y33.B       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<19>
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X26Y43.A6      net (fanout=1)        0.896   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X26Y43.A       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X26Y43.B3      net (fanout=1)        0.340   rxIla/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X26Y43.B       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       rxIla/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X58Y72.B1      net (fanout=1)        2.685   rxIlaControl_from_icon<3>
    SLICE_X58Y72.B       Tilo                  0.068   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X58Y72.A2      net (fanout=1)        0.474   icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X58Y72.CLK     Tas                   0.073   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.762ns (2.486ns logic, 6.276ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.752ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADO11  Trcko_DO              2.073   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X9Y32.A3       net (fanout=1)        0.809   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<30>
    SLICE_X9Y32.A        Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13
    SLICE_X18Y32.C1      net (fanout=1)        0.803   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13
    SLICE_X18Y32.C       Tilo                  0.068   rxIla/U0/iTRIG_IN<103>
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X26Y43.A3      net (fanout=1)        1.155   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X26Y43.A       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X26Y43.B3      net (fanout=1)        0.340   rxIla/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X26Y43.B       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       rxIla/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X58Y72.B1      net (fanout=1)        2.685   rxIlaControl_from_icon<3>
    SLICE_X58Y72.B       Tilo                  0.068   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X58Y72.A2      net (fanout=1)        0.474   icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X58Y72.CLK     Tas                   0.073   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.752ns (2.486ns logic, 6.266ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.744ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADO0   Trcko_DO              2.073   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X18Y32.D2      net (fanout=1)        1.286   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<18>
    SLICE_X18Y32.D       Tilo                  0.068   rxIla/U0/iTRIG_IN<103>
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112
    SLICE_X18Y32.C5      net (fanout=1)        0.318   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112
    SLICE_X18Y32.C       Tilo                  0.068   rxIla/U0/iTRIG_IN<103>
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X26Y43.A3      net (fanout=1)        1.155   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X26Y43.A       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X26Y43.B3      net (fanout=1)        0.340   rxIla/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X26Y43.B       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       rxIla/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X58Y72.B1      net (fanout=1)        2.685   rxIlaControl_from_icon<3>
    SLICE_X58Y72.B       Tilo                  0.068   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X58Y72.A2      net (fanout=1)        0.474   icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X58Y72.CLK     Tas                   0.073   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.744ns (2.486ns logic, 6.258ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X0Y6.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.078ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y71.AQ        Tcko                  0.337   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X59Y69.B2        net (fanout=2)        0.715   icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X59Y69.BMUX      Tilo                  0.197   txIlaControl_from_icon<22>
                                                         icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X33Y57.A1        net (fanout=28)       2.670   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X33Y57.AMUX      Tilo                  0.194   rxIlaControl_from_icon<22>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[2].U_LCE
    RAMB36_X0Y6.ENARDENL   net (fanout=14)       2.564   rxIlaControl_from_icon<6>
    RAMB36_X0Y6.CLKARDCLKL Trcck_RDEN            0.401   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        7.078ns (1.129ns logic, 5.949ns route)
                                                         (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.879ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y71.BQ        Tcko                  0.337   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X59Y69.B4        net (fanout=3)        0.522   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X59Y69.BMUX      Tilo                  0.191   txIlaControl_from_icon<22>
                                                         icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X33Y57.A1        net (fanout=28)       2.670   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X33Y57.AMUX      Tilo                  0.194   rxIlaControl_from_icon<22>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[2].U_LCE
    RAMB36_X0Y6.ENARDENL   net (fanout=14)       2.564   rxIlaControl_from_icon<6>
    RAMB36_X0Y6.CLKARDCLKL Trcck_RDEN            0.401   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        6.879ns (1.123ns logic, 5.756ns route)
                                                         (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.527ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y72.BQ        Tcko                  0.381   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X56Y72.A3        net (fanout=6)        0.621   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X56Y72.AMUX      Tilo                  0.189   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X33Y57.A2        net (fanout=8)        2.177   icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X33Y57.AMUX      Tilo                  0.194   rxIlaControl_from_icon<22>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[2].U_LCE
    RAMB36_X0Y6.ENARDENL   net (fanout=14)       2.564   rxIlaControl_from_icon<6>
    RAMB36_X0Y6.CLKARDCLKL Trcck_RDEN            0.401   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        6.527ns (1.165ns logic, 5.362ns route)
                                                         (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X0Y6.ENARDENU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.078ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y71.AQ        Tcko                  0.337   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X59Y69.B2        net (fanout=2)        0.715   icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X59Y69.BMUX      Tilo                  0.197   txIlaControl_from_icon<22>
                                                         icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X33Y57.A1        net (fanout=28)       2.670   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X33Y57.AMUX      Tilo                  0.194   rxIlaControl_from_icon<22>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[2].U_LCE
    RAMB36_X0Y6.ENARDENU   net (fanout=14)       2.564   rxIlaControl_from_icon<6>
    RAMB36_X0Y6.CLKARDCLKU Trcck_RDEN            0.401   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        7.078ns (1.129ns logic, 5.949ns route)
                                                         (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.879ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y71.BQ        Tcko                  0.337   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X59Y69.B4        net (fanout=3)        0.522   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X59Y69.BMUX      Tilo                  0.191   txIlaControl_from_icon<22>
                                                         icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X33Y57.A1        net (fanout=28)       2.670   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X33Y57.AMUX      Tilo                  0.194   rxIlaControl_from_icon<22>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[2].U_LCE
    RAMB36_X0Y6.ENARDENU   net (fanout=14)       2.564   rxIlaControl_from_icon<6>
    RAMB36_X0Y6.CLKARDCLKU Trcck_RDEN            0.401   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        6.879ns (1.123ns logic, 5.756ns route)
                                                         (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.527ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y72.BQ        Tcko                  0.381   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X56Y72.A3        net (fanout=6)        0.621   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X56Y72.AMUX      Tilo                  0.189   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X33Y57.A2        net (fanout=8)        2.177   icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X33Y57.AMUX      Tilo                  0.194   rxIlaControl_from_icon<22>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[2].U_LCE
    RAMB36_X0Y6.ENARDENU   net (fanout=14)       2.564   rxIlaControl_from_icon<6>
    RAMB36_X0Y6.CLKARDCLKU Trcck_RDEN            0.401   rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        6.527ns (1.165ns logic, 5.362ns route)
                                                         (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X56Y82.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 30.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.AQ      Tcko                  0.098   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    SLICE_X56Y82.DX      net (fanout=2)        0.096   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<4>
    SLICE_X56Y82.CLK     Tckdi       (-Th)     0.089   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X36Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 30.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y59.AQ      Tcko                  0.115   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    SLICE_X36Y59.A5      net (fanout=1)        0.067   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
    SLICE_X36Y59.CLK     Tah         (-Th)     0.076   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.039ns logic, 0.067ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X70Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Destination:          txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 30.000ns
  Destination Clock:    IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE to txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y67.AQ      Tcko                  0.115   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    SLICE_X70Y67.A5      net (fanout=1)        0.067   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
    SLICE_X70Y67.CLK     Tah         (-Th)     0.076   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.039ns logic, 0.067ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X5Y11.CLKARDCLKL
  Clock network: IlaControl_from_icon<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X0Y6.CLKARDCLKL
  Clock network: IlaControl_from_icon<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X5Y12.CLKARDCLKL
  Clock network: IlaControl_from_icon<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.413ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X57Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y93.AQ      Tcko                  0.381   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y92.D3      net (fanout=3)        0.469   icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y92.D       Tilo                  0.068   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X57Y71.CE      net (fanout=3)        1.142   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X57Y71.CLK     Tceck                 0.318   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (0.767ns logic, 1.611ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X57Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y93.AQ      Tcko                  0.381   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y92.D3      net (fanout=3)        0.469   icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y92.D       Tilo                  0.068   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X57Y71.CE      net (fanout=3)        1.142   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X57Y71.CLK     Tceck                 0.318   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (0.767ns logic, 1.611ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X56Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.344ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y93.AQ      Tcko                  0.381   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y92.D3      net (fanout=3)        0.469   icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y92.D       Tilo                  0.068   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X56Y71.CE      net (fanout=3)        1.142   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X56Y71.CLK     Tceck                 0.284   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.733ns logic, 1.611ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X56Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y93.AQ      Tcko                  0.115   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y93.D5      net (fanout=3)        0.081   icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y93.D       Tilo                  0.034   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X56Y82.SR      net (fanout=3)        0.308   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X56Y82.CLK     Tcksr       (-Th)    -0.049   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.198ns logic, 0.389ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X56Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y93.AQ      Tcko                  0.115   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y93.D5      net (fanout=3)        0.081   icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y93.D       Tilo                  0.034   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X56Y82.SR      net (fanout=3)        0.308   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X56Y82.CLK     Tcksr       (-Th)    -0.049   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.198ns logic, 0.389ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X56Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y93.AQ      Tcko                  0.115   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y93.D5      net (fanout=3)        0.081   icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y93.D       Tilo                  0.034   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X56Y82.SR      net (fanout=3)        0.308   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X56Y82.CLK     Tcksr       (-Th)    -0.049   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.198ns logic, 0.389ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.646ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X56Y93.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y93.AQ      Tcko                  0.381   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y93.A5      net (fanout=3)        0.200   icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y93.CLK     Tas                   0.030   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD_n
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.411ns logic, 0.200ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X56Y93.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y93.AQ      Tcko                  0.115   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y93.A5      net (fanout=3)        0.077   icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y93.CLK     Tah         (-Th)     0.076   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD_n
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 6760 paths analyzed, 786 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X22Y24.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.323ns (data path - clock path skew + uncertainty)
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.288ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_SYNC/U_SYNC to rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y81.AQ      Tcko                  0.337   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X56Y80.D3      net (fanout=1)        0.458   icon/U0/U_ICON/iSYNC
    SLICE_X56Y80.D       Tilo                  0.068   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y55.B2      net (fanout=28)       2.893   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y55.B       Tilo                  0.068   rxIlaControl_from_icon<20>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_HCE
    SLICE_X22Y24.SR      net (fanout=37)       2.093   rxIlaControl_from_icon<20>
    SLICE_X22Y24.CLK     Trck                  0.371   rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>
                                                       rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (0.844ns logic, 5.444ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.106ns (data path - clock path skew + uncertainty)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.071ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.BQ      Tcko                  0.381   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X56Y72.A3      net (fanout=6)        0.621   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X56Y72.AMUX    Tilo                  0.189   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X31Y55.B3      net (fanout=8)        2.348   icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X31Y55.B       Tilo                  0.068   rxIlaControl_from_icon<20>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_HCE
    SLICE_X22Y24.SR      net (fanout=37)       2.093   rxIlaControl_from_icon<20>
    SLICE_X22Y24.CLK     Trck                  0.371   rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>
                                                       rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.071ns (1.009ns logic, 5.062ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.995ns (data path - clock path skew + uncertainty)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.960ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.CQ      Tcko                  0.381   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X56Y72.A1      net (fanout=5)        0.503   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X56Y72.AMUX    Tilo                  0.196   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X31Y55.B3      net (fanout=8)        2.348   icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X31Y55.B       Tilo                  0.068   rxIlaControl_from_icon<20>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_HCE
    SLICE_X22Y24.SR      net (fanout=37)       2.093   rxIlaControl_from_icon<20>
    SLICE_X22Y24.CLK     Trck                  0.371   rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>
                                                       rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (1.016ns logic, 4.944ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X22Y24.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.323ns (data path - clock path skew + uncertainty)
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.288ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_SYNC/U_SYNC to rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y81.AQ      Tcko                  0.337   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X56Y80.D3      net (fanout=1)        0.458   icon/U0/U_ICON/iSYNC
    SLICE_X56Y80.D       Tilo                  0.068   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y55.B2      net (fanout=28)       2.893   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y55.B       Tilo                  0.068   rxIlaControl_from_icon<20>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_HCE
    SLICE_X22Y24.SR      net (fanout=37)       2.093   rxIlaControl_from_icon<20>
    SLICE_X22Y24.CLK     Trck                  0.371   rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>
                                                       rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (0.844ns logic, 5.444ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.106ns (data path - clock path skew + uncertainty)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.071ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.BQ      Tcko                  0.381   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X56Y72.A3      net (fanout=6)        0.621   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X56Y72.AMUX    Tilo                  0.189   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X31Y55.B3      net (fanout=8)        2.348   icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X31Y55.B       Tilo                  0.068   rxIlaControl_from_icon<20>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_HCE
    SLICE_X22Y24.SR      net (fanout=37)       2.093   rxIlaControl_from_icon<20>
    SLICE_X22Y24.CLK     Trck                  0.371   rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>
                                                       rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.071ns (1.009ns logic, 5.062ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.995ns (data path - clock path skew + uncertainty)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.960ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.CQ      Tcko                  0.381   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X56Y72.A1      net (fanout=5)        0.503   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X56Y72.AMUX    Tilo                  0.196   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X31Y55.B3      net (fanout=8)        2.348   icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X31Y55.B       Tilo                  0.068   rxIlaControl_from_icon<20>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_HCE
    SLICE_X22Y24.SR      net (fanout=37)       2.093   rxIlaControl_from_icon<20>
    SLICE_X22Y24.CLK     Trck                  0.371   rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>
                                                       rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (1.016ns logic, 4.944ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X22Y24.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.323ns (data path - clock path skew + uncertainty)
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.288ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_SYNC/U_SYNC to rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y81.AQ      Tcko                  0.337   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X56Y80.D3      net (fanout=1)        0.458   icon/U0/U_ICON/iSYNC
    SLICE_X56Y80.D       Tilo                  0.068   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y55.B2      net (fanout=28)       2.893   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y55.B       Tilo                  0.068   rxIlaControl_from_icon<20>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_HCE
    SLICE_X22Y24.SR      net (fanout=37)       2.093   rxIlaControl_from_icon<20>
    SLICE_X22Y24.CLK     Trck                  0.371   rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>
                                                       rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (0.844ns logic, 5.444ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.106ns (data path - clock path skew + uncertainty)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.071ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.BQ      Tcko                  0.381   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X56Y72.A3      net (fanout=6)        0.621   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X56Y72.AMUX    Tilo                  0.189   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X31Y55.B3      net (fanout=8)        2.348   icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X31Y55.B       Tilo                  0.068   rxIlaControl_from_icon<20>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_HCE
    SLICE_X22Y24.SR      net (fanout=37)       2.093   rxIlaControl_from_icon<20>
    SLICE_X22Y24.CLK     Trck                  0.371   rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>
                                                       rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.071ns (1.009ns logic, 5.062ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.995ns (data path - clock path skew + uncertainty)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.960ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.CQ      Tcko                  0.381   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X56Y72.A1      net (fanout=5)        0.503   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X56Y72.AMUX    Tilo                  0.196   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X31Y55.B3      net (fanout=8)        2.348   icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X31Y55.B       Tilo                  0.068   rxIlaControl_from_icon<20>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_HCE
    SLICE_X22Y24.SR      net (fanout=37)       2.093   rxIlaControl_from_icon<20>
    SLICE_X22Y24.CLK     Trck                  0.371   rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>
                                                       rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (1.016ns logic, 4.944ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X25Y47.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.096ns (datapath - clock path skew - uncertainty)
  Source:               rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.BQ      Tcko                  0.098   rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X25Y47.B6      net (fanout=2)        0.090   rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X25Y47.CLK     Tah         (-Th)     0.057   rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.041ns logic, 0.090ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X83Y64.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.098ns (datapath - clock path skew - uncertainty)
  Source:               txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y64.BQ      Tcko                  0.098   txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X83Y64.B6      net (fanout=2)        0.092   txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X83Y64.CLK     Tah         (-Th)     0.057   txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.041ns logic, 0.092ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X66Y69.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.080ns (datapath - clock path skew - uncertainty)
  Source:               txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    FMC1_IO_PIN_la_p_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y68.CQ      Tcko                  0.098   txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X66Y69.AX      net (fanout=1)        0.093   txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X66Y69.CLK     Tckdi       (-Th)     0.076   txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 1035 paths analyzed, 988 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X75Y65.A6), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.874ns (data path - clock path skew + uncertainty)
  Source:               txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.839ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_IO_PIN_la_p_0_OBUF rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y66.DQ      Tcko                  0.337   txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X77Y66.B1      net (fanout=1)        0.782   txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X77Y66.B       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X77Y64.A1      net (fanout=1)        0.588   txIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X77Y64.A       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X75Y65.B1      net (fanout=1)        0.745   txIla/N16
    SLICE_X75Y65.B       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X75Y65.A6      net (fanout=1)        0.110   txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X75Y65.CLK     Tas                   0.073   txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (0.614ns logic, 2.225ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.377ns (data path - clock path skew + uncertainty)
  Source:               txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.342ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_IO_PIN_la_p_0_OBUF rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y65.AQ      Tcko                  0.337   txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X77Y65.C1      net (fanout=1)        0.463   txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X77Y65.C       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X77Y64.A5      net (fanout=1)        0.410   txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X77Y64.A       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X75Y65.B1      net (fanout=1)        0.745   txIla/N16
    SLICE_X75Y65.B       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X75Y65.A6      net (fanout=1)        0.110   txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X75Y65.CLK     Tas                   0.073   txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.614ns logic, 1.728ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.366ns (data path - clock path skew + uncertainty)
  Source:               txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.331ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_IO_PIN_la_p_0_OBUF rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y66.BQ      Tcko                  0.337   txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X77Y66.B4      net (fanout=1)        0.274   txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X77Y66.B       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X77Y64.A1      net (fanout=1)        0.588   txIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X77Y64.A       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X75Y65.B1      net (fanout=1)        0.745   txIla/N16
    SLICE_X75Y65.B       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X75Y65.A6      net (fanout=1)        0.110   txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X75Y65.CLK     Tas                   0.073   txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.331ns (0.614ns logic, 1.717ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X59Y93.C2), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.865ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.830ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_IO_PIN_la_p_2_OBUF rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.CQ     Tcko                  0.337   ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X58Y97.B2      net (fanout=2)        1.043   ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X58Y97.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X58Y97.A6      net (fanout=1)        0.125   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X58Y97.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X59Y93.D5      net (fanout=1)        0.585   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X59Y93.D       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X59Y93.C2      net (fanout=1)        0.463   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X59Y93.CLK     Tas                   0.073   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (0.614ns logic, 2.216ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.658ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.623ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_IO_PIN_la_p_2_OBUF rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y102.DQ     Tcko                  0.337   ila/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X59Y96.D3      net (fanout=2)        0.776   ila/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X59Y96.D       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X59Y93.D1      net (fanout=1)        0.838   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X59Y93.D       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X59Y93.C2      net (fanout=1)        0.463   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X59Y93.CLK     Tas                   0.073   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.546ns logic, 2.077ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.483ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.448ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_IO_PIN_la_p_2_OBUF rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y96.DQ      Tcko                  0.337   ila/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X59Y96.D2      net (fanout=2)        0.601   ila/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X59Y96.D       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X59Y93.D1      net (fanout=1)        0.838   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X59Y93.D       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X59Y93.C2      net (fanout=1)        0.463   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X59Y93.CLK     Tas                   0.073   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (0.546ns logic, 1.902ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X29Y53.B3), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.819ns (data path - clock path skew + uncertainty)
  Source:               rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.784ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_IO_PIN_la_p_2_OBUF rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y50.BMUX    Tshcko                0.420   rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X27Y51.A2      net (fanout=1)        0.852   rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X27Y51.A       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/iCAPTURE
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X27Y51.C3      net (fanout=1)        0.337   rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X27Y51.C       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/iCAPTURE
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X29Y53.C5      net (fanout=1)        0.445   rxIla/N16
    SLICE_X29Y53.C       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X29Y53.B3      net (fanout=1)        0.456   rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X29Y53.CLK     Tas                   0.070   rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.694ns logic, 2.090ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.764ns (data path - clock path skew + uncertainty)
  Source:               rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.729ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_IO_PIN_la_p_2_OBUF rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y43.BQ      Tcko                  0.381   rxIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X31Y53.B3      net (fanout=2)        0.927   rxIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X31Y53.B       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X31Y53.A6      net (fanout=1)        0.110   rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X31Y53.A       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X29Y53.C1      net (fanout=1)        0.581   rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X29Y53.C       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X29Y53.B3      net (fanout=1)        0.456   rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X29Y53.CLK     Tas                   0.070   rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (0.655ns logic, 2.074ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.650ns (data path - clock path skew + uncertainty)
  Source:               rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.615ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_IO_PIN_la_p_2_OBUF rising
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y50.BQ      Tcko                  0.337   rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X27Y51.D5      net (fanout=1)        0.640   rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X27Y51.D       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/iCAPTURE
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X27Y51.C2      net (fanout=1)        0.463   rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X27Y51.C       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/iCAPTURE
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X29Y53.C5      net (fanout=1)        0.445   rxIla/N16
    SLICE_X29Y53.C       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X29Y53.B3      net (fanout=1)        0.456   rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X29Y53.CLK     Tas                   0.070   rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (0.611ns logic, 2.004ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X29Y53.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.205ns (data path - clock path skew + uncertainty)
  Source:               rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.170ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         rxIlaControl_from_icon<13> falling
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y60.AQ      Tcklo                 0.355   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X36Y59.A3      net (fanout=1)        0.489   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X36Y59.A       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X31Y53.A4      net (fanout=2)        1.015   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X31Y53.A       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X29Y53.C1      net (fanout=1)        0.581   rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X29Y53.C       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X29Y53.B3      net (fanout=1)        0.456   rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X29Y53.CLK     Tas                   0.070   rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.170ns (0.629ns logic, 2.541ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X75Y65.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.271ns (data path - clock path skew + uncertainty)
  Source:               txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.236ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         txIlaControl_from_icon<13> falling
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y67.AQ      Tcklo                 0.355   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X70Y67.A4      net (fanout=1)        0.405   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X70Y67.A       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X74Y64.C4      net (fanout=2)        0.787   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X74Y64.C       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X75Y65.B5      net (fanout=1)        0.302   txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X75Y65.B       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X75Y65.A6      net (fanout=1)        0.110   txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X75Y65.CLK     Tas                   0.073   txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (0.632ns logic, 1.604ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X72Y67.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.150ns (data path - clock path skew + uncertainty)
  Source:               txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txIlaControl_from_icon<13> falling
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y67.AQ      Tcklo                 0.355   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X70Y67.A4      net (fanout=1)        0.405   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X70Y67.A       Tilo                  0.068   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X72Y67.AX      net (fanout=2)        0.272   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X72Y67.CLK     Tdick                 0.015   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.438ns logic, 0.677ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X70Y67.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.128ns (datapath - clock path skew - uncertainty)
  Source:               txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txIlaControl_from_icon<13> falling
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y67.AQ      Tcklo                 0.095   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X70Y67.A4      net (fanout=1)        0.144   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X70Y67.CLK     Tah         (-Th)     0.076   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.019ns logic, 0.144ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X36Y59.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.174ns (datapath - clock path skew - uncertainty)
  Source:               rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         rxIlaControl_from_icon<13> falling
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y60.AQ      Tcklo                 0.095   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X36Y59.A3      net (fanout=1)        0.190   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X36Y59.CLK     Tah         (-Th)     0.076   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.209ns (0.019ns logic, 0.190ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X37Y59.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.264ns (datapath - clock path skew - uncertainty)
  Source:               rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         rxIlaControl_from_icon<13> falling
  Destination Clock:    IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y60.AQ      Tcklo                 0.095   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X36Y59.A3      net (fanout=1)        0.190   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X36Y59.A       Tilo                  0.034   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X37Y59.AX      net (fanout=2)        0.056   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X37Y59.CLK     Tckdi       (-Th)     0.076   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.053ns logic, 0.246ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X71Y67.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.706ns (data path - clock path skew + uncertainty)
  Source:               txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      -3.825ns (1.876 - 5.701)
  Source Clock:         FMC1_IO_PIN_la_p_0_OBUF rising
  Destination Clock:    txIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y70.DQ      Tcko                  0.337   txIla/U0/I_NO_D.U_ILA/iARM
                                                       txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X71Y67.SR      net (fanout=10)       0.668   txIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X71Y67.CLK     Trck                  0.297   txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.634ns logic, 0.668ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y60.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.375ns (data path - clock path skew + uncertainty)
  Source:               rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.255ns (Levels of Logic = 0)
  Clock Path Skew:      -2.518ns (1.878 - 4.396)
  Source Clock:         FMC1_IO_PIN_la_p_2_OBUF rising
  Destination Clock:    rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y64.DQ      Tcko                  0.337   rxIla/U0/I_NO_D.U_ILA/iARM
                                                       rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X37Y60.SR      net (fanout=9)        0.621   rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X37Y60.CLK     Trck                  0.297   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.634ns logic, 0.621ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y60.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.754ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.754ns (Levels of Logic = 2)
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.AQ      Tcko                  0.337   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X59Y69.B2      net (fanout=2)        0.715   icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X59Y69.BMUX    Tilo                  0.197   txIlaControl_from_icon<22>
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X39Y63.A2      net (fanout=28)       1.957   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X39Y63.A       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X37Y60.CLK     net (fanout=4)        0.480   rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (0.602ns logic, 3.152ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.555ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.555ns (Levels of Logic = 2)
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.BQ      Tcko                  0.337   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X59Y69.B4      net (fanout=3)        0.522   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X59Y69.BMUX    Tilo                  0.191   txIlaControl_from_icon<22>
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X39Y63.A2      net (fanout=28)       1.957   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X39Y63.A       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X37Y60.CLK     net (fanout=4)        0.480   rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (0.596ns logic, 2.959ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.080ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.080ns (Levels of Logic = 2)
  Source Clock:         IlaControl_from_icon<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.BQ      Tcko                  0.381   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X56Y72.A3      net (fanout=6)        0.621   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X56Y72.AMUX    Tilo                  0.189   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X39Y63.A4      net (fanout=8)        1.341   icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X39Y63.A       Tilo                  0.068   rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X37Y60.CLK     net (fanout=4)        0.480   rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (0.638ns logic, 2.442ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y60.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.788ns (datapath - clock path skew - uncertainty)
  Source:               rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.416ns (Levels of Logic = 0)
  Clock Path Skew:      -0.372ns (1.897 - 2.269)
  Source Clock:         FMC1_IO_PIN_la_p_2_OBUF rising
  Destination Clock:    rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y64.DQ      Tcko                  0.098   rxIla/U0/I_NO_D.U_ILA/iARM
                                                       rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X37Y60.SR      net (fanout=9)        0.243   rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X37Y60.CLK     Tremck      (-Th)    -0.075   rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.173ns logic, 0.243ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17502 paths, 0 nets, and 3278 connections

Design statistics:
   Minimum period:   8.797ns{1}   (Maximum frequency: 113.675MHz)
   Maximum path delay from/to any node:   2.413ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 06 11:28:09 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 589 MB



