Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Tue Feb 27 14:53:50 2024
| Host         : ispc_JPH245YLQX running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 1          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain    | 13         |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects        | 1          |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF                  | 16         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1 is defined downstream of clock clk_out1_design_1_clk_wiz_0_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE,
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/PRE
 (the first 15 of 28 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X42Y93 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X30Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X33Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X33Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X32Y123 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X31Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X30Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X29Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X31Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X32Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X34Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X30Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X31Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '8' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_mig_7series_0_2/cache_v_2_mig_7series_0_2/user_design/constraints/cache_v_2_mig_7series_0_2.xdc (Line: 346)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


