
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087898                       # Number of seconds simulated
sim_ticks                                 87898424500                       # Number of ticks simulated
final_tick                                87898424500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1203270                       # Simulator instruction rate (inst/s)
host_op_rate                                  1982957                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2377302110                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664008                       # Number of bytes of host memory used
host_seconds                                    36.97                       # Real time elapsed on the host
sim_insts                                    44489716                       # Number of instructions simulated
sim_ops                                      73317862                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          414528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             437248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6832                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             258480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4715989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4974469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        258480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           258480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            258480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4715989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4974469                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877749                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516911                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        175796849                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489716                       # Number of instructions committed
system.cpu.committedOps                      73317862                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795938                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232451                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795938                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691617                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586406                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636614                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933081                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694285                       # number of memory refs
system.cpu.num_load_insts                    20877745                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  175796849                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574735                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443773     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317862                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.985212                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694290                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45442                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.436512                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            768500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.985212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53434022                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53434022                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839010                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5793830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5793830                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26632840                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26632840                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26632840                       # number of overall hits
system.cpu.dcache.overall_hits::total        26632840                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38739                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22711                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22711                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        61450                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          61450                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        61450                       # number of overall misses
system.cpu.dcache.overall_misses::total         61450                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1040960000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1040960000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    652706000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    652706000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1693666000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1693666000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1693666000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1693666000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694290                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694290                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694290                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694290                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003905                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002302                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002302                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002302                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002302                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26871.111799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26871.111799                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28739.641583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28739.641583                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27561.692433                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27561.692433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27561.692433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27561.692433                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43607                       # number of writebacks
system.cpu.dcache.writebacks::total             43607                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38739                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22711                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22711                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        61450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        61450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61450                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1002221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1002221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    629995000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    629995000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1632216000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1632216000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1632216000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1632216000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002302                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002302                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002302                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002302                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25871.111799                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25871.111799                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27739.641583                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27739.641583                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26561.692433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26561.692433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26561.692433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26561.692433                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44930                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.288606                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516911                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          167653.270423                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            448500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.288606                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034177                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034177                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516556                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516556                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516556                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516556                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516556                       # number of overall hits
system.cpu.icache.overall_hits::total        59516556                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     55366500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55366500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     55366500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55366500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     55366500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55366500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516911                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 155961.971831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 155961.971831                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 155961.971831                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 155961.971831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 155961.971831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 155961.971831                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     55011500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55011500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     55011500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55011500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     55011500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55011500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 154961.971831                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 154961.971831                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 154961.971831                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 154961.971831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 154961.971831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 154961.971831                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.677820                       # Cycle average of tags in use
system.l2.tags.total_refs                      106779                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24190                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.414179                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    438000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.446564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.278966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2005.952289                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985683                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1885                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    878422                       # Number of tag accesses
system.l2.tags.data_accesses                   878422                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43607                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43607                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             16008                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                16008                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   262                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21367                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21629                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21629                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21629                       # number of overall hits
system.l2.overall_hits::total                   21629                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6441                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17372                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23813                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24168                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data              23813                       # number of overall misses
system.l2.overall_misses::total                 24168                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    425093000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     425093000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     54476000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     54476000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    719759000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    719759000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      54476000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1144852000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1199328000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     54476000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1144852000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1199328000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43607                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43607                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         16008                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            16008                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45442                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45797                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45442                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45797                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.960913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960913                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448437                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448437                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524031                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527720                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524031                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527720                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 65997.981680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65997.981680                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 153453.521127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 153453.521127                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 41432.132167                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 41432.132167                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 153453.521127                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 48076.764792                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 49624.627607                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 153453.521127                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 48076.764792                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 49624.627607                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21748                       # number of writebacks
system.l2.writebacks::total                     21748                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6441                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17372                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24168                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24168                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    360683000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    360683000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     50926000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50926000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    546039000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    546039000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50926000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    906722000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    957648000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50926000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    906722000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    957648000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.960913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448437                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527720                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527720                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 55997.981680                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55997.981680                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 143453.521127                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 143453.521127                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 31432.132167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 31432.132167                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 143453.521127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 38076.764792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39624.627607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 143453.521127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 38076.764792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39624.627607                       # average overall mshr miss latency
system.l2.replacements                          22142                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6332.246215                       # Cycle average of tags in use
system.l3.tags.total_refs                       46015                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6832                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.735217                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        315.357593                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6016.888622                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.019248                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.367242                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.386490                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6831                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6778                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.416931                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     98862                       # Number of tag accesses
system.l3.tags.data_accesses                    98862                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21748                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21748                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 62                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    62                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          17274                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             17274                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17336                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17336                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17336                       # number of overall hits
system.l3.overall_hits::total                   17336                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6379                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6379                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           98                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             453                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6477                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6832                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data               6477                       # number of overall misses
system.l3.overall_misses::total                  6832                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    291812500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     291812500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     47198500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     18153000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     65351500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      47198500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     309965500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        357164000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     47198500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    309965500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       357164000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21748                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21748                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17372                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17727                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23813                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24168                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23813                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24168                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990374                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990374                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.005641                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.025554                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.271994                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.282688                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.271994                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.282688                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 45745.806553                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 45745.806553                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 132953.521127                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 185234.693878                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 144263.796909                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 132953.521127                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 47856.337811                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 52278.103044                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 132953.521127                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 47856.337811                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 52278.103044                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data         6379                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6379                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          453                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6477                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6832                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6477                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6832                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    164232500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    164232500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     40098500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     16193000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     56291500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     40098500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    180425500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    220524000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     40098500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    180425500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    220524000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990374                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990374                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.005641                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.025554                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.271994                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.282688                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.271994                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.282688                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 25745.806553                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 25745.806553                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 112953.521127                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 165234.693878                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 124263.796909                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 112953.521127                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 27856.337811                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 32278.103044                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 112953.521127                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 27856.337811                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 32278.103044                       # average overall mshr miss latency
system.l3.replacements                              1                       # number of replacements
system.membus.snoop_filter.tot_requests          6832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                453                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6379                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           453                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       437248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       437248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  437248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6832                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6832    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6832                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6832000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34160000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       106779                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            296                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          296                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87898424500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1718                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           16008                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          16008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38739                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       167830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                168584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5699136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5724672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22143                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1391872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83948                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003526                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059276                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83652     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    296      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83948                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           97040500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76167000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
