$comment
	File created using the following command:
		vcd file FullAdder.msim.vcd -direction
$end
$date
	Fri Sep 09 10:24:41 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module FullAdder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var wire 1 $ P $end
$var wire 1 % Q $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 . ~ALTERA_TMS~~ibuf_o $end
$var wire 1 / ~ALTERA_TMS~~padout $end
$var wire 1 0 ~ALTERA_TCK~~ibuf_o $end
$var wire 1 1 ~ALTERA_TCK~~padout $end
$var wire 1 2 ~ALTERA_TDI~~ibuf_o $end
$var wire 1 3 ~ALTERA_TDI~~padout $end
$var wire 1 4 ~ALTERA_TDO~~padout $end
$var wire 1 5 ~ALTERA_CONFIG_SEL~~ibuf_o $end
$var wire 1 6 ~ALTERA_CONFIG_SEL~~padout $end
$var wire 1 7 ~ALTERA_nCONFIG~~ibuf_o $end
$var wire 1 8 ~ALTERA_nCONFIG~~padout $end
$var wire 1 9 ~ALTERA_nSTATUS~~ibuf_o $end
$var wire 1 : ~ALTERA_nSTATUS~~padout $end
$var wire 1 ; ~ALTERA_CONF_DONE~~ibuf_o $end
$var wire 1 < ~ALTERA_CONF_DONE~~padout $end
$var wire 1 = ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 > ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 ? ~ALTERA_TDO~~obuf_o $end
$var wire 1 @ C~input_o $end
$var wire 1 A B~input_o $end
$var wire 1 B A~input_o $end
$var wire 1 C inst6~0_combout $end
$var wire 1 D inst5~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
0,
z-
z.
z/
z0
z1
z2
z3
z4
z5
z6
z7
z8
z9
z:
z;
z<
z=
z>
z?
0@
0A
0B
0C
0D
$end
#50000
1!
1#
1@
1B
1C
1%
#100000
0#
0@
1D
0C
0%
1$
#200000
1"
0!
1#
1@
0B
1A
0D
1C
1%
0$
#300000
0#
0@
1D
0C
0%
1$
#400000
0"
1!
1#
1@
1B
0A
0D
1C
1%
0$
#500000
1"
0!
0#
0@
0B
1A
1D
0C
0%
1$
#600000
1!
1B
0D
1C
1%
0$
#700000
1#
1@
1D
1$
#800000
0!
0#
0@
0B
0C
0%
#900000
