module fir_filter (
  input clk,
  input rst,
  input [7:0] x_in,         
  output reg [15:0] y_out  
);
  parameter h0 = 3;
  parameter h1 = 2;
  parameter h2 = 1;

  reg [7:0] x_reg1, x_reg2;

  always @(posedge clk or posedge rst) begin
    if (rst) begin
      x_reg1 <= 0;
      x_reg2 <= 0;
      y_out <= 0;
    end else begin
      x_reg2 <= x_reg1;
      x_reg1 <= x_in;
      y_out <= (h0 * x_in) + (h1 * x_reg1) + (h2 * x_reg2);
    end
  end
endmodule
