#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000028ccb6f01e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028ccb6f0370 .scope module, "tb" "tb" 3 4;
 .timescale -9 -12;
L_0000028ccb737f40 .functor BUFZ 1, v0000028ccb72bd70_0, C4<0>, C4<0>, C4<0>;
L_0000028ccb7a0098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028ccb76c260_0 .net/2u *"_ivl_12", 4 0, L_0000028ccb7a0098;  1 drivers
L_0000028ccb7a00e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028ccb76d480_0 .net/2u *"_ivl_17", 1 0, L_0000028ccb7a00e0;  1 drivers
v0000028ccb76bb80_0 .net *"_ivl_9", 0 0, L_0000028ccb737f40;  1 drivers
v0000028ccb76c620_0 .var "clk", 0 0;
v0000028ccb76bea0_0 .var "ena", 0 0;
v0000028ccb76b900_0 .var "rst_n", 0 0;
v0000028ccb76d520_0 .net "spi_cs", 0 0, L_0000028ccb76b7c0;  1 drivers
v0000028ccb76c9e0_0 .net "spi_miso", 0 0, v0000028ccb72bd70_0;  1 drivers
v0000028ccb76c440_0 .net "spi_mosi", 0 0, L_0000028ccb76b9a0;  1 drivers
v0000028ccb76cc60_0 .net "spi_sck", 0 0, L_0000028ccb76c3a0;  1 drivers
v0000028ccb76c8a0_0 .var "ui_in", 7 0;
v0000028ccb76c4e0_0 .net "uio_in", 7 0, L_0000028ccb76c760;  1 drivers
v0000028ccb76d3e0_0 .net "uio_oe", 7 0, L_0000028ccb76c940;  1 drivers
v0000028ccb76cf80_0 .net "uio_out", 7 0, L_0000028ccb76bf40;  1 drivers
v0000028ccb76c120_0 .net "uo_out", 7 0, L_0000028ccb76b720;  1 drivers
L_0000028ccb76b7c0 .part L_0000028ccb76bf40, 0, 1;
L_0000028ccb76b9a0 .part L_0000028ccb76bf40, 1, 1;
L_0000028ccb76c3a0 .part L_0000028ccb76bf40, 3, 1;
L_0000028ccb76c760 .concat8 [ 2 1 5 0], L_0000028ccb7a00e0, L_0000028ccb737f40, L_0000028ccb7a0098;
S_0000028ccb708270 .scope module, "flash_sim" "spi_flash_sim" 3 55, 4 3 0, S_0000028ccb6f0370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "spi_cs";
    .port_info 1 /INPUT 1 "spi_sck";
    .port_info 2 /INPUT 1 "spi_mosi";
    .port_info 3 /OUTPUT 1 "spi_miso";
    .port_info 4 /INPUT 16 "pc_current";
    .port_info 5 /INPUT 2 "spi_state";
    .port_info 6 /INPUT 5 "bit_cnt";
v0000028ccb72bcd0_0 .net "bit_cnt", 4 0, v0000028ccb767ca0_0;  1 drivers
v0000028ccb72c3b0_0 .var "current_instruction", 15 0;
v0000028ccb72c1d0 .array "memory", 15 0, 15 0;
v0000028ccb72b7d0_0 .net "pc_current", 15 0, L_0000028ccb7edbe0;  1 drivers
v0000028ccb72d2b0_0 .net "spi_cs", 0 0, L_0000028ccb76b7c0;  alias, 1 drivers
v0000028ccb72bd70_0 .var "spi_miso", 0 0;
v0000028ccb72bb90_0 .net "spi_mosi", 0 0, L_0000028ccb76b9a0;  alias, 1 drivers
v0000028ccb72be10_0 .net "spi_sck", 0 0, L_0000028ccb76c3a0;  alias, 1 drivers
v0000028ccb72c590_0 .net "spi_state", 1 0, v0000028ccb768240_0;  1 drivers
E_0000028ccb739920/0 .event negedge, v0000028ccb72be10_0;
E_0000028ccb739920/1 .event posedge, v0000028ccb72d2b0_0;
E_0000028ccb739920 .event/or E_0000028ccb739920/0, E_0000028ccb739920/1;
S_0000028ccb708400 .scope module, "user_project" "tt_um_cpu" 3 39, 5 4 0, S_0000028ccb6f0370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0000028ccb738870 .functor OR 1, L_0000028ccb76c1c0, L_0000028ccb76b680, C4<0>, C4<0>;
L_0000028ccb738b10 .functor BUFZ 1, v0000028ccb768380_0, C4<0>, C4<0>, C4<0>;
L_0000028ccb7388e0 .functor BUFZ 1, v0000028ccb7690a0_0, C4<0>, C4<0>, C4<0>;
L_0000028ccb7382c0 .functor BUFZ 1, v0000028ccb7691e0_0, C4<0>, C4<0>, C4<0>;
L_0000028ccb738170 .functor OR 1, L_0000028ccb76c1c0, L_0000028ccb76c580, C4<0>, C4<0>;
L_0000028ccb738480 .functor OR 1, L_0000028ccb76c1c0, L_0000028ccb76cd00, C4<0>, C4<0>;
L_0000028ccb737fb0 .functor OR 1, L_0000028ccb76c1c0, L_0000028ccb7ece20, C4<0>, C4<0>;
L_0000028ccb7384f0 .functor AND 1, v0000028ccb7662d0_0, v0000028ccb767de0_0, C4<1>, C4<1>;
L_0000028ccb7389c0 .functor AND 1, v0000028ccb765bf0_0, v0000028ccb767de0_0, C4<1>, C4<1>;
L_0000028ccb738cd0 .functor AND 1, L_0000028ccb7389c0, v0000028ccb76bea0_0, C4<1>, C4<1>;
L_0000028ccb7a0128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028ccb7684c0_0 .net/2u *"_ivl_12", 0 0, L_0000028ccb7a0128;  1 drivers
v0000028ccb7693c0_0 .net *"_ivl_17", 0 0, L_0000028ccb7388e0;  1 drivers
L_0000028ccb7a0170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028ccb768060_0 .net/2u *"_ivl_20", 0 0, L_0000028ccb7a0170;  1 drivers
L_0000028ccb7a01b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028ccb769500_0 .net/2u *"_ivl_24", 0 0, L_0000028ccb7a01b8;  1 drivers
L_0000028ccb7a0200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028ccb7678e0_0 .net/2u *"_ivl_28", 0 0, L_0000028ccb7a0200;  1 drivers
v0000028ccb767b60_0 .net *"_ivl_3", 0 0, L_0000028ccb76b680;  1 drivers
v0000028ccb767c00_0 .net *"_ivl_33", 0 0, L_0000028ccb7382c0;  1 drivers
L_0000028ccb7a0248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028ccb769e90_0 .net/2u *"_ivl_36", 0 0, L_0000028ccb7a0248;  1 drivers
L_0000028ccb7a0290 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000028ccb76b0b0_0 .net/2u *"_ivl_41", 3 0, L_0000028ccb7a0290;  1 drivers
L_0000028ccb7a02d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000028ccb769df0_0 .net/2u *"_ivl_46", 3 0, L_0000028ccb7a02d8;  1 drivers
v0000028ccb769710_0 .net *"_ivl_51", 0 0, L_0000028ccb76c580;  1 drivers
L_0000028ccb7a0320 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028ccb76a250_0 .net/2u *"_ivl_54", 1 0, L_0000028ccb7a0320;  1 drivers
v0000028ccb76a430_0 .net *"_ivl_56", 0 0, L_0000028ccb76bae0;  1 drivers
v0000028ccb76a2f0_0 .net *"_ivl_61", 0 0, L_0000028ccb76cd00;  1 drivers
v0000028ccb769ad0_0 .net *"_ivl_69", 0 0, L_0000028ccb7ece20;  1 drivers
v0000028ccb76ad90_0 .net *"_ivl_77", 0 0, L_0000028ccb7389c0;  1 drivers
v0000028ccb7697b0_0 .net *"_ivl_81", 4 0, L_0000028ccb7ed1e0;  1 drivers
v0000028ccb76b150_0 .net *"_ivl_83", 1 0, L_0000028ccb7ec880;  1 drivers
L_0000028ccb7a0758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028ccb76a390_0 .net/2u *"_ivl_84", 0 0, L_0000028ccb7a0758;  1 drivers
v0000028ccb769850_0 .net *"_ivl_86", 15 0, L_0000028ccb7ed640;  1 drivers
v0000028ccb76a1b0_0 .net *"_ivl_9", 0 0, L_0000028ccb738b10;  1 drivers
L_0000028ccb7a07a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028ccb7698f0_0 .net *"_ivl_96", 5 0, L_0000028ccb7a07a0;  1 drivers
v0000028ccb769990_0 .net "_unused", 0 0, L_0000028ccb7ec100;  1 drivers
v0000028ccb769a30_0 .net "addr1_select", 2 0, v0000028ccb7671d0_0;  1 drivers
v0000028ccb769d50_0 .net "addr2_select", 2 0, v0000028ccb7673b0_0;  1 drivers
v0000028ccb76a7f0_0 .net "alu_immediate", 7 0, v0000028ccb767450_0;  1 drivers
v0000028ccb769b70_0 .net "alu_op", 3 0, v0000028ccb766730_0;  1 drivers
v0000028ccb76ac50_0 .net "alu_operand_b", 7 0, L_0000028ccb76cee0;  1 drivers
v0000028ccb76ab10_0 .net "alu_result", 7 0, v0000028ccb767130_0;  1 drivers
v0000028ccb76b510_0 .net "alu_src", 0 0, v0000028ccb766230_0;  1 drivers
v0000028ccb769670_0 .net "branch_offset", 9 0, v0000028ccb765b50_0;  1 drivers
v0000028ccb76a570_0 .net "branch_type", 3 0, v0000028ccb767270_0;  1 drivers
v0000028ccb76b3d0_0 .net "carry", 0 0, v0000028ccb72b870_0;  1 drivers
v0000028ccb76acf0_0 .net "clk", 0 0, v0000028ccb76c620_0;  1 drivers
v0000028ccb769c10_0 .net "ena", 0 0, v0000028ccb76bea0_0;  1 drivers
v0000028ccb76a4d0_0 .net "flag_write", 0 0, v0000028ccb7662d0_0;  1 drivers
v0000028ccb769cb0_0 .var "instr_stable", 15 0;
v0000028ccb769f30_0 .net "instruction", 15 0, v0000028ccb767700_0;  1 drivers
v0000028ccb769fd0_0 .net "mem_rdata", 7 0, L_0000028ccb7ecf60;  1 drivers
v0000028ccb76a610_0 .net "mem_read", 0 0, v0000028ccb7660f0_0;  1 drivers
v0000028ccb76a070_0 .net "mem_ready", 0 0, v0000028ccb767de0_0;  1 drivers
v0000028ccb76ae30_0 .net "mem_write", 0 0, v0000028ccb765bf0_0;  1 drivers
v0000028ccb76a110_0 .var "miso_sync", 0 0;
v0000028ccb76a6b0_0 .net "negative", 0 0, v0000028ccb72d030_0;  1 drivers
v0000028ccb76a750_0 .net "next_pc", 9 0, L_0000028ccb7ede60;  1 drivers
v0000028ccb76a890_0 .net "overflow", 0 0, v0000028ccb71a3b0_0;  1 drivers
v0000028ccb76aed0_0 .net "pc_current", 9 0, v0000028ccb766d70_0;  1 drivers
v0000028ccb76a930_0 .net "reg_data1", 7 0, L_0000028ccb76c6c0;  1 drivers
v0000028ccb76b1f0_0 .net "reg_data2", 7 0, L_0000028ccb76be00;  1 drivers
v0000028ccb76a9d0_0 .net "reg_write", 0 0, v0000028ccb765f10_0;  1 drivers
v0000028ccb76aa70_0 .net "reg_write_data", 7 0, L_0000028ccb76ca80;  1 drivers
v0000028ccb76b290_0 .net "reg_write_src", 1 0, v0000028ccb765d30_0;  1 drivers
v0000028ccb76abb0_0 .net "rst", 0 0, L_0000028ccb76c1c0;  1 drivers
v0000028ccb76af70_0 .net "rst_n", 0 0, v0000028ccb76b900_0;  1 drivers
v0000028ccb76b010_0 .net "spi_cs", 0 0, v0000028ccb768380_0;  1 drivers
v0000028ccb76b330_0 .net "spi_mosi", 0 0, v0000028ccb7690a0_0;  1 drivers
v0000028ccb76b470_0 .net "spi_sck", 0 0, v0000028ccb7691e0_0;  1 drivers
v0000028ccb76ba40_0 .net "stored_flags", 3 0, v0000028ccb766cd0_0;  1 drivers
v0000028ccb76cb20_0 .net "ui_in", 7 0, v0000028ccb76c8a0_0;  1 drivers
v0000028ccb76d200_0 .net "uio_in", 7 0, L_0000028ccb76c760;  alias, 1 drivers
v0000028ccb76d340_0 .net "uio_oe", 7 0, L_0000028ccb76c940;  alias, 1 drivers
v0000028ccb76cbc0_0 .net "uio_out", 7 0, L_0000028ccb76bf40;  alias, 1 drivers
v0000028ccb76bd60_0 .net "uo_out", 7 0, L_0000028ccb76b720;  alias, 1 drivers
v0000028ccb76c080_0 .net "zero", 0 0, v0000028ccb766e10_0;  1 drivers
L_0000028ccb76c1c0 .reduce/nor v0000028ccb76b900_0;
L_0000028ccb76b680 .reduce/nor v0000028ccb76bea0_0;
LS_0000028ccb76bf40_0_0 .concat8 [ 1 1 1 1], L_0000028ccb738b10, L_0000028ccb7388e0, L_0000028ccb7a01b8, L_0000028ccb7382c0;
LS_0000028ccb76bf40_0_4 .concat8 [ 4 0 0 0], L_0000028ccb7a0290;
L_0000028ccb76bf40 .concat8 [ 4 4 0 0], LS_0000028ccb76bf40_0_0, LS_0000028ccb76bf40_0_4;
LS_0000028ccb76c940_0_0 .concat8 [ 1 1 1 1], L_0000028ccb7a0128, L_0000028ccb7a0170, L_0000028ccb7a0200, L_0000028ccb7a0248;
LS_0000028ccb76c940_0_4 .concat8 [ 4 0 0 0], L_0000028ccb7a02d8;
L_0000028ccb76c940 .concat8 [ 4 4 0 0], LS_0000028ccb76c940_0_0, LS_0000028ccb76c940_0_4;
L_0000028ccb76b720 .part v0000028ccb766d70_0, 0, 8;
L_0000028ccb76c580 .reduce/nor v0000028ccb76bea0_0;
L_0000028ccb76bae0 .cmp/eq 2, v0000028ccb765d30_0, L_0000028ccb7a0320;
L_0000028ccb76ca80 .functor MUXZ 8, v0000028ccb767130_0, L_0000028ccb7ecf60, L_0000028ccb76bae0, C4<>;
L_0000028ccb76cd00 .reduce/nor v0000028ccb76bea0_0;
L_0000028ccb76ce40 .part v0000028ccb769cb0_0, 9, 3;
L_0000028ccb76cee0 .functor MUXZ 8, L_0000028ccb76be00, v0000028ccb767450_0, v0000028ccb766230_0, C4<>;
L_0000028ccb7ece20 .reduce/nor v0000028ccb76bea0_0;
L_0000028ccb7ec1a0 .concat [ 1 1 1 1], v0000028ccb766e10_0, v0000028ccb72d030_0, v0000028ccb72b870_0, v0000028ccb71a3b0_0;
L_0000028ccb7ed1e0 .part L_0000028ccb76c760, 3, 5;
L_0000028ccb7ec880 .part L_0000028ccb76c760, 0, 2;
L_0000028ccb7ed640 .concat [ 1 2 5 8], L_0000028ccb7a0758, L_0000028ccb7ec880, L_0000028ccb7ed1e0, v0000028ccb76c8a0_0;
L_0000028ccb7ec100 .reduce/and L_0000028ccb7ed640;
L_0000028ccb7edbe0 .concat [ 10 6 0 0], v0000028ccb766d70_0, L_0000028ccb7a07a0;
S_0000028ccb705d50 .scope module, "alu" "ALU" 5 147, 6 2 0, S_0000028ccb708400;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "operation";
    .port_info 1 /INPUT 8 "operand1";
    .port_info 2 /INPUT 8 "operand2";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "overflow_flag";
    .port_info 6 /OUTPUT 1 "carry_flag";
    .port_info 7 /OUTPUT 1 "negative_flag";
L_0000028ccb7a05a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028ccb72baf0_0 .net/2u *"_ivl_0", 0 0, L_0000028ccb7a05a8;  1 drivers
L_0000028ccb7a0638 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000028ccb72c6d0_0 .net/2u *"_ivl_10", 7 0, L_0000028ccb7a0638;  1 drivers
v0000028ccb72c8b0_0 .net *"_ivl_12", 8 0, L_0000028ccb7edc80;  1 drivers
v0000028ccb72b690_0 .net *"_ivl_2", 8 0, L_0000028ccb76d020;  1 drivers
L_0000028ccb7a05f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028ccb72cf90_0 .net/2u *"_ivl_4", 0 0, L_0000028ccb7a05f0;  1 drivers
v0000028ccb72beb0_0 .net *"_ivl_6", 8 0, L_0000028ccb76d0c0;  1 drivers
v0000028ccb72c9f0_0 .net *"_ivl_8", 8 0, L_0000028ccb7ed500;  1 drivers
v0000028ccb72cb30_0 .var "b_inv", 7 0;
v0000028ccb72b870_0 .var "carry_flag", 0 0;
v0000028ccb72bf50_0 .var "cin", 0 0;
v0000028ccb72d030_0 .var "negative_flag", 0 0;
v0000028ccb72b730_0 .net "operand1", 7 0, L_0000028ccb76c6c0;  alias, 1 drivers
v0000028ccb72bff0_0 .net "operand2", 7 0, L_0000028ccb76cee0;  alias, 1 drivers
v0000028ccb719730_0 .net "operation", 3 0, v0000028ccb766730_0;  alias, 1 drivers
v0000028ccb71a3b0_0 .var "overflow_flag", 0 0;
v0000028ccb767130_0 .var "result", 7 0;
v0000028ccb765e70_0 .net "sum_ext", 8 0, L_0000028ccb7ed280;  1 drivers
v0000028ccb766e10_0 .var "zero_flag", 0 0;
E_0000028ccb7397a0/0 .event anyedge, v0000028ccb719730_0, v0000028ccb765e70_0, v0000028ccb72b730_0, v0000028ccb72cb30_0;
E_0000028ccb7397a0/1 .event anyedge, v0000028ccb767130_0, v0000028ccb72bff0_0;
E_0000028ccb7397a0 .event/or E_0000028ccb7397a0/0, E_0000028ccb7397a0/1;
E_0000028ccb7397e0 .event anyedge, v0000028ccb72bff0_0, v0000028ccb719730_0;
L_0000028ccb76d020 .concat [ 8 1 0 0], L_0000028ccb76c6c0, L_0000028ccb7a05a8;
L_0000028ccb76d0c0 .concat [ 8 1 0 0], v0000028ccb72cb30_0, L_0000028ccb7a05f0;
L_0000028ccb7ed500 .arith/sum 9, L_0000028ccb76d020, L_0000028ccb76d0c0;
L_0000028ccb7edc80 .concat [ 1 8 0 0], v0000028ccb72bf50_0, L_0000028ccb7a0638;
L_0000028ccb7ed280 .arith/sum 9, L_0000028ccb7ed500, L_0000028ccb7edc80;
S_0000028ccb705ee0 .scope module, "branch_unit" "BranchUnit" 5 166, 7 3 0, S_0000028ccb708400;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "branch_type";
    .port_info 1 /INPUT 10 "branch_offset";
    .port_info 2 /INPUT 4 "stored_flags";
    .port_info 3 /INPUT 10 "pc_current";
    .port_info 4 /OUTPUT 10 "next_pc";
L_0000028ccb7a0680 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000028ccb767090_0 .net/2u *"_ivl_0", 9 0, L_0000028ccb7a0680;  1 drivers
v0000028ccb766550_0 .net "_unused_flags", 1 0, L_0000028ccb7edfa0;  1 drivers
v0000028ccb766050_0 .net "adder_input_b", 9 0, L_0000028ccb7ecba0;  1 drivers
v0000028ccb765ab0_0 .net "branch_offset", 9 0, v0000028ccb765b50_0;  alias, 1 drivers
v0000028ccb766ff0_0 .var "branch_taken", 0 0;
v0000028ccb7674f0_0 .net "branch_type", 3 0, v0000028ccb767270_0;  alias, 1 drivers
v0000028ccb767310_0 .net "next_pc", 9 0, L_0000028ccb7ede60;  alias, 1 drivers
v0000028ccb766af0_0 .net "pc_current", 9 0, v0000028ccb766d70_0;  alias, 1 drivers
v0000028ccb765fb0_0 .net "stored_flags", 3 0, v0000028ccb766cd0_0;  alias, 1 drivers
E_0000028ccb739820 .event anyedge, v0000028ccb7674f0_0, v0000028ccb765fb0_0;
L_0000028ccb7ecba0 .functor MUXZ 10, L_0000028ccb7a0680, v0000028ccb765b50_0, v0000028ccb766ff0_0, C4<>;
L_0000028ccb7ede60 .arith/sum 10, v0000028ccb766d70_0, L_0000028ccb7ecba0;
L_0000028ccb7edfa0 .part v0000028ccb766cd0_0, 2, 2;
S_0000028ccb6e7690 .scope module, "cu" "ControlUnit" 5 114, 8 3 0, S_0000028ccb708400;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 2 "reg_write_src";
    .port_info 3 /OUTPUT 3 "addr1_select";
    .port_info 4 /OUTPUT 3 "addr2_select";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 4 "alu_operation";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 8 "alu_immediate";
    .port_info 10 /OUTPUT 1 "flag_write";
    .port_info 11 /OUTPUT 4 "branch_type";
    .port_info 12 /OUTPUT 10 "branch_offset";
v0000028ccb7671d0_0 .var "addr1_select", 2 0;
v0000028ccb7673b0_0 .var "addr2_select", 2 0;
v0000028ccb767450_0 .var "alu_immediate", 7 0;
v0000028ccb766730_0 .var "alu_operation", 3 0;
v0000028ccb766230_0 .var "alu_src", 0 0;
v0000028ccb765b50_0 .var "branch_offset", 9 0;
v0000028ccb767270_0 .var "branch_type", 3 0;
v0000028ccb7662d0_0 .var "flag_write", 0 0;
v0000028ccb765650_0 .net "instruction", 15 0, v0000028ccb769cb0_0;  1 drivers
v0000028ccb7660f0_0 .var "mem_read", 0 0;
v0000028ccb765bf0_0 .var "mem_write", 0 0;
v0000028ccb766410_0 .net "opcode", 3 0, L_0000028ccb76b860;  1 drivers
v0000028ccb765f10_0 .var "reg_write", 0 0;
v0000028ccb765d30_0 .var "reg_write_src", 1 0;
E_0000028ccb738f20 .event anyedge, v0000028ccb765650_0, v0000028ccb766410_0;
L_0000028ccb76b860 .part v0000028ccb769cb0_0, 12, 4;
S_0000028ccb6e7820 .scope module, "data_mem" "DataMemory" 5 174, 9 1 0, S_0000028ccb708400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "addr";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /OUTPUT 8 "rdata";
v0000028ccb7664b0_0 .net *"_ivl_0", 7 0, L_0000028ccb7eca60;  1 drivers
v0000028ccb765830_0 .net *"_ivl_3", 3 0, L_0000028ccb7ecec0;  1 drivers
v0000028ccb765a10_0 .net *"_ivl_4", 5 0, L_0000028ccb7ec240;  1 drivers
L_0000028ccb7a06c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028ccb765c90_0 .net *"_ivl_7", 1 0, L_0000028ccb7a06c8;  1 drivers
L_0000028ccb7a0710 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000028ccb765790_0 .net/2u *"_ivl_8", 7 0, L_0000028ccb7a0710;  1 drivers
v0000028ccb766690_0 .net "_unused_addr", 3 0, L_0000028ccb7ecc40;  1 drivers
v0000028ccb7667d0_0 .net "addr", 7 0, v0000028ccb767130_0;  alias, 1 drivers
v0000028ccb766870_0 .net "clk", 0 0, v0000028ccb76c620_0;  alias, 1 drivers
v0000028ccb7669b0_0 .var/i "i", 31 0;
v0000028ccb766370_0 .net "mem_read", 0 0, v0000028ccb7660f0_0;  alias, 1 drivers
v0000028ccb766190_0 .net "mem_write", 0 0, L_0000028ccb738cd0;  1 drivers
v0000028ccb7656f0 .array "ram", 15 0, 7 0;
v0000028ccb7665f0_0 .net "rdata", 7 0, L_0000028ccb7ecf60;  alias, 1 drivers
v0000028ccb766c30_0 .net "wdata", 7 0, L_0000028ccb76be00;  alias, 1 drivers
E_0000028ccb7394a0 .event posedge, v0000028ccb766870_0;
L_0000028ccb7eca60 .array/port v0000028ccb7656f0, L_0000028ccb7ec240;
L_0000028ccb7ecec0 .part v0000028ccb767130_0, 0, 4;
L_0000028ccb7ec240 .concat [ 4 2 0 0], L_0000028ccb7ecec0, L_0000028ccb7a06c8;
L_0000028ccb7ecf60 .functor MUXZ 8, L_0000028ccb7a0710, L_0000028ccb7eca60, v0000028ccb7660f0_0, C4<>;
L_0000028ccb7ecc40 .part v0000028ccb767130_0, 4, 4;
S_0000028ccb6dad10 .scope module, "flag_reg" "FlagRegister" 5 158, 10 3 0, S_0000028ccb708400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 4 "flags_alu";
    .port_info 4 /OUTPUT 4 "stored_flags";
v0000028ccb7658d0_0 .net "clk", 0 0, v0000028ccb76c620_0;  alias, 1 drivers
v0000028ccb766910_0 .net "flags_alu", 3 0, L_0000028ccb7ec1a0;  1 drivers
v0000028ccb766a50_0 .net "rst", 0 0, L_0000028ccb737fb0;  1 drivers
v0000028ccb766cd0_0 .var "stored_flags", 3 0;
v0000028ccb765970_0 .net "write", 0 0, L_0000028ccb7384f0;  1 drivers
S_0000028ccb6daea0 .scope module, "pc" "ProgramCounter" 5 106, 11 2 0, S_0000028ccb708400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_ready";
    .port_info 3 /INPUT 10 "next_pc";
    .port_info 4 /OUTPUT 10 "pc_current";
    .port_info 5 /OUTPUT 1 "ready_q";
v0000028ccb766f50_0 .net "clk", 0 0, v0000028ccb76c620_0;  alias, 1 drivers
v0000028ccb766b90_0 .net "mem_ready", 0 0, v0000028ccb767de0_0;  alias, 1 drivers
v0000028ccb765dd0_0 .net "next_pc", 9 0, L_0000028ccb7ede60;  alias, 1 drivers
v0000028ccb766d70_0 .var "pc_current", 9 0;
v0000028ccb766eb0_0 .var "ready_q", 0 0;
v0000028ccb767ac0_0 .net "rst", 0 0, L_0000028ccb738170;  1 drivers
S_0000028ccb6d6bd0 .scope module, "program_mem" "ProgramMemory_SPI_RAM" 5 68, 12 1 0, S_0000028ccb708400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /OUTPUT 16 "instruction";
    .port_info 4 /OUTPUT 1 "ready";
    .port_info 5 /OUTPUT 1 "spi_cs";
    .port_info 6 /OUTPUT 1 "spi_sck";
    .port_info 7 /OUTPUT 1 "spi_mosi";
    .port_info 8 /INPUT 1 "spi_miso";
P_0000028ccb742450 .param/l "ADDR" 1 12 16, C4<10>;
P_0000028ccb742488 .param/l "CMD" 1 12 15, C4<01>;
P_0000028ccb7424c0 .param/l "DATA" 1 12 17, C4<11>;
P_0000028ccb7424f8 .param/l "IDLE" 1 12 14, C4<00>;
v0000028ccb767660_0 .var "addr_shifter", 9 0;
v0000028ccb769460_0 .net "address", 9 0, v0000028ccb766d70_0;  alias, 1 drivers
v0000028ccb767ca0_0 .var "bit_cnt", 4 0;
v0000028ccb767e80_0 .net "clk", 0 0, v0000028ccb76c620_0;  alias, 1 drivers
v0000028ccb767700_0 .var "instruction", 15 0;
v0000028ccb768ce0_0 .var "last_addr", 9 0;
v0000028ccb767de0_0 .var "ready", 0 0;
v0000028ccb768100_0 .net "rst", 0 0, L_0000028ccb738870;  1 drivers
v0000028ccb768380_0 .var "spi_cs", 0 0;
v0000028ccb768ec0_0 .net "spi_miso", 0 0, v0000028ccb76a110_0;  1 drivers
v0000028ccb7690a0_0 .var "spi_mosi", 0 0;
v0000028ccb7691e0_0 .var "spi_sck", 0 0;
v0000028ccb768240_0 .var "state", 1 0;
S_0000028ccb6d6d60 .scope module, "regfile" "RegisterFile" 5 132, 13 1 0, S_0000028ccb708400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 3 "addr_wr";
    .port_info 5 /INPUT 8 "data_wr";
    .port_info 6 /INPUT 3 "addr1_r";
    .port_info 7 /INPUT 3 "addr2_r";
    .port_info 8 /OUTPUT 8 "out1_r";
    .port_info 9 /OUTPUT 8 "out2_r";
L_0000028ccb7a0368 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028ccb767f20_0 .net/2u *"_ivl_0", 2 0, L_0000028ccb7a0368;  1 drivers
L_0000028ccb7a03f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028ccb768740_0 .net *"_ivl_11", 1 0, L_0000028ccb7a03f8;  1 drivers
L_0000028ccb7a0440 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000028ccb767d40_0 .net/2u *"_ivl_12", 4 0, L_0000028ccb7a0440;  1 drivers
v0000028ccb767fc0_0 .net *"_ivl_14", 4 0, L_0000028ccb76bc20;  1 drivers
L_0000028ccb7a0488 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028ccb768b00_0 .net/2u *"_ivl_18", 2 0, L_0000028ccb7a0488;  1 drivers
v0000028ccb7687e0_0 .net *"_ivl_2", 0 0, L_0000028ccb76bfe0;  1 drivers
v0000028ccb768880_0 .net *"_ivl_20", 0 0, L_0000028ccb76c300;  1 drivers
L_0000028ccb7a04d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000028ccb768420_0 .net/2u *"_ivl_22", 7 0, L_0000028ccb7a04d0;  1 drivers
v0000028ccb768920_0 .net *"_ivl_24", 7 0, L_0000028ccb76c800;  1 drivers
v0000028ccb767a20_0 .net *"_ivl_26", 4 0, L_0000028ccb76cda0;  1 drivers
L_0000028ccb7a0518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028ccb7681a0_0 .net *"_ivl_29", 1 0, L_0000028ccb7a0518;  1 drivers
L_0000028ccb7a0560 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000028ccb768600_0 .net/2u *"_ivl_30", 4 0, L_0000028ccb7a0560;  1 drivers
v0000028ccb768d80_0 .net *"_ivl_32", 4 0, L_0000028ccb76bcc0;  1 drivers
L_0000028ccb7a03b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000028ccb767980_0 .net/2u *"_ivl_4", 7 0, L_0000028ccb7a03b0;  1 drivers
v0000028ccb769280_0 .net *"_ivl_6", 7 0, L_0000028ccb76d160;  1 drivers
v0000028ccb7689c0_0 .net *"_ivl_8", 4 0, L_0000028ccb76d2a0;  1 drivers
v0000028ccb769140_0 .net "addr1_r", 2 0, v0000028ccb7671d0_0;  alias, 1 drivers
v0000028ccb7677a0_0 .net "addr2_r", 2 0, v0000028ccb7673b0_0;  alias, 1 drivers
v0000028ccb769320_0 .net "addr_wr", 2 0, L_0000028ccb76ce40;  1 drivers
v0000028ccb7686a0_0 .net "clk", 0 0, v0000028ccb76c620_0;  alias, 1 drivers
v0000028ccb768a60_0 .net "data_wr", 7 0, L_0000028ccb76ca80;  alias, 1 drivers
v0000028ccb7682e0_0 .net "enable", 0 0, v0000028ccb767de0_0;  alias, 1 drivers
v0000028ccb768e20_0 .var/i "i", 31 0;
v0000028ccb768ba0_0 .net "out1_r", 7 0, L_0000028ccb76c6c0;  alias, 1 drivers
v0000028ccb768c40_0 .net "out2_r", 7 0, L_0000028ccb76be00;  alias, 1 drivers
v0000028ccb768f60 .array "register_tab", 7 1, 7 0;
v0000028ccb769000_0 .net "rst", 0 0, L_0000028ccb738480;  1 drivers
v0000028ccb767840_0 .net "write_en", 0 0, v0000028ccb765f10_0;  alias, 1 drivers
L_0000028ccb76bfe0 .cmp/eq 3, v0000028ccb7671d0_0, L_0000028ccb7a0368;
L_0000028ccb76d160 .array/port v0000028ccb768f60, L_0000028ccb76bc20;
L_0000028ccb76d2a0 .concat [ 3 2 0 0], v0000028ccb7671d0_0, L_0000028ccb7a03f8;
L_0000028ccb76bc20 .arith/sub 5, L_0000028ccb76d2a0, L_0000028ccb7a0440;
L_0000028ccb76c6c0 .functor MUXZ 8, L_0000028ccb76d160, L_0000028ccb7a03b0, L_0000028ccb76bfe0, C4<>;
L_0000028ccb76c300 .cmp/eq 3, v0000028ccb7673b0_0, L_0000028ccb7a0488;
L_0000028ccb76c800 .array/port v0000028ccb768f60, L_0000028ccb76bcc0;
L_0000028ccb76cda0 .concat [ 3 2 0 0], v0000028ccb7673b0_0, L_0000028ccb7a0518;
L_0000028ccb76bcc0 .arith/sub 5, L_0000028ccb76cda0, L_0000028ccb7a0560;
L_0000028ccb76be00 .functor MUXZ 8, L_0000028ccb76c800, L_0000028ccb7a04d0, L_0000028ccb76c300, C4<>;
    .scope S_0000028ccb6d6bd0;
T_0 ;
    %wait E_0000028ccb7394a0;
    %load/vec4 v0000028ccb768100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028ccb768240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb767de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028ccb768380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb7691e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb7690a0_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0000028ccb768ce0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028ccb767700_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028ccb767ca0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028ccb768240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb767de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb7691e0_0, 0;
    %load/vec4 v0000028ccb769460_0;
    %load/vec4 v0000028ccb768ce0_0;
    %cmp/ne;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb768380_0, 0;
    %load/vec4 v0000028ccb769460_0;
    %assign/vec4 v0000028ccb767660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028ccb767ca0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028ccb768240_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0000028ccb767ca0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0000028ccb7690a0_0, 0;
    %load/vec4 v0000028ccb7691e0_0;
    %inv;
    %assign/vec4 v0000028ccb7691e0_0, 0;
    %load/vec4 v0000028ccb7691e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0000028ccb767ca0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000028ccb767ca0_0, 0;
    %load/vec4 v0000028ccb767ca0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028ccb767ca0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028ccb768240_0, 0;
T_0.11 ;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000028ccb767ca0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_0.13, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb7690a0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0000028ccb767660_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000028ccb7690a0_0, 0;
T_0.14 ;
    %load/vec4 v0000028ccb7691e0_0;
    %inv;
    %assign/vec4 v0000028ccb7691e0_0, 0;
    %load/vec4 v0000028ccb7691e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0000028ccb767ca0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.17, 5;
    %load/vec4 v0000028ccb767660_0;
    %parti/s 9, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb767660_0, 0;
T_0.17 ;
    %load/vec4 v0000028ccb767ca0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000028ccb767ca0_0, 0;
    %load/vec4 v0000028ccb767ca0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.19, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028ccb767ca0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028ccb768240_0, 0;
T_0.19 ;
T_0.15 ;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb7690a0_0, 0;
    %load/vec4 v0000028ccb7691e0_0;
    %inv;
    %assign/vec4 v0000028ccb7691e0_0, 0;
    %load/vec4 v0000028ccb7691e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %load/vec4 v0000028ccb767700_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000028ccb768ec0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028ccb767700_0, 0;
    %load/vec4 v0000028ccb767ca0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000028ccb767ca0_0, 0;
    %load/vec4 v0000028ccb767ca0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.23, 4;
    %load/vec4 v0000028ccb769460_0;
    %assign/vec4 v0000028ccb768ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028ccb767de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028ccb768380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028ccb768240_0, 0;
T_0.23 ;
T_0.21 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028ccb6daea0;
T_1 ;
    %wait E_0000028ccb7394a0;
    %load/vec4 v0000028ccb767ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000028ccb766d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb766eb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028ccb766b90_0;
    %assign/vec4 v0000028ccb766eb0_0, 0;
    %load/vec4 v0000028ccb766eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000028ccb765dd0_0;
    %assign/vec4 v0000028ccb766d70_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028ccb6e7690;
T_2 ;
    %wait E_0000028ccb738f20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ccb765f10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028ccb765d30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ccb7660f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ccb765bf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ccb766230_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028ccb767450_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ccb7662d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028ccb767270_0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000028ccb765b50_0, 0, 10;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0000028ccb7671d0_0, 0, 3;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0000028ccb7673b0_0, 0, 3;
    %load/vec4 v0000028ccb766410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.17;
T_2.0 ;
    %load/vec4 v0000028ccb766410_0;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb7662d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb765f10_0, 0, 1;
    %jmp T_2.17;
T_2.1 ;
    %load/vec4 v0000028ccb766410_0;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb7662d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb765f10_0, 0, 1;
    %jmp T_2.17;
T_2.2 ;
    %load/vec4 v0000028ccb766410_0;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb7662d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb765f10_0, 0, 1;
    %jmp T_2.17;
T_2.3 ;
    %load/vec4 v0000028ccb766410_0;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb7662d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb765f10_0, 0, 1;
    %jmp T_2.17;
T_2.4 ;
    %load/vec4 v0000028ccb766410_0;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb7662d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb765f10_0, 0, 1;
    %jmp T_2.17;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb766230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb7662d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb765f10_0, 0, 1;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0000028ccb7671d0_0, 0, 3;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000028ccb767450_0, 0, 8;
    %jmp T_2.17;
T_2.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb766230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb765f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028ccb7671d0_0, 0, 3;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000028ccb767450_0, 0, 8;
    %jmp T_2.17;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb766230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb7660f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb765f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028ccb765d30_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028ccb767450_0, 0, 8;
    %jmp T_2.17;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb766230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb765bf0_0, 0, 1;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0000028ccb7673b0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028ccb767450_0, 0, 8;
    %jmp T_2.17;
T_2.9 ;
    %load/vec4 v0000028ccb766410_0;
    %store/vec4 v0000028ccb767270_0, 0, 4;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0000028ccb765b50_0, 0, 10;
    %jmp T_2.17;
T_2.10 ;
    %load/vec4 v0000028ccb766410_0;
    %store/vec4 v0000028ccb767270_0, 0, 4;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0000028ccb765b50_0, 0, 10;
    %jmp T_2.17;
T_2.11 ;
    %load/vec4 v0000028ccb766410_0;
    %store/vec4 v0000028ccb767270_0, 0, 4;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0000028ccb765b50_0, 0, 10;
    %jmp T_2.17;
T_2.12 ;
    %load/vec4 v0000028ccb766410_0;
    %store/vec4 v0000028ccb767270_0, 0, 4;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0000028ccb765b50_0, 0, 10;
    %jmp T_2.17;
T_2.13 ;
    %load/vec4 v0000028ccb766410_0;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb7662d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb765f10_0, 0, 1;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0000028ccb7671d0_0, 0, 3;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb766230_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028ccb767450_0, 0, 8;
T_2.18 ;
    %jmp T_2.17;
T_2.14 ;
    %load/vec4 v0000028ccb766410_0;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb7662d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb765f10_0, 0, 1;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0000028ccb7671d0_0, 0, 3;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb766230_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028ccb767450_0, 0, 8;
T_2.20 ;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028ccb766730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb7662d0_0, 0, 1;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0000028ccb7671d0_0, 0, 3;
    %load/vec4 v0000028ccb765650_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0000028ccb7673b0_0, 0, 3;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028ccb6d6d60;
T_3 ;
    %wait E_0000028ccb7394a0;
    %load/vec4 v0000028ccb769000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028ccb768e20_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000028ccb768e20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000028ccb768e20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ccb768f60, 0, 4;
    %load/vec4 v0000028ccb768e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028ccb768e20_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028ccb767840_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v0000028ccb7682e0_0;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0000028ccb769320_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000028ccb768a60_0;
    %load/vec4 v0000028ccb769320_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ccb768f60, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028ccb705d50;
T_4 ;
    %wait E_0000028ccb7397e0;
    %load/vec4 v0000028ccb72bff0_0;
    %store/vec4 v0000028ccb72cb30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ccb72bf50_0, 0, 1;
    %load/vec4 v0000028ccb719730_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000028ccb72bff0_0;
    %inv;
    %store/vec4 v0000028ccb72cb30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb72bf50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000028ccb705d50;
T_5 ;
    %wait E_0000028ccb7397a0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028ccb767130_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ccb72b870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ccb71a3b0_0, 0, 1;
    %load/vec4 v0000028ccb719730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %load/vec4 v0000028ccb765e70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000028ccb767130_0, 0, 8;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v0000028ccb765e70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000028ccb767130_0, 0, 8;
    %load/vec4 v0000028ccb765e70_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0000028ccb72b870_0, 0, 1;
    %load/vec4 v0000028ccb72b730_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000028ccb72cb30_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.9, 4;
    %load/vec4 v0000028ccb767130_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000028ccb72b730_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.9;
    %store/vec4 v0000028ccb71a3b0_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %load/vec4 v0000028ccb765e70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000028ccb767130_0, 0, 8;
    %load/vec4 v0000028ccb765e70_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0000028ccb72b870_0, 0, 1;
    %load/vec4 v0000028ccb72b730_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000028ccb72cb30_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.10, 4;
    %load/vec4 v0000028ccb767130_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000028ccb72b730_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %store/vec4 v0000028ccb71a3b0_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0000028ccb72b730_0;
    %load/vec4 v0000028ccb72bff0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000028ccb767130_0, 0, 8;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0000028ccb72b730_0;
    %load/vec4 v0000028ccb72bff0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000028ccb767130_0, 0, 8;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0000028ccb72b730_0;
    %load/vec4 v0000028ccb72bff0_0;
    %and;
    %store/vec4 v0000028ccb767130_0, 0, 8;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0000028ccb72b730_0;
    %load/vec4 v0000028ccb72bff0_0;
    %or;
    %store/vec4 v0000028ccb767130_0, 0, 8;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0000028ccb72b730_0;
    %load/vec4 v0000028ccb72bff0_0;
    %xor;
    %store/vec4 v0000028ccb767130_0, 0, 8;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %load/vec4 v0000028ccb767130_0;
    %nor/r;
    %store/vec4 v0000028ccb766e10_0, 0, 1;
    %load/vec4 v0000028ccb767130_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0000028ccb72d030_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028ccb6dad10;
T_6 ;
    %wait E_0000028ccb7394a0;
    %load/vec4 v0000028ccb766a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028ccb766cd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000028ccb765970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000028ccb766910_0;
    %assign/vec4 v0000028ccb766cd0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028ccb705ee0;
T_7 ;
    %wait E_0000028ccb739820;
    %load/vec4 v0000028ccb7674f0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ccb766ff0_0, 0, 1;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ccb766ff0_0, 0, 1;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0000028ccb765fb0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000028ccb766ff0_0, 0, 1;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000028ccb765fb0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0000028ccb766ff0_0, 0, 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000028ccb765fb0_0;
    %parti/s 1, 1, 2;
    %inv;
    %store/vec4 v0000028ccb766ff0_0, 0, 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028ccb6e7820;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ccb7669b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000028ccb7669b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000028ccb7669b0_0;
    %store/vec4a v0000028ccb7656f0, 4, 0;
    %load/vec4 v0000028ccb7669b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028ccb7669b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000028ccb6e7820;
T_9 ;
    %wait E_0000028ccb7394a0;
    %load/vec4 v0000028ccb766190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000028ccb766c30_0;
    %load/vec4 v0000028ccb7667d0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ccb7656f0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028ccb708400;
T_10 ;
    %wait E_0000028ccb7394a0;
    %load/vec4 v0000028ccb76abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb76a110_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028ccb76d200_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000028ccb76a110_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028ccb708400;
T_11 ;
    %wait E_0000028ccb7394a0;
    %load/vec4 v0000028ccb76abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028ccb769cb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000028ccb76a070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000028ccb769f30_0;
    %assign/vec4 v0000028ccb769cb0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000028ccb708270;
T_12 ;
    %pushi/vec4 25098, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 25620, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 1616, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 34304, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 30720, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 63232, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 40962, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 27647, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 27748, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 40959, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028ccb72c1d0, 4, 0;
    %end;
    .thread T_12;
    .scope S_0000028ccb708270;
T_13 ;
    %wait E_0000028ccb739920;
    %load/vec4 v0000028ccb72d2b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb72bd70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000028ccb72c590_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0000028ccb72b7d0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000028ccb72c1d0, 4;
    %store/vec4 v0000028ccb72c3b0_0, 0, 16;
    %load/vec4 v0000028ccb72c3b0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0000028ccb72bcd0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0000028ccb72bd70_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ccb72bd70_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000028ccb6f0370;
T_14 ;
    %vpi_call/w 3 7 "$dumpfile", "tb.fst" {0 0 0};
    %vpi_call/w 3 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028ccb6f0370 {0 0 0};
    %delay 1000, 0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\test\tb.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\test\spi_flash_sim.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\tt_um_cpu.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\ALU.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\BranchUnit.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\ControlUnit.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\DataMemory.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\FlagRegister.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\ProgramCounter.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\ProgramMemory_SPI.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\register_file.v";
