<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2023-09-16T01:38:38Z</updated>
  <subtitle>Daily Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>chipsalliance/synlig</title>
    <updated>2023-09-16T01:38:38Z</updated>
    <id>tag:github.com,2023-09-16:/chipsalliance/synlig</id>
    <link href="https://github.com/chipsalliance/synlig" rel="alternate"></link>
    <summary type="html">&lt;p&gt;SystemVerilog support for Yosys&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>EECS-151/asic_labs_fa23</title>
    <updated>2023-09-16T01:38:38Z</updated>
    <id>tag:github.com,2023-09-16:/EECS-151/asic_labs_fa23</id>
    <link href="https://github.com/EECS-151/asic_labs_fa23" rel="alternate"></link>
    <summary type="html">&lt;p&gt;EECS 151/251A ASIC Labs&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>