<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="monocicle-sparcv8.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TBSP8_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TBSP8_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TBSP8_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478877806" xil_pn:in_ck="-5405820548281819808" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1478877806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DM.vhd"/>
      <outfile xil_pn:name="MuxDWR.vhd"/>
      <outfile xil_pn:name="MuxNextRD.vhd"/>
      <outfile xil_pn:name="MuxPC.vhd"/>
      <outfile xil_pn:name="SEUDisp22.vhd"/>
      <outfile xil_pn:name="SEUDisp30.vhd"/>
      <outfile xil_pn:name="Sparcv8Monocicle.vhd"/>
      <outfile xil_pn:name="TBSP8.vhd"/>
      <outfile xil_pn:name="Test_Instructionmemory.vhd"/>
      <outfile xil_pn:name="Test_PC.vhd"/>
      <outfile xil_pn:name="Test_alu.vhd"/>
      <outfile xil_pn:name="Test_mux32b.vhd"/>
      <outfile xil_pn:name="Test_registerfile.vhd"/>
      <outfile xil_pn:name="Test_signExtUnit.vhd"/>
      <outfile xil_pn:name="Test_sum32b.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="instruction_memory.vhd"/>
      <outfile xil_pn:name="mux32b.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="psr.vhd"/>
      <outfile xil_pn:name="psr_modifier.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="sign_ext_unit.vhd"/>
      <outfile xil_pn:name="sum32b.vhd"/>
      <outfile xil_pn:name="windows_manager.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478877806" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6233182677541796697" xil_pn:start_ts="1478877806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478877806" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8492140617404360297" xil_pn:start_ts="1478877806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478877806" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7168697525374344317" xil_pn:start_ts="1478877806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478877806" xil_pn:in_ck="-5405820548281819808" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1478877806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DM.vhd"/>
      <outfile xil_pn:name="MuxDWR.vhd"/>
      <outfile xil_pn:name="MuxNextRD.vhd"/>
      <outfile xil_pn:name="MuxPC.vhd"/>
      <outfile xil_pn:name="SEUDisp22.vhd"/>
      <outfile xil_pn:name="SEUDisp30.vhd"/>
      <outfile xil_pn:name="Sparcv8Monocicle.vhd"/>
      <outfile xil_pn:name="TBSP8.vhd"/>
      <outfile xil_pn:name="Test_Instructionmemory.vhd"/>
      <outfile xil_pn:name="Test_PC.vhd"/>
      <outfile xil_pn:name="Test_alu.vhd"/>
      <outfile xil_pn:name="Test_mux32b.vhd"/>
      <outfile xil_pn:name="Test_registerfile.vhd"/>
      <outfile xil_pn:name="Test_signExtUnit.vhd"/>
      <outfile xil_pn:name="Test_sum32b.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="instruction_memory.vhd"/>
      <outfile xil_pn:name="mux32b.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="psr.vhd"/>
      <outfile xil_pn:name="psr_modifier.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="sign_ext_unit.vhd"/>
      <outfile xil_pn:name="sum32b.vhd"/>
      <outfile xil_pn:name="windows_manager.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478877819" xil_pn:in_ck="-5405820548281819808" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7205785091404337552" xil_pn:start_ts="1478877806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TBSP8_beh.prj"/>
      <outfile xil_pn:name="TBSP8_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1478877951" xil_pn:in_ck="3123894279112343200" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3231046969575504994" xil_pn:start_ts="1478877951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TBSP8_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
