module check(ina,inb,out);
	input [3:0] ina,inb;
	output out;
	assign out = ina && inb;
endmodule