// Seed: 3359769454
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  assign module_1.id_4 = 0;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12;
  ;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1
    , id_6,
    input  tri   id_2,
    input  uwire id_3,
    output logic id_4
);
  always @(posedge -1 or posedge id_3) begin : LABEL_0
    id_4 <= id_0;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
