// Seed: 4123337600
module module_1 ();
  assign id_1 = 1;
  assign id_1 = 1;
  id_3(
      .id_0(id_2),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(1),
      .id_4(1'b0),
      .id_5(1 - id_1),
      .id_6(1),
      .id_7(1),
      .id_8(id_1),
      .id_9(1)
  );
  reg id_4 = 1;
  logic [7:0] module_0 = id_2;
  always @(posedge {1{1}} or posedge 1 * 1) begin
    begin
      id_4 <= 1;
      id_2[1'h0] <= id_4;
    end
  end
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input wand id_2,
    output wor id_3,
    input tri0 id_4,
    output logic id_5,
    input tri0 id_6,
    output wire id_7,
    output wor id_8,
    input wor id_9,
    input supply0 id_10,
    output wor id_11,
    output wor id_12,
    input supply0 id_13,
    input tri1 id_14,
    output supply1 id_15,
    output tri0 id_16,
    input tri0 id_17
);
  reg id_19 = 1;
  reg id_20;
  module_0();
  reg id_21;
  initial begin
    id_1  <= id_20;
    id_21 <= id_19;
    $display(1);
    id_5 <= 1'h0;
  end
endmodule
