{"vcs1":{"timestamp_begin":1701293461.802487798, "rt":0.72, "ut":0.35, "st":0.29}}
{"vcselab":{"timestamp_begin":1701293462.618211783, "rt":0.87, "ut":0.56, "st":0.27}}
{"link":{"timestamp_begin":1701293463.551423049, "rt":0.55, "ut":0.16, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701293461.038274499}
{"VCS_COMP_START_TIME": 1701293461.038274499}
{"VCS_COMP_END_TIME": 1701293465.030928848}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 336972}}
{"stitch_vcselab": {"peak_mem": 222604}}
