Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jan 10 22:26:28 2020
| Host         : test running 64-bit Ubuntu 19.04
| Command      : report_methodology -file top_earlgrey_nexysvideo_methodology_drc_routed.rpt -pb top_earlgrey_nexysvideo_methodology_drc_routed.pb -rpx top_earlgrey_nexysvideo_methodology_drc_routed.rpx
| Design       : top_earlgrey_nexysvideo
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 421
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert               | 19         |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 47         |
| SYNTH-15  | Warning  | Byte wide write enable not inferred        | 16         |
| TIMING-17 | Warning  | Non-clocked sequential cell                | 334        |
| TIMING-20 | Warning  | Non-clocked latch                          | 5          |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell clkgen/rx_bitcount[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/spi_device/u_fwmode/tx_state_reg/CLR, top_earlgrey/spi_device/u_fwmode/rx_bitcount_reg[0]/PRE, top_earlgrey/spi_device/u_fwmode/rx_bitcount_reg[1]/PRE, top_earlgrey/spi_device/u_fwmode/rx_bitcount_reg[2]/PRE, top_earlgrey/spi_device/u_fwmode/tx_bitcount_reg[0]/PRE, top_earlgrey/spi_device/u_fwmode/tx_bitcount_reg[1]/PRE, top_earlgrey/spi_device/u_fwmode/tx_bitcount_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell clkgen/valid_q[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/core/tl_d_source_reg/CLR, top_earlgrey/core/tl_i_source_reg/CLR, top_earlgrey/core/u_core/core_busy_q_reg/CLR, top_earlgrey/core/u_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]/CLR, top_earlgrey/core/u_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[1]/CLR, top_earlgrey/core/u_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/CLR, top_earlgrey/core/u_core/load_store_unit_i/addr_last_q_reg[0]/CLR, top_earlgrey/core/u_core/load_store_unit_i/addr_last_q_reg[10]/CLR, top_earlgrey/core/u_core/load_store_unit_i/addr_last_q_reg[11]/CLR, top_earlgrey/core/u_core/load_store_unit_i/addr_last_q_reg[12]/CLR, top_earlgrey/core/u_core/load_store_unit_i/addr_last_q_reg[13]/CLR, top_earlgrey/core/u_core/load_store_unit_i/addr_last_q_reg[14]/CLR, top_earlgrey/core/u_core/load_store_unit_i/addr_last_q_reg[15]/CLR, top_earlgrey/core/u_core/load_store_unit_i/addr_last_q_reg[16]/CLR, top_earlgrey/core/u_core/load_store_unit_i/addr_last_q_reg[17]/CLR (the first 15 of 7874 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell clkgen/valid_q[2]_i_5, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/flash_ctrl/u_reg/u_socket/dev_select_outstanding_reg[0]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/dev_select_outstanding_reg[1]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/num_req_outstanding_reg[0]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/num_req_outstanding_reg[1]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/num_req_outstanding_reg[2]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/num_req_outstanding_reg[3]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/num_req_outstanding_reg[4]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/num_req_outstanding_reg[5]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/num_req_outstanding_reg[6]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/num_req_outstanding_reg[7]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/err_resp/err_opcode_reg[0]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/err_resp/err_opcode_reg[1]/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/err_resp/err_req_pending_reg/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/err_resp/err_rsp_pending_reg/CLR, top_earlgrey/flash_ctrl/u_reg/u_socket/err_resp/err_size_reg[0]/CLR (the first 15 of 1328 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/address_q[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/u_dm_top/dap/address_q_reg[2]/CLR, top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/td_o_reg/CLR, top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_reg[0]/CLR, top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/u_dm_top/dap/FSM_sequential_state_q_reg[0]/CLR, top_earlgrey/u_dm_top/dap/FSM_sequential_state_q_reg[1]/CLR, top_earlgrey/u_dm_top/dap/address_q_reg[0]/CLR, top_earlgrey/u_dm_top/dap/address_q_reg[1]/CLR, top_earlgrey/u_dm_top/dap/address_q_reg[3]/CLR, top_earlgrey/u_dm_top/dap/address_q_reg[4]/CLR, top_earlgrey/u_dm_top/dap/address_q_reg[5]/CLR, top_earlgrey/u_dm_top/dap/address_q_reg[6]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[31]/CLR, top_earlgrey/u_dm_top/dap/dr_q_reg[20]/CLR, top_earlgrey/u_dm_top/dap/dr_q_reg[21]/CLR, top_earlgrey/u_dm_top/dap/dr_q_reg[22]/CLR, top_earlgrey/u_dm_top/dap/dr_q_reg[23]/CLR, top_earlgrey/u_dm_top/dap/dr_q_reg[24]/CLR, top_earlgrey/u_dm_top/dap/dr_q_reg[25]/CLR (the first 15 of 98 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/u_dm_top/dap/data_q_reg[0]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[10]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[11]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[12]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[13]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[14]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[15]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[16]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[17]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[18]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[19]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[1]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[20]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[21]/CLR, top_earlgrey/u_dm_top/dap/data_q_reg[22]/CLR (the first 15 of 98 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/data_in_new_q[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/aes/aes_core/key_dec_q_reg[0][0]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][16]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][24]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][8]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][0]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][16]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][24]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][8]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][16]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][24]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][8]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[3][0]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[3][16]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[3][24]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[3][8]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/data_out_read_q[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/aes/aes_core/key_dec_q_reg[2][0]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][1]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][2]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][3]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][4]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][5]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][6]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][7]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[4][10]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[4][11]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[4][12]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[4][13]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[4][14]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[4][15]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[4][16]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_gray_reg[0]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_gray_reg[1]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_gray_reg[2]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_reg[0]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_reg[1]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_reg[2]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_reg[3]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_sync_reg[0]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_sync_reg[1]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_sync_reg[2]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_sync_reg[3]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_wptr_gray_reg[0]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_wptr_gray_reg[1]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_wptr_gray_reg[2]/CLR, top_earlgrey/spi_device/u_tx_fifo/fifo_wptr_reg[0]/CLR (the first 15 of 34 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[0]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[1]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[2]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[0]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[1]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[2]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[3]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_sync_reg[0]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_sync_reg[1]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_sync_reg[2]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_sync_reg[3]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_gray_reg[0]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_gray_reg[1]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_gray_reg[2]/CLR, top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_gray_reg[3]/CLR (the first 15 of 35 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/gen_normal_fifo.fifo_rptr[1]_i_2__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/tl_adapter_ram_main/u_reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/CLR, top_earlgrey/tl_adapter_ram_main/u_reqfifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR, top_earlgrey/tl_adapter_ram_main/u_reqfifo/gen_normal_fifo.fifo_wptr_reg[0]/CLR, top_earlgrey/tl_adapter_ram_main/u_reqfifo/gen_normal_fifo.fifo_wptr_reg[1]/CLR, top_earlgrey/tl_adapter_ram_main/u_rspfifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR, top_earlgrey/tl_adapter_ram_main/u_rspfifo/gen_normal_fifo.fifo_wptr_reg[1]/CLR, top_earlgrey/tl_adapter_rom/u_reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/CLR, top_earlgrey/tl_adapter_rom/u_reqfifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR, top_earlgrey/tl_adapter_rom/u_reqfifo/gen_normal_fifo.fifo_wptr_reg[0]/CLR, top_earlgrey/tl_adapter_rom/u_reqfifo/gen_normal_fifo.fifo_wptr_reg[1]/CLR, top_earlgrey/tl_adapter_rom/u_rspfifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR, top_earlgrey/tl_adapter_rom/u_rspfifo/gen_normal_fifo.fifo_wptr_reg[1]/CLR, top_earlgrey/aes/aes_core/aes_control/key_init_new_q_reg[6]/CLR, top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/rvalid_o_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/key_full_q[4][30]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/aes/aes_core/key_full_q_reg[0][11]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][12]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][13]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][14]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][15]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][19]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][20]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][22]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][23]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][27]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][28]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][29]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][30]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][31]/CLR, top_earlgrey/aes/aes_core/key_full_q_reg[0][3]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/key_full_q[4][31]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/aes/aes_core/data_out_q_reg[0][0]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][10]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][11]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][12]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][1]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][2]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][3]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][4]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][5]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][6]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][7]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][8]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][9]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[1][0]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[1][10]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/key_init_new_q[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/aes/aes_core/data_out_q_reg[0][13]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][14]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][15]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][16]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][17]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][18]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][19]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][20]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][21]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][22]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][23]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][24]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][25]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][26]/CLR, top_earlgrey/aes/aes_core/data_out_q_reg[0][27]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/key_init_q[7][26]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/aes/aes_core/key_dec_q_reg[0][10]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][17]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][18]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][1]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][21]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][25]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][26]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][2]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][9]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][10]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][17]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][18]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][1]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][21]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][25]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/key_init_q[7][27]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/aes/aes_core/key_dec_q_reg[0][11]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][12]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][13]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][14]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][15]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][19]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][20]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][22]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][23]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][27]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][28]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][29]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][30]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][31]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[0][3]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/key_init_q[7][30]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/aes/aes_core/key_dec_q_reg[1][12]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][13]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][15]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][20]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][23]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][28]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][29]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][31]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][4]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][6]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[1][7]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][12]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][13]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][15]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[2][20]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/rcon_q[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/aes/u_reg/u_data_in0/q_reg[23]/CLR, top_earlgrey/aes/u_reg/u_data_in0/q_reg[7]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[23]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[7]/CLR, top_earlgrey/aes/u_reg/u_data_in2/q_reg[23]/CLR, top_earlgrey/aes/u_reg/u_data_in2/q_reg[7]/CLR, top_earlgrey/aes/u_reg/u_data_in3/q_reg[23]/CLR, top_earlgrey/aes/u_reg/u_data_in3/q_reg[7]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[3][23]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[3][28]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[3][31]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[5][23]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[5][28]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[5][31]/CLR, top_earlgrey/aes/aes_core/key_dec_q_reg[7][23]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell top_earlgrey/u_dm_top/i_dm_csrs/state_q[0][1][6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_earlgrey/aes/u_reg/u_data_in1/q_reg[0]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[10]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[11]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[12]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[13]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[14]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[15]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[16]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[17]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[18]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[19]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[1]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[20]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[21]/CLR, top_earlgrey/aes/u_reg/u_data_in1/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_15, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_16, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_17, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_18, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_19, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_21, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_22, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_23, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_24, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_25, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_10, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_11, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_12, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_13, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_14, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_15, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_16, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_17, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_18, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_19, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#28 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#29 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_20, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#30 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_21, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#31 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_22, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#32 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_23, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#33 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_24, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#34 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_25, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#35 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_26, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#36 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_27, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#37 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#38 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_29, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#39 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#40 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#41 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_31, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#42 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#43 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#44 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#45 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#46 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_8, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#47 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_9, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-15#1 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_0_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#2 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_0_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#3 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_0_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#4 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_0_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#5 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_1_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#6 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_1_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#7 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_1_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#8 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_1_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#9 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_2_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#10 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_2_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#11 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_2_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#12 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_2_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#13 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_3_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#14 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_3_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#15 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_3_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#16 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_3_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/rxf_full_q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/txf_empty_q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/miso_shift_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/miso_shift_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/miso_shift_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/miso_shift_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/miso_shift_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/miso_shift_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/miso_shift_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/miso_shift_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/rx_bitcount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/rx_bitcount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/rx_bitcount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/rx_data_q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/rx_data_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/rx_data_q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/rx_data_q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/rx_data_q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/rx_data_q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/rx_data_q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/rx_data_q_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/tx_bitcount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/tx_bitcount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/tx_bitcount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_fwmode/tx_state_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_gray_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_gray_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_gray_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_gray_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/fifo_wptr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_0_5/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_0_5/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_0_5/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_0_5/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_0_5/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_0_5/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_0_5/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_0_5/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_6_7/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_6_7/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_6_7/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_6_7/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_6_7/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_6_7/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_6_7/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/storage_reg_0_7_6_7/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/sync_rptr/intq_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/sync_rptr/intq_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/sync_rptr/intq_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/sync_rptr/intq_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/sync_rptr/q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/sync_rptr/q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/sync_rptr/q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rx_fifo/sync_rptr/q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_rxf_overflow/src_level_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_gray_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_gray_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_gray_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/fifo_rptr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/sync_wptr/intq_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/sync_wptr/intq_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/sync_wptr/intq_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/sync_wptr/intq_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/sync_wptr/q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/sync_wptr/q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/sync_wptr/q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_tx_fifo/sync_wptr/q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/spi_device/u_txf_underflow/src_level_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/FSM_sequential_state_q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/FSM_sequential_state_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/address_q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/address_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/address_q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/address_q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/address_q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/address_q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/address_q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/data_q_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/dr_q_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/error_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_12_17/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_12_17/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_12_17/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_12_17/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_12_17/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_12_17/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_12_17/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_12_17/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_18_23/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_18_23/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_18_23/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_18_23/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_18_23/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_18_23/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_18_23/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_18_23/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_24_29/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_24_29/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_24_29/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_24_29/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_24_29/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_24_29/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_24_29/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_24_29/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_30_35/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_30_35/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_30_35/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_30_35/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_30_35/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_30_35/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_30_35/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_30_35/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_36_40/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_36_40/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_36_40/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_36_40/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_36_40/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_36_40/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_36_40/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_36_40/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_6_11/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_6_11/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_6_11/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_6_11/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_6_11/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_6_11/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_6_11/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_6_11/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/intq_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/intq_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/intq_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_gray_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_gray_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/intq_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/intq_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/intq_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/bypass_q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[abits][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[abits][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[abits][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[abits][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[abits][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[abits][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[dmihardreset]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[dmireset]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[dmistat][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[dmistat][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[idle][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[idle][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[idle][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[version][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[version][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[version][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[version][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#323 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#324 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#325 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#326 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#327 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#328 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#329 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#330 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#331 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#332 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#333 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#334 Warning
Non-clocked sequential cell  
The clock pin top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/td_o_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_next_reg[0] cannot be properly analyzed as its control pin top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_next_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_next_reg[1] cannot be properly analyzed as its control pin top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_next_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_next_reg[2] cannot be properly analyzed as its control pin top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_next_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_next_reg[3] cannot be properly analyzed as its control pin top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_next_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_next_reg[4] cannot be properly analyzed as its control pin top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_next_reg[4]/G is not reached by a timing clock
Related violations: <none>


