{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1720,2581,61,0,0],"details":[{"text":"Global interconnect for 4 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"patch.cl","line":73}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:73 (_aLoader_aFeeder_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"patch.cl","line":74}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:74 (_aFeeder_X_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"patch.cl","line":75}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:75 (_bLoader_bFeeder_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"patch.cl","line":76}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:76 (_bFeeder_Y_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"patch.cl","line":77}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:77 (_Out_Add_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"patch.cl","line":78}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:78 (_aLoader_T_aFeeder_T_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"patch.cl","line":79}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:79 (_aFeeder_T_X_T_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"patch.cl","line":80}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:80 (_bLoader_T_bFeeder_T_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"patch.cl","line":81}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:81 (_bFeeder_T_Y_T_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"patch.cl","line":82}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:82 (_Out_T_Add_channel)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"patch.cl","line":83}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:83 (_Add_unloader_channel)","type":"resource"}],"data":[125,33092,274,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[141,193,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_Add_s0_i' (patch.cl:1421)\n - '_Add_s0_j' (patch.cl:1425)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_Add_s0_i' (patch.cl:1421)","type":"resource"},{"data":[7,17,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 13 and depth 1","type":"text"},{"text":"Register,\n1 reg, 13 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_Add_s0_ii_jj_iii' (patch.cl:1427)","type":"resource"},{"children":[{"count":4,"data":[37,206,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[46,206,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"33-bit Select","type":"resource"}],"data":[312,36,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"patch.cl:1421","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"1-bit Or","type":"resource"}],"data":[213.5,35.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"patch.cl:1425","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"13-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"13-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"2-bit Select","type":"resource"}],"data":[22.5,1.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"patch.cl:1427","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1429}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1429}]],"name":"patch.cl:1429","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1430}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1430}]],"name":"patch.cl:1430","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"patch.cl","line":1431}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"patch.cl","line":1431}]],"name":"patch.cl:1431","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1432}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1432}]],"name":"patch.cl:1432","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2100,2975,0,8,30],"debug":[[{"filename":"patch.cl","line":1421}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Add","total_kernel_resources":[2100,2975,0,8,30],"total_percent":[0.45759,0.316011,0.174099,0,0.527009],"type":"function"},{"children":[{"data":[1309,1217,7,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[635,3019,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_256' (patch.cl:571)\n - '_261' (patch.cl:583)\n - '_263' (patch.cl:586)\n - '_aFeeder_X_channel_array' (patch.cl:518)","type":"resource"},{"data":[533,2629,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_265' (patch.cl:590)\n - '_270' (patch.cl:602)\n - '_272' (patch.cl:605)\n - '_bFeeder_Y_channel_array' (patch.cl:517)","type":"resource"},{"data":[112,240,64,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"16 registers of width 11 and depth 1","type":"text"},{"text":"16 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\n16 regs, 11 width by 1 depth,\n16 regs, 64 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_281' (patch.cl:621)\n - '_Z_shreg' (patch.cl:510)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_X_s0_kk_ii_jj' (patch.cl:530)\n - '_308' (patch.cl:670)\n - '_310' (patch.cl:672)\n - '_311' (patch.cl:673)\n - '_318' (patch.cl:680)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_Z_pipe_base_temp' (patch.cl:521)\n - '_330' (patch.cl:706)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_Z_pipe_iter_temp' (patch.cl:520)\n - '_346' (patch.cl:741)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_X_s0_i_j' (patch.cl:525)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_X_s0_k' (patch.cl:528)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_X_s0_kk_ii_jj' (patch.cl:530)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_Z_pipe_iter_temp' (patch.cl:520)","type":"resource"},{"data":[84,180,48,0,0],"details":[{"text":"Type: Shift Register (24 or fewer tap points)","type":"text"},{"text":"12 registers of width 11 and depth 1","type":"text"},{"text":"12 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\n12 regs, 11 width by 1 depth,\n12 regs, 64 width by 1024 depth","type":"brief"}],"name":"Private Variable: \n - '_Z_pipe_shreg' (patch.cl:511)","type":"resource"},{"children":[{"count":4,"data":[3650,24728,1,0,308],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":56,"data":[154,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Select","type":"resource"},{"count":320,"data":[2736,1280,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[6569.5,26008.5,1,0,308],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":524}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":524}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":524}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":524}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[128,32,0,1.5,0],"debug":[[{"filename":"patch.cl","line":524}]],"name":"patch.cl:524","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,69,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"patch.cl:525","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":657}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":657}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":657}]],"name":"patch.cl:657","type":"resource"},{"children":[{"count":2,"data":[36,0,0,0,0],"debug":[[{"filename":"patch.cl","line":511}]],"name":"33-bit Select","type":"resource"},{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":511}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"patch.cl","line":511}]],"name":"11-bit Select","type":"resource"}],"data":[72,0,0,0,0],"debug":[[{"filename":"patch.cl","line":511}]],"name":"patch.cl:511","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[117,1.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"patch.cl:528","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2.5,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"2-bit Select","type":"resource"}],"data":[90.5,1.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"patch.cl:530","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"patch.cl","line":642}]],"name":"33-bit Select","type":"resource"},{"count":16,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":642}]],"name":"1-bit Xor","type":"resource"},{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"patch.cl","line":642}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":642}]],"name":"11-bit Select","type":"resource"}],"data":[57.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":642}]],"name":"patch.cl:642","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":658}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":658}]],"name":"patch.cl:658","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":510}]],"name":"1-bit Xor","type":"resource"},{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"patch.cl","line":510}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":510}]],"name":"11-bit Select","type":"resource"}],"data":[48.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":510}]],"name":"patch.cl:510","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[569.667,80,0,0,0],"debug":[[{"filename":"patch.cl","line":517}]],"name":"32-bit Select","type":"resource"}],"data":[569.667,80,0,0,0],"debug":[[{"filename":"patch.cl","line":517}]],"name":"patch.cl:517","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[449,176,0,0,0],"debug":[[{"filename":"patch.cl","line":518}]],"name":"32-bit Select","type":"resource"}],"data":[449,176,0,0,0],"debug":[[{"filename":"patch.cl","line":518}]],"name":"patch.cl:518","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":555}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":555}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.6667,1,0,0,0],"debug":[[{"filename":"patch.cl","line":555}]],"name":"patch.cl:555","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":558}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":558}]],"name":"Channel Read","type":"resource"}],"data":[139.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":558}]],"name":"patch.cl:558","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":561}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":561}]],"name":"Channel Read","type":"resource"}],"data":[209,0,0,0,0],"debug":[[{"filename":"patch.cl","line":561}]],"name":"patch.cl:561","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":571}]],"name":"32-bit Select","type":"resource"}],"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":571}]],"name":"patch.cl:571","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":590}]],"name":"32-bit Select","type":"resource"}],"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":590}]],"name":"patch.cl:590","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"patch.cl","line":613}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":613}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"patch.cl","line":613}]],"name":"patch.cl:613","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,341.333,0],"debug":[[{"filename":"patch.cl","line":634}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,341.333,0],"debug":[[{"filename":"patch.cl","line":634}]],"name":"patch.cl:634","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,170.667,0],"debug":[[{"filename":"patch.cl","line":635}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,170.667,0],"debug":[[{"filename":"patch.cl","line":635}]],"name":"patch.cl:635","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"patch.cl","line":654}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"patch.cl","line":654}]],"name":"patch.cl:654","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"patch.cl","line":659}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"patch.cl","line":659}]],"name":"patch.cl:659","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[832,0,0,0,0],"debug":[[{"filename":"patch.cl","line":660}]],"name":"32-bit Select","type":"resource"}],"data":[832,0,0,0,0],"debug":[[{"filename":"patch.cl","line":660}]],"name":"patch.cl:660","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":682}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":682}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":682}]],"name":"patch.cl:682","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":685}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":685}]],"name":"patch.cl:685","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":686}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":686}]],"name":"patch.cl:686","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":707}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":707}]],"name":"patch.cl:707","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":708}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":708}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.33333,0,0,0],"debug":[[{"filename":"patch.cl","line":708}]],"name":"patch.cl:708","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":712}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":712}]],"name":"patch.cl:712","replace_name":"true","type":"resource"},{"children":[{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":735}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"patch.cl","line":735}]],"name":"11-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"patch.cl","line":735}]],"name":"patch.cl:735","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":741}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":741}]],"name":"patch.cl:741","replace_name":"true","type":"resource"}],"compute_units":1,"data":[14311.001,36508.999996,120,513.5,336],"debug":[[{"filename":"patch.cl","line":510}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[14311,36509,120,513.5,336],"total_percent":[4.42276,2.46149,2.13653,4.42315,33.7945],"type":"function"},{"children":[{"data":[1310,1220,7,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_X_T_s0_kk_jj_ii' (patch.cl:1197)\n - '_655' (patch.cl:1337)\n - '_657' (patch.cl:1339)\n - '_658' (patch.cl:1340)\n - '_665' (patch.cl:1347)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_Z_T_pipe_base_temp' (patch.cl:1185)\n - '_677' (patch.cl:1373)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_Z_T_pipe_iter_temp' (patch.cl:1184)\n - '_693' (patch.cl:1408)","type":"resource"},{"data":[112,240,64,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"16 registers of width 11 and depth 1","type":"text"},{"text":"16 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\n16 regs, 11 width by 1 depth,\n16 regs, 64 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_Z_T_shreg' (patch.cl:1173)\n - '_628' (patch.cl:1288)","type":"resource"},{"data":[635,3019,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_aFeeder_T_X_T_channel_array' (patch.cl:1182)\n - '_603' (patch.cl:1238)\n - '_608' (patch.cl:1250)\n - '_610' (patch.cl:1253)","type":"resource"},{"data":[754,3474,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_bFeeder_T_Y_T_channel_array' (patch.cl:1181)\n - '_612' (patch.cl:1257)\n - '_617' (patch.cl:1269)\n - '_619' (patch.cl:1272)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_X_T_s0_j_i' (patch.cl:1191)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_X_T_s0_k' (patch.cl:1195)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_X_T_s0_kk_jj_ii' (patch.cl:1197)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_Z_T_pipe_iter_temp' (patch.cl:1184)","type":"resource"},{"data":[84,180,48,0,0],"details":[{"text":"Type: Shift Register (24 or fewer tap points)","type":"text"},{"text":"12 registers of width 11 and depth 1","type":"text"},{"text":"12 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\n12 regs, 11 width by 1 depth,\n12 regs, 64 width by 1024 depth","type":"brief"}],"name":"Private Variable: \n - '_Z_T_pipe_shreg' (patch.cl:1174)","type":"resource"},{"children":[{"count":4,"data":[3662,24343,1,0,297],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":56,"data":[154,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Select","type":"resource"},{"count":320,"data":[2775,1488,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[6620.5,25831.5,1,0,297],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1190}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1190}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":1190}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1190}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[128,32,0,1.5,0],"debug":[[{"filename":"patch.cl","line":1190}]],"name":"patch.cl:1190","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,69,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"patch.cl:1191","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1324}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1324}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1324}]],"name":"patch.cl:1324","type":"resource"},{"children":[{"count":2,"data":[36,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1174}]],"name":"33-bit Select","type":"resource"},{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1174}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1174}]],"name":"11-bit Select","type":"resource"}],"data":[72,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1174}]],"name":"patch.cl:1174","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[117,1.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"patch.cl:1195","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2.5,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"2-bit Select","type":"resource"}],"data":[90.5,1.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"patch.cl:1197","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1309}]],"name":"33-bit Select","type":"resource"},{"count":16,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":1309}]],"name":"1-bit Xor","type":"resource"},{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1309}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1309}]],"name":"11-bit Select","type":"resource"}],"data":[57.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":1309}]],"name":"patch.cl:1309","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1325}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1325}]],"name":"patch.cl:1325","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":1173}]],"name":"1-bit Xor","type":"resource"},{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1173}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1173}]],"name":"11-bit Select","type":"resource"}],"data":[48.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":1173}]],"name":"patch.cl:1173","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[608.666,288,0,0,0],"debug":[[{"filename":"patch.cl","line":1181}]],"name":"32-bit Select","type":"resource"}],"data":[608.666,288,0,0,0],"debug":[[{"filename":"patch.cl","line":1181}]],"name":"patch.cl:1181","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[449,176,0,0,0],"debug":[[{"filename":"patch.cl","line":1182}]],"name":"32-bit Select","type":"resource"}],"data":[449,176,0,0,0],"debug":[[{"filename":"patch.cl","line":1182}]],"name":"patch.cl:1182","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1222}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1222}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.6667,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1222}]],"name":"patch.cl:1222","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1225}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1225}]],"name":"Channel Read","type":"resource"}],"data":[139.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1225}]],"name":"patch.cl:1225","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1228}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1228}]],"name":"Channel Read","type":"resource"}],"data":[209,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1228}]],"name":"patch.cl:1228","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1238}]],"name":"32-bit Select","type":"resource"}],"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1238}]],"name":"patch.cl:1238","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1257}]],"name":"32-bit Select","type":"resource"}],"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1257}]],"name":"patch.cl:1257","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1280}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1280}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1280}]],"name":"patch.cl:1280","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[640,640,0,0,0],"debug":[[{"filename":"patch.cl","line":1301}]],"name":"32-bit Xor","type":"resource"},{"count":128,"data":[0,0,0,341.333,0],"debug":[[{"filename":"patch.cl","line":1301}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[640,640,0,341.333,0],"debug":[[{"filename":"patch.cl","line":1301}]],"name":"patch.cl:1301","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,170.667,0],"debug":[[{"filename":"patch.cl","line":1302}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,170.667,0],"debug":[[{"filename":"patch.cl","line":1302}]],"name":"patch.cl:1302","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1321}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1321}]],"name":"patch.cl:1321","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1326}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1326}]],"name":"patch.cl:1326","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[832,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1327}]],"name":"32-bit Select","type":"resource"}],"data":[832,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1327}]],"name":"patch.cl:1327","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1349}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1349}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1349}]],"name":"patch.cl:1349","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1352}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1352}]],"name":"patch.cl:1352","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1353}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1353}]],"name":"patch.cl:1353","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1374}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1374}]],"name":"patch.cl:1374","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":1375}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1375}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.33333,0,0,0],"debug":[[{"filename":"patch.cl","line":1375}]],"name":"patch.cl:1375","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1379}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1379}]],"name":"patch.cl:1379","replace_name":"true","type":"resource"},{"children":[{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1402}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1402}]],"name":"11-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1402}]],"name":"patch.cl:1402","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1408}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1408}]],"name":"patch.cl:1408","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15263,38027.999996,120,513.5,325],"debug":[[{"filename":"patch.cl","line":1173}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out_T","total_kernel_resources":[15263,38028,120,513.5,325],"total_percent":[4.59268,2.54717,2.22542,4.42315,33.7945],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_aFeeder_cycle_temp' (patch.cl:163)\n - '_118' (patch.cl:290)","type":"resource"},{"data":[197,901,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_aFeeder_value_shreg' (patch.cl:160)\n - '_aFeeder_in_v_temp' (patch.cl:162)\n - '_47' (patch.cl:209)","type":"resource"},{"data":[1026,4514,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aFeeder_X_channel_array' (patch.cl:159)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n262144B requested,\n262144B implemented.","type":"brief"}],"name":"patch.cl:164 (_aFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[386,3862,0,0,64],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[898,4374,0,0,64],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[446,160,0,0,0],"debug":[[{"filename":"patch.cl","line":162}]],"name":"32-bit Select","type":"resource"}],"data":[446,160,0,0,0],"debug":[[{"filename":"patch.cl","line":162}]],"name":"patch.cl:162","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":181}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":181}]],"name":"patch.cl:181","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":184}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":184}]],"name":"patch.cl:184","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":221}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":221}]],"name":"patch.cl:221","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":228}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":228}]],"name":"patch.cl:228","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"patch.cl","line":232}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":232}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"patch.cl","line":232}]],"name":"patch.cl:232","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":250}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":250}]],"name":"patch.cl:250","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":257}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":257}]],"name":"patch.cl:257","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":273}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":273}]],"name":"patch.cl:273","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":282}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":282}]],"name":"patch.cl:282","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1356,576,0,0,0],"debug":[[{"filename":"patch.cl","line":285}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":285}]],"name":"Channel Write","type":"resource"}],"data":[1359,578,0,0,0],"debug":[[{"filename":"patch.cl","line":285}]],"name":"patch.cl:285","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":290}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":290}]],"name":"patch.cl:290","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5738,12783,104,0,170],"debug":[[{"filename":"patch.cl","line":159}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0","type":"brief"}],"name":"kernel_aFeeder","total_kernel_resources":[5738,12783,104,0,170],"total_percent":[1.72341,1.06952,0.748069,3.83339,0],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_aFeeder_T_cycle_temp' (patch.cl:826)\n - '_464' (patch.cl:952)","type":"resource"},{"data":[197,901,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_aFeeder_T_value_shreg' (patch.cl:823)\n - '_aFeeder_T_in_v_temp' (patch.cl:825)\n - '_394' (patch.cl:872)","type":"resource"},{"data":[1009,4449,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aFeeder_T_X_T_channel_array' (patch.cl:822)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n262144B requested,\n262144B implemented.","type":"brief"}],"name":"patch.cl:827 (_aFeeder_T_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[512,4758,0,0,46],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[506,480,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1018,5238,0,0,46],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[446,160,0,0,0],"debug":[[{"filename":"patch.cl","line":825}]],"name":"32-bit Select","type":"resource"}],"data":[446,160,0,0,0],"debug":[[{"filename":"patch.cl","line":825}]],"name":"patch.cl:825","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":844}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":844}]],"name":"patch.cl:844","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":847}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":847}]],"name":"patch.cl:847","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":884}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":884}]],"name":"patch.cl:884","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":891}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":891}]],"name":"patch.cl:891","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"patch.cl","line":895}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":895}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"patch.cl","line":895}]],"name":"patch.cl:895","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":913}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":913}]],"name":"patch.cl:913","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":920}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":920}]],"name":"patch.cl:920","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":935}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":935}]],"name":"patch.cl:935","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":944}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":944}]],"name":"patch.cl:944","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1356,576,0,0,0],"debug":[[{"filename":"patch.cl","line":947}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":947}]],"name":"Channel Write","type":"resource"}],"data":[1359,578,0,0,0],"debug":[[{"filename":"patch.cl","line":947}]],"name":"patch.cl:947","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":952}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":952}]],"name":"patch.cl:952","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5841,13582,104,0,152],"debug":[[{"filename":"patch.cl","line":822}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0","type":"brief"}],"name":"kernel_aFeeder_T","total_kernel_resources":[5841,13582,104,0,152],"total_percent":[1.74952,1.03944,0.794827,3.83339,0],"type":"function"},{"children":[{"data":[549,1262,18,0,50],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_aLoader_s0_i' (patch.cl:96)\n - '_aLoader_s0_j' (patch.cl:103)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (patch.cl:92)\n - '_30' (patch.cl:145)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_i' (patch.cl:96)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_j' (patch.cl:103)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_k' (patch.cl:106)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_kk_ii_iii' (patch.cl:108)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (patch.cl:92)","type":"resource"},{"children":[{"count":5,"data":[1310,8990,17,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":18,"data":[474,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1786,9022,17,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":100}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":100}]],"name":"patch.cl:100","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"patch.cl:106","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":94}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":94}]],"name":"patch.cl:94","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,37,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"patch.cl:96","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":92}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":92}]],"name":"patch.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":99}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":99}]],"name":"patch.cl:99","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"patch.cl:103","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":114}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":114}]],"name":"patch.cl:114","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":125}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":125}]],"name":"patch.cl:125","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":110}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":110}]],"name":"patch.cl:110","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"2-bit Select","type":"resource"}],"data":[53.83333,1.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"patch.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":111}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":111}]],"name":"patch.cl:111","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":112}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":112}]],"name":"patch.cl:112","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":115}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":115}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":115}]],"name":"patch.cl:115","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":128}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":128}]],"name":"patch.cl:128","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":129}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":129}]],"name":"patch.cl:129","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":131}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":131}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"patch.cl","line":131}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"patch.cl","line":131}]],"name":"patch.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":141}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":141}]],"name":"patch.cl:141","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":145}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":145}]],"name":"patch.cl:145","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10987.999996,15833.999999,54,8.5,73],"debug":[[{"filename":"patch.cl","line":92}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"patch.cl","line":108}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[10988,15834,54,8.5,73],"total_percent":[2.24601,1.45693,0.926615,1.99042,0.592885],"type":"function"},{"children":[{"data":[514,1094,13,0,38],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_aLoader_T_s0_j' (patch.cl:759)\n - '_aLoader_T_s0_i' (patch.cl:766)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (patch.cl:755)\n - '_377' (patch.cl:808)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_T_s0_i' (patch.cl:766)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_T_s0_j' (patch.cl:759)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_T_s0_k' (patch.cl:769)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_T_s0_kk_ii_iii' (patch.cl:771)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (patch.cl:755)","type":"resource"},{"children":[{"count":5,"data":[1292,8788,14,0,17],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":18,"data":[474,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1768,8820,14,0,17],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":757}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":757}]],"name":"patch.cl:757","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,37,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"patch.cl:759","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":763}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":763}]],"name":"patch.cl:763","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"patch.cl:769","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":755}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":755}]],"name":"patch.cl:755","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":762}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":762}]],"name":"patch.cl:762","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"patch.cl:766","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":777}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":777}]],"name":"patch.cl:777","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":773}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":773}]],"name":"patch.cl:773","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":788}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":788}]],"name":"patch.cl:788","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"2-bit Select","type":"resource"}],"data":[53.83333,1.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"patch.cl:771","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":774}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":774}]],"name":"patch.cl:774","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":775}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":775}]],"name":"patch.cl:775","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":778}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":778}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":778}]],"name":"patch.cl:778","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":791}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":791}]],"name":"patch.cl:791","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":792}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":792}]],"name":"patch.cl:792","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":794}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":794}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"patch.cl","line":794}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"patch.cl","line":794}]],"name":"patch.cl:794","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":804}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":804}]],"name":"patch.cl:804","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":808}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":808}]],"name":"patch.cl:808","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10951.999996,15528.999999,46,8.5,65],"debug":[[{"filename":"patch.cl","line":755}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"patch.cl","line":771}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_aLoader_T","total_kernel_resources":[10952,15529,46,8.5,65],"total_percent":[2.20706,1.43399,0.908766,1.69554,0.592885],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_bFeeder_cycle_temp' (patch.cl:373)\n - '_236' (patch.cl:499)","type":"resource"},{"data":[163,771,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_bFeeder_value_shreg' (patch.cl:370)\n - '_bFeeder_in_v_temp' (patch.cl:372)\n - '_166' (patch.cl:419)","type":"resource"},{"data":[1026,4514,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bFeeder_Y_channel_array' (patch.cl:369)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n262144B requested,\n262144B implemented.","type":"brief"}],"name":"patch.cl:374 (_bFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[496,4790,0,0,46],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[506,480,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1002,5270,0,0,46],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[434,96,0,0,0],"debug":[[{"filename":"patch.cl","line":372}]],"name":"32-bit Select","type":"resource"}],"data":[434,96,0,0,0],"debug":[[{"filename":"patch.cl","line":372}]],"name":"patch.cl:372","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":391}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":391}]],"name":"patch.cl:391","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":394}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":394}]],"name":"patch.cl:394","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":431}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":431}]],"name":"patch.cl:431","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":438}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":438}]],"name":"patch.cl:438","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"patch.cl","line":442}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":442}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"patch.cl","line":442}]],"name":"patch.cl:442","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":460}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":460}]],"name":"patch.cl:460","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":467}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":467}]],"name":"patch.cl:467","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":482}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":482}]],"name":"patch.cl:482","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":491}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":491}]],"name":"patch.cl:491","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1362,608,0,0,0],"debug":[[{"filename":"patch.cl","line":494}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":494}]],"name":"Channel Write","type":"resource"}],"data":[1365,610,0,0,0],"debug":[[{"filename":"patch.cl","line":494}]],"name":"patch.cl:494","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":499}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":499}]],"name":"patch.cl:499","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5802,13517,104,0,152],"debug":[[{"filename":"patch.cl","line":369}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0","type":"brief"}],"name":"kernel_bFeeder","total_kernel_resources":[5802,13517,104,0,152],"total_percent":[1.74149,1.03488,0.791023,3.83339,0],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_bFeeder_T_cycle_temp' (patch.cl:1035)\n - '_583' (patch.cl:1162)","type":"resource"},{"data":[163,771,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_bFeeder_T_value_shreg' (patch.cl:1032)\n - '_bFeeder_T_in_v_temp' (patch.cl:1034)\n - '_512' (patch.cl:1081)","type":"resource"},{"data":[1026,4514,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bFeeder_T_Y_T_channel_array' (patch.cl:1031)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n262144B requested,\n262144B implemented.","type":"brief"}],"name":"patch.cl:1036 (_bFeeder_T_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[386,3926,0,0,64],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[898,4438,0,0,64],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[434,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1034}]],"name":"32-bit Select","type":"resource"}],"data":[434,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1034}]],"name":"patch.cl:1034","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1053}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1053}]],"name":"patch.cl:1053","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1056}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1056}]],"name":"patch.cl:1056","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1093}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1093}]],"name":"patch.cl:1093","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1100}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1100}]],"name":"patch.cl:1100","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1104}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1104}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1104}]],"name":"patch.cl:1104","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1122}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1122}]],"name":"patch.cl:1122","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1129}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1129}]],"name":"patch.cl:1129","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":1145}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":1145}]],"name":"patch.cl:1145","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1154}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1154}]],"name":"patch.cl:1154","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1356,576,0,0,0],"debug":[[{"filename":"patch.cl","line":1157}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1157}]],"name":"Channel Write","type":"resource"}],"data":[1359,578,0,0,0],"debug":[[{"filename":"patch.cl","line":1157}]],"name":"patch.cl:1157","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1162}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1162}]],"name":"patch.cl:1162","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5692,12653,104,0,170],"debug":[[{"filename":"patch.cl","line":1031}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0","type":"brief"}],"name":"kernel_bFeeder_T","total_kernel_resources":[5692,12653,104,0,170],"total_percent":[1.71051,1.06414,0.740461,3.83339,0],"type":"function"},{"children":[{"data":[513,1091,13,0,38],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (patch.cl:302)\n - '_149' (patch.cl:355)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_bLoader_s0_i' (patch.cl:306)\n - '_bLoader_s0_j' (patch.cl:313)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (patch.cl:302)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bLoader_s0_i' (patch.cl:306)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bLoader_s0_j' (patch.cl:313)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bLoader_s0_k' (patch.cl:316)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bLoader_s0_kk_jj_jjj' (patch.cl:318)","type":"resource"},{"children":[{"count":5,"data":[1294,8820,14,0,17],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":18,"data":[474,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1770,8852,14,0,17],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":304}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":304}]],"name":"patch.cl:304","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,37,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"patch.cl:306","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":310}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":310}]],"name":"patch.cl:310","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"patch.cl:316","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":302}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":302}]],"name":"patch.cl:302","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":309}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":309}]],"name":"patch.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"patch.cl:313","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":324}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":324}]],"name":"patch.cl:324","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":320}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":320}]],"name":"patch.cl:320","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":335}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":335}]],"name":"patch.cl:335","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"2-bit Select","type":"resource"}],"data":[53.83333,1.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"patch.cl:318","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":321}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":321}]],"name":"patch.cl:321","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":322}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":322}]],"name":"patch.cl:322","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":325}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":325}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":325}]],"name":"patch.cl:325","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":338}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":338}]],"name":"patch.cl:338","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":339}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":339}]],"name":"patch.cl:339","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":341}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":341}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"patch.cl","line":341}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"patch.cl","line":341}]],"name":"patch.cl:341","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":351}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":351}]],"name":"patch.cl:351","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":355}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":355}]],"name":"patch.cl:355","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10952.999996,15557.999999,46,8.5,65],"debug":[[{"filename":"patch.cl","line":302}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"patch.cl","line":318}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_bLoader","total_kernel_resources":[10953,15558,46,8.5,65],"total_percent":[2.20903,1.43411,0.910464,1.69554,0.592885],"type":"function"},{"children":[{"data":[549,1262,18,0,50],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (patch.cl:964)\n - '_495' (patch.cl:1017)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_bLoader_T_s0_j' (patch.cl:968)\n - '_bLoader_T_s0_i' (patch.cl:975)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (patch.cl:964)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bLoader_T_s0_i' (patch.cl:975)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bLoader_T_s0_j' (patch.cl:968)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bLoader_T_s0_k' (patch.cl:978)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bLoader_T_s0_kk_jj_jjj' (patch.cl:980)","type":"resource"},{"children":[{"count":5,"data":[1310,8990,17,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":18,"data":[474,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1786,9022,17,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":966}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":966}]],"name":"patch.cl:966","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,37,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"patch.cl:968","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":972}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":972}]],"name":"patch.cl:972","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"patch.cl:978","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":964}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":964}]],"name":"patch.cl:964","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":971}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":971}]],"name":"patch.cl:971","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"patch.cl:975","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":986}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":986}]],"name":"patch.cl:986","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":997}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":997}]],"name":"patch.cl:997","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":982}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":982}]],"name":"patch.cl:982","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"2-bit Select","type":"resource"}],"data":[53.83333,1.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"patch.cl:980","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":983}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":983}]],"name":"patch.cl:983","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":984}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":984}]],"name":"patch.cl:984","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":987}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":987}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":987}]],"name":"patch.cl:987","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1000}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1000}]],"name":"patch.cl:1000","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1001}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1001}]],"name":"patch.cl:1001","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1003}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1003}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"patch.cl","line":1003}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"patch.cl","line":1003}]],"name":"patch.cl:1003","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1013}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1013}]],"name":"patch.cl:1013","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1017}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1017}]],"name":"patch.cl:1017","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10987.999996,15833.999999,54,8.5,73],"debug":[[{"filename":"patch.cl","line":964}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"patch.cl","line":980}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_bLoader_T","total_kernel_resources":[10988,15834,54,8.5,73],"total_percent":[2.24601,1.45693,0.926615,1.99042,0.592885],"type":"function"},{"children":[{"data":[152,229,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (patch.cl:1445)\n - '_707' (patch.cl:1461)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_unloader_s0_i' (patch.cl:1448)\n - '_unloader_s0_j' (patch.cl:1452)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (patch.cl:1445)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_i' (patch.cl:1448)","type":"resource"},{"data":[7,17,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 13 and depth 1","type":"text"},{"text":"Register,\n1 reg, 13 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_ii_jj_iii' (patch.cl:1454)","type":"resource"},{"children":[{"count":4,"data":[35,332,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[51,332,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,54,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[326,56,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"patch.cl:1448","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1450}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1450}]],"name":"patch.cl:1450","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1445}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1445}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1445}]],"name":"33-bit Select","type":"resource"}],"data":[69,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1445}]],"name":"patch.cl:1445","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[48,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"1-bit Or","type":"resource"}],"data":[229.5,35.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"patch.cl:1452","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"13-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"13-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"2-bit Select","type":"resource"}],"data":[54.5,1.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"patch.cl:1454","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1456}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1456}]],"name":"patch.cl:1456","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"patch.cl","line":1459}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"patch.cl","line":1459}]],"name":"patch.cl:1459","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1461}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1461}]],"name":"patch.cl:1461","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2644,5731,0,0,61],"debug":[[{"filename":"patch.cl","line":1445}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2644,5731,0,0,61],"total_percent":[0.749712,0.452247,0.335382,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[104455.000984,236683.999988,1193,1069,1682],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[238955,409136,1590,1069,1682],"total_percent":[53.2011,31.9048,23.9429,58.6067,70.4216],"type":"module"}