
;; Function setup_return (setup_return)[0:1448]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: regs+0
Reg 1: ka+0
Reg 2: rc+0
Reg 3: frame+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])
  name: ka
    offset 0
      (reg:SI 1 r1 [ ka ])
  name: rc
    offset 0
      (reg:SI 2 r2 [ rc ])
  name: frame
    offset 0
      (reg:SI 3 r3 [ frame ])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])

OUT:
Stack adjustment: 32
Reg 0: regs+0
Reg 1: ka+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
      (reg:SI 0 r0 [ regs ])
  name: ka
    offset 0
      (reg:SI 1 r1 [ ka ])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])


Basic block 3:
IN:
Stack adjustment: 32
Reg 0: regs+0
Reg 1: ka+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
      (reg:SI 0 r0 [ regs ])
  name: ka
    offset 0
      (reg:SI 1 r1 [ ka ])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])

OUT:
Stack adjustment: 32
Reg 0: regs+0
Reg 1: ka+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: thumb+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
      (reg:SI 0 r0 [ regs ])
  name: ka
    offset 0
      (reg:SI 1 r1 [ ka ])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:139 thumb ] [139])


Basic block 4:
IN:
Stack adjustment: 32
Reg 0: regs+0
Reg 1: ka+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: thumb+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
      (reg:SI 0 r0 [ regs ])
  name: ka
    offset 0
      (reg:SI 1 r1 [ ka ])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:139 thumb ] [139])

OUT:
Stack adjustment: 32
Reg 0: regs+0
Reg 1: ka+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: retcode+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
      (reg:SI 0 r0 [ regs ])
  name: ka
    offset 0
      (reg:SI 1 r1 [ ka ])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])


Basic block 5:
IN:
Stack adjustment: 32
Reg 0: regs+0
Reg 1: ka+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: retcode+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
      (reg:SI 0 r0 [ regs ])
  name: ka
    offset 0
      (reg:SI 1 r1 [ ka ])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])

OUT:
Stack adjustment: 32
Reg 2: __pu_err+0
Reg 3: idx+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: thumb+0 retcode+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:139 thumb ] [139])
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: idx
    offset 0
      (reg/v:SI 3 r3 [orig:137 idx ] [137])
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:136 __pu_err ] [136])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])


Basic block 6:
IN:
Stack adjustment: 32
Reg 2: __pu_err+0
Reg 3: idx+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: retcode+0 thumb+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: idx
    offset 0
      (reg/v:SI 3 r3 [orig:137 idx ] [137])
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:136 __pu_err ] [136])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:139 thumb ] [139])

OUT:
Stack adjustment: 32
Reg 2: __pu_err+0
Reg 3: idx+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: thumb+0 retcode+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:139 thumb ] [139])
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: idx
    offset 0
      (reg/v:SI 3 r3 [orig:137 idx ] [137])
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])


Basic block 7:
IN:
Stack adjustment: 32
Reg 2: __pu_err+0
Reg 3: idx+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: retcode+0 thumb+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: idx
    offset 0
      (reg/v:SI 3 r3 [orig:137 idx ] [137])
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:139 thumb ] [139])

OUT:
Stack adjustment: 32
Reg 2: __pu_err+0
Reg 3: idx+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: retcode+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: idx
    offset 0
      (reg/v:SI 3 r3 [orig:137 idx ] [137])
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])


Basic block 8:
IN:
Stack adjustment: 32
Reg 2: __pu_err+0
Reg 3: idx+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: retcode+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
  name: idx
    offset 0
      (reg/v:SI 3 r3 [orig:137 idx ] [137])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])

OUT:
Stack adjustment: 32
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: retcode+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])


Basic block 9:
IN:
Stack adjustment: 32
Reg 0: regs+0
Reg 1: ka+0
Reg 2: __pu_err+0
Reg 3: idx+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: retcode+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: idx
    offset 0
      (reg/v:SI 3 r3 [orig:137 idx ] [137])
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
      (reg:SI 0 r0 [ regs ])
  name: ka
    offset 0
      (reg:SI 1 r1 [ ka ])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])

OUT:
Stack adjustment: 32
Reg 1: ka+0
Reg 2: __pu_err+0
Reg 3: usig+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: retcode+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
  name: ka
    offset 0
      (reg:SI 1 r1 [ ka ])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (reg/v:SI 3 r3 [orig:150 usig ] [150])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 usig+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])


Basic block 10:
IN:
Stack adjustment: 32
Reg 2: __pu_err+0 __pu_err+0
Reg 3: idx+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: retcode+0 thumb+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:139 thumb ] [139])
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: idx
    offset 0
      (reg/v:SI 3 r3 [orig:137 idx ] [137])
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:136 __pu_err ] [136])
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])

OUT:
Stack adjustment: 32
Reg 2: __pu_err+0 __pu_err+0
Reg 3: idx+0
Reg 4: regs+0
Reg 5: rc+0
Reg 6: cpsr+0
Reg 7: thumb+0 retcode+0
Reg 8: handler+0
Reg 10: frame+0
Variables:
  name: handler
    offset 0
      (reg/v:SI 8 r8 [orig:141 handler ] [141])
  name: retcode
    offset 0
      (reg/v:SI 7 r7 [orig:140 retcode ] [140])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:139 thumb ] [139])
  name: cpsr
    offset 0
      (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
  name: idx
    offset 0
      (reg/v:SI 3 r3 [orig:137 idx ] [137])
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:136 __pu_err ] [136])
  name: __pu_err
    offset 0
      (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
  name: rc
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 10 sl [orig:149 frame ] [149])
  name: usig
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 usig+0 S4 A32])


11 basic blocks, 15 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(9){ }d-1(10){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [50.0%]  (fallthru) 4 [50.0%] 
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 7 [r7] 24 [cc]
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 24 [cc]
;; live  kill	

Successors:  4 [100.0%]  (fallthru)
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [100.0%]  (fallthru) 2 [50.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	

Successors:  5 [50.0%]  (fallthru) 9 [50.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  10 [39.0%]  6 [61.0%]  (fallthru)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  5 [61.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 24 [cc]
;; live  kill	 24 [cc]

Successors:  10 [39.0%]  7 [61.0%]  (fallthru)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 1860, maybe hot.
Predecessors:  6 [61.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	

Successors:  8 [29.0%]  (fallthru) 9 [71.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 540, maybe hot.
Predecessors:  7 [29.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 7 [r7]
;; live  kill	 14 [lr]

Successors:  9 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 6860, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 4 [50.0%]  7 [71.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


Basic block 10 , prev 9, next 1, loop_depth 0, count 0, freq 3140, maybe hot.
Predecessors:  6 [39.0%]  5 [39.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


Basic block 1 , prev 10, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  10 [100.0%]  9 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(9){ }u-1(10){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




setup_return

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 10[sl] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,7u} r1={5d,7u,1d} r2={6d,6u} r3={7d,11u,2d} r4={2d,7u,1d} r5={2d,7u} r6={10d,18u,2d} r7={9d,13u} r8={2d,5u} r9={1d,2u} r10={2d,3u} r12={2d,1u,1d} r13={2d,13u,1d} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={11d,16u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 306{180d,118u,8e} in 60{59 regular + 1 call} insns.
(note 1 0 171 NOTE_INSN_DELETED)

(note 171 1 172 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 172 171 173 2 ( ka (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ ka ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 173 172 174 2 ( rc (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ rc ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 174 173 175 2 ( frame (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ frame ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 175 174 8 2 ( usig (expr_list:REG_DEP_TRUE (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
            (const_int 4 [0x4])) [0 usig+0 S4 A32])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 175 7 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 7 8 15 2 NOTE_INSN_FUNCTION_BEG)

(note 15 7 25 2 NOTE_INSN_DELETED)

(note 25 15 164 2 NOTE_INSN_DELETED)

(insn/f:TI 164 25 165 2 arch/arm/kernel/signal.c:468 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 10 sl)
        (expr_list:REG_DEAD (reg:SI 8 r8)
            (expr_list:REG_DEAD (reg:SI 7 r7)
                (expr_list:REG_DEAD (reg:SI 6 r6)
                    (expr_list:REG_DEAD (reg:SI 5 r5)
                        (expr_list:REG_DEAD (reg:SI 4 r4)
                            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                        (set/f (reg/f:SI 13 sp)
                                            (plus:SI (reg/f:SI 13 sp)
                                                (const_int -32 [0xffffffffffffffe0])))
                                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                            (reg:SI 4 r4))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 4 [0x4])) [0 S4 A32])
                                            (reg:SI 5 r5))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 8 [0x8])) [0 S4 A32])
                                            (reg:SI 6 r6))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 12 [0xc])) [0 S4 A32])
                                            (reg:SI 7 r7))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 16 [0x10])) [0 S4 A32])
                                            (reg:SI 8 r8))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 20 [0x14])) [0 S4 A32])
                                            (reg:SI 9 r9))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 24 [0x18])) [0 S4 A32])
                                            (reg:SI 10 sl))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 28 [0x1c])) [0 S4 A32])
                                            (reg:SI 14 lr))
                                    ])
                                (nil)))))))))

(note 165 164 4 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 4 165 11 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
        (reg:SI 2 r2 [ rc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ rc ])
        (nil)))

(insn:TI 11 4 5 2 arch/arm/kernel/signal.c:472 (set (reg:SI 6 r6 [orig:151 <variable>.uregs+64 ] [151])
        (mem/s/j:SI (plus:SI (reg/f:SI 0 r0 [orig:146 regs ] [146])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:146 regs ] [146])
        (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
            (nil))))

(insn 5 11 23 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 10 sl [orig:149 frame ] [149])
        (reg:SI 3 r3 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ frame ])
        (nil)))

(insn:TI 23 5 176 2 arch/arm/kernel/signal.c:483 (set (reg/f:SI 2 r2 [154])
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)
        (nil)))

(note 176 23 2 2 ( rc (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 2 176 14 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 14 2 177 2 arch/arm/kernel/signal.c:479 (set (reg:SI 3 r3 [orig:144 D.24830 ] [144])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:147 ka ] [147])
                (const_int 4 [0x4])) [0 <variable>.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 177 14 12 2 ( frame (expr_list:REG_DEP_TRUE (reg/v/f:SI 10 sl [orig:149 frame ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 12 177 13 2 arch/arm/kernel/signal.c:472 (set (reg:SI 6 r6 [152])
        (and:SI (reg:SI 6 r6 [orig:151 <variable>.uregs+64 ] [151])
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 13 12 178 2 arch/arm/kernel/signal.c:472 (set (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
        (and:SI (reg:SI 6 r6 [152])
            (const_int -513 [0xfffffffffffffdff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 6 r6 [orig:151 <variable>.uregs+64 ] [151])
            (const_int 16776703 [0xfffdff]))
        (nil)))

(note 178 13 10 2 ( cpsr (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 10 178 179 2 arch/arm/kernel/signal.c:469 (set (reg/v:SI 8 r8 [orig:141 handler ] [141])
        (mem/s/f/j:SI (reg/v/f:SI 1 r1 [orig:147 ka ] [147]) [0 <variable>.sa.sa_handler+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 179 10 16 2 ( handler (expr_list:REG_DEP_TRUE (reg/v:SI 8 r8 [orig:141 handler ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 16 179 24 2 arch/arm/kernel/signal.c:479 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:144 D.24830 ] [144])
                (const_int 1 [0x1])
                (const_int 25 [0x19]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 24 16 19 2 arch/arm/kernel/signal.c:483 (set (reg:SI 7 r7 [orig:156 elf_hwcap ] [156])
        (mem/c/i:SI (reg/f:SI 2 r2 [154]) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [154])
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
            (nil))))

(insn:TI 19 24 180 2 arch/arm/kernel/signal.c:480 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 6 r6 [orig:143 D.24834 ] [143])
            (and:SI (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
                (const_int -32 [0xffffffffffffffe0])))) 2295 {neon_vornv2di+28} (nil))

(note 180 19 20 2 ( cpsr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 20 180 181 2 arch/arm/kernel/signal.c:480 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
            (ior:SI (reg:SI 6 r6 [orig:143 D.24834 ] [143])
                (const_int 16 [0x10])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 181 20 26 2 ( cpsr (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 26 181 27 2 arch/arm/kernel/signal.c:483 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 7 r7 [orig:156 elf_hwcap ] [156])
                        (const_int 4 [0x4]))
                    (const_int 0 [0x0])))
            (set (reg:SI 7 r7 [155])
                (and:SI (reg:SI 7 r7 [orig:156 elf_hwcap ] [156])
                    (const_int 4 [0x4])))
        ]) 69 {*andsi3_compare0} (nil))

(jump_insn:TI 27 26 182 2 arch/arm/kernel/signal.c:483 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

(note 182 27 33 3 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 7 [r7] 24 [cc]
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 33 182 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 34 33 35 3 NOTE_INSN_DELETED)

(insn:TI 35 34 183 3 arch/arm/kernel/signal.c:490 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 8 r8 [orig:141 handler ] [141])
                        (const_int 1 [0x1]))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 7 r7 [orig:139 thumb ] [139])
                (and:SI (reg/v:SI 8 r8 [orig:141 handler ] [141])
                    (const_int 1 [0x1])))
        ]) 69 {*andsi3_compare0} (nil))

(note 183 35 38 3 ( thumb (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:139 thumb ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 38 183 184 3 arch/arm/kernel/signal.c:491 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:133 cpsr.358 ] [133])
            (ior:SI (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
                (const_int 32 [0x20])))) 2310 {neon_vornv2di+43} (nil))

(note 184 38 41 3 ( cpsr (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:133 cpsr.358 ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 41 184 39 3 arch/arm/kernel/signal.c:494 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 7 r7 [orig:139 thumb ] [139])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 39 41 185 3 arch/arm/kernel/signal.c:494 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 6 r6 [157])
            (and:SI (reg/v:SI 6 r6 [orig:133 cpsr.358 ] [133])
                (const_int -100663297 [0xfffffffff9ffffff])))) 2295 {neon_vornv2di+28} (nil))

(note 185 39 46 3 ( cpsr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 46 185 186 3 arch/arm/kernel/signal.c:497 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
            (and:SI (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
                (const_int -33 [0xffffffffffffffdf])))) 2295 {neon_vornv2di+28} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 186 46 40 3 ( cpsr (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 40 186 188 3 arch/arm/kernel/signal.c:494 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
            (and:SI (reg:SI 6 r6 [157])
                (const_int -64513 [0xffffffffffff03ff])))) 2295 {neon_vornv2di+28} (expr_list:REG_EQUAL (and:SI (reg/v:SI 6 r6 [orig:133 cpsr.358 ] [133])
            (const_int -100727809 [0xfffffffff9ff03ff]))
        (nil)))

(note 188 40 187 3 ( cpsr (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 187 188 47 3 ( cpsr (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 3 -> ( 4)
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
(code_label 47 187 48 4 4 "" [1 uses])

(note 48 47 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 49 48 50 4 NOTE_INSN_DELETED)

(insn:TI 50 49 53 4 arch/arm/kernel/signal.c:501 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:144 D.24830 ] [144])
                (const_int 1 [0x1])
                (const_int 26 [0x1a]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 53 50 189 4 arch/arm/kernel/signal.c:502 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 7 r7 [orig:140 retcode ] [140])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:147 ka ] [147])
                    (const_int 8 [0x8])) [0 <variable>.sa.sa_restorer+0 S4 A32]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg/v/f:SI 1 r1 [orig:147 ka ] [147])
        (nil)))

(note 189 53 190 4 ( retcode (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:140 retcode ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 190 189 51 4 ( thumb (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 51 190 57 4 arch/arm/kernel/signal.c:501 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 101)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 9)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  4 [50.0%]  (fallthru)
(note 57 51 59 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 59 57 60 5 NOTE_INSN_DELETED)

(insn:TI 60 59 67 5 arch/arm/kernel/signal.c:506 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:144 D.24830 ] [144])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:144 D.24830 ] [144])
        (nil)))

(insn 67 60 191 5 arch/arm/kernel/signal.c:509 discrim 4 (set (reg/f:SI 1 r1 [160])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(note 191 67 58 5 ( ka (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 58 191 193 5 arch/arm/kernel/signal.c:504 (set (reg/v:SI 3 r3 [orig:137 idx ] [137])
        (ashift:SI (reg/v:SI 7 r7 [orig:139 thumb ] [139])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(note 193 58 192 5 ( idx (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:137 idx ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 192 193 69 5 ( thumb (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:139 thumb ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 69 192 194 5 arch/arm/kernel/signal.c:509 discrim 4 (set (reg/v:SI 2 r2 [orig:136 __pu_err ] [136])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 194 69 63 5 ( __pu_err (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:136 __pu_err ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 63 194 68 5 arch/arm/kernel/signal.c:507 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:137 idx ] [137])
            (plus:SI (reg/v:SI 3 r3 [orig:137 idx ] [137])
                (const_int 3 [0x3])))) 2268 {neon_vornv2di+1} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn:TI 68 63 70 5 arch/arm/kernel/signal.c:509 discrim 4 (set (reg:SI 0 r0 [161])
        (mem/s/u/j:SI (plus:SI (mult:SI (reg/v:SI 3 r3 [orig:137 idx ] [137])
                    (const_int 4 [0x4]))
                (reg/f:SI 1 r1 [160])) [0 sigreturn_codes S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/u/j:SI (plus:SI (mult:SI (reg/v:SI 3 r3 [orig:137 idx ] [137])
                    (const_int 4 [0x4]))
                (reg/f:SI 1 r1 [160])) [0 sigreturn_codes S4 A32])
        (expr_list:REG_EQUAL (mem/s/u/j:SI (plus:SI (mult:SI (reg/v:SI 3 r3 [orig:137 idx ] [137])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 sigreturn_codes S4 A32])
            (nil))))

(insn:TI 70 68 71 5 arch/arm/kernel/signal.c:509 discrim 4 (parallel [
            (set (reg/v:SI 2 r2 [orig:136 __pu_err ] [136])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 0 r0 [161])
                        (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:136 __pu_err ] [136])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691006))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 0 r0 [161])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn:TI 71 70 72 5 arch/arm/kernel/signal.c:509 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:136 __pu_err ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 72 71 73 5 arch/arm/kernel/signal.c:509 discrim 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 5 -> ( 10 6)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


;; Succ edge  10 [39.0%] 
;; Succ edge  6 [61.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  5 [61.0%]  (fallthru)
(note 73 72 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 75 73 77 6 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 12 ip [164])
        (plus:SI (reg/v:SI 3 r3 [orig:137 idx ] [137])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 77 75 76 6 arch/arm/kernel/signal.c:510 discrim 4 (set (reg/f:SI 0 r0 [166])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn:TI 76 77 79 6 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 1 r1 [165])
        (mem/s/u/j:SI (plus:SI (mult:SI (reg:SI 12 ip [164])
                    (const_int 4 [0x4]))
                (reg/f:SI 1 r1 [160])) [0 sigreturn_codes S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [164])
        (expr_list:REG_EQUAL (mem/s/u/j:SI (plus:SI (mult:SI (reg:SI 12 ip [164])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 sigreturn_codes S4 A32])
            (nil))))

(insn:TI 79 76 196 6 arch/arm/kernel/signal.c:510 discrim 4 (parallel [
            (set (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [165])
                        (reg/f:SI 0 r0 [166])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691012))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [165])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [166])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(note 196 79 195 6 ( __pu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 195 196 80 6 ( __pu_err (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 80 195 81 6 arch/arm/kernel/signal.c:509 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
        (nil)))

(jump_insn:TI 81 80 82 6 arch/arm/kernel/signal.c:509 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 6 -> ( 10 7)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


;; Succ edge  10 [39.0%] 
;; Succ edge  7 [61.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	

;; Pred edge  6 [61.0%]  (fallthru)
(note 82 81 83 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 83 82 88 7 NOTE_INSN_DELETED)

(note 88 83 84 7 NOTE_INSN_DELETED)

(insn:TI 84 88 87 7 arch/arm/kernel/signal.c:513 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 6 r6 [orig:138 cpsr ] [138])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 87 84 197 7 arch/arm/kernel/signal.c:518 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 7 r7 [169])
            (plus:SI (reg/v:SI 7 r7 [orig:139 thumb ] [139])
                (const_int -64256 [0xffffffffffff0500])))) 2268 {neon_vornv2di+1} (nil))

(note 197 87 198 7 ( retcode (nil)) NOTE_INSN_VAR_LOCATION)

(note 198 197 89 7 ( thumb (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 89 198 199 7 arch/arm/kernel/signal.c:518 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 7 r7 [orig:140 retcode ] [140])
            (plus:SI (mult:SI (reg/v:SI 3 r3 [orig:137 idx ] [137])
                    (const_int 4 [0x4]))
                (reg:SI 7 r7 [169])))) 2368 {neon_vornv2di+101} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:137 idx ] [137])
        (nil)))

(note 199 89 85 7 ( retcode (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:140 retcode ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 85 199 93 7 arch/arm/kernel/signal.c:513 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 101)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


;; Succ edge  8 [29.0%]  (fallthru)
;; Succ edge  9 [71.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 7 [r7]
;; live  kill	 14 [lr]

;; Pred edge  7 [29.0%]  (fallthru)
(note 93 85 95 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 95 93 96 8 NOTE_INSN_DELETED)

(note 96 95 97 8 NOTE_INSN_DELETED)

(insn:TI 97 96 98 8 arch/arm/kernel/signal.c:524 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:148 rc ] [148])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 162 8 arch/arm/kernel/signal.c:524 (set (reg:SI 1 r1)
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 rc ] [148])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn:TI 162 98 200 8 arch/arm/kernel/signal.c:524 (set (reg/f:SI 3 r3 [171])
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x113df900 cpu_cache>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x113df900 cpu_cache>)
        (nil)))

(note 200 162 100 8 ( idx (nil)) NOTE_INSN_VAR_LOCATION)

(insn 100 200 202 8 arch/arm/kernel/signal.c:527 (set (reg/v:SI 7 r7 [orig:140 retcode ] [140])
        (plus:SI (reg/v:SI 7 r7 [orig:139 thumb ] [139])
            (reg/v/f:SI 5 r5 [orig:148 rc ] [148]))) 4 {*arm_addsi3} (nil))

(note 202 100 201 8 ( thumb (nil)) NOTE_INSN_VAR_LOCATION)

(note 201 202 99 8 ( thumb (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:139 thumb ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 99 201 203 8 arch/arm/kernel/signal.c:524 (parallel [
            (call (mem:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 3 r3 [171])
                            (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 3 r3 [171])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 203 99 204 8 ( __pu_err (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 8 -> ( 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

(note 204 203 205 9 ( __pu_err (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:134 __pu_err ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 205 204 206 9 ( idx (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:137 idx ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 206 205 207 9 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 207 206 101 9 ( ka (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ ka ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 8 4 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  4 [50.0%] 
;; Pred edge  7 [71.0%] 
(code_label 101 207 102 9 7 "" [2 uses])

(note 102 101 107 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 107 102 108 9 arch/arm/kernel/signal.c:535 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg/v:SI 6 r6 [orig:138 cpsr ] [138])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 161 9 arch/arm/kernel/signal.c:537 (set (reg:SI 0 r0 [orig:142 D.24862 ] [142])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 161 108 208 9 arch/arm/kernel/signal.c:531 (set (reg/v:SI 3 r3 [orig:150 usig ] [150])
        (mem/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])) [0 usig+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])) [0 usig+0 S4 A32])
        (nil)))

(note 208 161 104 9 ( idx (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 104 208 105 9 arch/arm/kernel/signal.c:532 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (reg/v/f:SI 10 sl [orig:149 frame ] [149])) 167 {*arm_movsi_insn} (nil))

(insn:TI 105 104 103 9 arch/arm/kernel/signal.c:533 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])
        (reg/v:SI 7 r7 [orig:140 retcode ] [140])) 167 {*arm_movsi_insn} (nil))

(insn:TI 103 105 106 9 arch/arm/kernel/signal.c:531 (set (mem/s/j:SI (reg/v/f:SI 4 r4 [orig:146 regs ] [146]) [0 <variable>.uregs+0 S4 A32])
        (reg/v:SI 3 r3 [orig:150 usig ] [150])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:150 usig ] [150])
        (nil)))

(insn:TI 106 103 166 9 arch/arm/kernel/signal.c:534 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:146 regs ] [146])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 8 r8 [orig:141 handler ] [141])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 166 106 158 9 arch/arm/kernel/signal.c:537 (return) 260 {return} (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 158 166 209)

(note 209 158 210 10 ( idx (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:137 idx ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 210 209 211 10 ( __pu_err (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:136 __pu_err ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 211 210 212 10 ( ka (nil)) NOTE_INSN_VAR_LOCATION)

(note 212 211 213 10 ( usig (expr_list:REG_DEP_TRUE (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
            (const_int 4 [0x4])) [0 usig+0 S4 A32])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 213 212 111 10 ( thumb (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:139 thumb ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 6 5) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  6 [39.0%] 
;; Pred edge  5 [39.0%] 
(code_label 111 213 112 10 9 "" [2 uses])

(note 112 111 113 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 113 112 126 10 arch/arm/kernel/signal.c:511 (set (reg:SI 0 r0 [orig:142 D.24862 ] [142])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 126 113 168 10 arch/arm/kernel/signal.c:538 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn 168 126 167 10 arch/arm/kernel/signal.c:538 (return) 260 {return} (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 167 168 160)

(note 160 167 163 NOTE_INSN_DELETED)

(note 163 160 0 NOTE_INSN_DELETED)


;; Function setup_sigframe (setup_sigframe)[0:1446]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sf+0
Reg 1: regs+0
Reg 2: set+0
Variables:
  name: set
    offset 0
      (reg:SI 2 r2 [ set ])
  name: sf
    offset 0
      (reg:SI 0 r0 [ sf ])
  name: regs
    offset 0
      (reg:SI 1 r1 [ regs ])

OUT:
Stack adjustment: 24
Reg 4: err+0
Reg 5: sf+0
Reg 7: aux+0
Variables:
  name: aux
    offset 0
      (reg/v/f:SI 7 r7 [orig:144 aux ] [144])
  name: err
    offset 0
      (reg/v:SI 4 r4 [orig:143 err ] [143])
  name: sf
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 sf ] [148])


Basic block 3:
IN:
Stack adjustment: 24
Reg 4: err+0
Reg 5: sf+0
Reg 7: aux+0
Variables:
  name: aux
    offset 0
      (reg/v/f:SI 7 r7 [orig:144 aux ] [144])
  name: err
    offset 0
      (reg/v:SI 4 r4 [orig:143 err ] [143])
  name: sf
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 sf ] [148])

OUT:
Stack adjustment: 24
Reg 4: err+0
Reg 7: aux+0
Variables:
  name: aux
    offset 0
      (reg/v/f:SI 7 r7 [orig:144 aux ] [144])
  name: err
    offset 0
      (reg/v:SI 4 r4 [orig:143 err ] [143])


Basic block 4:
IN:
Stack adjustment: 24
Reg 4: err+0
Reg 5: sf+0
Reg 7: aux+0
Variables:
  name: aux
    offset 0
      (reg/v/f:SI 7 r7 [orig:144 aux ] [144])
  name: err
    offset 0
      (reg/v:SI 4 r4 [orig:143 err ] [143])
  name: sf
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 sf ] [148])

OUT:
Stack adjustment: 24
Reg 4: err+0
Reg 5: sf+0
Variables:
  name: err
    offset 0
      (reg/v:SI 4 r4 [orig:143 err ] [143])
  name: sf
    offset 0
      (reg/v/f:SI 5 r5 [orig:148 sf ] [148])


5 basic blocks, 5 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

Successors:  3 [39.0%]  (fallthru) 4 [61.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 3898, maybe hot.
Predecessors:  2 [39.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

Successors:  4 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 4 , prev 3, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [61.0%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 7 [r7] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 7 [r7]
;; live  kill	 24 [cc]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 1 , prev 4, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  4 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




setup_sigframe

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={27d,29u} r1={27d,25u} r2={10d,8u,1d} r3={17d,30u,18d} r4={32d,34u} r5={3d,31u} r6={3d,10u,4d} r7={3d,5u} r8={1d,2u} r12={3d} r13={2d,9u} r14={4d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={33d,2u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} 
;;    total ref usage 705{495d,187u,23e} in 110{107 regular + 3 call} insns.
(note 1 0 169 NOTE_INSN_DELETED)

(note 169 1 170 2 ( sf (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sf ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 170 169 171 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 171 170 6 2 ( set (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ set ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 171 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 61 2 NOTE_INSN_FUNCTION_BEG)

(note 61 5 84 2 NOTE_INSN_DELETED)

(note 84 61 89 2 NOTE_INSN_DELETED)

(note 89 84 90 2 NOTE_INSN_DELETED)

(note 90 89 163 2 NOTE_INSN_DELETED)

(insn/f:TI 163 90 164 2 arch/arm/kernel/signal.c:392 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_DEAD (reg:SI 6 r6)
                (expr_list:REG_DEAD (reg:SI 5 r5)
                    (expr_list:REG_DEAD (reg:SI 4 r4)
                        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                    (set/f (reg/f:SI 13 sp)
                                        (plus:SI (reg/f:SI 13 sp)
                                            (const_int -24 [0xffffffffffffffe8])))
                                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                        (reg:SI 4 r4))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 4 [0x4])) [0 S4 A32])
                                        (reg:SI 5 r5))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 8 [0x8])) [0 S4 A32])
                                        (reg:SI 6 r6))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 12 [0xc])) [0 S4 A32])
                                        (reg:SI 7 r7))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 16 [0x10])) [0 S4 A32])
                                        (reg:SI 8 r8))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 20 [0x14])) [0 S4 A32])
                                        (reg:SI 14 lr))
                                ])
                            (nil))))))))

(note 164 163 3 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 3 164 2 2 arch/arm/kernel/signal.c:392 (set (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 2 3 8 2 arch/arm/kernel/signal.c:392 (set (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
        (reg:SI 0 r0 [ sf ])) 167 {*arm_movsi_insn} (nil))

(insn 8 2 172 2 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 1 r1 [orig:151 <variable>.uregs ] [151])
        (mem/s/j:SI (reg/f:SI 1 r1 [orig:149 regs ] [149]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149]) [0 <variable>.uregs+0 S4 A32])
        (nil)))

(note 172 8 9 2 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 9 172 173 2 arch/arm/kernel/signal.c:396 discrim 4 (set (reg/f:SI 0 r0 [152])
        (plus:SI (reg/f:SI 0 r0 [orig:148 sf ] [148])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(note 173 9 10 2 ( sf (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 10 173 174 2 arch/arm/kernel/signal.c:396 discrim 4 (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 174 10 11 2 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 11 174 12 2 arch/arm/kernel/signal.c:396 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:151 <variable>.uregs ] [151])
                        (reg/f:SI 0 r0 [152])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690863))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:151 <variable>.uregs ] [151])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [152])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 12 11 13 2 arch/arm/kernel/signal.c:397 discrim 4 (set (reg:SI 1 r1 [orig:154 <variable>.uregs+4 ] [154])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/signal.c:397 discrim 4 (set (reg/f:SI 0 r0 [155])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 36 [0x24]))) 4 {*arm_addsi3} (nil))

(insn:TI 14 13 15 2 arch/arm/kernel/signal.c:397 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:154 <variable>.uregs+4 ] [154])
                        (reg/f:SI 0 r0 [155])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690868))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:154 <variable>.uregs+4 ] [154])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [155])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 15 14 16 2 arch/arm/kernel/signal.c:398 discrim 4 (set (reg:SI 1 r1 [orig:156 <variable>.uregs+8 ] [156])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (nil)))

(insn 16 15 17 2 arch/arm/kernel/signal.c:398 discrim 4 (set (reg/f:SI 0 r0 [157])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 40 [0x28]))) 4 {*arm_addsi3} (nil))

(insn:TI 17 16 18 2 arch/arm/kernel/signal.c:398 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:156 <variable>.uregs+8 ] [156])
                        (reg/f:SI 0 r0 [157])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690873))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:156 <variable>.uregs+8 ] [156])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [157])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 18 17 19 2 arch/arm/kernel/signal.c:399 discrim 4 (set (reg:SI 1 r1 [orig:158 <variable>.uregs+12 ] [158])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 12 [0xc])) [0 <variable>.uregs+12 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 12 [0xc])) [0 <variable>.uregs+12 S4 A32])
        (nil)))

(insn 19 18 20 2 arch/arm/kernel/signal.c:399 discrim 4 (set (reg/f:SI 0 r0 [159])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 44 [0x2c]))) 4 {*arm_addsi3} (nil))

(insn:TI 20 19 21 2 arch/arm/kernel/signal.c:399 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:158 <variable>.uregs+12 ] [158])
                        (reg/f:SI 0 r0 [159])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690878))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:158 <variable>.uregs+12 ] [158])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [159])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 21 20 22 2 arch/arm/kernel/signal.c:400 discrim 4 (set (reg:SI 1 r1 [orig:160 <variable>.uregs+16 ] [160])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 16 [0x10])) [0 <variable>.uregs+16 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 16 [0x10])) [0 <variable>.uregs+16 S4 A32])
        (nil)))

(insn 22 21 23 2 arch/arm/kernel/signal.c:400 discrim 4 (set (reg/f:SI 0 r0 [161])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 48 [0x30]))) 4 {*arm_addsi3} (nil))

(insn:TI 23 22 24 2 arch/arm/kernel/signal.c:400 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:160 <variable>.uregs+16 ] [160])
                        (reg/f:SI 0 r0 [161])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690883))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:160 <variable>.uregs+16 ] [160])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [161])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 24 23 25 2 arch/arm/kernel/signal.c:401 discrim 4 (set (reg:SI 1 r1 [orig:162 <variable>.uregs+20 ] [162])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 20 [0x14])) [0 <variable>.uregs+20 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 20 [0x14])) [0 <variable>.uregs+20 S4 A32])
        (nil)))

(insn 25 24 26 2 arch/arm/kernel/signal.c:401 discrim 4 (set (reg/f:SI 0 r0 [163])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 52 [0x34]))) 4 {*arm_addsi3} (nil))

(insn:TI 26 25 27 2 arch/arm/kernel/signal.c:401 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:162 <variable>.uregs+20 ] [162])
                        (reg/f:SI 0 r0 [163])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690888))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:162 <variable>.uregs+20 ] [162])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [163])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 27 26 28 2 arch/arm/kernel/signal.c:402 discrim 4 (set (reg:SI 1 r1 [orig:164 <variable>.uregs+24 ] [164])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 24 [0x18])) [0 <variable>.uregs+24 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 24 [0x18])) [0 <variable>.uregs+24 S4 A32])
        (nil)))

(insn 28 27 29 2 arch/arm/kernel/signal.c:402 discrim 4 (set (reg/f:SI 0 r0 [165])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (nil))

(insn:TI 29 28 30 2 arch/arm/kernel/signal.c:402 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:164 <variable>.uregs+24 ] [164])
                        (reg/f:SI 0 r0 [165])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690893))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:164 <variable>.uregs+24 ] [164])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [165])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 30 29 31 2 arch/arm/kernel/signal.c:403 discrim 4 (set (reg:SI 1 r1 [orig:166 <variable>.uregs+28 ] [166])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (nil)))

(insn 31 30 32 2 arch/arm/kernel/signal.c:403 discrim 4 (set (reg/f:SI 0 r0 [167])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))

(insn:TI 32 31 33 2 arch/arm/kernel/signal.c:403 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:166 <variable>.uregs+28 ] [166])
                        (reg/f:SI 0 r0 [167])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690898))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:166 <variable>.uregs+28 ] [166])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [167])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 33 32 34 2 arch/arm/kernel/signal.c:404 discrim 4 (set (reg:SI 1 r1 [orig:168 <variable>.uregs+32 ] [168])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 32 [0x20])) [0 <variable>.uregs+32 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 32 [0x20])) [0 <variable>.uregs+32 S4 A32])
        (nil)))

(insn 34 33 35 2 arch/arm/kernel/signal.c:404 discrim 4 (set (reg/f:SI 0 r0 [169])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(insn:TI 35 34 36 2 arch/arm/kernel/signal.c:404 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:168 <variable>.uregs+32 ] [168])
                        (reg/f:SI 0 r0 [169])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690903))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:168 <variable>.uregs+32 ] [168])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [169])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 36 35 37 2 arch/arm/kernel/signal.c:405 discrim 4 (set (reg:SI 1 r1 [orig:170 <variable>.uregs+36 ] [170])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 36 [0x24])) [0 <variable>.uregs+36 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 36 [0x24])) [0 <variable>.uregs+36 S4 A32])
        (nil)))

(insn 37 36 38 2 arch/arm/kernel/signal.c:405 discrim 4 (set (reg/f:SI 0 r0 [171])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 68 [0x44]))) 4 {*arm_addsi3} (nil))

(insn:TI 38 37 39 2 arch/arm/kernel/signal.c:405 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:170 <variable>.uregs+36 ] [170])
                        (reg/f:SI 0 r0 [171])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690908))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:170 <variable>.uregs+36 ] [170])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [171])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 39 38 40 2 arch/arm/kernel/signal.c:406 discrim 4 (set (reg:SI 1 r1 [orig:172 <variable>.uregs+40 ] [172])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 40 [0x28])) [0 <variable>.uregs+40 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 40 [0x28])) [0 <variable>.uregs+40 S4 A32])
        (nil)))

(insn 40 39 41 2 arch/arm/kernel/signal.c:406 discrim 4 (set (reg/f:SI 0 r0 [173])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 72 [0x48]))) 4 {*arm_addsi3} (nil))

(insn:TI 41 40 42 2 arch/arm/kernel/signal.c:406 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:172 <variable>.uregs+40 ] [172])
                        (reg/f:SI 0 r0 [173])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690913))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:172 <variable>.uregs+40 ] [172])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [173])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 42 41 43 2 arch/arm/kernel/signal.c:407 discrim 4 (set (reg:SI 1 r1 [orig:174 <variable>.uregs+44 ] [174])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])
        (nil)))

(insn 43 42 44 2 arch/arm/kernel/signal.c:407 discrim 4 (set (reg/f:SI 0 r0 [175])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 76 [0x4c]))) 4 {*arm_addsi3} (nil))

(insn:TI 44 43 45 2 arch/arm/kernel/signal.c:407 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:174 <variable>.uregs+44 ] [174])
                        (reg/f:SI 0 r0 [175])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690918))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:174 <variable>.uregs+44 ] [174])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [175])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 45 44 46 2 arch/arm/kernel/signal.c:408 discrim 4 (set (reg:SI 1 r1 [orig:176 <variable>.uregs+48 ] [176])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 48 [0x30])) [0 <variable>.uregs+48 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 48 [0x30])) [0 <variable>.uregs+48 S4 A32])
        (nil)))

(insn 46 45 47 2 arch/arm/kernel/signal.c:408 discrim 4 (set (reg/f:SI 0 r0 [177])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn:TI 47 46 48 2 arch/arm/kernel/signal.c:408 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:176 <variable>.uregs+48 ] [176])
                        (reg/f:SI 0 r0 [177])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690923))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:176 <variable>.uregs+48 ] [176])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [177])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 48 47 49 2 arch/arm/kernel/signal.c:409 discrim 4 (set (reg:SI 1 r1 [orig:178 <variable>.uregs+52 ] [178])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (nil)))

(insn 49 48 50 2 arch/arm/kernel/signal.c:409 discrim 4 (set (reg/f:SI 0 r0 [179])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 84 [0x54]))) 4 {*arm_addsi3} (nil))

(insn:TI 50 49 51 2 arch/arm/kernel/signal.c:409 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:178 <variable>.uregs+52 ] [178])
                        (reg/f:SI 0 r0 [179])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690928))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:178 <variable>.uregs+52 ] [178])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [179])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 51 50 52 2 arch/arm/kernel/signal.c:410 discrim 4 (set (reg:SI 1 r1 [orig:180 <variable>.uregs+56 ] [180])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])
        (nil)))

(insn 52 51 53 2 arch/arm/kernel/signal.c:410 discrim 4 (set (reg/f:SI 0 r0 [181])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 88 [0x58]))) 4 {*arm_addsi3} (nil))

(insn:TI 53 52 54 2 arch/arm/kernel/signal.c:410 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:180 <variable>.uregs+56 ] [180])
                        (reg/f:SI 0 r0 [181])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690933))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:180 <variable>.uregs+56 ] [180])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [181])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 54 53 55 2 arch/arm/kernel/signal.c:411 discrim 4 (set (reg:SI 1 r1 [orig:182 <variable>.uregs+60 ] [182])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (nil)))

(insn 55 54 56 2 arch/arm/kernel/signal.c:411 discrim 4 (set (reg/f:SI 0 r0 [183])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 92 [0x5c]))) 4 {*arm_addsi3} (nil))

(insn:TI 56 55 57 2 arch/arm/kernel/signal.c:411 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:182 <variable>.uregs+60 ] [182])
                        (reg/f:SI 0 r0 [183])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690938))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:182 <variable>.uregs+60 ] [182])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [183])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 57 56 175 2 arch/arm/kernel/signal.c:412 discrim 4 (set (reg:SI 3 r3 [orig:184 <variable>.uregs+64 ] [184])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:149 regs ] [149])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 175 57 58 2 ( regs (nil)) NOTE_INSN_VAR_LOCATION)

(insn 58 175 59 2 arch/arm/kernel/signal.c:412 discrim 4 (set (reg/f:SI 1 r1 [185])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 96 [0x60]))) 4 {*arm_addsi3} (nil))

(insn:TI 59 58 161 2 arch/arm/kernel/signal.c:412 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 3 r3 [orig:184 <variable>.uregs+64 ] [184])
                        (reg/f:SI 1 r1 [185])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690943))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [orig:184 <variable>.uregs+64 ] [184])
        (expr_list:REG_DEAD (reg/f:SI 1 r1 [185])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 161 59 65 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 65 161 154 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg/f:SI 0 r0 [190])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 20 [0x14]))) 4 {*arm_addsi3} (nil))

(insn:TI 154 65 155 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 6 r6 [186])
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn:TI 155 154 63 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 6 r6 [186])
        (and:SI (reg:SI 6 r6 [186])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 63 155 64 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg/f:SI 3 r3 [orig:188 <variable>.task ] [188])
        (mem/s/f/j:SI (plus:SI (reg:SI 6 r6 [186])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg:SI 6 r6 [186])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
        (nil)))

(insn:TI 64 63 66 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 1 r1 [orig:189 <variable>.thread.trap_no ] [189])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:188 <variable>.task ] [188])
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:188 <variable>.task ] [188])
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])
        (nil)))

(insn:TI 66 64 71 2 arch/arm/kernel/signal.c:414 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:189 <variable>.thread.trap_no ] [189])
                        (reg/f:SI 0 r0 [190])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690948))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:189 <variable>.thread.trap_no ] [189])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [190])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 71 66 72 2 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 1 r1 [orig:194 <variable>.thread.error_code ] [194])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:188 <variable>.task ] [188])
                (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:188 <variable>.task ] [188])
                (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])
        (nil)))

(insn 72 71 73 2 arch/arm/kernel/signal.c:415 discrim 4 (set (reg/f:SI 0 r0 [195])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (nil))

(insn:TI 73 72 78 2 arch/arm/kernel/signal.c:415 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [orig:194 <variable>.thread.error_code ] [194])
                        (reg/f:SI 0 r0 [195])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690953))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [orig:194 <variable>.thread.error_code ] [194])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [195])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 78 73 79 2 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 3 r3 [orig:199 <variable>.thread.address ] [199])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:188 <variable>.task ] [188])
                (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 2 arch/arm/kernel/signal.c:416 discrim 4 (set (reg/f:SI 1 r1 [200])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 100 [0x64]))) 4 {*arm_addsi3} (nil))

(insn:TI 80 79 81 2 arch/arm/kernel/signal.c:416 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 3 r3 [orig:199 <variable>.thread.address ] [199])
                        (reg/f:SI 1 r1 [200])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690958))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [orig:199 <variable>.thread.address ] [199])
        (expr_list:REG_DEAD (reg/f:SI 1 r1 [200])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 81 80 82 2 arch/arm/kernel/signal.c:417 discrim 4 (set (reg:SI 3 r3 [orig:201 <variable>.sig ] [201])
        (mem/s/j:SI (reg/v/f:SI 2 r2 [orig:150 set ] [150]) [0 <variable>.sig+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (reg/v/f:SI 2 r2 [orig:150 set ] [150]) [0 <variable>.sig+0 S4 A32])
        (nil)))

(insn 82 81 83 2 arch/arm/kernel/signal.c:417 discrim 4 (set (reg/f:SI 1 r1 [202])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn:TI 83 82 86 2 arch/arm/kernel/signal.c:417 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 3 r3 [orig:201 <variable>.sig ] [201])
                        (reg/f:SI 1 r1 [202])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690963))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [orig:201 <variable>.sig ] [201])
        (expr_list:REG_DEAD (reg/f:SI 1 r1 [202])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 86 83 85 2 arch/arm/kernel/signal.c:419 (set (reg:SI 1 r1)
        (reg/v/f:SI 2 r2 [orig:150 set ] [150])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:150 set ] [150])
        (nil)))

(insn 85 86 87 2 arch/arm/kernel/signal.c:419 (set (reg:SI 0 r0)
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 104 [0x68]))) 4 {*arm_addsi3} (nil))

(insn:TI 87 85 176 2 arch/arm/kernel/signal.c:419 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(note 176 87 92 2 ( set (nil)) NOTE_INSN_VAR_LOCATION)

(insn 92 176 177 2 arch/arm/kernel/signal.c:421 (set (reg/v/f:SI 7 r7 [orig:144 aux ] [144])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 232 [0xe8]))) 4 {*arm_addsi3} (nil))

(note 177 92 88 2 ( aux (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:144 aux ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 88 177 93 2 arch/arm/kernel/signal.c:419 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn:TI 93 88 178 2 arch/arm/kernel/signal.c:431 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                        (reg:SI 0 r0))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 4 r4 [orig:143 err ] [143])
                (ior:SI (reg/v:SI 4 r4 [orig:134 err.382 ] [134])
                    (reg:SI 0 r0)))
        ]) 91 {*iorsi3_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 178 93 94 2 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:143 err ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 94 178 95 2 arch/arm/kernel/signal.c:431 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 132)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  2 [39.0%]  (fallthru)
(note 95 94 107 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 107 95 108 3 NOTE_INSN_DELETED)

(note 108 107 113 3 NOTE_INSN_DELETED)

(note 113 108 99 3 NOTE_INSN_DELETED)

(insn:TI 99 113 100 3 arch/arm/kernel/signal.c:188 (set (reg:SI 0 r0)
        (reg:SI 6 r6 [186])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 100 99 101 3 arch/arm/kernel/signal.c:188 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_sync_hwstate") [flags 0x41] <function_decl 0x10b07680 vfp_sync_hwstate>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 101 100 103 3 arch/arm/kernel/signal.c:189 discrim 4 (set (reg:SI 3 r3 [205])
        (const_int 1447448577 [0x56465001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1447448577 [0x56465001])
        (nil)))

(insn:TI 103 101 180 3 arch/arm/kernel/signal.c:189 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:138 err ] [138])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 3 r3 [205])
                        (reg/v/f:SI 7 r7 [orig:144 aux ] [144])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:138 err ] [138])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690973))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [205])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 180 103 179 3 ( err (nil)) NOTE_INSN_VAR_LOCATION)

(note 179 180 159 3 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:138 err ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 159 179 105 3 arch/arm/kernel/signal.c:190 discrim 4 (set (reg:SI 3 r3 [207])
        (const_int 288 [0x120])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 288 [0x120])
        (nil)))

(insn 105 159 106 3 arch/arm/kernel/signal.c:190 discrim 4 (set (reg/f:SI 2 r2 [208])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 236 [0xec]))) 4 {*arm_addsi3} (nil))

(insn:TI 106 105 111 3 arch/arm/kernel/signal.c:190 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:138 err ] [138])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 3 r3 [207])
                        (reg/f:SI 2 r2 [208])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:138 err ] [138])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690978))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [207])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [208])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 111 106 109 3 arch/arm/kernel/signal.c:196 (set (reg:SI 2 r2)
        (const_int 256 [0x100])) 167 {*arm_movsi_insn} (nil))

(insn 109 111 110 3 arch/arm/kernel/signal.c:196 (set (reg:SI 0 r0)
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 240 [0xf0]))) 4 {*arm_addsi3} (nil))

(insn:TI 110 109 112 3 arch/arm/kernel/signal.c:196 (set (reg:SI 1 r1)
        (plus:SI (reg:SI 6 r6 [186])
            (const_int 432 [0x1b0]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 112 110 116 3 arch/arm/kernel/signal.c:196 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 116 112 117 3 arch/arm/kernel/signal.c:201 discrim 4 (set (reg:SI 3 r3 [orig:211 <variable>.vfpstate.hard.fpscr ] [211])
        (mem/s/j:SI (plus:SI (reg:SI 6 r6 [186])
                (const_int 692 [0x2b4])) [0 <variable>.vfpstate.hard.fpscr+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg:SI 6 r6 [186])
                (const_int 692 [0x2b4])) [0 <variable>.vfpstate.hard.fpscr+0 S4 A32])
        (nil)))

(insn:TI 117 116 114 3 arch/arm/kernel/signal.c:201 discrim 4 (set (reg/f:SI 2 r2 [212])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 496 [0x1f0]))) 4 {*arm_addsi3} (nil))

(insn:TI 114 117 181 3 arch/arm/kernel/signal.c:196 (set (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
        (ior:SI (reg/v:SI 4 r4 [orig:138 err ] [138])
            (reg:SI 0 r0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 181 114 118 3 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 118 181 119 3 arch/arm/kernel/signal.c:201 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 3 r3 [orig:211 <variable>.vfpstate.hard.fpscr ] [211])
                        (reg/f:SI 2 r2 [212])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690983))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [orig:211 <variable>.vfpstate.hard.fpscr ] [211])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [212])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 119 118 120 3 arch/arm/kernel/signal.c:206 discrim 4 (set (reg:SI 3 r3 [orig:213 <variable>.vfpstate.hard.fpexc ] [213])
        (mem/s/j:SI (plus:SI (reg:SI 6 r6 [186])
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg:SI 6 r6 [186])
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])
        (nil)))

(insn 120 119 121 3 arch/arm/kernel/signal.c:206 discrim 4 (set (reg/f:SI 2 r2 [214])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 504 [0x1f8]))) 4 {*arm_addsi3} (nil))

(insn:TI 121 120 122 3 arch/arm/kernel/signal.c:206 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 3 r3 [orig:213 <variable>.vfpstate.hard.fpexc ] [213])
                        (reg/f:SI 2 r2 [214])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690988))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [orig:213 <variable>.vfpstate.hard.fpexc ] [213])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [214])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 122 121 123 3 arch/arm/kernel/signal.c:207 discrim 4 (set (reg:SI 3 r3 [orig:215 <variable>.vfpstate.hard.fpinst ] [215])
        (mem/s/j:SI (plus:SI (reg:SI 6 r6 [186])
                (const_int 696 [0x2b8])) [0 <variable>.vfpstate.hard.fpinst+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg:SI 6 r6 [186])
                (const_int 696 [0x2b8])) [0 <variable>.vfpstate.hard.fpinst+0 S4 A64])
        (nil)))

(insn 123 122 124 3 arch/arm/kernel/signal.c:207 discrim 4 (set (reg/f:SI 2 r2 [216])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 508 [0x1fc]))) 4 {*arm_addsi3} (nil))

(insn:TI 124 123 125 3 arch/arm/kernel/signal.c:207 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 3 r3 [orig:215 <variable>.vfpstate.hard.fpinst ] [215])
                        (reg/f:SI 2 r2 [216])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690993))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [orig:215 <variable>.vfpstate.hard.fpinst ] [215])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [216])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn:TI 125 124 126 3 arch/arm/kernel/signal.c:208 discrim 4 (set (reg:SI 3 r3 [orig:217 <variable>.vfpstate.hard.fpinst2 ] [217])
        (mem/s/j:SI (plus:SI (reg:SI 6 r6 [186])
                (const_int 700 [0x2bc])) [0 <variable>.vfpstate.hard.fpinst2+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 182 3 arch/arm/kernel/signal.c:208 discrim 4 (set (reg/f:SI 5 r5 [218])
        (plus:SI (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
            (const_int 512 [0x200]))) 4 {*arm_addsi3} (nil))

(note 182 126 127 3 ( sf (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 127 182 128 3 arch/arm/kernel/signal.c:208 discrim 4 (parallel [
            (set (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 3 r3 [orig:217 <variable>.vfpstate.hard.fpinst2 ] [217])
                        (reg/f:SI 5 r5 [218])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690998))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [orig:217 <variable>.vfpstate.hard.fpinst2 ] [217])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn:TI 128 127 152 3 arch/arm/kernel/signal.c:210 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:133 err.383 ] [133])
        (nil)))

(insn:TI 152 128 183 3 arch/arm/kernel/signal.c:210 discrim 1 (set (reg/v:SI 4 r4 [orig:143 err ] [143])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 0 [0x0])
            (const_int -14 [0xfffffffffffffff2]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

(note 183 152 184 4 ( err (nil)) NOTE_INSN_VAR_LOCATION)

(note 184 183 185 4 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:143 err ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 185 184 132 4 ( sf (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:148 sf ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 7 [r7] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 7 [r7]
;; live  kill	 24 [cc]

;; Pred edge  2 [61.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 132 185 133 4 17 "" [1 uses])

(note 133 132 136 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 136 133 135 4 NOTE_INSN_DELETED)

(insn:TI 135 136 186 4 arch/arm/kernel/signal.c:434 discrim 4 (set (reg/f:SI 7 r7 [220])
        (plus:SI (reg/v/f:SI 7 r7 [orig:144 aux ] [144])
            (const_int 288 [0x120]))) 4 {*arm_addsi3} (nil))

(note 186 135 157 4 ( aux (nil)) NOTE_INSN_VAR_LOCATION)

(insn 157 186 134 4 arch/arm/kernel/signal.c:437 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:143 err ] [143])) 167 {*arm_movsi_insn} (nil))

(insn:TI 134 157 141 4 arch/arm/kernel/signal.c:434 discrim 4 (set (reg:SI 3 r3 [219])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 141 134 147 4 arch/arm/kernel/signal.c:437 (parallel [
            (set (reg/i:SI 0 r0)
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 3 r3 [219])
                        (reg/f:SI 7 r7 [220])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/i:SI 0 r0)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690968))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [219])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 147 141 165 4 arch/arm/kernel/signal.c:437 (use (reg/i:SI 0 r0)) -1 (nil))

(note 165 147 166 4 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 166 165 167 4 arch/arm/kernel/signal.c:437 (return) 260 {return} (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 167 166 158)

(note 158 167 160 NOTE_INSN_DELETED)

(note 160 158 0 NOTE_INSN_DELETED)


;; Function do_signal (do_signal)[0:1452]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: regs+0
Reg 1: syscall+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])
  name: syscall
    offset 0
      (reg:SI 1 r1 [ syscall ])

OUT:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 7: syscall+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
      (reg:SI 0 r0 [ regs ])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
      (reg:SI 1 r1 [ syscall ])


Basic block 3:
IN:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 7: syscall+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
      (reg:SI 0 r0 [ regs ])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
      (reg:SI 1 r1 [ syscall ])

OUT:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
      (reg:SI 0 r0 [ regs ])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 4:
IN:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
      (reg:SI 0 r0 [ regs ])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 5:
IN:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 6:
IN:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 7:
IN:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 8:
IN:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 9:
IN:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 10:
IN:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 11:
IN:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 12:
IN:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:213 regs ] [213])
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg:SI 1 r1 [orig:214 syscall ] [214])
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 13:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 14:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 15:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 16:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 17:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 18:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 19:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 20:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 21:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 22:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 23:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 24:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 25:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0 sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: sp
    offset 0
      (reg/v:SI 5 r5 [orig:158 sp ] [158])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 26:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0 sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: sp
    offset 0
      (reg/v:SI 5 r5 [orig:158 sp ] [158])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0 sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: sp
    offset 0
      (reg/v:SI 5 r5 [orig:158 sp ] [158])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 27:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0 sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: sp
    offset 0
      (reg/v:SI 5 r5 [orig:158 sp ] [158])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 2: roksum+0
Reg 3: flag+0
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:161 roksum ] [161])
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:160 flag ] [160])


Basic block 28:
IN:
Stack adjustment: 216
Reg 2: roksum+0
Reg 3: flag+0
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:161 roksum ] [161])
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:160 flag ] [160])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:169 err ] [169])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])


Basic block 29:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:169 err ] [169])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:169 err ] [169])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])


Basic block 30:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:169 err ] [169])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:169 err ] [169])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])


Basic block 31:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:169 err ] [169])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])

OUT:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])


Basic block 32:
IN:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])


Basic block 33:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 34:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 35:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 36:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 37:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 3: roksum+0
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: flag+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:180 roksum ] [180])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])


Basic block 38:
IN:
Stack adjustment: 216
Reg 3: roksum+0
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: flag+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:180 roksum ] [180])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])

OUT:
Stack adjustment: 216
Reg 3: roksum+0
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: flag+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:180 roksum ] [180])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])


Basic block 39:
IN:
Stack adjustment: 216
Reg 3: roksum+0
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: flag+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:180 roksum ] [180])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])

OUT:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])


Basic block 40:
IN:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])


Basic block 41:
IN:
Stack adjustment: 216
Reg 2: roksum+0
Reg 3: roksum+0 flag+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: flag+0 restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:161 roksum ] [161])
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:160 flag ] [160])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:180 roksum ] [180])

OUT:
Stack adjustment: 216
Reg 0: ret+0
Reg 2: roksum+0
Reg 3: flag+0 roksum+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:161 roksum ] [161])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:160 flag ] [160])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:180 roksum ] [180])


Basic block 42:
IN:
Stack adjustment: 216
Reg 0: ret+0
Reg 2: roksum+0
Reg 3: roksum+0 flag+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:161 roksum ] [161])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:160 flag ] [160])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:180 roksum ] [180])

OUT:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])


Basic block 43:
IN:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 0: ret+0
Reg 3: mode+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:192 mode ] [192])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])


Basic block 44:
IN:
Stack adjustment: 216
Reg 0: ret+0
Reg 3: mode+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:192 mode ] [192])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])

OUT:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])


Basic block 45:
IN:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])

OUT:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])


Basic block 46:
IN:
Stack adjustment: 216
Reg 0: ret+0
Reg 3: mode+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:192 mode ] [192])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])

OUT:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])


Basic block 47:
IN:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])

OUT:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])


Basic block 48:
IN:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])


Basic block 49:
IN:
Stack adjustment: 216
Reg 0: ret+0
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:148 ret ] [148])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])


Basic block 50:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])


Basic block 51:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])


Basic block 52:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: frame+0 frame+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])


Basic block 53:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 54:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 55:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 56:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 57:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 58:
IN:
Stack adjustment: 216
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 5: continue_addr+0
Reg 6: retval+0
Reg 7: syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 59:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0 sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: sp
    offset 0
      (reg/v:SI 5 r5 [orig:158 sp ] [158])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: sp
    offset 0
      (reg/v:SI 5 r5 [orig:158 sp ] [158])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 60:
IN:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: sp
    offset 0
      (reg:SI 5 r5 [orig:409 sp ] [409])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])

OUT:
Stack adjustment: 216
Reg 4: regs+0
Reg 5: sp+0
Reg 6: tsk+0
Reg 7: oldset+0
Reg 8: signr+0
Reg 10: restart_addr+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: sp
    offset 0
      (reg/v:SI 5 r5 [orig:177 sp ] [177])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])


Basic block 61:
IN:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: continue_addr+0 frame+0 frame+0
Reg 6: retval+0 tsk+0
Reg 7: syscall+0 oldset+0
Reg 8: signr+0
Reg 10: err+0 flag+0 restart_addr+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
      (reg:SI 0 r0 [ regs ])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
      (reg:SI 1 r1 [ syscall ])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])

OUT:
Stack adjustment: 216
Reg 0: regs+0
Reg 1: syscall+0
Reg 4: regs+0
Reg 5: frame+0 frame+0 continue_addr+0
Reg 6: tsk+0 retval+0
Reg 7: oldset+0 syscall+0
Reg 8: signr+0
Reg 10: restart_addr+0 flag+0 err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
      (reg:SI 0 r0 [ regs ])
  name: tsk
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
  name: retval
    offset 0
      (reg/v:SI 6 r6 [orig:210 retval ] [210])
  name: continue_addr
    offset 0
      (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
  name: restart_addr
    offset 0
      (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
  name: signr
    offset 0
      (reg/v:SI 8 r8 [orig:207 signr ] [207])
  name: err
    offset 0
      (reg/v:SI 10 sl [orig:188 err ] [188])
  name: frame
    offset 0
      (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
  name: syscall
    offset 0
      (reg/v:SI 7 r7 [orig:214 syscall ] [214])
      (reg:SI 1 r1 [ syscall ])
  name: oldset
    offset 0
      (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
  name: flag
    offset 0
      (reg/v:SI 10 sl [orig:179 flag ] [179])


62 basic blocks, 101 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(9){ }d-1(10){ }d-1(11){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 7 [r7] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	

Successors:  61 [39.0%]  3 [61.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  2 [61.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 5 [r5] 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6] 10 [sl] 24 [cc]
;; live  kill	

Successors:  10 [50.0%]  4 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 5 [r5] 6 [r6] 10 [sl] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6] 10 [sl] 24 [cc]
;; live  kill	

Successors:  8 [29.0%]  5 [71.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 24 [cc]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 24 [cc]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 2166, maybe hot.
Predecessors:  4 [71.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 24 [cc]
;; lr  use 	 13 [sp] 24 [cc]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 24 [cc]
;; live  gen 	
;; live  kill	

Successors:  10 [50.0%]  6 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 1083, maybe hot.
Predecessors:  5 [50.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  9 [50.0%]  7 [50.0%]  (fallthru)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 542, maybe hot.
Predecessors:  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}

Successors:  10 [100.0%] 


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 1017, maybe hot.
Predecessors:  4 [29.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  9 [100.0%]  (fallthru)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

Invalid sum of incoming frequencies 885, should be 1017

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 2034, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 6 [50.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	

Successors:  10 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

Invalid sum of incoming frequencies 1559, should be 2034

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  5 [50.0%]  9 [100.0%]  (fallthru) 3 [50.0%]  7 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

Successors:  11 [29.0%]  (fallthru) 12 [71.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

Invalid sum of incoming frequencies 6709, should be 6100

Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 1769, maybe hot.
Predecessors:  10 [29.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	 14 [lr]

Successors:  53 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 4331, maybe hot.
Predecessors:  10 [71.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 8 [r8] 24 [cc]
;; live  kill	 14 [lr]

Successors:  13 [73.0%]  (fallthru) 53 [27.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 1291, maybe hot.
Predecessors:  12 [73.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  14 [28.0%]  (fallthru) 18 [72.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

Invalid sum of incoming frequencies 3162, should be 1291

Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 362, maybe hot.
Predecessors:  13 [28.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  17 [28.0%]  15 [72.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 260, maybe hot.
Predecessors:  14 [72.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  16 [28.0%]  (fallthru) 18 [72.0%] 
;; lr  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 73, maybe hot.
Predecessors:  15 [28.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  17 [50.0%]  (fallthru) 18 [50.0%] 
;; lr  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 138, maybe hot.
Predecessors:  14 [28.0%]  16 [50.0%]  (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  18 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 1291, maybe hot.
Predecessors:  15 [72.0%]  13 [72.0%]  17 [100.0%]  (fallthru) 16 [50.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 6 [r6] 7 [r7] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 6 [r6] 7 [r7] 12 [ip] 24 [cc]
;; live  kill	

Successors:  19 [50.0%]  (fallthru) 21 [50.0%] 
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  18 [50.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  20 [85.0%]  (fallthru) 21 [15.0%] 
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 549, maybe hot.
Predecessors:  19 [85.0%]  (fallthru)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 8 [r8] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  21 [15.0%]  (fallthru) 22 [85.0%] 
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 825, maybe hot.
Predecessors:  18 [50.0%]  19 [15.0%]  20 [15.0%]  (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	

Successors:  22 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 1291, maybe hot.
Predecessors:  21 [100.0%]  (fallthru) 20 [85.0%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

Successors:  23 [50.0%]  (fallthru) 33 [50.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  22 [50.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  24 [50.0%]  (fallthru) 27 [50.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 323, maybe hot.
Predecessors:  23 [50.0%]  (fallthru)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	

Successors:  25 [50.0%]  (fallthru) 27 [50.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 161, maybe hot.
Predecessors:  24 [50.0%]  (fallthru)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  26 [50.0%]  (fallthru) 59 [50.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  25 [50.0%]  (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  27 [50.0%]  (fallthru) 59 [50.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  23 [50.0%]  26 [50.0%]  (fallthru) 24 [50.0%]  59 [100.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 9 [r9] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 9 [r9] 24 [cc]
;; live  kill	 24 [cc]

Successors:  41 [30.2%]  28 [69.8%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 451, maybe hot.
Predecessors:  27 [69.8%]  (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 10 [sl] 11 [fp] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 10 [sl] 11 [fp] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

Successors:  31 [50.0%]  29 [50.0%]  (fallthru)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 225, maybe hot.
Predecessors:  28 [50.0%]  (fallthru)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  30 [50.0%]  (fallthru) 31 [50.0%] 
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 113, maybe hot.
Predecessors:  29 [50.0%]  (fallthru)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 11 [fp] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  gen 	 11 [fp]
;; live  kill	 24 [cc]

Successors:  31 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 451, maybe hot.
Predecessors:  30 [100.0%]  (fallthru) 28 [50.0%]  29 [50.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 9 [r9] 10 [sl] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 9 [r9] 10 [sl] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

Successors:  32 [29.0%]  (fallthru) 42 [71.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 131, maybe hot.
Predecessors:  31 [29.0%]  (fallthru)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

Successors:  42 [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 33 , prev 32, next 34, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  22 [50.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  34 [50.0%]  (fallthru) 37 [50.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]


Basic block 34 , prev 33, next 35, loop_depth 0, count 0, freq 323, maybe hot.
Predecessors:  33 [50.0%]  (fallthru)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

Successors:  35 [50.0%]  (fallthru) 37 [50.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]


Basic block 35 , prev 34, next 36, loop_depth 0, count 0, freq 161, maybe hot.
Predecessors:  34 [50.0%]  (fallthru)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  36 [50.0%]  (fallthru) 60 [50.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]


Basic block 36 , prev 35, next 37, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  35 [50.0%]  (fallthru)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  37 [50.0%]  (fallthru) 60 [50.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]


Basic block 37 , prev 36, next 38, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  33 [50.0%]  36 [50.0%]  (fallthru) 34 [50.0%]  60 [100.0%] 
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5] 10 [sl] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 5 [r5] 10 [sl] 12 [ip] 24 [cc]
;; live  kill	 24 [cc]

Successors:  41 [50.0%]  38 [50.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 38 , prev 37, next 39, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  37 [50.0%]  (fallthru)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  41 [30.2%]  39 [69.8%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

Invalid sum of incoming frequencies 323, should be 646

Basic block 39 , prev 38, next 40, loop_depth 0, count 0, freq 451, maybe hot.
Predecessors:  38 [69.8%]  (fallthru)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 7 [r7] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 10 [sl] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 10 [sl] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

Successors:  40 [29.0%]  (fallthru) 42 [71.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 40 , prev 39, next 41, loop_depth 0, count 0, freq 131, maybe hot.
Predecessors:  39 [29.0%]  (fallthru)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]

Successors:  42 [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 41 , prev 40, next 42, loop_depth 0, count 0, freq 295, maybe hot.
Predecessors:  27 [30.2%]  38 [30.2%]  37 [50.0%] 
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  42 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

Invalid sum of incoming frequencies 713, should be 295

Basic block 42 , prev 41, next 43, loop_depth 0, count 0, freq 1291, maybe hot.
Predecessors:  41 [100.0%]  (fallthru) 31 [71.0%]  32 [100.0%]  39 [71.0%]  40 [100.0%] 
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

Successors:  43 [50.0%]  (fallthru) 45 [50.0%] 
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 43 , prev 42, next 44, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  42 [50.0%]  (fallthru)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  46 [28.0%]  44 [72.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 44 , prev 43, next 45, loop_depth 0, count 0, freq 465, maybe hot.
Predecessors:  43 [72.0%]  (fallthru)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  46 [50.0%]  45 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 45 , prev 44, next 46, loop_depth 0, count 0, freq 878, maybe hot.
Predecessors:  42 [50.0%]  44 [50.0%]  (fallthru)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

Successors:  47 [100.0%] 
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 46 , prev 45, next 47, loop_depth 0, count 0, freq 413, maybe hot.
Predecessors:  43 [28.0%]  44 [50.0%] 
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  47 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 47 , prev 46, next 48, loop_depth 0, count 0, freq 1291, maybe hot.
Predecessors:  46 [100.0%]  (fallthru) 45 [100.0%] 
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 3 [r3]

Successors:  48 [50.0%]  (fallthru) 49 [50.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 48 , prev 47, next 49, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  47 [50.0%]  (fallthru)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

Successors:  61 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 49 , prev 48, next 50, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  47 [50.0%] 
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

Successors:  50 [50.0%]  (fallthru) 51 [50.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 50 , prev 49, next 51, loop_depth 0, count 0, freq 323, maybe hot.
Predecessors:  49 [50.0%]  (fallthru)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 8 [r8]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 8 [r8]
;; live  kill	

Successors:  51 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 51 , prev 50, next 52, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  49 [50.0%]  50 [100.0%]  (fallthru)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

Successors:  52 [29.0%]  (fallthru) 61 [71.0%] 
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 52 , prev 51, next 53, loop_depth 0, count 0, freq 228, maybe hot.
Predecessors:  51 [29.0%]  (fallthru)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  61 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 53 , prev 52, next 54, loop_depth 0, count 0, freq 4808, maybe hot.
Predecessors:  12 [27.0%]  11 [100.0%] 
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  54 [61.0%]  (fallthru) 61 [39.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

Invalid sum of incoming frequencies 2938, should be 4808

Basic block 54 , prev 53, next 55, loop_depth 0, count 0, freq 2933, maybe hot.
Predecessors:  53 [61.0%]  (fallthru)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  55 [28.0%]  (fallthru) 57 [72.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 55 , prev 54, next 56, loop_depth 0, count 0, freq 821, maybe hot.
Predecessors:  54 [28.0%]  (fallthru)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  56 [28.0%]  (fallthru) 57 [72.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 56 , prev 55, next 57, loop_depth 0, count 0, freq 230, maybe hot.
Predecessors:  55 [28.0%]  (fallthru)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

Successors:  57 [100.0%]  (fallthru)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 57 , prev 56, next 58, loop_depth 0, count 0, freq 2933, maybe hot.
Predecessors:  55 [72.0%]  54 [72.0%]  56 [100.0%]  (fallthru)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

Successors:  58 [39.0%]  (fallthru) 61 [61.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 58 , prev 57, next 59, loop_depth 0, count 0, freq 1143, maybe hot.
Predecessors:  57 [39.0%]  (fallthru)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

Successors:  61 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 59 , prev 58, next 60, loop_depth 0, count 0, freq 122, maybe hot.
Predecessors:  25 [50.0%]  26 [50.0%] 
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 12 [ip]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 12 [ip]
;; live  kill	

Successors:  27 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


Basic block 60 , prev 59, next 61, loop_depth 0, count 0, freq 122, maybe hot.
Predecessors:  35 [50.0%]  36 [50.0%] 
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5]
;; live  kill	

Successors:  37 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]


Basic block 61 , prev 60, next 1, loop_depth 0, count 0, freq 20000, maybe hot.
Predecessors:  52 [100.0%]  2 [39.0%]  57 [61.0%]  51 [71.0%]  48 [100.0%]  53 [39.0%]  58 [100.0%] 
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]

Invalid sum of incoming frequencies 10041, should be 20000

Basic block 1 , prev 61, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  61 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(9){ }u-1(10){ }u-1(11){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	

Invalid sum of incoming frequencies 20000, should be 10000



do_signal

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 10[sl] 11[fp] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={39d,35u} r1={37d,27u} r2={47d,37u} r3={93d,95u,1d} r4={4d,29u,7d} r5={15d,39u} r6={4d,17u,9d} r7={5d,9u} r8={5d,12u,2d} r9={4d,7u,1d} r10={11d,16u} r11={5d,9u} r12={23d,7u} r13={3d,113u,5d} r14={17d,2u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={68d,64u} r25={1d} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} 
;;    total ref usage 2684{2140d,518u,26e} in 327{311 regular + 16 call} insns.
(note 1 0 786 NOTE_INSN_DELETED)

(note 786 1 787 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 787 786 5 2 ( syscall (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ syscall ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 7 [r7] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 787 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 726 2 NOTE_INSN_DELETED)

(insn/f:TI 726 8 7 2 arch/arm/kernel/signal.c:661 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 7 r7)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -36 [0xffffffffffffffdc])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 5 r5))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 8 [0x8])) [0 S4 A32])
                            (reg:SI 6 r6))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 12 [0xc])) [0 S4 A32])
                            (reg:SI 7 r7))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 16 [0x10])) [0 S4 A32])
                            (reg:SI 8 r8))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 20 [0x14])) [0 S4 A32])
                            (reg:SI 9 r9))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 24 [0x18])) [0 S4 A32])
                            (reg:SI 10 sl))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 28 [0x1c])) [0 S4 A32])
                            (reg:SI 11 fp))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 32 [0x20])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(insn:TI 7 726 727 2 arch/arm/kernel/signal.c:673 (set (reg:SI 3 r3 [orig:212 D.25035 ] [212])
        (mem/s/j:SI (plus:SI (reg/f:SI 0 r0 [orig:213 regs ] [213])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn/f:TI 727 7 728 2 arch/arm/kernel/signal.c:661 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -180 [0xffffffffffffff4c]))) 4 {*arm_addsi3} (nil))

(note 728 727 2 2 NOTE_INSN_PROLOGUE_END)

(insn 2 728 9 2 arch/arm/kernel/signal.c:661 (set (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 9 2 3 2 arch/arm/kernel/signal.c:673 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:212 D.25035 ] [212])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 3 9 10 2 arch/arm/kernel/signal.c:661 (set (reg/v:SI 7 r7 [orig:214 syscall ] [214])
        (reg:SI 1 r1 [ syscall ])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 10 3 788 2 arch/arm/kernel/signal.c:673 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 61 3)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  61 [39.0%] 
;; Succ edge  3 [61.0%]  (fallthru)

(note 788 10 789 3 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 789 788 11 3 ( syscall (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:214 syscall ] [214])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 5 [r5] 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6] 10 [sl] 24 [cc]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 11 789 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 12 11 15 3 arch/arm/kernel/signal.c:679 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:214 syscall ] [214])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 15 12 790 3 arch/arm/kernel/signal.c:662 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
            (reg:SI 1 r1 [orig:214 syscall ] [214]))) 2345 {neon_vornv2di+78} (nil))

(note 790 15 16 3 ( restart_addr (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 16 790 791 3 arch/arm/kernel/signal.c:662 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
            (reg:SI 1 r1 [orig:214 syscall ] [214]))) 2345 {neon_vornv2di+78} (nil))

(note 791 16 17 3 ( continue_addr (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 17 791 792 3 arch/arm/kernel/signal.c:662 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:210 retval ] [210])
            (reg:SI 1 r1 [orig:214 syscall ] [214]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:214 syscall ] [214])
        (nil)))

(note 792 17 13 3 ( retval (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:210 retval ] [210])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 13 792 793 3 arch/arm/kernel/signal.c:679 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 10 4)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  10 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

(note 793 13 21 4 ( syscall (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [orig:214 syscall ] [214])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 5 [r5] 6 [r6] 10 [sl] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6] 10 [sl] 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 21 793 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 23 21 36 4 NOTE_INSN_DELETED)

(insn:TI 36 23 24 4 arch/arm/kernel/signal.c:682 (set (reg/v:SI 6 r6 [orig:210 retval ] [210])
        (mem/s/j:SI (reg/f:SI 0 r0 [orig:213 regs ] [213]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 36 635 4 arch/arm/kernel/signal.c:681 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:212 D.25035 ] [212])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:212 D.25035 ] [212])
        (nil)))

(insn:TI 635 24 794 4 arch/arm/kernel/signal.c:681 discrim 2 (set (reg:SI 10 sl [orig:211 iftmp.331 ] [211])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 794 635 22 4 ( restart_addr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 22 794 37 4 arch/arm/kernel/signal.c:680 (set (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
        (mem/s/j:SI (plus:SI (reg/f:SI 0 r0 [orig:213 regs ] [213])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 37 22 35 4 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 6 r6 [orig:210 retval ] [210])
            (const_int -516 [0xfffffffffffffdfc]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 35 37 795 4 arch/arm/kernel/signal.c:681 discrim 3 (set (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
        (minus:SI (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
            (reg:SI 10 sl [orig:211 iftmp.331 ] [211]))) 28 {*arm_subsi3_insn} (nil))

(note 795 35 38 4 ( restart_addr (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 38 795 796 4 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 4 -> ( 8 5)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 24 [cc]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 24 [cc]


;; Succ edge  8 [29.0%] 
;; Succ edge  5 [71.0%]  (fallthru)

(note 796 38 618 5 ( regs (expr_list:REG_DEP_TRUE (reg/f:SI 0 r0 [orig:213 regs ] [213])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 24 [cc]
;; lr  use 	 13 [sp] 24 [cc]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 24 [cc]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [71.0%]  (fallthru)
(note 618 796 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 40 618 619 5 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 10 6)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  10 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 619 40 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 41 619 42 6 arch/arm/kernel/signal.c:688 (set (reg:SI 3 r3 [218])
        (plus:SI (reg/v:SI 6 r6 [orig:210 retval ] [210])
            (const_int 512 [0x200]))) 4 {*arm_addsi3} (nil))

(insn:TI 42 41 43 6 arch/arm/kernel/signal.c:688 (set (reg:SI 3 r3 [217])
        (plus:SI (reg:SI 3 r3 [218])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 6 r6 [orig:210 retval ] [210])
            (const_int 514 [0x202]))
        (nil)))

(insn:TI 43 42 53 6 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [217])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(insn 53 43 51 6 arch/arm/kernel/signal.c:693 (cond_exec (leu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (plus:SI (reg/f:SI 0 r0 [orig:213 regs ] [213])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
            (reg/v:SI 10 sl [orig:208 restart_addr ] [208]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:213 regs ] [213])
        (nil)))

(insn:TI 51 53 44 6 arch/arm/kernel/signal.c:692 (cond_exec (leu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [orig:219 <variable>.uregs+68 ] [219])
            (mem/s/j:SI (plus:SI (reg/f:SI 0 r0 [orig:213 regs ] [213])
                    (const_int 68 [0x44])) [0 <variable>.uregs+68 S4 A32]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 68 [0x44])) [0 <variable>.uregs+68 S4 A32])
        (nil)))

(jump_insn 44 51 765 6 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 734)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 9 7)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  9 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}

;; Pred edge  6 [50.0%]  (fallthru)
(note 765 44 766 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn 766 765 767 7 (set (pc)
        (label_ref 60)) -1 (nil))
;; End of basic block 7 -> ( 10)


;; Succ edge  10 [100.0%] 

(barrier 767 766 56)

;; Start of basic block ( 4) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  4 [29.0%] 
(code_label 56 767 57 8 27 "" [1 uses])

(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 58 57 734 8 arch/arm/kernel/signal.c:696 (set (reg:SI 3 r3 [220])
        (const_int -4 [0xfffffffffffffffc])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -4 [0xfffffffffffffffc])
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 6) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
(code_label 734 58 732 9 58 "" [1 uses])

(note 732 734 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 59 732 60 9 arch/arm/kernel/signal.c:696 (set (mem/s/j:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 3 r3 [220])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [220])
        (nil)))
;; End of basic block 9 -> ( 10)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 5 9 3 7) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  3 [50.0%] 
;; Pred edge  7 [100.0%] 
(code_label 60 59 61 10 24 "" [3 uses])

(note 61 60 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 63 61 68 10 NOTE_INSN_DELETED)

(note 68 63 707 10 NOTE_INSN_DELETED)

(insn:TI 707 68 696 10 include/linux/thread_info.h:84 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 696 707 697 10 include/linux/thread_info.h:84 (set (reg:SI 3 r3 [221])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 697 696 65 10 include/linux/thread_info.h:84 (set (reg:SI 3 r3 [221])
        (and:SI (reg:SI 3 r3 [221])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 65 697 66 10 include/linux/thread_info.h:84 (set (reg/f:SI 3 r3 [orig:223 <variable>.task ] [223])
        (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [221])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 66 65 67 10 include/linux/thread_info.h:84 (set (reg/f:SI 3 r3 [orig:205 D.25743 ] [205])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 3 r3 [orig:223 <variable>.task ] [223])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 67 66 69 10 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 3 r3 [orig:204 D.25746 ] [204])
        (mem/v:SI (reg/f:SI 3 r3 [orig:205 D.25743 ] [205]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 69 67 70 10 include/linux/freezer.h:56 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 3 r3 [orig:204 D.25746 ] [204])
                        (const_int 524288 [0x80000]))
                    (const_int 0 [0x0])))
            (set (reg:SI 3 r3 [224])
                (and:SI (reg:SI 3 r3 [orig:204 D.25746 ] [204])
                    (const_int 524288 [0x80000])))
        ]) 69 {*andsi3_compare0} (nil))

(jump_insn:TI 70 69 71 10 include/linux/freezer.h:56 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  11 [29.0%]  (fallthru)
;; Succ edge  12 [71.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  10 [29.0%]  (fallthru)
(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 72 71 798 11 include/linux/freezer.h:57 (parallel [
            (call (mem:SI (symbol_ref:SI ("refrigerator") [flags 0x41] <function_decl 0x10f34f80 refrigerator>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(note 798 72 797 11 ( syscall (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:214 syscall ] [214])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 797 798 768 11 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 768 797 769 11 (set (pc)
        (label_ref 523)) -1 (nil))
;; End of basic block 11 -> ( 53)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  53 [100.0%] 

(barrier 769 768 799)

(note 799 769 800 12 ( regs (expr_list:REG_DEP_TRUE (reg/f:SI 0 r0 [orig:213 regs ] [213])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 800 799 75 12 ( syscall (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [orig:214 syscall ] [214])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 8 [r8] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  10 [71.0%] 
(code_label 75 800 76 12 29 "" [1 uses])

(note 76 75 77 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 77 76 78 12 NOTE_INSN_DELETED)

(note 78 77 84 12 NOTE_INSN_DELETED)

(note 84 78 79 12 NOTE_INSN_DELETED)

(insn:TI 79 84 801 12 arch/arm/kernel/signal.c:708 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(note 801 79 80 12 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 80 801 802 12 arch/arm/kernel/signal.c:708 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 144 [0x90]))) 4 {*arm_addsi3} (nil))

(note 802 80 81 12 ( syscall (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:214 syscall ] [214])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 81 802 83 12 arch/arm/kernel/signal.c:708 (set (reg:SI 2 r2)
        (reg/v/f:SI 4 r4 [orig:213 regs ] [213])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 83 81 85 12 arch/arm/kernel/signal.c:708 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_signal_to_deliver") [flags 0x41] <function_decl 0x10a8d580 get_signal_to_deliver>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn:TI 85 83 803 12 arch/arm/kernel/signal.c:709 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v:SI 8 r8 [orig:207 signr ] [207])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 803 85 86 12 ( signr (expr_list:REG_DEP_TRUE (reg/v:SI 8 r8 [orig:207 signr ] [207])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 86 803 87 12 arch/arm/kernel/signal.c:709 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 523)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
            (nil))))
;; End of basic block 12 -> ( 13 53)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  13 [73.0%]  (fallthru)
;; Succ edge  53 [27.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  12 [73.0%]  (fallthru)
(note 87 86 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 88 87 89 13 arch/arm/kernel/signal.c:717 (set (reg:SI 3 r3 [orig:227 <variable>.uregs+60 ] [227])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (nil)))

(insn:TI 89 88 90 13 arch/arm/kernel/signal.c:717 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:227 <variable>.uregs+60 ] [227])
            (reg/v:SI 10 sl [orig:208 restart_addr ] [208]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:227 <variable>.uregs+60 ] [227])
        (nil)))

(jump_insn:TI 90 89 91 13 arch/arm/kernel/signal.c:717 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 13 -> ( 14 18)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  14 [28.0%]  (fallthru)
;; Succ edge  18 [72.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  13 [28.0%]  (fallthru)
(note 91 90 92 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 92 91 93 14 arch/arm/kernel/signal.c:718 (set (reg:SI 3 r3 [228])
        (const_int -514 [0xfffffffffffffdfe])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -514 [0xfffffffffffffdfe])
        (nil)))

(insn:TI 93 92 94 14 arch/arm/kernel/signal.c:718 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 6 r6 [orig:210 retval ] [210])
            (reg:SI 3 r3 [228]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [228])
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 6 r6 [orig:210 retval ] [210])
                (const_int -514 [0xfffffffffffffdfe]))
            (nil))))

(jump_insn:TI 94 93 95 14 arch/arm/kernel/signal.c:718 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 14 -> ( 17 15)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  17 [28.0%] 
;; Succ edge  15 [72.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [72.0%]  (fallthru)
(note 95 94 96 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 96 95 97 15 arch/arm/kernel/signal.c:718 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 6 r6 [orig:210 retval ] [210])
            (const_int -512 [0xfffffffffffffe00]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 6 r6 [orig:210 retval ] [210])
        (nil)))

(jump_insn:TI 97 96 98 15 arch/arm/kernel/signal.c:718 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 15 -> ( 16 18)
;; lr  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  16 [28.0%]  (fallthru)
;; Succ edge  18 [72.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  15 [28.0%]  (fallthru)
(note 98 97 100 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 100 98 99 16 NOTE_INSN_DELETED)

(insn:TI 99 100 101 16 arch/arm/kernel/signal.c:720 (set (reg:SI 3 r3 [orig:230 ka.sa.sa_flags ] [230])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [0 ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [0 ka.sa.sa_flags+0 S4 A32])
        (nil)))

(insn:TI 101 99 102 16 arch/arm/kernel/signal.c:720 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:230 ka.sa.sa_flags ] [230])
                (const_int 1 [0x1])
                (const_int 28 [0x1c]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:230 ka.sa.sa_flags ] [230])
        (nil)))

(jump_insn:TI 102 101 103 16 arch/arm/kernel/signal.c:720 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 14 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  14 [28.0%] 
;; Pred edge  16 [50.0%]  (fallthru)
(code_label 103 102 104 17 32 "" [1 uses])

(note 104 103 105 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 105 104 107 17 arch/arm/kernel/signal.c:721 (set (reg:SI 3 r3 [231])
        (const_int -4 [0xfffffffffffffffc])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -4 [0xfffffffffffffffc])
        (nil)))

(insn 107 105 106 17 arch/arm/kernel/signal.c:722 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
        (nil)))

(insn:TI 106 107 108 17 arch/arm/kernel/signal.c:721 (set (mem/s/j:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 3 r3 [231])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [231])
        (expr_list:REG_EQUAL (const_int -4 [0xfffffffffffffffc])
            (nil))))
;; End of basic block 17 -> ( 18)
;; lr  out 	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 15 13 17 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 6 [r6] 7 [r7] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 6 [r6] 7 [r7] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  15 [72.0%] 
;; Pred edge  13 [72.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [50.0%] 
(code_label 108 106 109 18 31 "" [3 uses])

(note 109 108 111 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 111 109 114 18 NOTE_INSN_DELETED)

(note 114 111 136 18 NOTE_INSN_DELETED)

(note 136 114 708 18 NOTE_INSN_DELETED)

(insn:TI 708 136 693 18 include/linux/thread_info.h:84 (set (reg:SI 12 ip)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 693 708 694 18 include/linux/thread_info.h:84 (set (reg/f:SI 3 r3 [orig:200 D.25774 ] [200])
        (and:SI (reg:SI 12 ip)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn:TI 694 693 113 18 include/linux/thread_info.h:84 (set (reg/f:SI 3 r3 [orig:200 D.25774 ] [200])
        (and:SI (reg/f:SI 3 r3 [orig:200 D.25774 ] [200])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 113 694 625 18 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 2 r2 [orig:201 D.25769 ] [201])
        (mem/v:SI (reg/f:SI 3 r3 [orig:200 D.25774 ] [200]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 625 113 804 18 (set (reg/f:SI 7 r7 [orig:408 <variable>.task ] [408])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 3 r3 [orig:200 D.25774 ] [200])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:200 D.25774 ] [200])
        (nil)))

(note 804 625 115 18 ( syscall (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 115 804 709 18 arch/arm/kernel/signal.c:726 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 2 r2 [orig:201 D.25769 ] [201])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:201 D.25769 ] [201])
        (nil)))

(insn 709 115 691 18 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 691 709 122 18 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 3 r3 [240])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn 122 691 805 18 arch/arm/kernel/signal.c:727 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
            (plus:SI (reg/f:SI 7 r7 [orig:408 <variable>.task ] [408])
                (const_int 960 [0x3c0])))) 2268 {neon_vornv2di+1} (nil))

(note 805 122 131 18 ( oldset (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 131 805 807 18 arch/arm/kernel/signal.c:729 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
            (plus:SI (reg/f:SI 7 r7 [orig:408 <variable>.task ] [408])
                (const_int 944 [0x3b0])))) 2268 {neon_vornv2di+1} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 807 131 806 18 ( oldset (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 806 807 692 18 ( oldset (nil)) NOTE_INSN_VAR_LOCATION)

(insn 692 806 139 18 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 3 r3 [240])
        (and:SI (reg:SI 3 r3 [240])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 139 692 138 18 arch/arm/kernel/signal.c:616 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 8 r8 [orig:207 signr ] [207])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 138 139 808 18 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
        (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [240])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 808 138 809 18 ( tsk (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 809 808 140 18 ( retval (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 140 809 141 18 arch/arm/kernel/signal.c:616 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 21)
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 141 140 144 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 144 141 145 19 arch/arm/kernel/signal.c:616 discrim 1 (set (reg/f:SI 3 r3 [orig:143 D.26019 ] [143])
        (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [240])
                (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 145 144 146 19 arch/arm/kernel/signal.c:616 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:143 D.26019 ] [143])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 146 145 147 19 arch/arm/kernel/signal.c:616 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  20 [85.0%]  (fallthru)
;; Succ edge  21 [15.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 8 [r8] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  19 [85.0%]  (fallthru)
(note 147 146 148 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 148 147 149 20 arch/arm/kernel/signal.c:616 discrim 2 (set (reg/f:SI 3 r3 [orig:144 D.26018 ] [144])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 3 r3 [orig:143 D.26019 ] [143])
                (const_int 16 [0x10])) [0 <variable>.signal_invmap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 149 148 152 20 arch/arm/kernel/signal.c:616 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:144 D.26018 ] [144])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 152 149 710 20 arch/arm/kernel/signal.c:617 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3)
            (mem:SI (plus:SI (mult:SI (reg/v:SI 8 r8 [orig:207 signr ] [207])
                        (const_int 4 [0x4]))
                    (reg/f:SI 3 r3 [orig:144 D.26018 ] [144])) [0 S4 A32]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 710 152 150 20 arch/arm/kernel/signal.c:617 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 12 [0xc])) [0 %sfp+-164 S4 A32])
            (reg:SI 3 r3))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(jump_insn 150 710 156 20 arch/arm/kernel/signal.c:616 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 159)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  21 [15.0%]  (fallthru)
;; Succ edge  22 [85.0%] 

;; Start of basic block ( 18 19 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  18 [50.0%] 
;; Pred edge  19 [15.0%] 
;; Pred edge  20 [15.0%]  (fallthru)
(code_label 156 150 157 21 35 "" [2 uses])

(note 157 156 158 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 158 157 159 21 arch/arm/kernel/signal.c:617 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 %sfp+-164 S4 A32])
        (reg/v:SI 8 r8 [orig:207 signr ] [207])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [85.0%] 
(code_label 159 158 160 22 36 "" [1 uses])

(note 160 159 162 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note 162 160 161 22 NOTE_INSN_DELETED)

(insn:TI 161 162 628 22 arch/arm/kernel/signal.c:622 (set (reg:SI 3 r3 [orig:146 D.26013 ] [146])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [0 ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [0 ka.sa.sa_flags+0 S4 A32])
        (nil)))

(insn:TI 628 161 810 22 (set (reg:SI 5 r5 [orig:409 sp ] [409])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 810 628 811 22 ( sp (expr_list:REG_DEP_TRUE (reg:SI 5 r5 [orig:409 sp ] [409])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 811 810 163 22 ( continue_addr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 163 811 631 22 arch/arm/kernel/signal.c:622 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:146 D.26013 ] [146])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 631 163 164 22 (set (reg:SI 3 r3 [410])
        (and:SI (reg:SI 3 r3 [orig:146 D.26013 ] [146])
            (const_int 134217728 [0x8000000]))) 67 {*arm_andsi3_insn} (nil))

(jump_insn:TI 164 631 165 22 arch/arm/kernel/signal.c:622 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 326)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 23 33)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 165 164 168 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 168 165 169 23 arch/arm/kernel/signal.c:448 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [410])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [410])
        (nil)))

(jump_insn:TI 169 168 170 23 arch/arm/kernel/signal.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 23 -> ( 24 27)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  24 [50.0%]  (fallthru)
;; Succ edge  27 [50.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  23 [50.0%]  (fallthru)
(note 170 169 172 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note 172 170 711 24 NOTE_INSN_DELETED)

(insn:TI 711 172 689 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 12 ip)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 689 711 690 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [246])
        (and:SI (reg:SI 12 ip)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn:TI 690 689 174 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [246])
        (and:SI (reg:SI 3 r3 [246])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 174 690 175 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 2 r2 [orig:248 <variable>.task ] [248])
        (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [246])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [246])
        (nil)))

(insn:TI 175 174 176 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [orig:249 <variable>.sas_ss_size ] [249])
        (mem/s/j:SI (plus:SI (reg/f:SI 2 r2 [orig:248 <variable>.task ] [248])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 176 175 177 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:249 <variable>.sas_ss_size ] [249])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 177 176 178 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24 -> ( 25 27)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  25 [50.0%]  (fallthru)
;; Succ edge  27 [50.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
(note 178 177 183 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 183 178 184 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 2 r2 [orig:253 <variable>.sas_ss_sp ] [253])
        (mem/s/j:SI (plus:SI (reg/f:SI 2 r2 [orig:248 <variable>.task ] [248])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 184 183 812 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:158 sp ] [158])
            (reg:SI 2 r2 [orig:253 <variable>.sas_ss_sp ] [253]))) 219 {*arm_cmpsi_insn} (nil))

(note 812 184 185 25 ( sp (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:158 sp ] [158])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 185 812 186 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 583)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 25 -> ( 26 59)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  26 [50.0%]  (fallthru)
;; Succ edge  59 [50.0%] 

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  25 [50.0%]  (fallthru)
(note 186 185 193 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 193 186 198 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 2 r2 [257])
        (minus:SI (reg/v:SI 5 r5 [orig:158 sp ] [158])
            (reg:SI 2 r2 [orig:253 <variable>.sas_ss_sp ] [253]))) 28 {*arm_subsi3_insn} (nil))

(insn:TI 198 193 199 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [257])
            (reg:SI 3 r3 [orig:249 <variable>.sas_ss_size ] [249]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:249 <variable>.sas_ss_size ] [249])
        (expr_list:REG_DEAD (reg:SI 2 r2 [257])
            (nil))))

(jump_insn:TI 199 198 200 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 583)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 59)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  59 [50.0%] 

;; Start of basic block ( 23 26 24 59) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 9 [r9] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 9 [r9] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  23 [50.0%] 
;; Pred edge  26 [50.0%]  (fallthru)
;; Pred edge  24 [50.0%] 
;; Pred edge  59 [100.0%] 
(code_label 200 199 201 27 38 "" [3 uses])

(note 201 200 205 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note 205 201 209 27 NOTE_INSN_DELETED)

(note 209 205 712 27 NOTE_INSN_DELETED)

(insn:TI 712 209 202 27 arch/arm/kernel/signal.c:459 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 202 712 813 27 arch/arm/kernel/signal.c:454 (set (reg:SI 5 r5 [263])
        (plus:SI (reg/v:SI 5 r5 [orig:158 sp ] [158])
            (const_int -880 [0xfffffffffffffc90]))) 4 {*arm_addsi3} (nil))

(note 813 202 814 27 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(note 814 813 687 27 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 687 814 203 27 arch/arm/kernel/signal.c:459 (set (reg:SI 9 r9 [264])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn 203 687 815 27 arch/arm/kernel/signal.c:454 (set (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
        (and:SI (reg:SI 5 r5 [263])
            (const_int -8 [0xfffffffffffffff8]))) 67 {*arm_andsi3_insn} (nil))

(note 815 203 688 27 ( frame (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 688 815 207 27 arch/arm/kernel/signal.c:459 (set (reg:SI 9 r9 [264])
        (and:SI (reg:SI 9 r9 [264])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 207 688 208 27 arch/arm/kernel/signal.c:459 (set (reg:SI 3 r3 [orig:266 <variable>.addr_limit ] [266])
        (mem/s/j:SI (plus:SI (reg:SI 9 r9 [264])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg:SI 9 r9 [264])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (nil)))

(insn:TI 208 207 817 27 arch/arm/kernel/signal.c:459 (parallel [
            (set (reg/v:SI 3 r3 [orig:160 flag ] [160])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
                        (const_int 880 [0x370])
                        (reg/v:SI 3 r3 [orig:160 flag ] [160])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (set (reg/v:SI 2 r2 [orig:161 roksum ] [161])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
                        (const_int 880 [0x370])
                        (reg/v:SI 3 r3 [orig:160 flag ] [160])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg/v:SI 2 r2 [orig:161 roksum ] [161])
            (nil))))

(note 817 208 816 27 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:161 roksum ] [161])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 816 817 723 27 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:160 flag ] [160])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 723 816 724 27 arch/arm/kernel/signal.c:460 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:160 flag ] [160])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:160 flag ] [160])
        (nil)))

(insn:TI 724 723 216 27 arch/arm/kernel/signal.c:460 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn:TI 216 724 217 27 arch/arm/kernel/signal.c:569 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 217 216 218 27 arch/arm/kernel/signal.c:569 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 27 -> ( 41 28)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  41 [30.2%] 
;; Succ edge  28 [69.8%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 10 [sl] 11 [fp] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 10 [sl] 11 [fp] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  27 [69.8%]  (fallthru)
(note 218 217 220 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(note 220 218 224 28 NOTE_INSN_DELETED)

(note 224 220 231 28 NOTE_INSN_DELETED)

(note 231 224 221 28 NOTE_INSN_DELETED)

(insn:TI 221 231 222 28 arch/arm/kernel/signal.c:572 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:159 frame ] [159])) 167 {*arm_movsi_insn} (nil))

(insn 222 221 223 28 arch/arm/kernel/signal.c:572 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 223 222 819 28 arch/arm/kernel/signal.c:572 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("copy_siginfo_to_user") [flags 0x41] <function_decl 0x512b7280 copy_siginfo_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 819 223 818 28 ( roksum (nil)) NOTE_INSN_VAR_LOCATION)

(note 818 819 225 28 ( flag (nil)) NOTE_INSN_VAR_LOCATION)

(insn 225 818 226 28 arch/arm/kernel/signal.c:574 discrim 4 (set (reg:SI 11 fp [268])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 226 225 699 28 arch/arm/kernel/signal.c:574 discrim 4 (set (reg/f:SI 3 r3 [269])
        (plus:SI (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
            (const_int 128 [0x80]))) 4 {*arm_addsi3} (nil))

(insn:TI 699 226 820 28 arch/arm/kernel/signal.c:574 discrim 4 (set (reg/v:SI 10 sl [orig:169 err ] [169])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 820 699 821 28 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:169 err ] [169])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 821 820 227 28 ( restart_addr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 227 821 229 28 arch/arm/kernel/signal.c:574 discrim 4 (parallel [
            (set (reg/v:SI 10 sl [orig:169 err ] [169])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 11 fp [268])
                        (reg/f:SI 3 r3 [269])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 10 sl [orig:169 err ] [169])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690844))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [269])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn:TI 229 227 230 28 arch/arm/kernel/signal.c:575 discrim 4 (set (reg/f:SI 3 r3 [271])
        (plus:SI (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
            (const_int 132 [0x84]))) 4 {*arm_addsi3} (nil))

(insn:TI 230 229 233 28 arch/arm/kernel/signal.c:575 discrim 4 (parallel [
            (set (reg/v:SI 10 sl [orig:169 err ] [169])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 11 fp [268])
                        (reg/f:SI 3 r3 [271])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 10 sl [orig:169 err ] [169])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690849))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [271])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn:TI 233 230 232 28 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(insn 232 233 234 28 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 164 [0xa4]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 234 232 238 28 arch/arm/kernel/signal.c:577 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x5118a980 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 238 234 241 28 arch/arm/kernel/signal.c:578 (set (reg/f:SI 3 r3 [orig:275 <variable>.task ] [275])
        (mem/s/f/j:SI (plus:SI (reg:SI 9 r9 [264])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 9 r9 [264])
        (nil)))

(insn:TI 241 238 239 28 arch/arm/kernel/signal.c:579 (set (reg:SI 1 r1 [orig:174 D.25921 ] [174])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 239 241 240 28 arch/arm/kernel/signal.c:578 (set (reg:SI 2 r2 [orig:276 <variable>.sas_ss_sp ] [276])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:275 <variable>.task ] [275])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:275 <variable>.task ] [275])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])
        (nil)))

(insn:TI 240 239 246 28 arch/arm/kernel/signal.c:578 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [0 stack.ss_sp+0 S4 A32])
        (reg:SI 2 r2 [orig:276 <variable>.sas_ss_sp ] [276])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:276 <variable>.sas_ss_sp ] [276])
        (nil)))

(insn:TI 246 240 247 28 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 2 r2 [orig:280 <variable>.sas_ss_size ] [280])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:275 <variable>.task ] [275])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 247 246 250 28 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:280 <variable>.sas_ss_size ] [280])
            (reg:SI 11 fp))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 250 247 248 28 include/linux/sched.h:2213 discrim 1 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 11 fp [orig:156 D.25977 ] [156])
            (plus:SI (reg:SI 11 fp [orig:156 D.25977 ] [156])
                (const_int 2 [0x2])))) 2268 {neon_vornv2di+1} (nil))

(jump_insn:TI 248 250 254 28 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 282)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 28 -> ( 31 29)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  31 [50.0%] 
;; Succ edge  29 [50.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  28 [50.0%]  (fallthru)
(note 254 248 259 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 259 254 260 29 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [orig:284 <variable>.sas_ss_sp ] [284])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:275 <variable>.task ] [275])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 260 259 261 29 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:174 D.25921 ] [174])
            (reg:SI 3 r3 [orig:284 <variable>.sas_ss_sp ] [284]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 261 260 267 29 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 282)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 29 -> ( 30 31)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  30 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 11 [fp] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  gen 	 11 [fp]
;; live  kill	 24 [cc]

;; Pred edge  29 [50.0%]  (fallthru)
(note 267 261 279 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(note 279 267 274 30 NOTE_INSN_DELETED)

(insn:TI 274 279 280 30 include/linux/sched.h:2206 discrim 3 (set (reg:SI 11 fp [288])
        (minus:SI (reg:SI 1 r1 [orig:174 D.25921 ] [174])
            (reg:SI 3 r3 [orig:284 <variable>.sas_ss_sp ] [284]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:284 <variable>.sas_ss_sp ] [284])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:174 D.25921 ] [174])
            (nil))))

(insn:TI 280 274 282 30 include/linux/sched.h:2206 discrim 3 (parallel [
            (set (reg:SI 11 fp [orig:156 D.25977 ] [156])
                (leu:SI (reg:SI 11 fp [288])
                    (reg:SI 2 r2 [orig:280 <variable>.sas_ss_size ] [280])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:280 <variable>.sas_ss_size ] [280])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))
;; End of basic block 30 -> ( 31)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 28 29) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 9 [r9] 10 [sl] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 9 [r9] 10 [sl] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  28 [50.0%] 
;; Pred edge  29 [50.0%] 
(code_label 282 280 283 31 43 "" [2 uses])

(note 283 282 286 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(note 286 283 291 31 NOTE_INSN_DELETED)

(note 291 286 292 31 NOTE_INSN_DELETED)

(note 292 291 297 31 NOTE_INSN_DELETED)

(note 297 292 304 31 NOTE_INSN_DELETED)

(note 304 297 305 31 NOTE_INSN_DELETED)

(note 305 304 713 31 NOTE_INSN_DELETED)

(insn:TI 713 305 284 31 arch/arm/kernel/signal.c:580 (set (reg:SI 12 ip)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 284 713 685 31 arch/arm/kernel/signal.c:579 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 168 [0xa8])) [0 stack.ss_flags+0 S4 A32])
        (reg:SI 11 fp [orig:156 D.25977 ] [156])) 167 {*arm_movsi_insn} (nil))

(insn:TI 685 284 294 31 arch/arm/kernel/signal.c:580 (set (reg:SI 3 r3 [296])
        (and:SI (reg:SI 12 ip)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 294 685 686 31 arch/arm/kernel/signal.c:581 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 164 [0xa4]))) 4 {*arm_addsi3} (nil))

(insn:TI 686 294 295 31 arch/arm/kernel/signal.c:580 (set (reg:SI 3 r3 [296])
        (and:SI (reg:SI 3 r3 [296])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 295 686 293 31 arch/arm/kernel/signal.c:581 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(insn:TI 293 295 299 31 arch/arm/kernel/signal.c:581 (set (reg:SI 0 r0)
        (plus:SI (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
            (const_int 136 [0x88]))) 4 {*arm_addsi3} (nil))

(insn 299 293 288 31 arch/arm/kernel/signal.c:583 (set (reg/f:SI 9 r9 [302])
        (plus:SI (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
            (const_int 128 [0x80]))) 4 {*arm_addsi3} (nil))

(insn:TI 288 299 289 31 arch/arm/kernel/signal.c:580 (set (reg/f:SI 3 r3 [orig:298 <variable>.task ] [298])
        (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [296])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 289 288 290 31 arch/arm/kernel/signal.c:580 (set (reg:SI 3 r3 [orig:299 <variable>.sas_ss_size ] [299])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:298 <variable>.task ] [298])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 stack.ss_size+0 S4 A32])
        (nil)))

(insn:TI 290 289 296 31 arch/arm/kernel/signal.c:580 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 172 [0xac])) [0 stack.ss_size+0 S4 A32])
        (reg:SI 3 r3 [orig:299 <variable>.sas_ss_size ] [299])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:299 <variable>.sas_ss_size ] [299])
        (nil)))

(call_insn 296 290 302 31 arch/arm/kernel/signal.c:581 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn:TI 302 296 301 31 arch/arm/kernel/signal.c:583 (set (reg:SI 2 r2)
        (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])) 167 {*arm_movsi_insn} (nil))

(insn 301 302 298 31 arch/arm/kernel/signal.c:583 (set (reg:SI 1 r1)
        (reg/v/f:SI 4 r4 [orig:213 regs ] [213])) 167 {*arm_movsi_insn} (nil))

(insn:TI 298 301 822 31 arch/arm/kernel/signal.c:581 (set (reg:SI 10 sl [orig:172 D.25926 ] [172])
        (ior:SI (reg:SI 0 r0)
            (reg/v:SI 10 sl [orig:169 err ] [169]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 822 298 300 31 ( err (nil)) NOTE_INSN_VAR_LOCATION)

(insn 300 822 303 31 arch/arm/kernel/signal.c:583 (set (reg:SI 0 r0)
        (reg/f:SI 9 r9 [302])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 303 300 306 31 arch/arm/kernel/signal.c:583 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_sigframe") [flags 0x3] <function_decl 0x1140a680 setup_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn:TI 306 303 823 31 arch/arm/kernel/signal.c:584 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 10 sl [orig:172 D.25926 ] [172])
                        (reg:SI 0 r0))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 0 r0 [orig:148 ret ] [148])
                (ior:SI (reg:SI 10 sl [orig:172 D.25926 ] [172])
                    (reg:SI 0 r0)))
        ]) 91 {*iorsi3_compare0} (nil))

(note 823 306 307 31 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:148 ret ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 307 823 308 31 arch/arm/kernel/signal.c:584 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 407)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 31 -> ( 32 42)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  32 [29.0%]  (fallthru)
;; Succ edge  42 [71.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  31 [29.0%]  (fallthru)
(note 308 307 309 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(note 309 308 310 32 NOTE_INSN_DELETED)

(note 310 309 317 32 NOTE_INSN_DELETED)

(note 317 310 714 32 NOTE_INSN_DELETED)

(insn:TI 714 317 312 32 arch/arm/kernel/signal.c:585 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 %sfp+-164 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 312 714 824 32 arch/arm/kernel/signal.c:585 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:213 regs ] [213])) 167 {*arm_movsi_insn} (nil))

(note 824 312 313 32 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 313 824 314 32 arch/arm/kernel/signal.c:585 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 144 [0x90]))) 4 {*arm_addsi3} (nil))

(insn 314 313 315 32 arch/arm/kernel/signal.c:585 (set (reg:SI 2 r2)
        (plus:SI (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
            (const_int 872 [0x368]))) 4 {*arm_addsi3} (nil))

(insn:TI 315 314 311 32 arch/arm/kernel/signal.c:585 (set (reg:SI 3 r3)
        (reg/v/f:SI 5 r5 [orig:159 frame ] [159])) 167 {*arm_movsi_insn} (nil))

(insn:TI 311 315 316 32 arch/arm/kernel/signal.c:585 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(call_insn 316 311 318 32 arch/arm/kernel/signal.c:585 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_return") [flags 0x3] <function_decl 0x1140a880 setup_return>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn:TI 318 316 825 32 arch/arm/kernel/signal.c:587 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v:SI 0 r0 [orig:148 ret ] [148])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (nil))

(note 825 318 321 32 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:148 ret ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 321 825 323 32 arch/arm/kernel/signal.c:593 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
            (reg/v/f:SI 5 r5 [orig:159 frame ] [159]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 323 321 770 32 arch/arm/kernel/signal.c:594 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                    (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
            (reg/f:SI 9 r9 [302]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(jump_insn 770 323 771 32 (set (pc)
        (label_ref 407)) -1 (nil))
;; End of basic block 32 -> ( 42)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  42 [100.0%] 

(barrier 771 770 826)

(note 826 771 827 33 ( frame (nil)) NOTE_INSN_VAR_LOCATION)

(note 827 826 828 33 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(note 828 827 829 33 ( sp (expr_list:REG_DEP_TRUE (reg:SI 5 r5 [orig:409 sp ] [409])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 829 828 326 33 ( restart_addr (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 22) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [50.0%] 
(code_label 326 829 327 33 37 "" [1 uses])

(note 327 326 330 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 330 327 331 33 arch/arm/kernel/signal.c:448 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [410])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [410])
        (nil)))

(jump_insn:TI 331 330 332 33 arch/arm/kernel/signal.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 362)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33 -> ( 34 37)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]


;; Succ edge  34 [50.0%]  (fallthru)
;; Succ edge  37 [50.0%] 

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  33 [50.0%]  (fallthru)
(note 332 331 334 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(note 334 332 715 34 NOTE_INSN_DELETED)

(insn:TI 715 334 683 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 683 715 684 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [307])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 684 683 336 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [307])
        (and:SI (reg:SI 3 r3 [307])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 336 684 337 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 2 r2 [orig:309 <variable>.task ] [309])
        (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [307])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [307])
        (nil)))

(insn:TI 337 336 338 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [orig:310 <variable>.sas_ss_size ] [310])
        (mem/s/j:SI (plus:SI (reg/f:SI 2 r2 [orig:309 <variable>.task ] [309])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 338 337 339 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:310 <variable>.sas_ss_size ] [310])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 339 338 340 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 362)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 35 37)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]


;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  37 [50.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  34 [50.0%]  (fallthru)
(note 340 339 345 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 345 340 346 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 2 r2 [orig:314 <variable>.sas_ss_sp ] [314])
        (mem/s/j:SI (plus:SI (reg/f:SI 2 r2 [orig:309 <variable>.task ] [309])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 346 345 347 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:177 sp ] [177])
            (reg:SI 2 r2 [orig:314 <variable>.sas_ss_sp ] [314]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 347 346 348 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 598)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 35 -> ( 36 60)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]


;; Succ edge  36 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  35 [50.0%]  (fallthru)
(note 348 347 355 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 355 348 360 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 2 r2 [318])
        (minus:SI (reg/v:SI 5 r5 [orig:177 sp ] [177])
            (reg:SI 2 r2 [orig:314 <variable>.sas_ss_sp ] [314]))) 28 {*arm_subsi3_insn} (nil))

(insn:TI 360 355 361 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [318])
            (reg:SI 3 r3 [orig:310 <variable>.sas_ss_size ] [310]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:310 <variable>.sas_ss_size ] [310])
        (expr_list:REG_DEAD (reg:SI 2 r2 [318])
            (nil))))

(jump_insn:TI 361 360 362 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 598)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 36 -> ( 37 60)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]


;; Succ edge  37 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 33 36 34 60) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5] 10 [sl] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 5 [r5] 10 [sl] 12 [ip] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  33 [50.0%] 
;; Pred edge  36 [50.0%]  (fallthru)
;; Pred edge  34 [50.0%] 
;; Pred edge  60 [100.0%] 
(code_label 362 361 363 37 46 "" [3 uses])

(note 363 362 367 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(note 367 363 716 37 NOTE_INSN_DELETED)

(insn:TI 716 367 364 37 arch/arm/kernel/signal.c:459 (set (reg:SI 12 ip)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 364 716 830 37 arch/arm/kernel/signal.c:454 (set (reg:SI 5 r5 [324])
        (plus:SI (reg/v:SI 5 r5 [orig:177 sp ] [177])
            (const_int -752 [0xfffffffffffffd10]))) 4 {*arm_addsi3} (nil))

(note 830 364 681 37 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 681 830 365 37 arch/arm/kernel/signal.c:459 (set (reg:SI 3 r3 [325])
        (and:SI (reg:SI 12 ip)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 365 681 831 37 arch/arm/kernel/signal.c:454 (set (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
        (and:SI (reg:SI 5 r5 [324])
            (const_int -8 [0xfffffffffffffff8]))) 67 {*arm_andsi3_insn} (nil))

(note 831 365 682 37 ( frame (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 682 831 369 37 arch/arm/kernel/signal.c:459 (set (reg:SI 3 r3 [325])
        (and:SI (reg:SI 3 r3 [325])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 369 682 832 37 arch/arm/kernel/signal.c:459 (set (reg:SI 10 sl [orig:327 <variable>.addr_limit ] [327])
        (mem/s/j:SI (plus:SI (reg:SI 3 r3 [325])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [325])
        (nil)))

(note 832 369 370 37 ( restart_addr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 370 832 834 37 arch/arm/kernel/signal.c:459 (parallel [
            (set (reg/v:SI 10 sl [orig:179 flag ] [179])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
                        (const_int 752 [0x2f0])
                        (reg/v:SI 10 sl [orig:179 flag ] [179])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (set (reg/v:SI 3 r3 [orig:180 roksum ] [180])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
                        (const_int 752 [0x2f0])
                        (reg/v:SI 10 sl [orig:179 flag ] [179])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg/v:SI 3 r3 [orig:180 roksum ] [180])
            (nil))))

(note 834 370 833 37 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:180 roksum ] [180])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 833 834 371 37 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:179 flag ] [179])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 371 833 372 37 arch/arm/kernel/signal.c:459 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 10 sl [orig:179 flag ] [179])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 372 371 376 37 arch/arm/kernel/signal.c:459 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 404)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 37 -> ( 41 38)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  41 [50.0%] 
;; Succ edge  38 [50.0%]  (fallthru)

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  37 [50.0%]  (fallthru)
(note 376 372 378 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:TI 378 376 379 38 arch/arm/kernel/signal.c:546 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 379 378 380 38 arch/arm/kernel/signal.c:546 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 38 -> ( 41 39)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  41 [30.2%] 
;; Succ edge  39 [69.8%]  (fallthru)

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 7 [r7] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 10 [sl] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 10 [sl] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  38 [69.8%]  (fallthru)
(note 380 379 388 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(note 388 380 389 39 NOTE_INSN_DELETED)

(note 389 388 381 39 NOTE_INSN_DELETED)

(insn:TI 381 389 835 39 arch/arm/kernel/signal.c:552 discrim 4 (set (reg:SI 3 r3 [328])
        (const_int 1522778970 [0x5ac3c35a])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1522778970 [0x5ac3c35a])
        (nil)))

(note 835 381 383 39 ( roksum (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 383 835 837 39 arch/arm/kernel/signal.c:552 discrim 4 (parallel [
            (set (reg/v:SI 10 sl [orig:188 err ] [188])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 3 r3 [328])
                        (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 10 sl [orig:188 err ] [188])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691018))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [328])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 837 383 836 39 ( flag (nil)) NOTE_INSN_VAR_LOCATION)

(note 836 837 386 39 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:188 err ] [188])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 386 836 384 39 arch/arm/kernel/signal.c:554 (set (reg:SI 2 r2)
        (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])) 167 {*arm_movsi_insn} (nil))

(insn 384 386 385 39 arch/arm/kernel/signal.c:554 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:178 frame ] [178])) 167 {*arm_movsi_insn} (nil))

(insn:TI 385 384 387 39 arch/arm/kernel/signal.c:554 (set (reg:SI 1 r1)
        (reg/v/f:SI 4 r4 [orig:213 regs ] [213])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 387 385 390 39 arch/arm/kernel/signal.c:554 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_sigframe") [flags 0x3] <function_decl 0x1140a680 setup_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn:TI 390 387 838 39 arch/arm/kernel/signal.c:555 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 0 r0)
                        (reg/v:SI 10 sl [orig:188 err ] [188]))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 0 r0 [orig:148 ret ] [148])
                (ior:SI (reg:SI 0 r0)
                    (reg/v:SI 10 sl [orig:188 err ] [188])))
        ]) 91 {*iorsi3_compare0} (nil))

(note 838 390 391 39 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:148 ret ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 391 838 392 39 arch/arm/kernel/signal.c:555 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 407)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 39 -> ( 40 42)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  40 [29.0%]  (fallthru)
;; Succ edge  42 [71.0%] 

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]

;; Pred edge  39 [29.0%]  (fallthru)
(note 392 391 393 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(note 393 392 394 40 NOTE_INSN_DELETED)

(note 394 393 717 40 NOTE_INSN_DELETED)

(insn:TI 717 394 399 40 arch/arm/kernel/signal.c:556 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 %sfp+-164 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 399 717 396 40 arch/arm/kernel/signal.c:556 (set (reg:SI 3 r3)
        (reg/v/f:SI 5 r5 [orig:178 frame ] [178])) 167 {*arm_movsi_insn} (nil))

(insn:TI 396 399 839 40 arch/arm/kernel/signal.c:556 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:213 regs ] [213])) 167 {*arm_movsi_insn} (nil))

(note 839 396 397 40 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(insn 397 839 398 40 arch/arm/kernel/signal.c:556 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 144 [0x90]))) 4 {*arm_addsi3} (nil))

(insn:TI 398 397 395 40 arch/arm/kernel/signal.c:556 (set (reg:SI 2 r2)
        (plus:SI (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
            (const_int 744 [0x2e8]))) 4 {*arm_addsi3} (nil))

(insn:TI 395 398 400 40 arch/arm/kernel/signal.c:556 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(call_insn 400 395 772 40 arch/arm/kernel/signal.c:556 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_return") [flags 0x3] <function_decl 0x1140a880 setup_return>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(jump_insn 772 400 773 40 (set (pc)
        (label_ref 407)) -1 (nil))
;; End of basic block 40 -> ( 42)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  42 [100.0%] 

(barrier 773 772 840)

(note 840 773 841 41 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:179 flag ] [179])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 841 840 842 41 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:180 roksum ] [180])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 842 841 843 41 ( frame (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 843 842 844 41 ( err (nil)) NOTE_INSN_VAR_LOCATION)

(note 844 843 845 41 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:160 flag ] [160])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 845 844 846 41 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:161 roksum ] [161])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 846 845 404 41 ( restart_addr (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:208 restart_addr ] [208])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 27 38 37) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  27 [30.2%] 
;; Pred edge  38 [30.2%] 
;; Pred edge  37 [50.0%] 
(code_label 404 846 405 41 41 "" [3 uses])

(note 405 404 406 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:TI 406 405 847 41 arch/arm/kernel/signal.c:547 (set (reg/v:SI 0 r0 [orig:148 ret ] [148])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 41 -> ( 42)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  42 [100.0%]  (fallthru)

(note 847 406 848 42 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:148 ret ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 848 847 407 42 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:188 err ] [188])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 41 31 32 39 40) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  31 [71.0%] 
;; Pred edge  32 [100.0%] 
;; Pred edge  39 [71.0%] 
;; Pred edge  40 [100.0%] 
(code_label 407 848 408 42 45 "" [4 uses])

(note 408 407 412 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(note 412 408 409 42 NOTE_INSN_DELETED)

(insn:TI 409 412 849 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg:SI 3 r3 [orig:195 D.25861 ] [195])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 849 409 850 42 ( roksum (nil)) NOTE_INSN_VAR_LOCATION)

(note 850 849 413 42 ( flag (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 413 850 410 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:195 D.25861 ] [195])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 410 413 851 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (reg:SI 2 r2 [orig:194 D.25862 ] [194])
        (and:SI (reg:SI 3 r3 [orig:195 D.25861 ] [195])
            (const_int -321 [0xfffffffffffffebf]))) 67 {*arm_andsi3_insn} (nil))

(note 851 410 411 42 ( roksum (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 411 851 414 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 2 r2 [orig:194 D.25862 ] [194])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 414 411 415 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 434)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 42 -> ( 43 45)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  43 [50.0%]  (fallthru)
;; Succ edge  45 [50.0%] 

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  42 [50.0%]  (fallthru)
(note 415 414 416 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 416 415 852 43 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg/v:SI 3 r3 [orig:192 mode ] [192])
        (and:SI (reg:SI 3 r3 [orig:195 D.25861 ] [195])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(note 852 416 417 43 ( mode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:192 mode ] [192])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 417 852 418 43 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:192 mode ] [192])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 418 417 419 43 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 454)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 43 -> ( 46 44)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  46 [28.0%] 
;; Succ edge  44 [72.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  43 [72.0%]  (fallthru)
(note 419 418 420 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(note 420 419 421 44 NOTE_INSN_DELETED)

(note 421 420 425 44 NOTE_INSN_DELETED)

(note 425 421 429 44 NOTE_INSN_DELETED)

(note 429 425 430 44 NOTE_INSN_DELETED)

(note 430 429 423 44 NOTE_INSN_DELETED)

(insn:TI 423 430 424 44 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg/f:SI 1 r1 [335])
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)
        (nil)))

(insn:TI 424 423 427 44 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 1 r1 [orig:337 elf_hwcap ] [337])
        (mem/c/i:SI (reg/f:SI 1 r1 [335]) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
        (nil)))

(insn:TI 427 424 431 44 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 1 r1 [339])
        (zero_extract:SI (reg:SI 1 r1 [orig:337 elf_hwcap ] [337])
            (const_int 1 [0x1])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn:TI 431 427 853 44 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (parallel [
            (set (reg:SI 3 r3 [343])
                (and:SI (eq:SI (reg/v:SI 3 r3 [orig:192 mode ] [192])
                        (const_int 0 [0x0]))
                    (reg:SI 1 r1 [339])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_DEAD (reg:SI 1 r1 [339])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(note 853 431 432 44 ( mode (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 432 853 433 44 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [343])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [343])
        (nil)))

(jump_insn:TI 433 432 434 44 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 454)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 44 -> ( 46 45)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  46 [50.0%] 
;; Succ edge  45 [50.0%]  (fallthru)

;; Start of basic block ( 42 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  42 [50.0%] 
;; Pred edge  44 [50.0%]  (fallthru)
(code_label 434 433 435 45 49 "" [1 uses])

(note 435 434 440 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(note 440 435 705 45 NOTE_INSN_DELETED)

(insn:TI 705 440 436 45 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg/f:SI 3 r3 [344])
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)
        (nil)))

(insn 436 705 437 45 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (reg:SI 2 r2 [orig:193 D.25869 ] [193])
        (and:SI (reg:SI 2 r2 [orig:194 D.25862 ] [194])
            (const_int -208 [0xffffffffffffff30]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 437 436 439 45 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 2 r2 [orig:193 D.25869 ] [193])) 167 {*arm_movsi_insn} (nil))

(insn:TI 439 437 441 45 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 3 r3 [orig:346 elf_hwcap ] [346])
        (mem/c/i:SI (reg/f:SI 3 r3 [344]) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
        (nil)))

(insn:TI 441 439 449 45 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 3 r3 [orig:346 elf_hwcap ] [346])
                        (const_int 8 [0x8]))
                    (const_int 0 [0x0])))
            (set (reg:SI 3 r3 [345])
                (and:SI (reg:SI 3 r3 [orig:346 elf_hwcap ] [346])
                    (const_int 8 [0x8])))
        ]) 69 {*andsi3_compare0} (nil))

(insn:TI 449 441 444 45 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [347])
            (ior:SI (reg:SI 2 r2 [orig:193 D.25869 ] [193])
                (const_int 16 [0x10])))) 2310 {neon_vornv2di+43} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn 444 449 450 45 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [orig:191 D.25871 ] [191])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 450 444 774 45 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
            (reg:SI 2 r2 [347]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_DEAD (reg:SI 2 r2 [347])
            (nil))))

(jump_insn 774 450 775 45 (set (pc)
        (label_ref 457)) -1 (nil))
;; End of basic block 45 -> ( 47)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  47 [100.0%] 

(barrier 775 774 854)

(note 854 775 454 46 ( mode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:192 mode ] [192])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 43 44) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  43 [28.0%] 
;; Pred edge  44 [50.0%] 
(code_label 454 854 455 46 50 "" [2 uses])

(note 455 454 456 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 456 455 855 46 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:177 (set (reg:SI 3 r3 [orig:191 D.25871 ] [191])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 46 -> ( 47)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  47 [100.0%]  (fallthru)

(note 855 456 457 47 ( mode (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 46 45) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 3 [r3]

;; Pred edge  46 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%] 
(code_label 457 855 458 47 52 "" [1 uses])

(note 458 457 460 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(note 460 458 459 47 NOTE_INSN_DELETED)

(insn:TI 459 460 461 47 arch/arm/kernel/signal.c:630 (set (reg:SI 3 r3 [348])
        (xor:SI (reg:SI 3 r3 [orig:191 D.25871 ] [191])
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn:TI 461 459 462 47 arch/arm/kernel/signal.c:630 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 3 r3 [348])
                        (reg/v:SI 0 r0 [orig:148 ret ] [148]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 3 r3))
        ]) 92 {*iorsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [348])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:148 ret ] [148])
            (expr_list:REG_UNUSED (reg:SI 3 r3)
                (nil)))))

(jump_insn:TI 462 461 463 47 arch/arm/kernel/signal.c:630 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 469)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 47 -> ( 48 49)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  48 [50.0%]  (fallthru)
;; Succ edge  49 [50.0%] 

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  47 [50.0%]  (fallthru)
(note 463 462 464 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:TI 464 463 856 48 arch/arm/kernel/signal.c:633 (set (reg:SI 0 r0)
        (reg/v:SI 8 r8 [orig:207 signr ] [207])) 167 {*arm_movsi_insn} (nil))

(note 856 464 465 48 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(insn 465 856 466 48 arch/arm/kernel/signal.c:633 (set (reg:SI 1 r1)
        (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 466 465 776 48 arch/arm/kernel/signal.c:633 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("force_sigsegv") [flags 0x41] <function_decl 0x10f06780 force_sigsegv>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 776 466 777 48 (set (pc)
        (label_ref 616)) -1 (nil))
;; End of basic block 48 -> ( 61)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  61 [100.0%] 

(barrier 777 776 857)

(note 857 777 469 49 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:148 ret ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 47) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  47 [50.0%] 
(code_label 469 857 470 49 53 "" [1 uses])

(note 470 469 473 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(note 473 470 485 49 NOTE_INSN_DELETED)

(note 485 473 471 49 NOTE_INSN_DELETED)

(insn:TI 471 485 858 49 include/linux/spinlock.h:310 (set (reg/f:SI 0 r0 [orig:351 <variable>.sighand ] [351])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])
        (nil)))

(note 858 471 472 49 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 472 858 474 49 include/linux/spinlock.h:310 (set (reg/f:SI 0 r0 [352])
        (plus:SI (reg/f:SI 0 r0 [orig:351 <variable>.sighand ] [351])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn:TI 474 472 475 49 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 0 r0 [352])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 475 474 704 49 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 704 475 476 49 include/linux/signal.h:123 discrim 3 (set (reg:SI 3 r3 [orig:354 ka.sa.sa_mask.sig+4 ] [354])
        (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 160 [0xa0])) [0 ka.sa.sa_mask.sig+4 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 160 [0xa0])) [0 ka.sa.sa_mask.sig+4 S4 A64])
        (nil)))

(insn:TI 476 704 480 49 include/linux/signal.h:123 discrim 3 (set (reg:SI 1 r1 [orig:353 <variable>.blocked.sig+4 ] [353])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
        (nil)))

(insn:TI 480 476 478 49 include/linux/signal.h:123 discrim 2 (set (reg:SI 2 r2 [orig:356 <variable>.blocked.sig ] [356])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
        (nil)))

(insn:TI 478 480 479 49 include/linux/signal.h:123 discrim 3 (set (reg:SI 3 r3 [355])
        (ior:SI (reg:SI 1 r1 [orig:353 <variable>.blocked.sig+4 ] [353])
            (reg:SI 3 r3 [orig:354 ka.sa.sa_mask.sig+4 ] [354]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:353 <variable>.blocked.sig+4 ] [353])
        (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
                    (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
            (nil))))

(insn 479 478 481 49 include/linux/signal.h:123 discrim 3 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
        (reg:SI 3 r3 [355])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [355])
        (nil)))

(insn:TI 481 479 482 49 include/linux/signal.h:123 discrim 2 (set (reg:SI 3 r3 [orig:357 ka.sa.sa_mask.sig ] [357])
        (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [0 ka.sa.sa_mask.sig+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [0 ka.sa.sa_mask.sig+0 S4 A32])
        (nil)))

(insn:TI 482 481 483 49 include/linux/signal.h:123 discrim 2 (set (reg:SI 3 r3 [358])
        (ior:SI (reg:SI 2 r2 [orig:356 <variable>.blocked.sig ] [356])
            (reg:SI 3 r3 [orig:357 ka.sa.sa_mask.sig ] [357]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:356 <variable>.blocked.sig ] [356])
        (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
                    (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
            (nil))))

(insn 483 482 484 49 include/linux/signal.h:123 discrim 2 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
        (reg:SI 3 r3 [358])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [358])
        (nil)))

(insn:TI 484 483 486 49 arch/arm/kernel/signal.c:643 (set (reg:SI 3 r3 [orig:360 ka.sa.sa_flags ] [360])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [0 ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [0 ka.sa.sa_flags+0 S4 A32])
        (nil)))

(insn:TI 486 484 487 49 arch/arm/kernel/signal.c:643 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:360 ka.sa.sa_flags ] [360])
                (const_int 1 [0x1])
                (const_int 30 [0x1e]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:360 ka.sa.sa_flags ] [360])
        (nil)))

(jump_insn:TI 487 486 488 49 arch/arm/kernel/signal.c:643 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 499)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 49 -> ( 50 51)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  50 [50.0%]  (fallthru)
;; Succ edge  51 [50.0%] 

;; Start of basic block ( 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 8 [r8]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 8 [r8]
;; live  kill	

;; Pred edge  49 [50.0%]  (fallthru)
(note 488 487 495 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(note 495 488 489 50 NOTE_INSN_DELETED)

(insn:TI 489 495 859 50 include/linux/signal.h:44 (set (reg:SI 8 r8 [orig:197 D.25851 ] [197])
        (plus:SI (reg/v:SI 8 r8 [orig:207 signr ] [207])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(note 859 489 703 50 ( signr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 703 859 493 50 include/linux/signal.h:48 (set (reg:SI 1 r1 [365])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 493 703 490 50 include/linux/signal.h:48 (set (reg:SI 3 r3 [363])
        (and:SI (reg:SI 8 r8 [orig:197 D.25851 ] [197])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 490 493 491 50 include/linux/signal.h:48 (set (reg:SI 8 r8 [orig:196 D.25853 ] [196])
        (lshiftrt:SI (reg:SI 8 r8 [orig:197 D.25851 ] [197])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 491 490 496 50 include/linux/signal.h:48 (set (reg:SI 8 r8 [361])
        (plus:SI (reg:SI 8 r8 [orig:196 D.25853 ] [196])
            (const_int 236 [0xec]))) 4 {*arm_addsi3} (nil))

(insn:TI 496 491 497 50 include/linux/signal.h:48 (set (reg:SI 2 r2 [366])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 8 r8 [361])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])) [0 <variable>.blocked.sig S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (mult:SI (reg:SI 8 r8 [361])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])) [0 <variable>.blocked.sig S4 A32])
        (nil)))

(insn:TI 497 496 498 50 include/linux/signal.h:48 (set (reg:SI 3 r3 [367])
        (ior:SI (ashift:SI (reg:SI 1 r1 [365])
                (reg:SI 3 r3 [363]))
            (reg:SI 2 r2 [366]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [366])
        (expr_list:REG_DEAD (reg:SI 1 r1 [365])
            (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (mult:SI (reg:SI 8 r8 [361])
                            (const_int 4 [0x4]))
                        (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])) [0 <variable>.blocked.sig S4 A32])
                (nil)))))

(insn 498 497 860 50 include/linux/signal.h:48 (set (mem/s/j:SI (plus:SI (mult:SI (reg:SI 8 r8 [361])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])) [0 <variable>.blocked.sig S4 A32])
        (reg:SI 3 r3 [367])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [367])
        (nil)))
;; End of basic block 50 -> ( 51)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  51 [100.0%]  (fallthru)

(note 860 498 499 51 ( signr (expr_list:REG_DEP_TRUE (reg/v:SI 8 r8 [orig:207 signr ] [207])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 49 50) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  49 [50.0%] 
;; Pred edge  50 [100.0%]  (fallthru)
(code_label 499 860 500 51 54 "" [1 uses])

(note 500 499 504 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(note 504 500 508 51 NOTE_INSN_DELETED)

(note 508 504 511 51 NOTE_INSN_DELETED)

(note 511 508 501 51 NOTE_INSN_DELETED)

(call_insn:TI 501 511 502 51 arch/arm/kernel/signal.c:645 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 502 501 503 51 include/linux/spinlock.h:335 (set (reg/f:SI 0 r0 [orig:369 <variable>.sighand ] [369])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 503 502 505 51 include/linux/spinlock.h:335 (set (reg/f:SI 0 r0 [370])
        (plus:SI (reg/f:SI 0 r0 [orig:369 <variable>.sighand ] [369])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn:TI 505 503 506 51 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 0 r0 [370])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 506 505 718 51 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 718 506 678 51 include/linux/thread_info.h:84 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 678 718 679 51 include/linux/thread_info.h:84 (set (reg/f:SI 1 r1 [orig:140 D.26039 ] [140])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 679 678 510 51 include/linux/thread_info.h:84 (set (reg/f:SI 1 r1 [orig:140 D.26039 ] [140])
        (and:SI (reg/f:SI 1 r1 [orig:140 D.26039 ] [140])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 510 679 512 51 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 3 r3 [orig:141 D.26034 ] [141])
        (mem/v:SI (reg/f:SI 1 r1 [orig:140 D.26039 ] [140]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 512 510 513 51 arch/arm/kernel/signal.c:737 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:141 D.26034 ] [141])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:141 D.26034 ] [141])
        (nil)))

(jump_insn:TI 513 512 514 51 arch/arm/kernel/signal.c:737 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 51 -> ( 52 61)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  52 [29.0%]  (fallthru)
;; Succ edge  61 [71.0%] 

;; Start of basic block ( 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  51 [29.0%]  (fallthru)
(note 514 513 518 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn:TI 518 514 520 52 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 520 518 778 52 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 778 520 779 52 (set (pc)
        (label_ref 616)) -1 (nil))
;; End of basic block 52 -> ( 61)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  61 [100.0%] 

(barrier 779 778 861)

(note 861 779 862 53 ( flag (nil)) NOTE_INSN_VAR_LOCATION)

(note 862 861 863 53 ( tsk (nil)) NOTE_INSN_VAR_LOCATION)

(note 863 862 864 53 ( err (nil)) NOTE_INSN_VAR_LOCATION)

(note 864 863 865 53 ( frame (nil)) NOTE_INSN_VAR_LOCATION)

(note 865 864 866 53 ( syscall (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:214 syscall ] [214])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 866 865 867 53 ( frame (nil)) NOTE_INSN_VAR_LOCATION)

(note 867 866 868 53 ( oldset (nil)) NOTE_INSN_VAR_LOCATION)

(note 868 867 869 53 ( retval (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:210 retval ] [210])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 869 868 523 53 ( continue_addr (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 12 11) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [27.0%] 
;; Pred edge  11 [100.0%] 
(code_label 523 869 524 53 30 ("no_signal") [2 uses])

(note 524 523 525 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn:TI 525 524 526 53 arch/arm/kernel/signal.c:744 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 7 r7 [orig:214 syscall ] [214])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 526 525 527 53 arch/arm/kernel/signal.c:744 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 53 -> ( 54 61)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  54 [61.0%]  (fallthru)
;; Succ edge  61 [39.0%] 

;; Start of basic block ( 53) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  53 [61.0%]  (fallthru)
(note 527 526 528 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:TI 528 527 529 54 arch/arm/kernel/signal.c:750 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 6 r6 [orig:210 retval ] [210])
            (const_int -516 [0xfffffffffffffdfc]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 529 528 530 54 arch/arm/kernel/signal.c:750 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 554)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 54 -> ( 55 57)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  55 [28.0%]  (fallthru)
;; Succ edge  57 [72.0%] 

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  54 [28.0%]  (fallthru)
(note 530 529 531 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn:TI 531 530 532 55 arch/arm/kernel/signal.c:751 (set (reg:SI 3 r3 [orig:375 <variable>.uregs+60 ] [375])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (nil)))

(insn:TI 532 531 533 55 arch/arm/kernel/signal.c:751 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:375 <variable>.uregs+60 ] [375])
            (reg/v:SI 5 r5 [orig:209 continue_addr ] [209]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:375 <variable>.uregs+60 ] [375])
        (nil)))

(jump_insn:TI 533 532 534 55 arch/arm/kernel/signal.c:751 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 554)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 55 -> ( 56 57)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  56 [28.0%]  (fallthru)
;; Succ edge  57 [72.0%] 

;; Start of basic block ( 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  55 [28.0%]  (fallthru)
(note 534 533 536 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(note 536 534 535 56 NOTE_INSN_DELETED)

(insn:TI 535 536 537 56 arch/arm/kernel/signal.c:752 (set (reg:SI 3 r3 [orig:377 <variable>.uregs+64 ] [377])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn:TI 537 535 550 56 arch/arm/kernel/signal.c:752 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 3 r3 [orig:377 <variable>.uregs+64 ] [377])
                        (const_int 32 [0x20]))
                    (const_int 0 [0x0])))
            (set (reg:SI 3 r3 [376])
                (and:SI (reg:SI 3 r3 [orig:377 <variable>.uregs+64 ] [377])
                    (const_int 32 [0x20])))
        ]) 69 {*andsi3_compare0} (nil))

(insn 550 537 543 56 arch/arm/kernel/signal.c:757 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                    (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
            (reg:SI 3 r3 [376]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:SI 3 r3 [376])
        (nil)))

(insn:TI 543 550 870 56 arch/arm/kernel/signal.c:754 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 5 r5 [380])
            (plus:SI (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
                (const_int -2 [0xfffffffffffffffe])))) 2268 {neon_vornv2di+1} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (nil)))

(note 870 543 540 56 ( continue_addr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 540 870 552 56 arch/arm/kernel/signal.c:753 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [378])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 552 540 872 56 arch/arm/kernel/signal.c:758 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 5 r5 [383])
            (plus:SI (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
                (const_int -4 [0xfffffffffffffffc])))) 2268 {neon_vornv2di+1} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (nil)))

(note 872 552 871 56 ( continue_addr (nil)) NOTE_INSN_VAR_LOCATION)

(note 871 872 544 56 ( continue_addr (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 544 871 541 56 arch/arm/kernel/signal.c:754 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
            (reg:SI 5 r5 [380]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 541 544 553 56 arch/arm/kernel/signal.c:753 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                    (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
            (reg:SI 3 r3 [378]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 553 541 873 56 arch/arm/kernel/signal.c:758 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
            (reg:SI 5 r5 [383]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
            (nil))))
;; End of basic block 56 -> ( 57)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  57 [100.0%]  (fallthru)

(note 873 553 554 57 ( continue_addr (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 55 54 56) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  55 [72.0%] 
;; Pred edge  54 [72.0%] 
;; Pred edge  56 [100.0%]  (fallthru)
(code_label 554 873 555 57 55 "" [2 uses])

(note 555 554 557 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(note 557 555 560 57 NOTE_INSN_DELETED)

(note 560 557 719 57 NOTE_INSN_DELETED)

(insn:TI 719 560 676 57 include/linux/thread_info.h:84 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 676 719 874 57 include/linux/thread_info.h:84 (set (reg/f:SI 4 r4 [orig:136 D.26069 ] [136])
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(note 874 676 677 57 ( regs (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 677 874 559 57 include/linux/thread_info.h:84 (set (reg/f:SI 4 r4 [orig:136 D.26069 ] [136])
        (and:SI (reg/f:SI 4 r4 [orig:136 D.26069 ] [136])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 559 677 561 57 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 3 r3 [orig:137 D.26064 ] [137])
        (mem/v:SI (reg/f:SI 4 r4 [orig:136 D.26069 ] [136]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 561 559 562 57 arch/arm/kernel/signal.c:778 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:137 D.26064 ] [137])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:137 D.26064 ] [137])
        (nil)))

(jump_insn:TI 562 561 563 57 arch/arm/kernel/signal.c:778 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 57 -> ( 58 61)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  58 [39.0%]  (fallthru)
;; Succ edge  61 [61.0%] 

;; Start of basic block ( 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  57 [39.0%]  (fallthru)
(note 563 562 574 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(note 574 563 568 58 NOTE_INSN_DELETED)

(insn:TI 568 574 567 58 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg/f:SI 4 r4 [orig:136 D.26069 ] [136])) 167 {*arm_movsi_insn} (nil))

(insn 567 568 569 58 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 569 567 573 58 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 573 569 577 58 arch/arm/kernel/signal.c:780 (set (reg/f:SI 1 r1 [orig:391 <variable>.task ] [391])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 4 r4 [orig:136 D.26069 ] [136])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 577 573 575 58 arch/arm/kernel/signal.c:780 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 575 577 576 58 arch/arm/kernel/signal.c:780 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn:TI 576 575 578 58 arch/arm/kernel/signal.c:780 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 1 r1 [orig:391 <variable>.task ] [391])
            (const_int 960 [0x3c0]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 578 576 780 58 arch/arm/kernel/signal.c:780 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sigprocmask") [flags 0x41] <function_decl 0x10a8d480 sigprocmask>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 780 578 781 58 (set (pc)
        (label_ref 616)) -1 (nil))
;; End of basic block 58 -> ( 61)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  61 [100.0%] 

(barrier 781 780 875)

(note 875 781 876 59 ( sp (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:158 sp ] [158])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 876 875 877 59 ( tsk (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:147 tsk ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 877 876 878 59 ( sp (expr_list:REG_DEP_TRUE (reg:SI 5 r5 [orig:409 sp ] [409])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 878 877 879 59 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 879 878 880 59 ( syscall (nil)) NOTE_INSN_VAR_LOCATION)

(note 880 879 881 59 ( oldset (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:206 oldset ] [206])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 881 880 882 59 ( retval (nil)) NOTE_INSN_VAR_LOCATION)

(note 882 881 583 59 ( continue_addr (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 25 26) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 12 [ip]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 12 [ip]
;; live  kill	

;; Pred edge  25 [50.0%] 
;; Pred edge  26 [50.0%] 
(code_label 583 882 584 59 39 "" [2 uses])

(note 584 583 587 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(note 587 584 720 59 NOTE_INSN_DELETED)

(insn:TI 720 587 674 59 arch/arm/kernel/signal.c:449 (set (reg:SI 12 ip)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 674 720 675 59 arch/arm/kernel/signal.c:449 (set (reg:SI 3 r3 [392])
        (and:SI (reg:SI 12 ip)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn:TI 675 674 589 59 arch/arm/kernel/signal.c:449 (set (reg:SI 3 r3 [392])
        (and:SI (reg:SI 3 r3 [392])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 589 675 594 59 arch/arm/kernel/signal.c:449 (set (reg/f:SI 3 r3 [orig:394 <variable>.task ] [394])
        (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [392])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 594 589 593 59 arch/arm/kernel/signal.c:449 (set (reg:SI 2 r2 [orig:399 <variable>.sas_ss_sp ] [399])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:394 <variable>.task ] [394])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 593 594 883 59 arch/arm/kernel/signal.c:449 (set (reg:SI 5 r5 [orig:398 <variable>.sas_ss_size ] [398])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:394 <variable>.task ] [394])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:394 <variable>.task ] [394])
        (nil)))

(note 883 593 884 59 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(note 884 883 595 59 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 595 884 885 59 arch/arm/kernel/signal.c:449 (set (reg/v:SI 5 r5 [orig:158 sp ] [158])
        (plus:SI (reg:SI 5 r5 [orig:398 <variable>.sas_ss_size ] [398])
            (reg:SI 2 r2 [orig:399 <variable>.sas_ss_sp ] [399]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:399 <variable>.sas_ss_sp ] [399])
        (nil)))

(note 885 595 782 59 ( sp (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:158 sp ] [158])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 782 885 783 59 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 59 -> ( 27)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  27 [100.0%] 

(barrier 783 782 886)

(note 886 783 887 60 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(note 887 886 598 60 ( sp (expr_list:REG_DEP_TRUE (reg:SI 5 r5 [orig:409 sp ] [409])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 35 36) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5]
;; live  kill	

;; Pred edge  35 [50.0%] 
;; Pred edge  36 [50.0%] 
(code_label 598 887 599 60 47 "" [2 uses])

(note 599 598 602 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(note 602 599 721 60 NOTE_INSN_DELETED)

(insn:TI 721 602 672 60 arch/arm/kernel/signal.c:449 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 672 721 673 60 arch/arm/kernel/signal.c:449 (set (reg:SI 3 r3 [400])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 673 672 604 60 arch/arm/kernel/signal.c:449 (set (reg:SI 3 r3 [400])
        (and:SI (reg:SI 3 r3 [400])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 604 673 609 60 arch/arm/kernel/signal.c:449 (set (reg/f:SI 3 r3 [orig:402 <variable>.task ] [402])
        (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [400])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 609 604 608 60 arch/arm/kernel/signal.c:449 (set (reg:SI 2 r2 [orig:407 <variable>.sas_ss_sp ] [407])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:402 <variable>.task ] [402])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 608 609 888 60 arch/arm/kernel/signal.c:449 (set (reg:SI 5 r5 [orig:406 <variable>.sas_ss_size ] [406])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:402 <variable>.task ] [402])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:402 <variable>.task ] [402])
        (nil)))

(note 888 608 610 60 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 610 888 889 60 arch/arm/kernel/signal.c:449 (set (reg/v:SI 5 r5 [orig:177 sp ] [177])
        (plus:SI (reg:SI 5 r5 [orig:406 <variable>.sas_ss_size ] [406])
            (reg:SI 2 r2 [orig:407 <variable>.sas_ss_sp ] [407]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:407 <variable>.sas_ss_sp ] [407])
        (nil)))

(note 889 610 784 60 ( sp (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:177 sp ] [177])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 784 889 785 60 (set (pc)
        (label_ref 362)) -1 (nil))
;; End of basic block 60 -> ( 37)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]


;; Succ edge  37 [100.0%] 

(barrier 785 784 890)

(note 890 785 891 61 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:179 flag ] [179])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 891 890 892 61 ( frame (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:159 frame ] [159])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 892 891 893 61 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:188 err ] [188])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 893 892 894 61 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(note 894 893 895 61 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:213 regs ] [213])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 895 894 896 61 ( syscall (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:214 syscall ] [214])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 896 895 897 61 ( retval (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:210 retval ] [210])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 897 896 898 61 ( continue_addr (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:209 continue_addr ] [209])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 898 897 616 61 ( frame (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:178 frame ] [178])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 52 2 57 51 48 53 58) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  52 [100.0%] 
;; Pred edge  2 [39.0%] 
;; Pred edge  57 [61.0%] 
;; Pred edge  51 [71.0%] 
;; Pred edge  48 [100.0%] 
;; Pred edge  53 [39.0%] 
;; Pred edge  58 [100.0%] 
(code_label 616 898 623 61 57 "" [7 uses])

(note 623 616 729 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(note 729 623 730 61 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 730 729 731 61 arch/arm/kernel/signal.c:783 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 61 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 731 730 702)

(note 702 731 706 NOTE_INSN_DELETED)

(note 706 702 0 NOTE_INSN_DELETED)


;; Function do_notify_resume (do_notify_resume)[0:1453]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: regs+0
Reg 1: thread_flags+0
Reg 2: syscall+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])
  name: thread_flags
    offset 0
      (reg:SI 1 r1 [ thread_flags ])
  name: syscall
    offset 0
      (reg:SI 2 r2 [ syscall ])

OUT:
Stack adjustment: 8
Reg 0: regs+0
Reg 1: thread_flags+0
Reg 2: syscall+0
Reg 4: thread_flags+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])
  name: thread_flags
    offset 0
      (reg/v:SI 4 r4 [orig:135 thread_flags ] [135])
      (reg:SI 1 r1 [ thread_flags ])
  name: syscall
    offset 0
      (reg:SI 2 r2 [ syscall ])


Basic block 3:
IN:
Stack adjustment: 8
Reg 0: regs+0
Reg 1: thread_flags+0
Reg 2: syscall+0
Reg 4: thread_flags+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])
  name: thread_flags
    offset 0
      (reg/v:SI 4 r4 [orig:135 thread_flags ] [135])
      (reg:SI 1 r1 [ thread_flags ])
  name: syscall
    offset 0
      (reg:SI 2 r2 [ syscall ])

OUT:
Stack adjustment: 8
Reg 4: thread_flags+0
Variables:
  name: thread_flags
    offset 0
      (reg/v:SI 4 r4 [orig:135 thread_flags ] [135])


Basic block 4:
IN:
Stack adjustment: 8
Reg 0: regs+0
Reg 1: thread_flags+0
Reg 2: syscall+0
Reg 4: thread_flags+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])
  name: thread_flags
    offset 0
      (reg/v:SI 4 r4 [orig:135 thread_flags ] [135])
      (reg:SI 1 r1 [ thread_flags ])
  name: syscall
    offset 0
      (reg:SI 2 r2 [ syscall ])

OUT:
Stack adjustment: 8
Reg 0: regs+0
Reg 1: thread_flags+0
Reg 2: syscall+0
Reg 4: thread_flags+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])
  name: thread_flags
    offset 0
      (reg/v:SI 4 r4 [orig:135 thread_flags ] [135])
      (reg:SI 1 r1 [ thread_flags ])
  name: syscall
    offset 0
      (reg:SI 2 r2 [ syscall ])


Basic block 5:
IN:
Stack adjustment: 8
Reg 0: regs+0
Reg 1: thread_flags+0
Reg 2: syscall+0
Reg 4: thread_flags+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])
  name: thread_flags
    offset 0
      (reg/v:SI 4 r4 [orig:135 thread_flags ] [135])
      (reg:SI 1 r1 [ thread_flags ])
  name: syscall
    offset 0
      (reg:SI 2 r2 [ syscall ])

OUT:
Stack adjustment: 8
Reg 4: thread_flags+0
Variables:
  name: thread_flags
    offset 0
      (reg/v:SI 4 r4 [orig:135 thread_flags ] [135])


6 basic blocks, 7 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [29.0%]  (fallthru) 4 [71.0%] 
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2900, maybe hot.
Predecessors:  2 [29.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	 14 [lr]

Successors:  4 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [71.0%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  5 [39.0%]  (fallthru) EXIT [61.0%] 
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


Basic block 5 , prev 4, next 1, loop_depth 0, count 0, freq 3898, maybe hot.
Predecessors:  4 [39.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


Basic block 1 , prev 5, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [100.0%]  (ab,sibcall) 4 [61.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




do_notify_resume

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,2u} r1={6d,5u} r2={3d,1u} r3={4d,1u} r4={2d,3u} r12={2d} r13={2d,9u} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 275{249d,26u,0e} in 14{12 regular + 2 call} insns.
(note 1 0 48 NOTE_INSN_DELETED)

(note 48 1 49 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 49 48 50 2 ( thread_flags (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ thread_flags ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 50 49 6 2 ( syscall (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ syscall ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 50 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 9 2 NOTE_INSN_DELETED)

(insn:TI 9 8 42 2 arch/arm/kernel/signal.c:788 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 1 r1 [orig:135 thread_flags ] [135])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:135 thread_flags ] [135])
        (nil)))

(insn/f:TI 42 9 43 2 arch/arm/kernel/signal.c:787 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 43 42 3 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 3 43 10 2 arch/arm/kernel/signal.c:787 (set (reg/v:SI 4 r4 [orig:135 thread_flags ] [135])
        (reg:SI 1 r1 [ thread_flags ])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 10 3 51 2 arch/arm/kernel/signal.c:788 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  3 [29.0%]  (fallthru)
;; Succ edge  4 [71.0%] 

(note 51 10 11 3 ( thread_flags (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:135 thread_flags ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [29.0%]  (fallthru)
(note 11 51 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 13 11 14 3 arch/arm/kernel/signal.c:789 (set (reg:SI 1 r1)
        (reg/v:SI 2 r2 [orig:136 syscall ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:136 syscall ] [136])
        (nil)))

(call_insn:TI 14 13 53 3 arch/arm/kernel/signal.c:789 (parallel [
            (call (mem:SI (symbol_ref:SI ("do_signal") [flags 0x3] <function_decl 0x1140ac80 do_signal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 53 14 52 3 ( syscall (nil)) NOTE_INSN_VAR_LOCATION)

(note 52 53 54 3 ( regs (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 3 -> ( 4)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

(note 54 52 55 4 ( regs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 55 54 56 4 ( thread_flags (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:135 thread_flags ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 56 55 15 4 ( syscall (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ syscall ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [71.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 15 56 16 4 62 "" [1 uses])

(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 17 16 18 4 NOTE_INSN_DELETED)

(insn:TI 18 17 19 4 arch/arm/kernel/signal.c:791 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 4 r4 [orig:135 thread_flags ] [135])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn:TI 19 18 20 4 arch/arm/kernel/signal.c:791 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 4 -> ( 5 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  5 [39.0%]  (fallthru)
;; Succ edge  EXIT [61.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3]
;; live  kill	

;; Pred edge  4 [39.0%]  (fallthru)
(note 20 19 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 22 20 23 5 NOTE_INSN_DELETED)

(note 23 22 41 5 NOTE_INSN_DELETED)

(insn:TI 41 23 24 5 include/linux/thread_info.h:69 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 24 41 57 5 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(note 57 24 37 5 ( regs (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 37 57 38 5 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn:TI 38 37 46 5 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (and:SI (reg:SI 1 r1)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(note 46 38 47 5 NOTE_INSN_EPILOGUE_BEG)

(insn 47 46 26 5 arch/arm/kernel/signal.c:797 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 26 47 58 5 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 58 26 27 5 ( syscall (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 5 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 27 58 39)

(note 39 27 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)


;; Function restore_sigframe (restore_sigframe)[0:1443]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: regs+0
Reg 1: sf+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])
  name: sf
    offset 0
      (reg:SI 1 r1 [ sf ])

OUT:
Stack adjustment: 32
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])


Basic block 3:
IN:
Stack adjustment: 32
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])

OUT:
Stack adjustment: 32
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])


Basic block 4:
IN:
Stack adjustment: 32
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])

OUT:
Stack adjustment: 32
Reg 3: __gu_val+0
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 3 r3 [orig:153 __gu_val ] [153])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])


Basic block 5:
IN:
Stack adjustment: 32
Reg 3: __gu_val+0
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: __gu_val
    offset 0
      (reg/v:SI 3 r3 [orig:153 __gu_val ] [153])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])

OUT:
Stack adjustment: 32
Reg 3: mode+0
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:148 mode ] [148])


Basic block 6:
IN:
Stack adjustment: 32
Reg 3: mode+0
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:148 mode ] [148])

OUT:
Stack adjustment: 32
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])


Basic block 7:
IN:
Stack adjustment: 32
Reg 3: __gu_val+0
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: __gu_val
    offset 0
      (reg/v:SI 3 r3 [orig:153 __gu_val ] [153])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])

OUT:
Stack adjustment: 32
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])


Basic block 8:
IN:
Stack adjustment: 32
Reg 3: mode+0
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:148 mode ] [148])

OUT:
Stack adjustment: 32
Reg 3: mode+0
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:148 mode ] [148])


Basic block 9:
IN:
Stack adjustment: 32
Reg 3: mode+0
Reg 4: sf+0
Reg 5: regs+0
Reg 8: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:170 err ] [170])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:148 mode ] [148])

OUT:
Stack adjustment: 32
Reg 3: mode+0
Reg 4: sf+0
Reg 5: regs+0
Reg 6: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:148 mode ] [148])


Basic block 10:
IN:
Stack adjustment: 32
Reg 3: mode+0
Reg 4: sf+0
Reg 5: regs+0
Reg 6: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:148 mode ] [148])

OUT:
Stack adjustment: 32
Reg 0: __gu_val+0
Reg 1: __gu_val+0
Reg 3: err+0
Reg 4: sf+0
Reg 5: regs+0
Reg 6: err+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: __gu_val
    offset 0
      (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: err
    offset 0
      (reg/v:SI 3 r3 [orig:138 err ] [138])


Basic block 11:
IN:
Stack adjustment: 32
Reg 0: __gu_val+0
Reg 1: __gu_val+0
Reg 3: err+0
Reg 4: sf+0
Reg 5: regs+0
Reg 6: err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: err
    offset 0
      (reg/v:SI 3 r3 [orig:138 err ] [138])
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: __gu_val
    offset 0
      (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: __gu_val
    offset 0
      (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])

OUT:
Stack adjustment: 32
Reg 0: __gu_val+0
Reg 1: __gu_val+0
Reg 4: sf+0
Reg 5: regs+0
Reg 6: err+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
  name: __gu_val
    offset 0
      (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])


Basic block 12:
IN:
Stack adjustment: 32
Reg 0: __gu_val+0
Reg 1: __gu_val+0
Reg 4: sf+0
Reg 5: regs+0
Reg 6: err+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: __gu_val
    offset 0
      (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: __gu_val
    offset 0
      (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])

OUT:
Stack adjustment: 32
Reg 0: err+0
Reg 2: __gu_val+0
Reg 3: __gu_val+0
Reg 5: thread+0
Reg 6: err+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 2 r2 [orig:143 __gu_val ] [143])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: err
    offset 0
      (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
  name: __gu_val
    offset 0
      (reg/v:SI 3 r3 [orig:144 __gu_val ] [144])


Basic block 13:
IN:
Stack adjustment: 32
Reg 0: err+0
Reg 2: __gu_val+0
Reg 3: __gu_val+0
Reg 5: thread+0
Reg 6: err+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 3 r3 [orig:144 __gu_val ] [144])
  name: err
    offset 0
      (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
  name: __gu_val
    offset 0
      (reg/v:SI 2 r2 [orig:143 __gu_val ] [143])

OUT:
Stack adjustment: 32
Reg 5: thread+0
Reg 6: err+0
Variables:
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:136 thread ] [136])


Basic block 14:
IN:
Stack adjustment: 32
Reg 0: err+0 __gu_val+0
Reg 1: __gu_val+0
Reg 2: __gu_val+0
Reg 3: __gu_val+0 err+0
Reg 4: sf+0
Reg 5: thread+0 regs+0
Reg 6: err+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: __gu_val
    offset 0
      (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: __gu_val
    offset 0
      (reg/v:SI 2 r2 [orig:143 __gu_val ] [143])
  name: err
    offset 0
      (reg/v:SI 3 r3 [orig:138 err ] [138])
      (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
  name: __gu_val
    offset 0
      (reg/v:SI 3 r3 [orig:144 __gu_val ] [144])

OUT:
Stack adjustment: 32
Reg 0: __gu_val+0 err+0
Reg 1: __gu_val+0
Reg 2: __gu_val+0
Reg 3: err+0 __gu_val+0
Reg 4: sf+0
Reg 5: regs+0 thread+0
Reg 6: err+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: __gu_val
    offset 0
      (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: __gu_val
    offset 0
      (reg/v:SI 2 r2 [orig:143 __gu_val ] [143])
  name: err
    offset 0
      (reg/v:SI 3 r3 [orig:138 err ] [138])
      (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
  name: __gu_val
    offset 0
      (reg/v:SI 3 r3 [orig:144 __gu_val ] [144])


Basic block 15:
IN:
Stack adjustment: 32
Reg 0: err+0 __gu_val+0
Reg 1: __gu_val+0
Reg 2: __gu_val+0
Reg 3: __gu_val+0 err+0 mode+0
Reg 4: sf+0
Reg 5: thread+0 regs+0
Reg 6: err+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 2 r2 [orig:143 __gu_val ] [143])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:148 mode ] [148])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: __gu_val
    offset 0
      (reg/v:SI 3 r3 [orig:144 __gu_val ] [144])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
  name: err
    offset 0
      (reg/v:SI 3 r3 [orig:138 err ] [138])
      (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
  name: __gu_val
    offset 0
      (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
  name: __gu_val
    offset 0
      (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])

OUT:
Stack adjustment: 32
Reg 1: __gu_val+0
Reg 2: __gu_val+0
Reg 3: mode+0 err+0 __gu_val+0
Reg 4: sf+0
Reg 5: regs+0 thread+0
Reg 6: err+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 2 r2 [orig:143 __gu_val ] [143])
  name: mode
    offset 0
      (reg/v:SI 3 r3 [orig:148 mode ] [148])
  name: sf
    offset 0
      (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
  name: err
    offset 0
      (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
  name: __gu_val
    offset 0
      (reg/v:SI 3 r3 [orig:144 __gu_val ] [144])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
  name: err
    offset 0
      (reg/v:SI 3 r3 [orig:138 err ] [138])
  name: __gu_val
    offset 0
      (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:174 regs ] [174])


16 basic blocks, 23 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

Successors:  3 [29.0%]  (fallthru) 4 [71.0%] 
;; lr  out 	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2900, maybe hot.
Predecessors:  2 [29.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6]
;; live  kill	 14 [lr]

Successors:  4 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [71.0%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 8 [r8] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 8 [r8] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 8 [r8] 24 [cc]
;; live  kill	 24 [cc]

Successors:  5 [50.0%]  (fallthru) 7 [50.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  8 [28.0%]  6 [72.0%]  (fallthru)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 3600, maybe hot.
Predecessors:  5 [72.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  8 [50.0%]  7 [50.0%]  (fallthru)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 6800, maybe hot.
Predecessors:  4 [50.0%]  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 6 [r6] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 6 [r6] 24 [cc]
;; live  kill	

Successors:  9 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 3200, maybe hot.
Predecessors:  5 [28.0%]  6 [50.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6]
;; live  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 6 [r6]
;; live  kill	

Successors:  9 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 6 [r6] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 6 [r6] 24 [cc]
;; live  kill	

Successors:  10 [61.0%]  (fallthru) 15 [39.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  9 [61.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  14 [50.0%]  11 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  10 [50.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3] 6 [r6] 24 [cc]
;; live  kill	

Successors:  12 [29.0%]  (fallthru) 15 [71.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 884, maybe hot.
Predecessors:  11 [29.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

Successors:  13 [29.0%]  (fallthru) 14 [71.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 257, maybe hot.
Predecessors:  12 [29.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  15 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 3677, maybe hot.
Predecessors:  10 [50.0%]  12 [71.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6]
;; live  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 6 [r6]
;; live  kill	

Successors:  15 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 15 , prev 14, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  9 [39.0%]  11 [71.0%]  14 [100.0%]  (fallthru) 13 [100.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 1 , prev 15, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  15 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




restore_sigframe

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={23d,22u} r1={14d,10u} r2={38d,32u,1d} r3={42d,41u} r4={3d,27u} r5={4d,28u,2d} r6={11d,15u,2d} r7={2d,4u} r8={19d,21u} r12={6d} r13={2d,28u,3d} r14={7d,2u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={39d,12u} r25={1d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} 
;;    total ref usage 1121{870d,242u,9e} in 149{143 regular + 6 call} insns.
(note 1 0 268 NOTE_INSN_DELETED)

(note 268 1 269 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 269 268 5 2 ( sf (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sf ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 269 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 13 2 NOTE_INSN_DELETED)

(note 13 8 254 2 NOTE_INSN_DELETED)

(insn/f:TI 254 13 271 2 arch/arm/kernel/signal.c:276 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 8 r8)
            (expr_list:REG_DEAD (reg:SI 7 r7)
                (expr_list:REG_DEAD (reg:SI 6 r6)
                    (expr_list:REG_DEAD (reg:SI 5 r5)
                        (expr_list:REG_DEAD (reg:SI 4 r4)
                            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                        (set/f (reg/f:SI 13 sp)
                                            (plus:SI (reg/f:SI 13 sp)
                                                (const_int -32 [0xffffffffffffffe0])))
                                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                            (reg:SI 0 r0))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 4 [0x4])) [0 S4 A32])
                                            (reg:SI 1 r1))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 8 [0x8])) [0 S4 A32])
                                            (reg:SI 4 r4))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 12 [0xc])) [0 S4 A32])
                                            (reg:SI 5 r5))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 16 [0x10])) [0 S4 A32])
                                            (reg:SI 6 r6))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 20 [0x14])) [0 S4 A32])
                                            (reg:SI 7 r7))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 24 [0x18])) [0 S4 A32])
                                            (reg:SI 8 r8))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 28 [0x1c])) [0 S4 A32])
                                            (reg:SI 14 lr))
                                    ])
                                (nil)))))))))

(note 271 254 270 2 ( regs (nil)) NOTE_INSN_VAR_LOCATION)

(note 270 271 255 2 ( sf (nil)) NOTE_INSN_VAR_LOCATION)

(note 255 270 11 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 11 255 3 2 arch/arm/kernel/signal.c:281 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(insn:TI 3 11 272 2 arch/arm/kernel/signal.c:276 (set (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
        (reg:SI 1 r1 [ sf ])) 167 {*arm_movsi_insn} (nil))

(note 272 3 2 2 ( sf (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sf ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 2 272 273 2 arch/arm/kernel/signal.c:276 (set (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(note 273 2 10 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 10 273 274 2 arch/arm/kernel/signal.c:281 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 1 r1 [orig:175 sf ] [175])
            (const_int 104 [0x68]))) 4 {*arm_addsi3} (nil))

(note 274 10 9 2 ( sf (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 9 274 275 2 arch/arm/kernel/signal.c:281 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0x0]))
        (nil)))

(note 275 9 12 2 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 12 275 7 2 arch/arm/kernel/signal.c:281 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x10f3de80 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 7 12 15 2 arch/arm/kernel/signal.c:281 (set (reg/f:SI 7 r7 [176])
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0x0]))
        (nil)))

(insn:TI 15 7 276 2 arch/arm/kernel/signal.c:282 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 276 15 16 2 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 8 r8 [orig:170 err ] [170])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 16 276 17 2 arch/arm/kernel/signal.c:282 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  3 [29.0%]  (fallthru)
;; Succ edge  4 [71.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6]
;; live  kill	 14 [lr]

;; Pred edge  2 [29.0%]  (fallthru)
(note 17 16 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 23 17 28 3 NOTE_INSN_DELETED)

(note 28 23 46 3 NOTE_INSN_DELETED)

(note 46 28 251 3 NOTE_INSN_DELETED)

(insn:TI 251 46 249 3 include/linux/spinlock.h:310 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 249 251 243 3 include/linux/signal.h:191 (set (reg:SI 2 r2 [orig:178 set.sig ] [178])
        (mem/s/j:SI (reg/f:SI 13 sp) [0 set.sig+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (reg/f:SI 13 sp) [0 set.sig+0 S4 A64])
        (nil)))

(insn:TI 243 249 244 3 include/linux/spinlock.h:310 (set (reg:SI 6 r6 [181])
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn:TI 244 243 19 3 include/linux/spinlock.h:310 (set (reg:SI 6 r6 [181])
        (and:SI (reg:SI 6 r6 [181])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 19 244 20 3 include/linux/signal.h:191 (set (reg:SI 2 r2 [180])
        (and:SI (reg:SI 2 r2 [orig:178 set.sig ] [178])
            (const_int -262145 [0xfffffffffffbffff]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 20 19 25 3 include/linux/signal.h:191 (set (reg:SI 2 r2 [179])
        (and:SI (reg:SI 2 r2 [180])
            (const_int -257 [0xfffffffffffffeff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 set.sig+0 S4 A64])
        (expr_list:REG_EQUAL (and:SI (reg:SI 2 r2 [orig:178 set.sig ] [178])
                (const_int -262401 [0xfffffffffffbfeff]))
            (nil))))

(insn:TI 25 20 21 3 include/linux/spinlock.h:310 (set (reg/f:SI 3 r3 [orig:183 <variable>.task ] [183])
        (mem/s/f/j:SI (plus:SI (reg:SI 6 r6 [181])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg:SI 6 r6 [181])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
        (nil)))

(insn:TI 21 25 26 3 include/linux/signal.h:191 (set (mem/s/j:SI (reg/f:SI 13 sp) [0 set.sig+0 S4 A64])
        (reg:SI 2 r2 [179])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [179])
        (nil)))

(insn:TI 26 21 27 3 include/linux/spinlock.h:310 (set (reg/f:SI 0 r0 [orig:185 <variable>.sighand ] [185])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 3 r3 [orig:183 <variable>.task ] [183])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:183 <variable>.task ] [183])
        (nil)))

(insn:TI 27 26 29 3 include/linux/spinlock.h:310 (set (reg/f:SI 0 r0 [186])
        (plus:SI (reg/f:SI 0 r0 [orig:185 <variable>.sighand ] [185])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn:TI 29 27 30 3 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 0 r0 [186])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 30 29 34 3 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 34 30 37 3 arch/arm/kernel/signal.c:285 (set (reg/f:SI 3 r3 [orig:189 <variable>.task ] [189])
        (mem/s/f/j:SI (plus:SI (reg:SI 6 r6 [181])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg:SI 6 r6 [181])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
        (nil)))

(insn:TI 37 34 35 3 arch/arm/kernel/signal.c:285 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg/f:SI 7 r7 [176]) [0 set+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg/f:SI 7 r7 [176])
                        (const_int 4 [0x4])) [0 set+4 S4 A32]))
        ]) 190 {*ldmsi2} (nil))

(insn:TI 35 37 38 3 arch/arm/kernel/signal.c:285 (set (reg/f:SI 3 r3 [190])
        (plus:SI (reg/f:SI 3 r3 [orig:189 <variable>.task ] [189])
            (const_int 944 [0x3b0]))) 4 {*arm_addsi3} (nil))

(insn:TI 38 35 39 3 arch/arm/kernel/signal.c:285 (parallel [
            (set (mem/s/j:SI (reg/f:SI 3 r3 [190]) [0 <variable>.blocked+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [190])
                        (const_int 4 [0x4])) [0 <variable>.blocked+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/f:SI 3 r3 [190])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(call_insn:TI 39 38 43 3 arch/arm/kernel/signal.c:286 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 43 39 44 3 include/linux/spinlock.h:335 (set (reg/f:SI 3 r3 [orig:194 <variable>.task ] [194])
        (mem/s/f/j:SI (plus:SI (reg:SI 6 r6 [181])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 6 r6 [181])
        (nil)))

(insn:TI 44 43 45 3 include/linux/spinlock.h:335 (set (reg/f:SI 0 r0 [orig:196 <variable>.sighand ] [196])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 3 r3 [orig:194 <variable>.task ] [194])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:194 <variable>.task ] [194])
        (nil)))

(insn:TI 45 44 47 3 include/linux/spinlock.h:335 (set (reg/f:SI 0 r0 [197])
        (plus:SI (reg/f:SI 0 r0 [orig:196 <variable>.sighand ] [196])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn:TI 47 45 48 3 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 0 r0 [197])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 48 47 49 3 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 8 [r8] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 8 [r8] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 8 [r8] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  2 [71.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 49 48 50 4 66 "" [1 uses])

(note 50 49 103 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 103 50 51 4 NOTE_INSN_DELETED)

(insn:TI 51 103 52 4 arch/arm/kernel/signal.c:290 discrim 4 (set (reg/f:SI 3 r3 [198])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn:TI 52 51 277 4 arch/arm/kernel/signal.c:290 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [198])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691028))
            (set (reg/v:SI 2 r2 [orig:169 __gu_val ] [169])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [198])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691028))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [198])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 277 52 53 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:169 __gu_val ] [169])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 53 277 54 4 arch/arm/kernel/signal.c:290 discrim 5 (set (mem/s/j:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174]) [0 <variable>.uregs+0 S4 A32])
        (reg/v:SI 2 r2 [orig:169 __gu_val ] [169])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:169 __gu_val ] [169])
        (nil)))

(insn 54 53 55 4 arch/arm/kernel/signal.c:291 discrim 4 (set (reg/f:SI 3 r3 [199])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 36 [0x24]))) 4 {*arm_addsi3} (nil))

(insn:TI 55 54 278 4 arch/arm/kernel/signal.c:291 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [199])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691033))
            (set (reg/v:SI 2 r2 [orig:168 __gu_val ] [168])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [199])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691033))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [199])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 278 55 279 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:168 __gu_val ] [168])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 279 278 56 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 56 279 57 4 arch/arm/kernel/signal.c:291 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
        (reg/v:SI 2 r2 [orig:168 __gu_val ] [168])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:168 __gu_val ] [168])
        (nil)))

(insn 57 56 58 4 arch/arm/kernel/signal.c:292 discrim 4 (set (reg/f:SI 3 r3 [200])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 40 [0x28]))) 4 {*arm_addsi3} (nil))

(insn:TI 58 57 280 4 arch/arm/kernel/signal.c:292 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [200])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691038))
            (set (reg/v:SI 2 r2 [orig:167 __gu_val ] [167])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [200])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691038))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [200])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 280 58 281 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:167 __gu_val ] [167])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 281 280 59 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 59 281 60 4 arch/arm/kernel/signal.c:292 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (reg/v:SI 2 r2 [orig:167 __gu_val ] [167])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:167 __gu_val ] [167])
        (nil)))

(insn 60 59 61 4 arch/arm/kernel/signal.c:293 discrim 4 (set (reg/f:SI 3 r3 [201])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 44 [0x2c]))) 4 {*arm_addsi3} (nil))

(insn:TI 61 60 282 4 arch/arm/kernel/signal.c:293 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [201])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691043))
            (set (reg/v:SI 2 r2 [orig:166 __gu_val ] [166])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [201])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691043))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [201])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 282 61 283 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:166 __gu_val ] [166])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 283 282 62 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 62 283 63 4 arch/arm/kernel/signal.c:293 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 12 [0xc])) [0 <variable>.uregs+12 S4 A32])
        (reg/v:SI 2 r2 [orig:166 __gu_val ] [166])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:166 __gu_val ] [166])
        (nil)))

(insn 63 62 64 4 arch/arm/kernel/signal.c:294 discrim 4 (set (reg/f:SI 3 r3 [202])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 48 [0x30]))) 4 {*arm_addsi3} (nil))

(insn:TI 64 63 284 4 arch/arm/kernel/signal.c:294 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [202])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691048))
            (set (reg/v:SI 2 r2 [orig:165 __gu_val ] [165])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [202])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691048))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [202])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 284 64 285 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(note 285 284 65 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:165 __gu_val ] [165])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 65 285 66 4 arch/arm/kernel/signal.c:294 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 16 [0x10])) [0 <variable>.uregs+16 S4 A32])
        (reg/v:SI 2 r2 [orig:165 __gu_val ] [165])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:165 __gu_val ] [165])
        (nil)))

(insn 66 65 67 4 arch/arm/kernel/signal.c:295 discrim 4 (set (reg/f:SI 3 r3 [203])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 52 [0x34]))) 4 {*arm_addsi3} (nil))

(insn:TI 67 66 286 4 arch/arm/kernel/signal.c:295 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [203])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691053))
            (set (reg/v:SI 2 r2 [orig:164 __gu_val ] [164])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [203])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691053))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [203])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 286 67 287 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:164 __gu_val ] [164])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 287 286 68 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 68 287 69 4 arch/arm/kernel/signal.c:295 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 20 [0x14])) [0 <variable>.uregs+20 S4 A32])
        (reg/v:SI 2 r2 [orig:164 __gu_val ] [164])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:164 __gu_val ] [164])
        (nil)))

(insn 69 68 70 4 arch/arm/kernel/signal.c:296 discrim 4 (set (reg/f:SI 3 r3 [204])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (nil))

(insn:TI 70 69 288 4 arch/arm/kernel/signal.c:296 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [204])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691058))
            (set (reg/v:SI 2 r2 [orig:163 __gu_val ] [163])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [204])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691058))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [204])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 288 70 289 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:163 __gu_val ] [163])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 289 288 71 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 71 289 72 4 arch/arm/kernel/signal.c:296 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 24 [0x18])) [0 <variable>.uregs+24 S4 A32])
        (reg/v:SI 2 r2 [orig:163 __gu_val ] [163])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:163 __gu_val ] [163])
        (nil)))

(insn 72 71 73 4 arch/arm/kernel/signal.c:297 discrim 4 (set (reg/f:SI 3 r3 [205])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))

(insn:TI 73 72 290 4 arch/arm/kernel/signal.c:297 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [205])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691063))
            (set (reg/v:SI 2 r2 [orig:162 __gu_val ] [162])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [205])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691063))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [205])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 290 73 291 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:162 __gu_val ] [162])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 291 290 74 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 74 291 75 4 arch/arm/kernel/signal.c:297 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg/v:SI 2 r2 [orig:162 __gu_val ] [162])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:162 __gu_val ] [162])
        (nil)))

(insn 75 74 76 4 arch/arm/kernel/signal.c:298 discrim 4 (set (reg/f:SI 3 r3 [206])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(insn:TI 76 75 292 4 arch/arm/kernel/signal.c:298 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [206])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691068))
            (set (reg/v:SI 2 r2 [orig:161 __gu_val ] [161])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [206])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691068))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [206])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 292 76 293 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(note 293 292 77 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:161 __gu_val ] [161])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 77 293 78 4 arch/arm/kernel/signal.c:298 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 32 [0x20])) [0 <variable>.uregs+32 S4 A32])
        (reg/v:SI 2 r2 [orig:161 __gu_val ] [161])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:161 __gu_val ] [161])
        (nil)))

(insn 78 77 79 4 arch/arm/kernel/signal.c:299 discrim 4 (set (reg/f:SI 3 r3 [207])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 68 [0x44]))) 4 {*arm_addsi3} (nil))

(insn:TI 79 78 294 4 arch/arm/kernel/signal.c:299 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [207])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691073))
            (set (reg/v:SI 2 r2 [orig:160 __gu_val ] [160])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [207])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691073))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [207])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 294 79 295 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:160 __gu_val ] [160])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 295 294 80 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 80 295 81 4 arch/arm/kernel/signal.c:299 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 36 [0x24])) [0 <variable>.uregs+36 S4 A32])
        (reg/v:SI 2 r2 [orig:160 __gu_val ] [160])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:160 __gu_val ] [160])
        (nil)))

(insn 81 80 82 4 arch/arm/kernel/signal.c:300 discrim 4 (set (reg/f:SI 3 r3 [208])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 72 [0x48]))) 4 {*arm_addsi3} (nil))

(insn:TI 82 81 296 4 arch/arm/kernel/signal.c:300 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [208])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691078))
            (set (reg/v:SI 2 r2 [orig:159 __gu_val ] [159])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [208])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691078))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [208])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 296 82 297 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:159 __gu_val ] [159])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 297 296 83 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 83 297 84 4 arch/arm/kernel/signal.c:300 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 40 [0x28])) [0 <variable>.uregs+40 S4 A32])
        (reg/v:SI 2 r2 [orig:159 __gu_val ] [159])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:159 __gu_val ] [159])
        (nil)))

(insn 84 83 85 4 arch/arm/kernel/signal.c:301 discrim 4 (set (reg/f:SI 3 r3 [209])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 76 [0x4c]))) 4 {*arm_addsi3} (nil))

(insn:TI 85 84 298 4 arch/arm/kernel/signal.c:301 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [209])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691083))
            (set (reg/v:SI 2 r2 [orig:158 __gu_val ] [158])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [209])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691083))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [209])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 298 85 299 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:158 __gu_val ] [158])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 299 298 86 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 86 299 87 4 arch/arm/kernel/signal.c:301 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])
        (reg/v:SI 2 r2 [orig:158 __gu_val ] [158])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:158 __gu_val ] [158])
        (nil)))

(insn 87 86 88 4 arch/arm/kernel/signal.c:302 discrim 4 (set (reg/f:SI 3 r3 [210])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn:TI 88 87 300 4 arch/arm/kernel/signal.c:302 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [210])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691088))
            (set (reg/v:SI 2 r2 [orig:157 __gu_val ] [157])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [210])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691088))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [210])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 300 88 301 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:157 __gu_val ] [157])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 301 300 89 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 89 301 90 4 arch/arm/kernel/signal.c:302 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 48 [0x30])) [0 <variable>.uregs+48 S4 A32])
        (reg/v:SI 2 r2 [orig:157 __gu_val ] [157])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:157 __gu_val ] [157])
        (nil)))

(insn 90 89 91 4 arch/arm/kernel/signal.c:303 discrim 4 (set (reg/f:SI 3 r3 [211])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 84 [0x54]))) 4 {*arm_addsi3} (nil))

(insn:TI 91 90 302 4 arch/arm/kernel/signal.c:303 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [211])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691093))
            (set (reg/v:SI 2 r2 [orig:156 __gu_val ] [156])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [211])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691093))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [211])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 302 91 303 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(note 303 302 92 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:156 __gu_val ] [156])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 92 303 93 4 arch/arm/kernel/signal.c:303 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (reg/v:SI 2 r2 [orig:156 __gu_val ] [156])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:156 __gu_val ] [156])
        (nil)))

(insn 93 92 94 4 arch/arm/kernel/signal.c:304 discrim 4 (set (reg/f:SI 3 r3 [212])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 88 [0x58]))) 4 {*arm_addsi3} (nil))

(insn:TI 94 93 304 4 arch/arm/kernel/signal.c:304 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [212])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691098))
            (set (reg/v:SI 2 r2 [orig:155 __gu_val ] [155])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [212])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691098))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [212])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 304 94 305 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:155 __gu_val ] [155])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 305 304 95 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 95 305 96 4 arch/arm/kernel/signal.c:304 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])
        (reg/v:SI 2 r2 [orig:155 __gu_val ] [155])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:155 __gu_val ] [155])
        (nil)))

(insn 96 95 97 4 arch/arm/kernel/signal.c:305 discrim 4 (set (reg/f:SI 3 r3 [213])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 92 [0x5c]))) 4 {*arm_addsi3} (nil))

(insn:TI 97 96 306 4 arch/arm/kernel/signal.c:305 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [213])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691103))
            (set (reg/v:SI 2 r2 [orig:154 __gu_val ] [154])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [213])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691103))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [213])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 306 97 307 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:154 __gu_val ] [154])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 307 306 98 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 98 307 99 4 arch/arm/kernel/signal.c:305 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 2 r2 [orig:154 __gu_val ] [154])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:154 __gu_val ] [154])
        (nil)))

(insn 99 98 308 4 arch/arm/kernel/signal.c:306 discrim 4 (set (reg/f:SI 2 r2 [214])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 96 [0x60]))) 4 {*arm_addsi3} (nil))

(note 308 99 100 4 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 100 308 309 4 arch/arm/kernel/signal.c:306 discrim 4 (parallel [
            (set (reg/v:SI 8 r8 [orig:170 err ] [170])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 2 r2 [214])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691108))
            (set (reg/v:SI 3 r3 [orig:153 __gu_val ] [153])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 2 r2 [214])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 8 r8 [orig:170 err ] [170])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691108))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 2 r2 [214])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 309 100 104 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:153 __gu_val ] [153])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 104 309 101 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 3 r3 [orig:153 __gu_val ] [153])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 101 104 102 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (reg:SI 2 r2 [orig:146 D.26146 ] [146])
        (and:SI (reg/v:SI 3 r3 [orig:153 __gu_val ] [153])
            (const_int -321 [0xfffffffffffffebf]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 102 101 105 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 2 r2 [orig:146 D.26146 ] [146])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 105 102 106 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 106 105 107 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 107 106 310 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg/v:SI 3 r3 [orig:148 mode ] [148])
        (and:SI (reg/v:SI 3 r3 [orig:153 __gu_val ] [153])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(note 310 107 311 5 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(note 311 310 108 5 ( mode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:148 mode ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 108 311 109 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:148 mode ] [148])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 109 108 110 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 5 -> ( 8 6)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  8 [28.0%] 
;; Succ edge  6 [72.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  5 [72.0%]  (fallthru)
(note 110 109 111 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 111 110 112 6 NOTE_INSN_DELETED)

(note 112 111 116 6 NOTE_INSN_DELETED)

(note 116 112 120 6 NOTE_INSN_DELETED)

(note 120 116 121 6 NOTE_INSN_DELETED)

(note 121 120 114 6 NOTE_INSN_DELETED)

(insn:TI 114 121 115 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg/f:SI 1 r1 [218])
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)
        (nil)))

(insn:TI 115 114 118 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 1 r1 [orig:220 elf_hwcap ] [220])
        (mem/c/i:SI (reg/f:SI 1 r1 [218]) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
        (nil)))

(insn:TI 118 115 122 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 1 r1 [222])
        (zero_extract:SI (reg:SI 1 r1 [orig:220 elf_hwcap ] [220])
            (const_int 1 [0x1])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn:TI 122 118 312 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (parallel [
            (set (reg:SI 3 r3 [226])
                (and:SI (eq:SI (reg/v:SI 3 r3 [orig:148 mode ] [148])
                        (const_int 0 [0x0]))
                    (reg:SI 1 r1 [222])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_DEAD (reg:SI 1 r1 [222])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(note 312 122 123 6 ( mode (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 123 312 124 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [226])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [226])
        (nil)))

(jump_insn:TI 124 123 313 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

(note 313 124 125 7 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:153 __gu_val ] [153])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 6 [r6] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 6 [r6] 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  6 [50.0%]  (fallthru)
(code_label 125 313 126 7 67 "" [1 uses])

(note 126 125 131 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 131 126 127 7 NOTE_INSN_DELETED)

(insn:TI 127 131 314 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (reg:SI 3 r3 [orig:147 D.26138 ] [147])
        (and:SI (reg:SI 2 r2 [orig:146 D.26146 ] [146])
            (const_int -208 [0xffffffffffffff30]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:146 D.26146 ] [146])
        (nil)))

(note 314 127 248 7 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn 248 314 128 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg/f:SI 2 r2 [227])
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)
        (nil)))

(insn:TI 128 248 130 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 3 r3 [orig:147 D.26138 ] [147])) 167 {*arm_movsi_insn} (nil))

(insn:TI 130 128 132 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 6 r6 [orig:229 elf_hwcap ] [229])
        (mem/c/i:SI (reg/f:SI 2 r2 [227]) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [227])
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
            (nil))))

(insn:TI 132 130 140 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 6 r6 [orig:229 elf_hwcap ] [229])
                        (const_int 8 [0x8]))
                    (const_int 0 [0x0])))
            (set (reg:SI 6 r6 [228])
                (and:SI (reg:SI 6 r6 [orig:229 elf_hwcap ] [229])
                    (const_int 8 [0x8])))
        ]) 69 {*andsi3_compare0} (nil))

(insn:TI 140 132 135 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [230])
            (ior:SI (reg:SI 3 r3 [orig:147 D.26138 ] [147])
                (const_int 16 [0x10])))) 2310 {neon_vornv2di+43} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn 135 140 141 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 6 r6 [orig:149 D.26136 ] [149])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 141 135 264 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
            (reg:SI 3 r3 [230]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_DEAD (reg:SI 3 r3 [230])
            (nil))))

(jump_insn 264 141 265 7 (set (pc)
        (label_ref 148)) -1 (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  9 [100.0%] 

(barrier 265 264 315)

(note 315 265 145 8 ( mode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:148 mode ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 5 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6]
;; live  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 6 [r6]
;; live  kill	

;; Pred edge  5 [28.0%] 
;; Pred edge  6 [50.0%] 
(code_label 145 315 146 8 68 "" [2 uses])

(note 146 145 147 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 147 146 148 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:177 (set (reg:SI 6 r6 [orig:149 D.26136 ] [149])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 6 [r6] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 6 [r6] 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
(code_label 148 147 149 9 70 "" [1 uses])

(note 149 148 151 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 151 149 150 9 NOTE_INSN_DELETED)

(insn:TI 150 151 152 9 arch/arm/kernel/signal.c:308 (set (reg:SI 6 r6 [231])
        (xor:SI (reg:SI 6 r6 [orig:149 D.26136 ] [149])
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn:TI 152 150 316 9 arch/arm/kernel/signal.c:320 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 6 r6 [231])
                        (reg/v:SI 8 r8 [orig:170 err ] [170]))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
                (ior:SI (reg:SI 6 r6 [231])
                    (reg/v:SI 8 r8 [orig:170 err ] [170])))
        ]) 91 {*iorsi3_compare0} (nil))

(note 316 152 153 9 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 153 316 154 9 arch/arm/kernel/signal.c:320 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 216)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 15)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  15 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  9 [61.0%]  (fallthru)
(note 154 153 155 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 155 154 317 10 arch/arm/kernel/signal.c:310 (set (reg/v/f:SI 2 r2 [orig:171 aux ] [171])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 232 [0xe8]))) 4 {*arm_addsi3} (nil))

(note 317 155 245 10 ( aux (expr_list:REG_DEP_TRUE (reg/v/f:SI 2 r2 [orig:171 aux ] [171])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 245 317 318 10 arch/arm/kernel/signal.c:222 discrim 4 (set (reg/v:SI 3 r3 [orig:138 err ] [138])
        (reg/v:SI 6 r6 [orig:134 err.477 ] [134])) 167 {*arm_movsi_insn} (nil))

(note 318 245 319 10 ( mode (nil)) NOTE_INSN_VAR_LOCATION)

(note 319 318 158 10 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:138 err ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 158 319 320 10 arch/arm/kernel/signal.c:222 discrim 4 (parallel [
            (set (reg/v:SI 3 r3 [orig:138 err ] [138])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v/f:SI 2 r2 [orig:171 aux ] [171])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:138 err ] [138])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691113))
            (set (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v/f:SI 2 r2 [orig:171 aux ] [171])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:138 err ] [138])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691113))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:171 aux ] [171])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 320 158 159 10 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 159 320 321 10 arch/arm/kernel/signal.c:223 discrim 4 (set (reg/f:SI 2 r2 [233])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 236 [0xec]))) 4 {*arm_addsi3} (nil))

(note 321 159 160 10 ( aux (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 160 321 322 10 arch/arm/kernel/signal.c:223 discrim 4 (parallel [
            (set (reg/v:SI 3 r3 [orig:138 err ] [138])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 2 r2 [233])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:138 err ] [138])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691118))
            (set (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 2 r2 [233])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:138 err ] [138])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691118))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 2 r2 [233])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 322 160 161 10 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 161 322 162 10 arch/arm/kernel/signal.c:225 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:138 err ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:138 err ] [138])
        (nil)))

(jump_insn:TI 162 161 163 10 arch/arm/kernel/signal.c:225 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 14 11)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  14 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3] 6 [r6] 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 163 162 164 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 164 163 165 11 NOTE_INSN_DELETED)

(note 165 164 168 11 NOTE_INSN_DELETED)

(note 168 165 169 11 NOTE_INSN_DELETED)

(note 169 168 171 11 NOTE_INSN_DELETED)

(note 171 169 172 11 NOTE_INSN_DELETED)

(note 172 171 173 11 NOTE_INSN_DELETED)

(note 173 172 167 11 NOTE_INSN_DELETED)

(insn:TI 167 173 323 11 arch/arm/kernel/signal.c:227 (set (reg:SI 3 r3 [237])
        (const_int 1447448577 [0x56465001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1447448577 [0x56465001])
        (nil)))

(note 323 167 174 11 ( err (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 174 323 177 11 arch/arm/kernel/signal.c:227 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (ior:SI (ne:SI (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])
                    (const_int 288 [0x120]))
                (ne:SI (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
                    (reg:SI 3 r3 [237])))
            (const_int 0 [0x0]))) 285 {*cmp_ior} (expr_list:REG_DEAD (reg:SI 3 r3 [237])
        (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
            (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])
                (nil)))))

(insn:TI 177 174 175 11 arch/arm/kernel/signal.c:228 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
            (const_int -22 [0xffffffffffffffea]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 175 177 181 11 arch/arm/kernel/signal.c:227 (set (pc)
        (if_then_else (ne (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 216)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 11 -> ( 12 15)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  12 [29.0%]  (fallthru)
;; Succ edge  15 [71.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  11 [29.0%]  (fallthru)
(note 181 175 182 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 182 181 184 12 NOTE_INSN_DELETED)

(note 184 182 185 12 NOTE_INSN_DELETED)

(note 185 184 190 12 NOTE_INSN_DELETED)

(note 190 185 252 12 NOTE_INSN_DELETED)

(insn:TI 252 190 187 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 187 252 324 12 arch/arm/kernel/signal.c:234 (set (reg:SI 1 r1)
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 240 [0xf0]))) 4 {*arm_addsi3} (nil))

(note 324 187 240 12 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 240 324 325 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(note 325 240 326 12 ( regs (nil)) NOTE_INSN_VAR_LOCATION)

(note 326 325 188 12 ( thread (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 188 326 241 12 arch/arm/kernel/signal.c:234 (set (reg:SI 2 r2)
        (const_int 256 [0x100])) 167 {*arm_movsi_insn} (nil))

(insn:TI 241 188 186 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
        (and:SI (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 186 241 327 12 arch/arm/kernel/signal.c:234 (set (reg:SI 0 r0)
        (plus:SI (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
            (const_int 432 [0x1b0]))) 4 {*arm_addsi3} (nil))

(note 327 186 189 12 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 189 327 192 12 arch/arm/kernel/signal.c:234 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x10f3de80 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 192 189 193 12 arch/arm/kernel/signal.c:239 discrim 4 (set (reg/f:SI 3 r3 [245])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 496 [0x1f0]))) 4 {*arm_addsi3} (nil))

(insn:TI 193 192 329 12 arch/arm/kernel/signal.c:239 discrim 4 (parallel [
            (set (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [245])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691123))
            (set (reg/v:SI 2 r2 [orig:141 __gu_val ] [141])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [245])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691123))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [245])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 329 193 328 12 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:141 __gu_val ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 328 329 194 12 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 194 328 195 12 arch/arm/kernel/signal.c:239 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
                (const_int 692 [0x2b4])) [0 <variable>.vfpstate.hard.fpscr+0 S4 A32])
        (reg/v:SI 2 r2 [orig:141 __gu_val ] [141])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:141 __gu_val ] [141])
        (nil)))

(insn 195 194 196 12 arch/arm/kernel/signal.c:244 discrim 4 (set (reg/f:SI 3 r3 [246])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 504 [0x1f8]))) 4 {*arm_addsi3} (nil))

(insn:TI 196 195 330 12 arch/arm/kernel/signal.c:244 discrim 4 (parallel [
            (set (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [246])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691128))
            (set (reg/v:SI 2 r2 [orig:142 __gu_val ] [142])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [246])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691128))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [246])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 330 196 331 12 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(note 331 330 197 12 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:142 __gu_val ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 197 331 332 12 arch/arm/kernel/signal.c:246 (set (reg/v:SI 2 r2 [orig:137 fpexc ] [137])
        (ior:SI (reg/v:SI 2 r2 [orig:142 __gu_val ] [142])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))

(note 332 197 333 12 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(note 333 332 200 12 ( fpexc (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:137 fpexc ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 200 333 198 12 arch/arm/kernel/signal.c:251 discrim 4 (set (reg/f:SI 3 r3 [248])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 508 [0x1fc]))) 4 {*arm_addsi3} (nil))

(insn:TI 198 200 334 12 arch/arm/kernel/signal.c:249 (set (reg:SI 2 r2 [247])
        (and:SI (reg/v:SI 2 r2 [orig:137 fpexc ] [137])
            (const_int 1879048191 [0x6fffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])
        (nil)))

(note 334 198 199 12 ( fpexc (nil)) NOTE_INSN_VAR_LOCATION)

(insn 199 334 201 12 arch/arm/kernel/signal.c:249 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])
        (reg:SI 2 r2 [247])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [247])
        (nil)))

(insn:TI 201 199 335 12 arch/arm/kernel/signal.c:251 discrim 4 (parallel [
            (set (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [248])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691133))
            (set (reg/v:SI 2 r2 [orig:143 __gu_val ] [143])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 3 r3 [248])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691133))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [248])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 335 201 202 12 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:143 __gu_val ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 202 335 203 12 arch/arm/kernel/signal.c:251 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
                (const_int 696 [0x2b8])) [0 <variable>.vfpstate.hard.fpinst+0 S4 A64])
        (reg/v:SI 2 r2 [orig:143 __gu_val ] [143])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:143 __gu_val ] [143])
        (nil)))

(insn 203 202 336 12 arch/arm/kernel/signal.c:252 discrim 4 (set (reg/f:SI 4 r4 [249])
        (plus:SI (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
            (const_int 512 [0x200]))) 4 {*arm_addsi3} (nil))

(note 336 203 204 12 ( sf (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 204 336 337 12 arch/arm/kernel/signal.c:252 discrim 4 (parallel [
            (set (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 4 r4 [249])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691138))
            (set (reg/v:SI 3 r3 [orig:144 __gu_val ] [144])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 4 r4 [249])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691138))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(note 337 204 206 12 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:144 __gu_val ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 206 337 205 12 arch/arm/kernel/signal.c:254 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:133 err.480 ] [133])
        (nil)))

(insn 205 206 207 12 arch/arm/kernel/signal.c:252 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:136 thread ] [136])
                (const_int 700 [0x2bc])) [0 <variable>.vfpstate.hard.fpinst2+0 S4 A32])
        (reg/v:SI 3 r3 [orig:144 __gu_val ] [144])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:144 __gu_val ] [144])
        (nil)))

(jump_insn:TI 207 205 208 12 arch/arm/kernel/signal.c:254 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  13 [29.0%]  (fallthru)
;; Succ edge  14 [71.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  12 [29.0%]  (fallthru)
(note 208 207 209 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 209 208 338 13 arch/arm/kernel/signal.c:255 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:136 thread ] [136])) 167 {*arm_movsi_insn} (nil))

(note 338 209 210 13 ( err (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 210 338 340 13 arch/arm/kernel/signal.c:255 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_flush_hwstate") [flags 0x41] <function_decl 0x10b07700 vfp_flush_hwstate>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 340 210 339 13 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(note 339 340 266 13 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 266 339 267 13 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 13 -> ( 15)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  15 [100.0%] 

(barrier 267 266 341)

(note 341 267 342 14 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:139 __gu_val ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 342 341 343 14 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:174 regs ] [174])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 343 342 344 14 ( sf (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:175 sf ] [175])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 344 343 345 14 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:140 __gu_val ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 345 344 346 14 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:144 __gu_val ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 346 345 347 14 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:143 __gu_val ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 347 346 213 14 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:138 err ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 10 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6]
;; live  in  	 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 6 [r6]
;; live  kill	

;; Pred edge  10 [50.0%] 
;; Pred edge  12 [71.0%] 
(code_label 213 347 214 14 72 "" [2 uses])

(note 214 213 215 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 215 214 348 14 arch/arm/kernel/signal.c:226 (set (reg/v:SI 6 r6 [orig:134 err.477 ] [134])
        (const_int -14 [0xfffffffffffffff2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  15 [100.0%]  (fallthru)

(note 348 215 216 15 ( mode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:148 mode ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 9 11 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  9 [39.0%] 
;; Pred edge  11 [71.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%] 
(code_label 216 348 217 15 71 "" [3 uses])

(note 217 216 222 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 222 217 349 15 arch/arm/kernel/signal.c:325 (set (reg/i:SI 0 r0)
        (reg/v:SI 6 r6 [orig:134 err.477 ] [134])) 167 {*arm_movsi_insn} (nil))

(note 349 222 228 15 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn 228 349 256 15 arch/arm/kernel/signal.c:325 (use (reg/i:SI 0 r0)) -1 (nil))

(note 256 228 257 15 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 257 256 258 15 arch/arm/kernel/signal.c:325 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 258 257 247)

(note 247 258 250 NOTE_INSN_DELETED)

(note 250 247 0 NOTE_INSN_DELETED)


;; Function sys_rt_sigreturn (sys_rt_sigreturn)[0:1445]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: regs+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])

OUT:
Stack adjustment: 16
Reg 0: regs+0
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:144 regs ] [144])
      (reg:SI 0 r0 [ regs ])


Basic block 3:
IN:
Stack adjustment: 16
Reg 0: regs+0
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:144 regs ] [144])
      (reg:SI 0 r0 [ regs ])

OUT:
Stack adjustment: 16
Reg 0: regs+0
Reg 2: roksum+0
Reg 3: flag+0
Reg 4: regs+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:137 flag ] [137])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:136 roksum ] [136])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:144 regs ] [144])
      (reg:SI 0 r0 [ regs ])


Basic block 4:
IN:
Stack adjustment: 16
Reg 0: regs+0
Reg 2: roksum+0
Reg 3: flag+0
Reg 4: regs+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:137 flag ] [137])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:136 roksum ] [136])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:144 regs ] [144])
      (reg:SI 0 r0 [ regs ])

OUT:
Stack adjustment: 16
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:144 regs ] [144])


Basic block 5:
IN:
Stack adjustment: 16
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:144 regs ] [144])

OUT:
Stack adjustment: 16
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:144 regs ] [144])


Basic block 6:
IN:
Stack adjustment: 16
Reg 0: regs+0
Reg 2: roksum+0
Reg 3: flag+0
Reg 4: regs+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:137 flag ] [137])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:136 roksum ] [136])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:144 regs ] [144])
      (reg:SI 0 r0 [ regs ])

OUT:
Stack adjustment: 16
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:144 regs ] [144])


7 basic blocks, 10 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  kill	

Successors:  6 [29.0%]  3 [71.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 7100, maybe hot.
Predecessors:  2 [71.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  6 [71.0%]  4 [29.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 2059, maybe hot.
Predecessors:  3 [29.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

Successors:  6 [71.0%]  5 [29.0%]  (fallthru)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 597, maybe hot.
Predecessors:  4 [29.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 1 [r1] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 24 [cc]
;; live  kill	 14 [lr]

Successors:  EXIT [62.2%]  6 [37.8%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 6 , prev 5, next 1, loop_depth 0, count 0, freq 9629, maybe hot.
Predecessors:  3 [71.0%]  2 [29.0%]  4 [71.0%]  5 [37.8%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 6, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  6 [100.0%]  5 [62.2%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




sys_rt_sigreturn

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,11u} r1={7d,3u} r2={9d,4u} r3={10d,7u} r4={2d,4u} r5={2d,6u} r6={1d,2u} r12={3d} r13={2d,12u} r14={4d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={8d,5u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} 
;;    total ref usage 442{386d,56u,0e} in 33{30 regular + 3 call} insns.
(note 1 0 87 NOTE_INSN_DELETED)

(note 87 1 4 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 87 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 3 12 2 NOTE_INSN_DELETED)

(note 12 7 82 2 NOTE_INSN_DELETED)

(insn/f:TI 82 12 83 2 arch/arm/kernel/signal.c:358 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 83 82 80 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 80 83 11 2 arch/arm/kernel/signal.c:362 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 11 80 74 2 arch/arm/kernel/signal.c:369 (set (reg:SI 5 r5 [orig:142 D.24470 ] [142])
        (mem/s/j:SI (plus:SI (reg/f:SI 0 r0 [orig:144 regs ] [144])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 74 11 78 2 arch/arm/kernel/signal.c:362 (set (reg:SI 3 r3 [145])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 78 74 75 2 arch/arm/kernel/signal.c:362 (set (reg/f:SI 2 r2 [147])
        (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)
        (nil)))

(insn 75 78 13 2 arch/arm/kernel/signal.c:362 (set (reg:SI 3 r3 [145])
        (and:SI (reg:SI 3 r3 [145])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 13 75 2 2 arch/arm/kernel/signal.c:369 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 5 r5 [orig:142 D.24470 ] [142])
                (const_int 3 [0x3])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 2 13 10 2 arch/arm/kernel/signal.c:358 (set (reg/v/f:SI 4 r4 [orig:144 regs ] [144])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 10 2 14 2 arch/arm/kernel/signal.c:362 (set (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [145])
                (const_int 712 [0x2c8])) [0 <variable>.restart_block.fn+0 S4 A64])
        (reg/f:SI 2 r2 [147])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [147])
        (expr_list:REG_EQUAL (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)
            (nil))))

(jump_insn 14 10 88 2 arch/arm/kernel/signal.c:369 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 2 -> ( 6 3)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  6 [29.0%] 
;; Succ edge  3 [71.0%]  (fallthru)

(note 88 14 15 3 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:144 regs ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  2 [71.0%]  (fallthru)
(note 15 88 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 15 21 3 arch/arm/kernel/signal.c:374 (set (reg:SI 3 r3 [orig:151 <variable>.addr_limit ] [151])
        (mem/s/j:SI (plus:SI (reg:SI 3 r3 [145])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 21 20 90 3 arch/arm/kernel/signal.c:374 (parallel [
            (set (reg/v:SI 3 r3 [orig:137 flag ] [137])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg:SI 5 r5 [orig:142 D.24470 ] [142])
                        (const_int 880 [0x370])
                        (reg/v:SI 3 r3 [orig:137 flag ] [137])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8636693))
            (set (reg/v:SI 2 r2 [orig:136 roksum ] [136])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg:SI 5 r5 [orig:142 D.24470 ] [142])
                        (const_int 880 [0x370])
                        (reg/v:SI 3 r3 [orig:137 flag ] [137])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8636693))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg/v:SI 2 r2 [orig:136 roksum ] [136])
            (nil))))

(note 90 21 89 3 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:136 roksum ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 89 90 22 3 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:137 flag ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 22 89 23 3 arch/arm/kernel/signal.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:137 flag ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:137 flag ] [137])
        (nil)))

(jump_insn:TI 23 22 24 3 arch/arm/kernel/signal.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 3 -> ( 6 4)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  6 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  3 [29.0%]  (fallthru)
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 25 24 29 4 NOTE_INSN_DELETED)

(note 29 25 27 4 NOTE_INSN_DELETED)

(insn:TI 27 29 28 4 arch/arm/kernel/signal.c:377 (set (reg:SI 1 r1)
        (plus:SI (reg:SI 5 r5 [orig:142 D.24470 ] [142])
            (const_int 128 [0x80]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 28 27 92 4 arch/arm/kernel/signal.c:377 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("restore_sigframe") [flags 0x3] <function_decl 0x1140a380 restore_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 92 28 91 4 ( roksum (nil)) NOTE_INSN_VAR_LOCATION)

(note 91 92 30 4 ( flag (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 30 91 31 4 arch/arm/kernel/signal.c:377 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg:SI 1 r1 [orig:141 D.24476 ] [141])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn:TI 31 30 32 4 arch/arm/kernel/signal.c:377 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  6 [71.0%] 
;; Succ edge  5 [29.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 1 [r1] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  4 [29.0%]  (fallthru)
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 33 32 38 5 NOTE_INSN_DELETED)

(note 38 33 34 5 NOTE_INSN_DELETED)

(insn:TI 34 38 36 5 arch/arm/kernel/signal.c:380 (set (reg:SI 0 r0)
        (plus:SI (reg:SI 5 r5 [orig:142 D.24470 ] [142])
            (const_int 136 [0x88]))) 4 {*arm_addsi3} (nil))

(insn 36 34 37 5 arch/arm/kernel/signal.c:380 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:144 regs ] [144])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 37 36 39 5 arch/arm/kernel/signal.c:380 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_sigaltstack") [flags 0x41] <function_decl 0x10f0e000 do_sigaltstack>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn:TI 39 37 42 5 arch/arm/kernel/signal.c:380 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int -14 [0xfffffffffffffff2]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 42 39 40 5 arch/arm/kernel/signal.c:383 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:139 D.24481 ] [139])
            (mem/s/j:SI (reg/v/f:SI 4 r4 [orig:144 regs ] [144]) [0 <variable>.uregs+0 S4 A32]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 40 42 93 5 arch/arm/kernel/signal.c:380 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6218 [0x184a])
            (nil))))
;; End of basic block 5 -> ( 1 6)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [62.2%] 
;; Succ edge  6 [37.8%]  (fallthru)

(note 93 40 94 6 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:137 flag ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 94 93 95 6 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:136 roksum ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 95 94 45 6 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:144 regs ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3 2 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  3 [71.0%] 
;; Pred edge  2 [29.0%] 
;; Pred edge  4 [71.0%] 
;; Pred edge  5 [37.8%]  (fallthru)
(code_label 45 95 46 6 78 "" [3 uses])

(note 46 45 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 48 46 81 6 NOTE_INSN_DELETED)

(insn:TI 81 48 96 6 arch/arm/kernel/signal.c:386 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(note 96 81 50 6 ( roksum (nil)) NOTE_INSN_VAR_LOCATION)

(insn 50 96 72 6 arch/arm/kernel/signal.c:386 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn:TI 72 50 97 6 arch/arm/kernel/signal.c:386 (set (reg:SI 3 r3 [154])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(note 97 72 73 6 ( flag (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 73 97 51 6 arch/arm/kernel/signal.c:386 (set (reg:SI 3 r3 [154])
        (and:SI (reg:SI 3 r3 [154])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 51 73 52 6 arch/arm/kernel/signal.c:386 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [154])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [154])
        (nil)))

(call_insn:TI 52 51 53 6 arch/arm/kernel/signal.c:386 (parallel [
            (call (mem:SI (symbol_ref:SI ("force_sig") [flags 0x41] <function_decl 0x10f06c80 force_sig>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 53 52 66 6 arch/arm/kernel/signal.c:387 (set (reg:SI 0 r0 [orig:139 D.24481 ] [139])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 66 53 86 6 arch/arm/kernel/signal.c:388 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn:TI 86 66 85 6 arch/arm/kernel/signal.c:388 (return) 260 {return} (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 85 86 77)

(note 77 85 79 NOTE_INSN_DELETED)

(note 79 77 0 NOTE_INSN_DELETED)


;; Function sys_sigreturn (sys_sigreturn)[0:1444]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: regs+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])

OUT:
Stack adjustment: 8
Reg 0: regs+0
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:143 regs ] [143])
      (reg:SI 0 r0 [ regs ])


Basic block 3:
IN:
Stack adjustment: 8
Reg 0: regs+0
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:143 regs ] [143])
      (reg:SI 0 r0 [ regs ])

OUT:
Stack adjustment: 8
Reg 0: regs+0
Reg 2: roksum+0
Reg 3: flag+0
Reg 4: regs+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:137 flag ] [137])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:136 roksum ] [136])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:143 regs ] [143])
      (reg:SI 0 r0 [ regs ])


Basic block 4:
IN:
Stack adjustment: 8
Reg 0: regs+0
Reg 2: roksum+0
Reg 3: flag+0
Reg 4: regs+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:137 flag ] [137])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:136 roksum ] [136])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:143 regs ] [143])
      (reg:SI 0 r0 [ regs ])

OUT:
Stack adjustment: 8
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:143 regs ] [143])


Basic block 5:
IN:
Stack adjustment: 8
Reg 0: regs+0
Reg 2: roksum+0
Reg 3: flag+0
Reg 4: regs+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:137 flag ] [137])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:136 roksum ] [136])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:143 regs ] [143])
      (reg:SI 0 r0 [ regs ])

OUT:
Stack adjustment: 8
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:143 regs ] [143])


6 basic blocks, 8 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	

Successors:  5 [29.0%]  3 [71.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 7100, maybe hot.
Predecessors:  2 [71.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  5 [71.0%]  4 [29.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 2059, maybe hot.
Predecessors:  3 [29.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

Successors:  EXIT [39.0%]  5 [61.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


Basic block 5 , prev 4, next 1, loop_depth 0, count 0, freq 9197, maybe hot.
Predecessors:  3 [71.0%]  2 [29.0%]  4 [61.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


Basic block 1 , prev 5, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [100.0%]  4 [39.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




sys_sigreturn

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,8u} r1={5d,4u} r2={7d,3u} r3={9d,7u} r4={2d,3u} r12={2d} r13={2d,10u} r14={3d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={6d,4u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 303{262d,41u,0e} in 27{25 regular + 2 call} insns.
(note 1 0 77 NOTE_INSN_DELETED)

(note 77 1 4 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 77 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 3 12 2 NOTE_INSN_DELETED)

(note 12 7 72 2 NOTE_INSN_DELETED)

(insn/f:TI 72 12 73 2 arch/arm/kernel/signal.c:328 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 73 72 70 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 70 73 11 2 arch/arm/kernel/signal.c:332 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 11 70 64 2 arch/arm/kernel/signal.c:339 (set (reg:SI 1 r1 [orig:141 D.24451 ] [141])
        (mem/s/j:SI (plus:SI (reg/f:SI 0 r0 [orig:143 regs ] [143])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 64 11 68 2 arch/arm/kernel/signal.c:332 (set (reg:SI 3 r3 [144])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 68 64 65 2 arch/arm/kernel/signal.c:332 (set (reg/f:SI 2 r2 [146])
        (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)
        (nil)))

(insn 65 68 13 2 arch/arm/kernel/signal.c:332 (set (reg:SI 3 r3 [144])
        (and:SI (reg:SI 3 r3 [144])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 13 65 2 2 arch/arm/kernel/signal.c:339 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 1 r1 [orig:141 D.24451 ] [141])
                (const_int 3 [0x3])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 2 13 10 2 arch/arm/kernel/signal.c:328 (set (reg/v/f:SI 4 r4 [orig:143 regs ] [143])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 10 2 14 2 arch/arm/kernel/signal.c:332 (set (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [144])
                (const_int 712 [0x2c8])) [0 <variable>.restart_block.fn+0 S4 A64])
        (reg/f:SI 2 r2 [146])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [146])
        (expr_list:REG_EQUAL (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)
            (nil))))

(jump_insn 14 10 78 2 arch/arm/kernel/signal.c:339 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp]


;; Succ edge  5 [29.0%] 
;; Succ edge  3 [71.0%]  (fallthru)

(note 78 14 15 3 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:143 regs ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  2 [71.0%]  (fallthru)
(note 15 78 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 15 21 3 arch/arm/kernel/signal.c:344 (set (reg:SI 3 r3 [orig:150 <variable>.addr_limit ] [150])
        (mem/s/j:SI (plus:SI (reg:SI 3 r3 [144])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 21 20 80 3 arch/arm/kernel/signal.c:344 (parallel [
            (set (reg/v:SI 3 r3 [orig:137 flag ] [137])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg:SI 1 r1 [orig:141 D.24451 ] [141])
                        (const_int 752 [0x2f0])
                        (reg/v:SI 3 r3 [orig:137 flag ] [137])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8632853))
            (set (reg/v:SI 2 r2 [orig:136 roksum ] [136])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg:SI 1 r1 [orig:141 D.24451 ] [141])
                        (const_int 752 [0x2f0])
                        (reg/v:SI 3 r3 [orig:137 flag ] [137])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8632853))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg/v:SI 2 r2 [orig:136 roksum ] [136])
            (nil))))

(note 80 21 79 3 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:136 roksum ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 79 80 22 3 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:137 flag ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 22 79 23 3 arch/arm/kernel/signal.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:137 flag ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:137 flag ] [137])
        (nil)))

(jump_insn:TI 23 22 24 3 arch/arm/kernel/signal.c:344 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]


;; Succ edge  5 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  3 [29.0%]  (fallthru)
(note 24 23 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 28 24 27 4 NOTE_INSN_DELETED)

(call_insn:TI 27 28 82 4 arch/arm/kernel/signal.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("restore_sigframe") [flags 0x3] <function_decl 0x1140a380 restore_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 82 27 81 4 ( roksum (nil)) NOTE_INSN_VAR_LOCATION)

(note 81 82 29 4 ( flag (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 29 81 32 4 arch/arm/kernel/signal.c:347 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 32 29 30 4 arch/arm/kernel/signal.c:350 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:139 D.24458 ] [139])
            (mem/s/j:SI (reg/v/f:SI 4 r4 [orig:143 regs ] [143]) [0 <variable>.uregs+0 S4 A32]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 30 32 83 4 arch/arm/kernel/signal.c:347 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 4 -> ( 1 5)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [39.0%] 
;; Succ edge  5 [61.0%]  (fallthru)

(note 83 30 84 5 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:143 regs ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 84 83 85 5 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:137 flag ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 85 84 35 5 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:136 roksum ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3 2 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  3 [71.0%] 
;; Pred edge  2 [29.0%] 
;; Pred edge  4 [61.0%]  (fallthru)
(code_label 35 85 36 5 84 "" [2 uses])

(note 36 35 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 38 36 71 5 NOTE_INSN_DELETED)

(insn:TI 71 38 86 5 arch/arm/kernel/signal.c:353 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(note 86 71 40 5 ( roksum (nil)) NOTE_INSN_VAR_LOCATION)

(insn 40 86 62 5 arch/arm/kernel/signal.c:353 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn:TI 62 40 87 5 arch/arm/kernel/signal.c:353 (set (reg:SI 3 r3 [151])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(note 87 62 63 5 ( flag (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 63 87 41 5 arch/arm/kernel/signal.c:353 (set (reg:SI 3 r3 [151])
        (and:SI (reg:SI 3 r3 [151])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 41 63 42 5 arch/arm/kernel/signal.c:353 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [151])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [151])
        (nil)))

(call_insn:TI 42 41 43 5 arch/arm/kernel/signal.c:353 (parallel [
            (call (mem:SI (symbol_ref:SI ("force_sig") [flags 0x41] <function_decl 0x10f06c80 force_sig>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 43 42 56 5 arch/arm/kernel/signal.c:354 (set (reg:SI 0 r0 [orig:139 D.24458 ] [139])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 56 43 76 5 arch/arm/kernel/signal.c:355 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn:TI 76 56 75 5 arch/arm/kernel/signal.c:355 (return) 260 {return} (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 75 76 67)

(note 67 75 69 NOTE_INSN_DELETED)

(note 69 67 0 NOTE_INSN_DELETED)


;; Function sys_sigaction (sys_sigaction)[0:1440]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sig+0
Reg 1: act+0
Reg 2: oact+0
Variables:
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: oact
    offset 0
      (reg:SI 2 r2 [ oact ])

OUT:
Stack adjustment: 56
Reg 0: sig+0
Reg 1: act+0
Reg 2: oact+0
Reg 4: oact+0
Variables:
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
      (reg:SI 2 r2 [ oact ])


Basic block 3:
IN:
Stack adjustment: 56
Reg 0: sig+0
Reg 1: act+0
Reg 2: oact+0
Reg 4: oact+0
Variables:
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
      (reg:SI 2 r2 [ oact ])

OUT:
Stack adjustment: 56
Reg 0: sig+0
Reg 1: act+0
Reg 2: roksum+0
Reg 3: flag+0
Reg 4: oact+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:150 flag ] [150])
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:149 roksum ] [149])


Basic block 4:
IN:
Stack adjustment: 56
Reg 0: sig+0
Reg 1: act+0
Reg 2: roksum+0
Reg 3: flag+0
Reg 4: oact+0
Variables:
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:150 flag ] [150])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:149 roksum ] [149])

OUT:
Stack adjustment: 56
Reg 0: sig+0
Reg 1: act+0
Reg 2: roksum+0
Reg 3: __gu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Variables:
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:149 roksum ] [149])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])


Basic block 5:
IN:
Stack adjustment: 56
Reg 0: sig+0
Reg 1: act+0
Reg 2: roksum+0
Reg 3: __gu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Variables:
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:149 roksum ] [149])

OUT:
Stack adjustment: 56
Reg 0: sig+0
Reg 1: act+0
Reg 3: __gu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 12: __gu_val+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 12 ip [orig:145 __gu_val ] [145])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])


Basic block 6:
IN:
Stack adjustment: 56
Reg 0: sig+0
Reg 1: act+0
Reg 3: __gu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 12: __gu_val+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 12 ip [orig:145 __gu_val ] [145])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])

OUT:
Stack adjustment: 56
Reg 0: sig+0
Reg 2: __gu_err+0
Reg 3: __gu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Reg 12: __gu_val+0
Variables:
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: __gu_err
    offset 0
      (reg/v:SI 2 r2 [orig:142 __gu_err ] [142])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
  name: __gu_val
    offset 0
      (reg/v:SI 12 ip [orig:141 __gu_val ] [141])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])


Basic block 7:
IN:
Stack adjustment: 56
Reg 0: sig+0
Reg 1: act+0
Reg 2: oact+0 __gu_err+0
Reg 3: __gu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Reg 12: __gu_val+0
Variables:
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
  name: __gu_err
    offset 0
      (reg/v:SI 2 r2 [orig:142 __gu_err ] [142])
  name: __gu_val
    offset 0
      (reg/v:SI 12 ip [orig:141 __gu_val ] [141])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
      (reg:SI 2 r2 [ oact ])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])

OUT:
Stack adjustment: 56
Reg 0: ret+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Variables:
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:151 ret ] [151])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])


Basic block 8:
IN:
Stack adjustment: 56
Reg 0: ret+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:151 ret ] [151])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])

OUT:
Stack adjustment: 56
Reg 0: flag+0
Reg 3: roksum+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 0 r0 [orig:140 flag ] [140])
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:139 roksum ] [139])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])


Basic block 9:
IN:
Stack adjustment: 56
Reg 0: flag+0
Reg 3: roksum+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 0 r0 [orig:140 flag ] [140])
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:139 roksum ] [139])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])

OUT:
Stack adjustment: 56
Reg 0: __pu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Variables:
  name: __pu_err
    offset 0
      (reg/v:SI 0 r0 [orig:138 __pu_err ] [138])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])


Basic block 10:
IN:
Stack adjustment: 56
Reg 0: __pu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Variables:
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: __pu_err
    offset 0
      (reg/v:SI 0 r0 [orig:138 __pu_err ] [138])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])

OUT:
Stack adjustment: 56
Reg 0: __pu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Variables:
  name: __pu_err
    offset 0
      (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])


Basic block 11:
IN:
Stack adjustment: 56
Reg 0: __pu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Variables:
  name: __pu_err
    offset 0
      (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])

OUT:
Stack adjustment: 56
Reg 0: __pu_err+0
Reg 3: __pu_err+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Variables:
  name: __pu_err
    offset 0
      (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: __pu_err
    offset 0
      (reg/v:SI 3 r3 [orig:135 __pu_err ] [135])


Basic block 12:
IN:
Stack adjustment: 56
Reg 0: flag+0 __pu_err+0 __pu_err+0 sig+0
Reg 1: act+0
Reg 2: roksum+0
Reg 3: roksum+0 __gu_err+0 flag+0 __gu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Reg 12: __gu_val+0
Variables:
  name: flag
    offset 0
      (reg/v:SI 0 r0 [orig:140 flag ] [140])
  name: __pu_err
    offset 0
      (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])
  name: sig
    offset 0
      (reg:SI 0 r0 [ sig ])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:139 roksum ] [139])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
  name: __pu_err
    offset 0
      (reg/v:SI 0 r0 [orig:138 __pu_err ] [138])
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:150 flag ] [150])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:149 roksum ] [149])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
  name: __gu_val
    offset 0
      (reg/v:SI 12 ip [orig:145 __gu_val ] [145])

OUT:
Stack adjustment: 56
Reg 0: ret+0
Reg 1: act+0
Reg 2: roksum+0
Reg 3: __gu_err+0 flag+0 __gu_err+0 roksum+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Reg 12: __gu_val+0
Variables:
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:139 roksum ] [139])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:150 flag ] [150])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:149 roksum ] [149])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:151 ret ] [151])
  name: __gu_val
    offset 0
      (reg/v:SI 12 ip [orig:145 __gu_val ] [145])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])


Basic block 13:
IN:
Stack adjustment: 56
Reg 0: __pu_err+0 ret+0
Reg 1: act+0
Reg 2: roksum+0
Reg 3: __pu_err+0 roksum+0 __gu_err+0 flag+0 __gu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Reg 12: __gu_val+0
Variables:
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:139 roksum ] [139])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: __pu_err
    offset 0
      (reg/v:SI 3 r3 [orig:135 __pu_err ] [135])
  name: ret
    offset 0
      (reg/v:SI 0 r0 [orig:151 ret ] [151])
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:150 flag ] [150])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:149 roksum ] [149])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: __pu_err
    offset 0
      (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
  name: __gu_val
    offset 0
      (reg/v:SI 12 ip [orig:145 __gu_val ] [145])

OUT:
Stack adjustment: 56
Reg 1: act+0
Reg 2: roksum+0
Reg 3: __gu_err+0 flag+0 __gu_err+0 roksum+0 __pu_err+0
Reg 4: oact+0
Reg 5: __gu_val+0
Reg 6: __gu_val+0
Reg 12: __gu_val+0
Variables:
  name: roksum
    offset 0
      (reg/v:SI 3 r3 [orig:139 roksum ] [139])
  name: act
    offset 0
      (reg:SI 1 r1 [ act ])
  name: oact
    offset 0
      (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
  name: __pu_err
    offset 0
      (reg/v:SI 3 r3 [orig:135 __pu_err ] [135])
  name: flag
    offset 0
      (reg/v:SI 3 r3 [orig:150 flag ] [150])
  name: roksum
    offset 0
      (reg/v:SI 2 r2 [orig:149 roksum ] [149])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])
  name: __gu_val
    offset 0
      (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
  name: __gu_val
    offset 0
      (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
  name: __gu_val
    offset 0
      (reg/v:SI 12 ip [orig:145 __gu_val ] [145])


14 basic blocks, 21 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 4 [r4] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [19.1%]  (fallthru) 7 [80.9%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 1910, maybe hot.
Predecessors:  2 [19.1%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  12 [96.0%]  4 [4.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 76, maybe hot.
Predecessors:  3 [4.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 5 [r5] 24 [cc]
;; live  kill	 24 [cc]

Successors:  12 [96.0%]  5 [4.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 3.
Predecessors:  4 [4.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	 24 [cc]

Successors:  12 [39.0%]  6 [61.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 2.
Predecessors:  5 [61.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  use 	 1 [r1] 3 [r3] 5 [r5] 12 [ip] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 6 [r6] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 6 [r6] 12 [ip] 14 [lr]
;; live  kill	 24 [cc]

Successors:  7 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 8092, maybe hot.
Predecessors:  6 [100.0%]  (fallthru) 2 [80.9%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

Successors:  8 [4.0%]  (fallthru) 13 [96.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 324, maybe hot.
Predecessors:  7 [4.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  12 [96.0%]  9 [4.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 13, maybe hot.
Predecessors:  8 [4.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  12 [96.0%]  10 [4.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 1.
Predecessors:  9 [4.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  12 [39.0%]  11 [61.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 0.
Predecessors:  10 [61.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 24 [cc]

Successors:  13 [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 2232, maybe hot.
Predecessors:  4 [96.0%]  9 [96.0%]  10 [39.0%]  3 [96.0%]  5 [39.0%]  8 [96.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  13 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 13 , prev 12, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  12 [100.0%]  (fallthru) 7 [96.0%]  11 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 1 , prev 13, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  13 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




sys_sigaction

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,12u} r1={6d,10u} r2={15d,12u} r3={19d,19u} r4={3d,11u} r5={2d,3u} r6={2d,3u} r12={3d,2u} r13={3d,30u,6d} r14={3d,3u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={22d,11u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 317{195d,116u,6e} in 68{67 regular + 1 call} insns.
(note 1 0 169 NOTE_INSN_DELETED)

(note 169 1 170 2 ( sig (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sig ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 170 169 171 2 ( act (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ act ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 171 170 6 2 ( oact (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ oact ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 4 [r4] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 171 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 6 5 2 NOTE_INSN_DELETED)

(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 8 5 159 2 arch/arm/kernel/signal.c:89 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 1 r1 [ act ])
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 1 r1 [orig:156 act ] [156])
                (reg:SI 1 r1 [ act ]))
        ]) 174 {*movsi_compare0} (nil))

(insn/f:TI 159 8 4 2 arch/arm/kernel/signal.c:85 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 5 r5))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 6 r6))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(insn:TI 4 159 160 2 arch/arm/kernel/signal.c:85 (set (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
        (reg:SI 2 r2 [ oact ])) 167 {*arm_movsi_insn} (nil))

(insn/f:TI 160 4 161 2 arch/arm/kernel/signal.c:85 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -40 [0xffffffffffffffd8]))) 4 {*arm_addsi3} (nil))

(note 161 160 9 2 NOTE_INSN_PROLOGUE_END)

(jump_insn 9 161 172 2 arch/arm/kernel/signal.c:89 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8090 [0x1f9a])
            (nil))))
;; End of basic block 2 -> ( 3 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


;; Succ edge  3 [19.1%]  (fallthru)
;; Succ edge  7 [80.9%] 

(note 172 9 15 3 ( oact (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  2 [19.1%]  (fallthru)
(note 15 172 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 17 15 154 3 NOTE_INSN_DELETED)

(insn:TI 154 17 137 3 arch/arm/kernel/signal.c:91 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 137 154 138 3 arch/arm/kernel/signal.c:91 (set (reg:SI 3 r3 [158])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 138 137 19 3 arch/arm/kernel/signal.c:91 (set (reg:SI 3 r3 [158])
        (and:SI (reg:SI 3 r3 [158])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 19 138 20 3 arch/arm/kernel/signal.c:91 (set (reg:SI 3 r3 [orig:160 <variable>.addr_limit ] [160])
        (mem/s/j:SI (plus:SI (reg:SI 3 r3 [158])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 20 19 174 3 arch/arm/kernel/signal.c:91 (parallel [
            (set (reg/v:SI 3 r3 [orig:150 flag ] [150])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 1 r1 [orig:156 act ] [156])
                        (const_int 16 [0x10])
                        (reg/v:SI 3 r3 [orig:150 flag ] [150])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8600470))
            (set (reg/v:SI 2 r2 [orig:149 roksum ] [149])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 1 r1 [orig:156 act ] [156])
                        (const_int 16 [0x10])
                        (reg/v:SI 3 r3 [orig:150 flag ] [150])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8600470))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg/v:SI 2 r2 [orig:149 roksum ] [149])
            (nil))))

(note 174 20 173 3 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:149 roksum ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 173 174 21 3 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:150 flag ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 21 173 22 3 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:150 flag ] [150])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 22 21 23 3 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 3 -> ( 12 4)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


;; Succ edge  12 [96.0%] 
;; Succ edge  4 [4.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 5 [r5] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  3 [4.0%]  (fallthru)
(note 23 22 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 25 23 177 4 arch/arm/kernel/signal.c:92 discrim 4 (parallel [
            (set (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v/f:SI 1 r1 [orig:156 act ] [156])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691146))
            (set (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v/f:SI 1 r1 [orig:156 act ] [156])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691146))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(note 177 25 176 4 ( flag (nil)) NOTE_INSN_VAR_LOCATION)

(note 176 177 175 4 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 175 176 26 4 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 26 175 27 4 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 27 26 28 4 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 4 -> ( 12 5)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


;; Succ edge  12 [96.0%] 
;; Succ edge  5 [4.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  4 [4.0%]  (fallthru)
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 29 28 178 5 arch/arm/kernel/signal.c:93 discrim 4 (set (reg/f:SI 2 r2 [162])
        (plus:SI (reg/v/f:SI 1 r1 [orig:156 act ] [156])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(note 178 29 31 5 ( roksum (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 31 178 181 5 arch/arm/kernel/signal.c:93 discrim 4 (parallel [
            (set (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 2 r2 [162])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691151))
            (set (reg/v:SI 12 ip [orig:145 __gu_val ] [145])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 2 r2 [162])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691151))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 2 r2 [162])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 181 31 180 5 ( __gu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 180 181 179 5 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:145 __gu_val ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 179 180 32 5 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 32 179 33 5 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 33 32 34 5 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 5 -> ( 12 6)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  12 [39.0%] 
;; Succ edge  6 [61.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  use 	 1 [r1] 3 [r3] 5 [r5] 12 [ip] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 6 [r6] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 6 [r6] 12 [ip] 14 [lr]
;; live  kill	 24 [cc]

;; Pred edge  5 [61.0%]  (fallthru)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 35 34 142 6 arch/arm/kernel/signal.c:95 discrim 4 (set (reg/f:SI 14 lr [164])
        (plus:SI (reg/v/f:SI 1 r1 [orig:156 act ] [156])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 142 35 182 6 arch/arm/kernel/signal.c:95 discrim 4 (set (reg/v:SI 2 r2 [orig:144 __gu_err ] [144])
        (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])) 167 {*arm_movsi_insn} (nil))

(note 182 142 37 6 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:144 __gu_err ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 37 182 183 6 arch/arm/kernel/signal.c:95 discrim 4 (parallel [
            (set (reg/v:SI 2 r2 [orig:144 __gu_err ] [144])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 14 lr [164])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:144 __gu_err ] [144])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691156))
            (set (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 14 lr [164])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:144 __gu_err ] [144])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691156))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 14 lr [164])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (expr_list:REG_UNUSED (reg/v:SI 2 r2 [orig:144 __gu_err ] [144])
                (nil)))))

(note 183 37 38 6 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 38 183 41 6 arch/arm/kernel/signal.c:92 discrim 5 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 new_ka.sa.sa_handler+0 S4 A32])
        (reg/v:SI 5 r5 [orig:147 __gu_val ] [147])) 167 {*arm_movsi_insn} (nil))

(insn 41 38 184 6 arch/arm/kernel/signal.c:96 discrim 4 (set (reg/f:SI 1 r1 [166])
        (plus:SI (reg/v/f:SI 1 r1 [orig:156 act ] [156])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(note 184 41 39 6 ( act (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 39 184 143 6 arch/arm/kernel/signal.c:93 discrim 5 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 new_ka.sa.sa_restorer+0 S4 A32])
        (reg/v:SI 12 ip [orig:145 __gu_val ] [145])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:145 __gu_val ] [145])
        (nil)))

(insn 143 39 185 6 arch/arm/kernel/signal.c:96 discrim 4 (set (reg/v:SI 2 r2 [orig:142 __gu_err ] [142])
        (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])) 167 {*arm_movsi_insn} (nil))

(note 185 143 186 6 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:142 __gu_err ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 186 185 40 6 ( __gu_err (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 40 186 43 6 arch/arm/kernel/signal.c:95 discrim 5 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 new_ka.sa.sa_flags+0 S4 A32])
        (reg/v:SI 6 r6 [orig:143 __gu_val ] [143])) 167 {*arm_movsi_insn} (nil))

(insn:TI 43 40 187 6 arch/arm/kernel/signal.c:96 discrim 4 (parallel [
            (set (reg/v:SI 2 r2 [orig:142 __gu_err ] [142])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 1 r1 [166])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:142 __gu_err ] [142])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691161))
            (set (reg/v:SI 12 ip [orig:141 __gu_val ] [141])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 1 r1 [166])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:142 __gu_err ] [142])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691161))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 1 r1 [166])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 187 43 188 6 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:141 __gu_val ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 188 187 47 6 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 47 188 44 6 arch/arm/kernel/signal.c:100 discrim 1 (set (reg/f:SI 1 r1 [orig:153 iftmp.307 ] [153])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 20 [0x14]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 20 [0x14]))
        (nil)))

(insn 44 47 46 6 include/linux/signal.h:201 (set (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])) [0 new_ka.sa.sa_mask.sig+0 S4 A32])
        (reg/v:SI 12 ip [orig:141 __gu_val ] [141])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:141 __gu_val ] [141])
        (nil)))

(insn:TI 46 44 189 6 include/linux/signal.h:206 (set (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])) [0 new_ka.sa.sa_mask.sig+4 S4 A32])
        (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  7 [100.0%]  (fallthru)

(note 189 46 190 7 ( act (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ act ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 190 189 48 7 ( oact (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 6 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  2 [80.9%] 
(code_label 48 190 49 7 91 "" [1 uses])

(note 49 48 65 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 65 49 67 7 NOTE_INSN_DELETED)

(note 67 65 69 7 NOTE_INSN_DELETED)

(note 69 67 70 7 NOTE_INSN_DELETED)

(note 70 69 72 7 NOTE_INSN_DELETED)

(note 72 70 73 7 NOTE_INSN_DELETED)

(note 73 72 50 7 NOTE_INSN_DELETED)

(insn:TI 50 73 53 7 arch/arm/kernel/signal.c:100 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 53 50 191 7 arch/arm/kernel/signal.c:100 discrim 5 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/f:SI 2 r2 [orig:152 iftmp.308 ] [152])
            (reg/v/f:SI 4 r4 [orig:157 oact ] [157]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 191 53 58 7 ( __gu_err (nil)) NOTE_INSN_VAR_LOCATION)

(insn 58 191 64 7 arch/arm/kernel/signal.c:100 discrim 4 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/f:SI 2 r2 [orig:152 iftmp.308 ] [152])
            (reg/f:SI 13 sp))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
                (const_int 0 [0x0]))
            (nil))))

(call_insn:TI 64 58 195 7 arch/arm/kernel/signal.c:100 discrim 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_sigaction") [flags 0x41] <function_decl 0x10f06f80 do_sigaction>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 195 64 194 7 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(note 194 195 193 7 ( act (nil)) NOTE_INSN_VAR_LOCATION)

(note 193 194 192 7 ( sig (nil)) NOTE_INSN_VAR_LOCATION)

(note 192 193 156 7 ( __gu_err (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 156 192 196 7 arch/arm/kernel/signal.c:102 (parallel [
            (set (reg:SI 3 r3 [175])
                (eq:SI (reg/v:SI 0 r0 [orig:151 ret ] [151])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 196 156 157 7 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:151 ret ] [151])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 157 196 158 7 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 158 157 75 7 arch/arm/kernel/signal.c:102 (set (reg:SI 3 r3 [175])
        (if_then_else:SI (ne:SI (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 3 r3 [175])
            (const_int 0 [0x0]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn:TI 75 158 76 7 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [175])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [175])
        (nil)))

(jump_insn:TI 76 75 77 7 arch/arm/kernel/signal.c:102 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 113)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 7 -> ( 8 13)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  8 [4.0%]  (fallthru)
;; Succ edge  13 [96.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  7 [4.0%]  (fallthru)
(note 77 76 79 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 79 77 155 8 NOTE_INSN_DELETED)

(insn:TI 155 79 135 8 arch/arm/kernel/signal.c:103 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 135 155 136 8 arch/arm/kernel/signal.c:103 (set (reg:SI 3 r3 [176])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 136 135 81 8 arch/arm/kernel/signal.c:103 (set (reg:SI 3 r3 [176])
        (and:SI (reg:SI 3 r3 [176])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 81 136 197 8 arch/arm/kernel/signal.c:103 (set (reg:SI 0 r0 [orig:178 <variable>.addr_limit ] [178])
        (mem/s/j:SI (plus:SI (reg:SI 3 r3 [176])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [176])
        (nil)))

(note 197 81 82 8 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 82 197 199 8 arch/arm/kernel/signal.c:103 (parallel [
            (set (reg/v:SI 0 r0 [orig:140 flag ] [140])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
                        (const_int 16 [0x10])
                        (reg/v:SI 0 r0 [orig:140 flag ] [140])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8602006))
            (set (reg/v:SI 3 r3 [orig:139 roksum ] [139])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
                        (const_int 16 [0x10])
                        (reg/v:SI 0 r0 [orig:140 flag ] [140])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8602006))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg/v:SI 3 r3 [orig:139 roksum ] [139])
            (nil))))

(note 199 82 198 8 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:139 roksum ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 198 199 83 8 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:140 flag ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 83 198 84 8 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:140 flag ] [140])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 84 83 85 8 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 8 -> ( 12 9)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  12 [96.0%] 
;; Succ edge  9 [4.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  8 [4.0%]  (fallthru)
(note 85 84 86 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 86 85 200 9 arch/arm/kernel/signal.c:104 discrim 4 (set (reg/f:SI 3 r3 [orig:179 old_ka.sa.sa_handler ] [179])
        (mem/s/f/j/c:SI (reg/f:SI 13 sp) [0 old_ka.sa.sa_handler+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j/c:SI (reg/f:SI 13 sp) [0 old_ka.sa.sa_handler+0 S4 A64])
        (nil)))

(note 200 86 88 9 ( roksum (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 88 200 202 9 arch/arm/kernel/signal.c:104 discrim 4 (parallel [
            (set (reg/v:SI 0 r0 [orig:138 __pu_err ] [138])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [orig:179 old_ka.sa.sa_handler ] [179])
                        (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 0 r0 [orig:138 __pu_err ] [138])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691172))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:179 old_ka.sa.sa_handler ] [179])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 202 88 201 9 ( flag (nil)) NOTE_INSN_VAR_LOCATION)

(note 201 202 89 9 ( __pu_err (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:138 __pu_err ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 89 201 90 9 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:138 __pu_err ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 90 89 91 9 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 9 -> ( 12 10)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  12 [96.0%] 
;; Succ edge  10 [4.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  9 [4.0%]  (fallthru)
(note 91 90 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 93 91 152 10 arch/arm/kernel/signal.c:105 discrim 4 (set (reg/f:SI 2 r2 [182])
        (plus:SI (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 152 93 95 10 arch/arm/kernel/signal.c:105 discrim 4 (set (reg/f:SI 3 r3 [orig:181 old_ka.sa.sa_restorer ] [181])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 old_ka.sa.sa_restorer+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 old_ka.sa.sa_restorer+0 S4 A64])
        (nil)))

(insn:TI 95 152 204 10 arch/arm/kernel/signal.c:105 discrim 4 (parallel [
            (set (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 3 r3 [orig:181 old_ka.sa.sa_restorer ] [181])
                        (reg/f:SI 2 r2 [182])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691178))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:181 old_ka.sa.sa_restorer ] [181])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [182])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(note 204 95 203 10 ( __pu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 203 204 96 10 ( __pu_err (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 96 203 97 10 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 97 96 98 10 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  12 [39.0%] 
;; Succ edge  11 [61.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 24 [cc]

;; Pred edge  10 [61.0%]  (fallthru)
(note 98 97 100 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 100 98 147 11 arch/arm/kernel/signal.c:107 discrim 4 (set (reg/f:SI 1 r1 [185])
        (plus:SI (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 147 100 205 11 arch/arm/kernel/signal.c:107 discrim 4 (set (reg/v:SI 3 r3 [orig:136 __pu_err ] [136])
        (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])) 167 {*arm_movsi_insn} (nil))

(note 205 147 151 11 ( __pu_err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:136 __pu_err ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 151 205 102 11 arch/arm/kernel/signal.c:107 discrim 4 (set (reg:SI 2 r2 [orig:184 old_ka.sa.sa_flags ] [184])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 old_ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 old_ka.sa.sa_flags+0 S4 A32])
        (nil)))

(insn:TI 102 151 104 11 arch/arm/kernel/signal.c:107 discrim 4 (parallel [
            (set (reg/v:SI 3 r3 [orig:136 __pu_err ] [136])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 2 r2 [orig:184 old_ka.sa.sa_flags ] [184])
                        (reg/f:SI 1 r1 [185])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:136 __pu_err ] [136])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691184))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 2 r2 [orig:184 old_ka.sa.sa_flags ] [184])
        (expr_list:REG_DEAD (reg/f:SI 1 r1 [185])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (expr_list:REG_UNUSED (reg/v:SI 3 r3 [orig:136 __pu_err ] [136])
                    (nil))))))

(insn:TI 104 102 206 11 arch/arm/kernel/signal.c:108 discrim 4 (set (reg/f:SI 4 r4 [188])
        (plus:SI (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(note 206 104 148 11 ( oact (nil)) NOTE_INSN_VAR_LOCATION)

(insn 148 206 207 11 arch/arm/kernel/signal.c:108 discrim 4 (set (reg/v:SI 3 r3 [orig:135 __pu_err ] [135])
        (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])) 167 {*arm_movsi_insn} (nil))

(note 207 148 208 11 ( __pu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 208 207 150 11 ( __pu_err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:135 __pu_err ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 150 208 106 11 arch/arm/kernel/signal.c:108 discrim 4 (set (reg:SI 2 r2 [orig:187 old_ka.sa.sa_mask.sig ] [187])
        (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 old_ka.sa.sa_mask.sig+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 old_ka.sa.sa_mask.sig+0 S4 A32])
        (nil)))

(insn:TI 106 150 167 11 arch/arm/kernel/signal.c:108 discrim 4 (parallel [
            (set (reg/v:SI 3 r3 [orig:135 __pu_err ] [135])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 2 r2 [orig:187 old_ka.sa.sa_mask.sig ] [187])
                        (reg/f:SI 4 r4 [188])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:135 __pu_err ] [135])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691190))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 2 r2 [orig:187 old_ka.sa.sa_mask.sig ] [187])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (expr_list:REG_UNUSED (reg/v:SI 3 r3 [orig:135 __pu_err ] [135])
                (nil)))))

(jump_insn 167 106 168 11 (set (pc)
        (label_ref 113)) -1 (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 168 167 209)

(note 209 168 210 12 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:140 flag ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 210 209 211 12 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:139 roksum ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 211 210 212 12 ( sig (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sig ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 212 211 213 12 ( __pu_err (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:138 __pu_err ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 213 212 214 12 ( oact (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:157 oact ] [157])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 214 213 215 12 ( __pu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 215 214 216 12 ( act (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ act ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 216 215 217 12 ( flag (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:150 flag ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 217 216 218 12 ( roksum (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:149 roksum ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 218 217 219 12 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:148 __gu_err ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 219 218 220 12 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:146 __gu_err ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 220 219 110 12 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:145 __gu_val ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4 9 10 3 5 8) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [96.0%] 
;; Pred edge  9 [96.0%] 
;; Pred edge  10 [39.0%] 
;; Pred edge  3 [96.0%] 
;; Pred edge  5 [39.0%] 
;; Pred edge  8 [96.0%] 
(code_label 110 220 111 12 92 "" [6 uses])

(note 111 110 112 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 112 111 221 12 arch/arm/kernel/signal.c:94 (set (reg/v:SI 0 r0 [orig:151 ret ] [151])
        (const_int -14 [0xfffffffffffffff2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


;; Succ edge  13 [100.0%]  (fallthru)

(note 221 112 222 13 ( flag (nil)) NOTE_INSN_VAR_LOCATION)

(note 222 221 223 13 ( sig (nil)) NOTE_INSN_VAR_LOCATION)

(note 223 222 224 13 ( __pu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 224 223 225 13 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:151 ret ] [151])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 225 224 226 13 ( __pu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 226 225 227 13 ( __pu_err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:135 __pu_err ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 227 226 113 13 ( __pu_err (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:137 __pu_err ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 12 7 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  7 [96.0%] 
;; Pred edge  11 [100.0%] 
(code_label 113 227 114 13 95 "" [2 uses])

(note 114 113 125 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 125 114 229 13 arch/arm/kernel/signal.c:112 (use (reg/i:SI 0 r0)) -1 (nil))

(note 229 125 228 13 ( __pu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 228 229 162 13 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(note 162 228 163 13 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 163 162 164 13 arch/arm/kernel/signal.c:112 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 13 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 164 163 149)

(note 149 164 153 NOTE_INSN_DELETED)

(note 153 149 0 NOTE_INSN_DELETED)


;; Function sys_sigsuspend (sys_sigsuspend)[0:1439]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: restart+0
Reg 1: oldmask+0
Reg 2: mask+0
Variables:
  name: restart
    offset 0
      (reg:SI 0 r0 [ restart ])
  name: oldmask
    offset 0
      (reg:SI 1 r1 [ oldmask ])
  name: mask
    offset 0
      (reg:SI 2 r2 [ mask ])

OUT:
Stack adjustment: 16
Reg 6: mask+0
Variables:
  name: mask
    offset 0
      (reg/v:SI 6 r6 [orig:146 mask ] [146])


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




sys_sigsuspend

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr]
;;  ref usage 	r0={17d,11u} r1={11d,5u} r2={10d,4u} r3={14d,10u} r4={3d,10u,4d} r5={2d,4u} r6={2d,3u,1d} r12={6d} r13={2d,10u} r14={7d,2u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} 
;;    total ref usage 804{740d,59u,5e} in 40{34 regular + 6 call} insns.
(note 1 0 90 NOTE_INSN_DELETED)

(note 90 1 91 2 ( restart (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ restart ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 91 90 92 2 ( oldmask (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ oldmask ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 92 91 6 2 ( mask (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ mask ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 92 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 5 14 2 NOTE_INSN_DELETED)

(note 14 9 41 2 NOTE_INSN_DELETED)

(note 41 14 63 2 NOTE_INSN_DELETED)

(note 63 41 84 2 NOTE_INSN_DELETED)

(insn/f:TI 84 63 85 2 arch/arm/kernel/signal.c:68 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(note 85 84 82 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 82 85 77 2 include/linux/spinlock.h:310 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 77 82 4 2 include/linux/spinlock.h:310 (set (reg:SI 4 r4 [147])
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 4 77 78 2 arch/arm/kernel/signal.c:68 (set (reg/v:SI 6 r6 [orig:146 mask ] [146])
        (reg:SI 2 r2 [ mask ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ mask ])
        (nil)))

(insn:TI 78 4 32 2 include/linux/spinlock.h:310 (set (reg:SI 4 r4 [147])
        (and:SI (reg:SI 4 r4 [147])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 32 78 11 2 include/linux/signal.h:206 (set (reg:SI 5 r5 [161])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 11 32 12 2 include/linux/spinlock.h:310 (set (reg/f:SI 3 r3 [orig:149 <variable>.task ] [149])
        (mem/s/f/j:SI (plus:SI (reg:SI 4 r4 [147])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg:SI 4 r4 [147])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
        (nil)))

(insn:TI 12 11 93 2 include/linux/spinlock.h:310 (set (reg/f:SI 0 r0 [orig:151 <variable>.sighand ] [151])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 3 r3 [orig:149 <variable>.task ] [149])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:149 <variable>.task ] [149])
        (nil)))

(note 93 12 13 2 ( restart (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 13 93 15 2 include/linux/spinlock.h:310 (set (reg/f:SI 0 r0 [152])
        (plus:SI (reg/f:SI 0 r0 [orig:151 <variable>.sighand ] [151])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn:TI 15 13 16 2 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 0 r0 [152])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 16 15 95 2 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 95 16 94 2 ( mask (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:146 mask ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 94 95 20 2 ( oldmask (nil)) NOTE_INSN_VAR_LOCATION)

(insn 20 94 29 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 3 r3 [orig:141 D.26262 ] [141])
        (mem/s/f/j:SI (plus:SI (reg:SI 4 r4 [147])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg:SI 4 r4 [147])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
        (nil)))

(insn:TI 29 20 22 2 include/linux/signal.h:201 (set (reg:SI 2 r2 [160])
        (and:SI (reg/v:SI 6 r6 [orig:146 mask ] [146])
            (const_int -262145 [0xfffffffffffbffff]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 22 29 21 2 arch/arm/kernel/signal.c:71 (set (reg/f:SI 1 r1 [156])
        (plus:SI (reg/f:SI 3 r3 [orig:141 D.26262 ] [141])
            (const_int 944 [0x3b0]))) 4 {*arm_addsi3} (nil))

(insn 21 22 30 2 arch/arm/kernel/signal.c:71 (set (reg/f:SI 3 r3 [155])
        (plus:SI (reg/f:SI 3 r3 [orig:141 D.26262 ] [141])
            (const_int 960 [0x3c0]))) 4 {*arm_addsi3} (nil))

(insn:TI 30 21 23 2 include/linux/signal.h:201 (set (reg:SI 2 r2 [159])
        (and:SI (reg:SI 2 r2 [160])
            (const_int -257 [0xfffffffffffffeff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 6 r6 [orig:146 mask ] [146])
            (const_int -262401 [0xfffffffffffbfeff]))
        (nil)))

(insn:TI 23 30 24 2 arch/arm/kernel/signal.c:71 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/j:SI (reg/f:SI 1 r1 [156]) [0 <variable>.blocked+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/j:SI (plus:SI (reg/f:SI 1 r1 [156])
                        (const_int 4 [0x4])) [0 <variable>.blocked+4 S4 A32]))
        ]) 190 {*ldmsi2} (nil))

(insn:TI 24 23 28 2 arch/arm/kernel/signal.c:71 (parallel [
            (set (mem/s/j:SI (reg/f:SI 3 r3 [155]) [0 <variable>.saved_sigmask+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [155])
                        (const_int 4 [0x4])) [0 <variable>.saved_sigmask+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/f:SI 3 r3 [155])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn:TI 28 24 31 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 3 r3 [orig:139 D.26268 ] [139])
        (mem/s/f/j:SI (plus:SI (reg:SI 4 r4 [147])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 31 28 33 2 include/linux/signal.h:201 (set (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:139 D.26268 ] [139])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
        (reg:SI 2 r2 [159])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [159])
        (nil)))

(insn:TI 33 31 34 2 include/linux/signal.h:206 (set (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:139 D.26268 ] [139])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
        (reg:SI 5 r5 [161])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:139 D.26268 ] [139])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn:TI 34 33 38 2 arch/arm/kernel/signal.c:73 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 38 34 39 2 include/linux/spinlock.h:335 (set (reg/f:SI 3 r3 [orig:164 <variable>.task ] [164])
        (mem/s/f/j:SI (plus:SI (reg:SI 4 r4 [147])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg:SI 4 r4 [147])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
        (nil)))

(insn:TI 39 38 40 2 include/linux/spinlock.h:335 (set (reg/f:SI 0 r0 [orig:166 <variable>.sighand ] [166])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 3 r3 [orig:164 <variable>.task ] [164])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:164 <variable>.task ] [164])
        (nil)))

(insn:TI 40 39 42 2 include/linux/spinlock.h:335 (set (reg/f:SI 0 r0 [167])
        (plus:SI (reg/f:SI 0 r0 [orig:166 <variable>.sighand ] [166])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn:TI 42 40 43 2 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 0 r0 [167])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 43 42 47 2 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 47 43 48 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 3 r3 [orig:136 D.26284 ] [136])
        (mem/s/f/j:SI (plus:SI (reg:SI 4 r4 [147])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg:SI 4 r4 [147])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
        (nil)))

(insn:TI 48 47 49 2 arch/arm/kernel/signal.c:76 (set (reg:SI 2 r2 [170])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 49 48 50 2 arch/arm/kernel/signal.c:76 (set (mem/s/v/j:SI (reg/f:SI 3 r3 [orig:136 D.26284 ] [136]) [0 <variable>.state+0 S4 A64])
        (reg:SI 2 r2 [170])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:136 D.26284 ] [136])
        (expr_list:REG_DEAD (reg:SI 2 r2 [170])
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))

(call_insn:TI 50 49 55 2 arch/arm/kernel/signal.c:77 (parallel [
            (call (mem:SI (symbol_ref:SI ("schedule") [flags 0x41] <function_decl 0x10e69680 schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 55 50 54 2 include/linux/thread_info.h:64 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [147])) 167 {*arm_movsi_insn} (nil))

(insn:TI 54 55 56 2 include/linux/thread_info.h:64 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 56 54 60 2 include/linux/thread_info.h:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109cee80 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 60 56 61 2 include/linux/thread_info.h:64 (set (reg:SI 0 r0)
        (reg:SI 5 r5 [161])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 61 60 62 2 include/linux/thread_info.h:64 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [147])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 62 61 67 2 include/linux/thread_info.h:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109cee80 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 67 62 73 2 arch/arm/kernel/signal.c:80 (set (reg/i:SI 0 r0)
        (const_int -514 [0xfffffffffffffdfe])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -514 [0xfffffffffffffdfe])
        (nil)))

(insn 73 67 86 2 arch/arm/kernel/signal.c:80 (use (reg/i:SI 0 r0)) -1 (nil))

(note 86 73 87 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 87 86 88 2 arch/arm/kernel/signal.c:80 (return) 260 {return} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 88 87 80)

(note 80 88 81 NOTE_INSN_DELETED)

(note 81 80 0 NOTE_INSN_DELETED)

