Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 24 11:08:57 2022
| Host         : rodrigo-MacBookAir running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
| top                        |            (top) |       2773 |       2761 |      12 |    0 | 2287 |     18 |      8 |          4 |
|   (top)                    |            (top) |        460 |        448 |      12 |    0 |  952 |     17 |      0 |          0 |
|   GPIOv                    |            GPIOv |          1 |          1 |       0 |    0 |   26 |      0 |      0 |          0 |
|   Nivel_agua               |       Nivel_agua |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|   VexRiscv                 |         VexRiscv |       2263 |       2263 |       0 |    0 | 1251 |      1 |      8 |          4 |
|     (VexRiscv)             |         VexRiscv |        843 |        843 |       0 |    0 | 1080 |      0 |      2 |          4 |
|     IBusCachedPlugin_cache | InstructionCache |        881 |        881 |       0 |    0 |  106 |      1 |      1 |          0 |
|     dataCache_1            |        DataCache |        540 |        540 |       0 |    0 |   65 |      0 |      5 |          0 |
|   servo_p                  |          servo_p |         28 |         28 |       0 |    0 |   22 |      0 |      0 |          0 |
|   temperatura              |      temperatura |         21 |         21 |       0 |    0 |   34 |      0 |      0 |          0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


