INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/test/vivado/project_2/project_2.srcs/sources_1/new/4bit_full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/test/vivado/project_2/project_2.srcs/sources_1/new/project1_demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fulladd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/test/vivado/project_2/project_2.srcs/sim_1/new/add_4bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_4bit_tb'
