To implement D-latch in Verilog.
