debug=1

[profile]
data=all:all:all           # Monitor data on all CUs and kernels
stall=all:all              # Monitor stalls for all CUs of all kernels
exec=all:all               # Monitor execution times for all compute units
# memory=all                 # Monitor transfers for all memories

[connectivity]
nk = hier_kernel:4:hier_kernel_0.hier_kernel_1.hier_kernel_2.hier_kernel_3

slr=hier_kernel_0:SLR0
slr=hier_kernel_1:SLR1
slr=hier_kernel_2:SLR2
slr=hier_kernel_3:SLR3

sp=hier_kernel_0.m_axi_gmem:DDR[0]
sp=hier_kernel_1.m_axi_gmem:DDR[1]
sp=hier_kernel_2.m_axi_gmem:DDR[2]
sp=hier_kernel_3.m_axi_gmem:DDR[3]