# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
LC_ALL=en_US.UTF-8
RT_TCL_PATH=/opt/Xilinx/Vitis/2021.1/scripts/rt/base_tcl/tcl
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib/:/opt/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib//server:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
XILINX_VITIS=/opt/Xilinx/Vitis/2021.1
SSH_CONNECTION=158.130.62.125 54346 158.130.62.223 22
LESSCLOSE=/usr/bin/lesspipe %s %s
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/opt/Xilinx/Vitis/2021.1/scripts/rt/data
LANG=en_US.UTF-8
RDI_INSTALLROOT=/opt/Xilinx
OLDPWD=/opt/Xilinx/Vitis/2021.1/bin
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2021.1/bin
MAKE_TERMOUT=/dev/pts/2
MFLAGS=
XILINX_XRT=/opt/xilinx/xrt
XILINX_VIVADO=/opt/Xilinx/Vivado/2021.1
XILINX_SDK=/opt/Xilinx/Vitis/2021.1
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2021.1
XDG_SESSION_ID=49
USER=ylxiao
XILINXD_LICENSE_FILE=2100@potato.cis.upenn.edu
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_INSTALLVER=2021.1
RDI_JAVA_VERSION=11.0.2
PWD=/home/ylxiao/ws_211/prflow_riscv/input_src/optical_flow_bk/sw_emu
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2021.1
HOME=/home/ylxiao
LC_CTYPE=en_US.UTF-8
SSH_CLIENT=158.130.62.125 54346 22
TCL_LIBRARY=/opt/Xilinx/Vitis/2021.1/tps/tcl/tcl8.5
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2021.1
RDI_APPROOT=/opt/Xilinx/Vitis/2021.1
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2021.1/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2021.1/tps/isl
RDI_PLATFORM=lnx64
RDI_BINROOT=/opt/Xilinx/Vitis/2021.1/bin
RDI_PROG=/opt/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/opt/Xilinx/Vitis/2021.1/data
SYNTH_COMMON=/opt/Xilinx/Vitis/2021.1/scripts/rt/data
SSH_TTY=/dev/pts/2
MAIL=/var/mail/ylxiao
SHELL=/bin/bash
TERM=xterm-256color
LM_LICENSE_FILE=2100@potato.cis.upenn.edu
MAKELEVEL=1
HDI_APPROOT=/opt/Xilinx/Vitis/2021.1
SHLVL=4
LANGUAGE=en_US:en
PYTHONPATH=/opt/xilinx/xrt/python:
MAKE_TERMERR=/dev/pts/2
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
LOGNAME=ylxiao
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
XDG_RUNTIME_DIR=/run/user/1000
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
PATH=/opt/Xilinx/Vivado/2021.1/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2021.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2021.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2021.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2021.1/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2021.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2021.1/bin:/opt/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/bin:/opt/Xilinx/Vivado/2021.1/bin:/opt/xilinx/xrt/bin:/opt/Xilinx/Vitis_HLS/2021.1/bin:/opt/Xilinx/Model_Composer/2021.1/bin:/opt/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vitis/2021.1/aietools/bin:/opt/Xilinx/DocNav:/home/ylxiao/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RDI_JAVA_PLATFORM=
MAKEFLAGS=
HDI_PROCESSOR=x86_64
RDI_LIBDIR=/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o
LESSOPEN=| /usr/bin/lesspipe %s
_=/opt/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=45957
XILINX_CD_SESSION=4ad92ed0-7d56-4d5b-bb44-4d389c235659
XILINX_RS_PORT=43061
XILINX_RS_SESSION=c98cd384-673e-451f-b583-499b75ead579


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++ -c -t sw_emu --config ../cfg/u50.cfg -k ydma -I/opt/Xilinx/Vivado/2021.1/include/ -I../ -I../host ../host/top.cpp ../host/typedefs.h ../operators/gradient_weight_y_1.cpp ../operators/gradient_xyz_calc.cpp ../operators/flow_calc_2.cpp ../operators/outer_product1.cpp ../operators/gradient_weight_y_2.cpp ../operators/tensor_weight_y1.cpp ../operators/tensor_weight_x1.cpp ../operators/output_fun.cpp ../operators/tensor_weight_y2.cpp ../operators/tensor_weight_x2.cpp ../operators/gradient_weight_x3.cpp ../operators/gradient_weight_y_3.cpp ../operators/gradient_weight_x1.cpp ../operators/flow_calc_1.cpp ../operators/outer_product2.cpp ../operators/gradient_weight_x2.cpp -o ydma.xo 

FINAL PROGRAM OPTIONS
--compile
--config ../cfg/u50.cfg
--connectivity.nk ydma:1:ydma_1
--connectivity.sp ydma_1.input1:HBM[0]
--connectivity.sp ydma_1.input2:HBM[1]
--connectivity.sp ydma_1.output1:HBM[0]
--connectivity.sp ydma_1.output2:HBM[1]
--debug
--include /opt/Xilinx/Vivado/2021.1/include/
--include ../
--include ../host
--input_files ../host/top.cpp
--input_files ../host/typedefs.h
--input_files ../operators/gradient_weight_y_1.cpp
--input_files ../operators/gradient_xyz_calc.cpp
--input_files ../operators/flow_calc_2.cpp
--input_files ../operators/outer_product1.cpp
--input_files ../operators/gradient_weight_y_2.cpp
--input_files ../operators/tensor_weight_y1.cpp
--input_files ../operators/tensor_weight_x1.cpp
--input_files ../operators/output_fun.cpp
--input_files ../operators/tensor_weight_y2.cpp
--input_files ../operators/tensor_weight_x2.cpp
--input_files ../operators/gradient_weight_x3.cpp
--input_files ../operators/gradient_weight_y_3.cpp
--input_files ../operators/gradient_weight_x1.cpp
--input_files ../operators/flow_calc_1.cpp
--input_files ../operators/outer_product2.cpp
--input_files ../operators/gradient_weight_x2.cpp
--kernel ydma
--optimize 0
--output ydma.xo
--platform xilinx_u50_gen3x16_xdma_201920_3
--profile.data all:all:all
--report_level 0
--save-temps
--target sw_emu

PARSED COMMAND LINE OPTIONS
-c 
-t sw_emu 
--config ../cfg/u50.cfg 
-k ydma 
-I/opt/Xilinx/Vivado/2021.1/include/ 
-I../ 
-I../host 
../host/top.cpp 
../host/typedefs.h 
../operators/gradient_weight_y_1.cpp 
../operators/gradient_xyz_calc.cpp 
../operators/flow_calc_2.cpp 
../operators/outer_product1.cpp 
../operators/gradient_weight_y_2.cpp 
../operators/tensor_weight_y1.cpp 
../operators/tensor_weight_x1.cpp 
../operators/output_fun.cpp 
../operators/tensor_weight_y2.cpp 
../operators/tensor_weight_x2.cpp 
../operators/gradient_weight_x3.cpp 
../operators/gradient_weight_y_3.cpp 
../operators/gradient_weight_x1.cpp 
../operators/flow_calc_1.cpp 
../operators/outer_product2.cpp 
../operators/gradient_weight_x2.cpp 
-o ydma.xo 

PARSED CONFIG FILE (1) OPTIONS
file: ../cfg/u50.cfg
platform xilinx_u50_gen3x16_xdma_201920_3 
debug 1 
save-temps 1 
connectivity.nk ydma:1:ydma_1 
connectivity.sp ydma_1.input1:HBM[0] 
connectivity.sp ydma_1.input2:HBM[1] 
connectivity.sp ydma_1.output1:HBM[0] 
connectivity.sp ydma_1.output2:HBM[1] 
profile.data all:all:all 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 29 Jul 2021 00:16:51
------------------------------------------
step: performing high-level synthesis for kernel:ydma
timestamp: 29 Jul 2021 00:19:09
launch dir: /home/ylxiao/ws_211/prflow_riscv/input_src/optical_flow_bk/sw_emu/_x/ydma/ydma
cmd: vitis_hls -f /home/ylxiao/ws_211/prflow_riscv/input_src/optical_flow_bk/sw_emu/_x/ydma/ydma/ydma.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 29 Jul 2021 00:19:09
output: /home/ylxiao/ws_211/prflow_riscv/input_src/optical_flow_bk/sw_emu/_x/reports/ydma/system_estimate_ydma.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 29 Jul 2021 00:19:09
