{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541676874526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541676874534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 17:04:34 2018 " "Processing started: Thu Nov 08 17:04:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541676874534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676874534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MulticycleRISC -c MulticycleRISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MulticycleRISC -c MulticycleRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676874534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541676874898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541676874899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INC-INC_arch " "Found design unit 1: INC-INC_arch" {  } { { "INC.vhd" "" { Text "D:/Multicycle RISC/INC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885066 ""} { "Info" "ISGN_ENTITY_NAME" "1 INC " "Found entity 1: INC" {  } { { "INC.vhd" "" { Text "D:/Multicycle RISC/INC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-Behave " "Found design unit 1: Controller-Behave" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-memory_arch " "Found design unit 1: Memory-memory_arch" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885069 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-reg_file_arch " "Found design unit 1: RegFile-reg_file_arch" {  } { { "RegFile.vhd" "" { Text "D:/Multicycle RISC/RegFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885071 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "D:/Multicycle RISC/RegFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arch " "Found design unit 1: ALU-alu_arch" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885072 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-Behave " "Found design unit 1: Mux4-Behave" {  } { { "Mux4.vhd" "" { Text "D:/Multicycle RISC/Mux4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885073 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "D:/Multicycle RISC/Mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender9-WhatDoYouCare " "Found design unit 1: SignExtender9-WhatDoYouCare" {  } { { "SignExtender9.vhd" "" { Text "D:/Multicycle RISC/SignExtender9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885074 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender9 " "Found entity 1: SignExtender9" {  } { { "SignExtender9.vhd" "" { Text "D:/Multicycle RISC/SignExtender9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Padder-WhatDoYouCare " "Found design unit 1: Padder-WhatDoYouCare" {  } { { "Padder.vhd" "" { Text "D:/Multicycle RISC/Padder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Padder " "Found entity 1: Padder" {  } { { "Padder.vhd" "" { Text "D:/Multicycle RISC/Padder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register3-Behave " "Found design unit 1: Register3-Behave" {  } { { "Register3.vhd" "" { Text "D:/Multicycle RISC/Register3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885076 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register3 " "Found entity 1: Register3" {  } { { "Register3.vhd" "" { Text "D:/Multicycle RISC/Register3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-Behave " "Found design unit 1: Register16-Behave" {  } { { "Register16.vhd" "" { Text "D:/Multicycle RISC/Register16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885077 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.vhd" "" { Text "D:/Multicycle RISC/Register16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender6-WhatDoYouCare " "Found design unit 1: SignExtender6-WhatDoYouCare" {  } { { "SignExtender6.vhd" "" { Text "D:/Multicycle RISC/SignExtender6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885078 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender6 " "Found entity 1: SignExtender6" {  } { { "SignExtender6.vhd" "" { Text "D:/Multicycle RISC/SignExtender6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-Behave " "Found design unit 1: Mux2-Behave" {  } { { "Mux2.vhd" "" { Text "D:/Multicycle RISC/Mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885079 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "D:/Multicycle RISC/Mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8-Behave " "Found design unit 1: Mux8-Behave" {  } { { "Mux8.vhd" "" { Text "D:/Multicycle RISC/Mux8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885080 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "Mux8.vhd" "" { Text "D:/Multicycle RISC/Mux8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Behave " "Found design unit 1: TopLevel-Behave" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885082 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676885082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541676885124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stateVal TopLevel.vhd(201) " "Verilog HDL or VHDL warning at TopLevel.vhd(201): object \"stateVal\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676885125 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r0\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676885126 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r1\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676885126 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r2\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676885126 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r3\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676885126 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r4\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676885126 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r5\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676885126 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r6\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676885126 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r7\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676885126 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:ControlStore " "Elaborating entity \"Controller\" for hierarchy \"Controller:ControlStore\"" {  } { { "TopLevel.vhd" "ControlStore" { Text "D:/Multicycle RISC/TopLevel.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885208 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curState Controller.vhd(69) " "VHDL Process Statement warning at Controller.vhd(69): signal \"curState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676885209 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Controller.vhd(99) " "VHDL warning at Controller.vhd(99): comparison between unequal length operands always returns FALSE" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 99 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885210 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 Controller.vhd(185) " "VHDL Process Statement warning at Controller.vhd(185): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676885211 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 Controller.vhd(199) " "VHDL Process Statement warning at Controller.vhd(199): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676885211 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 Controller.vhd(210) " "VHDL Process Statement warning at Controller.vhd(210): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676885211 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "newState Controller.vhd(65) " "VHDL Process Statement warning at Controller.vhd(65): inferring latch(es) for signal or variable \"newState\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676885212 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmpState Controller.vhd(65) " "VHDL Process Statement warning at Controller.vhd(65): inferring latch(es) for signal or variable \"tmpState\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676885213 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr Controller.vhd(356) " "VHDL Process Statement warning at Controller.vhd(356): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676885214 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr Controller.vhd(358) " "VHDL Process Statement warning at Controller.vhd(358): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676885214 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr Controller.vhd(360) " "VHDL Process Statement warning at Controller.vhd(360): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676885214 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[0\] Controller.vhd(65) " "Inferred latch for \"tmpState\[0\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885220 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[1\] Controller.vhd(65) " "Inferred latch for \"tmpState\[1\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885220 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[2\] Controller.vhd(65) " "Inferred latch for \"tmpState\[2\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885221 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[3\] Controller.vhd(65) " "Inferred latch for \"tmpState\[3\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885221 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[4\] Controller.vhd(65) " "Inferred latch for \"tmpState\[4\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885221 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[5\] Controller.vhd(65) " "Inferred latch for \"tmpState\[5\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885221 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[6\] Controller.vhd(65) " "Inferred latch for \"tmpState\[6\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885221 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[7\] Controller.vhd(65) " "Inferred latch for \"tmpState\[7\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885221 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[8\] Controller.vhd(65) " "Inferred latch for \"tmpState\[8\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885221 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[9\] Controller.vhd(65) " "Inferred latch for \"tmpState\[9\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885221 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[10\] Controller.vhd(65) " "Inferred latch for \"tmpState\[10\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885222 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[11\] Controller.vhd(65) " "Inferred latch for \"tmpState\[11\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885222 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[12\] Controller.vhd(65) " "Inferred latch for \"tmpState\[12\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885222 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[13\] Controller.vhd(65) " "Inferred latch for \"tmpState\[13\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885222 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[14\] Controller.vhd(65) " "Inferred latch for \"tmpState\[14\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885222 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[15\] Controller.vhd(65) " "Inferred latch for \"tmpState\[15\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885222 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[16\] Controller.vhd(65) " "Inferred latch for \"tmpState\[16\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885222 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[17\] Controller.vhd(65) " "Inferred latch for \"tmpState\[17\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885222 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[18\] Controller.vhd(65) " "Inferred latch for \"tmpState\[18\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885222 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[19\] Controller.vhd(65) " "Inferred latch for \"tmpState\[19\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885223 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[20\] Controller.vhd(65) " "Inferred latch for \"tmpState\[20\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885223 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[21\] Controller.vhd(65) " "Inferred latch for \"tmpState\[21\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885223 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[22\] Controller.vhd(65) " "Inferred latch for \"tmpState\[22\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885223 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[23\] Controller.vhd(65) " "Inferred latch for \"tmpState\[23\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885223 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[24\] Controller.vhd(65) " "Inferred latch for \"tmpState\[24\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885223 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[25\] Controller.vhd(65) " "Inferred latch for \"tmpState\[25\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885224 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[26\] Controller.vhd(65) " "Inferred latch for \"tmpState\[26\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885224 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[27\] Controller.vhd(65) " "Inferred latch for \"tmpState\[27\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885224 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[28\] Controller.vhd(65) " "Inferred latch for \"tmpState\[28\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885224 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[29\] Controller.vhd(65) " "Inferred latch for \"tmpState\[29\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885224 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[30\] Controller.vhd(65) " "Inferred latch for \"tmpState\[30\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885224 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[31\] Controller.vhd(65) " "Inferred latch for \"tmpState\[31\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885224 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s24 Controller.vhd(65) " "Inferred latch for \"newState.s24\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885224 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s23 Controller.vhd(65) " "Inferred latch for \"newState.s23\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885224 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s22 Controller.vhd(65) " "Inferred latch for \"newState.s22\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885224 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s21 Controller.vhd(65) " "Inferred latch for \"newState.s21\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885224 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s20 Controller.vhd(65) " "Inferred latch for \"newState.s20\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885225 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s19 Controller.vhd(65) " "Inferred latch for \"newState.s19\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885225 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s18 Controller.vhd(65) " "Inferred latch for \"newState.s18\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885225 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s17 Controller.vhd(65) " "Inferred latch for \"newState.s17\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885225 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s16 Controller.vhd(65) " "Inferred latch for \"newState.s16\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885225 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s15 Controller.vhd(65) " "Inferred latch for \"newState.s15\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885225 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s14 Controller.vhd(65) " "Inferred latch for \"newState.s14\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885225 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s13 Controller.vhd(65) " "Inferred latch for \"newState.s13\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885225 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s12 Controller.vhd(65) " "Inferred latch for \"newState.s12\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885225 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s11 Controller.vhd(65) " "Inferred latch for \"newState.s11\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885225 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s10 Controller.vhd(65) " "Inferred latch for \"newState.s10\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885225 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s9 Controller.vhd(65) " "Inferred latch for \"newState.s9\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885226 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s8 Controller.vhd(65) " "Inferred latch for \"newState.s8\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885226 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s7 Controller.vhd(65) " "Inferred latch for \"newState.s7\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885226 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s6 Controller.vhd(65) " "Inferred latch for \"newState.s6\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885226 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s5 Controller.vhd(65) " "Inferred latch for \"newState.s5\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885226 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s4 Controller.vhd(65) " "Inferred latch for \"newState.s4\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885226 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s3 Controller.vhd(65) " "Inferred latch for \"newState.s3\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885226 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s2 Controller.vhd(65) " "Inferred latch for \"newState.s2\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885226 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s1 Controller.vhd(65) " "Inferred latch for \"newState.s1\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885226 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s0 Controller.vhd(65) " "Inferred latch for \"newState.s0\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885226 "|TopLevel|Controller:ControlStore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register16:PC " "Elaborating entity \"Register16\" for hierarchy \"Register16:PC\"" {  } { { "TopLevel.vhd" "PC" { Text "D:/Multicycle RISC/TopLevel.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register3 Register3:tempReg3 " "Elaborating entity \"Register3\" for hierarchy \"Register3:tempReg3\"" {  } { { "TopLevel.vhd" "tempReg3" { Text "D:/Multicycle RISC/TopLevel.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INC INC:incrementer " "Elaborating entity \"INC\" for hierarchy \"INC:incrementer\"" {  } { { "TopLevel.vhd" "incrementer" { Text "D:/Multicycle RISC/TopLevel.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MemoryBlock " "Elaborating entity \"Memory\" for hierarchy \"Memory:MemoryBlock\"" {  } { { "TopLevel.vhd" "MemoryBlock" { Text "D:/Multicycle RISC/TopLevel.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885333 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem Memory.vhd(36) " "VHDL Process Statement warning at Memory.vhd(36): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676885336 "|TopLevel|Memory:MemoryBlock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhd(20) " "VHDL Process Statement warning at Memory.vhd(20): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676885362 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhd(20) " "Inferred latch for \"data_out\[0\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885393 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhd(20) " "Inferred latch for \"data_out\[1\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885393 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhd(20) " "Inferred latch for \"data_out\[2\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhd(20) " "Inferred latch for \"data_out\[3\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhd(20) " "Inferred latch for \"data_out\[4\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhd(20) " "Inferred latch for \"data_out\[5\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhd(20) " "Inferred latch for \"data_out\[6\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhd(20) " "Inferred latch for \"data_out\[7\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhd(20) " "Inferred latch for \"data_out\[8\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhd(20) " "Inferred latch for \"data_out\[9\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhd(20) " "Inferred latch for \"data_out\[10\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhd(20) " "Inferred latch for \"data_out\[11\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhd(20) " "Inferred latch for \"data_out\[12\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhd(20) " "Inferred latch for \"data_out\[13\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885394 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhd(20) " "Inferred latch for \"data_out\[14\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885395 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhd(20) " "Inferred latch for \"data_out\[15\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885395 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Padder Padder:PadderBlock " "Elaborating entity \"Padder\" for hierarchy \"Padder:PadderBlock\"" {  } { { "TopLevel.vhd" "PadderBlock" { Text "D:/Multicycle RISC/TopLevel.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender6 SignExtender6:SignExtender1 " "Elaborating entity \"SignExtender6\" for hierarchy \"SignExtender6:SignExtender1\"" {  } { { "TopLevel.vhd" "SignExtender1" { Text "D:/Multicycle RISC/TopLevel.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender9 SignExtender9:SignExtender2 " "Elaborating entity \"SignExtender9\" for hierarchy \"SignExtender9:SignExtender2\"" {  } { { "TopLevel.vhd" "SignExtender2" { Text "D:/Multicycle RISC/TopLevel.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:aluBlock " "Elaborating entity \"ALU\" for hierarchy \"ALU:aluBlock\"" {  } { { "TopLevel.vhd" "aluBlock" { Text "D:/Multicycle RISC/TopLevel.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmpOut ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"tmpOut\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676885640 "|TopLevel|ALU:aluBlock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "equal ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"equal\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676885641 "|TopLevel|ALU:aluBlock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676885641 "|TopLevel|ALU:aluBlock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ALU.vhd(52) " "VHDL Process Statement warning at ALU.vhd(52): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676885641 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.vhd(52) " "Inferred latch for \"zero\" at ALU.vhd(52)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.vhd(43) " "Inferred latch for \"carry\" at ALU.vhd(43)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal ALU.vhd(25) " "Inferred latch for \"equal\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[0\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[0\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[1\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[1\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[2\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[2\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[3\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[3\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[4\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[4\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[5\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[5\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[6\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[6\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[7\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[7\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[8\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[8\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885642 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[9\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[9\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885643 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[10\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[10\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885643 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[11\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[11\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885643 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[12\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[12\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885643 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[13\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[13\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885643 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[14\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[14\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885643 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[15\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[15\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885643 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[16\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[16\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676885643 "|TopLevel|ALU:aluBlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:registerFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:registerFile\"" {  } { { "TopLevel.vhd" "registerFile" { Text "D:/Multicycle RISC/TopLevel.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:pc_mux " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:pc_mux\"" {  } { { "TopLevel.vhd" "pc_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 Mux8:rfa3in_mux " "Elaborating entity \"Mux8\" for hierarchy \"Mux8:rfa3in_mux\"" {  } { { "TopLevel.vhd" "rfa3in_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 Mux8:rfd3in_mux " "Elaborating entity \"Mux8\" for hierarchy \"Mux8:rfd3in_mux\"" {  } { { "TopLevel.vhd" "rfd3in_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:t3in_mux " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:t3in_mux\"" {  } { { "TopLevel.vhd" "t3in_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:memdin_mux " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:memdin_mux\"" {  } { { "TopLevel.vhd" "memdin_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:rfa1in_mux " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:rfa1in_mux\"" {  } { { "TopLevel.vhd" "rfa1in_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676885729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e124 " "Found entity 1: altsyncram_e124" {  } { { "db/altsyncram_e124.tdf" "" { Text "D:/Multicycle RISC/db/altsyncram_e124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676887842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676887842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/Multicycle RISC/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676888063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676888063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Multicycle RISC/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676888188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676888188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ii " "Found entity 1: cntr_3ii" {  } { { "db/cntr_3ii.tdf" "" { Text "D:/Multicycle RISC/db/cntr_3ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676888370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676888370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/Multicycle RISC/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676888419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676888419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/Multicycle RISC/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676888494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676888494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/Multicycle RISC/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676888681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676888681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/Multicycle RISC/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676888765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676888765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Multicycle RISC/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676888840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676888840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Multicycle RISC/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676888889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676888889 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676889531 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541676889682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.08.17:04:53 Progress: Loading sldf9cd7351/alt_sld_fab_wrapper_hw.tcl " "2018.11.08.17:04:53 Progress: Loading sldf9cd7351/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676893492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676896488 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676896685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676900361 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676900544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676900727 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676900908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676900917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676900919 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541676901613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf9cd7351/alt_sld_fab.v" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676901868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676901868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676901950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676901950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676901951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676901951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676902031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676902031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676902121 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676902121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676902121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676902192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676902192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|tmpState\[0\] " "Latch Controller:ControlStore\|tmpState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906122 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|equal " "Latch ALU:aluBlock\|equal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906122 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|tmpState\[1\] " "Latch Controller:ControlStore\|tmpState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|tmpState\[2\] " "Latch Controller:ControlStore\|tmpState\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|tmpState\[3\] " "Latch Controller:ControlStore\|tmpState\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|tmpState\[4\] " "Latch Controller:ControlStore\|tmpState\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[0\] " "Latch ALU:aluBlock\|tmpOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[10\] " "Latch ALU:aluBlock\|tmpOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[11\] " "Latch ALU:aluBlock\|tmpOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[12\] " "Latch ALU:aluBlock\|tmpOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[13\] " "Latch ALU:aluBlock\|tmpOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[14\] " "Latch ALU:aluBlock\|tmpOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[15\] " "Latch ALU:aluBlock\|tmpOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[1\] " "Latch ALU:aluBlock\|tmpOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[2\] " "Latch ALU:aluBlock\|tmpOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[3\] " "Latch ALU:aluBlock\|tmpOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[4\] " "Latch ALU:aluBlock\|tmpOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[5\] " "Latch ALU:aluBlock\|tmpOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906123 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[6\] " "Latch ALU:aluBlock\|tmpOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[7\] " "Latch ALU:aluBlock\|tmpOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[8\] " "Latch ALU:aluBlock\|tmpOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[9\] " "Latch ALU:aluBlock\|tmpOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s1_3333 " "Latch Controller:ControlStore\|newState.s1_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s4_3243 " "Latch Controller:ControlStore\|newState.s4_3243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s6_3183 " "Latch Controller:ControlStore\|newState.s6_3183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s9_3093 " "Latch Controller:ControlStore\|newState.s9_3093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s18_2823 " "Latch Controller:ControlStore\|newState.s18_2823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s19_2793 " "Latch Controller:ControlStore\|newState.s19_2793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register16:IR\|reg_data\[15\] " "Ports D and ENA on the latch are fed by the same signal Register16:IR\|reg_data\[15\]" {  } { { "Register16.vhd" "" { Text "D:/Multicycle RISC/Register16.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s22_2703 " "Latch Controller:ControlStore\|newState.s22_2703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register16:IR\|reg_data\[15\] " "Ports D and ENA on the latch are fed by the same signal Register16:IR\|reg_data\[15\]" {  } { { "Register16.vhd" "" { Text "D:/Multicycle RISC/Register16.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[2\] " "Latch Memory:MemoryBlock\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[1\] " "Latch Memory:MemoryBlock\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[0\] " "Latch Memory:MemoryBlock\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[3\] " "Latch Memory:MemoryBlock\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906124 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[5\] " "Latch Memory:MemoryBlock\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[6\] " "Latch Memory:MemoryBlock\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[4\] " "Latch Memory:MemoryBlock\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[7\] " "Latch Memory:MemoryBlock\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[15\] " "Latch Memory:MemoryBlock\|data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[14\] " "Latch Memory:MemoryBlock\|data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[13\] " "Latch Memory:MemoryBlock\|data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[12\] " "Latch Memory:MemoryBlock\|data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[16\] " "Latch ALU:aluBlock\|tmpOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s12_3003 " "Latch Controller:ControlStore\|newState.s12_3003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s14_2943 " "Latch Controller:ControlStore\|newState.s14_2943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s15_2913 " "Latch Controller:ControlStore\|newState.s15_2913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s16_2883 " "Latch Controller:ControlStore\|newState.s16_2883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906125 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s5_3213 " "Latch Controller:ControlStore\|newState.s5_3213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906126 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s7_3153 " "Latch Controller:ControlStore\|newState.s7_3153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906126 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[9\] " "Latch Memory:MemoryBlock\|data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906126 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[10\] " "Latch Memory:MemoryBlock\|data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906126 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[11\] " "Latch Memory:MemoryBlock\|data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906126 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[8\] " "Latch Memory:MemoryBlock\|data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676906126 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676906126 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1541676906138 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1541676906138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676907397 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controller:ControlStore\|stateVal\[0\] Low " "Register Controller:ControlStore\|stateVal\[0\] will power up to Low" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 222 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1541676907570 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controller:ControlStore\|stateVal\[31\] Low " "Register Controller:ControlStore\|stateVal\[31\] will power up to Low" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 222 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1541676907570 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1541676907570 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541676911713 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 353 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 353 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1541676913265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541676913362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676913362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7246 " "Implemented 7246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541676913974 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541676913974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7079 " "Implemented 7079 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541676913974 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541676913974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541676913974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5101 " "Peak virtual memory: 5101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541676914072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 17:05:14 2018 " "Processing ended: Thu Nov 08 17:05:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541676914072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541676914072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541676914072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676914072 ""}
