// Seed: 1190618325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_28;
  assign id_1 = id_11;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri id_7,
    input wand id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output tri1 id_15
);
  wire id_17;
  wire id_18;
  wire id_19;
  reg  id_20;
  wire id_21;
  always @(posedge 1'h0 or posedge 1 ? id_6 : id_10) id_20 <= 1;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_17,
      id_18,
      id_19,
      id_17,
      id_19,
      id_19,
      id_17,
      id_17,
      id_21,
      id_19,
      id_17,
      id_18,
      id_18,
      id_21,
      id_21,
      id_21,
      id_21,
      id_18,
      id_18,
      id_21,
      id_18,
      id_19,
      id_18,
      id_21
  );
endmodule
