// Seed: 487300881
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    input id_8,
    input logic id_9,
    input id_10,
    output id_11,
    output id_12,
    output id_13
);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  assign id_11 = id_1 | 1;
endmodule
