verilog work "sum1bcc.v"
verilog work "sum4bcc.v"
verilog work "sietesegmentosBCD.v"
