AArch64 LB.FF+po+ctrlisb-rfi-ctrlisb
"PodRW Iffe DpCtrlIsbdW Rfi DpCtrlIsbdW Iffe"
Cycle=Rfi DpCtrlIsbdW Iffe PodRW Iffe DpCtrlIsbdW
Relax=Iffe
Safe=Rfi PodRW DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff
Orig=PodRW Iffe DpCtrlIsbdW Rfi DpCtrlIsbdW Iffe
{
0:X1=0x14000001; 0:X2=P1:Lself06;
1:X1=0x1; 1:X2=x; 1:X4=0x14000001; 1:X5=P0:Lself05;
}
 P0          | P1           ;
 Lself05:    | Lself06:     ;
 B L00       | B L02        ;
 MOV W0,#2   | MOV W0,#2    ;
 B L01       | B L03        ;
 L00:        | L02:         ;
 MOV W0,#1   | MOV W0,#1    ;
 L01:        | L03:         ;
 STR W1,[X2] | CBNZ W0,LC04 ;
             | LC04:        ;
             | ISB          ;
             | STR W1,[X2]  ;
             | LDR W3,[X2]  ;
             | CBNZ W3,LC05 ;
             | LC05:        ;
             | ISB          ;
             | STR W4,[X5]  ;
exists
(0:X0=0x2 /\ 1:X0=0x2 /\ 1:X3=0x1)
