int F_1 ( struct V_1 * V_2 , struct V_3 * V_4 ,\r\nstruct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nunsigned char V_8 ;\r\nint V_9 = 0 ;\r\nV_8 = F_2 ( V_6 -> V_10 ) ;\r\nswitch ( V_8 ) {\r\ncase V_11 :\r\nV_9 = F_3 ( V_2 , ( unsigned char ) F_4 ( V_6 -> V_10 ) ,\r\n( unsigned char ) V_7 [ 0 ] ,\r\n( unsigned char ) V_7 [ 1 ] ,\r\n( unsigned char ) V_7 [ 2 ] ,\r\n( unsigned int ) V_7 [ 3 ] ,\r\n( unsigned int ) V_7 [ 4 ] ,\r\n( unsigned int * ) & V_7 [ 0 ] ,\r\n( unsigned int * ) & V_7 [ 1 ]\r\n) ;\r\nbreak;\r\ncase V_12 :\r\nV_9 = F_5 ( V_2 , ( unsigned char ) F_4 ( V_6 -> V_10 ) ,\r\n( unsigned char ) V_7 [ 0 ] ,\r\n( unsigned char * ) & V_7 [ 0 ] ,\r\n( unsigned int * ) & V_7 [ 1 ] ,\r\n( unsigned int * ) & V_7 [ 2 ] ,\r\n( unsigned char * ) & V_7 [ 3 ] ,\r\n( unsigned char * ) & V_7 [ 4 ] ,\r\n( unsigned char * ) & V_7 [ 5 ] ,\r\n( unsigned char * ) & V_7 [ 6 ] ,\r\n( unsigned char * ) & V_7 [ 7 ] ,\r\n( unsigned char * ) & V_7 [ 8 ]\r\n) ;\r\nbreak;\r\ndefault:\r\nF_6 ( L_1 ) ;\r\n}\r\nif ( V_9 >= 0 )\r\nV_9 = V_6 -> V_13 ;\r\nreturn V_9 ;\r\n}\r\nint F_3 ( struct V_1 * V_2 ,\r\nunsigned char V_14 ,\r\nunsigned char V_15 ,\r\nunsigned char V_16 ,\r\nunsigned char V_17 ,\r\nunsigned int V_18 ,\r\nunsigned int V_19 ,\r\nunsigned int * V_20 , unsigned int * V_21 )\r\n{\r\nint V_9 = 0 ;\r\nunsigned int V_22 = 0 ;\r\nunsigned int V_23 = 0 ;\r\nunsigned int V_24 ;\r\ndouble V_25 = 0 ;\r\ndouble V_26 = 0 ;\r\nif ( V_14 < 4 ) {\r\nif ( ( V_27 -> V_28 .\r\nV_29 [ V_14 ] &\r\n0xFFFF0000UL ) == V_30 ) {\r\nif ( V_15 <= 1 ) {\r\nif ( ( V_16 == V_31 ) ||\r\n( V_16 == V_32 ) ||\r\n( V_16 == V_33 ) ) {\r\nif ( V_17 <= 4 ) {\r\nif ( ( ( V_16 ==\r\nV_31 )\r\n&& ( V_17\r\n== 0 )\r\n&& ( V_18\r\n>= 266 )\r\n&& ( V_18\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_16 ==\r\nV_31 )\r\n&& ( V_17\r\n== 1 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n571230650UL ) )\r\n|| ( ( V_16 ==\r\nV_31 )\r\n&& ( V_17\r\n== 2 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n571230UL ) )\r\n|| ( ( V_16 ==\r\nV_31 )\r\n&& ( V_17\r\n== 3 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n571UL ) )\r\n|| ( ( V_16 ==\r\nV_31 )\r\n&& ( V_17\r\n== 4 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<= 9UL ) )\r\n|| ( ( V_16 ==\r\nV_32 )\r\n&& ( V_17\r\n== 0 )\r\n&& ( V_18\r\n>= 242 )\r\n&& ( V_18\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_16 ==\r\nV_32 )\r\n&& ( V_17\r\n== 1 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n519691043UL ) )\r\n|| ( ( V_16 ==\r\nV_32 )\r\n&& ( V_17\r\n== 2 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n519691UL ) )\r\n|| ( ( V_16 ==\r\nV_32 )\r\n&& ( V_17\r\n== 3 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n520UL ) )\r\n|| ( ( V_16 ==\r\nV_32 )\r\n&& ( V_17\r\n== 4 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<= 8UL ) )\r\n|| ( ( V_16 ==\r\nV_33 )\r\n&& ( V_17\r\n== 0 )\r\n&& ( V_18\r\n>= 200 )\r\n&& ( V_18\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_16 ==\r\nV_33 )\r\n&& ( V_17\r\n== 1 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n429496729UL ) )\r\n|| ( ( V_16 ==\r\nV_33 )\r\n&& ( V_17\r\n== 2 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n429496UL ) )\r\n|| ( ( V_16 ==\r\nV_33 )\r\n&& ( V_17\r\n== 3 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n429UL ) )\r\n|| ( ( V_16 ==\r\nV_33 )\r\n&& ( V_17\r\n== 4 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n7UL ) ) ) {\r\nif ( ( ( V_16 == V_31 ) && ( V_17 == 0 ) && ( V_19 >= 266 ) && ( V_19 <= 0xFFFFFFFFUL ) ) || ( ( V_16 == V_31 ) && ( V_17 == 1 ) && ( V_19 >= 1 ) && ( V_19 <= 571230650UL ) ) || ( ( V_16 == V_31 ) && ( V_17 == 2 ) && ( V_19 >= 1 ) && ( V_19 <= 571230UL ) ) || ( ( V_16 == V_31 ) && ( V_17 == 3 ) && ( V_19 >= 1 ) && ( V_19 <= 571UL ) ) || ( ( V_16 == V_31 ) && ( V_17 == 4 ) && ( V_19 >= 1 ) && ( V_19 <= 9UL ) ) || ( ( V_16 == V_32 ) && ( V_17 == 0 ) && ( V_19 >= 242 ) && ( V_19 <= 0xFFFFFFFFUL ) ) || ( ( V_16 == V_32 ) && ( V_17 == 1 ) && ( V_19 >= 1 ) && ( V_19 <= 519691043UL ) ) || ( ( V_16 == V_32 ) && ( V_17 == 2 ) && ( V_19 >= 1 ) && ( V_19 <= 519691UL ) ) || ( ( V_16 == V_32 ) && ( V_17 == 3 ) && ( V_19 >= 1 ) && ( V_19 <= 520UL ) ) || ( ( V_16 == V_32 ) && ( V_17 == 4 ) && ( V_19 >= 1 ) && ( V_19 <= 8UL ) ) || ( ( V_16 == V_33 ) && ( V_17 == 0 ) && ( V_19 >= 200 ) && ( V_19 <= 0xFFFFFFFFUL ) ) || ( ( V_16 == V_33 ) && ( V_17 == 1 ) && ( V_19 >= 1 ) && ( V_19 <= 429496729UL ) ) || ( ( V_16 == V_33 ) && ( V_17 == 2 ) && ( V_19 >= 1 ) && ( V_19 <= 429496UL ) ) || ( ( V_16 == V_33 ) && ( V_17 == 3 ) && ( V_19 >= 1 ) && ( V_19 <= 429UL ) ) || ( ( V_16 == V_33 ) && ( V_17 == 4 ) && ( V_19 >= 1 ) && ( V_19 <= 7UL ) ) ) {\r\nif ( ( ( V_16 == V_33 ) && ( V_27 -> V_28 . V_34 > 0 ) ) || ( V_16 != V_33 ) ) {\r\nF_7\r\n() ;\r\nswitch ( V_17 ) {\r\ncase 0 :\r\nV_22\r\n=\r\n( unsigned int )\r\n( V_18\r\n*\r\n( 0.00025 * V_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_18 * ( 0.00025 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_22 + 0.5 ) ) ) {\r\nV_22\r\n=\r\nV_22\r\n+\r\n1 ;\r\n}\r\n* V_20\r\n=\r\n( unsigned int )\r\n( V_22\r\n/\r\n( 0.00025 * ( double ) V_16 ) ) ;\r\nV_25\r\n=\r\n( double )\r\nV_22\r\n/\r\n( 0.00025\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_22 / ( 0.00025 * ( double ) V_16 ) ) >= ( double ) ( ( double ) * V_20 + 0.5 ) ) {\r\n* V_20\r\n=\r\n* V_20\r\n+\r\n1 ;\r\n}\r\nV_18\r\n=\r\nV_18\r\n-\r\n1 ;\r\nV_22\r\n=\r\nV_22\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_22 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_22\r\n=\r\n( unsigned int )\r\n( V_18\r\n*\r\n( 0.25 * V_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_18 * ( 0.25 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_22 + 0.5 ) ) ) {\r\nV_22\r\n=\r\nV_22\r\n+\r\n1 ;\r\n}\r\n* V_20\r\n=\r\n( unsigned int )\r\n( V_22\r\n/\r\n( 0.25 * ( double ) V_16 ) ) ;\r\nV_25\r\n=\r\n( double )\r\nV_22\r\n/\r\n(\r\n( double )\r\n0.25\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_22 / ( 0.25 * ( double ) V_16 ) ) >= ( double ) ( ( double ) * V_20 + 0.5 ) ) {\r\n* V_20\r\n=\r\n* V_20\r\n+\r\n1 ;\r\n}\r\nV_18\r\n=\r\nV_18\r\n-\r\n1 ;\r\nV_22\r\n=\r\nV_22\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_22 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 2 :\r\nV_22\r\n=\r\nV_18\r\n*\r\n( 250.0\r\n*\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_18 * ( 250.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_22 + 0.5 ) ) ) {\r\nV_22\r\n=\r\nV_22\r\n+\r\n1 ;\r\n}\r\n* V_20\r\n=\r\n( unsigned int )\r\n( V_22\r\n/\r\n( 250.0 * ( double ) V_16 ) ) ;\r\nV_25\r\n=\r\n( double )\r\nV_22\r\n/\r\n( 250.0\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_22 / ( 250.0 * ( double ) V_16 ) ) >= ( double ) ( ( double ) * V_20 + 0.5 ) ) {\r\n* V_20\r\n=\r\n* V_20\r\n+\r\n1 ;\r\n}\r\nV_18\r\n=\r\nV_18\r\n-\r\n1 ;\r\nV_22\r\n=\r\nV_22\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_22 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 3 :\r\nV_22\r\n=\r\n( unsigned int )\r\n( V_18\r\n*\r\n( 250000.0\r\n*\r\nV_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_18 * ( 250000.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_22 + 0.5 ) ) ) {\r\nV_22\r\n=\r\nV_22\r\n+\r\n1 ;\r\n}\r\n* V_20\r\n=\r\n( unsigned int )\r\n( V_22\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) ) ;\r\nV_25\r\n=\r\n( double )\r\nV_22\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_22 / ( 250000.0 * ( double ) V_16 ) ) >= ( double ) ( ( double ) * V_20 + 0.5 ) ) {\r\n* V_20\r\n=\r\n* V_20\r\n+\r\n1 ;\r\n}\r\nV_18\r\n=\r\nV_18\r\n-\r\n1 ;\r\nV_22\r\n=\r\nV_22\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_22 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( V_18\r\n*\r\n60 )\r\n*\r\n( 250000.0\r\n*\r\nV_16 ) ) ;\r\nif ( ( double ) ( ( double ) ( V_18 * 60.0 ) * ( 250000.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_22 + 0.5 ) ) ) {\r\nV_22\r\n=\r\nV_22\r\n+\r\n1 ;\r\n}\r\n* V_20\r\n=\r\n( unsigned int )\r\n( V_22\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) )\r\n/\r\n60 ;\r\nV_25\r\n=\r\n(\r\n( double )\r\nV_22\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) )\r\n/\r\n60.0 ;\r\nif ( ( double ) ( ( ( double ) V_22 / ( 250000.0 * ( double ) V_16 ) ) / 60.0 ) >= ( double ) ( ( double ) * V_20 + 0.5 ) ) {\r\n* V_20\r\n=\r\n* V_20\r\n+\r\n1 ;\r\n}\r\nV_18\r\n=\r\nV_18\r\n-\r\n1 ;\r\nV_22\r\n=\r\nV_22\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_22 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\n}\r\nswitch ( V_17 ) {\r\ncase 0 :\r\nV_23\r\n=\r\n( unsigned int )\r\n( V_19\r\n*\r\n( 0.00025 * V_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 0.00025 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_23 + 0.5 ) ) ) {\r\nV_23\r\n=\r\nV_23\r\n+\r\n1 ;\r\n}\r\n* V_21\r\n=\r\n( unsigned int )\r\n( V_23\r\n/\r\n( 0.00025 * ( double ) V_16 ) ) ;\r\nV_26\r\n=\r\n( double )\r\nV_23\r\n/\r\n( 0.00025\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_23 / ( 0.00025 * ( double ) V_16 ) ) >= ( double ) ( ( double ) * V_21 + 0.5 ) ) {\r\n* V_21\r\n=\r\n* V_21\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_23\r\n=\r\nV_23\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_23 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_23\r\n=\r\n( unsigned int )\r\n( V_19\r\n*\r\n( 0.25 * V_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 0.25 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_23 + 0.5 ) ) ) {\r\nV_23\r\n=\r\nV_23\r\n+\r\n1 ;\r\n}\r\n* V_21\r\n=\r\n( unsigned int )\r\n( V_23\r\n/\r\n( 0.25 * ( double ) V_16 ) ) ;\r\nV_26\r\n=\r\n( double )\r\nV_23\r\n/\r\n(\r\n( double )\r\n0.25\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_23 / ( 0.25 * ( double ) V_16 ) ) >= ( double ) ( ( double ) * V_21 + 0.5 ) ) {\r\n* V_21\r\n=\r\n* V_21\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_23\r\n=\r\nV_23\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_23 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 2 :\r\nV_23\r\n=\r\nV_19\r\n*\r\n( 250.0\r\n*\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 250.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_23 + 0.5 ) ) ) {\r\nV_23\r\n=\r\nV_23\r\n+\r\n1 ;\r\n}\r\n* V_21\r\n=\r\n( unsigned int )\r\n( V_23\r\n/\r\n( 250.0 * ( double ) V_16 ) ) ;\r\nV_26\r\n=\r\n( double )\r\nV_23\r\n/\r\n( 250.0\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_23 / ( 250.0 * ( double ) V_16 ) ) >= ( double ) ( ( double ) * V_21 + 0.5 ) ) {\r\n* V_21\r\n=\r\n* V_21\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_23\r\n=\r\nV_23\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_23 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 3 :\r\nV_23\r\n=\r\n( unsigned int )\r\n( V_19\r\n*\r\n( 250000.0\r\n*\r\nV_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 250000.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_23 + 0.5 ) ) ) {\r\nV_23\r\n=\r\nV_23\r\n+\r\n1 ;\r\n}\r\n* V_21\r\n=\r\n( unsigned int )\r\n( V_23\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) ) ;\r\nV_26\r\n=\r\n( double )\r\nV_23\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_23 / ( 250000.0 * ( double ) V_16 ) ) >= ( double ) ( ( double ) * V_21 + 0.5 ) ) {\r\n* V_21\r\n=\r\n* V_21\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_23\r\n=\r\nV_23\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_23 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( V_19\r\n*\r\n60 )\r\n*\r\n( 250000.0\r\n*\r\nV_16 ) ) ;\r\nif ( ( double ) ( ( double ) ( V_19 * 60.0 ) * ( 250000.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_23 + 0.5 ) ) ) {\r\nV_23\r\n=\r\nV_23\r\n+\r\n1 ;\r\n}\r\n* V_21\r\n=\r\n( unsigned int )\r\n( V_23\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) )\r\n/\r\n60 ;\r\nV_26\r\n=\r\n(\r\n( double )\r\nV_23\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) )\r\n/\r\n60.0 ;\r\nif ( ( double ) ( ( ( double ) V_23 / ( 250000.0 * ( double ) V_16 ) ) / 60.0 ) >= ( double ) ( ( double ) * V_21 + 0.5 ) ) {\r\n* V_21\r\n=\r\n* V_21\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_23\r\n=\r\nV_23\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_23 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\n}\r\nF_8 () ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_16\r\n=\r\nV_16 ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_17\r\n=\r\nV_17 ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_38\r\n=\r\nV_25 ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_39\r\n=\r\n* V_20 ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_40\r\n=\r\nV_26 ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_41\r\n=\r\n* V_21 ;\r\nF_9 ( V_22 , V_27 -> V_28 . V_42 + 0 + ( 20 * V_15 ) + ( 64 * V_14 ) ) ;\r\nF_9 ( V_23 , V_27 -> V_28 . V_42 + 4 + ( 20 * V_15 ) + ( 64 * V_14 ) ) ;\r\nV_24\r\n=\r\nF_10\r\n( V_27 ->\r\nV_28 .\r\nV_42\r\n+\r\n8\r\n+\r\n( 20 * V_15 ) + ( 64 * V_14 ) ) ;\r\nV_24\r\n=\r\nV_24\r\n&\r\n0x7F ;\r\nif ( V_16 == V_33 ) {\r\nV_24\r\n=\r\nV_24\r\n|\r\n0x80 ;\r\n}\r\nF_9 ( V_24 , V_27 -> V_28 . V_42 + 8 + ( 20 * V_15 ) + ( 64 * V_14 ) ) ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_43\r\n=\r\n1 ;\r\n} else {\r\nF_11 ( L_2 ) ;\r\nV_9\r\n=\r\n- 9 ;\r\n}\r\n} else {\r\nF_11 ( L_3 ) ;\r\nV_9 =\r\n- 8 ;\r\n}\r\n} else {\r\nF_11 ( L_4 ) ;\r\nV_9 = - 7 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_5 ) ;\r\nV_9 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_6 ) ;\r\nV_9 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_7 ) ;\r\nV_9 = - 4 ;\r\n}\r\n} else {\r\nF_11 ( L_8 ) ;\r\nV_9 = - 3 ;\r\n}\r\n} else {\r\nF_11 ( L_9 ) ;\r\nV_9 = - 2 ;\r\n}\r\nreturn V_9 ;\r\n}\r\nint F_5 ( struct V_1 * V_2 ,\r\nunsigned char V_14 ,\r\nunsigned char V_15 ,\r\nunsigned char * V_44 ,\r\nunsigned int * V_45 ,\r\nunsigned int * V_46 ,\r\nunsigned char * V_47 ,\r\nunsigned char * V_48 ,\r\nunsigned char * V_49 ,\r\nunsigned char * V_50 , unsigned char * V_51 , unsigned char * V_52 )\r\n{\r\nint V_9 = 0 ;\r\nunsigned int V_53 ;\r\nunsigned int V_24 ;\r\nif ( V_14 < 4 ) {\r\nif ( ( V_27 -> V_28 .\r\nV_29 [ V_14 ] &\r\n0xFFFF0000UL ) == V_30 ) {\r\nif ( V_15 <= 1 ) {\r\nV_53 = F_10 ( V_27 -> V_28 .\r\nV_42 + 12 + ( 20 * V_15 ) +\r\n( 64 * V_14 ) ) ;\r\nif ( V_53 & 0x10 ) {\r\n* V_45 =\r\nF_10 ( V_27 -> V_28 .\r\nV_42 + 0 + ( 20 * V_15 ) +\r\n( 64 * V_14 ) ) ;\r\n* V_46 =\r\nF_10 ( V_27 -> V_28 .\r\nV_42 + 4 + ( 20 * V_15 ) +\r\n( 64 * V_14 ) ) ;\r\nV_24 = F_10 ( V_27 -> V_28 .\r\nV_42 + 8 + ( 20 * V_15 ) +\r\n( 64 * V_14 ) ) ;\r\n* V_47 =\r\n( unsigned char ) ( ( V_24 >> 5 ) & 1 ) ;\r\n* V_48 =\r\n( unsigned char ) ( ( V_24 >> 0 ) & 1 ) ;\r\n* V_49 =\r\n( unsigned char ) ( ( V_24 >> 1 ) & 1 ) ;\r\n* V_50 =\r\n( unsigned char ) ( ( V_24 >> 4 ) & 1 ) ;\r\n* V_51 =\r\n( unsigned char ) ( ( V_24 >> 3 ) & 1 ) ;\r\nif ( * V_49 ) {\r\n* V_49 =\r\n* V_49 +\r\n( unsigned char ) ( ( V_24 >>\r\n2 ) & 1 ) ;\r\n}\r\nV_24 = F_10 ( V_27 -> V_28 .\r\nV_42 + 8 + ( 20 * V_15 ) +\r\n( 64 * V_14 ) ) ;\r\n* V_52 =\r\n( unsigned char ) ( ( V_24 >> 0 ) & 1 ) ;\r\n* V_44 = V_27 ->\r\nV_35 [ V_14 ] .\r\nV_36 .\r\nV_37 [ V_15 ] . V_17 ;\r\n}\r\nelse {\r\nF_11 ( L_10 ) ;\r\nV_9 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_7 ) ;\r\nV_9 = - 4 ;\r\n}\r\n} else {\r\nF_11 ( L_8 ) ;\r\nV_9 = - 3 ;\r\n}\r\n} else {\r\nF_11 ( L_9 ) ;\r\nV_9 = - 2 ;\r\n}\r\nreturn V_9 ;\r\n}\r\nint F_12 ( struct V_1 * V_2 , struct V_3 * V_4 ,\r\nstruct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nunsigned char V_54 ;\r\nint V_9 = 0 ;\r\nV_54 = F_2 ( V_6 -> V_10 ) ;\r\nswitch ( V_54 ) {\r\ncase V_55 :\r\nV_9 = F_13 ( V_2 ,\r\n( unsigned char ) F_4 ( V_6 -> V_10 ) ,\r\n( unsigned char ) V_7 [ 0 ] ,\r\n( unsigned char ) V_7 [ 1 ] ,\r\n( unsigned char ) V_7 [ 2 ] ,\r\n( unsigned char ) V_7 [ 3 ] , ( unsigned char ) V_7 [ 4 ] , ( unsigned char ) V_7 [ 5 ] ) ;\r\nbreak;\r\ncase V_56 :\r\nV_9 = F_14 ( V_2 ,\r\n( unsigned char ) F_4 ( V_6 -> V_10 ) , ( unsigned char ) V_7 [ 0 ] ) ;\r\nbreak;\r\ncase V_57 :\r\nV_9 = F_15 ( V_2 ,\r\n( unsigned char ) F_4 ( V_6 -> V_10 ) ,\r\n( unsigned char ) V_7 [ 0 ] ,\r\n( unsigned char ) V_7 [ 1 ] , ( unsigned int ) V_7 [ 2 ] , ( unsigned int ) V_7 [ 3 ] ) ;\r\nbreak;\r\ndefault:\r\nF_6 ( L_11 ) ;\r\n}\r\nif ( V_9 >= 0 )\r\nV_9 = V_6 -> V_13 ;\r\nreturn V_9 ;\r\n}\r\nint F_13 ( struct V_1 * V_2 ,\r\nunsigned char V_14 ,\r\nunsigned char V_15 ,\r\nunsigned char V_58 ,\r\nunsigned char V_59 ,\r\nunsigned char V_60 , unsigned char V_61 , unsigned char V_62 )\r\n{\r\nint V_9 = 0 ;\r\nunsigned int V_53 ;\r\nunsigned int V_24 ;\r\nV_27 -> V_63 = V_64 ;\r\nif ( V_14 < 4 ) {\r\nif ( ( V_27 -> V_28 .\r\nV_29 [ V_14 ] &\r\n0xFFFF0000UL ) == V_30 ) {\r\nif ( V_15 <= 1 ) {\r\nV_53 = F_10 ( V_27 -> V_28 .\r\nV_42 + 12 + ( 20 * V_15 ) +\r\n( 64 * V_14 ) ) ;\r\nif ( V_53 & 0x10 ) {\r\nif ( V_58 <= 1 ) {\r\nif ( V_59 <= 1 ) {\r\nif ( V_60 <= 2 ) {\r\nif ( V_61\r\n<= 1 ) {\r\nif ( V_62 == V_65 || V_62 == V_66 ) {\r\nV_24\r\n=\r\nF_10\r\n( V_27 ->\r\nV_28 .\r\nV_42\r\n+\r\n8\r\n+\r\n( 20 * V_15 ) + ( 64 * V_14 ) ) ;\r\nV_24\r\n=\r\nV_24\r\n&\r\n0x80 ;\r\nV_24\r\n=\r\nV_24\r\n|\r\nV_59\r\n|\r\n( V_62\r\n<<\r\n3 )\r\n|\r\n( V_61\r\n<<\r\n4 )\r\n|\r\n( V_58\r\n<<\r\n5 ) ;\r\nif ( V_60 & 3 ) {\r\nV_24\r\n=\r\nV_24\r\n|\r\n2 ;\r\nif ( V_60 & 2 ) {\r\nV_24\r\n=\r\nV_24\r\n|\r\n4 ;\r\n}\r\n}\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_62\r\n=\r\nV_62 ;\r\nF_9 ( V_24 , V_27 -> V_28 . V_42 + 8 + ( 20 * V_15 ) + ( 64 * V_14 ) ) ;\r\nF_9 ( 1 , V_27 -> V_28 . V_42 + 12 + ( 20 * V_15 ) + ( 64 * V_14 ) ) ;\r\n}\r\nelse {\r\nF_11 ( L_12 ) ;\r\nV_9\r\n=\r\n- 10 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_13 ) ;\r\nV_9\r\n=\r\n- 9 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_14 ) ;\r\nV_9 =\r\n- 8 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_15 ) ;\r\nV_9 = - 7 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_16 ) ;\r\nV_9 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_10 ) ;\r\nV_9 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_7 ) ;\r\nV_9 = - 4 ;\r\n}\r\n} else {\r\nF_11 ( L_8 ) ;\r\nV_9 = - 3 ;\r\n}\r\n} else {\r\nF_11 ( L_9 ) ;\r\nV_9 = - 2 ;\r\n}\r\nreturn V_9 ;\r\n}\r\nint F_14 ( struct V_1 * V_2 , unsigned char V_14 , unsigned char V_15 )\r\n{\r\nint V_9 = 0 ;\r\nunsigned int V_53 ;\r\nif ( V_14 < 4 ) {\r\nif ( ( V_27 -> V_28 .\r\nV_29 [ V_14 ] &\r\n0xFFFF0000UL ) == V_30 ) {\r\nif ( V_15 <= 1 ) {\r\nV_53 = F_10 ( V_27 -> V_28 .\r\nV_42 + 12 + ( 20 * V_15 ) +\r\n( 64 * V_14 ) ) ;\r\nif ( V_53 & 0x10 ) {\r\nif ( V_53 & 0x1 ) {\r\nF_9 ( 0 , V_27 -> V_28 .\r\nV_42 + 12 +\r\n( 20 * V_15 ) +\r\n( 64 * V_14 ) ) ;\r\n}\r\nelse {\r\nF_11 ( L_17 ) ;\r\nV_9 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_18 ) ;\r\nV_9 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_7 ) ;\r\nV_9 = - 4 ;\r\n}\r\n} else {\r\nF_11 ( L_8 ) ;\r\nV_9 = - 3 ;\r\n}\r\n} else {\r\nF_11 ( L_9 ) ;\r\nV_9 = - 2 ;\r\n}\r\nreturn V_9 ;\r\n}\r\nint F_15 ( struct V_1 * V_2 ,\r\nunsigned char V_14 ,\r\nunsigned char V_15 , unsigned char V_17 , unsigned int V_18 , unsigned int V_19 )\r\n{\r\nunsigned char V_16 ;\r\nint V_9 = 0 ;\r\nunsigned int V_22 = 0 ;\r\nunsigned int V_23 = 0 ;\r\nunsigned int V_39 = 0 ;\r\nunsigned int V_41 = 0 ;\r\nunsigned int V_53 ;\r\nunsigned int V_24 ;\r\ndouble V_25 = 0 ;\r\ndouble V_26 = 0 ;\r\nif ( V_14 < 4 ) {\r\nif ( ( V_27 -> V_28 .\r\nV_29 [ V_14 ] &\r\n0xFFFF0000UL ) == V_30 ) {\r\nif ( V_15 <= 1 ) {\r\nV_53 = F_10 ( V_27 -> V_28 .\r\nV_42 + 12 + ( 20 * V_15 ) +\r\n( 64 * V_14 ) ) ;\r\nif ( V_53 & 0x10 ) {\r\nV_16 = V_27 ->\r\nV_35 [ V_14 ] .\r\nV_36 .\r\nV_16 ;\r\nif ( V_17 <= 4 ) {\r\nif ( ( ( V_16 ==\r\nV_31 )\r\n&& ( V_17\r\n== 0 )\r\n&& ( V_18\r\n>= 266 )\r\n&& ( V_18\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_16 ==\r\nV_31 )\r\n&& ( V_17\r\n== 1 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n571230650UL ) )\r\n|| ( ( V_16 ==\r\nV_31 )\r\n&& ( V_17\r\n== 2 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n571230UL ) )\r\n|| ( ( V_16 ==\r\nV_31 )\r\n&& ( V_17\r\n== 3 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n571UL ) )\r\n|| ( ( V_16 ==\r\nV_31 )\r\n&& ( V_17\r\n== 4 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<= 9UL ) )\r\n|| ( ( V_16 ==\r\nV_32 )\r\n&& ( V_17\r\n== 0 )\r\n&& ( V_18\r\n>= 242 )\r\n&& ( V_18\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_16 ==\r\nV_32 )\r\n&& ( V_17\r\n== 1 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n519691043UL ) )\r\n|| ( ( V_16 ==\r\nV_32 )\r\n&& ( V_17\r\n== 2 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n519691UL ) )\r\n|| ( ( V_16 ==\r\nV_32 )\r\n&& ( V_17\r\n== 3 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n520UL ) )\r\n|| ( ( V_16 ==\r\nV_32 )\r\n&& ( V_17\r\n== 4 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<= 8UL ) )\r\n|| ( ( V_16 ==\r\nV_33 )\r\n&& ( V_17\r\n== 0 )\r\n&& ( V_18\r\n>= 200 )\r\n&& ( V_18\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_16 ==\r\nV_33 )\r\n&& ( V_17\r\n== 1 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n429496729UL ) )\r\n|| ( ( V_16 ==\r\nV_33 )\r\n&& ( V_17\r\n== 2 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n429496UL ) )\r\n|| ( ( V_16 ==\r\nV_33 )\r\n&& ( V_17\r\n== 3 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n429UL ) )\r\n|| ( ( V_16 ==\r\nV_33 )\r\n&& ( V_17\r\n== 4 )\r\n&& ( V_18\r\n>= 1 )\r\n&& ( V_18\r\n<=\r\n7UL ) ) ) {\r\nif ( ( ( V_16 == V_31 ) && ( V_17 == 0 ) && ( V_19 >= 266 ) && ( V_19 <= 0xFFFFFFFFUL ) ) || ( ( V_16 == V_31 ) && ( V_17 == 1 ) && ( V_19 >= 1 ) && ( V_19 <= 571230650UL ) ) || ( ( V_16 == V_31 ) && ( V_17 == 2 ) && ( V_19 >= 1 ) && ( V_19 <= 571230UL ) ) || ( ( V_16 == V_31 ) && ( V_17 == 3 ) && ( V_19 >= 1 ) && ( V_19 <= 571UL ) ) || ( ( V_16 == V_31 ) && ( V_17 == 4 ) && ( V_19 >= 1 ) && ( V_19 <= 9UL ) ) || ( ( V_16 == V_32 ) && ( V_17 == 0 ) && ( V_19 >= 242 ) && ( V_19 <= 0xFFFFFFFFUL ) ) || ( ( V_16 == V_32 ) && ( V_17 == 1 ) && ( V_19 >= 1 ) && ( V_19 <= 519691043UL ) ) || ( ( V_16 == V_32 ) && ( V_17 == 2 ) && ( V_19 >= 1 ) && ( V_19 <= 519691UL ) ) || ( ( V_16 == V_32 ) && ( V_17 == 3 ) && ( V_19 >= 1 ) && ( V_19 <= 520UL ) ) || ( ( V_16 == V_32 ) && ( V_17 == 4 ) && ( V_19 >= 1 ) && ( V_19 <= 8UL ) ) || ( ( V_16 == V_33 ) && ( V_17 == 0 ) && ( V_19 >= 200 ) && ( V_19 <= 0xFFFFFFFFUL ) ) || ( ( V_16 == V_33 ) && ( V_17 == 1 ) && ( V_19 >= 1 ) && ( V_19 <= 429496729UL ) ) || ( ( V_16 == V_33 ) && ( V_17 == 2 ) && ( V_19 >= 1 ) && ( V_19 <= 429496UL ) ) || ( ( V_16 == V_33 ) && ( V_17 == 3 ) && ( V_19 >= 1 ) && ( V_19 <= 429UL ) ) || ( ( V_16 == V_33 ) && ( V_17 == 4 ) && ( V_19 >= 1 ) && ( V_19 <= 7UL ) ) ) {\r\nF_7 () ;\r\nswitch ( V_17 ) {\r\ncase 0 :\r\nV_22\r\n=\r\n( unsigned int )\r\n( V_18\r\n*\r\n( 0.00025 * V_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_18 * ( 0.00025 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_22 + 0.5 ) ) ) {\r\nV_22\r\n=\r\nV_22\r\n+\r\n1 ;\r\n}\r\nV_39\r\n=\r\n( unsigned int )\r\n( V_22\r\n/\r\n( 0.00025 * ( double ) V_16 ) ) ;\r\nV_25\r\n=\r\n( double )\r\nV_22\r\n/\r\n( 0.00025\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_22 / ( 0.00025 * ( double ) V_16 ) ) >= ( double ) ( ( double ) V_39 + 0.5 ) ) {\r\nV_39\r\n=\r\nV_39\r\n+\r\n1 ;\r\n}\r\nV_18\r\n=\r\nV_18\r\n-\r\n1 ;\r\nV_22\r\n=\r\nV_22\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_22 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_22\r\n=\r\n( unsigned int )\r\n( V_18\r\n*\r\n( 0.25 * V_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_18 * ( 0.25 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_22 + 0.5 ) ) ) {\r\nV_22\r\n=\r\nV_22\r\n+\r\n1 ;\r\n}\r\nV_39\r\n=\r\n( unsigned int )\r\n( V_22\r\n/\r\n( 0.25 * ( double ) V_16 ) ) ;\r\nV_25\r\n=\r\n( double )\r\nV_22\r\n/\r\n(\r\n( double )\r\n0.25\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_22 / ( 0.25 * ( double ) V_16 ) ) >= ( double ) ( ( double ) V_39 + 0.5 ) ) {\r\nV_39\r\n=\r\nV_39\r\n+\r\n1 ;\r\n}\r\nV_18\r\n=\r\nV_18\r\n-\r\n1 ;\r\nV_22\r\n=\r\nV_22\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_22 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 2 :\r\nV_22\r\n=\r\nV_18\r\n*\r\n( 250.0\r\n*\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_18 * ( 250.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_22 + 0.5 ) ) ) {\r\nV_22\r\n=\r\nV_22\r\n+\r\n1 ;\r\n}\r\nV_39\r\n=\r\n( unsigned int )\r\n( V_22\r\n/\r\n( 250.0 * ( double ) V_16 ) ) ;\r\nV_25\r\n=\r\n( double )\r\nV_22\r\n/\r\n( 250.0\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_22 / ( 250.0 * ( double ) V_16 ) ) >= ( double ) ( ( double ) V_39 + 0.5 ) ) {\r\nV_39\r\n=\r\nV_39\r\n+\r\n1 ;\r\n}\r\nV_18\r\n=\r\nV_18\r\n-\r\n1 ;\r\nV_22\r\n=\r\nV_22\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_22 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 3 :\r\nV_22\r\n=\r\n( unsigned int )\r\n( V_18\r\n*\r\n( 250000.0\r\n*\r\nV_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_18 * ( 250000.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_22 + 0.5 ) ) ) {\r\nV_22\r\n=\r\nV_22\r\n+\r\n1 ;\r\n}\r\nV_39\r\n=\r\n( unsigned int )\r\n( V_22\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) ) ;\r\nV_25\r\n=\r\n( double )\r\nV_22\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_22 / ( 250000.0 * ( double ) V_16 ) ) >= ( double ) ( ( double ) V_39 + 0.5 ) ) {\r\nV_39\r\n=\r\nV_39\r\n+\r\n1 ;\r\n}\r\nV_18\r\n=\r\nV_18\r\n-\r\n1 ;\r\nV_22\r\n=\r\nV_22\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_22 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( V_18\r\n*\r\n60 )\r\n*\r\n( 250000.0\r\n*\r\nV_16 ) ) ;\r\nif ( ( double ) ( ( double ) ( V_18 * 60.0 ) * ( 250000.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_22 + 0.5 ) ) ) {\r\nV_22\r\n=\r\nV_22\r\n+\r\n1 ;\r\n}\r\nV_39\r\n=\r\n( unsigned int )\r\n( V_22\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) )\r\n/\r\n60 ;\r\nV_25\r\n=\r\n(\r\n( double )\r\nV_22\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) )\r\n/\r\n60.0 ;\r\nif ( ( double ) ( ( ( double ) V_22 / ( 250000.0 * ( double ) V_16 ) ) / 60.0 ) >= ( double ) ( ( double ) V_39 + 0.5 ) ) {\r\nV_39\r\n=\r\nV_39\r\n+\r\n1 ;\r\n}\r\nV_18\r\n=\r\nV_18\r\n-\r\n1 ;\r\nV_22\r\n=\r\nV_22\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_22\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_22 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\n}\r\nswitch ( V_17 ) {\r\ncase 0 :\r\nV_23\r\n=\r\n( unsigned int )\r\n( V_19\r\n*\r\n( 0.00025 * V_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 0.00025 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_23 + 0.5 ) ) ) {\r\nV_23\r\n=\r\nV_23\r\n+\r\n1 ;\r\n}\r\nV_41\r\n=\r\n( unsigned int )\r\n( V_23\r\n/\r\n( 0.00025 * ( double ) V_16 ) ) ;\r\nV_26\r\n=\r\n( double )\r\nV_23\r\n/\r\n( 0.00025\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_23 / ( 0.00025 * ( double ) V_16 ) ) >= ( double ) ( ( double ) V_41 + 0.5 ) ) {\r\nV_41\r\n=\r\nV_41\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_23\r\n=\r\nV_23\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_23 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_23\r\n=\r\n( unsigned int )\r\n( V_19\r\n*\r\n( 0.25 * V_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 0.25 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_23 + 0.5 ) ) ) {\r\nV_23\r\n=\r\nV_23\r\n+\r\n1 ;\r\n}\r\nV_41\r\n=\r\n( unsigned int )\r\n( V_23\r\n/\r\n( 0.25 * ( double ) V_16 ) ) ;\r\nV_26\r\n=\r\n( double )\r\nV_23\r\n/\r\n(\r\n( double )\r\n0.25\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_23 / ( 0.25 * ( double ) V_16 ) ) >= ( double ) ( ( double ) V_41 + 0.5 ) ) {\r\nV_41\r\n=\r\nV_41\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_23\r\n=\r\nV_23\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_23 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 2 :\r\nV_23\r\n=\r\nV_19\r\n*\r\n( 250.0\r\n*\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 250.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_23 + 0.5 ) ) ) {\r\nV_23\r\n=\r\nV_23\r\n+\r\n1 ;\r\n}\r\nV_41\r\n=\r\n( unsigned int )\r\n( V_23\r\n/\r\n( 250.0 * ( double ) V_16 ) ) ;\r\nV_26\r\n=\r\n( double )\r\nV_23\r\n/\r\n( 250.0\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_23 / ( 250.0 * ( double ) V_16 ) ) >= ( double ) ( ( double ) V_41 + 0.5 ) ) {\r\nV_41\r\n=\r\nV_41\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_23\r\n=\r\nV_23\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_23 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 3 :\r\nV_23\r\n=\r\n( unsigned int )\r\n( V_19\r\n*\r\n( 250000.0\r\n*\r\nV_16 ) ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 250000.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_23 + 0.5 ) ) ) {\r\nV_23\r\n=\r\nV_23\r\n+\r\n1 ;\r\n}\r\nV_41\r\n=\r\n( unsigned int )\r\n( V_23\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) ) ;\r\nV_26\r\n=\r\n( double )\r\nV_23\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) ;\r\nif ( ( double ) ( ( double ) V_23 / ( 250000.0 * ( double ) V_16 ) ) >= ( double ) ( ( double ) V_41 + 0.5 ) ) {\r\nV_41\r\n=\r\nV_41\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_23\r\n=\r\nV_23\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_23 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( V_19\r\n*\r\n60 )\r\n*\r\n( 250000.0\r\n*\r\nV_16 ) ) ;\r\nif ( ( double ) ( ( double ) ( V_19 * 60.0 ) * ( 250000.0 * ( double ) V_16 ) ) >= ( ( double ) ( ( double ) V_23 + 0.5 ) ) ) {\r\nV_23\r\n=\r\nV_23\r\n+\r\n1 ;\r\n}\r\nV_41\r\n=\r\n( unsigned int )\r\n( V_23\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) )\r\n/\r\n60 ;\r\nV_26\r\n=\r\n(\r\n( double )\r\nV_23\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_16 ) )\r\n/\r\n60.0 ;\r\nif ( ( double ) ( ( ( double ) V_23 / ( 250000.0 * ( double ) V_16 ) ) / 60.0 ) >= ( double ) ( ( double ) V_41 + 0.5 ) ) {\r\nV_41\r\n=\r\nV_41\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_23\r\n=\r\nV_23\r\n-\r\n2 ;\r\nif ( V_16 != V_33 ) {\r\nV_23\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_23 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\n}\r\nF_8 () ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_17\r\n=\r\nV_17 ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_38\r\n=\r\nV_25 ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_39\r\n=\r\nV_39 ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_40\r\n=\r\nV_26 ;\r\nV_27 ->\r\nV_35\r\n[ V_14 ] .\r\nV_36 .\r\nV_37\r\n[ V_15 ] .\r\nV_41\r\n=\r\nV_41 ;\r\nF_9 ( V_22 , V_27 -> V_28 . V_42 + 0 + ( 20 * V_15 ) + ( 64 * V_14 ) ) ;\r\nF_9 ( V_23 , V_27 -> V_28 . V_42 + 4 + ( 20 * V_15 ) + ( 64 * V_14 ) ) ;\r\nV_24 =\r\nF_10\r\n( V_27 ->\r\nV_28 .\r\nV_42\r\n+ 8 +\r\n( 20 * V_15 ) + ( 64 * V_14 ) ) ;\r\nV_24 =\r\nV_24\r\n& 0x7F ;\r\nif ( V_16 == V_33 ) {\r\nV_24\r\n=\r\nV_24\r\n|\r\n0x80 ;\r\n}\r\nF_9 ( V_24 ,\r\nV_27 ->\r\nV_28 .\r\nV_42\r\n+ 8 +\r\n( 20 * V_15 ) + ( 64 * V_14 ) ) ;\r\n} else {\r\nF_11 ( L_3 ) ;\r\nV_9 =\r\n- 8 ;\r\n}\r\n} else {\r\nF_11 ( L_4 ) ;\r\nV_9 = - 7 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_5 ) ;\r\nV_9 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_10 ) ;\r\nV_9 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_7 ) ;\r\nV_9 = - 4 ;\r\n}\r\n} else {\r\nF_11 ( L_8 ) ;\r\nV_9 = - 3 ;\r\n}\r\n} else {\r\nF_11 ( L_9 ) ;\r\nV_9 = - 2 ;\r\n}\r\nreturn V_9 ;\r\n}\r\nint F_16 ( struct V_1 * V_2 , struct V_3 * V_4 ,\r\nstruct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nint V_9 = 0 ;\r\nunsigned int V_53 ;\r\nunsigned char V_14 ;\r\nunsigned char V_15 ;\r\nunsigned char * V_67 ;\r\nunsigned char * V_68 ;\r\nV_9 = V_6 -> V_13 ;\r\nV_14 = ( unsigned char ) F_4 ( V_6 -> V_10 ) ;\r\nV_15 = ( unsigned char ) F_2 ( V_6 -> V_10 ) ;\r\nV_67 = ( unsigned char * ) & V_7 [ 0 ] ;\r\nV_68 = ( unsigned char * ) & V_7 [ 1 ] ;\r\nif ( V_14 < 4 ) {\r\nif ( ( V_27 -> V_28 .\r\nV_29 [ V_14 ] &\r\n0xFFFF0000UL ) == V_30 ) {\r\nif ( V_15 <= 1 ) {\r\nV_53 = F_10 ( V_27 -> V_28 .\r\nV_42 + 12 + ( 20 * V_15 ) +\r\n( 64 * V_14 ) ) ;\r\nif ( V_53 & 0x10 ) {\r\nif ( V_53 & 0x1 ) {\r\n* V_67 =\r\n( unsigned char ) ( ( V_53 >> 7 )\r\n& 1 ) ;\r\n* V_68 =\r\n( unsigned char ) ( ( V_53 >> 6 )\r\n& 1 ) ;\r\n}\r\nelse {\r\nF_11 ( L_19 ) ;\r\nV_9 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_10 ) ;\r\nV_9 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_11 ( L_7 ) ;\r\nV_9 = - 4 ;\r\n}\r\n} else {\r\nF_11 ( L_8 ) ;\r\nV_9 = - 3 ;\r\n}\r\n} else {\r\nF_11 ( L_9 ) ;\r\nV_9 = - 2 ;\r\n}\r\nreturn V_9 ;\r\n}\r\nint F_17 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 , struct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nV_7 [ 0 ] = V_27 -> V_69 .\r\nV_70 [ V_27 ->\r\nV_69 . V_71 ] . V_72 ;\r\nV_7 [ 1 ] = V_27 -> V_69 .\r\nV_70 [ V_27 ->\r\nV_69 . V_71 ] . V_73 ;\r\nV_7 [ 2 ] = V_27 -> V_69 .\r\nV_70 [ V_27 ->\r\nV_69 . V_71 ] . V_74 ;\r\nV_27 ->\r\nV_69 .\r\nV_71 = ( V_27 ->\r\nV_69 . V_71 + 1 ) % V_75 ;\r\nreturn V_6 -> V_13 ;\r\n}
