# Simulation using all modeling styles of 3:8 decoder in Verilog

Please refer the attached pdf for RTL and Technology Schematic.
