
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.444886                       # Number of seconds simulated
sim_ticks                                444886243000                       # Number of ticks simulated
final_tick                               1106320496000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  74983                       # Simulator instruction rate (inst/s)
host_op_rate                                    83387                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16679469                       # Simulator tick rate (ticks/s)
host_mem_usage                                4775848                       # Number of bytes of host memory used
host_seconds                                 26672.69                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2224147476                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        24768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        79360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             104128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        24768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        90688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           90688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1417                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1417                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        55673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       178383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                234055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        55673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            55673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          203845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               203845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          203845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        55673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       178383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               437901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1627                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1417                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1627                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1417                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 104128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   88768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  104128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                90688                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               32                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  443013423500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1627                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1417                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.208145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.235240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.486307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          466     52.71%     52.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          192     21.72%     74.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           74      8.37%     82.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           39      4.41%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      2.04%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      1.70%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      1.36%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      2.38%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           47      5.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          884                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           83                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.457831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.882713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.309693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15             6      7.23%      7.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            52     62.65%     69.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            17     20.48%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             4      4.82%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             2      2.41%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             1      1.20%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      1.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            83                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           83                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.710843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.678551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.065308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               56     67.47%     67.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.20%     68.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20     24.10%     92.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      7.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            83                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    168501250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               199007500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8135000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    103565.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               122315.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1178                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     952                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  145536604.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3005940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1597695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2927400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2041020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         290110080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            102269400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             22637280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       495100290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       459695520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     106241327820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           107620712445                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.906137                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         441840461000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     49204250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     123644000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 442320155250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1197131500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     110356250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1085751750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3305820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1757085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8689380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5199120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         188079840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             93328380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             15676320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       320568000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       289091040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     106416288960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           107341983945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.279621                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         442796752000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     33430250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      80130000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 443184908000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    752837250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     131937750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    702999750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1106320496000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2131374                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           507172829                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2132398                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            237.841542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.162987                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.837013                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          678                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1023378030                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1023378030                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    372830664                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       372830664                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    131717246                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      131717246                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        11742                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11742                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1055614                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1055614                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    504547910                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        504547910                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    504559652                       # number of overall hits
system.cpu.dcache.overall_hits::total       504559652                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2264238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2264238                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1688021                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1688021                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          189                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          189                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          674                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          674                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      3952259                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3952259                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      3952448                       # number of overall misses
system.cpu.dcache.overall_misses::total       3952448                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  23118427000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23118427000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  20019274977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20019274977                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      8762000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8762000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  43137701977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43137701977                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  43137701977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43137701977                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    375094902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    375094902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    133405267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    133405267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data        11931                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11931                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    508500169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    508500169                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    508512100                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    508512100                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006036                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006036                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012653                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012653                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.015841                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015841                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007772                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007772                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007773                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007773                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10210.246008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10210.246008                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11859.612515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11859.612515                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 10914.695109                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10914.695109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 10914.173185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10914.173185                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1117430                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            171626                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.510843                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2090612                       # number of writebacks
system.cpu.dcache.writebacks::total           2090612                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1259245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1259245                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       562424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       562424                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1821669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1821669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1821669                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1821669                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1004993                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1004993                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1125597                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1125597                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          110                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          110                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2130590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2130590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2130700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2130700                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  12319801500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12319801500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  13771915872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13771915872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1401500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1401500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      8088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  26091717372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26091717372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  26093118872                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26093118872                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.008437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.009220                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009220                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004190                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004190                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004190                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004190                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12258.594338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12258.594338                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12235.210179                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12235.210179                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12740.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12740.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12246.240418                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12246.240418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12246.265956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12246.265956                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            886636                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           403367086                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            887148                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            454.678460                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    14.271022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   497.728978                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.027873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.972127                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         574341260                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        574341260                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    285804873                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       285804873                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    285804873                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        285804873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    285804873                       # number of overall hits
system.cpu.icache.overall_hits::total       285804873                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       922439                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        922439                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       922439                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         922439                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       922439                       # number of overall misses
system.cpu.icache.overall_misses::total        922439                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  11853518497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11853518497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  11853518497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11853518497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  11853518497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11853518497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    286727312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    286727312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    286727312                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    286727312                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    286727312                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    286727312                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003217                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003217                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003217                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003217                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003217                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12850.192259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12850.192259                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12850.192259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12850.192259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12850.192259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12850.192259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2020                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                41                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.268293                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       886636                       # number of writebacks
system.cpu.icache.writebacks::total            886636                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        35803                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        35803                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        35803                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        35803                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        35803                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        35803                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       886636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       886636                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       886636                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       886636                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       886636                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       886636                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  10769406498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10769406498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  10769406498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10769406498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  10769406498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10769406498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003092                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12146.367278                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12146.367278                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12146.367278                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12146.367278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12146.367278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12146.367278                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      1628                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    11654746                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34396                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    338.840156                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       36.690762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2447.721292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      29176.855961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   363.561129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   743.170855                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.074699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.890407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.011095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.022680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32765                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47953756                       # Number of tag accesses
system.l2.tags.data_accesses                 47953756                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2090612                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2090612                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       854016                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           854016                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1124632                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1124632                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       886247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             886247                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1005501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1005501                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        886247                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2130133                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3016380                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       886247                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2130133                       # number of overall hits
system.l2.overall_hits::total                 3016380                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data          997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 997                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              389                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data          244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             244                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          389                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1241                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1630                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          389                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1241                       # number of overall misses
system.l2.overall_misses::total                  1630                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     89276500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      89276500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     88220500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88220500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data     96584500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     96584500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     88220500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    185861000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        274081500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     88220500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    185861000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       274081500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2090612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2090612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       854016                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       854016                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1125629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1125629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       886636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         886636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1005745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1005745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       886636                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2131374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3018010                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       886636                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2131374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3018010                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000886                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000439                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000243                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000439                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000582                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000540                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000439                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000582                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000540                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89545.135406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89545.135406                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 226787.917738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 226787.917738                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 395838.114754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 395838.114754                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 226787.917738                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 149767.123288                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168148.159509                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 226787.917738                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 149767.123288                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168148.159509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1417                       # number of writebacks
system.l2.writebacks::total                      1417                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data          997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            997                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          387                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          387                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data          243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          243                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1627                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1627                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     79306500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     79306500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     83673000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83673000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data     94088000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     94088000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     83673000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    173394500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    257067500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     83673000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    173394500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    257067500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000242                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000539                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000539                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79545.135406                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79545.135406                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 216209.302326                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 216209.302326                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 387193.415638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 387193.415638                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 216209.302326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 139834.274194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 158000.921942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 216209.302326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 139834.274194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 158000.921942                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                630                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1417                       # Transaction distribution
system.membus.trans_dist::CleanEvict              211                       # Transaction distribution
system.membus.trans_dist::ReadExReq               997                       # Transaction distribution
system.membus.trans_dist::ReadExResp              997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           630                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       194816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  194816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1627                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1627    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1627                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4461500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4360000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       102064904                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     87918374                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     11592736                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     73467245                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        55968455                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     76.181508                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         4259072                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         3182                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       589003                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       547371                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        41632                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        40207                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1106320496000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                889772511                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    311404562                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1196579080                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           102064904                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     60774898                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             566066031                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        23261252                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          233                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          160                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         286727313                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3806117                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    889101643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.425835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.342731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        374077135     42.07%     42.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         81060069      9.12%     51.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        115241055     12.96%     64.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        318723384     35.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    889101643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.114709                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.344815                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        299382586                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      88391429                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         478031165                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      11975662                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       11320794                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     52744009                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        338093                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1198879394                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      38070910                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       11320794                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        328472785                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         5887950                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     30634227                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         460883098                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      51902784                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1158221147                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      18909269                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        304749                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          15774                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       22078364                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       24231015                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          632                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1681749560                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6974792439                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1283985391                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    562469934                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1535259788                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        146489757                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1178971                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1168299                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          23985043                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    401801661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    142500454                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      8199721                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5844611                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1137765021                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3440677                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1111384658                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4902200                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     84316652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    251713172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       273828                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    889101643                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.250009                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.137704                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    286365040     32.21%     32.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    264337628     29.73%     61.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    198075724     22.28%     84.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    114460396     12.87%     97.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     22725444      2.56%     99.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2569824      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       381823      0.04%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        13552      0.00%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       172212      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    889101643                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        20578431     13.97%     13.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        1663790      1.13%     15.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv          132721      0.09%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        87825      0.06%     15.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     15.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         2706      0.00%     15.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt          899      0.00%     15.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        16897      0.01%     15.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       453787      0.31%     15.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       164149      0.11%     15.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        70399      0.05%     15.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt          453      0.00%     15.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       90045950     61.12%     76.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      34100219     23.15%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     454209232     40.87%     40.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9460592      0.85%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        158462      0.01%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5903609      0.53%     42.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      3597012      0.32%     42.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1735860      0.16%     42.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      1646832      0.15%     42.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     16756281      1.51%     44.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     37590527      3.38%     47.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     44531586      4.01%     51.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       945473      0.09%     51.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    266690912     24.00%     75.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     93703785      8.43%     84.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    129541711     11.66%     95.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     44912784      4.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1111384658                       # Type of FU issued
system.switch_cpus.iq.rate                   1.249066                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           147318226                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.132554                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2695997551                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    929831955                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    803834828                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    568093830                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    295730882                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    280077826                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      974289015                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       284413869                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9709822                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     28781218                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       120486                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        41036                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      7854146                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        45620                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       744273                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       11320794                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         4290981                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1276611                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1141213311                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     401801661                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    142500454                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1141875                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7822                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1270244                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        41036                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      6378501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      5124421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     11502922                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1091645727                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     386471000                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     19738927                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  7613                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            523265391                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         81441428                       # Number of branches executed
system.switch_cpus.iew.exec_stores          136794391                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.226882                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1084484485                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1083912654                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         541237734                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         791983104                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.218191                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.683396                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     67474851                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3166849                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     11282904                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    873519113                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.209923                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.775140                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    446602284     51.13%     51.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    168731262     19.32%     70.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     99836866     11.43%     81.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     78914380      9.03%     90.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20942083      2.40%     93.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26327720      3.01%     96.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7962976      0.91%     97.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5054655      0.58%     97.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     19146887      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    873519113                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000001570                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1056890603                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              507666743                       # Number of memory references committed
system.switch_cpus.commit.loads             373020436                       # Number of loads committed
system.switch_cpus.commit.membars             2111228                       # Number of memory barriers committed
system.switch_cpus.commit.branches           78539885                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          277019138                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         876645111                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3369340                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    429456750     40.63%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      9272930      0.88%     41.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       157483      0.01%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5812158      0.55%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      3238820      0.31%     42.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1721728      0.16%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      1632692      0.15%     42.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     15288694      1.45%     44.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     37403751      3.54%     47.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     44295586      4.19%     51.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       943268      0.09%     51.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    247438954     23.41%     75.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     90306528      8.54%     83.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    125581482     11.88%     95.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     44339779      4.20%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1056890603                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      19146887                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1978737589                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2264352107                       # The number of ROB writes
system.switch_cpus.timesIdled                  245627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  670868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1056889035                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.889773                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.889773                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.123883                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.123883                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1201520660                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       573418849                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         552544434                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        446109468                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4413727037                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        462012745                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2579501403                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       99405273                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      6036020                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3018013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        42004                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1106320496000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1892381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2092029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       886636                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1125629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1125629                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        886636                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1005745                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2659908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6394122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9054030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    113489408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    270207104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              383696512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1628                       # Total snoops (count)
system.tol2bus.snoopTraffic                     90688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3019638                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013911                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117123                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2977631     98.61%     98.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42007      1.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3019638                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5995258000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1330720963                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3197074473                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
