

================================================================
== Vitis HLS Report for 'xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1'
================================================================
* Date:           Wed Sep  4 19:39:28 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.181 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1922|     1922|  6.343 us|  6.343 us|  1922|  1922|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_110_1  |     1920|     1920|         1|          1|          1|  1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|      56|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln110_fu_100_p2  |         +|   0|  0|  18|          11|           1|
    |icmp_ln110_fu_94_p2  |      icmp|   0|  0|  11|          11|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          22|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_index_1  |   9|          2|   11|         22|
    |col_index_fu_34               |   9|          2|   11|         22|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  27|          6|   23|         46|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |col_index_fu_34  |  11|   0|   11|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  13|   0|   13|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1|  return value|
|p_read1                     |   in|   11|     ap_none|                                            p_read1|        scalar|
|offset_buffer_V_2_address0  |  out|   11|   ap_memory|                                  offset_buffer_V_2|         array|
|offset_buffer_V_2_ce0       |  out|    1|   ap_memory|                                  offset_buffer_V_2|         array|
|offset_buffer_V_2_we0       |  out|    1|   ap_memory|                                  offset_buffer_V_2|         array|
|offset_buffer_V_2_d0        |  out|    9|   ap_memory|                                  offset_buffer_V_2|         array|
|offset_buffer_V_1_address0  |  out|   11|   ap_memory|                                  offset_buffer_V_1|         array|
|offset_buffer_V_1_ce0       |  out|    1|   ap_memory|                                  offset_buffer_V_1|         array|
|offset_buffer_V_1_we0       |  out|    1|   ap_memory|                                  offset_buffer_V_1|         array|
|offset_buffer_V_1_d0        |  out|    9|   ap_memory|                                  offset_buffer_V_1|         array|
|offset_buffer_V_address0    |  out|   11|   ap_memory|                                    offset_buffer_V|         array|
|offset_buffer_V_ce0         |  out|    1|   ap_memory|                                    offset_buffer_V|         array|
|offset_buffer_V_we0         |  out|    1|   ap_memory|                                    offset_buffer_V|         array|
|offset_buffer_V_d0          |  out|    9|   ap_memory|                                    offset_buffer_V|         array|
+----------------------------+-----+-----+------------+---------------------------------------------------+--------------+

