vhdl xpm  \
"G:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl xil_defaultlib  \
"../../../ADCControlExtraFinal.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../ADCControlExtraFinal.srcs/sources_1/imports/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/adc_control.vhd" \
"../../../ADCControlExtraFinal.srcs/sources_1/imports/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_gen_width_modulator_invert.vhd" \
"../../../ADCControlExtraFinal.srcs/sources_1/imports/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd" \

# Do not sort compile order
nosort
