DECL|ALTERA_AVALON_SGDMA_CONTROL_CLEAR_INTERRUPT_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_CLEAR_INTERRUPT_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_CLEAR_INTERRUPT_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_CLEAR_INTERRUPT_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_CHAIN_COMPLETED_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_CHAIN_COMPLETED_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_CHAIN_COMPLETED_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_CHAIN_COMPLETED_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_DESC_COMPLETED_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_DESC_COMPLETED_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_DESC_COMPLETED_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_DESC_COMPLETED_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_EOP_ENCOUNTERED_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_EOP_ENCOUNTERED_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_EOP_ENCOUNTERED_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_EOP_ENCOUNTERED_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_ERROR_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_ERROR_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_ERROR_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_ERROR_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_MAX_DESC_PROCESSED_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_MAX_DESC_PROCESSED_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_IE_MAX_DESC_PROCESSED_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_IE_MAX_DESC_PROCESSED_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_MAX_DESC_PROCESSED_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_MAX_DESC_PROCESSED_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_MAX_DESC_PROCESSED_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_MAX_DESC_PROCESSED_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_PARK_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_PARK_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_PARK_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_PARK_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_RUN_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_RUN_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_OFST
DECL|ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK|macro|ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK
DECL|ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_OFST|macro|ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_OFST
DECL|ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK|macro|ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK
DECL|ALTERA_AVALON_SGDMA_STATUS_BUSY_OFST|macro|ALTERA_AVALON_SGDMA_STATUS_BUSY_OFST
DECL|ALTERA_AVALON_SGDMA_STATUS_CHAIN_COMPLETED_MSK|macro|ALTERA_AVALON_SGDMA_STATUS_CHAIN_COMPLETED_MSK
DECL|ALTERA_AVALON_SGDMA_STATUS_CHAIN_COMPLETED_OFST|macro|ALTERA_AVALON_SGDMA_STATUS_CHAIN_COMPLETED_OFST
DECL|ALTERA_AVALON_SGDMA_STATUS_DESC_COMPLETED_MSK|macro|ALTERA_AVALON_SGDMA_STATUS_DESC_COMPLETED_MSK
DECL|ALTERA_AVALON_SGDMA_STATUS_DESC_COMPLETED_OFST|macro|ALTERA_AVALON_SGDMA_STATUS_DESC_COMPLETED_OFST
DECL|ALTERA_AVALON_SGDMA_STATUS_EOP_ENCOUNTERED_MSK|macro|ALTERA_AVALON_SGDMA_STATUS_EOP_ENCOUNTERED_MSK
DECL|ALTERA_AVALON_SGDMA_STATUS_EOP_ENCOUNTERED_OFST|macro|ALTERA_AVALON_SGDMA_STATUS_EOP_ENCOUNTERED_OFST
DECL|ALTERA_AVALON_SGDMA_STATUS_ERROR_MSK|macro|ALTERA_AVALON_SGDMA_STATUS_ERROR_MSK
DECL|ALTERA_AVALON_SGDMA_STATUS_ERROR_OFST|macro|ALTERA_AVALON_SGDMA_STATUS_ERROR_OFST
DECL|ALTERA_AVALON_SGDMA_VERSION_VERSION_MSK|macro|ALTERA_AVALON_SGDMA_VERSION_VERSION_MSK
DECL|ALTERA_AVALON_SGDMA_VERSION_VERSION_OFST|macro|ALTERA_AVALON_SGDMA_VERSION_VERSION_OFST
DECL|IOADDR_ALTERA_AVALON_SGDMA_CONTROL|macro|IOADDR_ALTERA_AVALON_SGDMA_CONTROL
DECL|IOADDR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER|macro|IOADDR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER
DECL|IOADDR_ALTERA_AVALON_SGDMA_STATUS|macro|IOADDR_ALTERA_AVALON_SGDMA_STATUS
DECL|IOADDR_ALTERA_AVALON_SGDMA_VERSION|macro|IOADDR_ALTERA_AVALON_SGDMA_VERSION
DECL|IORD_ALTERA_AVALON_SGDMA_CONTROL|macro|IORD_ALTERA_AVALON_SGDMA_CONTROL
DECL|IORD_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER|macro|IORD_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER
DECL|IORD_ALTERA_AVALON_SGDMA_STATUS|macro|IORD_ALTERA_AVALON_SGDMA_STATUS
DECL|IORD_ALTERA_AVALON_SGDMA_VERSION|macro|IORD_ALTERA_AVALON_SGDMA_VERSION
DECL|IOWR_ALTERA_AVALON_SGDMA_CONTROL|macro|IOWR_ALTERA_AVALON_SGDMA_CONTROL
DECL|IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER|macro|IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER
DECL|IOWR_ALTERA_AVALON_SGDMA_STATUS|macro|IOWR_ALTERA_AVALON_SGDMA_STATUS
DECL|IOWR_ALTERA_AVALON_SGDMA_VERSION|macro|IOWR_ALTERA_AVALON_SGDMA_VERSION
DECL|__ALTERA_AVALON_SGDMA_REGS_H__|macro|__ALTERA_AVALON_SGDMA_REGS_H__
